[11/29 01:59:32      0s] 
[11/29 01:59:32      0s] Cadence Innovus(TM) Implementation System.
[11/29 01:59:32      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/29 01:59:32      0s] 
[11/29 01:59:32      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[11/29 01:59:32      0s] Options:	-stylus 
[11/29 01:59:32      0s] Date:		Sat Nov 29 01:59:32 2025
[11/29 01:59:32      0s] Host:		asicfab.ecn.purdue.edu (x86_64 w/Linux 4.18.0-553.84.1.el8_10.x86_64) (24cores*96cpus*AMD EPYC 7352 24-Core Processor 512KB)
[11/29 01:59:32      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[11/29 01:59:32      0s] 
[11/29 01:59:32      0s] License:
[11/29 01:59:32      0s] 		[01:59:32.515492] Configured Lic search path (25.01-s002): 1720@marina.ecn.purdue.edu:1718@marina.ecn.purdue.edu:2100@marina.ecn.purdue.edu:1721@marina.ecn.purdue.edu
[11/29 01:59:32      0s] 
[11/29 01:59:32      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[11/29 01:59:32      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[11/29 01:59:45     13s] Memory management switch to non-aggressive memory release mode.
[11/29 01:59:45     13s] 
[11/29 01:59:45     13s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[11/29 01:59:45     13s] 
[11/29 01:59:46     13s] 
[11/29 01:59:46     13s] 
[11/29 01:59:49     16s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[11/29 01:59:54     20s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[11/29 01:59:54     20s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[11/29 01:59:54     20s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[11/29 01:59:54     20s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[11/29 01:59:54     20s] @(#)CDS: CPE v25.11-s029
[11/29 01:59:54     20s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[11/29 01:59:54     20s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[11/29 01:59:54     20s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[11/29 01:59:54     20s] @(#)CDS: RCDB 11.15.0
[11/29 01:59:54     20s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[11/29 01:59:54     20s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[11/29 01:59:54     20s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[11/29 01:59:54     20s] @(#)CDS: TCDB v25.10-b001
[11/29 01:59:54     20s] Create and set the environment variable TMPDIR to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk.

[11/29 01:59:54     20s] Create and set the environment variable TMPDIR to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk.
[11/29 01:59:54     20s] 
[11/29 01:59:54     20s] Change the soft stacksize limit to 0.2%RAM (513 mbytes). Set global soft_stack_size_limit to change the value.
[11/29 01:59:56     22s] Info: Process UID = 944369 / 4ada49c4-bd5c-4d70-9cc3-11ea56b3a676 / uiTcgFznvU
[11/29 01:59:59     25s] 
[11/29 01:59:59     25s] **INFO:  MMMC transition support version v31-84 
[11/29 01:59:59     25s] 
[11/29 02:00:03     28s] @innovus 1> source layout_flow.tcl 
#@ Begin verbose source (pre): source layout_flow.tcl 
[11/29 02:00:10     29s] @file 1: # Get global variables
[11/29 02:00:10     29s] @file 2: source ../global_variables.tcl
[11/29 02:00:10     29s] #@ Begin verbose source ../global_variables.tcl (pre)
[11/29 02:00:10     29s] @file 1: # Set current directory root as variable
[11/29 02:00:10     29s] @file 2: set ROOT [file normalize [file dirname [info script]]]
[11/29 02:00:10     29s] @file 3:
[11/29 02:00:10     29s] @file 4: # Base Nangate directory
[11/29 02:00:10     29s] @file 5: set NANGATE_BASE /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12
[11/29 02:00:10     29s] @file 6:
[11/29 02:00:10     29s] @file 7: # Set LIB and LEF folder
[11/29 02:00:10     29s] @file 8: set LIB_ROOT "$NANGATE_BASE/Front_End/Liberty/NLDM"
[11/29 02:00:10     29s] @file 9: set LEF_ROOT "$NANGATE_BASE/Back_End/lef"
[11/29 02:00:10     29s] @file 10:
[11/29 02:00:10     29s] @file 11: puts "ROOT = $ROOT"
[11/29 02:00:10     29s] ROOT = /scratch/asicfab/a/vkevat/systolic_array_I2I
[11/29 02:00:10     29s] @file 12: puts "LIB_ROOT = $LIB_ROOT"
[11/29 02:00:10     29s] LIB_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
[11/29 02:00:10     29s] @file 13: puts "LEF_ROOT = $LEF_ROOT"
[11/29 02:00:10     29s] LEF_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef
[11/29 02:00:10     29s] @file 14:
[11/29 02:00:10     29s] @file 15: # Set modules and include folder
[11/29 02:00:10     29s] @file 16: set MODULES $ROOT/src/modules
[11/29 02:00:10     29s] @file 17: set INCLUDE $ROOT/src/include
[11/29 02:00:10     29s] @file 18: set TESTBENCH $ROOT/src/testbench
[11/29 02:00:10     29s] @file 19:
[11/29 02:00:10     29s] @file 20: # Set Synthesis Output Directory
[11/29 02:00:10     29s] @file 21: set SYNTH_OUT $ROOT/synthesis/outputs
[11/29 02:00:10     29s] @file 22:
[11/29 02:00:10     29s] @file 23: # Set Conformal directory
[11/29 02:00:10     29s] @file 24: set CONFRML $ROOT/lec
[11/29 02:00:10     29s] @file 25:
[11/29 02:00:10     29s] @file 26: # Set Layout Output Directory
[11/29 02:00:10     29s] @file 27: set LAYOUT_OUT $ROOT/layout/outputs
[11/29 02:00:10     29s] @file 28:
[11/29 02:00:10     29s] @file 29: # Set top module
[11/29 02:00:10     29s] @file 30: set TOP top
[11/29 02:00:10     29s] #@ End verbose source ../global_variables.tcl
[11/29 02:00:10     29s] @file 3:
[11/29 02:00:10     29s] @file 4: set LOCAL_ROOT [file normalize [file dirname [info script]]]
[11/29 02:00:10     29s] @file 5:
[11/29 02:00:10     29s] @file 6: # Set Scripts Directory
[11/29 02:00:10     29s] @file 7: set LAYOUT_SCRIPTS $LOCAL_ROOT
[11/29 02:00:10     29s] @file 8:
[11/29 02:00:10     29s] @file 9: # Set layout report and output directories
[11/29 02:00:10     29s] @file 10: set LAYOUT_REPORTS "$LOCAL_ROOT/reports"
[11/29 02:00:10     29s] @file 11: set LAYOUT_OUTPUTS  "$LOCAL_ROOT/outputs"
[11/29 02:00:10     29s] @file 12:
[11/29 02:00:10     29s] @file 13:
[11/29 02:00:10     29s] @file 14: file mkdir $LAYOUT_REPORTS
[11/29 02:00:10     29s] @file 15: file mkdir $LAYOUT_OUTPUTS
[11/29 02:00:10     29s] @file 16:
[11/29 02:00:10     29s] @file 17: # Define variables for clarity (Optional but recommended)
[11/29 02:00:10     29s] @file 18: set TECH_LEF "$LEF_ROOT/NangateOpenCellLibrary.tech.lef"
[11/29 02:00:10     29s] @file 19: set MACRO_LEF "$LEF_ROOT/NangateOpenCellLibrary.macro.lef" 
[11/29 02:00:10     29s] @file 20: set STD_CELL_LEF "$LEF_ROOT/NangateOpenCellLibrary.lef"
[11/29 02:00:10     29s] @file 21:
[11/29 02:00:10     29s] @file 22: # Read MMMC file generated from Genus Synthesis
[11/29 02:00:10     29s] @@file 23: read_mmmc $SYNTH_OUT/mmmc.tcl
[11/29 02:00:10     29s] #@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/mmmc.tcl (pre)
[11/29 02:00:10     29s] @file 1: #################################################################################
[11/29 02:00:10     29s] @file 2: #
[11/29 02:00:10     29s] @file 3: # Created by Genus(TM) Synthesis Solution 25.11-s095_1 on Sat Nov 29 01:35:15 EST 2025
[11/29 02:00:10     29s] @file 4: #
[11/29 02:00:10     29s] @file 5: #################################################################################
[11/29 02:00:10     29s] @file 6:
[11/29 02:00:10     29s] @file 7: ## library_sets
[11/29 02:00:10     29s] @@file 8: create_library_set -name default_emulate_libset_max \
[11/29 02:00:10     29s]     -timing { /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.lib }
[11/29 02:00:10     29s] @file 10:
[11/29 02:00:10     29s] @file 11: ## opcond
[11/29 02:00:10     29s] @@file 12: create_opcond -name default_emulate_opcond \
[11/29 02:00:10     29s]     -process 1.0 \
[11/29 02:00:10     29s]     -voltage 1.1 \
[11/29 02:00:10     29s]     -temperature 25.0
[11/29 02:00:10     29s] @file 16:
[11/29 02:00:10     29s] @file 17: ## timing_condition
[11/29 02:00:10     29s] @@file 18: create_timing_condition -name default_emulate_timing_cond_max \
[11/29 02:00:10     29s]     -opcond default_emulate_opcond \
[11/29 02:00:10     29s]     -library_sets { default_emulate_libset_max }
[11/29 02:00:10     29s] @file 21:
[11/29 02:00:10     29s] @file 22: ## rc_corner
[11/29 02:00:10     29s] @@file 23: create_rc_corner -name default_emulate_rc_corner \
[11/29 02:00:10     29s]     -temperature 25.0 \
[11/29 02:00:10     29s]     -pre_route_res 1.0 \
[11/29 02:00:10     29s]     -pre_route_cap 1.0 \
[11/29 02:00:10     29s]     -pre_route_clock_res 0.0 \
[11/29 02:00:10     29s]     -pre_route_clock_cap 0.0 \
[11/29 02:00:10     29s]     -post_route_res {1.0 1.0 1.0} \
[11/29 02:00:10     29s]     -post_route_cap {1.0 1.0 1.0} \
[11/29 02:00:10     29s]     -post_route_cross_cap {1.0 1.0 1.0} \
[11/29 02:00:10     29s]     -post_route_clock_res {1.0 1.0 1.0} \
[11/29 02:00:10     29s]     -post_route_clock_cap {1.0 1.0 1.0} \
[11/29 02:00:10     29s]     -post_route_clock_cross_cap {1.0 1.0 1.0}
[11/29 02:00:10     29s] @file 35:
[11/29 02:00:10     29s] @file 36: ## delay_corner
[11/29 02:00:10     29s] @@file 37: create_delay_corner -name default_emulate_delay_corner \
[11/29 02:00:10     29s]     -early_timing_condition { default_emulate_timing_cond_max } \
[11/29 02:00:10     29s]     -late_timing_condition { default_emulate_timing_cond_max } \
[11/29 02:00:10     29s]     -early_rc_corner default_emulate_rc_corner \
[11/29 02:00:10     29s]     -late_rc_corner default_emulate_rc_corner
[11/29 02:00:10     29s] @file 42:
[11/29 02:00:10     29s] @file 43: ## constraint_mode
[11/29 02:00:10     29s] @@file 44: create_constraint_mode -name default_emulate_constraint_mode \
[11/29 02:00:10     29s]     -sdc_files { /scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/default_emulate_constraint_mode.sdc }
[11/29 02:00:10     29s] @file 46:
[11/29 02:00:10     29s] @file 47: ## analysis_view
[11/29 02:00:10     29s] @@file 48: create_analysis_view -name default_emulate_view \
[11/29 02:00:10     29s]     -constraint_mode default_emulate_constraint_mode \
[11/29 02:00:10     29s]     -delay_corner default_emulate_delay_corner
[11/29 02:00:10     29s] @file 51:
[11/29 02:00:10     29s] @file 52: ## set_analysis_view
[11/29 02:00:10     29s] @@file 53: set_analysis_view -setup { default_emulate_view } \
[11/29 02:00:10     29s]                   -hold { default_emulate_view }
[11/29 02:00:10     29s] #@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/mmmc.tcl
[11/29 02:00:10     29s] Reading default_emulate_libset_max timing library '/package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.lib' ...
[11/29 02:00:11     29s] Read 134 cells in library 'NangateOpenCellLibrary' 
[11/29 02:00:11     29s] Ending "PreSetAnalysisView" (total cpu=0:00:00.5, real=0:00:01.0, peak res=2136.1M, current mem=2071.6M)
[11/29 02:00:11     29s] @file 24:
[11/29 02:00:11     29s] @@file 25: read_physical -lef [list $TECH_LEF $MACRO_LEF $STD_CELL_LEF]
[11/29 02:00:11     29s] 
[11/29 02:00:11     29s] Loading LEF file /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...
[11/29 02:00:11     29s] 
[11/29 02:00:11     29s] Loading LEF file /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef ...
[11/29 02:00:11     29s] Set DBUPerIGU to M2 pitch 380.
[11/29 02:00:11     29s] 
[11/29 02:00:11     29s] Loading LEF file /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'active' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via1' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via3' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via4' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via5' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via6' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via7' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via8' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'metal9' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-119):	LAYER 'via9' has been found in the database. Its content except ANTENNA* data will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-119' for more detail.
[11/29 02:00:11     29s] **WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
[11/29 02:00:11     29s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via1_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via2_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via3_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **ERROR: (IMPLF-223):	The LEF via 'via3_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
[11/29 02:00:11     29s] Type 'man IMPLF-223' for more detail.
[11/29 02:00:11     29s] **WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
[11/29 02:00:11     29s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-1' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-2' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-3' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via1Array-4' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-1' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-2' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-3' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via2Array-4' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-1' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via3Array-2' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via4Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via5Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via6Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via7Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via8Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-151):	The viaRule 'Via9Array-0' has been defined, the content will be skipped.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND2_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND2_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND2_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND3_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND3_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND3_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND4_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND4_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AND4_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'ANTENNA_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI211_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI211_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI211_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI21_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI21_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI21_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI221_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI221_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI221_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (IMPLF-58):	MACRO 'AOI222_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-58' for more detail.
[11/29 02:00:11     29s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[11/29 02:00:11     29s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:00:11     29s] **WARN: (IMPLF-61):	134 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[11/29 02:00:11     29s] Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
[11/29 02:00:11     29s] Type 'man IMPLF-61' for more detail.
[11/29 02:00:11     29s] 
[11/29 02:00:11     29s] ##  Check design process and node:  
[11/29 02:00:11     29s] ##  Both design process and tech node are not set.
[11/29 02:00:11     29s] 
[11/29 02:00:11     29s] @file 26:
[11/29 02:00:11     29s] @@file 27: read_netlist $SYNTH_OUT/${TOP}_netlist.sv
[11/29 02:00:11     29s] #% Begin Load netlist data ... (date=11/29 02:00:11, mem=2081.6M)
[11/29 02:00:11     29s] *** Begin netlist parsing (mem=2081.6M) ***
[11/29 02:00:11     29s] Created 134 new cells from 1 timing libraries.
[11/29 02:00:11     29s] Reading netlist ...
[11/29 02:00:11     29s] Backslashed names will retain backslash and a trailing blank character.
[11/29 02:00:11     30s] Reading verilog netlist '/scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/top_netlist.sv'
[11/29 02:00:14     32s] 
[11/29 02:00:14     32s] *** Memory Usage v#1 (Current mem = 2504.168M, initial mem = 969.270M) ***
[11/29 02:00:14     32s] *** End netlist parsing (cpu=0:00:02.8, real=0:00:03.0, mem=2504.2M) ***
[11/29 02:00:14     32s] #% End Load netlist data ... (date=11/29 02:00:14, total cpu=0:00:02.9, real=0:00:03.0, peak res=2504.2M, current mem=2503.9M)
[11/29 02:00:14     32s] Top level cell is top.
[11/29 02:00:15     33s] Hooked 134 DB cells to tlib cells.
[11/29 02:00:15     33s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2507.8M, current mem=2507.8M)
[11/29 02:00:15     33s] 8064 empty module found.
[11/29 02:00:15     33s] Starting recursive module instantiation check.
[11/29 02:00:15     33s] No recursion found.
[11/29 02:00:15     33s] Building hierarchical netlist for Cell top ...
[11/29 02:00:15     33s] ***** UseNewTieNetMode *****.
[11/29 02:00:16     35s] *** Netlist is unique.
[11/29 02:00:16     35s] Setting Std. cell height to 2800 DBU (smallest netlist inst).
[11/29 02:00:16     35s] ** info: there are 8458 modules.
[11/29 02:00:16     35s] ** info: there are 2278 stdCell insts.
[11/29 02:00:16     35s] ** info: there are 2278 stdCell insts with at least one signal pin.
[11/29 02:00:16     35s] 
[11/29 02:00:16     35s] *** Memory Usage v#1 (Current mem = 2792.883M, initial mem = 969.270M) ***
[11/29 02:00:16     35s] @file 28:
[11/29 02:00:16     35s] @@file 29: set_db init_power_nets VDD
[11/29 02:00:16     35s] @@file 30: set_db init_ground_nets VSS
[11/29 02:00:16     35s] @file 31:
[11/29 02:00:16     35s] @@file 32: init_design
[11/29 02:00:16     35s] Start create_tracks
[11/29 02:00:16     35s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/29 02:00:16     35s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/29 02:00:16     35s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/29 02:00:17     36s] Extraction setup Started for TopCell top 
[11/29 02:00:17     36s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/29 02:00:17     36s] Type 'man IMPEXT-2773' for more detail.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/29 02:00:17     36s] Summary of Active RC-Corners : 
[11/29 02:00:17     36s]  
[11/29 02:00:17     36s]  Analysis View: default_emulate_view
[11/29 02:00:17     36s]     RC-Corner Name        : default_emulate_rc_corner
[11/29 02:00:17     36s]     RC-Corner Index       : 0
[11/29 02:00:17     36s]     RC-Corner Temperature : 25 Celsius
[11/29 02:00:17     36s]     RC-Corner Cap Table   : ''
[11/29 02:00:17     36s]     RC-Corner PreRoute Res Factor         : 1
[11/29 02:00:17     36s]     RC-Corner PreRoute Cap Factor         : 1
[11/29 02:00:17     36s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/29 02:00:17     36s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/29 02:00:17     36s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/29 02:00:17     36s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/29 02:00:17     36s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/29 02:00:17     36s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[11/29 02:00:17     36s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[11/29 02:00:17     36s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/29 02:00:17     36s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:00:17     36s] eee: RC Grid memory allocated = 7680 (8 X 8 X 10 X 12b)
[11/29 02:00:17     36s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:00:17     36s] eee: pegSigSF=1.070000
[11/29 02:00:17     36s] Initializing multi-corner resistance tables ...
[11/29 02:00:17     36s] eee: Grid unit RC data computation started
[11/29 02:00:17     36s] eee: Grid unit RC data computation completed
[11/29 02:00:17     36s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:17     36s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:00:17     36s] eee: LAM-FP: thresh=1 ; dimX=699.392857 ; dimY=690.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:00:17     36s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:00:17     36s] eee: NetCapCache creation started. (Current Mem: 2952.918M) 
[11/29 02:00:17     36s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2956.410M) 
[11/29 02:00:17     36s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(97.915000, 96.600000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 7)
[11/29 02:00:17     36s] eee: Metal Layers Info:
[11/29 02:00:17     36s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:00:17     36s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:00:17     36s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:00:17     36s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  1 |
[11/29 02:00:17     36s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  1 |
[11/29 02:00:17     36s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  1 |
[11/29 02:00:17     36s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:00:17     36s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  1 |
[11/29 02:00:17     36s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:00:17     36s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:00:17     36s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:00:17     36s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:00:17     36s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:00:17     36s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:00:17     36s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:00:17     36s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:00:17     36s] eee: NDR Count = 0, Fake NDR = 0
[11/29 02:00:17     36s] *Info: initialize multi-corner CTS.
[11/29 02:00:17     36s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=3015.2M, current mem=2778.6M)
[11/29 02:00:17     36s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:00:17     36s] 
[11/29 02:00:17     36s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/29 02:00:17     36s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:00:17     36s] Summary for sequential cells identification: 
[11/29 02:00:17     36s]   Identified SBFF number: 16
[11/29 02:00:17     36s]   Identified MBFF number: 0
[11/29 02:00:17     36s]   Identified SB Latch number: 4
[11/29 02:00:17     36s]   Identified MB Latch number: 0
[11/29 02:00:17     36s]   Not identified SBFF number: 0
[11/29 02:00:17     36s]   Not identified MBFF number: 0
[11/29 02:00:17     36s]   Not identified SB Latch number: 1
[11/29 02:00:17     36s]   Not identified MB Latch number: 0
[11/29 02:00:17     36s]   Number of sequential cells which are not FFs: 8
[11/29 02:00:17     36s] Total number of combinational cells: 93
[11/29 02:00:17     36s] Total number of sequential cells: 29
[11/29 02:00:17     36s] Total number of tristate cells: 6
[11/29 02:00:17     36s] Total number of level shifter cells: 0
[11/29 02:00:17     36s] Total number of power gating cells: 0
[11/29 02:00:17     36s] Total number of isolation cells: 0
[11/29 02:00:17     36s] Total number of power switch cells: 0
[11/29 02:00:17     36s] Total number of pulse generator cells: 0
[11/29 02:00:17     36s] Total number of always on buffers: 0
[11/29 02:00:17     36s] Total number of retention cells: 0
[11/29 02:00:17     36s] Total number of physical cells: 6
[11/29 02:00:17     36s] List of usable buffers:[11/29 02:00:17     36s] 
[11/29 02:00:17     36s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
 CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32
[11/29 02:00:17     36s] Total number of usable buffers: 9
[11/29 02:00:17     36s] List of unusable buffers:
[11/29 02:00:17     36s] Total number of unusable buffers: 0
[11/29 02:00:17     36s] List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
[11/29 02:00:17     36s] Total number of usable inverters: 6
[11/29 02:00:17     36s] List of unusable inverters:
[11/29 02:00:17     36s] Total number of unusable inverters: 0
[11/29 02:00:17     36s] List of identified usable delay cells:
[11/29 02:00:17     36s] Total number of identified usable delay cells: 0
[11/29 02:00:17     36s] List of identified unusable delay cells:
[11/29 02:00:17     36s] Total number of identified unusable delay cells: 0
[11/29 02:00:17     36s] No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
[11/29 02:00:17     36s] 
[11/29 02:00:17     36s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:00:17     36s] 
[11/29 02:00:17     36s] TimeStamp Deleting Cell Server End ...
[11/29 02:00:17     36s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2784.2M, current mem=2784.2M)
[11/29 02:00:17     36s] 
[11/29 02:00:17     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:00:17     36s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:00:17     36s] Summary for sequential cells identification: 
[11/29 02:00:17     36s]   Identified SBFF number: 16
[11/29 02:00:17     36s]   Identified MBFF number: 0
[11/29 02:00:17     36s]   Identified SB Latch number: 4
[11/29 02:00:17     36s]   Identified MB Latch number: 0
[11/29 02:00:17     36s]   Not identified SBFF number: 0
[11/29 02:00:17     36s]   Not identified MBFF number: 0
[11/29 02:00:17     36s]   Not identified SB Latch number: 1
[11/29 02:00:17     36s]   Not identified MB Latch number: 0
[11/29 02:00:17     36s]   Number of sequential cells which are not FFs: 8
[11/29 02:00:17     36s]  Visiting view : default_emulate_view
[11/29 02:00:17     36s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:00:17     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:00:17     36s]  Visiting view : default_emulate_view
[11/29 02:00:17     36s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:00:17     36s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:00:17     36s] TLC MultiMap info (StdDelay):
[11/29 02:00:17     36s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:00:17     36s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:00:17     36s]  Setting StdDelay to: 10.2ps
[11/29 02:00:17     36s] 
[11/29 02:00:17     36s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:00:17     36s] 
[11/29 02:00:17     36s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:00:17     36s] 
[11/29 02:00:17     36s] TimeStamp Deleting Cell Server End ...
[11/29 02:00:17     37s] Reading timing constraints file '/scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/default_emulate_constraint_mode.sdc' ...
[11/29 02:00:17     37s] Current (total cpu=0:00:37.1, real=0:00:45.0, peak res=3113.8M, current mem=3113.8M)
[11/29 02:00:17     37s] top
[11/29 02:00:18     38s] INFO (CTE): Constraints read successfully.
[11/29 02:00:18     38s] Ending "Constraint file reading stats" (total cpu=0:00:01.1, real=0:00:01.0, peak res=3131.2M, current mem=3131.2M)
[11/29 02:00:18     38s] Current (total cpu=0:00:38.2, real=0:00:46.0, peak res=3131.2M, current mem=3131.2M)
[11/29 02:00:18     38s] @file 33:
[11/29 02:00:18     38s] @@file 34: create_floorplan -core_margins_by die -core_density_size 2.0 0.7 8 12 8 12
[11/29 02:00:19     38s] Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :8.17
[11/29 02:00:19     38s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :12.04
[11/29 02:00:19     38s] Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :8.17
[11/29 02:00:19     38s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :12.04
[11/29 02:00:19     38s] Adjusting core size to PlacementGrid : width :68.97 height : 137.2
[11/29 02:00:19     38s] Start create_tracks
[11/29 02:00:19     38s] Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
[11/29 02:00:19     38s] Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
[11/29 02:00:19     38s] Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
[11/29 02:00:19     38s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[11/29 02:00:19     38s] @file 35:
[11/29 02:00:19     38s] @file 36: # Create PDN
[11/29 02:00:19     38s] @file 37: source [ file join $LAYOUT_SCRIPTS create_pdn.tcl ]
[11/29 02:00:19     38s] #@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/create_pdn.tcl (pre)
[11/29 02:00:19     38s] @file 1: # Set up PDN
[11/29 02:00:19     38s] @file 2:
[11/29 02:00:19     38s] @file 3: # Create power rings (VDD, VSS)
[11/29 02:00:19     38s] @file 4: # (width = spacing = 3 microns, centered in channel
[11/29 02:00:19     38s] @file 5: # between core and I/O)
[11/29 02:00:19     38s] @@file 6: add_rings -nets {VDD VSS} -type core_rings -follow core \
[11/29 02:00:19     38s]  -layer {top metal10 bottom metal10 left metal9 right metal9} \
[11/29 02:00:19     38s]  -width {top 3 bottom 3 left 3 right 3} \
[11/29 02:00:19     38s]  -spacing {top 3 bottom 3 left 3 right 3} \
[11/29 02:00:19     38s]  -offset {top 1 bottom 1 left 1 right 1} \
[11/29 02:00:19     38s]  -center 1 -threshold 0
[11/29 02:00:19     38s] #% Begin add_rings (date=11/29 02:00:19, mem=3152.4M)
[11/29 02:00:19     38s] 
[11/29 02:00:19     38s] 
[11/29 02:00:19     38s] viaInitial starts at Sat Nov 29 02:00:19 2025
[11/29 02:00:19     38s] viaInitial ends at Sat Nov 29 02:00:19 2025
[11/29 02:00:19     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.6M)
[11/29 02:00:19     38s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[11/29 02:00:19     38s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'add_io_fillers' command to fill gaps between the cells and try again.
[11/29 02:00:19     38s] Type 'man IMPPP-4051' for more detail.
[11/29 02:00:19     38s] #% End add_rings (date=11/29 02:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3153.5M, current mem=3153.5M)
[11/29 02:00:19     38s] @file 12:
[11/29 02:00:19     38s] @file 13: #add_io_fillers -fill_any_gap
[11/29 02:00:19     38s] @file 14:
[11/29 02:00:19     38s] @file 15: # Create power stripes (VDD, VSS)
[11/29 02:00:19     38s] @file 16: # (3 pairs, same width and spacing as with rings)
[11/29 02:00:19     38s] @@file 17: add_stripes -nets {VDD VSS} -layer metal9 \
[11/29 02:00:19     38s]  -direction vertical \
[11/29 02:00:19     38s]  -width 3 -spacing 3 -number_of_sets 3
[11/29 02:00:19     38s] #% Begin add_stripes (date=11/29 02:00:19, mem=3153.5M)
[11/29 02:00:19     38s] 
[11/29 02:00:19     38s] Initialize fgc environment(mem: 3153.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.7M)
[11/29 02:00:19     38s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.7M)
[11/29 02:00:19     38s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.7M)
[11/29 02:00:19     38s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.7M)
[11/29 02:00:19     38s] Starting stripe generation ...
[11/29 02:00:19     38s] Non-Default Mode Option Settings :
[11/29 02:00:19     38s]   NONE
[11/29 02:00:19     38s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/29 02:00:19     38s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[11/29 02:00:19     38s] Stripe generation is complete.
[11/29 02:00:19     38s] vias are now being generated.
[11/29 02:00:19     38s] add_stripes created 6 wires.
[11/29 02:00:19     38s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/29 02:00:19     38s] +--------+----------------+----------------+
[11/29 02:00:19     38s] |  Layer |     Created    |     Deleted    |
[11/29 02:00:19     38s] +--------+----------------+----------------+
[11/29 02:00:19     38s] | metal9 |        6       |       NA       |
[11/29 02:00:19     38s] +--------+----------------+----------------+
[11/29 02:00:19     38s] #% End add_stripes (date=11/29 02:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3155.5M, current mem=3155.5M)
[11/29 02:00:19     38s] @file 20:
[11/29 02:00:19     38s] @file 21: # Connect global nets VDD and VSS
[11/29 02:00:19     38s] @@file 22: connect_global_net VDD -type pg_pin -pin_base_name VDD -all
[11/29 02:00:19     38s] @@file 23: connect_global_net VDD -type tie_hi -inst_base_name *
[11/29 02:00:19     38s] @@file 24: connect_global_net VSS -type pg_pin -pin_base_name VSS -all
[11/29 02:00:19     38s] @@file 25: connect_global_net VSS -type tie_lo -inst_base_name *
[11/29 02:00:19     38s] @file 26:
[11/29 02:00:19     38s] @file 27: # Create power+ground pins and connect with rings
[11/29 02:00:19     38s] @@file 28: create_pg_pin -name VDD -net VDD 
[11/29 02:00:19     38s] @@file 29: create_pg_pin -name VSS -net VSS  
[11/29 02:00:19     38s] @@file 30: update_power_vias -add_vias 1 -top_layer metal10 -bottom_layer metal10 -area {6 7 8 9}
[11/29 02:00:19     39s] #% Begin update_power_vias (date=11/29 02:00:19, mem=3155.7M)
[11/29 02:00:19     39s] 
[11/29 02:00:19     39s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/29 02:00:19     39s] #% End update_power_vias (date=11/29 02:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3155.7M, current mem=3155.7M)
[11/29 02:00:19     39s] @@file 31: update_power_vias -add_vias 1 -top_layer metal10 -bottom_layer metal10 -area {6 7 8 9}
[11/29 02:00:19     39s] #% Begin update_power_vias (date=11/29 02:00:19, mem=3155.7M)
[11/29 02:00:19     39s] 
[11/29 02:00:19     39s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/29 02:00:19     39s] #% End update_power_vias (date=11/29 02:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3155.7M, current mem=3155.7M)
[11/29 02:00:19     39s] @file 32:
[11/29 02:00:19     39s] @file 33: # Create follow pins (logic-to-power connections)
[11/29 02:00:19     39s] @@file 34: set_db route_special_via_connect_to_shape { stripe }
[11/29 02:00:19     39s] @@file 35: route_special -connect core_pin \
[11/29 02:00:19     39s]  -layer_change_range { metal1(1) metal10(10) } \
[11/29 02:00:19     39s]  -block_pin_target nearest_target \
[11/29 02:00:19     39s]  -core_pin_target first_after_row_end \
[11/29 02:00:19     39s]  -allow_jogging 1 \
[11/29 02:00:19     39s]  -crossover_via_layer_range { metal1(1) metal10(10) } \
[11/29 02:00:19     39s]  -nets { VSS VDD } -allow_layer_change 1 \
[11/29 02:00:19     39s]  -target_via_layer_range { metal1(1) metal10(10) }
[11/29 02:00:20     39s] #% Begin route_special (date=11/29 02:00:19, mem=3156.2M)
[11/29 02:00:20     39s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[11/29 02:00:20     39s] *** Begin SPECIAL ROUTE on Sat Nov 29 02:00:20 2025 ***
[11/29 02:00:20     39s] SPECIAL ROUTE ran on directory: /scratch/asicfab/a/vkevat/systolic_array_I2I/layout
[11/29 02:00:20     39s] SPECIAL ROUTE ran on machine: asicfab.ecn.purdue.edu (Linux 4.18.0-553.84.1.el8_10.x86_64 x86_64 3.12Ghz)
[11/29 02:00:20     39s] 
[11/29 02:00:20     39s] Begin option processing ...
[11/29 02:00:20     39s] srouteConnectPowerBump set to false
[11/29 02:00:20     39s] routeSelectNet set to "VSS VDD"
[11/29 02:00:20     39s] routeSpecial set to true
[11/29 02:00:20     39s] srouteBottomLayerLimit set to 1
[11/29 02:00:20     39s] srouteBottomTargetLayerLimit set to 1
[11/29 02:00:20     39s] srouteConnectBlockPin set to false
[11/29 02:00:20     39s] srouteConnectConverterPin set to false
[11/29 02:00:20     39s] srouteConnectPadPin set to false
[11/29 02:00:20     39s] srouteConnectStripe set to false
[11/29 02:00:20     39s] srouteCrossoverViaBottomLayer set to 1
[11/29 02:00:20     39s] srouteCrossoverViaTopLayer set to 10
[11/29 02:00:20     39s] srouteFollowCorePinEnd set to 3
[11/29 02:00:20     39s] srouteFollowPadPin set to false
[11/29 02:00:20     39s] srouteJogControl set to "preferWithChanges differentLayer"
[11/29 02:00:20     39s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[11/29 02:00:20     39s] sroutePadPinAllPorts set to true
[11/29 02:00:20     39s] sroutePreserveExistingRoutes set to true
[11/29 02:00:20     39s] srouteRoutePowerBarPortOnBothDir set to true
[11/29 02:00:20     39s] srouteStopBlockPin set to "nearestTarget"
[11/29 02:00:20     39s] srouteTopLayerLimit set to 10
[11/29 02:00:20     39s] srouteTopTargetLayerLimit set to 10
[11/29 02:00:20     39s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1555.00 megs.
[11/29 02:00:20     39s] 
[11/29 02:00:20     39s] Reading DB technology information...
[11/29 02:00:20     39s] Finished reading DB technology information.
[11/29 02:00:20     39s] Reading floorplan and netlist information...
[11/29 02:00:20     39s] Finished reading floorplan and netlist information.
[11/29 02:00:20     39s] Read in 20 layers, 10 routing layers, 1 overlap layer
[11/29 02:00:20     39s] Read in 134 macros, 31 used
[11/29 02:00:20     39s] Read in 31 components
[11/29 02:00:20     39s]   31 core components: 31 unplaced, 0 placed, 0 fixed
[11/29 02:00:20     39s] Read in 12556 logical pins
[11/29 02:00:20     39s] Read in 11549 nets
[11/29 02:00:20     39s] Read in 2 special nets, 2 routed
[11/29 02:00:20     39s] Read in 62 terminals
[11/29 02:00:20     39s] 2 nets selected.
[11/29 02:00:20     39s] 
[11/29 02:00:20     39s] Begin power routing ...
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via1 and via2 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via1 and via2 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via2 and via3 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via2 and via3 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via3 and via4 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via3 and via4 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via4 and via5 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via4 and via5 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via5 and via6 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via5 and via6 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via6 and via7 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via6 and via7 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via7 and via8 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via7 and via8 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via8 and via9 were found.
[11/29 02:00:20     39s] #WARNING (NRDB-924) Duplicate SAMENET inter-layer spacing between via8 and via9 were found.
[11/29 02:00:20     39s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1 timing=1 sns=1 ppa_info=1
[11/29 02:00:20     39s] CPU time for VDD FollowPin 0 seconds
[11/29 02:00:20     39s] CPU time for VSS FollowPin 0 seconds
[11/29 02:00:20     39s]   Number of Core ports routed: 0  open: 198
[11/29 02:00:20     39s]   Number of Followpin connections: 99
[11/29 02:00:20     39s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1576.00 megs.
[11/29 02:00:20     39s] 
[11/29 02:00:20     39s] 
[11/29 02:00:20     39s] 
[11/29 02:00:20     39s]  Begin updating DB with routing results ...
[11/29 02:00:20     39s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/29 02:00:20     39s] Pin and blockage extraction finished
[11/29 02:00:20     39s] 
[11/29 02:00:20     39s] route_special created 99 wires.
[11/29 02:00:20     39s] ViaGen created 2376 vias, deleted 0 via to avoid violation.
[11/29 02:00:20     39s] +--------+----------------+----------------+
[11/29 02:00:20     39s] |  Layer |     Created    |     Deleted    |
[11/29 02:00:20     39s] +--------+----------------+----------------+
[11/29 02:00:20     39s] | metal1 |       99       |       NA       |
[11/29 02:00:20     39s] |  via1  |       297      |        0       |
[11/29 02:00:20     39s] |  via2  |       297      |        0       |
[11/29 02:00:20     39s] |  via3  |       297      |        0       |
[11/29 02:00:20     39s] |  via4  |       297      |        0       |
[11/29 02:00:20     39s] |  via5  |       297      |        0       |
[11/29 02:00:20     39s] |  via6  |       297      |        0       |
[11/29 02:00:20     39s] |  via7  |       297      |        0       |
[11/29 02:00:20     39s] |  via8  |       297      |        0       |
[11/29 02:00:20     39s] +--------+----------------+----------------+
[11/29 02:00:20     39s] #% End route_special (date=11/29 02:00:20, total cpu=0:00:00.5, real=0:00:00.0, peak res=3197.7M, current mem=3175.8M)
[11/29 02:00:20     39s] #@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/create_pdn.tcl
[11/29 02:00:20     39s] @file 38:
[11/29 02:00:20     39s] @file 39: # Perform cell placement
[11/29 02:00:20     39s] @file 40: source [ file join $LAYOUT_SCRIPTS configure_placement.tcl ]
[11/29 02:00:20     39s] #@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/configure_placement.tcl (pre)
[11/29 02:00:20     39s] @file 1: # Placement Settings
[11/29 02:00:20     39s] @file 2: # Floorplan mode (fast placement, may be illegal)
[11/29 02:00:20     39s] @file 3: # Also implies set_db place_global_cong_effort low
[11/29 02:00:20     39s] @@file 4: set_db place_design_floorplan_mode false
[11/29 02:00:20     39s] @file 5:
[11/29 02:00:20     39s] @file 6: # Whether to perform legal
[11/29 02:00:20     39s] @@file 7: set_db place_design_refine_place true
[11/29 02:00:20     39s] @file 8:
[11/29 02:00:20     39s] @file 9: # Control congestion effort (low/med/high/auto)
[11/29 02:00:20     39s] @@file 10: set_db place_global_cong_effort auto
[11/29 02:00:20     39s] @file 11:
[11/29 02:00:20     39s] @file 12: # whether to place i/o pins based on placement inst
[11/29 02:00:20     39s] @@file 13: set_db place_global_place_io_pins true
[11/29 02:00:20     39s] @file 14:
[11/29 02:00:20     39s] @file 15: # Control timing-driven place effort
[11/29 02:00:20     39s] @file 16: # (by default place_design runs timing-based placement)
[11/29 02:00:20     39s] @file 17: #set_db place_global_timing_effort high
[11/29 02:00:20     39s] @file 18:
[11/29 02:00:20     39s] @file 19: # Clock-gate-aware placement
[11/29 02:00:20     39s] @file 20: #set_db place_global_clock_gate_aware true
[11/29 02:00:20     39s] @file 21:
[11/29 02:00:20     39s] @file 22: # Power-driven placement (activity+clock)
[11/29 02:00:20     39s] @file 23: #set_db place_global_activity_power_driven true
[11/29 02:00:20     39s] @file 24: #set_db place_global_activity_power_driven_effort high
[11/29 02:00:20     39s] @file 25: #set_db place_global_clock_power_driven_effort high
[11/29 02:00:20     39s] @file 26: #set_db place_global_clock_power_driven true
[11/29 02:00:20     39s] @file 27:
[11/29 02:00:20     39s] @file 28: # Optimization Settings
[11/29 02:00:20     39s] @file 29: # Effort (timing+power)
[11/29 02:00:20     39s] @@file 30: set_db opt_effort high 
[11/29 02:00:20     39s] @@file 31: set_db opt_power_effort none 
[11/29 02:00:20     39s] @file 32:
[11/29 02:00:20     39s] @file 33: # Simplify netlist
[11/29 02:00:20     39s] @@file 34: set_db opt_remove_redundant_insts true
[11/29 02:00:20     39s] @file 35:
[11/29 02:00:20     39s] @file 36: # Reclaim area (default/false/true)
[11/29 02:00:20     39s] @file 37: # (this is for preroute, postroute: opt_post_route_area_reclaim)
[11/29 02:00:20     39s] @file 38: # (In case of custom target slack: opt_setup_target_slack)
[11/29 02:00:20     39s] @@file 39: set_db opt_area_recovery default
[11/29 02:00:20     39s] @file 40:
[11/29 02:00:20     39s] @file 41: # Leakage to dynamic ratio
[11/29 02:00:20     39s] @@file 42: set_db opt_leakage_to_dynamic_ratio 1.0
[11/29 02:00:20     39s] #@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/configure_placement.tcl
[11/29 02:00:20     39s] @file 41:
[11/29 02:00:20     39s] @file 42: # Place design 
[11/29 02:00:20     39s] @@file 43: place_design
[11/29 02:00:20     39s] *** placeDesign #1 [begin] () : totSession cpu/real = 0:00:39.9/0:00:46.2 (0.9), mem = 3178.8M
[11/29 02:00:20     39s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 915, percentage of missing scan cell = 0.00% (0 / 915)
[11/29 02:00:20     39s] *** Starting place_design default flow ***
[11/29 02:00:20     40s] [oiLAM] Zs 10, 11
[11/29 02:00:20     40s] ### Creating LA Mngr. totSessionCpu=0:00:40.0 mem=3180.1M
[11/29 02:00:20     40s] ### Creating LA Mngr, finished. totSessionCpu=0:00:40.0 mem=3180.1M
[11/29 02:00:20     40s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:00:20     40s] *** Starting delete buffer tree (mem=3180.6M) ***
[11/29 02:00:21     40s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:00:21     40s] 
[11/29 02:00:21     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:00:21     40s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:00:21     40s] Summary for sequential cells identification: 
[11/29 02:00:21     40s]   Identified SBFF number: 16
[11/29 02:00:21     40s]   Identified MBFF number: 0
[11/29 02:00:21     40s]   Identified SB Latch number: 4
[11/29 02:00:21     40s]   Identified MB Latch number: 0
[11/29 02:00:21     40s]   Not identified SBFF number: 0
[11/29 02:00:21     40s]   Not identified MBFF number: 0
[11/29 02:00:21     40s]   Not identified SB Latch number: 1
[11/29 02:00:21     40s]   Not identified MB Latch number: 0
[11/29 02:00:21     40s]   Number of sequential cells which are not FFs: 8
[11/29 02:00:21     40s]  Visiting view : default_emulate_view
[11/29 02:00:21     40s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:00:21     40s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:00:21     40s]  Visiting view : default_emulate_view
[11/29 02:00:21     40s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:00:21     40s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:00:21     40s] TLC MultiMap info (StdDelay):
[11/29 02:00:21     40s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:00:21     40s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:00:21     40s]  Setting StdDelay to: 10.2ps
[11/29 02:00:21     40s] 
[11/29 02:00:21     40s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:00:21     40s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3176.5M, EPOCH TIME: 1764399621.191004
[11/29 02:00:21     40s] Memory usage before memory release/compaction is 3176.5
[11/29 02:00:21     40s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:00:21     40s] Memory usage at beginning of DPlace-Init is 3166.9M.
[11/29 02:00:21     40s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3166.9M, EPOCH TIME: 1764399621.192288
[11/29 02:00:21     40s] Processing tracks to init pin-track alignment.
[11/29 02:00:21     40s] z: 2, totalTracks: 1
[11/29 02:00:21     40s] z: 4, totalTracks: 1
[11/29 02:00:21     40s] z: 6, totalTracks: 1
[11/29 02:00:21     40s] z: 8, totalTracks: 1
[11/29 02:00:21     40s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:00:21     40s] Cell top LLGs are deleted
[11/29 02:00:21     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:21     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:21     40s] # Building top llgBox search-tree.
[11/29 02:00:21     40s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3171.9M, EPOCH TIME: 1764399621.267671
[11/29 02:00:21     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:21     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:21     40s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3171.9M, EPOCH TIME: 1764399621.268456
[11/29 02:00:21     40s] Max number of tech site patterns supported in site array is 256.
[11/29 02:00:21     40s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:00:21     40s] DP-Init: Signature of floorplan is 59d3eefc49072bc0. Signature of routing blockage is 374ad1c905d3f5ef.
[11/29 02:00:21     40s] After signature check, allow fast init is false, keep pre-filter is false.
[11/29 02:00:21     40s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/29 02:00:21     40s] Use non-trimmed site array because memory saving is not enough.
[11/29 02:00:21     40s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:00:21     40s] SiteArray: use 253,952 bytes
[11/29 02:00:21     40s] SiteArray: current memory after site array memory allocation 3173.4M
[11/29 02:00:21     40s] SiteArray: FP blocked sites are writable
[11/29 02:00:21     40s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7f1c359a4570.
[11/29 02:00:21     40s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[11/29 02:00:21     40s] Keep-away cache is enable on metals: 1-10
[11/29 02:00:21     40s] Estimated cell power/ground rail width = 0.197 um
[11/29 02:00:21     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:00:21     40s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:3179.5M, EPOCH TIME: 1764399621.284294
[11/29 02:00:21     40s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:00:21     40s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.001, REAL:0.001, MEM:3179.5M, EPOCH TIME: 1764399621.285520
[11/29 02:00:21     40s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:00:21     40s] Atter site array init, number of instance map data is 0.
[11/29 02:00:21     40s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.018, REAL:0.018, MEM:3179.5M, EPOCH TIME: 1764399621.286299
[11/29 02:00:21     40s] 
[11/29 02:00:21     40s] Scanning PG Shapes for Pre-Colorizing...Done.
[11/29 02:00:21     40s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:00:21     40s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:00:21     40s] # Starting Bad Lib Cell Checking (CMU) 
[11/29 02:00:21     40s] OPERPROF:       Starting CMU at level 4, MEM:3179.5M, EPOCH TIME: 1764399621.286872
[11/29 02:00:21     40s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:3179.5M, EPOCH TIME: 1764399621.287258
[11/29 02:00:21     40s] 
[11/29 02:00:21     40s] Bad Lib Cell Checking (CMU) is done! (0)
[11/29 02:00:21     40s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.020, REAL:0.020, MEM:3179.7M, EPOCH TIME: 1764399621.287564
[11/29 02:00:21     40s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3179.7M, EPOCH TIME: 1764399621.287598
[11/29 02:00:21     40s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3179.7M, EPOCH TIME: 1764399621.287667
[11/29 02:00:21     40s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3179.7MB).
[11/29 02:00:21     40s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.098, MEM:3179.7M, EPOCH TIME: 1764399621.289805
[11/29 02:00:21     40s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.099, REAL:0.099, MEM:3179.7M, EPOCH TIME: 1764399621.289857
[11/29 02:00:21     40s] 
[11/29 02:00:21     40s] Added inverters: 2
[11/29 02:00:21     40s] Deleted inverters: 67
[11/29 02:00:21     40s] Inverter difference: -65
[11/29 02:00:21     40s] Added buffers: 0
[11/29 02:00:21     40s] Deleted Buffers: 1
[11/29 02:00:21     40s] Buffer difference: -1[11/29 02:00:21     40s] 
[11/29 02:00:21     40s] Buffer/Inverters difference: -66
OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3186.0M, EPOCH TIME: 1764399621.559088
[11/29 02:00:21     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:21     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:21     40s] Cell top LLGs are deleted
[11/29 02:00:21     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:21     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:21     40s] # Resetting pin-track-align track data.
[11/29 02:00:21     40s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.098, REAL:0.098, MEM:3169.5M, EPOCH TIME: 1764399621.657489
[11/29 02:00:21     40s] Memory usage before memory release/compaction is 3169.5
[11/29 02:00:21     40s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:00:21     40s] Memory usage at end of DPlace-Cleanup is 3169.5M.
[11/29 02:00:21     40s] *** Finished delete buffer tree (cpu=0:00:00.9 real=0:00:01.0 mem=3169.5M) ***
[11/29 02:00:21     40s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:00:21     40s] 
[11/29 02:00:21     40s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:00:21     40s] 
[11/29 02:00:21     40s] TimeStamp Deleting Cell Server End ...
[11/29 02:00:21     41s] **INFO: Enable pre-place timing setting for timing analysis
[11/29 02:00:21     41s] Set Using Default Delay Limit as 101.
[11/29 02:00:21     41s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/29 02:00:21     41s] Set Default Net Delay as 0 ps.
[11/29 02:00:21     41s] Set Default Net Load as 0 pF. 
[11/29 02:00:21     41s] Set Default Input Pin Transition as 1 ps.
[11/29 02:00:21     41s] **INFO: Analyzing IO path groups for slack adjustment
[11/29 02:00:22     41s] Effort level <high> specified for reg2reg_tmp.uiTcgFznvU path_group
[11/29 02:00:22     41s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:00:22     42s] AAE DB initialization (MEM=3264.550781 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/29 02:00:22     42s] #################################################################################
[11/29 02:00:22     42s] # Design Stage: PreRoute
[11/29 02:00:22     42s] # Design Name: top
[11/29 02:00:22     42s] # Design Mode: 90nm
[11/29 02:00:22     42s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:00:22     42s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:00:22     42s] # Signoff Settings: SI Off 
[11/29 02:00:22     42s] #################################################################################
[11/29 02:00:23     42s] Calculate delays in Single mode...
[11/29 02:00:23     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 3284.4M, InitMEM = 3283.7M)
[11/29 02:00:23     42s] Start delay calculation (fullDC) (1 T). (MEM=3284.39)
[11/29 02:00:23     42s] siFlow : Timing analysis mode is single, using late cdB files
[11/29 02:00:23     42s] Start AAE Lib Loading. (MEM=3285.058594)
[11/29 02:00:23     42s] End AAE Lib Loading. (MEM=3287.632812 CPU=0:00:00.0 Real=0:00:00.0)
[11/29 02:00:23     42s] End AAE Lib Interpolated Model. (MEM=3287.632812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:00:23     43s] Total number of fetched objects 3392
[11/29 02:00:23     43s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:00:23     43s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:00:23     43s] End delay calculation. (MEM=3362.07 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 02:00:23     43s] End delay calculation (fullDC). (MEM=3355.29 CPU=0:00:00.8 REAL=0:00:00.0)
[11/29 02:00:23     43s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 3355.3M) ***
[11/29 02:00:24     43s] **INFO: Disable pre-place timing setting for timing analysis
[11/29 02:00:24     43s] Set Using Default Delay Limit as 1000.
[11/29 02:00:24     43s] Set Default Net Delay as 1000 ps.
[11/29 02:00:24     43s] Set Default Input Pin Transition as 0.1 ps.
[11/29 02:00:24     43s] Set Default Net Load as 0.5 pF. 
[11/29 02:00:24     43s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/29 02:00:24     43s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:3352.5M, EPOCH TIME: 1764399624.324613
[11/29 02:00:24     43s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[11/29 02:00:24     43s]  OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.001, REAL:0.001, MEM:3352.5M, EPOCH TIME: 1764399624.325305
[11/29 02:00:24     43s] INFO: #ExclusiveGroups=0
[11/29 02:00:24     43s] INFO: There are no Exclusive Groups.
[11/29 02:00:24     43s] *** Starting "NanoPlace(TM) placement v#16 (mem=3353.1M)" ...
[11/29 02:00:24     43s] Wait...
[11/29 02:00:24     43s] Estimated loop count for BSM: 11565
[11/29 02:00:24     43s] *** Build Buffered Sizing Timing Model
[11/29 02:00:24     43s] (cpu=0:00:00.3 mem=3356.0M) ***
[11/29 02:00:24     43s] *** Build Virtual Sizing Timing Model
[11/29 02:00:24     43s] (cpu=0:00:00.3 mem=3356.3M) ***
[11/29 02:00:24     43s] No user-set net weight.
[11/29 02:00:24     43s] Net fanout histogram:
[11/29 02:00:24     43s] 2		: 1616 (54.6%) nets
[11/29 02:00:24     43s] 3		: 1091 (36.9%) nets
[11/29 02:00:24     43s] 4     -	14	: 245 (8.3%) nets
[11/29 02:00:24     43s] 15    -	39	: 0 (0.0%) nets
[11/29 02:00:24     43s] 40    -	79	: 3 (0.1%) nets
[11/29 02:00:24     43s] 80    -	159	: 1 (0.0%) nets
[11/29 02:00:24     43s] 160   -	319	: 1 (0.0%) nets
[11/29 02:00:24     43s] 320   -	639	: 1 (0.0%) nets
[11/29 02:00:24     43s] 640   -	1279	: 2 (0.1%) nets
[11/29 02:00:24     43s] 1280  -	2559	: 0 (0.0%) nets
[11/29 02:00:24     43s] 2560  -	5119	: 0 (0.0%) nets
[11/29 02:00:24     43s] 5120+		: 0 (0.0%) nets
[11/29 02:00:24     43s] no activity file in design. spp won't run.
[11/29 02:00:24     43s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpEffort=medium 
[11/29 02:00:24     43s] Scan chains were not defined.
[11/29 02:00:24     44s] Processing tracks to init pin-track alignment.
[11/29 02:00:24     44s] z: 2, totalTracks: 1
[11/29 02:00:24     44s] z: 4, totalTracks: 1
[11/29 02:00:24     44s] z: 6, totalTracks: 1
[11/29 02:00:24     44s] z: 8, totalTracks: 1
[11/29 02:00:24     44s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:00:24     44s] Cell top LLGs are deleted
[11/29 02:00:24     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:24     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:24     44s] # Building top llgBox search-tree.
[11/29 02:00:24     44s] #std cell=2212 (0 fixed + 2212 movable) #buf cell=0 #inv cell=167 #block=0 (0 floating + 0 preplaced)
[11/29 02:00:24     44s] #ioInst=0 #net=2960 #term=10282 #term/net=3.47, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1512
[11/29 02:00:24     44s] stdCell: 2212 single + 0 double + 0 multi
[11/29 02:00:24     44s] Total standard cell length = 4.7036 (mm), area = 0.0066 (mm^2)
[11/29 02:00:24     44s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3356.3M, EPOCH TIME: 1764399624.854076
[11/29 02:00:24     44s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:24     44s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:24     44s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3356.3M, EPOCH TIME: 1764399624.854604
[11/29 02:00:24     44s] Max number of tech site patterns supported in site array is 256.
[11/29 02:00:24     44s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:00:24     44s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:00:24     44s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/29 02:00:24     44s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:00:24     44s] SiteArray: use 253,952 bytes
[11/29 02:00:24     44s] SiteArray: current memory after site array memory allocation 3356.5M
[11/29 02:00:24     44s] SiteArray: FP blocked sites are writable
[11/29 02:00:24     44s] Keep-away cache is enable on metals: 1-10
[11/29 02:00:24     44s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:00:24     44s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3356.5M, EPOCH TIME: 1764399624.866640
[11/29 02:00:24     44s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:00:24     44s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.001, REAL:0.001, MEM:3356.5M, EPOCH TIME: 1764399624.867816
[11/29 02:00:24     44s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:00:24     44s] Atter site array init, number of instance map data is 0.
[11/29 02:00:24     44s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3356.5M, EPOCH TIME: 1764399624.868357
[11/29 02:00:24     44s] 
[11/29 02:00:24     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:00:24     44s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:00:24     44s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3356.8M, EPOCH TIME: 1764399624.868971
[11/29 02:00:24     44s] 
[11/29 02:00:24     44s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:00:24     44s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:00:24     44s] Average module density = 0.696.
[11/29 02:00:24     44s] Density for the design = 0.696.
[11/29 02:00:24     44s]        = stdcell_area 24756 sites (6585 um^2) / alloc_area 35574 sites (9463 um^2).
[11/29 02:00:24     44s] Pin Density = 0.2890.
[11/29 02:00:24     44s]             = total # of pins 10282 / total area 35574.
[11/29 02:00:24     44s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:3356.8M, EPOCH TIME: 1764399624.887123
[11/29 02:00:24     44s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.001, REAL:0.001, MEM:3356.8M, EPOCH TIME: 1764399624.888011
[11/29 02:00:24     44s] OPERPROF: Starting pre-place ADS at level 1, MEM:3356.8M, EPOCH TIME: 1764399624.888898
[11/29 02:00:24     44s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:3356.8M, EPOCH TIME: 1764399624.891181
[11/29 02:00:24     44s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:3356.8M, EPOCH TIME: 1764399624.891236
[11/29 02:00:24     44s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:3356.8M, EPOCH TIME: 1764399624.891299
[11/29 02:00:24     44s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:3356.8M, EPOCH TIME: 1764399624.891330
[11/29 02:00:24     44s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:3356.8M, EPOCH TIME: 1764399624.891364
[11/29 02:00:24     44s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.001, REAL:0.001, MEM:3356.8M, EPOCH TIME: 1764399624.891981
[11/29 02:00:24     44s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:3356.8M, EPOCH TIME: 1764399624.892017
[11/29 02:00:24     44s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:3356.8M, EPOCH TIME: 1764399624.892213
[11/29 02:00:24     44s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.001, REAL:0.001, MEM:3356.8M, EPOCH TIME: 1764399624.892245
[11/29 02:00:24     44s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.001, REAL:0.001, MEM:3356.8M, EPOCH TIME: 1764399624.892294
[11/29 02:00:24     44s] ADSU 0.696 -> 0.757. site 35574.000 -> 32718.000. GS 11.200
[11/29 02:00:24     44s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.022, REAL:0.022, MEM:3356.8M, EPOCH TIME: 1764399624.910588
[11/29 02:00:24     44s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:3340.1M, EPOCH TIME: 1764399624.913058
[11/29 02:00:24     44s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:3340.1M, EPOCH TIME: 1764399624.913221
[11/29 02:00:24     44s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:3340.1M, EPOCH TIME: 1764399624.913255
[11/29 02:00:24     44s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:3340.1M, EPOCH TIME: 1764399624.913289
[11/29 02:00:24     44s] Initial padding reaches pin density 0.538 for top
[11/29 02:00:24     44s] InitPadU 0.757 -> 0.853 for top
[11/29 02:00:24     44s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3340.1M, EPOCH TIME: 1764399624.932610
[11/29 02:00:24     44s] Enable eGR PG blockage caching
[11/29 02:00:24     44s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3340.1M, EPOCH TIME: 1764399624.932814
[11/29 02:00:24     44s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:3340.1M, EPOCH TIME: 1764399624.932904
[11/29 02:00:24     44s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3340.1M, EPOCH TIME: 1764399624.932935
[11/29 02:00:24     44s] no activity file in design. spp won't run.
[11/29 02:00:24     44s] [adp] 0:1:1:3
[11/29 02:00:24     44s] [spp] 0
[11/29 02:00:24     44s] Ignore, current top cell is top.
[11/29 02:00:26     45s] Unignore, current top cell is top.
[11/29 02:00:26     45s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:1.069, REAL:1.085, MEM:3374.1M, EPOCH TIME: 1764399626.017485
[11/29 02:00:26     45s] Ignore, current top cell is top.
[11/29 02:00:26     45s] Clock gating cells determined by native netlist tracing.
[11/29 02:00:26     45s] no activity file in design. spp won't run.
[11/29 02:00:26     45s] no activity file in design. spp won't run.
[11/29 02:00:26     45s] Unignore, current top cell is top.
[11/29 02:00:26     45s] Ignore, current top cell is top.
[11/29 02:00:26     45s] Effort level <high> specified for reg2reg path_group
[11/29 02:00:26     45s] Unignore, current top cell is top.
[11/29 02:00:26     45s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3378.6M, EPOCH TIME: 1764399626.444967
[11/29 02:00:26     45s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3378.6M, EPOCH TIME: 1764399626.445402
[11/29 02:00:26     45s] === lastAutoLevel = 8 
[11/29 02:00:26     45s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3378.8M, EPOCH TIME: 1764399626.460811
[11/29 02:00:27     45s] OPERPROF:     Starting NP-Place at level 3, MEM:3383.1M, EPOCH TIME: 1764399627.499285
[11/29 02:00:27     45s] Iteration  1: Total net bbox = 2.026e-09 (6.72e-10 1.35e-09)
[11/29 02:00:27     45s]               Est.  stn bbox = 2.055e-09 (6.82e-10 1.37e-09)
[11/29 02:00:27     45s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3378.8M
[11/29 02:00:27     45s] Iteration  2: Total net bbox = 2.026e-09 (6.72e-10 1.35e-09)
[11/29 02:00:27     45s]               Est.  stn bbox = 2.055e-09 (6.82e-10 1.37e-09)
[11/29 02:00:27     45s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3378.8M
[11/29 02:00:27     45s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:00:27     45s] exp_mt_sequential is set from setPlaceMode option to 1
[11/29 02:00:27     45s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/29 02:00:27     45s] place_exp_mt_interval set to default 32
[11/29 02:00:27     45s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/29 02:00:27     45s] Iteration  3: Total net bbox = 4.802e+01 (1.90e+01 2.90e+01)
[11/29 02:00:27     45s]               Est.  stn bbox = 6.435e+01 (2.52e+01 3.91e+01)
[11/29 02:00:27     45s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 3389.1M
[11/29 02:00:27     45s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:00:27     45s] Total number of setup views is 1.
[11/29 02:00:27     45s] Total number of active setup views is 1.
[11/29 02:00:27     45s] Active setup views:
[11/29 02:00:27     45s]     default_emulate_view
[11/29 02:00:28     46s] Iteration  4: Total net bbox = 1.670e+03 (4.62e+01 1.62e+03)
[11/29 02:00:28     46s]               Est.  stn bbox = 2.585e+03 (5.22e+01 2.53e+03)
[11/29 02:00:28     46s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3393.0M
[11/29 02:00:28     46s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:00:28     47s] Iteration  5: Total net bbox = 2.192e+03 (8.71e+02 1.32e+03)
[11/29 02:00:28     47s]               Est.  stn bbox = 3.705e+03 (1.34e+03 2.37e+03)
[11/29 02:00:28     47s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 3393.1M
[11/29 02:00:28     47s] OPERPROF:     Finished NP-Place at level 3, CPU:1.426, REAL:1.446, MEM:3393.1M, EPOCH TIME: 1764399628.945557
[11/29 02:00:29     47s] OPERPROF:   Finished NP-MAIN at level 2, CPU:1.564, REAL:2.585, MEM:3393.3M, EPOCH TIME: 1764399629.045508
[11/29 02:00:29     47s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3393.3M, EPOCH TIME: 1764399629.046713
[11/29 02:00:29     47s] Ignore, current top cell is top.
[11/29 02:00:29     47s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/29 02:00:29     47s] Unignore, current top cell is top.
[11/29 02:00:29     47s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.031, REAL:0.032, MEM:3393.3M, EPOCH TIME: 1764399629.078321
[11/29 02:00:29     47s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3393.3M, EPOCH TIME: 1764399629.086192
[11/29 02:00:29     47s] OPERPROF:     Starting NP-Place at level 3, MEM:3394.3M, EPOCH TIME: 1764399629.136293
[11/29 02:00:29     47s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:00:29     47s] Iteration  6: Total net bbox = 3.093e+03 (1.32e+03 1.77e+03)
[11/29 02:00:29     47s]               Est.  stn bbox = 4.889e+03 (1.93e+03 2.96e+03)
[11/29 02:00:29     47s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 3393.2M
[11/29 02:00:29     47s] OPERPROF:     Finished NP-Place at level 3, CPU:0.630, REAL:0.638, MEM:3393.2M, EPOCH TIME: 1764399629.773992
[11/29 02:00:29     48s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.777, REAL:0.785, MEM:3393.2M, EPOCH TIME: 1764399629.871511
[11/29 02:00:29     48s] 
[11/29 02:00:29     48s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3393.2M, EPOCH TIME: 1764399629.871924
[11/29 02:00:29     48s] Ignore, current top cell is top.
[11/29 02:00:29     48s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/29 02:00:29     48s] Unignore, current top cell is top.
[11/29 02:00:29     48s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.015, REAL:0.016, MEM:3393.2M, EPOCH TIME: 1764399629.887496
[11/29 02:00:29     48s] Ignore, current top cell is top.
[11/29 02:00:29     48s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:3393.2M, EPOCH TIME: 1764399629.895234
[11/29 02:00:29     48s] Starting Early Global Route rough congestion estimation: mem = 3393.2M
[11/29 02:00:29     48s] (I)      Initializing eGR engine (rough)
[11/29 02:00:29     48s] Set min layer with default ( 2 )
[11/29 02:00:29     48s] Set max layer with default ( 127 )
[11/29 02:00:29     48s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:29     48s] Min route layer (adjusted) = 2
[11/29 02:00:29     48s] Max route layer (adjusted) = 10
[11/29 02:00:29     48s] (I)      clean place blk overflow:
[11/29 02:00:29     48s] (I)      H : enabled 0.60 0
[11/29 02:00:29     48s] (I)      V : enabled 0.60 0
[11/29 02:00:29     48s] (I)      Initializing eGR engine (rough)
[11/29 02:00:29     48s] Set min layer with default ( 2 )
[11/29 02:00:29     48s] Set max layer with default ( 127 )
[11/29 02:00:29     48s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:29     48s] Min route layer (adjusted) = 2
[11/29 02:00:29     48s] Max route layer (adjusted) = 10
[11/29 02:00:29     48s] (I)      clean place blk overflow:
[11/29 02:00:29     48s] (I)      H : enabled 0.60 0
[11/29 02:00:29     48s] (I)      V : enabled 0.60 0
[11/29 02:00:29     48s] (I)      Running eGR Rough flow
[11/29 02:00:29     48s] (I)      # wire layers (front) : 11
[11/29 02:00:29     48s] (I)      # wire layers (back)  : 0
[11/29 02:00:29     48s] (I)      min wire layer : 1
[11/29 02:00:29     48s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.23 MB )
[11/29 02:00:29     48s] (I)      max wire layer : 10
[11/29 02:00:29     48s] (I)      # cut layers (front) : 10
[11/29 02:00:29     48s] (I)      # cut layers (back)  : 0
[11/29 02:00:29     48s] (I)      min cut layer : 1
[11/29 02:00:29     48s] (I)      max cut layer : 9
[11/29 02:00:29     48s] (I)      ================================ Layers ================================
[11/29 02:00:29     48s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:00:29     48s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:00:29     48s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:00:29     48s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:00:29     48s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:00:29     48s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:00:29     48s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:00:29     48s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:00:29     48s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:00:29     48s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:00:29     48s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:00:29     48s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:00:29     48s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:00:29     48s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:00:29     48s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:00:29     48s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:00:29     48s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:00:29     48s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:00:29     48s] (I)      Started Import and model ( Curr Mem: 3.23 MB )
[11/29 02:00:29     48s] (I)      == Non-default Options ==
[11/29 02:00:29     48s] (I)      Print mode                                         : 2
[11/29 02:00:29     48s] (I)      Stop if highly congested                           : false
[11/29 02:00:29     48s] (I)      Local connection modeling                          : true
[11/29 02:00:29     48s] (I)      Maximum routing layer                              : 10
[11/29 02:00:29     48s] (I)      Top routing layer                                  : 10
[11/29 02:00:29     48s] (I)      Assign partition pins                              : false
[11/29 02:00:29     48s] (I)      Support large GCell                                : true
[11/29 02:00:29     48s] (I)      Number of threads                                  : 1
[11/29 02:00:29     48s] (I)      Number of rows per GCell                           : 5
[11/29 02:00:29     48s] (I)      Max num rows per GCell                             : 32
[11/29 02:00:29     48s] (I)      Route tie net to shape                             : auto
[11/29 02:00:29     48s] (I)      Method to set GCell size                           : row
[11/29 02:00:29     48s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:00:29     48s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:00:29     48s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:00:29     48s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:00:29     48s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:00:29     48s] (I)      ============== Pin Summary ==============
[11/29 02:00:29     48s] (I)      +-------+--------+---------+------------+
[11/29 02:00:29     48s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:00:29     48s] (I)      +-------+--------+---------+------------+
[11/29 02:00:29     48s] (I)      |     1 |   8770 |  100.00 |        Pin |
[11/29 02:00:29     48s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:00:29     48s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:00:29     48s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:00:29     48s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:00:29     48s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:00:29     48s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:00:29     48s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:00:29     48s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:00:29     48s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:00:29     48s] (I)      +-------+--------+---------+------------+
[11/29 02:00:29     48s] (I)      Custom ignore net properties:
[11/29 02:00:29     48s] (I)      1 : NotLegal
[11/29 02:00:29     48s] (I)      Default ignore net properties:
[11/29 02:00:29     48s] (I)      1 : Special
[11/29 02:00:29     48s] (I)      2 : Analog
[11/29 02:00:29     48s] (I)      3 : Fixed
[11/29 02:00:29     48s] (I)      4 : Skipped
[11/29 02:00:29     48s] (I)      5 : MixedSignal
[11/29 02:00:29     48s] (I)      Prerouted net properties:
[11/29 02:00:29     48s] (I)      1 : NotLegal
[11/29 02:00:29     48s] (I)      2 : Special
[11/29 02:00:29     48s] (I)      3 : Analog
[11/29 02:00:29     48s] (I)      4 : Fixed
[11/29 02:00:29     48s] (I)      5 : Skipped
[11/29 02:00:29     48s] (I)      6 : MixedSignal
[11/29 02:00:29     48s] (I)      Early global route reroute all routable nets
[11/29 02:00:29     48s] (I)      Use row-based GCell size
[11/29 02:00:29     48s] (I)      Use row-based GCell align
[11/29 02:00:29     48s] (I)      layer 0 area = 0
[11/29 02:00:29     48s] (I)      layer 1 area = 0
[11/29 02:00:29     48s] (I)      layer 2 area = 0
[11/29 02:00:29     48s] (I)      layer 3 area = 0
[11/29 02:00:29     48s] (I)      layer 4 area = 0
[11/29 02:00:29     48s] (I)      layer 5 area = 0
[11/29 02:00:29     48s] (I)      layer 6 area = 0
[11/29 02:00:29     48s] (I)      layer 7 area = 0
[11/29 02:00:29     48s] (I)      layer 8 area = 0
[11/29 02:00:29     48s] (I)      layer 9 area = 0
[11/29 02:00:29     48s] (I)      GCell unit size   : 2800
[11/29 02:00:29     48s] (I)      GCell multiplier  : 5
[11/29 02:00:29     48s] (I)      GCell row height  : 2800
[11/29 02:00:29     48s] (I)      Actual row height : 2800
[11/29 02:00:29     48s] (I)      GCell align ref   : 16340 24080
[11/29 02:00:29     48s] (I)      Track table information for default rule: 
[11/29 02:00:29     48s] (I)      metal1 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal2 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal3 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal4 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal5 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal6 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal7 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal8 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal9 has single uniform track structure
[11/29 02:00:29     48s] (I)      metal10 has single uniform track structure
[11/29 02:00:29     48s] (I)      ============== Default via ===============
[11/29 02:00:29     48s] (I)      +---+------------------+-----------------+
[11/29 02:00:29     48s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:00:29     48s] (I)      +---+------------------+-----------------+
[11/29 02:00:29     48s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:00:29     48s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:00:29     48s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:00:29     48s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:00:29     48s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:00:29     48s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:00:29     48s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:00:29     48s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:00:29     48s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:00:29     48s] (I)      +---+------------------+-----------------+
[11/29 02:00:29     48s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:00:29     48s] (I)      Read 4461 PG shapes
[11/29 02:00:29     48s] (I)      Read 0 clock shapes
[11/29 02:00:29     48s] (I)      Read 0 other shapes
[11/29 02:00:29     48s] (I)      #Routing Blockages  : 0
[11/29 02:00:29     48s] (I)      #Bump Blockages     : 0
[11/29 02:00:29     48s] (I)      #Instance Blockages : 0
[11/29 02:00:29     48s] (I)      #PG Blockages       : 4461
[11/29 02:00:29     48s] (I)      #Halo Blockages     : 0
[11/29 02:00:29     48s] (I)      #Boundary Blockages : 0
[11/29 02:00:29     48s] (I)      #Clock Blockages    : 0
[11/29 02:00:29     48s] (I)      #Other Blockages    : 0
[11/29 02:00:29     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:00:29     48s] (I)      #prerouted nets         : 0
[11/29 02:00:29     48s] (I)      #prerouted special nets : 0
[11/29 02:00:29     48s] (I)      #prerouted wires        : 0
[11/29 02:00:29     48s] (I)      Read 2572 nets ( ignored 0 )
[11/29 02:00:29     48s] (I)        Front-side 2572 ( ignored 0 )
[11/29 02:00:29     48s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:00:29     48s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:00:29     48s] (I)      handle routing halo
[11/29 02:00:29     48s] (I)      Reading macro buffers
[11/29 02:00:29     48s] (I)      Number of macro buffers: 0
[11/29 02:00:29     48s] (I)      Handle net priority by net group ordering
[11/29 02:00:29     48s] (I)      original grid = 13 x 23
[11/29 02:00:29     48s] (I)      merged grid = 13 x 23
[11/29 02:00:29     48s] (I)      Read Num Blocks=4461  Num Prerouted Wires=0  Num CS=0
[11/29 02:00:29     48s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:00:29     48s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 0
[11/29 02:00:29     48s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:00:29     48s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 0
[11/29 02:00:29     48s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:00:29     48s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:00:29     48s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:00:29     48s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:00:29     48s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:00:29     48s] (I)      Number of ignored nets                =      0
[11/29 02:00:29     48s] (I)      Number of connected nets              =      0
[11/29 02:00:29     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:00:29     48s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:00:29     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:00:29     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:00:29     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:00:29     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:00:29     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:00:29     48s] (I)      There are 1 clock nets ( 0 with NDR ).
[11/29 02:00:29     48s] (I)      Ndr track 0 does not exist
[11/29 02:00:29     48s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:00:29     48s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:00:29     48s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:00:29     48s] (I)      Site width          :   380  (dbu)
[11/29 02:00:29     48s] (I)      Row height          :  2800  (dbu)
[11/29 02:00:29     48s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:00:29     48s] (I)      GCell width         : 14000  (dbu)
[11/29 02:00:29     48s] (I)      GCell height        : 14000  (dbu)
[11/29 02:00:29     48s] (I)      Grid                :    13    23    10
[11/29 02:00:29     48s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:00:29     48s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:00:29     48s] (I)      Vertical capacity   :     0 14000     0 14000     0 14000     0 14000     0 14000
[11/29 02:00:29     48s] (I)      Horizontal capacity :     0     0 14000     0 14000     0 14000     0 14000     0
[11/29 02:00:29     48s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:00:29     48s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:00:29     48s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:00:29     48s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:00:29     48s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:00:29     48s] (I)      Num tracks per GCell: 50.00 36.84 50.00 25.00 25.00 25.00  8.33  8.33  4.38  4.17
[11/29 02:00:29     48s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:00:29     48s] (I)      --------------------------------------------------------
[11/29 02:00:29     48s] 
[11/29 02:00:29     48s] (I)      == Routing rule table ==
[11/29 02:00:29     48s] (I)       ID  Name       #Nets 
[11/29 02:00:29     48s] (I)      ----------------------
[11/29 02:00:29     48s] (I)        0  (Default)   2572 
[11/29 02:00:29     48s] (I)      ==== NDR : (Default) ====
[11/29 02:00:29     48s] (I)      +--------------+--------+
[11/29 02:00:29     48s] (I)      |           ID |      0 |
[11/29 02:00:29     48s] (I)      |      Default |    yes |
[11/29 02:00:29     48s] (I)      |  Clk Special |     no |
[11/29 02:00:29     48s] (I)      | Hard spacing |     no |
[11/29 02:00:29     48s] (I)      |    NDR track | (none) |
[11/29 02:00:29     48s] (I)      |      NDR via | (none) |
[11/29 02:00:29     48s] (I)      |  Extra space |      0 |
[11/29 02:00:29     48s] (I)      |      Shields |      0 |
[11/29 02:00:29     48s] (I)      |   Demand (H) |      1 |
[11/29 02:00:29     48s] (I)      |   Demand (V) |      1 |
[11/29 02:00:29     48s] (I)      |        #Nets |   2572 |
[11/29 02:00:29     48s] (I)      +--------------+--------+
[11/29 02:00:29     48s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:00:29     48s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:00:29     48s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:00:29     48s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:00:29     48s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:00:29     48s] (I)      =============== Blocked Tracks ===============
[11/29 02:00:29     48s] (I)      +-------+---------+----------+---------------+
[11/29 02:00:29     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:00:29     48s] (I)      +-------+---------+----------+---------------+
[11/29 02:00:29     48s] (I)      |     1 |       0 |        0 |         0.00% |
[11/29 02:00:29     48s] (I)      |     2 |   10327 |     2142 |        20.74% |
[11/29 02:00:29     48s] (I)      |     3 |   14976 |      892 |         5.96% |
[11/29 02:00:29     48s] (I)      |     4 |    6992 |     1533 |        21.93% |
[11/29 02:00:29     48s] (I)      |     5 |    7475 |      892 |        11.93% |
[11/29 02:00:29     48s] (I)      |     6 |    6992 |     1680 |        24.03% |
[11/29 02:00:29     48s] (I)      |     7 |    2483 |      828 |        33.35% |
[11/29 02:00:29     48s] (I)      |     8 |    2323 |      651 |        28.02% |
[11/29 02:00:29     48s] (I)      |     9 |    1300 |      614 |        47.23% |
[11/29 02:00:29     48s] (I)      |    10 |    1150 |        0 |         0.00% |
[11/29 02:00:29     48s] (I)      +-------+---------+----------+---------------+
[11/29 02:00:29     48s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.24 MB )
[11/29 02:00:29     48s] (I)      Reset routing kernel
[11/29 02:00:29     48s] (I)      numLocalWires=9224  numGlobalNetBranches=2201  numLocalNetBranches=2434
[11/29 02:00:29     48s] (I)      totalPins=8382  totalGlobalPin=2011 (23.99%)
[11/29 02:00:29     48s] (I)      total 2D Cap : 49446 = (23905 H, 25541 V)
[11/29 02:00:29     48s] (I)      total 2D Demand : 1077 = (0 H, 1077 V)
[11/29 02:00:29     48s] (I)      init route region map
[11/29 02:00:29     48s] (I)      #blocked regions = 0
[11/29 02:00:29     48s] (I)      #non-blocked regions = 1
[11/29 02:00:29     48s] (I)      init safety region map
[11/29 02:00:29     48s] (I)      #blocked regions = 0
[11/29 02:00:29     48s] (I)      #non-blocked regions = 1
[11/29 02:00:29     48s] (I)      
[11/29 02:00:29     48s] (I)      ============  Phase 1a Route ============
[11/29 02:00:29     48s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:00:29     48s] (I)      Usage: 1329 = (889 H, 440 V) = (3.72% H, 1.72% V) = (6.223e+03um H, 3.080e+03um V)
[11/29 02:00:29     48s] (I)      
[11/29 02:00:29     48s] (I)      ============  Phase 1b Route ============
[11/29 02:00:29     48s] (I)      Usage: 1329 = (889 H, 440 V) = (3.72% H, 1.72% V) = (6.223e+03um H, 3.080e+03um V)
[11/29 02:00:29     48s] (I)      eGR overflow: 0.00% H + 0.00% V
[11/29 02:00:29     48s] 
[11/29 02:00:29     48s] (I)      Updating congestion map
[11/29 02:00:29     48s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[11/29 02:00:29     48s] (I)      Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.25 MB )
[11/29 02:00:29     48s] Finished Early Global Route rough congestion estimation: mem = 3398.4M
[11/29 02:00:29     48s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.081, REAL:0.081, MEM:3398.4M, EPOCH TIME: 1764399629.976624
[11/29 02:00:29     48s] earlyGlobalRoute rough estimation gcell size 5 row height
[11/29 02:00:29     48s] Unignore, current top cell is top.
[11/29 02:00:29     48s] OPERPROF:   Starting CDPad at level 2, MEM:3398.4M, EPOCH TIME: 1764399629.983497
[11/29 02:00:29     48s] CDPadU 0.853 -> 0.853. R=0.756, N=2212, GS=7.000
[11/29 02:00:29     48s] OPERPROF:   Finished CDPad at level 2, CPU:0.009, REAL:0.009, MEM:3399.3M, EPOCH TIME: 1764399629.992542
[11/29 02:00:30     48s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3399.3M, EPOCH TIME: 1764399630.000074
[11/29 02:00:30     48s] OPERPROF:     Starting NP-Place at level 3, MEM:3402.4M, EPOCH TIME: 1764399630.054271
[11/29 02:00:30     48s] OPERPROF:     Finished NP-Place at level 3, CPU:0.010, REAL:0.010, MEM:3411.1M, EPOCH TIME: 1764399630.064678
[11/29 02:00:30     48s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.157, REAL:0.157, MEM:3411.1M, EPOCH TIME: 1764399630.157561
[11/29 02:00:30     48s] Global placement CDP skipped at cutLevel 7.
[11/29 02:00:30     48s] Iteration  7: Total net bbox = 1.885e+04 (1.49e+04 3.98e+03)
[11/29 02:00:30     48s]               Est.  stn bbox = 2.112e+04 (1.59e+04 5.19e+03)
[11/29 02:00:30     48s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 3411.1M
[11/29 02:00:30     48s] Ignore, current top cell is top.
[11/29 02:00:31     49s] 
[11/29 02:00:31     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:00:31     49s] TLC MultiMap info (StdDelay):
[11/29 02:00:31     49s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:00:31     49s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:00:31     49s]  Setting StdDelay to: 10.2ps
[11/29 02:00:31     49s] 
[11/29 02:00:31     49s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:00:31     49s] nrCritNet: 0.00% ( 0 / 2960 ) cutoffSlk: 214748364.7ps stdDelay: 10.2ps
[11/29 02:00:32     50s] nrCritNet: 0.00% ( 0 / 2960 ) cutoffSlk: 214748364.7ps stdDelay: 10.2ps
[11/29 02:00:32     50s] Unignore, current top cell is top.
[11/29 02:00:32     50s] Iteration  8: Total net bbox = 1.885e+04 (1.49e+04 3.98e+03)
[11/29 02:00:32     50s]               Est.  stn bbox = 2.112e+04 (1.59e+04 5.19e+03)
[11/29 02:00:32     50s]               cpu = 0:00:02.4 real = 0:00:02.0 mem = 3415.1M
[11/29 02:00:32     50s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3415.1M, EPOCH TIME: 1764399632.587456
[11/29 02:00:32     50s] Ignore, current top cell is top.
[11/29 02:00:32     50s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/29 02:00:32     50s] Unignore, current top cell is top.
[11/29 02:00:32     50s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.016, REAL:0.016, MEM:3415.1M, EPOCH TIME: 1764399632.603340
[11/29 02:00:32     50s] Legalizing MH Cells... 0 / 0 (level 8) on top
[11/29 02:00:32     50s] MH legal: No MH instances from GP
[11/29 02:00:32     50s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:00:32     50s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3415.1M, DRC: 0)
[11/29 02:00:32     50s] OPERPROF:   Starting NP-MAIN at level 2, MEM:3415.1M, EPOCH TIME: 1764399632.610781
[11/29 02:00:32     50s] OPERPROF:     Starting NP-Place at level 3, MEM:3415.6M, EPOCH TIME: 1764399632.662381
[11/29 02:00:32     50s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:00:33     51s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:00:33     52s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:00:34     52s] Iteration  9: Total net bbox = 2.147e+04 (1.32e+04 8.26e+03)
[11/29 02:00:34     52s]               Est.  stn bbox = 2.358e+04 (1.40e+04 9.58e+03)
[11/29 02:00:34     52s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:00:34     52s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3413.5M
[11/29 02:00:34     52s] GP RA stats: MHOnly 0 nrInst 2212 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/29 02:00:34     52s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:3415.1M, EPOCH TIME: 1764399634.742839
[11/29 02:00:34     52s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.000, REAL:0.000, MEM:3415.1M, EPOCH TIME: 1764399634.742905
[11/29 02:00:34     52s] Iteration 10: Total net bbox = 2.056e+04 (1.25e+04 8.11e+03)
[11/29 02:00:34     52s]               Est.  stn bbox = 2.266e+04 (1.32e+04 9.42e+03)
[11/29 02:00:34     52s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 3415.1M
[11/29 02:00:34     52s] OPERPROF:     Finished NP-Place at level 3, CPU:2.126, REAL:2.081, MEM:3415.1M, EPOCH TIME: 1764399634.743459
[11/29 02:00:34     53s] OPERPROF:   Finished NP-MAIN at level 2, CPU:2.274, REAL:2.230, MEM:3414.6M, EPOCH TIME: 1764399634.840798
[11/29 02:00:34     53s] Iteration 11: Total net bbox = 2.137e+04 (1.41e+04 7.23e+03)
[11/29 02:00:34     53s]               Est.  stn bbox = 2.374e+04 (1.52e+04 8.55e+03)
[11/29 02:00:34     53s]               cpu = 0:00:02.3 real = 0:00:02.0 mem = 3414.6M
[11/29 02:00:34     53s] [adp] clock
[11/29 02:00:34     53s] [adp] weight, nr nets, wire length
[11/29 02:00:34     53s] [adp]      0        1  221.771000
[11/29 02:00:34     53s] [adp] data
[11/29 02:00:34     53s] [adp] weight, nr nets, wire length
[11/29 02:00:34     53s] [adp]      0     2959  21807.879500
[11/29 02:00:34     53s] [adp] 0.000000|0.000000|0.000000
[11/29 02:00:34     53s] Iteration 12: Total net bbox = 2.137e+04 (1.41e+04 7.23e+03)
[11/29 02:00:34     53s]               Est.  stn bbox = 2.374e+04 (1.52e+04 8.55e+03)
[11/29 02:00:34     53s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 3414.6M
[11/29 02:00:34     53s] *** cost = 2.137e+04 (1.41e+04 7.23e+03) (cpu for global=0:00:07.4) real=0:00:08.0***
[11/29 02:00:34     53s] Adjust Halo Group For DCLS Group
[11/29 02:00:34     53s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[11/29 02:00:34     53s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:8.912, REAL:9.985, MEM:3414.6M, EPOCH TIME: 1764399634.917818
[11/29 02:00:34     53s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3414.6M, EPOCH TIME: 1764399634.917991
[11/29 02:00:34     53s] Deleting eGR PG blockage cache
[11/29 02:00:34     53s] Disable eGR PG blockage caching
[11/29 02:00:34     53s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3414.6M, EPOCH TIME: 1764399634.918061
[11/29 02:00:34     53s] Ignore, current top cell is top.
[11/29 02:00:35     53s] Saved padding area to DB
[11/29 02:00:35     53s] Cell top LLGs are deleted
[11/29 02:00:35     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     53s] # Resetting pin-track-align track data.
[11/29 02:00:35     53s] Solver runtime cpu: 0:00:04.0 real: 0:00:04.1
[11/29 02:00:35     53s] Core Placement runtime cpu: 0:00:04.8 real: 0:00:06.0
[11/29 02:00:35     53s] Begin: Reorder Scan Chains
[11/29 02:00:35     53s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/29 02:00:35     53s] No floating exclusive groups are found. CDER will not be conducted
[11/29 02:00:35     53s] Type 'man IMPSP-9025' for more detail.
[11/29 02:00:35     53s] End: Reorder Scan Chains
[11/29 02:00:35     53s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3414.9M, EPOCH TIME: 1764399635.452652
[11/29 02:00:35     53s] Memory usage before memory release/compaction is 3414.9
[11/29 02:00:35     53s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:00:35     53s] Memory usage at beginning of DPlace-Init is 3403.1M.
[11/29 02:00:35     53s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3403.1M, EPOCH TIME: 1764399635.454312
[11/29 02:00:35     53s] Processing tracks to init pin-track alignment.
[11/29 02:00:35     53s] z: 2, totalTracks: 1
[11/29 02:00:35     53s] z: 4, totalTracks: 1
[11/29 02:00:35     53s] z: 6, totalTracks: 1
[11/29 02:00:35     53s] z: 8, totalTracks: 1
[11/29 02:00:35     53s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:00:35     53s] Cell top LLGs are deleted
[11/29 02:00:35     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     53s] # Building top llgBox search-tree.
[11/29 02:00:35     53s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3403.2M, EPOCH TIME: 1764399635.508365
[11/29 02:00:35     53s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     53s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     53s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:3403.2M, EPOCH TIME: 1764399635.509089
[11/29 02:00:35     53s] Max number of tech site patterns supported in site array is 256.
[11/29 02:00:35     53s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:00:35     53s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:00:35     53s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:00:35     53s] Fast DP-INIT is on for default
[11/29 02:00:35     53s] Keep-away cache is enable on metals: 1-10
[11/29 02:00:35     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:00:35     53s] Atter site array init, number of instance map data is 0.
[11/29 02:00:35     53s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.012, REAL:0.012, MEM:3403.2M, EPOCH TIME: 1764399635.521161
[11/29 02:00:35     53s] 
[11/29 02:00:35     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:00:35     53s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:00:35     53s] # Starting Bad Lib Cell Checking (CMU) 
[11/29 02:00:35     53s] OPERPROF:       Starting CMU at level 4, MEM:3403.2M, EPOCH TIME: 1764399635.521643
[11/29 02:00:35     53s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3403.6M, EPOCH TIME: 1764399635.522320
[11/29 02:00:35     53s] 
[11/29 02:00:35     53s] Bad Lib Cell Checking (CMU) is done! (0)
[11/29 02:00:35     53s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.014, REAL:0.014, MEM:3404.3M, EPOCH TIME: 1764399635.522620
[11/29 02:00:35     53s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3404.3M, EPOCH TIME: 1764399635.522654
[11/29 02:00:35     53s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3404.3M, EPOCH TIME: 1764399635.522722
[11/29 02:00:35     53s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3404.3MB).
[11/29 02:00:35     53s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.071, REAL:0.071, MEM:3404.3M, EPOCH TIME: 1764399635.525162
[11/29 02:00:35     53s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.072, REAL:0.073, MEM:3404.3M, EPOCH TIME: 1764399635.525192
[11/29 02:00:35     53s] TDRefine: refinePlace mode is spiral
[11/29 02:00:35     53s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.1
[11/29 02:00:35     53s] OPERPROF: Starting Refine-Place at level 1, MEM:3404.3M, EPOCH TIME: 1764399635.525318
[11/29 02:00:35     53s] *** Starting place_detail (0:00:53.7 mem=3404.3M) ***
[11/29 02:00:35     53s] Total net bbox length = 2.173e+04 (1.424e+04 7.496e+03) (ext = 9.657e+03)
[11/29 02:00:35     53s] 
[11/29 02:00:35     53s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:00:35     53s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:00:35     53s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:00:35     53s] Set min layer with default ( 2 )
[11/29 02:00:35     53s] Set max layer with default ( 127 )
[11/29 02:00:35     53s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:35     53s] Min route layer (adjusted) = 2
[11/29 02:00:35     53s] Max route layer (adjusted) = 10
[11/29 02:00:35     53s] Set min layer with default ( 2 )
[11/29 02:00:35     53s] Set max layer with default ( 127 )
[11/29 02:00:35     53s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:35     53s] Min route layer (adjusted) = 2
[11/29 02:00:35     53s] Max route layer (adjusted) = 10
[11/29 02:00:35     53s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3404.4M, EPOCH TIME: 1764399635.558306
[11/29 02:00:35     53s] Starting refinePlace ...
[11/29 02:00:35     53s] Set min layer with default ( 2 )
[11/29 02:00:35     53s] Set max layer with default ( 127 )
[11/29 02:00:35     53s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:35     53s] Min route layer (adjusted) = 2
[11/29 02:00:35     53s] Max route layer (adjusted) = 10
[11/29 02:00:35     53s] Set min layer with default ( 2 )
[11/29 02:00:35     53s] Set max layer with default ( 127 )
[11/29 02:00:35     53s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:35     53s] Min route layer (adjusted) = 2
[11/29 02:00:35     53s] Max route layer (adjusted) = 10
[11/29 02:00:35     53s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:00:35     53s] DDP markSite nrRow 98 nrJob 98
[11/29 02:00:35     53s] OPERPROF:     Starting markDefaultPDBlockedByOtherPDs at level 3, MEM:3405.3M, EPOCH TIME: 1764399635.566456
[11/29 02:00:35     53s] OPERPROF:     Finished markDefaultPDBlockedByOtherPDs at level 3, CPU:0.000, REAL:0.000, MEM:3405.3M, EPOCH TIME: 1764399635.566498
[11/29 02:00:35     53s] ** Cut row section cpu time 0:00:00.0.
[11/29 02:00:35     53s]  ** Cut row section real time 0:00:00.0.
[11/29 02:00:35     53s]    Spread Effort: high, standalone mode, useDDP on.
[11/29 02:00:35     53s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3406.3MB) @(0:00:53.7 - 0:00:53.8).
[11/29 02:00:35     53s] Move report: preRPlace moved 2212 insts, mean move: 0.21 um, max move: 2.05 um 
[11/29 02:00:35     53s] 	Max move on inst (u_systolic_array_top/buffer_counters_reg[4][0]): (73.05, 92.28) --> (71.44, 91.84)
[11/29 02:00:35     53s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[11/29 02:00:35     53s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:3406.3M, EPOCH TIME: 1764399635.579030
[11/29 02:00:35     53s] Tweakage: fix icg 1, fix clk 0.
[11/29 02:00:35     53s] Tweakage: density cost 0, scale 0.4.
[11/29 02:00:35     53s] Tweakage: activity cost 0, scale 1.0.
[11/29 02:00:35     53s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:3412.1M, EPOCH TIME: 1764399635.600544
[11/29 02:00:35     53s] Cut to 0 partitions.
[11/29 02:00:35     53s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:3412.1M, EPOCH TIME: 1764399635.602218
[11/29 02:00:35     53s] Tweakage swap 0 pairs.
[11/29 02:00:35     53s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:00:35     53s] Tweakage perm 126 insts, flip 1059 insts.
[11/29 02:00:35     53s] Tweakage swap 42 pairs.
[11/29 02:00:35     53s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:00:35     53s] Tweakage perm 45 insts, flip 157 insts.
[11/29 02:00:35     53s] Tweakage swap 0 pairs.
[11/29 02:00:35     53s] Tweakage swap 7 pairs.
[11/29 02:00:35     53s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:00:35     53s] Tweakage perm 14 insts, flip 104 insts.
[11/29 02:00:35     53s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.130, REAL:0.131, MEM:3413.4M, EPOCH TIME: 1764399635.732790
[11/29 02:00:35     53s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.132, REAL:0.133, MEM:3413.4M, EPOCH TIME: 1764399635.733256
[11/29 02:00:35     53s] Cleanup congestion map
[11/29 02:00:35     53s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.155, REAL:0.156, MEM:3413.5M, EPOCH TIME: 1764399635.734699
[11/29 02:00:35     53s] Move report: Congestion aware Tweak moved 318 insts, mean move: 1.90 um, max move: 8.45 um 
[11/29 02:00:35     53s] 	Max move on inst (u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg): (63.84, 68.04) --> (60.99, 62.44)
[11/29 02:00:35     53s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:00.0, mem=3413.5mb) @(0:00:53.8 - 0:00:53.9).
[11/29 02:00:35     53s] Cleanup congestion map
[11/29 02:00:35     53s] 
[11/29 02:00:35     53s]  === Spiral for Logical I: (movable: 2212) ===
[11/29 02:00:35     53s] 
[11/29 02:00:35     53s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:00:35     54s] 
[11/29 02:00:35     54s]  Info: 0 filler has been deleted!
[11/29 02:00:35     54s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:00:35     54s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:00:35     54s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:00:35     54s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3413.3MB) @(0:00:53.9 - 0:00:54.0).
[11/29 02:00:35     54s] Move report: Detail placement moved 2212 insts, mean move: 0.47 um, max move: 8.45 um 
[11/29 02:00:35     54s] 	Max move on inst (u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg): (63.77, 68.11) --> (60.99, 62.44)
[11/29 02:00:35     54s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3413.6MB
[11/29 02:00:35     54s] Statistics of distance of Instance movement in refine placement:
[11/29 02:00:35     54s]   maximum (X+Y) =         8.45 um
[11/29 02:00:35     54s]   inst (u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg) with max move: (63.767, 68.11) -> (60.99, 62.44)
[11/29 02:00:35     54s]   mean    (X+Y) =         0.47 um
[11/29 02:00:35     54s] Summary Report:
[11/29 02:00:35     54s] Instances moved: 2212 (out of 2212 movable)
[11/29 02:00:35     54s] Instances flipped: 0
[11/29 02:00:35     54s] Mean displacement: 0.47 um
[11/29 02:00:35     54s] Max displacement: 8.45 um [11/29 02:00:35     54s] 	Violation at original loc: Overlapping with other instance
(Instance: u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg) (63.767, 68.11) -> (60.99, 62.44)
[11/29 02:00:35     54s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[11/29 02:00:35     54s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:00:35     54s] Total instances moved : 2212
[11/29 02:00:35     54s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.281, REAL:0.281, MEM:3413.6M, EPOCH TIME: 1764399635.838982
[11/29 02:00:35     54s] Total net bbox length = 1.995e+04 (1.228e+04 7.672e+03) (ext = 9.124e+03)
[11/29 02:00:35     54s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3413.6MB
[11/29 02:00:35     54s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3413.6MB) @(0:00:53.7 - 0:00:54.0).
[11/29 02:00:35     54s] *** Finished place_detail (0:00:54.0 mem=3413.6M) ***
[11/29 02:00:35     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.1
[11/29 02:00:35     54s] OPERPROF: Finished Refine-Place at level 1, CPU:0.325, REAL:0.324, MEM:3413.6M, EPOCH TIME: 1764399635.849629
[11/29 02:00:35     54s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3413.6M, EPOCH TIME: 1764399635.849733
[11/29 02:00:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2212).
[11/29 02:00:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     54s] Cell top LLGs are deleted
[11/29 02:00:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     54s] # Resetting pin-track-align track data.
[11/29 02:00:35     54s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.104, REAL:0.104, MEM:3408.7M, EPOCH TIME: 1764399635.953968
[11/29 02:00:35     54s] Memory usage before memory release/compaction is 3408.7
[11/29 02:00:35     54s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:00:35     54s] Memory usage at end of DPlace-Cleanup is 3408.7M.
[11/29 02:00:35     54s] *** End of Placement (cpu=0:00:10.6, real=0:00:11.0, mem=3408.7M) ***
[11/29 02:00:35     54s] Processing tracks to init pin-track alignment.
[11/29 02:00:35     54s] z: 2, totalTracks: 1
[11/29 02:00:35     54s] z: 4, totalTracks: 1
[11/29 02:00:35     54s] z: 6, totalTracks: 1
[11/29 02:00:35     54s] z: 8, totalTracks: 1
[11/29 02:00:35     54s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:00:35     54s] Cell top LLGs are deleted
[11/29 02:00:35     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:35     54s] # Building top llgBox search-tree.
[11/29 02:00:36     54s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3408.7M, EPOCH TIME: 1764399636.003676
[11/29 02:00:36     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:36     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:36     54s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3408.7M, EPOCH TIME: 1764399636.004144
[11/29 02:00:36     54s] Max number of tech site patterns supported in site array is 256.
[11/29 02:00:36     54s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:00:36     54s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:00:36     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:00:36     54s] Fast DP-INIT is on for default
[11/29 02:00:36     54s] Keep-away cache is enable on metals: 1-10
[11/29 02:00:36     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:00:36     54s] Atter site array init, number of instance map data is 0.
[11/29 02:00:36     54s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.012, MEM:3408.7M, EPOCH TIME: 1764399636.016349
[11/29 02:00:36     54s] 
[11/29 02:00:36     54s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:00:36     54s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:00:36     54s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.013, MEM:3408.8M, EPOCH TIME: 1764399636.016989
[11/29 02:00:36     54s] default core: bins with density > 0.750 = 14.00 % ( 7 / 50 )
[11/29 02:00:36     54s] Density distribution unevenness ratio (U70) = 2.851%
[11/29 02:00:36     54s] Density distribution unevenness ratio (U80) = 0.000%
[11/29 02:00:36     54s] Density distribution unevenness ratio = 3.158%
[11/29 02:00:36     54s] Density distribution unevenness ratio (U90) = 0.000%
[11/29 02:00:36     54s] Density distribution unevenness ratio (U70R) = 2.851%
[11/29 02:00:36     54s] Density distribution unevenness ratio (U80R) = 0.000%
[11/29 02:00:36     54s] Density distribution unevenness ratio (U90R) = 0.000%
[11/29 02:00:36     54s] Density distribution weighted unevenness ratio = 0.317%
[11/29 02:00:36     54s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3408.8M, EPOCH TIME: 1764399636.020031
[11/29 02:00:36     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:36     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:36     54s] Cell top LLGs are deleted
[11/29 02:00:36     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:36     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:36     54s] # Resetting pin-track-align track data.
[11/29 02:00:36     54s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.099, REAL:0.100, MEM:3408.8M, EPOCH TIME: 1764399636.119610
[11/29 02:00:36     54s] Memory usage before memory release/compaction is 3408.8
[11/29 02:00:36     54s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:00:36     54s] Memory usage at end of DPlace-Cleanup is 3408.8M.
[11/29 02:00:36     54s] *** Free Virtual Timing Model ...(mem=3408.8M)
[11/29 02:00:36     54s] Starting IO pin assignment...
[11/29 02:00:36     54s] The design is not routed. Using placement based method for pin assignment.
[11/29 02:00:36     54s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1 timing=1 sns=1 ppa_info=1
[11/29 02:00:36     54s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:00:36     54s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][12] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][11] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][10] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][9] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][8] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][7] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][6] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][5] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][4] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][3] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][2] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][1] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][0] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][31] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][30] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][29] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][28] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][27] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][26] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][25] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
[11/29 02:00:36     54s] Type 'man IMPPTN-233' for more detail.
[11/29 02:00:36     54s] **WARN: (EMS-27):	Message (IMPPTN-233) has exceeded the current message display limit of 20.
[11/29 02:00:36     54s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:00:36     55s] Completed IO pin assignment.
[11/29 02:00:37     55s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:00:37     55s] UM:*                                                                   final
[11/29 02:00:37     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:00:37     55s] UM:*                                                                   global_place
[11/29 02:00:37     55s] **INFO: Enable pre-place timing setting for timing analysis
[11/29 02:00:37     55s] Set Using Default Delay Limit as 101.
[11/29 02:00:37     55s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/29 02:00:37     55s] Set Default Net Delay as 0 ps.
[11/29 02:00:37     55s] Set Default Net Load as 0 pF. 
[11/29 02:00:37     55s] **INFO: Analyzing IO path groups for slack adjustment
[11/29 02:00:37     55s] Effort level <high> specified for reg2reg_tmp.uiTcgFznvU path_group
[11/29 02:00:37     56s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:00:37     56s] #################################################################################
[11/29 02:00:37     56s] # Design Stage: PreRoute
[11/29 02:00:37     56s] # Design Name: top
[11/29 02:00:37     56s] # Design Mode: 90nm
[11/29 02:00:37     56s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:00:37     56s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:00:37     56s] # Signoff Settings: SI Off 
[11/29 02:00:37     56s] #################################################################################
[11/29 02:00:38     56s] Calculate delays in Single mode...
[11/29 02:00:38     56s] Topological Sorting (REAL = 0:00:00.0, MEM = 3438.9M, InitMEM = 3438.8M)
[11/29 02:00:38     56s] Start delay calculation (fullDC) (1 T). (MEM=3438.88)
[11/29 02:00:38     56s] End AAE Lib Interpolated Model. (MEM=3439.253906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:00:38     56s] Total number of fetched objects 3392
[11/29 02:00:38     56s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:00:38     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:00:38     56s] End delay calculation. (MEM=3463.75 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 02:00:38     56s] End delay calculation (fullDC). (MEM=3463.75 CPU=0:00:00.6 REAL=0:00:00.0)
[11/29 02:00:38     56s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 3463.8M) ***
[11/29 02:00:39     57s] **INFO: Disable pre-place timing setting for timing analysis
[11/29 02:00:39     57s] Set Using Default Delay Limit as 1000.
[11/29 02:00:39     57s] Set Default Net Delay as 1000 ps.
[11/29 02:00:39     57s] Set Default Net Load as 0.5 pF. 
[11/29 02:00:39     57s] Info: Disable timing driven in postCTS congRepair.
[11/29 02:00:39     57s] User Input Parameters:
[11/29 02:00:39     57s] 
[11/29 02:00:39     57s] Starting congRepair ...
[11/29 02:00:39     57s] - Congestion Driven    : On
[11/29 02:00:39     57s] - Timing Driven        : Off
[11/29 02:00:39     57s] - Area-Violation Based : On
[11/29 02:00:39     57s] - Start Rollback Level : -5
[11/29 02:00:39     57s] - Legalized            : On
[11/29 02:00:39     57s] - Window Based         : Off
[11/29 02:00:39     57s] - eDen incr mode       : Off
[11/29 02:00:39     57s] - Small incr mode      : Off
[11/29 02:00:39     57s] 
[11/29 02:00:39     57s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3454.0M, EPOCH TIME: 1764399639.094309
[11/29 02:00:39     57s] Enable eGR PG blockage caching
[11/29 02:00:39     57s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3454.0M, EPOCH TIME: 1764399639.094385
[11/29 02:00:39     57s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3454.0M, EPOCH TIME: 1764399639.095595
[11/29 02:00:39     57s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.034, REAL:0.034, MEM:3454.0M, EPOCH TIME: 1764399639.129461
[11/29 02:00:39     57s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3454.0M, EPOCH TIME: 1764399639.129645
[11/29 02:00:39     57s] Starting Early Global Route congestion estimation: mem = 3454.0M
[11/29 02:00:39     57s] (I)      Initializing eGR engine (regular)
[11/29 02:00:39     57s] Set min layer with default ( 2 )
[11/29 02:00:39     57s] Set max layer with default ( 127 )
[11/29 02:00:39     57s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:39     57s] Min route layer (adjusted) = 2
[11/29 02:00:39     57s] Max route layer (adjusted) = 10
[11/29 02:00:39     57s] (I)      clean place blk overflow:
[11/29 02:00:39     57s] (I)      H : enabled 1.00 0
[11/29 02:00:39     57s] (I)      V : enabled 1.00 0
[11/29 02:00:39     57s] (I)      Initializing eGR engine (regular)
[11/29 02:00:39     57s] Set min layer with default ( 2 )
[11/29 02:00:39     57s] Set max layer with default ( 127 )
[11/29 02:00:39     57s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:39     57s] Min route layer (adjusted) = 2
[11/29 02:00:39     57s] Max route layer (adjusted) = 10
[11/29 02:00:39     57s] (I)      clean place blk overflow:
[11/29 02:00:39     57s] (I)      H : enabled 1.00 0
[11/29 02:00:39     57s] (I)      V : enabled 1.00 0
[11/29 02:00:39     57s] (I)      Started Early Global Route kernel ( Curr Mem: 3.24 MB )
[11/29 02:00:39     57s] (I)      Running eGR Regular flow
[11/29 02:00:39     57s] (I)      # wire layers (front) : 11
[11/29 02:00:39     57s] (I)      # wire layers (back)  : 0
[11/29 02:00:39     57s] (I)      min wire layer : 1
[11/29 02:00:39     57s] (I)      max wire layer : 10
[11/29 02:00:39     57s] (I)      # cut layers (front) : 10
[11/29 02:00:39     57s] (I)      # cut layers (back)  : 0
[11/29 02:00:39     57s] (I)      min cut layer : 1
[11/29 02:00:39     57s] (I)      max cut layer : 9
[11/29 02:00:39     57s] (I)      ================================ Layers ================================
[11/29 02:00:39     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:00:39     57s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:00:39     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:00:39     57s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:00:39     57s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:00:39     57s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:00:39     57s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:00:39     57s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:00:39     57s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:00:39     57s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:00:39     57s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:00:39     57s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:00:39     57s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:00:39     57s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:00:39     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:00:39     57s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:00:39     57s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:00:39     57s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:00:39     57s] (I)      Started Import and model ( Curr Mem: 3.24 MB )
[11/29 02:00:39     57s] (I)      == Non-default Options ==
[11/29 02:00:39     57s] (I)      Maximum routing layer                              : 10
[11/29 02:00:39     57s] (I)      Top routing layer                                  : 10
[11/29 02:00:39     57s] (I)      Number of threads                                  : 1
[11/29 02:00:39     57s] (I)      Route tie net to shape                             : auto
[11/29 02:00:39     57s] (I)      Use non-blocking free Dbs wires                    : false
[11/29 02:00:39     57s] (I)      Method to set GCell size                           : row
[11/29 02:00:39     57s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:00:39     57s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:00:39     57s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:00:39     57s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:00:39     57s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:00:39     57s] (I)      ============== Pin Summary ==============
[11/29 02:00:39     57s] (I)      +-------+--------+---------+------------+
[11/29 02:00:39     57s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:00:39     57s] (I)      +-------+--------+---------+------------+
[11/29 02:00:39     57s] (I)      |     1 |   9202 |  100.00 |        Pin |
[11/29 02:00:39     57s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:00:39     57s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:00:39     57s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:00:39     57s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:00:39     57s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:00:39     57s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:00:39     57s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:00:39     57s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:00:39     57s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:00:39     57s] (I)      +-------+--------+---------+------------+
[11/29 02:00:39     57s] (I)      Custom ignore net properties:
[11/29 02:00:39     57s] (I)      1 : NotLegal
[11/29 02:00:39     57s] (I)      Default ignore net properties:
[11/29 02:00:39     57s] (I)      1 : Special
[11/29 02:00:39     57s] (I)      2 : Analog
[11/29 02:00:39     57s] (I)      3 : Fixed
[11/29 02:00:39     57s] (I)      4 : Skipped
[11/29 02:00:39     57s] (I)      5 : MixedSignal
[11/29 02:00:39     57s] (I)      Prerouted net properties:
[11/29 02:00:39     57s] (I)      1 : NotLegal
[11/29 02:00:39     57s] (I)      2 : Special
[11/29 02:00:39     57s] (I)      3 : Analog
[11/29 02:00:39     57s] (I)      4 : Fixed
[11/29 02:00:39     57s] (I)      5 : Skipped
[11/29 02:00:39     57s] (I)      6 : MixedSignal
[11/29 02:00:39     57s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:00:39     57s] (I)      Use row-based GCell size
[11/29 02:00:39     57s] (I)      Use row-based GCell align
[11/29 02:00:39     57s] (I)      layer 0 area = 0
[11/29 02:00:39     57s] (I)      layer 1 area = 0
[11/29 02:00:39     57s] (I)      layer 2 area = 0
[11/29 02:00:39     57s] (I)      layer 3 area = 0
[11/29 02:00:39     57s] (I)      layer 4 area = 0
[11/29 02:00:39     57s] (I)      layer 5 area = 0
[11/29 02:00:39     57s] (I)      layer 6 area = 0
[11/29 02:00:39     57s] (I)      layer 7 area = 0
[11/29 02:00:39     57s] (I)      layer 8 area = 0
[11/29 02:00:39     57s] (I)      layer 9 area = 0
[11/29 02:00:39     57s] (I)      GCell unit size   : 2800
[11/29 02:00:39     57s] (I)      GCell multiplier  : 1
[11/29 02:00:39     57s] (I)      GCell row height  : 2800
[11/29 02:00:39     57s] (I)      Actual row height : 2800
[11/29 02:00:39     57s] (I)      GCell align ref   : 16340 24080
[11/29 02:00:39     57s] [NR-eGR] Track table information for default rule: 
[11/29 02:00:39     57s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:00:39     57s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:00:39     57s] (I)      ============== Default via ===============
[11/29 02:00:39     57s] (I)      +---+------------------+-----------------+
[11/29 02:00:39     57s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:00:39     57s] (I)      +---+------------------+-----------------+
[11/29 02:00:39     57s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:00:39     57s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:00:39     57s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:00:39     57s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:00:39     57s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:00:39     57s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:00:39     57s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:00:39     57s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:00:39     57s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:00:39     57s] (I)      +---+------------------+-----------------+
[11/29 02:00:39     57s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:00:39     57s] [NR-eGR] Read 4461 PG shapes
[11/29 02:00:39     57s] [NR-eGR] Read 0 clock shapes
[11/29 02:00:39     57s] [NR-eGR] Read 0 other shapes
[11/29 02:00:39     57s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:00:39     57s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:00:39     57s] [NR-eGR] #Instance Blockages : 0
[11/29 02:00:39     57s] [NR-eGR] #PG Blockages       : 4461
[11/29 02:00:39     57s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:00:39     57s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:00:39     57s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:00:39     57s] [NR-eGR] #Other Blockages    : 0
[11/29 02:00:39     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:00:39     57s] [NR-eGR] #prerouted nets         : 0
[11/29 02:00:39     57s] [NR-eGR] #prerouted special nets : 0
[11/29 02:00:39     57s] [NR-eGR] #prerouted wires        : 0
[11/29 02:00:39     57s] (I)        Front-side 2939 ( ignored 0 )
[11/29 02:00:39     57s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:00:39     57s] [NR-eGR] Read 2939 nets ( ignored 0 )
[11/29 02:00:39     57s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:00:39     57s] (I)      handle routing halo
[11/29 02:00:39     57s] (I)      Reading macro buffers
[11/29 02:00:39     57s] (I)      Number of macro buffers: 0
[11/29 02:00:39     57s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:00:39     57s] (I)      original grid = 61 x 115
[11/29 02:00:39     57s] (I)      merged grid = 61 x 115
[11/29 02:00:39     57s] (I)      Read Num Blocks=4461  Num Prerouted Wires=0  Num CS=0
[11/29 02:00:39     57s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:00:39     57s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 0
[11/29 02:00:39     57s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:00:39     57s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 0
[11/29 02:00:39     57s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:00:39     57s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:00:39     57s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:00:39     57s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:00:39     57s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:00:39     57s] (I)      Number of ignored nets                =      0
[11/29 02:00:39     57s] (I)      Number of connected nets              =      0
[11/29 02:00:39     57s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:00:39     57s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:00:39     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:00:39     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:00:39     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:00:39     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:00:39     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:00:39     57s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:00:39     57s] (I)      Ndr track 0 does not exist
[11/29 02:00:39     57s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:00:39     57s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:00:39     57s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:00:39     57s] (I)      Site width          :   380  (dbu)
[11/29 02:00:39     57s] (I)      Row height          :  2800  (dbu)
[11/29 02:00:39     57s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:00:39     57s] (I)      GCell width         :  2800  (dbu)
[11/29 02:00:39     57s] (I)      GCell height        :  2800  (dbu)
[11/29 02:00:39     57s] (I)      Grid                :    61   115    10
[11/29 02:00:39     57s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:00:39     57s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:00:39     57s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:00:39     57s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:00:39     57s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:00:39     57s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:00:39     57s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:00:39     57s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:00:39     57s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:00:39     57s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:00:39     57s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:00:39     57s] (I)      --------------------------------------------------------
[11/29 02:00:39     57s] 
[11/29 02:00:39     57s] [NR-eGR] == Routing rule table ==
[11/29 02:00:39     57s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:00:39     57s] [NR-eGR] ----------------------
[11/29 02:00:39     57s] [NR-eGR]   0  (Default)   2939 
[11/29 02:00:39     57s] (I)      ==== NDR : (Default) ====
[11/29 02:00:39     57s] (I)      +--------------+--------+
[11/29 02:00:39     57s] (I)      |           ID |      0 |
[11/29 02:00:39     57s] (I)      |      Default |    yes |
[11/29 02:00:39     57s] (I)      |  Clk Special |     no |
[11/29 02:00:39     57s] (I)      | Hard spacing |     no |
[11/29 02:00:39     57s] (I)      |    NDR track | (none) |
[11/29 02:00:39     57s] (I)      |      NDR via | (none) |
[11/29 02:00:39     57s] (I)      |  Extra space |      0 |
[11/29 02:00:39     57s] (I)      |      Shields |      0 |
[11/29 02:00:39     57s] (I)      |   Demand (H) |      1 |
[11/29 02:00:39     57s] (I)      |   Demand (V) |      1 |
[11/29 02:00:39     57s] (I)      |        #Nets |   2939 |
[11/29 02:00:39     57s] (I)      +--------------+--------+
[11/29 02:00:39     57s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:00:39     57s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:00:39     57s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:00:39     57s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:00:39     57s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:00:39     57s] (I)      =============== Blocked Tracks ===============
[11/29 02:00:39     57s] (I)      +-------+---------+----------+---------------+
[11/29 02:00:39     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:00:39     57s] (I)      +-------+---------+----------+---------------+
[11/29 02:00:39     57s] (I)      |     1 |       0 |        0 |         0.00% |
[11/29 02:00:39     57s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:00:39     57s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:00:39     57s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:00:39     57s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:00:39     57s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:00:39     57s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:00:39     57s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:00:39     57s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:00:39     57s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:00:39     57s] (I)      +-------+---------+----------+---------------+
[11/29 02:00:39     57s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3.24 MB )
[11/29 02:00:39     57s] (I)      Reset routing kernel
[11/29 02:00:39     57s] (I)      Started Global Routing ( Curr Mem: 3.24 MB )
[11/29 02:00:39     57s] (I)      totalPins=10229  totalGlobalPin=9220 (90.14%)
[11/29 02:00:39     57s] (I)      ================== Net Group Info ==================
[11/29 02:00:39     57s] (I)      +----+----------------+--------------+-------------+
[11/29 02:00:39     57s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:00:39     57s] (I)      +----+----------------+--------------+-------------+
[11/29 02:00:39     57s] (I)      |  1 |           2939 |    metal2(2) | metal10(10) |
[11/29 02:00:39     57s] (I)      +----+----------------+--------------+-------------+
[11/29 02:00:39     57s] (I)      total 2D Cap : 241514 = (115168 H, 126346 V)
[11/29 02:00:39     57s] (I)      total 2D Demand : 317 = (0 H, 317 V)
[11/29 02:00:39     57s] (I)      init route region map
[11/29 02:00:39     57s] (I)      #blocked regions = 0
[11/29 02:00:39     57s] (I)      #non-blocked regions = 1
[11/29 02:00:39     57s] (I)      init safety region map
[11/29 02:00:39     57s] (I)      #blocked regions = 0
[11/29 02:00:39     57s] (I)      #non-blocked regions = 1
[11/29 02:00:39     57s] (I)      
[11/29 02:00:39     57s] (I)      ============  Phase 1a Route ============
[11/29 02:00:39     57s] [NR-eGR] Layer group 1: route 2939 net(s) in layer range [2, 10]
[11/29 02:00:39     57s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:00:39     57s] (I)      Usage: 19474 = (9469 H, 10005 V) = (8.22% H, 7.92% V) = (1.326e+04um H, 1.401e+04um V)
[11/29 02:00:39     57s] (I)      
[11/29 02:00:39     57s] (I)      ============  Phase 1b Route ============
[11/29 02:00:39     57s] (I)      Usage: 19474 = (9469 H, 10005 V) = (8.22% H, 7.92% V) = (1.326e+04um H, 1.401e+04um V)
[11/29 02:00:39     57s] (I)      Overflow of layer group 1: 0.00% H + 2.01% V. EstWL: 2.726360e+04um
[11/29 02:00:39     57s] (I)      Congestion metric : 0.00%H 2.84%V, 2.84%HV
[11/29 02:00:39     57s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:00:39     57s] (I)      
[11/29 02:00:39     57s] (I)      ============  Phase 1c Route ============
[11/29 02:00:39     57s] (I)      Level2 Grid: 13 x 23
[11/29 02:00:39     57s] (I)      Usage: 19474 = (9469 H, 10005 V) = (8.22% H, 7.92% V) = (1.326e+04um H, 1.401e+04um V)
[11/29 02:00:39     57s] (I)      
[11/29 02:00:39     57s] (I)      ============  Phase 1d Route ============
[11/29 02:00:39     57s] (I)      Usage: 19476 = (9469 H, 10007 V) = (8.22% H, 7.92% V) = (1.326e+04um H, 1.401e+04um V)
[11/29 02:00:39     57s] (I)      
[11/29 02:00:39     57s] (I)      ============  Phase 1e Route ============
[11/29 02:00:39     57s] (I)      Usage: 19476 = (9469 H, 10007 V) = (8.22% H, 7.92% V) = (1.326e+04um H, 1.401e+04um V)
[11/29 02:00:39     57s] (I)      
[11/29 02:00:39     57s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.97% V. EstWL: 2.726640e+04um
[11/29 02:00:39     57s] (I)      ============  Phase 1l Route ============
[11/29 02:00:39     57s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:00:39     57s] (I)      Layer  2:      48157      8734        72           0       51240    ( 0.00%) 
[11/29 02:00:39     57s] (I)      Layer  3:      67466      9028         0           0       69000    ( 0.00%) 
[11/29 02:00:39     57s] (I)      Layer  4:      32271      3732        12         570       34200    ( 1.64%) 
[11/29 02:00:39     57s] (I)      Layer  5:      32802      1608         0           0       34500    ( 0.00%) 
[11/29 02:00:39     57s] (I)      Layer  6:      31486      1680         1         570       34200    ( 1.64%) 
[11/29 02:00:39     57s] (I)      Layer  7:       9529       134         0         877       10623    ( 7.62%) 
[11/29 02:00:39     57s] (I)      Layer  8:       8487        53         0        2667        8923    (23.01%) 
[11/29 02:00:39     57s] (I)      Layer  9:       3987         3         0        2335        3702    (38.68%) 
[11/29 02:00:39     57s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:00:39     57s] (I)      Total:        239885     24972        85        8062      251138    ( 3.11%) 
[11/29 02:00:39     57s] (I)      
[11/29 02:00:39     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:00:39     57s] [NR-eGR]                        OverCon           OverCon            
[11/29 02:00:39     57s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/29 02:00:39     57s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/29 02:00:39     57s] [NR-eGR] ---------------------------------------------------------------
[11/29 02:00:39     57s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:00:39     57s] [NR-eGR]  metal2 ( 2)        68( 0.98%)         1( 0.01%)   ( 0.99%) 
[11/29 02:00:39     57s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:00:39     57s] [NR-eGR]  metal4 ( 4)        11( 0.16%)         0( 0.00%)   ( 0.16%) 
[11/29 02:00:39     57s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:00:39     57s] [NR-eGR]  metal6 ( 6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[11/29 02:00:39     57s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:00:39     57s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:00:39     57s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:00:39     57s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:00:39     57s] [NR-eGR] ---------------------------------------------------------------
[11/29 02:00:39     57s] [NR-eGR]        Total        80( 0.14%)         1( 0.00%)   ( 0.14%) 
[11/29 02:00:39     57s] [NR-eGR] 
[11/29 02:00:39     57s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.25 MB )
[11/29 02:00:39     57s] (I)      Updating congestion map
[11/29 02:00:39     57s] (I)      total 2D Cap : 243079 = (115939 H, 127140 V)
[11/29 02:00:39     57s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[11/29 02:00:39     57s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3.25 MB )
[11/29 02:00:39     57s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 3419.4M
[11/29 02:00:39     57s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.134, REAL:0.147, MEM:3419.4M, EPOCH TIME: 1764399639.276571
[11/29 02:00:39     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:3419.4M, EPOCH TIME: 1764399639.276641
[11/29 02:00:39     57s] [hotspot] +------------+---------------+---------------+
[11/29 02:00:39     57s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:00:39     57s] [hotspot] +------------+---------------+---------------+
[11/29 02:00:39     57s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 02:00:39     57s] [hotspot] +------------+---------------+---------------+
[11/29 02:00:39     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 02:00:39     57s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 02:00:39     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3420.3M, EPOCH TIME: 1764399639.277968
[11/29 02:00:39     57s] Skipped repairing congestion.
[11/29 02:00:39     57s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3420.3M, EPOCH TIME: 1764399639.278094
[11/29 02:00:39     57s] Starting Early Global Route wiring: mem = 3420.3M
[11/29 02:00:39     57s] (I)      Running track assignment and export wires
[11/29 02:00:39     57s] (I)      Delete wires for 2939 nets 
[11/29 02:00:39     57s] (I)      ============= Track Assignment ============
[11/29 02:00:39     57s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.25 MB )
[11/29 02:00:39     57s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:00:39     57s] (I)      Run Multi-thread track assignment
[11/29 02:00:39     57s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.25 MB )
[11/29 02:00:39     57s] (I)      Started Export ( Curr Mem: 3.25 MB )
[11/29 02:00:39     57s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:00:39     57s] [NR-eGR] Total eGR-routed clock nets wire length: 2572um, number of vias: 2668
[11/29 02:00:39     57s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:00:39     57s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:00:39     57s] [NR-eGR] ------------------------------------
[11/29 02:00:39     57s] [NR-eGR]  metal1   (1H)             0   8749 
[11/29 02:00:39     57s] [NR-eGR]  metal2   (2V)          8132  11815 
[11/29 02:00:39     57s] [NR-eGR]  metal3   (3H)         11995   3725 
[11/29 02:00:39     57s] [NR-eGR]  metal4   (4V)          4924    402 
[11/29 02:00:39     57s] [NR-eGR]  metal5   (5H)          2275    597 
[11/29 02:00:39     57s] [NR-eGR]  metal6   (6V)          2499    182 
[11/29 02:00:39     57s] [NR-eGR]  metal7   (7H)           204     53 
[11/29 02:00:39     57s] [NR-eGR]  metal8   (8V)           108     54 
[11/29 02:00:39     57s] [NR-eGR]  metal9   (9H)            38      2 
[11/29 02:00:39     57s] [NR-eGR]  metal10  (10V)            0      0 
[11/29 02:00:39     57s] [NR-eGR] ------------------------------------
[11/29 02:00:39     57s] [NR-eGR]           Total        30174  25579 
[11/29 02:00:39     57s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:00:39     57s] [NR-eGR] Total half perimeter of net bounding box: 27959um
[11/29 02:00:39     57s] [NR-eGR] Total length: 30174um, number of vias: 25579
[11/29 02:00:39     57s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:00:39     57s] (I)      == Layer wire length by net rule ==
[11/29 02:00:39     57s] (I)                       Default 
[11/29 02:00:39     57s] (I)      -------------------------
[11/29 02:00:39     57s] (I)       metal1   (1H)       0um 
[11/29 02:00:39     57s] (I)       metal2   (2V)    8132um 
[11/29 02:00:39     57s] (I)       metal3   (3H)   11995um 
[11/29 02:00:39     57s] (I)       metal4   (4V)    4924um 
[11/29 02:00:39     57s] (I)       metal5   (5H)    2275um 
[11/29 02:00:39     57s] (I)       metal6   (6V)    2499um 
[11/29 02:00:39     57s] (I)       metal7   (7H)     204um 
[11/29 02:00:39     57s] (I)       metal8   (8V)     108um 
[11/29 02:00:39     57s] (I)       metal9   (9H)      38um 
[11/29 02:00:39     57s] (I)       metal10  (10V)      0um 
[11/29 02:00:39     57s] (I)      -------------------------
[11/29 02:00:39     57s] (I)                Total  30174um 
[11/29 02:00:39     57s] (I)      == Layer via count by net rule ==
[11/29 02:00:39     57s] (I)                       Default 
[11/29 02:00:39     57s] (I)      -------------------------
[11/29 02:00:39     57s] (I)       metal1   (1H)      8749 
[11/29 02:00:39     57s] (I)       metal2   (2V)     11815 
[11/29 02:00:39     57s] (I)       metal3   (3H)      3725 
[11/29 02:00:39     57s] (I)       metal4   (4V)       402 
[11/29 02:00:39     57s] (I)       metal5   (5H)       597 
[11/29 02:00:39     57s] (I)       metal6   (6V)       182 
[11/29 02:00:39     57s] (I)       metal7   (7H)        53 
[11/29 02:00:39     57s] (I)       metal8   (8V)        54 
[11/29 02:00:39     57s] (I)       metal9   (9H)         2 
[11/29 02:00:39     57s] (I)       metal10  (10V)        0 
[11/29 02:00:39     57s] (I)      -------------------------
[11/29 02:00:39     57s] (I)                Total    25579 
[11/29 02:00:39     57s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.25 MB )
[11/29 02:00:39     57s] eee: RC Grid memory freed = 7680 (8 X 8 X 10 X 12b)
[11/29 02:00:39     57s] (I)      Global routing data unavailable, rerun eGR
[11/29 02:00:39     57s] (I)      Initializing eGR engine (regular)
[11/29 02:00:39     57s] Set min layer with default ( 2 )
[11/29 02:00:39     57s] Set max layer with default ( 127 )
[11/29 02:00:39     57s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:00:39     57s] Min route layer (adjusted) = 2
[11/29 02:00:39     57s] Max route layer (adjusted) = 10
[11/29 02:00:39     57s] (I)      clean place blk overflow:
[11/29 02:00:39     57s] (I)      H : enabled 1.00 0
[11/29 02:00:39     57s] (I)      V : enabled 1.00 0
[11/29 02:00:39     57s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.186, REAL:0.187, MEM:3422.0M, EPOCH TIME: 1764399639.464964
[11/29 02:00:39     57s] Early Global Route wiring runtime: 0.19 seconds, mem = 3422.0M
[11/29 02:00:39     57s] Tdgp not enabled or already been cleared! skip clearing
[11/29 02:00:39     57s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[11/29 02:00:39     57s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3422.0M, EPOCH TIME: 1764399639.465649
[11/29 02:00:39     57s] Deleting eGR PG blockage cache
[11/29 02:00:39     57s] Disable eGR PG blockage caching
[11/29 02:00:39     57s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3422.0M, EPOCH TIME: 1764399639.465699
[11/29 02:00:39     57s] *** Finishing place_design default flow ***
[11/29 02:00:39     57s] ***** Total cpu  0:0:18
[11/29 02:00:39     57s] ***** Total real time  0:0:19
[11/29 02:00:39     57s] **place_design ... cpu = 0: 0:18, real = 0: 0:19, mem = 3417.5M **
[11/29 02:00:39     57s] Tdgp not enabled or already been cleared! skip clearing
[11/29 02:00:39     57s] 
[11/29 02:00:39     57s] *** Summary of all messages that are not suppressed in this session:
[11/29 02:00:39     57s] Severity  ID               Count  Summary                                  
[11/29 02:00:39     57s] WARNING   IMPPTN-233        9488  No legal free slots are available for %s...
[11/29 02:00:39     57s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/29 02:00:39     57s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/29 02:00:39     57s] WARNING   NRIF-95              2  Option set_db route_top_routing_layer ha...
[11/29 02:00:39     57s] *** Message Summary: 9493 warning(s), 0 error(s)
[11/29 02:00:39     57s] 
[11/29 02:00:39     57s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:00:39     57s] UM:*                                                                   final
[11/29 02:00:39     57s] UM: Running design category ...
[11/29 02:00:39     57s] Cell top LLGs are deleted
[11/29 02:00:39     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:39     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:39     57s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3417.7M, EPOCH TIME: 1764399639.731822
[11/29 02:00:39     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:39     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:39     57s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3417.7M, EPOCH TIME: 1764399639.732431
[11/29 02:00:39     57s] Max number of tech site patterns supported in site array is 256.
[11/29 02:00:39     57s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:00:39     57s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:00:39     57s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:00:39     57s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:00:39     57s] SiteArray: use 253,952 bytes
[11/29 02:00:39     57s] SiteArray: current memory after site array memory allocation 3417.5M
[11/29 02:00:39     57s] SiteArray: FP blocked sites are writable
[11/29 02:00:39     57s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3417.5M, EPOCH TIME: 1764399639.744408
[11/29 02:00:39     57s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:00:39     57s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.001, REAL:0.001, MEM:3417.5M, EPOCH TIME: 1764399639.745577
[11/29 02:00:39     57s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:00:39     57s] Atter site array init, number of instance map data is 0.
[11/29 02:00:39     57s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3417.5M, EPOCH TIME: 1764399639.746196
[11/29 02:00:39     57s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3417.5M, EPOCH TIME: 1764399639.746499
[11/29 02:00:39     57s] Cell top LLGs are deleted
[11/29 02:00:39     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:39     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:39     57s] # Resetting pin-track-align track data.
[11/29 02:00:39     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:39     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:00:43     61s] UM:          61.14             71                                      place_design
[11/29 02:00:43     61s] *** placeDesign #1 [finish] () : cpu/real = 0:00:21.3/0:00:22.5 (0.9), totSession cpu/real = 0:01:01.1/0:01:08.7 (0.9), mem = 3475.5M
[11/29 02:00:43     61s] 
[11/29 02:00:43     61s] =============================================================================================
[11/29 02:00:43     61s]  Final TAT Report : placeDesign #1                                              25.11-s102_1
[11/29 02:00:43     61s] =============================================================================================
[11/29 02:00:43     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:00:43     61s] ---------------------------------------------------------------------------------------------
[11/29 02:00:43     61s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:00:43     61s] [ RefinePlace            ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:00:43     61s] [ InitialGlobalPlace     ]      1   0:00:07.4  (  32.7 % )     0:00:10.0 /  0:00:08.9    0.9
[11/29 02:00:43     61s] [ DetailPlaceInit        ]      2   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:00:43     61s] [ DPLegalizeMH           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:00:43     61s] [ IncrementalPlace       ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:00:43     61s] [ EgrRoughEstimate       ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:00:43     61s] [ EarlyGlobalRoute       ]      2   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:00:43     61s] [ FullDelayCalc          ]      5   0:00:03.8  (  16.8 % )     0:00:03.8 /  0:00:03.7    1.0
[11/29 02:00:43     61s] [ TimingUpdate           ]      8   0:00:00.9  (   4.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:00:43     61s] [ MISC                   ]          0:00:09.5  (  42.2 % )     0:00:09.5 /  0:00:09.4    1.0
[11/29 02:00:43     61s] ---------------------------------------------------------------------------------------------
[11/29 02:00:43     61s]  placeDesign #1 TOTAL               0:00:22.5  ( 100.0 % )     0:00:22.5 /  0:00:21.3    0.9
[11/29 02:00:43     61s] ---------------------------------------------------------------------------------------------
[11/29 02:00:43     61s] @@file 44: opt_design -pre_cts
[11/29 02:00:43     61s] Executing: place_opt_design -opt
[11/29 02:00:43     61s] #% Begin place_opt_design (date=11/29 02:00:43, mem=3463.0M)
[11/29 02:00:43     61s] **INFO: User settings:
[11/29 02:00:43     61s] delaycal_default_net_delay                    1000ps
[11/29 02:00:43     61s] delaycal_default_net_load                     0.5pf
[11/29 02:00:43     61s] delaycal_ignore_net_load                      false
[11/29 02:00:43     61s] delaycal_input_transition_delay               0.1ps
[11/29 02:00:43     61s] delaycal_use_default_delay_limit              1000
[11/29 02:00:43     61s] setAnalysisMode -virtualIPO                   false
[11/29 02:00:43     61s] setDelayCalMode -engine                       aae
[11/29 02:00:43     61s] extract_rc_engine                             pre_route
[11/29 02:00:43     61s] opt_area_recovery                             default
[11/29 02:00:43     61s] opt_effort                                    high
[11/29 02:00:43     61s] opt_leakage_to_dynamic_ratio                  1.0
[11/29 02:00:43     61s] opt_power_effort                              none
[11/29 02:00:43     61s] opt_remove_redundant_insts                    true
[11/29 02:00:43     61s] place_design_floorplan_mode                   false
[11/29 02:00:43     61s] place_design_refine_place                     true
[11/29 02:00:43     61s] place_global_cong_effort                      auto
[11/29 02:00:43     61s] place_global_place_io_pins                    true
[11/29 02:00:43     61s] getAnalysisMode -virtualIPO                   false
[11/29 02:00:43     61s] getDelayCalMode -engine                       aae
[11/29 02:00:43     61s] getAnalysisMode -virtualIPO                   false
[11/29 02:00:43     61s] Info: Logic Synthesis step was not run from RTL in this session / on this DB.
[11/29 02:00:43     61s] Info: Synthesize design with physical option was not run earlier in this session / on this DB.
[11/29 02:00:43     61s] Info: place_opt_design is not being run for the first time in this session
[11/29 02:00:43     61s] Info: place_opt_design has been started with standard effort
[11/29 02:00:43     61s] Checking for testpoints in the design....
[11/29 02:00:43     61s] Info: There is no testpoint present in the design. Skipping physical test point optimization.
[11/29 02:00:43     61s] 
[11/29 02:00:43     61s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:01.6/0:01:09.2 (0.9), mem = 3640.8M
[11/29 02:00:43     61s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/29 02:00:43     61s] 'set_default_switching_activity' finished successfully.
[11/29 02:00:43     61s] *** Starting GigaPlace ***
[11/29 02:00:43     61s] -earlyGlobalBlockTracks {}                # string, default="", private
[11/29 02:00:43     61s] -earlyGlobalCapacityScreen {}             # string, default="", private
[11/29 02:00:43     61s] There is no track adjustment
[11/29 02:00:43     61s] Starting place_opt_design V2 flow
[11/29 02:00:43     61s] #optDebug: fT-E <X 2 3 1 0>
[11/29 02:00:43     61s] #optDebug: fT-E <X 2 3 1 0>
[11/29 02:00:43     61s] Memory usage before memory release/compaction is 3641.5
[11/29 02:00:43     61s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:00:43     61s] Memory usage at beginning of DPlace-Init is 3501.0M.
[11/29 02:00:43     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:3501.0M, EPOCH TIME: 1764399643.552810
[11/29 02:00:43     61s] Processing tracks to init pin-track alignment.
[11/29 02:00:43     61s] z: 2, totalTracks: 1
[11/29 02:00:43     61s] z: 4, totalTracks: 1
[11/29 02:00:43     61s] z: 6, totalTracks: 1
[11/29 02:00:43     61s] z: 8, totalTracks: 1
[11/29 02:00:43     61s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:00:43     61s] Cell top LLGs are deleted
[11/29 02:00:43     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s] # Building top llgBox search-tree.
[11/29 02:00:43     61s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3501.2M, EPOCH TIME: 1764399643.607281
[11/29 02:00:43     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3501.2M, EPOCH TIME: 1764399643.608101
[11/29 02:00:43     61s] Max number of tech site patterns supported in site array is 256.
[11/29 02:00:43     61s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:00:43     61s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:00:43     61s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/29 02:00:43     61s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:00:43     61s] SiteArray: use 253,952 bytes
[11/29 02:00:43     61s] SiteArray: current memory after site array memory allocation 3501.4M
[11/29 02:00:43     61s] SiteArray: FP blocked sites are writable
[11/29 02:00:43     61s] Keep-away cache is enable on metals: 1-10
[11/29 02:00:43     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:00:43     61s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3501.4M, EPOCH TIME: 1764399643.620178
[11/29 02:00:43     61s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:00:43     61s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.001, REAL:0.001, MEM:3501.4M, EPOCH TIME: 1764399643.621351
[11/29 02:00:43     61s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:00:43     61s] Atter site array init, number of instance map data is 0.
[11/29 02:00:43     61s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.014, MEM:3501.4M, EPOCH TIME: 1764399643.621947
[11/29 02:00:43     61s] 
[11/29 02:00:43     61s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:00:43     61s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:00:43     61s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3501.5M, EPOCH TIME: 1764399643.622656
[11/29 02:00:43     61s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3501.5M, EPOCH TIME: 1764399643.622694
[11/29 02:00:43     61s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3501.5M, EPOCH TIME: 1764399643.622778
[11/29 02:00:43     61s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3501.5MB).
[11/29 02:00:43     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.073, MEM:3501.5M, EPOCH TIME: 1764399643.625381
[11/29 02:00:43     61s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3501.5M, EPOCH TIME: 1764399643.625416
[11/29 02:00:43     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s] Cell top LLGs are deleted
[11/29 02:00:43     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     61s] # Resetting pin-track-align track data.
[11/29 02:00:43     61s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.105, REAL:0.105, MEM:3501.5M, EPOCH TIME: 1764399643.730739
[11/29 02:00:43     61s] Memory usage before memory release/compaction is 3501.5
[11/29 02:00:43     61s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:00:43     61s] Memory usage at end of DPlace-Cleanup is 3501.5M.
[11/29 02:00:43     61s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:01.8/0:01:09.4 (0.9), mem = 3501.5M
[11/29 02:00:43     61s] VSMManager cleared!
[11/29 02:00:43     61s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:01.8/0:01:09.4 (0.9), mem = 3501.5M
[11/29 02:00:43     61s] 
[11/29 02:00:43     61s] =============================================================================================
[11/29 02:00:43     61s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         25.11-s102_1
[11/29 02:00:43     61s] =============================================================================================
[11/29 02:00:43     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:00:43     61s] ---------------------------------------------------------------------------------------------
[11/29 02:00:43     61s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:00:43     61s] ---------------------------------------------------------------------------------------------
[11/29 02:00:43     61s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:00:43     61s] ---------------------------------------------------------------------------------------------
[11/29 02:00:43     61s] Enable CTE adjustment.
[11/29 02:00:43     61s] Enable Layer aware incrSKP.
[11/29 02:00:43     61s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3501.6M, totSessionCpu=0:01:02 **
[11/29 02:00:43     61s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/29 02:00:43     61s] 
[11/29 02:00:43     61s] Active Setup views: default_emulate_view 
[11/29 02:00:43     61s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:00:43     61s] GigaOpt running with 1 threads.
[11/29 02:00:43     61s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:01.9/0:01:09.4 (0.9), mem = 3501.6M
[11/29 02:00:43     61s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/29 02:00:43     61s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 02:00:43     61s] Memory usage before memory release/compaction is 3503.9
[11/29 02:00:43     61s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:00:43     61s] Memory usage at beginning of DPlace-Init is 3503.9M.
[11/29 02:00:43     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:3503.9M, EPOCH TIME: 1764399643.876609
[11/29 02:00:43     61s] Processing tracks to init pin-track alignment.
[11/29 02:00:43     61s] z: 2, totalTracks: 1
[11/29 02:00:43     61s] z: 4, totalTracks: 1
[11/29 02:00:43     61s] z: 6, totalTracks: 1
[11/29 02:00:43     61s] z: 8, totalTracks: 1
[11/29 02:00:43     61s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:00:43     62s] Cell top LLGs are deleted
[11/29 02:00:43     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     62s] # Building top llgBox search-tree.
[11/29 02:00:43     62s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3504.0M, EPOCH TIME: 1764399643.930152
[11/29 02:00:43     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     62s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3504.0M, EPOCH TIME: 1764399643.930901
[11/29 02:00:43     62s] Max number of tech site patterns supported in site array is 256.
[11/29 02:00:43     62s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:00:43     62s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:00:43     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:00:43     62s] Fast DP-INIT is on for default
[11/29 02:00:43     62s] Keep-away cache is enable on metals: 1-10
[11/29 02:00:43     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:00:43     62s] Atter site array init, number of instance map data is 0.
[11/29 02:00:43     62s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.012, MEM:3504.1M, EPOCH TIME: 1764399643.943269
[11/29 02:00:43     62s] 
[11/29 02:00:43     62s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:00:43     62s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:00:43     62s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.014, MEM:3504.1M, EPOCH TIME: 1764399643.944007
[11/29 02:00:43     62s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3504.1M, EPOCH TIME: 1764399643.944059
[11/29 02:00:43     62s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3504.1M, EPOCH TIME: 1764399643.944123
[11/29 02:00:43     62s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3504.1MB).
[11/29 02:00:43     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:3504.1M, EPOCH TIME: 1764399643.946551
[11/29 02:00:43     62s] [GPS] CheckCellPlaceLegality turned OFF
[11/29 02:00:43     62s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3504.1M, EPOCH TIME: 1764399643.946675
[11/29 02:00:43     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:43     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:44     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:44     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:00:44     62s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.103, REAL:0.104, MEM:3504.1M, EPOCH TIME: 1764399644.050530
[11/29 02:00:44     62s] Memory usage before memory release/compaction is 3504.1
[11/29 02:00:44     62s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:00:44     62s] Memory usage at end of DPlace-Cleanup is 3504.1M.
[11/29 02:00:44     62s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:00:44     62s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:00:44     62s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:00:44     62s] eee: pegSigSF=1.070000
[11/29 02:00:44     62s] Initializing multi-corner resistance tables ...
[11/29 02:00:44     62s] eee: Grid unit RC data computation started
[11/29 02:00:44     62s] eee: Grid unit RC data computation completed
[11/29 02:00:44     62s] eee: l=1 avDens=0.073896 usedTrk=487.716427 availTrk=6600.000000 sigTrk=487.716427
[11/29 02:00:44     62s] eee: l=2 avDens=0.126448 usedTrk=717.423461 availTrk=5673.684211 sigTrk=717.423461
[11/29 02:00:44     62s] eee: l=3 avDens=0.120715 usedTrk=929.502323 availTrk=7700.000000 sigTrk=929.502323
[11/29 02:00:44     62s] eee: l=4 avDens=0.111582 usedTrk=401.694999 availTrk=3600.000000 sigTrk=401.694999
[11/29 02:00:44     62s] eee: l=5 avDens=0.083675 usedTrk=259.393322 availTrk=3100.000000 sigTrk=259.393322
[11/29 02:00:44     62s] eee: l=6 avDens=0.119804 usedTrk=335.452073 availTrk=2800.000000 sigTrk=335.452073
[11/29 02:00:44     62s] eee: l=7 avDens=0.090510 usedTrk=45.254928 availTrk=500.000000 sigTrk=45.254928
[11/29 02:00:44     62s] eee: l=8 avDens=0.130710 usedTrk=43.569857 availTrk=333.333333 sigTrk=43.569857
[11/29 02:00:44     62s] eee: l=9 avDens=0.044687 usedTrk=32.453572 availTrk=726.250000 sigTrk=32.453572
[11/29 02:00:44     62s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:00:44     62s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:00:44     62s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:00:44     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.310966 uaWl=1.000000 uaWlH=0.333000 aWlH=0.000000 lMod=0 pMax=0.861200 pMod=80 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:00:44     62s] eee: NetCapCache creation started. (Current Mem: 3504.242M) 
[11/29 02:00:44     62s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3529.191M) 
[11/29 02:00:44     62s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:00:44     62s] eee: Metal Layers Info:
[11/29 02:00:44     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:00:44     62s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:00:44     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:00:44     62s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  1 |
[11/29 02:00:44     62s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  1 |
[11/29 02:00:44     62s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  1 |
[11/29 02:00:44     62s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:00:44     62s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  1 |
[11/29 02:00:44     62s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:00:44     62s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:00:44     62s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:00:44     62s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:00:44     62s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:00:44     62s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:00:44     62s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:00:44     62s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:00:44     62s] eee: NDR Count = 0, Fake NDR = 0
[11/29 02:00:44     62s] 
[11/29 02:00:44     62s] Creating Lib Analyzer ...
[11/29 02:00:44     62s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:00:44     62s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:00:44     62s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:00:44     62s] 
[11/29 02:00:44     62s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:00:44     62s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:02 mem=3534.2M
[11/29 02:00:44     62s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:02 mem=3534.2M
[11/29 02:00:44     62s] Creating Lib Analyzer, finished. 
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	AWVALID : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	AWREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	WDREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	ARVALID : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	ARREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[0][5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[0][4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[0][3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[0][2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[0][1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[0][0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[63][5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[63][4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[63][3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[63][2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[63][1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_x_queue[63][0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_w_queue[0][11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (IMPOPT-665):	sc_w_queue[0][10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:00:44     62s] Type 'man IMPOPT-665' for more detail.
[11/29 02:00:44     62s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/29 02:00:44     62s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:00:44     62s] ### Creating TopoMgr, started
[11/29 02:00:44     62s] ### Creating TopoMgr, finished
[11/29 02:00:44     62s] #optDebug: Start CG creation (mem=3534.4M)
[11/29 02:00:44     62s]  ...initializing CG [11/29 02:00:44     62s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:00:44     62s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
ToF 280.8725um
[11/29 02:00:44     62s] (cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s]  ...processing cgPrt (cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s]  ...processing cgEgp (cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s]  ...processing cgPbk (cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s]  ...processing cgNrb(cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s]  ...processing cgObs (cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s]  ...processing cgCon (cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s]  ...processing cgPdm (cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3603.5M)
[11/29 02:00:44     62s] AAE DB initialization (MEM=3606.246094 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/29 02:00:44     62s] #optDebug: fT-S <1 2 3 1 0>
[11/29 02:00:44     62s] Info: IPO magic value 0x803FBEEF.
[11/29 02:00:44     62s] Info: Using SynthesisEngine executable '/package/eda2/cadence/DDI251/INNOVUS251/bin/innovus_'.
[11/29 02:00:44     62s]       SynthesisEngine workers will not check out additional licenses.
[11/29 02:01:12     63s] **opt_design ... cpu = 0:00:01, real = 0:00:29, mem = 3543.2M, totSessionCpu=0:01:03 **
[11/29 02:01:12     63s] #optDebug: { P: 90 W: 3201 FE: standard PE: none LDR: 1}
[11/29 02:01:12     63s] *** opt_design -pre_cts ***
[11/29 02:01:12     63s] DRC Margin: user margin 0.0; extra margin 0.2
[11/29 02:01:12     63s] Setup Target Slack: user slack 0; extra slack 0.0
[11/29 02:01:12     63s] Hold Target Slack: user slack 0
[11/29 02:01:13     63s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/29 02:01:13     63s] Type 'man IMPOPT-3195' for more detail.
[11/29 02:01:13     63s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3543.4M, EPOCH TIME: 1764399673.129798
[11/29 02:01:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:13     63s] 
[11/29 02:01:13     63s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:13     63s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:13     63s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.017, MEM:3543.4M, EPOCH TIME: 1764399673.146344
[11/29 02:01:13     63s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:13     63s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:13     63s] Multi-VT timing optimization disabled based on library information.
[11/29 02:01:13     63s] 
[11/29 02:01:13     63s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:01:13     63s] Deleting Lib Analyzer.
[11/29 02:01:13     63s] 
[11/29 02:01:13     63s] TimeStamp Deleting Cell Server End ...
[11/29 02:01:13     63s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:01:13     63s] 
[11/29 02:01:13     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:01:13     63s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:01:13     63s] Summary for sequential cells identification: 
[11/29 02:01:13     63s]   Identified SBFF number: 16
[11/29 02:01:13     63s]   Identified MBFF number: 0
[11/29 02:01:13     63s]   Identified SB Latch number: 4
[11/29 02:01:13     63s]   Identified MB Latch number: 0
[11/29 02:01:13     63s]   Not identified SBFF number: 0
[11/29 02:01:13     63s]   Not identified MBFF number: 0
[11/29 02:01:13     63s]   Not identified SB Latch number: 1
[11/29 02:01:13     63s]   Not identified MB Latch number: 0
[11/29 02:01:13     63s]   Number of sequential cells which are not FFs: 8
[11/29 02:01:13     63s]  Visiting view : default_emulate_view
[11/29 02:01:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:01:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:01:13     63s]  Visiting view : default_emulate_view
[11/29 02:01:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:01:13     63s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:01:13     63s] TLC MultiMap info (StdDelay):
[11/29 02:01:13     63s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:01:13     63s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:01:13     63s]  Setting StdDelay to: 10.2ps
[11/29 02:01:13     63s] 
[11/29 02:01:13     63s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:01:13     63s] 
[11/29 02:01:13     63s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:01:13     63s] 
[11/29 02:01:13     63s] TimeStamp Deleting Cell Server End ...
[11/29 02:01:13     63s] **INFO: Using Advanced Metric Collection system.
[11/29 02:01:14     65s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3547.0M, EPOCH TIME: 1764399674.884392
[11/29 02:01:14     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:14     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:14     65s] Cell top LLGs are deleted
[11/29 02:01:14     65s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:14     65s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:14     65s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3542.5M, EPOCH TIME: 1764399674.885126
[11/29 02:01:14     65s] Memory usage before memory release/compaction is 3542.5
[11/29 02:01:14     65s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:14     65s] Memory usage at end of DPlace-Cleanup is 3542.5M.
[11/29 02:01:14     65s] 
[11/29 02:01:14     65s] Creating Lib Analyzer ...
[11/29 02:01:14     65s] 
[11/29 02:01:14     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:01:14     65s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:01:14     65s] Summary for sequential cells identification: 
[11/29 02:01:14     65s]   Identified SBFF number: 16
[11/29 02:01:14     65s]   Identified MBFF number: 0
[11/29 02:01:14     65s]   Identified SB Latch number: 4
[11/29 02:01:14     65s]   Identified MB Latch number: 0
[11/29 02:01:14     65s]   Not identified SBFF number: 0
[11/29 02:01:14     65s]   Not identified MBFF number: 0
[11/29 02:01:14     65s]   Not identified SB Latch number: 1
[11/29 02:01:14     65s]   Not identified MB Latch number: 0
[11/29 02:01:14     65s]   Number of sequential cells which are not FFs: 8
[11/29 02:01:14     65s]  Visiting view : default_emulate_view
[11/29 02:01:14     65s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:01:14     65s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:01:14     65s]  Visiting view : default_emulate_view
[11/29 02:01:14     65s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:01:14     65s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:01:14     65s] TLC MultiMap info (StdDelay):
[11/29 02:01:14     65s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:01:14     65s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:01:14     65s]  Setting StdDelay to: 10.2ps
[11/29 02:01:14     65s] 
[11/29 02:01:14     65s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:01:14     65s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:01:14     65s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:01:14     65s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:01:14     65s] 
[11/29 02:01:14     65s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:01:15     65s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:05 mem=3546.6M
[11/29 02:01:15     65s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:05 mem=3546.6M
[11/29 02:01:15     65s] Creating Lib Analyzer, finished. 
[11/29 02:01:15     65s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:15     65s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:15     65s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:15     65s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:15     65s] {MMLU 0 0 3392}
[11/29 02:01:15     65s] [oiLAM] Zs 10, 11
[11/29 02:01:15     65s] ### Creating LA Mngr. totSessionCpu=0:01:05 mem=3552.2M
[11/29 02:01:15     65s] ### Creating LA Mngr, finished. totSessionCpu=0:01:05 mem=3552.2M
[11/29 02:01:15     65s] Running pre-eGR process
[11/29 02:01:15     65s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.22 MB )
[11/29 02:01:15     65s] (I)      Initializing eGR engine (regular)
[11/29 02:01:15     65s] Set min layer with default ( 2 )
[11/29 02:01:15     65s] Set max layer with default ( 127 )
[11/29 02:01:15     65s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:15     65s] Min route layer (adjusted) = 2
[11/29 02:01:15     65s] Max route layer (adjusted) = 10
[11/29 02:01:15     65s] (I)      clean place blk overflow:
[11/29 02:01:15     65s] (I)      H : enabled 1.00 0
[11/29 02:01:15     65s] (I)      V : enabled 1.00 0
[11/29 02:01:15     65s] (I)      Initializing eGR engine (regular)
[11/29 02:01:15     65s] Set min layer with default ( 2 )
[11/29 02:01:15     65s] Set max layer with default ( 127 )
[11/29 02:01:15     65s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:15     65s] Min route layer (adjusted) = 2
[11/29 02:01:15     65s] Max route layer (adjusted) = 10
[11/29 02:01:15     65s] (I)      clean place blk overflow:
[11/29 02:01:15     65s] (I)      H : enabled 1.00 0
[11/29 02:01:15     65s] (I)      V : enabled 1.00 0
[11/29 02:01:15     65s] (I)      Running eGR Regular flow
[11/29 02:01:15     65s] (I)      # wire layers (front) : 11
[11/29 02:01:15     65s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.22 MB )
[11/29 02:01:15     65s] (I)      # wire layers (back)  : 0
[11/29 02:01:15     65s] (I)      min wire layer : 1
[11/29 02:01:15     65s] (I)      max wire layer : 10
[11/29 02:01:15     65s] (I)      # cut layers (front) : 10
[11/29 02:01:15     65s] (I)      # cut layers (back)  : 0
[11/29 02:01:15     65s] (I)      min cut layer : 1
[11/29 02:01:15     65s] (I)      max cut layer : 9
[11/29 02:01:15     65s] (I)      ================================ Layers ================================
[11/29 02:01:15     65s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:15     65s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:01:15     65s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:15     65s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:01:15     65s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:01:15     65s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:01:15     65s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:15     65s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:15     65s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:15     65s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:01:15     65s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:01:15     65s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:01:15     65s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:01:15     65s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:01:15     65s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:15     65s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:01:15     65s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:01:15     65s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:15     65s] (I)      Started Import and model ( Curr Mem: 3.22 MB )
[11/29 02:01:15     65s] (I)      Number of ignored instance 0
[11/29 02:01:15     65s] (I)      Number of inbound cells 0
[11/29 02:01:15     65s] (I)      Number of opened ILM blockages 0
[11/29 02:01:15     65s] (I)      Number of instances temporarily fixed by detailed placement 0
[11/29 02:01:15     65s] (I)      numMoveCells=2212, numMacros=0  numNoFlopBlockages=0  numPads=3066  numMultiRowHeightInsts=0
[11/29 02:01:15     65s] (I)      cell height: 2800, count: 2212
[11/29 02:01:15     65s] (I)      Number of nets = 2939 ( 453 ignored )
[11/29 02:01:15     65s] (I)      Identified Clock instances: Flop 915, Clock buffer/inverter 0, Gate 0, Logic 0
[11/29 02:01:15     65s] (I)      == Non-default Options ==
[11/29 02:01:15     65s] (I)      Maximum routing layer                              : 10
[11/29 02:01:15     65s] (I)      Top routing layer                                  : 10
[11/29 02:01:15     65s] (I)      Buffering-aware routing                            : true
[11/29 02:01:15     65s] (I)      Spread congestion away from blockages              : true
[11/29 02:01:15     65s] (I)      Number of threads                                  : 1
[11/29 02:01:15     65s] (I)      Overflow penalty cost                              : 10
[11/29 02:01:15     65s] (I)      Punch through distance                             : 3344.180000
[11/29 02:01:15     65s] (I)      Source-to-sink ratio                               : 0.300000
[11/29 02:01:15     65s] (I)      Route tie net to shape                             : auto
[11/29 02:01:15     65s] (I)      Method to set GCell size                           : row
[11/29 02:01:15     65s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:01:15     65s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:01:15     65s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:01:15     65s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:01:15     65s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:01:15     65s] (I)      ============== Pin Summary ==============
[11/29 02:01:15     65s] (I)      +-------+--------+---------+------------+
[11/29 02:01:15     65s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:01:15     65s] (I)      +-------+--------+---------+------------+
[11/29 02:01:15     65s] (I)      |     1 |   9202 |  100.00 |        Pin |
[11/29 02:01:15     65s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:01:15     65s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:01:15     65s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:01:15     65s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:01:15     65s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:01:15     65s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:01:15     65s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:01:15     65s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:01:15     65s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:01:15     65s] (I)      +-------+--------+---------+------------+
[11/29 02:01:15     65s] (I)      Custom ignore net properties:
[11/29 02:01:15     65s] (I)      1 : NotLegal
[11/29 02:01:15     65s] (I)      Default ignore net properties:
[11/29 02:01:15     65s] (I)      1 : Special
[11/29 02:01:15     65s] (I)      2 : Analog
[11/29 02:01:15     65s] (I)      3 : Fixed
[11/29 02:01:15     65s] (I)      4 : Skipped
[11/29 02:01:15     65s] (I)      5 : MixedSignal
[11/29 02:01:15     65s] (I)      Prerouted net properties:
[11/29 02:01:15     65s] (I)      1 : NotLegal
[11/29 02:01:15     65s] (I)      2 : Special
[11/29 02:01:15     65s] (I)      3 : Analog
[11/29 02:01:15     65s] (I)      4 : Fixed
[11/29 02:01:15     65s] (I)      5 : Skipped
[11/29 02:01:15     65s] (I)      6 : MixedSignal
[11/29 02:01:15     65s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:01:15     65s] (I)      Use row-based GCell size
[11/29 02:01:15     65s] (I)      Use row-based GCell align
[11/29 02:01:15     65s] (I)      layer 0 area = 0
[11/29 02:01:15     65s] (I)      layer 1 area = 0
[11/29 02:01:15     65s] (I)      layer 2 area = 0
[11/29 02:01:15     65s] (I)      layer 3 area = 0
[11/29 02:01:15     65s] (I)      layer 4 area = 0
[11/29 02:01:15     65s] (I)      layer 5 area = 0
[11/29 02:01:15     65s] (I)      layer 6 area = 0
[11/29 02:01:15     65s] (I)      layer 7 area = 0
[11/29 02:01:15     65s] (I)      layer 8 area = 0
[11/29 02:01:15     65s] (I)      layer 9 area = 0
[11/29 02:01:15     65s] (I)      GCell unit size   : 2800
[11/29 02:01:15     65s] (I)      GCell multiplier  : 1
[11/29 02:01:15     65s] (I)      GCell row height  : 2800
[11/29 02:01:15     65s] (I)      Actual row height : 2800
[11/29 02:01:15     65s] (I)      GCell align ref   : 16340 24080
[11/29 02:01:15     65s] [NR-eGR] Track table information for default rule: 
[11/29 02:01:15     65s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:01:15     65s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:01:15     65s] (I)      ============== Default via ===============
[11/29 02:01:15     65s] (I)      +---+------------------+-----------------+
[11/29 02:01:15     65s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:01:15     65s] (I)      +---+------------------+-----------------+
[11/29 02:01:15     65s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:01:15     65s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:01:15     65s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:01:15     65s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:01:15     65s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:01:15     65s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:01:15     65s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:01:15     65s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:01:15     65s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:01:15     65s] (I)      +---+------------------+-----------------+
[11/29 02:01:15     65s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:01:15     65s] [NR-eGR] Read 4461 PG shapes
[11/29 02:01:15     65s] [NR-eGR] Read 0 clock shapes
[11/29 02:01:15     65s] [NR-eGR] Read 0 other shapes
[11/29 02:01:15     65s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:01:15     65s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:01:15     65s] [NR-eGR] #Instance Blockages : 0
[11/29 02:01:15     65s] [NR-eGR] #PG Blockages       : 4461
[11/29 02:01:15     65s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:01:15     65s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:01:15     65s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:01:15     65s] [NR-eGR] #Other Blockages    : 0
[11/29 02:01:15     65s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:01:15     65s] [NR-eGR] #prerouted nets         : 0
[11/29 02:01:15     65s] [NR-eGR] #prerouted special nets : 0
[11/29 02:01:15     65s] [NR-eGR] #prerouted wires        : 0
[11/29 02:01:15     65s] (I)        Front-side 2939 ( ignored 0 )
[11/29 02:01:15     65s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:01:15     65s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:01:15     65s] [NR-eGR] Read 2939 nets ( ignored 0 )
[11/29 02:01:15     65s] (I)      handle routing halo
[11/29 02:01:15     65s] (I)      Reading macro buffers
[11/29 02:01:15     65s] (I)      Number of macro buffers: 0
[11/29 02:01:15     65s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:01:15     65s] (I)      original grid = 61 x 115
[11/29 02:01:15     65s] (I)      merged grid = 61 x 115
[11/29 02:01:15     65s] (I)      Read Num Blocks=4461  Num Prerouted Wires=0  Num CS=0
[11/29 02:01:15     65s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:15     65s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:15     65s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:15     65s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:15     65s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:15     65s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:15     65s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:15     65s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:01:15     65s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:01:15     65s] (I)      Number of ignored nets                =      0
[11/29 02:01:15     65s] (I)      Number of connected nets              =      0
[11/29 02:01:15     65s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:01:15     65s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:01:15     65s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:01:15     65s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:01:15     65s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:01:15     65s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:01:15     65s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:01:15     65s] (I)      Constructing bin map
[11/29 02:01:15     65s] (I)      Initialize bin information with width=5600 height=5600
[11/29 02:01:15     65s] (I)      Done constructing bin map
[11/29 02:01:15     65s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:01:15     65s] (I)      Ndr track 0 does not exist
[11/29 02:01:15     65s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:01:15     65s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:01:15     65s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:01:15     65s] (I)      Site width          :   380  (dbu)
[11/29 02:01:15     65s] (I)      Row height          :  2800  (dbu)
[11/29 02:01:15     65s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:01:15     65s] (I)      GCell width         :  2800  (dbu)
[11/29 02:01:15     65s] (I)      GCell height        :  2800  (dbu)
[11/29 02:01:15     65s] (I)      Grid                :    61   115    10
[11/29 02:01:15     65s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:01:15     65s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:01:15     65s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:01:15     65s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:01:15     65s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:01:15     65s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:01:15     65s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:01:15     65s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:01:15     65s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:01:15     65s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:01:15     65s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:01:15     65s] (I)      --------------------------------------------------------
[11/29 02:01:15     65s] 
[11/29 02:01:15     65s] [NR-eGR] == Routing rule table ==
[11/29 02:01:15     65s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:01:15     65s] [NR-eGR] ----------------------
[11/29 02:01:15     65s] [NR-eGR]   0  (Default)   2939 
[11/29 02:01:15     65s] (I)      ==== NDR : (Default) ====
[11/29 02:01:15     65s] (I)      +--------------+--------+
[11/29 02:01:15     65s] (I)      |           ID |      0 |
[11/29 02:01:15     65s] (I)      |      Default |    yes |
[11/29 02:01:15     65s] (I)      |  Clk Special |     no |
[11/29 02:01:15     65s] (I)      | Hard spacing |     no |
[11/29 02:01:15     65s] (I)      |    NDR track | (none) |
[11/29 02:01:15     65s] (I)      |      NDR via | (none) |
[11/29 02:01:15     65s] (I)      |  Extra space |      0 |
[11/29 02:01:15     65s] (I)      |      Shields |      0 |
[11/29 02:01:15     65s] (I)      |   Demand (H) |      1 |
[11/29 02:01:15     65s] (I)      |   Demand (V) |      1 |
[11/29 02:01:15     65s] (I)      |        #Nets |   2939 |
[11/29 02:01:15     65s] (I)      +--------------+--------+
[11/29 02:01:15     65s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:15     65s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:01:15     65s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:15     65s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:01:15     65s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:15     65s] (I)      =============== Blocked Tracks ===============
[11/29 02:01:15     65s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:15     65s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:01:15     65s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:15     65s] (I)      |     1 |       0 |        0 |         0.00% |
[11/29 02:01:15     65s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:01:15     65s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:01:15     65s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:01:15     65s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:01:15     65s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:01:15     65s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:01:15     65s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:01:15     65s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:01:15     65s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:01:15     65s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:15     65s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3.22 MB )
[11/29 02:01:15     65s] (I)      Reset routing kernel
[11/29 02:01:15     65s] (I)      Started Global Routing ( Curr Mem: 3.22 MB )
[11/29 02:01:15     65s] (I)      totalPins=10229  totalGlobalPin=9220 (90.14%)
[11/29 02:01:15     65s] (I)      ================== Net Group Info ==================
[11/29 02:01:15     65s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:15     65s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:01:15     65s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:15     65s] (I)      |  1 |           2939 |    metal2(2) | metal10(10) |
[11/29 02:01:15     65s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:15     65s] (I)      total 2D Cap : 241514 = (115168 H, 126346 V)
[11/29 02:01:15     65s] (I)      total 2D Demand : 317 = (0 H, 317 V)
[11/29 02:01:15     65s] (I)      init route region map
[11/29 02:01:15     65s] (I)      #blocked regions = 0
[11/29 02:01:15     65s] (I)      #non-blocked regions = 1
[11/29 02:01:15     65s] (I)      init safety region map
[11/29 02:01:15     65s] (I)      #blocked regions = 0
[11/29 02:01:15     65s] (I)      #non-blocked regions = 1
[11/29 02:01:15     65s] (I)      #blocked areas for congestion spreading : 0
[11/29 02:01:15     65s] (I)      
[11/29 02:01:15     65s] (I)      ============  Phase 1a Route ============
[11/29 02:01:15     65s] [NR-eGR] Layer group 1: route 2939 net(s) in layer range [2, 10]
[11/29 02:01:15     65s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:01:15     65s] (I)      Usage: 19704 = (9402 H, 10302 V) = (8.16% H, 8.15% V) = (1.316e+04um H, 1.442e+04um V)
[11/29 02:01:15     65s] (I)      
[11/29 02:01:15     65s] (I)      ============  Phase 1b Route ============
[11/29 02:01:15     65s] (I)      Usage: 19706 = (9404 H, 10302 V) = (8.17% H, 8.15% V) = (1.317e+04um H, 1.442e+04um V)
[11/29 02:01:15     65s] (I)      Overflow of layer group 1: 0.00% H + 1.98% V. EstWL: 2.758840e+04um
[11/29 02:01:15     65s] (I)      Congestion metric : 0.00%H 2.79%V, 2.79%HV
[11/29 02:01:15     65s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:01:15     65s] (I)      
[11/29 02:01:15     65s] (I)      ============  Phase 1c Route ============
[11/29 02:01:15     65s] (I)      Level2 Grid: 13 x 23
[11/29 02:01:15     65s] (I)      Usage: 19706 = (9404 H, 10302 V) = (8.17% H, 8.15% V) = (1.317e+04um H, 1.442e+04um V)
[11/29 02:01:15     65s] (I)      
[11/29 02:01:15     65s] (I)      ============  Phase 1d Route ============
[11/29 02:01:15     65s] (I)      Usage: 19712 = (9408 H, 10304 V) = (8.17% H, 8.16% V) = (1.317e+04um H, 1.443e+04um V)
[11/29 02:01:15     65s] (I)      
[11/29 02:01:15     65s] (I)      ============  Phase 1e Route ============
[11/29 02:01:15     65s] (I)      Usage: 19712 = (9408 H, 10304 V) = (8.17% H, 8.16% V) = (1.317e+04um H, 1.443e+04um V)
[11/29 02:01:15     65s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.94% V. EstWL: 2.759680e+04um
[11/29 02:01:15     65s] (I)      
[11/29 02:01:15     65s] (I)      ============  Phase 1l Route ============
[11/29 02:01:15     65s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:01:15     65s] (I)      Layer  2:      48157      8824        74           0       51240    ( 0.00%) 
[11/29 02:01:15     65s] (I)      Layer  3:      67466      8953         0           0       69000    ( 0.00%) 
[11/29 02:01:15     65s] (I)      Layer  4:      32271      4048        20         570       34200    ( 1.64%) 
[11/29 02:01:15     65s] (I)      Layer  5:      32802      1678         0           0       34500    ( 0.00%) 
[11/29 02:01:15     65s] (I)      Layer  6:      31486      1569         2         570       34200    ( 1.64%) 
[11/29 02:01:15     65s] (I)      Layer  7:       9529       128         0         877       10623    ( 7.62%) 
[11/29 02:01:15     65s] (I)      Layer  8:       8487        62         0        2667        8923    (23.01%) 
[11/29 02:01:15     65s] (I)      Layer  9:       3987         9         0        2335        3702    (38.68%) 
[11/29 02:01:15     65s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:01:15     65s] (I)      Total:        239885     25271        96        8062      251138    ( 3.11%) 
[11/29 02:01:15     65s] (I)      
[11/29 02:01:15     65s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:01:15     65s] [NR-eGR]                        OverCon           OverCon            
[11/29 02:01:15     65s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/29 02:01:15     65s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/29 02:01:15     65s] [NR-eGR] ---------------------------------------------------------------
[11/29 02:01:15     65s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:15     65s] [NR-eGR]  metal2 ( 2)        70( 1.01%)         1( 0.01%)   ( 1.02%) 
[11/29 02:01:15     65s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:15     65s] [NR-eGR]  metal4 ( 4)        15( 0.22%)         0( 0.00%)   ( 0.22%) 
[11/29 02:01:15     65s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:15     65s] [NR-eGR]  metal6 ( 6)         2( 0.03%)         0( 0.00%)   ( 0.03%) 
[11/29 02:01:15     65s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:15     65s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:15     65s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:15     65s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:15     65s] [NR-eGR] ---------------------------------------------------------------
[11/29 02:01:15     65s] [NR-eGR]        Total        87( 0.16%)         1( 0.00%)   ( 0.16%) 
[11/29 02:01:15     65s] [NR-eGR] 
[11/29 02:01:15     65s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.23 MB )
[11/29 02:01:15     65s] (I)      Updating congestion map
[11/29 02:01:15     65s] (I)      total 2D Cap : 243079 = (115939 H, 127140 V)
[11/29 02:01:15     65s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.97% V
[11/29 02:01:15     65s] (I)      Running track assignment and export wires
[11/29 02:01:15     65s] (I)      Delete wires for 2939 nets 
[11/29 02:01:15     65s] (I)      ============= Track Assignment ============
[11/29 02:01:15     65s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.23 MB )
[11/29 02:01:15     65s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:01:15     65s] (I)      Run Multi-thread track assignment
[11/29 02:01:15     65s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.23 MB )
[11/29 02:01:15     65s] (I)      Started Export ( Curr Mem: 3.23 MB )
[11/29 02:01:15     65s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:01:15     65s] [NR-eGR] Total eGR-routed clock nets wire length: 2678um, number of vias: 2684
[11/29 02:01:15     65s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:01:15     65s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:01:15     65s] [NR-eGR] ------------------------------------
[11/29 02:01:15     65s] [NR-eGR]  metal1   (1H)             0   8749 
[11/29 02:01:15     65s] [NR-eGR]  metal2   (2V)          8265  12034 
[11/29 02:01:15     65s] [NR-eGR]  metal3   (3H)         11840   3930 
[11/29 02:01:15     65s] [NR-eGR]  metal4   (4V)          5342    568 
[11/29 02:01:15     65s] [NR-eGR]  metal5   (5H)          2352    422 
[11/29 02:01:15     65s] [NR-eGR]  metal6   (6V)          2235    170 
[11/29 02:01:15     65s] [NR-eGR]  metal7   (7H)           184     55 
[11/29 02:01:15     65s] [NR-eGR]  metal8   (8V)           109     54 
[11/29 02:01:15     65s] [NR-eGR]  metal9   (9H)            38      2 
[11/29 02:01:15     65s] [NR-eGR]  metal10  (10V)            0      0 
[11/29 02:01:15     65s] [NR-eGR] ------------------------------------
[11/29 02:01:15     65s] [NR-eGR]           Total        30364  25984 
[11/29 02:01:15     65s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:01:15     65s] [NR-eGR] Total half perimeter of net bounding box: 27959um
[11/29 02:01:15     65s] [NR-eGR] Total length: 30364um, number of vias: 25984
[11/29 02:01:15     65s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:01:15     65s] (I)      == Layer wire length by net rule ==
[11/29 02:01:15     65s] (I)                       Default 
[11/29 02:01:15     65s] (I)      -------------------------
[11/29 02:01:15     65s] (I)       metal1   (1H)       0um 
[11/29 02:01:15     65s] (I)       metal2   (2V)    8265um 
[11/29 02:01:15     65s] (I)       metal3   (3H)   11840um 
[11/29 02:01:15     65s] (I)       metal4   (4V)    5342um 
[11/29 02:01:15     65s] (I)       metal5   (5H)    2352um 
[11/29 02:01:15     65s] (I)       metal6   (6V)    2235um 
[11/29 02:01:15     65s] (I)       metal7   (7H)     184um 
[11/29 02:01:15     65s] (I)       metal8   (8V)     109um 
[11/29 02:01:15     65s] (I)       metal9   (9H)      38um 
[11/29 02:01:15     65s] (I)       metal10  (10V)      0um 
[11/29 02:01:15     65s] (I)      -------------------------
[11/29 02:01:15     65s] (I)                Total  30364um 
[11/29 02:01:15     65s] (I)      == Layer via count by net rule ==
[11/29 02:01:15     65s] (I)                       Default 
[11/29 02:01:15     65s] (I)      -------------------------
[11/29 02:01:15     65s] (I)       metal1   (1H)      8749 
[11/29 02:01:15     65s] (I)       metal2   (2V)     12034 
[11/29 02:01:15     65s] (I)       metal3   (3H)      3930 
[11/29 02:01:15     65s] (I)       metal4   (4V)       568 
[11/29 02:01:15     65s] (I)       metal5   (5H)       422 
[11/29 02:01:15     65s] (I)       metal6   (6V)       170 
[11/29 02:01:15     65s] (I)       metal7   (7H)        55 
[11/29 02:01:15     65s] (I)       metal8   (8V)        54 
[11/29 02:01:15     65s] (I)       metal9   (9H)         2 
[11/29 02:01:15     65s] (I)       metal10  (10V)        0 
[11/29 02:01:15     65s] (I)      -------------------------
[11/29 02:01:15     65s] (I)                Total    25984 
[11/29 02:01:15     65s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.23 MB )
[11/29 02:01:15     65s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:01:15     65s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3.23 MB )
[11/29 02:01:15     65s] [NR-eGR] Finished Early Global Route ( CPU: 0.33 sec, Real: 0.35 sec, Curr Mem: 3.23 MB )
[11/29 02:01:15     65s] (I)      =========================================== Runtime Summary ============================================
[11/29 02:01:15     65s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[11/29 02:01:15     65s] (I)      --------------------------------------------------------------------------------------------------------
[11/29 02:01:15     65s] (I)       Early Global Route                                   100.00%  45.49 sec  45.84 sec  0.35 sec  0.33 sec 
[11/29 02:01:15     65s] (I)       +-Early Global Route kernel                           98.47%  45.49 sec  45.84 sec  0.34 sec  0.33 sec 
[11/29 02:01:15     65s] (I)       | +-Import and model                                  22.90%  45.50 sec  45.58 sec  0.08 sec  0.07 sec 
[11/29 02:01:15     65s] (I)       | | +-Create place DB                                  6.02%  45.50 sec  45.52 sec  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)       | | | +-Import place data                              6.00%  45.50 sec  45.52 sec  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read instances and placement                 1.27%  45.50 sec  45.50 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read nets                                    4.31%  45.50 sec  45.52 sec  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read rows                                    0.01%  45.52 sec  45.52 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read module constraints                      0.01%  45.52 sec  45.52 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | +-Create route DB                                 14.28%  45.52 sec  45.57 sec  0.05 sec  0.05 sec 
[11/29 02:01:15     65s] (I)       | | | +-Import route data (1T)                        14.18%  45.52 sec  45.57 sec  0.05 sec  0.05 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read blockages ( Layer 2-10 )                1.18%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Read routing blockages                     0.00%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Read bump blockages                        0.00%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Read instance blockages                    0.20%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Read PG blockages                          0.34%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | | +-Allocate memory for PG via list          0.11%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Read clock blockages                       0.05%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Read other blockages                       0.05%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Read halo blockages                        0.01%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read blackboxes                              0.00%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read prerouted                               0.14%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read nets                                    0.47%  45.54 sec  45.54 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Set up via pillars                           0.26%  45.56 sec  45.56 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Read net priorities                          0.12%  45.56 sec  45.56 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Initialize 3D grid graph                     0.08%  45.56 sec  45.56 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Model blockage capacity                      1.57%  45.56 sec  45.57 sec  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Initialize 3D capacity                     1.46%  45.56 sec  45.57 sec  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)       | | +-Read aux data                                    0.11%  45.57 sec  45.57 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | +-Others data preparation                          0.01%  45.57 sec  45.57 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | +-Create route kernel                              2.23%  45.57 sec  45.58 sec  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)       | +-Global Routing                                    14.58%  45.58 sec  45.63 sec  0.05 sec  0.04 sec 
[11/29 02:01:15     65s] (I)       | | +-Initialization                                   0.39%  45.58 sec  45.58 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | +-Net group 1                                     10.67%  45.58 sec  45.62 sec  0.04 sec  0.04 sec 
[11/29 02:01:15     65s] (I)       | | | +-Generate topology                              1.29%  45.58 sec  45.59 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | +-Phase 1a                                       1.46%  45.59 sec  45.59 sec  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Pattern routing (1T)                         1.02%  45.59 sec  45.59 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.15%  45.59 sec  45.59 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Add via demand to 2D                         0.22%  45.59 sec  45.59 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | +-Phase 1b                                       0.74%  45.59 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Monotonic routing (1T)                       0.33%  45.59 sec  45.59 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | +-Phase 1c                                       0.28%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Two level Routing                            0.26%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Two Level Routing (Regular)                0.11%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Two Level Routing (Strong)                 0.06%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.02%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | +-Phase 1d                                       0.69%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Detoured routing (1T)                        0.66%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | +-Phase 1e                                       0.08%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Route legalization                           0.04%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | | | +-Legalize Reach Aware Violations            0.02%  45.60 sec  45.60 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | | +-Phase 1l                                       5.10%  45.60 sec  45.62 sec  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)       | | | | +-Layer assignment (1T)                        4.90%  45.60 sec  45.62 sec  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)       | +-Export cong map                                    2.93%  45.63 sec  45.64 sec  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)       | | +-Export 2D cong map                               1.34%  45.63 sec  45.64 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | +-Extract Global 3D Wires                            0.15%  45.64 sec  45.64 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | +-Track Assignment (1T)                              9.96%  45.64 sec  45.67 sec  0.03 sec  0.03 sec 
[11/29 02:01:15     65s] (I)       | | +-Initialization                                   0.15%  45.64 sec  45.64 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | +-Track Assignment Kernel                          9.73%  45.64 sec  45.67 sec  0.03 sec  0.03 sec 
[11/29 02:01:15     65s] (I)       | | +-Free Memory                                      0.00%  45.67 sec  45.67 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | +-Export                                            46.38%  45.68 sec  45.84 sec  0.16 sec  0.16 sec 
[11/29 02:01:15     65s] (I)       | | +-Export DB wires                                  7.46%  45.68 sec  45.70 sec  0.03 sec  0.03 sec 
[11/29 02:01:15     65s] (I)       | | | +-Export all nets                                6.20%  45.68 sec  45.70 sec  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)       | | | +-Set wire vias                                  0.76%  45.70 sec  45.70 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | | +-Report wirelength                                9.31%  45.70 sec  45.73 sec  0.03 sec  0.03 sec 
[11/29 02:01:15     65s] (I)       | | +-Update net boxes                                29.49%  45.73 sec  45.84 sec  0.10 sec  0.10 sec 
[11/29 02:01:15     65s] (I)       | | +-Update timing                                    0.00%  45.84 sec  45.84 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)       | +-Postprocess design                                 0.04%  45.84 sec  45.84 sec  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)      ========================== Summary by functions ==========================
[11/29 02:01:15     65s] (I)       Lv  Step                                           %      Real       CPU 
[11/29 02:01:15     65s] (I)      --------------------------------------------------------------------------
[11/29 02:01:15     65s] (I)        0  Early Global Route                       100.00%  0.35 sec  0.33 sec 
[11/29 02:01:15     65s] (I)        1  Early Global Route kernel                 98.47%  0.34 sec  0.33 sec 
[11/29 02:01:15     65s] (I)        2  Export                                    46.38%  0.16 sec  0.16 sec 
[11/29 02:01:15     65s] (I)        2  Import and model                          22.90%  0.08 sec  0.07 sec 
[11/29 02:01:15     65s] (I)        2  Global Routing                            14.58%  0.05 sec  0.04 sec 
[11/29 02:01:15     65s] (I)        2  Track Assignment (1T)                      9.96%  0.03 sec  0.03 sec 
[11/29 02:01:15     65s] (I)        2  Export cong map                            2.93%  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)        2  Extract Global 3D Wires                    0.15%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        2  Postprocess design                         0.04%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        3  Update net boxes                          29.49%  0.10 sec  0.10 sec 
[11/29 02:01:15     65s] (I)        3  Create route DB                           14.28%  0.05 sec  0.05 sec 
[11/29 02:01:15     65s] (I)        3  Net group 1                               10.67%  0.04 sec  0.04 sec 
[11/29 02:01:15     65s] (I)        3  Track Assignment Kernel                    9.73%  0.03 sec  0.03 sec 
[11/29 02:01:15     65s] (I)        3  Report wirelength                          9.31%  0.03 sec  0.03 sec 
[11/29 02:01:15     65s] (I)        3  Export DB wires                            7.46%  0.03 sec  0.03 sec 
[11/29 02:01:15     65s] (I)        3  Create place DB                            6.02%  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)        3  Create route kernel                        2.23%  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)        3  Export 2D cong map                         1.34%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        3  Initialization                             0.53%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        3  Read aux data                              0.11%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        3  Others data preparation                    0.01%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        3  Update timing                              0.00%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        4  Import route data (1T)                    14.18%  0.05 sec  0.05 sec 
[11/29 02:01:15     65s] (I)        4  Export all nets                            6.20%  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)        4  Import place data                          6.00%  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)        4  Phase 1l                                   5.10%  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)        4  Phase 1a                                   1.46%  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)        4  Generate topology                          1.29%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        4  Set wire vias                              0.76%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        4  Phase 1b                                   0.74%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        4  Phase 1d                                   0.69%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        4  Phase 1c                                   0.28%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        4  Phase 1e                                   0.08%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Layer assignment (1T)                      4.90%  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)        5  Read nets                                  4.78%  0.02 sec  0.02 sec 
[11/29 02:01:15     65s] (I)        5  Model blockage capacity                    1.57%  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)        5  Read instances and placement               1.27%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Read blockages ( Layer 2-10 )              1.18%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Pattern routing (1T)                       1.02%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Detoured routing (1T)                      0.66%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Monotonic routing (1T)                     0.33%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Two level Routing                          0.26%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Set up via pillars                         0.26%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Add via demand to 2D                       0.22%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Pattern Routing Avoiding Blockages         0.15%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Read prerouted                             0.14%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Read net priorities                        0.12%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Initialize 3D grid graph                   0.08%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Route legalization                         0.04%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Read rows                                  0.01%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Read module constraints                    0.01%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        5  Read blackboxes                            0.00%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Initialize 3D capacity                     1.46%  0.01 sec  0.01 sec 
[11/29 02:01:15     65s] (I)        6  Read PG blockages                          0.34%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Read instance blockages                    0.20%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Two Level Routing (Regular)                0.11%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Two Level Routing (Strong)                 0.06%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Read clock blockages                       0.05%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Read other blockages                       0.05%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.02%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Legalize Reach Aware Violations            0.02%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Read halo blockages                        0.01%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] (I)        7  Allocate memory for PG via list            0.11%  0.00 sec  0.00 sec 
[11/29 02:01:15     65s] Running post-eGR process
[11/29 02:01:15     65s] Extraction called for design 'top' of instances=2212 and nets=864302 using extraction engine 'pre_route' .
[11/29 02:01:15     65s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:01:15     65s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:01:15     65s] pre_route RC Extraction called for design top.
[11/29 02:01:15     65s] RC Extraction called in multi-corner(1) mode.
[11/29 02:01:15     65s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:01:15     65s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:01:15     65s] RCMode: PreRoute
[11/29 02:01:15     65s]       RC Corner Indexes            0   
[11/29 02:01:15     65s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:01:15     65s] Resistance Scaling Factor    : 1.00000 
[11/29 02:01:15     65s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:01:15     65s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:01:15     65s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:01:15     65s] Shrink Factor                : 1.00000
[11/29 02:01:15     65s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:01:15     65s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:01:15     65s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:01:15     65s] eee: pegSigSF=1.070000
[11/29 02:01:15     65s] Initializing multi-corner resistance tables ...
[11/29 02:01:15     65s] eee: Grid unit RC data computation started
[11/29 02:01:15     65s] eee: Grid unit RC data computation completed
[11/29 02:01:15     65s] eee: l=1 avDens=0.073896 usedTrk=487.716427 availTrk=6600.000000 sigTrk=487.716427
[11/29 02:01:15     65s] eee: l=2 avDens=0.128123 usedTrk=726.928104 availTrk=5673.684211 sigTrk=726.928104
[11/29 02:01:15     65s] eee: l=3 avDens=0.119209 usedTrk=917.911686 availTrk=7700.000000 sigTrk=917.911686
[11/29 02:01:15     65s] eee: l=4 avDens=0.118414 usedTrk=426.290712 availTrk=3600.000000 sigTrk=426.290712
[11/29 02:01:15     65s] eee: l=5 avDens=0.079087 usedTrk=241.216574 availTrk=3050.000000 sigTrk=241.216574
[11/29 02:01:15     65s] eee: l=6 avDens=0.089688 usedTrk=224.220429 availTrk=2500.000000 sigTrk=224.220429
[11/29 02:01:15     65s] eee: l=7 avDens=0.076973 usedTrk=38.486643 availTrk=500.000000 sigTrk=38.486643
[11/29 02:01:15     65s] eee: l=8 avDens=0.133171 usedTrk=44.390500 availTrk=333.333333 sigTrk=44.390500
[11/29 02:01:15     65s] eee: l=9 avDens=0.044742 usedTrk=32.493572 availTrk=726.250000 sigTrk=32.493572
[11/29 02:01:15     65s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:01:15     65s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:01:15     65s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:01:15     65s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.272617 uaWl=1.000000 uaWlH=0.337900 aWlH=0.000000 lMod=0 pMax=0.862500 pMod=80 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:01:15     65s] eee: NetCapCache creation started. (Current Mem: 3556.469M) 
[11/29 02:01:15     65s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3556.469M) 
[11/29 02:01:15     65s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:01:15     65s] eee: Metal Layers Info:
[11/29 02:01:15     65s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:15     65s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:01:15     65s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:15     65s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  1 |
[11/29 02:01:15     65s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  1 |
[11/29 02:01:15     65s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  1 |
[11/29 02:01:15     65s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:01:15     65s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  1 |
[11/29 02:01:15     65s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:01:15     65s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:01:15     65s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:01:15     65s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:01:15     65s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:01:15     65s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:15     65s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:01:15     65s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:01:15     65s] eee: NDR Count = 0, Fake NDR = 0
[11/29 02:01:16     66s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3556.531M)
[11/29 02:01:16     66s] Cell top LLGs are deleted
[11/29 02:01:16     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:16     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:16     66s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3557.0M, EPOCH TIME: 1764399676.349079
[11/29 02:01:16     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:16     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:16     66s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3557.0M, EPOCH TIME: 1764399676.349600
[11/29 02:01:16     66s] Max number of tech site patterns supported in site array is 256.
[11/29 02:01:16     66s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:01:16     66s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:01:16     66s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:01:16     66s] Fast DP-INIT is on for default
[11/29 02:01:16     66s] Atter site array init, number of instance map data is 0.
[11/29 02:01:16     66s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.012, MEM:3557.0M, EPOCH TIME: 1764399676.361954
[11/29 02:01:16     66s] 
[11/29 02:01:16     66s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:16     66s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:16     66s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.014, MEM:3557.0M, EPOCH TIME: 1764399676.362713
[11/29 02:01:16     66s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:16     66s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:16     66s] Starting delay calculation for Setup views
[11/29 02:01:16     66s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:01:16     66s] #################################################################################
[11/29 02:01:16     66s] # Design Stage: PreRoute
[11/29 02:01:16     66s] # Design Name: top
[11/29 02:01:16     66s] # Design Mode: 90nm
[11/29 02:01:16     66s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:01:16     66s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:01:16     66s] # Signoff Settings: SI Off 
[11/29 02:01:16     66s] #################################################################################
[11/29 02:01:16     66s] Calculate delays in Single mode...
[11/29 02:01:16     66s] Topological Sorting (REAL = 0:00:00.0, MEM = 3590.8M, InitMEM = 3590.8M)
[11/29 02:01:16     66s] Start delay calculation (fullDC) (1 T). (MEM=3590.83)
[11/29 02:01:16     67s] siFlow : Timing analysis mode is single, using late cdB files
[11/29 02:01:16     67s] Start AAE Lib Loading. (MEM=3590.847656)
[11/29 02:01:16     67s] End AAE Lib Loading. (MEM=3593.324219 CPU=0:00:00.0 Real=0:00:00.0)
[11/29 02:01:16     67s] End AAE Lib Interpolated Model. (MEM=3593.324219 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_4' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
[11/29 02:01:17     67s] Total number of fetched objects 3392
[11/29 02:01:17     67s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:01:17     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:01:17     67s] End delay calculation. (MEM=3693.48 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 02:01:17     67s] End delay calculation (fullDC). (MEM=3685.04 CPU=0:00:01.0 REAL=0:00:01.0)
[11/29 02:01:17     67s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 3685.0M) ***
[11/29 02:01:18     68s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:01:08 mem=3690.9M)
[11/29 02:01:18     68s] 
[11/29 02:01:18     68s] OptSummary:
[11/29 02:01:18     68s] 
[11/29 02:01:18     68s] ------------------------------------------------------------------
[11/29 02:01:18     68s]              Initial Summary
[11/29 02:01:18     68s] ------------------------------------------------------------------
[11/29 02:01:18     68s] 
[11/29 02:01:18     68s] Setup views included:
[11/29 02:01:18     68s]  default_emulate_view 
[11/29 02:01:18     68s] 
[11/29 02:01:18     68s] +--------------------+---------+
[11/29 02:01:18     68s] |     Setup mode     |   all   |
[11/29 02:01:18     68s] +--------------------+---------+
[11/29 02:01:18     68s] |           WNS (ns):|  0.153  |
[11/29 02:01:18     68s] |           TNS (ns):|  0.000  |
[11/29 02:01:18     68s] |    Violating Paths:|    0    |
[11/29 02:01:18     68s] |          All Paths:|  3397   |
[11/29 02:01:18     68s] +--------------------+---------+
[11/29 02:01:18     68s] 
[11/29 02:01:18     68s] +----------------+-------------------------------+------------------+
[11/29 02:01:18     68s] |                |              Real             |       Total      |
[11/29 02:01:18     68s] |    DRVs        +------------------+------------+------------------|
[11/29 02:01:18     68s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:01:18     68s] +----------------+------------------+------------+------------------+
[11/29 02:01:18     68s] |   max_cap      |      3 (3)       |   -0.097   |      3 (3)       |
[11/29 02:01:18     68s] |   max_tran     |      2 (70)      |   -0.168   |      2 (70)      |
[11/29 02:01:18     68s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:01:18     68s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:01:18     68s] +----------------+------------------+------------+------------------+
[11/29 02:01:18     68s] 
[11/29 02:01:18     68s] Density: 69.590%
[11/29 02:01:18     68s] ------------------------------------------------------------------
[11/29 02:01:18     68s] 
[11/29 02:01:18     68s] **opt_design ... cpu = 0:00:07, real = 0:00:35, mem = 3656.8M, totSessionCpu=0:01:09 **
[11/29 02:01:18     68s] Begin: Collecting metrics
[11/29 02:01:18     68s] 
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.153 |   0 |       69.59 | 0:00:02  |        3657 |    2 |   3 |
 ----------------------------------------------------------------------------------- 
[11/29 02:01:18     69s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3734.4M, current mem=3656.8M)

[11/29 02:01:18     69s] End: Collecting metrics
[11/29 02:01:18     69s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.1/0:00:35.2 (0.2), totSession cpu/real = 0:01:09.0/0:01:44.6 (0.7), mem = 3656.8M
[11/29 02:01:18     69s] 
[11/29 02:01:18     69s] =============================================================================================
[11/29 02:01:18     69s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             25.11-s102_1
[11/29 02:01:18     69s] =============================================================================================
[11/29 02:01:18     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:18     69s] ---------------------------------------------------------------------------------------------
[11/29 02:01:18     69s] [ ViewPruning            ]      2   0:00:00.1  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:01:18     69s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:02.4 /  0:00:02.4    1.0
[11/29 02:01:18     69s] [ MetricReport           ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:18     69s] [ DrvReport              ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:01:18     69s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:18     69s] [ LibAnalyzerInit        ]      2   0:00:00.4  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:01:18     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:18     69s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:18     69s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:18     69s] [ MetricInit             ]      1   0:00:01.7  (   4.8 % )     0:00:01.7 /  0:00:01.7    1.0
[11/29 02:01:18     69s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:18     69s] [ EarlyGlobalRoute       ]      1   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.3    1.0
[11/29 02:01:18     69s] [ ExtractRC              ]      1   0:00:00.5  (   1.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:01:18     69s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   0.8 % )     0:00:02.0 /  0:00:02.0    1.0
[11/29 02:01:18     69s] [ FullDelayCalc          ]      1   0:00:01.3  (   3.7 % )     0:00:01.3 /  0:00:01.3    1.0
[11/29 02:01:18     69s] [ TimingUpdate           ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:01:18     69s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:18     69s] [ MISC                   ]          0:00:29.2  (  83.1 % )     0:00:29.2 /  0:00:01.3    0.0
[11/29 02:01:18     69s] ---------------------------------------------------------------------------------------------
[11/29 02:01:18     69s]  InitOpt #1 TOTAL                   0:00:35.2  ( 100.0 % )     0:00:35.2 /  0:00:07.1    0.2
[11/29 02:01:18     69s] ---------------------------------------------------------------------------------------------
[11/29 02:01:18     69s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/29 02:01:18     69s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:01:18     69s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:09 mem=3656.8M
[11/29 02:01:18     69s] Memory usage before memory release/compaction is 3657.0
[11/29 02:01:18     69s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:18     69s] Memory usage at beginning of DPlace-Init is 3657.0M.
[11/29 02:01:18     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:3657.0M, EPOCH TIME: 1764399678.938426
[11/29 02:01:18     69s] Processing tracks to init pin-track alignment.
[11/29 02:01:18     69s] z: 2, totalTracks: 1
[11/29 02:01:18     69s] z: 4, totalTracks: 1
[11/29 02:01:18     69s] z: 6, totalTracks: 1
[11/29 02:01:18     69s] z: 8, totalTracks: 1
[11/29 02:01:18     69s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:18     69s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3657.4M, EPOCH TIME: 1764399678.998081
[11/29 02:01:18     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:18     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] 
[11/29 02:01:19     69s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:19     69s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:19     69s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.013, MEM:3658.0M, EPOCH TIME: 1764399679.010683
[11/29 02:01:19     69s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3658.0M, EPOCH TIME: 1764399679.010732
[11/29 02:01:19     69s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3658.0M, EPOCH TIME: 1764399679.010842
[11/29 02:01:19     69s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3658.0MB).
[11/29 02:01:19     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.073, MEM:3658.0M, EPOCH TIME: 1764399679.011292
[11/29 02:01:19     69s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=3658.7M
[11/29 02:01:19     69s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3658.7M, EPOCH TIME: 1764399679.022349
[11/29 02:01:19     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.109, REAL:0.109, MEM:3653.1M, EPOCH TIME: 1764399679.131655
[11/29 02:01:19     69s] Memory usage before memory release/compaction is 3653.1
[11/29 02:01:19     69s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:19     69s] Memory usage at end of DPlace-Cleanup is 3653.1M.
[11/29 02:01:19     69s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:01:19     69s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:09 mem=3653.1M
[11/29 02:01:19     69s] Memory usage before memory release/compaction is 3653.1
[11/29 02:01:19     69s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:19     69s] Memory usage at beginning of DPlace-Init is 3653.1M.
[11/29 02:01:19     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:3653.1M, EPOCH TIME: 1764399679.132311
[11/29 02:01:19     69s] Processing tracks to init pin-track alignment.
[11/29 02:01:19     69s] z: 2, totalTracks: 1
[11/29 02:01:19     69s] z: 4, totalTracks: 1
[11/29 02:01:19     69s] z: 6, totalTracks: 1
[11/29 02:01:19     69s] z: 8, totalTracks: 1
[11/29 02:01:19     69s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:19     69s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3653.1M, EPOCH TIME: 1764399679.192011
[11/29 02:01:19     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] 
[11/29 02:01:19     69s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:19     69s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:19     69s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3653.2M, EPOCH TIME: 1764399679.204061
[11/29 02:01:19     69s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3653.2M, EPOCH TIME: 1764399679.204115
[11/29 02:01:19     69s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3653.2M, EPOCH TIME: 1764399679.204199
[11/29 02:01:19     69s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3653.2MB).
[11/29 02:01:19     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.072, MEM:3653.2M, EPOCH TIME: 1764399679.204628
[11/29 02:01:19     69s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:09 mem=3653.2M
[11/29 02:01:19     69s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3653.2M, EPOCH TIME: 1764399679.215726
[11/29 02:01:19     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:19     69s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.105, REAL:0.105, MEM:3653.2M, EPOCH TIME: 1764399679.321089
[11/29 02:01:19     69s] Memory usage before memory release/compaction is 3653.2
[11/29 02:01:19     69s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:19     69s] Memory usage at end of DPlace-Cleanup is 3653.2M.
[11/29 02:01:19     69s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:09.4/0:01:45.0 (0.7), mem = 3653.2M
[11/29 02:01:19     69s] *** Starting optimizing excluded clock nets MEM= 3653.2M) ***
[11/29 02:01:19     69s] *info: No excluded clock nets to be optimized.
[11/29 02:01:19     69s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3653.2M) ***
[11/29 02:01:19     69s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:09.4/0:01:45.0 (0.7), mem = 3653.2M
[11/29 02:01:19     69s] 
[11/29 02:01:19     69s] =============================================================================================
[11/29 02:01:19     69s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 25.11-s102_1
[11/29 02:01:19     69s] =============================================================================================
[11/29 02:01:19     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:19     69s] ---------------------------------------------------------------------------------------------
[11/29 02:01:19     69s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:19     69s] ---------------------------------------------------------------------------------------------
[11/29 02:01:19     69s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:19     69s] ---------------------------------------------------------------------------------------------
[11/29 02:01:19     69s] The useful skew maximum allowed delay is: 0.2
[11/29 02:01:19     69s] Deleting Lib Analyzer.
[11/29 02:01:19     69s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:09.8/0:01:45.4 (0.7), mem = 3657.3M
[11/29 02:01:19     69s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:01:19     69s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:01:19     69s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:19     69s] ### Creating LA Mngr. totSessionCpu=0:01:10 mem=3657.3M
[11/29 02:01:19     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:10 mem=3657.3M
[11/29 02:01:19     69s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/29 02:01:19     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.1
[11/29 02:01:19     69s] 
[11/29 02:01:19     69s] Creating Lib Analyzer ...
[11/29 02:01:19     69s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:01:19     69s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:01:19     69s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:01:19     69s] 
[11/29 02:01:19     69s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:01:20     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:10 mem=3657.9M
[11/29 02:01:20     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:10 mem=3657.9M
[11/29 02:01:20     70s] Creating Lib Analyzer, finished. 
[11/29 02:01:20     70s] 
[11/29 02:01:20     70s] Footprint cell information for calculating maxBufDist
[11/29 02:01:20     70s] *info: There are 9 candidate Buffer cells
[11/29 02:01:20     70s] *info: There are 6 candidate Inverter cells
[11/29 02:01:20     70s] 
[11/29 02:01:20     70s] 
[11/29 02:01:20     70s] Active Setup views: default_emulate_view 
[11/29 02:01:20     70s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:01:20     70s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:11 mem=3692.5M
[11/29 02:01:20     70s] Memory usage before memory release/compaction is 3692.5
[11/29 02:01:20     70s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:20     70s] Memory usage at beginning of DPlace-Init is 3685.8M.
[11/29 02:01:20     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:3685.8M, EPOCH TIME: 1764399680.474286
[11/29 02:01:20     70s] Processing tracks to init pin-track alignment.
[11/29 02:01:20     70s] z: 2, totalTracks: 1
[11/29 02:01:20     70s] z: 4, totalTracks: 1
[11/29 02:01:20     70s] z: 6, totalTracks: 1
[11/29 02:01:20     70s] z: 8, totalTracks: 1
[11/29 02:01:20     70s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:20     70s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3686.3M, EPOCH TIME: 1764399680.526489
[11/29 02:01:20     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:20     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:20     70s] 
[11/29 02:01:20     70s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:20     70s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:20     70s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3686.3M, EPOCH TIME: 1764399680.538562
[11/29 02:01:20     70s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3686.3M, EPOCH TIME: 1764399680.538611
[11/29 02:01:20     70s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3686.3M, EPOCH TIME: 1764399680.538693
[11/29 02:01:20     70s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3686.3MB).
[11/29 02:01:20     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:3686.3M, EPOCH TIME: 1764399680.539135
[11/29 02:01:20     70s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:20     70s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:11 mem=3687.0M
[11/29 02:01:20     70s] [oiPhyDebug] optDemand 26340384000.00, spDemand 26340384000.00.
[11/29 02:01:20     70s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2212
[11/29 02:01:20     70s] ### Creating RouteCongInterface, started
[11/29 02:01:20     70s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:01:20     70s] 
[11/29 02:01:20     70s] #optDebug:  {2, 1.000, 0.9500} {3, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:01:20     70s] 
[11/29 02:01:20     70s] #optDebug: {0, 1.000}
[11/29 02:01:20     70s] ### Creating RouteCongInterface, finished
[11/29 02:01:20     70s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:20     70s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:20     70s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:20     70s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:20     70s] {MG post T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:20     70s] {MG post T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:20     70s] {MG post T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:20     70s] {MG post T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:20     70s] 
[11/29 02:01:20     70s] Netlist preparation processing... 
[11/29 02:01:20     70s] Removed 0 instance
[11/29 02:01:20     70s] *info: Marking 0 isolation instances dont touch
[11/29 02:01:20     70s] *info: Marking 0 level shifter instances dont touch
[11/29 02:01:20     70s] CSM is empty.
[11/29 02:01:20     70s] CSM is empty.
[11/29 02:01:20     70s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2212
[11/29 02:01:20     70s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3696.0M, EPOCH TIME: 1764399680.771120
[11/29 02:01:20     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2212).
[11/29 02:01:20     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:20     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:20     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:20     70s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.103, REAL:0.104, MEM:3687.8M, EPOCH TIME: 1764399680.875047
[11/29 02:01:20     70s] Memory usage before memory release/compaction is 3687.8
[11/29 02:01:20     70s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:20     70s] Memory usage at end of DPlace-Cleanup is 3687.8M.
[11/29 02:01:20     70s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.1
[11/29 02:01:20     70s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.1 (1.0), totSession cpu/real = 0:01:11.0/0:01:46.5 (0.7), mem = 3688.0M
[11/29 02:01:20     70s] 
[11/29 02:01:20     70s] =============================================================================================
[11/29 02:01:20     70s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     25.11-s102_1
[11/29 02:01:20     70s] =============================================================================================
[11/29 02:01:20     70s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:20     70s] ---------------------------------------------------------------------------------------------
[11/29 02:01:20     70s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:20     70s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:20     70s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:20     70s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:20     70s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:20     70s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:20     70s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:20     70s] [ IncrDelayCalc          ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:01:20     70s] [ DetailPlaceInit        ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:20     70s] [ TimingUpdate           ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    2.0
[11/29 02:01:20     70s] [ MISC                   ]          0:00:00.7  (  64.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:01:20     70s] ---------------------------------------------------------------------------------------------
[11/29 02:01:20     70s]  SimplifyNetlist #1 TOTAL           0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.2    1.0
[11/29 02:01:20     70s] ---------------------------------------------------------------------------------------------
[11/29 02:01:20     70s] Begin: Collecting metrics
[11/29 02:01:21     71s] 
 ------------------------------------------------------------------------------------ 
| Snapshot         | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 0.153 |   0 |       69.59 | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist |       |     |             | 0:00:02  |        3663 |      |     |
 ------------------------------------------------------------------------------------ 
[11/29 02:01:21     71s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3663.3M, current mem=3663.3M)

[11/29 02:01:21     71s] End: Collecting metrics
[11/29 02:01:21     71s] Running new flow changes for HFN
[11/29 02:01:21     71s] Begin: GigaOpt high fanout net optimization
[11/29 02:01:21     71s] GigaOpt HFN: use maxLocalDensity 1.2
[11/29 02:01:21     71s] GigaOpt HFN: use maxLocalDensity 1.2
[11/29 02:01:21     71s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/29 02:01:21     71s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/29 02:01:21     71s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.2/0:01:46.8 (0.7), mem = 3663.3M
[11/29 02:01:21     71s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:01:21     71s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:01:21     71s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:21     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.2
[11/29 02:01:21     71s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:01:21     71s] 
[11/29 02:01:21     71s] Active Setup views: default_emulate_view 
[11/29 02:01:21     71s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/29 02:01:21     71s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:11 mem=3686.7M
[11/29 02:01:21     71s] Memory usage before memory release/compaction is 3686.7
[11/29 02:01:21     71s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:21     71s] Memory usage at beginning of DPlace-Init is 3686.5M.
[11/29 02:01:21     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:3686.5M, EPOCH TIME: 1764399681.368526
[11/29 02:01:21     71s] Processing tracks to init pin-track alignment.
[11/29 02:01:21     71s] z: 2, totalTracks: 1
[11/29 02:01:21     71s] z: 4, totalTracks: 1
[11/29 02:01:21     71s] z: 6, totalTracks: 1
[11/29 02:01:21     71s] z: 8, totalTracks: 1
[11/29 02:01:21     71s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:21     71s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3687.0M, EPOCH TIME: 1764399681.427273
[11/29 02:01:21     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:21     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:21     71s] 
[11/29 02:01:21     71s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:21     71s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:21     71s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3687.0M, EPOCH TIME: 1764399681.439475
[11/29 02:01:21     71s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3687.0M, EPOCH TIME: 1764399681.439527
[11/29 02:01:21     71s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3687.0M, EPOCH TIME: 1764399681.439600
[11/29 02:01:21     71s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3687.0MB).
[11/29 02:01:21     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.071, REAL:0.072, MEM:3687.0M, EPOCH TIME: 1764399681.440028
[11/29 02:01:21     71s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:21     71s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=3687.2M
[11/29 02:01:21     71s] [oiPhyDebug] optDemand 26340384000.00, spDemand 26340384000.00.
[11/29 02:01:21     71s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2212
[11/29 02:01:21     71s] ### Creating RouteCongInterface, started
[11/29 02:01:21     71s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:01:21     71s] 
[11/29 02:01:21     71s] #optDebug:  {2, 1.000, 0.9500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/29 02:01:21     71s] 
[11/29 02:01:21     71s] #optDebug: {0, 1.000}
[11/29 02:01:21     71s] ### Creating RouteCongInterface, finished
[11/29 02:01:21     71s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:21     71s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:21     71s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:21     71s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:21     71s] {MG post T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:21     71s] {MG post T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:21     71s] {MG post T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:21     71s] {MG post T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:21     72s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:22     72s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:22     72s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:22     72s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:22     72s] AoF 966.3425um
[11/29 02:01:22     72s] Info: violation cost 0.830000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.830000, glitch 0.000000)
[11/29 02:01:22     72s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:01:22     72s] [GPS-DRV] Optimizer inputs ============================= 
[11/29 02:01:22     72s] [GPS-DRV] drvFixingStage: Large Scale
[11/29 02:01:22     72s] [GPS-DRV] costLowerBound: 0.1
[11/29 02:01:22     72s] [GPS-DRV] setupTNSCost  : 0
[11/29 02:01:22     72s] [GPS-DRV] maxIter       : 1
[11/29 02:01:22     72s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/29 02:01:22     72s] [GPS-DRV] Optimizer parameters ============================= 
[11/29 02:01:22     72s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/29 02:01:22     72s] [GPS-DRV] maxDensity (design): 0.95
[11/29 02:01:22     72s] [GPS-DRV] maxLocalDensity: 1.2
[11/29 02:01:22     72s] [GPS-DRV] MaxBufDistForPlaceBlk: 280um
[11/29 02:01:22     72s] [GPS-DRV] Dflt RT Characteristic Length 1060.14um AoF 966.342um x 1
[11/29 02:01:22     72s] [GPS-DRV] isCPECostingOn: false
[11/29 02:01:22     72s] [GPS-DRV] all active and enabled setup drv original views
[11/29 02:01:22     72s] [GPS-DRV]     default_emulate_view
[11/29 02:01:22     72s] [GPS-DRV] All active and enabled setup views
[11/29 02:01:22     72s] [GPS-DRV]     default_emulate_view
[11/29 02:01:22     72s] [GPS-DRV] maxTran off
[11/29 02:01:22     72s] [GPS-DRV] maxCap off
[11/29 02:01:22     72s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/29 02:01:22     72s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[11/29 02:01:22     72s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[11/29 02:01:22     72s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/29 02:01:22     72s] [GPS-DRV] ROI - unit(Area: 2.128e+06; LeakageP: 1.43532e-08; DynamicP: 2.128e+06)DBU
[11/29 02:01:22     72s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:22     72s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:01:22     72s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:22     72s] |   69.59%|        -|   0.000|   0.000|   0:00:00.0| 3692.6M|
[11/29 02:01:22     72s] Info: violation cost 0.830000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.830000, glitch 0.000000)
[11/29 02:01:22     72s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:01:22     72s] |   69.59%|        -|   0.000|   0.000|   0:00:00.0| 3693.6M|
[11/29 02:01:22     72s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:22     72s] 
[11/29 02:01:22     72s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3693.6M) ***
[11/29 02:01:22     72s] 
[11/29 02:01:22     72s] ###############################################################################
[11/29 02:01:22     72s] #
[11/29 02:01:22     72s] #  Large fanout net report:  
[11/29 02:01:22     72s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/29 02:01:22     72s] #     - current density: 69.59
[11/29 02:01:22     72s] #
[11/29 02:01:22     72s] #  List of high fanout nets:
[11/29 02:01:22     72s] #        Net(1):  n_rst: (fanouts = 915)
[11/29 02:01:22     72s] #
[11/29 02:01:22     72s] ###############################################################################
[11/29 02:01:22     72s] Bottom Preferred Layer:
[11/29 02:01:22     72s]     None
[11/29 02:01:22     72s] Via Pillar Rule:
[11/29 02:01:22     72s]     None
[11/29 02:01:22     72s] Finished writing unified metrics of routing constraints.
[11/29 02:01:22     72s] 
[11/29 02:01:22     72s] 
[11/29 02:01:22     72s] =======================================================================
[11/29 02:01:22     72s]                 Reasons for remaining drv violations
[11/29 02:01:22     72s] =======================================================================
[11/29 02:01:22     72s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/29 02:01:22     72s] 
[11/29 02:01:22     72s] HFNFixing failure reasons
[11/29 02:01:22     72s] ------------------------------------------------
[11/29 02:01:22     72s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/29 02:01:22     72s] 
[11/29 02:01:22     72s] Total-nets :: 2960, Stn-nets :: 21, ratio :: 0.709459 %, Total-len 30364.5, Stn-len 0
[11/29 02:01:22     72s] CSM is empty.
[11/29 02:01:22     72s] CSM is empty.
[11/29 02:01:22     72s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2212
[11/29 02:01:22     72s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3694.0M, EPOCH TIME: 1764399682.840649
[11/29 02:01:22     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2212).
[11/29 02:01:22     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:22     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:22     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:22     73s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.105, REAL:0.105, MEM:3689.3M, EPOCH TIME: 1764399682.945737
[11/29 02:01:22     73s] Memory usage before memory release/compaction is 3689.3
[11/29 02:01:22     73s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:22     73s] Memory usage at end of DPlace-Cleanup is 3689.3M.
[11/29 02:01:22     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.2
[11/29 02:01:22     73s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:13.0/0:01:48.6 (0.7), mem = 3689.0M
[11/29 02:01:22     73s] 
[11/29 02:01:22     73s] =============================================================================================
[11/29 02:01:22     73s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              25.11-s102_1
[11/29 02:01:22     73s] =============================================================================================
[11/29 02:01:22     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:22     73s] ---------------------------------------------------------------------------------------------
[11/29 02:01:22     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:01:22     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:01:22     73s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:22     73s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:22     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:22     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:22     73s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:22     73s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:01:22     73s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:22     73s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:22     73s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:22     73s] [ DrvFindVioNets         ]      3   0:00:00.1  (   7.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:01:22     73s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:22     73s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:22     73s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:01:22     73s] [ MISC                   ]          0:00:01.5  (  82.1 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:01:22     73s] ---------------------------------------------------------------------------------------------
[11/29 02:01:22     73s]  DrvOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/29 02:01:22     73s] ---------------------------------------------------------------------------------------------
[11/29 02:01:22     73s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/29 02:01:22     73s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/29 02:01:22     73s] End: GigaOpt high fanout net optimization
[11/29 02:01:22     73s] Begin: Collecting metrics
[11/29 02:01:23     73s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.153 |           |        0 |       69.59 | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist |           |          |           |          |             | 0:00:02  |        3663 |      |     |
| drv_fixing       |     0.000 |    0.153 |         0 |        0 |       69.59 | 0:00:02  |        3663 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:23     73s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=3663.3M, current mem=3662.9M)

[11/29 02:01:23     73s] End: Collecting metrics
[11/29 02:01:23     73s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:01:23     73s] Deleting Lib Analyzer.
[11/29 02:01:23     73s] Begin: GigaOpt DRV Optimization
[11/29 02:01:23     73s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[11/29 02:01:23     73s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[11/29 02:01:23     73s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/29 02:01:23     73s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/29 02:01:23     73s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:13.5/0:01:49.1 (0.7), mem = 3663.4M
[11/29 02:01:23     73s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:01:23     73s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:01:23     73s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:23     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.3
[11/29 02:01:23     73s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:01:23     73s] 
[11/29 02:01:23     73s] Creating Lib Analyzer ...
[11/29 02:01:23     73s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:01:23     73s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:01:23     73s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:01:23     73s] 
[11/29 02:01:23     73s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:01:23     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:14 mem=3663.4M
[11/29 02:01:23     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:14 mem=3663.5M
[11/29 02:01:23     73s] Creating Lib Analyzer, finished. 
[11/29 02:01:23     73s] 
[11/29 02:01:23     73s] Active Setup views: default_emulate_view 
[11/29 02:01:23     73s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/29 02:01:23     73s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:14 mem=3687.7M
[11/29 02:01:23     73s] Memory usage before memory release/compaction is 3687.7
[11/29 02:01:23     73s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:23     73s] Memory usage at beginning of DPlace-Init is 3687.1M.
[11/29 02:01:23     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:3687.1M, EPOCH TIME: 1764399683.891656
[11/29 02:01:23     73s] Processing tracks to init pin-track alignment.
[11/29 02:01:23     73s] z: 2, totalTracks: 1
[11/29 02:01:23     73s] z: 4, totalTracks: 1
[11/29 02:01:23     73s] z: 6, totalTracks: 1
[11/29 02:01:23     73s] z: 8, totalTracks: 1
[11/29 02:01:23     73s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:23     74s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3687.2M, EPOCH TIME: 1764399683.944461
[11/29 02:01:23     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:23     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:23     74s] 
[11/29 02:01:23     74s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:23     74s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:23     74s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3687.3M, EPOCH TIME: 1764399683.956587
[11/29 02:01:23     74s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3687.3M, EPOCH TIME: 1764399683.956644
[11/29 02:01:23     74s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3687.3M, EPOCH TIME: 1764399683.956714
[11/29 02:01:23     74s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3687.3MB).
[11/29 02:01:23     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:3687.3M, EPOCH TIME: 1764399683.957155
[11/29 02:01:23     74s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:23     74s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=3689.8M
[11/29 02:01:23     74s] [oiPhyDebug] optDemand 26340384000.00, spDemand 26340384000.00.
[11/29 02:01:23     74s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2212
[11/29 02:01:23     74s] ### Creating RouteCongInterface, started
[11/29 02:01:23     74s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:01:24     74s] 
[11/29 02:01:24     74s] #optDebug:  {2, 1.000, 0.9500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/29 02:01:24     74s] 
[11/29 02:01:24     74s] #optDebug: {0, 1.000}
[11/29 02:01:24     74s] ### Creating RouteCongInterface, finished
[11/29 02:01:24     74s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:24     74s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:24     74s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:24     74s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:24     74s] {MG post T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:24     74s] {MG post T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:24     74s] {MG post T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:24     74s] {MG post T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:24     74s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:24     74s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:24     74s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:24     74s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:24     74s] AoF 966.3425um
[11/29 02:01:25     75s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:01:25     75s] [GPS-DRV] Optimizer inputs ============================= 
[11/29 02:01:25     75s] [GPS-DRV] drvFixingStage: Large Scale
[11/29 02:01:25     75s] [GPS-DRV] costLowerBound: 0.1
[11/29 02:01:25     75s] [GPS-DRV] setupTNSCost  : 0
[11/29 02:01:25     75s] [GPS-DRV] maxIter       : 2
[11/29 02:01:25     75s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/29 02:01:25     75s] [GPS-DRV] Optimizer parameters ============================= 
[11/29 02:01:25     75s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/29 02:01:25     75s] [GPS-DRV] maxDensity (design): 0.95
[11/29 02:01:25     75s] [GPS-DRV] maxLocalDensity: 1.2
[11/29 02:01:25     75s] [GPS-DRV] MaxBufDistForPlaceBlk: 280um
[11/29 02:01:25     75s] [GPS-DRV] Dflt RT Characteristic Length 739.383um AoF 966.342um x 1
[11/29 02:01:25     75s] [GPS-DRV] isCPECostingOn: false
[11/29 02:01:25     75s] [GPS-DRV] all active and enabled setup drv original views
[11/29 02:01:25     75s] [GPS-DRV]     default_emulate_view
[11/29 02:01:25     75s] [GPS-DRV] All active and enabled setup views
[11/29 02:01:25     75s] [GPS-DRV]     default_emulate_view
[11/29 02:01:25     75s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[11/29 02:01:25     75s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[11/29 02:01:25     75s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/29 02:01:25     75s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[11/29 02:01:25     75s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[11/29 02:01:25     75s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/29 02:01:25     75s] [GPS-DRV] ROI - unit(Area: 2.128e+06; LeakageP: 1.43532e-08; DynamicP: 2.128e+06)DBU
[11/29 02:01:25     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:01:25     75s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/29 02:01:25     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:01:25     75s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/29 02:01:25     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:01:25     75s] Info: violation cost 118.847008 (cap = 3.815077, tran = 98.058594, len = 0.000000, fanout load = 0.000000, fanout count = 16.973333, glitch 0.000000)
[11/29 02:01:25     75s] |     3|   127|    -0.21|     3|     3|    -0.11|     0|     0|     0|     0|     0.15|     0.00|       0|       0|       0| 69.59%|          |         |
[11/29 02:01:25     75s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:01:25     75s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.16|       9|       0|       2| 69.67%| 0:00:00.0|  3714.3M|
[11/29 02:01:25     75s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:01:25     75s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.16|       0|       0|       0| 69.67%| 0:00:00.0|  3714.3M|
[11/29 02:01:25     75s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:01:25     75s] 
[11/29 02:01:25     75s] ###############################################################################
[11/29 02:01:25     75s] #
[11/29 02:01:25     75s] #  Large fanout net report:  
[11/29 02:01:25     75s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/29 02:01:25     75s] #     - current density: 69.67
[11/29 02:01:25     75s] #
[11/29 02:01:25     75s] #  List of high fanout nets:
[11/29 02:01:25     75s] #        Net(1):  n_rst: (fanouts = 915)
[11/29 02:01:25     75s] #
[11/29 02:01:25     75s] ###############################################################################
[11/29 02:01:25     76s] Bottom Preferred Layer:
[11/29 02:01:25     76s]     None
[11/29 02:01:25     76s] Via Pillar Rule:
[11/29 02:01:25     76s]     None
[11/29 02:01:25     76s] Finished writing unified metrics of routing constraints.
[11/29 02:01:25     76s] 
[11/29 02:01:25     76s] 
[11/29 02:01:25     76s] =======================================================================
[11/29 02:01:25     76s]                 Reasons for remaining drv violations
[11/29 02:01:25     76s] =======================================================================
[11/29 02:01:25     76s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/29 02:01:25     76s] 
[11/29 02:01:25     76s] MultiBuffering failure reasons
[11/29 02:01:25     76s] ------------------------------------------------
[11/29 02:01:25     76s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/29 02:01:25     76s] 
[11/29 02:01:25     76s] 
[11/29 02:01:25     76s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=3714.3M) ***
[11/29 02:01:25     76s] 
[11/29 02:01:25     76s] Total-nets :: 2969, Stn-nets :: 26, ratio :: 0.875716 %, Total-len 30399.3, Stn-len 233.035
[11/29 02:01:25     76s] CSM is empty.
[11/29 02:01:25     76s] CSM is empty.
[11/29 02:01:25     76s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:01:25     76s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3714.3M, EPOCH TIME: 1764399685.974490
[11/29 02:01:25     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:01:25     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:26     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:26     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:26     76s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.104, REAL:0.105, MEM:3703.2M, EPOCH TIME: 1764399686.079317
[11/29 02:01:26     76s] Memory usage before memory release/compaction is 3703.2
[11/29 02:01:26     76s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:26     76s] Memory usage at end of DPlace-Cleanup is 3703.2M.
[11/29 02:01:26     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.3
[11/29 02:01:26     76s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:16.2/0:01:51.8 (0.7), mem = 3704.2M
[11/29 02:01:26     76s] 
[11/29 02:01:26     76s] =============================================================================================
[11/29 02:01:26     76s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              25.11-s102_1
[11/29 02:01:26     76s] =============================================================================================
[11/29 02:01:26     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:26     76s] ---------------------------------------------------------------------------------------------
[11/29 02:01:26     76s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:01:26     76s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:26     76s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:26     76s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:26     76s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:26     76s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:26     76s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:26     76s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/29 02:01:26     76s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:01:26     76s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:26     76s] [ OptEval                ]      3   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:26     76s] [ OptCommit              ]      3   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.3    1.1
[11/29 02:01:26     76s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:26     76s] [ IncrDelayCalc          ]     12   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.2    1.0
[11/29 02:01:26     76s] [ DrvFindVioNets         ]      3   0:00:00.2  (   6.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:26     76s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:01:26     76s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:01:26     76s] [ TimingUpdate           ]      3   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:26     76s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:01:26     76s] [ MISC                   ]          0:00:01.5  (  55.5 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:01:26     76s] ---------------------------------------------------------------------------------------------
[11/29 02:01:26     76s]  DrvOpt #2 TOTAL                    0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[11/29 02:01:26     76s] ---------------------------------------------------------------------------------------------
[11/29 02:01:26     76s] End: GigaOpt DRV Optimization
[11/29 02:01:26     76s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/29 02:01:26     76s] GigaOpt DRV: restore maxLocalDensity to 0.98
[11/29 02:01:26     76s] **opt_design ... cpu = 0:00:14, real = 0:00:43, mem = 3681.5M, totSessionCpu=0:01:16 **
[11/29 02:01:26     76s] Begin: Collecting metrics
[11/29 02:01:26     76s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.153 |           |        0 |       69.59 | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist |           |          |           |          |             | 0:00:02  |        3663 |      |     |
| drv_fixing       |     0.000 |    0.153 |         0 |        0 |       69.59 | 0:00:02  |        3663 |      |     |
| drv_fixing_2     |     0.000 |   -0.043 |         0 |       -1 |       69.67 | 0:00:03  |        3682 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:26     76s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3681.5M, current mem=3681.5M)

[11/29 02:01:26     76s] End: Collecting metrics
[11/29 02:01:26     76s] 
[11/29 02:01:26     76s] Active setup views:
[11/29 02:01:26     76s]  default_emulate_view
[11/29 02:01:26     76s]   Dominating endpoints: 0
[11/29 02:01:26     76s]   Dominating TNS: -0.000
[11/29 02:01:26     76s] 
[11/29 02:01:26     76s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:01:26     76s] Deleting Lib Analyzer.
[11/29 02:01:26     76s] Begin: GigaOpt Global Optimization
[11/29 02:01:26     76s] *info: use new DP (enabled)
[11/29 02:01:26     76s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/29 02:01:26     76s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/29 02:01:26     76s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:01:26     76s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:01:26     76s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:26     76s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:16.6/0:01:52.1 (0.7), mem = 3683.9M
[11/29 02:01:26     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.4
[11/29 02:01:26     76s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:01:26     76s] 
[11/29 02:01:26     76s] Creating Lib Analyzer ...
[11/29 02:01:26     76s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:01:26     76s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:01:26     76s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:01:26     76s] 
[11/29 02:01:26     76s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:01:26     76s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:17 mem=3684.0M
[11/29 02:01:26     76s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:17 mem=3684.0M
[11/29 02:01:26     76s] Creating Lib Analyzer, finished. 
[11/29 02:01:26     76s] 
[11/29 02:01:26     76s] Active Setup views: default_emulate_view 
[11/29 02:01:26     76s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/29 02:01:26     76s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:17 mem=3706.4M
[11/29 02:01:26     76s] Memory usage before memory release/compaction is 3706.4
[11/29 02:01:26     76s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:26     76s] Memory usage at beginning of DPlace-Init is 3700.6M.
[11/29 02:01:26     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:3700.6M, EPOCH TIME: 1764399686.866399
[11/29 02:01:26     76s] Processing tracks to init pin-track alignment.
[11/29 02:01:26     76s] z: 2, totalTracks: 1
[11/29 02:01:26     76s] z: 4, totalTracks: 1
[11/29 02:01:26     76s] z: 6, totalTracks: 1
[11/29 02:01:26     76s] z: 8, totalTracks: 1
[11/29 02:01:26     76s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:26     76s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3701.0M, EPOCH TIME: 1764399686.918299
[11/29 02:01:26     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:26     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:26     76s] 
[11/29 02:01:26     76s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:26     76s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:26     76s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3701.2M, EPOCH TIME: 1764399686.930539
[11/29 02:01:26     76s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3701.2M, EPOCH TIME: 1764399686.930591
[11/29 02:01:26     76s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3701.2M, EPOCH TIME: 1764399686.930685
[11/29 02:01:26     76s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3701.2MB).
[11/29 02:01:26     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.065, MEM:3701.2M, EPOCH TIME: 1764399686.931142
[11/29 02:01:26     76s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:26     77s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:17 mem=3701.7M
[11/29 02:01:26     77s] [oiPhyDebug] optDemand 26372304000.00, spDemand 26372304000.00.
[11/29 02:01:26     77s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:01:26     77s] ### Creating RouteCongInterface, started
[11/29 02:01:26     77s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:01:26     77s] 
[11/29 02:01:26     77s] #optDebug:  {2, 1.000, 0.9500} {3, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:01:26     77s] 
[11/29 02:01:26     77s] #optDebug: {0, 1.000}
[11/29 02:01:26     77s] ### Creating RouteCongInterface, finished
[11/29 02:01:26     77s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:26     77s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:26     77s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:26     77s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:26     77s] {MG post T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:26     77s] {MG post T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:26     77s] {MG post T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:26     77s] {MG post T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:29     79s] *info: 1 don't touch net excluded
[11/29 02:01:29     79s] *info: 1 clock net excluded
[11/29 02:01:29     79s] *info: 1 ideal net excluded from IPO operation.
[11/29 02:01:29     79s] *info: 849864 no-driver nets excluded.
[11/29 02:01:30     80s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:01:30     80s] ** GigaOpt Global Opt WNS Slack -0.043  TNS Slack -1.163 
[11/29 02:01:31     81s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:01:31     81s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/29 02:01:31     81s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:01:31     81s] |  -0.043|  -1.163|   69.67%|   0:00:00.0| 3727.5M|default_emulate_view|  default| u_systolic_array_top/buffer_counters_reg[17][4]/D  |
[11/29 02:01:31     81s] |   0.000|   0.000|   69.67%|   0:00:00.0| 3749.3M|                  NA|       NA| NA                                                 |
[11/29 02:01:31     81s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:01:31     81s] 
[11/29 02:01:31     81s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3749.4M) ***
[11/29 02:01:31     81s] 
[11/29 02:01:31     81s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3749.4M) ***
[11/29 02:01:31     81s] Bottom Preferred Layer:
[11/29 02:01:31     81s]     None
[11/29 02:01:31     81s] Via Pillar Rule:
[11/29 02:01:31     81s]     None
[11/29 02:01:31     81s] Finished writing unified metrics of routing constraints.
[11/29 02:01:31     81s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/29 02:01:31     81s] Total-nets :: 2969, Stn-nets :: 26, ratio :: 0.875716 %, Total-len 30398.9, Stn-len 233.035
[11/29 02:01:31     81s] CSM is empty.
[11/29 02:01:31     81s] CSM is empty.
[11/29 02:01:31     81s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:01:31     81s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3749.3M, EPOCH TIME: 1764399691.422762
[11/29 02:01:31     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:01:31     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:31     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:31     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:31     81s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.107, REAL:0.108, MEM:3715.7M, EPOCH TIME: 1764399691.530346
[11/29 02:01:31     81s] Memory usage before memory release/compaction is 3715.7
[11/29 02:01:31     81s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:31     81s] Memory usage at end of DPlace-Cleanup is 3715.7M.
[11/29 02:01:31     81s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.4
[11/29 02:01:31     81s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:01:21.6/0:01:57.2 (0.7), mem = 3721.7M
[11/29 02:01:31     81s] 
[11/29 02:01:31     81s] =============================================================================================
[11/29 02:01:31     81s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           25.11-s102_1
[11/29 02:01:31     81s] =============================================================================================
[11/29 02:01:31     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:31     81s] ---------------------------------------------------------------------------------------------
[11/29 02:01:31     81s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:01:31     81s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:31     81s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:01:31     81s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:01:31     81s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:31     81s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:31     81s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:31     81s] [ BottleneckAnalyzerInit ]      1   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:01:31     81s] [ TransformInit          ]      1   0:00:03.8  (  74.8 % )     0:00:03.8 /  0:00:03.7    1.0
[11/29 02:01:31     81s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.2    1.0
[11/29 02:01:31     81s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:31     81s] [ OptEval                ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:31     81s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:31     81s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:31     81s] [ IncrDelayCalc          ]      6   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:31     81s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:31     81s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:31     81s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:31     81s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:31     81s] [ TimingUpdate           ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:31     81s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:01:31     81s] [ MISC                   ]          0:00:00.5  (  10.6 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:01:31     81s] ---------------------------------------------------------------------------------------------
[11/29 02:01:31     81s]  GlobalOpt #1 TOTAL                 0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[11/29 02:01:31     81s] ---------------------------------------------------------------------------------------------
[11/29 02:01:31     81s] End: GigaOpt Global Optimization
[11/29 02:01:31     81s] Begin: Collecting metrics
[11/29 02:01:31     81s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.153 |           |        0 |       69.59 | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist |           |          |           |          |             | 0:00:02  |        3663 |      |     |
| drv_fixing       |     0.000 |    0.153 |         0 |        0 |       69.59 | 0:00:02  |        3663 |      |     |
| drv_fixing_2     |     0.000 |   -0.043 |         0 |       -1 |       69.67 | 0:00:03  |        3682 |    0 |   0 |
| global_opt       |           |    0.266 |           |        0 |       69.67 | 0:00:05  |        3693 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:31     81s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3749.4M, current mem=3693.2M)

[11/29 02:01:31     81s] End: Collecting metrics
[11/29 02:01:31     81s] *** Timing Is met
[11/29 02:01:31     81s] *** Check timing (0:00:00.0)
[11/29 02:01:31     81s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:01:31     81s] Deleting Lib Analyzer.
[11/29 02:01:31     81s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/29 02:01:31     81s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[11/29 02:01:31     81s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:01:31     81s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:01:31     81s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:31     81s] ### Creating LA Mngr. totSessionCpu=0:01:22 mem=3693.2M
[11/29 02:01:31     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:22 mem=3693.2M
[11/29 02:01:31     81s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/29 02:01:31     81s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:01:31     81s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:22 mem=3695.2M
[11/29 02:01:31     81s] Memory usage before memory release/compaction is 3695.2
[11/29 02:01:31     81s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:31     81s] Memory usage at beginning of DPlace-Init is 3693.2M.
[11/29 02:01:31     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:3693.2M, EPOCH TIME: 1764399691.909332
[11/29 02:01:31     81s] Processing tracks to init pin-track alignment.
[11/29 02:01:31     81s] z: 2, totalTracks: 1
[11/29 02:01:31     81s] z: 4, totalTracks: 1
[11/29 02:01:31     81s] z: 6, totalTracks: 1
[11/29 02:01:31     81s] z: 8, totalTracks: 1
[11/29 02:01:31     81s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:31     81s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3693.4M, EPOCH TIME: 1764399691.960745
[11/29 02:01:31     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:31     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:31     82s] 
[11/29 02:01:31     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:31     82s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:31     82s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.016, MEM:3693.7M, EPOCH TIME: 1764399691.976252
[11/29 02:01:31     82s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3693.7M, EPOCH TIME: 1764399691.976324
[11/29 02:01:31     82s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3693.7M, EPOCH TIME: 1764399691.976408
[11/29 02:01:31     82s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3693.7MB).
[11/29 02:01:31     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.068, MEM:3693.7M, EPOCH TIME: 1764399691.976860
[11/29 02:01:31     82s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:31     82s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:22 mem=3694.2M
[11/29 02:01:32     82s] [oiPhyDebug] optDemand 26372304000.00, spDemand 26372304000.00.
[11/29 02:01:32     82s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:01:32     82s] Begin: Area Reclaim Optimization
[11/29 02:01:32     82s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:01:32     82s] 
[11/29 02:01:32     82s] Creating Lib Analyzer ...
[11/29 02:01:32     82s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:22.0/0:01:57.7 (0.7), mem = 3694.2M
[11/29 02:01:32     82s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:01:32     82s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:01:32     82s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:01:32     82s] 
[11/29 02:01:32     82s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:01:32     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:22 mem=3698.1M
[11/29 02:01:32     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:22 mem=3698.1M
[11/29 02:01:32     82s] Creating Lib Analyzer, finished. 
[11/29 02:01:32     82s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.5
[11/29 02:01:32     82s] 
[11/29 02:01:32     82s] Active Setup views: default_emulate_view 
[11/29 02:01:32     82s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2221
[11/29 02:01:32     82s] ### Creating RouteCongInterface, started
[11/29 02:01:32     82s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:01:32     82s] 
[11/29 02:01:32     82s] #optDebug:  {2, 1.000, 0.9500} {3, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:01:32     82s] 
[11/29 02:01:32     82s] #optDebug: {0, 1.000}
[11/29 02:01:32     82s] ### Creating RouteCongInterface, finished
[11/29 02:01:32     82s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:32     82s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:32     82s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:32     82s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:32     82s] {MG post T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:32     82s] {MG post T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:32     82s] {MG post T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:32     82s] {MG post T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:32     82s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.67
[11/29 02:01:32     82s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:32     82s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:01:32     82s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:32     82s] |   69.67%|        -|   0.000|   0.000|   0:00:00.0| 3746.1M|
[11/29 02:01:32     82s] Info: 1 don't touch net  excluded from IPO operation.
[11/29 02:01:32     82s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:32     82s] |   69.67%|        0|   0.000|   0.000|   0:00:00.0| 3747.5M|
[11/29 02:01:32     82s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/29 02:01:32     82s] |   69.67%|        0|   0.000|   0.000|   0:00:00.0| 3747.5M|
[11/29 02:01:33     83s] |   69.67%|        0|   0.000|   0.000|   0:00:01.0| 3747.5M|
[11/29 02:01:33     83s] |   69.67%|        1|   0.000|   0.000|   0:00:00.0| 3765.8M|
[11/29 02:01:33     83s] |   69.67%|        0|   0.000|   0.000|   0:00:00.0| 3765.8M|
[11/29 02:01:33     83s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/29 02:01:33     83s] |   69.67%|        0|   0.000|   0.000|   0:00:00.0| 3765.8M|
[11/29 02:01:33     83s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:33     83s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.67
[11/29 02:01:33     83s] 
[11/29 02:01:33     83s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[11/29 02:01:33     83s] --------------------------------------------------------------
[11/29 02:01:33     83s] |                                   | Total     | Sequential |
[11/29 02:01:33     83s] --------------------------------------------------------------
[11/29 02:01:33     83s] | Num insts resized                 |       1  |       1    |
[11/29 02:01:33     83s] | Num insts undone                  |       0  |       0    |
[11/29 02:01:33     83s] | Num insts Downsized               |       1  |       1    |
[11/29 02:01:33     83s] | Num insts Samesized               |       0  |       0    |
[11/29 02:01:33     83s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:01:33     83s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:01:33     83s] --------------------------------------------------------------
[11/29 02:01:33     83s] Bottom Preferred Layer:
[11/29 02:01:33     83s]     None
[11/29 02:01:33     83s] Via Pillar Rule:
[11/29 02:01:33     83s]     None
[11/29 02:01:33     83s] Finished writing unified metrics of routing constraints.
[11/29 02:01:33     83s] 
[11/29 02:01:33     83s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:01:33     83s] End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
[11/29 02:01:33     83s] CSM is empty.
[11/29 02:01:33     83s] CSM is empty.
[11/29 02:01:33     83s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2221
[11/29 02:01:33     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.5
[11/29 02:01:33     83s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:23.7/0:01:59.2 (0.7), mem = 3766.6M
[11/29 02:01:33     83s] 
[11/29 02:01:33     83s] =============================================================================================
[11/29 02:01:33     83s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             25.11-s102_1
[11/29 02:01:33     83s] =============================================================================================
[11/29 02:01:33     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:33     83s] ---------------------------------------------------------------------------------------------
[11/29 02:01:33     83s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:01:33     83s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:33     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:01:33     83s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:33     83s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:01:33     83s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:33     83s] [ OptimizationStep       ]      1   0:00:00.2  (  13.0 % )     0:00:01.0 /  0:00:01.1    1.1
[11/29 02:01:33     83s] [ OptSingleIteration     ]      6   0:00:00.0  (   2.7 % )     0:00:00.8 /  0:00:00.9    1.1
[11/29 02:01:33     83s] [ OptGetWeight           ]     52   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:33     83s] [ OptEval                ]     52   0:00:00.7  (  44.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:01:33     83s] [ OptCommit              ]     52   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:33     83s] [ PostCommitDelayUpdate  ]     52   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[11/29 02:01:33     83s] [ IncrDelayCalc          ]      4   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:01:33     83s] [ TimingUpdate           ]      3   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:01:33     83s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:01:33     83s] [ MISC                   ]          0:00:00.2  (  14.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:33     83s] ---------------------------------------------------------------------------------------------
[11/29 02:01:33     83s]  AreaOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[11/29 02:01:33     83s] ---------------------------------------------------------------------------------------------
[11/29 02:01:33     83s] Executing incremental physical updates
[11/29 02:01:33     83s] Executing incremental physical updates
[11/29 02:01:33     83s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:01:33     83s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3766.7M, EPOCH TIME: 1764399693.584718
[11/29 02:01:33     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:01:33     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:33     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:33     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:33     83s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.109, REAL:0.110, MEM:3689.5M, EPOCH TIME: 1764399693.694338
[11/29 02:01:33     83s] Memory usage before memory release/compaction is 3689.5
[11/29 02:01:33     83s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:33     83s] Memory usage at end of DPlace-Cleanup is 3689.5M.
[11/29 02:01:33     83s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3689.49M, totSessionCpu=0:01:24).
[11/29 02:01:33     83s] Begin: Collecting metrics
[11/29 02:01:33     83s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |    0.153 |           |        0 |       69.59 | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist |           |          |           |          |             | 0:00:02  |        3663 |      |     |
| drv_fixing       |     0.000 |    0.153 |         0 |        0 |       69.59 | 0:00:02  |        3663 |      |     |
| drv_fixing_2     |     0.000 |   -0.043 |         0 |       -1 |       69.67 | 0:00:03  |        3682 |    0 |   0 |
| global_opt       |           |    0.266 |           |        0 |       69.67 | 0:00:05  |        3693 |      |     |
| area_reclaiming  |     0.000 |    0.266 |         0 |        0 |       69.67 | 0:00:02  |        3689 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:33     84s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3766.7M, current mem=3689.5M)

[11/29 02:01:33     84s] End: Collecting metrics
[11/29 02:01:33     84s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:24.0/0:01:59.6 (0.7), mem = 3689.5M
[11/29 02:01:33     84s] User Input Parameters:
[11/29 02:01:33     84s] 
[11/29 02:01:33     84s] *** Start incrementalPlace ***
[11/29 02:01:33     84s] - Congestion Driven    : On
[11/29 02:01:33     84s] - Timing Driven        : On
[11/29 02:01:33     84s] - Area-Violation Based : On
[11/29 02:01:33     84s] - Start Rollback Level : -5
[11/29 02:01:33     84s] - Legalized            : On
[11/29 02:01:33     84s] - Window Based         : Off
[11/29 02:01:33     84s] - eDen incr mode       : Off
[11/29 02:01:33     84s] - Small incr mode      : Off
[11/29 02:01:33     84s] 
[11/29 02:01:33     84s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3689.6M, EPOCH TIME: 1764399693.957185
[11/29 02:01:33     84s] Enable eGR PG blockage caching
[11/29 02:01:33     84s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3689.6M, EPOCH TIME: 1764399693.957236
[11/29 02:01:33     84s] no activity file in design. spp won't run.
[11/29 02:01:34     84s] Effort level <high> specified for reg2reg path_group
[11/29 02:01:34     84s] No Views given, use default active views for adaptive view pruning
[11/29 02:01:34     84s] Active views:
[11/29 02:01:34     84s]   default_emulate_view
[11/29 02:01:34     84s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3693.2M, EPOCH TIME: 1764399694.153129
[11/29 02:01:34     84s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.039, REAL:0.039, MEM:3693.2M, EPOCH TIME: 1764399694.192173
[11/29 02:01:34     84s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3693.2M, EPOCH TIME: 1764399694.192390
[11/29 02:01:34     84s] Starting Early Global Route congestion estimation: mem = 3693.2M
[11/29 02:01:34     84s] (I)      Initializing eGR engine (regular)
[11/29 02:01:34     84s] Set min layer with default ( 2 )
[11/29 02:01:34     84s] Set max layer with default ( 127 )
[11/29 02:01:34     84s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:34     84s] Min route layer (adjusted) = 2
[11/29 02:01:34     84s] Max route layer (adjusted) = 10
[11/29 02:01:34     84s] (I)      clean place blk overflow:
[11/29 02:01:34     84s] (I)      H : enabled 1.00 0
[11/29 02:01:34     84s] (I)      V : enabled 1.00 0
[11/29 02:01:34     84s] (I)      Initializing eGR engine (regular)
[11/29 02:01:34     84s] Set min layer with default ( 2 )
[11/29 02:01:34     84s] Set max layer with default ( 127 )
[11/29 02:01:34     84s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:34     84s] Min route layer (adjusted) = 2
[11/29 02:01:34     84s] Max route layer (adjusted) = 10
[11/29 02:01:34     84s] (I)      clean place blk overflow:
[11/29 02:01:34     84s] (I)      H : enabled 1.00 0
[11/29 02:01:34     84s] (I)      V : enabled 1.00 0
[11/29 02:01:34     84s] (I)      Running eGR Regular flow
[11/29 02:01:34     84s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.46 MB )
[11/29 02:01:34     84s] (I)      # wire layers (front) : 11
[11/29 02:01:34     84s] (I)      # wire layers (back)  : 0
[11/29 02:01:34     84s] (I)      min wire layer : 1
[11/29 02:01:34     84s] (I)      max wire layer : 10
[11/29 02:01:34     84s] (I)      # cut layers (front) : 10
[11/29 02:01:34     84s] (I)      # cut layers (back)  : 0
[11/29 02:01:34     84s] (I)      min cut layer : 1
[11/29 02:01:34     84s] (I)      max cut layer : 9
[11/29 02:01:34     84s] (I)      ================================ Layers ================================
[11/29 02:01:34     84s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:34     84s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:01:34     84s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:34     84s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:01:34     84s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:01:34     84s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:01:34     84s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:34     84s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:34     84s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:34     84s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:01:34     84s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:01:34     84s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:01:34     84s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:01:34     84s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:01:34     84s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:34     84s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:01:34     84s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:01:34     84s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:34     84s] (I)      Started Import and model ( Curr Mem: 3.46 MB )
[11/29 02:01:34     84s] (I)      == Non-default Options ==
[11/29 02:01:34     84s] (I)      Maximum routing layer                              : 10
[11/29 02:01:34     84s] (I)      Top routing layer                                  : 10
[11/29 02:01:34     84s] (I)      Number of threads                                  : 1
[11/29 02:01:34     84s] (I)      Route tie net to shape                             : auto
[11/29 02:01:34     84s] (I)      Use non-blocking free Dbs wires                    : false
[11/29 02:01:34     84s] (I)      Method to set GCell size                           : row
[11/29 02:01:34     84s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:01:34     84s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:01:34     84s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:01:34     84s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:01:34     84s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:01:34     84s] (I)      ============== Pin Summary ==============
[11/29 02:01:34     84s] (I)      +-------+--------+---------+------------+
[11/29 02:01:34     84s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:01:34     84s] (I)      +-------+--------+---------+------------+
[11/29 02:01:34     84s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:01:34     84s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:01:34     84s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:01:34     84s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:01:34     84s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:01:34     84s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:01:34     84s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:01:34     84s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:01:34     84s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:01:34     84s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:01:34     84s] (I)      +-------+--------+---------+------------+
[11/29 02:01:34     84s] (I)      Custom ignore net properties:
[11/29 02:01:34     84s] (I)      1 : NotLegal
[11/29 02:01:34     84s] (I)      Default ignore net properties:
[11/29 02:01:34     84s] (I)      1 : Special
[11/29 02:01:34     84s] (I)      2 : Analog
[11/29 02:01:34     84s] (I)      3 : Fixed
[11/29 02:01:34     84s] (I)      4 : Skipped
[11/29 02:01:34     84s] (I)      5 : MixedSignal
[11/29 02:01:34     84s] (I)      Prerouted net properties:
[11/29 02:01:34     84s] (I)      1 : NotLegal
[11/29 02:01:34     84s] (I)      2 : Special
[11/29 02:01:34     84s] (I)      3 : Analog
[11/29 02:01:34     84s] (I)      4 : Fixed
[11/29 02:01:34     84s] (I)      5 : Skipped
[11/29 02:01:34     84s] (I)      6 : MixedSignal
[11/29 02:01:34     84s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:01:34     84s] (I)      Use row-based GCell size
[11/29 02:01:34     84s] (I)      Use row-based GCell align
[11/29 02:01:34     84s] (I)      layer 0 area = 0
[11/29 02:01:34     84s] (I)      layer 1 area = 0
[11/29 02:01:34     84s] (I)      layer 2 area = 0
[11/29 02:01:34     84s] (I)      layer 3 area = 0
[11/29 02:01:34     84s] (I)      layer 4 area = 0
[11/29 02:01:34     84s] (I)      layer 5 area = 0
[11/29 02:01:34     84s] (I)      layer 6 area = 0
[11/29 02:01:34     84s] (I)      layer 7 area = 0
[11/29 02:01:34     84s] (I)      layer 8 area = 0
[11/29 02:01:34     84s] (I)      layer 9 area = 0
[11/29 02:01:34     84s] (I)      GCell unit size   : 2800
[11/29 02:01:34     84s] (I)      GCell multiplier  : 1
[11/29 02:01:34     84s] (I)      GCell row height  : 2800
[11/29 02:01:34     84s] (I)      Actual row height : 2800
[11/29 02:01:34     84s] (I)      GCell align ref   : 16340 24080
[11/29 02:01:34     84s] [NR-eGR] Track table information for default rule: 
[11/29 02:01:34     84s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:01:34     84s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:01:34     84s] (I)      ============== Default via ===============
[11/29 02:01:34     84s] (I)      +---+------------------+-----------------+
[11/29 02:01:34     84s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:01:34     84s] (I)      +---+------------------+-----------------+
[11/29 02:01:34     84s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:01:34     84s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:01:34     84s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:01:34     84s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:01:34     84s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:01:34     84s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:01:34     84s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:01:34     84s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:01:34     84s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:01:34     84s] (I)      +---+------------------+-----------------+
[11/29 02:01:34     84s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:01:34     84s] [NR-eGR] Read 4461 PG shapes
[11/29 02:01:34     84s] [NR-eGR] Read 0 clock shapes
[11/29 02:01:34     84s] [NR-eGR] Read 0 other shapes
[11/29 02:01:34     84s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:01:34     84s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:01:34     84s] [NR-eGR] #Instance Blockages : 0
[11/29 02:01:34     84s] [NR-eGR] #PG Blockages       : 4461
[11/29 02:01:34     84s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:01:34     84s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:01:34     84s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:01:34     84s] [NR-eGR] #Other Blockages    : 0
[11/29 02:01:34     84s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:01:34     84s] [NR-eGR] #prerouted nets         : 0
[11/29 02:01:34     84s] [NR-eGR] #prerouted special nets : 0
[11/29 02:01:34     84s] [NR-eGR] #prerouted wires        : 0
[11/29 02:01:34     84s] (I)        Front-side 2948 ( ignored 0 )
[11/29 02:01:34     84s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:01:34     84s] [NR-eGR] Read 2948 nets ( ignored 0 )
[11/29 02:01:34     84s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:01:34     84s] (I)      handle routing halo
[11/29 02:01:34     84s] (I)      Reading macro buffers
[11/29 02:01:34     84s] (I)      Number of macro buffers: 0
[11/29 02:01:34     84s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:01:34     84s] (I)      original grid = 61 x 115
[11/29 02:01:34     84s] (I)      merged grid = 61 x 115
[11/29 02:01:34     84s] (I)      Read Num Blocks=4461  Num Prerouted Wires=0  Num CS=0
[11/29 02:01:34     84s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:34     84s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:34     84s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:34     84s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:34     84s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:34     84s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:34     84s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:34     84s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:01:34     84s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:01:34     84s] (I)      Number of ignored nets                =      0
[11/29 02:01:34     84s] (I)      Number of connected nets              =      0
[11/29 02:01:34     84s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:01:34     84s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:01:34     84s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:01:34     84s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:01:34     84s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:01:34     84s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:01:34     84s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:01:34     84s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:01:34     84s] (I)      Ndr track 0 does not exist
[11/29 02:01:34     84s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:01:34     84s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:01:34     84s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:01:34     84s] (I)      Site width          :   380  (dbu)
[11/29 02:01:34     84s] (I)      Row height          :  2800  (dbu)
[11/29 02:01:34     84s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:01:34     84s] (I)      GCell width         :  2800  (dbu)
[11/29 02:01:34     84s] (I)      GCell height        :  2800  (dbu)
[11/29 02:01:34     84s] (I)      Grid                :    61   115    10
[11/29 02:01:34     84s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:01:34     84s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:01:34     84s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:01:34     84s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:01:34     84s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:01:34     84s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:01:34     84s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:01:34     84s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:01:34     84s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:01:34     84s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:01:34     84s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:01:34     84s] (I)      --------------------------------------------------------
[11/29 02:01:34     84s] 
[11/29 02:01:34     84s] [NR-eGR] == Routing rule table ==
[11/29 02:01:34     84s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:01:34     84s] [NR-eGR] ----------------------
[11/29 02:01:34     84s] [NR-eGR]   0  (Default)   2948 
[11/29 02:01:34     84s] (I)      ==== NDR : (Default) ====
[11/29 02:01:34     84s] (I)      +--------------+--------+
[11/29 02:01:34     84s] (I)      |           ID |      0 |
[11/29 02:01:34     84s] (I)      |      Default |    yes |
[11/29 02:01:34     84s] (I)      |  Clk Special |     no |
[11/29 02:01:34     84s] (I)      | Hard spacing |     no |
[11/29 02:01:34     84s] (I)      |    NDR track | (none) |
[11/29 02:01:34     84s] (I)      |      NDR via | (none) |
[11/29 02:01:34     84s] (I)      |  Extra space |      0 |
[11/29 02:01:34     84s] (I)      |      Shields |      0 |
[11/29 02:01:34     84s] (I)      |   Demand (H) |      1 |
[11/29 02:01:34     84s] (I)      |   Demand (V) |      1 |
[11/29 02:01:34     84s] (I)      |        #Nets |   2948 |
[11/29 02:01:34     84s] (I)      +--------------+--------+
[11/29 02:01:34     84s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:34     84s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:01:34     84s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:34     84s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:01:34     84s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:34     84s] (I)      =============== Blocked Tracks ===============
[11/29 02:01:34     84s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:34     84s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:01:34     84s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:34     84s] (I)      |     1 |       0 |        0 |         0.00% |
[11/29 02:01:34     84s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:01:34     84s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:01:34     84s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:01:34     84s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:01:34     84s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:01:34     84s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:01:34     84s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:01:34     84s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:01:34     84s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:01:34     84s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:34     84s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3.46 MB )
[11/29 02:01:34     84s] (I)      Reset routing kernel
[11/29 02:01:34     84s] (I)      Started Global Routing ( Curr Mem: 3.46 MB )
[11/29 02:01:34     84s] (I)      totalPins=10247  totalGlobalPin=9242 (90.19%)
[11/29 02:01:34     84s] (I)      ================== Net Group Info ==================
[11/29 02:01:34     84s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:34     84s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:01:34     84s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:34     84s] (I)      |  1 |           2948 |    metal2(2) | metal10(10) |
[11/29 02:01:34     84s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:34     84s] (I)      total 2D Cap : 241514 = (115168 H, 126346 V)
[11/29 02:01:34     84s] (I)      total 2D Demand : 319 = (0 H, 319 V)
[11/29 02:01:34     84s] (I)      init route region map
[11/29 02:01:34     84s] (I)      #blocked regions = 0
[11/29 02:01:34     84s] (I)      #non-blocked regions = 1
[11/29 02:01:34     84s] (I)      init safety region map
[11/29 02:01:34     84s] (I)      #blocked regions = 0
[11/29 02:01:34     84s] (I)      #non-blocked regions = 1
[11/29 02:01:34     84s] (I)      
[11/29 02:01:34     84s] (I)      ============  Phase 1a Route ============
[11/29 02:01:34     84s] [NR-eGR] Layer group 1: route 2948 net(s) in layer range [2, 10]
[11/29 02:01:34     84s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:01:34     84s] (I)      Usage: 19590 = (9544 H, 10046 V) = (8.29% H, 7.95% V) = (1.336e+04um H, 1.406e+04um V)
[11/29 02:01:34     84s] (I)      
[11/29 02:01:34     84s] (I)      ============  Phase 1b Route ============
[11/29 02:01:34     84s] (I)      Usage: 19590 = (9544 H, 10046 V) = (8.29% H, 7.95% V) = (1.336e+04um H, 1.406e+04um V)
[11/29 02:01:34     84s] (I)      Overflow of layer group 1: 0.00% H + 1.55% V. EstWL: 2.742600e+04um
[11/29 02:01:34     84s] (I)      Congestion metric : 0.00%H 2.18%V, 2.18%HV
[11/29 02:01:34     84s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:01:34     84s] (I)      
[11/29 02:01:34     84s] (I)      ============  Phase 1c Route ============
[11/29 02:01:34     84s] (I)      Level2 Grid: 13 x 23
[11/29 02:01:34     84s] (I)      Usage: 19590 = (9544 H, 10046 V) = (8.29% H, 7.95% V) = (1.336e+04um H, 1.406e+04um V)
[11/29 02:01:34     84s] (I)      
[11/29 02:01:34     84s] (I)      ============  Phase 1d Route ============
[11/29 02:01:34     84s] (I)      Usage: 19592 = (9544 H, 10048 V) = (8.29% H, 7.95% V) = (1.336e+04um H, 1.407e+04um V)
[11/29 02:01:34     84s] (I)      
[11/29 02:01:34     84s] (I)      ============  Phase 1e Route ============
[11/29 02:01:34     84s] (I)      Usage: 19592 = (9544 H, 10048 V) = (8.29% H, 7.95% V) = (1.336e+04um H, 1.407e+04um V)
[11/29 02:01:34     84s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.53% V. EstWL: 2.742880e+04um
[11/29 02:01:34     84s] (I)      
[11/29 02:01:34     84s] (I)      ============  Phase 1l Route ============
[11/29 02:01:34     84s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:01:34     84s] (I)      Layer  2:      48157      8719        70           0       51240    ( 0.00%) 
[11/29 02:01:34     84s] (I)      Layer  3:      67466      9080         0           0       69000    ( 0.00%) 
[11/29 02:01:34     84s] (I)      Layer  4:      32271      3944        25         570       34200    ( 1.64%) 
[11/29 02:01:34     84s] (I)      Layer  5:      32802      1628         0           0       34500    ( 0.00%) 
[11/29 02:01:34     84s] (I)      Layer  6:      31486      1564         1         570       34200    ( 1.64%) 
[11/29 02:01:34     84s] (I)      Layer  7:       9529       133         0         877       10623    ( 7.62%) 
[11/29 02:01:34     84s] (I)      Layer  8:       8487        25         0        2667        8923    (23.01%) 
[11/29 02:01:34     84s] (I)      Layer  9:       3987         3         0        2335        3702    (38.68%) 
[11/29 02:01:34     84s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:01:34     84s] (I)      Total:        239885     25096        96        8062      251138    ( 3.11%) 
[11/29 02:01:34     84s] (I)      
[11/29 02:01:34     84s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:01:34     84s] [NR-eGR]                        OverCon           OverCon            
[11/29 02:01:34     84s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[11/29 02:01:34     84s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[11/29 02:01:34     84s] [NR-eGR] ---------------------------------------------------------------
[11/29 02:01:34     84s] [NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:34     84s] [NR-eGR]  metal2 ( 2)        66( 0.95%)         1( 0.01%)   ( 0.96%) 
[11/29 02:01:34     84s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:34     84s] [NR-eGR]  metal4 ( 4)        19( 0.28%)         0( 0.00%)   ( 0.28%) 
[11/29 02:01:34     84s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:34     84s] [NR-eGR]  metal6 ( 6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[11/29 02:01:34     84s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:34     84s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:34     84s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:34     84s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:34     84s] [NR-eGR] ---------------------------------------------------------------
[11/29 02:01:34     84s] [NR-eGR]        Total        86( 0.15%)         1( 0.00%)   ( 0.16%) 
[11/29 02:01:34     84s] [NR-eGR] 
[11/29 02:01:34     84s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.47 MB )
[11/29 02:01:34     84s] (I)      Updating congestion map
[11/29 02:01:34     84s] (I)      total 2D Cap : 243079 = (115939 H, 127140 V)
[11/29 02:01:34     84s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[11/29 02:01:34     84s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3.47 MB )
[11/29 02:01:34     84s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 3695.3M
[11/29 02:01:34     84s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.133, REAL:0.146, MEM:3695.3M, EPOCH TIME: 1764399694.338236
[11/29 02:01:34     84s] OPERPROF: Starting HotSpotCal at level 1, MEM:3695.3M, EPOCH TIME: 1764399694.338300
[11/29 02:01:34     84s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:34     84s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:01:34     84s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:34     84s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 02:01:34     84s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:34     84s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 02:01:34     84s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 02:01:34     84s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3695.3M, EPOCH TIME: 1764399694.339111
[11/29 02:01:34     84s] 
[11/29 02:01:34     84s] === incrementalPlace Internal Loop 1 ===
[11/29 02:01:34     84s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:01:34     84s] UM:*                                                                   incrNP_iter_start
[11/29 02:01:34     84s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/29 02:01:34     84s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3695.4M, EPOCH TIME: 1764399694.486511
[11/29 02:01:34     84s] Processing tracks to init pin-track alignment.
[11/29 02:01:34     84s] z: 2, totalTracks: 1
[11/29 02:01:34     84s] z: 4, totalTracks: 1
[11/29 02:01:34     84s] z: 6, totalTracks: 1
[11/29 02:01:34     84s] z: 8, totalTracks: 1
[11/29 02:01:34     84s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:34     84s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3695.4M, EPOCH TIME: 1764399694.534097
[11/29 02:01:34     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:34     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:34     84s] 
[11/29 02:01:34     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:34     84s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:34     84s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3695.5M, EPOCH TIME: 1764399694.545922
[11/29 02:01:34     84s] OPERPROF:   Starting post-place ADS at level 2, MEM:3695.5M, EPOCH TIME: 1764399694.545975
[11/29 02:01:34     84s] ADSU 0.697 -> 0.697. site 35574.000 -> 35542.000. GS 11.200
[11/29 02:01:34     84s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.032, REAL:0.032, MEM:3695.5M, EPOCH TIME: 1764399694.577644
[11/29 02:01:34     84s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3695.5M, EPOCH TIME: 1764399694.577768
[11/29 02:01:34     84s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3695.5M, EPOCH TIME: 1764399694.577921
[11/29 02:01:34     84s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3695.5M, EPOCH TIME: 1764399694.577953
[11/29 02:01:34     84s] MP Top (2221): mp=1.180. U=0.697.
[11/29 02:01:34     84s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.001, MEM:3695.5M, EPOCH TIME: 1764399694.578691
[11/29 02:01:34     84s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3695.5M, EPOCH TIME: 1764399694.581059
[11/29 02:01:34     84s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.001, REAL:0.001, MEM:3695.5M, EPOCH TIME: 1764399694.581618
[11/29 02:01:34     84s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3695.5M, EPOCH TIME: 1764399694.581785
[11/29 02:01:34     84s] no activity file in design. spp won't run.
[11/29 02:01:34     84s] [adp] 0:1:1:3
[11/29 02:01:34     84s] [spp] 0
[11/29 02:01:34     84s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.038, REAL:0.038, MEM:3695.5M, EPOCH TIME: 1764399694.619645
[11/29 02:01:34     84s] SP #FI/SF FL/PI 0/0 2221/0
[11/29 02:01:34     84s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.133, REAL:0.134, MEM:3695.5M, EPOCH TIME: 1764399694.620256
[11/29 02:01:34     84s] PP off. flexM 0
[11/29 02:01:34     84s] OPERPROF: Starting CDPad at level 1, MEM:3695.6M, EPOCH TIME: 1764399694.622543
[11/29 02:01:34     84s] 3DP is on.
[11/29 02:01:34     84s] 3DP OF M2 0.010, M4 0.017. Diff 0, Offset 0
[11/29 02:01:34     84s] design sh 0.081. rd 0.200
[11/29 02:01:34     84s] design sh 0.081. rd 0.200
[11/29 02:01:34     84s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/29 02:01:34     84s] design sh 0.081. rd 0.200
[11/29 02:01:34     84s] CDPadU 0.904 -> 0.833. R=0.697, N=2221, GS=1.400
[11/29 02:01:34     84s] OPERPROF: Finished CDPad at level 1, CPU:0.038, REAL:0.038, MEM:3696.7M, EPOCH TIME: 1764399694.661015
[11/29 02:01:34     84s] OPERPROF: Starting InitSKP at level 1, MEM:3696.7M, EPOCH TIME: 1764399694.661087
[11/29 02:01:34     84s] no activity file in design. spp won't run.
[11/29 02:01:34     84s] no activity file in design. spp won't run.
[11/29 02:01:35     85s] *** Finished SKP initialization (cpu=0:00:00.5, real=0:00:01.0)***
[11/29 02:01:35     85s] OPERPROF: Finished InitSKP at level 1, CPU:0.454, REAL:0.447, MEM:3707.5M, EPOCH TIME: 1764399695.108445
[11/29 02:01:35     85s] NP #FI/FS/SF FL/PI: 0/0/0 2221/0
[11/29 02:01:35     85s] no activity file in design. spp won't run.
[11/29 02:01:35     85s] 
[11/29 02:01:35     85s] AB Est...
[11/29 02:01:35     85s] OPERPROF: Starting NP-Place at level 1, MEM:3709.4M, EPOCH TIME: 1764399695.132435
[11/29 02:01:35     85s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.010, MEM:3714.8M, EPOCH TIME: 1764399695.141990
[11/29 02:01:35     85s] Iteration  4: Skipped, with CDP Off
[11/29 02:01:35     85s] 
[11/29 02:01:35     85s] AB Est...
[11/29 02:01:35     85s] OPERPROF: Starting NP-Place at level 1, MEM:3714.8M, EPOCH TIME: 1764399695.240930
[11/29 02:01:35     85s] OPERPROF: Finished NP-Place at level 1, CPU:0.007, REAL:0.007, MEM:3714.8M, EPOCH TIME: 1764399695.248137
[11/29 02:01:35     85s] Iteration  5: Skipped, with CDP Off
[11/29 02:01:35     85s] OPERPROF: Starting NP-Place at level 1, MEM:3715.0M, EPOCH TIME: 1764399695.373843
[11/29 02:01:35     85s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:01:35     85s] SKP will use view:
[11/29 02:01:35     85s]   default_emulate_view
[11/29 02:01:35     85s] Iteration  6: Total net bbox = 1.716e+04 (8.70e+03 8.46e+03)
[11/29 02:01:35     85s]               Est.  stn bbox = 1.985e+04 (9.65e+03 1.02e+04)
[11/29 02:01:35     85s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 3744.0M
[11/29 02:01:35     85s] OPERPROF: Finished NP-Place at level 1, CPU:0.552, REAL:0.558, MEM:3744.0M, EPOCH TIME: 1764399695.932095
[11/29 02:01:36     86s] no activity file in design. spp won't run.
[11/29 02:01:36     86s] NP #FI/FS/SF FL/PI: 0/0/0 2221/0
[11/29 02:01:36     86s] no activity file in design. spp won't run.
[11/29 02:01:36     86s] OPERPROF: Starting NP-Place at level 1, MEM:3743.3M, EPOCH TIME: 1764399696.097102
[11/29 02:01:36     86s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:01:36     86s] Iteration  7: Total net bbox = 1.813e+04 (9.26e+03 8.87e+03)
[11/29 02:01:36     86s]               Est.  stn bbox = 2.084e+04 (1.02e+04 1.06e+04)
[11/29 02:01:36     86s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 3740.3M
[11/29 02:01:36     86s] OPERPROF: Finished NP-Place at level 1, CPU:0.488, REAL:0.494, MEM:3740.3M, EPOCH TIME: 1764399696.590906
[11/29 02:01:36     86s] Legalizing MH Cells... 0 / 0 (level 5) on top
[11/29 02:01:36     86s] MH legal: No MH instances from GP
[11/29 02:01:36     86s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:01:36     86s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3740.3M, DRC: 0)
[11/29 02:01:36     86s] no activity file in design. spp won't run.
[11/29 02:01:36     86s] NP #FI/FS/SF FL/PI: 0/0/0 2221/0
[11/29 02:01:36     86s] no activity file in design. spp won't run.
[11/29 02:01:36     86s] OPERPROF: Starting NP-Place at level 1, MEM:3740.5M, EPOCH TIME: 1764399696.745937
[11/29 02:01:36     86s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:01:37     87s] Iteration  8: Total net bbox = 1.977e+04 (1.01e+04 9.69e+03)
[11/29 02:01:37     87s]               Est.  stn bbox = 2.249e+04 (1.10e+04 1.14e+04)
[11/29 02:01:37     87s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 3739.3M
[11/29 02:01:37     87s] OPERPROF: Finished NP-Place at level 1, CPU:0.580, REAL:0.587, MEM:3739.3M, EPOCH TIME: 1764399697.333142
[11/29 02:01:37     87s] Legalizing MH Cells... 0 / 0 (level 6) on top
[11/29 02:01:37     87s] MH legal: No MH instances from GP
[11/29 02:01:37     87s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:01:37     87s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3739.3M, DRC: 0)
[11/29 02:01:37     87s] no activity file in design. spp won't run.
[11/29 02:01:37     87s] NP #FI/FS/SF FL/PI: 0/0/0 2221/0
[11/29 02:01:37     87s] no activity file in design. spp won't run.
[11/29 02:01:37     87s] OPERPROF: Starting NP-Place at level 1, MEM:3739.3M, EPOCH TIME: 1764399697.488794
[11/29 02:01:37     87s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:01:38     88s] Iteration  9: Total net bbox = 2.189e+04 (1.11e+04 1.08e+04)
[11/29 02:01:38     88s]               Est.  stn bbox = 2.464e+04 (1.21e+04 1.26e+04)
[11/29 02:01:38     88s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3740.2M
[11/29 02:01:38     88s] OPERPROF: Finished NP-Place at level 1, CPU:0.724, REAL:0.732, MEM:3740.2M, EPOCH TIME: 1764399698.220420
[11/29 02:01:38     88s] Legalizing MH Cells... 0 / 0 (level 7) on top
[11/29 02:01:38     88s] MH legal: No MH instances from GP
[11/29 02:01:38     88s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:01:38     88s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3740.2M, DRC: 0)
[11/29 02:01:38     88s] no activity file in design. spp won't run.
[11/29 02:01:38     88s] NP #FI/FS/SF FL/PI: 0/0/0 2221/0
[11/29 02:01:38     88s] no activity file in design. spp won't run.
[11/29 02:01:38     88s] OPERPROF: Starting NP-Place at level 1, MEM:3740.5M, EPOCH TIME: 1764399698.374610
[11/29 02:01:38     88s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:01:38     88s] GP RA stats: MHOnly 0 nrInst 2221 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/29 02:01:38     88s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3740.6M, EPOCH TIME: 1764399698.839927
[11/29 02:01:38     88s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3740.6M, EPOCH TIME: 1764399698.840072
[11/29 02:01:38     88s] Iteration 10: Total net bbox = 2.165e+04 (1.09e+04 1.08e+04)
[11/29 02:01:38     88s]               Est.  stn bbox = 2.438e+04 (1.18e+04 1.26e+04)
[11/29 02:01:38     88s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 3740.6M
[11/29 02:01:38     88s] OPERPROF: Finished NP-Place at level 1, CPU:0.462, REAL:0.466, MEM:3740.6M, EPOCH TIME: 1764399698.840764
[11/29 02:01:38     88s] Legalizing MH Cells... 0 / 0 (level 8) on top
[11/29 02:01:38     88s] MH legal: No MH instances from GP
[11/29 02:01:38     88s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:01:38     88s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3739.9M, DRC: 0)
[11/29 02:01:38     88s] Move report: Timing Driven Placement moved 2221 insts, mean move: 8.69 um, max move: 43.15 um 
[11/29 02:01:38     88s] 	Max move on inst (u_systolic_array_top/buffer_counters_reg[7][5]): (60.42, 96.04) --> (70.03, 129.59)
[11/29 02:01:38     88s] no activity file in design. spp won't run.
[11/29 02:01:38     88s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3739.9M, EPOCH TIME: 1764399698.940009
[11/29 02:01:38     88s] Saved padding area to DB
[11/29 02:01:38     88s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:3739.9M, EPOCH TIME: 1764399698.940223
[11/29 02:01:38     88s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:3739.9M, EPOCH TIME: 1764399698.940556
[11/29 02:01:38     88s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:3739.9M, EPOCH TIME: 1764399698.941030
[11/29 02:01:38     88s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/29 02:01:38     88s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.017, REAL:0.017, MEM:3739.9M, EPOCH TIME: 1764399698.957818
[11/29 02:01:38     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:38     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:38     88s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.020, REAL:0.020, MEM:3739.9M, EPOCH TIME: 1764399698.960259
[11/29 02:01:38     88s] 
[11/29 02:01:38     88s] Finished Incremental Placement (cpu=0:00:04.6, real=0:00:04.0, mem=3739.9M)
[11/29 02:01:38     88s] Begin: Reorder Scan Chains
[11/29 02:01:38     88s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/29 02:01:38     88s] Type 'man IMPSP-9025' for more detail.
[11/29 02:01:38     88s] End: Reorder Scan Chains
[11/29 02:01:38     88s] CongRepair sets shifter mode to gplace
[11/29 02:01:38     88s] TDRefine: refinePlace mode is spiral
[11/29 02:01:38     88s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3740.0M, EPOCH TIME: 1764399698.966532
[11/29 02:01:38     88s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3740.0M, EPOCH TIME: 1764399698.966635
[11/29 02:01:38     88s] Memory usage before memory release/compaction is 3740.0
[11/29 02:01:38     88s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:38     88s] Memory usage at beginning of DPlace-Init is 3731.4M.
[11/29 02:01:38     88s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3731.4M, EPOCH TIME: 1764399698.967793
[11/29 02:01:38     88s] Processing tracks to init pin-track alignment.
[11/29 02:01:38     88s] z: 2, totalTracks: 1
[11/29 02:01:38     88s] z: 4, totalTracks: 1
[11/29 02:01:38     88s] z: 6, totalTracks: 1
[11/29 02:01:38     88s] z: 8, totalTracks: 1
[11/29 02:01:38     88s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:39     89s] Cell top LLGs are deleted
[11/29 02:01:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] # Building top llgBox search-tree.
[11/29 02:01:39     89s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3731.4M, EPOCH TIME: 1764399699.021202
[11/29 02:01:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3731.4M, EPOCH TIME: 1764399699.021893
[11/29 02:01:39     89s] Max number of tech site patterns supported in site array is 256.
[11/29 02:01:39     89s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:01:39     89s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:01:39     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:01:39     89s] Fast DP-INIT is on for default
[11/29 02:01:39     89s] Keep-away cache is enable on metals: 1-10
[11/29 02:01:39     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:01:39     89s] Atter site array init, number of instance map data is 0.
[11/29 02:01:39     89s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.012, REAL:0.012, MEM:3731.4M, EPOCH TIME: 1764399699.034111
[11/29 02:01:39     89s] 
[11/29 02:01:39     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:39     89s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:39     89s] # Starting Bad Lib Cell Checking (CMU) 
[11/29 02:01:39     89s] OPERPROF:         Starting CMU at level 5, MEM:3731.4M, EPOCH TIME: 1764399699.034636
[11/29 02:01:39     89s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:3731.4M, EPOCH TIME: 1764399699.035141
[11/29 02:01:39     89s] 
[11/29 02:01:39     89s] Bad Lib Cell Checking (CMU) is done! (0)
[11/29 02:01:39     89s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.014, REAL:0.014, MEM:3731.4M, EPOCH TIME: 1764399699.035447
[11/29 02:01:39     89s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3731.4M, EPOCH TIME: 1764399699.035483
[11/29 02:01:39     89s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3731.4M, EPOCH TIME: 1764399699.035535
[11/29 02:01:39     89s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=3731.4MB).
[11/29 02:01:39     89s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.068, REAL:0.068, MEM:3731.4M, EPOCH TIME: 1764399699.035977
[11/29 02:01:39     89s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.069, REAL:0.069, MEM:3731.4M, EPOCH TIME: 1764399699.036007
[11/29 02:01:39     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.2
[11/29 02:01:39     89s] OPERPROF:   Starting Refine-Place at level 2, MEM:3731.4M, EPOCH TIME: 1764399699.036112
[11/29 02:01:39     89s] *** Starting place_detail (0:01:29 mem=3731.4M) ***
[11/29 02:01:39     89s] Total net bbox length = 2.878e+04 (1.413e+04 1.465e+04) (ext = 1.572e+04)
[11/29 02:01:39     89s] 
[11/29 02:01:39     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:39     89s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:39     89s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:01:39     89s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3731.4M, EPOCH TIME: 1764399699.064935
[11/29 02:01:39     89s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3731.4M, EPOCH TIME: 1764399699.065224
[11/29 02:01:39     89s] Set min layer with default ( 2 )
[11/29 02:01:39     89s] Set max layer with default ( 127 )
[11/29 02:01:39     89s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:39     89s] Min route layer (adjusted) = 2
[11/29 02:01:39     89s] Max route layer (adjusted) = 10
[11/29 02:01:39     89s] Set min layer with default ( 2 )
[11/29 02:01:39     89s] Set max layer with default ( 127 )
[11/29 02:01:39     89s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:39     89s] Min route layer (adjusted) = 2
[11/29 02:01:39     89s] Max route layer (adjusted) = 10
[11/29 02:01:39     89s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3731.4M, EPOCH TIME: 1764399699.069545
[11/29 02:01:39     89s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3731.4M, EPOCH TIME: 1764399699.069770
[11/29 02:01:39     89s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3731.4M, EPOCH TIME: 1764399699.069809
[11/29 02:01:39     89s] Starting refinePlace ...
[11/29 02:01:39     89s] Set min layer with default ( 2 )
[11/29 02:01:39     89s] Set max layer with default ( 127 )
[11/29 02:01:39     89s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:39     89s] Min route layer (adjusted) = 2
[11/29 02:01:39     89s] Max route layer (adjusted) = 10
[11/29 02:01:39     89s] Set min layer with default ( 2 )
[11/29 02:01:39     89s] Set max layer with default ( 127 )
[11/29 02:01:39     89s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:39     89s] Min route layer (adjusted) = 2
[11/29 02:01:39     89s] Max route layer (adjusted) = 10
[11/29 02:01:39     89s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:01:39     89s] DDP markSite nrRow 98 nrJob 98
[11/29 02:01:39     89s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:3731.6M, EPOCH TIME: 1764399699.077935
[11/29 02:01:39     89s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:3731.6M, EPOCH TIME: 1764399699.077987
[11/29 02:01:39     89s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/29 02:01:39     89s] ** Cut row section cpu time 0:00:00.0.
[11/29 02:01:39     89s]  ** Cut row section real time 0:00:00.0.
[11/29 02:01:39     89s]    Spread Effort: high, pre-route mode, useDDP on.
[11/29 02:01:39     89s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3732.1MB) @(0:01:29 - 0:01:29).
[11/29 02:01:39     89s] Move report: preRPlace moved 2221 insts, mean move: 0.26 um, max move: 2.52 um 
[11/29 02:01:39     89s] 	Max move on inst (u_systolic_array_top/g46209__9315): (10.19, 70.10) --> (11.97, 70.84)
[11/29 02:01:39     89s] 	Length: 10 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: HA_X1
[11/29 02:01:39     89s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3732.1M, EPOCH TIME: 1764399699.091851
[11/29 02:01:39     89s] Tweakage: fix icg 0, fix clk 0.
[11/29 02:01:39     89s] Tweakage: density cost 0, scale 0.4.
[11/29 02:01:39     89s] Tweakage: activity cost 0, scale 1.0.
[11/29 02:01:39     89s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3736.4M, EPOCH TIME: 1764399699.113384
[11/29 02:01:39     89s] Cut to 0 partitions.
[11/29 02:01:39     89s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3736.4M, EPOCH TIME: 1764399699.115113
[11/29 02:01:39     89s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:01:39     89s] Tweakage perm 135 insts, flip 1019 insts.
[11/29 02:01:39     89s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:01:39     89s] Tweakage perm 54 insts, flip 123 insts.
[11/29 02:01:39     89s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:01:39     89s] Tweakage perm 21 insts, flip 96 insts.
[11/29 02:01:39     89s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.073, REAL:0.074, MEM:3736.6M, EPOCH TIME: 1764399699.188950
[11/29 02:01:39     89s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.076, REAL:0.076, MEM:3736.6M, EPOCH TIME: 1764399699.189457
[11/29 02:01:39     89s] Cleanup congestion map
[11/29 02:01:39     89s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.099, REAL:0.099, MEM:3736.8M, EPOCH TIME: 1764399699.191027
[11/29 02:01:39     89s] Move report: Congestion aware Tweak moved 254 insts, mean move: 1.68 um, max move: 4.18 um 
[11/29 02:01:39     89s] 	Max move on inst (u_systolic_array_top/sys_array/row[0].col[14].pe/g156__8428): (59.09, 70.84) --> (54.91, 70.84)
[11/29 02:01:39     89s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:00.0, mem=3736.8mb) @(0:01:29 - 0:01:29).
[11/29 02:01:39     89s] Cleanup congestion map
[11/29 02:01:39     89s] 
[11/29 02:01:39     89s]  === Spiral for Logical I: (movable: 2221) ===
[11/29 02:01:39     89s] 
[11/29 02:01:39     89s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:01:39     89s] 
[11/29 02:01:39     89s]  Info: 0 filler has been deleted!
[11/29 02:01:39     89s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:01:39     89s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:01:39     89s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:01:39     89s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3735.7MB) @(0:01:29 - 0:01:29).
[11/29 02:01:39     89s] Move report: Detail placement moved 2221 insts, mean move: 0.45 um, max move: 5.06 um 
[11/29 02:01:39     89s] 	Max move on inst (u_systolic_array_top/g46535): (53.95, 25.34) --> (49.59, 24.64)
[11/29 02:01:39     89s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3735.7MB
[11/29 02:01:39     89s] Statistics of distance of Instance movement in refine placement:
[11/29 02:01:39     89s]   maximum (X+Y) =         5.06 um
[11/29 02:01:39     89s]   inst (u_systolic_array_top/g46535) with max move: (53.954, 25.335) -> (49.59, 24.64)
[11/29 02:01:39     89s]   mean    (X+Y) =         0.45 um
[11/29 02:01:39     89s] Summary Report:
[11/29 02:01:39     89s] Instances moved: 2221 (out of 2221 movable)
[11/29 02:01:39     89s] Instances flipped: 0
[11/29 02:01:39     89s] Mean displacement: 0.45 um
[11/29 02:01:39     89s] Max displacement: 5.06 um (Instance: u_systolic_array_top/g46535) (53.954, 25.335) -> (49.59, 24.64)
[11/29 02:01:39     89s] 	Violation at original loc: Overlapping with other instance
[11/29 02:01:39     89s] 	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
[11/29 02:01:39     89s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:01:39     89s] Total instances moved : 2221
[11/29 02:01:39     89s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.255, REAL:0.254, MEM:3735.9M, EPOCH TIME: 1764399699.324114
[11/29 02:01:39     89s] Total net bbox length = 2.696e+04 (1.224e+04 1.472e+04) (ext = 1.524e+04)
[11/29 02:01:39     89s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3735.9MB
[11/29 02:01:39     89s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=3735.9MB) @(0:01:29 - 0:01:29).
[11/29 02:01:39     89s] *** Finished place_detail (0:01:29 mem=3735.9M) ***
[11/29 02:01:39     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.2
[11/29 02:01:39     89s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.299, REAL:0.299, MEM:3735.9M, EPOCH TIME: 1764399699.334768
[11/29 02:01:39     89s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3735.9M, EPOCH TIME: 1764399699.334841
[11/29 02:01:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:01:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.104, REAL:0.105, MEM:3731.3M, EPOCH TIME: 1764399699.439637
[11/29 02:01:39     89s] Memory usage before memory release/compaction is 3731.3
[11/29 02:01:39     89s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:39     89s] Memory usage at end of DPlace-Cleanup is 3731.3M.
[11/29 02:01:39     89s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.473, REAL:0.473, MEM:3731.3M, EPOCH TIME: 1764399699.439817
[11/29 02:01:39     89s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3731.3M, EPOCH TIME: 1764399699.440952
[11/29 02:01:39     89s] Starting Early Global Route congestion estimation: mem = 3731.3M
[11/29 02:01:39     89s] (I)      Initializing eGR engine (regular)
[11/29 02:01:39     89s] Set min layer with default ( 2 )
[11/29 02:01:39     89s] Set max layer with default ( 127 )
[11/29 02:01:39     89s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:39     89s] Min route layer (adjusted) = 2
[11/29 02:01:39     89s] Max route layer (adjusted) = 10
[11/29 02:01:39     89s] (I)      clean place blk overflow:
[11/29 02:01:39     89s] (I)      H : enabled 1.00 0
[11/29 02:01:39     89s] (I)      V : enabled 1.00 0
[11/29 02:01:39     89s] (I)      Initializing eGR engine (regular)
[11/29 02:01:39     89s] Set min layer with default ( 2 )
[11/29 02:01:39     89s] Set max layer with default ( 127 )
[11/29 02:01:39     89s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:39     89s] Min route layer (adjusted) = 2
[11/29 02:01:39     89s] Max route layer (adjusted) = 10
[11/29 02:01:39     89s] (I)      clean place blk overflow:
[11/29 02:01:39     89s] (I)      H : enabled 1.00 0
[11/29 02:01:39     89s] (I)      V : enabled 1.00 0
[11/29 02:01:39     89s] (I)      Started Early Global Route kernel ( Curr Mem: 3.54 MB )
[11/29 02:01:39     89s] (I)      Running eGR Regular flow
[11/29 02:01:39     89s] (I)      # wire layers (front) : 11
[11/29 02:01:39     89s] (I)      # wire layers (back)  : 0
[11/29 02:01:39     89s] (I)      min wire layer : 1
[11/29 02:01:39     89s] (I)      max wire layer : 10
[11/29 02:01:39     89s] (I)      # cut layers (front) : 10
[11/29 02:01:39     89s] (I)      # cut layers (back)  : 0
[11/29 02:01:39     89s] (I)      min cut layer : 1
[11/29 02:01:39     89s] (I)      max cut layer : 9
[11/29 02:01:39     89s] (I)      ================================ Layers ================================
[11/29 02:01:39     89s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:39     89s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:01:39     89s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:39     89s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:01:39     89s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:01:39     89s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:01:39     89s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:39     89s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:39     89s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:01:39     89s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:01:39     89s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:01:39     89s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:01:39     89s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:01:39     89s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:01:39     89s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:39     89s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:01:39     89s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:01:39     89s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:01:39     89s] (I)      Started Import and model ( Curr Mem: 3.54 MB )
[11/29 02:01:39     89s] (I)      == Non-default Options ==
[11/29 02:01:39     89s] (I)      Maximum routing layer                              : 10
[11/29 02:01:39     89s] (I)      Top routing layer                                  : 10
[11/29 02:01:39     89s] (I)      Number of threads                                  : 1
[11/29 02:01:39     89s] (I)      Route tie net to shape                             : auto
[11/29 02:01:39     89s] (I)      Use non-blocking free Dbs wires                    : false
[11/29 02:01:39     89s] (I)      Method to set GCell size                           : row
[11/29 02:01:39     89s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:01:39     89s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:01:39     89s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:01:39     89s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:01:39     89s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:01:39     89s] (I)      ============== Pin Summary ==============
[11/29 02:01:39     89s] (I)      +-------+--------+---------+------------+
[11/29 02:01:39     89s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:01:39     89s] (I)      +-------+--------+---------+------------+
[11/29 02:01:39     89s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:01:39     89s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:01:39     89s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:01:39     89s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:01:39     89s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:01:39     89s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:01:39     89s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:01:39     89s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:01:39     89s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:01:39     89s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:01:39     89s] (I)      +-------+--------+---------+------------+
[11/29 02:01:39     89s] (I)      Custom ignore net properties:
[11/29 02:01:39     89s] (I)      1 : NotLegal
[11/29 02:01:39     89s] (I)      Default ignore net properties:
[11/29 02:01:39     89s] (I)      1 : Special
[11/29 02:01:39     89s] (I)      2 : Analog
[11/29 02:01:39     89s] (I)      3 : Fixed
[11/29 02:01:39     89s] (I)      4 : Skipped
[11/29 02:01:39     89s] (I)      5 : MixedSignal
[11/29 02:01:39     89s] (I)      Prerouted net properties:
[11/29 02:01:39     89s] (I)      1 : NotLegal
[11/29 02:01:39     89s] (I)      2 : Special
[11/29 02:01:39     89s] (I)      3 : Analog
[11/29 02:01:39     89s] (I)      4 : Fixed
[11/29 02:01:39     89s] (I)      5 : Skipped
[11/29 02:01:39     89s] (I)      6 : MixedSignal
[11/29 02:01:39     89s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:01:39     89s] (I)      Use row-based GCell size
[11/29 02:01:39     89s] (I)      Use row-based GCell align
[11/29 02:01:39     89s] (I)      layer 0 area = 0
[11/29 02:01:39     89s] (I)      layer 1 area = 0
[11/29 02:01:39     89s] (I)      layer 2 area = 0
[11/29 02:01:39     89s] (I)      layer 3 area = 0
[11/29 02:01:39     89s] (I)      layer 4 area = 0
[11/29 02:01:39     89s] (I)      layer 5 area = 0
[11/29 02:01:39     89s] (I)      layer 6 area = 0
[11/29 02:01:39     89s] (I)      layer 7 area = 0
[11/29 02:01:39     89s] (I)      layer 8 area = 0
[11/29 02:01:39     89s] (I)      layer 9 area = 0
[11/29 02:01:39     89s] (I)      GCell unit size   : 2800
[11/29 02:01:39     89s] (I)      GCell multiplier  : 1
[11/29 02:01:39     89s] (I)      GCell row height  : 2800
[11/29 02:01:39     89s] (I)      Actual row height : 2800
[11/29 02:01:39     89s] (I)      GCell align ref   : 16340 24080
[11/29 02:01:39     89s] [NR-eGR] Track table information for default rule: 
[11/29 02:01:39     89s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:01:39     89s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:01:39     89s] (I)      ============== Default via ===============
[11/29 02:01:39     89s] (I)      +---+------------------+-----------------+
[11/29 02:01:39     89s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:01:39     89s] (I)      +---+------------------+-----------------+
[11/29 02:01:39     89s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:01:39     89s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:01:39     89s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:01:39     89s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:01:39     89s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:01:39     89s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:01:39     89s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:01:39     89s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:01:39     89s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:01:39     89s] (I)      +---+------------------+-----------------+
[11/29 02:01:39     89s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:01:39     89s] (I)      Read 4461 PG shapes from cache
[11/29 02:01:39     89s] [NR-eGR] Read 0 clock shapes
[11/29 02:01:39     89s] [NR-eGR] Read 0 other shapes
[11/29 02:01:39     89s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:01:39     89s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:01:39     89s] [NR-eGR] #Instance Blockages : 0
[11/29 02:01:39     89s] [NR-eGR] #PG Blockages       : 4461
[11/29 02:01:39     89s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:01:39     89s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:01:39     89s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:01:39     89s] [NR-eGR] #Other Blockages    : 0
[11/29 02:01:39     89s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:01:39     89s] [NR-eGR] #prerouted nets         : 0
[11/29 02:01:39     89s] [NR-eGR] #prerouted special nets : 0
[11/29 02:01:39     89s] [NR-eGR] #prerouted wires        : 0
[11/29 02:01:39     89s] (I)        Front-side 2948 ( ignored 0 )
[11/29 02:01:39     89s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:01:39     89s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:01:39     89s] [NR-eGR] Read 2948 nets ( ignored 0 )
[11/29 02:01:39     89s] (I)      handle routing halo
[11/29 02:01:39     89s] (I)      Reading macro buffers
[11/29 02:01:39     89s] (I)      Number of macro buffers: 0
[11/29 02:01:39     89s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:01:39     89s] (I)      original grid = 61 x 115
[11/29 02:01:39     89s] (I)      merged grid = 61 x 115
[11/29 02:01:39     89s] (I)      Read Num Blocks=4461  Num Prerouted Wires=0  Num CS=0
[11/29 02:01:39     89s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:39     89s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:39     89s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:39     89s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:39     89s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:39     89s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:01:39     89s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:01:39     89s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:01:39     89s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:01:39     89s] (I)      Number of ignored nets                =      0
[11/29 02:01:39     89s] (I)      Number of connected nets              =      0
[11/29 02:01:39     89s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:01:39     89s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:01:39     89s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:01:39     89s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:01:39     89s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:01:39     89s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:01:39     89s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:01:39     89s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:01:39     89s] (I)      Ndr track 0 does not exist
[11/29 02:01:39     89s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:01:39     89s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:01:39     89s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:01:39     89s] (I)      Site width          :   380  (dbu)
[11/29 02:01:39     89s] (I)      Row height          :  2800  (dbu)
[11/29 02:01:39     89s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:01:39     89s] (I)      GCell width         :  2800  (dbu)
[11/29 02:01:39     89s] (I)      GCell height        :  2800  (dbu)
[11/29 02:01:39     89s] (I)      Grid                :    61   115    10
[11/29 02:01:39     89s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:01:39     89s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:01:39     89s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:01:39     89s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:01:39     89s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:01:39     89s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:01:39     89s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:01:39     89s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:01:39     89s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:01:39     89s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:01:39     89s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:01:39     89s] (I)      --------------------------------------------------------
[11/29 02:01:39     89s] 
[11/29 02:01:39     89s] [NR-eGR] == Routing rule table ==
[11/29 02:01:39     89s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:01:39     89s] [NR-eGR] ----------------------
[11/29 02:01:39     89s] [NR-eGR]   0  (Default)   2948 
[11/29 02:01:39     89s] (I)      ==== NDR : (Default) ====
[11/29 02:01:39     89s] (I)      +--------------+--------+
[11/29 02:01:39     89s] (I)      |           ID |      0 |
[11/29 02:01:39     89s] (I)      |      Default |    yes |
[11/29 02:01:39     89s] (I)      |  Clk Special |     no |
[11/29 02:01:39     89s] (I)      | Hard spacing |     no |
[11/29 02:01:39     89s] (I)      |    NDR track | (none) |
[11/29 02:01:39     89s] (I)      |      NDR via | (none) |
[11/29 02:01:39     89s] (I)      |  Extra space |      0 |
[11/29 02:01:39     89s] (I)      |      Shields |      0 |
[11/29 02:01:39     89s] (I)      |   Demand (H) |      1 |
[11/29 02:01:39     89s] (I)      |   Demand (V) |      1 |
[11/29 02:01:39     89s] (I)      |        #Nets |   2948 |
[11/29 02:01:39     89s] (I)      +--------------+--------+
[11/29 02:01:39     89s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:39     89s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:01:39     89s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:39     89s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:01:39     89s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:01:39     89s] (I)      =============== Blocked Tracks ===============
[11/29 02:01:39     89s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:39     89s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:01:39     89s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:39     89s] (I)      |     1 |       0 |        0 |         0.00% |
[11/29 02:01:39     89s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:01:39     89s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:01:39     89s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:01:39     89s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:01:39     89s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:01:39     89s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:01:39     89s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:01:39     89s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:01:39     89s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:01:39     89s] (I)      +-------+---------+----------+---------------+
[11/29 02:01:39     89s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3.54 MB )
[11/29 02:01:39     89s] (I)      Reset routing kernel
[11/29 02:01:39     89s] (I)      Started Global Routing ( Curr Mem: 3.54 MB )
[11/29 02:01:39     89s] (I)      totalPins=10247  totalGlobalPin=9257 (90.34%)
[11/29 02:01:39     89s] (I)      ================== Net Group Info ==================
[11/29 02:01:39     89s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:39     89s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:01:39     89s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:39     89s] (I)      |  1 |           2948 |    metal2(2) | metal10(10) |
[11/29 02:01:39     89s] (I)      +----+----------------+--------------+-------------+
[11/29 02:01:39     89s] (I)      total 2D Cap : 241514 = (115168 H, 126346 V)
[11/29 02:01:39     89s] (I)      total 2D Demand : 304 = (0 H, 304 V)
[11/29 02:01:39     89s] (I)      init route region map
[11/29 02:01:39     89s] (I)      #blocked regions = 0
[11/29 02:01:39     89s] (I)      #non-blocked regions = 1
[11/29 02:01:39     89s] (I)      init safety region map
[11/29 02:01:39     89s] (I)      #blocked regions = 0
[11/29 02:01:39     89s] (I)      #non-blocked regions = 1
[11/29 02:01:39     89s] (I)      
[11/29 02:01:39     89s] (I)      ============  Phase 1a Route ============
[11/29 02:01:39     89s] [NR-eGR] Layer group 1: route 2948 net(s) in layer range [2, 10]
[11/29 02:01:39     89s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:01:39     89s] (I)      Usage: 18593 = (9217 H, 9376 V) = (8.00% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:01:39     89s] (I)      
[11/29 02:01:39     89s] (I)      ============  Phase 1b Route ============
[11/29 02:01:39     89s] (I)      Usage: 18594 = (9218 H, 9376 V) = (8.00% H, 7.42% V) = (1.291e+04um H, 1.313e+04um V)
[11/29 02:01:39     89s] (I)      Overflow of layer group 1: 0.00% H + 1.74% V. EstWL: 2.603160e+04um
[11/29 02:01:39     89s] (I)      Congestion metric : 0.00%H 2.48%V, 2.48%HV
[11/29 02:01:39     89s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:01:39     89s] (I)      
[11/29 02:01:39     89s] (I)      ============  Phase 1c Route ============
[11/29 02:01:39     89s] (I)      Level2 Grid: 13 x 23
[11/29 02:01:39     89s] (I)      Usage: 18594 = (9218 H, 9376 V) = (8.00% H, 7.42% V) = (1.291e+04um H, 1.313e+04um V)
[11/29 02:01:39     89s] (I)      
[11/29 02:01:39     89s] (I)      ============  Phase 1d Route ============
[11/29 02:01:39     89s] (I)      Usage: 18598 = (9219 H, 9379 V) = (8.00% H, 7.42% V) = (1.291e+04um H, 1.313e+04um V)
[11/29 02:01:39     89s] (I)      
[11/29 02:01:39     89s] (I)      ============  Phase 1e Route ============
[11/29 02:01:39     89s] (I)      Usage: 18598 = (9219 H, 9379 V) = (8.00% H, 7.42% V) = (1.291e+04um H, 1.313e+04um V)
[11/29 02:01:39     89s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.72% V. EstWL: 2.603720e+04um
[11/29 02:01:39     89s] (I)      
[11/29 02:01:39     89s] (I)      ============  Phase 1l Route ============
[11/29 02:01:39     89s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:01:39     89s] (I)      Layer  2:      48157      8373        66           0       51240    ( 0.00%) 
[11/29 02:01:39     89s] (I)      Layer  3:      67466      9179         0           0       69000    ( 0.00%) 
[11/29 02:01:39     89s] (I)      Layer  4:      32271      3885         2         570       34200    ( 1.64%) 
[11/29 02:01:39     89s] (I)      Layer  5:      32802      1314         0           0       34500    ( 0.00%) 
[11/29 02:01:39     89s] (I)      Layer  6:      31486      1246         0         570       34200    ( 1.64%) 
[11/29 02:01:39     89s] (I)      Layer  7:       9529       139         0         877       10623    ( 7.62%) 
[11/29 02:01:39     89s] (I)      Layer  8:       8487        26         0        2667        8923    (23.01%) 
[11/29 02:01:39     89s] (I)      Layer  9:       3987         5         0        2335        3702    (38.68%) 
[11/29 02:01:39     89s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:01:39     89s] (I)      Total:        239885     24167        68        8062      251138    ( 3.11%) 
[11/29 02:01:39     89s] (I)      
[11/29 02:01:39     89s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:01:39     89s] [NR-eGR]                        OverCon            
[11/29 02:01:39     89s] [NR-eGR]                         #Gcell     %Gcell
[11/29 02:01:39     89s] [NR-eGR]        Layer               (1)    OverCon
[11/29 02:01:39     89s] [NR-eGR] ----------------------------------------------
[11/29 02:01:39     89s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:39     89s] [NR-eGR]  metal2 ( 2)        66( 0.95%)   ( 0.95%) 
[11/29 02:01:39     89s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:39     89s] [NR-eGR]  metal4 ( 4)         2( 0.03%)   ( 0.03%) 
[11/29 02:01:39     89s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:39     89s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:39     89s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:39     89s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:39     89s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:39     89s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/29 02:01:39     89s] [NR-eGR] ----------------------------------------------
[11/29 02:01:39     89s] [NR-eGR]        Total        68( 0.12%)   ( 0.12%) 
[11/29 02:01:39     89s] [NR-eGR] 
[11/29 02:01:39     89s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.54 MB )
[11/29 02:01:39     89s] (I)      Updating congestion map
[11/29 02:01:39     89s] (I)      total 2D Cap : 243079 = (115939 H, 127140 V)
[11/29 02:01:39     89s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[11/29 02:01:39     89s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3.54 MB )
[11/29 02:01:39     89s] Early Global Route congestion estimation runtime: 0.14 seconds, mem = 3732.3M
[11/29 02:01:39     89s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.131, REAL:0.143, MEM:3732.3M, EPOCH TIME: 1764399699.583981
[11/29 02:01:39     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:3732.3M, EPOCH TIME: 1764399699.584054
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 02:01:39     89s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 02:01:39     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3732.9M, EPOCH TIME: 1764399699.585473
[11/29 02:01:39     89s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3732.9M, EPOCH TIME: 1764399699.585794
[11/29 02:01:39     89s] Starting Early Global Route wiring: mem = 3732.9M
[11/29 02:01:39     89s] (I)      Running track assignment and export wires
[11/29 02:01:39     89s] (I)      Delete wires for 2948 nets 
[11/29 02:01:39     89s] (I)      ============= Track Assignment ============
[11/29 02:01:39     89s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.54 MB )
[11/29 02:01:39     89s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:01:39     89s] (I)      Run Multi-thread track assignment
[11/29 02:01:39     89s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.55 MB )
[11/29 02:01:39     89s] (I)      Started Export ( Curr Mem: 3.55 MB )
[11/29 02:01:39     89s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:01:39     89s] [NR-eGR] Total eGR-routed clock nets wire length: 2469um, number of vias: 2581
[11/29 02:01:39     89s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:01:39     89s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:01:39     89s] [NR-eGR] ------------------------------------
[11/29 02:01:39     89s] [NR-eGR]  metal1   (1H)             0   8767 
[11/29 02:01:39     89s] [NR-eGR]  metal2   (2V)          7530  11684 
[11/29 02:01:39     89s] [NR-eGR]  metal3   (3H)         11959   3939 
[11/29 02:01:39     89s] [NR-eGR]  metal4   (4V)          5163    428 
[11/29 02:01:39     89s] [NR-eGR]  metal5   (5H)          1921    567 
[11/29 02:01:39     89s] [NR-eGR]  metal6   (6V)          1898    176 
[11/29 02:01:39     89s] [NR-eGR]  metal7   (7H)           216     52 
[11/29 02:01:39     89s] [NR-eGR]  metal8   (8V)            67     54 
[11/29 02:01:39     89s] [NR-eGR]  metal9   (9H)            38      2 
[11/29 02:01:39     89s] [NR-eGR]  metal10  (10V)            3      0 
[11/29 02:01:39     89s] [NR-eGR] ------------------------------------
[11/29 02:01:39     89s] [NR-eGR]           Total        28794  25669 
[11/29 02:01:39     89s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:01:39     89s] [NR-eGR] Total half perimeter of net bounding box: 26960um
[11/29 02:01:39     89s] [NR-eGR] Total length: 28794um, number of vias: 25669
[11/29 02:01:39     89s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:01:39     89s] (I)      == Layer wire length by net rule ==
[11/29 02:01:39     89s] (I)                       Default 
[11/29 02:01:39     89s] (I)      -------------------------
[11/29 02:01:39     89s] (I)       metal1   (1H)       0um 
[11/29 02:01:39     89s] (I)       metal2   (2V)    7530um 
[11/29 02:01:39     89s] (I)       metal3   (3H)   11959um 
[11/29 02:01:39     89s] (I)       metal4   (4V)    5163um 
[11/29 02:01:39     89s] (I)       metal5   (5H)    1921um 
[11/29 02:01:39     89s] (I)       metal6   (6V)    1898um 
[11/29 02:01:39     89s] (I)       metal7   (7H)     216um 
[11/29 02:01:39     89s] (I)       metal8   (8V)      67um 
[11/29 02:01:39     89s] (I)       metal9   (9H)      38um 
[11/29 02:01:39     89s] (I)       metal10  (10V)      3um 
[11/29 02:01:39     89s] (I)      -------------------------
[11/29 02:01:39     89s] (I)                Total  28794um 
[11/29 02:01:39     89s] (I)      == Layer via count by net rule ==
[11/29 02:01:39     89s] (I)                       Default 
[11/29 02:01:39     89s] (I)      -------------------------
[11/29 02:01:39     89s] (I)       metal1   (1H)      8767 
[11/29 02:01:39     89s] (I)       metal2   (2V)     11684 
[11/29 02:01:39     89s] (I)       metal3   (3H)      3939 
[11/29 02:01:39     89s] (I)       metal4   (4V)       428 
[11/29 02:01:39     89s] (I)       metal5   (5H)       567 
[11/29 02:01:39     89s] (I)       metal6   (6V)       176 
[11/29 02:01:39     89s] (I)       metal7   (7H)        52 
[11/29 02:01:39     89s] (I)       metal8   (8V)        54 
[11/29 02:01:39     89s] (I)       metal9   (9H)         2 
[11/29 02:01:39     89s] (I)       metal10  (10V)        0 
[11/29 02:01:39     89s] (I)      -------------------------
[11/29 02:01:39     89s] (I)                Total    25669 
[11/29 02:01:39     89s] (I)      Finished Export ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 3.49 MB )
[11/29 02:01:39     89s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:01:39     89s] (I)      Global routing data unavailable, rerun eGR
[11/29 02:01:39     89s] (I)      Initializing eGR engine (regular)
[11/29 02:01:39     89s] Set min layer with default ( 2 )
[11/29 02:01:39     89s] Set max layer with default ( 127 )
[11/29 02:01:39     89s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:01:39     89s] Min route layer (adjusted) = 2
[11/29 02:01:39     89s] Max route layer (adjusted) = 10
[11/29 02:01:39     89s] (I)      clean place blk overflow:
[11/29 02:01:39     89s] (I)      H : enabled 1.00 0
[11/29 02:01:39     89s] (I)      V : enabled 1.00 0
[11/29 02:01:39     89s] Early Global Route wiring runtime: 0.30 seconds, mem = 3699.1M
[11/29 02:01:39     89s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.302, REAL:0.304, MEM:3699.1M, EPOCH TIME: 1764399699.889675
[11/29 02:01:39     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:3699.1M, EPOCH TIME: 1764399699.889740
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 02:01:39     89s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 02:01:39     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3699.1M, EPOCH TIME: 1764399699.890545
[11/29 02:01:39     89s] [hotspot] Hotspot report including placement blocked areas
[11/29 02:01:39     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:3699.1M, EPOCH TIME: 1764399699.890590
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] [hotspot] max/total 23.00/23.00, big hotspot (>10) total 23.00
[11/29 02:01:39     89s] [hotspot] | normalized |         23.00 |         23.00 |
[11/29 02:01:39     89s] [hotspot] +------------+---------------+---------------+
[11/29 02:01:39     89s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 23.00, normalized total congestion hotspot area = 23.00 (area is in unit of 4 std-cell row bins)
[11/29 02:01:39     89s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[11/29 02:01:39     89s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:01:39     89s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/29 02:01:39     89s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:01:39     89s] [hotspot] |  1  |    85.17     6.44    86.57   135.24 |       23.00   |             NA                |
[11/29 02:01:39     89s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:01:39     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3699.1M, EPOCH TIME: 1764399699.891662
[11/29 02:01:39     89s] 0 delay mode for cte disabled.
[11/29 02:01:39     89s] SKP cleared!
[11/29 02:01:39     89s] 
[11/29 02:01:39     89s] *** Finished incrementalPlace (cpu=0:00:05.9, real=0:00:06.0)***
[11/29 02:01:39     89s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3698.5M, EPOCH TIME: 1764399699.917926
[11/29 02:01:39     89s] Deleting eGR PG blockage cache
[11/29 02:01:39     89s] Disable eGR PG blockage caching
[11/29 02:01:39     89s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3698.5M, EPOCH TIME: 1764399699.918030
[11/29 02:01:39     89s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3698.5M, EPOCH TIME: 1764399699.925118
[11/29 02:01:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] Cell top LLGs are deleted
[11/29 02:01:39     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:39     89s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:3659.3M, EPOCH TIME: 1764399699.927268
[11/29 02:01:39     89s] Memory usage before memory release/compaction is 3659.3
[11/29 02:01:39     89s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:39     89s] Memory usage at end of DPlace-Cleanup is 3659.3M.
[11/29 02:01:39     89s] Start to check current routing status for nets...
[11/29 02:01:39     89s] All nets are already routed correctly.
[11/29 02:01:39     89s] End to check current routing status for nets (mem=3659.3M)
[11/29 02:01:39     89s] Extraction called for design 'top' of instances=2221 and nets=864309 using extraction engine 'pre_route' .
[11/29 02:01:39     89s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:01:39     89s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:01:39     89s] pre_route RC Extraction called for design top.
[11/29 02:01:39     89s] RC Extraction called in multi-corner(1) mode.
[11/29 02:01:39     89s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:01:39     89s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:01:39     89s] RCMode: PreRoute
[11/29 02:01:39     89s]       RC Corner Indexes            0   
[11/29 02:01:39     89s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:01:39     89s] Resistance Scaling Factor    : 1.00000 
[11/29 02:01:39     89s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:01:39     89s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:01:39     89s] Shrink Factor                : 1.00000
[11/29 02:01:39     89s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:01:39     89s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:01:39     89s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:01:40     90s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:01:40     90s] eee: pegSigSF=1.070000
[11/29 02:01:40     90s] Initializing multi-corner resistance tables ...
[11/29 02:01:40     90s] eee: Grid unit RC data computation started
[11/29 02:01:40     90s] eee: Grid unit RC data computation completed
[11/29 02:01:40     90s] eee: l=1 avDens=0.073896 usedTrk=487.716427 availTrk=6600.000000 sigTrk=487.716427
[11/29 02:01:40     90s] eee: l=2 avDens=0.108546 usedTrk=615.855965 availTrk=5673.684211 sigTrk=615.855965
[11/29 02:01:40     90s] eee: l=3 avDens=0.121785 usedTrk=937.743320 availTrk=7700.000000 sigTrk=937.743320
[11/29 02:01:40     90s] eee: l=4 avDens=0.099493 usedTrk=378.073788 availTrk=3800.000000 sigTrk=378.073788
[11/29 02:01:40     90s] eee: l=5 avDens=0.080386 usedTrk=237.139713 availTrk=2950.000000 sigTrk=237.139713
[11/29 02:01:40     90s] eee: l=6 avDens=0.092129 usedTrk=239.535857 availTrk=2600.000000 sigTrk=239.535857
[11/29 02:01:40     90s] eee: l=7 avDens=0.082561 usedTrk=41.280678 availTrk=500.000000 sigTrk=41.280678
[11/29 02:01:40     90s] eee: l=8 avDens=0.141172 usedTrk=39.998679 availTrk=283.333333 sigTrk=39.998679
[11/29 02:01:40     90s] eee: l=9 avDens=0.044142 usedTrk=32.058250 availTrk=726.250000 sigTrk=32.058250
[11/29 02:01:40     90s] eee: l=10 avDens=0.008397 usedTrk=0.209929 availTrk=25.000000 sigTrk=0.209929
[11/29 02:01:40     90s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:01:40     90s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:01:40     90s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282683 uaWl=1.000000 uaWlH=0.323200 aWlH=0.000000 lMod=0 pMax=0.858800 pMod=81 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:01:40     90s] eee: NetCapCache creation started. (Current Mem: 3659.680M) 
[11/29 02:01:40     90s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3660.660M) 
[11/29 02:01:40     90s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:01:40     90s] eee: Metal Layers Info:
[11/29 02:01:40     90s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:40     90s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:01:40     90s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:40     90s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  1 |
[11/29 02:01:40     90s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  1 |
[11/29 02:01:40     90s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  1 |
[11/29 02:01:40     90s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:01:40     90s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  1 |
[11/29 02:01:40     90s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:01:40     90s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:01:40     90s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:01:40     90s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:01:40     90s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:01:40     90s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:40     90s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:01:40     90s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:01:40     90s] eee: NDR Count = 0, Fake NDR = 0
[11/29 02:01:40     90s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3660.660M)
[11/29 02:01:40     90s] **opt_design ... cpu = 0:00:28, real = 0:00:57, mem = 3659.7M, totSessionCpu=0:01:30 **
[11/29 02:01:40     90s] Starting delay calculation for Setup views
[11/29 02:01:40     90s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:01:40     90s] #################################################################################
[11/29 02:01:40     90s] # Design Stage: PreRoute
[11/29 02:01:40     90s] # Design Name: top
[11/29 02:01:40     90s] # Design Mode: 90nm
[11/29 02:01:40     90s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:01:40     90s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:01:40     90s] # Signoff Settings: SI Off 
[11/29 02:01:40     90s] #################################################################################
[11/29 02:01:40     90s] Calculate delays in Single mode...
[11/29 02:01:40     90s] Topological Sorting (REAL = 0:00:00.0, MEM = 3693.1M, InitMEM = 3693.0M)
[11/29 02:01:40     90s] Start delay calculation (fullDC) (1 T). (MEM=3693.12)
[11/29 02:01:40     90s] End AAE Lib Interpolated Model. (MEM=3693.128906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:01:41     91s] Total number of fetched objects 3401
[11/29 02:01:41     91s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:01:41     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:01:41     91s] End delay calculation. (MEM=3721.22 CPU=0:00:00.5 REAL=0:00:01.0)
[11/29 02:01:41     91s] End delay calculation (fullDC). (MEM=3721.22 CPU=0:00:00.7 REAL=0:00:01.0)
[11/29 02:01:41     91s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 3721.2M) ***
[11/29 02:01:41     91s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:32 mem=3721.2M)
[11/29 02:01:41     91s] Begin: Collecting metrics
[11/29 02:01:41     91s]  
[11/29 02:01:41      0s] 
[11/29 02:01:41      0s] =============================================================================================
[11/29 02:01:41      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[11/29 02:01:41      0s]                                                                                 25.11-s102_1
[11/29 02:01:41      0s] =============================================================================================
[11/29 02:01:41      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:41      0s] ---------------------------------------------------------------------------------------------
[11/29 02:01:41      0s] [ MISC                   ]          0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[11/29 02:01:41      0s] ---------------------------------------------------------------------------------------------
[11/29 02:01:41      0s]  QThreadWorker #1 TOTAL             0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    0.9
[11/29 02:01:41      0s] ---------------------------------------------------------------------------------------------

 

 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.153 |           |        0 |       69.59 |            |              | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing              |     0.000 |    0.153 |         0 |        0 |       69.59 |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing_2            |     0.000 |   -0.043 |         0 |       -1 |       69.67 |            |              | 0:00:03  |        3682 |    0 |   0 |
| global_opt              |           |    0.266 |           |        0 |       69.67 |            |              | 0:00:05  |        3693 |      |     |
| area_reclaiming         |     0.000 |    0.266 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3689 |      |     |
| incremental_replacement |           |          |           |          |             |      23.00 |        23.00 | 0:00:09  |        3695 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:42     91s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3695.4M, current mem=3683.3M)

[11/29 02:01:42     91s] End: Collecting metrics
[11/29 02:01:42     91s] 
[11/29 02:01:42     91s] =============================================================================================
[11/29 02:01:42     91s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         25.11-s102_1
[11/29 02:01:42     91s] =============================================================================================
[11/29 02:01:42     91s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:42     91s] ---------------------------------------------------------------------------------------------
[11/29 02:01:42     91s] [ MetricReport           ]      1   0:00:00.7  (   8.7 % )     0:00:00.7 /  0:00:00.3    0.5
[11/29 02:01:42     91s] [ RefinePlace            ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:01:42     91s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:42     91s] [ DPLegalizeMH           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:42     91s] [ IncrementalPlace       ]      1   0:00:04.6  (  54.9 % )     0:00:05.7 /  0:00:05.7    1.0
[11/29 02:01:42     91s] [ EarlyGlobalRoute       ]      3   0:00:00.6  (   7.1 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:01:42     91s] [ ExtractRC              ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:42     91s] [ UpdateTimingGraph      ]      1   0:00:00.3  (   3.4 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:01:42     91s] [ FullDelayCalc          ]      1   0:00:01.1  (  12.9 % )     0:00:01.1 /  0:00:01.1    1.0
[11/29 02:01:42     91s] [ TimingUpdate           ]      3   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:01:42     91s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:42     91s] [ MISC                   ]          0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    0.9
[11/29 02:01:42     91s] ---------------------------------------------------------------------------------------------
[11/29 02:01:42     91s]  IncrReplace #1 TOTAL               0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:07.9    0.9
[11/29 02:01:42     91s] ---------------------------------------------------------------------------------------------
[11/29 02:01:42     91s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.9/0:00:08.4 (0.9), totSession cpu/real = 0:01:31.9/0:02:07.9 (0.7), mem = 3683.3M
[11/29 02:01:42     92s] *** Timing Is met
[11/29 02:01:42     92s] *** Check timing (0:00:00.0)
[11/29 02:01:43     92s] *** Timing Is met
[11/29 02:01:43     92s] *** Check timing (0:00:00.0)
[11/29 02:01:43     92s] *** Timing Is met
[11/29 02:01:43     92s] *** Check timing (0:00:00.0)
[11/29 02:01:43     92s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[11/29 02:01:43     92s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[11/29 02:01:43     92s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:01:43     93s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:01:43     93s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:43     93s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=3702.0M
[11/29 02:01:43     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=3702.0M
[11/29 02:01:43     93s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:01:43     93s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:33 mem=3702.0M
[11/29 02:01:43     93s] Memory usage before memory release/compaction is 3702.0
[11/29 02:01:43     93s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:43     93s] Memory usage at beginning of DPlace-Init is 3685.6M.
[11/29 02:01:43     93s] OPERPROF: Starting DPlace-Init at level 1, MEM:3685.6M, EPOCH TIME: 1764399703.455414
[11/29 02:01:43     93s] Processing tracks to init pin-track alignment.
[11/29 02:01:43     93s] z: 2, totalTracks: 1
[11/29 02:01:43     93s] z: 4, totalTracks: 1
[11/29 02:01:43     93s] z: 6, totalTracks: 1
[11/29 02:01:43     93s] z: 8, totalTracks: 1
[11/29 02:01:43     93s] #spOpts: minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:43     93s] Cell top LLGs are deleted
[11/29 02:01:43     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:43     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:43     93s] # Building top llgBox search-tree.
[11/29 02:01:43     93s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3685.6M, EPOCH TIME: 1764399703.511347
[11/29 02:01:43     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:43     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:43     93s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3685.6M, EPOCH TIME: 1764399703.512081
[11/29 02:01:43     93s] Max number of tech site patterns supported in site array is 256.
[11/29 02:01:43     93s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:01:43     93s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:01:43     93s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:01:43     93s] Fast DP-INIT is on for default
[11/29 02:01:43     93s] Keep-away cache is enable on metals: 1-10
[11/29 02:01:43     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:01:43     93s] Atter site array init, number of instance map data is 0.
[11/29 02:01:43     93s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.012, MEM:3685.6M, EPOCH TIME: 1764399703.524414
[11/29 02:01:43     93s] 
[11/29 02:01:43     93s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:43     93s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:43     93s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.014, MEM:3685.6M, EPOCH TIME: 1764399703.525159
[11/29 02:01:43     93s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3685.6M, EPOCH TIME: 1764399703.525200
[11/29 02:01:43     93s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3685.6M, EPOCH TIME: 1764399703.525284
[11/29 02:01:43     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3685.6MB).
[11/29 02:01:43     93s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:3685.6M, EPOCH TIME: 1764399703.525735
[11/29 02:01:43     93s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:43     93s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:33 mem=3685.8M
[11/29 02:01:43     93s] [oiPhyDebug] optDemand 26370176000.00, spDemand 26370176000.00.
[11/29 02:01:43     93s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:01:43     93s] Begin: Area Reclaim Optimization
[11/29 02:01:43     93s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:01:43     93s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:33.2/0:02:09.2 (0.7), mem = 3685.8M
[11/29 02:01:43     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.6
[11/29 02:01:43     93s] 
[11/29 02:01:43     93s] Active Setup views: default_emulate_view 
[11/29 02:01:43     93s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2221
[11/29 02:01:43     93s] ### Creating RouteCongInterface, started
[11/29 02:01:43     93s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:01:43     93s] 
[11/29 02:01:43     93s] #optDebug:  {2, 1.000, 0.9500} {3, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {7, 0.130, 0.9500} {8, 0.043, 0.9500} {9, 0.043, 0.9500} {10, 0.022, 0.9500} 
[11/29 02:01:43     93s] 
[11/29 02:01:43     93s] #optDebug: {0, 1.000}
[11/29 02:01:43     93s] ### Creating RouteCongInterface, finished
[11/29 02:01:43     93s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:43     93s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:43     93s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:43     93s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:43     93s] {MG post T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:43     93s] {MG post T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:43     93s] {MG post T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:43     93s] {MG post T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:43     93s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.67
[11/29 02:01:43     93s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:43     93s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:01:43     93s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:43     93s] |   69.67%|        -|   0.000|   0.000|   0:00:00.0| 3746.6M|
[11/29 02:01:43     93s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/29 02:01:45     94s] |   69.65%|        3|   0.000|   0.000|   0:00:02.0| 3790.4M|
[11/29 02:01:45     94s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/29 02:01:45     94s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:45     94s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
[11/29 02:01:45     94s] 
[11/29 02:01:45     94s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/29 02:01:45     94s] --------------------------------------------------------------
[11/29 02:01:45     94s] |                                   | Total     | Sequential |
[11/29 02:01:45     94s] --------------------------------------------------------------
[11/29 02:01:45     94s] | Num insts resized                 |       0  |       0    |
[11/29 02:01:45     94s] | Num insts undone                  |       0  |       0    |
[11/29 02:01:45     94s] | Num insts Downsized               |       0  |       0    |
[11/29 02:01:45     94s] | Num insts Samesized               |       0  |       0    |
[11/29 02:01:45     94s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:01:45     94s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:01:45     94s] --------------------------------------------------------------
[11/29 02:01:45     94s] Finished writing unified metrics of routing constraints.
[11/29 02:01:45     94s] Bottom Preferred Layer:
[11/29 02:01:45     94s]     None
[11/29 02:01:45     94s] Via Pillar Rule:
[11/29 02:01:45     94s]     None
[11/29 02:01:45     94s] 
[11/29 02:01:45     94s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:01:45     94s] End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
[11/29 02:01:45     94s] CSM is empty.
[11/29 02:01:45     94s] CSM is empty.
[11/29 02:01:45     94s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2219
[11/29 02:01:45     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.6
[11/29 02:01:45     94s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:34.7/0:02:10.8 (0.7), mem = 3791.8M
[11/29 02:01:45     94s] 
[11/29 02:01:45     94s] =============================================================================================
[11/29 02:01:45     94s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             25.11-s102_1
[11/29 02:01:45     94s] =============================================================================================
[11/29 02:01:45     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:45     94s] ---------------------------------------------------------------------------------------------
[11/29 02:01:45     94s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:01:45     94s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:45     94s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:45     94s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:45     94s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:45     94s] [ OptimizationStep       ]      1   0:00:00.2  (  13.0 % )     0:00:01.2 /  0:00:01.2    1.0
[11/29 02:01:45     94s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/29 02:01:45     94s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:45     94s] [ OptEval                ]     13   0:00:00.9  (  56.7 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:01:45     94s] [ OptCommit              ]     13   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:45     94s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.0    0.8
[11/29 02:01:45     94s] [ IncrDelayCalc          ]      5   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.0    0.9
[11/29 02:01:45     94s] [ TimingUpdate           ]      3   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:45     94s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.4
[11/29 02:01:45     94s] [ MISC                   ]          0:00:00.2  (  14.7 % )     0:00:00.2 /  0:00:00.3    1.1
[11/29 02:01:45     94s] ---------------------------------------------------------------------------------------------
[11/29 02:01:45     94s]  AreaOpt #2 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[11/29 02:01:45     94s] ---------------------------------------------------------------------------------------------
[11/29 02:01:45     94s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2219
[11/29 02:01:45     94s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3791.7M, EPOCH TIME: 1764399705.138175
[11/29 02:01:45     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:01:45     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:45     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:45     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:45     94s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.116, REAL:0.117, MEM:3705.5M, EPOCH TIME: 1764399705.255091
[11/29 02:01:45     94s] Memory usage before memory release/compaction is 3705.5
[11/29 02:01:45     94s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:45     94s] Memory usage at end of DPlace-Cleanup is 3705.5M.
[11/29 02:01:45     94s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3705.54M, totSessionCpu=0:01:35).
[11/29 02:01:45     94s] Begin: Collecting metrics
[11/29 02:01:45     95s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.153 |           |        0 |       69.59 |            |              | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing              |     0.000 |    0.153 |         0 |        0 |       69.59 |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing_2            |     0.000 |   -0.043 |         0 |       -1 |       69.67 |            |              | 0:00:03  |        3682 |    0 |   0 |
| global_opt              |           |    0.266 |           |        0 |       69.67 |            |              | 0:00:05  |        3693 |      |     |
| area_reclaiming         |     0.000 |    0.266 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3689 |      |     |
| incremental_replacement |           |          |           |          |             |      23.00 |        23.00 | 0:00:09  |        3695 |      |     |
| area_reclaiming_2       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:02  |        3706 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:45     95s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3791.8M, current mem=3705.5M)

[11/29 02:01:45     95s] End: Collecting metrics
[11/29 02:01:45     95s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/29 02:01:45     95s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/29 02:01:45     95s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:01:45     95s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:01:45     95s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:45     95s] ### Creating LA Mngr. totSessionCpu=0:01:35 mem=3705.5M
[11/29 02:01:45     95s] ### Creating LA Mngr, finished. totSessionCpu=0:01:35 mem=3705.5M
[11/29 02:01:45     95s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:01:45     95s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:35 mem=3705.5M
[11/29 02:01:45     95s] Memory usage before memory release/compaction is 3705.5
[11/29 02:01:45     95s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:45     95s] Memory usage at beginning of DPlace-Init is 3705.5M.
[11/29 02:01:45     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:3705.5M, EPOCH TIME: 1764399705.623161
[11/29 02:01:45     95s] Processing tracks to init pin-track alignment.
[11/29 02:01:45     95s] z: 2, totalTracks: 1
[11/29 02:01:45     95s] z: 4, totalTracks: 1
[11/29 02:01:45     95s] z: 6, totalTracks: 1
[11/29 02:01:45     95s] z: 8, totalTracks: 1
[11/29 02:01:45     95s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:45     95s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3705.5M, EPOCH TIME: 1764399705.675458
[11/29 02:01:45     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:45     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:45     95s] 
[11/29 02:01:45     95s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:45     95s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:45     95s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3705.5M, EPOCH TIME: 1764399705.687533
[11/29 02:01:45     95s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3705.5M, EPOCH TIME: 1764399705.687595
[11/29 02:01:45     95s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3705.5M, EPOCH TIME: 1764399705.687681
[11/29 02:01:45     95s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3705.5MB).
[11/29 02:01:45     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:3705.5M, EPOCH TIME: 1764399705.688135
[11/29 02:01:45     95s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:45     95s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:35 mem=3705.5M
[11/29 02:01:45     95s] [oiPhyDebug] optDemand 26362728000.00, spDemand 26362728000.00.
[11/29 02:01:45     95s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2219
[11/29 02:01:45     95s] Begin: Area Reclaim Optimization
[11/29 02:01:45     95s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:01:45     95s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.3/0:02:11.4 (0.7), mem = 3705.5M
[11/29 02:01:45     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.7
[11/29 02:01:45     95s] 
[11/29 02:01:45     95s] Active Setup views: default_emulate_view 
[11/29 02:01:45     95s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2219
[11/29 02:01:45     95s] ### Creating RouteCongInterface, started
[11/29 02:01:45     95s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:01:45     95s] 
[11/29 02:01:45     95s] #optDebug:  {2, 1.000, 0.9500} {3, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {4, 0.503, 0.9500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:01:45     95s] 
[11/29 02:01:45     95s] #optDebug: {0, 1.000}
[11/29 02:01:45     95s] ### Creating RouteCongInterface, finished
[11/29 02:01:45     95s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:45     95s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:45     95s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:45     95s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:45     95s] {MG post T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:45     95s] {MG post T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:45     95s] {MG post T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:45     95s] {MG post T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:46     95s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.65
[11/29 02:01:46     95s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:46     95s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:01:46     95s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:46     95s] |   69.65%|        -|   0.000|   0.000|   0:00:00.0| 3749.9M|
[11/29 02:01:46     95s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
[11/29 02:01:46     95s] |   69.65%|        0|   0.000|   0.000|   0:00:00.0| 3751.1M|
[11/29 02:01:46     95s] |   69.65%|        0|   0.000|   0.000|   0:00:00.0| 3752.7M|
[11/29 02:01:46     96s] |   69.65%|        0|   0.000|   0.000|   0:00:00.0[11/29 02:01:46     96s] #optDebug: <stH: 1.4000 MiSeL: 24.7750>
| 3755.7M|
[11/29 02:01:46     96s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[11/29 02:01:46     96s] |   69.65%|        0|   0.000|   0.000|   0:00:00.0| 3757.7M|
[11/29 02:01:46     96s] +---------+---------+--------+--------+------------+--------+
[11/29 02:01:46     96s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
[11/29 02:01:46     96s] 
[11/29 02:01:46     96s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/29 02:01:46     96s] --------------------------------------------------------------
[11/29 02:01:46     96s] |                                   | Total     | Sequential |
[11/29 02:01:46     96s] --------------------------------------------------------------
[11/29 02:01:46     96s] | Num insts resized                 |       0  |       0    |
[11/29 02:01:46     96s] | Num insts undone                  |       0  |       0    |
[11/29 02:01:46     96s] | Num insts Downsized               |       0  |       0    |
[11/29 02:01:46     96s] | Num insts Samesized               |       0  |       0    |
[11/29 02:01:46     96s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:01:46     96s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:01:46     96s] --------------------------------------------------------------
[11/29 02:01:46     96s] Finished writing unified metrics of routing constraints.
[11/29 02:01:46     96s] Bottom Preferred Layer:
[11/29 02:01:46     96s]     None
[11/29 02:01:46     96s] Via Pillar Rule:
[11/29 02:01:46     96s]     None
[11/29 02:01:46     96s] 
[11/29 02:01:46     96s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:01:46     96s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[11/29 02:01:46     96s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3758.3M, EPOCH TIME: 1764399706.504227
[11/29 02:01:46     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:01:46     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:46     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:46     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:46     96s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.106, REAL:0.107, MEM:3733.9M, EPOCH TIME: 1764399706.610919
[11/29 02:01:46     96s] Memory usage before memory release/compaction is 3733.9
[11/29 02:01:46     96s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:46     96s] Memory usage at end of DPlace-Cleanup is 3733.9M.
[11/29 02:01:48     98s] *** Finished re-routing un-routed nets (3733.9M) ***
[11/29 02:01:48     98s] Memory usage before memory release/compaction is 3734.3
[11/29 02:01:48     98s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:48     98s] Memory usage at beginning of DPlace-Init is 3734.3M.
[11/29 02:01:48     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:3734.3M, EPOCH TIME: 1764399708.490070
[11/29 02:01:48     98s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3734.3M, EPOCH TIME: 1764399708.542587
[11/29 02:01:48     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:48     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:48     98s] 
[11/29 02:01:48     98s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:48     98s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:48     98s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3734.3M, EPOCH TIME: 1764399708.554785
[11/29 02:01:48     98s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3734.3M, EPOCH TIME: 1764399708.554840
[11/29 02:01:48     98s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3734.3M, EPOCH TIME: 1764399708.554925
[11/29 02:01:48     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:3734.3M, EPOCH TIME: 1764399708.555367
[11/29 02:01:48     98s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:48     98s] 
[11/29 02:01:48     98s] *** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=3734.3M) ***
[11/29 02:01:48     98s] CSM is empty.
[11/29 02:01:48     98s] CSM is empty.
[11/29 02:01:48     98s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2219
[11/29 02:01:48     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.7
[11/29 02:01:48     98s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:01:38.2/0:02:14.2 (0.7), mem = 3735.8M
[11/29 02:01:48     98s] 
[11/29 02:01:48     98s] =============================================================================================
[11/29 02:01:48     98s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             25.11-s102_1
[11/29 02:01:48     98s] =============================================================================================
[11/29 02:01:48     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:48     98s] ---------------------------------------------------------------------------------------------
[11/29 02:01:48     98s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:01:48     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:48     98s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:48     98s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:48     98s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:48     98s] [ OptimizationStep       ]      1   0:00:00.1  (   4.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:01:48     98s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.9 % )     0:00:00.3 /  0:00:00.3    0.9
[11/29 02:01:48     98s] [ OptGetWeight           ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:48     98s] [ OptEval                ]     26   0:00:00.3  (  11.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:01:48     98s] [ OptCommit              ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:48     98s] [ PostCommitDelayUpdate  ]     26   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:48     98s] [ RefinePlace            ]      1   0:00:02.1  (  73.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/29 02:01:48     98s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:48     98s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:48     98s] [ MISC                   ]          0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:48     98s] ---------------------------------------------------------------------------------------------
[11/29 02:01:48     98s]  AreaOpt #3 TOTAL                   0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[11/29 02:01:48     98s] ---------------------------------------------------------------------------------------------
[11/29 02:01:48     98s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2219
[11/29 02:01:48     98s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3735.2M, EPOCH TIME: 1764399708.593127
[11/29 02:01:48     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:48     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:48     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:48     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:48     98s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.107, REAL:0.108, MEM:3704.0M, EPOCH TIME: 1764399708.700817
[11/29 02:01:48     98s] Memory usage before memory release/compaction is 3704.0
[11/29 02:01:48     98s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:48     98s] Memory usage at end of DPlace-Cleanup is 3704.0M.
[11/29 02:01:48     98s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3704.00M, totSessionCpu=0:01:38).
[11/29 02:01:48     98s] Begin: Collecting metrics
[11/29 02:01:48     98s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.153 |           |        0 |       69.59 |            |              | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing              |     0.000 |    0.153 |         0 |        0 |       69.59 |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing_2            |     0.000 |   -0.043 |         0 |       -1 |       69.67 |            |              | 0:00:03  |        3682 |    0 |   0 |
| global_opt              |           |    0.266 |           |        0 |       69.67 |            |              | 0:00:05  |        3693 |      |     |
| area_reclaiming         |     0.000 |    0.266 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3689 |      |     |
| incremental_replacement |           |          |           |          |             |      23.00 |        23.00 | 0:00:09  |        3695 |      |     |
| area_reclaiming_2       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:02  |        3706 |      |     |
| area_reclaiming_3       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:03  |        3704 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:48     98s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3705.5M, current mem=3704.0M)

[11/29 02:01:48     98s] End: Collecting metrics
[11/29 02:01:49     98s] **INFO: Flow update: Design timing is met.
[11/29 02:01:49     98s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[11/29 02:01:49     98s]                                            # bool, default=false, private
[11/29 02:01:49     99s] Begin: GigaOpt postEco DRV Optimization
[11/29 02:01:49     99s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[11/29 02:01:49     99s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[11/29 02:01:49     99s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.2/0:02:15.3 (0.7), mem = 3708.0M
[11/29 02:01:49     99s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:01:49     99s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:01:49     99s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:01:49     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.8
[11/29 02:01:49     99s] 
[11/29 02:01:49     99s] Active Setup views: default_emulate_view 
[11/29 02:01:49     99s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:01:49     99s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:39 mem=3733.2M
[11/29 02:01:49     99s] Memory usage before memory release/compaction is 3733.2
[11/29 02:01:49     99s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:01:49     99s] Memory usage at beginning of DPlace-Init is 3726.2M.
[11/29 02:01:49     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:3726.2M, EPOCH TIME: 1764399709.929365
[11/29 02:01:49     99s] Processing tracks to init pin-track alignment.
[11/29 02:01:49     99s] z: 2, totalTracks: 1
[11/29 02:01:49     99s] z: 4, totalTracks: 1
[11/29 02:01:49     99s] z: 6, totalTracks: 1
[11/29 02:01:49     99s] z: 8, totalTracks: 1
[11/29 02:01:49     99s] #spOpts: minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:01:49     99s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3726.2M, EPOCH TIME: 1764399709.981404
[11/29 02:01:49     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:49     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:49     99s] 
[11/29 02:01:49     99s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:49     99s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:49     99s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3726.2M, EPOCH TIME: 1764399709.993552
[11/29 02:01:49     99s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3726.2M, EPOCH TIME: 1764399709.993604
[11/29 02:01:49     99s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3726.2M, EPOCH TIME: 1764399709.993708
[11/29 02:01:49     99s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3726.2MB).
[11/29 02:01:49     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.065, MEM:3726.2M, EPOCH TIME: 1764399709.994153
[11/29 02:01:50     99s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:01:50     99s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=3726.7M
[11/29 02:01:50     99s] [oiPhyDebug] optDemand 26362728000.00, spDemand 26362728000.00.
[11/29 02:01:50     99s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2219
[11/29 02:01:50     99s] ### Creating RouteCongInterface, started
[11/29 02:01:50     99s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:01:50     99s] 
[11/29 02:01:50     99s] #optDebug:  {2, 1.000, 0.9500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/29 02:01:50     99s] 
[11/29 02:01:50     99s] #optDebug: {0, 1.000}
[11/29 02:01:50     99s] ### Creating RouteCongInterface, finished
[11/29 02:01:50     99s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:50     99s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:50     99s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:50     99s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:50     99s] {MG post T:0 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:50     99s] {MG post T:1 H:0 G:0  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:50     99s] {MG post T:0 H:1 G:0  {4 0 9.9 0.10819}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:01:50     99s] {MG post T:0 H:0 G:1  {4 0 1.1 0.10819}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:01:50    100s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:50    100s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:50    100s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:50    100s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:01:50    100s] AoF 966.3425um
[11/29 02:01:51    100s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:01:51    100s] [GPS-DRV] Optimizer inputs ============================= 
[11/29 02:01:51    100s] [GPS-DRV] drvFixingStage: Small Scale
[11/29 02:01:51    100s] [GPS-DRV] costLowerBound: 0.1
[11/29 02:01:51    100s] [GPS-DRV] setupTNSCost  : 1
[11/29 02:01:51    100s] [GPS-DRV] maxIter       : 3
[11/29 02:01:51    100s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/29 02:01:51    100s] [GPS-DRV] Optimizer parameters ============================= 
[11/29 02:01:51    100s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/29 02:01:51    100s] [GPS-DRV] maxDensity (design): 0.95
[11/29 02:01:51    100s] [GPS-DRV] maxLocalDensity: 0.98
[11/29 02:01:51    100s] [GPS-DRV] MaxBufDistForPlaceBlk: 280um
[11/29 02:01:51    100s] [GPS-DRV] Dflt RT Characteristic Length 887.815um AoF 966.342um x 1
[11/29 02:01:51    100s] [GPS-DRV] isCPECostingOn: false
[11/29 02:01:51    100s] [GPS-DRV] all active and enabled setup drv original views
[11/29 02:01:51    100s] [GPS-DRV]     default_emulate_view
[11/29 02:01:51    100s] [GPS-DRV] All active and enabled setup views
[11/29 02:01:51    100s] [GPS-DRV]     default_emulate_view
[11/29 02:01:51    100s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[11/29 02:01:51    100s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[11/29 02:01:51    100s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/29 02:01:51    100s] [GPS-DRV] inPostEcoStage
[11/29 02:01:51    100s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[11/29 02:01:51    100s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[11/29 02:01:51    100s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/29 02:01:51    100s] [GPS-DRV] ROI - unit(Area: 2.128e+06; LeakageP: 1.43532e-08; DynamicP: 2.128e+06)DBU
[11/29 02:01:51    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:01:51    100s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/29 02:01:51    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:01:51    100s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/29 02:01:51    100s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:01:51    100s] Info: violation cost 13.173333 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 13.173333, glitch 0.000000)
[11/29 02:01:51    100s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.21|     0.00|       0|       0|       0| 69.65%|          |         |
[11/29 02:01:51    101s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:01:51    101s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.21|     0.00|       2|       0|       0| 69.67%| 0:00:00.0|  3732.9M|
[11/29 02:01:51    101s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:01:51    101s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.21|     0.00|       0|       0|       0| 69.67%| 0:00:00.0|  3732.9M|
[11/29 02:01:51    101s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] ###############################################################################
[11/29 02:01:51    101s] #
[11/29 02:01:51    101s] #  Large fanout net report:  
[11/29 02:01:51    101s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/29 02:01:51    101s] #     - current density: 69.67
[11/29 02:01:51    101s] #
[11/29 02:01:51    101s] #  List of high fanout nets:
[11/29 02:01:51    101s] #        Net(1):  n_rst: (fanouts = 915)
[11/29 02:01:51    101s] #
[11/29 02:01:51    101s] ###############################################################################
[11/29 02:01:51    101s] Bottom Preferred Layer:
[11/29 02:01:51    101s]     None
[11/29 02:01:51    101s] Via Pillar Rule:
[11/29 02:01:51    101s]     None
[11/29 02:01:51    101s] Finished writing unified metrics of routing constraints.
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] =======================================================================
[11/29 02:01:51    101s]                 Reasons for remaining drv violations
[11/29 02:01:51    101s] =======================================================================
[11/29 02:01:51    101s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] MultiBuffering failure reasons
[11/29 02:01:51    101s] ------------------------------------------------
[11/29 02:01:51    101s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] SingleBuffering failure reasons
[11/29 02:01:51    101s] ------------------------------------------------
[11/29 02:01:51    101s] *info:     1 net(s): Could not be fixed as the net has large fanout.
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3732.9M) ***
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 28796, Stn-len 0
[11/29 02:01:51    101s] CSM is empty.
[11/29 02:01:51    101s] CSM is empty.
[11/29 02:01:51    101s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:01:51    101s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3733.1M, EPOCH TIME: 1764399711.604372
[11/29 02:01:51    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:01:51    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:51    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:51    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:51    101s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.104, REAL:0.104, MEM:3727.9M, EPOCH TIME: 1764399711.708431
[11/29 02:01:51    101s] Memory usage before memory release/compaction is 3727.9
[11/29 02:01:51    101s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:01:51    101s] Memory usage at end of DPlace-Cleanup is 3727.9M.
[11/29 02:01:51    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.8
[11/29 02:01:51    101s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:41.3/0:02:17.4 (0.7), mem = 3729.3M
[11/29 02:01:51    101s] 
[11/29 02:01:51    101s] =============================================================================================
[11/29 02:01:51    101s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              25.11-s102_1
[11/29 02:01:51    101s] =============================================================================================
[11/29 02:01:51    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:51    101s] ---------------------------------------------------------------------------------------------
[11/29 02:01:51    101s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:01:51    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:01:51    101s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:51    101s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:51    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:51    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:51    101s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:01:51    101s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:51    101s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:01:51    101s] [ OptEval                ]      2   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:51    101s] [ OptCommit              ]      2   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.0    1.0
[11/29 02:01:51    101s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.8
[11/29 02:01:51    101s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    2.3
[11/29 02:01:51    101s] [ DrvFindVioNets         ]      3   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:01:51    101s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:01:51    101s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:01:51    101s] [ TimingUpdate           ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:51    101s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:01:51    101s] [ MISC                   ]          0:00:01.5  (  72.5 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:01:51    101s] ---------------------------------------------------------------------------------------------
[11/29 02:01:51    101s]  DrvOpt #3 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/29 02:01:51    101s] ---------------------------------------------------------------------------------------------
[11/29 02:01:51    101s] Begin: Collecting metrics
[11/29 02:01:51    101s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.153 |           |        0 |       69.59 |            |              | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing              |     0.000 |    0.153 |         0 |        0 |       69.59 |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing_2            |     0.000 |   -0.043 |         0 |       -1 |       69.67 |            |              | 0:00:03  |        3682 |    0 |   0 |
| global_opt              |           |    0.266 |           |        0 |       69.67 |            |              | 0:00:05  |        3693 |      |     |
| area_reclaiming         |     0.000 |    0.266 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3689 |      |     |
| incremental_replacement |           |          |           |          |             |      23.00 |        23.00 | 0:00:09  |        3695 |      |     |
| area_reclaiming_2       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:02  |        3706 |      |     |
| area_reclaiming_3       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:03  |        3704 |      |     |
| drv_eco_fixing          |     0.215 |    0.215 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3710 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:52    101s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3710.4M, current mem=3710.4M)

[11/29 02:01:52    101s] End: Collecting metrics
[11/29 02:01:52    101s] End: GigaOpt postEco DRV Optimization
[11/29 02:01:52    101s] **INFO: Flow update: Design timing is met.
[11/29 02:01:52    101s] **WARN: (IMPOPT-7329):	Skipping place_detail due to user configuration.
[11/29 02:01:52    101s] Begin: Collecting metrics
[11/29 02:01:52    101s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.153 |           |        0 |       69.59 |            |              | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing              |     0.000 |    0.153 |         0 |        0 |       69.59 |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing_2            |     0.000 |   -0.043 |         0 |       -1 |       69.67 |            |              | 0:00:03  |        3682 |    0 |   0 |
| global_opt              |           |    0.266 |           |        0 |       69.67 |            |              | 0:00:05  |        3693 |      |     |
| area_reclaiming         |     0.000 |    0.266 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3689 |      |     |
| incremental_replacement |           |          |           |          |             |      23.00 |        23.00 | 0:00:09  |        3695 |      |     |
| area_reclaiming_2       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:02  |        3706 |      |     |
| area_reclaiming_3       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:03  |        3704 |      |     |
| drv_eco_fixing          |     0.215 |    0.215 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3710 |    0 |   0 |
| legalization            |           |          |           |          |             |            |              | 0:00:00  |        3710 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:52    101s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=3710.4M, current mem=3710.4M)

[11/29 02:01:52    101s] End: Collecting metrics
[11/29 02:01:52    101s] **INFO: Flow update: Design timing is met.
[11/29 02:01:52    101s] **INFO: Flow update: Design timing is met.
[11/29 02:01:52    101s] Register exp ratio and priority group on 0 nets on 3401 nets : 
[11/29 02:01:52    101s] 
[11/29 02:01:52    101s] Active setup views:
[11/29 02:01:52    101s]  default_emulate_view
[11/29 02:01:52    101s]   Dominating endpoints: 0
[11/29 02:01:52    101s]   Dominating TNS: -0.000
[11/29 02:01:52    101s] 
[11/29 02:01:52    102s] Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
[11/29 02:01:52    102s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:01:52    102s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:01:52    102s] pre_route RC Extraction called for design top.
[11/29 02:01:52    102s] RC Extraction called in multi-corner(1) mode.
[11/29 02:01:52    102s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:01:52    102s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:01:52    102s] RCMode: PreRoute
[11/29 02:01:52    102s]       RC Corner Indexes            0   
[11/29 02:01:52    102s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:01:52    102s] Resistance Scaling Factor    : 1.00000 
[11/29 02:01:52    102s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:01:52    102s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:01:52    102s] Shrink Factor                : 1.00000
[11/29 02:01:52    102s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:01:52    102s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[11/29 02:01:52    102s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:01:52    102s] Grid density data update skipped
[11/29 02:01:52    102s] eee: pegSigSF=1.070000
[11/29 02:01:52    102s] Initializing multi-corner resistance tables ...
[11/29 02:01:52    102s] eee: Grid unit RC data computation started
[11/29 02:01:52    102s] eee: Grid unit RC data computation completed
[11/29 02:01:52    102s] eee: l=1 avDens=0.073896 usedTrk=487.716427 availTrk=6600.000000 sigTrk=487.716427
[11/29 02:01:52    102s] eee: l=2 avDens=0.108546 usedTrk=615.855965 availTrk=5673.684211 sigTrk=615.855965
[11/29 02:01:52    102s] eee: l=3 avDens=0.121785 usedTrk=937.743320 availTrk=7700.000000 sigTrk=937.743320
[11/29 02:01:52    102s] eee: l=4 avDens=0.099493 usedTrk=378.073788 availTrk=3800.000000 sigTrk=378.073788
[11/29 02:01:52    102s] eee: l=5 avDens=0.080386 usedTrk=237.139713 availTrk=2950.000000 sigTrk=237.139713
[11/29 02:01:52    102s] eee: l=6 avDens=0.092129 usedTrk=239.535857 availTrk=2600.000000 sigTrk=239.535857
[11/29 02:01:52    102s] eee: l=7 avDens=0.082561 usedTrk=41.280678 availTrk=500.000000 sigTrk=41.280678
[11/29 02:01:52    102s] eee: l=8 avDens=0.141172 usedTrk=39.998679 availTrk=283.333333 sigTrk=39.998679
[11/29 02:01:52    102s] eee: l=9 avDens=0.044142 usedTrk=32.058250 availTrk=726.250000 sigTrk=32.058250
[11/29 02:01:52    102s] eee: l=10 avDens=0.008397 usedTrk=0.209929 availTrk=25.000000 sigTrk=0.209929
[11/29 02:01:52    102s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:01:52    102s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:01:52    102s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282683 uaWl=0.000000 uaWlH=0.323200 aWlH=0.000000 lMod=0 pMax=0.858800 pMod=81 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:01:52    102s] eee: NetCapCache creation started. (Current Mem: 3697.258M) 
[11/29 02:01:52    102s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3697.258M) 
[11/29 02:01:52    102s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:01:52    102s] eee: Metal Layers Info:
[11/29 02:01:52    102s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:52    102s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:01:52    102s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:52    102s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  1 |
[11/29 02:01:52    102s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  1 |
[11/29 02:01:52    102s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  1 |
[11/29 02:01:52    102s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:01:52    102s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  1 |
[11/29 02:01:52    102s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  1 |
[11/29 02:01:52    102s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:01:52    102s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:01:52    102s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:01:52    102s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:01:52    102s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:01:52    102s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:01:52    102s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:01:52    102s] eee: NDR Count = 0, Fake NDR = 0
[11/29 02:01:52    102s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3697.258M)
[11/29 02:01:52    102s] Skewing Data Summary (End_of_FINAL)
[11/29 02:01:52    102s] *     Internal use : count = 0
[11/29 02:01:52    102s] 
[11/29 02:01:52    102s] Skew summary for view default_emulate_view:
[11/29 02:01:52    102s] * Accumulated skew : count = 0
[11/29 02:01:52    102s] 
[11/29 02:01:52    102s] Starting delay calculation for Setup views
[11/29 02:01:53    102s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:01:53    102s] #################################################################################
[11/29 02:01:53    102s] # Design Stage: PreRoute
[11/29 02:01:53    102s] # Design Name: top
[11/29 02:01:53    102s] # Design Mode: 90nm
[11/29 02:01:53    102s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:01:53    102s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:01:53    102s] # Signoff Settings: SI Off 
[11/29 02:01:53    102s] #################################################################################
[11/29 02:01:53    102s] Calculate delays in Single mode...
[11/29 02:01:53    102s] Topological Sorting (REAL = 0:00:00.0, MEM = 3715.3M, InitMEM = 3715.2M)
[11/29 02:01:53    102s] Start delay calculation (fullDC) (1 T). (MEM=3715.26)
[11/29 02:01:53    102s] End AAE Lib Interpolated Model. (MEM=3715.261719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:01:54    103s] Total number of fetched objects 3401
[11/29 02:01:54    103s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:01:54    103s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:01:54    103s] End delay calculation. (MEM=3737.92 CPU=0:00:00.5 REAL=0:00:01.0)
[11/29 02:01:54    103s] End delay calculation (fullDC). (MEM=3737.92 CPU=0:00:00.8 REAL=0:00:01.0)
[11/29 02:01:54    103s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 3737.9M) ***
[11/29 02:01:54    103s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:01:44 mem=3737.9M)
[11/29 02:01:54    104s] OPTC: user 20.0
[11/29 02:01:54    104s] Effort level <high> specified for reg2reg path_group
[11/29 02:01:54    104s] Reported timing to dir ./timingReports
[11/29 02:01:54    104s] **opt_design ... cpu = 0:00:42, real = 0:01:11, mem = 3692.6M, totSessionCpu=0:01:44 **
[11/29 02:01:54    104s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3692.8M, EPOCH TIME: 1764399714.942492
[11/29 02:01:54    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:54    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:54    104s] 
[11/29 02:01:54    104s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:01:54    104s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:01:54    104s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:3692.9M, EPOCH TIME: 1764399714.954444
[11/29 02:01:54    104s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:54    104s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:01:56    105s] 
[11/29 02:01:56    105s] OptSummary:
[11/29 02:01:56    105s] 
[11/29 02:01:56    105s] ------------------------------------------------------------------
[11/29 02:01:56    105s]      opt_design Final Summary
[11/29 02:01:56    105s] ------------------------------------------------------------------
[11/29 02:01:56    105s] 
[11/29 02:01:56    105s] Setup views included:
[11/29 02:01:56    105s]  default_emulate_view 
[11/29 02:01:56    105s] 
[11/29 02:01:56    105s] +--------------------+---------+---------+---------+
[11/29 02:01:56    105s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:01:56    105s] +--------------------+---------+---------+---------+
[11/29 02:01:56    105s] |           WNS (ns):|  0.214  |  0.214  |  0.445  |
[11/29 02:01:56    105s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/29 02:01:56    105s] |    Violating Paths:|    0    |    0    |    0    |
[11/29 02:01:56    105s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:01:56    105s] +--------------------+---------+---------+---------+
[11/29 02:01:56    105s] 
[11/29 02:01:56    105s] +----------------+-------------------------------+------------------+
[11/29 02:01:56    105s] |                |              Real             |       Total      |
[11/29 02:01:56    105s] |    DRVs        +------------------+------------+------------------|
[11/29 02:01:56    105s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:01:56    105s] +----------------+------------------+------------+------------------+
[11/29 02:01:56    105s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:01:56    105s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:01:56    105s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:01:56    105s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:01:56    105s] +----------------+------------------+------------+------------------+
[11/29 02:01:56    105s] 
[11/29 02:01:56    105s] 
[11/29 02:01:56    105s] Density: 69.666%
[11/29 02:01:56    105s] Routing Overflow: 0.00% H and 0.94% V
[11/29 02:01:56    105s] ------------------------------------------------------------------
[11/29 02:01:56    105s] Begin: Collecting metrics
[11/29 02:01:56    105s]  
[11/29 02:01:57      0s] 
[11/29 02:01:57      0s] =============================================================================================
[11/29 02:01:57      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       25.11-s102_1
[11/29 02:01:57      0s] =============================================================================================
[11/29 02:01:57      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:01:57      0s] ---------------------------------------------------------------------------------------------
[11/29 02:01:57      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:01:57      0s] ---------------------------------------------------------------------------------------------
[11/29 02:01:57      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:01:57      0s] ---------------------------------------------------------------------------------------------

 
[11/29 02:01:57    105s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:01:57    105s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/29 02:01:57    105s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/29 02:01:57    105s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[11/29 02:01:57    105s] | initial_summary         |           |    0.153 |           |        0 |       69.59 |            |              | 0:00:02  |        3657 |    2 |   3 |
[11/29 02:01:57    105s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        3663 |      |     |
[11/29 02:01:57    105s] | drv_fixing              |     0.000 |    0.153 |         0 |        0 |       69.59 |            |              | 0:00:02  |        3663 |      |     |
[11/29 02:01:57    105s] | drv_fixing_2            |     0.000 |   -0.043 |         0 |       -1 |       69.67 |            |              | 0:00:03  |        3682 |    0 |   0 |
[11/29 02:01:57    105s] | global_opt              |           |    0.266 |           |        0 |       69.67 |            |              | 0:00:05  |        3693 |      |     |
[11/29 02:01:57    105s] | area_reclaiming         |     0.000 |    0.266 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3689 |      |     |
[11/29 02:01:57    105s] | incremental_replacement |           |          |           |          |             |      23.00 |        23.00 | 0:00:09  |        3695 |      |     |
[11/29 02:01:57    105s] | area_reclaiming_2       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:02  |        3706 |      |     |
[11/29 02:01:57    105s] | area_reclaiming_3       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:03  |        3704 |      |     |
[11/29 02:01:57    105s] | drv_eco_fixing          |     0.215 |    0.215 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3710 |    0 |   0 |
[11/29 02:01:57    105s] | legalization            |           |          |           |          |             |            |              | 0:00:00  |        3710 |      |     |
[11/29 02:01:57    105s] | final_summary           |     0.214 |    0.214 |           |        0 |       69.67 |            |              | 0:00:03  |        3702 |    0 |   0 |
[11/29 02:01:57    105s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=3710.4M, current mem=3701.6M)

[11/29 02:01:57    105s] End: Collecting metrics
[11/29 02:01:57    105s] **opt_design ... cpu = 0:00:44, real = 0:01:14, mem = 3701.6M, totSessionCpu=0:01:46 **
[11/29 02:01:57    106s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/29 02:01:57    106s] Type 'man IMPOPT-3195' for more detail.
[11/29 02:01:57    106s] *** Finished opt_design ***
[11/29 02:01:57    106s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:01:57    106s] UM:*                                                                   final
[11/29 02:01:57    106s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:01:57    106s] UM:*                                                                   opt_design_prects
[11/29 02:02:03    106s] Info: final physical memory for 2 CRR processes is 1089.41MB.
[11/29 02:02:04    106s] Info: Summary of CRR changes:
[11/29 02:02:04    106s]       - Timing transform commits:       0
[11/29 02:02:04    106s] 
[11/29 02:02:04    106s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:51.5 real=  0:01:56)
[11/29 02:02:04    106s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[11/29 02:02:04    106s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.3 real=0:00:05.4)
[11/29 02:02:04    106s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.1 real=0:00:05.1)
[11/29 02:02:04    106s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:06.1 real=0:00:06.1)
[11/29 02:02:04    106s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[11/29 02:02:04    106s] Deleting Lib Analyzer.
[11/29 02:02:04    106s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 02:02:04    106s] clean pInstBBox. size 0
[11/29 02:02:04    106s] Cell top LLGs are deleted
[11/29 02:02:04    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:04    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:04    106s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:02:04    106s] 
[11/29 02:02:04    106s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:02:04    106s] 
[11/29 02:02:04    106s] TimeStamp Deleting Cell Server End ...
[11/29 02:02:04    106s] Disable CTE adjustment.
[11/29 02:02:04    106s] Disable Layer aware incrSKP.
[11/29 02:02:04    106s] #optDebug: fT-D <X 1 0 0 0>
[11/29 02:02:04    106s] #optDebug: fT-D <X 1 0 0 0>
[11/29 02:02:04    106s] VSMManager cleared!
[11/29 02:02:04    106s] **place_opt_design ... cpu = 0:00:45, real = 0:01:21, mem = 3605.2M **
[11/29 02:02:04    106s] *** Finished GigaPlace ***
[11/29 02:02:04    106s] 
[11/29 02:02:04    106s] *** Summary of all messages that are not suppressed in this session:
[11/29 02:02:04    106s] Severity  ID               Count  Summary                                  
[11/29 02:02:04    106s] WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
[11/29 02:02:04    106s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[11/29 02:02:04    106s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/29 02:02:04    106s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/29 02:02:04    106s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/29 02:02:04    106s] WARNING   IMPOPT-7329          1  Skipping place_detail due to user config...
[11/29 02:02:04    106s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[11/29 02:02:04    106s] WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
[11/29 02:02:04    106s] *** Message Summary: 52 warning(s), 0 error(s)
[11/29 02:02:04    106s] 
[11/29 02:02:04    106s] *** place_opt_design #1 [finish] () : cpu/real = 0:00:45.0/0:01:21.3 (0.6), totSession cpu/real = 0:01:46.6/0:02:30.4 (0.7), mem = 3605.2M
[11/29 02:02:04    106s] 
[11/29 02:02:04    106s] =============================================================================================
[11/29 02:02:04    106s]  Final TAT Report : place_opt_design #1                                         25.11-s102_1
[11/29 02:02:04    106s] =============================================================================================
[11/29 02:02:04    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:02:04    106s] ---------------------------------------------------------------------------------------------
[11/29 02:02:04    106s] [ InitOpt                ]      1   0:00:31.6  (  38.9 % )     0:00:35.2 /  0:00:07.1    0.2
[11/29 02:02:04    106s] [ GlobalOpt              ]      1   0:00:05.0  (   6.1 % )     0:00:05.0 /  0:00:05.0    1.0
[11/29 02:02:04    106s] [ DrvOpt                 ]      3   0:00:06.5  (   8.0 % )     0:00:06.6 /  0:00:06.6    1.0
[11/29 02:02:04    106s] [ SimplifyNetlist        ]      1   0:00:01.1  (   1.4 % )     0:00:01.1 /  0:00:01.2    1.0
[11/29 02:02:04    106s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:02:04    106s] [ AreaOpt                ]      3   0:00:03.8  (   4.7 % )     0:00:06.0 /  0:00:06.1    1.0
[11/29 02:02:04    106s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:02:04    106s] [ ViewPruning            ]     11   0:00:00.3  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[11/29 02:02:04    106s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.2 % )     0:00:04.2 /  0:00:03.6    0.9
[11/29 02:02:04    106s] [ MetricReport           ]     12   0:00:04.1  (   5.0 % )     0:00:04.1 /  0:00:03.1    0.8
[11/29 02:02:04    106s] [ DrvReport              ]      2   0:00:01.8  (   2.2 % )     0:00:01.8 /  0:00:01.2    0.7
[11/29 02:02:04    106s] [ SlackTraversorInit     ]      7   0:00:00.2  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:02:04    106s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[11/29 02:02:04    106s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.3 /  0:00:00.2    1.0
[11/29 02:02:04    106s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:02:04    106s] [ ReportCapViolation     ]      2   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:02:04    106s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:02:04    106s] [ IncrReplace            ]      1   0:00:05.0  (   6.1 % )     0:00:08.4 /  0:00:07.9    0.9
[11/29 02:02:04    106s] [ RefinePlace            ]      2   0:00:02.4  (   2.9 % )     0:00:02.4 /  0:00:02.4    1.0
[11/29 02:02:04    106s] [ DetailPlaceInit        ]      6   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:02:04    106s] [ EarlyGlobalRoute       ]      4   0:00:01.0  (   1.2 % )     0:00:01.0 /  0:00:00.9    1.0
[11/29 02:02:04    106s] [ ExtractRC              ]      3   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:02:04    106s] [ UpdateTimingGraph      ]      8   0:00:00.9  (   1.1 % )     0:00:05.5 /  0:00:05.5    1.0
[11/29 02:02:04    106s] [ FullDelayCalc          ]      3   0:00:03.5  (   4.3 % )     0:00:03.5 /  0:00:03.4    1.0
[11/29 02:02:04    106s] [ TimingUpdate           ]     63   0:00:02.5  (   3.1 % )     0:00:02.5 /  0:00:02.5    1.0
[11/29 02:02:04    106s] [ TimingReport           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:02:04    106s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:02:04    106s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.1
[11/29 02:02:04    106s] [ MISC                   ]          0:00:09.3  (  11.4 % )     0:00:09.3 /  0:00:02.6    0.3
[11/29 02:02:04    106s] ---------------------------------------------------------------------------------------------
[11/29 02:02:04    106s]  place_opt_design #1 TOTAL          0:01:21.3  ( 100.0 % )     0:01:21.3 /  0:00:45.0    0.6
[11/29 02:02:04    106s] ---------------------------------------------------------------------------------------------
[11/29 02:02:04    106s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:02:04    106s] UM:*                                                                   place_opt_design_opt
[11/29 02:02:05    106s] #% End place_opt_design (date=11/29 02:02:04, total cpu=0:00:45.6, real=0:01:22, peak res=3791.8M, current mem=3605.2M)
[11/29 02:02:05    106s] @file 45:
[11/29 02:02:05    106s] @file 46: # Check placement
[11/29 02:02:05    106s] @@file 47: check_place
[11/29 02:02:05    106s] OPERPROF: Starting checkPlace at level 1, MEM:3605.2M, EPOCH TIME: 1764399725.058266
[11/29 02:02:05    106s] Processing tracks to init pin-track alignment.
[11/29 02:02:05    106s] z: 2, totalTracks: 1
[11/29 02:02:05    106s] z: 4, totalTracks: 1
[11/29 02:02:05    106s] z: 6, totalTracks: 1
[11/29 02:02:05    106s] z: 8, totalTracks: 1
[11/29 02:02:05    106s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:05    106s] Cell top LLGs are deleted
[11/29 02:02:05    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:05    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:05    106s] # Building top llgBox search-tree.
[11/29 02:02:05    106s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3605.5M, EPOCH TIME: 1764399725.095726
[11/29 02:02:05    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:05    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:05    106s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3605.5M, EPOCH TIME: 1764399725.096491
[11/29 02:02:05    106s] Max number of tech site patterns supported in site array is 256.
[11/29 02:02:05    106s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:02:05    106s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:02:05    106s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:02:05    106s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:02:05    106s] SiteArray: use 253,952 bytes
[11/29 02:02:05    106s] SiteArray: current memory after site array memory allocation 3605.5M
[11/29 02:02:05    106s] SiteArray: FP blocked sites are writable
[11/29 02:02:05    106s] Keep-away cache is enable on metals: 1-10
[11/29 02:02:05    106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:02:05    106s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3605.5M, EPOCH TIME: 1764399725.109537
[11/29 02:02:05    106s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:02:05    106s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.001, REAL:0.001, MEM:3605.5M, EPOCH TIME: 1764399725.110719
[11/29 02:02:05    106s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:02:05    106s] Atter site array init, number of instance map data is 0.
[11/29 02:02:05    106s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.015, REAL:0.015, MEM:3605.5M, EPOCH TIME: 1764399725.111328
[11/29 02:02:05    106s] 
[11/29 02:02:05    106s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:05    106s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:05    106s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:3605.5M, EPOCH TIME: 1764399725.111762
[11/29 02:02:05    106s] Begin checking placement ... (start mem=3605.2M, init mem=3605.5M)
[11/29 02:02:05    106s] Begin checking exclusive groups violation ...
[11/29 02:02:05    106s] There are 0 groups to check, max #box is 0, total #box is 0
[11/29 02:02:05    106s] Finished checking exclusive groups violations. Found 0 Vio.
[11/29 02:02:05    106s] 
[11/29 02:02:05    106s] Running CheckPlace using 1 thread in normal mode...
[11/29 02:02:05    106s] 
[11/29 02:02:05    106s] ...checkPlace normal is done!
[11/29 02:02:05    106s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3605.8M, EPOCH TIME: 1764399725.150686
[11/29 02:02:05    106s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3605.8M, EPOCH TIME: 1764399725.152078
[11/29 02:02:05    106s] Overlapping with other instance:    6
[11/29 02:02:05    106s] *info: Placed = 2221          
[11/29 02:02:05    106s] *info: Unplaced = 0           
[11/29 02:02:05    106s] Placement Density:69.66%(6592/9462)
[11/29 02:02:05    106s] Placement Density (including fixed std cells):69.66%(6592/9462)
[11/29 02:02:05    106s] Cell top LLGs are deleted
[11/29 02:02:05    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:02:05    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:05    106s] # Resetting pin-track-align track data.
[11/29 02:02:05    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:05    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:05    106s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3606.0M)
[11/29 02:02:05    106s] OPERPROF: Finished checkPlace at level 1, CPU:0.104, REAL:0.105, MEM:3606.0M, EPOCH TIME: 1764399725.162780
[11/29 02:02:05    106s] @file 48:
[11/29 02:02:05    106s] @file 49: # Generate reports
[11/29 02:02:05    106s] @@file 50: report_area > $LAYOUT_REPORTS/area_prects.txt
[11/29 02:02:05    107s] @@file 51: report_power > $LAYOUT_REPORTS/power_prects.txt
[11/29 02:02:05    107s] env CDS_WORKAREA is set to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout
[11/29 02:02:07    108s] *



[11/29 02:02:07    108s] Total Power
[11/29 02:02:07    108s] -----------------------------------------------------------------------------------------
[11/29 02:02:07    108s] Total Internal Power:        5.61396888 	   83.3056%
[11/29 02:02:07    108s] Total Switching Power:       1.00702948 	   14.9433%
[11/29 02:02:07    108s] Total Leakage Power:         0.11800507 	    1.7511%
[11/29 02:02:07    108s] Total Power:                 6.73900343
[11/29 02:02:07    108s] -----------------------------------------------------------------------------------------
[11/29 02:02:07    109s] Processing average sequential pin duty cycle 
[11/29 02:02:07    109s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:02:07    109s] 
[11/29 02:02:07    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:02:07    109s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:02:07    109s] Summary for sequential cells identification: 
[11/29 02:02:07    109s]   Identified SBFF number: 16
[11/29 02:02:07    109s]   Identified MBFF number: 0
[11/29 02:02:07    109s]   Identified SB Latch number: 4
[11/29 02:02:07    109s]   Identified MB Latch number: 0
[11/29 02:02:07    109s]   Not identified SBFF number: 0
[11/29 02:02:07    109s]   Not identified MBFF number: 0
[11/29 02:02:07    109s]   Not identified SB Latch number: 1
[11/29 02:02:07    109s]   Not identified MB Latch number: 0
[11/29 02:02:07    109s]   Number of sequential cells which are not FFs: 8
[11/29 02:02:07    109s]  Visiting view : default_emulate_view
[11/29 02:02:07    109s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:02:07    109s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:02:07    109s]  Visiting view : default_emulate_view
[11/29 02:02:07    109s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:02:07    109s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:02:07    109s] TLC MultiMap info (StdDelay):
[11/29 02:02:07    109s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:02:07    109s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:02:07    109s]  Setting StdDelay to: 10.2ps
[11/29 02:02:07    109s] 
[11/29 02:02:07    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:02:07    109s] @@file 52: time_design -pre_cts -slack_report > $LAYOUT_REPORTS/timing_setup_prects.txt
[11/29 02:02:07    109s] #optDebug: fT-S <1 1 0 0 0>
[11/29 02:02:07    109s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:02:07    109s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3602.6M, EPOCH TIME: 1764399727.347236
[11/29 02:02:07    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:07    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:07    109s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3602.6M, EPOCH TIME: 1764399727.347334
[11/29 02:02:07    109s] Memory usage before memory release/compaction is 3602.6
[11/29 02:02:07    109s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:07    109s] Memory usage at end of DPlace-Cleanup is 3602.6M.
[11/29 02:02:07    109s] Effort level <high> specified for reg2reg path_group
[11/29 02:02:07    109s] Cell top LLGs are deleted
[11/29 02:02:07    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:07    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:07    109s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3605.6M, EPOCH TIME: 1764399727.689734
[11/29 02:02:07    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:07    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:07    109s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3605.6M, EPOCH TIME: 1764399727.690280
[11/29 02:02:07    109s] Max number of tech site patterns supported in site array is 256.
[11/29 02:02:07    109s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:02:07    109s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:02:07    109s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:02:07    109s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:02:07    109s] SiteArray: use 253,952 bytes
[11/29 02:02:07    109s] SiteArray: current memory after site array memory allocation 3605.3M
[11/29 02:02:07    109s] SiteArray: FP blocked sites are writable
[11/29 02:02:07    109s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3605.3M, EPOCH TIME: 1764399727.703255
[11/29 02:02:07    109s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:02:07    109s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.001, REAL:0.001, MEM:3605.3M, EPOCH TIME: 1764399727.704599
[11/29 02:02:07    109s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:02:07    109s] Atter site array init, number of instance map data is 0.
[11/29 02:02:07    109s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.015, REAL:0.015, MEM:3605.3M, EPOCH TIME: 1764399727.705320
[11/29 02:02:07    109s] 
[11/29 02:02:07    109s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:07    109s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:07    109s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.016, REAL:0.016, MEM:3605.6M, EPOCH TIME: 1764399727.705996
[11/29 02:02:07    109s] Cell top LLGs are deleted
[11/29 02:02:07    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:07    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:08    110s] 
[11/29 02:02:08    110s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:02:08    110s] 
[11/29 02:02:08    110s] =============================================================================================
[11/29 02:02:08    110s]  Final TAT Report : time_design #1                                              25.11-s102_1
[11/29 02:02:08    110s] =============================================================================================
[11/29 02:02:08    110s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:02:08    110s] ---------------------------------------------------------------------------------------------
[11/29 02:02:08    110s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:02:08    110s] [ OptSummaryReport       ]      1   0:00:00.1  (   9.1 % )     0:00:00.7 /  0:00:00.8    1.0
[11/29 02:02:08    110s] [ DrvReport              ]      1   0:00:00.3  (  31.6 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:02:08    110s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.0
[11/29 02:02:08    110s] [ TimingUpdate           ]      1   0:00:00.1  (  14.0 % )     0:00:00.1 /  0:00:00.2    1.0
[11/29 02:02:08    110s] [ TimingReport           ]      1   0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:02:08    110s] [ GenerateReports        ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.0    0.9
[11/29 02:02:08    110s] [ MISC                   ]          0:00:00.3  (  29.9 % )     0:00:00.3 /  0:00:00.3    0.9
[11/29 02:02:08    110s] ---------------------------------------------------------------------------------------------
[11/29 02:02:08    110s]  time_design #1 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    1.0
[11/29 02:02:08    110s] ---------------------------------------------------------------------------------------------
[11/29 02:02:08    110s] *** time_design #1 [finish] () : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:01:50.1/0:02:34.0 (0.7), mem = 3612.3M
[11/29 02:02:08    110s] @@file 53: time_design -pre_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_prects.txt
[11/29 02:02:08    110s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:02:08    110s] 
[11/29 02:02:08    110s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:02:08    110s] 
[11/29 02:02:08    110s] TimeStamp Deleting Cell Server End ...
[11/29 02:02:08    110s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3585.9M, EPOCH TIME: 1764399728.516275
[11/29 02:02:08    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:08    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:08    110s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3585.9M, EPOCH TIME: 1764399728.516355
[11/29 02:02:08    110s] Memory usage before memory release/compaction is 3585.9
[11/29 02:02:08    110s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:08    110s] Memory usage at end of DPlace-Cleanup is 3585.9M.
[11/29 02:02:08    110s] Effort level <high> specified for reg2reg path_group
[11/29 02:02:08    110s] Cell top LLGs are deleted
[11/29 02:02:08    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:08    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:08    110s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3601.4M, EPOCH TIME: 1764399728.915593
[11/29 02:02:08    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:08    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:08    110s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3601.4M, EPOCH TIME: 1764399728.916110
[11/29 02:02:08    110s] Max number of tech site patterns supported in site array is 256.
[11/29 02:02:08    110s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:02:08    110s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:02:08    110s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:02:08    110s] Fast DP-INIT is on for default
[11/29 02:02:08    110s] Atter site array init, number of instance map data is 0.
[11/29 02:02:08    110s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.013, REAL:0.013, MEM:3601.4M, EPOCH TIME: 1764399728.929025
[11/29 02:02:08    110s] 
[11/29 02:02:08    110s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:08    110s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:08    110s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.014, MEM:3601.4M, EPOCH TIME: 1764399728.929720
[11/29 02:02:08    110s] Cell top LLGs are deleted
[11/29 02:02:08    110s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:08    110s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:09    111s] Topological Sorting (REAL = 0:00:00.0, MEM = 3619.0M, InitMEM = 3618.8M)
[11/29 02:02:09    111s] End AAE Lib Interpolated Model. (MEM=3618.996094 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:02:10    111s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:02:10    111s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 3644.9M) ***
[11/29 02:02:10    112s] 
[11/29 02:02:10    112s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:02:10    112s] 
[11/29 02:02:10    112s] =============================================================================================
[11/29 02:02:10    112s]  Final TAT Report : time_design #2                                              25.11-s102_1
[11/29 02:02:10    112s] =============================================================================================
[11/29 02:02:10    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:02:10    112s] ---------------------------------------------------------------------------------------------
[11/29 02:02:10    112s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:02:10    112s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.2 % )     0:00:01.6 /  0:00:01.6    1.0
[11/29 02:02:10    112s] [ UpdateTimingGraph      ]      1   0:00:00.3  (  13.5 % )     0:00:01.4 /  0:00:01.4    1.0
[11/29 02:02:10    112s] [ FullDelayCalc          ]      1   0:00:01.0  (  44.9 % )     0:00:01.0 /  0:00:01.0    1.0
[11/29 02:02:10    112s] [ TimingUpdate           ]      1   0:00:00.1  (   5.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:02:10    112s] [ TimingReport           ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:02:10    112s] [ GenerateReports        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:02:10    112s] [ MISC                   ]          0:00:00.6  (  26.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:02:10    112s] ---------------------------------------------------------------------------------------------
[11/29 02:02:10    112s]  time_design #2 TOTAL               0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.2    1.0
[11/29 02:02:10    112s] ---------------------------------------------------------------------------------------------
[11/29 02:02:10    112s] *** time_design #2 [finish] () : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:52.3/0:02:36.2 (0.7), mem = 3574.4M
[11/29 02:02:10    112s] @@file 54: report_gate_count -out_file $LAYOUT_REPORTS/gates_prects.txt
[11/29 02:02:10    112s] Gate area 0.7980 um^2
[11/29 02:02:10    112s] [0] top Gates=8261 Cells=2221 Area=6592.3 um^2
[11/29 02:02:10    112s] @file 55: report_qor -format text -file $LAYOUT_REPORTS/qor_prects.txt
[11/29 02:02:10    112s] This command will be deprecated in future releases; please use report_metric.
[11/29 02:02:10    112s] @@file 56: report_route -summary > $LAYOUT_REPORTS/route_prects.txt
[11/29 02:02:10    112s] @file 57:
[11/29 02:02:10    112s] @file 58: # Early power rail analysis
[11/29 02:02:10    112s] @file 59: #source [ file join $LAYOUT_SCRIPTS early_power_rail.tcl ]
[11/29 02:02:10    112s] @file 60:
[11/29 02:02:10    112s] @file 61: # Early global route
[11/29 02:02:10    112s] @file 62: source [ file join $LAYOUT_SCRIPTS early_global_route.tcl ]
[11/29 02:02:10    112s] #@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/early_global_route.tcl (pre)
[11/29 02:02:10    112s] @file 1: # Get global settings
[11/29 02:02:10    112s] @file 2: source ../global_variables.tcl
[11/29 02:02:10    112s] #@ Begin verbose source ../global_variables.tcl (pre)
[11/29 02:02:10    112s] @file 1: # Set current directory root as variable
[11/29 02:02:10    112s] @file 2: set ROOT [file normalize [file dirname [info script]]]
[11/29 02:02:10    112s] @file 3:
[11/29 02:02:10    112s] @file 4: # Base Nangate directory
[11/29 02:02:10    112s] @file 5: set NANGATE_BASE /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12
[11/29 02:02:10    112s] @file 6:
[11/29 02:02:10    112s] @file 7: # Set LIB and LEF folder
[11/29 02:02:10    112s] @file 8: set LIB_ROOT "$NANGATE_BASE/Front_End/Liberty/NLDM"
[11/29 02:02:10    112s] @file 9: set LEF_ROOT "$NANGATE_BASE/Back_End/lef"
[11/29 02:02:10    112s] @file 10:
[11/29 02:02:10    112s] @file 11: puts "ROOT = $ROOT"
[11/29 02:02:10    112s] ROOT = /scratch/asicfab/a/vkevat/systolic_array_I2I
[11/29 02:02:10    112s] @file 12: puts "LIB_ROOT = $LIB_ROOT"
[11/29 02:02:10    112s] LIB_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
[11/29 02:02:10    112s] @file 13: puts "LEF_ROOT = $LEF_ROOT"
[11/29 02:02:10    112s] LEF_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef
[11/29 02:02:10    112s] @file 14:
[11/29 02:02:10    112s] @file 15: # Set modules and include folder
[11/29 02:02:10    112s] @file 16: set MODULES $ROOT/src/modules
[11/29 02:02:10    112s] @file 17: set INCLUDE $ROOT/src/include
[11/29 02:02:10    112s] @file 18: set TESTBENCH $ROOT/src/testbench
[11/29 02:02:10    112s] @file 19:
[11/29 02:02:10    112s] @file 20: # Set Synthesis Output Directory
[11/29 02:02:10    112s] @file 21: set SYNTH_OUT $ROOT/synthesis/outputs
[11/29 02:02:10    112s] @file 22:
[11/29 02:02:10    112s] @file 23: # Set Conformal directory
[11/29 02:02:10    112s] @file 24: set CONFRML $ROOT/lec
[11/29 02:02:10    112s] @file 25:
[11/29 02:02:10    112s] @file 26: # Set Layout Output Directory
[11/29 02:02:10    112s] @file 27: set LAYOUT_OUT $ROOT/layout/outputs
[11/29 02:02:10    112s] @file 28:
[11/29 02:02:10    112s] @file 29: # Set top module
[11/29 02:02:10    112s] @file 30: set TOP top
[11/29 02:02:10    112s] #@ End verbose source ../global_variables.tcl
[11/29 02:02:10    112s] @file 3:
[11/29 02:02:10    112s] @file 4: # Early global route settings
[11/29 02:02:10    112s] @file 5: # Top and bottom allowed layers for routing (M1 bottom, M10 top)
[11/29 02:02:10    112s] @file 6:
[11/29 02:02:10    112s] @@file 7: set_db route_early_global_bottom_routing_layer 1
[11/29 02:02:10    112s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
[11/29 02:02:10    112s] @@file 8: set_db route_early_global_top_routing_layer 10
[11/29 02:02:10    112s] **WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
[11/29 02:02:10    112s] @file 9:
[11/29 02:02:10    112s] @file 10: # Run early global route
[11/29 02:02:10    112s] @@file 11: route_early_global
[11/29 02:02:10    112s] #% Begin route_early_global (date=11/29 02:02:10, mem=3575.6M)
[11/29 02:02:10    112s] (I)      Running eGR regular flow
[11/29 02:02:10    112s] Running assign ptn pin
[11/29 02:02:10    112s] Running config msv constraints
[11/29 02:02:10    112s] Running pre-eGR process
[11/29 02:02:10    112s] (I)      Initializing eGR engine (regular)
[11/29 02:02:10    112s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.21 MB )
[11/29 02:02:10    112s] Set min layer with parameter ( 1 )
[11/29 02:02:10    112s] Set max layer with parameter ( 10 )
[11/29 02:02:10    112s] (I)      clean place blk overflow:
[11/29 02:02:10    112s] (I)      H : enabled 1.00 0
[11/29 02:02:10    112s] (I)      V : enabled 1.00 0
[11/29 02:02:10    112s] (I)      Initializing eGR engine (regular)
[11/29 02:02:10    112s] Set min layer with parameter ( 1 )
[11/29 02:02:10    112s] Set max layer with parameter ( 10 )
[11/29 02:02:10    112s] (I)      clean place blk overflow:
[11/29 02:02:10    112s] (I)      H : enabled 1.00 0
[11/29 02:02:10    112s] (I)      V : enabled 1.00 0
[11/29 02:02:10    112s] (I)      Running eGR Regular flow
[11/29 02:02:10    112s] (I)      # wire layers (front) : 11
[11/29 02:02:10    112s] (I)      # wire layers (back)  : 0
[11/29 02:02:10    112s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.21 MB )
[11/29 02:02:10    112s] (I)      min wire layer : 1
[11/29 02:02:10    112s] (I)      max wire layer : 10
[11/29 02:02:10    112s] (I)      # cut layers (front) : 10
[11/29 02:02:10    112s] (I)      # cut layers (back)  : 0
[11/29 02:02:10    112s] (I)      min cut layer : 1
[11/29 02:02:10    112s] (I)      max cut layer : 9
[11/29 02:02:10    112s] (I)      ================================ Layers ================================
[11/29 02:02:10    112s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:02:10    112s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:02:10    112s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:02:10    112s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:02:10    112s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:02:10    112s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:02:10    112s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:02:10    112s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:02:10    112s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:02:10    112s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:02:10    112s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:02:10    112s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:02:10    112s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:02:10    112s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:02:10    112s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:02:10    112s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:02:10    112s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:02:10    112s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:02:10    112s] (I)      Started Import and model ( Curr Mem: 3.21 MB )
[11/29 02:02:10    112s] (I)      == Non-default Options ==
[11/29 02:02:10    112s] (I)      Maximum routing layer                              : 10
[11/29 02:02:10    112s] (I)      Minimum routing layer                              : 1
[11/29 02:02:10    112s] (I)      Top routing layer                                  : 10
[11/29 02:02:10    112s] (I)      Bottom routing layer                               : 1
[11/29 02:02:10    112s] (I)      Number of threads                                  : 1
[11/29 02:02:10    112s] (I)      Route tie net to shape                             : auto
[11/29 02:02:10    112s] (I)      Method to set GCell size                           : row
[11/29 02:02:10    112s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:02:10    112s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:02:10    112s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:02:10    112s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:02:10    112s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:02:10    112s] (I)      ============== Pin Summary ==============
[11/29 02:02:10    112s] (I)      +-------+--------+---------+------------+
[11/29 02:02:10    112s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:02:10    112s] (I)      +-------+--------+---------+------------+
[11/29 02:02:10    112s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:02:10    112s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:02:10    112s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:02:10    112s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:02:10    112s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:02:10    112s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:02:10    112s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:02:10    112s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:02:10    112s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:02:10    112s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:02:10    112s] (I)      +-------+--------+---------+------------+
[11/29 02:02:10    112s] (I)      Custom ignore net properties:
[11/29 02:02:10    112s] (I)      1 : NotLegal
[11/29 02:02:10    112s] (I)      Default ignore net properties:
[11/29 02:02:10    112s] (I)      1 : Special
[11/29 02:02:10    112s] (I)      2 : Analog
[11/29 02:02:10    112s] (I)      3 : Fixed
[11/29 02:02:10    112s] (I)      4 : Skipped
[11/29 02:02:10    112s] (I)      5 : MixedSignal
[11/29 02:02:10    112s] (I)      Prerouted net properties:
[11/29 02:02:10    112s] (I)      1 : NotLegal
[11/29 02:02:10    112s] (I)      2 : Special
[11/29 02:02:10    112s] (I)      3 : Analog
[11/29 02:02:10    112s] (I)      4 : Fixed
[11/29 02:02:10    112s] (I)      5 : Skipped
[11/29 02:02:10    112s] (I)      6 : MixedSignal
[11/29 02:02:10    112s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:02:10    112s] (I)      Use row-based GCell size
[11/29 02:02:10    112s] (I)      Use row-based GCell align
[11/29 02:02:10    112s] (I)      layer 0 area = 0
[11/29 02:02:10    112s] (I)      layer 1 area = 0
[11/29 02:02:10    112s] (I)      layer 2 area = 0
[11/29 02:02:10    112s] (I)      layer 3 area = 0
[11/29 02:02:10    112s] (I)      layer 4 area = 0
[11/29 02:02:10    112s] (I)      layer 5 area = 0
[11/29 02:02:10    112s] (I)      layer 6 area = 0
[11/29 02:02:10    112s] (I)      layer 7 area = 0
[11/29 02:02:10    112s] (I)      layer 8 area = 0
[11/29 02:02:10    112s] (I)      layer 9 area = 0
[11/29 02:02:10    112s] (I)      GCell unit size   : 2800
[11/29 02:02:10    112s] (I)      GCell multiplier  : 1
[11/29 02:02:10    112s] (I)      GCell row height  : 2800
[11/29 02:02:10    112s] (I)      Actual row height : 2800
[11/29 02:02:10    112s] (I)      GCell align ref   : 16340 24080
[11/29 02:02:10    112s] [NR-eGR] Track table information for default rule: 
[11/29 02:02:10    112s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:02:10    112s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:02:10    112s] (I)      ============== Default via ===============
[11/29 02:02:10    112s] (I)      +---+------------------+-----------------+
[11/29 02:02:10    112s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:02:10    112s] (I)      +---+------------------+-----------------+
[11/29 02:02:10    112s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:02:10    112s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:02:10    112s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:02:10    112s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:02:10    112s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:02:10    112s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:02:10    112s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:02:10    112s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:02:10    112s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:02:10    112s] (I)      +---+------------------+-----------------+
[11/29 02:02:10    112s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:02:10    112s] [NR-eGR] Read 4857 PG shapes
[11/29 02:02:10    112s] [NR-eGR] Read 0 clock shapes
[11/29 02:02:10    112s] [NR-eGR] Read 0 other shapes
[11/29 02:02:10    112s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:02:10    112s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:02:10    112s] [NR-eGR] #Instance Blockages : 93652
[11/29 02:02:10    112s] [NR-eGR] #PG Blockages       : 4857
[11/29 02:02:10    112s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:02:10    112s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:02:10    112s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:02:10    112s] [NR-eGR] #Other Blockages    : 0
[11/29 02:02:10    112s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:02:10    112s] [NR-eGR] #prerouted nets         : 0
[11/29 02:02:10    112s] [NR-eGR] #prerouted special nets : 0
[11/29 02:02:10    112s] [NR-eGR] #prerouted wires        : 0
[11/29 02:02:10    112s] (I)        Front-side 2948 ( ignored 0 )
[11/29 02:02:10    112s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:02:10    112s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:02:10    112s] [NR-eGR] Read 2948 nets ( ignored 0 )
[11/29 02:02:10    112s] (I)      handle routing halo
[11/29 02:02:10    112s] (I)      Reading macro buffers
[11/29 02:02:10    112s] (I)      Number of macro buffers: 0
[11/29 02:02:11    112s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:02:11    112s] (I)      original grid = 61 x 115
[11/29 02:02:11    112s] (I)      merged grid = 61 x 115
[11/29 02:02:11    112s] (I)      Read Num Blocks=98509  Num Prerouted Wires=0  Num CS=0
[11/29 02:02:11    112s] (I)      Layer 0 (H) : #blockages 94048 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:02:11    112s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:02:11    112s] (I)      Number of ignored nets                =      0
[11/29 02:02:11    112s] (I)      Number of connected nets              =      0
[11/29 02:02:11    112s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:02:11    112s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:02:11    112s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:02:11    112s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:02:11    112s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:02:11    112s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:02:11    112s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:02:11    112s] (I)      Ndr track 0 does not exist
[11/29 02:02:11    112s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:02:11    112s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:02:11    112s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:02:11    112s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:02:11    112s] (I)      Site width          :   380  (dbu)
[11/29 02:02:11    112s] (I)      Row height          :  2800  (dbu)
[11/29 02:02:11    112s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:02:11    112s] (I)      GCell width         :  2800  (dbu)
[11/29 02:02:11    112s] (I)      GCell height        :  2800  (dbu)
[11/29 02:02:11    112s] (I)      Grid                :    61   115    10
[11/29 02:02:11    112s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:02:11    112s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:02:11    112s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:02:11    112s] (I)      Horizontal capacity :  2800     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:02:11    112s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:02:11    112s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:02:11    112s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:02:11    112s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:02:11    112s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:02:11    112s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:02:11    112s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:02:11    112s] (I)      --------------------------------------------------------
[11/29 02:02:11    112s] 
[11/29 02:02:11    112s] [NR-eGR] == Routing rule table ==
[11/29 02:02:11    112s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:02:11    112s] [NR-eGR] ----------------------
[11/29 02:02:11    112s] [NR-eGR]   0  (Default)   2948 
[11/29 02:02:11    112s] (I)      ==== NDR : (Default) ====
[11/29 02:02:11    112s] (I)      +--------------+--------+
[11/29 02:02:11    112s] (I)      |           ID |      0 |
[11/29 02:02:11    112s] (I)      |      Default |    yes |
[11/29 02:02:11    112s] (I)      |  Clk Special |     no |
[11/29 02:02:11    112s] (I)      | Hard spacing |     no |
[11/29 02:02:11    112s] (I)      |    NDR track | (none) |
[11/29 02:02:11    112s] (I)      |      NDR via | (none) |
[11/29 02:02:11    112s] (I)      |  Extra space |      0 |
[11/29 02:02:11    112s] (I)      |      Shields |      0 |
[11/29 02:02:11    112s] (I)      |   Demand (H) |      1 |
[11/29 02:02:11    112s] (I)      |   Demand (V) |      1 |
[11/29 02:02:11    112s] (I)      |        #Nets |   2948 |
[11/29 02:02:11    112s] (I)      +--------------+--------+
[11/29 02:02:11    112s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:02:11    112s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:02:11    112s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:02:11    112s] (I)      |  metal1    140      130    280      280      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:02:11    112s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:02:11    112s] (I)      =============== Blocked Tracks ===============
[11/29 02:02:11    112s] (I)      +-------+---------+----------+---------------+
[11/29 02:02:11    112s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:02:11    112s] (I)      +-------+---------+----------+---------------+
[11/29 02:02:11    112s] (I)      |     1 |   70272 |    48698 |        69.30% |
[11/29 02:02:11    112s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:02:11    112s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:02:11    112s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:02:11    112s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:02:11    112s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:02:11    112s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:02:11    112s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:02:11    112s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:02:11    112s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:02:11    112s] (I)      +-------+---------+----------+---------------+
[11/29 02:02:11    112s] (I)      Finished Import and model ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] (I)      Reset routing kernel
[11/29 02:02:11    112s] (I)      Started Global Routing ( Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] (I)      totalPins=10247  totalGlobalPin=9256 (90.33%)
[11/29 02:02:11    112s] (I)      ================== Net Group Info ==================
[11/29 02:02:11    112s] (I)      +----+----------------+--------------+-------------+
[11/29 02:02:11    112s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:02:11    112s] (I)      +----+----------------+--------------+-------------+
[11/29 02:02:11    112s] (I)      |  1 |           2948 |    metal1(1) | metal10(10) |
[11/29 02:02:11    112s] (I)      +----+----------------+--------------+-------------+
[11/29 02:02:11    112s] (I)      total 2D Cap : 263966 = (137620 H, 126346 V)
[11/29 02:02:11    112s] (I)      total 2D Demand : 272 = (272 H, 0 V)
[11/29 02:02:11    112s] (I)      init route region map
[11/29 02:02:11    112s] (I)      #blocked regions = 0
[11/29 02:02:11    112s] (I)      #non-blocked regions = 1
[11/29 02:02:11    112s] (I)      init safety region map
[11/29 02:02:11    112s] (I)      #blocked regions = 0
[11/29 02:02:11    112s] (I)      #non-blocked regions = 1
[11/29 02:02:11    112s] (I)      
[11/29 02:02:11    112s] (I)      ============  Phase 1a Route ============
[11/29 02:02:11    112s] [NR-eGR] Layer group 1: route 2948 net(s) in layer range [1, 10]
[11/29 02:02:11    112s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:02:11    112s] (I)      Usage: 18591 = (9215 H, 9376 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:11    112s] (I)      
[11/29 02:02:11    112s] (I)      ============  Phase 1b Route ============
[11/29 02:02:11    112s] (I)      Usage: 18592 = (9216 H, 9376 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:11    112s] (I)      Overflow of layer group 1: 0.00% H + 1.67% V. EstWL: 2.602880e+04um
[11/29 02:02:11    112s] (I)      Congestion metric : 0.00%H 2.46%V, 2.46%HV
[11/29 02:02:11    112s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:02:11    112s] (I)      
[11/29 02:02:11    112s] (I)      ============  Phase 1c Route ============
[11/29 02:02:11    112s] (I)      Level2 Grid: 13 x 23
[11/29 02:02:11    112s] (I)      Usage: 18592 = (9216 H, 9376 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:11    112s] (I)      
[11/29 02:02:11    112s] (I)      ============  Phase 1d Route ============
[11/29 02:02:11    112s] (I)      Usage: 18595 = (9216 H, 9379 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:11    112s] (I)      
[11/29 02:02:11    112s] (I)      ============  Phase 1e Route ============
[11/29 02:02:11    112s] (I)      Usage: 18595 = (9216 H, 9379 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:11    112s] (I)      
[11/29 02:02:11    112s] (I)      ============  Phase 1l Route ============
[11/29 02:02:11    112s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.67% V. EstWL: 2.603300e+04um
[11/29 02:02:11    112s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:02:11    112s] (I)      Layer  1:      21346        62        34       44890       24110    (65.06%) 
[11/29 02:02:11    112s] (I)      Layer  2:      48157      7749        66           0       51240    ( 0.00%) 
[11/29 02:02:11    112s] (I)      Layer  3:      67468      8588         0           0       69000    ( 0.00%) 
[11/29 02:02:11    112s] (I)      Layer  4:      32271      3784         4         570       34200    ( 1.64%) 
[11/29 02:02:11    112s] (I)      Layer  5:      32804      1342         0           0       34500    ( 0.00%) 
[11/29 02:02:11    112s] (I)      Layer  6:      31486      1209         0         570       34200    ( 1.64%) 
[11/29 02:02:11    112s] (I)      Layer  7:       9530       149         0         877       10623    ( 7.62%) 
[11/29 02:02:11    112s] (I)      Layer  8:       8487        23         0        2667        8923    (23.01%) 
[11/29 02:02:11    112s] (I)      Layer  9:       3988         3         0        2335        3702    (38.68%) 
[11/29 02:02:11    112s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:02:11    112s] (I)      Total:        261237     22909       104       52952      275248    (16.13%) 
[11/29 02:02:11    112s] (I)      
[11/29 02:02:11    112s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:02:11    112s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/29 02:02:11    112s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/29 02:02:11    112s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[11/29 02:02:11    112s] [NR-eGR] --------------------------------------------------------------------------------
[11/29 02:02:11    112s] [NR-eGR]  metal1 ( 1)        15( 0.62%)         3( 0.12%)         1( 0.04%)   ( 0.79%) 
[11/29 02:02:11    112s] [NR-eGR]  metal2 ( 2)        66( 0.95%)         0( 0.00%)         0( 0.00%)   ( 0.95%) 
[11/29 02:02:11    112s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:11    112s] [NR-eGR]  metal4 ( 4)         4( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/29 02:02:11    112s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:11    112s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:11    112s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:11    112s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:11    112s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:11    112s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:11    112s] [NR-eGR] --------------------------------------------------------------------------------
[11/29 02:02:11    112s] [NR-eGR]        Total        85( 0.15%)         3( 0.01%)         1( 0.00%)   ( 0.15%) 
[11/29 02:02:11    112s] [NR-eGR] 
[11/29 02:02:11    112s] (I)      Finished Global Routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] (I)      Updating congestion map
[11/29 02:02:11    112s] (I)      total 2D Cap : 265544 = (138404 H, 127140 V)
[11/29 02:02:11    112s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[11/29 02:02:11    112s] (I)      Running track assignment and export wires
[11/29 02:02:11    112s] (I)      Delete wires for 2948 nets 
[11/29 02:02:11    112s] (I)      ============= Track Assignment ============
[11/29 02:02:11    112s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:02:11    112s] (I)      Run Multi-thread track assignment
[11/29 02:02:11    112s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] (I)      Started Export ( Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:02:11    112s] [NR-eGR] Total eGR-routed clock nets wire length: 2457um, number of vias: 1959
[11/29 02:02:11    112s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:02:11    112s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:02:11    112s] [NR-eGR] ------------------------------------
[11/29 02:02:11    112s] [NR-eGR]  metal1   (1H)          2096   8926 
[11/29 02:02:11    112s] [NR-eGR]  metal2   (2V)          6884   6834 
[11/29 02:02:11    112s] [NR-eGR]  metal3   (3H)         10473   3840 
[11/29 02:02:11    112s] [NR-eGR]  metal4   (4V)          5060    436 
[11/29 02:02:11    112s] [NR-eGR]  metal5   (5H)          1970    567 
[11/29 02:02:11    112s] [NR-eGR]  metal6   (6V)          1845    178 
[11/29 02:02:11    112s] [NR-eGR]  metal7   (7H)           230     52 
[11/29 02:02:11    112s] [NR-eGR]  metal8   (8V)            67     54 
[11/29 02:02:11    112s] [NR-eGR]  metal9   (9H)            40      2 
[11/29 02:02:11    112s] [NR-eGR]  metal10  (10V)            3      0 
[11/29 02:02:11    112s] [NR-eGR] ------------------------------------
[11/29 02:02:11    112s] [NR-eGR]           Total        28668  20889 
[11/29 02:02:11    112s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:02:11    112s] [NR-eGR] Total half perimeter of net bounding box: 26963um
[11/29 02:02:11    112s] [NR-eGR] Total length: 28668um, number of vias: 20889
[11/29 02:02:11    112s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:02:11    112s] (I)      == Layer wire length by net rule ==
[11/29 02:02:11    112s] (I)                       Default 
[11/29 02:02:11    112s] (I)      -------------------------
[11/29 02:02:11    112s] (I)       metal1   (1H)    2096um 
[11/29 02:02:11    112s] (I)       metal2   (2V)    6884um 
[11/29 02:02:11    112s] (I)       metal3   (3H)   10473um 
[11/29 02:02:11    112s] (I)       metal4   (4V)    5060um 
[11/29 02:02:11    112s] (I)       metal5   (5H)    1970um 
[11/29 02:02:11    112s] (I)       metal6   (6V)    1845um 
[11/29 02:02:11    112s] (I)       metal7   (7H)     230um 
[11/29 02:02:11    112s] (I)       metal8   (8V)      67um 
[11/29 02:02:11    112s] (I)       metal9   (9H)      40um 
[11/29 02:02:11    112s] (I)       metal10  (10V)      3um 
[11/29 02:02:11    112s] (I)      -------------------------
[11/29 02:02:11    112s] (I)                Total  28668um 
[11/29 02:02:11    112s] (I)      == Layer via count by net rule ==
[11/29 02:02:11    112s] (I)                       Default 
[11/29 02:02:11    112s] (I)      -------------------------
[11/29 02:02:11    112s] (I)       metal1   (1H)      8926 
[11/29 02:02:11    112s] (I)       metal2   (2V)      6834 
[11/29 02:02:11    112s] (I)       metal3   (3H)      3840 
[11/29 02:02:11    112s] (I)       metal4   (4V)       436 
[11/29 02:02:11    112s] (I)       metal5   (5H)       567 
[11/29 02:02:11    112s] (I)       metal6   (6V)       178 
[11/29 02:02:11    112s] (I)       metal7   (7H)        52 
[11/29 02:02:11    112s] (I)       metal8   (8V)        54 
[11/29 02:02:11    112s] (I)       metal9   (9H)         2 
[11/29 02:02:11    112s] (I)       metal10  (10V)        0 
[11/29 02:02:11    112s] (I)      -------------------------
[11/29 02:02:11    112s] (I)                Total    20889 
[11/29 02:02:11    112s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] eee: Design is not marked Stenier-routed. Cleaning up the RC Grid.
[11/29 02:02:11    112s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:02:11    112s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] [NR-eGR] Finished Early Global Route ( CPU: 0.39 sec, Real: 0.40 sec, Curr Mem: 3.21 MB )
[11/29 02:02:11    112s] (I)      ========================================= Runtime Summary ==========================================
[11/29 02:02:11    112s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/29 02:02:11    112s] (I)      ----------------------------------------------------------------------------------------------------
[11/29 02:02:11    112s] (I)       Early Global Route                             100.00%  100.99 sec  101.39 sec  0.40 sec  0.39 sec 
[11/29 02:02:11    112s] (I)       +-Early Global Route kernel                     98.68%  100.99 sec  101.39 sec  0.40 sec  0.38 sec 
[11/29 02:02:11    112s] (I)       | +-Import and model                            30.92%  101.00 sec  101.12 sec  0.12 sec  0.12 sec 
[11/29 02:02:11    112s] (I)       | | +-Create place DB                            5.45%  101.00 sec  101.02 sec  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)       | | | +-Import place data                        5.43%  101.00 sec  101.02 sec  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Read instances and placement           1.42%  101.00 sec  101.00 sec  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Read nets                              3.93%  101.00 sec  101.02 sec  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)       | | +-Create route DB                           22.99%  101.02 sec  101.11 sec  0.09 sec  0.09 sec 
[11/29 02:02:11    112s] (I)       | | | +-Import route data (1T)                  22.89%  101.02 sec  101.11 sec  0.09 sec  0.09 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Read blockages ( Layer 1-10 )          9.59%  101.04 sec  101.08 sec  0.04 sec  0.04 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Read routing blockages               0.00%  101.04 sec  101.04 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Read bump blockages                  0.00%  101.04 sec  101.04 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Read instance blockages              8.41%  101.04 sec  101.07 sec  0.03 sec  0.03 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Read PG blockages                    0.35%  101.07 sec  101.07 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  101.07 sec  101.07 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Read clock blockages                 0.06%  101.07 sec  101.07 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Read other blockages                 0.05%  101.07 sec  101.07 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Read halo blockages                  0.01%  101.07 sec  101.07 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Read boundary cut boxes              0.00%  101.07 sec  101.07 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Read blackboxes                        0.00%  101.08 sec  101.08 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Read prerouted                         0.13%  101.08 sec  101.08 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Read nets                              0.49%  101.08 sec  101.08 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Set up via pillars                     0.24%  101.10 sec  101.10 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Read net priorities                    0.10%  101.10 sec  101.10 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Initialize 3D grid graph               0.09%  101.10 sec  101.10 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Model blockage capacity                2.81%  101.10 sec  101.11 sec  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Initialize 3D capacity               2.66%  101.10 sec  101.11 sec  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)       | | +-Read aux data                              0.00%  101.11 sec  101.11 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | +-Others data preparation                    0.01%  101.11 sec  101.11 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | +-Create route kernel                        2.06%  101.11 sec  101.12 sec  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)       | +-Global Routing                              13.48%  101.12 sec  101.18 sec  0.05 sec  0.05 sec 
[11/29 02:02:11    112s] (I)       | | +-Initialization                             0.31%  101.12 sec  101.12 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | +-Net group 1                                9.44%  101.12 sec  101.16 sec  0.04 sec  0.04 sec 
[11/29 02:02:11    112s] (I)       | | | +-Generate topology                        0.98%  101.12 sec  101.13 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | +-Phase 1a                                 1.42%  101.13 sec  101.14 sec  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Pattern routing (1T)                   1.02%  101.13 sec  101.13 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.14%  101.13 sec  101.13 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Add via demand to 2D                   0.19%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | +-Phase 1b                                 0.69%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Monotonic routing (1T)                 0.26%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | +-Phase 1c                                 0.23%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Two level Routing                      0.21%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Two Level Routing (Regular)          0.10%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | +-Phase 1d                                 0.58%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Detoured routing (1T)                  0.56%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | +-Phase 1e                                 0.04%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Route legalization                     0.00%  101.14 sec  101.14 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | | +-Phase 1l                                 4.56%  101.14 sec  101.16 sec  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)       | | | | +-Layer assignment (1T)                  4.37%  101.14 sec  101.16 sec  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)       | +-Export cong map                              2.75%  101.18 sec  101.19 sec  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)       | | +-Export 2D cong map                         1.25%  101.18 sec  101.19 sec  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)       | +-Extract Global 3D Wires                      0.17%  101.19 sec  101.19 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | +-Track Assignment (1T)                        8.30%  101.19 sec  101.22 sec  0.03 sec  0.03 sec 
[11/29 02:02:11    112s] (I)       | | +-Initialization                             0.08%  101.19 sec  101.19 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | +-Track Assignment Kernel                    8.12%  101.19 sec  101.22 sec  0.03 sec  0.03 sec 
[11/29 02:02:11    112s] (I)       | | +-Free Memory                                0.00%  101.22 sec  101.22 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | +-Export                                      40.71%  101.22 sec  101.39 sec  0.16 sec  0.16 sec 
[11/29 02:02:11    112s] (I)       | | +-Export DB wires                            6.14%  101.22 sec  101.25 sec  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)       | | | +-Export all nets                          5.06%  101.23 sec  101.25 sec  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)       | | | +-Set wire vias                            0.66%  101.25 sec  101.25 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | | +-Report wirelength                          8.08%  101.25 sec  101.28 sec  0.03 sec  0.03 sec 
[11/29 02:02:11    112s] (I)       | | +-Update net boxes                          26.38%  101.28 sec  101.39 sec  0.11 sec  0.11 sec 
[11/29 02:02:11    112s] (I)       | | +-Update timing                              0.00%  101.39 sec  101.39 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)       | +-Postprocess design                           0.05%  101.39 sec  101.39 sec  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)      ======================= Summary by functions ========================
[11/29 02:02:11    112s] (I)       Lv  Step                                      %      Real       CPU 
[11/29 02:02:11    112s] (I)      ---------------------------------------------------------------------
[11/29 02:02:11    112s] (I)        0  Early Global Route                  100.00%  0.40 sec  0.39 sec 
[11/29 02:02:11    112s] (I)        1  Early Global Route kernel            98.68%  0.40 sec  0.38 sec 
[11/29 02:02:11    112s] (I)        2  Export                               40.71%  0.16 sec  0.16 sec 
[11/29 02:02:11    112s] (I)        2  Import and model                     30.92%  0.12 sec  0.12 sec 
[11/29 02:02:11    112s] (I)        2  Global Routing                       13.48%  0.05 sec  0.05 sec 
[11/29 02:02:11    112s] (I)        2  Track Assignment (1T)                 8.30%  0.03 sec  0.03 sec 
[11/29 02:02:11    112s] (I)        2  Export cong map                       2.75%  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)        2  Extract Global 3D Wires               0.17%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        2  Postprocess design                    0.05%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        3  Update net boxes                     26.38%  0.11 sec  0.11 sec 
[11/29 02:02:11    112s] (I)        3  Create route DB                      22.99%  0.09 sec  0.09 sec 
[11/29 02:02:11    112s] (I)        3  Net group 1                           9.44%  0.04 sec  0.04 sec 
[11/29 02:02:11    112s] (I)        3  Track Assignment Kernel               8.12%  0.03 sec  0.03 sec 
[11/29 02:02:11    112s] (I)        3  Report wirelength                     8.08%  0.03 sec  0.03 sec 
[11/29 02:02:11    112s] (I)        3  Export DB wires                       6.14%  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)        3  Create place DB                       5.45%  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)        3  Create route kernel                   2.06%  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)        3  Export 2D cong map                    1.25%  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)        3  Initialization                        0.40%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        4  Import route data (1T)               22.89%  0.09 sec  0.09 sec 
[11/29 02:02:11    112s] (I)        4  Import place data                     5.43%  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)        4  Export all nets                       5.06%  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)        4  Phase 1l                              4.56%  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)        4  Phase 1a                              1.42%  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)        4  Generate topology                     0.98%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        4  Phase 1b                              0.69%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        4  Set wire vias                         0.66%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        4  Phase 1d                              0.58%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        4  Phase 1c                              0.23%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        4  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Read blockages ( Layer 1-10 )         9.59%  0.04 sec  0.04 sec 
[11/29 02:02:11    112s] (I)        5  Read nets                             4.41%  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)        5  Layer assignment (1T)                 4.37%  0.02 sec  0.02 sec 
[11/29 02:02:11    112s] (I)        5  Model blockage capacity               2.81%  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)        5  Read instances and placement          1.42%  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)        5  Pattern routing (1T)                  1.02%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Detoured routing (1T)                 0.56%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Monotonic routing (1T)                0.26%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Set up via pillars                    0.24%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Two level Routing                     0.21%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Add via demand to 2D                  0.19%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Pattern Routing Avoiding Blockages    0.14%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Read prerouted                        0.13%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Read net priorities                   0.10%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Initialize 3D grid graph              0.09%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Read instance blockages               8.41%  0.03 sec  0.03 sec 
[11/29 02:02:11    112s] (I)        6  Initialize 3D capacity                2.66%  0.01 sec  0.01 sec 
[11/29 02:02:11    112s] (I)        6  Read PG blockages                     0.35%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Two Level Routing (Regular)           0.10%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] (I)        7  Allocate memory for PG via list       0.10%  0.00 sec  0.00 sec 
[11/29 02:02:11    112s] Running post-eGR process
[11/29 02:02:11    113s] #% End route_early_global (date=11/29 02:02:11, total cpu=0:00:00.6, real=0:00:01.0, peak res=3575.8M, current mem=3575.8M)
[11/29 02:02:11    113s] #@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/early_global_route.tcl
[11/29 02:02:11    113s] @file 63:
[11/29 02:02:11    113s] @file 64: # Clock tree synthesis
[11/29 02:02:11    113s] @file 65: source [ file join $LAYOUT_SCRIPTS create_clock_tree.tcl ]
[11/29 02:02:11    113s] #@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/create_clock_tree.tcl (pre)
[11/29 02:02:11    113s] @file 1: # Get global settings
[11/29 02:02:11    113s] @file 2: source ../global_variables.tcl
[11/29 02:02:11    113s] #@ Begin verbose source ../global_variables.tcl (pre)
[11/29 02:02:11    113s] @file 1: # Set current directory root as variable
[11/29 02:02:11    113s] @file 2: set ROOT [file normalize [file dirname [info script]]]
[11/29 02:02:11    113s] @file 3:
[11/29 02:02:11    113s] @file 4: # Base Nangate directory
[11/29 02:02:11    113s] @file 5: set NANGATE_BASE /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12
[11/29 02:02:11    113s] @file 6:
[11/29 02:02:11    113s] @file 7: # Set LIB and LEF folder
[11/29 02:02:11    113s] @file 8: set LIB_ROOT "$NANGATE_BASE/Front_End/Liberty/NLDM"
[11/29 02:02:11    113s] @file 9: set LEF_ROOT "$NANGATE_BASE/Back_End/lef"
[11/29 02:02:11    113s] @file 10:
[11/29 02:02:11    113s] @file 11: puts "ROOT = $ROOT"
[11/29 02:02:11    113s] ROOT = /scratch/asicfab/a/vkevat/systolic_array_I2I
[11/29 02:02:11    113s] @file 12: puts "LIB_ROOT = $LIB_ROOT"
[11/29 02:02:11    113s] LIB_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
[11/29 02:02:11    113s] @file 13: puts "LEF_ROOT = $LEF_ROOT"
[11/29 02:02:11    113s] LEF_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef
[11/29 02:02:11    113s] @file 14:
[11/29 02:02:11    113s] @file 15: # Set modules and include folder
[11/29 02:02:11    113s] @file 16: set MODULES $ROOT/src/modules
[11/29 02:02:11    113s] @file 17: set INCLUDE $ROOT/src/include
[11/29 02:02:11    113s] @file 18: set TESTBENCH $ROOT/src/testbench
[11/29 02:02:11    113s] @file 19:
[11/29 02:02:11    113s] @file 20: # Set Synthesis Output Directory
[11/29 02:02:11    113s] @file 21: set SYNTH_OUT $ROOT/synthesis/outputs
[11/29 02:02:11    113s] @file 22:
[11/29 02:02:11    113s] @file 23: # Set Conformal directory
[11/29 02:02:11    113s] @file 24: set CONFRML $ROOT/lec
[11/29 02:02:11    113s] @file 25:
[11/29 02:02:11    113s] @file 26: # Set Layout Output Directory
[11/29 02:02:11    113s] @file 27: set LAYOUT_OUT $ROOT/layout/outputs
[11/29 02:02:11    113s] @file 28:
[11/29 02:02:11    113s] @file 29: # Set top module
[11/29 02:02:11    113s] @file 30: set TOP top
[11/29 02:02:11    113s] #@ End verbose source ../global_variables.tcl
[11/29 02:02:11    113s] @file 3:
[11/29 02:02:11    113s] @file 4: # NDR for clock tree tracks (double spacing+width)
[11/29 02:02:11    113s] @@file 5: create_route_rule -name NDR_ClockTree \
[11/29 02:02:11    113s]  -width {metal1 0.12 metal2 0.16 metal3 0.16 metal4 0.16 metal5 0.16 metal6 0.16 metal7 0.16 metal8 0.16 metal9 0.16 metal10 0.44 } \
[11/29 02:02:11    113s]  -spacing {metal1 0.12 metal2 0.14 metal3 0.14 metal4 0.14 metal5 0.14 metal6 0.14 metal7 0.14 metal8 0.14 metal9 0.14 metal10 0.4} \
[11/29 02:02:11    113s] 
[11/29 02:02:11    113s] @file 9: # Clock tree configuration:
[11/29 02:02:11    113s] @file 10: # Routing on layers 9-5 and in between
[11/29 02:02:11    113s] @@file 11: create_route_type -name ClockTrack -top_preferred_layer 9 -bottom_preferred_layer 5 -route_rule NDR_ClockTree
[11/29 02:02:11    113s] @file 12:
[11/29 02:02:11    113s] @file 13: # Timing targets and track types
[11/29 02:02:11    113s] @file 14: # max skew 100 ps (0.1 TU), max transition time 150 ps (0.15 TU)
[11/29 02:02:11    113s] @@file 15: set_db cts_route_type_leaf ClockTrack
[11/29 02:02:11    113s] @@file 16: set_db cts_route_type_trunk ClockTrack
[11/29 02:02:11    113s] @@file 17: set_db cts_target_skew 0.1
[11/29 02:02:11    113s] @@file 18: set_db cts_target_max_transition_time 0.15
[11/29 02:02:11    113s] @file 19:
[11/29 02:02:11    113s] @file 20: # Save all constraints (above + SDC)
[11/29 02:02:11    113s] @@file 21: create_clock_tree_spec -out_file $LAYOUT_OUT/clocktree.spec
[11/29 02:02:11    113s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[11/29 02:02:11    113s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/29 02:02:11    113s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:02:11    113s] 
[11/29 02:02:11    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:02:11    113s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:02:11    113s] Summary for sequential cells identification: 
[11/29 02:02:11    113s]   Identified SBFF number: 16
[11/29 02:02:11    113s]   Identified MBFF number: 0
[11/29 02:02:11    113s]   Identified SB Latch number: 4
[11/29 02:02:11    113s]   Identified MB Latch number: 0
[11/29 02:02:11    113s]   Not identified SBFF number: 0
[11/29 02:02:11    113s]   Not identified MBFF number: 0
[11/29 02:02:11    113s]   Not identified SB Latch number: 1
[11/29 02:02:11    113s]   Not identified MB Latch number: 0
[11/29 02:02:11    113s]   Number of sequential cells which are not FFs: 8
[11/29 02:02:11    113s]  Visiting view : default_emulate_view
[11/29 02:02:11    113s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:02:11    113s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:02:11    113s]  Visiting view : default_emulate_view
[11/29 02:02:11    113s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:02:11    113s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:02:11    113s] TLC MultiMap info (StdDelay):
[11/29 02:02:11    113s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:02:11    113s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:02:11    113s]  Setting StdDelay to: 10.2ps
[11/29 02:02:11    113s] 
[11/29 02:02:11    113s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:02:11    113s] Reset timing graph...
[11/29 02:02:11    113s] Ignoring AAE DB Resetting ...
[11/29 02:02:11    113s] Reset timing graph done.
[11/29 02:02:11    113s] Ignoring AAE DB Resetting ...
[11/29 02:02:11    113s] Analyzing clock structure...
[11/29 02:02:11    113s] Analyzing clock structure done.
[11/29 02:02:11    113s] Reset timing graph...
[11/29 02:02:12    113s] Ignoring AAE DB Resetting ...
[11/29 02:02:12    113s] Reset timing graph done.
[11/29 02:02:12    113s] Wrote: /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/outputs/clocktree.spec
[11/29 02:02:12    113s] @file 22:
[11/29 02:02:12    113s] @file 23: # Design clock tree
[11/29 02:02:12    113s] @@file 24: clock_opt_design
[11/29 02:02:12    113s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:01:53.7/0:02:37.7 (0.7), mem = 3580.3M
[11/29 02:02:12    113s] **INFO: User's settings:
[11/29 02:02:12    113s] delaycal_default_net_delay                                     1000ps
[11/29 02:02:12    113s] delaycal_default_net_load                                      0.5pf
[11/29 02:02:12    113s] delaycal_enable_high_fanout                                    true
[11/29 02:02:12    113s] delaycal_enable_ideal_seq_async_pins                           false
[11/29 02:02:12    113s] delaycal_eng_enablepreplacedflow                               false
[11/29 02:02:12    113s] delaycal_ignore_net_load                                       false
[11/29 02:02:12    113s] delaycal_input_transition_delay                                0.1ps
[11/29 02:02:12    113s] delaycal_socv_accuracy_mode                                    low
[11/29 02:02:12    113s] delaycal_use_default_delay_limit                               1000
[11/29 02:02:12    113s] setAnalysisMode -virtualIPO                                    false
[11/29 02:02:12    113s] setDelayCalMode -engine                                        aae
[11/29 02:02:12    113s] extract_rc_engine                                              pre_route
[11/29 02:02:12    113s] opt_area_recovery                                              default
[11/29 02:02:12    113s] opt_drv                                                        true
[11/29 02:02:12    113s] opt_drv_margin                                                 0.0
[11/29 02:02:12    113s] opt_effort                                                     high
[11/29 02:02:12    113s] opt_leakage_to_dynamic_ratio                                   1.0
[11/29 02:02:12    113s] opt_power_effort                                               none
[11/29 02:02:12    113s] opt_remove_redundant_insts                                     true
[11/29 02:02:12    113s] opt_resize_flip_flops                                          true
[11/29 02:02:12    113s] opt_setup_target_slack                                         0.0
[11/29 02:02:12    113s] opt_view_pruning_hold_views_active_list                        { default_emulate_view }
[11/29 02:02:12    113s] opt_view_pruning_setup_views_active_list                       { default_emulate_view }
[11/29 02:02:12    113s] opt_view_pruning_setup_views_persistent_list                   { default_emulate_view}
[11/29 02:02:12    113s] opt_view_pruning_tdgr_setup_views_persistent_list              { default_emulate_view}
[11/29 02:02:12    113s] place_design_floorplan_mode                                    false
[11/29 02:02:12    113s] place_design_refine_place                                      true
[11/29 02:02:12    113s] place_global_cong_effort                                       auto
[11/29 02:02:12    113s] place_global_place_io_pins                                     true
[11/29 02:02:12    113s] route_extract_third_party_compatible                           false
[11/29 02:02:12    113s] route_global_exp_timing_driven_std_delay                       10.2
[11/29 02:02:12    113s] route_early_global_bottom_routing_layer                        1
[11/29 02:02:12    113s] route_early_global_top_routing_layer                           10
[11/29 02:02:12    113s] getAnalysisMode -virtualIPO                                    false
[11/29 02:02:12    113s] getDelayCalMode -engine                                        aae
[11/29 02:02:12    113s] get_power_analysis_mode -report_power_quiet                    false
[11/29 02:02:12    113s] getAnalysisMode -virtualIPO                                    false
[11/29 02:02:12    113s] Hard fence disabled
[11/29 02:02:12    113s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3580.3M, EPOCH TIME: 1764399732.139866
[11/29 02:02:12    113s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3580.3M, EPOCH TIME: 1764399732.140098
[11/29 02:02:12    113s] Memory usage before memory release/compaction is 3580.3
[11/29 02:02:12    113s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:02:12    113s] Memory usage at beginning of DPlace-Init is 3580.3M.
[11/29 02:02:12    113s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3580.3M, EPOCH TIME: 1764399732.140212
[11/29 02:02:12    113s] Processing tracks to init pin-track alignment.
[11/29 02:02:12    113s] z: 2, totalTracks: 1
[11/29 02:02:12    113s] z: 4, totalTracks: 1
[11/29 02:02:12    113s] z: 6, totalTracks: 1
[11/29 02:02:12    113s] z: 8, totalTracks: 1
[11/29 02:02:12    113s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:12    113s] Cell top LLGs are deleted
[11/29 02:02:12    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:12    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:12    113s] # Building top llgBox search-tree.
[11/29 02:02:12    113s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3580.5M, EPOCH TIME: 1764399732.213024
[11/29 02:02:12    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:12    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:12    113s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3580.5M, EPOCH TIME: 1764399732.213806
[11/29 02:02:12    113s] Max number of tech site patterns supported in site array is 256.
[11/29 02:02:12    113s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:02:12    113s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:02:12    113s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:02:12    113s] Fast DP-INIT is on for default
[11/29 02:02:12    113s] Keep-away cache is enable on metals: 1-10
[11/29 02:02:12    113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:02:12    113s] Atter site array init, number of instance map data is 0.
[11/29 02:02:12    113s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.014, REAL:0.014, MEM:3580.6M, EPOCH TIME: 1764399732.228129
[11/29 02:02:12    113s] 
[11/29 02:02:12    113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:12    113s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:12    113s] # Starting Bad Lib Cell Checking (CMU) 
[11/29 02:02:12    113s] OPERPROF:         Starting CMU at level 5, MEM:3580.6M, EPOCH TIME: 1764399732.228783
[11/29 02:02:12    113s] OPERPROF:         Finished CMU at level 5, CPU:0.001, REAL:0.001, MEM:3580.6M, EPOCH TIME: 1764399732.229420
[11/29 02:02:12    113s] 
[11/29 02:02:12    113s] Bad Lib Cell Checking (CMU) is done! (0)
[11/29 02:02:12    113s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.017, REAL:0.017, MEM:3580.6M, EPOCH TIME: 1764399732.229740
[11/29 02:02:12    113s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3580.6M, EPOCH TIME: 1764399732.229778
[11/29 02:02:12    113s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3580.6M, EPOCH TIME: 1764399732.229870
[11/29 02:02:12    113s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3580.6MB).
[11/29 02:02:12    113s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.090, REAL:0.090, MEM:3580.6M, EPOCH TIME: 1764399732.230332
[11/29 02:02:12    113s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.090, REAL:0.090, MEM:3580.6M, EPOCH TIME: 1764399732.230363
[11/29 02:02:12    113s] TDRefine: refinePlace mode is spiral
[11/29 02:02:12    113s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.3
[11/29 02:02:12    113s] OPERPROF:   Starting Refine-Place at level 2, MEM:3580.6M, EPOCH TIME: 1764399732.230478
[11/29 02:02:12    113s] *** Starting place_detail (0:01:54 mem=3580.6M) ***
[11/29 02:02:12    113s] Total net bbox length = 2.696e+04 (1.224e+04 1.472e+04) (ext = 1.524e+04)
[11/29 02:02:12    113s] 
[11/29 02:02:12    113s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:12    113s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:12    113s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3580.6M, EPOCH TIME: 1764399732.245861
[11/29 02:02:12    113s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3580.6M, EPOCH TIME: 1764399732.246175
[11/29 02:02:12    113s] Set min layer with parameter ( 1 )
[11/29 02:02:12    113s] Set max layer with parameter ( 10 )
[11/29 02:02:12    113s] Set min layer with parameter ( 1 )
[11/29 02:02:12    113s] Set max layer with parameter ( 10 )
[11/29 02:02:12    113s] User Input Parameters:
[11/29 02:02:12    113s] - Congestion Driven    : Off
[11/29 02:02:12    113s] - Timing Driven        : Off
[11/29 02:02:12    113s] - Area-Violation Based : Off
[11/29 02:02:12    113s] - Start Rollback Level : -5
[11/29 02:02:12    113s] - Legalized            : On
[11/29 02:02:12    113s] - Window Based         : Off
[11/29 02:02:12    113s] - eDen incr mode       : Off
[11/29 02:02:12    113s] - Small incr mode      : On
[11/29 02:02:12    113s] 
[11/29 02:02:12    113s] 
[11/29 02:02:12    113s] Starting Small incrNP...
[11/29 02:02:12    113s] default core: bins with density > 0.750 = 22.00 % ( 11 / 50 )
[11/29 02:02:12    113s] Density distribution unevenness ratio (U70) = 3.172%
[11/29 02:02:12    113s] Density distribution unevenness ratio (U80) = 0.044%
[11/29 02:02:12    113s] Density distribution unevenness ratio (U90) = 0.000%
[11/29 02:02:12    113s] Density distribution unevenness ratio = 3.408%
[11/29 02:02:12    113s] Density distribution unevenness ratio (U70R) = 3.172%
[11/29 02:02:12    113s] Density distribution unevenness ratio (U80R) = 0.044%
[11/29 02:02:12    113s] Density distribution unevenness ratio (U90R) = 0.000%
[11/29 02:02:12    113s] Density distribution weighted unevenness ratio = 0.367%
[11/29 02:02:12    113s] cost 0.814865, thresh 1.000000
[11/29 02:02:12    113s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3580.7M)
[11/29 02:02:12    113s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:02:12    113s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3580.7M, EPOCH TIME: 1764399732.250469
[11/29 02:02:12    113s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3580.7M, EPOCH TIME: 1764399732.250685
[11/29 02:02:12    113s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3580.7M, EPOCH TIME: 1764399732.250723
[11/29 02:02:12    113s] Starting refinePlace ...
[11/29 02:02:12    113s] Set min layer with parameter ( 1 )
[11/29 02:02:12    113s] Set max layer with parameter ( 10 )
[11/29 02:02:12    113s] Set min layer with parameter ( 1 )
[11/29 02:02:12    113s] Set max layer with parameter ( 10 )
[11/29 02:02:12    113s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:02:12    113s] DDP markSite nrRow 98 nrJob 98
[11/29 02:02:12    113s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:3581.3M, EPOCH TIME: 1764399732.259220
[11/29 02:02:12    113s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:3581.3M, EPOCH TIME: 1764399732.259287
[11/29 02:02:12    113s]   Spread Effort: high, standalone mode, useDDP on.
[11/29 02:02:12    113s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3581.6MB) @(0:01:54 - 0:01:54).
[11/29 02:02:12    113s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:02:12    113s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:02:12    113s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3581.6MB
[11/29 02:02:12    113s] Statistics of distance of Instance movement in refine placement:
[11/29 02:02:12    113s]   maximum (X+Y) =         0.00 um
[11/29 02:02:12    113s]   mean    (X+Y) =         0.00 um
[11/29 02:02:12    113s] Summary Report:
[11/29 02:02:12    113s] Instances moved: 0 (out of 2221 movable)
[11/29 02:02:12    113s] Instances flipped: 0
[11/29 02:02:12    113s] Mean displacement: 0.00 um
[11/29 02:02:12    113s] Max displacement: 0.00 um 
[11/29 02:02:12    113s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:02:12    113s] Total instances moved : 0
[11/29 02:02:12    113s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.011, REAL:0.011, MEM:3581.8M, EPOCH TIME: 1764399732.261814
[11/29 02:02:12    113s] Total net bbox length = 2.696e+04 (1.224e+04 1.472e+04) (ext = 1.524e+04)
[11/29 02:02:12    113s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3581.8MB
[11/29 02:02:12    113s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=3581.8MB) @(0:01:54 - 0:01:54).
[11/29 02:02:12    113s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.3
[11/29 02:02:12    113s] *** Finished place_detail (0:01:54 mem=3581.8M) ***
[11/29 02:02:12    113s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.042, REAL:0.043, MEM:3581.8M, EPOCH TIME: 1764399732.273234
[11/29 02:02:12    113s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3581.8M, EPOCH TIME: 1764399732.273305
[11/29 02:02:12    113s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:12    113s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:12    114s] Cell top LLGs are deleted
[11/29 02:02:12    114s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:12    114s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:12    114s] # Resetting pin-track-align track data.
[11/29 02:02:12    114s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.118, REAL:0.119, MEM:3581.4M, EPOCH TIME: 1764399732.391812
[11/29 02:02:12    114s] Memory usage before memory release/compaction is 3581.4
[11/29 02:02:12    114s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:12    114s] Memory usage at end of DPlace-Cleanup is 3581.4M.
[11/29 02:02:12    114s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.251, REAL:0.252, MEM:3581.4M, EPOCH TIME: 1764399732.391997
[11/29 02:02:12    114s] ccopt_args: 
[11/29 02:02:12    114s] Turning off fast DC mode.
[11/29 02:02:12    114s] Runtime...
[11/29 02:02:12    114s] (clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[11/29 02:02:12    114s] (clock_opt_design): create_ccopt_clock_tree_spec
[11/29 02:02:12    114s] Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
[11/29 02:02:12    114s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/29 02:02:12    114s] Reset timing graph...
[11/29 02:02:12    114s] Ignoring AAE DB Resetting ...
[11/29 02:02:12    114s] Reset timing graph done.
[11/29 02:02:12    114s] Ignoring AAE DB Resetting ...
[11/29 02:02:12    114s] Analyzing clock structure...
[11/29 02:02:12    114s] Analyzing clock structure done.
[11/29 02:02:12    114s] Reset timing graph...
[11/29 02:02:12    114s] Ignoring AAE DB Resetting ...
[11/29 02:02:12    114s] Reset timing graph done.
[11/29 02:02:12    114s] Extracting original clock gating for clk...
[11/29 02:02:12    114s]   clock_tree clk contains 915 sinks and 0 clock gates.
[11/29 02:02:12    114s] Extracting original clock gating for clk done.
[11/29 02:02:13    114s] The skew group clk/default_emulate_constraint_mode was created. It contains 915 sinks and 1 sources.
[11/29 02:02:13    115s] Checking clock tree convergence...
[11/29 02:02:13    115s] Checking clock tree convergence done.
[11/29 02:02:13    115s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[11/29 02:02:13    115s] Set place::cacheFPlanSiteMark to 1
[11/29 02:02:13    115s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[11/29 02:02:13    115s] Using CCOpt effort standard.
[11/29 02:02:13    115s] Updating ideal nets and annotations...
[11/29 02:02:13    115s] Reset timing graph...
[11/29 02:02:13    115s] Ignoring AAE DB Resetting ...
[11/29 02:02:13    115s] Reset timing graph done.
[11/29 02:02:13    115s] Ignoring AAE DB Resetting ...
[11/29 02:02:13    115s] Reset timing graph...
[11/29 02:02:13    115s] Ignoring AAE DB Resetting ...
[11/29 02:02:13    115s] Reset timing graph done.
[11/29 02:02:14    115s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[11/29 02:02:14    115s] Updating ideal nets and annotations done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/29 02:02:14    115s] CCOpt::Phase::Initialization...
[11/29 02:02:14    115s] Check Prerequisites...
[11/29 02:02:14    115s] Leaving CCOpt scope - CheckPlace...
[11/29 02:02:14    115s] OPERPROF: Starting checkPlace at level 1, MEM:3614.8M, EPOCH TIME: 1764399734.255232
[11/29 02:02:14    115s] Processing tracks to init pin-track alignment.
[11/29 02:02:14    115s] z: 2, totalTracks: 1
[11/29 02:02:14    115s] z: 4, totalTracks: 1
[11/29 02:02:14    115s] z: 6, totalTracks: 1
[11/29 02:02:14    115s] z: 8, totalTracks: 1
[11/29 02:02:14    115s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:14    115s] Cell top LLGs are deleted
[11/29 02:02:14    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    115s] # Building top llgBox search-tree.
[11/29 02:02:14    115s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3614.8M, EPOCH TIME: 1764399734.289014
[11/29 02:02:14    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    115s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3614.8M, EPOCH TIME: 1764399734.289726
[11/29 02:02:14    115s] Max number of tech site patterns supported in site array is 256.
[11/29 02:02:14    115s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:02:14    115s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:02:14    115s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:02:14    115s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:02:14    115s] SiteArray: use 253,952 bytes
[11/29 02:02:14    115s] SiteArray: current memory after site array memory allocation 3614.6M
[11/29 02:02:14    115s] SiteArray: FP blocked sites are writable
[11/29 02:02:14    115s] Keep-away cache is enable on metals: 1-10
[11/29 02:02:14    115s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:02:14    115s] Atter site array init, number of instance map data is 0.
[11/29 02:02:14    115s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.003, MEM:3614.6M, EPOCH TIME: 1764399734.292846
[11/29 02:02:14    115s] 
[11/29 02:02:14    115s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:14    115s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:14    115s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.004, MEM:3614.8M, EPOCH TIME: 1764399734.293333
[11/29 02:02:14    115s] Begin checking placement ... (start mem=3614.8M, init mem=3614.8M)
[11/29 02:02:14    115s] Begin checking exclusive groups violation ...
[11/29 02:02:14    115s] There are 0 groups to check, max #box is 0, total #box is 0
[11/29 02:02:14    115s] Finished checking exclusive groups violations. Found 0 Vio.
[11/29 02:02:14    115s] 
[11/29 02:02:14    115s] Running CheckPlace using 1 thread in normal mode...
[11/29 02:02:14    115s] 
[11/29 02:02:14    115s] ...checkPlace normal is done!
[11/29 02:02:14    115s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3614.9M, EPOCH TIME: 1764399734.316159
[11/29 02:02:14    115s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3614.9M, EPOCH TIME: 1764399734.317536
[11/29 02:02:14    115s] Overlapping with other instance:    6
[11/29 02:02:14    115s] *info: Placed = 2221          
[11/29 02:02:14    115s] *info: Unplaced = 0           
[11/29 02:02:14    115s] Placement Density:69.66%(6592/9462)
[11/29 02:02:14    115s] Placement Density (including fixed std cells):69.66%(6592/9462)
[11/29 02:02:14    115s] Cell top LLGs are deleted
[11/29 02:02:14    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:02:14    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    115s] # Resetting pin-track-align track data.
[11/29 02:02:14    115s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    115s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    115s] OPERPROF: Finished checkPlace at level 1, CPU:0.072, REAL:0.073, MEM:3614.9M, EPOCH TIME: 1764399734.327807
[11/29 02:02:14    115s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3614.9M)
[11/29 02:02:14    115s] **WARN: (IMPCCOPT-2030):	Found placement violations. Run check_place for more details.
[11/29 02:02:14    115s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:14    115s] Innovus will update I/O latencies
[11/29 02:02:14    115s] Reset timing graph...
[11/29 02:02:14    115s] Ignoring AAE DB Resetting ...
[11/29 02:02:14    115s] Reset timing graph done.
[11/29 02:02:14    115s] Ignoring AAE DB Resetting ...
[11/29 02:02:14    116s] No differences between SDC and CTS ideal net status found.
[11/29 02:02:14    116s] No differences between SDC and CTS transition time annotations found.
[11/29 02:02:14    116s] No differences between SDC and CTS delay annotations found.
[11/29 02:02:14    116s] Reset timing graph...
[11/29 02:02:14    116s] Ignoring AAE DB Resetting ...
[11/29 02:02:14    116s] Reset timing graph done.
[11/29 02:02:14    116s] 
[11/29 02:02:14    116s] Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[11/29 02:02:14    116s] 
[11/29 02:02:14    116s] Ideal Nets:
[11/29 02:02:14    116s] 
[11/29 02:02:14    116s] ----------------------------------------------------------------------------------------------------------------
[11/29 02:02:14    116s] Net    Fan-in Transition annotation present    Fan-out Transition annotation present    Delay annotation present
[11/29 02:02:14    116s] ----------------------------------------------------------------------------------------------------------------
[11/29 02:02:14    116s] clk    partial                                 no                                       no
[11/29 02:02:14    116s] ----------------------------------------------------------------------------------------------------------------
[11/29 02:02:14    116s] 
[11/29 02:02:14    116s] Pins with transition annotations:
[11/29 02:02:14    116s] 
[11/29 02:02:14    116s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:14    116s] Pin                                                                            Edge    Delay corner                         Annotation    Status (in listed delay corner)
[11/29 02:02:14    116s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:14    116s] u_controller/weight_addr_reg[0]/CK                                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/weight_addr_reg[0]/CK                                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/input_addr_reg[16]/CK                                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/input_addr_reg[16]/CK                                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/state_reg[0]/CK                                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/state_reg[0]/CK                                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/state_reg[1]/CK                                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/state_reg[1]/CK                                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/state_reg[2]/CK                                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_controller/state_reg[2]/CK                                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[0].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[1].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[2].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[3].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[4].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[5].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[6].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[7].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[8].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v3_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v3_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_ADD/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v2_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v2_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v1_reg/CK     fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/u_fp32_mac/U_MUL/v1_reg/CK     rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[0]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[0]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[1]/CK        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[9].pe/current_state_reg[1]/CK        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[10].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[11].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[12].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[13].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[14].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[15].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[16].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[17].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[18].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[19].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[20].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[21].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[22].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[23].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[24].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[25].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[26].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[27].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[28].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[29].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[30].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[31].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[32].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[33].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[34].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[35].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[36].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[37].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[38].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[39].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[40].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[41].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[42].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[43].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[44].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[45].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[46].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[47].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[48].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[49].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[50].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[51].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[52].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[53].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[54].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[55].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[56].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[57].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[58].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[59].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[60].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[61].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[62].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v3_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v3_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_ADD/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v2_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v2_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v1_reg/CK    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/U_MUL/v1_reg/CK    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[0]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[0]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[1]/CK       fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/sys_array/row[0].col[63].pe/current_state_reg[1]/CK       rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[0][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[1][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[2][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[3][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[4][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[5][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[6][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[7][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[8][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][0]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][0]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][1]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][1]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][2]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][2]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][3]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][3]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][4]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][4]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][5]/CK                              fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[9][5]/CK                              rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[10][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[11][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[12][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[13][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[14][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[15][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[16][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[17][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[18][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[19][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[20][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[21][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[22][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[23][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[24][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[25][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[26][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[27][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[28][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[29][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[30][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[31][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[32][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[33][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[34][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[35][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[36][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[37][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[38][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[39][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[40][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[41][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[42][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[43][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[44][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[45][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[46][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[47][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[48][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[49][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[50][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[51][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[52][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[53][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[54][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[55][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[56][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[57][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[58][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[59][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[60][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[61][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[62][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][0]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][0]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][1]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][1]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][2]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][2]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][3]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][3]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][4]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][4]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][5]/CK                             fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_counters_reg[63][5]/CK                             rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[0]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[0]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[1]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[1]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[2]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[2]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[3]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[3]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[4]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[4]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[5]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[5]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[6]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[6]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[7]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[7]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[8]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[8]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[9]/CK                                    fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[9]/CK                                    rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[10]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[10]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[11]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[11]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[12]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[12]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[13]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[13]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[14]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[14]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[15]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[15]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[16]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[16]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[17]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[17]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[18]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[18]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[19]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[19]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[20]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[20]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[21]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[21]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[22]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[22]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[23]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[23]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[24]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[24]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[25]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[25]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[26]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[26]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[27]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[27]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[28]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[28]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[29]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[29]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[30]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[30]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[31]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[31]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[32]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[32]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[33]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[33]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[34]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[34]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[35]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[35]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[36]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[36]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[37]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[37]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[38]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[38]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[39]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[39]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[40]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[40]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[41]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[41]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[42]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[42]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[43]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[43]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[44]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[44]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[45]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[45]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[46]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[46]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[47]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[47]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[48]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[48]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[49]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[49]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[50]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[50]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[51]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[51]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[52]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[52]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[53]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[53]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[54]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[54]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[55]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[55]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[56]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[56]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[57]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[57]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[58]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[58]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[59]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[59]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[60]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[60]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[61]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[61]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[62]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[62]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[63]/CK                                   fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/buffer_start_reg[63]/CK                                   rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[0]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[0]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[1]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[1]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[2]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[2]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[3]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[3]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[4]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[4]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[5]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[5]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[6]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[6]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[7]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[7]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[8]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[8]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[9]/CK                                         fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[9]/CK                                         rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[10]/CK                                        fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/counter_reg[10]/CK                                        rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/state_reg[0]/CK                                           fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/state_reg[0]/CK                                           rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/state_reg[1]/CK                                           fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/state_reg[1]/CK                                           rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/state_reg[2]/CK                                           fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] u_systolic_array_top/state_reg[2]/CK                                           rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] clk                                                                            fall    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] clk                                                                            rise    default_emulate_delay_corner:both      0.000       fully annotated
[11/29 02:02:14    116s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:14    116s] 
[11/29 02:02:14    116s] 
[11/29 02:02:14    116s] Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.6)
[11/29 02:02:14    116s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.6)
[11/29 02:02:14    116s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:02:14    116s] Executing ccopt post-processing.
[11/29 02:02:14    116s] Synthesizing clock trees with CCOpt...
[11/29 02:02:14    116s] *** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:56.4/0:02:40.5 (0.7), mem = 3618.3M
[11/29 02:02:14    116s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 02:02:14    116s] CCOpt::Phase::PreparingToBalance...
[11/29 02:02:14    116s] Leaving CCOpt scope - Initializing power interface...
[11/29 02:02:14    116s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:02:14    116s] Notify start of optimization...
[11/29 02:02:14    116s] Notify start of optimization done.
[11/29 02:02:14    116s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[11/29 02:02:14    116s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3618.4M, EPOCH TIME: 1764399734.963166
[11/29 02:02:14    116s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    116s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:14    116s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:3593.8M, EPOCH TIME: 1764399734.966983
[11/29 02:02:14    116s] Memory usage before memory release/compaction is 3593.8
[11/29 02:02:14    116s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:14    116s] Memory usage at end of DPlace-Cleanup is 3593.8M.
[11/29 02:02:15    116s] [oiLAM] Zs 10, 11
[11/29 02:02:15    116s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=3593.8M
[11/29 02:02:15    116s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:02:15    116s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:02:15    116s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:02:15    116s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:02:15    116s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:02:15    116s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:02:15    116s] eee: pegSigSF=1.070000
[11/29 02:02:15    116s] Initializing multi-corner resistance tables ...
[11/29 02:02:15    116s] eee: Grid unit RC data computation started
[11/29 02:02:15    116s] eee: Grid unit RC data computation completed
[11/29 02:02:15    116s] eee: l=1 avDens=0.073896 usedTrk=487.716427 availTrk=6600.000000 sigTrk=487.716427
[11/29 02:02:15    116s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:02:15    116s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:02:15    116s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:02:15    116s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:02:15    116s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:02:15    116s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:02:15    116s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:02:15    116s] eee: l=9 avDens=0.022443 usedTrk=14.139071 availTrk=630.000000 sigTrk=14.139071
[11/29 02:02:15    116s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:02:15    116s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:02:15    116s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:02:15    116s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.323200 aWlH=0.000000 lMod=0 pMax=0.858800 pMod=81 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:02:15    116s] eee: NetCapCache creation started. (Current Mem: 3593.801M) 
[11/29 02:02:15    116s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3593.801M) 
[11/29 02:02:15    116s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:02:15    116s] eee: Metal Layers Info:
[11/29 02:02:15    116s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:02:15    116s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:02:15    116s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:02:15    116s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:02:15    116s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:02:15    116s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:02:15    116s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:02:15    116s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:02:15    116s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:02:15    116s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:02:15    116s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:02:15    116s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:02:15    116s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:02:15    116s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:02:15    116s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:02:15    116s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:02:15    116s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:02:15    116s] eee: +----------------------------------------------------+
[11/29 02:02:15    116s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:02:15    116s] eee: +----------------------------------------------------+
[11/29 02:02:15    116s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:02:15    116s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:02:15    116s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:02:15    116s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:02:15    116s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:02:15    116s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:02:15    116s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:02:15    116s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:02:15    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=3593.8M
[11/29 02:02:15    116s] Running pre-eGR process
[11/29 02:02:15    116s] (I)      Started Early Global Route ( Curr Mem: 3.24 MB )
[11/29 02:02:15    116s] (I)      Initializing eGR engine (regular)
[11/29 02:02:15    116s] Set min layer with parameter ( 1 )
[11/29 02:02:15    116s] Set max layer with parameter ( 10 )
[11/29 02:02:15    116s] (I)      clean place blk overflow:
[11/29 02:02:15    116s] (I)      H : enabled 1.00 0
[11/29 02:02:15    116s] (I)      V : enabled 1.00 0
[11/29 02:02:15    116s] (I)      Initializing eGR engine (regular)
[11/29 02:02:15    116s] Set min layer with parameter ( 1 )
[11/29 02:02:15    116s] Set max layer with parameter ( 10 )
[11/29 02:02:15    116s] (I)      clean place blk overflow:
[11/29 02:02:15    116s] (I)      H : enabled 1.00 0
[11/29 02:02:15    116s] (I)      V : enabled 1.00 0
[11/29 02:02:15    116s] (I)      Started Early Global Route kernel ( Curr Mem: 3.24 MB )
[11/29 02:02:15    116s] (I)      Running eGR Regular flow
[11/29 02:02:15    116s] (I)      # wire layers (front) : 11
[11/29 02:02:15    116s] (I)      # wire layers (back)  : 0
[11/29 02:02:15    116s] (I)      min wire layer : 1
[11/29 02:02:15    116s] (I)      max wire layer : 10
[11/29 02:02:15    116s] (I)      # cut layers (front) : 10
[11/29 02:02:15    116s] (I)      # cut layers (back)  : 0
[11/29 02:02:15    116s] (I)      min cut layer : 1
[11/29 02:02:15    116s] (I)      max cut layer : 9
[11/29 02:02:15    116s] (I)      ================================ Layers ================================
[11/29 02:02:15    116s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:02:15    116s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:02:15    116s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:02:15    116s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:02:15    116s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:02:15    116s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:02:15    116s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:02:15    116s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:02:15    116s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:02:15    116s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:02:15    116s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:02:15    116s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:02:15    116s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:02:15    116s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:02:15    116s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:02:15    116s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:02:15    116s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:02:15    116s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:02:15    116s] (I)      Started Import and model ( Curr Mem: 3.24 MB )
[11/29 02:02:15    116s] (I)      == Non-default Options ==
[11/29 02:02:15    116s] (I)      Maximum routing layer                              : 10
[11/29 02:02:15    116s] (I)      Minimum routing layer                              : 1
[11/29 02:02:15    116s] (I)      Top routing layer                                  : 10
[11/29 02:02:15    116s] (I)      Bottom routing layer                               : 1
[11/29 02:02:15    116s] (I)      Number of threads                                  : 1
[11/29 02:02:15    116s] (I)      Route tie net to shape                             : auto
[11/29 02:02:15    116s] (I)      Method to set GCell size                           : row
[11/29 02:02:15    116s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:02:15    116s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:02:15    116s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:02:15    116s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:02:15    116s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:02:15    116s] (I)      ============== Pin Summary ==============
[11/29 02:02:15    116s] (I)      +-------+--------+---------+------------+
[11/29 02:02:15    116s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:02:15    116s] (I)      +-------+--------+---------+------------+
[11/29 02:02:15    116s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:02:15    116s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:02:15    116s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:02:15    116s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:02:15    116s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:02:15    116s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:02:15    116s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:02:15    116s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:02:15    116s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:02:15    116s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:02:15    116s] (I)      +-------+--------+---------+------------+
[11/29 02:02:15    116s] (I)      Custom ignore net properties:
[11/29 02:02:15    116s] (I)      1 : NotLegal
[11/29 02:02:15    116s] (I)      Default ignore net properties:
[11/29 02:02:15    116s] (I)      1 : Special
[11/29 02:02:15    116s] (I)      2 : Analog
[11/29 02:02:15    116s] (I)      3 : Fixed
[11/29 02:02:15    116s] (I)      4 : Skipped
[11/29 02:02:15    116s] (I)      5 : MixedSignal
[11/29 02:02:15    116s] (I)      Prerouted net properties:
[11/29 02:02:15    116s] (I)      1 : NotLegal
[11/29 02:02:15    116s] (I)      2 : Special
[11/29 02:02:15    116s] (I)      3 : Analog
[11/29 02:02:15    116s] (I)      4 : Fixed
[11/29 02:02:15    116s] (I)      5 : Skipped
[11/29 02:02:15    116s] (I)      6 : MixedSignal
[11/29 02:02:15    116s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:02:15    116s] (I)      Use row-based GCell size
[11/29 02:02:15    116s] (I)      Use row-based GCell align
[11/29 02:02:15    116s] (I)      layer 0 area = 0
[11/29 02:02:15    116s] (I)      layer 1 area = 0
[11/29 02:02:15    116s] (I)      layer 2 area = 0
[11/29 02:02:15    116s] (I)      layer 3 area = 0
[11/29 02:02:15    116s] (I)      layer 4 area = 0
[11/29 02:02:15    116s] (I)      layer 5 area = 0
[11/29 02:02:15    116s] (I)      layer 6 area = 0
[11/29 02:02:15    116s] (I)      layer 7 area = 0
[11/29 02:02:15    116s] (I)      layer 8 area = 0
[11/29 02:02:15    116s] (I)      layer 9 area = 0
[11/29 02:02:15    116s] (I)      GCell unit size   : 2800
[11/29 02:02:15    116s] (I)      GCell multiplier  : 1
[11/29 02:02:15    116s] (I)      GCell row height  : 2800
[11/29 02:02:15    116s] (I)      Actual row height : 2800
[11/29 02:02:15    116s] (I)      GCell align ref   : 16340 24080
[11/29 02:02:15    116s] [NR-eGR] Track table information for default rule: 
[11/29 02:02:15    116s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:02:15    116s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:02:15    116s] (I)      ============== Default via ===============
[11/29 02:02:15    116s] (I)      +---+------------------+-----------------+
[11/29 02:02:15    116s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:02:15    116s] (I)      +---+------------------+-----------------+
[11/29 02:02:15    116s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:02:15    116s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:02:15    116s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:02:15    116s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:02:15    116s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:02:15    116s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:02:15    116s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:02:15    116s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:02:15    116s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:02:15    116s] (I)      +---+------------------+-----------------+
[11/29 02:02:15    116s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:02:15    116s] [NR-eGR] Read 4857 PG shapes
[11/29 02:02:15    116s] [NR-eGR] Read 0 clock shapes
[11/29 02:02:15    116s] [NR-eGR] Read 0 other shapes
[11/29 02:02:15    116s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:02:15    116s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:02:15    116s] [NR-eGR] #Instance Blockages : 93652
[11/29 02:02:15    116s] [NR-eGR] #PG Blockages       : 4857
[11/29 02:02:15    116s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:02:15    116s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:02:15    116s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:02:15    116s] [NR-eGR] #Other Blockages    : 0
[11/29 02:02:15    116s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:02:15    116s] [NR-eGR] #prerouted nets         : 0
[11/29 02:02:15    116s] [NR-eGR] #prerouted special nets : 0
[11/29 02:02:15    116s] [NR-eGR] #prerouted wires        : 0
[11/29 02:02:15    116s] (I)        Front-side 2948 ( ignored 0 )
[11/29 02:02:15    116s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:02:15    116s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:02:15    116s] [NR-eGR] Read 2948 nets ( ignored 0 )
[11/29 02:02:15    116s] (I)      handle routing halo
[11/29 02:02:15    116s] (I)      Reading macro buffers
[11/29 02:02:15    116s] (I)      Number of macro buffers: 0
[11/29 02:02:15    116s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:02:15    116s] (I)      original grid = 61 x 115
[11/29 02:02:15    116s] (I)      merged grid = 61 x 115
[11/29 02:02:15    116s] (I)      Read Num Blocks=98509  Num Prerouted Wires=0  Num CS=0
[11/29 02:02:15    116s] (I)      Layer 0 (H) : #blockages 94048 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:02:15    116s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:02:15    116s] (I)      Number of ignored nets                =      0
[11/29 02:02:15    116s] (I)      Number of connected nets              =      0
[11/29 02:02:15    116s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:02:15    116s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:02:15    116s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:02:15    116s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:02:15    116s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:02:15    116s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:02:15    116s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:02:15    116s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:02:15    116s] (I)      Ndr track 0 does not exist
[11/29 02:02:15    116s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:02:15    116s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:02:15    116s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:02:15    116s] (I)      Site width          :   380  (dbu)
[11/29 02:02:15    116s] (I)      Row height          :  2800  (dbu)
[11/29 02:02:15    116s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:02:15    116s] (I)      GCell width         :  2800  (dbu)
[11/29 02:02:15    116s] (I)      GCell height        :  2800  (dbu)
[11/29 02:02:15    116s] (I)      Grid                :    61   115    10
[11/29 02:02:15    116s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:02:15    116s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:02:15    116s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:02:15    116s] (I)      Horizontal capacity :  2800     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:02:15    116s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:02:15    116s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:02:15    116s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:02:15    116s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:02:15    116s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:02:15    116s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:02:15    116s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:02:15    116s] (I)      --------------------------------------------------------
[11/29 02:02:15    116s] 
[11/29 02:02:15    116s] [NR-eGR] == Routing rule table ==
[11/29 02:02:15    116s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:02:15    116s] [NR-eGR] ----------------------
[11/29 02:02:15    116s] [NR-eGR]   0  (Default)   2948 
[11/29 02:02:15    116s] (I)      ==== NDR : (Default) ====
[11/29 02:02:15    116s] (I)      +--------------+--------+
[11/29 02:02:15    116s] (I)      |           ID |      0 |
[11/29 02:02:15    116s] (I)      |      Default |    yes |
[11/29 02:02:15    116s] (I)      |  Clk Special |     no |
[11/29 02:02:15    116s] (I)      | Hard spacing |     no |
[11/29 02:02:15    116s] (I)      |    NDR track | (none) |
[11/29 02:02:15    116s] (I)      |      NDR via | (none) |
[11/29 02:02:15    116s] (I)      |  Extra space |      0 |
[11/29 02:02:15    116s] (I)      |      Shields |      0 |
[11/29 02:02:15    116s] (I)      |   Demand (H) |      1 |
[11/29 02:02:15    116s] (I)      |   Demand (V) |      1 |
[11/29 02:02:15    116s] (I)      |        #Nets |   2948 |
[11/29 02:02:15    116s] (I)      +--------------+--------+
[11/29 02:02:15    116s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:02:15    116s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:02:15    116s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:02:15    116s] (I)      |  metal1    140      130    280      280      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:02:15    116s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:02:15    116s] (I)      =============== Blocked Tracks ===============
[11/29 02:02:15    116s] (I)      +-------+---------+----------+---------------+
[11/29 02:02:15    116s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:02:15    116s] (I)      +-------+---------+----------+---------------+
[11/29 02:02:15    116s] (I)      |     1 |   70272 |    48698 |        69.30% |
[11/29 02:02:15    116s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:02:15    116s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:02:15    116s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:02:15    116s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:02:15    116s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:02:15    116s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:02:15    116s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:02:15    116s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:02:15    116s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:02:15    116s] (I)      +-------+---------+----------+---------------+
[11/29 02:02:15    116s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3.24 MB )
[11/29 02:02:15    116s] (I)      Reset routing kernel
[11/29 02:02:15    116s] (I)      Started Global Routing ( Curr Mem: 3.24 MB )
[11/29 02:02:15    116s] (I)      totalPins=10247  totalGlobalPin=9256 (90.33%)
[11/29 02:02:15    116s] (I)      ================== Net Group Info ==================
[11/29 02:02:15    116s] (I)      +----+----------------+--------------+-------------+
[11/29 02:02:15    116s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:02:15    116s] (I)      +----+----------------+--------------+-------------+
[11/29 02:02:15    116s] (I)      |  1 |           2948 |    metal1(1) | metal10(10) |
[11/29 02:02:15    116s] (I)      +----+----------------+--------------+-------------+
[11/29 02:02:15    116s] (I)      total 2D Cap : 263966 = (137620 H, 126346 V)
[11/29 02:02:15    116s] (I)      total 2D Demand : 272 = (272 H, 0 V)
[11/29 02:02:15    116s] (I)      init route region map
[11/29 02:02:15    116s] (I)      #blocked regions = 0
[11/29 02:02:15    116s] (I)      #non-blocked regions = 1
[11/29 02:02:15    116s] (I)      init safety region map
[11/29 02:02:15    116s] (I)      #blocked regions = 0
[11/29 02:02:15    116s] (I)      #non-blocked regions = 1
[11/29 02:02:15    116s] (I)      
[11/29 02:02:15    116s] (I)      ============  Phase 1a Route ============
[11/29 02:02:15    116s] [NR-eGR] Layer group 1: route 2948 net(s) in layer range [1, 10]
[11/29 02:02:15    116s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:02:15    116s] (I)      Usage: 18591 = (9215 H, 9376 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:15    116s] (I)      
[11/29 02:02:15    116s] (I)      ============  Phase 1b Route ============
[11/29 02:02:15    116s] (I)      Usage: 18592 = (9216 H, 9376 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:15    116s] (I)      Overflow of layer group 1: 0.00% H + 1.67% V. EstWL: 2.602880e+04um
[11/29 02:02:15    116s] (I)      Congestion metric : 0.00%H 2.46%V, 2.46%HV
[11/29 02:02:15    116s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:02:15    116s] (I)      
[11/29 02:02:15    116s] (I)      ============  Phase 1c Route ============
[11/29 02:02:15    116s] (I)      Level2 Grid: 13 x 23
[11/29 02:02:15    116s] (I)      Usage: 18592 = (9216 H, 9376 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:15    116s] (I)      
[11/29 02:02:15    116s] (I)      ============  Phase 1d Route ============
[11/29 02:02:15    116s] (I)      Usage: 18595 = (9216 H, 9379 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:15    116s] (I)      
[11/29 02:02:15    116s] (I)      ============  Phase 1e Route ============
[11/29 02:02:15    116s] (I)      Usage: 18595 = (9216 H, 9379 V) = (6.70% H, 7.42% V) = (1.290e+04um H, 1.313e+04um V)
[11/29 02:02:15    116s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.67% V. EstWL: 2.603300e+04um
[11/29 02:02:15    116s] (I)      
[11/29 02:02:15    116s] (I)      ============  Phase 1l Route ============
[11/29 02:02:15    116s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:02:15    116s] (I)      Layer  1:      21346        62        34       44890       24110    (65.06%) 
[11/29 02:02:15    116s] (I)      Layer  2:      48157      7749        66           0       51240    ( 0.00%) 
[11/29 02:02:15    116s] (I)      Layer  3:      67468      8588         0           0       69000    ( 0.00%) 
[11/29 02:02:15    116s] (I)      Layer  4:      32271      3784         4         570       34200    ( 1.64%) 
[11/29 02:02:15    116s] (I)      Layer  5:      32804      1342         0           0       34500    ( 0.00%) 
[11/29 02:02:15    116s] (I)      Layer  6:      31486      1209         0         570       34200    ( 1.64%) 
[11/29 02:02:15    116s] (I)      Layer  7:       9530       149         0         877       10623    ( 7.62%) 
[11/29 02:02:15    116s] (I)      Layer  8:       8487        23         0        2667        8923    (23.01%) 
[11/29 02:02:15    116s] (I)      Layer  9:       3988         3         0        2335        3702    (38.68%) 
[11/29 02:02:15    116s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:02:15    116s] (I)      Total:        261237     22909       104       52952      275248    (16.13%) 
[11/29 02:02:15    116s] (I)      
[11/29 02:02:15    116s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:02:15    116s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/29 02:02:15    116s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/29 02:02:15    116s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[11/29 02:02:15    116s] [NR-eGR] --------------------------------------------------------------------------------
[11/29 02:02:15    116s] [NR-eGR]  metal1 ( 1)        15( 0.62%)         3( 0.12%)         1( 0.04%)   ( 0.79%) 
[11/29 02:02:15    116s] [NR-eGR]  metal2 ( 2)        66( 0.95%)         0( 0.00%)         0( 0.00%)   ( 0.95%) 
[11/29 02:02:15    116s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:15    116s] [NR-eGR]  metal4 ( 4)         4( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/29 02:02:15    116s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:15    116s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:15    116s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:15    116s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:15    116s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:15    116s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:02:15    116s] [NR-eGR] --------------------------------------------------------------------------------
[11/29 02:02:15    116s] [NR-eGR]        Total        85( 0.15%)         3( 0.01%)         1( 0.00%)   ( 0.15%) 
[11/29 02:02:15    116s] [NR-eGR] 
[11/29 02:02:15    116s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.24 MB )
[11/29 02:02:15    116s] (I)      Updating congestion map
[11/29 02:02:15    116s] (I)      total 2D Cap : 265544 = (138404 H, 127140 V)
[11/29 02:02:15    116s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[11/29 02:02:15    116s] (I)      Running track assignment and export wires
[11/29 02:02:15    116s] (I)      Delete wires for 2948 nets 
[11/29 02:02:15    116s] (I)      ============= Track Assignment ============
[11/29 02:02:15    116s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.24 MB )
[11/29 02:02:15    116s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:02:15    116s] (I)      Run Multi-thread track assignment
[11/29 02:02:15    117s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.24 MB )
[11/29 02:02:15    117s] (I)      Started Export ( Curr Mem: 3.24 MB )
[11/29 02:02:15    117s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:02:15    117s] [NR-eGR] Total eGR-routed clock nets wire length: 2457um, number of vias: 1959
[11/29 02:02:15    117s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:02:15    117s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:02:15    117s] [NR-eGR] ------------------------------------
[11/29 02:02:15    117s] [NR-eGR]  metal1   (1H)          2096   8926 
[11/29 02:02:15    117s] [NR-eGR]  metal2   (2V)          6884   6834 
[11/29 02:02:15    117s] [NR-eGR]  metal3   (3H)         10473   3840 
[11/29 02:02:15    117s] [NR-eGR]  metal4   (4V)          5060    436 
[11/29 02:02:15    117s] [NR-eGR]  metal5   (5H)          1970    567 
[11/29 02:02:15    117s] [NR-eGR]  metal6   (6V)          1845    178 
[11/29 02:02:15    117s] [NR-eGR]  metal7   (7H)           230     52 
[11/29 02:02:15    117s] [NR-eGR]  metal8   (8V)            67     54 
[11/29 02:02:15    117s] [NR-eGR]  metal9   (9H)            40      2 
[11/29 02:02:15    117s] [NR-eGR]  metal10  (10V)            3      0 
[11/29 02:02:15    117s] [NR-eGR] ------------------------------------
[11/29 02:02:15    117s] [NR-eGR]           Total        28668  20889 
[11/29 02:02:15    117s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:02:15    117s] [NR-eGR] Total half perimeter of net bounding box: 26963um
[11/29 02:02:15    117s] [NR-eGR] Total length: 28668um, number of vias: 20889
[11/29 02:02:15    117s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:02:15    117s] (I)      == Layer wire length by net rule ==
[11/29 02:02:15    117s] (I)                       Default 
[11/29 02:02:15    117s] (I)      -------------------------
[11/29 02:02:15    117s] (I)       metal1   (1H)    2096um 
[11/29 02:02:15    117s] (I)       metal2   (2V)    6884um 
[11/29 02:02:15    117s] (I)       metal3   (3H)   10473um 
[11/29 02:02:15    117s] (I)       metal4   (4V)    5060um 
[11/29 02:02:15    117s] (I)       metal5   (5H)    1970um 
[11/29 02:02:15    117s] (I)       metal6   (6V)    1845um 
[11/29 02:02:15    117s] (I)       metal7   (7H)     230um 
[11/29 02:02:15    117s] (I)       metal8   (8V)      67um 
[11/29 02:02:15    117s] (I)       metal9   (9H)      40um 
[11/29 02:02:15    117s] (I)       metal10  (10V)      3um 
[11/29 02:02:15    117s] (I)      -------------------------
[11/29 02:02:15    117s] (I)                Total  28668um 
[11/29 02:02:15    117s] (I)      == Layer via count by net rule ==
[11/29 02:02:15    117s] (I)                       Default 
[11/29 02:02:15    117s] (I)      -------------------------
[11/29 02:02:15    117s] (I)       metal1   (1H)      8926 
[11/29 02:02:15    117s] (I)       metal2   (2V)      6834 
[11/29 02:02:15    117s] (I)       metal3   (3H)      3840 
[11/29 02:02:15    117s] (I)       metal4   (4V)       436 
[11/29 02:02:15    117s] (I)       metal5   (5H)       567 
[11/29 02:02:15    117s] (I)       metal6   (6V)       178 
[11/29 02:02:15    117s] (I)       metal7   (7H)        52 
[11/29 02:02:15    117s] (I)       metal8   (8V)        54 
[11/29 02:02:15    117s] (I)       metal9   (9H)         2 
[11/29 02:02:15    117s] (I)       metal10  (10V)        0 
[11/29 02:02:15    117s] (I)      -------------------------
[11/29 02:02:15    117s] (I)                Total    20889 
[11/29 02:02:15    117s] (I)      Finished Export ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 3.24 MB )
[11/29 02:02:15    117s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.39 sec, Curr Mem: 3.24 MB )
[11/29 02:02:15    117s] [NR-eGR] Finished Early Global Route ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 3.24 MB )
[11/29 02:02:15    117s] (I)      ========================================= Runtime Summary ==========================================
[11/29 02:02:15    117s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/29 02:02:15    117s] (I)      ----------------------------------------------------------------------------------------------------
[11/29 02:02:15    117s] (I)       Early Global Route                             100.00%  105.29 sec  105.68 sec  0.39 sec  0.38 sec 
[11/29 02:02:15    117s] (I)       +-Early Global Route kernel                     98.66%  105.30 sec  105.68 sec  0.39 sec  0.37 sec 
[11/29 02:02:15    117s] (I)       | +-Import and model                            30.37%  105.30 sec  105.42 sec  0.12 sec  0.11 sec 
[11/29 02:02:15    117s] (I)       | | +-Create place DB                            5.53%  105.30 sec  105.32 sec  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)       | | | +-Import place data                        5.50%  105.30 sec  105.32 sec  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Read instances and placement           1.24%  105.30 sec  105.31 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Read nets                              4.18%  105.31 sec  105.32 sec  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)       | | +-Create route DB                           22.44%  105.32 sec  105.41 sec  0.09 sec  0.08 sec 
[11/29 02:02:15    117s] (I)       | | | +-Import route data (1T)                  22.33%  105.32 sec  105.41 sec  0.09 sec  0.08 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Read blockages ( Layer 1-10 )          9.50%  105.34 sec  105.38 sec  0.04 sec  0.04 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Read routing blockages               0.00%  105.34 sec  105.34 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Read bump blockages                  0.00%  105.34 sec  105.34 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Read instance blockages              8.47%  105.34 sec  105.37 sec  0.03 sec  0.03 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Read PG blockages                    0.33%  105.37 sec  105.37 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  105.37 sec  105.37 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Read clock blockages                 0.05%  105.37 sec  105.37 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Read other blockages                 0.05%  105.37 sec  105.37 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Read halo blockages                  0.01%  105.37 sec  105.37 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Read boundary cut boxes              0.00%  105.37 sec  105.37 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Read blackboxes                        0.00%  105.38 sec  105.38 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Read prerouted                         0.13%  105.38 sec  105.38 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Read nets                              0.46%  105.38 sec  105.38 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Set up via pillars                     0.24%  105.40 sec  105.40 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Read net priorities                    0.11%  105.40 sec  105.40 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Initialize 3D grid graph               0.06%  105.40 sec  105.40 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Model blockage capacity                2.84%  105.40 sec  105.41 sec  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Initialize 3D capacity               2.70%  105.40 sec  105.41 sec  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)       | | +-Read aux data                              0.00%  105.41 sec  105.41 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | +-Others data preparation                    0.01%  105.41 sec  105.41 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | +-Create route kernel                        2.03%  105.41 sec  105.42 sec  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)       | +-Global Routing                              13.37%  105.42 sec  105.47 sec  0.05 sec  0.04 sec 
[11/29 02:02:15    117s] (I)       | | +-Initialization                             0.31%  105.42 sec  105.42 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | +-Net group 1                                9.36%  105.42 sec  105.46 sec  0.04 sec  0.04 sec 
[11/29 02:02:15    117s] (I)       | | | +-Generate topology                        0.97%  105.42 sec  105.42 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | +-Phase 1a                                 1.33%  105.43 sec  105.43 sec  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Pattern routing (1T)                   0.95%  105.43 sec  105.43 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.14%  105.43 sec  105.43 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Add via demand to 2D                   0.18%  105.43 sec  105.43 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | +-Phase 1b                                 0.62%  105.43 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Monotonic routing (1T)                 0.25%  105.43 sec  105.43 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | +-Phase 1c                                 0.23%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Two level Routing                      0.21%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Two Level Routing (Regular)          0.10%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | +-Phase 1d                                 0.58%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Detoured routing (1T)                  0.55%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | +-Phase 1e                                 0.04%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Route legalization                     0.00%  105.44 sec  105.44 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | | +-Phase 1l                                 4.69%  105.44 sec  105.46 sec  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)       | | | | +-Layer assignment (1T)                  4.49%  105.44 sec  105.46 sec  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)       | +-Export cong map                              2.82%  105.47 sec  105.48 sec  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)       | | +-Export 2D cong map                         1.29%  105.48 sec  105.48 sec  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)       | +-Extract Global 3D Wires                      0.14%  105.48 sec  105.48 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | +-Track Assignment (1T)                        8.19%  105.48 sec  105.52 sec  0.03 sec  0.03 sec 
[11/29 02:02:15    117s] (I)       | | +-Initialization                             0.06%  105.48 sec  105.48 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | +-Track Assignment Kernel                    8.01%  105.48 sec  105.52 sec  0.03 sec  0.03 sec 
[11/29 02:02:15    117s] (I)       | | +-Free Memory                                0.00%  105.52 sec  105.52 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | +-Export                                      42.35%  105.52 sec  105.68 sec  0.17 sec  0.17 sec 
[11/29 02:02:15    117s] (I)       | | +-Export DB wires                            6.55%  105.52 sec  105.54 sec  0.03 sec  0.03 sec 
[11/29 02:02:15    117s] (I)       | | | +-Export all nets                          5.23%  105.52 sec  105.54 sec  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)       | | | +-Set wire vias                            0.88%  105.54 sec  105.54 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | | +-Report wirelength                         10.92%  105.54 sec  105.58 sec  0.04 sec  0.04 sec 
[11/29 02:02:15    117s] (I)       | | +-Update net boxes                          24.77%  105.58 sec  105.68 sec  0.10 sec  0.10 sec 
[11/29 02:02:15    117s] (I)       | | +-Update timing                              0.00%  105.68 sec  105.68 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)       | +-Postprocess design                           0.00%  105.68 sec  105.68 sec  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)      ======================= Summary by functions ========================
[11/29 02:02:15    117s] (I)       Lv  Step                                      %      Real       CPU 
[11/29 02:02:15    117s] (I)      ---------------------------------------------------------------------
[11/29 02:02:15    117s] (I)        0  Early Global Route                  100.00%  0.39 sec  0.38 sec 
[11/29 02:02:15    117s] (I)        1  Early Global Route kernel            98.66%  0.39 sec  0.37 sec 
[11/29 02:02:15    117s] (I)        2  Export                               42.35%  0.17 sec  0.17 sec 
[11/29 02:02:15    117s] (I)        2  Import and model                     30.37%  0.12 sec  0.11 sec 
[11/29 02:02:15    117s] (I)        2  Global Routing                       13.37%  0.05 sec  0.04 sec 
[11/29 02:02:15    117s] (I)        2  Track Assignment (1T)                 8.19%  0.03 sec  0.03 sec 
[11/29 02:02:15    117s] (I)        2  Export cong map                       2.82%  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)        2  Extract Global 3D Wires               0.14%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        3  Update net boxes                     24.77%  0.10 sec  0.10 sec 
[11/29 02:02:15    117s] (I)        3  Create route DB                      22.44%  0.09 sec  0.08 sec 
[11/29 02:02:15    117s] (I)        3  Report wirelength                    10.92%  0.04 sec  0.04 sec 
[11/29 02:02:15    117s] (I)        3  Net group 1                           9.36%  0.04 sec  0.04 sec 
[11/29 02:02:15    117s] (I)        3  Track Assignment Kernel               8.01%  0.03 sec  0.03 sec 
[11/29 02:02:15    117s] (I)        3  Export DB wires                       6.55%  0.03 sec  0.03 sec 
[11/29 02:02:15    117s] (I)        3  Create place DB                       5.53%  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)        3  Create route kernel                   2.03%  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)        3  Export 2D cong map                    1.29%  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)        3  Initialization                        0.36%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        4  Import route data (1T)               22.33%  0.09 sec  0.08 sec 
[11/29 02:02:15    117s] (I)        4  Import place data                     5.50%  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)        4  Export all nets                       5.23%  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)        4  Phase 1l                              4.69%  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)        4  Phase 1a                              1.33%  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)        4  Generate topology                     0.97%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        4  Set wire vias                         0.88%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        4  Phase 1b                              0.62%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        4  Phase 1d                              0.58%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        4  Phase 1c                              0.23%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        4  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Read blockages ( Layer 1-10 )         9.50%  0.04 sec  0.04 sec 
[11/29 02:02:15    117s] (I)        5  Read nets                             4.64%  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)        5  Layer assignment (1T)                 4.49%  0.02 sec  0.02 sec 
[11/29 02:02:15    117s] (I)        5  Model blockage capacity               2.84%  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)        5  Read instances and placement          1.24%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Pattern routing (1T)                  0.95%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Detoured routing (1T)                 0.55%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Monotonic routing (1T)                0.25%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Set up via pillars                    0.24%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Two level Routing                     0.21%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Add via demand to 2D                  0.18%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Pattern Routing Avoiding Blockages    0.14%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Read prerouted                        0.13%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Read net priorities                   0.11%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Read instance blockages               8.47%  0.03 sec  0.03 sec 
[11/29 02:02:15    117s] (I)        6  Initialize 3D capacity                2.70%  0.01 sec  0.01 sec 
[11/29 02:02:15    117s] (I)        6  Read PG blockages                     0.33%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Two Level Routing (Regular)           0.10%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] (I)        7  Allocate memory for PG via list       0.10%  0.00 sec  0.00 sec 
[11/29 02:02:15    117s] Running post-eGR process
[11/29 02:02:15    117s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.6 real=0:00:00.7)
[11/29 02:02:15    117s] Legalization setup...
[11/29 02:02:15    117s] Using cell based legalization.
[11/29 02:02:15    117s] Initializing placement interface...
[11/29 02:02:15    117s]   Use check_library -place or consult logv if problems occur.
[11/29 02:02:15    117s]   Leaving CCOpt scope - Initializing placement interface...
[11/29 02:02:15    117s] Memory usage before memory release/compaction is 3594.8
[11/29 02:02:15    117s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:02:15    117s] Memory usage at beginning of DPlace-Init is 3594.8M.
[11/29 02:02:15    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:3594.8M, EPOCH TIME: 1764399735.605411
[11/29 02:02:15    117s] Processing tracks to init pin-track alignment.
[11/29 02:02:15    117s] z: 2, totalTracks: 1
[11/29 02:02:15    117s] z: 4, totalTracks: 1
[11/29 02:02:15    117s] z: 6, totalTracks: 1
[11/29 02:02:15    117s] z: 8, totalTracks: 1
[11/29 02:02:15    117s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:15    117s] Cell top LLGs are deleted
[11/29 02:02:15    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] # Building top llgBox search-tree.
[11/29 02:02:15    117s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3595.0M, EPOCH TIME: 1764399735.659541
[11/29 02:02:15    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3595.0M, EPOCH TIME: 1764399735.660226
[11/29 02:02:15    117s] Max number of tech site patterns supported in site array is 256.
[11/29 02:02:15    117s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:02:15    117s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:02:15    117s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:02:15    117s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:02:15    117s] SiteArray: use 253,952 bytes
[11/29 02:02:15    117s] SiteArray: current memory after site array memory allocation 3594.8M
[11/29 02:02:15    117s] SiteArray: FP blocked sites are writable
[11/29 02:02:15    117s] Keep-away cache is enable on metals: 1-10
[11/29 02:02:15    117s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:02:15    117s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3594.8M, EPOCH TIME: 1764399735.672619
[11/29 02:02:15    117s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:02:15    117s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.001, REAL:0.001, MEM:3594.8M, EPOCH TIME: 1764399735.673817
[11/29 02:02:15    117s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:02:15    117s] Atter site array init, number of instance map data is 0.
[11/29 02:02:15    117s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.014, MEM:3594.8M, EPOCH TIME: 1764399735.674386
[11/29 02:02:15    117s] 
[11/29 02:02:15    117s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:15    117s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:15    117s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.016, MEM:3595.0M, EPOCH TIME: 1764399735.675077
[11/29 02:02:15    117s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3595.0M, EPOCH TIME: 1764399735.675118
[11/29 02:02:15    117s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3595.0M, EPOCH TIME: 1764399735.675194
[11/29 02:02:15    117s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3595.0MB).
[11/29 02:02:15    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.072, REAL:0.072, MEM:3595.0M, EPOCH TIME: 1764399735.677476
[11/29 02:02:15    117s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3595.0M, EPOCH TIME: 1764399735.677640
[11/29 02:02:15    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:15    117s] Initializing placement interface done.
[11/29 02:02:15    117s] Leaving CCOpt scope - Cleaning up placement interface...
[11/29 02:02:15    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.109, REAL:0.109, MEM:3595.0M, EPOCH TIME: 1764399735.786501
[11/29 02:02:15    117s] Memory usage before memory release/compaction is 3595.0
[11/29 02:02:15    117s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:15    117s] Memory usage at end of DPlace-Cleanup is 3595.0M.
[11/29 02:02:15    117s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:15    117s] PSR: n = 2221 unplaced = 0 placed = 2221 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[11/29 02:02:15    117s] CTS PSR unset = 2221 soft_fixed = 0 fixed = 0 unknown = 0
[11/29 02:02:15    117s] Memory usage before memory release/compaction is 3595.0
[11/29 02:02:15    117s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:02:15    117s] Memory usage at beginning of DPlace-Init is 3595.0M.
[11/29 02:02:15    117s] Leaving CCOpt scope - Initializing placement interface...
[11/29 02:02:15    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:3595.0M, EPOCH TIME: 1764399735.804523
[11/29 02:02:15    117s] Processing tracks to init pin-track alignment.
[11/29 02:02:15    117s] z: 2, totalTracks: 1
[11/29 02:02:15    117s] z: 4, totalTracks: 1
[11/29 02:02:15    117s] z: 6, totalTracks: 1
[11/29 02:02:15    117s] z: 8, totalTracks: 1
[11/29 02:02:15    117s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:15    117s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3595.0M, EPOCH TIME: 1764399735.858578
[11/29 02:02:15    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:15    117s] 
[11/29 02:02:15    117s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:15    117s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:15    117s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.013, MEM:3595.0M, EPOCH TIME: 1764399735.871539
[11/29 02:02:15    117s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3595.0M, EPOCH TIME: 1764399735.871664
[11/29 02:02:15    117s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3595.0M, EPOCH TIME: 1764399735.871730
[11/29 02:02:15    117s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3595.0MB).
[11/29 02:02:15    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.068, MEM:3595.0M, EPOCH TIME: 1764399735.872170
[11/29 02:02:15    117s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:15    117s] Set min layer with parameter ( 1 )
[11/29 02:02:15    117s] Set max layer with parameter ( 10 )
[11/29 02:02:15    117s] [PSP]    Load db... (mem=3.2M)
[11/29 02:02:15    117s] [PSP]    Read data from FE... (mem=3.2M)
[11/29 02:02:15    117s] (I)      Number of ignored instance 0
[11/29 02:02:15    117s] (I)      Number of inbound cells 0
[11/29 02:02:15    117s] (I)      Number of opened ILM blockages 0
[11/29 02:02:15    117s] (I)      Number of instances temporarily fixed by detailed placement 0
[11/29 02:02:15    117s] (I)      numMoveCells=2221, numMacros=0  numNoFlopBlockages=0  numPads=3066  numMultiRowHeightInsts=0
[11/29 02:02:15    117s] (I)      cell height: 2800, count: 2221
[11/29 02:02:15    117s] [PSP]    Done Read data from FE (cpu=0.006s, mem=3.2M)
[11/29 02:02:15    117s] 
[11/29 02:02:15    117s] [PSP]    Done Load db (cpu=0.006s, mem=3.2M)
[11/29 02:02:15    117s] 
[11/29 02:02:15    117s] (I)      Constructing bin map
[11/29 02:02:15    117s] (I)      Initialize bin information with width=28000 height=28000
[11/29 02:02:15    117s] [PSP]    Constructing placeable region... (mem=3.2M)
[11/29 02:02:15    117s] (I)      Done constructing bin map
[11/29 02:02:15    117s] [PSP]    Compute region effective width... (mem=3.2M)
[11/29 02:02:15    117s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.2M)
[11/29 02:02:15    117s] 
[11/29 02:02:15    117s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=3.2M)
[11/29 02:02:15    117s] 
[11/29 02:02:15    117s] Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/29 02:02:15    117s] Validating CTS configuration...
[11/29 02:02:15    117s] Checking module port directions...
[11/29 02:02:15    117s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:02:15    117s] Non-default attributes:
[11/29 02:02:15    117s]   Public non-default attributes:
[11/29 02:02:15    117s]     cts_merge_clock_gates is set for at least one object
[11/29 02:02:15    117s]     cts_merge_clock_logic is set for at least one object
[11/29 02:02:15    117s]     cts_route_type is set for at least one object
[11/29 02:02:15    117s]     cts_target_max_transition_time is set for at least one object
[11/29 02:02:15    117s]     cts_target_max_transition_time_sdc is set for at least one object
[11/29 02:02:15    117s]     cts_target_skew is set for at least one object
[11/29 02:02:15    117s]   No private non-default attributes
[11/29 02:02:15    117s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:02:15    117s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:02:15    117s] eee: pegSigSF=1.070000
[11/29 02:02:15    117s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:02:15    117s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:02:15    117s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:02:15    117s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:02:15    117s] Initializing multi-corner resistance tables ...
[11/29 02:02:15    117s] eee: Grid unit RC data computation started
[11/29 02:02:15    117s] eee: Grid unit RC data computation completed
[11/29 02:02:15    117s] eee: l=1 avDens=0.093984 usedTrk=639.090283 availTrk=6800.000000 sigTrk=639.090283
[11/29 02:02:15    117s] eee: l=2 avDens=0.103964 usedTrk=589.858179 availTrk=5673.684211 sigTrk=589.858179
[11/29 02:02:15    117s] eee: l=3 avDens=0.107563 usedTrk=828.237747 availTrk=7700.000000 sigTrk=828.237747
[11/29 02:02:15    117s] eee: l=4 avDens=0.098652 usedTrk=369.944535 availTrk=3750.000000 sigTrk=369.944535
[11/29 02:02:15    117s] eee: l=5 avDens=0.082466 usedTrk=243.276000 availTrk=2950.000000 sigTrk=243.276000
[11/29 02:02:15    117s] eee: l=6 avDens=0.094431 usedTrk=236.078606 availTrk=2500.000000 sigTrk=236.078606
[11/29 02:02:15    117s] eee: l=7 avDens=0.083644 usedTrk=41.822000 availTrk=500.000000 sigTrk=41.822000
[11/29 02:02:15    117s] eee: l=8 avDens=0.141855 usedTrk=40.192250 availTrk=283.333333 sigTrk=40.192250
[11/29 02:02:15    117s] eee: l=9 avDens=0.044335 usedTrk=32.198214 availTrk=726.250000 sigTrk=32.198214
[11/29 02:02:15    117s] eee: l=10 avDens=0.008397 usedTrk=0.209929 availTrk=25.000000 sigTrk=0.209929
[11/29 02:02:15    117s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:02:15    117s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:02:15    117s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.287481 uaWl=1.000000 uaWlH=0.321400 aWlH=0.000000 lMod=0 pMax=0.858300 pMod=81 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:02:16    117s] eee: NetCapCache creation started. (Current Mem: 3598.000M) 
[11/29 02:02:16    117s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3598.000M) 
[11/29 02:02:16    117s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:02:16    117s] eee: Metal Layers Info:
[11/29 02:02:16    117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:02:16    117s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:02:16    117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:02:16    117s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:02:16    117s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:02:16    117s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:02:16    117s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:02:16    117s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:02:16    117s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:02:16    117s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:02:16    117s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:02:16    117s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:02:16    117s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:02:16    117s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:02:16    117s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:02:16    117s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:02:16    117s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:02:16    117s] eee: +----------------------------------------------------+
[11/29 02:02:16    117s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:02:16    117s] eee: +----------------------------------------------------+
[11/29 02:02:16    117s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:02:16    117s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:02:16    117s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:02:16    117s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:02:16    117s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:02:16    117s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:02:16    117s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M9. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '880' on M10. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M9. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] Route type trimming info:
[11/29 02:02:16    117s]   The following route types were modified by the autotrimmer:
[11/29 02:02:16    117s]     ClockTrack (metal5-metal9) was replaced by ClockTrack_ccopt_autotrimmed (metal7-metal8);
[11/29 02:02:16    117s]       Layer metal9 is trimmed off because its RC characteristic is very different from its adjacent layers.
[11/29 02:02:16    117s]       Layers metal5 metal6 are trimmed off because their RC characteristic are not good.
[11/29 02:02:16    117s]   To disable this behavior, either reduce the range of allowed layers or set the property "cts_route_type_auto_trim" to false.
[11/29 02:02:16    117s] End AAE Lib Interpolated Model. (MEM=3608.757812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:02:16    117s] Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 3 cells
[11/29 02:02:16    117s] Original list had 3 cells:
[11/29 02:02:16    117s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/29 02:02:16    117s] Library trimming was not able to trim any cells:
[11/29 02:02:16    117s] CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/29 02:02:16    117s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:02:16    117s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[11/29 02:02:16    117s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:02:17    118s] Clock tree balancer configuration for clock_tree clk:
[11/29 02:02:17    118s] Non-default attributes:
[11/29 02:02:17    118s]   Public non-default attributes:
[11/29 02:02:17    118s]     cts_merge_clock_gates: true (default: false)
[11/29 02:02:17    118s]     cts_merge_clock_logic: true (default: false)
[11/29 02:02:17    118s]     cts_route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
[11/29 02:02:17    118s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[11/29 02:02:17    118s]     cts_route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
[11/29 02:02:17    118s]   No private non-default attributes
[11/29 02:02:17    118s] For power domain auto-default:
[11/29 02:02:17    118s]   Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1
[11/29 02:02:17    118s]   Inverters:   
[11/29 02:02:17    118s]   Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
[11/29 02:02:17    118s]   Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1
[11/29 02:02:17    118s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 9462.684um^2
[11/29 02:02:17    118s] Top Routing info:
[11/29 02:02:17    118s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/29 02:02:17    118s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/29 02:02:17    118s] Trunk/Leaf Routing info:
[11/29 02:02:17    118s]   Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: metal8/metal7; 
[11/29 02:02:17    118s]   Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/29 02:02:17    118s] For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[11/29 02:02:17    118s]   Slew time target (leaf):    0.150ns
[11/29 02:02:17    118s]   Slew time target (trunk):   0.150ns
[11/29 02:02:17    118s]   Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
[11/29 02:02:17    118s]   Buffer unit delay: 0.056ns
[11/29 02:02:17    118s]   Buffer max distance: 785.679um
[11/29 02:02:17    118s] Fastest wire driving cells and distances:
[11/29 02:02:17    118s]   Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=785.679um, saturatedSlew=0.109ns, speed=4141.692um per ns, cellArea=1.693um^2 per 1000um}
[11/29 02:02:17    118s]   Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=1412.667um, saturatedSlew=0.110ns, speed=7315.727um per ns, cellArea=5.461um^2 per 1000um}
[11/29 02:02:17    118s]   Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=1420.984um, saturatedSlew=0.110ns, speed=7534.380um per ns, cellArea=4.867um^2 per 1000um}
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] Logic Sizing Table:
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] ----------------------------------------------------------
[11/29 02:02:17    118s] Cell    Instance count    Source    Eligible library cells
[11/29 02:02:17    118s] ----------------------------------------------------------
[11/29 02:02:17    118s]   (empty table)
[11/29 02:02:17    118s] ----------------------------------------------------------
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[11/29 02:02:17    118s]  Created from constraint modes: {[]}
[11/29 02:02:17    118s]   Sources:                     pin clk
[11/29 02:02:17    118s]   Total number of sinks:       915
[11/29 02:02:17    118s]   Delay constrained sinks:     915
[11/29 02:02:17    118s]   Constrains:                  default
[11/29 02:02:17    118s]   Non-leaf sinks:              0
[11/29 02:02:17    118s]   Ignore pins:                 0
[11/29 02:02:17    118s]  Timing corner default_emulate_delay_corner:both.late:
[11/29 02:02:17    118s]   Skew target:                 0.100ns
[11/29 02:02:17    118s] Primary reporting skew groups are:
[11/29 02:02:17    118s] skew_group clk/default_emulate_constraint_mode with 915 clock sinks
[11/29 02:02:17    118s] Found 0/0 (-nan%) clock tree instances with fixed placement status.
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] Constraint summary
[11/29 02:02:17    118s] ==================
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] Transition constraints are active in the following delay corners:
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] default_emulate_delay_corner:both.late
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] Cap constraints are active in the following delay corners:
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] default_emulate_delay_corner:both.late
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] Transition constraint summary:
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    118s] Delay corner                                        Target (ns)    Num pins    Target source    Clock tree(s)
[11/29 02:02:17    118s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    118s] default_emulate_delay_corner:both.late (primary)         -            -              -                -
[11/29 02:02:17    118s]                        -                               0.150        17563      explicit         all
[11/29 02:02:17    118s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] Capacitance constraint summary:
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] ------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    118s] Delay corner                                        Limit (fF)    Num nets    Target source                Clock tree(s)
[11/29 02:02:17    118s] ------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    118s] default_emulate_delay_corner:both.late (primary)        -            -                    -                      -
[11/29 02:02:17    118s]                        -                             181.885        8324      library_or_sdc_constraint    all
[11/29 02:02:17    118s] ------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] 
[11/29 02:02:17    118s] Clock DAG hash initial state: 339115945ceec8a8 104c680d5a4e27e0
[11/29 02:02:17    118s] CTS services accumulated run-time stats initial state:
[11/29 02:02:17    118s]   delay calculator: calls=4690, total_wall_time=0.331s, mean_wall_time=0.071ms
[11/29 02:02:17    118s]   steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:02:17    118s] Clock DAG stats initial state:
[11/29 02:02:17    118s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:02:17    118s]   sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:02:17    118s]   misc counts      : r=1, pp=8323, mci=0
[11/29 02:02:17    118s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:02:17    118s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
[11/29 02:02:17    119s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:02:17    119s] UM:*                                                                   InitialState
[11/29 02:02:17    119s] Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: metal8/metal7; 
[11/29 02:02:17    119s] Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Layer information for route type ClockTrack_ccopt_autotrimmed:
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] ----------------------------------------------------------------------------------
[11/29 02:02:17    119s] Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[11/29 02:02:17    119s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/29 02:02:17    119s]                                                                           to Layer
[11/29 02:02:17    119s] ----------------------------------------------------------------------------------
[11/29 02:02:17    119s] metal1     N            H          3.167         0.187         0.591         3
[11/29 02:02:17    119s] metal2     N            V          1.563         0.175         0.273         3
[11/29 02:02:17    119s] metal3     N            H          1.563         0.215         0.336         3
[11/29 02:02:17    119s] metal4     N            V          1.312         0.178         0.233         3
[11/29 02:02:17    119s] metal5     N            H          1.312         0.178         0.233         3
[11/29 02:02:17    119s] metal6     N            V          1.312         0.178         0.233         3
[11/29 02:02:17    119s] metal7     Y            H          0.469         0.225         0.105         3
[11/29 02:02:17    119s] metal8     Y            V          0.469         0.225         0.105         3
[11/29 02:02:17    119s] metal9     N            H          0.188         0.257         0.048         3
[11/29 02:02:17    119s] metal10    N            V          0.068         0.286         0.019         9
[11/29 02:02:17    119s] ----------------------------------------------------------------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/29 02:02:17    119s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Layer information for route type default_route_type_nonleaf:
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] ----------------------------------------------------------------------
[11/29 02:02:17    119s] Layer      Preferred    Route    Res.          Cap.          RC
[11/29 02:02:17    119s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/29 02:02:17    119s] ----------------------------------------------------------------------
[11/29 02:02:17    119s] metal1     N            H          5.429         0.249         1.353
[11/29 02:02:17    119s] metal2     N            V          3.571         0.220         0.786
[11/29 02:02:17    119s] metal3     Y            H          3.571         0.251         0.896
[11/29 02:02:17    119s] metal4     Y            V          1.500         0.255         0.383
[11/29 02:02:17    119s] metal5     N            H          1.500         0.255         0.383
[11/29 02:02:17    119s] metal6     N            V          1.500         0.255         0.383
[11/29 02:02:17    119s] metal7     N            H          0.188         0.269         0.050
[11/29 02:02:17    119s] metal8     N            V          0.188         0.269         0.050
[11/29 02:02:17    119s] metal9     N            H          0.037         0.341         0.013
[11/29 02:02:17    119s] metal10    N            V          0.037         0.326         0.012
[11/29 02:02:17    119s] ----------------------------------------------------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Via selection for estimated routes (rule default):
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] ---------------------------------------------------------------------
[11/29 02:02:17    119s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[11/29 02:02:17    119s] Range                         (Ohm)    (fF)     (fs)     Only
[11/29 02:02:17    119s] ---------------------------------------------------------------------
[11/29 02:02:17    119s] metal1-metal2     via1_4      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal2-metal3     via2_8      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] ---------------------------------------------------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Via selection for estimated routes (rule NDR_ClockTree):
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] ---------------------------------------------------------------------
[11/29 02:02:17    119s] Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[11/29 02:02:17    119s] Range                         (Ohm)    (fF)     (fs)     Only
[11/29 02:02:17    119s] ---------------------------------------------------------------------
[11/29 02:02:17    119s] metal1-metal2     via1_4      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal2-metal3     via2_8      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal3-metal4     via3_2      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal4-metal5     via4_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal5-metal6     via5_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal6-metal7     via6_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal7-metal8     via7_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal8-metal9     via8_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] metal9-metal10    via9_0      4.000    0.000    0.000    false
[11/29 02:02:17    119s] ---------------------------------------------------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[11/29 02:02:17    119s] Type 'man IMPCCOPT-2314' for more detail.
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Ideal and dont_touch net fanout counts:
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] -----------------------------------------------------------
[11/29 02:02:17    119s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[11/29 02:02:17    119s] -----------------------------------------------------------
[11/29 02:02:17    119s]       1            10                      0
[11/29 02:02:17    119s]      11           100                      0
[11/29 02:02:17    119s]     101          1000                      1
[11/29 02:02:17    119s]    1001         10000                      0
[11/29 02:02:17    119s]   10001           +                        0
[11/29 02:02:17    119s] -----------------------------------------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Top ideal and dont_touch nets by fanout:
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] ---------------------
[11/29 02:02:17    119s] Net name    Fanout ()
[11/29 02:02:17    119s] ---------------------
[11/29 02:02:17    119s] clk            915
[11/29 02:02:17    119s] ---------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] No dont_touch hnets found in the clock tree
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Total number of dont_touch hpins in the clock network: 8323
[11/29 02:02:17    119s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[11/29 02:02:17    119s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Summary of reasons for dont_touch hpins in the clock network:
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] ----------------------------
[11/29 02:02:17    119s] Reason                 Count
[11/29 02:02:17    119s] ----------------------------
[11/29 02:02:17    119s] hnet_set_dont_touch    8323
[11/29 02:02:17    119s] ----------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] ---------------------
[11/29 02:02:17    119s] Type            Count
[11/29 02:02:17    119s] ---------------------
[11/29 02:02:17    119s] ilm                0
[11/29 02:02:17    119s] partition          0
[11/29 02:02:17    119s] power_domain       0
[11/29 02:02:17    119s] fence              0
[11/29 02:02:17    119s] none            8323
[11/29 02:02:17    119s] ---------------------
[11/29 02:02:17    119s] Total           8323
[11/29 02:02:17    119s] ---------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Checking for illegal sizes of clock logic instances...
[11/29 02:02:17    119s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Filtering reasons for cell type: buffer
[11/29 02:02:17    119s] =======================================
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    119s] Clock trees    Power domain    Reason                         Library cells
[11/29 02:02:17    119s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    119s] all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[11/29 02:02:17    119s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Filtering reasons for cell type: inverter
[11/29 02:02:17    119s] =========================================
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    119s] Clock trees    Power domain    Reason                         Library cells
[11/29 02:02:17    119s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    119s] all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[11/29 02:02:17    119s] -------------------------------------------------------------------------------------------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.7)
[11/29 02:02:17    119s] CCOpt configuration status: all checks passed.
[11/29 02:02:17    119s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[11/29 02:02:17    119s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[11/29 02:02:17    119s]   No exclusion drivers are needed.
[11/29 02:02:17    119s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[11/29 02:02:17    119s] Antenna diode management...
[11/29 02:02:17    119s]   Found 0 antenna diodes in the clock trees.
[11/29 02:02:17    119s]   
[11/29 02:02:17    119s] Antenna diode management done.
[11/29 02:02:17    119s] Adding driver cells for primary IOs...
[11/29 02:02:17    119s] Adding driver cells for primary IOs done.
[11/29 02:02:17    119s] Adding driver cells for primary IOs...
[11/29 02:02:17    119s] Adding driver cells for primary IOs done.
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] ----------------------------------------------------------------------------------------------
[11/29 02:02:17    119s] CCOpt reported the following when adding drivers below input ports and above output ports     
[11/29 02:02:17    119s] ----------------------------------------------------------------------------------------------
[11/29 02:02:17    119s]   (empty table)
[11/29 02:02:17    119s] ----------------------------------------------------------------------------------------------
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] 
[11/29 02:02:17    119s] Adding driver cell for primary IO roots...
[11/29 02:02:17    119s] Adding driver cell for primary IO roots done.
[11/29 02:02:17    119s] Maximizing clock DAG abstraction...
[11/29 02:02:28    129s]   Removing clock DAG drivers
[11/29 02:02:28    129s] Maximizing clock DAG abstraction done.
[11/29 02:02:28    129s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:13.4 real=0:00:13.5)
[11/29 02:02:28    129s] Synthesizing clock trees...
[11/29 02:02:28    129s]   Preparing To Balance...
[11/29 02:02:28    129s]   PSR: n = 2221 unplaced = 0 placed = 2221 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[11/29 02:02:28    129s]   CTS PSR unset = 2221 soft_fixed = 0 fixed = 0 unknown = 0
[11/29 02:02:28    129s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/29 02:02:28    129s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3619.5M, EPOCH TIME: 1764399748.397767
[11/29 02:02:28    129s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:28    129s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:28    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:28    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:28    130s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.123, REAL:0.124, MEM:3619.1M, EPOCH TIME: 1764399748.521669
[11/29 02:02:28    130s] Memory usage before memory release/compaction is 3619.1
[11/29 02:02:28    130s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:28    130s] Memory usage at end of DPlace-Cleanup is 3619.1M.
[11/29 02:02:28    130s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:28    130s]   Leaving CCOpt scope - Initializing placement interface...
[11/29 02:02:28    130s] Memory usage before memory release/compaction is 3619.1
[11/29 02:02:28    130s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:02:28    130s] Memory usage at beginning of DPlace-Init is 3616.7M.
[11/29 02:02:28    130s] OPERPROF: Starting DPlace-Init at level 1, MEM:3616.7M, EPOCH TIME: 1764399748.522220
[11/29 02:02:28    130s] Processing tracks to init pin-track alignment.
[11/29 02:02:28    130s] z: 2, totalTracks: 1
[11/29 02:02:28    130s] z: 4, totalTracks: 1
[11/29 02:02:28    130s] z: 6, totalTracks: 1
[11/29 02:02:28    130s] z: 8, totalTracks: 1
[11/29 02:02:28    130s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:28    130s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3616.7M, EPOCH TIME: 1764399748.584176
[11/29 02:02:28    130s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:28    130s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:28    130s] 
[11/29 02:02:28    130s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:28    130s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:28    130s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.013, MEM:3616.7M, EPOCH TIME: 1764399748.596915
[11/29 02:02:28    130s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3616.7M, EPOCH TIME: 1764399748.596963
[11/29 02:02:28    130s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3616.7M, EPOCH TIME: 1764399748.597076
[11/29 02:02:28    130s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3616.7MB).
[11/29 02:02:28    130s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.075, REAL:0.075, MEM:3616.7M, EPOCH TIME: 1764399748.597526
[11/29 02:02:28    130s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:28    130s]   Merging duplicate siblings in DAG...
[11/29 02:02:28    130s]     Clock DAG hash before merging: 339115945ceec8a8 104c680d5a4e27e0
[11/29 02:02:28    130s]     CTS services accumulated run-time stats before merging:
[11/29 02:02:28    130s]       delay calculator: calls=4690, total_wall_time=0.331s, mean_wall_time=0.071ms
[11/29 02:02:28    130s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:02:28    130s]     Clock DAG stats before merging:
[11/29 02:02:28    130s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:02:28    130s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:02:28    130s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:02:28    130s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:02:28    130s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
[11/29 02:02:28    130s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:02:28    130s] UM:*                                                                   before merging
[11/29 02:02:28    130s]     Resynthesising clock tree into netlist...
[11/29 02:02:29    130s]       Reset timing graph...
[11/29 02:02:29    130s] Ignoring AAE DB Resetting ...
[11/29 02:02:29    130s]       Reset timing graph done.
[11/29 02:02:37    139s]     Resynthesising clock tree into netlist done.
[11/29 02:02:37    139s]     Merging duplicate clock dag driver clones in DAG...
[11/29 02:02:37    139s]     Merging duplicate clock dag driver clones in DAG done.
[11/29 02:02:37    139s]     
[11/29 02:02:37    139s]     Disconnecting clock tree from netlist...
[11/29 02:02:37    139s]     Disconnecting clock tree from netlist done.
[11/29 02:02:37    139s]   Merging duplicate siblings in DAG done.
[11/29 02:02:37    139s]   Applying movement limits...
[11/29 02:02:37    139s]   Applying movement limits done.
[11/29 02:02:37    139s]   Preparing To Balance done. (took cpu=0:00:09.2 real=0:00:09.1)
[11/29 02:02:37    139s]   CCOpt::Phase::Construction...
[11/29 02:02:37    139s]   Stage::Clustering...
[11/29 02:02:37    139s]   Clustering...
[11/29 02:02:37    139s]     Clock DAG hash before 'Clustering': 339115945ceec8a8 104c680d5a4e27e0
[11/29 02:02:37    139s]     CTS services accumulated run-time stats before 'Clustering':
[11/29 02:02:37    139s]       delay calculator: calls=4690, total_wall_time=0.331s, mean_wall_time=0.071ms
[11/29 02:02:37    139s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:02:37    139s]     Initialize for clustering...
[11/29 02:02:37    139s]     Clock DAG hash before clustering: 339115945ceec8a8 104c680d5a4e27e0
[11/29 02:02:37    139s]     CTS services accumulated run-time stats before clustering:
[11/29 02:02:37    139s]       delay calculator: calls=4690, total_wall_time=0.331s, mean_wall_time=0.071ms
[11/29 02:02:37    139s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:02:37    139s]     Clock DAG stats before clustering:
[11/29 02:02:37    139s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:02:37    139s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:02:37    139s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:02:37    139s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:02:37    139s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
[11/29 02:02:37    139s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:02:37    139s] UM:*                                                                   before clustering
[11/29 02:02:37    139s]     Computing max distances from locked parents...
[11/29 02:02:37    139s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[11/29 02:02:37    139s]     Computing max distances from locked parents done.
[11/29 02:02:37    139s]     Preplacing multi-input logics...
[11/29 02:02:37    139s]     Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:02:37    139s]     Computing optimal clock node locations...
[11/29 02:02:37    139s]     : [11/29 02:02:37    139s] End AAE Lib Interpolated Model. (MEM=3618.554688 CPU Time=0:00:00.0, Real Time=0:00:00.0)
...20% ...40% ...60% ...80% ...100% 
[11/29 02:02:38    139s]     Optimal path computation stats:
[11/29 02:02:38    139s]       Successful          : 8323
[11/29 02:02:38    139s]       Unsuccessful        : 0
[11/29 02:02:38    139s]       Immovable           : 1
[11/29 02:02:38    139s]       lockedParentLocation: 0
[11/29 02:02:38    139s]       Region hash         : c21a2c20d84d2519
[11/29 02:02:38    139s]     Unsuccessful details:
[11/29 02:02:38    139s]     
[11/29 02:02:38    139s]     Computing optimal clock node locations done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/29 02:02:38    139s]     Initialize for clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/29 02:02:38    139s]     Bottom-up phase...
[11/29 02:02:38    139s]     Clustering bottom-up starting from leaves...
[11/29 02:02:38    140s]       Clustering clock_tree clk...
[11/29 02:02:38    140s]       Clustering clock_tree clk done.
[11/29 02:02:38    140s]     Clustering bottom-up starting from leaves done.
[11/29 02:02:38    140s]     Rebuilding the clock tree after clustering...
[11/29 02:02:38    140s]     Rebuilding the clock tree after clustering done.
[11/29 02:02:38    140s]     Clock DAG hash after bottom-up phase: 339115945ceec8a8 104c680d5a4e27e0
[11/29 02:02:38    140s]     CTS services accumulated run-time stats after bottom-up phase:
[11/29 02:02:38    140s]       delay calculator: calls=5144, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:02:38    140s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:02:38    140s]     Clock DAG stats after bottom-up phase:
[11/29 02:02:38    140s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:02:38    140s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:02:38    140s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:02:38    140s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:02:38    140s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
[11/29 02:02:38    140s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:02:38    140s] UM:*                                                                   after bottom-up phase
[11/29 02:02:38    140s]     Bottom-up phase done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/29 02:02:38    140s]     Legalizing clock trees...
[11/29 02:02:38    140s]     Resynthesising clock tree into netlist...
[11/29 02:02:39    140s]       Reset timing graph...
[11/29 02:02:39    140s] Ignoring AAE DB Resetting ...
[11/29 02:02:39    140s]       Reset timing graph done.
[11/29 02:02:47    149s]     Resynthesising clock tree into netlist done.
[11/29 02:02:47    149s]     Commiting net attributes....
[11/29 02:02:47    149s]     Commiting net attributes. done.
[11/29 02:02:47    149s]     Leaving CCOpt scope - ClockRefiner...
[11/29 02:02:47    149s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3637.2M, EPOCH TIME: 1764399767.733897
[11/29 02:02:47    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:47    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:47    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:47    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:47    149s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.131, REAL:0.132, MEM:3618.0M, EPOCH TIME: 1764399767.865587
[11/29 02:02:47    149s] Memory usage before memory release/compaction is 3618.0
[11/29 02:02:47    149s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:47    149s] Memory usage at end of DPlace-Cleanup is 3618.0M.
[11/29 02:02:47    149s]     Assigned high priority to 915 instances.
[11/29 02:02:47    149s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[11/29 02:02:47    149s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[11/29 02:02:47    149s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3618.0M, EPOCH TIME: 1764399767.887658
[11/29 02:02:47    149s] Memory usage before memory release/compaction is 3618.0
[11/29 02:02:47    149s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:02:47    149s] Memory usage at beginning of DPlace-Init is 3618.0M.
[11/29 02:02:47    149s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3618.0M, EPOCH TIME: 1764399767.887811
[11/29 02:02:47    149s] Processing tracks to init pin-track alignment.
[11/29 02:02:47    149s] z: 2, totalTracks: 1
[11/29 02:02:47    149s] z: 4, totalTracks: 1
[11/29 02:02:47    149s] z: 6, totalTracks: 1
[11/29 02:02:47    149s] z: 8, totalTracks: 1
[11/29 02:02:47    149s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:47    149s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3618.0M, EPOCH TIME: 1764399767.947834
[11/29 02:02:47    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:47    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:47    149s] 
[11/29 02:02:47    149s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:47    149s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:47    149s] # Starting Bad Lib Cell Checking (CMU) 
[11/29 02:02:47    149s] OPERPROF:       Starting CMU at level 4, MEM:3618.1M, EPOCH TIME: 1764399767.961016
[11/29 02:02:47    149s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3618.1M, EPOCH TIME: 1764399767.961741
[11/29 02:02:47    149s] 
[11/29 02:02:47    149s] Bad Lib Cell Checking (CMU) is done! (0)
[11/29 02:02:47    149s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.014, REAL:0.014, MEM:3618.1M, EPOCH TIME: 1764399767.962067
[11/29 02:02:47    149s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3618.1M, EPOCH TIME: 1764399767.962107
[11/29 02:02:47    149s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3618.1M, EPOCH TIME: 1764399767.962200
[11/29 02:02:47    149s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3618.1MB).
[11/29 02:02:47    149s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.075, REAL:0.075, MEM:3618.1M, EPOCH TIME: 1764399767.962663
[11/29 02:02:47    149s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.075, REAL:0.075, MEM:3618.1M, EPOCH TIME: 1764399767.962693
[11/29 02:02:47    149s] TDRefine: refinePlace mode is spiral
[11/29 02:02:47    149s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.4
[11/29 02:02:47    149s] OPERPROF: Starting Refine-Place at level 1, MEM:3618.1M, EPOCH TIME: 1764399767.962821
[11/29 02:02:47    149s] *** Starting place_detail (0:02:29 mem=3618.1M) ***
[11/29 02:02:47    149s] Total net bbox length = 2.696e+04 (1.224e+04 1.472e+04) (ext = 1.524e+04)
[11/29 02:02:47    149s] 
[11/29 02:02:47    149s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:47    149s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:47    149s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:02:47    149s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3618.1M, EPOCH TIME: 1764399767.977042
[11/29 02:02:47    149s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3618.1M, EPOCH TIME: 1764399767.977301
[11/29 02:02:47    149s] Set min layer with parameter ( 1 )
[11/29 02:02:47    149s] Set max layer with parameter ( 10 )
[11/29 02:02:47    149s] Set min layer with parameter ( 1 )
[11/29 02:02:47    149s] Set max layer with parameter ( 10 )
[11/29 02:02:47    149s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3618.1M, EPOCH TIME: 1764399767.980921
[11/29 02:02:47    149s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3618.1M, EPOCH TIME: 1764399767.981146
[11/29 02:02:47    149s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3618.1M, EPOCH TIME: 1764399767.981187
[11/29 02:02:47    149s] Starting refinePlace ...
[11/29 02:02:47    149s] Set min layer with parameter ( 1 )
[11/29 02:02:47    149s] Set max layer with parameter ( 10 )
[11/29 02:02:47    149s] One DDP V2 for no tweak run.
[11/29 02:02:47    149s] Set min layer with parameter ( 1 )
[11/29 02:02:47    149s] Set max layer with parameter ( 10 )
[11/29 02:02:47    149s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:02:47    149s] DDP markSite nrRow 98 nrJob 98
[11/29 02:02:47    149s] OPERPROF:     Starting markDefaultPDBlockedByOtherPDs at level 3, MEM:3618.4M, EPOCH TIME: 1764399767.988752
[11/29 02:02:47    149s] OPERPROF:     Finished markDefaultPDBlockedByOtherPDs at level 3, CPU:0.000, REAL:0.000, MEM:3618.4M, EPOCH TIME: 1764399767.988793
[11/29 02:02:47    149s]   Spread Effort: high, standalone mode, useDDP on.
[11/29 02:02:47    149s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3618.7MB) @(0:02:29 - 0:02:29).
[11/29 02:02:47    149s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:02:47    149s] wireLenOptFixPriorityInst 915 inst fixed
[11/29 02:02:48    149s] 
[11/29 02:02:48    149s]  === Spiral for Logical I: (movable: 2221) ===
[11/29 02:02:48    149s] 
[11/29 02:02:48    149s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:02:48    149s] 
[11/29 02:02:48    149s]  Info: 0 filler has been deleted!
[11/29 02:02:48    149s] Move report: legalization moved 3 insts, mean move: 0.51 um, max move: 0.95 um spiral
[11/29 02:02:48    149s] 	Max move on inst (u_systolic_array_top/g46826__2802): (44.46, 103.04) --> (43.51, 103.04)
[11/29 02:02:48    149s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:02:48    149s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:02:48    149s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=3619.3MB) @(0:02:30 - 0:02:30).
[11/29 02:02:48    149s] Move report: Detail placement moved 3 insts, mean move: 0.51 um, max move: 0.95 um 
[11/29 02:02:48    149s] 	Max move on inst (u_systolic_array_top/g46826__2802): (44.46, 103.04) --> (43.51, 103.04)
[11/29 02:02:48    149s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3619.5MB
[11/29 02:02:48    149s] Statistics of distance of Instance movement in refine placement:
[11/29 02:02:48    149s]   maximum (X+Y) =         0.95 um
[11/29 02:02:48    149s]   inst (u_systolic_array_top/g46826__2802) with max move: (44.46, 103.04) -> (43.51, 103.04)
[11/29 02:02:48    149s]   mean    (X+Y) =         0.51 um
[11/29 02:02:48    149s] Summary Report:
[11/29 02:02:48    149s] Instances moved: 3 (out of 2221 movable)
[11/29 02:02:48    149s] Instances flipped: 0
[11/29 02:02:48    149s] Mean displacement: 0.51 um
[11/29 02:02:48    149s] Max displacement: 0.95 um (Instance: u_systolic_array_top/g46826__2802) (44.46, 103.04) -> (43.51, 103.04)
[11/29 02:02:48    149s] 	Violation at original loc: Overlapping with other instance
[11/29 02:02:48    149s] 	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
[11/29 02:02:48    149s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:02:48    149s] Total instances moved : 3
[11/29 02:02:48    149s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.135, REAL:0.135, MEM:3619.5M, EPOCH TIME: 1764399768.116511
[11/29 02:02:48    149s] Total net bbox length = 2.696e+04 (1.225e+04 1.472e+04) (ext = 1.524e+04)
[11/29 02:02:48    149s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3619.5MB
[11/29 02:02:48    149s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=3619.5MB) @(0:02:29 - 0:02:30).
[11/29 02:02:48    149s] *** Finished place_detail (0:02:30 mem=3619.5M) ***
[11/29 02:02:48    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.4
[11/29 02:02:48    149s] OPERPROF: Finished Refine-Place at level 1, CPU:0.164, REAL:0.164, MEM:3619.5M, EPOCH TIME: 1764399768.127246
[11/29 02:02:48    149s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3619.5M, EPOCH TIME: 1764399768.127328
[11/29 02:02:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:02:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.108, REAL:0.108, MEM:3619.1M, EPOCH TIME: 1764399768.235824
[11/29 02:02:48    149s] Memory usage before memory release/compaction is 3619.1
[11/29 02:02:48    149s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:48    149s] Memory usage at end of DPlace-Cleanup is 3619.1M.
[11/29 02:02:48    149s]     ClockRefiner summary
[11/29 02:02:48    149s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/29 02:02:48    149s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
[11/29 02:02:48    149s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
[11/29 02:02:48    149s]     Revert refine place priority changes on 0 instances.
[11/29 02:02:48    149s]     PSR: n = 2221 unplaced = 0 placed = 2221 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[11/29 02:02:48    149s]     CTS PSR unset = 2221 soft_fixed = 0 fixed = 0 unknown = 0
[11/29 02:02:48    149s] Memory usage before memory release/compaction is 3619.1
[11/29 02:02:48    149s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:02:48    149s] Memory usage at beginning of DPlace-Init is 3619.1M.
[11/29 02:02:48    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:3619.1M, EPOCH TIME: 1764399768.252264
[11/29 02:02:48    149s] Processing tracks to init pin-track alignment.
[11/29 02:02:48    149s] z: 2, totalTracks: 1
[11/29 02:02:48    149s] z: 4, totalTracks: 1
[11/29 02:02:48    149s] z: 6, totalTracks: 1
[11/29 02:02:48    149s] z: 8, totalTracks: 1
[11/29 02:02:48    149s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:48    149s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3619.1M, EPOCH TIME: 1764399768.306734
[11/29 02:02:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] 
[11/29 02:02:48    149s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:48    149s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:48    149s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.013, MEM:3619.1M, EPOCH TIME: 1764399768.320045
[11/29 02:02:48    149s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3619.1M, EPOCH TIME: 1764399768.320111
[11/29 02:02:48    149s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3619.1M, EPOCH TIME: 1764399768.320209
[11/29 02:02:48    149s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3619.1MB).
[11/29 02:02:48    149s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.068, MEM:3619.1M, EPOCH TIME: 1764399768.320657
[11/29 02:02:48    149s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/29 02:02:48    149s]     Disconnecting clock tree from netlist...
[11/29 02:02:48    149s]     Disconnecting clock tree from netlist done.
[11/29 02:02:48    149s]     PSR: n = 2221 unplaced = 0 placed = 2221 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[11/29 02:02:48    149s]     CTS PSR unset = 2221 soft_fixed = 0 fixed = 0 unknown = 0
[11/29 02:02:48    149s]     Leaving CCOpt scope - Cleaning up placement interface...
[11/29 02:02:48    149s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3619.1M, EPOCH TIME: 1764399768.326199
[11/29 02:02:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.110, REAL:0.111, MEM:3619.1M, EPOCH TIME: 1764399768.436842
[11/29 02:02:48    149s] Memory usage before memory release/compaction is 3619.1
[11/29 02:02:48    149s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:02:48    149s] Memory usage at end of DPlace-Cleanup is 3619.1M.
[11/29 02:02:48    149s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:48    149s]     Leaving CCOpt scope - Initializing placement interface...
[11/29 02:02:48    149s] Memory usage before memory release/compaction is 3619.1
[11/29 02:02:48    149s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:02:48    149s] Memory usage at beginning of DPlace-Init is 3619.1M.
[11/29 02:02:48    149s] OPERPROF: Starting DPlace-Init at level 1, MEM:3619.1M, EPOCH TIME: 1764399768.437241
[11/29 02:02:48    149s] Processing tracks to init pin-track alignment.
[11/29 02:02:48    149s] z: 2, totalTracks: 1
[11/29 02:02:48    149s] z: 4, totalTracks: 1
[11/29 02:02:48    149s] z: 6, totalTracks: 1
[11/29 02:02:48    149s] z: 8, totalTracks: 1
[11/29 02:02:48    149s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:02:48    149s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3619.1M, EPOCH TIME: 1764399768.491290
[11/29 02:02:48    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:02:48    150s] 
[11/29 02:02:48    150s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:02:48    150s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:02:48    150s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:3619.2M, EPOCH TIME: 1764399768.506889
[11/29 02:02:48    150s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3619.2M, EPOCH TIME: 1764399768.506953
[11/29 02:02:48    150s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3619.2M, EPOCH TIME: 1764399768.507031
[11/29 02:02:48    150s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3619.2MB).
[11/29 02:02:48    150s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:3619.2M, EPOCH TIME: 1764399768.507438
[11/29 02:02:48    150s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:48    150s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:02:48    150s] End AAE Lib Interpolated Model. (MEM=3629.433594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:02:48    150s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:48    150s]     
[11/29 02:02:48    150s]     Clock tree legalization - Histogram:
[11/29 02:02:48    150s]     ====================================
[11/29 02:02:48    150s]     
[11/29 02:02:48    150s]     --------------------------------
[11/29 02:02:48    150s]     Movement (um)    Number of cells
[11/29 02:02:48    150s]     --------------------------------
[11/29 02:02:48    150s]       (empty table)
[11/29 02:02:48    150s]     --------------------------------
[11/29 02:02:48    150s]     
[11/29 02:02:48    150s]     
[11/29 02:02:48    150s]     Clock tree legalization - There are no Movements:
[11/29 02:02:48    150s]     =================================================
[11/29 02:02:48    150s]     
[11/29 02:02:48    150s]     ---------------------------------------------
[11/29 02:02:48    150s]     Movement (um)    Desired     Achieved    Node
[11/29 02:02:48    150s]                      location    location    
[11/29 02:02:48    150s]     ---------------------------------------------
[11/29 02:02:48    150s]       (empty table)
[11/29 02:02:48    150s]     ---------------------------------------------
[11/29 02:02:48    150s]     
[11/29 02:02:48    150s]     Legalizing clock trees done. (took cpu=0:00:09.8 real=0:00:09.9)
[11/29 02:02:48    150s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:02:48    150s]     Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:02:48    150s]     Clock DAG hash after 'Clustering': 339115945ceec8a8 104c680d5a4e27e0 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:02:48    150s]     CTS services accumulated run-time stats after 'Clustering':
[11/29 02:02:48    150s]       delay calculator: calls=5146, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:02:48    150s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:02:48    150s]     Clock DAG stats after 'Clustering':
[11/29 02:02:48    150s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:02:48    150s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:02:48    150s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:02:48    150s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:02:48    150s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:02:48    150s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:02:48    150s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:02:48    150s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:02:48    150s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
[11/29 02:02:48    150s]     Clock DAG net violations after 'Clustering':
[11/29 02:02:48    150s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:02:48    150s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[11/29 02:02:48    150s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:02:48    150s]     Primary reporting skew groups after 'Clustering':
[11/29 02:02:48    150s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:02:48    150s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:02:48    150s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:02:48    150s]     Skew group summary after 'Clustering':
[11/29 02:02:48    150s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:02:48    150s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:02:48    150s]   Clustering done. (took cpu=0:00:11.2 real=0:00:11.3)
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   Post-Clustering Statistics Report
[11/29 02:02:48    150s]   =================================
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   Fanout Statistics:
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   -----------------------------------------------------------------------------------------------------------
[11/29 02:02:48    150s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[11/29 02:02:48    150s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[11/29 02:02:48    150s]   -----------------------------------------------------------------------------------------------------------
[11/29 02:02:48    150s]   Trunk          1     1.000       1          1        0.000      {1 <= 2}
[11/29 02:02:48    150s]   Leaf        8324     0.404       0        915       14.990      {8064 <= 0, 257 <= 184, 1 <= 552, 2 <= 920}
[11/29 02:02:48    150s]   -----------------------------------------------------------------------------------------------------------
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   Clustering Failure Statistics:
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   --------------------------------
[11/29 02:02:48    150s]   Net Type    Clusters    Clusters
[11/29 02:02:48    150s]               Tried       Failed
[11/29 02:02:48    150s]   --------------------------------
[11/29 02:02:48    150s]     (empty table)
[11/29 02:02:48    150s]   --------------------------------
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   Clustering Partition Statistics:
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   ----------------------------------------------------------------------------------
[11/29 02:02:48    150s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[11/29 02:02:48    150s]               Fraction    Fraction    Count        Size    Size    Size    Size
[11/29 02:02:48    150s]   ----------------------------------------------------------------------------------
[11/29 02:02:48    150s]     (empty table)
[11/29 02:02:48    150s]   ----------------------------------------------------------------------------------
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   Longest 5 runtime clustering solutions:
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:48    150s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[11/29 02:02:48    150s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:48    150s]   18024.405       2         0                  1          clk           u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_MUL/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7f1bd1ef7550, uid:Ad7c0 in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[11/29 02:02:48    150s]   17739.409       3         0                  1          clk           u_systolic_array_top/sys_array/row[0].col[0].pe/u_fp32_mac/U_ADD/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7f1bd1ef7598, uid:Ad7c1 in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[11/29 02:02:48    150s]   17578.475       2         0                  1          clk           u_systolic_array_top/sys_array/row[0].col[62].pe/u_fp32_mac/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7f1bd1e89988, uid:Ad54f in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[11/29 02:02:48    150s]   16988.134       2         0                  1          clk           u_systolic_array_top/sys_array/row[0].col[63].pe/u_fp32_mac/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7f1bd1e89790, uid:Ad545 in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[11/29 02:02:48    150s]    7293.857       2         0                  1          clk           clk
[11/29 02:02:48    150s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   Bottom-up runtime statistics:
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   ----------------------------------------------------------
[11/29 02:02:48    150s]   Mean          Min         Max           Std. Dev     Count
[11/29 02:02:48    150s]   ----------------------------------------------------------
[11/29 02:02:48    150s]   265974.008    7293.857    281314.809    37431.462    8324
[11/29 02:02:48    150s]   ----------------------------------------------------------
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   
[11/29 02:02:48    150s]   Looking for fanout violations...
[11/29 02:02:48    150s]   Looking for fanout violations done.
[11/29 02:02:48    150s]   Fixing fanout violations...
[11/29 02:02:48    150s]     Clock DAG hash before 'Fixing fanout violations': 339115945ceec8a8 104c680d5a4e27e0 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:02:48    150s]     CTS services accumulated run-time stats before 'Fixing fanout violations':
[11/29 02:02:48    150s]       delay calculator: calls=5146, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:02:48    150s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:02:48    150s]     Fixed 0 fanout violations using 0 drivers. Unable to fix 2 violations.
[11/29 02:02:48    150s]     Clock DAG hash after 'Fixing fanout violations': 339115945ceec8a8 104c680d5a4e27e0 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:02:48    150s]     CTS services accumulated run-time stats after 'Fixing fanout violations':
[11/29 02:02:48    150s]       delay calculator: calls=5146, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:02:48    150s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:02:48    150s]     Clock DAG stats after 'Fixing fanout violations':
[11/29 02:02:48    150s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:02:48    150s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:02:48    150s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:02:48    150s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:02:48    150s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:02:48    150s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:02:48    150s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:02:48    150s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:02:48    150s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
[11/29 02:02:48    150s]     Clock DAG net violations after 'Fixing fanout violations':
[11/29 02:02:48    150s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:02:48    150s]     Clock DAG primary half-corner transition distribution after 'Fixing fanout violations':
[11/29 02:02:48    150s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:02:48    150s]     Primary reporting skew groups after 'Fixing fanout violations':
[11/29 02:02:48    150s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:02:48    150s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:02:48    150s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:02:48    150s]     Skew group summary after 'Fixing fanout violations':
[11/29 02:02:48    150s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:02:48    150s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:02:48    150s]   Fixing fanout violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:02:48    150s]   Removing clustering added virtual delays...
[11/29 02:02:48    150s]     Resynthesising clock tree into netlist...
[11/29 02:02:49    150s]       Reset timing graph...
[11/29 02:02:49    150s] Ignoring AAE DB Resetting ...
[11/29 02:02:49    150s]       Reset timing graph done.
[11/29 02:02:57    159s]     Resynthesising clock tree into netlist done.
[11/29 02:02:57    159s]     Disconnecting clock tree from netlist...
[11/29 02:02:57    159s]     Disconnecting clock tree from netlist done.
[11/29 02:02:57    159s]   Removing clustering added virtual delays done.
[11/29 02:02:57    159s]   Merging or improvement steps are called with no algorithms enabled.
[11/29 02:02:57    159s]   CongRepair After Initial Clustering...
[11/29 02:02:58    159s]   Reset timing graph...
[11/29 02:02:58    159s] Ignoring AAE DB Resetting ...
[11/29 02:02:58    159s]   Reset timing graph done.
[11/29 02:03:06    168s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3632.0M, EPOCH TIME: 1764399786.782518
[11/29 02:03:06    168s]   Leaving CCOpt scope - Early Global Route...
[11/29 02:03:06    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:915).
[11/29 02:03:06    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:06    168s] Cell top LLGs are deleted
[11/29 02:03:06    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:06    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:06    168s] # Resetting pin-track-align track data.
[11/29 02:03:06    168s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.135, REAL:0.135, MEM:3619.6M, EPOCH TIME: 1764399786.917647
[11/29 02:03:06    168s] Memory usage before memory release/compaction is 3619.6
[11/29 02:03:06    168s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:03:06    168s] Memory usage at end of DPlace-Cleanup is 3619.6M.
[11/29 02:03:06    168s]   Clock implementation routing...
[11/29 02:03:07    168s] Net route status summary:
[11/29 02:03:07    168s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:03:07    168s]   Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:03:07    168s]     Routing using eGR only...
[11/29 02:03:07    168s]       Early Global Route - eGR only step...
[11/29 02:03:07    168s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[11/29 02:03:07    168s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[11/29 02:03:07    168s] (ccopt eGR): Start to route 1 all nets
[11/29 02:03:07    168s] (I)      Running eGR clock mode
[11/29 02:03:07    168s] Running assign ptn pin
[11/29 02:03:07    168s] Running config msv constraints
[11/29 02:03:07    168s] Running pre-eGR process
[11/29 02:03:07    168s] (I)      Started Early Global Route ( Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      Initializing eGR engine (clock)
[11/29 02:03:07    168s] Set min layer with default ( 2 )
[11/29 02:03:07    168s] Set max layer with default ( 127 )
[11/29 02:03:07    168s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:03:07    168s] Min route layer (adjusted) = 2
[11/29 02:03:07    168s] Max route layer (adjusted) = 10
[11/29 02:03:07    168s] (I)      clean place blk overflow:
[11/29 02:03:07    168s] (I)      H : enabled 1.00 0
[11/29 02:03:07    168s] (I)      V : enabled 1.00 0
[11/29 02:03:07    168s] (I)      Initializing eGR engine (clock)
[11/29 02:03:07    168s] Set min layer with default ( 2 )
[11/29 02:03:07    168s] Set max layer with default ( 127 )
[11/29 02:03:07    168s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:03:07    168s] Min route layer (adjusted) = 2
[11/29 02:03:07    168s] Max route layer (adjusted) = 10
[11/29 02:03:07    168s] (I)      clean place blk overflow:
[11/29 02:03:07    168s] (I)      H : enabled 1.00 0
[11/29 02:03:07    168s] (I)      V : enabled 1.00 0
[11/29 02:03:07    168s] (I)      Started Early Global Route kernel ( Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      Running eGR Cong Clean flow
[11/29 02:03:07    168s] (I)      # wire layers (front) : 11
[11/29 02:03:07    168s] (I)      # wire layers (back)  : 0
[11/29 02:03:07    168s] (I)      min wire layer : 1
[11/29 02:03:07    168s] (I)      max wire layer : 10
[11/29 02:03:07    168s] (I)      # cut layers (front) : 10
[11/29 02:03:07    168s] (I)      # cut layers (back)  : 0
[11/29 02:03:07    168s] (I)      min cut layer : 1
[11/29 02:03:07    168s] (I)      max cut layer : 9
[11/29 02:03:07    168s] (I)      ================================ Layers ================================
[11/29 02:03:07    168s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:07    168s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:03:07    168s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:07    168s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:03:07    168s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:03:07    168s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:03:07    168s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:07    168s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:07    168s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:07    168s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:03:07    168s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:03:07    168s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:03:07    168s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:03:07    168s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:03:07    168s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:07    168s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:03:07    168s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:03:07    168s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:07    168s] (I)      Started Import and model ( Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      == Non-default Options ==
[11/29 02:03:07    168s] (I)      Clean congestion better                            : true
[11/29 02:03:07    168s] (I)      Estimate vias on DPT layer                         : true
[11/29 02:03:07    168s] (I)      Rerouting rounds                                   : 10
[11/29 02:03:07    168s] (I)      Clean congestion layer assignment rounds           : 3
[11/29 02:03:07    168s] (I)      Layer constraints as soft constraints              : true
[11/29 02:03:07    168s] (I)      Soft top layer                                     : true
[11/29 02:03:07    168s] (I)      Skip prospective layer relax nets                  : true
[11/29 02:03:07    168s] (I)      Better NDR handling                                : true
[11/29 02:03:07    168s] (I)      Improved NDR modeling in LA                        : true
[11/29 02:03:07    168s] (I)      Routing cost fix for NDR handling                  : true
[11/29 02:03:07    168s] (I)      Block tracks for preroutes                         : true
[11/29 02:03:07    168s] (I)      Assign IRoute by net group key                     : true
[11/29 02:03:07    168s] (I)      Block unroutable channels 3D                       : true
[11/29 02:03:07    168s] (I)      Bound layer relaxed segment wl                     : true
[11/29 02:03:07    168s] (I)      Blocked pin reach length threshold                 : 2
[11/29 02:03:07    168s] (I)      Check blockage within NDR space in TA              : true
[11/29 02:03:07    168s] (I)      Skip must join for term with via pillar            : true
[11/29 02:03:07    168s] (I)      Model find APA for IO pin                          : true
[11/29 02:03:07    168s] (I)      On pin location for off pin term                   : true
[11/29 02:03:07    168s] (I)      Handle EOL spacing                                 : true
[11/29 02:03:07    168s] (I)      Merge PG vias by gap                               : true
[11/29 02:03:07    168s] (I)      Maximum routing layer                              : 10
[11/29 02:03:07    168s] (I)      Top routing layer                                  : 10
[11/29 02:03:07    168s] (I)      Ignore routing layer                               : true
[11/29 02:03:07    168s] (I)      Route selected nets only                           : true
[11/29 02:03:07    168s] (I)      Refine MST                                         : true
[11/29 02:03:07    168s] (I)      Honor PRL                                          : true
[11/29 02:03:07    168s] (I)      Strong congestion aware                            : true
[11/29 02:03:07    168s] (I)      Improved initial location for IRoutes              : true
[11/29 02:03:07    168s] (I)      Multi panel TA                                     : true
[11/29 02:03:07    168s] (I)      Penalize wire overlap                              : true
[11/29 02:03:07    168s] (I)      Expand small instance blockage                     : true
[11/29 02:03:07    168s] (I)      Reduce via in TA                                   : true
[11/29 02:03:07    168s] (I)      SS-aware routing                                   : true
[11/29 02:03:07    168s] (I)      Improve tree edge sharing                          : true
[11/29 02:03:07    168s] (I)      Improve 2D via estimation                          : true
[11/29 02:03:07    168s] (I)      Refine Steiner tree                                : true
[11/29 02:03:07    168s] (I)      Build spine tree                                   : true
[11/29 02:03:07    168s] (I)      Model pass through capacity                        : true
[11/29 02:03:07    168s] (I)      Extend blockages by a half GCell                   : true
[11/29 02:03:07    168s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[11/29 02:03:07    168s] (I)      Consider pin shapes                                : true
[11/29 02:03:07    168s] (I)      Consider pin shapes for all nodes                  : true
[11/29 02:03:07    168s] (I)      Consider NR APA                                    : true
[11/29 02:03:07    168s] (I)      Consider IO pin shape                              : true
[11/29 02:03:07    168s] (I)      Fix pin connection bug                             : true
[11/29 02:03:07    168s] (I)      Consider layer RC for local wires                  : true
[11/29 02:03:07    168s] (I)      Honor layer constraint                             : true
[11/29 02:03:07    168s] (I)      Route to clock mesh pin                            : true
[11/29 02:03:07    168s] (I)      LA-aware pin escape length                         : 2
[11/29 02:03:07    168s] (I)      Connect multiple ports                             : true
[11/29 02:03:07    168s] (I)      Split for must join                                : true
[11/29 02:03:07    168s] (I)      Number of threads                                  : 1
[11/29 02:03:07    168s] (I)      Routing effort level                               : 10000
[11/29 02:03:07    168s] (I)      Prefer layer length threshold                      : 8
[11/29 02:03:07    168s] (I)      Overflow penalty cost                              : 10
[11/29 02:03:07    168s] (I)      A-star cost                                        : 0.300000
[11/29 02:03:07    168s] (I)      Misalignment cost                                  : 10.000000
[11/29 02:03:07    168s] (I)      Threshold for short IRoute                         : 6
[11/29 02:03:07    168s] (I)      Via cost during post routing                       : 1.000000
[11/29 02:03:07    168s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/29 02:03:07    168s] (I)      Source-to-sink ratio                               : 0.300000
[11/29 02:03:07    168s] (I)      Scenic ratio bound                                 : 3.000000
[11/29 02:03:07    168s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/29 02:03:07    168s] (I)      Net layer relax scenic ratio                       : 1.250000
[11/29 02:03:07    168s] (I)      Layer demotion scenic scale                        : 1.000000
[11/29 02:03:07    168s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/29 02:03:07    168s] (I)      PG-aware similar topology routing                  : true
[11/29 02:03:07    168s] (I)      Maze routing via cost fix                          : true
[11/29 02:03:07    168s] (I)      Apply PRL on PG terms                              : true
[11/29 02:03:07    168s] (I)      Apply PRL on obs objects                           : true
[11/29 02:03:07    168s] (I)      Handle range-type spacing rules                    : true
[11/29 02:03:07    168s] (I)      PG gap threshold multiplier                        : 10.000000
[11/29 02:03:07    168s] (I)      Parallel spacing query fix                         : true
[11/29 02:03:07    168s] (I)      Force source to root IR                            : true
[11/29 02:03:07    168s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/29 02:03:07    168s] (I)      Multi-pass Schedule                                : {{} {} {}}
[11/29 02:03:07    168s] (I)      Route tie net to shape                             : auto
[11/29 02:03:07    168s] (I)      Do not relax to DPT layer                          : true
[11/29 02:03:07    168s] (I)      No DPT in post routing                             : true
[11/29 02:03:07    168s] (I)      Modeling PG via merging fix                        : true
[11/29 02:03:07    168s] (I)      Shield aware TA                                    : true
[11/29 02:03:07    168s] (I)      Strong shield aware TA                             : true
[11/29 02:03:07    168s] (I)      Overflow calculation fix in LA                     : true
[11/29 02:03:07    168s] (I)      Post routing fix                                   : true
[11/29 02:03:07    168s] (I)      Strong post routing                                : true
[11/29 02:03:07    168s] (I)      Violation on path threshold                        : 1
[11/29 02:03:07    168s] (I)      Pass through capacity modeling                     : true
[11/29 02:03:07    168s] (I)      Read layer and via RC                              : true
[11/29 02:03:07    168s] (I)      Select the non-relaxed segments in post routing stage : true
[11/29 02:03:07    168s] (I)      Select term pin box for io pin                     : true
[11/29 02:03:07    168s] (I)      Penalize NDR sharing                               : true
[11/29 02:03:07    168s] (I)      Enable special modeling                            : false
[11/29 02:03:07    168s] (I)      Keep fixed segments                                : true
[11/29 02:03:07    168s] (I)      Increase net scenic ratio                          : true
[11/29 02:03:07    168s] (I)      Method to set GCell size                           : row
[11/29 02:03:07    168s] (I)      Connect multiple ports and must join fix           : true
[11/29 02:03:07    168s] (I)      Avoid high resistance layers                       : true
[11/29 02:03:07    168s] (I)      Segment length threshold                           : 1
[11/29 02:03:07    168s] (I)      Model find APA for IO pin fix                      : true
[11/29 02:03:07    168s] (I)      Avoid connecting non-metal layers                  : true
[11/29 02:03:07    168s] (I)      Use track pitch for NDR                            : true
[11/29 02:03:07    168s] (I)      Decide max and min layer to relax with layer difference : true
[11/29 02:03:07    168s] (I)      Handle non-default track width                     : false
[11/29 02:03:07    168s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:03:07    168s] (I)      Extra cost calculation fix in LA                   : false
[11/29 02:03:07    168s] (I)      early global router routing mode                   : clock
[11/29 02:03:07    168s] (I)      Legalize routing after 1g                          : false
[11/29 02:03:07    168s] (I)      Improve layer adherence during layer relax         : true
[11/29 02:03:07    168s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:03:07    168s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:03:07    168s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:03:07    168s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:03:07    168s] (I)      ============== Pin Summary ==============
[11/29 02:03:07    168s] (I)      +-------+--------+---------+------------+
[11/29 02:03:07    168s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:03:07    168s] (I)      +-------+--------+---------+------------+
[11/29 02:03:07    168s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:03:07    168s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:03:07    168s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:03:07    168s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:03:07    168s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:03:07    168s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:03:07    168s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:03:07    168s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:03:07    168s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:03:07    168s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:03:07    168s] (I)      +-------+--------+---------+------------+
[11/29 02:03:07    168s] (I)      Custom ignore net properties:
[11/29 02:03:07    168s] (I)      1 : NotLegal
[11/29 02:03:07    168s] (I)      2 : NotSelected
[11/29 02:03:07    168s] (I)      Default ignore net properties:
[11/29 02:03:07    168s] (I)      1 : Special
[11/29 02:03:07    168s] (I)      2 : Analog
[11/29 02:03:07    168s] (I)      3 : Fixed
[11/29 02:03:07    168s] (I)      4 : Skipped
[11/29 02:03:07    168s] (I)      5 : MixedSignal
[11/29 02:03:07    168s] (I)      Prerouted net properties:
[11/29 02:03:07    168s] (I)      1 : NotLegal
[11/29 02:03:07    168s] (I)      2 : Special
[11/29 02:03:07    168s] (I)      3 : Analog
[11/29 02:03:07    168s] (I)      4 : Fixed
[11/29 02:03:07    168s] (I)      5 : Skipped
[11/29 02:03:07    168s] (I)      6 : MixedSignal
[11/29 02:03:07    168s] [NR-eGR] Early global route reroute 1 out of 2948 routable nets
[11/29 02:03:07    168s] (I)      Use row-based GCell size
[11/29 02:03:07    168s] (I)      Use row-based GCell align
[11/29 02:03:07    168s] (I)      layer 0 area = 0
[11/29 02:03:07    168s] (I)      layer 1 area = 0
[11/29 02:03:07    168s] (I)      layer 2 area = 0
[11/29 02:03:07    168s] (I)      layer 3 area = 0
[11/29 02:03:07    168s] (I)      layer 4 area = 0
[11/29 02:03:07    168s] (I)      layer 5 area = 0
[11/29 02:03:07    168s] (I)      layer 6 area = 0
[11/29 02:03:07    168s] (I)      layer 7 area = 0
[11/29 02:03:07    168s] (I)      layer 8 area = 0
[11/29 02:03:07    168s] (I)      layer 9 area = 0
[11/29 02:03:07    168s] (I)      GCell unit size   : 2800
[11/29 02:03:07    168s] (I)      GCell multiplier  : 1
[11/29 02:03:07    168s] (I)      GCell row height  : 2800
[11/29 02:03:07    168s] (I)      Actual row height : 2800
[11/29 02:03:07    168s] (I)      GCell align ref   : 16340 24080
[11/29 02:03:07    168s] [NR-eGR] Track table information for default rule: 
[11/29 02:03:07    168s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:03:07    168s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:03:07    168s] (I)      ============== Default via ===============
[11/29 02:03:07    168s] (I)      +---+------------------+-----------------+
[11/29 02:03:07    168s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:03:07    168s] (I)      +---+------------------+-----------------+
[11/29 02:03:07    168s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:03:07    168s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:03:07    168s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:03:07    168s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:03:07    168s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:03:07    168s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:03:07    168s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:03:07    168s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:03:07    168s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:03:07    168s] (I)      +---+------------------+-----------------+
[11/29 02:03:07    168s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:03:07    168s] [NR-eGR] Read 8655 PG shapes
[11/29 02:03:07    168s] [NR-eGR] Read 0 clock shapes
[11/29 02:03:07    168s] [NR-eGR] Read 0 other shapes
[11/29 02:03:07    168s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:03:07    168s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:03:07    168s] [NR-eGR] #Instance Blockages : 0
[11/29 02:03:07    168s] [NR-eGR] #PG Blockages       : 8655
[11/29 02:03:07    168s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:03:07    168s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:03:07    168s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:03:07    168s] [NR-eGR] #Other Blockages    : 0
[11/29 02:03:07    168s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:03:07    168s] [NR-eGR] #prerouted nets         : 0
[11/29 02:03:07    168s] [NR-eGR] #prerouted special nets : 0
[11/29 02:03:07    168s] [NR-eGR] #prerouted wires        : 0
[11/29 02:03:07    168s] (I)        Front-side 2948 ( ignored 2947 )
[11/29 02:03:07    168s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:03:07    168s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:03:07    168s] [NR-eGR] Read 2948 nets ( ignored 2947 )
[11/29 02:03:07    168s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[11/29 02:03:07    168s] [NR-eGR] #via pillars        : 0
[11/29 02:03:07    168s] [NR-eGR] #must join all port : 0
[11/29 02:03:07    168s] [NR-eGR] #multiple ports     : 0
[11/29 02:03:07    168s] [NR-eGR] #has must join      : 0
[11/29 02:03:07    168s] (I)      handle routing halo
[11/29 02:03:07    168s] (I)      Reading macro buffers
[11/29 02:03:07    168s] (I)      Number of macro buffers: 0
[11/29 02:03:07    168s] (I)      default corner id = 0
[11/29 02:03:07    168s] (I)      =========== RC Report:  ============
[11/29 02:03:07    168s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[11/29 02:03:07    168s] (I)      ------------------------------------
[11/29 02:03:07    168s] (I)        metal2         3.571        0.220 
[11/29 02:03:07    168s] (I)        metal3         3.571        0.251 
[11/29 02:03:07    168s] (I)        metal4         1.500        0.255 
[11/29 02:03:07    168s] (I)        metal5         1.500        0.255 
[11/29 02:03:07    168s] (I)        metal6         1.500        0.255 
[11/29 02:03:07    168s] (I)        metal7         0.188        0.269 
[11/29 02:03:07    168s] (I)        metal8         0.188        0.269 
[11/29 02:03:07    168s] (I)        metal9         0.037        0.341 
[11/29 02:03:07    168s] (I)       metal10         0.037        0.326 
[11/29 02:03:07    168s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:03:07    168s] (I)      original grid = 61 x 115
[11/29 02:03:07    168s] (I)      merged grid = 61 x 115
[11/29 02:03:07    168s] (I)      Read Num Blocks=8655  Num Prerouted Wires=0  Num CS=0
[11/29 02:03:07    168s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:07    168s] (I)      Layer 2 (H) : #blockages 1782 : #preroutes 0
[11/29 02:03:07    168s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:07    168s] (I)      Layer 4 (H) : #blockages 1782 : #preroutes 0
[11/29 02:03:07    168s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:07    168s] (I)      Layer 6 (H) : #blockages 1782 : #preroutes 0
[11/29 02:03:07    168s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:07    168s] (I)      Layer 8 (H) : #blockages 933 : #preroutes 0
[11/29 02:03:07    168s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:03:07    168s] (I)      Moved 1 terms for better access 
[11/29 02:03:07    168s] (I)      Number of ignored nets                =   2947
[11/29 02:03:07    168s] (I)      Number of connected nets              =      0
[11/29 02:03:07    168s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:03:07    168s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:03:07    168s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:03:07    168s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:03:07    168s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:03:07    168s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:03:07    168s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:03:07    168s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:03:07    168s] (I)      Ndr track 0 does not exist
[11/29 02:03:07    168s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:03:07    168s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:03:07    168s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:03:07    168s] (I)      Site width          :   380  (dbu)
[11/29 02:03:07    168s] (I)      Row height          :  2800  (dbu)
[11/29 02:03:07    168s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:03:07    168s] (I)      GCell width         :  2800  (dbu)
[11/29 02:03:07    168s] (I)      GCell height        :  2800  (dbu)
[11/29 02:03:07    168s] (I)      Grid                :    61   115    10
[11/29 02:03:07    168s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:03:07    168s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:03:07    168s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:03:07    168s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:03:07    168s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:03:07    168s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:03:07    168s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:03:07    168s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:03:07    168s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:03:07    168s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:03:07    168s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:03:07    168s] (I)      --------------------------------------------------------
[11/29 02:03:07    168s] 
[11/29 02:03:07    168s] [NR-eGR] == Routing rule table ==
[11/29 02:03:07    168s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:03:07    168s] [NR-eGR] ----------------------
[11/29 02:03:07    168s] [NR-eGR]   0  (Default)      1 
[11/29 02:03:07    168s] (I)      ==== NDR : (Default) ====
[11/29 02:03:07    168s] (I)      +--------------+--------+
[11/29 02:03:07    168s] (I)      |           ID |      0 |
[11/29 02:03:07    168s] (I)      |      Default |    yes |
[11/29 02:03:07    168s] (I)      |  Clk Special |     no |
[11/29 02:03:07    168s] (I)      | Hard spacing |     no |
[11/29 02:03:07    168s] (I)      |    NDR track | (none) |
[11/29 02:03:07    168s] (I)      |      NDR via | (none) |
[11/29 02:03:07    168s] (I)      |  Extra space |      0 |
[11/29 02:03:07    168s] (I)      |      Shields |      0 |
[11/29 02:03:07    168s] (I)      |   Demand (H) |      1 |
[11/29 02:03:07    168s] (I)      |   Demand (V) |      1 |
[11/29 02:03:07    168s] (I)      |        #Nets |      1 |
[11/29 02:03:07    168s] (I)      +--------------+--------+
[11/29 02:03:07    168s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:07    168s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:03:07    168s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:07    168s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:03:07    168s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:07    168s] (I)      =============== Blocked Tracks ===============
[11/29 02:03:07    168s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:07    168s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:03:07    168s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:07    168s] (I)      |     1 |       0 |        0 |         0.00% |
[11/29 02:03:07    168s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:03:07    168s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:03:07    168s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:03:07    168s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:03:07    168s] (I)      |     6 |   34960 |     7228 |        20.68% |
[11/29 02:03:07    168s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:03:07    168s] (I)      |     8 |   11615 |     2970 |        25.57% |
[11/29 02:03:07    168s] (I)      |     9 |    6100 |     2191 |        35.92% |
[11/29 02:03:07    168s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:03:07    168s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:07    168s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      Reset routing kernel
[11/29 02:03:07    168s] (I)      Started Global Routing ( Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      totalPins=916  totalGlobalPin=867 (94.65%)
[11/29 02:03:07    168s] (I)      ================== Net Group Info ==================
[11/29 02:03:07    168s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:07    168s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:03:07    168s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:07    168s] (I)      |  1 |              1 |    metal2(2) | metal10(10) |
[11/29 02:03:07    168s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:07    168s] (I)      total 2D Cap : 241266 = (115065 H, 126201 V)
[11/29 02:03:07    168s] (I)      total 2D Demand : 49 = (0 H, 49 V)
[11/29 02:03:07    168s] (I)      init route region map
[11/29 02:03:07    168s] (I)      #blocked regions = 0
[11/29 02:03:07    168s] (I)      #non-blocked regions = 1
[11/29 02:03:07    168s] (I)      init safety region map
[11/29 02:03:07    168s] (I)      #blocked regions = 0
[11/29 02:03:07    168s] (I)      #non-blocked regions = 1
[11/29 02:03:07    168s] (I)      Adjusted 0 GCells for pin access
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1a Route ============
[11/29 02:03:07    168s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 10]
[11/29 02:03:07    168s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 5
[11/29 02:03:07    168s] (I)      Usage: 1601 = (685 H, 916 V) = (0.60% H, 0.73% V) = (9.590e+02um H, 1.282e+03um V)
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1b Route ============
[11/29 02:03:07    168s] (I)      Usage: 1601 = (685 H, 916 V) = (0.60% H, 0.73% V) = (9.590e+02um H, 1.282e+03um V)
[11/29 02:03:07    168s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.241400e+03um
[11/29 02:03:07    168s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/29 02:03:07    168s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1c Route ============
[11/29 02:03:07    168s] (I)      Level2 Grid: 13 x 23
[11/29 02:03:07    168s] (I)      Usage: 1601 = (685 H, 916 V) = (0.60% H, 0.73% V) = (9.590e+02um H, 1.282e+03um V)
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1d Route ============
[11/29 02:03:07    168s] (I)      Usage: 1607 = (691 H, 916 V) = (0.60% H, 0.73% V) = (9.674e+02um H, 1.282e+03um V)
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1e Route ============
[11/29 02:03:07    168s] (I)      Usage: 1607 = (691 H, 916 V) = (0.60% H, 0.73% V) = (9.674e+02um H, 1.282e+03um V)
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1f Route ============
[11/29 02:03:07    168s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.249800e+03um
[11/29 02:03:07    168s] (I)      Usage: 1607 = (691 H, 916 V) = (0.60% H, 0.73% V) = (9.674e+02um H, 1.282e+03um V)
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1g Route ============
[11/29 02:03:07    168s] (I)      Usage: 1604 = (691 H, 913 V) = (0.60% H, 0.72% V) = (9.674e+02um H, 1.278e+03um V)
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1h Route ============
[11/29 02:03:07    168s] (I)      Usage: 1610 = (693 H, 917 V) = (0.60% H, 0.73% V) = (9.702e+02um H, 1.284e+03um V)
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] (I)      ============  Phase 1l Route ============
[11/29 02:03:07    168s] (I)      
[11/29 02:03:07    168s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:03:07    168s] [NR-eGR]                        OverCon            
[11/29 02:03:07    168s] [NR-eGR]                         #Gcell     %Gcell
[11/29 02:03:07    168s] [NR-eGR]        Layer             (1-0)    OverCon
[11/29 02:03:07    168s] [NR-eGR] ----------------------------------------------
[11/29 02:03:07    168s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR] ----------------------------------------------
[11/29 02:03:07    168s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/29 02:03:07    168s] [NR-eGR] 
[11/29 02:03:07    168s] (I)      Finished Global Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      Updating congestion map
[11/29 02:03:07    168s] (I)      total 2D Cap : 243372 = (115838 H, 127534 V)
[11/29 02:03:07    168s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/29 02:03:07    168s] (I)      Running track assignment and export wires
[11/29 02:03:07    168s] (I)      Delete wires for 1 nets 
[11/29 02:03:07    168s] (I)      ============= Track Assignment ============
[11/29 02:03:07    168s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:03:07    168s] (I)      Run Multi-thread track assignment
[11/29 02:03:07    168s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      Started Export ( Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:03:07    168s] [NR-eGR] Total eGR-routed clock nets wire length: 2462um, number of vias: 2383
[11/29 02:03:07    168s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:07    168s] [NR-eGR] Report for selected net(s) only.
[11/29 02:03:07    168s] [NR-eGR]                  Length (um)  Vias 
[11/29 02:03:07    168s] [NR-eGR] -----------------------------------
[11/29 02:03:07    168s] [NR-eGR]  metal1   (1H)             0   915 
[11/29 02:03:07    168s] [NR-eGR]  metal2   (2V)          1140  1173 
[11/29 02:03:07    168s] [NR-eGR]  metal3   (3H)           996   261 
[11/29 02:03:07    168s] [NR-eGR]  metal4   (4V)           280    32 
[11/29 02:03:07    168s] [NR-eGR]  metal5   (5H)            45     2 
[11/29 02:03:07    168s] [NR-eGR]  metal6   (6V)             1     0 
[11/29 02:03:07    168s] [NR-eGR]  metal7   (7H)             0     0 
[11/29 02:03:07    168s] [NR-eGR]  metal8   (8V)             0     0 
[11/29 02:03:07    168s] [NR-eGR]  metal9   (9H)             0     0 
[11/29 02:03:07    168s] [NR-eGR]  metal10  (10V)            0     0 
[11/29 02:03:07    168s] [NR-eGR] -----------------------------------
[11/29 02:03:07    168s] [NR-eGR]           Total         2462  2383 
[11/29 02:03:07    168s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:07    168s] [NR-eGR] Total half perimeter of net bounding box: 212um
[11/29 02:03:07    168s] [NR-eGR] Total length: 2462um, number of vias: 2383
[11/29 02:03:07    168s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:07    168s] [NR-eGR] Total routed clock nets wire length: 2462um, number of vias: 2383
[11/29 02:03:07    168s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:07    168s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:03:07    168s] [NR-eGR] ------------------------------------
[11/29 02:03:07    168s] [NR-eGR]  metal1   (1H)          1826   8887 
[11/29 02:03:07    168s] [NR-eGR]  metal2   (2V)          6980   7222 
[11/29 02:03:07    168s] [NR-eGR]  metal3   (3H)         10503   3881 
[11/29 02:03:07    168s] [NR-eGR]  metal4   (4V)          5163    468 
[11/29 02:03:07    168s] [NR-eGR]  metal5   (5H)          2015    569 
[11/29 02:03:07    168s] [NR-eGR]  metal6   (6V)          1846    178 
[11/29 02:03:07    168s] [NR-eGR]  metal7   (7H)           230     52 
[11/29 02:03:07    168s] [NR-eGR]  metal8   (8V)            67     54 
[11/29 02:03:07    168s] [NR-eGR]  metal9   (9H)            40      2 
[11/29 02:03:07    168s] [NR-eGR]  metal10  (10V)            3      0 
[11/29 02:03:07    168s] [NR-eGR] ------------------------------------
[11/29 02:03:07    168s] [NR-eGR]           Total        28673  21313 
[11/29 02:03:07    168s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:07    168s] [NR-eGR] Total half perimeter of net bounding box: 26965um
[11/29 02:03:07    168s] [NR-eGR] Total length: 28673um, number of vias: 21313
[11/29 02:03:07    168s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:07    168s] (I)      == Layer wire length by net rule ==
[11/29 02:03:07    168s] (I)                       Default 
[11/29 02:03:07    168s] (I)      -------------------------
[11/29 02:03:07    168s] (I)       metal1   (1H)    1826um 
[11/29 02:03:07    168s] (I)       metal2   (2V)    6980um 
[11/29 02:03:07    168s] (I)       metal3   (3H)   10503um 
[11/29 02:03:07    168s] (I)       metal4   (4V)    5163um 
[11/29 02:03:07    168s] (I)       metal5   (5H)    2015um 
[11/29 02:03:07    168s] (I)       metal6   (6V)    1846um 
[11/29 02:03:07    168s] (I)       metal7   (7H)     230um 
[11/29 02:03:07    168s] (I)       metal8   (8V)      67um 
[11/29 02:03:07    168s] (I)       metal9   (9H)      40um 
[11/29 02:03:07    168s] (I)       metal10  (10V)      3um 
[11/29 02:03:07    168s] (I)      -------------------------
[11/29 02:03:07    168s] (I)                Total  28673um 
[11/29 02:03:07    168s] (I)      == Layer via count by net rule ==
[11/29 02:03:07    168s] (I)                       Default 
[11/29 02:03:07    168s] (I)      -------------------------
[11/29 02:03:07    168s] (I)       metal1   (1H)      8887 
[11/29 02:03:07    168s] (I)       metal2   (2V)      7222 
[11/29 02:03:07    168s] (I)       metal3   (3H)      3881 
[11/29 02:03:07    168s] (I)       metal4   (4V)       468 
[11/29 02:03:07    168s] (I)       metal5   (5H)       569 
[11/29 02:03:07    168s] (I)       metal6   (6V)       178 
[11/29 02:03:07    168s] (I)       metal7   (7H)        52 
[11/29 02:03:07    168s] (I)       metal8   (8V)        54 
[11/29 02:03:07    168s] (I)       metal9   (9H)         2 
[11/29 02:03:07    168s] (I)       metal10  (10V)        0 
[11/29 02:03:07    168s] (I)      -------------------------
[11/29 02:03:07    168s] (I)                Total    21313 
[11/29 02:03:07    168s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:03:07    168s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] [NR-eGR] Finished Early Global Route ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3.28 MB )
[11/29 02:03:07    168s] (I)      ========================================= Runtime Summary ==========================================
[11/29 02:03:07    168s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/29 02:03:07    168s] (I)      ----------------------------------------------------------------------------------------------------
[11/29 02:03:07    168s] (I)       Early Global Route                             100.00%  157.23 sec  157.57 sec  0.34 sec  0.33 sec 
[11/29 02:03:07    168s] (I)       +-Early Global Route kernel                     98.47%  157.23 sec  157.57 sec  0.33 sec  0.32 sec 
[11/29 02:03:07    168s] (I)       | +-Import and model                            24.44%  157.24 sec  157.32 sec  0.08 sec  0.08 sec 
[11/29 02:03:07    168s] (I)       | | +-Create place DB                            6.11%  157.24 sec  157.26 sec  0.02 sec  0.02 sec 
[11/29 02:03:07    168s] (I)       | | | +-Import place data                        6.09%  157.24 sec  157.26 sec  0.02 sec  0.02 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Read instances and placement           1.46%  157.24 sec  157.24 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Read nets                              4.52%  157.24 sec  157.26 sec  0.02 sec  0.02 sec 
[11/29 02:03:07    168s] (I)       | | +-Create route DB                           15.66%  157.26 sec  157.31 sec  0.05 sec  0.05 sec 
[11/29 02:03:07    168s] (I)       | | | +-Import route data (1T)                  15.33%  157.26 sec  157.31 sec  0.05 sec  0.05 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.30%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Read routing blockages               0.00%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Read bump blockages                  0.00%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Read instance blockages              0.23%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Read PG blockages                    0.43%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | | +-Allocate memory for PG via list    0.11%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Read clock blockages                 0.05%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Read other blockages                 0.05%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Read halo blockages                  0.01%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Read boundary cut boxes              0.00%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Read blackboxes                        0.01%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Read prerouted                         0.15%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Read nets                              0.06%  157.28 sec  157.28 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Set up via pillars                     0.05%  157.30 sec  157.30 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Set up RC info                         0.20%  157.30 sec  157.30 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Read net priorities                    0.11%  157.30 sec  157.30 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Initialize 3D grid graph               0.17%  157.30 sec  157.30 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Model blockage capacity                2.06%  157.30 sec  157.31 sec  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Initialize 3D capacity               1.90%  157.30 sec  157.31 sec  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Move terms for access (1T)             0.26%  157.31 sec  157.31 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | +-Read aux data                              0.00%  157.31 sec  157.31 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | +-Others data preparation                    0.01%  157.31 sec  157.31 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | +-Create route kernel                        2.36%  157.31 sec  157.32 sec  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)       | +-Global Routing                              21.16%  157.32 sec  157.39 sec  0.07 sec  0.07 sec 
[11/29 02:03:07    168s] (I)       | | +-Initialization                             0.05%  157.32 sec  157.32 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | +-Net group 1                               18.36%  157.32 sec  157.38 sec  0.06 sec  0.06 sec 
[11/29 02:03:07    168s] (I)       | | | +-Generate topology                       13.45%  157.32 sec  157.37 sec  0.05 sec  0.04 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1a                                 0.37%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Pattern routing (1T)                   0.09%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.05%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Add via demand to 2D                   0.07%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1b                                 0.18%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Monotonic routing (1T)                 0.08%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1c                                 0.22%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Two level Routing                      0.20%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Two Level Routing (Regular)          0.08%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  157.37 sec  157.37 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1d                                 1.08%  157.37 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Detoured routing (1T)                  1.06%  157.37 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1e                                 0.07%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Route legalization                     0.03%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1f                                 0.01%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1g                                 0.71%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Post Routing                           0.68%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1h                                 0.37%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Post Routing                           0.34%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | +-Phase 1l                                 0.68%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | | | +-Layer assignment (1T)                  0.46%  157.38 sec  157.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | +-Export cong map                              3.06%  157.39 sec  157.40 sec  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)       | | +-Export 2D cong map                         1.39%  157.40 sec  157.40 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | +-Extract Global 3D Wires                      0.01%  157.40 sec  157.40 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | +-Track Assignment (1T)                        3.05%  157.40 sec  157.41 sec  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)       | | +-Initialization                             0.01%  157.40 sec  157.40 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | +-Track Assignment Kernel                    2.96%  157.40 sec  157.41 sec  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)       | | +-Free Memory                                0.00%  157.41 sec  157.41 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | +-Export                                      45.13%  157.41 sec  157.57 sec  0.15 sec  0.15 sec 
[11/29 02:03:07    168s] (I)       | | +-Export DB wires                            2.96%  157.41 sec  157.42 sec  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)       | | | +-Export all nets                          2.71%  157.41 sec  157.42 sec  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)       | | | +-Set wire vias                            0.04%  157.42 sec  157.42 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | | +-Report wirelength                         12.47%  157.42 sec  157.47 sec  0.04 sec  0.04 sec 
[11/29 02:03:07    168s] (I)       | | +-Update net boxes                          29.57%  157.47 sec  157.57 sec  0.10 sec  0.10 sec 
[11/29 02:03:07    168s] (I)       | | +-Update timing                              0.01%  157.57 sec  157.57 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)       | +-Postprocess design                           0.05%  157.57 sec  157.57 sec  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)      ======================= Summary by functions ========================
[11/29 02:03:07    168s] (I)       Lv  Step                                      %      Real       CPU 
[11/29 02:03:07    168s] (I)      ---------------------------------------------------------------------
[11/29 02:03:07    168s] (I)        0  Early Global Route                  100.00%  0.34 sec  0.33 sec 
[11/29 02:03:07    168s] (I)        1  Early Global Route kernel            98.47%  0.33 sec  0.32 sec 
[11/29 02:03:07    168s] (I)        2  Export                               45.13%  0.15 sec  0.15 sec 
[11/29 02:03:07    168s] (I)        2  Import and model                     24.44%  0.08 sec  0.08 sec 
[11/29 02:03:07    168s] (I)        2  Global Routing                       21.16%  0.07 sec  0.07 sec 
[11/29 02:03:07    168s] (I)        2  Export cong map                       3.06%  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)        2  Track Assignment (1T)                 3.05%  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)        2  Postprocess design                    0.05%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        2  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        3  Update net boxes                     29.57%  0.10 sec  0.10 sec 
[11/29 02:03:07    168s] (I)        3  Net group 1                          18.36%  0.06 sec  0.06 sec 
[11/29 02:03:07    168s] (I)        3  Create route DB                      15.66%  0.05 sec  0.05 sec 
[11/29 02:03:07    168s] (I)        3  Report wirelength                    12.47%  0.04 sec  0.04 sec 
[11/29 02:03:07    168s] (I)        3  Create place DB                       6.11%  0.02 sec  0.02 sec 
[11/29 02:03:07    168s] (I)        3  Export DB wires                       2.96%  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)        3  Track Assignment Kernel               2.96%  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)        3  Create route kernel                   2.36%  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)        3  Export 2D cong map                    1.39%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        3  Initialization                        0.06%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        3  Update timing                         0.01%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        3  Others data preparation               0.01%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Import route data (1T)               15.33%  0.05 sec  0.05 sec 
[11/29 02:03:07    168s] (I)        4  Generate topology                    13.45%  0.05 sec  0.04 sec 
[11/29 02:03:07    168s] (I)        4  Import place data                     6.09%  0.02 sec  0.02 sec 
[11/29 02:03:07    168s] (I)        4  Export all nets                       2.71%  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1d                              1.08%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1g                              0.71%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1l                              0.68%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1h                              0.37%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1a                              0.37%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1c                              0.22%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1b                              0.18%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1e                              0.07%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Set wire vias                         0.04%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        4  Phase 1f                              0.01%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Read nets                             4.58%  0.02 sec  0.02 sec 
[11/29 02:03:07    168s] (I)        5  Model blockage capacity               2.06%  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)        5  Read instances and placement          1.46%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Read blockages ( Layer 2-10 )         1.30%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Detoured routing (1T)                 1.06%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Post Routing                          1.02%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Layer assignment (1T)                 0.46%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Move terms for access (1T)            0.26%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Set up RC info                        0.20%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Two level Routing                     0.20%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Initialize 3D grid graph              0.17%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Read prerouted                        0.15%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Read net priorities                   0.11%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Pattern routing (1T)                  0.09%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Monotonic routing (1T)                0.08%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Add via demand to 2D                  0.07%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Pattern Routing Avoiding Blockages    0.05%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Route legalization                    0.03%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        5  Read blackboxes                       0.01%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Initialize 3D capacity                1.90%  0.01 sec  0.01 sec 
[11/29 02:03:07    168s] (I)        6  Read PG blockages                     0.43%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Read instance blockages               0.23%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Two Level Routing (Regular)           0.08%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Legalize Blockage Violations          0.01%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] (I)        7  Allocate memory for PG via list       0.11%  0.00 sec  0.00 sec 
[11/29 02:03:07    168s] Running post-eGR process
[11/29 02:03:07    169s]       Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/29 02:03:07    169s]     Routing using eGR only done.
[11/29 02:03:07    169s] Net route status summary:
[11/29 02:03:07    169s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:03:07    169s]   Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:03:07    169s] 
[11/29 02:03:07    169s] CCOPT: Done with clock implementation routing.
[11/29 02:03:07    169s] 
[11/29 02:03:07    169s]   Clock implementation routing done.
[11/29 02:03:07    169s]   Fixed 1 wires.
[11/29 02:03:07    169s]   CCOpt: Starting congestion repair using flow wrapper...
[11/29 02:03:07    169s]     Congestion Repair...
[11/29 02:03:07    169s] *** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:02:49.1/0:03:33.3 (0.8), mem = 3621.0M
[11/29 02:03:07    169s] User Input Parameters:
[11/29 02:03:07    169s] Info: Enable timing driven in postCTS congRepair.
[11/29 02:03:07    169s] 
[11/29 02:03:07    169s] *** Start incrementalPlace ***
[11/29 02:03:07    169s] - Congestion Driven    : On
[11/29 02:03:07    169s] - Timing Driven        : On
[11/29 02:03:07    169s] - Area-Violation Based : On
[11/29 02:03:07    169s] - Start Rollback Level : -5
[11/29 02:03:07    169s] - Legalized            : On
[11/29 02:03:07    169s] - Window Based         : Off
[11/29 02:03:07    169s] - eDen incr mode       : Off
[11/29 02:03:07    169s] - Small incr mode      : Off
[11/29 02:03:07    169s] 
[11/29 02:03:07    169s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:3621.0M, EPOCH TIME: 1764399787.645314
[11/29 02:03:07    169s] Enable eGR PG blockage caching
[11/29 02:03:07    169s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:3621.0M, EPOCH TIME: 1764399787.645372
[11/29 02:03:07    169s] no activity file in design. spp won't run.
[11/29 02:03:07    169s] Effort level <high> specified for reg2reg path_group
[11/29 02:03:07    169s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/29 02:03:07    169s] No Views given, use default active views for adaptive view pruning
[11/29 02:03:07    169s] Active views:
[11/29 02:03:07    169s]   default_emulate_view
[11/29 02:03:07    169s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:3636.1M, EPOCH TIME: 1764399787.981321
[11/29 02:03:08    169s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.034, REAL:0.034, MEM:3636.1M, EPOCH TIME: 1764399788.015075
[11/29 02:03:08    169s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3636.1M, EPOCH TIME: 1764399788.015296
[11/29 02:03:08    169s] Starting Early Global Route congestion estimation: mem = 3636.1M
[11/29 02:03:08    169s] (I)      Initializing eGR engine (regular)
[11/29 02:03:08    169s] Set min layer with parameter ( 1 )
[11/29 02:03:08    169s] Set max layer with parameter ( 10 )
[11/29 02:03:08    169s] (I)      clean place blk overflow:
[11/29 02:03:08    169s] (I)      H : enabled 1.00 0
[11/29 02:03:08    169s] (I)      V : enabled 1.00 0
[11/29 02:03:08    169s] (I)      Initializing eGR engine (regular)
[11/29 02:03:08    169s] Set min layer with parameter ( 1 )
[11/29 02:03:08    169s] Set max layer with parameter ( 10 )
[11/29 02:03:08    169s] (I)      clean place blk overflow:
[11/29 02:03:08    169s] (I)      H : enabled 1.00 0
[11/29 02:03:08    169s] (I)      V : enabled 1.00 0
[11/29 02:03:08    169s] (I)      Running eGR Regular flow
[11/29 02:03:08    169s] (I)      # wire layers (front) : 11
[11/29 02:03:08    169s] (I)      # wire layers (back)  : 0
[11/29 02:03:08    169s] (I)      min wire layer : 1
[11/29 02:03:08    169s] (I)      max wire layer : 10
[11/29 02:03:08    169s] (I)      # cut layers (front) : 10
[11/29 02:03:08    169s] (I)      # cut layers (back)  : 0
[11/29 02:03:08    169s] (I)      min cut layer : 1
[11/29 02:03:08    169s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[11/29 02:03:08    169s] (I)      max cut layer : 9
[11/29 02:03:08    169s] (I)      ================================ Layers ================================
[11/29 02:03:08    169s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:08    169s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:03:08    169s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:08    169s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:03:08    169s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:03:08    169s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:03:08    169s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:08    169s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:08    169s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:08    169s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:03:08    169s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:03:08    169s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:03:08    169s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:03:08    169s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:03:08    169s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:08    169s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:03:08    169s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:03:08    169s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:08    169s] (I)      Started Import and model ( Curr Mem: 3.30 MB )
[11/29 02:03:08    169s] (I)      == Non-default Options ==
[11/29 02:03:08    169s] (I)      Maximum routing layer                              : 10
[11/29 02:03:08    169s] (I)      Minimum routing layer                              : 1
[11/29 02:03:08    169s] (I)      Top routing layer                                  : 10
[11/29 02:03:08    169s] (I)      Bottom routing layer                               : 1
[11/29 02:03:08    169s] (I)      Number of threads                                  : 1
[11/29 02:03:08    169s] (I)      Route tie net to shape                             : auto
[11/29 02:03:08    169s] (I)      Use non-blocking free Dbs wires                    : false
[11/29 02:03:08    169s] (I)      Method to set GCell size                           : row
[11/29 02:03:08    169s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:03:08    169s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:03:08    169s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:03:08    169s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:03:08    169s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:03:08    169s] (I)      ============== Pin Summary ==============
[11/29 02:03:08    169s] (I)      +-------+--------+---------+------------+
[11/29 02:03:08    169s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:03:08    169s] (I)      +-------+--------+---------+------------+
[11/29 02:03:08    169s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:03:08    169s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:03:08    169s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:03:08    169s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:03:08    169s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:03:08    169s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:03:08    169s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:03:08    169s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:03:08    169s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:03:08    169s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:03:08    169s] (I)      +-------+--------+---------+------------+
[11/29 02:03:08    169s] (I)      Custom ignore net properties:
[11/29 02:03:08    169s] (I)      1 : NotLegal
[11/29 02:03:08    169s] (I)      Default ignore net properties:
[11/29 02:03:08    169s] (I)      1 : Special
[11/29 02:03:08    169s] (I)      2 : Analog
[11/29 02:03:08    169s] (I)      3 : Fixed
[11/29 02:03:08    169s] (I)      4 : Skipped
[11/29 02:03:08    169s] (I)      5 : MixedSignal
[11/29 02:03:08    169s] (I)      Prerouted net properties:
[11/29 02:03:08    169s] (I)      1 : NotLegal
[11/29 02:03:08    169s] (I)      2 : Special
[11/29 02:03:08    169s] (I)      3 : Analog
[11/29 02:03:08    169s] (I)      4 : Fixed
[11/29 02:03:08    169s] (I)      5 : Skipped
[11/29 02:03:08    169s] (I)      6 : MixedSignal
[11/29 02:03:08    169s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:03:08    169s] (I)      Use row-based GCell size
[11/29 02:03:08    169s] (I)      Use row-based GCell align
[11/29 02:03:08    169s] (I)      layer 0 area = 0
[11/29 02:03:08    169s] (I)      layer 1 area = 0
[11/29 02:03:08    169s] (I)      layer 2 area = 0
[11/29 02:03:08    169s] (I)      layer 3 area = 0
[11/29 02:03:08    169s] (I)      layer 4 area = 0
[11/29 02:03:08    169s] (I)      layer 5 area = 0
[11/29 02:03:08    169s] (I)      layer 6 area = 0
[11/29 02:03:08    169s] (I)      layer 7 area = 0
[11/29 02:03:08    169s] (I)      layer 8 area = 0
[11/29 02:03:08    169s] (I)      layer 9 area = 0
[11/29 02:03:08    169s] (I)      GCell unit size   : 2800
[11/29 02:03:08    169s] (I)      GCell multiplier  : 1
[11/29 02:03:08    169s] (I)      GCell row height  : 2800
[11/29 02:03:08    169s] (I)      Actual row height : 2800
[11/29 02:03:08    169s] (I)      GCell align ref   : 16340 24080
[11/29 02:03:08    169s] [NR-eGR] Track table information for default rule: 
[11/29 02:03:08    169s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:03:08    169s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:03:08    169s] (I)      ============== Default via ===============
[11/29 02:03:08    169s] (I)      +---+------------------+-----------------+
[11/29 02:03:08    169s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:03:08    169s] (I)      +---+------------------+-----------------+
[11/29 02:03:08    169s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:03:08    169s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:03:08    169s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:03:08    169s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:03:08    169s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:03:08    169s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:03:08    169s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:03:08    169s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:03:08    169s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:03:08    169s] (I)      +---+------------------+-----------------+
[11/29 02:03:08    169s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:03:08    169s] [NR-eGR] Read 4857 PG shapes
[11/29 02:03:08    169s] [NR-eGR] Read 0 clock shapes
[11/29 02:03:08    169s] [NR-eGR] Read 0 other shapes
[11/29 02:03:08    169s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:03:08    169s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:03:08    169s] [NR-eGR] #Instance Blockages : 93652
[11/29 02:03:08    169s] [NR-eGR] #PG Blockages       : 4857
[11/29 02:03:08    169s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:03:08    169s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:03:08    169s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:03:08    169s] [NR-eGR] #Other Blockages    : 0
[11/29 02:03:08    169s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:03:08    169s] [NR-eGR] #prerouted nets         : 1
[11/29 02:03:08    169s] [NR-eGR] #prerouted special nets : 0
[11/29 02:03:08    169s] [NR-eGR] #prerouted wires        : 3647
[11/29 02:03:08    169s] (I)        Front-side 2948 ( ignored 1 )
[11/29 02:03:08    169s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:03:08    169s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:03:08    169s] [NR-eGR] Read 2948 nets ( ignored 1 )
[11/29 02:03:08    169s] (I)      handle routing halo
[11/29 02:03:08    169s] (I)      Reading macro buffers
[11/29 02:03:08    169s] (I)      Number of macro buffers: 0
[11/29 02:03:08    169s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:03:08    169s] (I)      original grid = 61 x 115
[11/29 02:03:08    169s] (I)      merged grid = 61 x 115
[11/29 02:03:08    169s] (I)      Read Num Blocks=98509  Num Prerouted Wires=3647  Num CS=0
[11/29 02:03:08    169s] (I)      Layer 0 (H) : #blockages 94048 : #preroutes 459
[11/29 02:03:08    169s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 2240
[11/29 02:03:08    169s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 790
[11/29 02:03:08    169s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 141
[11/29 02:03:08    169s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 16
[11/29 02:03:08    169s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 1
[11/29 02:03:08    169s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:03:08    169s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:08    169s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:03:08    169s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:03:08    169s] (I)      Number of ignored nets                =      1
[11/29 02:03:08    169s] (I)      Number of connected nets              =      0
[11/29 02:03:08    169s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/29 02:03:08    169s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:03:08    169s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:03:08    169s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:03:08    169s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:03:08    169s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:03:08    169s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:03:08    169s] (I)      Ndr track 0 does not exist
[11/29 02:03:08    169s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:03:08    169s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:03:08    169s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:03:08    169s] (I)      Site width          :   380  (dbu)
[11/29 02:03:08    169s] (I)      Row height          :  2800  (dbu)
[11/29 02:03:08    169s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:03:08    169s] (I)      GCell width         :  2800  (dbu)
[11/29 02:03:08    169s] (I)      GCell height        :  2800  (dbu)
[11/29 02:03:08    169s] (I)      Grid                :    61   115    10
[11/29 02:03:08    169s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:03:08    169s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:03:08    169s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:03:08    169s] (I)      Horizontal capacity :  2800     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:03:08    169s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:03:08    169s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:03:08    169s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:03:08    169s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:03:08    169s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:03:08    169s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:03:08    169s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:03:08    169s] (I)      --------------------------------------------------------
[11/29 02:03:08    169s] 
[11/29 02:03:08    169s] [NR-eGR] == Routing rule table ==
[11/29 02:03:08    169s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:03:08    169s] [NR-eGR] ----------------------
[11/29 02:03:08    169s] [NR-eGR]   0  (Default)   2947 
[11/29 02:03:08    169s] (I)      ==== NDR : (Default) ====
[11/29 02:03:08    169s] (I)      +--------------+--------+
[11/29 02:03:08    169s] (I)      |           ID |      0 |
[11/29 02:03:08    169s] (I)      |      Default |    yes |
[11/29 02:03:08    169s] (I)      |  Clk Special |     no |
[11/29 02:03:08    169s] (I)      | Hard spacing |     no |
[11/29 02:03:08    169s] (I)      |    NDR track | (none) |
[11/29 02:03:08    169s] (I)      |      NDR via | (none) |
[11/29 02:03:08    169s] (I)      |  Extra space |      0 |
[11/29 02:03:08    169s] (I)      |      Shields |      0 |
[11/29 02:03:08    169s] (I)      |   Demand (H) |      1 |
[11/29 02:03:08    169s] (I)      |   Demand (V) |      1 |
[11/29 02:03:08    169s] (I)      |        #Nets |   2947 |
[11/29 02:03:08    169s] (I)      +--------------+--------+
[11/29 02:03:08    169s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:08    169s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:03:08    169s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:08    169s] (I)      |  metal1    140      130    280      280      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:03:08    169s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:08    169s] (I)      =============== Blocked Tracks ===============
[11/29 02:03:08    169s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:08    169s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:03:08    169s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:08    169s] (I)      |     1 |   70272 |    48696 |        69.30% |
[11/29 02:03:08    169s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:03:08    169s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:03:08    169s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:03:08    169s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:03:08    169s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:03:08    169s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:03:08    169s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:03:08    169s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:03:08    169s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:03:08    169s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:08    169s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3.31 MB )
[11/29 02:03:08    169s] (I)      Reset routing kernel
[11/29 02:03:08    169s] (I)      Started Global Routing ( Curr Mem: 3.31 MB )
[11/29 02:03:08    169s] (I)      totalPins=9331  totalGlobalPin=8388 (89.89%)
[11/29 02:03:08    169s] (I)      ================== Net Group Info ==================
[11/29 02:03:08    169s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:08    169s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:03:08    169s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:08    169s] (I)      |  1 |           2947 |    metal1(1) | metal10(10) |
[11/29 02:03:08    169s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:08    169s] (I)      total 2D Cap : 263967 = (137621 H, 126346 V)
[11/29 02:03:08    169s] (I)      total 2D Demand : 3577 = (1898 H, 1679 V)
[11/29 02:03:08    169s] (I)      init route region map
[11/29 02:03:08    169s] (I)      #blocked regions = 0
[11/29 02:03:08    169s] (I)      #non-blocked regions = 1
[11/29 02:03:08    169s] (I)      init safety region map
[11/29 02:03:08    169s] (I)      #blocked regions = 0
[11/29 02:03:08    169s] (I)      #non-blocked regions = 1
[11/29 02:03:08    169s] (I)      
[11/29 02:03:08    169s] (I)      ============  Phase 1a Route ============
[11/29 02:03:08    169s] [NR-eGR] Layer group 1: route 2947 net(s) in layer range [1, 10]
[11/29 02:03:08    169s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:03:08    169s] (I)      Usage: 17008 = (8487 H, 8521 V) = (6.17% H, 6.74% V) = (1.188e+04um H, 1.193e+04um V)
[11/29 02:03:08    169s] (I)      
[11/29 02:03:08    169s] (I)      ============  Phase 1b Route ============
[11/29 02:03:08    169s] (I)      Usage: 17009 = (8488 H, 8521 V) = (6.17% H, 6.74% V) = (1.188e+04um H, 1.193e+04um V)
[11/29 02:03:08    169s] (I)      Overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 2.381260e+04um
[11/29 02:03:08    169s] (I)      Congestion metric : 0.00%H 2.77%V, 2.77%HV
[11/29 02:03:08    169s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:03:08    169s] (I)      
[11/29 02:03:08    169s] (I)      ============  Phase 1c Route ============
[11/29 02:03:08    169s] (I)      Level2 Grid: 13 x 23
[11/29 02:03:08    169s] (I)      Usage: 17009 = (8488 H, 8521 V) = (6.17% H, 6.74% V) = (1.188e+04um H, 1.193e+04um V)
[11/29 02:03:08    169s] (I)      
[11/29 02:03:08    169s] (I)      ============  Phase 1d Route ============
[11/29 02:03:08    169s] (I)      Usage: 17012 = (8488 H, 8524 V) = (6.17% H, 6.75% V) = (1.188e+04um H, 1.193e+04um V)
[11/29 02:03:08    169s] (I)      
[11/29 02:03:08    169s] (I)      ============  Phase 1e Route ============
[11/29 02:03:08    169s] (I)      Usage: 17012 = (8488 H, 8524 V) = (6.17% H, 6.75% V) = (1.188e+04um H, 1.193e+04um V)
[11/29 02:03:08    169s] (I)      
[11/29 02:03:08    169s] (I)      ============  Phase 1l Route ============
[11/29 02:03:08    169s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.90% V. EstWL: 2.381680e+04um
[11/29 02:03:08    169s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:03:08    169s] (I)      Layer  1:      21347        60        35       44890       24110    (65.06%) 
[11/29 02:03:08    169s] (I)      Layer  2:      48157      7786        66           0       51240    ( 0.00%) 
[11/29 02:03:08    169s] (I)      Layer  3:      67468      8712         0           0       69000    ( 0.00%) 
[11/29 02:03:08    169s] (I)      Layer  4:      32271      3831         4         570       34200    ( 1.64%) 
[11/29 02:03:08    169s] (I)      Layer  5:      32804      1281         0           0       34500    ( 0.00%) 
[11/29 02:03:08    169s] (I)      Layer  6:      31486      1200         0         570       34200    ( 1.64%) 
[11/29 02:03:08    169s] (I)      Layer  7:       9530       149         0         877       10623    ( 7.62%) 
[11/29 02:03:08    169s] (I)      Layer  8:       8487        23         0        2667        8923    (23.01%) 
[11/29 02:03:08    169s] (I)      Layer  9:       3988         3         0        2335        3702    (38.68%) 
[11/29 02:03:08    169s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:03:08    169s] (I)      Total:        261238     23045       105       52952      275248    (16.13%) 
[11/29 02:03:08    169s] (I)      
[11/29 02:03:08    169s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:03:08    169s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/29 02:03:08    169s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/29 02:03:08    169s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[11/29 02:03:08    169s] [NR-eGR] --------------------------------------------------------------------------------
[11/29 02:03:08    169s] [NR-eGR]  metal1 ( 1)        15( 0.62%)         3( 0.12%)         1( 0.04%)   ( 0.79%) 
[11/29 02:03:08    169s] [NR-eGR]  metal2 ( 2)        66( 0.95%)         0( 0.00%)         0( 0.00%)   ( 0.95%) 
[11/29 02:03:08    169s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:08    169s] [NR-eGR]  metal4 ( 4)         4( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[11/29 02:03:08    169s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:08    169s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:08    169s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:08    169s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:08    169s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:08    169s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:08    169s] [NR-eGR] --------------------------------------------------------------------------------
[11/29 02:03:08    169s] [NR-eGR]        Total        85( 0.15%)         3( 0.01%)         1( 0.00%)   ( 0.15%) 
[11/29 02:03:08    169s] [NR-eGR] 
[11/29 02:03:08    169s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.31 MB )
[11/29 02:03:08    169s] (I)      Updating congestion map
[11/29 02:03:08    169s] (I)      total 2D Cap : 265544 = (138404 H, 127140 V)
[11/29 02:03:08    169s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[11/29 02:03:08    169s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3.31 MB )
[11/29 02:03:08    169s] Early Global Route congestion estimation runtime: 0.19 seconds, mem = 3638.0M
[11/29 02:03:08    169s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.173, REAL:0.187, MEM:3638.0M, EPOCH TIME: 1764399788.202324
[11/29 02:03:08    169s] OPERPROF: Starting HotSpotCal at level 1, MEM:3638.0M, EPOCH TIME: 1764399788.202393
[11/29 02:03:08    169s] [hotspot] +------------+---------------+---------------+
[11/29 02:03:08    169s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:03:08    169s] [hotspot] +------------+---------------+---------------+
[11/29 02:03:08    169s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 02:03:08    169s] [hotspot] +------------+---------------+---------------+
[11/29 02:03:08    169s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 02:03:08    169s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 02:03:08    169s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3638.7M, EPOCH TIME: 1764399788.203658
[11/29 02:03:08    169s] 
[11/29 02:03:08    169s] === incrementalPlace Internal Loop 1 ===
[11/29 02:03:08    169s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:03:08    169s] UM:*                                                                   incrNP_iter_start
[11/29 02:03:08    169s] clkAW=1 clkAWMode=2 maxIt=2 maxTh=100.0 totTh=2000.0 MP=1.050 maxM=-1 pMaxM=10
[11/29 02:03:08    169s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:3638.7M, EPOCH TIME: 1764399788.349981
[11/29 02:03:08    169s] Processing tracks to init pin-track alignment.
[11/29 02:03:08    169s] z: 2, totalTracks: 1
[11/29 02:03:08    169s] z: 4, totalTracks: 1
[11/29 02:03:08    169s] z: 6, totalTracks: 1
[11/29 02:03:08    169s] z: 8, totalTracks: 1
[11/29 02:03:08    169s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:03:08    169s] Cell top LLGs are deleted
[11/29 02:03:08    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:08    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:08    169s] # Building top llgBox search-tree.
[11/29 02:03:08    169s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3638.7M, EPOCH TIME: 1764399788.404068
[11/29 02:03:08    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:08    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:08    169s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3638.7M, EPOCH TIME: 1764399788.404533
[11/29 02:03:08    169s] Max number of tech site patterns supported in site array is 256.
[11/29 02:03:08    169s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:03:08    169s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:03:08    169s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:03:08    169s] Fast DP-INIT is on for default
[11/29 02:03:08    169s] Keep-away cache is enable on metals: 1-10
[11/29 02:03:08    169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:03:08    169s] Atter site array init, number of instance map data is 0.
[11/29 02:03:08    169s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.012, MEM:3638.7M, EPOCH TIME: 1764399788.417003
[11/29 02:03:08    169s] 
[11/29 02:03:08    169s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:03:08    169s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:03:08    169s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.014, MEM:3638.7M, EPOCH TIME: 1764399788.417652
[11/29 02:03:08    169s] OPERPROF:   Starting post-place ADS at level 2, MEM:3638.7M, EPOCH TIME: 1764399788.417692
[11/29 02:03:08    169s] ADSU 0.697 -> 0.709. site 35574.000 -> 34938.000. GS 11.200
[11/29 02:03:08    169s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.032, REAL:0.032, MEM:3638.7M, EPOCH TIME: 1764399788.449648
[11/29 02:03:08    169s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:3638.7M, EPOCH TIME: 1764399788.464912
[11/29 02:03:08    169s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:3638.7M, EPOCH TIME: 1764399788.465227
[11/29 02:03:08    169s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:3638.7M, EPOCH TIME: 1764399788.465259
[11/29 02:03:08    169s] MP Top (2221): mp=1.169. U=0.709.
[11/29 02:03:08    169s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.001, MEM:3638.7M, EPOCH TIME: 1764399788.466002
[11/29 02:03:08    169s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:3638.7M, EPOCH TIME: 1764399788.468371
[11/29 02:03:08    169s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:3638.7M, EPOCH TIME: 1764399788.468835
[11/29 02:03:08    169s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:3638.7M, EPOCH TIME: 1764399788.469110
[11/29 02:03:08    169s] no activity file in design. spp won't run.
[11/29 02:03:08    169s] [adp] 0:1:1:3
[11/29 02:03:08    169s] [spp] 0
[11/29 02:03:08    169s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.036, REAL:0.036, MEM:3638.7M, EPOCH TIME: 1764399788.505112
[11/29 02:03:08    169s] SP #FI/SF FL/PI 0/0 1306/915
[11/29 02:03:08    169s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.155, REAL:0.156, MEM:3638.7M, EPOCH TIME: 1764399788.505734
[11/29 02:03:08    169s] PP off. flexM 0
[11/29 02:03:08    169s] OPERPROF: Starting CDPad at level 1, MEM:3638.7M, EPOCH TIME: 1764399788.507850
[11/29 02:03:08    169s] 3DP is on.
[11/29 02:03:08    169s] 3DP OF M2 0.009, M4 0.014. Diff 0, Offset 0
[11/29 02:03:08    169s] design sh 0.092. rd 0.200
[11/29 02:03:08    169s] design sh 0.092. rd 0.200
[11/29 02:03:08    169s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/29 02:03:08    169s] design sh 0.092. rd 0.200
[11/29 02:03:08    169s] CDPadU 0.921 -> 0.842. R=0.709, N=2221, GS=1.400
[11/29 02:03:08    169s] OPERPROF: Finished CDPad at level 1, CPU:0.041, REAL:0.042, MEM:3640.7M, EPOCH TIME: 1764399788.549452
[11/29 02:03:08    169s] OPERPROF: Starting InitSKP at level 1, MEM:3640.7M, EPOCH TIME: 1764399788.549503
[11/29 02:03:08    169s] no activity file in design. spp won't run.
[11/29 02:03:08    170s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:03:08    170s] #################################################################################
[11/29 02:03:08    170s] # Design Stage: PreRoute
[11/29 02:03:08    170s] # Design Name: top
[11/29 02:03:08    170s] # Design Mode: 90nm
[11/29 02:03:08    170s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:03:08    170s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:03:08    170s] # Signoff Settings: SI Off 
[11/29 02:03:08    170s] #################################################################################
[11/29 02:03:08    170s] Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
[11/29 02:03:08    170s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:03:08    170s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:03:08    170s] pre_route RC Extraction called for design top.
[11/29 02:03:08    170s] RC Extraction called in multi-corner(1) mode.
[11/29 02:03:08    170s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:03:08    170s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:03:08    170s] RCMode: PreRoute
[11/29 02:03:08    170s]       RC Corner Indexes            0   
[11/29 02:03:08    170s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:03:08    170s] Resistance Scaling Factor    : 1.00000 
[11/29 02:03:08    170s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:03:08    170s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:03:08    170s] Shrink Factor                : 1.00000
[11/29 02:03:08    170s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:03:08    170s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:03:08    170s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:03:08    170s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:03:08    170s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:03:08    170s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:03:08    170s] eee: pegSigSF=1.070000
[11/29 02:03:08    170s] Initializing multi-corner resistance tables ...
[11/29 02:03:08    170s] eee: Grid unit RC data computation started
[11/29 02:03:08    170s] eee: Grid unit RC data computation completed
[11/29 02:03:08    170s] eee: l=1 avDens=0.091150 usedTrk=619.819215 availTrk=6800.000000 sigTrk=619.819215
[11/29 02:03:08    170s] eee: l=2 avDens=0.105170 usedTrk=596.698892 availTrk=5673.684211 sigTrk=596.698892
[11/29 02:03:08    170s] eee: l=3 avDens=0.107840 usedTrk=830.367755 availTrk=7700.000000 sigTrk=830.367755
[11/29 02:03:08    170s] eee: l=4 avDens=0.100615 usedTrk=377.306677 availTrk=3750.000000 sigTrk=377.306677
[11/29 02:03:08    170s] eee: l=5 avDens=0.080827 usedTrk=246.523500 availTrk=3050.000000 sigTrk=246.523500
[11/29 02:03:08    170s] eee: l=6 avDens=0.094455 usedTrk=236.138606 availTrk=2500.000000 sigTrk=236.138606
[11/29 02:03:08    170s] eee: l=7 avDens=0.083644 usedTrk=41.822000 availTrk=500.000000 sigTrk=41.822000
[11/29 02:03:08    170s] eee: l=8 avDens=0.141855 usedTrk=40.192250 availTrk=283.333333 sigTrk=40.192250
[11/29 02:03:08    170s] eee: l=9 avDens=0.044335 usedTrk=32.198214 availTrk=726.250000 sigTrk=32.198214
[11/29 02:03:08    170s] eee: l=10 avDens=0.008397 usedTrk=0.209929 availTrk=25.000000 sigTrk=0.209929
[11/29 02:03:08    170s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:03:08    170s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:03:08    170s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.287684 uaWl=1.000000 uaWlH=0.344800 aWlH=0.000000 lMod=0 pMax=0.864200 pMod=80 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:03:08    170s] eee: NetCapCache creation started. (Current Mem: 3642.793M) 
[11/29 02:03:08    170s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3642.793M) 
[11/29 02:03:08    170s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:03:08    170s] eee: Metal Layers Info:
[11/29 02:03:08    170s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:03:08    170s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:03:08    170s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:03:08    170s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:03:08    170s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:03:08    170s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:03:08    170s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:03:08    170s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:03:08    170s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:03:08    170s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:03:08    170s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:03:08    170s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:03:08    170s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:03:08    170s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:03:08    170s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:03:08    170s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:03:08    170s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:03:08    170s] eee: +----------------------------------------------------+
[11/29 02:03:08    170s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:03:08    170s] eee: +----------------------------------------------------+
[11/29 02:03:08    170s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:03:08    170s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:03:08    170s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:03:08    170s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:03:08    170s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:03:08    170s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:03:08    170s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:03:08    170s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3642.793M)
[11/29 02:03:09    170s] Calculate delays in Single mode...
[11/29 02:03:09    170s] Topological Sorting (REAL = 0:00:00.0, MEM = 3661.1M, InitMEM = 3660.9M)
[11/29 02:03:09    170s] Start delay calculation (fullDC) (1 T). (MEM=3661.09)
[11/29 02:03:09    170s] End AAE Lib Interpolated Model. (MEM=3661.093750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:03:09    171s] Total number of fetched objects 3401
[11/29 02:03:09    171s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:03:09    171s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:03:09    171s] End delay calculation. (MEM=3690.41 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 02:03:09    171s] End delay calculation (fullDC). (MEM=3690.41 CPU=0:00:00.7 REAL=0:00:00.0)
[11/29 02:03:09    171s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 3690.4M) ***
[11/29 02:03:10    171s] no activity file in design. spp won't run.
[11/29 02:03:10    171s] *** Finished SKP initialization (cpu=0:00:01.8, real=0:00:02.0)***
[11/29 02:03:10    171s] OPERPROF: Finished InitSKP at level 1, CPU:1.792, REAL:1.799, MEM:3697.2M, EPOCH TIME: 1764399790.348014
[11/29 02:03:10    171s] NP #FI/FS/SF FL/PI: 0/0/0 2221/915
[11/29 02:03:10    171s] no activity file in design. spp won't run.
[11/29 02:03:10    171s] 
[11/29 02:03:10    171s] AB Est...
[11/29 02:03:10    171s] OPERPROF: Starting NP-Place at level 1, MEM:3697.6M, EPOCH TIME: 1764399790.371177
[11/29 02:03:10    171s] OPERPROF: Finished NP-Place at level 1, CPU:0.010, REAL:0.010, MEM:3701.1M, EPOCH TIME: 1764399790.380825
[11/29 02:03:10    171s] Iteration  4: Skipped, with CDP Off
[11/29 02:03:10    171s] 
[11/29 02:03:10    171s] AB Est...
[11/29 02:03:10    171s] OPERPROF: Starting NP-Place at level 1, MEM:3701.1M, EPOCH TIME: 1764399790.480720
[11/29 02:03:10    171s] OPERPROF: Finished NP-Place at level 1, CPU:0.007, REAL:0.007, MEM:3701.3M, EPOCH TIME: 1764399790.487828
[11/29 02:03:10    172s] Iteration  5: Skipped, with CDP Off
[11/29 02:03:10    172s] 
[11/29 02:03:10    172s] AB Est...
[11/29 02:03:10    172s] OPERPROF: Starting NP-Place at level 1, MEM:3701.3M, EPOCH TIME: 1764399790.583296
[11/29 02:03:10    172s] OPERPROF: Finished NP-Place at level 1, CPU:0.008, REAL:0.008, MEM:3701.4M, EPOCH TIME: 1764399790.591359
[11/29 02:03:10    172s] Iteration  6: Skipped, with CDP Off
[11/29 02:03:10    172s] 
[11/29 02:03:10    172s] AB Est...
[11/29 02:03:10    172s] OPERPROF: Starting NP-Place at level 1, MEM:3701.4M, EPOCH TIME: 1764399790.686527
[11/29 02:03:10    172s] AB param 100.0% (2221/2221).
[11/29 02:03:10    172s] OPERPROF: Finished NP-Place at level 1, CPU:0.009, REAL:0.009, MEM:3701.6M, EPOCH TIME: 1764399790.695098
[11/29 02:03:10    172s] AB WA 1.00. HSB #SP 0
[11/29 02:03:10    172s] AB Full.
[11/29 02:03:10    172s] OPERPROF: Starting NP-Place at level 1, MEM:3703.0M, EPOCH TIME: 1764399790.824994
[11/29 02:03:10    172s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:03:10    172s] SKP will use view:
[11/29 02:03:10    172s]   default_emulate_view
[11/29 02:03:11    172s] Iteration  7: Total net bbox = 1.848e+04 (9.52e+03 8.97e+03)
[11/29 02:03:11    172s]               Est.  stn bbox = 2.120e+04 (1.05e+04 1.07e+04)
[11/29 02:03:11    172s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 3711.6M
[11/29 02:03:11    172s] OPERPROF: Finished NP-Place at level 1, CPU:0.447, REAL:0.451, MEM:3711.6M, EPOCH TIME: 1764399791.276475
[11/29 02:03:11    172s] Legalizing MH Cells... 0 / 0 (level 5) on top
[11/29 02:03:11    172s] MH legal: No MH instances from GP
[11/29 02:03:11    172s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:03:11    172s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3710.9M, DRC: 0)
[11/29 02:03:11    172s] no activity file in design. spp won't run.
[11/29 02:03:11    172s] NP #FI/FS/SF FL/PI: 0/0/0 2221/915
[11/29 02:03:11    172s] no activity file in design. spp won't run.
[11/29 02:03:11    172s] OPERPROF: Starting NP-Place at level 1, MEM:3712.0M, EPOCH TIME: 1764399791.437337
[11/29 02:03:11    172s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:03:12    173s] Iteration  8: Total net bbox = 2.004e+04 (1.03e+04 9.78e+03)
[11/29 02:03:12    173s]               Est.  stn bbox = 2.276e+04 (1.12e+04 1.15e+04)
[11/29 02:03:12    173s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3708.2M
[11/29 02:03:12    173s] OPERPROF: Finished NP-Place at level 1, CPU:0.683, REAL:0.690, MEM:3708.2M, EPOCH TIME: 1764399792.127717
[11/29 02:03:12    173s] Legalizing MH Cells... 0 / 0 (level 6) on top
[11/29 02:03:12    173s] MH legal: No MH instances from GP
[11/29 02:03:12    173s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:03:12    173s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3708.2M, DRC: 0)
[11/29 02:03:12    173s] no activity file in design. spp won't run.
[11/29 02:03:12    173s] NP #FI/FS/SF FL/PI: 0/0/0 2221/915
[11/29 02:03:12    173s] no activity file in design. spp won't run.
[11/29 02:03:12    173s] OPERPROF: Starting NP-Place at level 1, MEM:3709.3M, EPOCH TIME: 1764399792.289194
[11/29 02:03:12    173s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:03:13    174s] Iteration  9: Total net bbox = 2.196e+04 (1.12e+04 1.08e+04)
[11/29 02:03:13    174s]               Est.  stn bbox = 2.469e+04 (1.22e+04 1.25e+04)
[11/29 02:03:13    174s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 3710.0M
[11/29 02:03:13    174s] OPERPROF: Finished NP-Place at level 1, CPU:0.707, REAL:0.716, MEM:3710.0M, EPOCH TIME: 1764399793.005495
[11/29 02:03:13    174s] Legalizing MH Cells... 0 / 0 (level 7) on top
[11/29 02:03:13    174s] MH legal: No MH instances from GP
[11/29 02:03:13    174s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:03:13    174s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3710.0M, DRC: 0)
[11/29 02:03:13    174s] no activity file in design. spp won't run.
[11/29 02:03:13    174s] NP #FI/FS/SF FL/PI: 0/0/0 2221/915
[11/29 02:03:13    174s] no activity file in design. spp won't run.
[11/29 02:03:13    174s] OPERPROF: Starting NP-Place at level 1, MEM:3711.2M, EPOCH TIME: 1764399793.167365
[11/29 02:03:13    174s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[11/29 02:03:13    174s] GP RA stats: MHOnly 0 nrInst 2221 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/29 02:03:13    175s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3715.2M, EPOCH TIME: 1764399793.716436
[11/29 02:03:13    175s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3715.2M, EPOCH TIME: 1764399793.716573
[11/29 02:03:13    175s] Iteration 10: Total net bbox = 2.163e+04 (1.10e+04 1.06e+04)
[11/29 02:03:13    175s]               Est.  stn bbox = 2.436e+04 (1.20e+04 1.24e+04)
[11/29 02:03:13    175s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 3715.0M
[11/29 02:03:13    175s] OPERPROF: Finished NP-Place at level 1, CPU:0.545, REAL:0.550, MEM:3715.0M, EPOCH TIME: 1764399793.717370
[11/29 02:03:13    175s] Legalizing MH Cells... 0 / 0 (level 8) on top
[11/29 02:03:13    175s] MH legal: No MH instances from GP
[11/29 02:03:13    175s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[11/29 02:03:13    175s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3714.3M, DRC: 0)
[11/29 02:03:13    175s] Move report: Timing Driven Placement moved 2221 insts, mean move: 2.79 um, max move: 11.53 um 
[11/29 02:03:13    175s] 	Max move on inst (u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v3_reg): (47.50, 68.04) --> (53.41, 73.66)
[11/29 02:03:13    175s] no activity file in design. spp won't run.
[11/29 02:03:13    175s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:3714.3M, EPOCH TIME: 1764399793.822483
[11/29 02:03:13    175s] Saved padding area to DB
[11/29 02:03:13    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:13    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:13    175s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.003, REAL:0.003, MEM:3714.3M, EPOCH TIME: 1764399793.825272
[11/29 02:03:13    175s] 
[11/29 02:03:13    175s] CongRepair sets shifter mode to gplace
[11/29 02:03:13    175s] Finished Incremental Placement (cpu=0:00:05.6, real=0:00:05.0, mem=3714.3M)
[11/29 02:03:13    175s] TDRefine: refinePlace mode is spiral
[11/29 02:03:13    175s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:3714.3M, EPOCH TIME: 1764399793.825382
[11/29 02:03:13    175s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:3714.3M, EPOCH TIME: 1764399793.825416
[11/29 02:03:13    175s] Memory usage before memory release/compaction is 3714.3
[11/29 02:03:13    175s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:03:13    175s] Memory usage at beginning of DPlace-Init is 3701.9M.
[11/29 02:03:13    175s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3701.9M, EPOCH TIME: 1764399793.827353
[11/29 02:03:13    175s] Processing tracks to init pin-track alignment.
[11/29 02:03:13    175s] z: 2, totalTracks: 1
[11/29 02:03:13    175s] z: 4, totalTracks: 1
[11/29 02:03:13    175s] z: 6, totalTracks: 1
[11/29 02:03:13    175s] z: 8, totalTracks: 1
[11/29 02:03:13    175s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:03:13    175s] Cell top LLGs are deleted
[11/29 02:03:13    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:13    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:13    175s] # Building top llgBox search-tree.
[11/29 02:03:13    175s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:3701.9M, EPOCH TIME: 1764399793.880264
[11/29 02:03:13    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:13    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:13    175s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:3701.9M, EPOCH TIME: 1764399793.880906
[11/29 02:03:13    175s] Max number of tech site patterns supported in site array is 256.
[11/29 02:03:13    175s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:03:13    175s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:03:13    175s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:03:13    175s] Fast DP-INIT is on for default
[11/29 02:03:13    175s] Keep-away cache is enable on metals: 1-10
[11/29 02:03:13    175s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:03:13    175s] Atter site array init, number of instance map data is 0.
[11/29 02:03:13    175s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.012, REAL:0.012, MEM:3701.9M, EPOCH TIME: 1764399793.893153
[11/29 02:03:13    175s] 
[11/29 02:03:13    175s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:03:13    175s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:03:13    175s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.014, REAL:0.014, MEM:3701.9M, EPOCH TIME: 1764399793.893917
[11/29 02:03:13    175s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:3701.9M, EPOCH TIME: 1764399793.893955
[11/29 02:03:13    175s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:3701.9M, EPOCH TIME: 1764399793.894047
[11/29 02:03:13    175s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3701.9MB).
[11/29 02:03:13    175s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.067, REAL:0.067, MEM:3701.9M, EPOCH TIME: 1764399793.894473
[11/29 02:03:13    175s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.069, REAL:0.069, MEM:3701.9M, EPOCH TIME: 1764399793.894510
[11/29 02:03:13    175s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.5
[11/29 02:03:13    175s] OPERPROF:   Starting Refine-Place at level 2, MEM:3701.9M, EPOCH TIME: 1764399793.894623
[11/29 02:03:13    175s] *** Starting place_detail (0:02:55 mem=3701.9M) ***
[11/29 02:03:13    175s] Total net bbox length = 2.886e+04 (1.432e+04 1.454e+04) (ext = 1.598e+04)
[11/29 02:03:13    175s] 
[11/29 02:03:13    175s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:03:13    175s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:03:13    175s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:03:13    175s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3701.9M, EPOCH TIME: 1764399793.923276
[11/29 02:03:13    175s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3701.9M, EPOCH TIME: 1764399793.923556
[11/29 02:03:13    175s] Set min layer with parameter ( 1 )
[11/29 02:03:13    175s] Set max layer with parameter ( 10 )
[11/29 02:03:13    175s] Set min layer with parameter ( 1 )
[11/29 02:03:13    175s] Set max layer with parameter ( 10 )
[11/29 02:03:13    175s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:3701.9M, EPOCH TIME: 1764399793.926425
[11/29 02:03:13    175s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:3701.9M, EPOCH TIME: 1764399793.926643
[11/29 02:03:13    175s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:3701.9M, EPOCH TIME: 1764399793.926681
[11/29 02:03:13    175s] Starting refinePlace ...
[11/29 02:03:13    175s] Set min layer with parameter ( 1 )
[11/29 02:03:13    175s] Set max layer with parameter ( 10 )
[11/29 02:03:13    175s] Set min layer with parameter ( 1 )
[11/29 02:03:13    175s] Set max layer with parameter ( 10 )
[11/29 02:03:13    175s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:03:13    175s] DDP markSite nrRow 98 nrJob 98
[11/29 02:03:13    175s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:3702.1M, EPOCH TIME: 1764399793.933963
[11/29 02:03:13    175s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:3702.1M, EPOCH TIME: 1764399793.934003
[11/29 02:03:13    175s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/29 02:03:13    175s] ** Cut row section cpu time 0:00:00.0.
[11/29 02:03:13    175s]  ** Cut row section real time 0:00:00.0.
[11/29 02:03:13    175s]    Spread Effort: high, pre-route mode, useDDP on.
[11/29 02:03:13    175s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3702.5MB) @(0:02:55 - 0:02:55).
[11/29 02:03:13    175s] Move report: preRPlace moved 2221 insts, mean move: 0.22 um, max move: 1.23 um 
[11/29 02:03:13    175s] 	Max move on inst (u_systolic_array_top/sys_array/row[0].col[5].pe/u_fp32_mac/U_MUL/v2_reg): (65.10, 81.45) --> (65.74, 82.04)
[11/29 02:03:13    175s] 	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
[11/29 02:03:13    175s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:3702.5M, EPOCH TIME: 1764399793.947830
[11/29 02:03:13    175s] Tweakage: fix icg 1, fix clk 0.
[11/29 02:03:13    175s] Tweakage: density cost 0, scale 0.4.
[11/29 02:03:13    175s] Tweakage: activity cost 0, scale 1.0.
[11/29 02:03:13    175s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:3706.8M, EPOCH TIME: 1764399793.968922
[11/29 02:03:13    175s] Cut to 0 partitions.
[11/29 02:03:13    175s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:3706.8M, EPOCH TIME: 1764399793.970679
[11/29 02:03:13    175s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:03:13    175s] Tweakage perm 104 insts, flip 625 insts.
[11/29 02:03:13    175s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:03:13    175s] Tweakage perm 19 insts, flip 36 insts.
[11/29 02:03:13    175s] Tweakage perm 0 insts, flip 0 insts.
[11/29 02:03:14    175s] Tweakage perm 12 insts, flip 57 insts.
[11/29 02:03:14    175s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.036, REAL:0.036, MEM:3707.5M, EPOCH TIME: 1764399794.007052
[11/29 02:03:14    175s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.038, REAL:0.039, MEM:3707.5M, EPOCH TIME: 1764399794.007446
[11/29 02:03:14    175s] Cleanup congestion map
[11/29 02:03:14    175s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.060, REAL:0.061, MEM:3707.6M, EPOCH TIME: 1764399794.008606
[11/29 02:03:14    175s] Move report: Congestion aware Tweak moved 195 insts, mean move: 1.41 um, max move: 3.61 um 
[11/29 02:03:14    175s] 	Max move on inst (u_systolic_array_top/g47133__1705): (43.32, 28.84) --> (46.93, 28.84)
[11/29 02:03:14    175s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.1, real=0:00:01.0, mem=3707.6mb) @(0:02:55 - 0:02:55).
[11/29 02:03:14    175s] Cleanup congestion map
[11/29 02:03:14    175s] 
[11/29 02:03:14    175s]  === Spiral for Logical I: (movable: 2221) ===
[11/29 02:03:14    175s] 
[11/29 02:03:14    175s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:03:14    175s] 
[11/29 02:03:14    175s]  Info: 0 filler has been deleted!
[11/29 02:03:14    175s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:03:14    175s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:03:14    175s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:03:14    175s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3706.6MB) @(0:02:55 - 0:02:55).
[11/29 02:03:14    175s] Move report: Detail placement moved 2221 insts, mean move: 0.34 um, max move: 3.63 um 
[11/29 02:03:14    175s] 	Max move on inst (u_systolic_array_top/g47133__1705): (43.31, 28.85) --> (46.93, 28.84)
[11/29 02:03:14    175s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3706.8MB
[11/29 02:03:14    175s] Statistics of distance of Instance movement in refine placement:
[11/29 02:03:14    175s]   maximum (X+Y) =         3.63 um
[11/29 02:03:14    175s]   inst (u_systolic_array_top/g47133__1705) with max move: (43.308, 28.848) -> (46.93, 28.84)
[11/29 02:03:14    175s]   mean    (X+Y) =         0.34 um
[11/29 02:03:14    175s] Summary Report:
[11/29 02:03:14    175s] Instances moved: 2221 (out of 2221 movable)
[11/29 02:03:14    175s] Instances flipped: 0
[11/29 02:03:14    175s] Mean displacement: 0.34 um
[11/29 02:03:14    175s] Max displacement: 3.63 um (Instance: u_systolic_array_top/g47133__1705) (43.308, 28.848) -> (46.93, 28.84)
[11/29 02:03:14    175s] 	Violation at original loc: Overlapping with other instance
[11/29 02:03:14    175s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND3_X1
[11/29 02:03:14    175s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:03:14    175s] Total instances moved : 2221
[11/29 02:03:14    175s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.195, REAL:0.194, MEM:3706.8M, EPOCH TIME: 1764399794.120998
[11/29 02:03:14    175s] Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
[11/29 02:03:14    175s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3706.8MB
[11/29 02:03:14    175s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=3706.8MB) @(0:02:55 - 0:02:56).
[11/29 02:03:14    175s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.5
[11/29 02:03:14    175s] *** Finished place_detail (0:02:56 mem=3706.8M) ***
[11/29 02:03:14    175s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.237, REAL:0.237, MEM:3706.8M, EPOCH TIME: 1764399794.131682
[11/29 02:03:14    175s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:3706.8M, EPOCH TIME: 1764399794.131769
[11/29 02:03:14    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:03:14    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:14    175s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:14    175s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:14    175s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.105, REAL:0.106, MEM:3702.2M, EPOCH TIME: 1764399794.237287
[11/29 02:03:14    175s] Memory usage before memory release/compaction is 3702.2
[11/29 02:03:14    175s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:03:14    175s] Memory usage at end of DPlace-Cleanup is 3702.2M.
[11/29 02:03:14    175s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.412, REAL:0.412, MEM:3702.2M, EPOCH TIME: 1764399794.237458
[11/29 02:03:14    175s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:3702.2M, EPOCH TIME: 1764399794.238581
[11/29 02:03:14    175s] Starting Early Global Route congestion estimation: mem = 3702.2M
[11/29 02:03:14    175s] (I)      Initializing eGR engine (regular)
[11/29 02:03:14    175s] Set min layer with parameter ( 1 )
[11/29 02:03:14    175s] Set max layer with parameter ( 10 )
[11/29 02:03:14    175s] (I)      clean place blk overflow:
[11/29 02:03:14    175s] (I)      H : enabled 1.00 0
[11/29 02:03:14    175s] (I)      V : enabled 1.00 0
[11/29 02:03:14    175s] (I)      Initializing eGR engine (regular)
[11/29 02:03:14    175s] Set min layer with parameter ( 1 )
[11/29 02:03:14    175s] Set max layer with parameter ( 10 )
[11/29 02:03:14    175s] (I)      clean place blk overflow:
[11/29 02:03:14    175s] (I)      H : enabled 1.00 0
[11/29 02:03:14    175s] (I)      V : enabled 1.00 0
[11/29 02:03:14    175s] (I)      Started Early Global Route kernel ( Curr Mem: 3.42 MB )
[11/29 02:03:14    175s] (I)      Running eGR Regular flow
[11/29 02:03:14    175s] (I)      # wire layers (front) : 11
[11/29 02:03:14    175s] (I)      # wire layers (back)  : 0
[11/29 02:03:14    175s] (I)      min wire layer : 1
[11/29 02:03:14    175s] (I)      max wire layer : 10
[11/29 02:03:14    175s] (I)      # cut layers (front) : 10
[11/29 02:03:14    175s] (I)      # cut layers (back)  : 0
[11/29 02:03:14    175s] (I)      min cut layer : 1
[11/29 02:03:14    175s] (I)      max cut layer : 9
[11/29 02:03:14    175s] (I)      ================================ Layers ================================
[11/29 02:03:14    175s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:14    175s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:03:14    175s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:14    175s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:03:14    175s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:03:14    175s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:03:14    175s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:14    175s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:14    175s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:14    175s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:03:14    175s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:03:14    175s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:03:14    175s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:03:14    175s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:03:14    175s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:14    175s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:03:14    175s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:03:14    175s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:14    175s] (I)      Started Import and model ( Curr Mem: 3.42 MB )
[11/29 02:03:14    175s] (I)      == Non-default Options ==
[11/29 02:03:14    175s] (I)      Maximum routing layer                              : 10
[11/29 02:03:14    175s] (I)      Minimum routing layer                              : 1
[11/29 02:03:14    175s] (I)      Top routing layer                                  : 10
[11/29 02:03:14    175s] (I)      Bottom routing layer                               : 1
[11/29 02:03:14    175s] (I)      Number of threads                                  : 1
[11/29 02:03:14    175s] (I)      Route tie net to shape                             : auto
[11/29 02:03:14    175s] (I)      Use non-blocking free Dbs wires                    : false
[11/29 02:03:14    175s] (I)      Method to set GCell size                           : row
[11/29 02:03:14    175s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:03:14    175s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:03:14    175s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:03:14    175s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:03:14    175s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:03:14    175s] (I)      ============== Pin Summary ==============
[11/29 02:03:14    175s] (I)      +-------+--------+---------+------------+
[11/29 02:03:14    175s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:03:14    175s] (I)      +-------+--------+---------+------------+
[11/29 02:03:14    175s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:03:14    175s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:03:14    175s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:03:14    175s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:03:14    175s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:03:14    175s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:03:14    175s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:03:14    175s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:03:14    175s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:03:14    175s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:03:14    175s] (I)      +-------+--------+---------+------------+
[11/29 02:03:14    175s] (I)      Custom ignore net properties:
[11/29 02:03:14    175s] (I)      1 : NotLegal
[11/29 02:03:14    175s] (I)      Default ignore net properties:
[11/29 02:03:14    175s] (I)      1 : Special
[11/29 02:03:14    175s] (I)      2 : Analog
[11/29 02:03:14    175s] (I)      3 : Fixed
[11/29 02:03:14    175s] (I)      4 : Skipped
[11/29 02:03:14    175s] (I)      5 : MixedSignal
[11/29 02:03:14    175s] (I)      Prerouted net properties:
[11/29 02:03:14    175s] (I)      1 : NotLegal
[11/29 02:03:14    175s] (I)      2 : Special
[11/29 02:03:14    175s] (I)      3 : Analog
[11/29 02:03:14    175s] (I)      4 : Fixed
[11/29 02:03:14    175s] (I)      5 : Skipped
[11/29 02:03:14    175s] (I)      6 : MixedSignal
[11/29 02:03:14    175s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:03:14    175s] (I)      Use row-based GCell size
[11/29 02:03:14    175s] (I)      Use row-based GCell align
[11/29 02:03:14    175s] (I)      layer 0 area = 0
[11/29 02:03:14    175s] (I)      layer 1 area = 0
[11/29 02:03:14    175s] (I)      layer 2 area = 0
[11/29 02:03:14    175s] (I)      layer 3 area = 0
[11/29 02:03:14    175s] (I)      layer 4 area = 0
[11/29 02:03:14    175s] (I)      layer 5 area = 0
[11/29 02:03:14    175s] (I)      layer 6 area = 0
[11/29 02:03:14    175s] (I)      layer 7 area = 0
[11/29 02:03:14    175s] (I)      layer 8 area = 0
[11/29 02:03:14    175s] (I)      layer 9 area = 0
[11/29 02:03:14    175s] (I)      GCell unit size   : 2800
[11/29 02:03:14    175s] (I)      GCell multiplier  : 1
[11/29 02:03:14    175s] (I)      GCell row height  : 2800
[11/29 02:03:14    175s] (I)      Actual row height : 2800
[11/29 02:03:14    175s] (I)      GCell align ref   : 16340 24080
[11/29 02:03:14    175s] [NR-eGR] Track table information for default rule: 
[11/29 02:03:14    175s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:03:14    175s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:03:14    175s] (I)      ============== Default via ===============
[11/29 02:03:14    175s] (I)      +---+------------------+-----------------+
[11/29 02:03:14    175s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:03:14    175s] (I)      +---+------------------+-----------------+
[11/29 02:03:14    175s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:03:14    175s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:03:14    175s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:03:14    175s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:03:14    175s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:03:14    175s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:03:14    175s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:03:14    175s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:03:14    175s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:03:14    175s] (I)      +---+------------------+-----------------+
[11/29 02:03:14    175s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:03:14    175s] (I)      Read 4857 PG shapes from cache
[11/29 02:03:14    175s] [NR-eGR] Read 0 clock shapes
[11/29 02:03:14    175s] [NR-eGR] Read 0 other shapes
[11/29 02:03:14    175s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:03:14    175s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:03:14    175s] [NR-eGR] #Instance Blockages : 93652
[11/29 02:03:14    175s] [NR-eGR] #PG Blockages       : 4857
[11/29 02:03:14    175s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:03:14    175s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:03:14    175s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:03:14    175s] [NR-eGR] #Other Blockages    : 0
[11/29 02:03:14    175s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:03:14    175s] [NR-eGR] #prerouted nets         : 1
[11/29 02:03:14    175s] [NR-eGR] #prerouted special nets : 0
[11/29 02:03:14    175s] [NR-eGR] #prerouted wires        : 3647
[11/29 02:03:14    175s] (I)        Front-side 2948 ( ignored 1 )
[11/29 02:03:14    175s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:03:14    175s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:03:14    175s] [NR-eGR] Read 2948 nets ( ignored 1 )
[11/29 02:03:14    175s] (I)      handle routing halo
[11/29 02:03:14    175s] (I)      Reading macro buffers
[11/29 02:03:14    175s] (I)      Number of macro buffers: 0
[11/29 02:03:14    175s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:03:14    175s] (I)      original grid = 61 x 115
[11/29 02:03:14    175s] (I)      merged grid = 61 x 115
[11/29 02:03:14    175s] (I)      Read Num Blocks=98509  Num Prerouted Wires=3647  Num CS=0
[11/29 02:03:14    175s] (I)      Layer 0 (H) : #blockages 94048 : #preroutes 459
[11/29 02:03:14    175s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 2240
[11/29 02:03:14    175s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 790
[11/29 02:03:14    175s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 141
[11/29 02:03:14    175s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 16
[11/29 02:03:14    175s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 1
[11/29 02:03:14    175s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:03:14    175s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:14    175s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:03:14    175s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:03:14    175s] (I)      Number of ignored nets                =      1
[11/29 02:03:14    175s] (I)      Number of connected nets              =      0
[11/29 02:03:14    175s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/29 02:03:14    175s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:03:14    175s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:03:14    175s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:03:14    175s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:03:14    175s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:03:14    175s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:03:14    175s] (I)      Ndr track 0 does not exist
[11/29 02:03:14    175s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:03:14    175s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:03:14    175s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:03:14    175s] (I)      Site width          :   380  (dbu)
[11/29 02:03:14    175s] (I)      Row height          :  2800  (dbu)
[11/29 02:03:14    175s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:03:14    175s] (I)      GCell width         :  2800  (dbu)
[11/29 02:03:14    175s] (I)      GCell height        :  2800  (dbu)
[11/29 02:03:14    175s] (I)      Grid                :    61   115    10
[11/29 02:03:14    175s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:03:14    175s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:03:14    175s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:03:14    175s] (I)      Horizontal capacity :  2800     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:03:14    175s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:03:14    175s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:03:14    175s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:03:14    175s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:03:14    175s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:03:14    175s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:03:14    175s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:03:14    175s] (I)      --------------------------------------------------------
[11/29 02:03:14    175s] 
[11/29 02:03:14    175s] [NR-eGR] == Routing rule table ==
[11/29 02:03:14    175s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:03:14    175s] [NR-eGR] ----------------------
[11/29 02:03:14    175s] [NR-eGR]   0  (Default)   2947 
[11/29 02:03:14    175s] (I)      ==== NDR : (Default) ====
[11/29 02:03:14    175s] (I)      +--------------+--------+
[11/29 02:03:14    175s] (I)      |           ID |      0 |
[11/29 02:03:14    175s] (I)      |      Default |    yes |
[11/29 02:03:14    175s] (I)      |  Clk Special |     no |
[11/29 02:03:14    175s] (I)      | Hard spacing |     no |
[11/29 02:03:14    175s] (I)      |    NDR track | (none) |
[11/29 02:03:14    175s] (I)      |      NDR via | (none) |
[11/29 02:03:14    175s] (I)      |  Extra space |      0 |
[11/29 02:03:14    175s] (I)      |      Shields |      0 |
[11/29 02:03:14    175s] (I)      |   Demand (H) |      1 |
[11/29 02:03:14    175s] (I)      |   Demand (V) |      1 |
[11/29 02:03:14    175s] (I)      |        #Nets |   2947 |
[11/29 02:03:14    175s] (I)      +--------------+--------+
[11/29 02:03:14    175s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:14    175s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:03:14    175s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:14    175s] (I)      |  metal1    140      130    280      280      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:03:14    175s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:14    175s] (I)      =============== Blocked Tracks ===============
[11/29 02:03:14    175s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:14    175s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:03:14    175s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:14    175s] (I)      |     1 |   70272 |    48346 |        68.80% |
[11/29 02:03:14    175s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:03:14    175s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:03:14    175s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:03:14    175s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:03:14    175s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:03:14    175s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:03:14    175s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:03:14    175s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:03:14    175s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:03:14    175s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:14    175s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.42 MB )
[11/29 02:03:14    175s] (I)      Reset routing kernel
[11/29 02:03:14    175s] (I)      Started Global Routing ( Curr Mem: 3.42 MB )
[11/29 02:03:14    175s] (I)      totalPins=9331  totalGlobalPin=8369 (89.69%)
[11/29 02:03:14    175s] (I)      ================== Net Group Info ==================
[11/29 02:03:14    175s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:14    175s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:03:14    175s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:14    175s] (I)      |  1 |           2947 |    metal1(1) | metal10(10) |
[11/29 02:03:14    175s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:14    175s] (I)      total 2D Cap : 264290 = (137944 H, 126346 V)
[11/29 02:03:14    175s] (I)      total 2D Demand : 3592 = (1913 H, 1679 V)
[11/29 02:03:14    175s] (I)      init route region map
[11/29 02:03:14    175s] (I)      #blocked regions = 0
[11/29 02:03:14    175s] (I)      #non-blocked regions = 1
[11/29 02:03:14    175s] (I)      init safety region map
[11/29 02:03:14    175s] (I)      #blocked regions = 0
[11/29 02:03:14    175s] (I)      #non-blocked regions = 1
[11/29 02:03:14    175s] (I)      
[11/29 02:03:14    175s] (I)      ============  Phase 1a Route ============
[11/29 02:03:14    175s] [NR-eGR] Layer group 1: route 2947 net(s) in layer range [1, 10]
[11/29 02:03:14    175s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:03:14    175s] (I)      Usage: 17894 = (9501 H, 8393 V) = (6.89% H, 6.64% V) = (1.330e+04um H, 1.175e+04um V)
[11/29 02:03:14    175s] (I)      
[11/29 02:03:14    175s] (I)      ============  Phase 1b Route ============
[11/29 02:03:14    175s] (I)      Usage: 17895 = (9502 H, 8393 V) = (6.89% H, 6.64% V) = (1.330e+04um H, 1.175e+04um V)
[11/29 02:03:14    175s] (I)      Overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 2.505300e+04um
[11/29 02:03:14    175s] (I)      Congestion metric : 0.00%H 2.82%V, 2.82%HV
[11/29 02:03:14    175s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:03:14    175s] (I)      
[11/29 02:03:14    175s] (I)      ============  Phase 1c Route ============
[11/29 02:03:14    175s] (I)      Level2 Grid: 13 x 23
[11/29 02:03:14    175s] (I)      Usage: 17895 = (9502 H, 8393 V) = (6.89% H, 6.64% V) = (1.330e+04um H, 1.175e+04um V)
[11/29 02:03:14    175s] (I)      
[11/29 02:03:14    175s] (I)      ============  Phase 1d Route ============
[11/29 02:03:14    175s] (I)      Usage: 17898 = (9502 H, 8396 V) = (6.89% H, 6.65% V) = (1.330e+04um H, 1.175e+04um V)
[11/29 02:03:14    175s] (I)      
[11/29 02:03:14    175s] (I)      ============  Phase 1e Route ============
[11/29 02:03:14    175s] (I)      Usage: 17898 = (9502 H, 8396 V) = (6.89% H, 6.65% V) = (1.330e+04um H, 1.175e+04um V)
[11/29 02:03:14    175s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 2.505720e+04um
[11/29 02:03:14    175s] (I)      
[11/29 02:03:14    175s] (I)      ============  Phase 1l Route ============
[11/29 02:03:14    175s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:03:14    175s] (I)      Layer  1:      21662        57        40       44860       24140    (65.01%) 
[11/29 02:03:14    175s] (I)      Layer  2:      48157      7706        65           0       51240    ( 0.00%) 
[11/29 02:03:14    175s] (I)      Layer  3:      67468      9619         0           0       69000    ( 0.00%) 
[11/29 02:03:14    175s] (I)      Layer  4:      32271      4011         1         570       34200    ( 1.64%) 
[11/29 02:03:14    175s] (I)      Layer  5:      32804      1436         0           0       34500    ( 0.00%) 
[11/29 02:03:14    175s] (I)      Layer  6:      31486      1144         0         570       34200    ( 1.64%) 
[11/29 02:03:14    175s] (I)      Layer  7:       9530       148         0         877       10623    ( 7.62%) 
[11/29 02:03:14    175s] (I)      Layer  8:       8487        25         0        2667        8923    (23.01%) 
[11/29 02:03:14    175s] (I)      Layer  9:       3988         3         0        2335        3702    (38.68%) 
[11/29 02:03:14    175s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:03:14    175s] (I)      Total:        261553     24149       106       52922      275278    (16.12%) 
[11/29 02:03:14    175s] (I)      
[11/29 02:03:14    175s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:03:14    175s] [NR-eGR]                        OverCon           OverCon           OverCon            
[11/29 02:03:14    175s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[11/29 02:03:14    175s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[11/29 02:03:14    175s] [NR-eGR] --------------------------------------------------------------------------------
[11/29 02:03:14    175s] [NR-eGR]  metal1 ( 1)        17( 0.70%)         3( 0.12%)         2( 0.08%)   ( 0.91%) 
[11/29 02:03:14    175s] [NR-eGR]  metal2 ( 2)        65( 0.93%)         0( 0.00%)         0( 0.00%)   ( 0.93%) 
[11/29 02:03:14    175s] [NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:14    175s] [NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[11/29 02:03:14    175s] [NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:14    175s] [NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:14    175s] [NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:14    175s] [NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:14    175s] [NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:14    175s] [NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:14    175s] [NR-eGR] --------------------------------------------------------------------------------
[11/29 02:03:14    175s] [NR-eGR]        Total        83( 0.14%)         3( 0.01%)         2( 0.00%)   ( 0.15%) 
[11/29 02:03:14    175s] [NR-eGR] 
[11/29 02:03:14    175s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.43 MB )
[11/29 02:03:14    175s] (I)      Updating congestion map
[11/29 02:03:14    175s] (I)      total 2D Cap : 265870 = (138730 H, 127140 V)
[11/29 02:03:14    175s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[11/29 02:03:14    175s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3.43 MB )
[11/29 02:03:14    175s] Early Global Route congestion estimation runtime: 0.18 seconds, mem = 3702.6M
[11/29 02:03:14    175s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.169, REAL:0.183, MEM:3702.6M, EPOCH TIME: 1764399794.421342
[11/29 02:03:14    175s] OPERPROF: Starting HotSpotCal at level 1, MEM:3702.6M, EPOCH TIME: 1764399794.421406
[11/29 02:03:14    175s] [hotspot] +------------+---------------+---------------+
[11/29 02:03:14    175s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:03:14    175s] [hotspot] +------------+---------------+---------------+
[11/29 02:03:14    175s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 02:03:14    175s] [hotspot] +------------+---------------+---------------+
[11/29 02:03:14    175s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 02:03:14    175s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 02:03:14    175s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.002, REAL:0.002, MEM:3703.3M, EPOCH TIME: 1764399794.423006
[11/29 02:03:14    175s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3703.5M, EPOCH TIME: 1764399794.423230
[11/29 02:03:14    175s] Starting Early Global Route wiring: mem = 3703.5M
[11/29 02:03:14    175s] (I)      Running track assignment and export wires
[11/29 02:03:14    175s] (I)      Delete wires for 2947 nets 
[11/29 02:03:14    175s] (I)      ============= Track Assignment ============
[11/29 02:03:14    175s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.43 MB )
[11/29 02:03:14    175s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:03:14    175s] (I)      Run Multi-thread track assignment
[11/29 02:03:14    175s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.43 MB )
[11/29 02:03:14    175s] (I)      Started Export ( Curr Mem: 3.43 MB )
[11/29 02:03:14    175s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:03:14    175s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/29 02:03:14    175s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:14    175s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:03:14    175s] [NR-eGR] ------------------------------------
[11/29 02:03:14    175s] [NR-eGR]  metal1   (1H)          1715   8859 
[11/29 02:03:14    175s] [NR-eGR]  metal2   (2V)          6684   7455 
[11/29 02:03:14    175s] [NR-eGR]  metal3   (3H)         12025   3992 
[11/29 02:03:14    175s] [NR-eGR]  metal4   (4V)          5398    428 
[11/29 02:03:14    175s] [NR-eGR]  metal5   (5H)          2103    534 
[11/29 02:03:14    175s] [NR-eGR]  metal6   (6V)          1752    178 
[11/29 02:03:14    175s] [NR-eGR]  metal7   (7H)           224     51 
[11/29 02:03:14    175s] [NR-eGR]  metal8   (8V)            64     54 
[11/29 02:03:14    175s] [NR-eGR]  metal9   (9H)            41      2 
[11/29 02:03:14    175s] [NR-eGR]  metal10  (10V)            2      0 
[11/29 02:03:14    175s] [NR-eGR] ------------------------------------
[11/29 02:03:14    175s] [NR-eGR]           Total        30007  21553 
[11/29 02:03:14    175s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:14    175s] [NR-eGR] Total half perimeter of net bounding box: 28390um
[11/29 02:03:14    175s] [NR-eGR] Total length: 30007um, number of vias: 21553
[11/29 02:03:14    175s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:14    175s] (I)      == Layer wire length by net rule ==
[11/29 02:03:14    175s] (I)                       Default 
[11/29 02:03:14    175s] (I)      -------------------------
[11/29 02:03:14    175s] (I)       metal1   (1H)    1715um 
[11/29 02:03:14    175s] (I)       metal2   (2V)    6684um 
[11/29 02:03:14    175s] (I)       metal3   (3H)   12025um 
[11/29 02:03:14    175s] (I)       metal4   (4V)    5398um 
[11/29 02:03:14    175s] (I)       metal5   (5H)    2103um 
[11/29 02:03:14    175s] (I)       metal6   (6V)    1752um 
[11/29 02:03:14    175s] (I)       metal7   (7H)     224um 
[11/29 02:03:14    175s] (I)       metal8   (8V)      64um 
[11/29 02:03:14    175s] (I)       metal9   (9H)      41um 
[11/29 02:03:14    175s] (I)       metal10  (10V)      2um 
[11/29 02:03:14    175s] (I)      -------------------------
[11/29 02:03:14    175s] (I)                Total  30007um 
[11/29 02:03:14    175s] (I)      == Layer via count by net rule ==
[11/29 02:03:14    175s] (I)                       Default 
[11/29 02:03:14    175s] (I)      -------------------------
[11/29 02:03:14    175s] (I)       metal1   (1H)      8859 
[11/29 02:03:14    175s] (I)       metal2   (2V)      7455 
[11/29 02:03:14    175s] (I)       metal3   (3H)      3992 
[11/29 02:03:14    175s] (I)       metal4   (4V)       428 
[11/29 02:03:14    175s] (I)       metal5   (5H)       534 
[11/29 02:03:14    175s] (I)       metal6   (6V)       178 
[11/29 02:03:14    175s] (I)       metal7   (7H)        51 
[11/29 02:03:14    175s] (I)       metal8   (8V)        54 
[11/29 02:03:14    175s] (I)       metal9   (9H)         2 
[11/29 02:03:14    175s] (I)       metal10  (10V)        0 
[11/29 02:03:14    175s] (I)      -------------------------
[11/29 02:03:14    175s] (I)                Total    21553 
[11/29 02:03:14    176s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 3.39 MB )
[11/29 02:03:14    176s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:03:14    176s] (I)      Global routing data unavailable, rerun eGR
[11/29 02:03:14    176s] (I)      Initializing eGR engine (regular)
[11/29 02:03:14    176s] Set min layer with parameter ( 1 )
[11/29 02:03:14    176s] Set max layer with parameter ( 10 )
[11/29 02:03:14    176s] (I)      clean place blk overflow:
[11/29 02:03:14    176s] (I)      H : enabled 1.00 0
[11/29 02:03:14    176s] (I)      V : enabled 1.00 0
[11/29 02:03:14    176s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.300, REAL:0.301, MEM:3677.9M, EPOCH TIME: 1764399794.724491
[11/29 02:03:14    176s] Early Global Route wiring runtime: 0.30 seconds, mem = 3677.9M
[11/29 02:03:14    176s] SKP cleared!
[11/29 02:03:14    176s] 
[11/29 02:03:14    176s] *** Finished incrementalPlace (cpu=0:00:07.0, real=0:00:07.0)***
[11/29 02:03:14    176s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:3677.3M, EPOCH TIME: 1764399794.754025
[11/29 02:03:14    176s] Deleting eGR PG blockage cache
[11/29 02:03:14    176s] Disable eGR PG blockage caching
[11/29 02:03:14    176s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:3677.3M, EPOCH TIME: 1764399794.754181
[11/29 02:03:14    176s] *** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:07.0/0:00:07.1 (1.0), totSession cpu/real = 0:02:56.1/0:03:40.4 (0.8), mem = 3677.3M
[11/29 02:03:14    176s] 
[11/29 02:03:14    176s] =============================================================================================
[11/29 02:03:14    176s]  Step TAT Report : IncrReplace #1 / CTS #1 / clock_opt_design #1                25.11-s102_1
[11/29 02:03:14    176s] =============================================================================================
[11/29 02:03:14    176s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:03:14    176s] ---------------------------------------------------------------------------------------------
[11/29 02:03:14    176s] [ RefinePlace            ]      1   0:00:00.2  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:03:14    176s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:03:14    176s] [ DPLegalizeMH           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:03:14    176s] [ IncrementalPlace       ]      1   0:00:04.5  (  63.7 % )     0:00:06.7 /  0:00:06.7    1.0
[11/29 02:03:14    176s] [ EarlyGlobalRoute       ]      3   0:00:00.7  (   9.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:03:14    176s] [ ExtractRC              ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:03:14    176s] [ FullDelayCalc          ]      1   0:00:00.9  (  13.2 % )     0:00:01.0 /  0:00:01.0    1.0
[11/29 02:03:14    176s] [ TimingUpdate           ]      3   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:03:14    176s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:03:14    176s] [ MISC                   ]          0:00:00.4  (   5.2 % )     0:00:00.4 /  0:00:00.3    0.9
[11/29 02:03:14    176s] ---------------------------------------------------------------------------------------------
[11/29 02:03:14    176s]  IncrReplace #1 TOTAL               0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:07.0    1.0
[11/29 02:03:14    176s] ---------------------------------------------------------------------------------------------
[11/29 02:03:14    176s]     Congestion Repair done. (took cpu=0:00:07.1 real=0:00:07.1)
[11/29 02:03:14    176s]   CCOpt: Starting congestion repair using flow wrapper done.
[11/29 02:03:14    176s]   PSR: n = 2221 unplaced = 0 placed = 2221 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[11/29 02:03:14    176s]   CTS PSR unset = 2221 soft_fixed = 0 fixed = 0 unknown = 0
[11/29 02:03:14    176s] Memory usage before memory release/compaction is 3677.3
[11/29 02:03:14    176s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:03:14    176s] Memory usage at beginning of DPlace-Init is 3635.7M.
[11/29 02:03:14    176s] OPERPROF: Starting DPlace-Init at level 1, MEM:3635.7M, EPOCH TIME: 1764399794.803397
[11/29 02:03:14    176s] Processing tracks to init pin-track alignment.
[11/29 02:03:14    176s] z: 2, totalTracks: 1
[11/29 02:03:14    176s] z: 4, totalTracks: 1
[11/29 02:03:14    176s] z: 6, totalTracks: 1
[11/29 02:03:14    176s] z: 8, totalTracks: 1
[11/29 02:03:14    176s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:03:14    176s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3635.7M, EPOCH TIME: 1764399794.855174
[11/29 02:03:14    176s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:14    176s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:14    176s] 
[11/29 02:03:14    176s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:03:14    176s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:03:14    176s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.014, MEM:3635.7M, EPOCH TIME: 1764399794.869452
[11/29 02:03:14    176s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3635.7M, EPOCH TIME: 1764399794.869520
[11/29 02:03:14    176s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3635.7M, EPOCH TIME: 1764399794.869600
[11/29 02:03:14    176s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3635.7MB).
[11/29 02:03:14    176s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.067, MEM:3635.7M, EPOCH TIME: 1764399794.869979
[11/29 02:03:14    176s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:08.0 real=0:00:08.1)
[11/29 02:03:14    176s]   Leaving CCOpt scope - extractRC...
[11/29 02:03:14    176s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[11/29 02:03:14    176s] Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
[11/29 02:03:14    176s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:03:14    176s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:03:14    176s] pre_route RC Extraction called for design top.
[11/29 02:03:14    176s] RC Extraction called in multi-corner(1) mode.
[11/29 02:03:14    176s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:03:14    176s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:03:14    176s] RCMode: PreRoute
[11/29 02:03:14    176s]       RC Corner Indexes            0   
[11/29 02:03:14    176s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:03:14    176s] Resistance Scaling Factor    : 1.00000 
[11/29 02:03:14    176s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:03:14    176s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:03:14    176s] Shrink Factor                : 1.00000
[11/29 02:03:14    176s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:03:14    176s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:03:14    176s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:03:14    176s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:03:14    176s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:03:14    176s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:03:14    176s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:03:14    176s] eee: pegSigSF=1.070000
[11/29 02:03:14    176s] Initializing multi-corner resistance tables ...
[11/29 02:03:14    176s] eee: Grid unit RC data computation started
[11/29 02:03:14    176s] eee: Grid unit RC data computation completed
[11/29 02:03:14    176s] eee: l=1 avDens=0.092454 usedTrk=610.199287 availTrk=6600.000000 sigTrk=610.199287
[11/29 02:03:14    176s] eee: l=2 avDens=0.097355 usedTrk=552.360107 availTrk=5673.684211 sigTrk=552.360107
[11/29 02:03:14    176s] eee: l=3 avDens=0.121014 usedTrk=943.905535 availTrk=7800.000000 sigTrk=943.905535
[11/29 02:03:14    176s] eee: l=4 avDens=0.105686 usedTrk=396.321466 availTrk=3750.000000 sigTrk=396.321466
[11/29 02:03:14    176s] eee: l=5 avDens=0.082783 usedTrk=248.349536 availTrk=3000.000000 sigTrk=248.349536
[11/29 02:03:14    176s] eee: l=6 avDens=0.092571 usedTrk=231.427894 availTrk=2500.000000 sigTrk=231.427894
[11/29 02:03:14    176s] eee: l=7 avDens=0.085031 usedTrk=42.515285 availTrk=500.000000 sigTrk=42.515285
[11/29 02:03:14    176s] eee: l=8 avDens=0.140688 usedTrk=39.861715 availTrk=283.333333 sigTrk=39.861715
[11/29 02:03:14    176s] eee: l=9 avDens=0.045563 usedTrk=33.090393 availTrk=726.250000 sigTrk=33.090393
[11/29 02:03:14    176s] eee: l=10 avDens=0.005997 usedTrk=0.149929 availTrk=25.000000 sigTrk=0.149929
[11/29 02:03:14    176s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:03:14    176s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:03:14    176s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.278118 uaWl=1.000000 uaWlH=0.336100 aWlH=0.000000 lMod=0 pMax=0.862000 pMod=80 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:03:14    176s] eee: NetCapCache creation started. (Current Mem: 3635.688M) 
[11/29 02:03:14    176s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3635.688M) 
[11/29 02:03:14    176s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:03:14    176s] eee: Metal Layers Info:
[11/29 02:03:14    176s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:03:14    176s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:03:14    176s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:03:14    176s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:03:14    176s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:03:14    176s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:03:14    176s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:03:14    176s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:03:14    176s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:03:14    176s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:03:14    176s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:03:14    176s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:03:14    176s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:03:14    176s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:03:14    176s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:03:14    176s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:03:14    176s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:03:14    176s] eee: +----------------------------------------------------+
[11/29 02:03:14    176s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:03:14    176s] eee: +----------------------------------------------------+
[11/29 02:03:14    176s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:03:14    176s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:03:14    176s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:03:14    176s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:03:14    176s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:03:14    176s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:03:14    176s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:03:14    176s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3635.688M)
[11/29 02:03:15    176s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/29 02:03:15    176s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:15    176s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:03:15    176s] End AAE Lib Interpolated Model. (MEM=3645.976562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:03:15    176s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/29 02:03:15    176s]   Clock DAG hash after clustering cong repair call: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    176s]   CTS services accumulated run-time stats after clustering cong repair call:
[11/29 02:03:15    176s]     delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    176s]     steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    176s]   Clock DAG stats after clustering cong repair call:
[11/29 02:03:15    176s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:15    176s]     sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:15    176s]     misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:15    176s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:15    176s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:15    176s]     sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:15    176s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:15    176s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:15    176s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:15    176s]   Clock DAG net violations after clustering cong repair call:
[11/29 02:03:15    176s]     Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:15    176s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[11/29 02:03:15    176s]     Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:15    176s]   Primary reporting skew groups after clustering cong repair call:
[11/29 02:03:15    176s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:15    176s]         min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:15    176s]         max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:15    176s]   Skew group summary after clustering cong repair call:
[11/29 02:03:15    176s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:15    176s]   CongRepair After Initial Clustering done. (took cpu=0:00:17.4 real=0:00:17.4)
[11/29 02:03:15    176s]   Stage::Clustering done. (took cpu=0:00:37.6 real=0:00:37.8)
[11/29 02:03:15    176s]   Stage::DRV Fixing...
[11/29 02:03:15    176s]   Fixing clock tree slew time and max cap violations...
[11/29 02:03:15    176s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    176s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[11/29 02:03:15    176s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    176s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    176s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/29 02:03:15    176s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    176s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[11/29 02:03:15    176s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    176s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    176s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[11/29 02:03:15    176s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:15    176s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:15    176s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:15    176s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:15    176s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:15    176s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:15    176s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:15    176s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:15    176s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:15    176s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[11/29 02:03:15    176s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:15    176s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[11/29 02:03:15    176s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:15    176s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[11/29 02:03:15    176s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    176s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:15    176s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:15    176s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[11/29 02:03:15    176s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    176s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:15    176s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:15    176s]   Fixing clock tree slew time and max cap violations - detailed pass...
[11/29 02:03:15    176s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    176s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/29 02:03:15    176s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    176s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    176s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[11/29 02:03:15    176s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    176s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/29 02:03:15    176s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    176s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    176s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/29 02:03:15    176s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:15    176s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:15    176s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:15    176s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:15    176s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:15    176s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:15    176s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:15    176s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:15    176s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:15    176s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/29 02:03:15    176s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:15    176s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/29 02:03:15    176s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:15    176s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/29 02:03:15    176s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:15    176s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:15    176s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:15    176s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[11/29 02:03:15    176s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:15    176s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:15    176s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:15    176s]   Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/29 02:03:15    176s]   Stage::Insertion Delay Reduction...
[11/29 02:03:15    176s]   Removing unnecessary root buffering...
[11/29 02:03:15    176s]     Clock DAG hash before 'Removing unnecessary root buffering': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    176s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[11/29 02:03:15    176s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    176s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    176s]     Clock DAG hash after 'Removing unnecessary root buffering': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    176s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[11/29 02:03:15    176s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    176s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    176s]     Clock DAG stats after 'Removing unnecessary root buffering':
[11/29 02:03:15    176s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:15    176s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:15    176s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:15    176s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:15    176s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:15    176s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:15    176s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:15    176s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:15    176s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:15    176s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[11/29 02:03:15    176s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:15    176s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[11/29 02:03:15    176s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:15    176s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[11/29 02:03:15    176s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    176s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:15    176s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:15    176s]     Skew group summary after 'Removing unnecessary root buffering':
[11/29 02:03:15    176s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    176s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:15    176s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:15    176s]   Removing unconstrained drivers...
[11/29 02:03:15    176s]     Clock DAG hash before 'Removing unconstrained drivers': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    176s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[11/29 02:03:15    176s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    176s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Clock DAG hash after 'Removing unconstrained drivers': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    177s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[11/29 02:03:15    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Clock DAG stats after 'Removing unconstrained drivers':
[11/29 02:03:15    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:15    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:15    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:15    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:15    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:15    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:15    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:15    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:15    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:15    177s]     Clock DAG net violations after 'Removing unconstrained drivers':
[11/29 02:03:15    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:15    177s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[11/29 02:03:15    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:15    177s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[11/29 02:03:15    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:15    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:15    177s]     Skew group summary after 'Removing unconstrained drivers':
[11/29 02:03:15    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:15    177s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:15    177s]   Reducing insertion delay 1...
[11/29 02:03:15    177s]     Clock DAG hash before 'Reducing insertion delay 1': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    177s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[11/29 02:03:15    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Clock DAG hash after 'Reducing insertion delay 1': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    177s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[11/29 02:03:15    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Clock DAG stats after 'Reducing insertion delay 1':
[11/29 02:03:15    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:15    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:15    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:15    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:15    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:15    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:15    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:15    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:15    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:15    177s]     Clock DAG net violations after 'Reducing insertion delay 1':
[11/29 02:03:15    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:15    177s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[11/29 02:03:15    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:15    177s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[11/29 02:03:15    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:15    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:15    177s]     Skew group summary after 'Reducing insertion delay 1':
[11/29 02:03:15    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:15    177s]   Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:15    177s]   Removing longest path buffering...
[11/29 02:03:15    177s]     Clock DAG hash before 'Removing longest path buffering': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    177s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[11/29 02:03:15    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Clock DAG hash after 'Removing longest path buffering': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    177s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[11/29 02:03:15    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Clock DAG stats after 'Removing longest path buffering':
[11/29 02:03:15    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:15    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:15    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:15    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:15    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:15    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:15    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:15    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:15    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:15    177s]     Clock DAG net violations after 'Removing longest path buffering':
[11/29 02:03:15    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:15    177s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[11/29 02:03:15    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:15    177s]     Primary reporting skew groups after 'Removing longest path buffering':
[11/29 02:03:15    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:15    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:15    177s]     Skew group summary after 'Removing longest path buffering':
[11/29 02:03:15    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:15    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:15    177s]   Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:15    177s]   Reducing delay of long paths...
[11/29 02:03:15    177s]     Clock DAG hash before 'Reducing delay of long paths': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    177s]     CTS services accumulated run-time stats before 'Reducing delay of long paths':
[11/29 02:03:15    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Clock DAG hash after 'Reducing delay of long paths': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    177s]     CTS services accumulated run-time stats after 'Reducing delay of long paths':
[11/29 02:03:15    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Clock DAG stats after 'Reducing delay of long paths':
[11/29 02:03:15    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:15    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:15    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:15    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:15    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:15    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:15    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:15    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:15    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:15    177s]     Clock DAG net violations after 'Reducing delay of long paths':
[11/29 02:03:15    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:15    177s]     Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
[11/29 02:03:15    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:15    177s]     Primary reporting skew groups after 'Reducing delay of long paths':
[11/29 02:03:15    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:15    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:15    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:15    177s]     Skew group summary after 'Reducing delay of long paths':
[11/29 02:03:15    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:15    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:15    177s]   Reducing delay of long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:15    177s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/29 02:03:15    177s]   CCOpt::Phase::Construction done. (took cpu=0:00:38.2 real=0:00:38.4)
[11/29 02:03:15    177s]   
[11/29 02:03:15    177s]   
[11/29 02:03:15    177s]   CCOpt::Phase::Implementation...
[11/29 02:03:15    177s]   Stage::Reducing Power...
[11/29 02:03:15    177s]   Improving clock tree routing...
[11/29 02:03:15    177s]     Clock DAG hash before 'Improving clock tree routing': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:15    177s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[11/29 02:03:15    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:15    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:15    177s]     Iteration 1...
[11/29 02:03:15    177s]     Iteration 1 done.
[11/29 02:03:16    177s]     Clock DAG hash after 'Improving clock tree routing': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Clock DAG stats after 'Improving clock tree routing':
[11/29 02:03:16    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    177s]     Clock DAG net violations after 'Improving clock tree routing':
[11/29 02:03:16    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    177s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[11/29 02:03:16    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    177s]     Primary reporting skew groups after 'Improving clock tree routing':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:16    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:16    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:16    177s]     Skew group summary after 'Improving clock tree routing':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:16    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:16    177s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:16    177s]   Reducing clock tree power 1...
[11/29 02:03:16    177s]     Clock DAG hash before 'Reducing clock tree power 1': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Resizing gates: [11/29 02:03:16    177s]     Legalizer releasing space for clock trees

[11/29 02:03:16    177s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/29 02:03:16    177s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:16    177s]     100% 
[11/29 02:03:16    177s]     Clock DAG hash after 'Reducing clock tree power 1': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Clock DAG stats after 'Reducing clock tree power 1':
[11/29 02:03:16    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    177s]     Clock DAG net violations after 'Reducing clock tree power 1':
[11/29 02:03:16    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    177s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[11/29 02:03:16    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    177s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:16    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:16    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:16    177s]     Skew group summary after 'Reducing clock tree power 1':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:16    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:16    177s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:16    177s]   Reducing clock tree power 2...
[11/29 02:03:16    177s]     Clock DAG hash before 'Reducing clock tree power 2': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Path optimization required 0 stage delay updates 
[11/29 02:03:16    177s]     Clock DAG hash after 'Reducing clock tree power 2': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Clock DAG stats after 'Reducing clock tree power 2':
[11/29 02:03:16    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    177s]     Clock DAG net violations after 'Reducing clock tree power 2':
[11/29 02:03:16    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    177s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[11/29 02:03:16    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    177s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:16    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:16    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:16    177s]     Skew group summary after 'Reducing clock tree power 2':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:16    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:16    177s]   Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:16    177s]   Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/29 02:03:16    177s]   Stage::Balancing...
[11/29 02:03:16    177s]   Improving subtree skew...
[11/29 02:03:16    177s]     Clock DAG hash before 'Improving subtree skew': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats before 'Improving subtree skew':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Clock DAG hash after 'Improving subtree skew': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats after 'Improving subtree skew':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Clock DAG stats after 'Improving subtree skew':
[11/29 02:03:16    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    177s]     Clock DAG net violations after 'Improving subtree skew':
[11/29 02:03:16    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    177s]     Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
[11/29 02:03:16    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    177s]     Primary reporting skew groups after 'Improving subtree skew':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:16    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:16    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:16    177s]     Skew group summary after 'Improving subtree skew':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:16    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:16    177s]   Improving subtree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:16    177s]   Offloading subtrees by buffering...
[11/29 02:03:16    177s]     Clock DAG hash before 'Offloading subtrees by buffering': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats before 'Offloading subtrees by buffering':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Clock DAG hash after 'Offloading subtrees by buffering': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]     CTS services accumulated run-time stats after 'Offloading subtrees by buffering':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Clock DAG stats after 'Offloading subtrees by buffering':
[11/29 02:03:16    177s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    177s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    177s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    177s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    177s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    177s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    177s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    177s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    177s]     Clock DAG net violations after 'Offloading subtrees by buffering':
[11/29 02:03:16    177s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    177s]     Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
[11/29 02:03:16    177s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    177s]     Primary reporting skew groups after 'Offloading subtrees by buffering':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:16    177s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:16    177s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:16    177s]     Skew group summary after 'Offloading subtrees by buffering':
[11/29 02:03:16    177s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:16    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:16    177s]   Offloading subtrees by buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:16    177s]   AdjustingMinPinPIDs for balancing...
[11/29 02:03:16    177s]     Clock DAG hash before 'AdjustingMinPinPIDs for balancing': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:16    177s]     CTS services accumulated run-time stats before 'AdjustingMinPinPIDs for balancing':
[11/29 02:03:16    177s]       delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]       steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]     Approximately balancing fragments step...
[11/29 02:03:16    177s]       Clock DAG hash before 'Approximately balancing fragments step': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]       CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[11/29 02:03:16    177s]         delay calculator: calls=5147, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]         steiner router: calls=2320, total_wall_time=0.035s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]       Resolve constraints - Approximately balancing fragments...
[11/29 02:03:16    177s]       Resolving skew group constraints...
[11/29 02:03:16    177s]         Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[11/29 02:03:16    177s]       Resolving skew group constraints done.
[11/29 02:03:16    177s]       Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:16    177s]       Estimate delay to be added in balancing - Approximately balancing fragments...
[11/29 02:03:16    177s]       Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[11/29 02:03:16    177s]       Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:16    177s]       Approximately balancing fragments...
[11/29 02:03:16    177s]         Moving gates to improve sub-tree skew...
[11/29 02:03:16    177s]           Clock DAG hash before 'Moving gates to improve sub-tree skew': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    177s]           CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[11/29 02:03:16    177s]             delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    177s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:16    177s]           Tried: 2 Succeeded: 0
[11/29 02:03:16    178s]           Clock DAG hash after 'Moving gates to improve sub-tree skew': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    178s]           CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[11/29 02:03:16    178s]             delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    178s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:16    178s]           Clock DAG stats after 'Moving gates to improve sub-tree skew':
[11/29 02:03:16    178s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    178s]             sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    178s]             misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    178s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    178s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    178s]             sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    178s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    178s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    178s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    178s]           Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[11/29 02:03:16    178s]             Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    178s]           Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[11/29 02:03:16    178s]             Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    178s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:16    178s]         Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:16    178s]         Approximately balancing fragments bottom up...
[11/29 02:03:16    178s]           Clock DAG hash before 'Approximately balancing fragments bottom up': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    178s]           CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[11/29 02:03:16    178s]             delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    178s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:16    178s]           Clock DAG hash after 'Approximately balancing fragments bottom up': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    178s]           CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[11/29 02:03:16    178s]             delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    178s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:16    178s]           Clock DAG stats after 'Approximately balancing fragments bottom up':
[11/29 02:03:16    178s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    178s]             sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    178s]             misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    178s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    178s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    178s]             sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    178s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    178s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    178s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    178s]           Clock DAG net violations after 'Approximately balancing fragments bottom up':
[11/29 02:03:16    178s]             Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    178s]           Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[11/29 02:03:16    178s]             Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    178s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:16    178s]         Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:16    178s]         
[11/29 02:03:16    178s]         Virtual Delay Histogram:
[11/29 02:03:16    178s]         
[11/29 02:03:16    178s]         ---------
[11/29 02:03:16    178s]         Histogram
[11/29 02:03:16    178s]         ---------
[11/29 02:03:16    178s]         {}
[11/29 02:03:16    178s]         ---------
[11/29 02:03:16    178s]         
[11/29 02:03:16    178s]         Virtual delay statistics:
[11/29 02:03:16    178s]         
[11/29 02:03:16    178s]         --------------------------------------------------
[11/29 02:03:16    178s]         Mean     Min    Max     Std. Dev    Count    Total
[11/29 02:03:16    178s]         --------------------------------------------------
[11/29 02:03:16    178s]         0.000    inf    -inf     0.000      0.000    0.000
[11/29 02:03:16    178s]         --------------------------------------------------
[11/29 02:03:16    178s]         
[11/29 02:03:16    178s]         Biggest Virtual delays:
[11/29 02:03:16    178s]         
[11/29 02:03:16    178s]         ---------------------------------------
[11/29 02:03:16    178s]         Virtual    Clock Tree    Pin    Pre-CTS
[11/29 02:03:16    178s]         Delay                           net
[11/29 02:03:16    178s]         ---------------------------------------
[11/29 02:03:16    178s]           (empty table)
[11/29 02:03:16    178s]         ---------------------------------------
[11/29 02:03:16    178s]         
[11/29 02:03:16    178s]         Approximately balancing fragments, wire and cell delays...
[11/29 02:03:16    178s]         Approximately balancing fragments, wire and cell delays, iteration 1...
[11/29 02:03:16    178s]           Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    178s]           CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/29 02:03:16    178s]             delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    178s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:16    178s]           Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/29 02:03:16    178s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    178s]             sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    178s]             misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    178s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    178s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    178s]             sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    178s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    178s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    178s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    178s]           Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/29 02:03:16    178s]             Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    178s]           Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[11/29 02:03:16    178s]             Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    178s]         Approximately balancing fragments, wire and cell delays, iteration 1 done.
[11/29 02:03:16    178s]         Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/29 02:03:16    178s]       Approximately balancing fragments done.
[11/29 02:03:16    178s]       Clock DAG hash after 'Approximately balancing fragments step': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:16    178s]       CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[11/29 02:03:16    178s]         delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:16    178s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:16    178s]       Clock DAG stats after 'Approximately balancing fragments step':
[11/29 02:03:16    178s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:16    178s]         sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:16    178s]         misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:16    178s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:16    178s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:16    178s]         sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:16    178s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:16    178s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:16    178s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:16    178s]       Clock DAG net violations after 'Approximately balancing fragments step':
[11/29 02:03:16    178s]         Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:16    178s]       Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[11/29 02:03:16    178s]         Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:16    178s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:16    178s]     Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[11/29 02:03:17    178s]     Clock DAG hash after Approximately balancing fragments: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]     CTS services accumulated run-time stats after Approximately balancing fragments:
[11/29 02:03:17    178s]       delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]     Clock DAG stats after Approximately balancing fragments:
[11/29 02:03:17    178s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:17    178s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:17    178s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:17    178s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:17    178s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:17    178s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:17    178s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:17    178s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:17    178s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:17    178s]     Clock DAG net violations after Approximately balancing fragments:
[11/29 02:03:17    178s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:17    178s]     Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[11/29 02:03:17    178s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:17    178s]     Primary reporting skew groups after Approximately balancing fragments:
[11/29 02:03:17    178s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    178s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:17    178s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:17    178s]     Skew group summary after Approximately balancing fragments:
[11/29 02:03:17    178s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    178s]     Improving fragments clock skew...
[11/29 02:03:17    178s]       Clock DAG hash before 'Improving fragments clock skew': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]       CTS services accumulated run-time stats before 'Improving fragments clock skew':
[11/29 02:03:17    178s]         delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]       Clock DAG hash after 'Improving fragments clock skew': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]       CTS services accumulated run-time stats after 'Improving fragments clock skew':
[11/29 02:03:17    178s]         delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]       Clock DAG stats after 'Improving fragments clock skew':
[11/29 02:03:17    178s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:17    178s]         sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:17    178s]         misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:17    178s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:17    178s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:17    178s]         sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:17    178s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:17    178s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:17    178s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:17    178s]       Clock DAG net violations after 'Improving fragments clock skew':
[11/29 02:03:17    178s]         Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:17    178s]       Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[11/29 02:03:17    178s]         Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:17    178s]       Primary reporting skew groups after 'Improving fragments clock skew':
[11/29 02:03:17    178s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    178s]             min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:17    178s]             max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:17    178s]       Skew group summary after 'Improving fragments clock skew':
[11/29 02:03:17    178s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    178s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:17    178s]     Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:17    178s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:17    178s]   AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
[11/29 02:03:17    178s]   Approximately balancing step...
[11/29 02:03:17    178s]     Clock DAG hash before 'Approximately balancing step': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[11/29 02:03:17    178s]       delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]     Resolve constraints - Approximately balancing...
[11/29 02:03:17    178s]     Resolving skew group constraints...
[11/29 02:03:17    178s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[11/29 02:03:17    178s]     Resolving skew group constraints done.
[11/29 02:03:17    178s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:17    178s]     Approximately balancing...
[11/29 02:03:17    178s]       Approximately balancing, wire and cell delays...
[11/29 02:03:17    178s]       Approximately balancing, wire and cell delays, iteration 1...
[11/29 02:03:17    178s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[11/29 02:03:17    178s]           delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[11/29 02:03:17    178s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:17    178s]           sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:17    178s]           misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:17    178s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:17    178s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:17    178s]           sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:17    178s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:17    178s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:17    178s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:17    178s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[11/29 02:03:17    178s]           Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:17    178s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[11/29 02:03:17    178s]           Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:17    178s]       Approximately balancing, wire and cell delays, iteration 1 done.
[11/29 02:03:17    178s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/29 02:03:17    178s]     Approximately balancing done.
[11/29 02:03:17    178s]     Clock DAG hash after 'Approximately balancing step': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[11/29 02:03:17    178s]       delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]     Clock DAG stats after 'Approximately balancing step':
[11/29 02:03:17    178s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:17    178s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:17    178s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:17    178s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:17    178s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:17    178s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:17    178s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:17    178s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:17    178s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:17    178s]     Clock DAG net violations after 'Approximately balancing step':
[11/29 02:03:17    178s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:17    178s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[11/29 02:03:17    178s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:17    178s]     Primary reporting skew groups after 'Approximately balancing step':
[11/29 02:03:17    178s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    178s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:17    178s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:17    178s]     Skew group summary after 'Approximately balancing step':
[11/29 02:03:17    178s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    178s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:17    178s]   Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/29 02:03:17    178s]   Approximately balancing paths...
[11/29 02:03:17    178s]     Clock DAG hash before 'Approximately balancing paths': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[11/29 02:03:17    178s]       delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]     Added 0 buffers.
[11/29 02:03:17    178s]     Clock DAG hash after 'Approximately balancing paths': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[11/29 02:03:17    178s]       delay calculator: calls=5149, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]     Clock DAG stats after 'Approximately balancing paths':
[11/29 02:03:17    178s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:17    178s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:17    178s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:17    178s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:17    178s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:17    178s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:17    178s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:17    178s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:17    178s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:17    178s]     Clock DAG net violations after 'Approximately balancing paths':
[11/29 02:03:17    178s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:17    178s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[11/29 02:03:17    178s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:17    178s]     Primary reporting skew groups after 'Approximately balancing paths':
[11/29 02:03:17    178s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:17    178s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:17    178s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:17    178s]     Skew group summary after 'Approximately balancing paths':
[11/29 02:03:17    178s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:17    178s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:17    178s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:17    178s]   Stage::Balancing done. (took cpu=0:00:01.4 real=0:00:01.4)
[11/29 02:03:17    178s]   Stage::Polishing...
[11/29 02:03:17    178s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:03:17    178s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:17    178s]   Clock DAG hash before polishing: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    178s]   CTS services accumulated run-time stats before polishing:
[11/29 02:03:17    178s]     delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    178s]     steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    178s]   Clock DAG stats before polishing:
[11/29 02:03:17    178s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:17    178s]     sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:17    178s]     misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:17    178s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:17    178s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:17    178s]     sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:17    178s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:17    178s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:17    178s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:17    178s]   Clock DAG net violations before polishing:
[11/29 02:03:17    178s]     Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:17    178s]   Clock DAG primary half-corner transition distribution before polishing:
[11/29 02:03:17    178s]     Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:17    178s]   Primary reporting skew groups before polishing:
[11/29 02:03:17    178s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    179s]         min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:17    179s]         max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:17    179s]   Skew group summary before polishing:
[11/29 02:03:17    179s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    179s]   
[11/29 02:03:17    179s]   
[11/29 02:03:17    179s]   Merging balancing drivers for power...
[11/29 02:03:17    179s]     Clock DAG hash before 'Merging balancing drivers for power': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    179s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[11/29 02:03:17    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    179s]     Tried: 2 Succeeded: 0
[11/29 02:03:17    179s]     Clock DAG hash after 'Merging balancing drivers for power': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    179s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[11/29 02:03:17    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    179s]     Clock DAG stats after 'Merging balancing drivers for power':
[11/29 02:03:17    179s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:17    179s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:17    179s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:17    179s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:17    179s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:17    179s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:17    179s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:17    179s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:17    179s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:17    179s]     Clock DAG net violations after 'Merging balancing drivers for power':
[11/29 02:03:17    179s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:17    179s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[11/29 02:03:17    179s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:17    179s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[11/29 02:03:17    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    179s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:17    179s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:17    179s]     Skew group summary after 'Merging balancing drivers for power':
[11/29 02:03:17    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:17    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:17    179s]   Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:17    179s]   Improving clock skew...
[11/29 02:03:17    179s]     Clock DAG hash before 'Improving clock skew': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    179s]     CTS services accumulated run-time stats before 'Improving clock skew':
[11/29 02:03:17    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    179s]     Clock DAG hash after 'Improving clock skew': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    179s]     CTS services accumulated run-time stats after 'Improving clock skew':
[11/29 02:03:17    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    179s]     Clock DAG stats after 'Improving clock skew':
[11/29 02:03:17    179s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:17    179s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:17    179s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:17    179s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:17    179s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:17    179s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:17    179s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:17    179s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:17    179s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:17    179s]     Clock DAG net violations after 'Improving clock skew':
[11/29 02:03:17    179s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:17    179s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[11/29 02:03:17    179s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:17    179s]     Primary reporting skew groups after 'Improving clock skew':
[11/29 02:03:17    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:17    179s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:17    179s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:17    179s]     Skew group summary after 'Improving clock skew':
[11/29 02:03:17    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:17    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:17    179s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:17    179s]   Moving gates to reduce wire capacitance...
[11/29 02:03:17    179s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:17    179s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[11/29 02:03:17    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    179s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[11/29 02:03:17    179s]     Iteration 1...
[11/29 02:03:17    179s]       Artificially removing short and long paths...
[11/29 02:03:17    179s]         Clock DAG hash before 'Artificially removing short and long paths': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:17    179s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/29 02:03:17    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    179s]         For skew_group clk/default_emulate_constraint_mode target band (0.000, 0.000)
[11/29 02:03:17    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:17    179s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:17    179s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[11/29 02:03:17    179s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:17    179s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[11/29 02:03:17    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:17    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:17    179s]         Legalizer releasing space for clock trees
[11/29 02:03:17    179s]         Legalizing clock trees...
[11/29 02:03:17    179s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:17    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:17    179s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:17    179s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[11/29 02:03:18    179s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[11/29 02:03:18    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]         Moving gates: [11/29 02:03:18    179s]         Legalizer releasing space for clock trees

[11/29 02:03:18    179s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/29 02:03:18    179s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]         100% 
[11/29 02:03:18    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]     Iteration 1 done.
[11/29 02:03:18    179s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[11/29 02:03:18    179s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:18    179s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[11/29 02:03:18    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[11/29 02:03:18    179s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:18    179s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:18    179s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:18    179s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:18    179s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:18    179s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:18    179s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:18    179s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:18    179s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:18    179s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[11/29 02:03:18    179s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:18    179s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[11/29 02:03:18    179s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:18    179s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[11/29 02:03:18    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:18    179s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:18    179s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:18    179s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[11/29 02:03:18    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:18    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/29 02:03:18    179s]   Reducing clock tree power 3...
[11/29 02:03:18    179s]     Clock DAG hash before 'Reducing clock tree power 3': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:18    179s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[11/29 02:03:18    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]     Artificially removing short and long paths...
[11/29 02:03:18    179s]       Clock DAG hash before 'Artificially removing short and long paths': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/29 02:03:18    179s]         delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]       For skew_group clk/default_emulate_constraint_mode target band (0.000, 0.000)
[11/29 02:03:18    179s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]     Initial gate capacitance is (rise=0.000fF fall=0.000fF).
[11/29 02:03:18    179s]     Resizing gates: [11/29 02:03:18    179s]     Legalizer releasing space for clock trees

[11/29 02:03:18    179s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[11/29 02:03:18    179s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]     100% 
[11/29 02:03:18    179s]     Clock DAG hash after 'Reducing clock tree power 3': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:18    179s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[11/29 02:03:18    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]     Clock DAG stats after 'Reducing clock tree power 3':
[11/29 02:03:18    179s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:18    179s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:18    179s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:18    179s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:18    179s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:18    179s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:18    179s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:18    179s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:18    179s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:18    179s]     Clock DAG net violations after 'Reducing clock tree power 3':
[11/29 02:03:18    179s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:18    179s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[11/29 02:03:18    179s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:18    179s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[11/29 02:03:18    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:18    179s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:18    179s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:18    179s]     Skew group summary after 'Reducing clock tree power 3':
[11/29 02:03:18    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:18    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:18    179s]   Improving insertion delay...
[11/29 02:03:18    179s]     Clock DAG hash before 'Improving insertion delay': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:18    179s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[11/29 02:03:18    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]     Clock DAG hash after 'Improving insertion delay': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:18    179s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[11/29 02:03:18    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]     Clock DAG stats after 'Improving insertion delay':
[11/29 02:03:18    179s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:18    179s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:18    179s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:18    179s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:18    179s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:18    179s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:18    179s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:18    179s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:18    179s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:18    179s]     Clock DAG net violations after 'Improving insertion delay':
[11/29 02:03:18    179s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:18    179s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[11/29 02:03:18    179s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:18    179s]     Primary reporting skew groups after 'Improving insertion delay':
[11/29 02:03:18    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:18    179s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:18    179s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:18    179s]     Skew group summary after 'Improving insertion delay':
[11/29 02:03:18    179s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:18    179s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:18    179s]   Wire Opt OverFix...
[11/29 02:03:18    179s]     Clock DAG hash before 'Wire Opt OverFix': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:18    179s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[11/29 02:03:18    179s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]     Wire Reduction extra effort...
[11/29 02:03:18    179s]       Clock DAG hash before 'Wire Reduction extra effort': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:18    179s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[11/29 02:03:18    179s]         delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[11/29 02:03:18    179s]       Artificially removing short and long paths...
[11/29 02:03:18    179s]         Clock DAG hash before 'Artificially removing short and long paths': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/29 02:03:18    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]         For skew_group clk/default_emulate_constraint_mode target band (0.000, 0.000)
[11/29 02:03:18    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]       Global shorten wires A0...
[11/29 02:03:18    179s]         Clock DAG hash before 'Global shorten wires A0': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[11/29 02:03:18    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]       Move For Wirelength - core...
[11/29 02:03:18    179s]         Clock DAG hash before 'Move For Wirelength - core': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/29 02:03:18    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]         Move for wirelength. considered=8324, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
[11/29 02:03:18    179s]         Max accepted move=0.000um, total accepted move=0.000um
[11/29 02:03:18    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]       Global shorten wires A1...
[11/29 02:03:18    179s]         Clock DAG hash before 'Global shorten wires A1': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[11/29 02:03:18    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]       Move For Wirelength - core...
[11/29 02:03:18    179s]         Clock DAG hash before 'Move For Wirelength - core': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[11/29 02:03:18    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]         Move for wirelength. considered=8324, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
[11/29 02:03:18    179s]         Max accepted move=0.000um, total accepted move=0.000um
[11/29 02:03:18    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]       Global shorten wires B...
[11/29 02:03:18    179s]         Clock DAG hash before 'Global shorten wires B': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[11/29 02:03:18    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]       Move For Wirelength - branch...
[11/29 02:03:18    179s]         Clock DAG hash before 'Move For Wirelength - branch': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:18    179s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[11/29 02:03:18    179s]           delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    179s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    179s]         Move for wirelength. considered=8324, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
[11/29 02:03:18    179s]         Max accepted move=0.000um, total accepted move=0.000um
[11/29 02:03:18    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    179s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:18    179s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[11/29 02:03:18    180s]       Clock DAG hash after 'Wire Reduction extra effort': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:18    180s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[11/29 02:03:18    180s]         delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:18    180s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:18    180s]       Clock DAG stats after 'Wire Reduction extra effort':
[11/29 02:03:18    180s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:18    180s]         sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:18    180s]         misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:18    180s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:18    180s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:18    180s]         sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:18    180s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:18    180s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:18    180s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:18    180s]       Clock DAG net violations after 'Wire Reduction extra effort':
[11/29 02:03:18    180s]         Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:18    180s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[11/29 02:03:18    180s]         Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:18    180s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[11/29 02:03:18    180s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:18    180s]             min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:18    180s]             max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:18    180s]       Skew group summary after 'Wire Reduction extra effort':
[11/29 02:03:18    180s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:18    180s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:18    180s]     Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/29 02:03:18    180s]     Optimizing orientation...
[11/29 02:03:18    180s]     FlipOpt...
[11/29 02:03:18    180s]     Disconnecting clock tree from netlist...
[11/29 02:03:18    180s]     Disconnecting clock tree from netlist done.
[11/29 02:03:18    180s]     Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
[11/29 02:03:18    180s]     Resynthesising clock tree into netlist...
[11/29 02:03:19    180s]       Reset timing graph...
[11/29 02:03:19    180s] Ignoring AAE DB Resetting ...
[11/29 02:03:19    180s]       Reset timing graph done.
[11/29 02:03:27    188s]     Resynthesising clock tree into netlist done.
[11/29 02:03:27    188s]     FlipOpt done. (took cpu=0:00:08.8 real=0:00:08.9)
[11/29 02:03:27    188s]     Optimizing orientation done. (took cpu=0:00:08.8 real=0:00:08.9)
[11/29 02:03:27    188s]     Clock DAG hash after 'Wire Opt OverFix': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:27    188s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[11/29 02:03:27    188s]       delay calculator: calls=5150, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:27    188s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:27    188s]     Clock DAG stats after 'Wire Opt OverFix':
[11/29 02:03:27    188s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:27    188s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:27    188s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:27    188s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:27    188s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:27    188s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:27    188s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:27    188s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:27    188s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:27    188s]     Clock DAG net violations after 'Wire Opt OverFix':
[11/29 02:03:27    188s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:27    188s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[11/29 02:03:27    188s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:27    188s]     Primary reporting skew groups after 'Wire Opt OverFix':
[11/29 02:03:27    188s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:27    188s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:27    188s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:27    188s]     Skew group summary after 'Wire Opt OverFix':
[11/29 02:03:27    188s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:27    188s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:27    188s]   Wire Opt OverFix done. (took cpu=0:00:09.3 real=0:00:09.3)
[11/29 02:03:27    188s]   Total capacitance is (rise=0.000fF fall=0.000fF), of which (rise=0.000fF fall=0.000fF) is wire, and (rise=0.000fF fall=0.000fF) is gate.
[11/29 02:03:27    188s]   Stage::Polishing done. (took cpu=0:00:10.0 real=0:00:10.1)
[11/29 02:03:27    188s]   Stage::Updating netlist...
[11/29 02:03:36    197s]   Reset timing graph...
[11/29 02:03:36    197s] Ignoring AAE DB Resetting ...
[11/29 02:03:36    197s]   Reset timing graph done.
[11/29 02:03:44    205s]   Setting non-default rules before calling refine place.
[11/29 02:03:44    205s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/29 02:03:44    205s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3652.6M, EPOCH TIME: 1764399824.427186
[11/29 02:03:44    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:915).
[11/29 02:03:44    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:44    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:44    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:44    205s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.129, REAL:0.130, MEM:3640.2M, EPOCH TIME: 1764399824.557160
[11/29 02:03:44    205s] Memory usage before memory release/compaction is 3640.2
[11/29 02:03:44    205s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:03:44    205s] Memory usage at end of DPlace-Cleanup is 3640.2M.
[11/29 02:03:44    205s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:44    205s]   Leaving CCOpt scope - ClockRefiner...
[11/29 02:03:44    205s]   Assigned high priority to 0 instances.
[11/29 02:03:44    205s]   Soft fixed 8325 clock instances and 0 clock sinks.
[11/29 02:03:44    205s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short Checks only, Datapath : Skipped.
[11/29 02:03:44    205s]   Performing clock and sink only refine place with checks partially disabled for sinks.
[11/29 02:03:44    205s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3640.2M, EPOCH TIME: 1764399824.593463
[11/29 02:03:44    205s] Memory usage before memory release/compaction is 3640.2
[11/29 02:03:44    205s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:03:44    205s] Memory usage at beginning of DPlace-Init is 3640.2M.
[11/29 02:03:44    205s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3640.2M, EPOCH TIME: 1764399824.593626
[11/29 02:03:44    205s] Processing tracks to init pin-track alignment.
[11/29 02:03:44    205s] z: 2, totalTracks: 1
[11/29 02:03:44    205s] z: 4, totalTracks: 1
[11/29 02:03:44    205s] z: 6, totalTracks: 1
[11/29 02:03:44    205s] z: 8, totalTracks: 1
[11/29 02:03:44    205s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:03:44    205s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3640.2M, EPOCH TIME: 1764399824.652558
[11/29 02:03:44    205s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:44    205s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:44    205s] 
[11/29 02:03:44    205s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:03:44    205s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:03:44    205s] # Starting Bad Lib Cell Checking (CMU) 
[11/29 02:03:44    205s] OPERPROF:       Starting CMU at level 4, MEM:3640.2M, EPOCH TIME: 1764399824.664860
[11/29 02:03:44    205s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3640.2M, EPOCH TIME: 1764399824.665504
[11/29 02:03:44    205s] 
[11/29 02:03:44    205s] Bad Lib Cell Checking (CMU) is done! (0)
[11/29 02:03:44    205s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.013, REAL:0.013, MEM:3640.2M, EPOCH TIME: 1764399824.665813
[11/29 02:03:44    205s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3640.2M, EPOCH TIME: 1764399824.665848
[11/29 02:03:44    205s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3640.2M, EPOCH TIME: 1764399824.665915
[11/29 02:03:44    205s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3640.2MB).
[11/29 02:03:44    205s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.072, REAL:0.073, MEM:3640.2M, EPOCH TIME: 1764399824.666342
[11/29 02:03:44    205s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.073, REAL:0.073, MEM:3640.2M, EPOCH TIME: 1764399824.666372
[11/29 02:03:44    205s] TDRefine: refinePlace mode is spiral
[11/29 02:03:44    205s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.6
[11/29 02:03:44    205s] OPERPROF: Starting Refine-Place at level 1, MEM:3640.2M, EPOCH TIME: 1764399824.666494
[11/29 02:03:44    205s] *** Starting place_detail (0:03:26 mem=3640.2M) ***
[11/29 02:03:44    206s] Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
[11/29 02:03:44    206s] 
[11/29 02:03:44    206s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:03:44    206s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:03:44    206s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:03:44    206s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3640.2M, EPOCH TIME: 1764399824.679757
[11/29 02:03:44    206s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3640.2M, EPOCH TIME: 1764399824.680025
[11/29 02:03:44    206s] Set min layer with parameter ( 1 )
[11/29 02:03:44    206s] Set max layer with parameter ( 10 )
[11/29 02:03:44    206s] Set min layer with parameter ( 1 )
[11/29 02:03:44    206s] Set max layer with parameter ( 10 )
[11/29 02:03:44    206s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3640.2M, EPOCH TIME: 1764399824.682867
[11/29 02:03:44    206s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3640.2M, EPOCH TIME: 1764399824.683086
[11/29 02:03:44    206s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3640.2M, EPOCH TIME: 1764399824.683127
[11/29 02:03:44    206s] Starting refinePlace ...
[11/29 02:03:44    206s] Set min layer with parameter ( 1 )
[11/29 02:03:44    206s] Set max layer with parameter ( 10 )
[11/29 02:03:44    206s] One DDP V2 for no tweak run.
[11/29 02:03:44    206s] Set min layer with parameter ( 1 )
[11/29 02:03:44    206s] Set max layer with parameter ( 10 )
[11/29 02:03:44    206s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:03:44    206s] DDP markSite nrRow 98 nrJob 98
[11/29 02:03:44    206s] OPERPROF:     Starting markDefaultPDBlockedByOtherPDs at level 3, MEM:3640.4M, EPOCH TIME: 1764399824.690512
[11/29 02:03:44    206s] OPERPROF:     Finished markDefaultPDBlockedByOtherPDs at level 3, CPU:0.000, REAL:0.000, MEM:3640.4M, EPOCH TIME: 1764399824.690551
[11/29 02:03:44    206s]   Spread Effort: high, standalone mode, useDDP on.
[11/29 02:03:44    206s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3640.9MB) @(0:03:26 - 0:03:26).
[11/29 02:03:44    206s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:03:44    206s] wireLenOptFixPriorityInst 915 inst fixed
[11/29 02:03:44    206s] 
[11/29 02:03:44    206s]  === Spiral for Logical I: (movable: 2221) ===
[11/29 02:03:44    206s] 
[11/29 02:03:44    206s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:03:44    206s] 
[11/29 02:03:44    206s]  Info: 0 filler has been deleted!
[11/29 02:03:44    206s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:03:44    206s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:03:44    206s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:03:44    206s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3640.3MB) @(0:03:26 - 0:03:26).
[11/29 02:03:44    206s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:03:44    206s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3640.6MB
[11/29 02:03:44    206s] Statistics of distance of Instance movement in refine placement:
[11/29 02:03:44    206s]   maximum (X+Y) =         0.00 um
[11/29 02:03:44    206s]   mean    (X+Y) =         0.00 um
[11/29 02:03:44    206s] Summary Report:
[11/29 02:03:44    206s] Instances moved: 0 (out of 2221 movable)
[11/29 02:03:44    206s] Instances flipped: 0
[11/29 02:03:44    206s] Mean displacement: 0.00 um
[11/29 02:03:44    206s] Max displacement: 0.00 um 
[11/29 02:03:44    206s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:03:44    206s] Total instances moved : 0
[11/29 02:03:44    206s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.116, REAL:0.115, MEM:3640.6M, EPOCH TIME: 1764399824.798417
[11/29 02:03:44    206s] Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
[11/29 02:03:44    206s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3640.6MB
[11/29 02:03:44    206s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3640.6MB) @(0:03:26 - 0:03:26).
[11/29 02:03:44    206s] *** Finished place_detail (0:03:26 mem=3640.6M) ***
[11/29 02:03:44    206s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.6
[11/29 02:03:44    206s] OPERPROF: Finished Refine-Place at level 1, CPU:0.143, REAL:0.142, MEM:3640.6M, EPOCH TIME: 1764399824.808925
[11/29 02:03:44    206s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3640.6M, EPOCH TIME: 1764399824.809009
[11/29 02:03:44    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:03:44    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:44    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:44    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:44    206s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.108, REAL:0.108, MEM:3640.0M, EPOCH TIME: 1764399824.917306
[11/29 02:03:44    206s] Memory usage before memory release/compaction is 3640.0
[11/29 02:03:44    206s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:03:44    206s] Memory usage at end of DPlace-Cleanup is 3640.0M.
[11/29 02:03:44    206s]   ClockRefiner summary
[11/29 02:03:44    206s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/29 02:03:44    206s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
[11/29 02:03:44    206s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
[11/29 02:03:44    206s]   Revert refine place priority changes on 0 instances.
[11/29 02:03:44    206s]   Restoring place_status_cts on 0 clock instances.
[11/29 02:03:44    206s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/29 02:03:44    206s]   Stage::Updating netlist done. (took cpu=0:00:17.3 real=0:00:17.3)
[11/29 02:03:44    206s]   CCOpt::Phase::Implementation done. (took cpu=0:00:29.0 real=0:00:29.0)
[11/29 02:03:44    206s]   CCOpt::Phase::eGRPC...
[11/29 02:03:44    206s]   eGR Post Conditioning...
[11/29 02:03:44    206s]     Clock implementation routing...
[11/29 02:03:44    206s]       Leaving CCOpt scope - Routing Tools...
[11/29 02:03:45    206s] Net route status summary:
[11/29 02:03:45    206s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:03:45    206s]   Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:03:45    206s]       Routing using eGR only...
[11/29 02:03:45    206s]         Early Global Route - eGR only step...
[11/29 02:03:45    206s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[11/29 02:03:45    206s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[11/29 02:03:45    206s] (ccopt eGR): Start to route 1 all nets
[11/29 02:03:45    206s] (I)      Running eGR clock mode
[11/29 02:03:45    206s] Running assign ptn pin
[11/29 02:03:45    206s] Running config msv constraints
[11/29 02:03:45    206s] Running pre-eGR process
[11/29 02:03:45    206s] (I)      Started Early Global Route ( Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      Initializing eGR engine (clock)
[11/29 02:03:45    206s] Set min layer with default ( 2 )
[11/29 02:03:45    206s] Set max layer with default ( 127 )
[11/29 02:03:45    206s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:03:45    206s] Min route layer (adjusted) = 2
[11/29 02:03:45    206s] Max route layer (adjusted) = 10
[11/29 02:03:45    206s] (I)      clean place blk overflow:
[11/29 02:03:45    206s] (I)      H : enabled 1.00 0
[11/29 02:03:45    206s] (I)      V : enabled 1.00 0
[11/29 02:03:45    206s] (I)      Initializing eGR engine (clock)
[11/29 02:03:45    206s] Set min layer with default ( 2 )
[11/29 02:03:45    206s] Set max layer with default ( 127 )
[11/29 02:03:45    206s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:03:45    206s] Min route layer (adjusted) = 2
[11/29 02:03:45    206s] Max route layer (adjusted) = 10
[11/29 02:03:45    206s] (I)      clean place blk overflow:
[11/29 02:03:45    206s] (I)      H : enabled 1.00 0
[11/29 02:03:45    206s] (I)      V : enabled 1.00 0
[11/29 02:03:45    206s] (I)      Started Early Global Route kernel ( Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      Running eGR Cong Clean flow
[11/29 02:03:45    206s] (I)      # wire layers (front) : 11
[11/29 02:03:45    206s] (I)      # wire layers (back)  : 0
[11/29 02:03:45    206s] (I)      min wire layer : 1
[11/29 02:03:45    206s] (I)      max wire layer : 10
[11/29 02:03:45    206s] (I)      # cut layers (front) : 10
[11/29 02:03:45    206s] (I)      # cut layers (back)  : 0
[11/29 02:03:45    206s] (I)      min cut layer : 1
[11/29 02:03:45    206s] (I)      max cut layer : 9
[11/29 02:03:45    206s] (I)      ================================ Layers ================================
[11/29 02:03:45    206s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:45    206s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:03:45    206s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:45    206s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:03:45    206s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:03:45    206s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:03:45    206s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:45    206s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:45    206s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:03:45    206s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:03:45    206s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:03:45    206s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:03:45    206s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:03:45    206s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:03:45    206s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:45    206s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:03:45    206s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:03:45    206s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:03:45    206s] (I)      Started Import and model ( Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      == Non-default Options ==
[11/29 02:03:45    206s] (I)      Clean congestion better                            : true
[11/29 02:03:45    206s] (I)      Estimate vias on DPT layer                         : true
[11/29 02:03:45    206s] (I)      Rerouting rounds                                   : 10
[11/29 02:03:45    206s] (I)      Clean congestion layer assignment rounds           : 3
[11/29 02:03:45    206s] (I)      Layer constraints as soft constraints              : true
[11/29 02:03:45    206s] (I)      Soft top layer                                     : true
[11/29 02:03:45    206s] (I)      Skip prospective layer relax nets                  : true
[11/29 02:03:45    206s] (I)      Better NDR handling                                : true
[11/29 02:03:45    206s] (I)      Improved NDR modeling in LA                        : true
[11/29 02:03:45    206s] (I)      Routing cost fix for NDR handling                  : true
[11/29 02:03:45    206s] (I)      Block tracks for preroutes                         : true
[11/29 02:03:45    206s] (I)      Assign IRoute by net group key                     : true
[11/29 02:03:45    206s] (I)      Block unroutable channels 3D                       : true
[11/29 02:03:45    206s] (I)      Bound layer relaxed segment wl                     : true
[11/29 02:03:45    206s] (I)      Blocked pin reach length threshold                 : 2
[11/29 02:03:45    206s] (I)      Check blockage within NDR space in TA              : true
[11/29 02:03:45    206s] (I)      Skip must join for term with via pillar            : true
[11/29 02:03:45    206s] (I)      Model find APA for IO pin                          : true
[11/29 02:03:45    206s] (I)      On pin location for off pin term                   : true
[11/29 02:03:45    206s] (I)      Handle EOL spacing                                 : true
[11/29 02:03:45    206s] (I)      Merge PG vias by gap                               : true
[11/29 02:03:45    206s] (I)      Maximum routing layer                              : 10
[11/29 02:03:45    206s] (I)      Top routing layer                                  : 10
[11/29 02:03:45    206s] (I)      Ignore routing layer                               : true
[11/29 02:03:45    206s] (I)      Route selected nets only                           : true
[11/29 02:03:45    206s] (I)      Refine MST                                         : true
[11/29 02:03:45    206s] (I)      Honor PRL                                          : true
[11/29 02:03:45    206s] (I)      Strong congestion aware                            : true
[11/29 02:03:45    206s] (I)      Improved initial location for IRoutes              : true
[11/29 02:03:45    206s] (I)      Multi panel TA                                     : true
[11/29 02:03:45    206s] (I)      Penalize wire overlap                              : true
[11/29 02:03:45    206s] (I)      Expand small instance blockage                     : true
[11/29 02:03:45    206s] (I)      Reduce via in TA                                   : true
[11/29 02:03:45    206s] (I)      SS-aware routing                                   : true
[11/29 02:03:45    206s] (I)      Improve tree edge sharing                          : true
[11/29 02:03:45    206s] (I)      Improve 2D via estimation                          : true
[11/29 02:03:45    206s] (I)      Refine Steiner tree                                : true
[11/29 02:03:45    206s] (I)      Build spine tree                                   : true
[11/29 02:03:45    206s] (I)      Model pass through capacity                        : true
[11/29 02:03:45    206s] (I)      Extend blockages by a half GCell                   : true
[11/29 02:03:45    206s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[11/29 02:03:45    206s] (I)      Consider pin shapes                                : true
[11/29 02:03:45    206s] (I)      Consider pin shapes for all nodes                  : true
[11/29 02:03:45    206s] (I)      Consider NR APA                                    : true
[11/29 02:03:45    206s] (I)      Consider IO pin shape                              : true
[11/29 02:03:45    206s] (I)      Fix pin connection bug                             : true
[11/29 02:03:45    206s] (I)      Consider layer RC for local wires                  : true
[11/29 02:03:45    206s] (I)      Honor layer constraint                             : true
[11/29 02:03:45    206s] (I)      Route to clock mesh pin                            : true
[11/29 02:03:45    206s] (I)      LA-aware pin escape length                         : 2
[11/29 02:03:45    206s] (I)      Connect multiple ports                             : true
[11/29 02:03:45    206s] (I)      Split for must join                                : true
[11/29 02:03:45    206s] (I)      Number of threads                                  : 1
[11/29 02:03:45    206s] (I)      Routing effort level                               : 10000
[11/29 02:03:45    206s] (I)      Prefer layer length threshold                      : 8
[11/29 02:03:45    206s] (I)      Overflow penalty cost                              : 10
[11/29 02:03:45    206s] (I)      A-star cost                                        : 0.300000
[11/29 02:03:45    206s] (I)      Misalignment cost                                  : 10.000000
[11/29 02:03:45    206s] (I)      Threshold for short IRoute                         : 6
[11/29 02:03:45    206s] (I)      Via cost during post routing                       : 1.000000
[11/29 02:03:45    206s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/29 02:03:45    206s] (I)      Source-to-sink ratio                               : 0.300000
[11/29 02:03:45    206s] (I)      Scenic ratio bound                                 : 3.000000
[11/29 02:03:45    206s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/29 02:03:45    206s] (I)      Net layer relax scenic ratio                       : 1.250000
[11/29 02:03:45    206s] (I)      Layer demotion scenic scale                        : 1.000000
[11/29 02:03:45    206s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/29 02:03:45    206s] (I)      PG-aware similar topology routing                  : true
[11/29 02:03:45    206s] (I)      Maze routing via cost fix                          : true
[11/29 02:03:45    206s] (I)      Apply PRL on PG terms                              : true
[11/29 02:03:45    206s] (I)      Apply PRL on obs objects                           : true
[11/29 02:03:45    206s] (I)      Handle range-type spacing rules                    : true
[11/29 02:03:45    206s] (I)      PG gap threshold multiplier                        : 10.000000
[11/29 02:03:45    206s] (I)      Parallel spacing query fix                         : true
[11/29 02:03:45    206s] (I)      Force source to root IR                            : true
[11/29 02:03:45    206s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/29 02:03:45    206s] (I)      Multi-pass Schedule                                : {{} {} {}}
[11/29 02:03:45    206s] (I)      Route tie net to shape                             : auto
[11/29 02:03:45    206s] (I)      Do not relax to DPT layer                          : true
[11/29 02:03:45    206s] (I)      No DPT in post routing                             : true
[11/29 02:03:45    206s] (I)      Modeling PG via merging fix                        : true
[11/29 02:03:45    206s] (I)      Do not to invalidate RC Grid                       : true
[11/29 02:03:45    206s] (I)      Shield aware TA                                    : true
[11/29 02:03:45    206s] (I)      Strong shield aware TA                             : true
[11/29 02:03:45    206s] (I)      Overflow calculation fix in LA                     : true
[11/29 02:03:45    206s] (I)      Post routing fix                                   : true
[11/29 02:03:45    206s] (I)      Strong post routing                                : true
[11/29 02:03:45    206s] (I)      Violation on path threshold                        : 1
[11/29 02:03:45    206s] (I)      Pass through capacity modeling                     : true
[11/29 02:03:45    206s] (I)      Read layer and via RC                              : true
[11/29 02:03:45    206s] (I)      Select the non-relaxed segments in post routing stage : true
[11/29 02:03:45    206s] (I)      Select term pin box for io pin                     : true
[11/29 02:03:45    206s] (I)      Penalize NDR sharing                               : true
[11/29 02:03:45    206s] (I)      Enable special modeling                            : false
[11/29 02:03:45    206s] (I)      Keep fixed segments                                : true
[11/29 02:03:45    206s] (I)      Increase net scenic ratio                          : true
[11/29 02:03:45    206s] (I)      Method to set GCell size                           : row
[11/29 02:03:45    206s] (I)      Connect multiple ports and must join fix           : true
[11/29 02:03:45    206s] (I)      Avoid high resistance layers                       : true
[11/29 02:03:45    206s] (I)      Segment length threshold                           : 1
[11/29 02:03:45    206s] (I)      Model find APA for IO pin fix                      : true
[11/29 02:03:45    206s] (I)      Avoid connecting non-metal layers                  : true
[11/29 02:03:45    206s] (I)      Use track pitch for NDR                            : true
[11/29 02:03:45    206s] (I)      Decide max and min layer to relax with layer difference : true
[11/29 02:03:45    206s] (I)      Handle non-default track width                     : false
[11/29 02:03:45    206s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:03:45    206s] (I)      Extra cost calculation fix in LA                   : false
[11/29 02:03:45    206s] (I)      early global router routing mode                   : clock
[11/29 02:03:45    206s] (I)      Legalize routing after 1g                          : false
[11/29 02:03:45    206s] (I)      Improve layer adherence during layer relax         : true
[11/29 02:03:45    206s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:03:45    206s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:03:45    206s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:03:45    206s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:03:45    206s] (I)      ============== Pin Summary ==============
[11/29 02:03:45    206s] (I)      +-------+--------+---------+------------+
[11/29 02:03:45    206s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:03:45    206s] (I)      +-------+--------+---------+------------+
[11/29 02:03:45    206s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:03:45    206s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:03:45    206s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:03:45    206s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:03:45    206s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:03:45    206s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:03:45    206s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:03:45    206s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:03:45    206s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:03:45    206s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:03:45    206s] (I)      +-------+--------+---------+------------+
[11/29 02:03:45    206s] (I)      Custom ignore net properties:
[11/29 02:03:45    206s] (I)      1 : NotLegal
[11/29 02:03:45    206s] (I)      2 : NotSelected
[11/29 02:03:45    206s] (I)      Default ignore net properties:
[11/29 02:03:45    206s] (I)      1 : Special
[11/29 02:03:45    206s] (I)      2 : Analog
[11/29 02:03:45    206s] (I)      3 : Fixed
[11/29 02:03:45    206s] (I)      4 : Skipped
[11/29 02:03:45    206s] (I)      5 : MixedSignal
[11/29 02:03:45    206s] (I)      Prerouted net properties:
[11/29 02:03:45    206s] (I)      1 : NotLegal
[11/29 02:03:45    206s] (I)      2 : Special
[11/29 02:03:45    206s] (I)      3 : Analog
[11/29 02:03:45    206s] (I)      4 : Fixed
[11/29 02:03:45    206s] (I)      5 : Skipped
[11/29 02:03:45    206s] (I)      6 : MixedSignal
[11/29 02:03:45    206s] [NR-eGR] Early global route reroute 1 out of 2948 routable nets
[11/29 02:03:45    206s] (I)      Use row-based GCell size
[11/29 02:03:45    206s] (I)      Use row-based GCell align
[11/29 02:03:45    206s] (I)      layer 0 area = 0
[11/29 02:03:45    206s] (I)      layer 1 area = 0
[11/29 02:03:45    206s] (I)      layer 2 area = 0
[11/29 02:03:45    206s] (I)      layer 3 area = 0
[11/29 02:03:45    206s] (I)      layer 4 area = 0
[11/29 02:03:45    206s] (I)      layer 5 area = 0
[11/29 02:03:45    206s] (I)      layer 6 area = 0
[11/29 02:03:45    206s] (I)      layer 7 area = 0
[11/29 02:03:45    206s] (I)      layer 8 area = 0
[11/29 02:03:45    206s] (I)      layer 9 area = 0
[11/29 02:03:45    206s] (I)      GCell unit size   : 2800
[11/29 02:03:45    206s] (I)      GCell multiplier  : 1
[11/29 02:03:45    206s] (I)      GCell row height  : 2800
[11/29 02:03:45    206s] (I)      Actual row height : 2800
[11/29 02:03:45    206s] (I)      GCell align ref   : 16340 24080
[11/29 02:03:45    206s] [NR-eGR] Track table information for default rule: 
[11/29 02:03:45    206s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:03:45    206s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:03:45    206s] (I)      ============== Default via ===============
[11/29 02:03:45    206s] (I)      +---+------------------+-----------------+
[11/29 02:03:45    206s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:03:45    206s] (I)      +---+------------------+-----------------+
[11/29 02:03:45    206s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:03:45    206s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:03:45    206s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:03:45    206s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:03:45    206s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:03:45    206s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:03:45    206s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:03:45    206s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:03:45    206s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:03:45    206s] (I)      +---+------------------+-----------------+
[11/29 02:03:45    206s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:03:45    206s] [NR-eGR] Read 8655 PG shapes
[11/29 02:03:45    206s] [NR-eGR] Read 0 clock shapes
[11/29 02:03:45    206s] [NR-eGR] Read 0 other shapes
[11/29 02:03:45    206s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:03:45    206s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:03:45    206s] [NR-eGR] #Instance Blockages : 0
[11/29 02:03:45    206s] [NR-eGR] #PG Blockages       : 8655
[11/29 02:03:45    206s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:03:45    206s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:03:45    206s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:03:45    206s] [NR-eGR] #Other Blockages    : 0
[11/29 02:03:45    206s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:03:45    206s] [NR-eGR] #prerouted nets         : 0
[11/29 02:03:45    206s] [NR-eGR] #prerouted special nets : 0
[11/29 02:03:45    206s] [NR-eGR] #prerouted wires        : 0
[11/29 02:03:45    206s] (I)        Front-side 2948 ( ignored 2947 )
[11/29 02:03:45    206s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:03:45    206s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:03:45    206s] [NR-eGR] Read 2948 nets ( ignored 2947 )
[11/29 02:03:45    206s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[11/29 02:03:45    206s] [NR-eGR] #via pillars        : 0
[11/29 02:03:45    206s] [NR-eGR] #must join all port : 0
[11/29 02:03:45    206s] [NR-eGR] #multiple ports     : 0
[11/29 02:03:45    206s] [NR-eGR] #has must join      : 0
[11/29 02:03:45    206s] (I)      handle routing halo
[11/29 02:03:45    206s] (I)      Reading macro buffers
[11/29 02:03:45    206s] (I)      Number of macro buffers: 0
[11/29 02:03:45    206s] (I)      default corner id = 0
[11/29 02:03:45    206s] (I)      =========== RC Report:  ============
[11/29 02:03:45    206s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[11/29 02:03:45    206s] (I)      ------------------------------------
[11/29 02:03:45    206s] (I)        metal2         3.571        0.220 
[11/29 02:03:45    206s] (I)        metal3         3.571        0.251 
[11/29 02:03:45    206s] (I)        metal4         1.500        0.255 
[11/29 02:03:45    206s] (I)        metal5         1.500        0.255 
[11/29 02:03:45    206s] (I)        metal6         1.500        0.255 
[11/29 02:03:45    206s] (I)        metal7         0.188        0.269 
[11/29 02:03:45    206s] (I)        metal8         0.188        0.269 
[11/29 02:03:45    206s] (I)        metal9         0.037        0.341 
[11/29 02:03:45    206s] (I)       metal10         0.037        0.326 
[11/29 02:03:45    206s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:03:45    206s] (I)      original grid = 61 x 115
[11/29 02:03:45    206s] (I)      merged grid = 61 x 115
[11/29 02:03:45    206s] (I)      Read Num Blocks=8655  Num Prerouted Wires=0  Num CS=0
[11/29 02:03:45    206s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:45    206s] (I)      Layer 2 (H) : #blockages 1782 : #preroutes 0
[11/29 02:03:45    206s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:45    206s] (I)      Layer 4 (H) : #blockages 1782 : #preroutes 0
[11/29 02:03:45    206s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:45    206s] (I)      Layer 6 (H) : #blockages 1782 : #preroutes 0
[11/29 02:03:45    206s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:03:45    206s] (I)      Layer 8 (H) : #blockages 933 : #preroutes 0
[11/29 02:03:45    206s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:03:45    206s] (I)      Moved 1 terms for better access 
[11/29 02:03:45    206s] (I)      Number of ignored nets                =   2947
[11/29 02:03:45    206s] (I)      Number of connected nets              =      0
[11/29 02:03:45    206s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:03:45    206s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:03:45    206s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:03:45    206s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:03:45    206s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:03:45    206s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:03:45    206s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:03:45    206s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:03:45    206s] (I)      Ndr track 0 does not exist
[11/29 02:03:45    206s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:03:45    206s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:03:45    206s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:03:45    206s] (I)      Site width          :   380  (dbu)
[11/29 02:03:45    206s] (I)      Row height          :  2800  (dbu)
[11/29 02:03:45    206s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:03:45    206s] (I)      GCell width         :  2800  (dbu)
[11/29 02:03:45    206s] (I)      GCell height        :  2800  (dbu)
[11/29 02:03:45    206s] (I)      Grid                :    61   115    10
[11/29 02:03:45    206s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:03:45    206s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:03:45    206s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:03:45    206s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:03:45    206s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:03:45    206s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:03:45    206s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:03:45    206s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:03:45    206s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:03:45    206s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:03:45    206s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:03:45    206s] (I)      --------------------------------------------------------
[11/29 02:03:45    206s] 
[11/29 02:03:45    206s] [NR-eGR] == Routing rule table ==
[11/29 02:03:45    206s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:03:45    206s] [NR-eGR] ----------------------
[11/29 02:03:45    206s] [NR-eGR]   0  (Default)      1 
[11/29 02:03:45    206s] (I)      ==== NDR : (Default) ====
[11/29 02:03:45    206s] (I)      +--------------+--------+
[11/29 02:03:45    206s] (I)      |           ID |      0 |
[11/29 02:03:45    206s] (I)      |      Default |    yes |
[11/29 02:03:45    206s] (I)      |  Clk Special |     no |
[11/29 02:03:45    206s] (I)      | Hard spacing |     no |
[11/29 02:03:45    206s] (I)      |    NDR track | (none) |
[11/29 02:03:45    206s] (I)      |      NDR via | (none) |
[11/29 02:03:45    206s] (I)      |  Extra space |      0 |
[11/29 02:03:45    206s] (I)      |      Shields |      0 |
[11/29 02:03:45    206s] (I)      |   Demand (H) |      1 |
[11/29 02:03:45    206s] (I)      |   Demand (V) |      1 |
[11/29 02:03:45    206s] (I)      |        #Nets |      1 |
[11/29 02:03:45    206s] (I)      +--------------+--------+
[11/29 02:03:45    206s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:45    206s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:03:45    206s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:45    206s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:03:45    206s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:03:45    206s] (I)      =============== Blocked Tracks ===============
[11/29 02:03:45    206s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:45    206s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:03:45    206s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:45    206s] (I)      |     1 |       0 |        0 |         0.00% |
[11/29 02:03:45    206s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:03:45    206s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:03:45    206s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:03:45    206s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:03:45    206s] (I)      |     6 |   34960 |     7228 |        20.68% |
[11/29 02:03:45    206s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:03:45    206s] (I)      |     8 |   11615 |     2970 |        25.57% |
[11/29 02:03:45    206s] (I)      |     9 |    6100 |     2191 |        35.92% |
[11/29 02:03:45    206s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:03:45    206s] (I)      +-------+---------+----------+---------------+
[11/29 02:03:45    206s] (I)      Finished Import and model ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      Reset routing kernel
[11/29 02:03:45    206s] (I)      Started Global Routing ( Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      totalPins=916  totalGlobalPin=916 (100.00%)
[11/29 02:03:45    206s] (I)      ================== Net Group Info ==================
[11/29 02:03:45    206s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:45    206s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:03:45    206s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:45    206s] (I)      |  1 |              1 |    metal2(2) | metal10(10) |
[11/29 02:03:45    206s] (I)      +----+----------------+--------------+-------------+
[11/29 02:03:45    206s] (I)      total 2D Cap : 241266 = (115065 H, 126201 V)
[11/29 02:03:45    206s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[11/29 02:03:45    206s] (I)      init route region map
[11/29 02:03:45    206s] (I)      #blocked regions = 0
[11/29 02:03:45    206s] (I)      #non-blocked regions = 1
[11/29 02:03:45    206s] (I)      init safety region map
[11/29 02:03:45    206s] (I)      #blocked regions = 0
[11/29 02:03:45    206s] (I)      #non-blocked regions = 1
[11/29 02:03:45    206s] (I)      Adjusted 0 GCells for pin access
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1a Route ============
[11/29 02:03:45    206s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 10]
[11/29 02:03:45    206s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1b Route ============
[11/29 02:03:45    206s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:03:45    206s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.328200e+03um
[11/29 02:03:45    206s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/29 02:03:45    206s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1c Route ============
[11/29 02:03:45    206s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1d Route ============
[11/29 02:03:45    206s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1e Route ============
[11/29 02:03:45    206s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:03:45    206s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.328200e+03um
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1f Route ============
[11/29 02:03:45    206s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1g Route ============
[11/29 02:03:45    206s] (I)      Usage: 1660 = (656 H, 1004 V) = (0.57% H, 0.80% V) = (9.184e+02um H, 1.406e+03um V)
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1h Route ============
[11/29 02:03:45    206s] (I)      Usage: 1661 = (657 H, 1004 V) = (0.57% H, 0.80% V) = (9.198e+02um H, 1.406e+03um V)
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] (I)      ============  Phase 1l Route ============
[11/29 02:03:45    206s] (I)      
[11/29 02:03:45    206s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:03:45    206s] [NR-eGR]                        OverCon            
[11/29 02:03:45    206s] [NR-eGR]                         #Gcell     %Gcell
[11/29 02:03:45    206s] [NR-eGR]        Layer             (1-0)    OverCon
[11/29 02:03:45    206s] [NR-eGR] ----------------------------------------------
[11/29 02:03:45    206s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR] ----------------------------------------------
[11/29 02:03:45    206s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/29 02:03:45    206s] [NR-eGR] 
[11/29 02:03:45    206s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      Updating congestion map
[11/29 02:03:45    206s] (I)      total 2D Cap : 243372 = (115838 H, 127534 V)
[11/29 02:03:45    206s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/29 02:03:45    206s] (I)      Running track assignment and export wires
[11/29 02:03:45    206s] (I)      Delete wires for 1 nets 
[11/29 02:03:45    206s] (I)      ============= Track Assignment ============
[11/29 02:03:45    206s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:03:45    206s] (I)      Run Multi-thread track assignment
[11/29 02:03:45    206s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      Started Export ( Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:03:45    206s] [NR-eGR] Total eGR-routed clock nets wire length: 2603um, number of vias: 2395
[11/29 02:03:45    206s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:45    206s] [NR-eGR] Report for selected net(s) only.
[11/29 02:03:45    206s] [NR-eGR]                  Length (um)  Vias 
[11/29 02:03:45    206s] [NR-eGR] -----------------------------------
[11/29 02:03:45    206s] [NR-eGR]  metal1   (1H)             0   915 
[11/29 02:03:45    206s] [NR-eGR]  metal2   (2V)          1258  1177 
[11/29 02:03:45    206s] [NR-eGR]  metal3   (3H)          1022   284 
[11/29 02:03:45    206s] [NR-eGR]  metal4   (4V)           296    16 
[11/29 02:03:45    206s] [NR-eGR]  metal5   (5H)            26     3 
[11/29 02:03:45    206s] [NR-eGR]  metal6   (6V)             2     0 
[11/29 02:03:45    206s] [NR-eGR]  metal7   (7H)             0     0 
[11/29 02:03:45    206s] [NR-eGR]  metal8   (8V)             0     0 
[11/29 02:03:45    206s] [NR-eGR]  metal9   (9H)             0     0 
[11/29 02:03:45    206s] [NR-eGR]  metal10  (10V)            0     0 
[11/29 02:03:45    206s] [NR-eGR] -----------------------------------
[11/29 02:03:45    206s] [NR-eGR]           Total         2603  2395 
[11/29 02:03:45    206s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:45    206s] [NR-eGR] Total half perimeter of net bounding box: 209um
[11/29 02:03:45    206s] [NR-eGR] Total length: 2603um, number of vias: 2395
[11/29 02:03:45    206s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:45    206s] [NR-eGR] Total routed clock nets wire length: 2603um, number of vias: 2395
[11/29 02:03:45    206s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:45    206s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:03:45    206s] [NR-eGR] ------------------------------------
[11/29 02:03:45    206s] [NR-eGR]  metal1   (1H)          1715   8859 
[11/29 02:03:45    206s] [NR-eGR]  metal2   (2V)          6802   7459 
[11/29 02:03:45    206s] [NR-eGR]  metal3   (3H)         12051   4015 
[11/29 02:03:45    206s] [NR-eGR]  metal4   (4V)          5414    412 
[11/29 02:03:45    206s] [NR-eGR]  metal5   (5H)          2084    535 
[11/29 02:03:45    206s] [NR-eGR]  metal6   (6V)          1752    178 
[11/29 02:03:45    206s] [NR-eGR]  metal7   (7H)           224     51 
[11/29 02:03:45    206s] [NR-eGR]  metal8   (8V)            64     54 
[11/29 02:03:45    206s] [NR-eGR]  metal9   (9H)            41      2 
[11/29 02:03:45    206s] [NR-eGR]  metal10  (10V)            2      0 
[11/29 02:03:45    206s] [NR-eGR] ------------------------------------
[11/29 02:03:45    206s] [NR-eGR]           Total        30148  21565 
[11/29 02:03:45    206s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:45    206s] [NR-eGR] Total half perimeter of net bounding box: 28390um
[11/29 02:03:45    206s] [NR-eGR] Total length: 30148um, number of vias: 21565
[11/29 02:03:45    206s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:03:45    206s] (I)      == Layer wire length by net rule ==
[11/29 02:03:45    206s] (I)                       Default 
[11/29 02:03:45    206s] (I)      -------------------------
[11/29 02:03:45    206s] (I)       metal1   (1H)    1715um 
[11/29 02:03:45    206s] (I)       metal2   (2V)    6802um 
[11/29 02:03:45    206s] (I)       metal3   (3H)   12051um 
[11/29 02:03:45    206s] (I)       metal4   (4V)    5414um 
[11/29 02:03:45    206s] (I)       metal5   (5H)    2084um 
[11/29 02:03:45    206s] (I)       metal6   (6V)    1752um 
[11/29 02:03:45    206s] (I)       metal7   (7H)     224um 
[11/29 02:03:45    206s] (I)       metal8   (8V)      64um 
[11/29 02:03:45    206s] (I)       metal9   (9H)      41um 
[11/29 02:03:45    206s] (I)       metal10  (10V)      2um 
[11/29 02:03:45    206s] (I)      -------------------------
[11/29 02:03:45    206s] (I)                Total  30148um 
[11/29 02:03:45    206s] (I)      == Layer via count by net rule ==
[11/29 02:03:45    206s] (I)                       Default 
[11/29 02:03:45    206s] (I)      -------------------------
[11/29 02:03:45    206s] (I)       metal1   (1H)      8859 
[11/29 02:03:45    206s] (I)       metal2   (2V)      7459 
[11/29 02:03:45    206s] (I)       metal3   (3H)      4015 
[11/29 02:03:45    206s] (I)       metal4   (4V)       412 
[11/29 02:03:45    206s] (I)       metal5   (5H)       535 
[11/29 02:03:45    206s] (I)       metal6   (6V)       178 
[11/29 02:03:45    206s] (I)       metal7   (7H)        51 
[11/29 02:03:45    206s] (I)       metal8   (8V)        54 
[11/29 02:03:45    206s] (I)       metal9   (9H)         2 
[11/29 02:03:45    206s] (I)       metal10  (10V)        0 
[11/29 02:03:45    206s] (I)      -------------------------
[11/29 02:03:45    206s] (I)                Total    21565 
[11/29 02:03:45    206s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] [NR-eGR] Finished Early Global Route ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3.31 MB )
[11/29 02:03:45    206s] (I)      ========================================= Runtime Summary ==========================================
[11/29 02:03:45    206s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/29 02:03:45    206s] (I)      ----------------------------------------------------------------------------------------------------
[11/29 02:03:45    206s] (I)       Early Global Route                             100.00%  195.24 sec  195.56 sec  0.32 sec  0.31 sec 
[11/29 02:03:45    206s] (I)       +-Early Global Route kernel                     98.37%  195.24 sec  195.55 sec  0.31 sec  0.30 sec 
[11/29 02:03:45    206s] (I)       | +-Import and model                            25.77%  195.25 sec  195.33 sec  0.08 sec  0.08 sec 
[11/29 02:03:45    206s] (I)       | | +-Create place DB                            6.50%  195.25 sec  195.27 sec  0.02 sec  0.02 sec 
[11/29 02:03:45    206s] (I)       | | | +-Import place data                        6.47%  195.25 sec  195.27 sec  0.02 sec  0.02 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Read instances and placement           1.49%  195.25 sec  195.25 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Read nets                              4.88%  195.25 sec  195.27 sec  0.02 sec  0.02 sec 
[11/29 02:03:45    206s] (I)       | | +-Create route DB                           16.47%  195.27 sec  195.32 sec  0.05 sec  0.05 sec 
[11/29 02:03:45    206s] (I)       | | | +-Import route data (1T)                  16.12%  195.27 sec  195.32 sec  0.05 sec  0.05 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.35%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Read routing blockages               0.00%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Read bump blockages                  0.00%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Read instance blockages              0.22%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Read PG blockages                    0.43%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Read clock blockages                 0.06%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Read other blockages                 0.06%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Read halo blockages                  0.01%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Read boundary cut boxes              0.00%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Read blackboxes                        0.00%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Read prerouted                         0.16%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Read nets                              0.06%  195.29 sec  195.29 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Set up via pillars                     0.05%  195.31 sec  195.31 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Set up RC info                         0.21%  195.31 sec  195.31 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Read net priorities                    0.12%  195.31 sec  195.31 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Initialize 3D grid graph               0.15%  195.31 sec  195.31 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Model blockage capacity                2.23%  195.31 sec  195.32 sec  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Initialize 3D capacity               2.06%  195.31 sec  195.32 sec  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Move terms for access (1T)             0.27%  195.32 sec  195.32 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | +-Read aux data                              0.00%  195.32 sec  195.32 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | +-Others data preparation                    0.01%  195.32 sec  195.32 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | +-Create route kernel                        2.46%  195.32 sec  195.33 sec  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)       | +-Global Routing                              19.70%  195.33 sec  195.39 sec  0.06 sec  0.06 sec 
[11/29 02:03:45    206s] (I)       | | +-Initialization                             0.04%  195.33 sec  195.33 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | +-Net group 1                               16.87%  195.33 sec  195.38 sec  0.05 sec  0.05 sec 
[11/29 02:03:45    206s] (I)       | | | +-Generate topology                       13.34%  195.33 sec  195.37 sec  0.04 sec  0.04 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1a                                 0.27%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Pattern routing (1T)                   0.09%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Add via demand to 2D                   0.06%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1b                                 0.10%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1c                                 0.00%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1d                                 0.00%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1e                                 0.08%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Route legalization                     0.04%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1f                                 0.00%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1g                                 0.75%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Post Routing                           0.72%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1h                                 0.38%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Post Routing                           0.35%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | +-Phase 1l                                 0.69%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | | | +-Layer assignment (1T)                  0.47%  195.38 sec  195.38 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | +-Export cong map                              3.15%  195.39 sec  195.40 sec  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)       | | +-Export 2D cong map                         1.44%  195.40 sec  195.40 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | +-Extract Global 3D Wires                      0.01%  195.40 sec  195.40 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | +-Track Assignment (1T)                        3.04%  195.40 sec  195.41 sec  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)       | | +-Initialization                             0.01%  195.40 sec  195.40 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | +-Track Assignment Kernel                    2.95%  195.40 sec  195.41 sec  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)       | | +-Free Memory                                0.00%  195.41 sec  195.41 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | +-Export                                      45.04%  195.41 sec  195.55 sec  0.14 sec  0.14 sec 
[11/29 02:03:45    206s] (I)       | | +-Export DB wires                            2.89%  195.41 sec  195.42 sec  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)       | | | +-Export all nets                          2.63%  195.41 sec  195.42 sec  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)       | | | +-Set wire vias                            0.03%  195.42 sec  195.42 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | | +-Report wirelength                         13.04%  195.42 sec  195.46 sec  0.04 sec  0.04 sec 
[11/29 02:03:45    206s] (I)       | | +-Update net boxes                          28.97%  195.46 sec  195.55 sec  0.09 sec  0.09 sec 
[11/29 02:03:45    206s] (I)       | | +-Update timing                              0.01%  195.55 sec  195.55 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)       | +-Postprocess design                           0.00%  195.55 sec  195.55 sec  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)      ====================== Summary by functions ======================
[11/29 02:03:45    206s] (I)       Lv  Step                                   %      Real       CPU 
[11/29 02:03:45    206s] (I)      ------------------------------------------------------------------
[11/29 02:03:45    206s] (I)        0  Early Global Route               100.00%  0.32 sec  0.31 sec 
[11/29 02:03:45    206s] (I)        1  Early Global Route kernel         98.37%  0.31 sec  0.30 sec 
[11/29 02:03:45    206s] (I)        2  Export                            45.04%  0.14 sec  0.14 sec 
[11/29 02:03:45    206s] (I)        2  Import and model                  25.77%  0.08 sec  0.08 sec 
[11/29 02:03:45    206s] (I)        2  Global Routing                    19.70%  0.06 sec  0.06 sec 
[11/29 02:03:45    206s] (I)        2  Export cong map                    3.15%  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)        2  Track Assignment (1T)              3.04%  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        2  Postprocess design                 0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        3  Update net boxes                  28.97%  0.09 sec  0.09 sec 
[11/29 02:03:45    206s] (I)        3  Net group 1                       16.87%  0.05 sec  0.05 sec 
[11/29 02:03:45    206s] (I)        3  Create route DB                   16.47%  0.05 sec  0.05 sec 
[11/29 02:03:45    206s] (I)        3  Report wirelength                 13.04%  0.04 sec  0.04 sec 
[11/29 02:03:45    206s] (I)        3  Create place DB                    6.50%  0.02 sec  0.02 sec 
[11/29 02:03:45    206s] (I)        3  Track Assignment Kernel            2.95%  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)        3  Export DB wires                    2.89%  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)        3  Create route kernel                2.46%  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)        3  Export 2D cong map                 1.44%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        3  Initialization                     0.04%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        3  Update timing                      0.01%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Import route data (1T)            16.12%  0.05 sec  0.05 sec 
[11/29 02:03:45    206s] (I)        4  Generate topology                 13.34%  0.04 sec  0.04 sec 
[11/29 02:03:45    206s] (I)        4  Import place data                  6.47%  0.02 sec  0.02 sec 
[11/29 02:03:45    206s] (I)        4  Export all nets                    2.63%  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1g                           0.75%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1l                           0.69%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1h                           0.38%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1a                           0.27%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1b                           0.10%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1e                           0.08%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Set wire vias                      0.03%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        4  Phase 1f                           0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Read nets                          4.94%  0.02 sec  0.02 sec 
[11/29 02:03:45    206s] (I)        5  Model blockage capacity            2.23%  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)        5  Read instances and placement       1.49%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Read blockages ( Layer 2-10 )      1.35%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Post Routing                       1.07%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Layer assignment (1T)              0.47%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Move terms for access (1T)         0.27%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Set up RC info                     0.21%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Read prerouted                     0.16%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Initialize 3D grid graph           0.15%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Read net priorities                0.12%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Pattern routing (1T)               0.09%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Add via demand to 2D               0.06%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Set up via pillars                 0.05%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Route legalization                 0.04%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Initialize 3D capacity             2.06%  0.01 sec  0.01 sec 
[11/29 02:03:45    206s] (I)        6  Read PG blockages                  0.43%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Read instance blockages            0.22%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Read other blockages               0.06%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Read clock blockages               0.06%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Legalize Blockage Violations       0.01%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[11/29 02:03:45    206s] Running post-eGR process
[11/29 02:03:45    206s]         Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/29 02:03:45    206s]       Routing using eGR only done.
[11/29 02:03:45    206s] Net route status summary:
[11/29 02:03:45    206s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:03:45    206s]   Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:03:45    206s] 
[11/29 02:03:45    206s] CCOPT: Done with clock implementation routing.
[11/29 02:03:45    206s] 
[11/29 02:03:45    206s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.7)
[11/29 02:03:45    206s]     Clock implementation routing done.
[11/29 02:03:45    206s]     PSR: n = 2221 unplaced = 0 placed = 2221 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[11/29 02:03:45    206s]     CTS PSR unset = 2221 soft_fixed = 0 fixed = 0 unknown = 0
[11/29 02:03:45    206s]     Leaving CCOpt scope - Initializing placement interface...
[11/29 02:03:45    206s] Memory usage before memory release/compaction is 3640.5
[11/29 02:03:45    206s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:03:45    206s] Memory usage at beginning of DPlace-Init is 3640.5M.
[11/29 02:03:45    206s] OPERPROF: Starting DPlace-Init at level 1, MEM:3640.5M, EPOCH TIME: 1764399825.628782
[11/29 02:03:45    206s] Processing tracks to init pin-track alignment.
[11/29 02:03:45    206s] z: 2, totalTracks: 1
[11/29 02:03:45    206s] z: 4, totalTracks: 1
[11/29 02:03:45    206s] z: 6, totalTracks: 1
[11/29 02:03:45    206s] z: 8, totalTracks: 1
[11/29 02:03:45    206s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:03:45    206s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3640.5M, EPOCH TIME: 1764399825.681330
[11/29 02:03:45    206s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:45    206s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:03:45    206s] 
[11/29 02:03:45    206s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:03:45    206s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:03:45    206s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:3640.5M, EPOCH TIME: 1764399825.693427
[11/29 02:03:45    206s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3640.5M, EPOCH TIME: 1764399825.693477
[11/29 02:03:45    206s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3640.5M, EPOCH TIME: 1764399825.693546
[11/29 02:03:45    207s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3640.5MB).
[11/29 02:03:45    207s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:3640.5M, EPOCH TIME: 1764399825.693962
[11/29 02:03:45    207s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:45    207s]     Legalizer reserving space for clock trees
[11/29 02:03:45    207s]     Calling post conditioning for eGRPC...
[11/29 02:03:45    207s]       eGRPC...
[11/29 02:03:45    207s]         eGRPC active optimizations:
[11/29 02:03:45    207s]          - Move Down
[11/29 02:03:45    207s]          - Downsizing before DRV sizing
[11/29 02:03:45    207s]          - DRV fixing with sizing
[11/29 02:03:45    207s]          - Move to fanout
[11/29 02:03:45    207s]          - Cloning
[11/29 02:03:45    207s]         
[11/29 02:03:45    207s]         Currently running CTS, using active skew data
[11/29 02:03:45    207s]         Loading clock net RC data...
[11/29 02:03:45    207s]         Preprocessing clock nets...
[11/29 02:03:45    207s]         Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
[11/29 02:03:45    207s]         Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:45    207s]         Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:45    207s]         ProEngine running disconnected to DB
[11/29 02:03:45    207s]         Disconnecting...
[11/29 02:03:45    207s]         Disconnecting Clock Trees
[11/29 02:03:45    207s]         Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:45    207s]         Reset bufferability constraints...
[11/29 02:03:45    207s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[11/29 02:03:45    207s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:03:45    207s] End AAE Lib Interpolated Model. (MEM=3651.027344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:03:45    207s]         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:45    207s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:45    207s]         Clock DAG hash eGRPC initial state: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:45    207s]         CTS services accumulated run-time stats eGRPC initial state:
[11/29 02:03:45    207s]           delay calculator: calls=5151, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:45    207s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:45    207s]         Clock DAG stats eGRPC initial state:
[11/29 02:03:45    207s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:45    207s]           sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:45    207s]           misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:45    207s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:45    207s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:45    207s]           sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:45    207s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:45    207s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:45    207s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:45    207s]         Clock DAG net violations eGRPC initial state:
[11/29 02:03:45    207s]           Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:45    207s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[11/29 02:03:45    207s]           Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:45    207s]         Primary reporting skew groups eGRPC initial state:
[11/29 02:03:45    207s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:45    207s]               min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:45    207s]               max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:45    207s]         Skew group summary eGRPC initial state:
[11/29 02:03:45    207s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:03:45    207s]         eGRPC Moving buffers...
[11/29 02:03:45    207s]           Clock DAG hash before 'eGRPC Moving buffers': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:45    207s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[11/29 02:03:45    207s]             delay calculator: calls=5151, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:45    207s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:45    207s]           Modifying slew-target multiplier by 1
[11/29 02:03:45    207s]           Violation analysis...
[11/29 02:03:45    207s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:45    207s]           Restoring slew-target multiplier
[11/29 02:03:45    207s]           Clock DAG hash after 'eGRPC Moving buffers': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:45    207s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[11/29 02:03:45    207s]             delay calculator: calls=5151, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:45    207s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:45    207s]           Clock DAG stats after 'eGRPC Moving buffers':
[11/29 02:03:45    207s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:45    207s]             sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:45    207s]             misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:45    207s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:45    207s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:45    207s]             sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:45    207s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:45    207s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:45    207s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:45    207s]           Clock DAG net violations after 'eGRPC Moving buffers':
[11/29 02:03:45    207s]             Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:45    207s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[11/29 02:03:45    207s]             Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:45    207s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[11/29 02:03:45    207s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:46    207s]                 min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:46    207s]                 max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:46    207s]           Skew group summary after 'eGRPC Moving buffers':
[11/29 02:03:46    207s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:46    207s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:46    207s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:46    207s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[11/29 02:03:46    207s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:46    207s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/29 02:03:46    207s]             delay calculator: calls=5151, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:46    207s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:46    207s]           Modifying slew-target multiplier by  Leaf:0.9 Trunk:0.9 Top:0.9
[11/29 02:03:46    207s]           Artificially removing short and long paths...
[11/29 02:03:46    207s]             Clock DAG hash before 'Artificially removing short and long paths': 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:03:46    207s]             CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[11/29 02:03:46    207s]               delay calculator: calls=5151, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:46    207s]               steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:46    207s]             For skew_group clk/default_emulate_constraint_mode target band (0.000, 0.000)
[11/29 02:03:46    207s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:46    207s]           Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:03:46    207s]           Downsizing prefiltering...
[11/29 02:03:46    207s]           Downsizing prefiltering done.
[11/29 02:03:46    207s]           Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[11/29 02:03:46    207s]           Downsizing Pass 0...
[11/29 02:03:46    207s]           Resizing gates: ...20% ...40% ...60% ...80% ...100% 
[11/29 02:03:46    207s]           Downsizing Pass 0 done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:46    207s]           Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
[11/29 02:03:46    207s]           DoDownSizing Summary : numSized = 0
[11/29 02:03:46    207s]           Restoring slew-target multiplier
[11/29 02:03:46    207s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:46    207s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/29 02:03:46    207s]             delay calculator: calls=5151, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:46    207s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:46    207s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/29 02:03:46    207s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:46    207s]             sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:46    207s]             misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:46    207s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:46    207s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:46    207s]             sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:46    207s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:46    207s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:46    207s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:46    207s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/29 02:03:46    207s]             Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:46    207s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/29 02:03:46    207s]             Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:46    207s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/29 02:03:46    207s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:46    207s]                 min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:46    207s]                 max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:46    207s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[11/29 02:03:46    207s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:46    207s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:46    207s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/29 02:03:46    207s]         eGRPC Fixing DRVs...
[11/29 02:03:46    207s]           Clock DAG hash before 'eGRPC Fixing DRVs': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:46    207s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[11/29 02:03:46    207s]             delay calculator: calls=5151, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:46    207s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:46    207s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/29 02:03:46    207s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/29 02:03:46    207s]           
[11/29 02:03:46    207s]           Statistics: Fix DRVs (cell sizing):
[11/29 02:03:46    207s]           ===================================
[11/29 02:03:46    207s]           
[11/29 02:03:46    207s]           Cell changes by Net Type:
[11/29 02:03:46    207s]           
[11/29 02:03:46    207s]           -------------------------------------------------------------------------------------------------
[11/29 02:03:46    207s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/29 02:03:46    207s]           -------------------------------------------------------------------------------------------------
[11/29 02:03:46    207s]           top                0            0           0            0                    0                0
[11/29 02:03:46    207s]           trunk              0            0           0            0                    0                0
[11/29 02:03:46    207s]           leaf               0            0           0            0                    0                0
[11/29 02:03:46    207s]           -------------------------------------------------------------------------------------------------
[11/29 02:03:46    207s]           Total              0            0           0            0                    0                0
[11/29 02:03:46    207s]           -------------------------------------------------------------------------------------------------
[11/29 02:03:46    207s]           
[11/29 02:03:46    207s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/29 02:03:46    207s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/29 02:03:46    207s]           
[11/29 02:03:46    207s]           Clock DAG hash after 'eGRPC Fixing DRVs': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:03:46    207s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[11/29 02:03:46    207s]             delay calculator: calls=5151, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:03:46    207s]             steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:03:46    207s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[11/29 02:03:46    207s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:03:46    207s]             sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:03:46    207s]             misc counts      : r=1, pp=8323, mci=0
[11/29 02:03:46    207s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:03:46    207s]             cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:03:46    207s]             sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:03:46    207s]             wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:03:46    207s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:03:46    207s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:03:46    207s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[11/29 02:03:46    207s]             Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:03:46    207s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[11/29 02:03:46    207s]             Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:03:46    207s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[11/29 02:03:46    207s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:46    207s]                 min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:03:46    207s]                 max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:03:46    207s]           Skew group summary after 'eGRPC Fixing DRVs':
[11/29 02:03:46    207s]             skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:03:46    207s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:03:46    207s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         Slew Diagnostics: After DRV fixing
[11/29 02:03:46    207s]         ==================================
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         Global Causes:
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         -------------------------------------
[11/29 02:03:46    207s]         Cause
[11/29 02:03:46    207s]         -------------------------------------
[11/29 02:03:46    207s]         DRV fixing with buffering is disabled
[11/29 02:03:46    207s]         -------------------------------------
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         Top 5 overslews:
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         ---------------------------------
[11/29 02:03:46    207s]         Overslew    Causes    Driving Pin
[11/29 02:03:46    207s]         ---------------------------------
[11/29 02:03:46    207s]           (empty table)
[11/29 02:03:46    207s]         ---------------------------------
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         -------------------
[11/29 02:03:46    207s]         Cause    Occurences
[11/29 02:03:46    207s]         -------------------
[11/29 02:03:46    207s]           (empty table)
[11/29 02:03:46    207s]         -------------------
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         Violation diagnostics counts from the 0 nodes that have violations:
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         -------------------
[11/29 02:03:46    207s]         Cause    Occurences
[11/29 02:03:46    207s]         -------------------
[11/29 02:03:46    207s]           (empty table)
[11/29 02:03:46    207s]         -------------------
[11/29 02:03:46    207s]         
[11/29 02:03:46    207s]         Reconnecting optimized routes...
[11/29 02:03:46    207s]         Reset timing graph...
[11/29 02:03:46    208s] Ignoring AAE DB Resetting ...
[11/29 02:03:46    208s]         Reset timing graph done.
[11/29 02:03:54    216s]         Reconnecting optimized routes done. (took cpu=0:00:08.7 real=0:00:08.7)
[11/29 02:03:54    216s]         Violation analysis...
[11/29 02:03:54    216s] End AAE Lib Interpolated Model. (MEM=3653.144531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:03:54    216s]         Clock instances to consider for cloning: 0
[11/29 02:03:54    216s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:04:03    224s]         Reset timing graph...
[11/29 02:04:03    224s] Ignoring AAE DB Resetting ...
[11/29 02:04:03    224s]         Reset timing graph done.
[11/29 02:04:11    233s]         Set dirty flag on 0 instances, 0 nets
[11/29 02:04:11    233s]         Clock DAG hash before routing clock trees: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:11    233s]         CTS services accumulated run-time stats before routing clock trees:
[11/29 02:04:11    233s]           delay calculator: calls=5152, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:11    233s]           steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:11    233s]         Clock DAG stats before routing clock trees:
[11/29 02:04:11    233s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:04:11    233s]           sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:04:11    233s]           misc counts      : r=1, pp=8323, mci=0
[11/29 02:04:11    233s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:04:11    233s]           cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:04:11    233s]           sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:04:11    233s]           wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:04:11    233s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:04:11    233s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:04:11    233s]         Clock DAG net violations before routing clock trees:
[11/29 02:04:11    233s]           Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:04:11    233s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[11/29 02:04:11    233s]           Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:04:11    233s]         Primary reporting skew groups before routing clock trees:
[11/29 02:04:11    233s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:11    233s]               min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:04:11    233s]               max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:04:11    233s]         Skew group summary before routing clock trees:
[11/29 02:04:11    233s]           skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:11    233s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:04:11    233s]       eGRPC done.
[11/29 02:04:11    233s]     Calling post conditioning for eGRPC done.
[11/29 02:04:11    233s]   eGR Post Conditioning done.
[11/29 02:04:11    233s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[11/29 02:04:11    233s]   Leaving CCOpt scope - Cleaning up placement interface...
[11/29 02:04:11    233s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3653.3M, EPOCH TIME: 1764399851.839715
[11/29 02:04:11    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:11    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:11    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:11    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:11    233s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.129, REAL:0.130, MEM:3640.3M, EPOCH TIME: 1764399851.969395
[11/29 02:04:11    233s] Memory usage before memory release/compaction is 3640.3
[11/29 02:04:11    233s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:04:11    233s] Memory usage at end of DPlace-Cleanup is 3640.3M.
[11/29 02:04:11    233s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:04:11    233s]   Leaving CCOpt scope - ClockRefiner...
[11/29 02:04:12    233s]   Assigned high priority to 0 instances.
[11/29 02:04:12    233s]   Soft fixed 8325 clock instances and 0 clock sinks.
[11/29 02:04:12    233s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[11/29 02:04:12    233s]   Performing Single Pass Refine Place.
[11/29 02:04:12    233s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:3640.3M, EPOCH TIME: 1764399852.003168
[11/29 02:04:12    233s] Memory usage before memory release/compaction is 3640.3
[11/29 02:04:12    233s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:04:12    233s] Memory usage at beginning of DPlace-Init is 3640.3M.
[11/29 02:04:12    233s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3640.3M, EPOCH TIME: 1764399852.003329
[11/29 02:04:12    233s] Processing tracks to init pin-track alignment.
[11/29 02:04:12    233s] z: 2, totalTracks: 1
[11/29 02:04:12    233s] z: 4, totalTracks: 1
[11/29 02:04:12    233s] z: 6, totalTracks: 1
[11/29 02:04:12    233s] z: 8, totalTracks: 1
[11/29 02:04:12    233s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:04:12    233s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:3640.3M, EPOCH TIME: 1764399852.060690
[11/29 02:04:12    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:12    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:12    233s] 
[11/29 02:04:12    233s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:04:12    233s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:04:12    233s] # Starting Bad Lib Cell Checking (CMU) 
[11/29 02:04:12    233s] OPERPROF:       Starting CMU at level 4, MEM:3640.3M, EPOCH TIME: 1764399852.072882
[11/29 02:04:12    233s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:3640.3M, EPOCH TIME: 1764399852.073484
[11/29 02:04:12    233s] 
[11/29 02:04:12    233s] Bad Lib Cell Checking (CMU) is done! (0)
[11/29 02:04:12    233s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.013, REAL:0.013, MEM:3640.3M, EPOCH TIME: 1764399852.073794
[11/29 02:04:12    233s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:3640.3M, EPOCH TIME: 1764399852.073829
[11/29 02:04:12    233s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:3640.3M, EPOCH TIME: 1764399852.073898
[11/29 02:04:12    233s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3640.3MB).
[11/29 02:04:12    233s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.071, REAL:0.071, MEM:3640.3M, EPOCH TIME: 1764399852.074315
[11/29 02:04:12    233s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.071, REAL:0.071, MEM:3640.3M, EPOCH TIME: 1764399852.074345
[11/29 02:04:12    233s] TDRefine: refinePlace mode is spiral
[11/29 02:04:12    233s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.7
[11/29 02:04:12    233s] OPERPROF: Starting Refine-Place at level 1, MEM:3640.3M, EPOCH TIME: 1764399852.074455
[11/29 02:04:12    233s] *** Starting place_detail (0:03:53 mem=3640.3M) ***
[11/29 02:04:12    233s] Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
[11/29 02:04:12    233s] 
[11/29 02:04:12    233s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:04:12    233s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:04:12    233s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:04:12    233s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3640.3M, EPOCH TIME: 1764399852.088060
[11/29 02:04:12    233s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3640.3M, EPOCH TIME: 1764399852.088320
[11/29 02:04:12    233s] Set min layer with parameter ( 1 )
[11/29 02:04:12    233s] Set max layer with parameter ( 10 )
[11/29 02:04:12    233s] Set min layer with parameter ( 1 )
[11/29 02:04:12    233s] Set max layer with parameter ( 10 )
[11/29 02:04:12    233s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:3640.3M, EPOCH TIME: 1764399852.090810
[11/29 02:04:12    233s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:3640.3M, EPOCH TIME: 1764399852.091024
[11/29 02:04:12    233s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:3640.3M, EPOCH TIME: 1764399852.091077
[11/29 02:04:12    233s] Starting refinePlace ...
[11/29 02:04:12    233s] Set min layer with parameter ( 1 )
[11/29 02:04:12    233s] Set max layer with parameter ( 10 )
[11/29 02:04:12    233s] One DDP V2 for no tweak run.
[11/29 02:04:12    233s] Set min layer with parameter ( 1 )
[11/29 02:04:12    233s] Set max layer with parameter ( 10 )
[11/29 02:04:12    233s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:04:12    233s] DDP markSite nrRow 98 nrJob 98
[11/29 02:04:12    233s] OPERPROF:     Starting markDefaultPDBlockedByOtherPDs at level 3, MEM:3640.9M, EPOCH TIME: 1764399852.098303
[11/29 02:04:12    233s] OPERPROF:     Finished markDefaultPDBlockedByOtherPDs at level 3, CPU:0.000, REAL:0.000, MEM:3640.9M, EPOCH TIME: 1764399852.098342
[11/29 02:04:12    233s]   Spread Effort: high, standalone mode, useDDP on.
[11/29 02:04:12    233s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=3641.2MB) @(0:03:53 - 0:03:53).
[11/29 02:04:12    233s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:04:12    233s] wireLenOptFixPriorityInst 915 inst fixed
[11/29 02:04:12    233s] 
[11/29 02:04:12    233s]  === Spiral for Logical I: (movable: 2221) ===
[11/29 02:04:12    233s] 
[11/29 02:04:12    233s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:04:12    233s] 
[11/29 02:04:12    233s]  Info: 0 filler has been deleted!
[11/29 02:04:12    233s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:04:12    233s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:04:12    233s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:04:12    233s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=3641.7MB) @(0:03:53 - 0:03:53).
[11/29 02:04:12    233s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:04:12    233s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3641.7MB
[11/29 02:04:12    233s] Statistics of distance of Instance movement in refine placement:
[11/29 02:04:12    233s]   maximum (X+Y) =         0.00 um
[11/29 02:04:12    233s]   mean    (X+Y) =         0.00 um
[11/29 02:04:12    233s] Summary Report:
[11/29 02:04:12    233s] Instances moved: 0 (out of 2221 movable)
[11/29 02:04:12    233s] Instances flipped: 0
[11/29 02:04:12    233s] Mean displacement: 0.00 um
[11/29 02:04:12    233s] Max displacement: 0.00 um 
[11/29 02:04:12    233s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:04:12    233s] Total instances moved : 0
[11/29 02:04:12    233s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.115, REAL:0.115, MEM:3641.7M, EPOCH TIME: 1764399852.206032
[11/29 02:04:12    233s] Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
[11/29 02:04:12    233s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3641.7MB
[11/29 02:04:12    233s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=3641.7MB) @(0:03:53 - 0:03:53).
[11/29 02:04:12    233s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.7
[11/29 02:04:12    233s] *** Finished place_detail (0:03:53 mem=3641.7M) ***
[11/29 02:04:12    233s] OPERPROF: Finished Refine-Place at level 1, CPU:0.142, REAL:0.142, MEM:3641.7M, EPOCH TIME: 1764399852.216858
[11/29 02:04:12    233s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3641.7M, EPOCH TIME: 1764399852.216930
[11/29 02:04:12    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:04:12    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:12    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:12    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:12    233s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.108, REAL:0.109, MEM:3641.5M, EPOCH TIME: 1764399852.325700
[11/29 02:04:12    233s] Memory usage before memory release/compaction is 3641.5
[11/29 02:04:12    233s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:04:12    233s] Memory usage at end of DPlace-Cleanup is 3641.5M.
[11/29 02:04:12    233s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[11/29 02:04:12    233s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
[11/29 02:04:12    233s]   Revert refine place priority changes on 0 instances.
[11/29 02:04:12    233s]   ClockRefiner summary
[11/29 02:04:12    233s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
[11/29 02:04:12    233s]   Restoring place_status_cts on 0 clock instances.
[11/29 02:04:12    233s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
[11/29 02:04:12    233s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:27.4 real=0:00:27.4)
[11/29 02:04:12    233s]   CCOpt::Phase::Routing...
[11/29 02:04:12    233s]   Clock implementation routing...
[11/29 02:04:12    233s]     Leaving CCOpt scope - Routing Tools...
[11/29 02:04:12    233s] Net route status summary:
[11/29 02:04:12    233s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:04:12    233s]   Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:04:12    233s]     Routing using eGR in eGR->NR Step...
[11/29 02:04:12    233s]       Early Global Route - eGR->Nr High Frequency step...
[11/29 02:04:12    233s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[11/29 02:04:12    233s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[11/29 02:04:12    233s] (ccopt eGR): Start to route 1 all nets
[11/29 02:04:12    233s] (I)      Running eGR clock mode
[11/29 02:04:12    233s] Running assign ptn pin
[11/29 02:04:12    233s] Running config msv constraints
[11/29 02:04:12    233s] Running pre-eGR process
[11/29 02:04:12    233s] (I)      Started Early Global Route ( Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] (I)      Initializing eGR engine (clock)
[11/29 02:04:12    233s] Set min layer with default ( 2 )
[11/29 02:04:12    233s] Set max layer with default ( 127 )
[11/29 02:04:12    233s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:04:12    233s] Min route layer (adjusted) = 2
[11/29 02:04:12    233s] Max route layer (adjusted) = 10
[11/29 02:04:12    233s] (I)      clean place blk overflow:
[11/29 02:04:12    233s] (I)      H : enabled 1.00 0
[11/29 02:04:12    233s] (I)      V : enabled 1.00 0
[11/29 02:04:12    233s] (I)      Initializing eGR engine (clock)
[11/29 02:04:12    233s] Set min layer with default ( 2 )
[11/29 02:04:12    233s] Set max layer with default ( 127 )
[11/29 02:04:12    233s] Max route layer is changed from 127 to 10 because there is no routing track above this layer
[11/29 02:04:12    233s] Min route layer (adjusted) = 2
[11/29 02:04:12    233s] Max route layer (adjusted) = 10
[11/29 02:04:12    233s] (I)      clean place blk overflow:
[11/29 02:04:12    233s] (I)      H : enabled 1.00 0
[11/29 02:04:12    233s] (I)      V : enabled 1.00 0
[11/29 02:04:12    233s] (I)      Started Early Global Route kernel ( Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] (I)      Running eGR Cong Clean flow
[11/29 02:04:12    233s] (I)      # wire layers (front) : 11
[11/29 02:04:12    233s] (I)      # wire layers (back)  : 0
[11/29 02:04:12    233s] (I)      min wire layer : 1
[11/29 02:04:12    233s] (I)      max wire layer : 10
[11/29 02:04:12    233s] (I)      # cut layers (front) : 10
[11/29 02:04:12    233s] (I)      # cut layers (back)  : 0
[11/29 02:04:12    233s] (I)      min cut layer : 1
[11/29 02:04:12    233s] (I)      max cut layer : 9
[11/29 02:04:12    233s] (I)      ================================ Layers ================================
[11/29 02:04:12    233s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:04:12    233s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:04:12    233s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:04:12    233s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:04:12    233s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:04:12    233s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:04:12    233s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:04:12    233s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:04:12    233s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:04:12    233s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:04:12    233s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:04:12    233s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:04:12    233s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:04:12    233s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:04:12    233s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:04:12    233s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:04:12    233s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:04:12    233s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:04:12    233s] (I)      Started Import and model ( Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] (I)      == Non-default Options ==
[11/29 02:04:12    233s] (I)      Clean congestion better                            : true
[11/29 02:04:12    233s] (I)      Estimate vias on DPT layer                         : true
[11/29 02:04:12    233s] (I)      Rerouting rounds                                   : 10
[11/29 02:04:12    233s] (I)      Clean congestion layer assignment rounds           : 3
[11/29 02:04:12    233s] (I)      Layer constraints as soft constraints              : true
[11/29 02:04:12    233s] (I)      Soft top layer                                     : true
[11/29 02:04:12    233s] (I)      Skip prospective layer relax nets                  : true
[11/29 02:04:12    233s] (I)      Better NDR handling                                : true
[11/29 02:04:12    233s] (I)      Improved NDR modeling in LA                        : true
[11/29 02:04:12    233s] (I)      Routing cost fix for NDR handling                  : true
[11/29 02:04:12    233s] (I)      Block tracks for preroutes                         : true
[11/29 02:04:12    233s] (I)      Assign IRoute by net group key                     : true
[11/29 02:04:12    233s] (I)      Block unroutable channels 3D                       : true
[11/29 02:04:12    233s] (I)      Bound layer relaxed segment wl                     : true
[11/29 02:04:12    233s] (I)      Blocked pin reach length threshold                 : 2
[11/29 02:04:12    233s] (I)      Check blockage within NDR space in TA              : true
[11/29 02:04:12    233s] (I)      Skip must join for term with via pillar            : true
[11/29 02:04:12    233s] (I)      Model find APA for IO pin                          : true
[11/29 02:04:12    233s] (I)      On pin location for off pin term                   : true
[11/29 02:04:12    233s] (I)      Handle EOL spacing                                 : true
[11/29 02:04:12    233s] (I)      Merge PG vias by gap                               : true
[11/29 02:04:12    233s] (I)      Maximum routing layer                              : 10
[11/29 02:04:12    233s] (I)      Top routing layer                                  : 10
[11/29 02:04:12    233s] (I)      Ignore routing layer                               : true
[11/29 02:04:12    233s] (I)      Route selected nets only                           : true
[11/29 02:04:12    233s] (I)      Refine MST                                         : true
[11/29 02:04:12    233s] (I)      Honor PRL                                          : true
[11/29 02:04:12    233s] (I)      Strong congestion aware                            : true
[11/29 02:04:12    233s] (I)      Improved initial location for IRoutes              : true
[11/29 02:04:12    233s] (I)      Multi panel TA                                     : true
[11/29 02:04:12    233s] (I)      Penalize wire overlap                              : true
[11/29 02:04:12    233s] (I)      Expand small instance blockage                     : true
[11/29 02:04:12    233s] (I)      Reduce via in TA                                   : true
[11/29 02:04:12    233s] (I)      SS-aware routing                                   : true
[11/29 02:04:12    233s] (I)      Improve tree edge sharing                          : true
[11/29 02:04:12    233s] (I)      Improve 2D via estimation                          : true
[11/29 02:04:12    233s] (I)      Refine Steiner tree                                : true
[11/29 02:04:12    233s] (I)      Build spine tree                                   : true
[11/29 02:04:12    233s] (I)      Model pass through capacity                        : true
[11/29 02:04:12    233s] (I)      Extend blockages by a half GCell                   : true
[11/29 02:04:12    233s] (I)      Disable neighbor GCell capacity check during passthrough capacity modeling : false
[11/29 02:04:12    233s] (I)      Consider pin shapes                                : true
[11/29 02:04:12    233s] (I)      Consider pin shapes for all nodes                  : true
[11/29 02:04:12    233s] (I)      Consider NR APA                                    : true
[11/29 02:04:12    233s] (I)      Consider IO pin shape                              : true
[11/29 02:04:12    233s] (I)      Fix pin connection bug                             : true
[11/29 02:04:12    233s] (I)      Consider layer RC for local wires                  : true
[11/29 02:04:12    233s] (I)      Honor layer constraint                             : true
[11/29 02:04:12    233s] (I)      Route to clock mesh pin                            : true
[11/29 02:04:12    233s] (I)      LA-aware pin escape length                         : 2
[11/29 02:04:12    233s] (I)      Connect multiple ports                             : true
[11/29 02:04:12    233s] (I)      Split for must join                                : true
[11/29 02:04:12    233s] (I)      Number of threads                                  : 1
[11/29 02:04:12    233s] (I)      Routing effort level                               : 10000
[11/29 02:04:12    233s] (I)      Prefer layer length threshold                      : 8
[11/29 02:04:12    233s] (I)      Overflow penalty cost                              : 10
[11/29 02:04:12    233s] (I)      A-star cost                                        : 0.300000
[11/29 02:04:12    233s] (I)      Misalignment cost                                  : 10.000000
[11/29 02:04:12    233s] (I)      Threshold for short IRoute                         : 6
[11/29 02:04:12    233s] (I)      Via cost during post routing                       : 1.000000
[11/29 02:04:12    233s] (I)      Layer congestion ratios                            : { { 1.0 } }
[11/29 02:04:12    233s] (I)      Source-to-sink ratio                               : 0.300000
[11/29 02:04:12    233s] (I)      Scenic ratio bound                                 : 3.000000
[11/29 02:04:12    233s] (I)      Segment layer relax scenic ratio                   : 1.250000
[11/29 02:04:12    233s] (I)      Net layer relax scenic ratio                       : 1.250000
[11/29 02:04:12    233s] (I)      Layer demotion scenic scale                        : 1.000000
[11/29 02:04:12    233s] (I)      Source-sink aware LA ratio                         : 0.500000
[11/29 02:04:12    233s] (I)      PG-aware similar topology routing                  : true
[11/29 02:04:12    233s] (I)      Maze routing via cost fix                          : true
[11/29 02:04:12    233s] (I)      Apply PRL on PG terms                              : true
[11/29 02:04:12    233s] (I)      Apply PRL on obs objects                           : true
[11/29 02:04:12    233s] (I)      Handle range-type spacing rules                    : true
[11/29 02:04:12    233s] (I)      PG gap threshold multiplier                        : 10.000000
[11/29 02:04:12    233s] (I)      Parallel spacing query fix                         : true
[11/29 02:04:12    233s] (I)      Force source to root IR                            : true
[11/29 02:04:12    233s] (I)      Layer Weights                                      : L2:4 L3:2.5
[11/29 02:04:12    233s] (I)      Multi-pass Schedule                                : {{} {} {}}
[11/29 02:04:12    233s] (I)      Route tie net to shape                             : auto
[11/29 02:04:12    233s] (I)      Do not relax to DPT layer                          : true
[11/29 02:04:12    233s] (I)      No DPT in post routing                             : true
[11/29 02:04:12    233s] (I)      Modeling PG via merging fix                        : true
[11/29 02:04:12    233s] (I)      Shield aware TA                                    : true
[11/29 02:04:12    233s] (I)      Strong shield aware TA                             : true
[11/29 02:04:12    233s] (I)      Overflow calculation fix in LA                     : true
[11/29 02:04:12    233s] (I)      Post routing fix                                   : true
[11/29 02:04:12    233s] (I)      Strong post routing                                : true
[11/29 02:04:12    233s] (I)      Violation on path threshold                        : 1
[11/29 02:04:12    233s] (I)      Pass through capacity modeling                     : true
[11/29 02:04:12    233s] (I)      Read layer and via RC                              : true
[11/29 02:04:12    233s] (I)      Select the non-relaxed segments in post routing stage : true
[11/29 02:04:12    233s] (I)      Select term pin box for io pin                     : true
[11/29 02:04:12    233s] (I)      Penalize NDR sharing                               : true
[11/29 02:04:12    233s] (I)      Enable special modeling                            : false
[11/29 02:04:12    233s] (I)      Keep fixed segments                                : true
[11/29 02:04:12    233s] (I)      Increase net scenic ratio                          : true
[11/29 02:04:12    233s] (I)      Method to set GCell size                           : row
[11/29 02:04:12    233s] (I)      Connect multiple ports and must join fix           : true
[11/29 02:04:12    233s] (I)      Avoid high resistance layers                       : true
[11/29 02:04:12    233s] (I)      Segment length threshold                           : 1
[11/29 02:04:12    233s] (I)      Model find APA for IO pin fix                      : true
[11/29 02:04:12    233s] (I)      Avoid connecting non-metal layers                  : true
[11/29 02:04:12    233s] (I)      Use track pitch for NDR                            : true
[11/29 02:04:12    233s] (I)      Decide max and min layer to relax with layer difference : true
[11/29 02:04:12    233s] (I)      Handle non-default track width                     : false
[11/29 02:04:12    233s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:04:12    233s] (I)      Extra cost calculation fix in LA                   : false
[11/29 02:04:12    233s] (I)      early global router routing mode                   : clock
[11/29 02:04:12    233s] (I)      Legalize routing after 1g                          : false
[11/29 02:04:12    233s] (I)      Improve layer adherence during layer relax         : true
[11/29 02:04:12    233s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:04:12    233s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:04:12    233s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:04:12    233s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:04:12    233s] (I)      ============== Pin Summary ==============
[11/29 02:04:12    233s] (I)      +-------+--------+---------+------------+
[11/29 02:04:12    233s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:04:12    233s] (I)      +-------+--------+---------+------------+
[11/29 02:04:12    233s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:04:12    233s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:04:12    233s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:04:12    233s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:04:12    233s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:04:12    233s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:04:12    233s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:04:12    233s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:04:12    233s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:04:12    233s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:04:12    233s] (I)      +-------+--------+---------+------------+
[11/29 02:04:12    233s] (I)      Custom ignore net properties:
[11/29 02:04:12    233s] (I)      1 : NotLegal
[11/29 02:04:12    233s] (I)      2 : NotSelected
[11/29 02:04:12    233s] (I)      Default ignore net properties:
[11/29 02:04:12    233s] (I)      1 : Special
[11/29 02:04:12    233s] (I)      2 : Analog
[11/29 02:04:12    233s] (I)      3 : Fixed
[11/29 02:04:12    233s] (I)      4 : Skipped
[11/29 02:04:12    233s] (I)      5 : MixedSignal
[11/29 02:04:12    233s] (I)      Prerouted net properties:
[11/29 02:04:12    233s] (I)      1 : NotLegal
[11/29 02:04:12    233s] (I)      2 : Special
[11/29 02:04:12    233s] (I)      3 : Analog
[11/29 02:04:12    233s] (I)      4 : Fixed
[11/29 02:04:12    233s] (I)      5 : Skipped
[11/29 02:04:12    233s] (I)      6 : MixedSignal
[11/29 02:04:12    233s] [NR-eGR] Early global route reroute 1 out of 2948 routable nets
[11/29 02:04:12    233s] (I)      Use row-based GCell size
[11/29 02:04:12    233s] (I)      Use row-based GCell align
[11/29 02:04:12    233s] (I)      layer 0 area = 0
[11/29 02:04:12    233s] (I)      layer 1 area = 0
[11/29 02:04:12    233s] (I)      layer 2 area = 0
[11/29 02:04:12    233s] (I)      layer 3 area = 0
[11/29 02:04:12    233s] (I)      layer 4 area = 0
[11/29 02:04:12    233s] (I)      layer 5 area = 0
[11/29 02:04:12    233s] (I)      layer 6 area = 0
[11/29 02:04:12    233s] (I)      layer 7 area = 0
[11/29 02:04:12    233s] (I)      layer 8 area = 0
[11/29 02:04:12    233s] (I)      layer 9 area = 0
[11/29 02:04:12    233s] (I)      GCell unit size   : 2800
[11/29 02:04:12    233s] (I)      GCell multiplier  : 1
[11/29 02:04:12    233s] (I)      GCell row height  : 2800
[11/29 02:04:12    233s] (I)      Actual row height : 2800
[11/29 02:04:12    233s] (I)      GCell align ref   : 16340 24080
[11/29 02:04:12    233s] [NR-eGR] Track table information for default rule: 
[11/29 02:04:12    233s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:04:12    233s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:04:12    233s] (I)      ============== Default via ===============
[11/29 02:04:12    233s] (I)      +---+------------------+-----------------+
[11/29 02:04:12    233s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:04:12    233s] (I)      +---+------------------+-----------------+
[11/29 02:04:12    233s] (I)      | 1 |    1  via1_4     |    1  via1_4    |
[11/29 02:04:12    233s] (I)      | 2 |   10  via2_8     |   10  via2_8    |
[11/29 02:04:12    233s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:04:12    233s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:04:12    233s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:04:12    233s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:04:12    233s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:04:12    233s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:04:12    233s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:04:12    233s] (I)      +---+------------------+-----------------+
[11/29 02:04:12    233s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:04:12    233s] [NR-eGR] Read 8655 PG shapes
[11/29 02:04:12    233s] [NR-eGR] Read 0 clock shapes
[11/29 02:04:12    233s] [NR-eGR] Read 0 other shapes
[11/29 02:04:12    233s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:04:12    233s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:04:12    233s] [NR-eGR] #Instance Blockages : 0
[11/29 02:04:12    233s] [NR-eGR] #PG Blockages       : 8655
[11/29 02:04:12    233s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:04:12    233s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:04:12    233s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:04:12    233s] [NR-eGR] #Other Blockages    : 0
[11/29 02:04:12    233s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:04:12    233s] [NR-eGR] #prerouted nets         : 0
[11/29 02:04:12    233s] [NR-eGR] #prerouted special nets : 0
[11/29 02:04:12    233s] [NR-eGR] #prerouted wires        : 0
[11/29 02:04:12    233s] (I)        Front-side 2948 ( ignored 2947 )
[11/29 02:04:12    233s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:04:12    233s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:04:12    233s] [NR-eGR] Read 2948 nets ( ignored 2947 )
[11/29 02:04:12    233s] [NR-eGR] Connected 0 must-join pins/ports (pre-process)
[11/29 02:04:12    233s] [NR-eGR] #via pillars        : 0
[11/29 02:04:12    233s] [NR-eGR] #must join all port : 0
[11/29 02:04:12    233s] [NR-eGR] #multiple ports     : 0
[11/29 02:04:12    233s] [NR-eGR] #has must join      : 0
[11/29 02:04:12    233s] (I)      handle routing halo
[11/29 02:04:12    233s] (I)      Reading macro buffers
[11/29 02:04:12    233s] (I)      Number of macro buffers: 0
[11/29 02:04:12    233s] (I)      default corner id = 0
[11/29 02:04:12    233s] (I)      =========== RC Report:  ============
[11/29 02:04:12    233s] (I)         Layer  Res (ohm/um)  Cap (fF/um) 
[11/29 02:04:12    233s] (I)      ------------------------------------
[11/29 02:04:12    233s] (I)        metal2         3.571        0.220 
[11/29 02:04:12    233s] (I)        metal3         3.571        0.251 
[11/29 02:04:12    233s] (I)        metal4         1.500        0.255 
[11/29 02:04:12    233s] (I)        metal5         1.500        0.255 
[11/29 02:04:12    233s] (I)        metal6         1.500        0.255 
[11/29 02:04:12    233s] (I)        metal7         0.188        0.269 
[11/29 02:04:12    233s] (I)        metal8         0.188        0.269 
[11/29 02:04:12    233s] (I)        metal9         0.037        0.341 
[11/29 02:04:12    233s] (I)       metal10         0.037        0.326 
[11/29 02:04:12    233s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:04:12    233s] (I)      original grid = 61 x 115
[11/29 02:04:12    233s] (I)      merged grid = 61 x 115
[11/29 02:04:12    233s] (I)      Read Num Blocks=8655  Num Prerouted Wires=0  Num CS=0
[11/29 02:04:12    233s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 0
[11/29 02:04:12    233s] (I)      Layer 2 (H) : #blockages 1782 : #preroutes 0
[11/29 02:04:12    233s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 0
[11/29 02:04:12    233s] (I)      Layer 4 (H) : #blockages 1782 : #preroutes 0
[11/29 02:04:12    233s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:04:12    233s] (I)      Layer 6 (H) : #blockages 1782 : #preroutes 0
[11/29 02:04:12    233s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:04:12    233s] (I)      Layer 8 (H) : #blockages 933 : #preroutes 0
[11/29 02:04:12    233s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:04:12    233s] (I)      Moved 1 terms for better access 
[11/29 02:04:12    233s] (I)      Number of ignored nets                =   2947
[11/29 02:04:12    233s] (I)      Number of connected nets              =      0
[11/29 02:04:12    233s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/29 02:04:12    233s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:04:12    233s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:04:12    233s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:04:12    233s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:04:12    233s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:04:12    233s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:04:12    233s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/29 02:04:12    233s] (I)      Ndr track 0 does not exist
[11/29 02:04:12    233s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:04:12    233s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:04:12    233s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:04:12    233s] (I)      Site width          :   380  (dbu)
[11/29 02:04:12    233s] (I)      Row height          :  2800  (dbu)
[11/29 02:04:12    233s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:04:12    233s] (I)      GCell width         :  2800  (dbu)
[11/29 02:04:12    233s] (I)      GCell height        :  2800  (dbu)
[11/29 02:04:12    233s] (I)      Grid                :    61   115    10
[11/29 02:04:12    233s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:04:12    233s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:04:12    233s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:04:12    233s] (I)      Horizontal capacity :     0     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:04:12    233s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:04:12    233s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:04:12    233s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:04:12    233s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:04:12    233s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:04:12    233s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:04:12    233s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:04:12    233s] (I)      --------------------------------------------------------
[11/29 02:04:12    233s] 
[11/29 02:04:12    233s] [NR-eGR] == Routing rule table ==
[11/29 02:04:12    233s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:04:12    233s] [NR-eGR] ----------------------
[11/29 02:04:12    233s] [NR-eGR]   0  (Default)      1 
[11/29 02:04:12    233s] (I)      ==== NDR : (Default) ====
[11/29 02:04:12    233s] (I)      +--------------+--------+
[11/29 02:04:12    233s] (I)      |           ID |      0 |
[11/29 02:04:12    233s] (I)      |      Default |    yes |
[11/29 02:04:12    233s] (I)      |  Clk Special |     no |
[11/29 02:04:12    233s] (I)      | Hard spacing |     no |
[11/29 02:04:12    233s] (I)      |    NDR track | (none) |
[11/29 02:04:12    233s] (I)      |      NDR via | (none) |
[11/29 02:04:12    233s] (I)      |  Extra space |      0 |
[11/29 02:04:12    233s] (I)      |      Shields |      0 |
[11/29 02:04:12    233s] (I)      |   Demand (H) |      1 |
[11/29 02:04:12    233s] (I)      |   Demand (V) |      1 |
[11/29 02:04:12    233s] (I)      |        #Nets |      1 |
[11/29 02:04:12    233s] (I)      +--------------+--------+
[11/29 02:04:12    233s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:04:12    233s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:04:12    233s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:04:12    233s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:04:12    233s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:04:12    233s] (I)      =============== Blocked Tracks ===============
[11/29 02:04:12    233s] (I)      +-------+---------+----------+---------------+
[11/29 02:04:12    233s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:04:12    233s] (I)      +-------+---------+----------+---------------+
[11/29 02:04:12    233s] (I)      |     1 |       0 |        0 |         0.00% |
[11/29 02:04:12    233s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:04:12    233s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:04:12    233s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:04:12    233s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:04:12    233s] (I)      |     6 |   34960 |     7228 |        20.68% |
[11/29 02:04:12    233s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:04:12    233s] (I)      |     8 |   11615 |     2970 |        25.57% |
[11/29 02:04:12    233s] (I)      |     9 |    6100 |     2191 |        35.92% |
[11/29 02:04:12    233s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:04:12    233s] (I)      +-------+---------+----------+---------------+
[11/29 02:04:12    233s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] (I)      Reset routing kernel
[11/29 02:04:12    233s] (I)      Started Global Routing ( Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] (I)      totalPins=916  totalGlobalPin=916 (100.00%)
[11/29 02:04:12    233s] (I)      ================== Net Group Info ==================
[11/29 02:04:12    233s] (I)      +----+----------------+--------------+-------------+
[11/29 02:04:12    233s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:04:12    233s] (I)      +----+----------------+--------------+-------------+
[11/29 02:04:12    233s] (I)      |  1 |              1 |    metal2(2) | metal10(10) |
[11/29 02:04:12    233s] (I)      +----+----------------+--------------+-------------+
[11/29 02:04:12    233s] (I)      total 2D Cap : 241266 = (115065 H, 126201 V)
[11/29 02:04:12    233s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[11/29 02:04:12    233s] (I)      init route region map
[11/29 02:04:12    233s] (I)      #blocked regions = 0
[11/29 02:04:12    233s] (I)      #non-blocked regions = 1
[11/29 02:04:12    233s] (I)      init safety region map
[11/29 02:04:12    233s] (I)      #blocked regions = 0
[11/29 02:04:12    233s] (I)      #non-blocked regions = 1
[11/29 02:04:12    233s] (I)      Adjusted 0 GCells for pin access
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1a Route ============
[11/29 02:04:12    233s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 10]
[11/29 02:04:12    233s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1b Route ============
[11/29 02:04:12    233s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:04:12    233s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.328200e+03um
[11/29 02:04:12    233s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/29 02:04:12    233s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1c Route ============
[11/29 02:04:12    233s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1d Route ============
[11/29 02:04:12    233s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1e Route ============
[11/29 02:04:12    233s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:04:12    233s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.328200e+03um
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1f Route ============
[11/29 02:04:12    233s] (I)      Usage: 1663 = (659 H, 1004 V) = (0.57% H, 0.80% V) = (9.226e+02um H, 1.406e+03um V)
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1g Route ============
[11/29 02:04:12    233s] (I)      Usage: 1660 = (656 H, 1004 V) = (0.57% H, 0.80% V) = (9.184e+02um H, 1.406e+03um V)
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1h Route ============
[11/29 02:04:12    233s] (I)      Usage: 1661 = (657 H, 1004 V) = (0.57% H, 0.80% V) = (9.198e+02um H, 1.406e+03um V)
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] (I)      ============  Phase 1l Route ============
[11/29 02:04:12    233s] (I)      
[11/29 02:04:12    233s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:04:12    233s] [NR-eGR]                        OverCon            
[11/29 02:04:12    233s] [NR-eGR]                         #Gcell     %Gcell
[11/29 02:04:12    233s] [NR-eGR]        Layer             (1-0)    OverCon
[11/29 02:04:12    233s] [NR-eGR] ----------------------------------------------
[11/29 02:04:12    233s] [NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR] ----------------------------------------------
[11/29 02:04:12    233s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/29 02:04:12    233s] [NR-eGR] 
[11/29 02:04:12    233s] (I)      Finished Global Routing ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] (I)      Updating congestion map
[11/29 02:04:12    233s] (I)      total 2D Cap : 243372 = (115838 H, 127534 V)
[11/29 02:04:12    233s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/29 02:04:12    233s] (I)      Running track assignment and export wires
[11/29 02:04:12    233s] (I)      Delete wires for 1 nets 
[11/29 02:04:12    233s] (I)      ============= Track Assignment ============
[11/29 02:04:12    233s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:04:12    233s] (I)      Run Multi-thread track assignment
[11/29 02:04:12    233s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] (I)      Started Export ( Curr Mem: 3.31 MB )
[11/29 02:04:12    233s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:04:12    233s] [NR-eGR] Total eGR-routed clock nets wire length: 2603um, number of vias: 2395
[11/29 02:04:12    233s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:12    234s] [NR-eGR] Report for selected net(s) only.
[11/29 02:04:12    234s] [NR-eGR]                  Length (um)  Vias 
[11/29 02:04:12    234s] [NR-eGR] -----------------------------------
[11/29 02:04:12    234s] [NR-eGR]  metal1   (1H)             0   915 
[11/29 02:04:12    234s] [NR-eGR]  metal2   (2V)          1258  1177 
[11/29 02:04:12    234s] [NR-eGR]  metal3   (3H)          1022   284 
[11/29 02:04:12    234s] [NR-eGR]  metal4   (4V)           296    16 
[11/29 02:04:12    234s] [NR-eGR]  metal5   (5H)            26     3 
[11/29 02:04:12    234s] [NR-eGR]  metal6   (6V)             2     0 
[11/29 02:04:12    234s] [NR-eGR]  metal7   (7H)             0     0 
[11/29 02:04:12    234s] [NR-eGR]  metal8   (8V)             0     0 
[11/29 02:04:12    234s] [NR-eGR]  metal9   (9H)             0     0 
[11/29 02:04:12    234s] [NR-eGR]  metal10  (10V)            0     0 
[11/29 02:04:12    234s] [NR-eGR] -----------------------------------
[11/29 02:04:12    234s] [NR-eGR]           Total         2603  2395 
[11/29 02:04:12    234s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:12    234s] [NR-eGR] Total half perimeter of net bounding box: 209um
[11/29 02:04:12    234s] [NR-eGR] Total length: 2603um, number of vias: 2395
[11/29 02:04:12    234s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:12    234s] [NR-eGR] Total routed clock nets wire length: 2603um, number of vias: 2395
[11/29 02:04:12    234s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:12    234s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:04:12    234s] [NR-eGR] ------------------------------------
[11/29 02:04:12    234s] [NR-eGR]  metal1   (1H)          1715   8859 
[11/29 02:04:12    234s] [NR-eGR]  metal2   (2V)          6802   7459 
[11/29 02:04:12    234s] [NR-eGR]  metal3   (3H)         12051   4015 
[11/29 02:04:12    234s] [NR-eGR]  metal4   (4V)          5414    412 
[11/29 02:04:12    234s] [NR-eGR]  metal5   (5H)          2084    535 
[11/29 02:04:12    234s] [NR-eGR]  metal6   (6V)          1752    178 
[11/29 02:04:12    234s] [NR-eGR]  metal7   (7H)           224     51 
[11/29 02:04:12    234s] [NR-eGR]  metal8   (8V)            64     54 
[11/29 02:04:12    234s] [NR-eGR]  metal9   (9H)            41      2 
[11/29 02:04:12    234s] [NR-eGR]  metal10  (10V)            2      0 
[11/29 02:04:12    234s] [NR-eGR] ------------------------------------
[11/29 02:04:12    234s] [NR-eGR]           Total        30148  21565 
[11/29 02:04:12    234s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:12    234s] [NR-eGR] Total half perimeter of net bounding box: 28390um
[11/29 02:04:12    234s] [NR-eGR] Total length: 30148um, number of vias: 21565
[11/29 02:04:12    234s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:12    234s] (I)      == Layer wire length by net rule ==
[11/29 02:04:12    234s] (I)                       Default 
[11/29 02:04:12    234s] (I)      -------------------------
[11/29 02:04:12    234s] (I)       metal1   (1H)    1715um 
[11/29 02:04:12    234s] (I)       metal2   (2V)    6802um 
[11/29 02:04:12    234s] (I)       metal3   (3H)   12051um 
[11/29 02:04:12    234s] (I)       metal4   (4V)    5414um 
[11/29 02:04:12    234s] (I)       metal5   (5H)    2084um 
[11/29 02:04:12    234s] (I)       metal6   (6V)    1752um 
[11/29 02:04:12    234s] (I)       metal7   (7H)     224um 
[11/29 02:04:12    234s] (I)       metal8   (8V)      64um 
[11/29 02:04:12    234s] (I)       metal9   (9H)      41um 
[11/29 02:04:12    234s] (I)       metal10  (10V)      2um 
[11/29 02:04:12    234s] (I)      -------------------------
[11/29 02:04:12    234s] (I)                Total  30148um 
[11/29 02:04:12    234s] (I)      == Layer via count by net rule ==
[11/29 02:04:12    234s] (I)                       Default 
[11/29 02:04:12    234s] (I)      -------------------------
[11/29 02:04:12    234s] (I)       metal1   (1H)      8859 
[11/29 02:04:12    234s] (I)       metal2   (2V)      7459 
[11/29 02:04:12    234s] (I)       metal3   (3H)      4015 
[11/29 02:04:12    234s] (I)       metal4   (4V)       412 
[11/29 02:04:12    234s] (I)       metal5   (5H)       535 
[11/29 02:04:12    234s] (I)       metal6   (6V)       178 
[11/29 02:04:12    234s] (I)       metal7   (7H)        51 
[11/29 02:04:12    234s] (I)       metal8   (8V)        54 
[11/29 02:04:12    234s] (I)       metal9   (9H)         2 
[11/29 02:04:12    234s] (I)       metal10  (10V)        0 
[11/29 02:04:12    234s] (I)      -------------------------
[11/29 02:04:12    234s] (I)                Total    21565 
[11/29 02:04:12    234s] (I)      Finished Export ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3.31 MB )
[11/29 02:04:12    234s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:04:12    234s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 3.31 MB )
[11/29 02:04:12    234s] [NR-eGR] Finished Early Global Route ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3.31 MB )
[11/29 02:04:12    234s] (I)      ========================================= Runtime Summary ==========================================
[11/29 02:04:12    234s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/29 02:04:12    234s] (I)      ----------------------------------------------------------------------------------------------------
[11/29 02:04:12    234s] (I)       Early Global Route                             100.00%  222.65 sec  222.97 sec  0.32 sec  0.31 sec 
[11/29 02:04:12    234s] (I)       +-Early Global Route kernel                     98.44%  222.65 sec  222.96 sec  0.31 sec  0.30 sec 
[11/29 02:04:12    234s] (I)       | +-Import and model                            25.62%  222.66 sec  222.74 sec  0.08 sec  0.07 sec 
[11/29 02:04:12    234s] (I)       | | +-Create place DB                            6.32%  222.66 sec  222.68 sec  0.02 sec  0.02 sec 
[11/29 02:04:12    234s] (I)       | | | +-Import place data                        6.30%  222.66 sec  222.68 sec  0.02 sec  0.02 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Read instances and placement           1.48%  222.66 sec  222.66 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Read nets                              4.72%  222.66 sec  222.68 sec  0.02 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | | +-Create route DB                           16.27%  222.68 sec  222.73 sec  0.05 sec  0.05 sec 
[11/29 02:04:12    234s] (I)       | | | +-Import route data (1T)                  15.94%  222.68 sec  222.73 sec  0.05 sec  0.05 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Read blockages ( Layer 2-10 )          1.33%  222.69 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Read routing blockages               0.00%  222.69 sec  222.69 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Read bump blockages                  0.00%  222.69 sec  222.69 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Read instance blockages              0.23%  222.69 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Read PG blockages                    0.43%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Read clock blockages                 0.05%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Read other blockages                 0.05%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Read halo blockages                  0.01%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Read boundary cut boxes              0.00%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Read blackboxes                        0.00%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Read prerouted                         0.15%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Read nets                              0.06%  222.70 sec  222.70 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Set up via pillars                     0.04%  222.72 sec  222.72 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Set up RC info                         0.20%  222.72 sec  222.72 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Read net priorities                    0.12%  222.72 sec  222.72 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Initialize 3D grid graph               0.15%  222.72 sec  222.72 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Model blockage capacity                2.21%  222.72 sec  222.73 sec  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Initialize 3D capacity               2.05%  222.72 sec  222.73 sec  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Move terms for access (1T)             0.27%  222.73 sec  222.73 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | +-Read aux data                              0.00%  222.73 sec  222.73 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | +-Others data preparation                    0.01%  222.73 sec  222.73 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | +-Create route kernel                        2.70%  222.73 sec  222.74 sec  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | +-Global Routing                              19.87%  222.74 sec  222.80 sec  0.06 sec  0.06 sec 
[11/29 02:04:12    234s] (I)       | | +-Initialization                             0.03%  222.74 sec  222.74 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | +-Net group 1                               16.93%  222.74 sec  222.79 sec  0.05 sec  0.05 sec 
[11/29 02:04:12    234s] (I)       | | | +-Generate topology                       13.39%  222.74 sec  222.78 sec  0.04 sec  0.04 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1a                                 0.27%  222.78 sec  222.78 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Pattern routing (1T)                   0.09%  222.78 sec  222.78 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Add via demand to 2D                   0.06%  222.78 sec  222.78 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1b                                 0.10%  222.78 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1c                                 0.01%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1d                                 0.00%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1e                                 0.08%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Route legalization                     0.03%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | | +-Legalize Blockage Violations         0.01%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1f                                 0.00%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1g                                 0.74%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Post Routing                           0.71%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1h                                 0.39%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Post Routing                           0.36%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | +-Phase 1l                                 0.71%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | | | +-Layer assignment (1T)                  0.49%  222.79 sec  222.79 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | +-Export cong map                              3.14%  222.80 sec  222.81 sec  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | | +-Export 2D cong map                         1.44%  222.81 sec  222.81 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | +-Extract Global 3D Wires                      0.01%  222.81 sec  222.81 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | +-Track Assignment (1T)                        3.05%  222.81 sec  222.82 sec  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | | +-Initialization                             0.01%  222.81 sec  222.81 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | +-Track Assignment Kernel                    2.96%  222.81 sec  222.82 sec  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | | +-Free Memory                                0.00%  222.82 sec  222.82 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | +-Export                                      45.08%  222.82 sec  222.96 sec  0.14 sec  0.14 sec 
[11/29 02:04:12    234s] (I)       | | +-Export DB wires                            2.87%  222.82 sec  222.83 sec  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | | | +-Export all nets                          2.62%  222.82 sec  222.83 sec  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)       | | | +-Set wire vias                            0.03%  222.83 sec  222.83 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | | +-Report wirelength                         12.85%  222.83 sec  222.87 sec  0.04 sec  0.04 sec 
[11/29 02:04:12    234s] (I)       | | +-Update net boxes                          29.22%  222.87 sec  222.96 sec  0.09 sec  0.09 sec 
[11/29 02:04:12    234s] (I)       | | +-Update timing                              0.00%  222.96 sec  222.96 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)       | +-Postprocess design                           0.05%  222.96 sec  222.96 sec  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)      ====================== Summary by functions ======================
[11/29 02:04:12    234s] (I)       Lv  Step                                   %      Real       CPU 
[11/29 02:04:12    234s] (I)      ------------------------------------------------------------------
[11/29 02:04:12    234s] (I)        0  Early Global Route               100.00%  0.32 sec  0.31 sec 
[11/29 02:04:12    234s] (I)        1  Early Global Route kernel         98.44%  0.31 sec  0.30 sec 
[11/29 02:04:12    234s] (I)        2  Export                            45.08%  0.14 sec  0.14 sec 
[11/29 02:04:12    234s] (I)        2  Import and model                  25.62%  0.08 sec  0.07 sec 
[11/29 02:04:12    234s] (I)        2  Global Routing                    19.87%  0.06 sec  0.06 sec 
[11/29 02:04:12    234s] (I)        2  Export cong map                    3.14%  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)        2  Track Assignment (1T)              3.05%  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)        2  Postprocess design                 0.05%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        2  Extract Global 3D Wires            0.01%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        3  Update net boxes                  29.22%  0.09 sec  0.09 sec 
[11/29 02:04:12    234s] (I)        3  Net group 1                       16.93%  0.05 sec  0.05 sec 
[11/29 02:04:12    234s] (I)        3  Create route DB                   16.27%  0.05 sec  0.05 sec 
[11/29 02:04:12    234s] (I)        3  Report wirelength                 12.85%  0.04 sec  0.04 sec 
[11/29 02:04:12    234s] (I)        3  Create place DB                    6.32%  0.02 sec  0.02 sec 
[11/29 02:04:12    234s] (I)        3  Track Assignment Kernel            2.96%  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)        3  Export DB wires                    2.87%  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)        3  Create route kernel                2.70%  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)        3  Export 2D cong map                 1.44%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        3  Initialization                     0.04%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        3  Others data preparation            0.01%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        3  Update timing                      0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        3  Read aux data                      0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        3  Free Memory                        0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Import route data (1T)            15.94%  0.05 sec  0.05 sec 
[11/29 02:04:12    234s] (I)        4  Generate topology                 13.39%  0.04 sec  0.04 sec 
[11/29 02:04:12    234s] (I)        4  Import place data                  6.30%  0.02 sec  0.02 sec 
[11/29 02:04:12    234s] (I)        4  Export all nets                    2.62%  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1g                           0.74%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1l                           0.71%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1h                           0.39%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1a                           0.27%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1b                           0.10%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1e                           0.08%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Set wire vias                      0.03%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1c                           0.01%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        4  Phase 1f                           0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Read nets                          4.78%  0.02 sec  0.02 sec 
[11/29 02:04:12    234s] (I)        5  Model blockage capacity            2.21%  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)        5  Read instances and placement       1.48%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Read blockages ( Layer 2-10 )      1.33%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Post Routing                       1.07%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Layer assignment (1T)              0.49%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Move terms for access (1T)         0.27%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Set up RC info                     0.20%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Read prerouted                     0.15%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Initialize 3D grid graph           0.15%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Read net priorities                0.12%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Pattern routing (1T)               0.09%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Add via demand to 2D               0.06%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Set up via pillars                 0.04%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Route legalization                 0.03%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        5  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Initialize 3D capacity             2.05%  0.01 sec  0.01 sec 
[11/29 02:04:12    234s] (I)        6  Read PG blockages                  0.43%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Read instance blockages            0.23%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Read clock blockages               0.05%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Read other blockages               0.05%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Legalize Blockage Violations       0.01%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Read bump blockages                0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] (I)        7  Allocate memory for PG via list    0.10%  0.00 sec  0.00 sec 
[11/29 02:04:12    234s] Running post-eGR process
[11/29 02:04:12    234s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/29 02:04:12    234s]     Routing using eGR in eGR->NR Step done.
[11/29 02:04:12    234s]     Routing using NR in eGR->NR Step...
[11/29 02:04:12    234s] 
[11/29 02:04:12    234s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[11/29 02:04:12    234s]   All net are default rule.
[11/29 02:04:12    234s]   Preferred NanoRoute mode settings: Current
[11/29 02:04:12    234s]       Clock detailed routing...
[11/29 02:04:12    234s]         NanoRoute...
[11/29 02:04:13    234s] 
[11/29 02:04:13    234s] route_global_detail
[11/29 02:04:13    234s] 
[11/29 02:04:13    234s] #Start route_global_detail on Sat Nov 29 02:04:13 2025
[11/29 02:04:13    234s] #
[11/29 02:04:13    234s] ### Time Record (route_global_detail) is installed.
[11/29 02:04:13    234s] ### Time Record (Pre Callback) is installed.
[11/29 02:04:13    234s] ### Time Record (Pre Callback) is uninstalled.
[11/29 02:04:13    234s] ### Time Record (DB Import) is installed.
[11/29 02:04:13    234s] ### Time Record (Timing Data Generation) is installed.
[11/29 02:04:13    234s] ### Time Record (Timing Data Generation) is uninstalled.
[11/29 02:04:13    234s] ### info: trigger incremental rule import ( 1 new NDR ).
[11/29 02:04:13    234s] ### info: trigger incremental reloading library data ( #rule = 1 ).
[11/29 02:04:13    234s] #import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
[11/29 02:04:15    236s] ### Net info: total nets: 864311
[11/29 02:04:15    236s] ### Net info: dirty nets: 0
[11/29 02:04:15    236s] ### Net info: marked as disconnected nets: 0
[11/29 02:04:15    237s] ### Net info: fully routed nets: 1
[11/29 02:04:15    237s] ### Net info: trivial (< 2 pins) nets: 861363
[11/29 02:04:15    237s] ### Net info: unrouted nets: 2947
[11/29 02:04:15    237s] ### Net info: re-extraction nets: 0
[11/29 02:04:15    237s] ### Net info: selected nets: 1
[11/29 02:04:15    237s] ### Net info: ignored nets: 0
[11/29 02:04:15    237s] ### Net info: skip routing nets: 0
[11/29 02:04:19    241s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:20    241s] ### import design signature (3): route=996650208 fixed_route=675546099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1961036276 dirty_area=0 del_dirty_area=0 cell=1009948363 placement=1747907664 pin_access=1 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1 timing=675546099 sns=675546099 ppa_info=1805531809
[11/29 02:04:20    241s] ### Time Record (DB Import) is uninstalled.
[11/29 02:04:20    241s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[11/29 02:04:20    241s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:20    241s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:20    242s] ### Before assign design signature (4): route=996650208 fixed_route=675546099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1961036276 dirty_area=0 del_dirty_area=0 cell=1009948363 placement=1747907664 pin_access=1 inst_pattern=1 inst_orient=1 halo=0 via=1605868471 routing_via=1 timing=675546099 sns=675546099 ppa_info=1805531809
[11/29 02:04:20    242s] #
[11/29 02:04:20    242s] #Wire/Via statistics before line assignment ...
[11/29 02:04:21    242s] #
[11/29 02:04:21    242s] #  Routing Statistics
[11/29 02:04:21    242s] #
[11/29 02:04:21    242s] #----------------+-----------+-----+
[11/29 02:04:21    242s] #  Layer         | Length(um)| Vias|
[11/29 02:04:21    242s] #----------------+-----------+-----+
[11/29 02:04:21    242s] #  active ( 0H)  |          0|    0|
[11/29 02:04:21    242s] #  metal1 ( 1H)  |          0|  915|
[11/29 02:04:21    242s] #  metal2 ( 2V)  |       1258| 1177|
[11/29 02:04:21    242s] #  metal3 ( 3H)  |       1022|  284|
[11/29 02:04:21    242s] #  metal4 ( 4V)  |        296|   16|
[11/29 02:04:21    242s] #  metal5 ( 5H)  |         26|    3|
[11/29 02:04:21    242s] #  metal6 ( 6V)  |          2|    0|
[11/29 02:04:21    242s] #  metal7 ( 7H)  |          0|    0|
[11/29 02:04:21    242s] #  metal8 ( 8V)  |          0|    0|
[11/29 02:04:21    242s] #  metal9 ( 9H)  |          0|    0|
[11/29 02:04:21    242s] #  metal10 (10V) |          0|    0|
[11/29 02:04:21    242s] #----------------+-----------+-----+
[11/29 02:04:21    242s] #  Total         |       2603| 2395|
[11/29 02:04:21    242s] #----------------+-----------+-----+
[11/29 02:04:21    242s] #
[11/29 02:04:21    242s] # Total half perimeter of net bounding box: 209 um.
[11/29 02:04:21    242s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:21    242s] ### Time Record (Data Preparation) is installed.
[11/29 02:04:21    242s] #Start routing data preparation on Sat Nov 29 02:04:21 2025
[11/29 02:04:21    242s] #
[11/29 02:04:21    242s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:21    242s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:21    243s] ### Time Record (Cell Pin Access) is installed.
[11/29 02:04:21    243s] #Rebuild pin access data for design.
[11/29 02:04:21    243s] #Initial pin access analysis.
[11/29 02:04:22    243s] #Detail pin access analysis.
[11/29 02:04:22    243s] #Done pin access analysis.
[11/29 02:04:22    243s] ### Time Record (Cell Pin Access) is uninstalled.
[11/29 02:04:22    243s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[11/29 02:04:22    243s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[11/29 02:04:22    243s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[11/29 02:04:22    243s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:04:22    243s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:04:22    243s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:04:22    243s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/29 02:04:22    243s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/29 02:04:22    243s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[11/29 02:04:22    243s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[11/29 02:04:22    243s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1) top shield layer=10(metal10)
[11/29 02:04:22    243s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[11/29 02:04:22    243s] #pin_access_rlayer=2(metal2) num_routing_layer=10 top_routing_layer=10 top_ripin_layer=10
[11/29 02:04:22    243s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[11/29 02:04:22    243s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/29 02:04:22    243s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.46 (MB), peak = 4030.39 (MB)
[11/29 02:04:22    243s] #Regenerating Ggrids automatically.
[11/29 02:04:22    243s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[11/29 02:04:22    243s] #Using automatically generated G-grids.
[11/29 02:04:23    244s] #Done routing data preparation.
[11/29 02:04:23    244s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4011.21 (MB), peak = 4030.39 (MB)
[11/29 02:04:23    244s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:04:23    244s] ### Time Record (Data Preparation) is installed.
[11/29 02:04:23    244s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:23    244s] ### WARNING: Cleaning up dirty areas. No physical wires in this design.
[11/29 02:04:23    245s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:04:23    245s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:04:23    245s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:04:23    245s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:04:23    245s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:04:23    245s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:04:23    245s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:04:23    245s] eee: pegSigSF=1.070000
[11/29 02:04:23    245s] Initializing multi-corner resistance tables ...
[11/29 02:04:23    245s] eee: Grid unit RC data computation started
[11/29 02:04:23    245s] eee: Grid unit RC data computation completed
[11/29 02:04:23    245s] eee: l=1 avDens=0.073896 usedTrk=487.716427 availTrk=6600.000000 sigTrk=487.716427
[11/29 02:04:23    245s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:23    245s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:23    245s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:23    245s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:23    245s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:23    245s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:23    245s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:23    245s] eee: l=9 avDens=0.022443 usedTrk=14.139071 availTrk=630.000000 sigTrk=14.139071
[11/29 02:04:23    245s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:23    245s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:04:23    245s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:04:23    245s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.336100 aWlH=0.000000 lMod=0 pMax=0.862000 pMod=80 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:04:23    245s] eee: NetCapCache creation started. (Current Mem: 4011.242M) 
[11/29 02:04:23    245s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4013.242M) 
[11/29 02:04:23    245s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:04:23    245s] eee: Metal Layers Info:
[11/29 02:04:23    245s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:23    245s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:04:23    245s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:23    245s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:04:23    245s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:04:23    245s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:04:23    245s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:04:23    245s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:04:23    245s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:04:23    245s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:04:23    245s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:04:23    245s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:04:23    245s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:04:23    245s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:23    245s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:04:23    245s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:04:23    245s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:04:23    245s] eee: +----------------------------------------------------+
[11/29 02:04:23    245s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:04:23    245s] eee: +----------------------------------------------------+
[11/29 02:04:23    245s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:04:23    245s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:04:23    245s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:04:23    245s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:04:23    245s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:04:23    245s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:04:23    245s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:04:23    245s] ### Successfully loaded pre-route RC model
[11/29 02:04:23    245s] ### Time Record (Line Assignment) is installed.
[11/29 02:04:24    245s] #
[11/29 02:04:24    245s] #Distribution of nets:
[11/29 02:04:24    245s] #  
[11/29 02:04:24    245s] # #pin range           #net       % 
[11/29 02:04:24    245s] #------------------------------------
[11/29 02:04:24    245s] #          2            1595 (  0.2%)
[11/29 02:04:24    245s] #          3            1091 (  0.1%)
[11/29 02:04:24    245s] #          4             144 (  0.0%)
[11/29 02:04:24    245s] #          5              94 (  0.0%)
[11/29 02:04:24    245s] #          6               3 (  0.0%)
[11/29 02:04:24    245s] #          7               2 (  0.0%)
[11/29 02:04:24    245s] #          9               1 (  0.0%)
[11/29 02:04:24    245s] #  10  -  19               2 (  0.0%)
[11/29 02:04:24    245s] #  20  -  29               2 (  0.0%)
[11/29 02:04:24    245s] #  30  -  39               2 (  0.0%)
[11/29 02:04:24    245s] #  60  -  69               2 (  0.0%)
[11/29 02:04:24    245s] #  70  -  79               8 (  0.0%)
[11/29 02:04:24    245s] #  900 - 999               2 (  0.0%)
[11/29 02:04:24    245s] #     >=2000               0 (  0.0%)
[11/29 02:04:24    245s] #
[11/29 02:04:24    245s] #Total: 864311 nets, 2948 non-trivial nets
[11/29 02:04:24    245s] #                                    #net       % 
[11/29 02:04:24    245s] #-------------------------------------------------
[11/29 02:04:24    245s] #  Fully global routed                  1 ( 0.0%)
[11/29 02:04:24    245s] #  Clock                                1
[11/29 02:04:24    245s] #  Prefer layer range                2948
[11/29 02:04:24    245s] #
[11/29 02:04:24    245s] #Nets in 2 layer ranges:
[11/29 02:04:24    245s] #  Bottom Pref.Layer    Top Pref.Layer       #net       % 
[11/29 02:04:24    245s] #---------------------------------------------------------
[11/29 02:04:24    245s] #            -------           metal8*       2947 (100.0%)
[11/29 02:04:24    245s] #          *  metal3           metal8*          1 (  0.0%)
[11/29 02:04:24    245s] #
[11/29 02:04:24    245s] #1 net selected.
[11/29 02:04:24    245s] #
[11/29 02:04:24    245s] ### 
[11/29 02:04:24    245s] ### Net length summary before Line Assignment:
[11/29 02:04:24    245s] ### Layer     H-Len   V-Len         Total       #Up-Via
[11/29 02:04:24    245s] ### ---------------------------------------------------
[11/29 02:04:24    245s] ### metal1        0       0       0(  0%)     915( 22%)
[11/29 02:04:24    245s] ### metal2        0    1186    1186( 46%)    3006( 71%)
[11/29 02:04:24    245s] ### metal3     1092       0    1092( 42%)     284(  7%)
[11/29 02:04:24    245s] ### metal4        0     295     295( 11%)      16(  0%)
[11/29 02:04:24    245s] ### metal5       25       0      25(  1%)       3(  0%)
[11/29 02:04:24    245s] ### metal6        0       1       1(  0%)       0(  0%)
[11/29 02:04:24    245s] ### metal7        0       0       0(  0%)       0(  0%)
[11/29 02:04:24    245s] ### metal8        0       0       0(  0%)       0(  0%)
[11/29 02:04:24    245s] ### metal9        0       0       0(  0%)       0(  0%)
[11/29 02:04:24    245s] ### metal10       0       0       0(  0%)       0(  0%)
[11/29 02:04:24    245s] ### ---------------------------------------------------
[11/29 02:04:24    245s] ###            1118    1484    2603          4224      
[11/29 02:04:24    245s] #
[11/29 02:04:24    245s] #..
[11/29 02:04:24    245s] #
[11/29 02:04:24    245s] #Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
[11/29 02:04:24    245s] #Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
[11/29 02:04:24    245s] #Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
[11/29 02:04:24    245s] #Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
[11/29 02:04:24    245s] #Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
[11/29 02:04:24    245s] #Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
[11/29 02:04:24    245s] ### 
[11/29 02:04:24    245s] ### Net length and overlap summary after Line Assignment:
[11/29 02:04:24    245s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[11/29 02:04:24    245s] ### ----------------------------------------------------------------------------
[11/29 02:04:24    245s] ### metal1        0       0       0(  0%)     915( 36%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal2        0    1192    1192( 46%)    1420( 55%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal3     1055       0    1055( 41%)     219(  9%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal4        0     306     306( 12%)       9(  0%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal5       18       0      18(  1%)       0(  0%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[11/29 02:04:24    245s] ### ----------------------------------------------------------------------------
[11/29 02:04:24    245s] ###            1073    1499    2572          2563          0           0        
[11/29 02:04:24    245s] #
[11/29 02:04:24    245s] #Line Assignment statistics:
[11/29 02:04:24    245s] #Cpu time = 00:00:00
[11/29 02:04:24    245s] #Elapsed time = 00:00:00
[11/29 02:04:24    245s] #Increased memory = 2.46 (MB)
[11/29 02:04:24    245s] #Total memory = 4111.55 (MB)
[11/29 02:04:24    245s] #Peak memory = 4111.55 (MB)
[11/29 02:04:24    245s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:4.0 GB, peak:4.0 GB
[11/29 02:04:24    245s] ### Time Record (Line Assignment) is uninstalled.
[11/29 02:04:25    246s] ### After assign design signature (5): route=411930640 fixed_route=675546099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1870205247 dirty_area=0 del_dirty_area=0 cell=1009948363 placement=1747339088 pin_access=1318832306 inst_pattern=1 inst_orient=1 halo=1285233975 via=1605868471 routing_via=1574919682 timing=675546099 sns=675546099 ppa_info=1805531809
[11/29 02:04:25    246s] #
[11/29 02:04:25    246s] #Wire/Via statistics after line assignment ...
[11/29 02:04:25    246s] #
[11/29 02:04:25    246s] #  Routing Statistics
[11/29 02:04:25    246s] #
[11/29 02:04:25    246s] #----------------+-----------+-----+
[11/29 02:04:25    246s] #  Layer         | Length(um)| Vias|
[11/29 02:04:25    246s] #----------------+-----------+-----+
[11/29 02:04:25    246s] #  active ( 0H)  |          0|    0|
[11/29 02:04:25    246s] #  metal1 ( 1H)  |          0|  915|
[11/29 02:04:25    246s] #  metal2 ( 2V)  |       1193| 1420|
[11/29 02:04:25    246s] #  metal3 ( 3H)  |       1055|  219|
[11/29 02:04:25    246s] #  metal4 ( 4V)  |        306|    9|
[11/29 02:04:25    246s] #  metal5 ( 5H)  |         18|    0|
[11/29 02:04:25    246s] #  metal6 ( 6V)  |          0|    0|
[11/29 02:04:25    246s] #  metal7 ( 7H)  |          0|    0|
[11/29 02:04:25    246s] #  metal8 ( 8V)  |          0|    0|
[11/29 02:04:25    246s] #  metal9 ( 9H)  |          0|    0|
[11/29 02:04:25    246s] #  metal10 (10V) |          0|    0|
[11/29 02:04:25    246s] #----------------+-----------+-----+
[11/29 02:04:25    246s] #  Total         |       2573| 2563|
[11/29 02:04:25    246s] #----------------+-----------+-----+
[11/29 02:04:25    246s] #
[11/29 02:04:25    246s] # Total half perimeter of net bounding box: 209 um.
[11/29 02:04:25    246s] #Routing data preparation, pin analysis, line assignment statistics:
[11/29 02:04:25    246s] #Cpu time = 00:00:05
[11/29 02:04:25    246s] #Elapsed time = 00:00:05
[11/29 02:04:25    246s] #Increased memory = 53.55 (MB)
[11/29 02:04:25    246s] #Total memory = 4042.52 (MB)
[11/29 02:04:25    246s] #Peak memory = 4112.09 (MB)
[11/29 02:04:25    246s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:25    246s] #Skip comparing routing design signature in db-snapshot flow
[11/29 02:04:25    246s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:25    246s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:25    246s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:26    247s] ### Time Record (Detail Routing) is installed.
[11/29 02:04:26    247s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:26    247s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:27    248s] ### Time Record (Data Preparation) is installed.
[11/29 02:04:27    248s] #WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
[11/29 02:04:27    248s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:04:28    249s] ### drc_pitch = 4600 ( 2.30000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[11/29 02:04:28    249s] #
[11/29 02:04:28    249s] #Start Detail Routing..
[11/29 02:04:28    249s] #start initial detail routing ...
[11/29 02:04:28    249s] ### Design has 1 dirty net
[11/29 02:04:30    251s] ### Gcell dirty-map stats: routing = 100.00%
[11/29 02:04:30    251s] ### Gcell ext dirty-map stats: fill = 1230[38.96%] (metal1 = 850[26.92%], metal2 = 1039[32.91%], metal3 = 1029[32.59%], metal4 = 234[7.41%], metal5 = 12[0.38%]), total gcell = 3157
[11/29 02:04:30    251s] #   number of violations = 4
[11/29 02:04:30    251s] #
[11/29 02:04:30    251s] #  By Layer and Type:
[11/29 02:04:30    251s] #
[11/29 02:04:30    251s] #---------+-------+------+-------+
[11/29 02:04:30    251s] #  -      | MetSpc| Short| Totals|
[11/29 02:04:30    251s] #---------+-------+------+-------+
[11/29 02:04:30    251s] #  metal1 |      1|     2|      3|
[11/29 02:04:30    251s] #  metal2 |      0|     1|      1|
[11/29 02:04:30    251s] #  Totals |      1|     3|      4|
[11/29 02:04:30    251s] #---------+-------+------+-------+
[11/29 02:04:30    251s] #
[11/29 02:04:30    251s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4041.82 (MB), peak = 4112.09 (MB)
[11/29 02:04:30    251s] #start 1st optimization iteration ...
[11/29 02:04:30    251s] ### Gcell dirty-map stats: routing = 100.00%
[11/29 02:04:30    251s] ### Gcell ext dirty-map stats: fill = 1230[38.96%] (metal1 = 850[26.92%], metal2 = 1039[32.91%], metal3 = 1029[32.59%], metal4 = 234[7.41%], metal5 = 12[0.38%]), total gcell = 3157
[11/29 02:04:30    251s] #   number of violations = 0
[11/29 02:04:30    251s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4043.12 (MB), peak = 4112.09 (MB)
[11/29 02:04:30    251s] #Complete Detail Routing.
[11/29 02:04:30    252s] #
[11/29 02:04:30    252s] #  Routing Statistics
[11/29 02:04:30    252s] #
[11/29 02:04:30    252s] #----------------+-----------+-----+
[11/29 02:04:30    252s] #  Layer         | Length(um)| Vias|
[11/29 02:04:30    252s] #----------------+-----------+-----+
[11/29 02:04:30    252s] #  active ( 0H)  |          0|    0|
[11/29 02:04:30    252s] #  metal1 ( 1H)  |          0|  915|
[11/29 02:04:30    252s] #  metal2 ( 2V)  |       1232|  778|
[11/29 02:04:30    252s] #  metal3 ( 3H)  |       1043|  226|
[11/29 02:04:30    252s] #  metal4 ( 4V)  |        321|    9|
[11/29 02:04:30    252s] #  metal5 ( 5H)  |         18|    0|
[11/29 02:04:30    252s] #  metal6 ( 6V)  |          0|    0|
[11/29 02:04:30    252s] #  metal7 ( 7H)  |          0|    0|
[11/29 02:04:30    252s] #  metal8 ( 8V)  |          0|    0|
[11/29 02:04:30    252s] #  metal9 ( 9H)  |          0|    0|
[11/29 02:04:30    252s] #  metal10 (10V) |          0|    0|
[11/29 02:04:30    252s] #----------------+-----------+-----+
[11/29 02:04:30    252s] #  Total         |       2614| 1928|
[11/29 02:04:30    252s] #----------------+-----------+-----+
[11/29 02:04:30    252s] #
[11/29 02:04:30    252s] # Total half perimeter of net bounding box: 209 um.
[11/29 02:04:30    252s] #Total number of DRC violations = 0
[11/29 02:04:31    252s] ### Time Record (Detail Routing) is uninstalled.
[11/29 02:04:31    252s] #Cpu time = 00:00:05
[11/29 02:04:31    252s] #Elapsed time = 00:00:05
[11/29 02:04:31    252s] #Increased memory = -0.90 (MB)
[11/29 02:04:31    252s] #Total memory = 4041.62 (MB)
[11/29 02:04:31    252s] #Peak memory = 4112.09 (MB)
[11/29 02:04:31    252s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:04:31    252s] #route_detail Statistics:
[11/29 02:04:31    252s] #Cpu time = 00:00:06
[11/29 02:04:31    252s] #Elapsed time = 00:00:06
[11/29 02:04:31    252s] #Increased memory = -0.90 (MB)
[11/29 02:04:31    252s] #Total memory = 4041.62 (MB)
[11/29 02:04:31    252s] #Peak memory = 4112.09 (MB)
[11/29 02:04:31    252s] ### Time Record (DB Export) is installed.
[11/29 02:04:31    252s] Extracting standard cell pins and blockage ...... 
[11/29 02:04:31    252s] Pin and blockage extraction finished
[11/29 02:04:31    252s] ### export design design signature (12): route=1875519962 fixed_route=675546099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1563968562 dirty_area=0 del_dirty_area=0 cell=1009948363 placement=1747339088 pin_access=1318832306 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1574919682 timing=675546099 sns=675546099 ppa_info=1805531809
[11/29 02:04:34    255s] ### Time Record (DB Export) is uninstalled.
[11/29 02:04:34    255s] ### Time Record (Post Callback) is installed.
[11/29 02:04:34    255s] ### Time Record (Post Callback) is uninstalled.
[11/29 02:04:34    255s] #
[11/29 02:04:34    255s] #route_global_detail statistics:
[11/29 02:04:34    255s] #Cpu time = 00:00:21
[11/29 02:04:34    255s] #Elapsed time = 00:00:21
[11/29 02:04:34    255s] #Increased memory = 238.22 (MB)
[11/29 02:04:34    255s] #Total memory = 3880.13 (MB)
[11/29 02:04:34    255s] #Peak memory = 4341.07 (MB)
[11/29 02:04:34    255s] #Number of warnings = 14
[11/29 02:04:34    255s] #Total number of warnings = 32
[11/29 02:04:34    255s] #Number of fails = 0
[11/29 02:04:34    255s] #Total number of fails = 0
[11/29 02:04:34    255s] #Complete route_global_detail on Sat Nov 29 02:04:34 2025
[11/29 02:04:34    255s] #
[11/29 02:04:34    255s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1318832306 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1574919682 timing=1 sns=1 ppa_info=1
[11/29 02:04:34    255s] ### Time Record (route_global_detail) is uninstalled.
[11/29 02:04:34    255s] #
[11/29 02:04:34    255s] #  Scalability Statistics
[11/29 02:04:34    255s] #
[11/29 02:04:34    255s] #-------------------------+---------+-------------+------------+
[11/29 02:04:34    255s] #  route_global_detail    | cpu time| elapsed time| scalability|
[11/29 02:04:34    255s] #-------------------------+---------+-------------+------------+
[11/29 02:04:34    255s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[11/29 02:04:34    255s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[11/29 02:04:34    255s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[11/29 02:04:34    255s] #  DB Import              | 00:00:07|     00:00:07|         1.0|
[11/29 02:04:34    255s] #  DB Export              | 00:00:03|     00:00:03|         1.0|
[11/29 02:04:34    255s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[11/29 02:04:34    255s] #  Data Preparation       | 00:00:03|     00:00:03|         1.0|
[11/29 02:04:34    255s] #  Line Assignment        | 00:00:01|     00:00:01|         1.0|
[11/29 02:04:34    255s] #  Detail Routing         | 00:00:04|     00:00:04|         1.0|
[11/29 02:04:34    255s] #  Entire Command         | 00:00:21|     00:00:21|         1.0|
[11/29 02:04:34    255s] #-------------------------+---------+-------------+------------+
[11/29 02:04:34    255s] #
[11/29 02:04:34    255s]         NanoRoute done. (took cpu=0:00:21.2 real=0:00:21.2)
[11/29 02:04:34    255s]       Clock detailed routing done.
[11/29 02:04:34    255s] Skipping check of guided vs. routed net lengths.
[11/29 02:04:34    255s] Set FIXED routing status on 1 net(s)
[11/29 02:04:34    255s]       Route Remaining Unrouted Nets...
[11/29 02:04:34    255s] Running route_early_global to complete any remaining unrouted nets.
[11/29 02:04:34    255s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3880.6M, EPOCH TIME: 1764399874.231192
[11/29 02:04:34    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:34    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:34    255s] Cell top LLGs are deleted
[11/29 02:04:34    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:34    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:34    255s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3879.4M, EPOCH TIME: 1764399874.231744
[11/29 02:04:34    255s] Memory usage before memory release/compaction is 3879.4
[11/29 02:04:34    255s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:04:34    255s] Memory usage at end of DPlace-Cleanup is 3879.4M.
[11/29 02:04:34    255s] [oiLAM] Zs 10, 11
[11/29 02:04:34    255s] ### Creating LA Mngr. totSessionCpu=0:04:16 mem=3879.4M
[11/29 02:04:34    255s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:04:34    255s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:04:34    255s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:04:34    255s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:04:34    255s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:04:34    255s] eee: pegSigSF=1.070000
[11/29 02:04:34    255s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:04:34    255s] Initializing multi-corner resistance tables ...
[11/29 02:04:34    255s] eee: Grid unit RC data computation started
[11/29 02:04:34    255s] eee: Grid unit RC data computation completed
[11/29 02:04:34    255s] eee: l=1 avDens=0.073896 usedTrk=487.716427 availTrk=6600.000000 sigTrk=487.716427
[11/29 02:04:34    255s] eee: l=2 avDens=0.018089 usedTrk=87.967500 availTrk=4863.157895 sigTrk=87.967500
[11/29 02:04:34    255s] eee: l=3 avDens=0.011291 usedTrk=74.519286 availTrk=6600.000000 sigTrk=74.519286
[11/29 02:04:34    255s] eee: l=4 avDens=0.008657 usedTrk=22.940000 availTrk=2650.000000 sigTrk=22.940000
[11/29 02:04:34    255s] eee: l=5 avDens=0.004333 usedTrk=1.300000 availTrk=300.000000 sigTrk=1.300000
[11/29 02:04:34    255s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:34    255s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:34    255s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:34    255s] eee: l=9 avDens=0.022443 usedTrk=14.139071 availTrk=630.000000 sigTrk=14.139071
[11/29 02:04:34    255s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[11/29 02:04:34    255s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:04:34    255s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:04:34    255s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.336100 aWlH=0.000000 lMod=0 pMax=0.862000 pMod=80 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:04:34    255s] eee: NetCapCache creation started. (Current Mem: 3879.418M) 
[11/29 02:04:34    255s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3879.422M) 
[11/29 02:04:34    255s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:04:34    255s] eee: Metal Layers Info:
[11/29 02:04:34    255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:34    255s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:04:34    255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:34    255s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:04:34    255s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:04:34    255s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:04:34    255s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:04:34    255s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:04:34    255s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:04:34    255s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:04:34    255s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:04:34    255s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:04:34    255s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:04:34    255s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:34    255s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:04:34    255s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:04:34    255s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:04:34    255s] eee: +----------------------------------------------------+
[11/29 02:04:34    255s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:04:34    255s] eee: +----------------------------------------------------+
[11/29 02:04:34    255s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:04:34    255s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:04:34    255s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:04:34    255s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:04:34    255s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:04:34    255s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:04:34    255s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:04:34    255s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:04:34    255s] ### Creating LA Mngr, finished. totSessionCpu=0:04:16 mem=3879.4M
[11/29 02:04:34    255s] Running pre-eGR process
[11/29 02:04:34    255s] (I)      Initializing eGR engine (regular)
[11/29 02:04:34    255s] [NR-eGR] Started Early Global Route ( Curr Mem: 3.30 MB )
[11/29 02:04:34    255s] Set min layer with parameter ( 1 )
[11/29 02:04:34    255s] Set max layer with parameter ( 10 )
[11/29 02:04:34    255s] (I)      clean place blk overflow:
[11/29 02:04:34    255s] (I)      H : enabled 1.00 0
[11/29 02:04:34    255s] (I)      V : enabled 1.00 0
[11/29 02:04:34    255s] (I)      Initializing eGR engine (regular)
[11/29 02:04:34    255s] Set min layer with parameter ( 1 )
[11/29 02:04:34    255s] Set max layer with parameter ( 10 )
[11/29 02:04:34    255s] (I)      clean place blk overflow:
[11/29 02:04:34    255s] (I)      H : enabled 1.00 0
[11/29 02:04:34    255s] (I)      V : enabled 1.00 0
[11/29 02:04:34    255s] (I)      Running eGR Regular flow
[11/29 02:04:34    255s] (I)      # wire layers (front) : 11
[11/29 02:04:34    255s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[11/29 02:04:34    255s] (I)      # wire layers (back)  : 0
[11/29 02:04:34    255s] (I)      min wire layer : 1
[11/29 02:04:34    255s] (I)      max wire layer : 10
[11/29 02:04:34    255s] (I)      # cut layers (front) : 10
[11/29 02:04:34    255s] (I)      # cut layers (back)  : 0
[11/29 02:04:34    255s] (I)      min cut layer : 1
[11/29 02:04:34    255s] (I)      max cut layer : 9
[11/29 02:04:34    255s] (I)      ================================ Layers ================================
[11/29 02:04:34    255s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:04:34    255s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:04:34    255s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:04:34    255s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:04:34    255s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:04:34    255s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:04:34    255s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:04:34    255s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:04:34    255s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:04:34    255s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:04:34    255s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:04:34    255s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:04:34    255s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:04:34    255s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:04:34    255s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:04:34    255s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:04:34    255s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:04:34    255s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:04:34    255s] (I)      Started Import and model ( Curr Mem: 3.30 MB )
[11/29 02:04:34    255s] (I)      == Non-default Options ==
[11/29 02:04:34    255s] (I)      Maximum routing layer                              : 10
[11/29 02:04:34    255s] (I)      Minimum routing layer                              : 1
[11/29 02:04:34    255s] (I)      Top routing layer                                  : 10
[11/29 02:04:34    255s] (I)      Bottom routing layer                               : 1
[11/29 02:04:34    255s] (I)      Number of threads                                  : 1
[11/29 02:04:34    255s] (I)      Route tie net to shape                             : auto
[11/29 02:04:34    255s] (I)      Method to set GCell size                           : row
[11/29 02:04:34    255s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:04:34    255s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:04:34    255s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:04:34    255s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:04:34    255s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:04:34    255s] (I)      ============== Pin Summary ==============
[11/29 02:04:34    255s] (I)      +-------+--------+---------+------------+
[11/29 02:04:34    255s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:04:34    255s] (I)      +-------+--------+---------+------------+
[11/29 02:04:34    255s] (I)      |     1 |   9220 |  100.00 |        Pin |
[11/29 02:04:34    255s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:04:34    255s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:04:34    255s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:04:34    255s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:04:34    255s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:04:34    255s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:04:34    255s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:04:34    255s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:04:34    255s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:04:34    255s] (I)      +-------+--------+---------+------------+
[11/29 02:04:34    255s] (I)      Custom ignore net properties:
[11/29 02:04:34    255s] (I)      1 : NotLegal
[11/29 02:04:34    255s] (I)      Default ignore net properties:
[11/29 02:04:34    255s] (I)      1 : Special
[11/29 02:04:34    255s] (I)      2 : Analog
[11/29 02:04:34    255s] (I)      3 : Fixed
[11/29 02:04:34    255s] (I)      4 : Skipped
[11/29 02:04:34    255s] (I)      5 : MixedSignal
[11/29 02:04:34    255s] (I)      Prerouted net properties:
[11/29 02:04:34    255s] (I)      1 : NotLegal
[11/29 02:04:34    255s] (I)      2 : Special
[11/29 02:04:34    255s] (I)      3 : Analog
[11/29 02:04:34    255s] (I)      4 : Fixed
[11/29 02:04:34    255s] (I)      5 : Skipped
[11/29 02:04:34    255s] (I)      6 : MixedSignal
[11/29 02:04:34    255s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:04:34    255s] (I)      Use row-based GCell size
[11/29 02:04:34    255s] (I)      Use row-based GCell align
[11/29 02:04:34    255s] (I)      layer 0 area = 0
[11/29 02:04:34    255s] (I)      layer 1 area = 0
[11/29 02:04:34    255s] (I)      layer 2 area = 0
[11/29 02:04:34    255s] (I)      layer 3 area = 0
[11/29 02:04:34    255s] (I)      layer 4 area = 0
[11/29 02:04:34    255s] (I)      layer 5 area = 0
[11/29 02:04:34    255s] (I)      layer 6 area = 0
[11/29 02:04:34    255s] (I)      layer 7 area = 0
[11/29 02:04:34    255s] (I)      layer 8 area = 0
[11/29 02:04:34    255s] (I)      layer 9 area = 0
[11/29 02:04:34    255s] (I)      GCell unit size   : 2800
[11/29 02:04:34    255s] (I)      GCell multiplier  : 1
[11/29 02:04:34    255s] (I)      GCell row height  : 2800
[11/29 02:04:34    255s] (I)      Actual row height : 2800
[11/29 02:04:34    255s] (I)      GCell align ref   : 16340 24080
[11/29 02:04:34    255s] [NR-eGR] Track table information for default rule: 
[11/29 02:04:34    255s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:04:34    255s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:04:34    255s] (I)      ============== Default via ===============
[11/29 02:04:34    255s] (I)      +---+------------------+-----------------+
[11/29 02:04:34    255s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:04:34    255s] (I)      +---+------------------+-----------------+
[11/29 02:04:34    255s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[11/29 02:04:34    255s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[11/29 02:04:34    255s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:04:34    255s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:04:34    255s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:04:34    255s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:04:34    255s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:04:34    255s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:04:34    255s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:04:34    255s] (I)      +---+------------------+-----------------+
[11/29 02:04:34    255s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:04:34    255s] [NR-eGR] Read 4857 PG shapes
[11/29 02:04:34    255s] [NR-eGR] Read 0 clock shapes
[11/29 02:04:34    255s] [NR-eGR] Read 0 other shapes
[11/29 02:04:34    255s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:04:34    255s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:04:34    255s] [NR-eGR] #Instance Blockages : 93652
[11/29 02:04:34    255s] [NR-eGR] #PG Blockages       : 4857
[11/29 02:04:34    255s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:04:34    255s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:04:34    255s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:04:34    255s] [NR-eGR] #Other Blockages    : 0
[11/29 02:04:34    255s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:04:34    255s] [NR-eGR] #prerouted nets         : 1
[11/29 02:04:34    255s] [NR-eGR] #prerouted special nets : 0
[11/29 02:04:34    255s] [NR-eGR] #prerouted wires        : 3148
[11/29 02:04:34    255s] (I)        Front-side 2948 ( ignored 1 )
[11/29 02:04:34    255s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:04:34    255s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:04:34    255s] [NR-eGR] Read 2948 nets ( ignored 1 )
[11/29 02:04:34    255s] (I)      handle routing halo
[11/29 02:04:34    255s] (I)      Reading macro buffers
[11/29 02:04:34    255s] (I)      Number of macro buffers: 0
[11/29 02:04:34    255s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:04:34    255s] (I)      original grid = 61 x 115
[11/29 02:04:34    255s] (I)      merged grid = 61 x 115
[11/29 02:04:34    255s] (I)      Read Num Blocks=98509  Num Prerouted Wires=3148  Num CS=0
[11/29 02:04:34    255s] (I)      Layer 0 (H) : #blockages 94048 : #preroutes 915
[11/29 02:04:34    255s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 1529
[11/29 02:04:34    255s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 612
[11/29 02:04:34    255s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 88
[11/29 02:04:34    255s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 4
[11/29 02:04:34    255s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:04:34    255s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:04:34    255s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:04:34    255s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:04:34    255s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:04:34    255s] (I)      Number of ignored nets                =      1
[11/29 02:04:34    255s] (I)      Number of connected nets              =      0
[11/29 02:04:34    255s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/29 02:04:34    255s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:04:34    255s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:04:34    255s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:04:34    255s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:04:34    255s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:04:34    255s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:04:34    255s] (I)      Ndr track 0 does not exist
[11/29 02:04:34    255s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:04:34    255s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:04:34    255s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:04:34    255s] (I)      Site width          :   380  (dbu)
[11/29 02:04:34    255s] (I)      Row height          :  2800  (dbu)
[11/29 02:04:34    255s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:04:34    255s] (I)      GCell width         :  2800  (dbu)
[11/29 02:04:34    255s] (I)      GCell height        :  2800  (dbu)
[11/29 02:04:34    255s] (I)      Grid                :    61   115    10
[11/29 02:04:34    255s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:04:34    255s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:04:34    255s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:04:34    255s] (I)      Horizontal capacity :  2800     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:04:34    255s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:04:34    255s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:04:34    255s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:04:34    255s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:04:34    255s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:04:34    255s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:04:34    255s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:04:34    255s] (I)      --------------------------------------------------------
[11/29 02:04:34    255s] 
[11/29 02:04:34    255s] [NR-eGR] == Routing rule table ==
[11/29 02:04:34    255s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:04:34    255s] [NR-eGR] ----------------------
[11/29 02:04:34    255s] [NR-eGR]   0  (Default)   2947 
[11/29 02:04:34    255s] (I)      ==== NDR : (Default) ====
[11/29 02:04:34    255s] (I)      +--------------+--------+
[11/29 02:04:34    255s] (I)      |           ID |      0 |
[11/29 02:04:34    255s] (I)      |      Default |    yes |
[11/29 02:04:34    255s] (I)      |  Clk Special |     no |
[11/29 02:04:34    255s] (I)      | Hard spacing |     no |
[11/29 02:04:34    255s] (I)      |    NDR track | (none) |
[11/29 02:04:34    255s] (I)      |      NDR via | (none) |
[11/29 02:04:34    255s] (I)      |  Extra space |      0 |
[11/29 02:04:34    255s] (I)      |      Shields |      0 |
[11/29 02:04:34    255s] (I)      |   Demand (H) |      1 |
[11/29 02:04:34    255s] (I)      |   Demand (V) |      1 |
[11/29 02:04:34    255s] (I)      |        #Nets |   2947 |
[11/29 02:04:34    255s] (I)      +--------------+--------+
[11/29 02:04:34    255s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:04:34    255s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:04:34    255s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:04:34    255s] (I)      |  metal1    140      130    280      280      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:04:34    255s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:04:34    255s] (I)      =============== Blocked Tracks ===============
[11/29 02:04:34    255s] (I)      +-------+---------+----------+---------------+
[11/29 02:04:34    255s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:04:34    255s] (I)      +-------+---------+----------+---------------+
[11/29 02:04:34    255s] (I)      |     1 |   70272 |    48346 |        68.80% |
[11/29 02:04:34    255s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:04:34    255s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:04:34    255s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:04:34    255s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:04:34    255s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:04:34    255s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:04:34    255s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:04:34    255s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:04:34    255s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:04:34    255s] (I)      +-------+---------+----------+---------------+
[11/29 02:04:34    255s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3.30 MB )
[11/29 02:04:34    255s] (I)      Reset routing kernel
[11/29 02:04:34    255s] (I)      Started Global Routing ( Curr Mem: 3.30 MB )
[11/29 02:04:34    255s] (I)      totalPins=9331  totalGlobalPin=8369 (89.69%)
[11/29 02:04:34    255s] (I)      ================== Net Group Info ==================
[11/29 02:04:34    255s] (I)      +----+----------------+--------------+-------------+
[11/29 02:04:34    255s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:04:34    255s] (I)      +----+----------------+--------------+-------------+
[11/29 02:04:34    255s] (I)      |  1 |           2947 |    metal1(1) | metal10(10) |
[11/29 02:04:34    255s] (I)      +----+----------------+--------------+-------------+
[11/29 02:04:34    255s] (I)      total 2D Cap : 264290 = (137944 H, 126346 V)
[11/29 02:04:34    255s] (I)      total 2D Demand : 4177 = (2338 H, 1839 V)
[11/29 02:04:34    255s] (I)      init route region map
[11/29 02:04:34    255s] (I)      #blocked regions = 0
[11/29 02:04:34    255s] (I)      #non-blocked regions = 1
[11/29 02:04:34    255s] (I)      init safety region map
[11/29 02:04:34    255s] (I)      #blocked regions = 0
[11/29 02:04:34    255s] (I)      #non-blocked regions = 1
[11/29 02:04:34    255s] (I)      
[11/29 02:04:34    255s] (I)      ============  Phase 1a Route ============
[11/29 02:04:34    255s] [NR-eGR] Layer group 1: route 2947 net(s) in layer range [1, 10]
[11/29 02:04:34    255s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:04:34    255s] (I)      Usage: 17894 = (9498 H, 8396 V) = (6.89% H, 6.65% V) = (1.330e+04um H, 1.175e+04um V)
[11/29 02:04:34    255s] (I)      
[11/29 02:04:34    255s] (I)      ============  Phase 1b Route ============
[11/29 02:04:34    255s] (I)      Usage: 17895 = (9499 H, 8396 V) = (6.89% H, 6.65% V) = (1.330e+04um H, 1.175e+04um V)
[11/29 02:04:34    255s] (I)      Overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 2.505300e+04um
[11/29 02:04:34    255s] (I)      Congestion metric : 0.00%H 2.74%V, 2.74%HV
[11/29 02:04:34    255s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:04:34    255s] (I)      
[11/29 02:04:34    255s] (I)      ============  Phase 1c Route ============
[11/29 02:04:34    255s] (I)      Level2 Grid: 13 x 23
[11/29 02:04:34    255s] (I)      Usage: 17895 = (9499 H, 8396 V) = (6.89% H, 6.65% V) = (1.330e+04um H, 1.175e+04um V)
[11/29 02:04:34    255s] (I)      
[11/29 02:04:34    255s] (I)      ============  Phase 1d Route ============
[11/29 02:04:34    255s] (I)      Usage: 17898 = (9499 H, 8399 V) = (6.89% H, 6.65% V) = (1.330e+04um H, 1.176e+04um V)
[11/29 02:04:34    255s] (I)      
[11/29 02:04:34    255s] (I)      ============  Phase 1e Route ============
[11/29 02:04:34    255s] (I)      Usage: 17898 = (9499 H, 8399 V) = (6.89% H, 6.65% V) = (1.330e+04um H, 1.176e+04um V)
[11/29 02:04:34    255s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 2.505720e+04um
[11/29 02:04:34    255s] (I)      
[11/29 02:04:34    255s] (I)      ============  Phase 1l Route ============
[11/29 02:04:34    255s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:04:34    255s] (I)      Layer  1:      21662        13         5       44860       24140    (65.01%) 
[11/29 02:04:34    255s] (I)      Layer  2:      48157      9095        65           0       51240    ( 0.00%) 
[11/29 02:04:34    255s] (I)      Layer  3:      67468      8365         0           0       69000    ( 0.00%) 
[11/29 02:04:34    255s] (I)      Layer  4:      32271      1913         0         570       34200    ( 1.64%) 
[11/29 02:04:34    255s] (I)      Layer  5:      32804      1109         0           0       34500    ( 0.00%) 
[11/29 02:04:34    255s] (I)      Layer  6:      31486       499         0         570       34200    ( 1.64%) 
[11/29 02:04:34    255s] (I)      Layer  7:       9530       136         0         877       10623    ( 7.62%) 
[11/29 02:04:34    255s] (I)      Layer  8:       8487        25         0        2667        8923    (23.01%) 
[11/29 02:04:34    255s] (I)      Layer  9:       3988         3         0        2335        3702    (38.68%) 
[11/29 02:04:34    255s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:04:34    255s] (I)      Total:        261553     21158        70       52922      275278    (16.12%) 
[11/29 02:04:34    255s] (I)      
[11/29 02:04:34    255s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:04:34    255s] [NR-eGR]                        OverCon            
[11/29 02:04:34    255s] [NR-eGR]                         #Gcell     %Gcell
[11/29 02:04:34    255s] [NR-eGR]        Layer               (1)    OverCon
[11/29 02:04:34    255s] [NR-eGR] ----------------------------------------------
[11/29 02:04:34    255s] [NR-eGR]  metal1 ( 1)         5( 0.21%)   ( 0.21%) 
[11/29 02:04:34    255s] [NR-eGR]  metal2 ( 2)        65( 0.93%)   ( 0.93%) 
[11/29 02:04:34    255s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:34    255s] [NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:34    255s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:34    255s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:34    255s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:34    255s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:34    255s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:34    255s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/29 02:04:34    255s] [NR-eGR] ----------------------------------------------
[11/29 02:04:34    255s] [NR-eGR]        Total        70( 0.12%)   ( 0.12%) 
[11/29 02:04:34    255s] [NR-eGR] 
[11/29 02:04:34    255s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.31 MB )
[11/29 02:04:34    255s] (I)      Updating congestion map
[11/29 02:04:34    255s] (I)      total 2D Cap : 265870 = (138730 H, 127140 V)
[11/29 02:04:34    255s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[11/29 02:04:34    255s] (I)      Running track assignment and export wires
[11/29 02:04:34    255s] (I)      Delete wires for 2947 nets 
[11/29 02:04:34    255s] (I)      ============= Track Assignment ============
[11/29 02:04:34    255s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.31 MB )
[11/29 02:04:34    255s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:04:34    255s] (I)      Run Multi-thread track assignment
[11/29 02:04:34    255s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.31 MB )
[11/29 02:04:34    255s] (I)      Started Export ( Curr Mem: 3.31 MB )
[11/29 02:04:34    255s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:04:34    255s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/29 02:04:34    255s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:34    255s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:04:34    255s] [NR-eGR] ------------------------------------
[11/29 02:04:34    255s] [NR-eGR]  metal1   (1H)          2458   8905 
[11/29 02:04:34    255s] [NR-eGR]  metal2   (2V)         10398   6674 
[11/29 02:04:34    255s] [NR-eGR]  metal3   (3H)         11704    911 
[11/29 02:04:34    255s] [NR-eGR]  metal4   (4V)          2639    351 
[11/29 02:04:34    255s] [NR-eGR]  metal5   (5H)          1684    445 
[11/29 02:04:34    255s] [NR-eGR]  metal6   (6V)           824    173 
[11/29 02:04:34    255s] [NR-eGR]  metal7   (7H)           200     51 
[11/29 02:04:34    255s] [NR-eGR]  metal8   (8V)            64     54 
[11/29 02:04:34    255s] [NR-eGR]  metal9   (9H)            40      2 
[11/29 02:04:34    255s] [NR-eGR]  metal10  (10V)            2      0 
[11/29 02:04:34    255s] [NR-eGR] ------------------------------------
[11/29 02:04:34    255s] [NR-eGR]           Total        30014  17566 
[11/29 02:04:34    255s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:34    255s] [NR-eGR] Total half perimeter of net bounding box: 28390um
[11/29 02:04:34    255s] [NR-eGR] Total length: 30014um, number of vias: 17566
[11/29 02:04:34    255s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:04:34    255s] (I)      == Layer wire length by net rule ==
[11/29 02:04:34    255s] (I)                       Default 
[11/29 02:04:34    255s] (I)      -------------------------
[11/29 02:04:34    255s] (I)       metal1   (1H)    2458um 
[11/29 02:04:34    255s] (I)       metal2   (2V)   10398um 
[11/29 02:04:34    255s] (I)       metal3   (3H)   11704um 
[11/29 02:04:34    255s] (I)       metal4   (4V)    2639um 
[11/29 02:04:34    255s] (I)       metal5   (5H)    1684um 
[11/29 02:04:34    255s] (I)       metal6   (6V)     824um 
[11/29 02:04:34    255s] (I)       metal7   (7H)     200um 
[11/29 02:04:34    255s] (I)       metal8   (8V)      64um 
[11/29 02:04:34    255s] (I)       metal9   (9H)      40um 
[11/29 02:04:34    255s] (I)       metal10  (10V)      2um 
[11/29 02:04:34    255s] (I)      -------------------------
[11/29 02:04:34    255s] (I)                Total  30014um 
[11/29 02:04:34    255s] (I)      == Layer via count by net rule ==
[11/29 02:04:34    255s] (I)                       Default 
[11/29 02:04:34    255s] (I)      -------------------------
[11/29 02:04:34    255s] (I)       metal1   (1H)      8905 
[11/29 02:04:34    255s] (I)       metal2   (2V)      6674 
[11/29 02:04:34    255s] (I)       metal3   (3H)       911 
[11/29 02:04:34    255s] (I)       metal4   (4V)       351 
[11/29 02:04:34    255s] (I)       metal5   (5H)       445 
[11/29 02:04:34    255s] (I)       metal6   (6V)       173 
[11/29 02:04:34    255s] (I)       metal7   (7H)        51 
[11/29 02:04:34    255s] (I)       metal8   (8V)        54 
[11/29 02:04:34    255s] (I)       metal9   (9H)         2 
[11/29 02:04:34    255s] (I)       metal10  (10V)        0 
[11/29 02:04:34    255s] (I)      -------------------------
[11/29 02:04:34    255s] (I)                Total    17566 
[11/29 02:04:34    255s] (I)      Finished Export ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.31 MB )
[11/29 02:04:34    255s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 3.31 MB )
[11/29 02:04:34    255s] [NR-eGR] Finished Early Global Route ( CPU: 0.35 sec, Real: 0.37 sec, Curr Mem: 3.31 MB )
[11/29 02:04:34    255s] (I)      ========================================= Runtime Summary ==========================================
[11/29 02:04:34    255s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/29 02:04:34    255s] (I)      ----------------------------------------------------------------------------------------------------
[11/29 02:04:34    255s] (I)       Early Global Route                             100.00%  244.48 sec  244.85 sec  0.37 sec  0.35 sec 
[11/29 02:04:34    255s] (I)       +-Early Global Route kernel                     98.70%  244.49 sec  244.85 sec  0.36 sec  0.35 sec 
[11/29 02:04:34    255s] (I)       | +-Import and model                            31.98%  244.49 sec  244.61 sec  0.12 sec  0.11 sec 
[11/29 02:04:34    255s] (I)       | | +-Create place DB                            5.65%  244.49 sec  244.51 sec  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)       | | | +-Import place data                        5.63%  244.49 sec  244.51 sec  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Read instances and placement           1.29%  244.49 sec  244.50 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Read nets                              4.25%  244.50 sec  244.51 sec  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)       | | +-Create route DB                           23.77%  244.51 sec  244.60 sec  0.09 sec  0.08 sec 
[11/29 02:04:34    255s] (I)       | | | +-Import route data (1T)                  23.66%  244.51 sec  244.60 sec  0.09 sec  0.08 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Read blockages ( Layer 1-10 )         10.00%  244.53 sec  244.56 sec  0.04 sec  0.04 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Read routing blockages               0.00%  244.53 sec  244.53 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Read bump blockages                  0.00%  244.53 sec  244.53 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Read instance blockages              8.94%  244.53 sec  244.56 sec  0.03 sec  0.03 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Read PG blockages                    0.34%  244.56 sec  244.56 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | | +-Allocate memory for PG via list    0.10%  244.56 sec  244.56 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Read clock blockages                 0.06%  244.56 sec  244.56 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Read other blockages                 0.05%  244.56 sec  244.56 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Read halo blockages                  0.01%  244.56 sec  244.56 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Read boundary cut boxes              0.00%  244.56 sec  244.56 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Read blackboxes                        0.00%  244.56 sec  244.56 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Read prerouted                         0.40%  244.56 sec  244.57 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Read nets                              0.45%  244.57 sec  244.57 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Set up via pillars                     0.24%  244.58 sec  244.58 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Read net priorities                    0.11%  244.58 sec  244.58 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Initialize 3D grid graph               0.10%  244.59 sec  244.59 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Model blockage capacity                3.10%  244.59 sec  244.60 sec  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Initialize 3D capacity               2.95%  244.59 sec  244.60 sec  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)       | | +-Read aux data                              0.00%  244.60 sec  244.60 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | +-Others data preparation                    0.00%  244.60 sec  244.60 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | +-Create route kernel                        2.21%  244.60 sec  244.61 sec  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)       | +-Global Routing                              12.78%  244.61 sec  244.65 sec  0.05 sec  0.04 sec 
[11/29 02:04:34    255s] (I)       | | +-Initialization                             0.31%  244.61 sec  244.61 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | +-Net group 1                                9.45%  244.61 sec  244.64 sec  0.03 sec  0.03 sec 
[11/29 02:04:34    255s] (I)       | | | +-Generate topology                        0.85%  244.61 sec  244.61 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | +-Phase 1a                                 1.31%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Pattern routing (1T)                   0.90%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.14%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Add via demand to 2D                   0.21%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | +-Phase 1b                                 0.61%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Monotonic routing (1T)                 0.25%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | +-Phase 1c                                 0.23%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Two level Routing                      0.21%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Two Level Routing (Regular)          0.09%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | | +-Two Level Routing (Strong)           0.06%  244.62 sec  244.62 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | +-Phase 1d                                 0.58%  244.62 sec  244.63 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Detoured routing (1T)                  0.55%  244.62 sec  244.63 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | +-Phase 1e                                 0.04%  244.63 sec  244.63 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Route legalization                     0.00%  244.63 sec  244.63 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | | +-Phase 1l                                 4.83%  244.63 sec  244.64 sec  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)       | | | | +-Layer assignment (1T)                  4.62%  244.63 sec  244.64 sec  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)       | +-Export cong map                              3.07%  244.65 sec  244.67 sec  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)       | | +-Export 2D cong map                         1.42%  244.66 sec  244.67 sec  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)       | +-Extract Global 3D Wires                      0.14%  244.67 sec  244.67 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | +-Track Assignment (1T)                        6.88%  244.67 sec  244.69 sec  0.03 sec  0.03 sec 
[11/29 02:04:34    255s] (I)       | | +-Initialization                             0.06%  244.67 sec  244.67 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | +-Track Assignment Kernel                    6.73%  244.67 sec  244.69 sec  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)       | | +-Free Memory                                0.00%  244.69 sec  244.69 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | +-Export                                      42.33%  244.69 sec  244.85 sec  0.15 sec  0.15 sec 
[11/29 02:04:34    255s] (I)       | | +-Export DB wires                            6.09%  244.69 sec  244.71 sec  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)       | | | +-Export all nets                          4.99%  244.69 sec  244.71 sec  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)       | | | +-Set wire vias                            0.68%  244.71 sec  244.71 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | | +-Report wirelength                         10.75%  244.71 sec  244.75 sec  0.04 sec  0.04 sec 
[11/29 02:04:34    255s] (I)       | | +-Update net boxes                          25.37%  244.75 sec  244.85 sec  0.09 sec  0.09 sec 
[11/29 02:04:34    255s] (I)       | | +-Update timing                              0.00%  244.85 sec  244.85 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)       | +-Postprocess design                           0.00%  244.85 sec  244.85 sec  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)      ======================= Summary by functions ========================
[11/29 02:04:34    255s] (I)       Lv  Step                                      %      Real       CPU 
[11/29 02:04:34    255s] (I)      ---------------------------------------------------------------------
[11/29 02:04:34    255s] (I)        0  Early Global Route                  100.00%  0.37 sec  0.35 sec 
[11/29 02:04:34    255s] (I)        1  Early Global Route kernel            98.70%  0.36 sec  0.35 sec 
[11/29 02:04:34    255s] (I)        2  Export                               42.33%  0.15 sec  0.15 sec 
[11/29 02:04:34    255s] (I)        2  Import and model                     31.98%  0.12 sec  0.11 sec 
[11/29 02:04:34    255s] (I)        2  Global Routing                       12.78%  0.05 sec  0.04 sec 
[11/29 02:04:34    255s] (I)        2  Track Assignment (1T)                 6.88%  0.03 sec  0.03 sec 
[11/29 02:04:34    255s] (I)        2  Export cong map                       3.07%  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)        2  Extract Global 3D Wires               0.14%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        2  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        3  Update net boxes                     25.37%  0.09 sec  0.09 sec 
[11/29 02:04:34    255s] (I)        3  Create route DB                      23.77%  0.09 sec  0.08 sec 
[11/29 02:04:34    255s] (I)        3  Report wirelength                    10.75%  0.04 sec  0.04 sec 
[11/29 02:04:34    255s] (I)        3  Net group 1                           9.45%  0.03 sec  0.03 sec 
[11/29 02:04:34    255s] (I)        3  Track Assignment Kernel               6.73%  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)        3  Export DB wires                       6.09%  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)        3  Create place DB                       5.65%  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)        3  Create route kernel                   2.21%  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)        3  Export 2D cong map                    1.42%  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)        3  Initialization                        0.37%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        3  Update timing                         0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        4  Import route data (1T)               23.66%  0.09 sec  0.08 sec 
[11/29 02:04:34    255s] (I)        4  Import place data                     5.63%  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)        4  Export all nets                       4.99%  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)        4  Phase 1l                              4.83%  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)        4  Phase 1a                              1.31%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        4  Generate topology                     0.85%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        4  Set wire vias                         0.68%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        4  Phase 1b                              0.61%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        4  Phase 1d                              0.58%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        4  Phase 1c                              0.23%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        4  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Read blockages ( Layer 1-10 )        10.00%  0.04 sec  0.04 sec 
[11/29 02:04:34    255s] (I)        5  Read nets                             4.69%  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)        5  Layer assignment (1T)                 4.62%  0.02 sec  0.02 sec 
[11/29 02:04:34    255s] (I)        5  Model blockage capacity               3.10%  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)        5  Read instances and placement          1.29%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Pattern routing (1T)                  0.90%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Detoured routing (1T)                 0.55%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Read prerouted                        0.40%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Monotonic routing (1T)                0.25%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Set up via pillars                    0.24%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Add via demand to 2D                  0.21%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Two level Routing                     0.21%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Pattern Routing Avoiding Blockages    0.14%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Read net priorities                   0.11%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Initialize 3D grid graph              0.10%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Read instance blockages               8.94%  0.03 sec  0.03 sec 
[11/29 02:04:34    255s] (I)        6  Initialize 3D capacity                2.95%  0.01 sec  0.01 sec 
[11/29 02:04:34    255s] (I)        6  Read PG blockages                     0.34%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Two Level Routing (Regular)           0.09%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Read clock blockages                  0.06%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Two Level Routing (Strong)            0.06%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] (I)        7  Allocate memory for PG via list       0.10%  0.00 sec  0.00 sec 
[11/29 02:04:34    255s] Running post-eGR process
[11/29 02:04:34    255s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.5)
[11/29 02:04:34    255s]     Routing using NR in eGR->NR Step done.
[11/29 02:04:34    256s] Net route status summary:
[11/29 02:04:34    256s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:04:34    256s]   Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:04:34    256s] 
[11/29 02:04:34    256s] CCOPT: Done with clock implementation routing.
[11/29 02:04:34    256s] 
[11/29 02:04:34    256s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:22.4 real=0:00:22.5)
[11/29 02:04:34    256s]   Clock implementation routing done.
[11/29 02:04:34    256s]   Leaving CCOpt scope - extractRC...
[11/29 02:04:34    256s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[11/29 02:04:34    256s] Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
[11/29 02:04:34    256s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:04:34    256s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:04:34    256s] pre_route RC Extraction called for design top.
[11/29 02:04:34    256s] RC Extraction called in multi-corner(1) mode.
[11/29 02:04:34    256s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:04:34    256s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:04:34    256s] RCMode: PreRoute
[11/29 02:04:34    256s]       RC Corner Indexes            0   
[11/29 02:04:34    256s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:04:34    256s] Resistance Scaling Factor    : 1.00000 
[11/29 02:04:34    256s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:04:34    256s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:04:34    256s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:04:34    256s] Shrink Factor                : 1.00000
[11/29 02:04:34    256s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:04:34    256s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:04:34    256s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:04:34    256s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:04:34    256s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:04:34    256s] eee: pegSigSF=1.070000
[11/29 02:04:34    256s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:04:34    256s] Initializing multi-corner resistance tables ...
[11/29 02:04:34    256s] eee: Grid unit RC data computation started
[11/29 02:04:34    256s] eee: Grid unit RC data computation completed
[11/29 02:04:34    256s] eee: l=1 avDens=0.100495 usedTrk=663.266788 availTrk=6600.000000 sigTrk=663.266788
[11/29 02:04:34    256s] eee: l=2 avDens=0.145342 usedTrk=824.626963 availTrk=5673.684211 sigTrk=824.626963
[11/29 02:04:34    256s] eee: l=3 avDens=0.120241 usedTrk=925.857214 availTrk=7700.000000 sigTrk=925.857214
[11/29 02:04:34    256s] eee: l=4 avDens=0.054144 usedTrk=200.333784 availTrk=3700.000000 sigTrk=200.333784
[11/29 02:04:34    256s] eee: l=5 avDens=0.079129 usedTrk=213.648073 availTrk=2700.000000 sigTrk=213.648073
[11/29 02:04:34    256s] eee: l=6 avDens=0.078110 usedTrk=164.030465 availTrk=2100.000000 sigTrk=164.030465
[11/29 02:04:34    256s] eee: l=7 avDens=0.084078 usedTrk=40.637571 availTrk=483.333333 sigTrk=40.637571
[11/29 02:04:34    256s] eee: l=8 avDens=0.140673 usedTrk=39.857429 availTrk=283.333333 sigTrk=39.857429
[11/29 02:04:34    256s] eee: l=9 avDens=0.045453 usedTrk=33.010357 availTrk=726.250000 sigTrk=33.010357
[11/29 02:04:34    256s] eee: l=10 avDens=0.005997 usedTrk=0.149929 availTrk=25.000000 sigTrk=0.149929
[11/29 02:04:34    256s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:04:34    256s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:04:34    256s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.275274 uaWl=1.000000 uaWlH=0.186700 aWlH=0.000000 lMod=0 pMax=0.829900 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:04:34    256s] eee: NetCapCache creation started. (Current Mem: 3884.137M) 
[11/29 02:04:34    256s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3884.137M) 
[11/29 02:04:34    256s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:04:34    256s] eee: Metal Layers Info:
[11/29 02:04:34    256s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:34    256s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:04:34    256s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:34    256s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:04:34    256s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:04:34    256s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:04:34    256s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:04:34    256s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:04:34    256s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:04:34    256s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:04:34    256s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:04:34    256s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:04:34    256s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:04:34    256s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:04:34    256s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:04:34    256s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:04:34    256s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:04:34    256s] eee: +----------------------------------------------------+
[11/29 02:04:34    256s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:04:34    256s] eee: +----------------------------------------------------+
[11/29 02:04:34    256s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:04:34    256s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:04:34    256s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:04:34    256s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:04:34    256s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:04:34    256s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:04:34    256s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:04:34    256s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3884.137M)
[11/29 02:04:34    256s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[11/29 02:04:34    256s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:04:34    256s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:04:35    256s] End AAE Lib Interpolated Model. (MEM=3894.410156 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:04:35    256s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:04:35    256s]   Clock DAG hash after routing clock trees: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:35    256s]   CTS services accumulated run-time stats after routing clock trees:
[11/29 02:04:35    256s]     delay calculator: calls=5153, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:35    256s]     steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:35    256s]   Clock DAG stats after routing clock trees:
[11/29 02:04:35    256s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:04:35    256s]     sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:04:35    256s]     misc counts      : r=1, pp=8323, mci=0
[11/29 02:04:35    256s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:04:35    256s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:04:35    256s]     sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:04:35    256s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:04:35    256s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:04:35    256s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:04:35    256s]   Clock DAG net violations after routing clock trees:
[11/29 02:04:35    256s]     Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:04:35    256s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[11/29 02:04:35    256s]     Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:04:35    256s]   Primary reporting skew groups after routing clock trees:
[11/29 02:04:35    256s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:35    256s]         min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:04:35    256s]         max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:04:35    256s]   Skew group summary after routing clock trees:
[11/29 02:04:35    256s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:35    256s]   CCOpt::Phase::Routing done. (took cpu=0:00:22.8 real=0:00:22.8)
[11/29 02:04:35    256s]   CCOpt::Phase::PostConditioning...
[11/29 02:04:35    256s]   PSR: n = 2221 unplaced = 0 placed = 2221 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[11/29 02:04:35    256s]   CTS PSR unset = 2221 soft_fixed = 0 fixed = 0 unknown = 0
[11/29 02:04:35    256s]   Leaving CCOpt scope - Initializing placement interface...
[11/29 02:04:35    256s] Memory usage before memory release/compaction is 3894.6
[11/29 02:04:35    256s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:04:35    256s] Memory usage at beginning of DPlace-Init is 3894.6M.
[11/29 02:04:35    256s] OPERPROF: Starting DPlace-Init at level 1, MEM:3894.6M, EPOCH TIME: 1764399875.194149
[11/29 02:04:35    256s] Processing tracks to init pin-track alignment.
[11/29 02:04:35    256s] z: 2, totalTracks: 1
[11/29 02:04:35    256s] z: 4, totalTracks: 1
[11/29 02:04:35    256s] z: 6, totalTracks: 1
[11/29 02:04:35    256s] z: 8, totalTracks: 1
[11/29 02:04:35    256s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:04:35    256s] Cell top LLGs are deleted
[11/29 02:04:35    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:35    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:35    256s] # Building top llgBox search-tree.
[11/29 02:04:35    256s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3894.9M, EPOCH TIME: 1764399875.246314
[11/29 02:04:35    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:35    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:04:35    256s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3894.9M, EPOCH TIME: 1764399875.246949
[11/29 02:04:35    256s] Max number of tech site patterns supported in site array is 256.
[11/29 02:04:35    256s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:04:35    256s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:04:35    256s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:04:35    256s] Fast DP-INIT is on for default
[11/29 02:04:35    256s] Keep-away cache is enable on metals: 1-10
[11/29 02:04:35    256s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:04:35    256s] Atter site array init, number of instance map data is 0.
[11/29 02:04:35    256s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.012, MEM:3894.9M, EPOCH TIME: 1764399875.259241
[11/29 02:04:35    256s] 
[11/29 02:04:35    256s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:04:35    256s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:04:35    256s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.016, REAL:0.016, MEM:3895.4M, EPOCH TIME: 1764399875.262211
[11/29 02:04:35    256s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3895.4M, EPOCH TIME: 1764399875.262259
[11/29 02:04:35    256s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3895.4M, EPOCH TIME: 1764399875.262329
[11/29 02:04:35    256s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3895.4MB).
[11/29 02:04:35    256s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.068, REAL:0.069, MEM:3895.4M, EPOCH TIME: 1764399875.262700
[11/29 02:04:35    256s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:04:35    256s]   Removing CTS place status from clock tree and sinks.
[11/29 02:04:35    256s]   Removed CTS place status from 0 clock cells (out of 8325 ) and 0 clock sinks (out of 0 ).
[11/29 02:04:35    256s]   Legalizer reserving space for clock trees
[11/29 02:04:35    256s]   PostConditioning...
[11/29 02:04:35    256s]     PostConditioning active optimizations:
[11/29 02:04:35    256s]      - DRV fixing with initial upsizing, sizing and buffering
[11/29 02:04:35    256s]      - Skew fixing with sizing
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     Currently running CTS, using active skew data
[11/29 02:04:35    256s]     ProEngine running partially connected to DB
[11/29 02:04:35    256s]     Reset bufferability constraints...
[11/29 02:04:35    256s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[11/29 02:04:35    256s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:04:35    256s]     PostConditioning Upsizing To Fix DRVs...
[11/29 02:04:35    256s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:35    256s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[11/29 02:04:35    256s]         delay calculator: calls=5153, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:35    256s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:35    256s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[11/29 02:04:35    256s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Statistics: Fix DRVs (initial upsizing):
[11/29 02:04:35    256s]       ========================================
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Cell changes by Net Type:
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       top                0            0           0            0                    0                0
[11/29 02:04:35    256s]       trunk              0            0           0            0                    0                0
[11/29 02:04:35    256s]       leaf               0            0           0            0                    0                0
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       Total              0            0           0            0                    0                0
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/29 02:04:35    256s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:35    256s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[11/29 02:04:35    256s]         delay calculator: calls=5153, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:35    256s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:35    256s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[11/29 02:04:35    256s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:04:35    256s]         sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:04:35    256s]         misc counts      : r=1, pp=8323, mci=0
[11/29 02:04:35    256s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:04:35    256s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:04:35    256s]         sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:04:35    256s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:04:35    256s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:04:35    256s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:04:35    256s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[11/29 02:04:35    256s]         Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:04:35    256s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[11/29 02:04:35    256s]         Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:04:35    256s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[11/29 02:04:35    256s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:04:35    256s]             min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:04:35    256s]             max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:04:35    256s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[11/29 02:04:35    256s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:04:35    256s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:04:35    256s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:04:35    256s]     Recomputing CTS skew targets...
[11/29 02:04:35    256s]     Resolving skew group constraints...
[11/29 02:04:35    256s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[11/29 02:04:35    256s]     Resolving skew group constraints done.
[11/29 02:04:35    256s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:04:35    256s]     PostConditioning Fixing DRVs...
[11/29 02:04:35    256s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:35    256s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[11/29 02:04:35    256s]         delay calculator: calls=5153, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:35    256s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:35    256s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/29 02:04:35    256s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Statistics: Fix DRVs (cell sizing):
[11/29 02:04:35    256s]       ===================================
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Cell changes by Net Type:
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       top                0            0           0            0                    0                0
[11/29 02:04:35    256s]       trunk              0            0           0            0                    0                0
[11/29 02:04:35    256s]       leaf               0            0           0            0                    0                0
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       Total              0            0           0            0                    0                0
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/29 02:04:35    256s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:35    256s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[11/29 02:04:35    256s]         delay calculator: calls=5153, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:35    256s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:35    256s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[11/29 02:04:35    256s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:04:35    256s]         sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:04:35    256s]         misc counts      : r=1, pp=8323, mci=0
[11/29 02:04:35    256s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:04:35    256s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:04:35    256s]         sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:04:35    256s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:04:35    256s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:04:35    256s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:04:35    256s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[11/29 02:04:35    256s]         Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:04:35    256s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[11/29 02:04:35    256s]         Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:04:35    256s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[11/29 02:04:35    256s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:04:35    256s]             min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:04:35    256s]             max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:04:35    256s]       Skew group summary after 'PostConditioning Fixing DRVs':
[11/29 02:04:35    256s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:04:35    256s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:04:35    256s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:04:35    256s]     Buffering to fix DRVs...
[11/29 02:04:35    256s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[11/29 02:04:35    256s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/29 02:04:35    256s]     Inserted 0 buffers and inverters.
[11/29 02:04:35    256s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[11/29 02:04:35    256s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[11/29 02:04:35    256s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:35    256s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[11/29 02:04:35    256s]       delay calculator: calls=5153, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:35    256s]       steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:35    256s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[11/29 02:04:35    256s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:04:35    256s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:04:35    256s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:04:35    256s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:04:35    256s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:04:35    256s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:04:35    256s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:04:35    256s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:04:35    256s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:04:35    256s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[11/29 02:04:35    256s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:04:35    256s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[11/29 02:04:35    256s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:04:35    256s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[11/29 02:04:35    256s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:35    256s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:04:35    256s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:04:35    256s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[11/29 02:04:35    256s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:35    256s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     Slew Diagnostics: After DRV fixing
[11/29 02:04:35    256s]     ==================================
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     Global Causes:
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     -----
[11/29 02:04:35    256s]     Cause
[11/29 02:04:35    256s]     -----
[11/29 02:04:35    256s]       (empty table)
[11/29 02:04:35    256s]     -----
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     Top 5 overslews:
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     ---------------------------------
[11/29 02:04:35    256s]     Overslew    Causes    Driving Pin
[11/29 02:04:35    256s]     ---------------------------------
[11/29 02:04:35    256s]       (empty table)
[11/29 02:04:35    256s]     ---------------------------------
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     -------------------
[11/29 02:04:35    256s]     Cause    Occurences
[11/29 02:04:35    256s]     -------------------
[11/29 02:04:35    256s]       (empty table)
[11/29 02:04:35    256s]     -------------------
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     Violation diagnostics counts from the 0 nodes that have violations:
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     -------------------
[11/29 02:04:35    256s]     Cause    Occurences
[11/29 02:04:35    256s]     -------------------
[11/29 02:04:35    256s]       (empty table)
[11/29 02:04:35    256s]     -------------------
[11/29 02:04:35    256s]     
[11/29 02:04:35    256s]     PostConditioning Fixing Skew by cell sizing...
[11/29 02:04:35    256s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:35    256s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[11/29 02:04:35    256s]         delay calculator: calls=5153, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:35    256s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:35    256s]       Modifying slew-target multiplier by 1
[11/29 02:04:35    256s]       Path optimization required 0 stage delay updates 
[11/29 02:04:35    256s]       Fixing short paths with downsize only
[11/29 02:04:35    256s]       Resized 0 clock insts to decrease delay.
[11/29 02:04:35    256s]       Path optimization required 0 stage delay updates 
[11/29 02:04:35    256s]       Resized 0 clock insts to increase delay.
[11/29 02:04:35    256s]       Restoring slew-target multiplier
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Statistics: Fix Skew (cell sizing):
[11/29 02:04:35    256s]       ===================================
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Cell changes by Net Type:
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       top                0            0           0            0                    0                0
[11/29 02:04:35    256s]       trunk              0            0           0            0                    0                0
[11/29 02:04:35    256s]       leaf               0            0           0            0                    0                0
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       Total              0            0           0            0                    0                0
[11/29 02:04:35    256s]       -------------------------------------------------------------------------------------------------
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/29 02:04:35    256s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/29 02:04:35    256s]       
[11/29 02:04:35    256s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:35    256s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[11/29 02:04:35    256s]         delay calculator: calls=5153, total_wall_time=0.341s, mean_wall_time=0.066ms
[11/29 02:04:35    256s]         steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:35    256s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[11/29 02:04:35    256s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:04:35    256s]         sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:04:35    256s]         misc counts      : r=1, pp=8323, mci=0
[11/29 02:04:35    256s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:04:35    256s]         cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:04:35    256s]         sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:04:35    256s]         wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:04:35    256s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:04:35    256s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:04:35    256s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[11/29 02:04:35    256s]         Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:04:35    256s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[11/29 02:04:35    256s]         Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:04:35    256s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[11/29 02:04:35    256s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:35    256s]             min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:04:35    256s]             max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:04:35    256s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[11/29 02:04:35    256s]         skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:35    256s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:04:35    256s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:04:35    256s]     Reconnecting optimized routes...
[11/29 02:04:35    257s]     Reset timing graph...
[11/29 02:04:36    257s] Ignoring AAE DB Resetting ...
[11/29 02:04:36    257s]     Reset timing graph done.
[11/29 02:04:44    265s]     Set dirty flag on 0 instances, 0 nets
[11/29 02:04:44    265s]     Reconnecting optimized routes done. (took cpu=0:00:08.8 real=0:00:08.8)
[11/29 02:04:44    265s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[11/29 02:04:44    265s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:04:44    265s]   PostConditioning done.
[11/29 02:04:44    265s] Net route status summary:
[11/29 02:04:44    265s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:04:44    265s]   Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:04:44    265s]   Update timing and DAG stats after post-conditioning...
[11/29 02:04:44    265s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:04:44    265s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:04:44    265s] End AAE Lib Interpolated Model. (MEM=3895.847656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:04:44    265s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:04:44    265s]   Clock DAG hash after post-conditioning: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:44    265s]   CTS services accumulated run-time stats after post-conditioning:
[11/29 02:04:44    265s]     delay calculator: calls=5154, total_wall_time=0.342s, mean_wall_time=0.066ms
[11/29 02:04:44    265s]     steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:44    265s]   Clock DAG stats after post-conditioning:
[11/29 02:04:44    265s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:04:44    265s]     sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:04:44    265s]     misc counts      : r=1, pp=8323, mci=0
[11/29 02:04:44    265s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:04:44    265s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:04:44    265s]     sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:04:44    265s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:04:44    265s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:04:44    265s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:04:44    265s]   Clock DAG net violations after post-conditioning:
[11/29 02:04:44    265s]     Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:04:44    265s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[11/29 02:04:44    265s]     Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:04:44    265s]   Primary reporting skew groups after post-conditioning:
[11/29 02:04:44    265s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:44    265s]         min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:04:44    265s]         max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:04:44    265s]   Skew group summary after post-conditioning:
[11/29 02:04:44    265s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:04:44    265s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:09.5 real=0:00:09.5)
[11/29 02:04:44    265s]   Setting CTS place status to fixed for clock tree and sinks.
[11/29 02:04:44    265s]   numClockCells = 8325, numClockCellsFixed = 8325, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/29 02:04:44    265s]   Post-balance tidy up or trial balance steps...
[11/29 02:04:44    265s]   Clock DAG hash at end of CTS: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:04:44    265s]   CTS services accumulated run-time stats at end of CTS:
[11/29 02:04:44    265s]     delay calculator: calls=5154, total_wall_time=0.342s, mean_wall_time=0.066ms
[11/29 02:04:44    265s]     steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG stats at end of CTS:
[11/29 02:04:44    265s]   ==============================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   -------------------------------------------------------
[11/29 02:04:44    265s]   Cell type                 Count    Area     Capacitance
[11/29 02:04:44    265s]   -------------------------------------------------------
[11/29 02:04:44    265s]   Buffers                     0      0.000       0.000
[11/29 02:04:44    265s]   Inverters                   0      0.000       0.000
[11/29 02:04:44    265s]   Integrated Clock Gates      0      0.000       0.000
[11/29 02:04:44    265s]   Discrete Clock Gates        0      0.000       0.000
[11/29 02:04:44    265s]   Clock Logic                 0      0.000       0.000
[11/29 02:04:44    265s]   All                         0      0.000       0.000
[11/29 02:04:44    265s]   -------------------------------------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG miscellaneous counts at end of CTS:
[11/29 02:04:44    265s]   =============================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   ------------------------------
[11/29 02:04:44    265s]   Type                     Count
[11/29 02:04:44    265s]   ------------------------------
[11/29 02:04:44    265s]   Roots                       1
[11/29 02:04:44    265s]   Preserved Ports          8323
[11/29 02:04:44    265s]   Multiple Clock Inputs       0
[11/29 02:04:44    265s]   ------------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG sink counts at end of CTS:
[11/29 02:04:44    265s]   ====================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   -------------------------
[11/29 02:04:44    265s]   Sink type           Count
[11/29 02:04:44    265s]   -------------------------
[11/29 02:04:44    265s]   Regular              915
[11/29 02:04:44    265s]   Enable Latch           0
[11/29 02:04:44    265s]   Load Capacitance       0
[11/29 02:04:44    265s]   Antenna Diode          0
[11/29 02:04:44    265s]   Node Sink              0
[11/29 02:04:44    265s]   Port                   0
[11/29 02:04:44    265s]   Total                915
[11/29 02:04:44    265s]   -------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG wire lengths at end of CTS:
[11/29 02:04:44    265s]   =====================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   --------------------
[11/29 02:04:44    265s]   Type     Wire Length
[11/29 02:04:44    265s]   --------------------
[11/29 02:04:44    265s]   Top         0.000
[11/29 02:04:44    265s]   Trunk       0.000
[11/29 02:04:44    265s]   Leaf        0.000
[11/29 02:04:44    265s]   Total       0.000
[11/29 02:04:44    265s]   --------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG hp wire lengths at end of CTS:
[11/29 02:04:44    265s]   ========================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   -----------------------
[11/29 02:04:44    265s]   Type     hp Wire Length
[11/29 02:04:44    265s]   -----------------------
[11/29 02:04:44    265s]   Top           0.000
[11/29 02:04:44    265s]   Trunk         0.000
[11/29 02:04:44    265s]   Leaf        208.565
[11/29 02:04:44    265s]   Total       208.565
[11/29 02:04:44    265s]   -----------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG capacitances at end of CTS:
[11/29 02:04:44    265s]   =====================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   --------------------------------
[11/29 02:04:44    265s]   Type     Gate     Wire     Total
[11/29 02:04:44    265s]   --------------------------------
[11/29 02:04:44    265s]   Top      0.000    0.000    0.000
[11/29 02:04:44    265s]   Trunk    0.000    0.000    0.000
[11/29 02:04:44    265s]   Leaf     0.000    0.000    0.000
[11/29 02:04:44    265s]   Total    0.000    0.000    0.000
[11/29 02:04:44    265s]   --------------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG sink capacitances at end of CTS:
[11/29 02:04:44    265s]   ==========================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   -----------------------------------------------
[11/29 02:04:44    265s]   Total    Average    Std. Dev.    Min      Max
[11/29 02:04:44    265s]   -----------------------------------------------
[11/29 02:04:44    265s]   0.000     0.000       0.000      0.000    0.000
[11/29 02:04:44    265s]   -----------------------------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG net violations at end of CTS:
[11/29 02:04:44    265s]   =======================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   ----------------------------------------------------------------------------
[11/29 02:04:44    265s]   Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
[11/29 02:04:44    265s]   ----------------------------------------------------------------------------
[11/29 02:04:44    265s]   Fanout      -        1        815          0        815    [815]
[11/29 02:04:44    265s]   ----------------------------------------------------------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Clock DAG primary half-corner transition distribution at end of CTS:
[11/29 02:04:44    265s]   ====================================================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[11/29 02:04:44    265s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   Leaf        0.150       1       0.000       0.000      0.000    0.000    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
[11/29 02:04:44    265s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Primary reporting skew groups summary at end of CTS:
[11/29 02:04:44    265s]   ====================================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[11/29 02:04:44    265s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.000     0.000     0.000       0.100         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[11/29 02:04:44    265s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Skew group summary at end of CTS:
[11/29 02:04:44    265s]   =================================
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
[11/29 02:04:44    265s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.000     0.000     0.000       0.100         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
[11/29 02:04:44    265s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Found a total of 0 clock tree pins with a slew violation.
[11/29 02:04:44    265s]   
[11/29 02:04:44    265s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.1)
[11/29 02:04:44    265s] Synthesizing clock trees done.
[11/29 02:04:44    265s] Tidy Up And Update Timing...
[11/29 02:05:01    282s] External - Set all clocks to propagated mode...
[11/29 02:05:01    282s] Innovus updating I/O latencies
[11/29 02:05:02    283s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:05:02    283s] #################################################################################
[11/29 02:05:02    283s] # Design Stage: PreRoute
[11/29 02:05:02    283s] # Design Name: top
[11/29 02:05:02    283s] # Design Mode: 90nm
[11/29 02:05:02    283s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:05:02    283s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:05:02    283s] # Signoff Settings: SI Off 
[11/29 02:05:02    283s] #################################################################################
[11/29 02:05:02    283s] Calculate delays in Single mode...
[11/29 02:05:02    283s] Topological Sorting (REAL = 0:00:00.0, MEM = 3920.7M, InitMEM = 3920.7M)
[11/29 02:05:02    283s] Start delay calculation (fullDC) (1 T). (MEM=3920.71)
[11/29 02:05:02    283s] End AAE Lib Interpolated Model. (MEM=3920.714844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:05:02    283s] Total number of fetched objects 3401
[11/29 02:05:02    283s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:05:02    283s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:05:02    283s] End delay calculation. (MEM=3943.43 CPU=0:00:00.1 REAL=0:00:00.0)
[11/29 02:05:02    283s] End delay calculation (fullDC). (MEM=3943.43 CPU=0:00:00.3 REAL=0:00:00.0)
[11/29 02:05:02    283s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 3943.4M) ***
[11/29 02:05:02    284s] Setting all clocks to propagated mode.
[11/29 02:05:02    284s] External - Set all clocks to propagated mode done. (took cpu=0:00:01.6 real=0:00:01.6)
[11/29 02:05:03    284s] Clock DAG hash after update timingGraph: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:05:03    284s] CTS services accumulated run-time stats after update timingGraph:
[11/29 02:05:03    284s]   delay calculator: calls=5154, total_wall_time=0.342s, mean_wall_time=0.066ms
[11/29 02:05:03    284s]   steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:05:03    284s] Clock DAG stats after update timingGraph:
[11/29 02:05:03    284s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:05:03    284s]   sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:05:03    284s]   misc counts      : r=1, pp=8323, mci=0
[11/29 02:05:03    284s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:05:03    284s]   cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:05:03    284s]   sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:05:03    284s]   wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:05:03    284s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:05:03    284s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:05:03    284s] Clock DAG net violations after update timingGraph:
[11/29 02:05:03    284s]   Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:05:03    284s] Clock DAG primary half-corner transition distribution after update timingGraph:
[11/29 02:05:03    284s]   Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:05:03    284s] Primary reporting skew groups after update timingGraph:
[11/29 02:05:03    284s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:05:03    284s]       min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:05:03    284s]       max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:05:03    284s] Skew group summary after update timingGraph:
[11/29 02:05:03    284s]   skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:05:03    284s] Logging CTS constraint violations...
[11/29 02:05:03    284s]   Clock tree clk has 1 cts_max_fanout violation.
[11/29 02:05:03    284s] **WARN: (IMPCCOPT-1157):	Did not meet the cts_max_fanout constraint. Node the root driver for clock_tree clk at (0.000,83.090), in power domain auto-default, has 915 fanout.
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] Type 'man IMPCCOPT-1157' for more detail.
[11/29 02:05:03    284s] Logging CTS constraint violations done.
[11/29 02:05:03    284s] Tidy Up And Update Timing done. (took cpu=0:00:18.3 real=0:00:18.4)
[11/29 02:05:03    284s] Runtime done. (took cpu=0:02:50 real=0:02:51)
[11/29 02:05:03    284s] Runtime Report Coverage % = 99.4
[11/29 02:05:03    284s] Runtime Summary
[11/29 02:05:03    284s] ===============
[11/29 02:05:03    284s] Clock Runtime:  (79%) Core CTS         135.38 (Init 23.30, Construction 29.57, Implementation 28.68, eGRPC 26.58, PostConditioning 9.50, Other 17.76)
[11/29 02:05:03    284s] Clock Runtime:  (14%) CTS services      24.18 (RefinePlace 1.27, EarlyGlobalClock 1.45, NanoRoute 21.23, ExtractRC 0.23, TimingAnalysis 0.00)
[11/29 02:05:03    284s] Clock Runtime:   (5%) Other CTS         10.04 (Init 0.76, CongRepair/EGR-DP 7.69, TimingUpdate 1.59, Other 0.00)
[11/29 02:05:03    284s] Clock Runtime: (100%) Total            169.60
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] Runtime Summary:
[11/29 02:05:03    284s] ================
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] ---------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:05:03    284s] wall    % time  children  called  name
[11/29 02:05:03    284s] ---------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:05:03    284s] 170.67  100.00   170.67     0       
[11/29 02:05:03    284s] 170.67  100.00   169.60     1     Runtime
[11/29 02:05:03    284s]   0.85    0.50     0.00     1     Updating ideal nets and annotations
[11/29 02:05:03    284s]   0.55    0.32     0.55     1     CCOpt::Phase::Initialization
[11/29 02:05:03    284s]   0.55    0.32     0.09     1       Check Prerequisites
[11/29 02:05:03    284s]   0.09    0.05     0.00     1         Leaving CCOpt scope - CheckPlace
[11/29 02:05:03    284s]  13.52    7.92     2.63     1     CCOpt::Phase::PreparingToBalance
[11/29 02:05:03    284s]   0.02    0.01     0.00     1       Leaving CCOpt scope - Initializing power interface
[11/29 02:05:03    284s]   0.65    0.38     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[11/29 02:05:03    284s]   0.28    0.17     0.25     1       Legalization setup
[11/29 02:05:03    284s]   0.14    0.08     0.00     2         Leaving CCOpt scope - Initializing placement interface
[11/29 02:05:03    284s]   0.11    0.06     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[11/29 02:05:03    284s]   1.67    0.98     0.02     1       Validating CTS configuration
[11/29 02:05:03    284s]   0.02    0.01     0.00     1         Checking module port directions
[11/29 02:05:03    284s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[11/29 02:05:03    284s]   9.14    5.35     0.20     1     Preparing To Balance
[11/29 02:05:03    284s]   0.12    0.07     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[11/29 02:05:03    284s]   0.08    0.04     0.00     1       Leaving CCOpt scope - Initializing placement interface
[11/29 02:05:03    284s]  38.38   22.49    38.38     1     CCOpt::Phase::Construction
[11/29 02:05:03    284s]  37.78   22.14    28.78     1       Stage::Clustering
[11/29 02:05:03    284s]  11.25    6.59    11.10     1         Clustering
[11/29 02:05:03    284s]   0.64    0.37     0.36     1           Initialize for clustering
[11/29 02:05:03    284s]   0.00    0.00     0.00     1             Preplacing multi-input logics
[11/29 02:05:03    284s]   0.36    0.21     0.00     1             Computing optimal clock node locations
[11/29 02:05:03    284s]   0.62    0.36     0.00     1           Bottom-up phase
[11/29 02:05:03    284s]   9.85    5.77     0.91     1           Legalizing clock trees
[11/29 02:05:03    284s]   0.59    0.34     0.00     1             Leaving CCOpt scope - ClockRefiner
[11/29 02:05:03    284s]   0.11    0.06     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[11/29 02:05:03    284s]   0.07    0.04     0.00     1             Leaving CCOpt scope - Initializing placement interface
[11/29 02:05:03    284s]   0.14    0.08     0.00     1             Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[11/29 02:05:03    284s]   0.00    0.00     0.00     1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[11/29 02:05:03    284s]   0.09    0.05     0.00     1         Fixing fanout violations
[11/29 02:05:03    284s]  17.44   10.22     8.42     1         CongRepair After Initial Clustering
[11/29 02:05:03    284s]   8.10    4.75     7.66     1           Leaving CCOpt scope - Early Global Route
[11/29 02:05:03    284s]   0.52    0.30     0.00     1             Early Global Route - eGR only step
[11/29 02:05:03    284s]   7.14    4.18     0.00     1             Congestion Repair
[11/29 02:05:03    284s]   0.12    0.07     0.00     1           Leaving CCOpt scope - extractRC
[11/29 02:05:03    284s]   0.20    0.12     0.00     1           Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[11/29 02:05:03    284s]   0.21    0.12     0.21     1       Stage::DRV Fixing
[11/29 02:05:03    284s]   0.10    0.06     0.00     1         Fixing clock tree slew time and max cap violations
[11/29 02:05:03    284s]   0.10    0.06     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[11/29 02:05:03    284s]   0.39    0.23     0.39     1       Stage::Insertion Delay Reduction
[11/29 02:05:03    284s]   0.08    0.04     0.00     1         Removing unnecessary root buffering
[11/29 02:05:03    284s]   0.08    0.04     0.00     1         Removing unconstrained drivers
[11/29 02:05:03    284s]   0.08    0.05     0.00     1         Reducing insertion delay 1
[11/29 02:05:03    284s]   0.08    0.05     0.00     1         Removing longest path buffering
[11/29 02:05:03    284s]   0.08    0.05     0.00     1         Reducing delay of long paths
[11/29 02:05:03    284s]  29.02   17.00    29.02     1     CCOpt::Phase::Implementation
[11/29 02:05:03    284s]   0.28    0.16     0.27     1       Stage::Reducing Power
[11/29 02:05:03    284s]   0.11    0.06     0.00     1         Improving clock tree routing
[11/29 02:05:03    284s]   0.08    0.05     0.01     1         Reducing clock tree power 1
[11/29 02:05:03    284s]   0.01    0.00     0.00     1           Legalizing clock trees
[11/29 02:05:03    284s]   0.08    0.05     0.00     1         Reducing clock tree power 2
[11/29 02:05:03    284s]   1.36    0.80     1.36     1       Stage::Balancing
[11/29 02:05:03    284s]   0.09    0.05     0.00     1         Improving subtree skew
[11/29 02:05:03    284s]   0.10    0.06     0.00     1         Offloading subtrees by buffering
[11/29 02:05:03    284s]   0.82    0.48     0.71     1         AdjustingMinPinPIDs for balancing
[11/29 02:05:03    284s]   0.58    0.34     0.48     1           Approximately balancing fragments step
[11/29 02:05:03    284s]   0.13    0.07     0.00     1             Resolve constraints - Approximately balancing fragments
[11/29 02:05:03    284s]   0.03    0.02     0.00     1             Estimate delay to be added in balancing - Approximately balancing fragments
[11/29 02:05:03    284s]   0.07    0.04     0.00     1             Moving gates to improve sub-tree skew
[11/29 02:05:03    284s]   0.07    0.04     0.00     1             Approximately balancing fragments bottom up
[11/29 02:05:03    284s]   0.19    0.11     0.00     1             Approximately balancing fragments, wire and cell delays
[11/29 02:05:03    284s]   0.13    0.08     0.00     1           Improving fragments clock skew
[11/29 02:05:03    284s]   0.28    0.16     0.20     1         Approximately balancing step
[11/29 02:05:03    284s]   0.01    0.01     0.00     1           Resolve constraints - Approximately balancing
[11/29 02:05:03    284s]   0.19    0.11     0.00     1           Approximately balancing, wire and cell delays
[11/29 02:05:03    284s]   0.08    0.05     0.00     1         Approximately balancing paths
[11/29 02:05:03    284s]  10.06    5.90     9.95     1       Stage::Polishing
[11/29 02:05:03    284s]   0.00    0.00     0.00     1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[11/29 02:05:03    284s]   0.08    0.04     0.00     1         Merging balancing drivers for power
[11/29 02:05:03    284s]   0.08    0.05     0.00     1         Improving clock skew
[11/29 02:05:03    284s]   0.25    0.15     0.17     1         Moving gates to reduce wire capacitance
[11/29 02:05:03    284s]   0.03    0.02     0.00     1           Artificially removing short and long paths
[11/29 02:05:03    284s]   0.09    0.05     0.01     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[11/29 02:05:03    284s]   0.01    0.01     0.00     1             Legalizing clock trees
[11/29 02:05:03    284s]   0.05    0.03     0.01     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[11/29 02:05:03    284s]   0.01    0.01     0.00     1             Legalizing clock trees
[11/29 02:05:03    284s]   0.13    0.08     0.04     1         Reducing clock tree power 3
[11/29 02:05:03    284s]   0.03    0.02     0.00     1           Artificially removing short and long paths
[11/29 02:05:03    284s]   0.01    0.00     0.00     1           Legalizing clock trees
[11/29 02:05:03    284s]   0.09    0.05     0.00     1         Improving insertion delay
[11/29 02:05:03    284s]   9.32    5.46     9.22     1         Wire Opt OverFix
[11/29 02:05:03    284s]   0.36    0.21     0.27     1           Wire Reduction extra effort
[11/29 02:05:03    284s]   0.03    0.02     0.00     1             Artificially removing short and long paths
[11/29 02:05:03    284s]   0.03    0.02     0.00     1             Global shorten wires A0
[11/29 02:05:03    284s]   0.10    0.06     0.00     2             Move For Wirelength - core
[11/29 02:05:03    284s]   0.03    0.02     0.00     1             Global shorten wires A1
[11/29 02:05:03    284s]   0.03    0.02     0.00     1             Global shorten wires B
[11/29 02:05:03    284s]   0.05    0.03     0.00     1             Move For Wirelength - branch
[11/29 02:05:03    284s]   8.86    5.19     8.86     1           Optimizing orientation
[11/29 02:05:03    284s]   8.86    5.19     0.00     1             FlipOpt
[11/29 02:05:03    284s]  17.31   10.14     0.49     1       Stage::Updating netlist
[11/29 02:05:03    284s]   0.14    0.08     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[11/29 02:05:03    284s]   0.34    0.20     0.00     1         Leaving CCOpt scope - ClockRefiner
[11/29 02:05:03    284s]  27.41   16.06    10.43     1     CCOpt::Phase::eGRPC
[11/29 02:05:03    284s]   0.67    0.39     0.49     1       Leaving CCOpt scope - Routing Tools
[11/29 02:05:03    284s]   0.49    0.29     0.00     1         Early Global Route - eGR only step
[11/29 02:05:03    284s]   0.08    0.05     0.00     1       Leaving CCOpt scope - Initializing placement interface
[11/29 02:05:03    284s]   0.02    0.01     0.02     1       Loading clock net RC data
[11/29 02:05:03    284s]   0.02    0.01     0.00     1         Preprocessing clock nets
[11/29 02:05:03    284s]   0.00    0.00     0.00     1       Disconnecting
[11/29 02:05:03    284s]   0.11    0.06     0.11     1       Reset bufferability constraints
[11/29 02:05:03    284s]   0.11    0.06     0.00     1         Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[11/29 02:05:03    284s]   0.08    0.05     0.00     1       eGRPC Moving buffers
[11/29 02:05:03    284s]   0.00    0.00     0.00     1         Violation analysis
[11/29 02:05:03    284s]   0.17    0.10     0.09     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[11/29 02:05:03    284s]   0.03    0.02     0.00     1         Artificially removing short and long paths
[11/29 02:05:03    284s]   0.06    0.03     0.00     1         Downsizing Pass 0
[11/29 02:05:03    284s]   0.08    0.04     0.00     1       eGRPC Fixing DRVs
[11/29 02:05:03    284s]   8.72    5.11     0.00     1       Reconnecting optimized routes
[11/29 02:05:03    284s]   0.03    0.02     0.00     1       Violation analysis
[11/29 02:05:03    284s]   0.14    0.08     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[11/29 02:05:03    284s]   0.34    0.20     0.00     1       Leaving CCOpt scope - ClockRefiner
[11/29 02:05:03    284s]  22.83   13.38    22.71     1     CCOpt::Phase::Routing
[11/29 02:05:03    284s]  22.50   13.18    22.25     1       Leaving CCOpt scope - Routing Tools
[11/29 02:05:03    284s]   0.48    0.28     0.00     1         Early Global Route - eGR->Nr High Frequency step
[11/29 02:05:03    284s]  21.23   12.44     0.00     1         NanoRoute
[11/29 02:05:03    284s]   0.55    0.32     0.00     1         Route Remaining Unrouted Nets
[11/29 02:05:03    284s]   0.12    0.07     0.00     1       Leaving CCOpt scope - extractRC
[11/29 02:05:03    284s]   0.10    0.06     0.00     1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[11/29 02:05:03    284s]   9.50    5.57     9.30     1     CCOpt::Phase::PostConditioning
[11/29 02:05:03    284s]   0.08    0.05     0.00     1       Leaving CCOpt scope - Initializing placement interface
[11/29 02:05:03    284s]   0.00    0.00     0.00     1       Reset bufferability constraints
[11/29 02:05:03    284s]   0.08    0.05     0.00     1       PostConditioning Upsizing To Fix DRVs
[11/29 02:05:03    284s]   0.01    0.01     0.00     1       Recomputing CTS skew targets
[11/29 02:05:03    284s]   0.08    0.04     0.00     1       PostConditioning Fixing DRVs
[11/29 02:05:03    284s]   0.05    0.03     0.00     1       Buffering to fix DRVs
[11/29 02:05:03    284s]   0.08    0.05     0.00     1       PostConditioning Fixing Skew by cell sizing
[11/29 02:05:03    284s]   8.82    5.17     0.00     1       Reconnecting optimized routes
[11/29 02:05:03    284s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[11/29 02:05:03    284s]   0.09    0.05     0.00     1       Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late
[11/29 02:05:03    284s]   0.05    0.03     0.00     1     Post-balance tidy up or trial balance steps
[11/29 02:05:03    284s]  18.35   10.75     1.59     1     Tidy Up And Update Timing
[11/29 02:05:03    284s]   1.59    0.93     0.00     1       External - Set all clocks to propagated mode
[11/29 02:05:03    284s] ---------------------------------------------------------------------------------------------------------------------------------------
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 02:05:03    284s] (I)      Release Steiner core (key=)
[11/29 02:05:03    284s] Leaving CCOpt scope - Cleaning up placement interface...
[11/29 02:05:03    284s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:3933.9M, EPOCH TIME: 1764399903.108820
[11/29 02:05:03    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:915).
[11/29 02:05:03    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.109, REAL:0.109, MEM:3896.4M, EPOCH TIME: 1764399903.218171
[11/29 02:05:03    284s] Memory usage before memory release/compaction is 3896.4
[11/29 02:05:03    284s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:03    284s] Memory usage at end of DPlace-Cleanup is 3896.4M.
[11/29 02:05:03    284s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:05:03    284s] *** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:02:47.9/0:02:48.4 (1.0), totSession cpu/real = 0:04:44.3/0:05:28.9 (0.9), mem = 3894.5M
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] =============================================================================================
[11/29 02:05:03    284s]  Step TAT Report : CTS #1 / clock_opt_design #1                                 25.11-s102_1
[11/29 02:05:03    284s] =============================================================================================
[11/29 02:05:03    284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:03    284s] ---------------------------------------------------------------------------------------------
[11/29 02:05:03    284s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:03    284s] [ IncrReplace            ]      1   0:00:05.0  (   3.0 % )     0:00:07.1 /  0:00:07.0    1.0
[11/29 02:05:03    284s] [ RefinePlace            ]      4   0:00:00.7  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:05:03    284s] [ DetailPlaceInit        ]     11   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[11/29 02:05:03    284s] [ EarlyGlobalRoute       ]      8   0:00:02.5  (   1.5 % )     0:00:02.5 /  0:00:02.4    1.0
[11/29 02:05:03    284s] [ DetailRoute            ]      1   0:00:05.0  (   3.0 % )     0:00:05.0 /  0:00:04.9    1.0
[11/29 02:05:03    284s] [ ExtractRC              ]      3   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:05:03    284s] [ FullDelayCalc          ]      2   0:00:01.5  (   0.9 % )     0:00:01.6 /  0:00:01.6    1.0
[11/29 02:05:03    284s] [ TimingUpdate           ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:05:03    284s] [ MISC                   ]          0:02:32.5  (  90.5 % )     0:02:32.5 /  0:02:32.2    1.0
[11/29 02:05:03    284s] ---------------------------------------------------------------------------------------------
[11/29 02:05:03    284s]  CTS #1 TOTAL                       0:02:48.4  ( 100.0 % )     0:02:48.4 /  0:02:47.9    1.0
[11/29 02:05:03    284s] ---------------------------------------------------------------------------------------------
[11/29 02:05:03    284s] Synthesizing clock trees with CCOpt done.
[11/29 02:05:03    284s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:05:03    284s] UM:*                                                                   cts
[11/29 02:05:03    284s] Begin: Reorder Scan Chains
[11/29 02:05:03    284s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/29 02:05:03    284s] Type 'man IMPSP-9025' for more detail.
[11/29 02:05:03    284s] End: Reorder Scan Chains
[11/29 02:05:03    284s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3893.6M, totSessionCpu=0:04:44 **
[11/29 02:05:03    284s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] Active Setup views: default_emulate_view 
[11/29 02:05:03    284s] GigaOpt running with 1 threads.
[11/29 02:05:03    284s] *** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:44.5/0:05:29.1 (0.9), mem = 3893.6M
[11/29 02:05:03    284s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/29 02:05:03    284s] Need call spDPlaceInit before registerPrioInstLoc.
[11/29 02:05:03    284s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 02:05:03    284s] Memory usage before memory release/compaction is 3894.2
[11/29 02:05:03    284s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:03    284s] Memory usage at beginning of DPlace-Init is 3894.2M.
[11/29 02:05:03    284s] OPERPROF: Starting DPlace-Init at level 1, MEM:3894.2M, EPOCH TIME: 1764399903.512931
[11/29 02:05:03    284s] Processing tracks to init pin-track alignment.
[11/29 02:05:03    284s] z: 2, totalTracks: 1
[11/29 02:05:03    284s] z: 4, totalTracks: 1
[11/29 02:05:03    284s] z: 6, totalTracks: 1
[11/29 02:05:03    284s] z: 8, totalTracks: 1
[11/29 02:05:03    284s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:03    284s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3894.2M, EPOCH TIME: 1764399903.564908
[11/29 02:05:03    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:03    284s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:03    284s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.031, REAL:0.018, MEM:3894.2M, EPOCH TIME: 1764399903.582765
[11/29 02:05:03    284s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3894.2M, EPOCH TIME: 1764399903.582832
[11/29 02:05:03    284s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3894.2M, EPOCH TIME: 1764399903.582917
[11/29 02:05:03    284s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3894.2MB).
[11/29 02:05:03    284s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.131, REAL:0.070, MEM:3894.2M, EPOCH TIME: 1764399903.583368
[11/29 02:05:03    284s] [GPS] CheckCellPlaceLegality turned OFF
[11/29 02:05:03    284s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3894.2M, EPOCH TIME: 1764399903.583489
[11/29 02:05:03    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:03    284s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.114, REAL:0.105, MEM:3894.2M, EPOCH TIME: 1764399903.688277
[11/29 02:05:03    284s] Memory usage before memory release/compaction is 3894.2
[11/29 02:05:03    284s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:03    284s] Memory usage at end of DPlace-Cleanup is 3894.2M.
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] Creating Lib Analyzer ...
[11/29 02:05:03    284s] **Info: Route Mode has illegal Min Route Layer 1/[2,10].
[11/29 02:05:03    284s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:05:03    284s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:05:03    284s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:05:03    284s] 
[11/29 02:05:03    284s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:05:03    285s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:45 mem=3899.1M
[11/29 02:05:03    285s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:45 mem=3899.1M
[11/29 02:05:03    285s] Creating Lib Analyzer, finished. 
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	AWVALID : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	AWREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	WDREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	ARVALID : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	ARREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[0][5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[0][4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[0][3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[0][2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[0][1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[0][0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[63][5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[63][4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[63][3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[63][2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[63][1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_x_queue[63][0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_w_queue[0][11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (IMPOPT-665):	sc_w_queue[0][10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:05:03    285s] Type 'man IMPOPT-665' for more detail.
[11/29 02:05:03    285s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/29 02:05:03    285s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:05:03    285s] ### Creating TopoMgr, started
[11/29 02:05:03    285s] ### Creating TopoMgr, finished
[11/29 02:05:03    285s] #optDebug: Start CG creation (mem=3899.1M)
[11/29 02:05:03    285s]  ...initializing CG [11/29 02:05:03    285s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:05:03    285s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
ToF 280.8725um
[11/29 02:05:04    285s] (cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s]  ...processing cgPrt (cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s]  ...processing cgEgp (cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s]  ...processing cgPbk (cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s]  ...processing cgNrb(cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s]  ...processing cgObs (cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s]  ...processing cgCon (cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s]  ...processing cgPdm (cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3993.6M)
[11/29 02:05:04    285s] Effort level <high> specified for reg2reg path_group
[11/29 02:05:04    285s] Info: IPO magic value 0x811DBEEF.
[11/29 02:05:04    285s] Info: Using SynthesisEngine executable '/package/eda2/cadence/DDI251/INNOVUS251/bin/innovus_'.
[11/29 02:05:04    285s]       SynthesisEngine workers will not check out additional licenses.
[11/29 02:05:36    285s] **opt_design ... cpu = 0:00:01, real = 0:00:33, mem = 3993.1M, totSessionCpu=0:04:46 **
[11/29 02:05:36    285s] #optDebug: { P: 90 W: 6201 FE: standard PE: none LDR: 1}
[11/29 02:05:36    285s] *** opt_design -post_cts ***
[11/29 02:05:36    285s] DRC Margin: user margin 0.0; extra margin 0.2
[11/29 02:05:36    285s] Hold Target Slack: user slack 0
[11/29 02:05:36    285s] Setup Target Slack: user slack 0; extra slack 0.0
[11/29 02:05:36    285s] set_db opt_skew_eco_route false
[11/29 02:05:36    285s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3993.1M, EPOCH TIME: 1764399936.658894
[11/29 02:05:36    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:36    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:36    285s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:36    285s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:3993.1M, EPOCH TIME: 1764399936.670958
[11/29 02:05:36    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:36    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:36    285s] Multi-VT timing optimization disabled based on library information.
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:05:36    285s] Deleting Lib Analyzer.
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] TimeStamp Deleting Cell Server End ...
[11/29 02:05:36    285s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:05:36    285s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:05:36    285s] Summary for sequential cells identification: 
[11/29 02:05:36    285s]   Identified SBFF number: 16
[11/29 02:05:36    285s]   Identified MBFF number: 0
[11/29 02:05:36    285s]   Identified SB Latch number: 4
[11/29 02:05:36    285s]   Identified MB Latch number: 0
[11/29 02:05:36    285s]   Not identified SBFF number: 0
[11/29 02:05:36    285s]   Not identified MBFF number: 0
[11/29 02:05:36    285s]   Not identified SB Latch number: 1
[11/29 02:05:36    285s]   Not identified MB Latch number: 0
[11/29 02:05:36    285s]   Number of sequential cells which are not FFs: 8
[11/29 02:05:36    285s]  Visiting view : default_emulate_view
[11/29 02:05:36    285s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:05:36    285s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:05:36    285s]  Visiting view : default_emulate_view
[11/29 02:05:36    285s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:05:36    285s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:05:36    285s] TLC MultiMap info (StdDelay):
[11/29 02:05:36    285s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:05:36    285s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:05:36    285s]  Setting StdDelay to: 10.2ps
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] TimeStamp Deleting Cell Server End ...
[11/29 02:05:36    285s] **INFO: Using Advanced Metric Collection system.
[11/29 02:05:36    285s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3993.2M, EPOCH TIME: 1764399936.733221
[11/29 02:05:36    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:36    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:36    285s] Cell top LLGs are deleted
[11/29 02:05:36    285s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:36    285s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:36    285s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:3989.2M, EPOCH TIME: 1764399936.733996
[11/29 02:05:36    285s] Memory usage before memory release/compaction is 3989.2
[11/29 02:05:36    285s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:36    285s] Memory usage at end of DPlace-Cleanup is 3989.2M.
[11/29 02:05:36    285s] Start to check current routing status for nets...
[11/29 02:05:36    285s] All nets are already routed correctly.
[11/29 02:05:36    285s] End to check current routing status for nets (mem=3989.2M)
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] Creating Lib Analyzer ...
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:05:36    285s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:05:36    285s] Summary for sequential cells identification: 
[11/29 02:05:36    285s]   Identified SBFF number: 16
[11/29 02:05:36    285s]   Identified MBFF number: 0
[11/29 02:05:36    285s]   Identified SB Latch number: 4
[11/29 02:05:36    285s]   Identified MB Latch number: 0
[11/29 02:05:36    285s]   Not identified SBFF number: 0
[11/29 02:05:36    285s]   Not identified MBFF number: 0
[11/29 02:05:36    285s]   Not identified SB Latch number: 1
[11/29 02:05:36    285s]   Not identified MB Latch number: 0
[11/29 02:05:36    285s]   Number of sequential cells which are not FFs: 8
[11/29 02:05:36    285s]  Visiting view : default_emulate_view
[11/29 02:05:36    285s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:05:36    285s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:05:36    285s]  Visiting view : default_emulate_view
[11/29 02:05:36    285s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:05:36    285s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:05:36    285s] TLC MultiMap info (StdDelay):
[11/29 02:05:36    285s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:05:36    285s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:05:36    285s]  Setting StdDelay to: 10.2ps
[11/29 02:05:36    285s] 
[11/29 02:05:36    285s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:05:36    286s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:05:36    286s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:05:36    286s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:05:36    286s] 
[11/29 02:05:36    286s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:05:37    286s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:46 mem=3993.3M
[11/29 02:05:37    286s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:46 mem=3993.3M
[11/29 02:05:37    286s] Creating Lib Analyzer, finished. 
[11/29 02:05:37    286s] Compute RC Scale Done ...
[11/29 02:05:37    286s] Cell top LLGs are deleted
[11/29 02:05:37    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:37    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:37    286s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3993.6M, EPOCH TIME: 1764399937.330049
[11/29 02:05:37    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:37    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:37    286s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3993.6M, EPOCH TIME: 1764399937.330567
[11/29 02:05:37    286s] Max number of tech site patterns supported in site array is 256.
[11/29 02:05:37    286s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:05:37    286s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:05:37    286s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:05:37    286s] Fast DP-INIT is on for default
[11/29 02:05:37    286s] Atter site array init, number of instance map data is 0.
[11/29 02:05:37    286s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.012, MEM:3993.6M, EPOCH TIME: 1764399937.342564
[11/29 02:05:37    286s] 
[11/29 02:05:37    286s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:37    286s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:37    286s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.013, MEM:3993.6M, EPOCH TIME: 1764399937.343286
[11/29 02:05:37    286s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:37    286s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:37    286s] Starting delay calculation for Setup views
[11/29 02:05:37    286s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:05:37    286s] #################################################################################
[11/29 02:05:37    286s] # Design Stage: PreRoute
[11/29 02:05:37    286s] # Design Name: top
[11/29 02:05:37    286s] # Design Mode: 90nm
[11/29 02:05:37    286s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:05:37    286s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:05:37    286s] # Signoff Settings: SI Off 
[11/29 02:05:37    286s] #################################################################################
[11/29 02:05:37    286s] Calculate delays in Single mode...
[11/29 02:05:37    286s] Topological Sorting (REAL = 0:00:00.0, MEM = 4015.0M, InitMEM = 4015.0M)
[11/29 02:05:37    286s] Start delay calculation (fullDC) (1 T). (MEM=4015.05)
[11/29 02:05:37    286s] End AAE Lib Interpolated Model. (MEM=4015.046875 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:05:38    287s] Total number of fetched objects 3401
[11/29 02:05:38    287s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:05:38    287s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:05:38    287s] End delay calculation. (MEM=4036.49 CPU=0:00:00.5 REAL=0:00:01.0)
[11/29 02:05:38    287s] End delay calculation (fullDC). (MEM=4036.49 CPU=0:00:00.7 REAL=0:00:01.0)
[11/29 02:05:38    287s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 4036.5M) ***
[11/29 02:05:39    288s] *** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:04:48 mem=4037.7M)
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] OptSummary:
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] ------------------------------------------------------------------
[11/29 02:05:39    288s]              Initial Summary
[11/29 02:05:39    288s] ------------------------------------------------------------------
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] Setup views included:
[11/29 02:05:39    288s]  default_emulate_view 
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] +--------------------+---------+---------+---------+
[11/29 02:05:39    288s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:05:39    288s] +--------------------+---------+---------+---------+
[11/29 02:05:39    288s] |           WNS (ns):|  0.224  |  0.224  |  0.445  |
[11/29 02:05:39    288s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/29 02:05:39    288s] |    Violating Paths:|    0    |    0    |    0    |
[11/29 02:05:39    288s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:05:39    288s] +--------------------+---------+---------+---------+
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] +----------------+-------------------------------+------------------+
[11/29 02:05:39    288s] |                |              Real             |       Total      |
[11/29 02:05:39    288s] |    DRVs        +------------------+------------+------------------|
[11/29 02:05:39    288s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:05:39    288s] +----------------+------------------+------------+------------------+
[11/29 02:05:39    288s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:05:39    288s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:05:39    288s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:05:39    288s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:05:39    288s] +----------------+------------------+------------+------------------+
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] Density: 69.666%
[11/29 02:05:39    288s] ------------------------------------------------------------------
[11/29 02:05:39    288s] **opt_design ... cpu = 0:00:04, real = 0:00:36, mem = 4024.2M, totSessionCpu=0:04:49 **
[11/29 02:05:39    288s] Begin: Collecting metrics
[11/29 02:05:39    288s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.224 | 0.224 |   0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[11/29 02:05:39    288s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4024.2M, current mem=4024.2M)

[11/29 02:05:39    288s] End: Collecting metrics
[11/29 02:05:39    288s] *** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.3/0:00:36.2 (0.1), totSession cpu/real = 0:04:48.8/0:06:05.3 (0.8), mem = 4024.2M
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] =============================================================================================
[11/29 02:05:39    288s]  Step TAT Report : InitOpt #1 / clock_opt_design #1                             25.11-s102_1
[11/29 02:05:39    288s] =============================================================================================
[11/29 02:05:39    288s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:39    288s] ---------------------------------------------------------------------------------------------
[11/29 02:05:39    288s] [ ViewPruning            ]      2   0:00:00.1  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:05:39    288s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.2 % )     0:00:02.1 /  0:00:02.1    1.0
[11/29 02:05:39    288s] [ MetricReport           ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:05:39    288s] [ DrvReport              ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:05:39    288s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:39    288s] [ LibAnalyzerInit        ]      2   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:05:39    288s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:05:39    288s] [ SteinerInterfaceInit   ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:05:39    288s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:05:39    288s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:39    288s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    2.0
[11/29 02:05:39    288s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   0.7 % )     0:00:01.7 /  0:00:01.6    1.0
[11/29 02:05:39    288s] [ FullDelayCalc          ]      1   0:00:01.0  (   2.6 % )     0:00:01.0 /  0:00:00.9    1.0
[11/29 02:05:39    288s] [ TimingUpdate           ]      2   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:05:39    288s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:05:39    288s] [ MISC                   ]          0:00:33.1  (  91.4 % )     0:00:33.1 /  0:00:01.2    0.0
[11/29 02:05:39    288s] ---------------------------------------------------------------------------------------------
[11/29 02:05:39    288s]  InitOpt #1 TOTAL                   0:00:36.2  ( 100.0 % )     0:00:36.2 /  0:00:04.3    0.1
[11/29 02:05:39    288s] ---------------------------------------------------------------------------------------------
[11/29 02:05:39    288s] ** INFO : this run is activating low effort ccoptDesign flow
[11/29 02:05:39    288s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:05:39    288s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:49 mem=4024.2M
[11/29 02:05:39    288s] Memory usage before memory release/compaction is 4024.2
[11/29 02:05:39    288s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:39    288s] Memory usage at beginning of DPlace-Init is 4024.2M.
[11/29 02:05:39    288s] OPERPROF: Starting DPlace-Init at level 1, MEM:4024.2M, EPOCH TIME: 1764399939.657667
[11/29 02:05:39    288s] Processing tracks to init pin-track alignment.
[11/29 02:05:39    288s] z: 2, totalTracks: 1
[11/29 02:05:39    288s] z: 4, totalTracks: 1
[11/29 02:05:39    288s] z: 6, totalTracks: 1
[11/29 02:05:39    288s] z: 8, totalTracks: 1
[11/29 02:05:39    288s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:39    288s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4024.7M, EPOCH TIME: 1764399939.709353
[11/29 02:05:39    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:39    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:39    288s] 
[11/29 02:05:39    288s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:39    288s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:39    288s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4024.7M, EPOCH TIME: 1764399939.721486
[11/29 02:05:39    288s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4024.7M, EPOCH TIME: 1764399939.721540
[11/29 02:05:39    288s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4024.7M, EPOCH TIME: 1764399939.721594
[11/29 02:05:39    288s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4024.7MB).
[11/29 02:05:39    288s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.064, MEM:4024.7M, EPOCH TIME: 1764399939.722028
[11/29 02:05:39    288s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:49 mem=4025.3M
[11/29 02:05:39    288s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4025.3M, EPOCH TIME: 1764399939.733848
[11/29 02:05:39    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:39    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:39    288s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:39    288s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:39    288s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.112, REAL:0.113, MEM:4017.5M, EPOCH TIME: 1764399939.846637
[11/29 02:05:39    288s] Memory usage before memory release/compaction is 4017.5
[11/29 02:05:39    288s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:39    288s] Memory usage at end of DPlace-Cleanup is 4017.5M.
[11/29 02:05:39    289s] OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
[11/29 02:05:39    289s] OPTC: view 50.0 [ 0.0500 ]
[11/29 02:05:40    289s] #optDebug: fT-E <X 2 0 0 1>
[11/29 02:05:40    289s] #optDebug: fT-E <X 2 0 0 1>
[11/29 02:05:40    289s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[11/29 02:05:40    289s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -51.0 -useBottleneckAnalyzer -drvRatio 0.4
[11/29 02:05:40    289s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -51.0 -useBottleneckAnalyzer -drvRatio 0.4
[11/29 02:05:40    289s] Begin: GigaOpt Route Type Constraints Refinement
[11/29 02:05:40    289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.9
[11/29 02:05:40    289s] *** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:49.5/0:06:06.0 (0.8), mem = 4020.9M
[11/29 02:05:40    289s] ### Creating RouteCongInterface, started
[11/29 02:05:40    289s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:05:40    289s] {MMLU 0 0 3401}
[11/29 02:05:40    289s] [oiLAM] Zs 10, 11
[11/29 02:05:40    289s] ### Creating LA Mngr. totSessionCpu=0:04:50 mem=4020.9M
[11/29 02:05:40    289s] ### Creating LA Mngr, finished. totSessionCpu=0:04:50 mem=4020.9M
[11/29 02:05:40    289s] 
[11/29 02:05:40    289s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:05:40    289s] 
[11/29 02:05:40    289s] #optDebug: {0, 1.000}
[11/29 02:05:40    289s] ### Creating RouteCongInterface, finished
[11/29 02:05:40    289s] CSM is empty.
[11/29 02:05:40    289s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.9
[11/29 02:05:40    289s] Updated routing constraints on 0 nets.
[11/29 02:05:40    289s] Finished writing unified metrics of routing constraints.
[11/29 02:05:40    289s] Bottom Preferred Layer:
[11/29 02:05:40    289s]     None
[11/29 02:05:40    289s] Via Pillar Rule:
[11/29 02:05:40    289s]     None
[11/29 02:05:40    289s] *** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:04:49.6/0:06:06.1 (0.8), mem = 4020.9M
[11/29 02:05:40    289s] 
[11/29 02:05:40    289s] =============================================================================================
[11/29 02:05:40    289s]  Step TAT Report : CongRefineRouteType #1 / clock_opt_design #1                 25.11-s102_1
[11/29 02:05:40    289s] =============================================================================================
[11/29 02:05:40    289s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:40    289s] ---------------------------------------------------------------------------------------------
[11/29 02:05:40    289s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  57.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:40    289s] [ MISC                   ]          0:00:00.0  (  42.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:05:40    289s] ---------------------------------------------------------------------------------------------
[11/29 02:05:40    289s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:05:40    289s] ---------------------------------------------------------------------------------------------
[11/29 02:05:40    289s] End: GigaOpt Route Type Constraints Refinement
[11/29 02:05:40    289s] Begin: Collecting metrics
[11/29 02:05:40    289s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.224 | 0.224 |   0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        4018 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[11/29 02:05:40    289s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4024.2M, current mem=4017.7M)

[11/29 02:05:40    289s] End: Collecting metrics
[11/29 02:05:40    289s] Deleting Lib Analyzer.
[11/29 02:05:40    289s] *** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:49.8/0:06:06.3 (0.8), mem = 4017.7M
[11/29 02:05:40    289s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:05:40    289s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:05:40    289s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:05:40    289s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:05:40    289s] ### Creating LA Mngr. totSessionCpu=0:04:50 mem=4017.7M
[11/29 02:05:40    289s] ### Creating LA Mngr, finished. totSessionCpu=0:04:50 mem=4017.7M
[11/29 02:05:40    289s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/29 02:05:40    289s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.10
[11/29 02:05:40    289s] 
[11/29 02:05:40    289s] Creating Lib Analyzer ...
[11/29 02:05:40    289s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:05:40    289s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:05:40    289s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:05:40    289s] 
[11/29 02:05:40    289s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:05:41    290s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:50 mem=4017.7M
[11/29 02:05:41    290s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:50 mem=4017.7M
[11/29 02:05:41    290s] Creating Lib Analyzer, finished. 
[11/29 02:05:41    290s] 
[11/29 02:05:41    290s] Active Setup views: default_emulate_view 
[11/29 02:05:41    290s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:05:41    290s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:50 mem=4042.8M
[11/29 02:05:41    290s] Memory usage before memory release/compaction is 4042.8
[11/29 02:05:41    290s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:41    290s] Memory usage at beginning of DPlace-Init is 4040.4M.
[11/29 02:05:41    290s] OPERPROF: Starting DPlace-Init at level 1, MEM:4040.4M, EPOCH TIME: 1764399941.170810
[11/29 02:05:41    290s] Processing tracks to init pin-track alignment.
[11/29 02:05:41    290s] z: 2, totalTracks: 1
[11/29 02:05:41    290s] z: 4, totalTracks: 1
[11/29 02:05:41    290s] z: 6, totalTracks: 1
[11/29 02:05:41    290s] z: 8, totalTracks: 1
[11/29 02:05:41    290s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:41    290s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4040.8M, EPOCH TIME: 1764399941.223567
[11/29 02:05:41    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:41    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:41    290s] 
[11/29 02:05:41    290s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:41    290s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:41    290s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4040.8M, EPOCH TIME: 1764399941.235579
[11/29 02:05:41    290s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4040.8M, EPOCH TIME: 1764399941.235632
[11/29 02:05:41    290s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4040.8M, EPOCH TIME: 1764399941.235701
[11/29 02:05:41    290s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4040.8MB).
[11/29 02:05:41    290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:4040.8M, EPOCH TIME: 1764399941.236127
[11/29 02:05:41    290s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:05:41    290s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:50 mem=4041.4M
[11/29 02:05:41    290s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:05:41    290s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:05:41    290s] ### Creating RouteCongInterface, started
[11/29 02:05:41    290s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:05:41    290s] 
[11/29 02:05:41    290s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:05:41    290s] 
[11/29 02:05:41    290s] #optDebug: {0, 1.000}
[11/29 02:05:41    290s] ### Creating RouteCongInterface, finished
[11/29 02:05:41    290s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:41    290s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:41    290s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:41    290s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:41    290s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:41    290s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:41    290s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:41    290s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:41    290s] 
[11/29 02:05:41    290s] Netlist preparation processing... 
[11/29 02:05:41    290s] Removed 0 instance
[11/29 02:05:41    290s] *info: Marking 0 isolation instances dont touch
[11/29 02:05:41    290s] *info: Marking 0 level shifter instances dont touch
[11/29 02:05:41    290s] CSM is empty.
[11/29 02:05:41    290s] CSM is empty.
[11/29 02:05:41    290s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:05:41    290s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4043.1M, EPOCH TIME: 1764399941.458574
[11/29 02:05:41    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:05:41    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:41    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:41    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:41    290s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.101, REAL:0.102, MEM:4042.1M, EPOCH TIME: 1764399941.560373
[11/29 02:05:41    290s] Memory usage before memory release/compaction is 4042.1
[11/29 02:05:41    290s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:41    290s] Memory usage at end of DPlace-Cleanup is 4042.1M.
[11/29 02:05:41    290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.10
[11/29 02:05:41    290s] *** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:50.7/0:06:07.2 (0.8), mem = 4042.6M
[11/29 02:05:41    290s] 
[11/29 02:05:41    290s] =============================================================================================
[11/29 02:05:41    290s]  Step TAT Report : SimplifyNetlist #1 / clock_opt_design #1                     25.11-s102_1
[11/29 02:05:41    290s] =============================================================================================
[11/29 02:05:41    290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  23.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:05:41    290s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:05:41    290s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:05:41    290s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:41    290s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:41    290s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:41    290s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:05:41    290s] [ IncrDelayCalc          ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:41    290s] [ DetailPlaceInit        ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:05:41    290s] [ TimingUpdate           ]      4   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:41    290s] [ MISC                   ]          0:00:00.5  (  54.6 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s] Begin: Collecting metrics
[11/29 02:05:41    290s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.224 | 0.224 |   0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        4018 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:01  |        4024 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[11/29 02:05:41    290s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4023.6M, current mem=4023.6M)

[11/29 02:05:41    290s] End: Collecting metrics
[11/29 02:05:41    290s] *** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:51.0/0:06:07.5 (0.8), mem = 4023.6M
[11/29 02:05:41    290s] *** Starting optimizing excluded clock nets MEM= 4023.6M) ***
[11/29 02:05:41    290s] *info: No excluded clock nets to be optimized.
[11/29 02:05:41    290s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4023.7M) ***
[11/29 02:05:41    290s] *** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:51.0/0:06:07.5 (0.8), mem = 4023.7M
[11/29 02:05:41    290s] 
[11/29 02:05:41    290s] =============================================================================================
[11/29 02:05:41    290s]  Step TAT Report : ExcludedClockNetOpt #1 / clock_opt_design #1                 25.11-s102_1
[11/29 02:05:41    290s] =============================================================================================
[11/29 02:05:41    290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s] *** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:51.0/0:06:07.5 (0.8), mem = 4023.7M
[11/29 02:05:41    290s] *** Starting optimizing excluded clock nets MEM= 4023.7M) ***
[11/29 02:05:41    290s] *info: No excluded clock nets to be optimized.
[11/29 02:05:41    290s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4023.7M) ***
[11/29 02:05:41    290s] *** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.5), totSession cpu/real = 0:04:51.0/0:06:07.5 (0.8), mem = 4023.7M
[11/29 02:05:41    290s] 
[11/29 02:05:41    290s] =============================================================================================
[11/29 02:05:41    290s]  Step TAT Report : ExcludedClockNetOpt #2 / clock_opt_design #1                 25.11-s102_1
[11/29 02:05:41    290s] =============================================================================================
[11/29 02:05:41    290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:41    290s] ---------------------------------------------------------------------------------------------
[11/29 02:05:41    290s] Begin: Collecting metrics
[11/29 02:05:42    291s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     0.224 | 0.224 |   0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |       |     |             | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        4024 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[11/29 02:05:42    291s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4023.7M, current mem=4023.7M)

[11/29 02:05:42    291s] End: Collecting metrics
[11/29 02:05:42    291s] Info: Done creating the CCOpt slew target map.
[11/29 02:05:42    291s] Begin: GigaOpt high fanout net optimization
[11/29 02:05:42    291s] GigaOpt HFN: use maxLocalDensity 1.2
[11/29 02:05:42    291s] GigaOpt HFN: use maxLocalDensity 1.2
[11/29 02:05:42    291s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/29 02:05:42    291s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/29 02:05:42    291s] *** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:51.3/0:06:07.8 (0.8), mem = 4024.0M
[11/29 02:05:42    291s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:05:42    291s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:05:42    291s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:05:42    291s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:05:42    291s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.11
[11/29 02:05:42    291s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:05:42    291s] 
[11/29 02:05:42    291s] Active Setup views: default_emulate_view 
[11/29 02:05:42    291s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/29 02:05:42    291s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:52 mem=4040.7M
[11/29 02:05:42    291s] Memory usage before memory release/compaction is 4040.7
[11/29 02:05:42    291s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:42    291s] Memory usage at beginning of DPlace-Init is 4040.3M.
[11/29 02:05:42    291s] OPERPROF: Starting DPlace-Init at level 1, MEM:4040.3M, EPOCH TIME: 1764399942.380881
[11/29 02:05:42    291s] Processing tracks to init pin-track alignment.
[11/29 02:05:42    291s] z: 2, totalTracks: 1
[11/29 02:05:42    291s] z: 4, totalTracks: 1
[11/29 02:05:42    291s] z: 6, totalTracks: 1
[11/29 02:05:42    291s] z: 8, totalTracks: 1
[11/29 02:05:42    291s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:42    291s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4040.8M, EPOCH TIME: 1764399942.446032
[11/29 02:05:42    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:42    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:42    291s] 
[11/29 02:05:42    291s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:42    291s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:42    291s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4040.8M, EPOCH TIME: 1764399942.458138
[11/29 02:05:42    291s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4040.8M, EPOCH TIME: 1764399942.458193
[11/29 02:05:42    291s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4040.8M, EPOCH TIME: 1764399942.458261
[11/29 02:05:42    291s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4040.8MB).
[11/29 02:05:42    291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.077, REAL:0.078, MEM:4040.8M, EPOCH TIME: 1764399942.458680
[11/29 02:05:42    291s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:05:42    291s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:52 mem=4041.5M
[11/29 02:05:42    291s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:05:42    291s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:05:42    291s] ### Creating RouteCongInterface, started
[11/29 02:05:42    291s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:05:42    291s] 
[11/29 02:05:42    291s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/29 02:05:42    291s] 
[11/29 02:05:42    291s] #optDebug: {0, 1.000}
[11/29 02:05:42    291s] ### Creating RouteCongInterface, finished
[11/29 02:05:42    291s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:42    291s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:42    291s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:42    291s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:42    291s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:42    291s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:42    291s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:42    291s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:42    292s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:05:43    292s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:05:43    292s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:05:43    292s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:05:43    292s] AoF 966.3425um
[11/29 02:05:43    292s] Info: violation cost 0.830000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.830000, glitch 0.000000)
[11/29 02:05:43    292s] [GPS-DRV] Optimizer inputs ============================= 
[11/29 02:05:43    292s] [GPS-DRV] drvFixingStage: Large Scale
[11/29 02:05:43    292s] [GPS-DRV] costLowerBound: 0.1
[11/29 02:05:43    292s] [GPS-DRV] setupTNSCost  : 0
[11/29 02:05:43    292s] [GPS-DRV] maxIter       : 1
[11/29 02:05:43    292s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/29 02:05:43    292s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:05:43    292s] [GPS-DRV] Optimizer parameters ============================= 
[11/29 02:05:43    292s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/29 02:05:43    292s] [GPS-DRV] maxDensity (design): 0.95
[11/29 02:05:43    292s] [GPS-DRV] maxLocalDensity: 1.2
[11/29 02:05:43    292s] [GPS-DRV] MaxBufDistForPlaceBlk: 280um
[11/29 02:05:43    292s] [GPS-DRV] Dflt RT Characteristic Length 1060.14um AoF 966.342um x 1
[11/29 02:05:43    292s] [GPS-DRV] isCPECostingOn: false
[11/29 02:05:43    292s] [GPS-DRV] all active and enabled setup drv original views
[11/29 02:05:43    292s] [GPS-DRV]     default_emulate_view
[11/29 02:05:43    292s] [GPS-DRV] All active and enabled setup views
[11/29 02:05:43    292s] [GPS-DRV]     default_emulate_view
[11/29 02:05:43    292s] [GPS-DRV] maxTran off
[11/29 02:05:43    292s] [GPS-DRV] maxCap off
[11/29 02:05:43    292s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/29 02:05:43    292s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/29 02:05:43    292s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[11/29 02:05:43    292s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/29 02:05:43    292s] [GPS-DRV] ROI - unit(Area: 2.128e+06; LeakageP: 1.43532e-08; DynamicP: 2.128e+06)DBU
[11/29 02:05:43    292s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:43    292s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:05:43    292s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:43    292s] |   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4042.2M|
[11/29 02:05:43    292s] Info: violation cost 0.830000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.830000, glitch 0.000000)
[11/29 02:05:43    292s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:05:43    292s] |   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4043.2M|
[11/29 02:05:43    292s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:43    292s] 
[11/29 02:05:43    292s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4043.2M) ***
[11/29 02:05:43    292s] 
[11/29 02:05:43    292s] ###############################################################################
[11/29 02:05:43    292s] #
[11/29 02:05:43    292s] #  Large fanout net report:  
[11/29 02:05:43    292s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/29 02:05:43    292s] #     - current density: 69.67
[11/29 02:05:43    292s] #
[11/29 02:05:43    292s] #  List of high fanout nets:
[11/29 02:05:43    292s] #        Net(1):  n_rst: (fanouts = 915)
[11/29 02:05:43    292s] #
[11/29 02:05:43    292s] ###############################################################################
[11/29 02:05:43    292s] Finished writing unified metrics of routing constraints.
[11/29 02:05:43    292s] Bottom Preferred Layer:
[11/29 02:05:43    292s]     None
[11/29 02:05:43    292s] Via Pillar Rule:
[11/29 02:05:43    292s]     None
[11/29 02:05:43    292s] 
[11/29 02:05:43    292s] 
[11/29 02:05:43    292s] =======================================================================
[11/29 02:05:43    292s]                 Reasons for remaining drv violations
[11/29 02:05:43    292s] =======================================================================
[11/29 02:05:43    292s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/29 02:05:43    292s] 
[11/29 02:05:43    292s] HFNFixing failure reasons
[11/29 02:05:43    292s] ------------------------------------------------
[11/29 02:05:43    292s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/29 02:05:43    292s] 
[11/29 02:05:43    292s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 30013.7, Stn-len 0
[11/29 02:05:43    292s] CSM is empty.
[11/29 02:05:43    292s] CSM is empty.
[11/29 02:05:43    292s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:05:43    292s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4043.2M, EPOCH TIME: 1764399943.836933
[11/29 02:05:43    292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:05:43    292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:43    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:43    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:43    293s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.110, REAL:0.110, MEM:4042.4M, EPOCH TIME: 1764399943.947228
[11/29 02:05:43    293s] Memory usage before memory release/compaction is 4042.4
[11/29 02:05:43    293s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:43    293s] Memory usage at end of DPlace-Cleanup is 4042.4M.
[11/29 02:05:43    293s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.11
[11/29 02:05:43    293s] *** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:04:53.1/0:06:09.6 (0.8), mem = 4042.4M
[11/29 02:05:43    293s] 
[11/29 02:05:43    293s] =============================================================================================
[11/29 02:05:43    293s]  Step TAT Report : DrvOpt #1 / clock_opt_design #1                              25.11-s102_1
[11/29 02:05:43    293s] =============================================================================================
[11/29 02:05:43    293s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:43    293s] ---------------------------------------------------------------------------------------------
[11/29 02:05:43    293s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:05:43    293s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.5
[11/29 02:05:43    293s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:05:43    293s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:43    293s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:43    293s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:43    293s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:05:43    293s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.9
[11/29 02:05:43    293s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:43    293s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:43    293s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:43    293s] [ DrvFindVioNets         ]      3   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:05:43    293s] [ DetailPlaceInit        ]      1   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:05:43    293s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:43    293s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:05:43    293s] [ MISC                   ]          0:00:01.5  (  81.5 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:05:43    293s] ---------------------------------------------------------------------------------------------
[11/29 02:05:43    293s]  DrvOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/29 02:05:43    293s] ---------------------------------------------------------------------------------------------
[11/29 02:05:43    293s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/29 02:05:43    293s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/29 02:05:43    293s] End: GigaOpt high fanout net optimization
[11/29 02:05:44    293s] Number of setup views: 1
[11/29 02:05:44    293s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:05:44    293s] Deleting Lib Analyzer.
[11/29 02:05:44    293s] Begin: GigaOpt Global Optimization
[11/29 02:05:44    293s] *info: use new DP (enabled)
[11/29 02:05:44    293s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/29 02:05:44    293s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/29 02:05:44    293s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:05:44    293s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:05:44    293s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:05:44    293s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:05:44    293s] *** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:53.6/0:06:10.2 (0.8), mem = 4055.7M
[11/29 02:05:44    293s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.12
[11/29 02:05:44    293s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:05:44    293s] 
[11/29 02:05:44    293s] Creating Lib Analyzer ...
[11/29 02:05:44    293s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:05:44    293s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:05:44    293s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:05:44    293s] 
[11/29 02:05:44    293s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:05:44    293s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:54 mem=4057.6M
[11/29 02:05:44    293s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:54 mem=4057.6M
[11/29 02:05:44    293s] Creating Lib Analyzer, finished. 
[11/29 02:05:44    294s] 
[11/29 02:05:44    294s] Active Setup views: default_emulate_view 
[11/29 02:05:44    294s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/29 02:05:44    294s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:54 mem=4059.1M
[11/29 02:05:44    294s] Memory usage before memory release/compaction is 4059.1
[11/29 02:05:44    294s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:44    294s] Memory usage at beginning of DPlace-Init is 4040.2M.
[11/29 02:05:44    294s] OPERPROF: Starting DPlace-Init at level 1, MEM:4040.2M, EPOCH TIME: 1764399944.889173
[11/29 02:05:44    294s] Processing tracks to init pin-track alignment.
[11/29 02:05:44    294s] z: 2, totalTracks: 1
[11/29 02:05:44    294s] z: 4, totalTracks: 1
[11/29 02:05:44    294s] z: 6, totalTracks: 1
[11/29 02:05:44    294s] z: 8, totalTracks: 1
[11/29 02:05:44    294s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:44    294s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4040.2M, EPOCH TIME: 1764399944.941663
[11/29 02:05:44    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:44    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:44    294s] 
[11/29 02:05:44    294s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:44    294s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:44    294s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4040.4M, EPOCH TIME: 1764399944.953674
[11/29 02:05:44    294s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4040.4M, EPOCH TIME: 1764399944.953726
[11/29 02:05:44    294s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4040.4M, EPOCH TIME: 1764399944.953799
[11/29 02:05:44    294s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4040.4MB).
[11/29 02:05:44    294s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:4040.4M, EPOCH TIME: 1764399944.954218
[11/29 02:05:44    294s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:05:44    294s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:54 mem=4041.1M
[11/29 02:05:44    294s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:05:44    294s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:05:44    294s] ### Creating RouteCongInterface, started
[11/29 02:05:44    294s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:05:45    294s] 
[11/29 02:05:45    294s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:05:45    294s] 
[11/29 02:05:45    294s] #optDebug: {0, 1.000}
[11/29 02:05:45    294s] ### Creating RouteCongInterface, finished
[11/29 02:05:45    294s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:45    294s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:45    294s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:45    294s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:45    294s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:45    294s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:45    294s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:45    294s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:47    296s] *info: 1 don't touch net excluded
[11/29 02:05:47    296s] *info: 1 clock net excluded
[11/29 02:05:47    296s] *info: 1 ideal net excluded from IPO operation.
[11/29 02:05:47    296s] *info: 849866 no-driver nets excluded.
[11/29 02:05:47    296s] *info: 1 net with fixed/cover wires excluded.
[11/29 02:05:48    297s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:05:48    298s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/29 02:05:49    298s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:05:49    298s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/29 02:05:49    298s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:05:49    298s] |   0.000|   0.000|   69.67%|   0:00:00.0| 4063.6M|default_emulate_view|       NA| NA                                                 |
[11/29 02:05:49    298s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:05:49    298s] 
[11/29 02:05:49    298s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4063.6M) ***
[11/29 02:05:49    298s] 
[11/29 02:05:49    298s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4063.6M) ***
[11/29 02:05:49    298s] Bottom Preferred Layer:
[11/29 02:05:49    298s]     None
[11/29 02:05:49    298s] Via Pillar Rule:
[11/29 02:05:49    298s]     None
[11/29 02:05:49    298s] Finished writing unified metrics of routing constraints.
[11/29 02:05:49    298s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/29 02:05:49    298s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 30013.7, Stn-len 0
[11/29 02:05:49    298s] CSM is empty.
[11/29 02:05:49    298s] CSM is empty.
[11/29 02:05:49    298s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:05:49    298s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4063.6M, EPOCH TIME: 1764399949.102812
[11/29 02:05:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:05:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.112, REAL:0.112, MEM:4039.8M, EPOCH TIME: 1764399949.215061
[11/29 02:05:49    298s] Memory usage before memory release/compaction is 4039.8
[11/29 02:05:49    298s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:49    298s] Memory usage at end of DPlace-Cleanup is 4039.8M.
[11/29 02:05:49    298s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.12
[11/29 02:05:49    298s] *** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:04:58.3/0:06:14.9 (0.8), mem = 4040.1M
[11/29 02:05:49    298s] 
[11/29 02:05:49    298s] =============================================================================================
[11/29 02:05:49    298s]  Step TAT Report : GlobalOpt #1 / clock_opt_design #1                           25.11-s102_1
[11/29 02:05:49    298s] =============================================================================================
[11/29 02:05:49    298s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:49    298s] ---------------------------------------------------------------------------------------------
[11/29 02:05:49    298s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.4
[11/29 02:05:49    298s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    1.1
[11/29 02:05:49    298s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:05:49    298s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:05:49    298s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:49    298s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:49    298s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:49    298s] [ TransformInit          ]      1   0:00:03.8  (  80.6 % )     0:00:03.8 /  0:00:03.8    1.0
[11/29 02:05:49    298s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:05:49    298s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:49    298s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:49    298s] [ MISC                   ]          0:00:00.5  (  11.3 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:05:49    298s] ---------------------------------------------------------------------------------------------
[11/29 02:05:49    298s]  GlobalOpt #1 TOTAL                 0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[11/29 02:05:49    298s] ---------------------------------------------------------------------------------------------
[11/29 02:05:49    298s] End: GigaOpt Global Optimization
[11/29 02:05:49    298s] Begin: Collecting metrics
[11/29 02:05:49    298s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 | 0:00:05  |        4022 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:05:49    298s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4023.7M, current mem=4021.5M)

[11/29 02:05:49    298s] End: Collecting metrics
[11/29 02:05:49    298s] *** Timing Is met
[11/29 02:05:49    298s] *** Check timing (0:00:00.0)
[11/29 02:05:49    298s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:05:49    298s] Deleting Lib Analyzer.
[11/29 02:05:49    298s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[11/29 02:05:49    298s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[11/29 02:05:49    298s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:05:49    298s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:05:49    298s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:05:49    298s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:05:49    298s] ### Creating LA Mngr. totSessionCpu=0:04:59 mem=4021.5M
[11/29 02:05:49    298s] ### Creating LA Mngr, finished. totSessionCpu=0:04:59 mem=4021.5M
[11/29 02:05:49    298s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/29 02:05:49    298s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4021.6M, EPOCH TIME: 1764399949.652784
[11/29 02:05:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] 
[11/29 02:05:49    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:49    298s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:49    298s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:4021.7M, EPOCH TIME: 1764399949.664854
[11/29 02:05:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:05:49    298s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:04:59 mem=4021.7M
[11/29 02:05:49    298s] Memory usage before memory release/compaction is 4021.7
[11/29 02:05:49    298s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:49    298s] Memory usage at beginning of DPlace-Init is 4010.8M.
[11/29 02:05:49    298s] OPERPROF: Starting DPlace-Init at level 1, MEM:4010.8M, EPOCH TIME: 1764399949.695679
[11/29 02:05:49    298s] Processing tracks to init pin-track alignment.
[11/29 02:05:49    298s] z: 2, totalTracks: 1
[11/29 02:05:49    298s] z: 4, totalTracks: 1
[11/29 02:05:49    298s] z: 6, totalTracks: 1
[11/29 02:05:49    298s] z: 8, totalTracks: 1
[11/29 02:05:49    298s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:49    298s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4010.8M, EPOCH TIME: 1764399949.748769
[11/29 02:05:49    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:49    298s] 
[11/29 02:05:49    298s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:49    298s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:49    298s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4010.8M, EPOCH TIME: 1764399949.761163
[11/29 02:05:49    298s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4010.8M, EPOCH TIME: 1764399949.761249
[11/29 02:05:49    298s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4010.8M, EPOCH TIME: 1764399949.761327
[11/29 02:05:49    298s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4010.8MB).
[11/29 02:05:49    298s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.066, MEM:4010.8M, EPOCH TIME: 1764399949.761742
[11/29 02:05:49    298s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:05:49    298s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:04:59 mem=4011.4M
[11/29 02:05:49    298s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:05:49    298s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:05:49    298s] Begin: Area Reclaim Optimization
[11/29 02:05:49    298s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:05:49    298s] 
[11/29 02:05:49    298s] Creating Lib Analyzer ...
[11/29 02:05:49    298s] *** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:58.9/0:06:15.4 (0.8), mem = 4011.4M
[11/29 02:05:49    298s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:05:49    298s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:05:49    298s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:05:49    298s] 
[11/29 02:05:49    298s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:05:50    299s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:59 mem=4015.4M
[11/29 02:05:50    299s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:59 mem=4015.4M
[11/29 02:05:50    299s] Creating Lib Analyzer, finished. 
[11/29 02:05:50    299s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.13
[11/29 02:05:50    299s] 
[11/29 02:05:50    299s] Active Setup views: default_emulate_view 
[11/29 02:05:50    299s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2221
[11/29 02:05:50    299s] ### Creating RouteCongInterface, started
[11/29 02:05:50    299s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:05:50    299s] 
[11/29 02:05:50    299s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:05:50    299s] 
[11/29 02:05:50    299s] #optDebug: {0, 1.000}
[11/29 02:05:50    299s] ### Creating RouteCongInterface, finished
[11/29 02:05:50    299s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:50    299s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:50    299s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:50    299s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:50    299s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:50    299s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:50    299s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:50    299s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:50    299s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 69.67
[11/29 02:05:50    299s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:50    299s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:05:50    299s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:50    299s] |   69.67%|        -|   0.031|   0.000|   0:00:00.0| 4062.2M|
[11/29 02:05:50    299s] Info: 1 don't touch net  excluded from IPO operation.
[11/29 02:05:50    299s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:05:50    299s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:05:50    299s] |   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4063.1M|
[11/29 02:05:50    299s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:05:50    299s] |   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4063.1M|
[11/29 02:05:50    299s] |   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4063.1M|
[11/29 02:05:51    300s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:05:51    300s] |   69.67%|        0|   0.031|   0.000|   0:00:01.0| 4063.1M|
[11/29 02:05:51    300s] |   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4063.1M|
[11/29 02:05:51    300s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:51    300s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 69.67
[11/29 02:05:51    300s] 
[11/29 02:05:51    300s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/29 02:05:51    300s] --------------------------------------------------------------
[11/29 02:05:51    300s] |                                   | Total     | Sequential |
[11/29 02:05:51    300s] --------------------------------------------------------------
[11/29 02:05:51    300s] | Num insts resized                 |       0  |       0    |
[11/29 02:05:51    300s] | Num insts undone                  |       0  |       0    |
[11/29 02:05:51    300s] | Num insts Downsized               |       0  |       0    |
[11/29 02:05:51    300s] | Num insts Samesized               |       0  |       0    |
[11/29 02:05:51    300s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:05:51    300s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:05:51    300s] --------------------------------------------------------------
[11/29 02:05:51    300s] Finished writing unified metrics of routing constraints.
[11/29 02:05:51    300s] Bottom Preferred Layer:
[11/29 02:05:51    300s]     None
[11/29 02:05:51    300s] Via Pillar Rule:
[11/29 02:05:51    300s]     None
[11/29 02:05:51    300s] 
[11/29 02:05:51    300s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:05:51    300s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
[11/29 02:05:51    300s] CSM is empty.
[11/29 02:05:51    300s] CSM is empty.
[11/29 02:05:51    300s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2221
[11/29 02:05:51    300s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.13
[11/29 02:05:51    300s] *** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:05:00.2/0:06:16.8 (0.8), mem = 4063.2M
[11/29 02:05:51    300s] 
[11/29 02:05:51    300s] =============================================================================================
[11/29 02:05:51    300s]  Step TAT Report : AreaOpt #1 / clock_opt_design #1                             25.11-s102_1
[11/29 02:05:51    300s] =============================================================================================
[11/29 02:05:51    300s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:51    300s] ---------------------------------------------------------------------------------------------
[11/29 02:05:51    300s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:05:51    300s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  14.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:05:51    300s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:05:51    300s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:51    300s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:51    300s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:51    300s] [ OptimizationStep       ]      1   0:00:00.2  (  15.0 % )     0:00:00.8 /  0:00:00.8    1.0
[11/29 02:05:51    300s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:05:51    300s] [ OptGetWeight           ]     39   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:51    300s] [ OptEval                ]     39   0:00:00.6  (  42.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:05:51    300s] [ OptCommit              ]     39   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:51    300s] [ PostCommitDelayUpdate  ]     39   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:51    300s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:51    300s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:51    300s] [ MISC                   ]          0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.3    1.0
[11/29 02:05:51    300s] ---------------------------------------------------------------------------------------------
[11/29 02:05:51    300s]  AreaOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[11/29 02:05:51    300s] ---------------------------------------------------------------------------------------------
[11/29 02:05:51    300s] Executing incremental physical updates
[11/29 02:05:51    300s] Executing incremental physical updates
[11/29 02:05:51    300s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:05:51    300s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4063.5M, EPOCH TIME: 1764399951.151207
[11/29 02:05:51    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:05:51    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:51    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:51    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:51    300s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.115, REAL:0.115, MEM:4012.6M, EPOCH TIME: 1764399951.266481
[11/29 02:05:51    300s] Memory usage before memory release/compaction is 4012.6
[11/29 02:05:51    300s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:51    300s] Memory usage at end of DPlace-Cleanup is 4012.6M.
[11/29 02:05:51    300s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=4012.59M, totSessionCpu=0:05:00).
[11/29 02:05:51    300s] Begin: Collecting metrics
[11/29 02:05:51    300s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 | 0:00:02  |        4013 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:05:51    300s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4021.5M, current mem=4012.6M)

[11/29 02:05:51    300s] End: Collecting metrics
[11/29 02:05:52    301s] Deleting Lib Analyzer.
[11/29 02:05:52    301s] **INFO: Flow update: Design timing is met.
[11/29 02:05:52    301s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:05:52    301s] **INFO: Flow update: Design timing is met.
[11/29 02:05:52    301s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[11/29 02:05:52    301s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[11/29 02:05:52    301s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:05:52    301s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:05:52    301s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:05:52    301s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:05:52    301s] ### Creating LA Mngr. totSessionCpu=0:05:01 mem=4010.9M
[11/29 02:05:52    301s] ### Creating LA Mngr, finished. totSessionCpu=0:05:01 mem=4010.9M
[11/29 02:05:52    301s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:05:52    301s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:01 mem=4010.9M
[11/29 02:05:52    301s] Memory usage before memory release/compaction is 4010.9
[11/29 02:05:52    301s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:52    301s] Memory usage at beginning of DPlace-Init is 4010.9M.
[11/29 02:05:52    301s] OPERPROF: Starting DPlace-Init at level 1, MEM:4010.9M, EPOCH TIME: 1764399952.249353
[11/29 02:05:52    301s] Processing tracks to init pin-track alignment.
[11/29 02:05:52    301s] z: 2, totalTracks: 1
[11/29 02:05:52    301s] z: 4, totalTracks: 1
[11/29 02:05:52    301s] z: 6, totalTracks: 1
[11/29 02:05:52    301s] z: 8, totalTracks: 1
[11/29 02:05:52    301s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:52    301s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4010.9M, EPOCH TIME: 1764399952.302056
[11/29 02:05:52    301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:52    301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:52    301s] 
[11/29 02:05:52    301s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:52    301s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:52    301s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4010.9M, EPOCH TIME: 1764399952.314246
[11/29 02:05:52    301s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4010.9M, EPOCH TIME: 1764399952.314305
[11/29 02:05:52    301s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4010.9M, EPOCH TIME: 1764399952.314377
[11/29 02:05:52    301s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4010.9MB).
[11/29 02:05:52    301s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:4010.9M, EPOCH TIME: 1764399952.314798
[11/29 02:05:52    301s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:05:52    301s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:01 mem=4010.9M
[11/29 02:05:52    301s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:05:52    301s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:05:52    301s] Begin: Area Reclaim Optimization
[11/29 02:05:52    301s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:05:52    301s] 
[11/29 02:05:52    301s] Creating Lib Analyzer ...
[11/29 02:05:52    301s] *** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:01.4/0:06:18.0 (0.8), mem = 4010.9M
[11/29 02:05:52    301s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:05:52    301s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:05:52    301s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:05:52    301s] 
[11/29 02:05:52    301s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:05:52    301s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:02 mem=4014.8M
[11/29 02:05:52    301s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:02 mem=4014.8M
[11/29 02:05:52    301s] Creating Lib Analyzer, finished. 
[11/29 02:05:52    301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.14
[11/29 02:05:52    301s] 
[11/29 02:05:52    301s] Active Setup views: default_emulate_view 
[11/29 02:05:52    301s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2221
[11/29 02:05:52    301s] ### Creating RouteCongInterface, started
[11/29 02:05:52    301s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:05:52    301s] 
[11/29 02:05:52    301s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[11/29 02:05:52    301s] 
[11/29 02:05:52    301s] #optDebug: {0, 1.000}
[11/29 02:05:52    301s] ### Creating RouteCongInterface, finished
[11/29 02:05:52    301s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:52    301s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:52    301s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:52    301s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:52    301s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:52    301s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:52    301s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:52    301s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:52    301s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.67
[11/29 02:05:52    301s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:52    301s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:05:52    301s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:52    301s] |   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4062.3M|
[11/29 02:05:52    301s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:05:54    303s] |   69.65%|        2|   0.000|   0.000|   0:00:02.0| 4104.9M|
[11/29 02:05:54    303s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:05:54    303s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:54    303s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
[11/29 02:05:54    303s] 
[11/29 02:05:54    303s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/29 02:05:54    303s] --------------------------------------------------------------
[11/29 02:05:54    303s] |                                   | Total     | Sequential |
[11/29 02:05:54    303s] --------------------------------------------------------------
[11/29 02:05:54    303s] | Num insts resized                 |       0  |       0    |
[11/29 02:05:54    303s] | Num insts undone                  |       0  |       0    |
[11/29 02:05:54    303s] | Num insts Downsized               |       0  |       0    |
[11/29 02:05:54    303s] | Num insts Samesized               |       0  |       0    |
[11/29 02:05:54    303s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:05:54    303s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:05:54    303s] --------------------------------------------------------------
[11/29 02:05:54    303s] Finished writing unified metrics of routing constraints.
[11/29 02:05:54    303s] Bottom Preferred Layer:
[11/29 02:05:54    303s]     None
[11/29 02:05:54    303s] Via Pillar Rule:
[11/29 02:05:54    303s]     None
[11/29 02:05:54    303s] 
[11/29 02:05:54    303s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:05:54    303s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
[11/29 02:05:54    303s] CSM is empty.
[11/29 02:05:54    303s] CSM is empty.
[11/29 02:05:54    303s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2219
[11/29 02:05:54    303s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.14
[11/29 02:05:54    303s] *** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:03.2/0:06:19.7 (0.8), mem = 4110.1M
[11/29 02:05:54    303s] 
[11/29 02:05:54    303s] =============================================================================================
[11/29 02:05:54    303s]  Step TAT Report : AreaOpt #2 / clock_opt_design #1                             25.11-s102_1
[11/29 02:05:54    303s] =============================================================================================
[11/29 02:05:54    303s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:54    303s] ---------------------------------------------------------------------------------------------
[11/29 02:05:54    303s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:05:54    303s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  12.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:05:54    303s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.7
[11/29 02:05:54    303s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:54    303s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:54    303s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:54    303s] [ OptimizationStep       ]      1   0:00:00.2  (  12.5 % )     0:00:01.2 /  0:00:01.2    1.0
[11/29 02:05:54    303s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/29 02:05:54    303s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:54    303s] [ OptEval                ]     13   0:00:00.9  (  51.4 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:05:54    303s] [ OptCommit              ]     13   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:05:54    303s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:05:54    303s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:05:54    303s] [ TimingUpdate           ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.4
[11/29 02:05:54    303s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:05:54    303s] [ MISC                   ]          0:00:00.2  (  13.3 % )     0:00:00.2 /  0:00:00.2    0.9
[11/29 02:05:54    303s] ---------------------------------------------------------------------------------------------
[11/29 02:05:54    303s]  AreaOpt #2 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[11/29 02:05:54    303s] ---------------------------------------------------------------------------------------------
[11/29 02:05:54    303s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2219
[11/29 02:05:54    303s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4110.0M, EPOCH TIME: 1764399954.102122
[11/29 02:05:54    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:05:54    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:54    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:54    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:54    303s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.111, REAL:0.111, MEM:4016.5M, EPOCH TIME: 1764399954.213561
[11/29 02:05:54    303s] Memory usage before memory release/compaction is 4016.5
[11/29 02:05:54    303s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:54    303s] Memory usage at end of DPlace-Cleanup is 4016.5M.
[11/29 02:05:54    303s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=4016.50M, totSessionCpu=0:05:03).
[11/29 02:05:54    303s] Begin: Collecting metrics
[11/29 02:05:54    303s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 | 0:00:02  |        4013 |      |     |
| area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 | 0:00:02  |        4016 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:05:54    303s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4016.6M, current mem=4016.6M)

[11/29 02:05:54    303s] End: Collecting metrics
[11/29 02:05:54    303s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[11/29 02:05:54    303s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[11/29 02:05:54    303s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:05:54    303s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:05:54    303s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:05:54    303s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:05:54    303s] ### Creating LA Mngr. totSessionCpu=0:05:04 mem=4016.6M
[11/29 02:05:54    303s] ### Creating LA Mngr, finished. totSessionCpu=0:05:04 mem=4016.6M
[11/29 02:05:54    303s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:05:54    303s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:04 mem=4016.6M
[11/29 02:05:54    303s] Memory usage before memory release/compaction is 4016.6
[11/29 02:05:54    303s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:54    303s] Memory usage at beginning of DPlace-Init is 4016.6M.
[11/29 02:05:54    303s] OPERPROF: Starting DPlace-Init at level 1, MEM:4016.6M, EPOCH TIME: 1764399954.585499
[11/29 02:05:54    303s] Processing tracks to init pin-track alignment.
[11/29 02:05:54    303s] z: 2, totalTracks: 1
[11/29 02:05:54    303s] z: 4, totalTracks: 1
[11/29 02:05:54    303s] z: 6, totalTracks: 1
[11/29 02:05:54    303s] z: 8, totalTracks: 1
[11/29 02:05:54    303s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:54    303s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4016.6M, EPOCH TIME: 1764399954.642273
[11/29 02:05:54    303s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:54    303s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:54    303s] 
[11/29 02:05:54    303s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:54    303s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:54    303s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4016.7M, EPOCH TIME: 1764399954.654587
[11/29 02:05:54    303s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4016.7M, EPOCH TIME: 1764399954.654639
[11/29 02:05:54    303s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4016.7M, EPOCH TIME: 1764399954.654714
[11/29 02:05:54    303s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4016.7MB).
[11/29 02:05:54    303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.069, REAL:0.070, MEM:4016.7M, EPOCH TIME: 1764399954.655181
[11/29 02:05:54    303s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:05:54    303s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:04 mem=4016.7M
[11/29 02:05:54    303s] [oiPhyDebug] optDemand 26362728000.00, spDemand 26362728000.00.
[11/29 02:05:54    303s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2219
[11/29 02:05:54    303s] Begin: Area Reclaim Optimization
[11/29 02:05:54    303s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:05:54    303s] *** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:03.8/0:06:20.3 (0.8), mem = 4016.7M
[11/29 02:05:54    303s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.15
[11/29 02:05:54    303s] 
[11/29 02:05:54    303s] Active Setup views: default_emulate_view 
[11/29 02:05:54    303s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2219
[11/29 02:05:54    303s] ### Creating RouteCongInterface, started
[11/29 02:05:54    303s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:05:54    303s] 
[11/29 02:05:54    303s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:05:54    303s] 
[11/29 02:05:54    303s] #optDebug: {0, 1.000}
[11/29 02:05:54    303s] ### Creating RouteCongInterface, finished
[11/29 02:05:54    303s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:54    303s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:54    303s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:54    303s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:54    303s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:54    303s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:54    303s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:05:54    303s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:05:54    304s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 69.65
[11/29 02:05:54    304s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:54    304s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:05:54    304s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:54    304s] |   69.65%|        -|   0.020|   0.000|   0:00:00.0| 4062.1M|
[11/29 02:05:55    304s] |   69.65%|        0|   0.020|   0.000|   0:00:01.0| 4063.6M|
[11/29 02:05:55    304s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:05:55    304s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4065.1M|
[11/29 02:05:55    304s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4066.6M|
[11/29 02:05:55    304s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0[11/29 02:05:55    304s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
| 4066.8M|
[11/29 02:05:55    304s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[11/29 02:05:55    304s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4066.8M|
[11/29 02:05:55    304s] +---------+---------+--------+--------+------------+--------+
[11/29 02:05:55    304s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 69.65
[11/29 02:05:55    304s] 
[11/29 02:05:55    304s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/29 02:05:55    304s] --------------------------------------------------------------
[11/29 02:05:55    304s] |                                   | Total     | Sequential |
[11/29 02:05:55    304s] --------------------------------------------------------------
[11/29 02:05:55    304s] | Num insts resized                 |       0  |       0    |
[11/29 02:05:55    304s] | Num insts undone                  |       0  |       0    |
[11/29 02:05:55    304s] | Num insts Downsized               |       0  |       0    |
[11/29 02:05:55    304s] | Num insts Samesized               |       0  |       0    |
[11/29 02:05:55    304s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:05:55    304s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:05:55    304s] --------------------------------------------------------------
[11/29 02:05:55    304s] Bottom Preferred Layer:
[11/29 02:05:55    304s]     None
[11/29 02:05:55    304s] Via Pillar Rule:
[11/29 02:05:55    304s]     None
[11/29 02:05:55    304s] Finished writing unified metrics of routing constraints.
[11/29 02:05:55    304s] 
[11/29 02:05:55    304s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:05:55    304s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[11/29 02:05:55    304s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4067.6M, EPOCH TIME: 1764399955.723013
[11/29 02:05:55    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:05:55    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:55    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:55    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:55    304s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.136, REAL:0.136, MEM:4044.0M, EPOCH TIME: 1764399955.859278
[11/29 02:05:55    304s] Memory usage before memory release/compaction is 4044.0
[11/29 02:05:55    304s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:55    304s] Memory usage at end of DPlace-Cleanup is 4044.0M.
[11/29 02:05:55    304s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4044.0M, EPOCH TIME: 1764399955.865888
[11/29 02:05:55    304s] Memory usage before memory release/compaction is 4044.0
[11/29 02:05:55    304s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:55    304s] Memory usage at beginning of DPlace-Init is 4044.0M.
[11/29 02:05:55    304s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4044.0M, EPOCH TIME: 1764399955.866027
[11/29 02:05:55    304s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4044.0M, EPOCH TIME: 1764399955.919370
[11/29 02:05:55    304s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:55    304s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:55    304s] 
[11/29 02:05:55    304s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:55    304s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:55    304s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.012, MEM:4044.0M, EPOCH TIME: 1764399955.931552
[11/29 02:05:55    304s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4044.0M, EPOCH TIME: 1764399955.931603
[11/29 02:05:55    304s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4044.2M, EPOCH TIME: 1764399955.931673
[11/29 02:05:55    304s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.066, REAL:0.066, MEM:4044.2M, EPOCH TIME: 1764399955.932090
[11/29 02:05:55    304s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.066, REAL:0.066, MEM:4044.2M, EPOCH TIME: 1764399955.932125
[11/29 02:05:55    304s] TDRefine: refinePlace mode is spiral
[11/29 02:05:55    304s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.8
[11/29 02:05:55    304s] OPERPROF: Starting Refine-Place at level 1, MEM:4044.2M, EPOCH TIME: 1764399955.932214
[11/29 02:05:55    304s] *** Starting place_detail (0:05:05 mem=4044.2M) ***
[11/29 02:05:55    305s] Total net bbox length = 2.837e+04 (1.373e+04 1.464e+04) (ext = 1.608e+04)
[11/29 02:05:55    305s] 
[11/29 02:05:55    305s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:55    305s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:55    305s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:05:55    305s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4044.2M, EPOCH TIME: 1764399955.945518
[11/29 02:05:55    305s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4044.2M, EPOCH TIME: 1764399955.945782
[11/29 02:05:55    305s] Set min layer with parameter ( 1 )
[11/29 02:05:55    305s] Set max layer with parameter ( 10 )
[11/29 02:05:55    305s] Set min layer with parameter ( 1 )
[11/29 02:05:55    305s] Set max layer with parameter ( 10 )
[11/29 02:05:55    305s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4044.2M, EPOCH TIME: 1764399955.948473
[11/29 02:05:55    305s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4044.2M, EPOCH TIME: 1764399955.948692
[11/29 02:05:55    305s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4044.2M, EPOCH TIME: 1764399955.948729
[11/29 02:05:55    305s] Starting refinePlace ...
[11/29 02:05:55    305s] Set min layer with parameter ( 1 )
[11/29 02:05:55    305s] Set max layer with parameter ( 10 )
[11/29 02:05:55    305s] One DDP V2 for no tweak run.
[11/29 02:05:55    305s] 
[11/29 02:05:55    305s]  === Spiral for Logical I: (movable: 2219) ===
[11/29 02:05:55    305s] 
[11/29 02:05:55    305s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:05:56    305s] 
[11/29 02:05:56    305s]  Info: 0 filler has been deleted!
[11/29 02:05:56    305s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:05:56    305s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[11/29 02:05:56    305s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:05:56    305s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=4043.9MB) @(0:05:05 - 0:05:05).
[11/29 02:05:56    305s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:05:56    305s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4044.2MB
[11/29 02:05:56    305s] Statistics of distance of Instance movement in refine placement:
[11/29 02:05:56    305s]   maximum (X+Y) =         0.00 um
[11/29 02:05:56    305s]   mean    (X+Y) =         0.00 um
[11/29 02:05:56    305s] Summary Report:
[11/29 02:05:56    305s] Instances moved: 0 (out of 2219 movable)
[11/29 02:05:56    305s] Instances flipped: 0
[11/29 02:05:56    305s] Mean displacement: 0.00 um
[11/29 02:05:56    305s] Max displacement: 0.00 um 
[11/29 02:05:56    305s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:05:56    305s] Total instances moved : 0
[11/29 02:05:56    305s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.111, REAL:0.111, MEM:4044.2M, EPOCH TIME: 1764399956.059377
[11/29 02:05:56    305s] Total net bbox length = 2.837e+04 (1.373e+04 1.464e+04) (ext = 1.608e+04)
[11/29 02:05:56    305s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4044.2MB
[11/29 02:05:56    305s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=4044.2MB) @(0:05:05 - 0:05:05).
[11/29 02:05:56    305s] *** Finished place_detail (0:05:05 mem=4044.2M) ***
[11/29 02:05:56    305s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.8
[11/29 02:05:56    305s] OPERPROF: Finished Refine-Place at level 1, CPU:0.138, REAL:0.138, MEM:4044.2M, EPOCH TIME: 1764399956.070003
[11/29 02:05:57    306s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4044.2M, EPOCH TIME: 1764399957.897784
[11/29 02:05:57    306s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:05:57    306s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.105, REAL:0.105, MEM:4044.2M, EPOCH TIME: 1764399958.003179
[11/29 02:05:58    307s] Memory usage before memory release/compaction is 4044.2
[11/29 02:05:58    307s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:58    307s] Memory usage at end of DPlace-Cleanup is 4044.2M.
[11/29 02:05:58    307s] *** maximum move = 0.00 um ***
[11/29 02:05:58    307s] *** Finished re-routing un-routed nets (4044.2M) ***
[11/29 02:05:58    307s] Memory usage before memory release/compaction is 4044.4
[11/29 02:05:58    307s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:58    307s] Memory usage at beginning of DPlace-Init is 4044.4M.
[11/29 02:05:58    307s] OPERPROF: Starting DPlace-Init at level 1, MEM:4044.4M, EPOCH TIME: 1764399958.052271
[11/29 02:05:58    307s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4044.4M, EPOCH TIME: 1764399958.104133
[11/29 02:05:58    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] 
[11/29 02:05:58    307s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:58    307s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:58    307s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4044.4M, EPOCH TIME: 1764399958.116490
[11/29 02:05:58    307s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4044.4M, EPOCH TIME: 1764399958.116545
[11/29 02:05:58    307s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4044.4M, EPOCH TIME: 1764399958.116647
[11/29 02:05:58    307s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.065, MEM:4044.4M, EPOCH TIME: 1764399958.117073
[11/29 02:05:58    307s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:05:58    307s] 
[11/29 02:05:58    307s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=4044.4M) ***
[11/29 02:05:58    307s] CSM is empty.
[11/29 02:05:58    307s] CSM is empty.
[11/29 02:05:58    307s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2219
[11/29 02:05:58    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.15
[11/29 02:05:58    307s] *** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.4/0:00:03.5 (1.0), totSession cpu/real = 0:05:07.2/0:06:23.8 (0.8), mem = 4044.6M
[11/29 02:05:58    307s] 
[11/29 02:05:58    307s] =============================================================================================
[11/29 02:05:58    307s]  Step TAT Report : AreaOpt #3 / clock_opt_design #1                             25.11-s102_1
[11/29 02:05:58    307s] =============================================================================================
[11/29 02:05:58    307s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:05:58    307s] ---------------------------------------------------------------------------------------------
[11/29 02:05:58    307s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:05:58    307s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:05:58    307s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:58    307s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:05:58    307s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:58    307s] [ OptimizationStep       ]      1   0:00:00.1  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:05:58    307s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:05:58    307s] [ OptGetWeight           ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:58    307s] [ OptEval                ]     39   0:00:00.5  (  15.7 % )     0:00:00.5 /  0:00:00.6    1.0
[11/29 02:05:58    307s] [ OptCommit              ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:58    307s] [ PostCommitDelayUpdate  ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:58    307s] [ RefinePlace            ]      1   0:00:02.4  (  70.4 % )     0:00:02.4 /  0:00:02.4    1.0
[11/29 02:05:58    307s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:58    307s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:05:58    307s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:05:58    307s] ---------------------------------------------------------------------------------------------
[11/29 02:05:58    307s]  AreaOpt #3 TOTAL                   0:00:03.5  ( 100.0 % )     0:00:03.5 /  0:00:03.4    1.0
[11/29 02:05:58    307s] ---------------------------------------------------------------------------------------------
[11/29 02:05:58    307s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2219
[11/29 02:05:58    307s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4044.6M, EPOCH TIME: 1764399958.152080
[11/29 02:05:58    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.114, REAL:0.115, MEM:4016.2M, EPOCH TIME: 1764399958.266863
[11/29 02:05:58    307s] Memory usage before memory release/compaction is 4016.2
[11/29 02:05:58    307s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:05:58    307s] Memory usage at end of DPlace-Cleanup is 4016.2M.
[11/29 02:05:58    307s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=4016.25M, totSessionCpu=0:05:07).
[11/29 02:05:58    307s] Begin: Collecting metrics
[11/29 02:05:58    307s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 | 0:00:02  |        4013 |      |     |
| area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 | 0:00:02  |        4016 |      |     |
| area_reclaiming_3       |     0.224 |    0.224 |         0 |        0 |       69.65 | 0:00:04  |        4016 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:05:58    307s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4016.6M, current mem=4016.3M)

[11/29 02:05:58    307s] End: Collecting metrics
[11/29 02:05:58    307s] *** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:07.6/0:06:24.2 (0.8), mem = 4016.3M
[11/29 02:05:58    307s] Starting local wire reclaim
[11/29 02:05:58    307s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4016.3M, EPOCH TIME: 1764399958.585412
[11/29 02:05:58    307s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4016.3M, EPOCH TIME: 1764399958.585498
[11/29 02:05:58    307s] Memory usage before memory release/compaction is 4016.3
[11/29 02:05:58    307s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:05:58    307s] Memory usage at beginning of DPlace-Init is 4016.3M.
[11/29 02:05:58    307s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4016.3M, EPOCH TIME: 1764399958.585609
[11/29 02:05:58    307s] Processing tracks to init pin-track alignment.
[11/29 02:05:58    307s] z: 2, totalTracks: 1
[11/29 02:05:58    307s] z: 4, totalTracks: 1
[11/29 02:05:58    307s] z: 6, totalTracks: 1
[11/29 02:05:58    307s] z: 8, totalTracks: 1
[11/29 02:05:58    307s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:05:58    307s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4016.3M, EPOCH TIME: 1764399958.638190
[11/29 02:05:58    307s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:05:58    307s] 
[11/29 02:05:58    307s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:58    307s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:58    307s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.012, REAL:0.012, MEM:4016.3M, EPOCH TIME: 1764399958.650371
[11/29 02:05:58    307s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4016.3M, EPOCH TIME: 1764399958.650465
[11/29 02:05:58    307s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4016.3M, EPOCH TIME: 1764399958.650549
[11/29 02:05:58    307s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4016.3MB).
[11/29 02:05:58    307s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.065, REAL:0.065, MEM:4016.3M, EPOCH TIME: 1764399958.650978
[11/29 02:05:58    307s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.065, REAL:0.066, MEM:4016.3M, EPOCH TIME: 1764399958.651008
[11/29 02:05:58    307s] TDRefine: refinePlace mode is spiral
[11/29 02:05:58    307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.9
[11/29 02:05:58    307s] OPERPROF:   Starting Refine-Place at level 2, MEM:4016.3M, EPOCH TIME: 1764399958.651127
[11/29 02:05:58    307s] *** Starting place_detail (0:05:08 mem=4016.3M) ***
[11/29 02:05:58    307s] Total net bbox length = 2.837e+04 (1.373e+04 1.464e+04) (ext = 1.608e+04)
[11/29 02:05:58    307s] 
[11/29 02:05:58    307s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:05:58    307s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:05:58    307s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4016.3M, EPOCH TIME: 1764399958.664763
[11/29 02:05:58    307s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4016.3M, EPOCH TIME: 1764399958.665055
[11/29 02:05:58    307s] Set min layer with parameter ( 1 )
[11/29 02:05:58    307s] Set max layer with parameter ( 10 )
[11/29 02:05:58    307s] Set min layer with parameter ( 1 )
[11/29 02:05:58    307s] Set max layer with parameter ( 10 )
[11/29 02:05:58    307s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4016.3M, EPOCH TIME: 1764399958.667515
[11/29 02:05:58    307s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4016.3M, EPOCH TIME: 1764399958.667732
[11/29 02:05:58    307s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4016.3M, EPOCH TIME: 1764399958.667769
[11/29 02:05:58    307s] Starting refinePlace ...
[11/29 02:05:58    307s] Set min layer with parameter ( 1 )
[11/29 02:05:58    307s] Set max layer with parameter ( 10 )
[11/29 02:05:58    307s] One DDP V2 for no tweak run.
[11/29 02:05:58    307s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4016.3M, EPOCH TIME: 1764399958.669744
[11/29 02:05:58    307s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4019.6M, EPOCH TIME: 1764399958.691434
[11/29 02:05:58    307s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4019.6M, EPOCH TIME: 1764399958.691770
[11/29 02:05:58    307s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4019.6M, EPOCH TIME: 1764399958.691803
[11/29 02:05:58    307s] MP Top (2219): mp=1.050. U=0.696.
[11/29 02:05:58    307s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.001, REAL:0.001, MEM:4019.6M, EPOCH TIME: 1764399958.692647
[11/29 02:05:58    307s] [Pin padding] pin density ratio 0.45
[11/29 02:05:58    307s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4019.6M, EPOCH TIME: 1764399958.692832
[11/29 02:05:58    307s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4019.6M, EPOCH TIME: 1764399958.692863
[11/29 02:05:58    307s] OPERPROF:             Starting InitSKP at level 7, MEM:4019.6M, EPOCH TIME: 1764399958.693109
[11/29 02:05:58    307s] no activity file in design. spp won't run.
[11/29 02:05:58    307s] no activity file in design. spp won't run.
[11/29 02:05:58    307s] **WARN: [IO pin not placed] n_rst
[11/29 02:05:58    307s] **WARN: [IO pin not placed] AWVALID
[11/29 02:05:58    307s] **WARN: [IO pin not placed] AWREADY
[11/29 02:05:58    307s] **WARN: [IO pin not placed] WDVALID
[11/29 02:05:58    307s] **WARN: [IO pin not placed] WDREADY
[11/29 02:05:58    307s] **WARN: [IO pin not placed] ARVALID
[11/29 02:05:58    307s] **WARN: [IO pin not placed] ARREADY
[11/29 02:05:58    307s] **WARN: [IO pin not placed] RDREADY
[11/29 02:05:58    307s] **WARN: [IO pin not placed] RDVALID
[11/29 02:05:58    307s] **WARN: [IO pin not placed] RDATA[31]
[11/29 02:05:58    307s] **WARN: [IO pin not placed] ...
[11/29 02:05:58    307s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 9488 / 12554 = 75.58%
[11/29 02:05:58    308s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
[11/29 02:05:58    308s] OPERPROF:             Finished InitSKP at level 7, CPU:0.277, REAL:0.277, MEM:4032.4M, EPOCH TIME: 1764399958.970581
[11/29 02:05:58    308s] Timing cost in AAE based: 4418.6181571174111014
[11/29 02:05:58    308s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.306, REAL:0.307, MEM:4033.6M, EPOCH TIME: 1764399958.999536
[11/29 02:05:59    308s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.306, REAL:0.307, MEM:4033.6M, EPOCH TIME: 1764399958.999993
[11/29 02:05:59    308s] SKP cleared!
[11/29 02:05:59    308s] AAE Timing clean up.
[11/29 02:05:59    308s] Tweakage: fix icg 1, fix clk 0.
[11/29 02:05:59    308s] Tweakage: density cost 1, scale 0.4.
[11/29 02:05:59    308s] Tweakage: activity cost 0, scale 1.0.
[11/29 02:05:59    308s] Tweakage: timing cost on, scale 1.0.
[11/29 02:05:59    308s] Tweakage: congestion cost on, scale 1.0.
[11/29 02:05:59    308s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4030.0M, EPOCH TIME: 1764399959.001579
[11/29 02:05:59    308s] Cut to 0 partitions.
[11/29 02:05:59    308s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4030.0M, EPOCH TIME: 1764399959.003745
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:05:59    308s] Tweakage swap 69 pairs.
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:05:59    308s] Tweakage swap 4 pairs.
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:05:59    308s] Tweakage swap 21 pairs.
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:05:59    308s] Tweakage swap 1 pairs.
[11/29 02:05:59    308s] Cleanup congestion map
[11/29 02:05:59    308s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:05:59    308s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:05:59    308s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:05:59    308s] High layer or long wire ICDP is OFF.
[11/29 02:05:59    308s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:05:59    308s] Starting Early Global Route supply map. mem = 4031.6M
[11/29 02:05:59    308s] (I)      Initializing eGR engine (regular)
[11/29 02:05:59    308s] Set min layer with parameter ( 1 )
[11/29 02:05:59    308s] Set max layer with parameter ( 10 )
[11/29 02:05:59    308s] (I)      clean place blk overflow:
[11/29 02:05:59    308s] (I)      H : enabled 1.00 0
[11/29 02:05:59    308s] (I)      V : enabled 1.00 0
[11/29 02:05:59    308s] (I)      Initializing eGR engine (regular)
[11/29 02:05:59    308s] Set min layer with parameter ( 1 )
[11/29 02:05:59    308s] Set max layer with parameter ( 10 )
[11/29 02:05:59    308s] (I)      clean place blk overflow:
[11/29 02:05:59    308s] (I)      H : enabled 1.00 0
[11/29 02:05:59    308s] (I)      V : enabled 1.00 0
[11/29 02:05:59    308s] (I)      Started Early Global Route kernel ( Curr Mem: 3.58 MB )
[11/29 02:05:59    308s] (I)      Running eGR Regular flow
[11/29 02:05:59    308s] (I)      # wire layers (front) : 11
[11/29 02:05:59    308s] (I)      # wire layers (back)  : 0
[11/29 02:05:59    308s] (I)      min wire layer : 1
[11/29 02:05:59    308s] (I)      max wire layer : 10
[11/29 02:05:59    308s] (I)      # cut layers (front) : 10
[11/29 02:05:59    308s] (I)      # cut layers (back)  : 0
[11/29 02:05:59    308s] (I)      min cut layer : 1
[11/29 02:05:59    308s] (I)      max cut layer : 9
[11/29 02:05:59    308s] (I)      ================================ Layers ================================
[11/29 02:05:59    308s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:05:59    308s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:05:59    308s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:05:59    308s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:05:59    308s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:05:59    308s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:05:59    308s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:05:59    308s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:05:59    308s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:05:59    308s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:05:59    308s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:05:59    308s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:05:59    308s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:05:59    308s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:05:59    308s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:05:59    308s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:05:59    308s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:05:59    308s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:05:59    308s] Finished Early Global Route supply map. mem = 4028.6M
[11/29 02:05:59    308s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:05:59    308s] ICDP grid 0 cost = 11.886 total cost = 11.886
[11/29 02:05:59    308s] icdp demand smooth ratio : 0.633116
[11/29 02:05:59    308s] Cleanup congestion map
[11/29 02:05:59    308s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:05:59    308s] Cleanup congestion map
[11/29 02:05:59    308s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:05:59    308s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:05:59    308s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:05:59    308s] High layer or long wire ICDP is OFF.
[11/29 02:05:59    308s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:05:59    308s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:05:59    308s] ICDP grid 0 cost = 11.886 total cost = 11.886
[11/29 02:05:59    308s] icdp demand smooth ratio : 0.633116
[11/29 02:05:59    308s] Cleanup congestion map
[11/29 02:05:59    308s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:05:59    308s] Cleanup congestion map
[11/29 02:05:59    308s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:05:59    308s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:05:59    308s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:05:59    308s] High layer or long wire ICDP is OFF.
[11/29 02:05:59    308s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:05:59    308s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:05:59    308s] ICDP grid 0 cost = 11.936 total cost = 11.936
[11/29 02:05:59    308s] icdp demand smooth ratio : 0.631577
[11/29 02:05:59    308s] Cleanup congestion map
[11/29 02:05:59    308s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:05:59    308s] Cleanup congestion map
[11/29 02:05:59    308s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:05:59    308s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:05:59    308s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:05:59    308s] High layer or long wire ICDP is OFF.
[11/29 02:05:59    308s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:05:59    308s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:05:59    308s] ICDP grid 0 cost = 11.936 total cost = 11.936
[11/29 02:05:59    308s] icdp demand smooth ratio : 0.631577
[11/29 02:05:59    308s] Cleanup congestion map
[11/29 02:05:59    308s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:05:59    308s] Tweakage swap 0 pairs.
[11/29 02:06:00    309s] Tweakage swap 10 pairs.
[11/29 02:06:00    309s] Tweakage swap 0 pairs.
[11/29 02:06:00    309s] Tweakage swap 2 pairs.
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:06:00    309s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:06:00    309s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:06:00    309s] High layer or long wire ICDP is OFF.
[11/29 02:06:00    309s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:06:00    309s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:06:00    309s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:06:00    309s] icdp demand smooth ratio : 0.631172
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:06:00    309s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:06:00    309s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:06:00    309s] High layer or long wire ICDP is OFF.
[11/29 02:06:00    309s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:06:00    309s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:06:00    309s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:06:00    309s] icdp demand smooth ratio : 0.631172
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:06:00    309s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:06:00    309s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:06:00    309s] High layer or long wire ICDP is OFF.
[11/29 02:06:00    309s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:06:00    309s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:06:00    309s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:06:00    309s] icdp demand smooth ratio : 0.630941
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:06:00    309s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:06:00    309s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:06:00    309s] High layer or long wire ICDP is OFF.
[11/29 02:06:00    309s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:06:00    309s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:06:00    309s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:06:00    309s] icdp demand smooth ratio : 0.630941
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:06:00    309s] Tweakage swap 0 pairs.
[11/29 02:06:00    309s] Tweakage swap 0 pairs.
[11/29 02:06:00    309s] Tweakage swap 0 pairs.
[11/29 02:06:00    309s] Tweakage swap 0 pairs.
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:06:00    309s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:06:00    309s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:06:00    309s] High layer or long wire ICDP is OFF.
[11/29 02:06:00    309s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:06:00    309s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:06:00    309s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:06:00    309s] icdp demand smooth ratio : 0.630941
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:06:00    309s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:06:00    309s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:06:00    309s] High layer or long wire ICDP is OFF.
[11/29 02:06:00    309s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:06:00    309s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:06:00    309s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:06:00    309s] icdp demand smooth ratio : 0.630941
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:06:00    309s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:06:00    309s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:06:00    309s] High layer or long wire ICDP is OFF.
[11/29 02:06:00    309s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:06:00    309s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:06:00    309s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:06:00    309s] icdp demand smooth ratio : 0.630941
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:06:00    309s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:06:00    309s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:06:00    309s] High layer or long wire ICDP is OFF.
[11/29 02:06:00    309s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:06:00    309s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:06:00    309s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:06:00    309s] icdp demand smooth ratio : 0.630941
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:06:00    309s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:1.868, REAL:1.878, MEM:4032.0M, EPOCH TIME: 1764399960.882136
[11/29 02:06:00    309s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:1.871, REAL:1.881, MEM:4032.0M, EPOCH TIME: 1764399960.882965
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] Call icdpEval cleanup ...
[11/29 02:06:00    309s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:2.205, REAL:2.216, MEM:4031.6M, EPOCH TIME: 1764399960.885885
[11/29 02:06:00    309s] Move report: Congestion aware Tweak moved 421 insts, mean move: 1.28 um, max move: 5.91 um 
[11/29 02:06:00    309s] 	Max move on inst (u_systolic_array_top/g46239__1617): (72.96, 69.44) --> (74.67, 73.64)
[11/29 02:06:00    309s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:02.2, real=0:00:02.0, mem=4031.6mb) @(0:05:08 - 0:05:10).
[11/29 02:06:00    309s] Cleanup congestion map
[11/29 02:06:00    309s] 
[11/29 02:06:00    309s]  === Spiral for Logical I: (movable: 2219) ===
[11/29 02:06:00    309s] 
[11/29 02:06:00    309s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:06:01    310s] 
[11/29 02:06:01    310s]  Info: 0 filler has been deleted!
[11/29 02:06:01    310s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:06:01    310s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:01.0)
[11/29 02:06:01    310s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:06:01    310s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=4030.2MB) @(0:05:10 - 0:05:10).
[11/29 02:06:01    310s] Move report: Detail placement moved 421 insts, mean move: 1.28 um, max move: 5.91 um 
[11/29 02:06:01    310s] 	Max move on inst (u_systolic_array_top/g46239__1617): (72.96, 69.44) --> (74.67, 73.64)
[11/29 02:06:01    310s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 4030.2MB
[11/29 02:06:01    310s] Statistics of distance of Instance movement in refine placement:
[11/29 02:06:01    310s]   maximum (X+Y) =         5.91 um
[11/29 02:06:01    310s]   inst (u_systolic_array_top/g46239__1617) with max move: (72.96, 69.44) -> (74.67, 73.64)
[11/29 02:06:01    310s]   mean    (X+Y) =         1.28 um
[11/29 02:06:01    310s] Total instances flipped for legalization: 1
[11/29 02:06:01    310s] Summary Report:
[11/29 02:06:01    310s] Instances moved: 421 (out of 2219 movable)
[11/29 02:06:01    310s] Instances flipped: 1
[11/29 02:06:01    310s] Mean displacement: 1.28 um
[11/29 02:06:01    310s] Max displacement: 5.91 um (Instance: u_systolic_array_top/g46239__1617) (72.96, 69.44) -> (74.67, 73.64)
[11/29 02:06:01    310s] 	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
[11/29 02:06:01    310s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:06:01    310s] Total instances moved : 421
[11/29 02:06:01    310s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:2.349, REAL:2.361, MEM:4030.2M, EPOCH TIME: 1764399961.028296
[11/29 02:06:01    310s] Total net bbox length = 2.809e+04 (1.353e+04 1.455e+04) (ext = 1.605e+04)
[11/29 02:06:01    310s] Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 4030.2MB
[11/29 02:06:01    310s] [CPU] RefinePlace/total (cpu=0:00:02.4, real=0:00:03.0, mem=4030.2MB) @(0:05:08 - 0:05:10).
[11/29 02:06:01    310s] *** Finished place_detail (0:05:10 mem=4030.2M) ***
[11/29 02:06:01    310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.9
[11/29 02:06:01    310s] OPERPROF:   Finished Refine-Place at level 2, CPU:2.377, REAL:2.388, MEM:4030.2M, EPOCH TIME: 1764399961.039115
[11/29 02:06:01    310s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4030.2M, EPOCH TIME: 1764399961.039183
[11/29 02:06:01    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:06:01    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:01    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:01    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:01    310s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.109, REAL:0.109, MEM:4014.2M, EPOCH TIME: 1764399961.148443
[11/29 02:06:01    310s] Memory usage before memory release/compaction is 4014.2
[11/29 02:06:01    310s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:06:01    310s] Memory usage at end of DPlace-Cleanup is 4014.2M.
[11/29 02:06:01    310s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:2.551, REAL:2.563, MEM:4014.2M, EPOCH TIME: 1764399961.148635
[11/29 02:06:01    310s] 
[11/29 02:06:01    310s] =============================================================================================
[11/29 02:06:01    310s]  Step TAT Report : LocalWireReclaim #1 / clock_opt_design #1                    25.11-s102_1
[11/29 02:06:01    310s] =============================================================================================
[11/29 02:06:01    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:06:01    310s] ---------------------------------------------------------------------------------------------
[11/29 02:06:01    310s] [ RefinePlace            ]      1   0:00:02.3  (  88.2 % )     0:00:02.4 /  0:00:02.4    1.0
[11/29 02:06:01    310s] [ DetailPlaceInit        ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:06:01    310s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:06:01    310s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:06:01    310s] [ MISC                   ]          0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:06:01    310s] ---------------------------------------------------------------------------------------------
[11/29 02:06:01    310s]  LocalWireReclaim #1 TOTAL          0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[11/29 02:06:01    310s] ---------------------------------------------------------------------------------------------
[11/29 02:06:01    310s] *** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:05:10.2/0:06:26.8 (0.8), mem = 4014.2M
[11/29 02:06:01    310s] Begin: Collecting metrics
[11/29 02:06:01    310s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 | 0:00:02  |        4013 |      |     |
| area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 | 0:00:02  |        4016 |      |     |
| area_reclaiming_3       |     0.224 |    0.224 |         0 |        0 |       69.65 | 0:00:04  |        4016 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:03  |        4014 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:06:01    310s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4016.3M, current mem=4014.2M)

[11/29 02:06:01    310s] End: Collecting metrics
[11/29 02:06:01    310s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:06:01    310s] #################################################################################
[11/29 02:06:01    310s] # Design Stage: PreRoute
[11/29 02:06:01    310s] # Design Name: top
[11/29 02:06:01    310s] # Design Mode: 90nm
[11/29 02:06:01    310s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:06:01    310s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:06:01    310s] # Signoff Settings: SI Off 
[11/29 02:06:01    310s] #################################################################################
[11/29 02:06:02    311s] Calculate delays in Single mode...
[11/29 02:06:02    311s] Topological Sorting (REAL = 0:00:00.0, MEM = 4022.9M, InitMEM = 4022.7M)
[11/29 02:06:02    311s] Start delay calculation (fullDC) (1 T). (MEM=4022.92)
[11/29 02:06:02    311s] End AAE Lib Interpolated Model. (MEM=4022.917969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:02    311s] Total number of fetched objects 3399
[11/29 02:06:02    311s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:06:02    311s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:02    311s] End delay calculation. (MEM=4043.89 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 02:06:02    311s] End delay calculation (fullDC). (MEM=4043.89 CPU=0:00:00.7 REAL=0:00:00.0)
[11/29 02:06:02    311s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 4043.9M) ***
[11/29 02:06:03    312s] eGR doReRoute: optGuide
[11/29 02:06:03    312s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4044.6M, EPOCH TIME: 1764399963.154463
[11/29 02:06:03    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:03    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:03    312s] Cell top LLGs are deleted
[11/29 02:06:03    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:03    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:03    312s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:4013.4M, EPOCH TIME: 1764399963.157267
[11/29 02:06:03    312s] Memory usage before memory release/compaction is 4013.4
[11/29 02:06:03    312s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:06:03    312s] Memory usage at end of DPlace-Cleanup is 4013.4M.
[11/29 02:06:03    312s] {MMLU 0 0 3399}
[11/29 02:06:03    312s] [oiLAM] Zs 10, 11
[11/29 02:06:03    312s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=4013.4M
[11/29 02:06:03    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=4013.4M
[11/29 02:06:03    312s] Running pre-eGR process
[11/29 02:06:03    312s] Set min layer with parameter ( 1 )
[11/29 02:06:03    312s] Set max layer with parameter ( 10 )
[11/29 02:06:03    312s] Set min layer with parameter ( 1 )
[11/29 02:06:03    312s] Set max layer with parameter ( 10 )
[11/29 02:06:03    312s] (I)      Started Import and model ( Curr Mem: 3.57 MB )
[11/29 02:06:03    312s] (I)      Default pattern map key = top_default.
[11/29 02:06:03    312s] (I)      Valid row heights in the design: 2800.
[11/29 02:06:03    312s] (I)      == Non-default Options ==
[11/29 02:06:03    312s] (I)      Maximum routing layer                              : 10
[11/29 02:06:03    312s] (I)      Minimum routing layer                              : 1
[11/29 02:06:03    312s] (I)      Top routing layer                                  : 10
[11/29 02:06:03    312s] (I)      Bottom routing layer                               : 1
[11/29 02:06:03    312s] (I)      Number of threads                                  : 1
[11/29 02:06:03    312s] (I)      Route tie net to shape                             : auto
[11/29 02:06:03    312s] (I)      Method to set GCell size                           : row
[11/29 02:06:03    312s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:06:03    312s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:06:03    312s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:06:03    312s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:06:03    312s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:06:03    312s] (I)      ============== Pin Summary ==============
[11/29 02:06:03    312s] (I)      +-------+--------+---------+------------+
[11/29 02:06:03    312s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:06:03    312s] (I)      +-------+--------+---------+------------+
[11/29 02:06:03    312s] (I)      |     1 |   9216 |  100.00 |        Pin |
[11/29 02:06:03    312s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:06:03    312s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:06:03    312s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:06:03    312s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:06:03    312s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:06:03    312s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:06:03    312s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:06:03    312s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:06:03    312s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:06:03    312s] (I)      +-------+--------+---------+------------+
[11/29 02:06:03    312s] (I)      Custom ignore net properties:
[11/29 02:06:03    312s] (I)      1 : NotLegal
[11/29 02:06:03    312s] (I)      Default ignore net properties:
[11/29 02:06:03    312s] (I)      1 : Special
[11/29 02:06:03    312s] (I)      2 : Analog
[11/29 02:06:03    312s] (I)      3 : Fixed
[11/29 02:06:03    312s] (I)      4 : Skipped
[11/29 02:06:03    312s] (I)      5 : MixedSignal
[11/29 02:06:03    312s] (I)      Prerouted net properties:
[11/29 02:06:03    312s] (I)      1 : NotLegal
[11/29 02:06:03    312s] (I)      2 : Special
[11/29 02:06:03    312s] (I)      3 : Analog
[11/29 02:06:03    312s] (I)      4 : Fixed
[11/29 02:06:03    312s] (I)      5 : Skipped
[11/29 02:06:03    312s] (I)      6 : MixedSignal
[11/29 02:06:03    312s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:06:03    312s] (I)      Use row-based GCell size
[11/29 02:06:03    312s] (I)      Use row-based GCell align
[11/29 02:06:03    312s] (I)      layer 0 area = 0
[11/29 02:06:03    312s] (I)      layer 1 area = 0
[11/29 02:06:03    312s] (I)      layer 2 area = 0
[11/29 02:06:03    312s] (I)      layer 3 area = 0
[11/29 02:06:03    312s] (I)      layer 4 area = 0
[11/29 02:06:03    312s] (I)      layer 5 area = 0
[11/29 02:06:03    312s] (I)      layer 6 area = 0
[11/29 02:06:03    312s] (I)      layer 7 area = 0
[11/29 02:06:03    312s] (I)      layer 8 area = 0
[11/29 02:06:03    312s] (I)      layer 9 area = 0
[11/29 02:06:03    312s] (I)      GCell unit size   : 2800
[11/29 02:06:03    312s] (I)      GCell multiplier  : 1
[11/29 02:06:03    312s] (I)      GCell row height  : 2800
[11/29 02:06:03    312s] (I)      Actual row height : 2800
[11/29 02:06:03    312s] (I)      GCell align ref   : 16340 24080
[11/29 02:06:03    312s] [NR-eGR] Track table information for default rule: 
[11/29 02:06:03    312s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:06:03    312s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:06:03    312s] (I)      ============== Default via ===============
[11/29 02:06:03    312s] (I)      +---+------------------+-----------------+
[11/29 02:06:03    312s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:06:03    312s] (I)      +---+------------------+-----------------+
[11/29 02:06:03    312s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[11/29 02:06:03    312s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[11/29 02:06:03    312s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:06:03    312s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:06:03    312s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:06:03    312s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:06:03    312s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:06:03    312s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:06:03    312s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:06:03    312s] (I)      +---+------------------+-----------------+
[11/29 02:06:03    312s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:06:03    312s] [NR-eGR] Read 4857 PG shapes
[11/29 02:06:03    312s] [NR-eGR] Read 0 clock shapes
[11/29 02:06:03    312s] [NR-eGR] Read 0 other shapes
[11/29 02:06:03    312s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:06:03    312s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:06:03    312s] [NR-eGR] #Instance Blockages : 93626
[11/29 02:06:03    312s] [NR-eGR] #PG Blockages       : 4857
[11/29 02:06:03    312s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:06:03    312s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:06:03    312s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:06:03    312s] [NR-eGR] #Other Blockages    : 0
[11/29 02:06:03    312s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:06:03    312s] [NR-eGR] #prerouted nets         : 1
[11/29 02:06:03    312s] [NR-eGR] #prerouted special nets : 0
[11/29 02:06:03    312s] [NR-eGR] #prerouted wires        : 3148
[11/29 02:06:03    312s] (I)        Front-side 2946 ( ignored 1 )
[11/29 02:06:03    312s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:06:03    312s] [NR-eGR] Read 2946 nets ( ignored 1 )
[11/29 02:06:03    312s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:06:03    312s] (I)      handle routing halo
[11/29 02:06:03    312s] (I)      Reading macro buffers
[11/29 02:06:03    312s] (I)      Number of macro buffers: 0
[11/29 02:06:03    312s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:06:03    312s] (I)      original grid = 61 x 115
[11/29 02:06:03    312s] (I)      merged grid = 61 x 115
[11/29 02:06:03    312s] (I)      Read Num Blocks=98483  Num Prerouted Wires=3148  Num CS=0
[11/29 02:06:03    312s] (I)      Layer 0 (H) : #blockages 94022 : #preroutes 915
[11/29 02:06:03    312s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 1529
[11/29 02:06:03    312s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 612
[11/29 02:06:03    312s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 88
[11/29 02:06:03    312s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 4
[11/29 02:06:03    312s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:06:03    312s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:06:03    312s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:06:03    312s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:06:03    312s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:06:03    312s] (I)      Number of ignored nets                =      1
[11/29 02:06:03    312s] (I)      Number of connected nets              =      0
[11/29 02:06:03    312s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/29 02:06:03    312s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:06:03    312s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:06:03    312s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:06:03    312s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:06:03    312s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:06:03    312s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:06:03    312s] (I)      Ndr track 0 does not exist
[11/29 02:06:03    312s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:06:03    312s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:06:03    312s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:06:03    312s] (I)      Site width          :   380  (dbu)
[11/29 02:06:03    312s] (I)      Row height          :  2800  (dbu)
[11/29 02:06:03    312s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:06:03    312s] (I)      GCell width         :  2800  (dbu)
[11/29 02:06:03    312s] (I)      GCell height        :  2800  (dbu)
[11/29 02:06:03    312s] (I)      Grid                :    61   115    10
[11/29 02:06:03    312s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:06:03    312s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:06:03    312s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:06:03    312s] (I)      Horizontal capacity :  2800     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:06:03    312s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:06:03    312s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:06:03    312s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:06:03    312s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:06:03    312s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:06:03    312s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:06:03    312s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:06:03    312s] (I)      --------------------------------------------------------
[11/29 02:06:03    312s] 
[11/29 02:06:03    312s] [NR-eGR] == Routing rule table ==
[11/29 02:06:03    312s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:06:03    312s] [NR-eGR] ----------------------
[11/29 02:06:03    312s] [NR-eGR]   0  (Default)   2945 
[11/29 02:06:03    312s] (I)      ==== NDR : (Default) ====
[11/29 02:06:03    312s] (I)      +--------------+--------+
[11/29 02:06:03    312s] (I)      |           ID |      0 |
[11/29 02:06:03    312s] (I)      |      Default |    yes |
[11/29 02:06:03    312s] (I)      |  Clk Special |     no |
[11/29 02:06:03    312s] (I)      | Hard spacing |     no |
[11/29 02:06:03    312s] (I)      |    NDR track | (none) |
[11/29 02:06:03    312s] (I)      |      NDR via | (none) |
[11/29 02:06:03    312s] (I)      |  Extra space |      0 |
[11/29 02:06:03    312s] (I)      |      Shields |      0 |
[11/29 02:06:03    312s] (I)      |   Demand (H) |      1 |
[11/29 02:06:03    312s] (I)      |   Demand (V) |      1 |
[11/29 02:06:03    312s] (I)      |        #Nets |   2945 |
[11/29 02:06:03    312s] (I)      +--------------+--------+
[11/29 02:06:03    312s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:06:03    312s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:06:03    312s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:06:03    312s] (I)      |  metal1    140      130    280      280      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:06:03    312s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:06:03    312s] (I)      =============== Blocked Tracks ===============
[11/29 02:06:03    312s] (I)      +-------+---------+----------+---------------+
[11/29 02:06:03    312s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:06:03    312s] (I)      +-------+---------+----------+---------------+
[11/29 02:06:03    312s] (I)      |     1 |   70272 |    48183 |        68.57% |
[11/29 02:06:03    312s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:06:03    312s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:06:03    312s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:06:03    312s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:06:03    312s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:06:03    312s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:06:03    312s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:06:03    312s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:06:03    312s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:06:03    312s] (I)      +-------+---------+----------+---------------+
[11/29 02:06:03    312s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3.57 MB )
[11/29 02:06:03    312s] (I)      Reset routing kernel
[11/29 02:06:03    312s] (I)      Started Global Routing ( Curr Mem: 3.57 MB )
[11/29 02:06:03    312s] (I)      totalPins=9327  totalGlobalPin=8335 (89.36%)
[11/29 02:06:03    312s] (I)      ================== Net Group Info ==================
[11/29 02:06:03    312s] (I)      +----+----------------+--------------+-------------+
[11/29 02:06:03    312s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:06:03    312s] (I)      +----+----------------+--------------+-------------+
[11/29 02:06:03    312s] (I)      |  1 |           2945 |    metal1(1) | metal10(10) |
[11/29 02:06:03    312s] (I)      +----+----------------+--------------+-------------+
[11/29 02:06:03    312s] (I)      total 2D Cap : 264575 = (138229 H, 126346 V)
[11/29 02:06:03    312s] (I)      total 2D Demand : 4205 = (2366 H, 1839 V)
[11/29 02:06:03    312s] (I)      init route region map
[11/29 02:06:03    312s] (I)      #blocked regions = 0
[11/29 02:06:03    312s] (I)      #non-blocked regions = 1
[11/29 02:06:03    312s] (I)      init safety region map
[11/29 02:06:03    312s] (I)      #blocked regions = 0
[11/29 02:06:03    312s] (I)      #non-blocked regions = 1
[11/29 02:06:03    312s] (I)      
[11/29 02:06:03    312s] (I)      ============  Phase 1a Route ============
[11/29 02:06:03    312s] [NR-eGR] Layer group 1: route 2945 net(s) in layer range [1, 10]
[11/29 02:06:03    312s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:06:03    312s] (I)      Usage: 17690 = (9319 H, 8371 V) = (6.74% H, 6.63% V) = (1.305e+04um H, 1.172e+04um V)
[11/29 02:06:03    312s] (I)      
[11/29 02:06:03    312s] (I)      ============  Phase 1b Route ============
[11/29 02:06:03    312s] (I)      Usage: 17690 = (9319 H, 8371 V) = (6.74% H, 6.63% V) = (1.305e+04um H, 1.172e+04um V)
[11/29 02:06:03    312s] (I)      Overflow of layer group 1: 0.00% H + 1.95% V. EstWL: 2.476600e+04um
[11/29 02:06:03    312s] (I)      Congestion metric : 0.00%H 2.80%V, 2.80%HV
[11/29 02:06:03    312s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:06:03    312s] (I)      
[11/29 02:06:03    312s] (I)      ============  Phase 1c Route ============
[11/29 02:06:03    312s] (I)      Level2 Grid: 13 x 23
[11/29 02:06:03    312s] (I)      Usage: 17690 = (9319 H, 8371 V) = (6.74% H, 6.63% V) = (1.305e+04um H, 1.172e+04um V)
[11/29 02:06:03    312s] (I)      
[11/29 02:06:03    312s] (I)      ============  Phase 1d Route ============
[11/29 02:06:03    312s] (I)      Usage: 17693 = (9319 H, 8374 V) = (6.74% H, 6.63% V) = (1.305e+04um H, 1.172e+04um V)
[11/29 02:06:03    312s] (I)      
[11/29 02:06:03    312s] (I)      ============  Phase 1e Route ============
[11/29 02:06:03    312s] (I)      Usage: 17693 = (9319 H, 8374 V) = (6.74% H, 6.63% V) = (1.305e+04um H, 1.172e+04um V)
[11/29 02:06:03    312s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.95% V. EstWL: 2.477020e+04um
[11/29 02:06:03    312s] (I)      
[11/29 02:06:03    312s] (I)      ============  Phase 1l Route ============
[11/29 02:06:03    312s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:06:03    312s] (I)      Layer  1:      21958        27         5       44340       24660    (64.26%) 
[11/29 02:06:03    312s] (I)      Layer  2:      48157      8981        66           0       51240    ( 0.00%) 
[11/29 02:06:03    312s] (I)      Layer  3:      67468      8153         0           0       69000    ( 0.00%) 
[11/29 02:06:03    312s] (I)      Layer  4:      32271      1937         2         570       34200    ( 1.64%) 
[11/29 02:06:03    312s] (I)      Layer  5:      32804      1135         0           0       34500    ( 0.00%) 
[11/29 02:06:03    312s] (I)      Layer  6:      31486       512         0         570       34200    ( 1.64%) 
[11/29 02:06:03    312s] (I)      Layer  7:       9530       144         0         877       10623    ( 7.62%) 
[11/29 02:06:03    312s] (I)      Layer  8:       8487        24         0        2667        8923    (23.01%) 
[11/29 02:06:03    312s] (I)      Layer  9:       3988         3         0        2335        3702    (38.68%) 
[11/29 02:06:03    312s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:06:03    312s] (I)      Total:        261849     20916        73       52402      275798    (15.97%) 
[11/29 02:06:03    312s] (I)      
[11/29 02:06:03    312s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:06:03    312s] [NR-eGR]                        OverCon            
[11/29 02:06:03    312s] [NR-eGR]                         #Gcell     %Gcell
[11/29 02:06:03    312s] [NR-eGR]        Layer               (1)    OverCon
[11/29 02:06:03    312s] [NR-eGR] ----------------------------------------------
[11/29 02:06:03    312s] [NR-eGR]  metal1 ( 1)         5( 0.20%)   ( 0.20%) 
[11/29 02:06:03    312s] [NR-eGR]  metal2 ( 2)        66( 0.95%)   ( 0.95%) 
[11/29 02:06:03    312s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/29 02:06:03    312s] [NR-eGR]  metal4 ( 4)         2( 0.03%)   ( 0.03%) 
[11/29 02:06:03    312s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/29 02:06:03    312s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/29 02:06:03    312s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/29 02:06:03    312s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/29 02:06:03    312s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/29 02:06:03    312s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/29 02:06:03    312s] [NR-eGR] ----------------------------------------------
[11/29 02:06:03    312s] [NR-eGR]        Total        73( 0.12%)   ( 0.12%) 
[11/29 02:06:03    312s] [NR-eGR] 
[11/29 02:06:03    312s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 3.58 MB )
[11/29 02:06:03    312s] (I)      Updating congestion map
[11/29 02:06:03    312s] (I)      total 2D Cap : 266158 = (139018 H, 127140 V)
[11/29 02:06:03    312s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[11/29 02:06:03    312s] (I)      Running track assignment and export wires
[11/29 02:06:03    312s] (I)      Delete wires for 2945 nets 
[11/29 02:06:03    312s] (I)      ============= Track Assignment ============
[11/29 02:06:03    312s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.57 MB )
[11/29 02:06:03    312s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:06:03    312s] (I)      Run Multi-thread track assignment
[11/29 02:06:03    312s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.57 MB )
[11/29 02:06:03    312s] (I)      Started Export ( Curr Mem: 3.57 MB )
[11/29 02:06:03    312s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:06:03    312s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/29 02:06:03    312s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:06:03    312s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:06:03    312s] [NR-eGR] ------------------------------------
[11/29 02:06:03    312s] [NR-eGR]  metal1   (1H)          2429   8896 
[11/29 02:06:03    312s] [NR-eGR]  metal2   (2V)         10260   6529 
[11/29 02:06:03    312s] [NR-eGR]  metal3   (3H)         11407    912 
[11/29 02:06:03    312s] [NR-eGR]  metal4   (4V)          2671    354 
[11/29 02:06:03    312s] [NR-eGR]  metal5   (5H)          1708    468 
[11/29 02:06:03    312s] [NR-eGR]  metal6   (6V)           847    176 
[11/29 02:06:03    312s] [NR-eGR]  metal7   (7H)           211     51 
[11/29 02:06:03    312s] [NR-eGR]  metal8   (8V)            65     54 
[11/29 02:06:03    312s] [NR-eGR]  metal9   (9H)            38      2 
[11/29 02:06:03    312s] [NR-eGR]  metal10  (10V)            2      0 
[11/29 02:06:03    312s] [NR-eGR] ------------------------------------
[11/29 02:06:03    312s] [NR-eGR]           Total        29637  17442 
[11/29 02:06:03    312s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:06:03    312s] [NR-eGR] Total half perimeter of net bounding box: 28087um
[11/29 02:06:03    312s] [NR-eGR] Total length: 29637um, number of vias: 17442
[11/29 02:06:03    312s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:06:03    312s] (I)      == Layer wire length by net rule ==
[11/29 02:06:03    312s] (I)                       Default 
[11/29 02:06:03    312s] (I)      -------------------------
[11/29 02:06:03    312s] (I)       metal1   (1H)    2429um 
[11/29 02:06:03    312s] (I)       metal2   (2V)   10260um 
[11/29 02:06:03    312s] (I)       metal3   (3H)   11407um 
[11/29 02:06:03    312s] (I)       metal4   (4V)    2671um 
[11/29 02:06:03    312s] (I)       metal5   (5H)    1708um 
[11/29 02:06:03    312s] (I)       metal6   (6V)     847um 
[11/29 02:06:03    312s] (I)       metal7   (7H)     211um 
[11/29 02:06:03    312s] (I)       metal8   (8V)      65um 
[11/29 02:06:03    312s] (I)       metal9   (9H)      38um 
[11/29 02:06:03    312s] (I)       metal10  (10V)      2um 
[11/29 02:06:03    312s] (I)      -------------------------
[11/29 02:06:03    312s] (I)                Total  29637um 
[11/29 02:06:03    312s] (I)      == Layer via count by net rule ==
[11/29 02:06:03    312s] (I)                       Default 
[11/29 02:06:03    312s] (I)      -------------------------
[11/29 02:06:03    312s] (I)       metal1   (1H)      8896 
[11/29 02:06:03    312s] (I)       metal2   (2V)      6529 
[11/29 02:06:03    312s] (I)       metal3   (3H)       912 
[11/29 02:06:03    312s] (I)       metal4   (4V)       354 
[11/29 02:06:03    312s] (I)       metal5   (5H)       468 
[11/29 02:06:03    312s] (I)       metal6   (6V)       176 
[11/29 02:06:03    312s] (I)       metal7   (7H)        51 
[11/29 02:06:03    312s] (I)       metal8   (8V)        54 
[11/29 02:06:03    312s] (I)       metal9   (9H)         2 
[11/29 02:06:03    312s] (I)       metal10  (10V)        0 
[11/29 02:06:03    312s] (I)      -------------------------
[11/29 02:06:03    312s] (I)                Total    17442 
[11/29 02:06:03    312s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.24 sec, Curr Mem: 3.53 MB )
[11/29 02:06:03    312s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:06:03    312s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.44 sec, Curr Mem: 3.53 MB )
[11/29 02:06:03    312s] [NR-eGR] Finished Early Global Route ( CPU: 0.46 sec, Real: 0.44 sec, Curr Mem: 3.53 MB )
[11/29 02:06:03    312s] (I)      ========================================= Runtime Summary ==========================================
[11/29 02:06:03    312s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/29 02:06:03    312s] (I)      ----------------------------------------------------------------------------------------------------
[11/29 02:06:03    312s] (I)       Early Global Route                             100.00%  333.37 sec  333.81 sec  0.44 sec  0.46 sec 
[11/29 02:06:03    312s] (I)       +-Early Global Route kernel                     99.01%  333.37 sec  333.81 sec  0.44 sec  0.46 sec 
[11/29 02:06:03    312s] (I)       | +-Import and model                            26.49%  333.37 sec  333.49 sec  0.12 sec  0.11 sec 
[11/29 02:06:03    312s] (I)       | | +-Create place DB                            4.53%  333.37 sec  333.39 sec  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)       | | | +-Import place data                        4.51%  333.37 sec  333.39 sec  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Read instances and placement           1.04%  333.37 sec  333.37 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Read nets                              3.39%  333.37 sec  333.39 sec  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)       | | +-Create route DB                           19.84%  333.39 sec  333.48 sec  0.09 sec  0.08 sec 
[11/29 02:06:03    312s] (I)       | | | +-Import route data (1T)                  19.75%  333.39 sec  333.48 sec  0.09 sec  0.08 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Read blockages ( Layer 1-10 )          8.41%  333.41 sec  333.44 sec  0.04 sec  0.04 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Read routing blockages               0.00%  333.41 sec  333.41 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Read bump blockages                  0.00%  333.41 sec  333.41 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Read instance blockages              7.55%  333.41 sec  333.44 sec  0.03 sec  0.03 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Read PG blockages                    0.28%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | | +-Allocate memory for PG via list    0.08%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Read clock blockages                 0.04%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Read other blockages                 0.05%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Read halo blockages                  0.01%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Read boundary cut boxes              0.00%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Read blackboxes                        0.00%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Read prerouted                         0.32%  333.44 sec  333.44 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Read nets                              0.38%  333.44 sec  333.45 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Set up via pillars                     0.19%  333.46 sec  333.46 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Read net priorities                    0.09%  333.46 sec  333.46 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Initialize 3D grid graph               0.02%  333.46 sec  333.46 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Model blockage capacity                2.61%  333.46 sec  333.48 sec  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Initialize 3D capacity               2.49%  333.46 sec  333.48 sec  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)       | | +-Read aux data                              0.00%  333.48 sec  333.48 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | +-Others data preparation                    0.00%  333.48 sec  333.48 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | +-Create route kernel                        1.82%  333.48 sec  333.48 sec  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)       | +-Global Routing                              10.21%  333.49 sec  333.53 sec  0.05 sec  0.04 sec 
[11/29 02:06:03    312s] (I)       | | +-Initialization                             0.25%  333.49 sec  333.49 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | +-Net group 1                                7.74%  333.49 sec  333.52 sec  0.03 sec  0.03 sec 
[11/29 02:06:03    312s] (I)       | | | +-Generate topology                        0.70%  333.49 sec  333.49 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | +-Phase 1a                                 1.06%  333.49 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Pattern routing (1T)                   0.73%  333.49 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.11%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Add via demand to 2D                   0.17%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | +-Phase 1b                                 0.51%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Monotonic routing (1T)                 0.21%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | +-Phase 1c                                 0.19%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Two level Routing                      0.17%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Two Level Routing (Regular)          0.08%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | +-Phase 1d                                 0.50%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Detoured routing (1T)                  0.48%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | +-Phase 1e                                 0.03%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Route legalization                     0.00%  333.50 sec  333.50 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | | +-Phase 1l                                 3.93%  333.50 sec  333.52 sec  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)       | | | | +-Layer assignment (1T)                  3.76%  333.51 sec  333.52 sec  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)       | +-Export cong map                              2.49%  333.53 sec  333.54 sec  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)       | | +-Export 2D cong map                         1.14%  333.54 sec  333.54 sec  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)       | +-Extract Global 3D Wires                      0.12%  333.54 sec  333.54 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | +-Track Assignment (1T)                        5.74%  333.54 sec  333.57 sec  0.03 sec  0.03 sec 
[11/29 02:06:03    312s] (I)       | | +-Initialization                             0.05%  333.54 sec  333.54 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | +-Track Assignment Kernel                    5.63%  333.54 sec  333.57 sec  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)       | | +-Free Memory                                0.00%  333.57 sec  333.57 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | +-Export                                      53.54%  333.57 sec  333.81 sec  0.24 sec  0.27 sec 
[11/29 02:06:03    312s] (I)       | | +-Export DB wires                            4.96%  333.57 sec  333.59 sec  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)       | | | +-Export all nets                          4.07%  333.57 sec  333.59 sec  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)       | | | +-Set wire vias                            0.56%  333.59 sec  333.59 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)       | | +-Report wirelength                          8.92%  333.59 sec  333.63 sec  0.04 sec  0.04 sec 
[11/29 02:06:03    312s] (I)       | | +-Update net boxes                          20.87%  333.63 sec  333.72 sec  0.09 sec  0.09 sec 
[11/29 02:06:03    312s] (I)       | | +-Update timing                             18.16%  333.72 sec  333.80 sec  0.08 sec  0.11 sec 
[11/29 02:06:03    312s] (I)       | +-Postprocess design                           0.04%  333.81 sec  333.81 sec  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)      ======================= Summary by functions ========================
[11/29 02:06:03    312s] (I)       Lv  Step                                      %      Real       CPU 
[11/29 02:06:03    312s] (I)      ---------------------------------------------------------------------
[11/29 02:06:03    312s] (I)        0  Early Global Route                  100.00%  0.44 sec  0.46 sec 
[11/29 02:06:03    312s] (I)        1  Early Global Route kernel            99.01%  0.44 sec  0.46 sec 
[11/29 02:06:03    312s] (I)        2  Export                               53.54%  0.24 sec  0.27 sec 
[11/29 02:06:03    312s] (I)        2  Import and model                     26.49%  0.12 sec  0.11 sec 
[11/29 02:06:03    312s] (I)        2  Global Routing                       10.21%  0.05 sec  0.04 sec 
[11/29 02:06:03    312s] (I)        2  Track Assignment (1T)                 5.74%  0.03 sec  0.03 sec 
[11/29 02:06:03    312s] (I)        2  Export cong map                       2.49%  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)        2  Extract Global 3D Wires               0.12%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        2  Postprocess design                    0.04%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        3  Update net boxes                     20.87%  0.09 sec  0.09 sec 
[11/29 02:06:03    312s] (I)        3  Create route DB                      19.84%  0.09 sec  0.08 sec 
[11/29 02:06:03    312s] (I)        3  Update timing                        18.16%  0.08 sec  0.11 sec 
[11/29 02:06:03    312s] (I)        3  Report wirelength                     8.92%  0.04 sec  0.04 sec 
[11/29 02:06:03    312s] (I)        3  Net group 1                           7.74%  0.03 sec  0.03 sec 
[11/29 02:06:03    312s] (I)        3  Track Assignment Kernel               5.63%  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)        3  Export DB wires                       4.96%  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)        3  Create place DB                       4.53%  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)        3  Create route kernel                   1.82%  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)        3  Export 2D cong map                    1.14%  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)        3  Initialization                        0.30%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        4  Import route data (1T)               19.75%  0.09 sec  0.08 sec 
[11/29 02:06:03    312s] (I)        4  Import place data                     4.51%  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)        4  Export all nets                       4.07%  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)        4  Phase 1l                              3.93%  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)        4  Phase 1a                              1.06%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        4  Generate topology                     0.70%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        4  Set wire vias                         0.56%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        4  Phase 1b                              0.51%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        4  Phase 1d                              0.50%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        4  Phase 1c                              0.19%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        4  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Read blockages ( Layer 1-10 )         8.41%  0.04 sec  0.04 sec 
[11/29 02:06:03    312s] (I)        5  Read nets                             3.76%  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)        5  Layer assignment (1T)                 3.76%  0.02 sec  0.02 sec 
[11/29 02:06:03    312s] (I)        5  Model blockage capacity               2.61%  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)        5  Read instances and placement          1.04%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Pattern routing (1T)                  0.73%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Detoured routing (1T)                 0.48%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Read prerouted                        0.32%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Monotonic routing (1T)                0.21%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Set up via pillars                    0.19%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Two level Routing                     0.17%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Add via demand to 2D                  0.17%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Pattern Routing Avoiding Blockages    0.11%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Read net priorities                   0.09%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Read instance blockages               7.55%  0.03 sec  0.03 sec 
[11/29 02:06:03    312s] (I)        6  Initialize 3D capacity                2.49%  0.01 sec  0.01 sec 
[11/29 02:06:03    312s] (I)        6  Read PG blockages                     0.28%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Two Level Routing (Regular)           0.08%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Two Level Routing (Strong)            0.05%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Read other blockages                  0.05%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] (I)        7  Allocate memory for PG via list       0.08%  0.00 sec  0.00 sec 
[11/29 02:06:03    312s] Running post-eGR process
[11/29 02:06:03    312s] Extraction called for design 'top' of instances=2219 and nets=864309 using extraction engine 'pre_route' .
[11/29 02:06:03    312s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:06:03    312s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:06:03    312s] pre_route RC Extraction called for design top.
[11/29 02:06:03    312s] RC Extraction called in multi-corner(1) mode.
[11/29 02:06:03    312s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:06:03    312s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:06:03    312s] RCMode: PreRoute
[11/29 02:06:03    312s]       RC Corner Indexes            0   
[11/29 02:06:03    312s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:06:03    312s] Resistance Scaling Factor    : 1.00000 
[11/29 02:06:03    312s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:06:03    312s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:06:03    312s] Shrink Factor                : 1.00000
[11/29 02:06:03    312s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:06:03    312s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:06:03    312s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:06:03    312s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:06:03    312s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:06:03    312s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:06:03    312s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:06:03    312s] eee: pegSigSF=1.070000
[11/29 02:06:03    312s] Initializing multi-corner resistance tables ...
[11/29 02:06:03    312s] eee: Grid unit RC data computation started
[11/29 02:06:03    312s] eee: Grid unit RC data computation completed
[11/29 02:06:03    312s] eee: l=1 avDens=0.097480 usedTrk=662.864210 availTrk=6800.000000 sigTrk=662.864210
[11/29 02:06:03    312s] eee: l=2 avDens=0.144366 usedTrk=819.085709 availTrk=5673.684211 sigTrk=819.085709
[11/29 02:06:03    312s] eee: l=3 avDens=0.116621 usedTrk=897.979505 availTrk=7700.000000 sigTrk=897.979505
[11/29 02:06:03    312s] eee: l=4 avDens=0.055495 usedTrk=199.781071 availTrk=3600.000000 sigTrk=199.781071
[11/29 02:06:03    312s] eee: l=5 avDens=0.080412 usedTrk=217.113429 availTrk=2700.000000 sigTrk=217.113429
[11/29 02:06:03    312s] eee: l=6 avDens=0.075281 usedTrk=165.617644 availTrk=2200.000000 sigTrk=165.617644
[11/29 02:06:03    312s] eee: l=7 avDens=0.082715 usedTrk=41.357571 availTrk=500.000000 sigTrk=41.357571
[11/29 02:06:03    312s] eee: l=8 avDens=0.133025 usedTrk=39.907429 availTrk=300.000000 sigTrk=39.907429
[11/29 02:06:03    312s] eee: l=9 avDens=0.044190 usedTrk=32.093250 availTrk=726.250000 sigTrk=32.093250
[11/29 02:06:03    312s] eee: l=10 avDens=0.005997 usedTrk=0.149929 availTrk=25.000000 sigTrk=0.149929
[11/29 02:06:03    312s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:06:03    312s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:06:03    312s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283492 uaWl=1.000000 uaWlH=0.192500 aWlH=0.000000 lMod=0 pMax=0.830800 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:06:03    312s] eee: NetCapCache creation started. (Current Mem: 3989.082M) 
[11/29 02:06:03    312s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 3989.082M) 
[11/29 02:06:03    312s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:06:03    312s] eee: Metal Layers Info:
[11/29 02:06:03    312s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:06:03    312s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:06:03    312s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:06:03    312s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:06:03    312s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:06:03    312s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:06:03    312s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:06:03    312s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:06:03    312s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:06:03    312s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:06:03    312s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:06:03    312s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:06:03    312s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:06:03    312s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:06:03    312s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:06:03    312s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:06:03    312s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:06:03    312s] eee: +----------------------------------------------------+
[11/29 02:06:03    312s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:06:03    312s] eee: +----------------------------------------------------+
[11/29 02:06:03    312s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:06:03    312s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:06:03    312s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:06:03    312s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:06:03    312s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:06:03    312s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:06:03    312s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:06:03    312s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3989.082M)
[11/29 02:06:04    313s] Compute RC Scale Done ...
[11/29 02:06:04    313s] OPERPROF: Starting HotSpotCal at level 1, MEM:3989.1M, EPOCH TIME: 1764399964.088861
[11/29 02:06:04    313s] [hotspot] +------------+---------------+---------------+
[11/29 02:06:04    313s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:06:04    313s] [hotspot] +------------+---------------+---------------+
[11/29 02:06:04    313s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 02:06:04    313s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 02:06:04    313s] [hotspot] +------------+---------------+---------------+
[11/29 02:06:04    313s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 02:06:04    313s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:3989.1M, EPOCH TIME: 1764399964.089706
[11/29 02:06:04    313s] Begin: Collecting metrics
[11/29 02:06:04    313s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 |            |              | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 |            |              | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4013 |      |     |
| area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4016 |      |     |
| area_reclaiming_3       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4016 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:03  |        4014 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3989 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:06:04    313s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3989.1M, current mem=3989.1M)

[11/29 02:06:04    313s] End: Collecting metrics
[11/29 02:06:04    313s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/29 02:06:04    313s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/29 02:06:04    313s] Begin: GigaOpt Route Type Constraints Refinement
[11/29 02:06:04    313s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.16
[11/29 02:06:04    313s] ### Creating RouteCongInterface, started
[11/29 02:06:04    313s] *** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:13.4/0:06:30.0 (0.8), mem = 3989.1M
[11/29 02:06:04    313s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:06:04    313s] 
[11/29 02:06:04    313s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:06:04    313s] 
[11/29 02:06:04    313s] #optDebug: {0, 1.000}
[11/29 02:06:04    313s] ### Creating RouteCongInterface, finished
[11/29 02:06:04    313s] Updated routing constraints on 0 nets.
[11/29 02:06:04    313s] CSM is empty.
[11/29 02:06:04    313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.16
[11/29 02:06:04    313s] Bottom Preferred Layer:
[11/29 02:06:04    313s]     None
[11/29 02:06:04    313s] Via Pillar Rule:
[11/29 02:06:04    313s]     None
[11/29 02:06:04    313s] Finished writing unified metrics of routing constraints.
[11/29 02:06:04    313s] *** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:13.5/0:06:30.1 (0.8), mem = 3989.1M
[11/29 02:06:04    313s] 
[11/29 02:06:04    313s] =============================================================================================
[11/29 02:06:04    313s]  Step TAT Report : CongRefineRouteType #2 / clock_opt_design #1                 25.11-s102_1
[11/29 02:06:04    313s] =============================================================================================
[11/29 02:06:04    313s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:06:04    313s] ---------------------------------------------------------------------------------------------
[11/29 02:06:04    313s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  52.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:06:04    313s] [ MISC                   ]          0:00:00.0  (  47.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:06:04    313s] ---------------------------------------------------------------------------------------------
[11/29 02:06:04    313s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:06:04    313s] ---------------------------------------------------------------------------------------------
[11/29 02:06:04    313s] End: GigaOpt Route Type Constraints Refinement
[11/29 02:06:04    313s] Begin: Collecting metrics
[11/29 02:06:04    313s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 |            |              | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 |            |              | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4013 |      |     |
| area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4016 |      |     |
| area_reclaiming_3       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4016 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:03  |        4014 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3989 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3989 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:06:04    313s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=3989.1M, current mem=3989.1M)

[11/29 02:06:04    313s] End: Collecting metrics
[11/29 02:06:04    313s] skip EGR on cluster skew clock nets.
[11/29 02:06:04    313s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[11/29 02:06:04    313s]                                            # bool, default=false, private
[11/29 02:06:04    313s] Starting delay calculation for Setup views
[11/29 02:06:04    313s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:06:04    313s] #################################################################################
[11/29 02:06:04    313s] # Design Stage: PreRoute
[11/29 02:06:04    313s] # Design Name: top
[11/29 02:06:04    313s] # Design Mode: 90nm
[11/29 02:06:04    313s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:06:04    313s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:06:04    313s] # Signoff Settings: SI Off 
[11/29 02:06:04    313s] #################################################################################
[11/29 02:06:05    314s] Calculate delays in Single mode...
[11/29 02:06:05    314s] Topological Sorting (REAL = 0:00:00.0, MEM = 4021.1M, InitMEM = 4021.0M)
[11/29 02:06:05    314s] Start delay calculation (fullDC) (1 T). (MEM=4021.09)
[11/29 02:06:05    314s] End AAE Lib Interpolated Model. (MEM=4021.089844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:05    314s] Total number of fetched objects 3399
[11/29 02:06:05    314s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:06:05    314s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:05    314s] End delay calculation. (MEM=4042.64 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 02:06:05    314s] End delay calculation (fullDC). (MEM=4042.64 CPU=0:00:00.7 REAL=0:00:00.0)
[11/29 02:06:05    314s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 4042.6M) ***
[11/29 02:06:06    315s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:05:15 mem=4042.6M)
[11/29 02:06:06    315s] Begin: GigaOpt postEco DRV Optimization
[11/29 02:06:06    315s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[11/29 02:06:06    315s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[11/29 02:06:06    315s] *** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:15.3/0:06:31.8 (0.8), mem = 4042.7M
[11/29 02:06:06    315s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:06:06    315s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:06:06    315s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:06:06    315s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:06:06    315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.17
[11/29 02:06:06    315s] 
[11/29 02:06:06    315s] Active Setup views: default_emulate_view 
[11/29 02:06:06    315s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:06:06    315s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:15 mem=4077.1M
[11/29 02:06:06    315s] Memory usage before memory release/compaction is 4077.1
[11/29 02:06:06    315s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:06:06    315s] Memory usage at beginning of DPlace-Init is 4042.0M.
[11/29 02:06:06    315s] OPERPROF: Starting DPlace-Init at level 1, MEM:4042.0M, EPOCH TIME: 1764399966.448203
[11/29 02:06:06    315s] Processing tracks to init pin-track alignment.
[11/29 02:06:06    315s] z: 2, totalTracks: 1
[11/29 02:06:06    315s] z: 4, totalTracks: 1
[11/29 02:06:06    315s] z: 6, totalTracks: 1
[11/29 02:06:06    315s] z: 8, totalTracks: 1
[11/29 02:06:06    315s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:06:06    315s] Cell top LLGs are deleted
[11/29 02:06:06    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:06    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:06    315s] # Building top llgBox search-tree.
[11/29 02:06:06    315s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4042.0M, EPOCH TIME: 1764399966.500028
[11/29 02:06:06    315s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:06    315s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:06    315s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4042.0M, EPOCH TIME: 1764399966.500713
[11/29 02:06:06    315s] Max number of tech site patterns supported in site array is 256.
[11/29 02:06:06    315s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:06:06    315s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:06:06    315s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:06:06    315s] Fast DP-INIT is on for default
[11/29 02:06:06    315s] Keep-away cache is enable on metals: 1-10
[11/29 02:06:06    315s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:06:06    315s] Atter site array init, number of instance map data is 0.
[11/29 02:06:06    315s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.012, MEM:4042.0M, EPOCH TIME: 1764399966.512771
[11/29 02:06:06    315s] 
[11/29 02:06:06    315s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:06:06    315s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:06:06    315s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.013, MEM:4042.1M, EPOCH TIME: 1764399966.513475
[11/29 02:06:06    315s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4042.1M, EPOCH TIME: 1764399966.513513
[11/29 02:06:06    315s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4042.1M, EPOCH TIME: 1764399966.513585
[11/29 02:06:06    315s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4042.1MB).
[11/29 02:06:06    315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.066, REAL:0.066, MEM:4042.1M, EPOCH TIME: 1764399966.514005
[11/29 02:06:06    315s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:06:06    315s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:16 mem=4042.3M
[11/29 02:06:06    315s] [oiPhyDebug] optDemand 26362728000.00, spDemand 26362728000.00.
[11/29 02:06:06    315s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2219
[11/29 02:06:06    315s] ### Creating RouteCongInterface, started
[11/29 02:06:06    315s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:06:06    315s] 
[11/29 02:06:06    315s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/29 02:06:06    315s] 
[11/29 02:06:06    315s] #optDebug: {0, 1.000}
[11/29 02:06:06    315s] ### Creating RouteCongInterface, finished
[11/29 02:06:06    315s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:06:06    315s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:06:06    315s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:06:06    315s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:06:06    315s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:06:06    315s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:06:06    315s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:06:06    315s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:06:07    316s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:06:07    316s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:06:07    316s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:06:07    316s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:06:07    316s] AoF 966.3425um
[11/29 02:06:07    316s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:06:07    316s] [GPS-DRV] Optimizer inputs ============================= 
[11/29 02:06:07    316s] [GPS-DRV] drvFixingStage: Small Scale
[11/29 02:06:07    316s] [GPS-DRV] costLowerBound: 0.1
[11/29 02:06:07    316s] [GPS-DRV] setupTNSCost  : 1
[11/29 02:06:07    316s] [GPS-DRV] maxIter       : 3
[11/29 02:06:07    316s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/29 02:06:07    316s] [GPS-DRV] Optimizer parameters ============================= 
[11/29 02:06:07    316s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/29 02:06:07    316s] [GPS-DRV] maxDensity (design): 0.95
[11/29 02:06:07    316s] [GPS-DRV] maxLocalDensity: 0.98
[11/29 02:06:07    316s] [GPS-DRV] MaxBufDistForPlaceBlk: 280um
[11/29 02:06:07    316s] [GPS-DRV] Dflt RT Characteristic Length 1060.14um AoF 966.342um x 1
[11/29 02:06:07    316s] [GPS-DRV] isCPECostingOn: false
[11/29 02:06:07    316s] [GPS-DRV] all active and enabled setup drv original views
[11/29 02:06:07    316s] [GPS-DRV]     default_emulate_view
[11/29 02:06:07    316s] [GPS-DRV] All active and enabled setup views
[11/29 02:06:07    316s] [GPS-DRV]     default_emulate_view
[11/29 02:06:07    316s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[11/29 02:06:07    316s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[11/29 02:06:07    316s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/29 02:06:07    316s] [GPS-DRV] inPostEcoStage
[11/29 02:06:07    316s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/29 02:06:07    316s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[11/29 02:06:07    316s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/29 02:06:07    316s] [GPS-DRV] ROI - unit(Area: 2.128e+06; LeakageP: 1.43532e-08; DynamicP: 2.128e+06)DBU
[11/29 02:06:07    316s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:06:07    316s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/29 02:06:07    316s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:06:07    316s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/29 02:06:07    316s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:06:07    316s] Info: violation cost 13.173333 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 13.173333, glitch 0.000000)
[11/29 02:06:07    316s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 69.65%|          |         |
[11/29 02:06:07    317s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:06:07    317s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       2|       0|       0| 69.67%| 0:00:00.0|  4056.9M|
[11/29 02:06:08    317s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:06:08    317s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 69.67%| 0:00:01.0|  4056.9M|
[11/29 02:06:08    317s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] ###############################################################################
[11/29 02:06:08    317s] #
[11/29 02:06:08    317s] #  Large fanout net report:  
[11/29 02:06:08    317s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/29 02:06:08    317s] #     - current density: 69.67
[11/29 02:06:08    317s] #
[11/29 02:06:08    317s] #  List of high fanout nets:
[11/29 02:06:08    317s] #        Net(1):  n_rst: (fanouts = 915)
[11/29 02:06:08    317s] #
[11/29 02:06:08    317s] ###############################################################################
[11/29 02:06:08    317s] Bottom Preferred Layer:
[11/29 02:06:08    317s]     None
[11/29 02:06:08    317s] Via Pillar Rule:
[11/29 02:06:08    317s]     None
[11/29 02:06:08    317s] Finished writing unified metrics of routing constraints.
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] =======================================================================
[11/29 02:06:08    317s]                 Reasons for remaining drv violations
[11/29 02:06:08    317s] =======================================================================
[11/29 02:06:08    317s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] MultiBuffering failure reasons
[11/29 02:06:08    317s] ------------------------------------------------
[11/29 02:06:08    317s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] SingleBuffering failure reasons
[11/29 02:06:08    317s] ------------------------------------------------
[11/29 02:06:08    317s] *info:     1 net(s): Could not be fixed as the net has large fanout.
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=4056.9M) ***
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 29637.5, Stn-len 0
[11/29 02:06:08    317s] CSM is empty.
[11/29 02:06:08    317s] CSM is empty.
[11/29 02:06:08    317s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:06:08    317s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4055.2M, EPOCH TIME: 1764399968.106894
[11/29 02:06:08    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:06:08    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:08    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:08    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:08    317s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.106, REAL:0.106, MEM:4052.8M, EPOCH TIME: 1764399968.212877
[11/29 02:06:08    317s] Memory usage before memory release/compaction is 4052.8
[11/29 02:06:08    317s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:06:08    317s] Memory usage at end of DPlace-Cleanup is 4052.8M.
[11/29 02:06:08    317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.17
[11/29 02:06:08    317s] *** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:05:17.3/0:06:33.9 (0.8), mem = 4056.7M
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] =============================================================================================
[11/29 02:06:08    317s]  Step TAT Report : DrvOpt #2 / clock_opt_design #1                              25.11-s102_1
[11/29 02:06:08    317s] =============================================================================================
[11/29 02:06:08    317s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:06:08    317s] ---------------------------------------------------------------------------------------------
[11/29 02:06:08    317s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:06:08    317s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:06:08    317s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:06:08    317s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:06:08    317s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:06:08    317s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:06:08    317s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:06:08    317s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:06:08    317s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:06:08    317s] [ OptEval                ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:06:08    317s] [ OptCommit              ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:06:08    317s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.5
[11/29 02:06:08    317s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:06:08    317s] [ DrvFindVioNets         ]      3   0:00:00.2  (   8.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:06:08    317s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.1    1.1
[11/29 02:06:08    317s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:06:08    317s] [ TimingUpdate           ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:06:08    317s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:06:08    317s] [ MISC                   ]          0:00:01.5  (  72.4 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:06:08    317s] ---------------------------------------------------------------------------------------------
[11/29 02:06:08    317s]  DrvOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.0    1.0
[11/29 02:06:08    317s] ---------------------------------------------------------------------------------------------
[11/29 02:06:08    317s] Begin: Collecting metrics
[11/29 02:06:08    317s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 |            |              | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 |            |              | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4013 |      |     |
| area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4016 |      |     |
| area_reclaiming_3       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4016 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:03  |        4014 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3989 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3989 |      |     |
| drv_eco_fixing          |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4033 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:06:08    317s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4033.3M, current mem=4033.3M)

[11/29 02:06:08    317s] End: Collecting metrics
[11/29 02:06:08    317s] End: GigaOpt postEco DRV Optimization
[11/29 02:06:08    317s] **INFO: Flow update: Design timing is met.
[11/29 02:06:08    317s] **INFO: Triggering refine place with 0 non-legal commits and 0 dirty legal commits
[11/29 02:06:08    317s] Running refinePlace -preserveRouting true -hardFence false
[11/29 02:06:08    317s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4033.3M, EPOCH TIME: 1764399968.552980
[11/29 02:06:08    317s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4033.3M, EPOCH TIME: 1764399968.553140
[11/29 02:06:08    317s] Memory usage before memory release/compaction is 4033.3
[11/29 02:06:08    317s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:06:08    317s] Memory usage at beginning of DPlace-Init is 4033.3M.
[11/29 02:06:08    317s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4033.3M, EPOCH TIME: 1764399968.553250
[11/29 02:06:08    317s] Processing tracks to init pin-track alignment.
[11/29 02:06:08    317s] z: 2, totalTracks: 1
[11/29 02:06:08    317s] z: 4, totalTracks: 1
[11/29 02:06:08    317s] z: 6, totalTracks: 1
[11/29 02:06:08    317s] z: 8, totalTracks: 1
[11/29 02:06:08    317s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:06:08    317s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4033.3M, EPOCH TIME: 1764399968.604779
[11/29 02:06:08    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:08    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:06:08    317s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:06:08    317s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.012, REAL:0.012, MEM:4033.4M, EPOCH TIME: 1764399968.616782
[11/29 02:06:08    317s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4033.4M, EPOCH TIME: 1764399968.616833
[11/29 02:06:08    317s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4033.4M, EPOCH TIME: 1764399968.616886
[11/29 02:06:08    317s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4033.4MB).
[11/29 02:06:08    317s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.064, REAL:0.064, MEM:4033.4M, EPOCH TIME: 1764399968.617348
[11/29 02:06:08    317s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.064, REAL:0.064, MEM:4033.4M, EPOCH TIME: 1764399968.617378
[11/29 02:06:08    317s] TDRefine: refinePlace mode is spiral
[11/29 02:06:08    317s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.10
[11/29 02:06:08    317s] OPERPROF:   Starting Refine-Place at level 2, MEM:4033.4M, EPOCH TIME: 1764399968.617461
[11/29 02:06:08    317s] *** Starting place_detail (0:05:18 mem=4033.4M) ***
[11/29 02:06:08    317s] Total net bbox length = 2.811e+04 (1.355e+04 1.456e+04) (ext = 1.600e+04)
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:06:08    317s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:06:08    317s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4033.4M, EPOCH TIME: 1764399968.631153
[11/29 02:06:08    317s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4033.4M, EPOCH TIME: 1764399968.631431
[11/29 02:06:08    317s] Set min layer with parameter ( 1 )
[11/29 02:06:08    317s] Set max layer with parameter ( 10 )
[11/29 02:06:08    317s] Set min layer with parameter ( 1 )
[11/29 02:06:08    317s] Set max layer with parameter ( 10 )
[11/29 02:06:08    317s] User Input Parameters:
[11/29 02:06:08    317s] - Congestion Driven    : Off
[11/29 02:06:08    317s] - Timing Driven        : Off
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] Starting Small incrNP...
[11/29 02:06:08    317s] - Area-Violation Based : Off
[11/29 02:06:08    317s] - Start Rollback Level : -5
[11/29 02:06:08    317s] - Legalized            : On
[11/29 02:06:08    317s] - Window Based         : Off
[11/29 02:06:08    317s] - eDen incr mode       : Off
[11/29 02:06:08    317s] - Small incr mode      : On
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] default core: bins with density > 0.750 = 18.00 % ( 9 / 50 )
[11/29 02:06:08    317s] Density distribution unevenness ratio (U70) = 3.819%
[11/29 02:06:08    317s] Density distribution unevenness ratio (U80) = 0.137%
[11/29 02:06:08    317s] Density distribution unevenness ratio (U90) = 0.000%
[11/29 02:06:08    317s] Density distribution unevenness ratio = 4.090%
[11/29 02:06:08    317s] Density distribution unevenness ratio (U70R) = 3.819%
[11/29 02:06:08    317s] Density distribution unevenness ratio (U80R) = 0.137%
[11/29 02:06:08    317s] Density distribution unevenness ratio (U90R) = 0.000%
[11/29 02:06:08    317s] Density distribution weighted unevenness ratio = 0.470%
[11/29 02:06:08    317s] cost 0.818919, thresh 1.000000
[11/29 02:06:08    317s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4033.4M)
[11/29 02:06:08    317s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:06:08    317s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4033.4M, EPOCH TIME: 1764399968.635562
[11/29 02:06:08    317s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4033.4M, EPOCH TIME: 1764399968.635769
[11/29 02:06:08    317s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4033.4M, EPOCH TIME: 1764399968.635806
[11/29 02:06:08    317s] Starting refinePlace ...
[11/29 02:06:08    317s] Set min layer with parameter ( 1 )
[11/29 02:06:08    317s] Set max layer with parameter ( 10 )
[11/29 02:06:08    317s] One DDP V2 for no tweak run.
[11/29 02:06:08    317s] Set min layer with parameter ( 1 )
[11/29 02:06:08    317s] Set max layer with parameter ( 10 )
[11/29 02:06:08    317s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:06:08    317s] DDP markSite nrRow 98 nrJob 98
[11/29 02:06:08    317s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:4033.6M, EPOCH TIME: 1764399968.642812
[11/29 02:06:08    317s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:4033.6M, EPOCH TIME: 1764399968.642853
[11/29 02:06:08    317s]   Spread Effort: high, pre-route mode, useDDP on.
[11/29 02:06:08    317s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4034.0MB) @(0:05:18 - 0:05:18).
[11/29 02:06:08    317s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:06:08    317s] wireLenOptFixPriorityInst 915 inst fixed
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s]  === Spiral for Logical I: (movable: 2221) ===
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:06:08    317s] 
[11/29 02:06:08    317s]  Info: 0 filler has been deleted!
[11/29 02:06:08    317s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:06:08    317s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:06:08    317s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:06:08    317s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=4033.9MB) @(0:05:18 - 0:05:18).
[11/29 02:06:08    317s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:06:08    317s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4033.9MB
[11/29 02:06:08    317s] Statistics of distance of Instance movement in refine placement:
[11/29 02:06:08    317s]   maximum (X+Y) =         0.00 um
[11/29 02:06:08    317s]   mean    (X+Y) =         0.00 um
[11/29 02:06:08    317s] Summary Report:
[11/29 02:06:08    317s] Instances moved: 0 (out of 2221 movable)
[11/29 02:06:08    317s] Instances flipped: 0
[11/29 02:06:08    317s] Mean displacement: 0.00 um
[11/29 02:06:08    317s] Max displacement: 0.00 um 
[11/29 02:06:08    317s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:06:08    317s] Total instances moved : 0
[11/29 02:06:08    317s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.113, REAL:0.113, MEM:4033.9M, EPOCH TIME: 1764399968.748949
[11/29 02:06:08    317s] Total net bbox length = 2.811e+04 (1.355e+04 1.456e+04) (ext = 1.600e+04)
[11/29 02:06:08    317s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4033.9MB) @(0:05:18 - 0:05:18).
[11/29 02:06:08    317s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4033.9MB
[11/29 02:06:08    317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.10
[11/29 02:06:08    317s] *** Finished place_detail (0:05:18 mem=4033.9M) ***
[11/29 02:06:08    317s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.142, REAL:0.142, MEM:4033.9M, EPOCH TIME: 1764399968.759387
[11/29 02:06:08    317s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4033.9M, EPOCH TIME: 1764399968.759431
[11/29 02:06:08    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:06:08    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:08    317s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:08    317s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:08    317s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.108, REAL:0.108, MEM:4024.4M, EPOCH TIME: 1764399968.867800
[11/29 02:06:08    317s] Memory usage before memory release/compaction is 4024.4
[11/29 02:06:08    317s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:06:08    317s] Memory usage at end of DPlace-Cleanup is 4024.4M.
[11/29 02:06:08    317s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.314, REAL:0.315, MEM:4024.4M, EPOCH TIME: 1764399968.867976
[11/29 02:06:08    317s] Begin: Collecting metrics
[11/29 02:06:09    318s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 |            |              | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 |            |              | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4013 |      |     |
| area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4016 |      |     |
| area_reclaiming_3       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4016 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:03  |        4014 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3989 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3989 |      |     |
| drv_eco_fixing          |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4033 |    0 |   0 |
| legalization            |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:06:09    318s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4033.3M, current mem=4024.4M)

[11/29 02:06:09    318s] End: Collecting metrics
[11/29 02:06:09    318s] Design TNS changes after trial route: 0.000 -> 0.000
[11/29 02:06:09    318s] GigaOpt: Skipping post-eco QFTNS optimization
[11/29 02:06:09    318s] **INFO: Flow update: Design timing is met.
[11/29 02:06:09    318s] **INFO: Flow update: Design timing is met.
[11/29 02:06:09    318s] **INFO: Flow update: Design timing is met.
[11/29 02:06:09    318s] #optDebug: fT-D <X 1 0 0 0>
[11/29 02:06:09    318s] #optDebug: fT-D <X 1 0 0 0>
[11/29 02:06:09    318s] Register exp ratio and priority group on 0 nets on 3401 nets : 
[11/29 02:06:09    318s] 
[11/29 02:06:09    318s] Active setup views:
[11/29 02:06:09    318s]  default_emulate_view
[11/29 02:06:09    318s]   Dominating endpoints: 0
[11/29 02:06:09    318s]   Dominating TNS: -0.000
[11/29 02:06:09    318s] 
[11/29 02:06:09    318s] Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
[11/29 02:06:09    318s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:06:09    318s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:06:09    318s] pre_route RC Extraction called for design top.
[11/29 02:06:09    318s] RC Extraction called in multi-corner(1) mode.
[11/29 02:06:09    318s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:06:09    318s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:06:09    318s] RCMode: PreRoute
[11/29 02:06:09    318s]       RC Corner Indexes            0   
[11/29 02:06:09    318s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:06:09    318s] Resistance Scaling Factor    : 1.00000 
[11/29 02:06:09    318s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:06:09    318s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:06:09    318s] Shrink Factor                : 1.00000
[11/29 02:06:09    318s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:06:09    318s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:06:09    318s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:06:09    318s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:06:09    318s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:06:09    318s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:06:09    318s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:06:09    318s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:06:09    318s] eee: pegSigSF=1.070000
[11/29 02:06:09    318s] Initializing multi-corner resistance tables ...
[11/29 02:06:09    318s] eee: Grid unit RC data computation started
[11/29 02:06:09    318s] eee: Grid unit RC data computation completed
[11/29 02:06:09    318s] eee: l=1 avDens=0.097480 usedTrk=662.864210 availTrk=6800.000000 sigTrk=662.864210
[11/29 02:06:09    318s] eee: l=2 avDens=0.144366 usedTrk=819.085709 availTrk=5673.684211 sigTrk=819.085709
[11/29 02:06:09    318s] eee: l=3 avDens=0.116621 usedTrk=897.979505 availTrk=7700.000000 sigTrk=897.979505
[11/29 02:06:09    318s] eee: l=4 avDens=0.055495 usedTrk=199.781071 availTrk=3600.000000 sigTrk=199.781071
[11/29 02:06:09    318s] eee: l=5 avDens=0.080412 usedTrk=217.113429 availTrk=2700.000000 sigTrk=217.113429
[11/29 02:06:09    318s] eee: l=6 avDens=0.075281 usedTrk=165.617644 availTrk=2200.000000 sigTrk=165.617644
[11/29 02:06:09    318s] eee: l=7 avDens=0.082715 usedTrk=41.357571 availTrk=500.000000 sigTrk=41.357571
[11/29 02:06:09    318s] eee: l=8 avDens=0.133025 usedTrk=39.907429 availTrk=300.000000 sigTrk=39.907429
[11/29 02:06:09    318s] eee: l=9 avDens=0.044190 usedTrk=32.093250 availTrk=726.250000 sigTrk=32.093250
[11/29 02:06:09    318s] eee: l=10 avDens=0.005997 usedTrk=0.149929 availTrk=25.000000 sigTrk=0.149929
[11/29 02:06:09    318s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:06:09    318s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:06:09    318s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.283492 uaWl=1.000000 uaWlH=0.192500 aWlH=0.000000 lMod=0 pMax=0.830800 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:06:09    318s] eee: NetCapCache creation started. (Current Mem: 4010.977M) 
[11/29 02:06:09    318s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4010.977M) 
[11/29 02:06:09    318s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:06:09    318s] eee: Metal Layers Info:
[11/29 02:06:09    318s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:06:09    318s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:06:09    318s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:06:09    318s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:06:09    318s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:06:09    318s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:06:09    318s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:06:09    318s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:06:09    318s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:06:09    318s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:06:09    318s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:06:09    318s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:06:09    318s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:06:09    318s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:06:09    318s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:06:09    318s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:06:09    318s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:06:09    318s] eee: +----------------------------------------------------+
[11/29 02:06:09    318s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:06:09    318s] eee: +----------------------------------------------------+
[11/29 02:06:09    318s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:06:09    318s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:06:09    318s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:06:09    318s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:06:09    318s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:06:09    318s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:06:09    318s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:06:09    318s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4010.977M)
[11/29 02:06:09    318s] Starting delay calculation for Setup views
[11/29 02:06:09    318s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:06:09    318s] #################################################################################
[11/29 02:06:09    318s] # Design Stage: PreRoute
[11/29 02:06:09    318s] # Design Name: top
[11/29 02:06:09    318s] # Design Mode: 90nm
[11/29 02:06:09    318s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:06:09    318s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:06:09    318s] # Signoff Settings: SI Off 
[11/29 02:06:09    318s] #################################################################################
[11/29 02:06:10    319s] Calculate delays in Single mode...
[11/29 02:06:10    319s] Topological Sorting (REAL = 0:00:00.0, MEM = 4030.8M, InitMEM = 4030.6M)
[11/29 02:06:10    319s] Start delay calculation (fullDC) (1 T). (MEM=4030.76)
[11/29 02:06:10    319s] End AAE Lib Interpolated Model. (MEM=4030.761719 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:10    319s] Total number of fetched objects 3401
[11/29 02:06:10    319s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:06:10    319s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:10    319s] End delay calculation. (MEM=4049.9 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 02:06:10    319s] End delay calculation (fullDC). (MEM=4049.9 CPU=0:00:00.7 REAL=0:00:00.0)
[11/29 02:06:10    319s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4049.9M) ***
[11/29 02:06:11    320s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:05:20 mem=4049.9M)
[11/29 02:06:11    320s] OPTC: user 20.0 (reset)
[11/29 02:06:11    320s] Effort level <high> specified for reg2reg path_group
[11/29 02:06:11    320s] Reported timing to dir ./timingReports
[11/29 02:06:11    320s] **opt_design ... cpu = 0:00:36, real = 0:01:08, mem = 4012.3M, totSessionCpu=0:05:21 **
[11/29 02:06:11    320s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4012.6M, EPOCH TIME: 1764399971.764925
[11/29 02:06:11    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:11    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:11    320s] 
[11/29 02:06:11    320s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:06:11    320s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:06:11    320s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:4012.8M, EPOCH TIME: 1764399971.776767
[11/29 02:06:11    320s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:11    320s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:13    321s] 
[11/29 02:06:13    321s] OptSummary:
[11/29 02:06:13    321s] 
[11/29 02:06:13    321s] ------------------------------------------------------------------
[11/29 02:06:13    321s]      opt_design Final Summary
[11/29 02:06:13    321s] ------------------------------------------------------------------
[11/29 02:06:13    321s] 
[11/29 02:06:13    321s] Setup views included:
[11/29 02:06:13    321s]  default_emulate_view 
[11/29 02:06:13    321s] 
[11/29 02:06:13    321s] +--------------------+---------+---------+---------+
[11/29 02:06:13    321s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:06:13    321s] +--------------------+---------+---------+---------+
[11/29 02:06:13    321s] |           WNS (ns):|  0.226  |  0.226  |  0.455  |
[11/29 02:06:13    321s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/29 02:06:13    321s] |    Violating Paths:|    0    |    0    |    0    |
[11/29 02:06:13    321s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:06:13    321s] +--------------------+---------+---------+---------+
[11/29 02:06:13    321s] 
[11/29 02:06:13    321s] +----------------+-------------------------------+------------------+
[11/29 02:06:13    321s] |                |              Real             |       Total      |
[11/29 02:06:13    321s] |    DRVs        +------------------+------------+------------------|
[11/29 02:06:13    321s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:06:13    321s] +----------------+------------------+------------+------------------+
[11/29 02:06:13    321s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:06:13    321s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:06:13    321s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:06:13    321s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:06:13    321s] +----------------+------------------+------------+------------------+
[11/29 02:06:13    321s] 
[11/29 02:06:13    321s] 
[11/29 02:06:13    321s] Density: 69.666%
[11/29 02:06:13    321s] Routing Overflow: 0.00% H and 0.93% V
[11/29 02:06:13    321s] ------------------------------------------------------------------
[11/29 02:06:13    321s] Begin: Collecting metrics
[11/29 02:06:13    321s]  
[11/29 02:06:13      0s] 
[11/29 02:06:13      0s] =============================================================================================
[11/29 02:06:13      0s]  Step TAT Report : QThreadWorker #1 / clock_opt_design #1                       25.11-s102_1
[11/29 02:06:13      0s] =============================================================================================
[11/29 02:06:13      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:06:13      0s] ---------------------------------------------------------------------------------------------
[11/29 02:06:13      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    1.0
[11/29 02:06:13      0s] ---------------------------------------------------------------------------------------------
[11/29 02:06:13      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.3    1.0
[11/29 02:06:13      0s] ---------------------------------------------------------------------------------------------

 
[11/29 02:06:14    322s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:06:14    322s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/29 02:06:14    322s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/29 02:06:14    322s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[11/29 02:06:14    322s] | initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 |            |              | 0:00:02  |        4024 |    0 |   0 |
[11/29 02:06:14    322s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4018 |      |     |
[11/29 02:06:14    322s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
[11/29 02:06:14    322s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4024 |      |     |
[11/29 02:06:14    322s] | global_opt              |           |    0.224 |           |        0 |       69.67 |            |              | 0:00:05  |        4022 |      |     |
[11/29 02:06:14    322s] | area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4013 |      |     |
[11/29 02:06:14    322s] | area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4016 |      |     |
[11/29 02:06:14    322s] | area_reclaiming_3       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4016 |      |     |
[11/29 02:06:14    322s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:03  |        4014 |      |     |
[11/29 02:06:14    322s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3989 |      |     |
[11/29 02:06:14    322s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3989 |      |     |
[11/29 02:06:14    322s] | drv_eco_fixing          |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4033 |    0 |   0 |
[11/29 02:06:14    322s] | legalization            |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
[11/29 02:06:14    322s] | final_summary           |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:03  |        4027 |    0 |   0 |
[11/29 02:06:14    322s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4027.4M, current mem=4027.4M)

[11/29 02:06:14    322s] End: Collecting metrics
[11/29 02:06:14    322s] **opt_design ... cpu = 0:00:38, real = 0:01:11, mem = 4027.4M, totSessionCpu=0:05:22 **
[11/29 02:06:14    322s] *** Finished opt_design ***
[11/29 02:06:14    322s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:06:14    322s] UM:*                                                                   final
[11/29 02:06:14    322s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:06:14    322s] UM:*                                                                   opt_design_postcts
[11/29 02:06:20    322s] Info: final physical memory for 2 CRR processes is 1080.20MB.
[11/29 02:06:22    322s] Info: Summary of CRR changes:
[11/29 02:06:22    322s]       - Timing transform commits:       0
[11/29 02:06:22    322s] 
[11/29 02:06:22    322s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:46.2 real=  0:01:59)
[11/29 02:06:22    322s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.0 real=0:00:05.0)
[11/29 02:06:22    322s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.5 real=0:00:05.6)
[11/29 02:06:22    322s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.5 real=0:00:04.5)
[11/29 02:06:22    322s] Deleting Lib Analyzer.
[11/29 02:06:22    322s] Info: Destroy the CCOpt slew target map.
[11/29 02:06:22    322s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 02:06:22    322s] clean pInstBBox. size 0
[11/29 02:06:22    322s] 
[11/29 02:06:22    322s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:06:22    322s] 
[11/29 02:06:22    322s] TimeStamp Deleting Cell Server End ...
[11/29 02:06:22    322s] Set place::cacheFPlanSiteMark to 0
[11/29 02:06:22    322s] Cell top LLGs are deleted
[11/29 02:06:22    322s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:22    322s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:22    322s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:06:22    322s] (clock_opt_design): dumping clock statistics to metric
[11/29 02:06:22    322s] Updating ideal nets and annotations...
[11/29 02:06:23    323s] Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
[11/29 02:06:23    323s] Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.4)
[11/29 02:06:23    323s] No differences between SDC and CTS ideal net status found.
[11/29 02:06:23    323s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
[11/29 02:06:23    323s] End AAE Lib Interpolated Model. (MEM=4028.675781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:23    323s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.2 real=0:00:00.2)
[11/29 02:06:23    323s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:06:23    323s] Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:06:23    323s] Clock DAG hash : 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:06:23    323s] CTS services accumulated run-time stats :
[11/29 02:06:23    323s]   delay calculator: calls=5156, total_wall_time=0.342s, mean_wall_time=0.066ms
[11/29 02:06:23    323s]   steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:06:23    323s] UM: Running design category ...
[11/29 02:06:23    323s] Cell top LLGs are deleted
[11/29 02:06:23    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:23    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:23    323s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4029.4M, EPOCH TIME: 1764399983.310515
[11/29 02:06:23    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:23    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:23    323s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4029.4M, EPOCH TIME: 1764399983.311198
[11/29 02:06:23    323s] Max number of tech site patterns supported in site array is 256.
[11/29 02:06:23    323s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:06:23    323s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:06:23    323s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:06:23    323s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:06:23    323s] SiteArray: use 253,952 bytes
[11/29 02:06:23    323s] SiteArray: current memory after site array memory allocation 4029.4M
[11/29 02:06:23    323s] SiteArray: FP blocked sites are writable
[11/29 02:06:23    323s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:4029.4M, EPOCH TIME: 1764399983.323297
[11/29 02:06:23    323s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:06:23    323s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.001, REAL:0.001, MEM:4029.4M, EPOCH TIME: 1764399983.324474
[11/29 02:06:23    323s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:06:23    323s] Atter site array init, number of instance map data is 0.
[11/29 02:06:23    323s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:4029.4M, EPOCH TIME: 1764399983.325056
[11/29 02:06:23    323s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:4029.4M, EPOCH TIME: 1764399983.325352
[11/29 02:06:23    323s] Cell top LLGs are deleted
[11/29 02:06:23    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:23    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:23    323s] # Resetting pin-track-align track data.
[11/29 02:06:23    323s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:23    323s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:26    326s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:06:26    326s] UM:         219.98            262          0.000 ns          0.226 ns  clock_opt_design
[11/29 02:06:26    326s] 
[11/29 02:06:26    326s] *** Summary of all messages that are not suppressed in this session:
[11/29 02:06:26    326s] Severity  ID               Count  Summary                                  
[11/29 02:06:26    326s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[11/29 02:06:26    326s] ERROR     IMPEXT-2827          9  Found a NONDEFAULT RULE '%s' with layer ...
[11/29 02:06:26    326s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[11/29 02:06:26    326s] WARNING   IMPEXT-6140       4045  The RC table is not interpolated for wir...
[11/29 02:06:26    326s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/29 02:06:26    326s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[11/29 02:06:26    326s] WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
[11/29 02:06:26    326s] WARNING   IMPCCOPT-1157        1  Did not meet the cts_max_fanout constrai...
[11/29 02:06:26    326s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[11/29 02:06:26    326s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[11/29 02:06:26    326s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
[11/29 02:06:26    326s] *** Message Summary: 4093 warning(s), 9 error(s)
[11/29 02:06:26    326s] 
[11/29 02:06:26    326s] *** clock_opt_design #1 [finish] () : cpu/real = 0:03:33.1/0:04:14.7 (0.8), totSession cpu/real = 0:05:26.8/0:06:52.4 (0.8), mem = 4042.8M
[11/29 02:06:26    326s] 
[11/29 02:06:26    326s] =============================================================================================
[11/29 02:06:26    326s]  Final TAT Report : clock_opt_design #1                                         25.11-s102_1
[11/29 02:06:26    326s] =============================================================================================
[11/29 02:06:26    326s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:06:26    326s] ---------------------------------------------------------------------------------------------
[11/29 02:06:26    326s] [ InitOpt                ]      1   0:00:33.9  (  13.3 % )     0:00:36.2 /  0:00:04.3    0.1
[11/29 02:06:26    326s] [ GlobalOpt              ]      1   0:00:04.7  (   1.8 % )     0:00:04.7 /  0:00:04.7    1.0
[11/29 02:06:26    326s] [ DrvOpt                 ]      2   0:00:03.8  (   1.5 % )     0:00:03.9 /  0:00:03.9    1.0
[11/29 02:06:26    326s] [ SimplifyNetlist        ]      1   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:06:26    326s] [ AreaOpt                ]      3   0:00:04.1  (   1.6 % )     0:00:06.5 /  0:00:06.5    1.0
[11/29 02:06:26    326s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:06:26    326s] [ ViewPruning            ]     10   0:00:00.2  (   0.1 % )     0:00:00.5 /  0:00:00.4    1.0
[11/29 02:06:26    326s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.1 % )     0:00:03.9 /  0:00:03.3    0.9
[11/29 02:06:26    326s] [ MetricReport           ]     14   0:00:04.2  (   1.6 % )     0:00:04.2 /  0:00:03.8    0.9
[11/29 02:06:26    326s] [ DrvReport              ]      2   0:00:01.7  (   0.7 % )     0:00:01.7 /  0:00:01.2    0.7
[11/29 02:06:26    326s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:06:26    326s] [ LocalWireReclaim       ]      1   0:00:00.2  (   0.1 % )     0:00:02.6 /  0:00:02.6    1.0
[11/29 02:06:26    326s] [ SlackTraversorInit     ]      8   0:00:00.2  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:06:26    326s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:06:26    326s] [ PowerInterfaceInit     ]      4   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:06:26    326s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:06:26    326s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:06:26    326s] [ ReportTranViolation    ]      2   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.4    1.0
[11/29 02:06:26    326s] [ ReportCapViolation     ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:06:26    326s] [ IncrReplace            ]      1   0:00:05.0  (   2.0 % )     0:00:07.1 /  0:00:07.0    1.0
[11/29 02:06:26    326s] [ RefinePlace            ]      8   0:00:05.8  (   2.3 % )     0:00:05.9 /  0:00:05.9    1.0
[11/29 02:06:26    326s] [ DetailPlaceInit        ]      5   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:06:26    326s] [ CTS                    ]      1   0:02:38.2  (  62.1 % )     0:02:48.4 /  0:02:47.9    1.0
[11/29 02:06:26    326s] [ EarlyGlobalRoute       ]     10   0:00:03.0  (   1.2 % )     0:00:03.0 /  0:00:03.0    1.0
[11/29 02:06:26    326s] [ ExtractRC              ]      5   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:06:26    326s] [ UpdateTimingGraph      ]      6   0:00:00.8  (   0.3 % )     0:00:04.8 /  0:00:04.7    1.0
[11/29 02:06:26    326s] [ FullDelayCalc          ]      6   0:00:05.7  (   2.2 % )     0:00:05.8 /  0:00:05.7    1.0
[11/29 02:06:26    326s] [ TimingUpdate           ]     54   0:00:02.0  (   0.8 % )     0:00:02.0 /  0:00:01.9    1.0
[11/29 02:06:26    326s] [ TimingReport           ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:06:26    326s] [ GenerateReports        ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:06:26    326s] [ IncrTimingUpdate       ]      8   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:06:26    326s] [ MISC                   ]          0:00:17.9  (   7.0 % )     0:00:17.9 /  0:00:09.8    0.6
[11/29 02:06:26    326s] ---------------------------------------------------------------------------------------------
[11/29 02:06:26    326s]  clock_opt_design #1 TOTAL          0:04:14.7  ( 100.0 % )     0:04:14.7 /  0:03:33.1    0.8
[11/29 02:06:26    326s] ---------------------------------------------------------------------------------------------
[11/29 02:06:26    326s] Ending "clock_opt_design" (total cpu=0:03:33, real=0:04:14, peak res=4341.1M, current mem=3925.6M)
[11/29 02:06:26    326s] #@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/create_clock_tree.tcl
[11/29 02:06:26    326s] @file 66:
[11/29 02:06:26    326s] @@file 67: report_clock_trees > $LAYOUT_REPORTS/clocktree.txt
[11/29 02:06:27    327s] End AAE Lib Interpolated Model. (MEM=3927.589844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:27    327s] Clock DAG hash : 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:06:27    327s] CTS services accumulated run-time stats :
[11/29 02:06:27    327s]   delay calculator: calls=5158, total_wall_time=0.342s, mean_wall_time=0.066ms
[11/29 02:06:27    327s]   steiner router: calls=2322, total_wall_time=0.036s, mean_wall_time=0.015ms
[11/29 02:06:27    327s] @@file 68: report_skew_groups > $LAYOUT_REPORTS/clocktree_skew.txt
[11/29 02:06:27    327s] End AAE Lib Interpolated Model. (MEM=3927.828125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:06:27    327s] @file 69:
[11/29 02:06:27    327s] @file 70: # Optimize again after CTS
[11/29 02:06:27    327s] @@file 71: opt_design -post_cts
[11/29 02:06:27    327s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3918.8M, totSessionCpu=0:05:28 **
[11/29 02:06:27    327s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/29 02:06:27    327s] 
[11/29 02:06:27    327s] Active Setup views: default_emulate_view 
[11/29 02:06:27    327s] *** opt_design #1 [begin] () : totSession cpu/real = 0:05:27.9/0:06:53.5 (0.8), mem = 3918.8M
[11/29 02:06:27    327s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:06:27    327s] GigaOpt running with 1 threads.
[11/29 02:06:27    327s] *** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:27.9/0:06:53.5 (0.8), mem = 3918.8M
[11/29 02:06:27    327s] **INFO: User settings:
[11/29 02:06:27    327s] delaycal_default_net_delay                                     1000ps
[11/29 02:06:27    327s] delaycal_default_net_load                                      0.5pf
[11/29 02:06:27    327s] delaycal_enable_high_fanout                                    true
[11/29 02:06:27    327s] delaycal_enable_ideal_seq_async_pins                           false
[11/29 02:06:27    327s] delaycal_eng_enablepreplacedflow                               false
[11/29 02:06:27    327s] delaycal_ignore_net_load                                       false
[11/29 02:06:27    327s] delaycal_input_transition_delay                                0.1ps
[11/29 02:06:27    327s] delaycal_socv_accuracy_mode                                    low
[11/29 02:06:27    327s] delaycal_use_default_delay_limit                               1000
[11/29 02:06:27    327s] setAnalysisMode -virtualIPO                                    false
[11/29 02:06:27    327s] setDelayCalMode -engine                                        aae
[11/29 02:06:27    327s] extract_rc_engine                                              pre_route
[11/29 02:06:27    327s] opt_area_recovery                                              default
[11/29 02:06:27    327s] opt_drv                                                        true
[11/29 02:06:27    327s] opt_drv_margin                                                 0.0
[11/29 02:06:27    327s] opt_effort                                                     high
[11/29 02:06:27    327s] opt_leakage_to_dynamic_ratio                                   1.0
[11/29 02:06:27    327s] opt_power_effort                                               none
[11/29 02:06:27    327s] opt_preserve_all_sequential                                    false
[11/29 02:06:27    327s] opt_remove_redundant_insts                                     true
[11/29 02:06:27    327s] opt_resize_flip_flops                                          true
[11/29 02:06:27    327s] opt_setup_target_slack                                         0.0
[11/29 02:06:27    327s] opt_skew_eco_route                                             false
[11/29 02:06:27    327s] opt_view_pruning_setup_views_active_list                       { default_emulate_view }
[11/29 02:06:27    327s] opt_view_pruning_setup_views_persistent_list                   { default_emulate_view}
[11/29 02:06:27    327s] opt_view_pruning_tdgr_setup_views_persistent_list              { default_emulate_view}
[11/29 02:06:27    327s] place_design_floorplan_mode                                    false
[11/29 02:06:27    327s] place_design_refine_place                                      true
[11/29 02:06:27    327s] place_global_cong_effort                                       auto
[11/29 02:06:27    327s] place_global_place_io_pins                                     true
[11/29 02:06:27    327s] route_early_global_bottom_routing_layer                        1
[11/29 02:06:27    327s] route_early_global_exp_do_not_invalidate_rc_grid               false
[11/29 02:06:27    327s] route_early_global_top_routing_layer                           10
[11/29 02:06:27    327s] getAnalysisMode -virtualIPO                                    false
[11/29 02:06:27    327s] getDelayCalMode -engine                                        aae
[11/29 02:06:27    327s] get_power_analysis_mode -report_power_quiet                    false
[11/29 02:06:27    327s] getAnalysisMode -virtualIPO                                    false
[11/29 02:06:27    327s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/29 02:06:27    328s] Need call spDPlaceInit before registerPrioInstLoc.
[11/29 02:06:28    328s] Memory usage before memory release/compaction is 3922.6
[11/29 02:06:28    328s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:06:28    328s] Memory usage at beginning of DPlace-Init is 3920.3M.
[11/29 02:06:28    328s] OPERPROF: Starting DPlace-Init at level 1, MEM:3920.3M, EPOCH TIME: 1764399988.078239
[11/29 02:06:28    328s] Processing tracks to init pin-track alignment.
[11/29 02:06:28    328s] z: 2, totalTracks: 1
[11/29 02:06:28    328s] z: 4, totalTracks: 1
[11/29 02:06:28    328s] z: 6, totalTracks: 1
[11/29 02:06:28    328s] z: 8, totalTracks: 1
[11/29 02:06:28    328s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:06:28    328s] Cell top LLGs are deleted
[11/29 02:06:28    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:28    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:28    328s] # Building top llgBox search-tree.
[11/29 02:06:28    328s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3920.3M, EPOCH TIME: 1764399988.131842
[11/29 02:06:28    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:28    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:28    328s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3920.3M, EPOCH TIME: 1764399988.132610
[11/29 02:06:28    328s] Max number of tech site patterns supported in site array is 256.
[11/29 02:06:28    328s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:06:28    328s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:06:28    328s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:06:28    328s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:06:28    328s] SiteArray: use 253,952 bytes
[11/29 02:06:28    328s] SiteArray: current memory after site array memory allocation 3920.1M
[11/29 02:06:28    328s] SiteArray: FP blocked sites are writable
[11/29 02:06:28    328s] Keep-away cache is enable on metals: 1-10
[11/29 02:06:28    328s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:06:28    328s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3920.1M, EPOCH TIME: 1764399988.144827
[11/29 02:06:28    328s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:06:28    328s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.001, REAL:0.001, MEM:3920.1M, EPOCH TIME: 1764399988.145999
[11/29 02:06:28    328s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:06:28    328s] Atter site array init, number of instance map data is 0.
[11/29 02:06:28    328s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.014, MEM:3920.1M, EPOCH TIME: 1764399988.146603
[11/29 02:06:28    328s] 
[11/29 02:06:28    328s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:06:28    328s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:06:28    328s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3920.4M, EPOCH TIME: 1764399988.147309
[11/29 02:06:28    328s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3920.4M, EPOCH TIME: 1764399988.147350
[11/29 02:06:28    328s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3920.4M, EPOCH TIME: 1764399988.147445
[11/29 02:06:28    328s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3920.4MB).
[11/29 02:06:28    328s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.071, REAL:0.072, MEM:3920.4M, EPOCH TIME: 1764399988.149885
[11/29 02:06:28    328s] [GPS] CheckCellPlaceLegality turned OFF
[11/29 02:06:28    328s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3920.4M, EPOCH TIME: 1764399988.149994
[11/29 02:06:28    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:28    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:28    328s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:28    328s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:28    328s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.113, REAL:0.113, MEM:3920.4M, EPOCH TIME: 1764399988.263384
[11/29 02:06:28    328s] Memory usage before memory release/compaction is 3920.4
[11/29 02:06:28    328s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:06:28    328s] Memory usage at end of DPlace-Cleanup is 3920.4M.
[11/29 02:06:28    328s] 
[11/29 02:06:28    328s] Creating Lib Analyzer ...
[11/29 02:06:28    328s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:06:28    328s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:06:28    328s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:06:28    328s] 
[11/29 02:06:28    328s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:06:28    328s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:29 mem=3924.4M
[11/29 02:06:28    328s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:29 mem=3924.4M
[11/29 02:06:28    328s] Creating Lib Analyzer, finished. 
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	AWVALID : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	AWREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	WDREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	ARVALID : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	ARREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[0][5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[0][4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[0][3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[0][2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[0][1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[0][0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[63][5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[63][4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[63][3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[63][2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[63][1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_x_queue[63][0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_w_queue[0][11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (IMPOPT-665):	sc_w_queue[0][10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:06:28    328s] Type 'man IMPOPT-665' for more detail.
[11/29 02:06:28    328s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/29 02:06:28    328s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:06:28    328s] ### Creating TopoMgr, started
[11/29 02:06:28    328s] ### Creating TopoMgr, finished
[11/29 02:06:28    328s] #optDebug: Start CG creation (mem=3924.5M)
[11/29 02:06:28    328s]  ...initializing CG [11/29 02:06:28    328s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:06:28    328s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
ToF 280.8725um
[11/29 02:06:28    328s] (cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s]  ...processing cgPrt (cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s]  ...processing cgEgp (cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s]  ...processing cgPbk (cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s]  ...processing cgNrb(cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s]  ...processing cgObs (cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s]  ...processing cgCon (cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s]  ...processing cgPdm (cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4018.2M)
[11/29 02:06:28    328s] Effort level <high> specified for reg2reg path_group
[11/29 02:06:29    329s] Info: IPO magic value 0x8149BEEF.
[11/29 02:06:29    329s] Info: Using SynthesisEngine executable '/package/eda2/cadence/DDI251/INNOVUS251/bin/innovus_'.
[11/29 02:06:29    329s]       SynthesisEngine workers will not check out additional licenses.
[11/29 02:06:57    329s] **opt_design ... cpu = 0:00:01, real = 0:00:30, mem = 4018.3M, totSessionCpu=0:05:29 **
[11/29 02:06:57    329s] #optDebug: { P: 90 W: 9201 FE: standard PE: none LDR: 1}
[11/29 02:06:57    329s] *** opt_design -post_cts ***
[11/29 02:06:57    329s] DRC Margin: user margin 0.0; extra margin 0.2
[11/29 02:06:57    329s] Hold Target Slack: user slack 0
[11/29 02:06:57    329s] Setup Target Slack: user slack 0; extra slack 0.0
[11/29 02:06:57    329s] set_db opt_skew_eco_route false
[11/29 02:06:57    329s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4018.4M, EPOCH TIME: 1764400017.316124
[11/29 02:06:57    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:06:57    329s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:06:57    329s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:4018.4M, EPOCH TIME: 1764400017.328285
[11/29 02:06:57    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    329s] Multi-VT timing optimization disabled based on library information.
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:06:57    329s] Deleting Lib Analyzer.
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] TimeStamp Deleting Cell Server End ...
[11/29 02:06:57    329s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:06:57    329s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:06:57    329s] Summary for sequential cells identification: 
[11/29 02:06:57    329s]   Identified SBFF number: 16
[11/29 02:06:57    329s]   Identified MBFF number: 0
[11/29 02:06:57    329s]   Identified SB Latch number: 4
[11/29 02:06:57    329s]   Identified MB Latch number: 0
[11/29 02:06:57    329s]   Not identified SBFF number: 0
[11/29 02:06:57    329s]   Not identified MBFF number: 0
[11/29 02:06:57    329s]   Not identified SB Latch number: 1
[11/29 02:06:57    329s]   Not identified MB Latch number: 0
[11/29 02:06:57    329s]   Number of sequential cells which are not FFs: 8
[11/29 02:06:57    329s]  Visiting view : default_emulate_view
[11/29 02:06:57    329s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:06:57    329s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:06:57    329s]  Visiting view : default_emulate_view
[11/29 02:06:57    329s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:06:57    329s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:06:57    329s] TLC MultiMap info (StdDelay):
[11/29 02:06:57    329s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:06:57    329s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:06:57    329s]  Setting StdDelay to: 10.2ps
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] TimeStamp Deleting Cell Server End ...
[11/29 02:06:57    329s] **INFO: Using Advanced Metric Collection system.
[11/29 02:06:57    329s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4018.4M, EPOCH TIME: 1764400017.388831
[11/29 02:06:57    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    329s] Cell top LLGs are deleted
[11/29 02:06:57    329s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    329s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    329s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:4014.4M, EPOCH TIME: 1764400017.389604
[11/29 02:06:57    329s] Memory usage before memory release/compaction is 4014.4
[11/29 02:06:57    329s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:06:57    329s] Memory usage at end of DPlace-Cleanup is 4014.4M.
[11/29 02:06:57    329s] Start to check current routing status for nets...
[11/29 02:06:57    329s] All nets are already routed correctly.
[11/29 02:06:57    329s] End to check current routing status for nets (mem=4014.4M)
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] Creating Lib Analyzer ...
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:06:57    329s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:06:57    329s] Summary for sequential cells identification: 
[11/29 02:06:57    329s]   Identified SBFF number: 16
[11/29 02:06:57    329s]   Identified MBFF number: 0
[11/29 02:06:57    329s]   Identified SB Latch number: 4
[11/29 02:06:57    329s]   Identified MB Latch number: 0
[11/29 02:06:57    329s]   Not identified SBFF number: 0
[11/29 02:06:57    329s]   Not identified MBFF number: 0
[11/29 02:06:57    329s]   Not identified SB Latch number: 1
[11/29 02:06:57    329s]   Not identified MB Latch number: 0
[11/29 02:06:57    329s]   Number of sequential cells which are not FFs: 8
[11/29 02:06:57    329s]  Visiting view : default_emulate_view
[11/29 02:06:57    329s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:06:57    329s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:06:57    329s]  Visiting view : default_emulate_view
[11/29 02:06:57    329s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:06:57    329s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:06:57    329s] TLC MultiMap info (StdDelay):
[11/29 02:06:57    329s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:06:57    329s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:06:57    329s]  Setting StdDelay to: 10.2ps
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:06:57    329s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:06:57    329s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:06:57    329s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:06:57    329s] 
[11/29 02:06:57    329s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:06:57    329s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:30 mem=4018.5M
[11/29 02:06:57    329s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:30 mem=4018.5M
[11/29 02:06:57    329s] Creating Lib Analyzer, finished. 
[11/29 02:06:57    330s] Compute RC Scale Done ...
[11/29 02:06:57    330s] Cell top LLGs are deleted
[11/29 02:06:57    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    330s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4018.5M, EPOCH TIME: 1764400017.984513
[11/29 02:06:57    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:57    330s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4018.5M, EPOCH TIME: 1764400017.984983
[11/29 02:06:57    330s] Max number of tech site patterns supported in site array is 256.
[11/29 02:06:57    330s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:06:57    330s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:06:57    330s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:06:57    330s] Fast DP-INIT is on for default
[11/29 02:06:57    330s] Atter site array init, number of instance map data is 0.
[11/29 02:06:57    330s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.012, MEM:4018.5M, EPOCH TIME: 1764400017.997026
[11/29 02:06:57    330s] 
[11/29 02:06:57    330s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:06:57    330s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:06:57    330s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.013, MEM:4018.5M, EPOCH TIME: 1764400017.997736
[11/29 02:06:58    330s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:58    330s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:58    330s] 
[11/29 02:06:58    330s] OptSummary:
[11/29 02:06:58    330s] 
[11/29 02:06:58    330s] ------------------------------------------------------------------
[11/29 02:06:58    330s]              Initial Summary
[11/29 02:06:58    330s] ------------------------------------------------------------------
[11/29 02:06:58    330s] 
[11/29 02:06:58    330s] Setup views included:
[11/29 02:06:58    330s]  default_emulate_view 
[11/29 02:06:58    330s] 
[11/29 02:06:58    330s] +--------------------+---------+---------+---------+
[11/29 02:06:58    330s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:06:58    330s] +--------------------+---------+---------+---------+
[11/29 02:06:58    330s] |           WNS (ns):|  0.226  |  0.226  |  0.455  |
[11/29 02:06:58    330s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/29 02:06:58    330s] |    Violating Paths:|    0    |    0    |    0    |
[11/29 02:06:58    330s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:06:58    330s] +--------------------+---------+---------+---------+
[11/29 02:06:58    330s] 
[11/29 02:06:58    330s] +----------------+-------------------------------+------------------+
[11/29 02:06:58    330s] |                |              Real             |       Total      |
[11/29 02:06:58    330s] |    DRVs        +------------------+------------+------------------|
[11/29 02:06:58    330s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:06:58    330s] +----------------+------------------+------------+------------------+
[11/29 02:06:58    330s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:06:58    330s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:06:58    330s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:06:58    330s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:06:58    330s] +----------------+------------------+------------+------------------+
[11/29 02:06:58    330s] 
[11/29 02:06:58    330s] Density: 69.666%
[11/29 02:06:58    330s] ------------------------------------------------------------------
[11/29 02:06:58    330s] 
[11/29 02:06:58    330s] **opt_design ... cpu = 0:00:03, real = 0:00:31, mem = 4026.8M, totSessionCpu=0:05:31 **
[11/29 02:06:58    330s] Begin: Collecting metrics
[11/29 02:06:58    330s] 
 ----------------------------------------------------------------------------------------------- 
| Snapshot        | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary |     0.226 | 0.226 |   0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
 ----------------------------------------------------------------------------------------------- 
[11/29 02:06:58    331s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4026.8M, current mem=4026.8M)

[11/29 02:06:58    331s] End: Collecting metrics
[11/29 02:06:58    331s] *** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:03.2/0:00:31.2 (0.1), totSession cpu/real = 0:05:31.1/0:07:24.6 (0.7), mem = 4026.8M
[11/29 02:06:58    331s] 
[11/29 02:06:58    331s] =============================================================================================
[11/29 02:06:58    331s]  Step TAT Report : InitOpt #1 / opt_design #1                                   25.11-s102_1
[11/29 02:06:58    331s] =============================================================================================
[11/29 02:06:58    331s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:06:58    331s] ---------------------------------------------------------------------------------------------
[11/29 02:06:58    331s] [ ViewPruning            ]      2   0:00:00.1  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:06:58    331s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[11/29 02:06:58    331s] [ MetricReport           ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.0
[11/29 02:06:58    331s] [ DrvReport              ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:06:58    331s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:06:58    331s] [ LibAnalyzerInit        ]      2   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:06:58    331s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:06:58    331s] [ SteinerInterfaceInit   ]      2   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:06:58    331s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:06:58    331s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:06:58    331s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:06:58    331s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:06:58    331s] [ TimingUpdate           ]      3   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    0.9
[11/29 02:06:58    331s] [ TimingReport           ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:06:58    331s] [ MISC                   ]          0:00:29.1  (  93.5 % )     0:00:29.1 /  0:00:01.1    0.0
[11/29 02:06:58    331s] ---------------------------------------------------------------------------------------------
[11/29 02:06:58    331s]  InitOpt #1 TOTAL                   0:00:31.2  ( 100.0 % )     0:00:31.2 /  0:00:03.2    0.1
[11/29 02:06:58    331s] ---------------------------------------------------------------------------------------------
[11/29 02:06:58    331s] ** INFO : this run is activating low effort ccoptDesign flow
[11/29 02:06:58    331s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:06:58    331s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:31 mem=4026.8M
[11/29 02:06:58    331s] Memory usage before memory release/compaction is 4026.8
[11/29 02:06:58    331s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:06:58    331s] Memory usage at beginning of DPlace-Init is 4026.8M.
[11/29 02:06:58    331s] OPERPROF: Starting DPlace-Init at level 1, MEM:4026.8M, EPOCH TIME: 1764400018.973375
[11/29 02:06:58    331s] Processing tracks to init pin-track alignment.
[11/29 02:06:58    331s] z: 2, totalTracks: 1
[11/29 02:06:58    331s] z: 4, totalTracks: 1
[11/29 02:06:58    331s] z: 6, totalTracks: 1
[11/29 02:06:58    331s] z: 8, totalTracks: 1
[11/29 02:06:58    331s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:06:59    331s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4026.9M, EPOCH TIME: 1764400019.025854
[11/29 02:06:59    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:59    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:59    331s] 
[11/29 02:06:59    331s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:06:59    331s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:06:59    331s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4027.1M, EPOCH TIME: 1764400019.037904
[11/29 02:06:59    331s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4027.1M, EPOCH TIME: 1764400019.037956
[11/29 02:06:59    331s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4027.1M, EPOCH TIME: 1764400019.038022
[11/29 02:06:59    331s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=4027.1MB).
[11/29 02:06:59    331s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:4027.1M, EPOCH TIME: 1764400019.038453
[11/29 02:06:59    331s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:31 mem=4027.7M
[11/29 02:06:59    331s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4027.7M, EPOCH TIME: 1764400019.049692
[11/29 02:06:59    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:59    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:59    331s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:59    331s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:06:59    331s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.111, REAL:0.111, MEM:4027.7M, EPOCH TIME: 1764400019.160898
[11/29 02:06:59    331s] Memory usage before memory release/compaction is 4027.7
[11/29 02:06:59    331s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:06:59    331s] Memory usage at end of DPlace-Cleanup is 4027.7M.
[11/29 02:06:59    331s] OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
[11/29 02:06:59    331s] OPTC: view 50.0 [ 0.0500 ]
[11/29 02:06:59    331s] #optDebug: fT-E <X 2 0 0 1>
[11/29 02:06:59    331s] #optDebug: fT-E <X 2 0 0 1>
[11/29 02:06:59    331s] -opt_post_cts_congestion_repair false      # bool, default=false, private
[11/29 02:06:59    331s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -51.0 -useBottleneckAnalyzer -drvRatio 0.4
[11/29 02:06:59    331s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -51.0 -useBottleneckAnalyzer -drvRatio 0.4
[11/29 02:06:59    331s] Begin: GigaOpt Route Type Constraints Refinement
[11/29 02:06:59    331s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.18
[11/29 02:06:59    331s] *** CongRefineRouteType #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:31.8/0:07:25.3 (0.7), mem = 4031.1M
[11/29 02:06:59    331s] ### Creating RouteCongInterface, started
[11/29 02:06:59    331s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:06:59    331s] {MMLU 0 0 3401}
[11/29 02:06:59    331s] [oiLAM] Zs 10, 11
[11/29 02:06:59    331s] ### Creating LA Mngr. totSessionCpu=0:05:32 mem=4031.1M
[11/29 02:06:59    331s] ### Creating LA Mngr, finished. totSessionCpu=0:05:32 mem=4031.1M
[11/29 02:06:59    331s] 
[11/29 02:06:59    331s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:06:59    331s] 
[11/29 02:06:59    331s] #optDebug: {0, 1.000}
[11/29 02:06:59    331s] ### Creating RouteCongInterface, finished
[11/29 02:06:59    331s] Updated routing constraints on 0 nets.
[11/29 02:06:59    331s] CSM is empty.
[11/29 02:06:59    331s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.18
[11/29 02:06:59    331s] Bottom Preferred Layer:
[11/29 02:06:59    331s]     None
[11/29 02:06:59    331s] Via Pillar Rule:
[11/29 02:06:59    331s]     None
[11/29 02:06:59    331s] Finished writing unified metrics of routing constraints.
[11/29 02:06:59    331s] *** CongRefineRouteType #1 [finish] (opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:05:31.8/0:07:25.4 (0.7), mem = 4031.1M
[11/29 02:06:59    331s] 
[11/29 02:06:59    331s] =============================================================================================
[11/29 02:06:59    331s]  Step TAT Report : CongRefineRouteType #1 / opt_design #1                       25.11-s102_1
[11/29 02:06:59    331s] =============================================================================================
[11/29 02:06:59    331s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:06:59    331s] ---------------------------------------------------------------------------------------------
[11/29 02:06:59    331s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  56.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:06:59    331s] [ MISC                   ]          0:00:00.0  (  44.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:06:59    331s] ---------------------------------------------------------------------------------------------
[11/29 02:06:59    331s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:06:59    331s] ---------------------------------------------------------------------------------------------
[11/29 02:06:59    331s] End: GigaOpt Route Type Constraints Refinement
[11/29 02:06:59    331s] Begin: Collecting metrics
[11/29 02:06:59    331s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.226 | 0.226 |   0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        4028 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[11/29 02:06:59    332s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4027.8M, current mem=4027.8M)

[11/29 02:06:59    332s] End: Collecting metrics
[11/29 02:06:59    332s] Deleting Lib Analyzer.
[11/29 02:06:59    332s] *** SimplifyNetlist #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:32.1/0:07:25.6 (0.7), mem = 4027.8M
[11/29 02:07:00    332s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:07:00    332s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:07:00    332s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:07:00    332s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:07:00    332s] ### Creating LA Mngr. totSessionCpu=0:05:32 mem=4027.8M
[11/29 02:07:00    332s] ### Creating LA Mngr, finished. totSessionCpu=0:05:32 mem=4027.8M
[11/29 02:07:00    332s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/29 02:07:00    332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.19
[11/29 02:07:00    332s] 
[11/29 02:07:00    332s] Creating Lib Analyzer ...
[11/29 02:07:00    332s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:07:00    332s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:07:00    332s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:07:00    332s] 
[11/29 02:07:00    332s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:07:00    332s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:32 mem=4027.9M
[11/29 02:07:00    332s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:32 mem=4027.9M
[11/29 02:07:00    332s] Creating Lib Analyzer, finished. 
[11/29 02:07:00    332s] 
[11/29 02:07:00    332s] Active Setup views: default_emulate_view 
[11/29 02:07:00    332s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:07:00    332s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:33 mem=4048.7M
[11/29 02:07:00    332s] Memory usage before memory release/compaction is 4048.7
[11/29 02:07:00    332s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:00    332s] Memory usage at beginning of DPlace-Init is 4046.4M.
[11/29 02:07:00    332s] OPERPROF: Starting DPlace-Init at level 1, MEM:4046.4M, EPOCH TIME: 1764400020.478242
[11/29 02:07:00    332s] Processing tracks to init pin-track alignment.
[11/29 02:07:00    332s] z: 2, totalTracks: 1
[11/29 02:07:00    332s] z: 4, totalTracks: 1
[11/29 02:07:00    332s] z: 6, totalTracks: 1
[11/29 02:07:00    332s] z: 8, totalTracks: 1
[11/29 02:07:00    332s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:00    332s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4046.7M, EPOCH TIME: 1764400020.530395
[11/29 02:07:00    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:00    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:00    332s] 
[11/29 02:07:00    332s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:00    332s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:00    332s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4046.7M, EPOCH TIME: 1764400020.542524
[11/29 02:07:00    332s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4046.7M, EPOCH TIME: 1764400020.542578
[11/29 02:07:00    332s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4046.7M, EPOCH TIME: 1764400020.542638
[11/29 02:07:00    332s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4046.7MB).
[11/29 02:07:00    332s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:4046.7M, EPOCH TIME: 1764400020.543072
[11/29 02:07:00    332s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:07:00    332s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:33 mem=4047.3M
[11/29 02:07:00    332s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:07:00    332s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:07:00    332s] ### Creating RouteCongInterface, started
[11/29 02:07:00    332s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:07:00    332s] 
[11/29 02:07:00    332s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:07:00    332s] 
[11/29 02:07:00    332s] #optDebug: {0, 1.000}
[11/29 02:07:00    332s] ### Creating RouteCongInterface, finished
[11/29 02:07:00    332s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:00    332s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:00    332s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:00    332s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:00    332s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:00    332s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:00    332s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:00    332s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:00    332s] 
[11/29 02:07:00    332s] Netlist preparation processing... 
[11/29 02:07:00    332s] Removed 0 instance
[11/29 02:07:00    332s] *info: Marking 0 isolation instances dont touch
[11/29 02:07:00    332s] *info: Marking 0 level shifter instances dont touch
[11/29 02:07:00    332s] CSM is empty.
[11/29 02:07:00    332s] CSM is empty.
[11/29 02:07:00    332s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:07:00    332s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4048.1M, EPOCH TIME: 1764400020.763851
[11/29 02:07:00    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:07:00    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:00    332s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:00    332s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:00    332s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.106, REAL:0.106, MEM:4048.0M, EPOCH TIME: 1764400020.870168
[11/29 02:07:00    332s] Memory usage before memory release/compaction is 4048.0
[11/29 02:07:00    332s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:00    332s] Memory usage at end of DPlace-Cleanup is 4048.0M.
[11/29 02:07:00    332s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.19
[11/29 02:07:00    332s] *** SimplifyNetlist #1 [finish] (opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:05:33.0/0:07:26.5 (0.7), mem = 4049.0M
[11/29 02:07:00    332s] 
[11/29 02:07:00    332s] =============================================================================================
[11/29 02:07:00    332s]  Step TAT Report : SimplifyNetlist #1 / opt_design #1                           25.11-s102_1
[11/29 02:07:00    332s] =============================================================================================
[11/29 02:07:00    332s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:00    332s] ---------------------------------------------------------------------------------------------
[11/29 02:07:00    332s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  23.9 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:07:00    332s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:07:00    332s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:07:00    332s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:00    332s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:00    332s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:00    332s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:07:00    332s] [ IncrDelayCalc          ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:00    332s] [ DetailPlaceInit        ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:07:00    332s] [ TimingUpdate           ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:00    332s] [ MISC                   ]          0:00:00.5  (  54.7 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:07:00    332s] ---------------------------------------------------------------------------------------------
[11/29 02:07:00    332s]  SimplifyNetlist #1 TOTAL           0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:07:00    332s] ---------------------------------------------------------------------------------------------
[11/29 02:07:00    332s] Begin: Collecting metrics
[11/29 02:07:01    333s] 
 ----------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary       |     0.226 | 0.226 |   0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement |           |       |     |             | 0:00:00  |        4028 |      |     |
| simplify_netlist      |           |       |     |             | 0:00:02  |        4030 |      |     |
 ----------------------------------------------------------------------------------------------------- 
[11/29 02:07:01    333s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4029.6M, current mem=4029.6M)

[11/29 02:07:01    333s] End: Collecting metrics
[11/29 02:07:01    333s] *** ExcludedClockNetOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:33.2/0:07:26.8 (0.7), mem = 4029.6M
[11/29 02:07:01    333s] *** Starting optimizing excluded clock nets MEM= 4029.6M) ***
[11/29 02:07:01    333s] *info: No excluded clock nets to be optimized.
[11/29 02:07:01    333s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4029.7M) ***
[11/29 02:07:01    333s] *** ExcludedClockNetOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.5), totSession cpu/real = 0:05:33.2/0:07:26.8 (0.7), mem = 4029.7M
[11/29 02:07:01    333s] 
[11/29 02:07:01    333s] =============================================================================================
[11/29 02:07:01    333s]  Step TAT Report : ExcludedClockNetOpt #1 / opt_design #1                       25.11-s102_1
[11/29 02:07:01    333s] =============================================================================================
[11/29 02:07:01    333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:01    333s] ---------------------------------------------------------------------------------------------
[11/29 02:07:01    333s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:01    333s] ---------------------------------------------------------------------------------------------
[11/29 02:07:01    333s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:01    333s] ---------------------------------------------------------------------------------------------
[11/29 02:07:01    333s] *** ExcludedClockNetOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:33.2/0:07:26.8 (0.7), mem = 4029.7M
[11/29 02:07:01    333s] *** Starting optimizing excluded clock nets MEM= 4029.7M) ***
[11/29 02:07:01    333s] *info: No excluded clock nets to be optimized.
[11/29 02:07:01    333s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4029.7M) ***
[11/29 02:07:01    333s] *** ExcludedClockNetOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:33.2/0:07:26.8 (0.7), mem = 4029.7M
[11/29 02:07:01    333s] 
[11/29 02:07:01    333s] =============================================================================================
[11/29 02:07:01    333s]  Step TAT Report : ExcludedClockNetOpt #2 / opt_design #1                       25.11-s102_1
[11/29 02:07:01    333s] =============================================================================================
[11/29 02:07:01    333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:01    333s] ---------------------------------------------------------------------------------------------
[11/29 02:07:01    333s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:01    333s] ---------------------------------------------------------------------------------------------
[11/29 02:07:01    333s]  ExcludedClockNetOpt #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:01    333s] ---------------------------------------------------------------------------------------------
[11/29 02:07:01    333s] Begin: Collecting metrics
[11/29 02:07:01    333s] 
 ------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS               | TNS | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary         |     0.226 | 0.226 |   0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |       |     |             | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |       |     |             | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |       |     |             | 0:00:00  |        4030 |      |     |
 ------------------------------------------------------------------------------------------------------- 
[11/29 02:07:01    333s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4029.7M, current mem=4029.7M)

[11/29 02:07:01    333s] End: Collecting metrics
[11/29 02:07:01    333s] Info: Done creating the CCOpt slew target map.
[11/29 02:07:01    333s] Begin: GigaOpt high fanout net optimization
[11/29 02:07:01    333s] GigaOpt HFN: use maxLocalDensity 1.2
[11/29 02:07:01    333s] GigaOpt HFN: use maxLocalDensity 1.2
[11/29 02:07:01    333s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/29 02:07:01    333s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[11/29 02:07:01    333s] *** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:33.5/0:07:27.1 (0.7), mem = 4029.8M
[11/29 02:07:01    333s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:07:01    333s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:07:01    333s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:07:01    333s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:07:01    333s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.20
[11/29 02:07:01    333s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:07:01    333s] 
[11/29 02:07:01    333s] Active Setup views: default_emulate_view 
[11/29 02:07:01    333s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/29 02:07:01    333s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:34 mem=4047.8M
[11/29 02:07:01    333s] Memory usage before memory release/compaction is 4047.8
[11/29 02:07:01    333s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:01    333s] Memory usage at beginning of DPlace-Init is 4046.0M.
[11/29 02:07:01    333s] OPERPROF: Starting DPlace-Init at level 1, MEM:4046.0M, EPOCH TIME: 1764400021.657565
[11/29 02:07:01    333s] Processing tracks to init pin-track alignment.
[11/29 02:07:01    333s] z: 2, totalTracks: 1
[11/29 02:07:01    333s] z: 4, totalTracks: 1
[11/29 02:07:01    333s] z: 6, totalTracks: 1
[11/29 02:07:01    333s] z: 8, totalTracks: 1
[11/29 02:07:01    333s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:01    333s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4046.4M, EPOCH TIME: 1764400021.709428
[11/29 02:07:01    333s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:01    333s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:01    333s] 
[11/29 02:07:01    333s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:01    333s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:01    333s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4046.6M, EPOCH TIME: 1764400021.721566
[11/29 02:07:01    333s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4046.6M, EPOCH TIME: 1764400021.721622
[11/29 02:07:01    333s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4046.6M, EPOCH TIME: 1764400021.721673
[11/29 02:07:01    333s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4046.6MB).
[11/29 02:07:01    333s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.065, MEM:4046.6M, EPOCH TIME: 1764400021.722091
[11/29 02:07:01    333s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:07:01    333s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:34 mem=4047.2M
[11/29 02:07:01    333s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:07:01    333s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:07:01    333s] ### Creating RouteCongInterface, started
[11/29 02:07:01    333s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:07:01    333s] 
[11/29 02:07:01    333s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/29 02:07:01    333s] 
[11/29 02:07:01    333s] #optDebug: {0, 1.000}
[11/29 02:07:01    333s] ### Creating RouteCongInterface, finished
[11/29 02:07:01    333s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:01    333s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:01    333s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:01    333s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:01    333s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:01    333s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:01    333s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:01    333s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:02    334s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:07:02    334s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:07:02    334s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:07:02    334s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:07:02    334s] AoF 966.3425um
[11/29 02:07:02    334s] Info: violation cost 0.830000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.830000, glitch 0.000000)
[11/29 02:07:02    334s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:07:02    334s] [GPS-DRV] Optimizer inputs ============================= 
[11/29 02:07:02    334s] [GPS-DRV] drvFixingStage: Large Scale
[11/29 02:07:02    334s] [GPS-DRV] costLowerBound: 0.1
[11/29 02:07:02    334s] [GPS-DRV] setupTNSCost  : 0
[11/29 02:07:02    334s] [GPS-DRV] maxIter       : 1
[11/29 02:07:02    334s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[11/29 02:07:02    334s] [GPS-DRV] Optimizer parameters ============================= 
[11/29 02:07:02    334s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/29 02:07:02    334s] [GPS-DRV] maxDensity (design): 0.95
[11/29 02:07:02    334s] [GPS-DRV] maxLocalDensity: 1.2
[11/29 02:07:02    334s] [GPS-DRV] MaxBufDistForPlaceBlk: 280um
[11/29 02:07:02    334s] [GPS-DRV] Dflt RT Characteristic Length 1060.14um AoF 966.342um x 1
[11/29 02:07:02    334s] [GPS-DRV] isCPECostingOn: false
[11/29 02:07:02    334s] [GPS-DRV] all active and enabled setup drv original views
[11/29 02:07:02    334s] [GPS-DRV]     default_emulate_view
[11/29 02:07:02    334s] [GPS-DRV] All active and enabled setup views
[11/29 02:07:02    334s] [GPS-DRV]     default_emulate_view
[11/29 02:07:02    334s] [GPS-DRV] maxTran off
[11/29 02:07:02    334s] [GPS-DRV] maxCap off
[11/29 02:07:02    334s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/29 02:07:02    334s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/29 02:07:02    334s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[11/29 02:07:02    335s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[11/29 02:07:02    335s] [GPS-DRV] ROI - unit(Area: 2.128e+06; LeakageP: 1.43532e-08; DynamicP: 2.128e+06)DBU
[11/29 02:07:02    335s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:02    335s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:07:02    335s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:02    335s] |   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4047.9M|
[11/29 02:07:03    335s] Info: violation cost 0.830000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.830000, glitch 0.000000)
[11/29 02:07:03    335s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:07:03    335s] |   69.67%|        -|   0.000|   0.000|   0:00:01.0| 4048.9M|
[11/29 02:07:03    335s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] *** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=4048.9M) ***
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] ###############################################################################
[11/29 02:07:03    335s] #
[11/29 02:07:03    335s] #  Large fanout net report:  
[11/29 02:07:03    335s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/29 02:07:03    335s] #     - current density: 69.67
[11/29 02:07:03    335s] #
[11/29 02:07:03    335s] #  List of high fanout nets:
[11/29 02:07:03    335s] #        Net(1):  n_rst: (fanouts = 915)
[11/29 02:07:03    335s] #
[11/29 02:07:03    335s] ###############################################################################
[11/29 02:07:03    335s] Bottom Preferred Layer:
[11/29 02:07:03    335s]     None
[11/29 02:07:03    335s] Via Pillar Rule:
[11/29 02:07:03    335s]     None
[11/29 02:07:03    335s] Finished writing unified metrics of routing constraints.
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] =======================================================================
[11/29 02:07:03    335s]                 Reasons for remaining drv violations
[11/29 02:07:03    335s] =======================================================================
[11/29 02:07:03    335s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] HFNFixing failure reasons
[11/29 02:07:03    335s] ------------------------------------------------
[11/29 02:07:03    335s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 29637.5, Stn-len 0
[11/29 02:07:03    335s] CSM is empty.
[11/29 02:07:03    335s] CSM is empty.
[11/29 02:07:03    335s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:07:03    335s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4049.0M, EPOCH TIME: 1764400023.088312
[11/29 02:07:03    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:07:03    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:03    335s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:03    335s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:03    335s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.104, REAL:0.105, MEM:4048.2M, EPOCH TIME: 1764400023.193166
[11/29 02:07:03    335s] Memory usage before memory release/compaction is 4048.2
[11/29 02:07:03    335s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:03    335s] Memory usage at end of DPlace-Cleanup is 4048.2M.
[11/29 02:07:03    335s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.20
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] =============================================================================================
[11/29 02:07:03    335s]  Step TAT Report : DrvOpt #1 / opt_design #1                                    25.11-s102_1
[11/29 02:07:03    335s] =============================================================================================
[11/29 02:07:03    335s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:03    335s] ---------------------------------------------------------------------------------------------
[11/29 02:07:03    335s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:03    335s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:03    335s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:03    335s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:03    335s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:03    335s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:03    335s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:03    335s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:03    335s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:03    335s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:03    335s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:03    335s] [ DrvFindVioNets         ]      3   0:00:00.1  (   7.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:03    335s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:03    335s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:03    335s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.4
[11/29 02:07:03    335s] [ MISC                   ]          0:00:01.5  (  82.3 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:07:03    335s] ---------------------------------------------------------------------------------------------
[11/29 02:07:03    335s]  DrvOpt #1 TOTAL                    0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/29 02:07:03    335s] ---------------------------------------------------------------------------------------------
[11/29 02:07:03    335s] *** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:05:35.3/0:07:28.8 (0.7), mem = 4048.9M
[11/29 02:07:03    335s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/29 02:07:03    335s] GigaOpt HFN: restore maxLocalDensity to 0.98
[11/29 02:07:03    335s] End: GigaOpt high fanout net optimization
[11/29 02:07:03    335s] Number of setup views: 1
[11/29 02:07:03    335s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:07:03    335s] Deleting Lib Analyzer.
[11/29 02:07:03    335s] Begin: GigaOpt Global Optimization
[11/29 02:07:03    335s] *info: use new DP (enabled)
[11/29 02:07:03    335s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/29 02:07:03    335s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/29 02:07:03    335s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:07:03    335s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:07:03    335s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:07:03    335s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:07:03    335s] *** GlobalOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:35.8/0:07:29.4 (0.7), mem = 4063.2M
[11/29 02:07:03    335s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.21
[11/29 02:07:03    335s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] Creating Lib Analyzer ...
[11/29 02:07:03    335s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:07:03    335s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:07:03    335s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:07:03    335s] 
[11/29 02:07:03    335s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:07:03    336s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:36 mem=4063.2M
[11/29 02:07:03    336s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:36 mem=4063.2M
[11/29 02:07:03    336s] Creating Lib Analyzer, finished. 
[11/29 02:07:04    336s] 
[11/29 02:07:04    336s] Active Setup views: default_emulate_view 
[11/29 02:07:04    336s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[11/29 02:07:04    336s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:36 mem=4064.4M
[11/29 02:07:04    336s] Memory usage before memory release/compaction is 4064.4
[11/29 02:07:04    336s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:04    336s] Memory usage at beginning of DPlace-Init is 4045.8M.
[11/29 02:07:04    336s] OPERPROF: Starting DPlace-Init at level 1, MEM:4045.8M, EPOCH TIME: 1764400024.120105
[11/29 02:07:04    336s] Processing tracks to init pin-track alignment.
[11/29 02:07:04    336s] z: 2, totalTracks: 1
[11/29 02:07:04    336s] z: 4, totalTracks: 1
[11/29 02:07:04    336s] z: 6, totalTracks: 1
[11/29 02:07:04    336s] z: 8, totalTracks: 1
[11/29 02:07:04    336s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:04    336s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4045.9M, EPOCH TIME: 1764400024.171333
[11/29 02:07:04    336s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:04    336s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:04    336s] 
[11/29 02:07:04    336s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:04    336s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:04    336s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4046.0M, EPOCH TIME: 1764400024.183575
[11/29 02:07:04    336s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4046.0M, EPOCH TIME: 1764400024.183629
[11/29 02:07:04    336s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4046.0M, EPOCH TIME: 1764400024.183680
[11/29 02:07:04    336s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4046.0MB).
[11/29 02:07:04    336s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.064, MEM:4046.0M, EPOCH TIME: 1764400024.184108
[11/29 02:07:04    336s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:07:04    336s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:36 mem=4046.6M
[11/29 02:07:04    336s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:07:04    336s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:07:04    336s] ### Creating RouteCongInterface, started
[11/29 02:07:04    336s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:07:04    336s] 
[11/29 02:07:04    336s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:07:04    336s] 
[11/29 02:07:04    336s] #optDebug: {0, 1.000}
[11/29 02:07:04    336s] ### Creating RouteCongInterface, finished
[11/29 02:07:04    336s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:04    336s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:04    336s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:04    336s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:04    336s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:04    336s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:04    336s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:04    336s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:06    338s] *info: 1 don't touch net excluded
[11/29 02:07:06    338s] *info: 1 clock net excluded
[11/29 02:07:06    338s] *info: 1 ideal net excluded from IPO operation.
[11/29 02:07:06    338s] *info: 849866 no-driver nets excluded.
[11/29 02:07:06    338s] *info: 1 net with fixed/cover wires excluded.
[11/29 02:07:08    340s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:07:08    340s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/29 02:07:08    340s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:07:08    340s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/29 02:07:08    340s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:07:08    340s] |   0.000|   0.000|   69.67%|   0:00:00.0| 4073.4M|default_emulate_view|       NA| NA                                                 |
[11/29 02:07:08    340s] +--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:07:08    340s] 
[11/29 02:07:08    340s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4073.4M) ***
[11/29 02:07:08    340s] 
[11/29 02:07:08    340s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4073.4M) ***
[11/29 02:07:08    340s] Bottom Preferred Layer:
[11/29 02:07:08    340s]     None
[11/29 02:07:08    340s] Via Pillar Rule:
[11/29 02:07:08    340s]     None
[11/29 02:07:08    340s] Finished writing unified metrics of routing constraints.
[11/29 02:07:08    340s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/29 02:07:08    340s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 29637.5, Stn-len 0
[11/29 02:07:08    340s] CSM is empty.
[11/29 02:07:08    340s] CSM is empty.
[11/29 02:07:08    340s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:07:08    340s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4073.6M, EPOCH TIME: 1764400028.306072
[11/29 02:07:08    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:07:08    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    340s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.105, REAL:0.106, MEM:4051.0M, EPOCH TIME: 1764400028.411892
[11/29 02:07:08    340s] Memory usage before memory release/compaction is 4051.0
[11/29 02:07:08    340s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:08    340s] Memory usage at end of DPlace-Cleanup is 4051.0M.
[11/29 02:07:08    340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.21
[11/29 02:07:08    340s] *** GlobalOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:05:40.5/0:07:34.1 (0.7), mem = 4051.0M
[11/29 02:07:08    340s] 
[11/29 02:07:08    340s] =============================================================================================
[11/29 02:07:08    340s]  Step TAT Report : GlobalOpt #1 / opt_design #1                                 25.11-s102_1
[11/29 02:07:08    340s] =============================================================================================
[11/29 02:07:08    340s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:08    340s] ---------------------------------------------------------------------------------------------
[11/29 02:07:08    340s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:07:08    340s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.3    1.4
[11/29 02:07:08    340s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:07:08    340s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:08    340s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:08    340s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:08    340s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:08    340s] [ TransformInit          ]      1   0:00:03.8  (  80.8 % )     0:00:03.8 /  0:00:03.7    1.0
[11/29 02:07:08    340s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:07:08    340s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:08    340s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:08    340s] [ MISC                   ]          0:00:00.5  (  11.1 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:07:08    340s] ---------------------------------------------------------------------------------------------
[11/29 02:07:08    340s]  GlobalOpt #1 TOTAL                 0:00:04.7  ( 100.0 % )     0:00:04.7 /  0:00:04.7    1.0
[11/29 02:07:08    340s] ---------------------------------------------------------------------------------------------
[11/29 02:07:08    340s] End: GigaOpt Global Optimization
[11/29 02:07:08    340s] Begin: Collecting metrics
[11/29 02:07:08    340s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 | 0:00:05  |        4031 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:08    340s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4063.2M, current mem=4031.4M)

[11/29 02:07:08    340s] End: Collecting metrics
[11/29 02:07:08    340s] *** Timing Is met
[11/29 02:07:08    340s] *** Check timing (0:00:00.0)
[11/29 02:07:08    340s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:07:08    340s] Deleting Lib Analyzer.
[11/29 02:07:08    340s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[11/29 02:07:08    340s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[11/29 02:07:08    340s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:07:08    340s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:07:08    340s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:07:08    340s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:07:08    340s] ### Creating LA Mngr. totSessionCpu=0:05:41 mem=4031.4M
[11/29 02:07:08    340s] ### Creating LA Mngr, finished. totSessionCpu=0:05:41 mem=4031.4M
[11/29 02:07:08    340s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/29 02:07:08    340s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4031.6M, EPOCH TIME: 1764400028.826123
[11/29 02:07:08    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    340s] 
[11/29 02:07:08    340s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:08    340s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:08    340s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:4031.6M, EPOCH TIME: 1764400028.838041
[11/29 02:07:08    340s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    340s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    340s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:07:08    340s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:41 mem=4031.6M
[11/29 02:07:08    340s] Memory usage before memory release/compaction is 4031.6
[11/29 02:07:08    340s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:08    340s] Memory usage at beginning of DPlace-Init is 4020.7M.
[11/29 02:07:08    340s] OPERPROF: Starting DPlace-Init at level 1, MEM:4020.7M, EPOCH TIME: 1764400028.868720
[11/29 02:07:08    340s] Processing tracks to init pin-track alignment.
[11/29 02:07:08    340s] z: 2, totalTracks: 1
[11/29 02:07:08    340s] z: 4, totalTracks: 1
[11/29 02:07:08    340s] z: 6, totalTracks: 1
[11/29 02:07:08    340s] z: 8, totalTracks: 1
[11/29 02:07:08    340s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:08    341s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4020.7M, EPOCH TIME: 1764400028.920759
[11/29 02:07:08    341s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    341s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:08    341s] 
[11/29 02:07:08    341s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:08    341s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:08    341s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4020.7M, EPOCH TIME: 1764400028.932676
[11/29 02:07:08    341s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4020.7M, EPOCH TIME: 1764400028.932730
[11/29 02:07:08    341s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4020.7M, EPOCH TIME: 1764400028.932797
[11/29 02:07:08    341s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4020.7MB).
[11/29 02:07:08    341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.064, MEM:4020.7M, EPOCH TIME: 1764400028.933220
[11/29 02:07:08    341s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:07:08    341s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:41 mem=4021.2M
[11/29 02:07:08    341s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:07:08    341s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:07:08    341s] Begin: Area Reclaim Optimization
[11/29 02:07:08    341s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:07:08    341s] 
[11/29 02:07:08    341s] Creating Lib Analyzer ...
[11/29 02:07:08    341s] *** AreaOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:41.1/0:07:34.6 (0.8), mem = 4021.2M
[11/29 02:07:08    341s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:07:08    341s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:07:08    341s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:07:08    341s] 
[11/29 02:07:08    341s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:07:09    341s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:41 mem=4025.3M
[11/29 02:07:09    341s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:41 mem=4025.3M
[11/29 02:07:09    341s] Creating Lib Analyzer, finished. 
[11/29 02:07:09    341s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.22
[11/29 02:07:09    341s] 
[11/29 02:07:09    341s] Active Setup views: default_emulate_view 
[11/29 02:07:09    341s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2221
[11/29 02:07:09    341s] ### Creating RouteCongInterface, started
[11/29 02:07:09    341s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:07:09    341s] 
[11/29 02:07:09    341s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:07:09    341s] 
[11/29 02:07:09    341s] #optDebug: {0, 1.000}
[11/29 02:07:09    341s] ### Creating RouteCongInterface, finished
[11/29 02:07:09    341s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:09    341s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:09    341s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:09    341s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:09    341s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:09    341s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:09    341s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:09    341s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:09    341s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 69.67
[11/29 02:07:09    341s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:09    341s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:07:09    341s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:09    341s] |   69.67%|        -|   0.031|   0.000|   0:00:00.0| 4072.4M|
[11/29 02:07:09    341s] Info: 1 don't touch net  excluded from IPO operation.
[11/29 02:07:09    341s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:07:09    341s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:07:09    341s] |   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4079.0M|
[11/29 02:07:09    341s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:07:09    341s] |   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4079.0M|
[11/29 02:07:10    342s] |   69.67%|        0|   0.031|   0.000|   0:00:01.0| 4079.0M|
[11/29 02:07:10    342s] |   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4079.1M|
[11/29 02:07:10    342s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:07:10    342s] |   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4079.1M|
[11/29 02:07:10    342s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:10    342s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 69.67
[11/29 02:07:10    342s] 
[11/29 02:07:10    342s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/29 02:07:10    342s] --------------------------------------------------------------
[11/29 02:07:10    342s] |                                   | Total     | Sequential |
[11/29 02:07:10    342s] --------------------------------------------------------------
[11/29 02:07:10    342s] | Num insts resized                 |       0  |       0    |
[11/29 02:07:10    342s] | Num insts undone                  |       0  |       0    |
[11/29 02:07:10    342s] | Num insts Downsized               |       0  |       0    |
[11/29 02:07:10    342s] | Num insts Samesized               |       0  |       0    |
[11/29 02:07:10    342s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:07:10    342s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:07:10    342s] --------------------------------------------------------------
[11/29 02:07:10    342s] Bottom Preferred Layer:
[11/29 02:07:10    342s]     None
[11/29 02:07:10    342s] Via Pillar Rule:
[11/29 02:07:10    342s]     None
[11/29 02:07:10    342s] Finished writing unified metrics of routing constraints.
[11/29 02:07:10    342s] 
[11/29 02:07:10    342s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:07:10    342s] End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
[11/29 02:07:10    342s] CSM is empty.
[11/29 02:07:10    342s] CSM is empty.
[11/29 02:07:10    342s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2221
[11/29 02:07:10    342s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.22
[11/29 02:07:10    342s] *** AreaOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:05:42.4/0:07:35.9 (0.8), mem = 4079.2M
[11/29 02:07:10    342s] 
[11/29 02:07:10    342s] =============================================================================================
[11/29 02:07:10    342s]  Step TAT Report : AreaOpt #1 / opt_design #1                                   25.11-s102_1
[11/29 02:07:10    342s] =============================================================================================
[11/29 02:07:10    342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:10    342s] ---------------------------------------------------------------------------------------------
[11/29 02:07:10    342s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:10    342s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  15.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:07:10    342s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:07:10    342s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:10    342s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:10    342s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:10    342s] [ OptimizationStep       ]      1   0:00:00.2  (  15.1 % )     0:00:00.8 /  0:00:00.8    1.0
[11/29 02:07:10    342s] [ OptSingleIteration     ]      5   0:00:00.0  (   2.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:07:10    342s] [ OptGetWeight           ]     39   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:10    342s] [ OptEval                ]     39   0:00:00.6  (  42.7 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:07:10    342s] [ OptCommit              ]     39   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:10    342s] [ PostCommitDelayUpdate  ]     39   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:10    342s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:10    342s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:10    342s] [ MISC                   ]          0:00:00.2  (  18.1 % )     0:00:00.2 /  0:00:00.3    1.1
[11/29 02:07:10    342s] ---------------------------------------------------------------------------------------------
[11/29 02:07:10    342s]  AreaOpt #1 TOTAL                   0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[11/29 02:07:10    342s] ---------------------------------------------------------------------------------------------
[11/29 02:07:10    342s] Executing incremental physical updates
[11/29 02:07:10    342s] Executing incremental physical updates
[11/29 02:07:10    342s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:07:10    342s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4079.2M, EPOCH TIME: 1764400030.292043
[11/29 02:07:10    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:07:10    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:10    342s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:10    342s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:10    342s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.113, REAL:0.114, MEM:4022.4M, EPOCH TIME: 1764400030.405607
[11/29 02:07:10    342s] Memory usage before memory release/compaction is 4022.4
[11/29 02:07:10    342s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:10    342s] Memory usage at end of DPlace-Cleanup is 4022.4M.
[11/29 02:07:10    342s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=4022.39M, totSessionCpu=0:05:43).
[11/29 02:07:10    342s] Begin: Collecting metrics
[11/29 02:07:10    342s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 | 0:00:02  |        4022 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:10    342s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4031.4M, current mem=4022.4M)

[11/29 02:07:10    342s] End: Collecting metrics
[11/29 02:07:11    343s] Deleting Lib Analyzer.
[11/29 02:07:11    343s] **INFO: Flow update: Design timing is met.
[11/29 02:07:11    343s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:07:11    343s] **INFO: Flow update: Design timing is met.
[11/29 02:07:11    343s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[11/29 02:07:11    343s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[11/29 02:07:11    343s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:07:11    343s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:07:11    343s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:07:11    343s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:07:11    343s] ### Creating LA Mngr. totSessionCpu=0:05:43 mem=4020.7M
[11/29 02:07:11    343s] ### Creating LA Mngr, finished. totSessionCpu=0:05:43 mem=4020.7M
[11/29 02:07:11    343s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:07:11    343s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:43 mem=4020.7M
[11/29 02:07:11    343s] Memory usage before memory release/compaction is 4020.7
[11/29 02:07:11    343s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:11    343s] Memory usage at beginning of DPlace-Init is 4020.7M.
[11/29 02:07:11    343s] OPERPROF: Starting DPlace-Init at level 1, MEM:4020.7M, EPOCH TIME: 1764400031.373152
[11/29 02:07:11    343s] Processing tracks to init pin-track alignment.
[11/29 02:07:11    343s] z: 2, totalTracks: 1
[11/29 02:07:11    343s] z: 4, totalTracks: 1
[11/29 02:07:11    343s] z: 6, totalTracks: 1
[11/29 02:07:11    343s] z: 8, totalTracks: 1
[11/29 02:07:11    343s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:11    343s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4020.7M, EPOCH TIME: 1764400031.425098
[11/29 02:07:11    343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:11    343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:11    343s] 
[11/29 02:07:11    343s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:11    343s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:11    343s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4020.7M, EPOCH TIME: 1764400031.437181
[11/29 02:07:11    343s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4020.7M, EPOCH TIME: 1764400031.437238
[11/29 02:07:11    343s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4020.7M, EPOCH TIME: 1764400031.437299
[11/29 02:07:11    343s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4020.7MB).
[11/29 02:07:11    343s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.065, MEM:4020.7M, EPOCH TIME: 1764400031.437701
[11/29 02:07:11    343s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:07:11    343s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:44 mem=4020.7M
[11/29 02:07:11    343s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:07:11    343s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:07:11    343s] Begin: Area Reclaim Optimization
[11/29 02:07:11    343s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:07:11    343s] 
[11/29 02:07:11    343s] Creating Lib Analyzer ...
[11/29 02:07:11    343s] *** AreaOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:43.6/0:07:37.1 (0.8), mem = 4020.7M
[11/29 02:07:11    343s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:07:11    343s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:07:11    343s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:07:11    343s] 
[11/29 02:07:11    343s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:07:11    343s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:44 mem=4024.5M
[11/29 02:07:11    343s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:44 mem=4024.5M
[11/29 02:07:11    343s] Creating Lib Analyzer, finished. 
[11/29 02:07:11    343s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.23
[11/29 02:07:11    343s] 
[11/29 02:07:11    343s] Active Setup views: default_emulate_view 
[11/29 02:07:11    343s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2221
[11/29 02:07:11    343s] ### Creating RouteCongInterface, started
[11/29 02:07:11    343s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:07:11    343s] 
[11/29 02:07:11    343s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.8500} {8, 0.043, 0.8500} {9, 0.043, 0.8500} {10, 0.022, 0.8500} 
[11/29 02:07:11    343s] 
[11/29 02:07:11    343s] #optDebug: {0, 1.000}
[11/29 02:07:11    343s] ### Creating RouteCongInterface, finished
[11/29 02:07:11    343s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:11    343s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:11    343s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:11    343s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:11    343s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:11    343s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:11    343s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:11    343s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:11    344s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.67
[11/29 02:07:11    344s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:11    344s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:07:11    344s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:11    344s] |   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4070.6M|
[11/29 02:07:11    344s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:07:13    345s] |   69.65%|        2|   0.000|   0.000|   0:00:02.0| 4112.8M|
[11/29 02:07:13    345s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:07:13    345s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:13    345s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
[11/29 02:07:13    345s] 
[11/29 02:07:13    345s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/29 02:07:13    345s] --------------------------------------------------------------
[11/29 02:07:13    345s] |                                   | Total     | Sequential |
[11/29 02:07:13    345s] --------------------------------------------------------------
[11/29 02:07:13    345s] | Num insts resized                 |       0  |       0    |
[11/29 02:07:13    345s] | Num insts undone                  |       0  |       0    |
[11/29 02:07:13    345s] | Num insts Downsized               |       0  |       0    |
[11/29 02:07:13    345s] | Num insts Samesized               |       0  |       0    |
[11/29 02:07:13    345s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:07:13    345s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:07:13    345s] --------------------------------------------------------------
[11/29 02:07:13    345s] Bottom Preferred Layer:
[11/29 02:07:13    345s]     None
[11/29 02:07:13    345s] Via Pillar Rule:
[11/29 02:07:13    345s]     None
[11/29 02:07:13    345s] Finished writing unified metrics of routing constraints.
[11/29 02:07:13    345s] 
[11/29 02:07:13    345s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:07:13    345s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
[11/29 02:07:13    345s] CSM is empty.
[11/29 02:07:13    345s] CSM is empty.
[11/29 02:07:13    345s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2219
[11/29 02:07:13    345s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.23
[11/29 02:07:13    345s] *** AreaOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:05:45.3/0:07:38.9 (0.8), mem = 4115.2M
[11/29 02:07:13    345s] 
[11/29 02:07:13    345s] =============================================================================================
[11/29 02:07:13    345s]  Step TAT Report : AreaOpt #2 / opt_design #1                                   25.11-s102_1
[11/29 02:07:13    345s] =============================================================================================
[11/29 02:07:13    345s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:13    345s] ---------------------------------------------------------------------------------------------
[11/29 02:07:13    345s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:13    345s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  11.2 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:07:13    345s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:07:13    345s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:13    345s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:13    345s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:13    345s] [ OptimizationStep       ]      1   0:00:00.2  (  11.8 % )     0:00:01.2 /  0:00:01.2    1.0
[11/29 02:07:13    345s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[11/29 02:07:13    345s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:13    345s] [ OptEval                ]     13   0:00:00.9  (  51.8 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:07:13    345s] [ OptCommit              ]     13   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    1.2
[11/29 02:07:13    345s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:07:13    345s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:07:13    345s] [ TimingUpdate           ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:13    345s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.8
[11/29 02:07:13    345s] [ MISC                   ]          0:00:00.2  (  13.1 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:07:13    345s] ---------------------------------------------------------------------------------------------
[11/29 02:07:13    345s]  AreaOpt #2 TOTAL                   0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/29 02:07:13    345s] ---------------------------------------------------------------------------------------------
[11/29 02:07:13    345s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2219
[11/29 02:07:13    345s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4115.1M, EPOCH TIME: 1764400033.235670
[11/29 02:07:13    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:07:13    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:13    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:13    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:13    345s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.112, REAL:0.113, MEM:4028.9M, EPOCH TIME: 1764400033.348298
[11/29 02:07:13    345s] Memory usage before memory release/compaction is 4028.9
[11/29 02:07:13    345s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:13    345s] Memory usage at end of DPlace-Cleanup is 4028.9M.
[11/29 02:07:13    345s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=4028.92M, totSessionCpu=0:05:45).
[11/29 02:07:13    345s] Begin: Collecting metrics
[11/29 02:07:13    345s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 | 0:00:02  |        4022 |      |     |
| area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 | 0:00:02  |        4029 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:13    345s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4028.9M, current mem=4028.9M)

[11/29 02:07:13    345s] End: Collecting metrics
[11/29 02:07:13    345s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[11/29 02:07:13    345s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
[11/29 02:07:13    345s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:07:13    345s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:07:13    345s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:07:13    345s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:07:13    345s] ### Creating LA Mngr. totSessionCpu=0:05:46 mem=4028.9M
[11/29 02:07:13    345s] ### Creating LA Mngr, finished. totSessionCpu=0:05:46 mem=4028.9M
[11/29 02:07:13    345s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:07:13    345s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:46 mem=4028.9M
[11/29 02:07:13    345s] Memory usage before memory release/compaction is 4028.9
[11/29 02:07:13    345s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:13    345s] Memory usage at beginning of DPlace-Init is 4028.9M.
[11/29 02:07:13    345s] OPERPROF: Starting DPlace-Init at level 1, MEM:4028.9M, EPOCH TIME: 1764400033.720305
[11/29 02:07:13    345s] Processing tracks to init pin-track alignment.
[11/29 02:07:13    345s] z: 2, totalTracks: 1
[11/29 02:07:13    345s] z: 4, totalTracks: 1
[11/29 02:07:13    345s] z: 6, totalTracks: 1
[11/29 02:07:13    345s] z: 8, totalTracks: 1
[11/29 02:07:13    345s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:13    345s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4028.9M, EPOCH TIME: 1764400033.772316
[11/29 02:07:13    345s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:13    345s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:13    345s] 
[11/29 02:07:13    345s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:13    345s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:13    345s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4028.9M, EPOCH TIME: 1764400033.784646
[11/29 02:07:13    345s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4028.9M, EPOCH TIME: 1764400033.784699
[11/29 02:07:13    345s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4028.9M, EPOCH TIME: 1764400033.784770
[11/29 02:07:13    345s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4028.9MB).
[11/29 02:07:13    345s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.065, REAL:0.065, MEM:4028.9M, EPOCH TIME: 1764400033.785193
[11/29 02:07:13    345s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:07:13    345s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:46 mem=4028.9M
[11/29 02:07:13    345s] [oiPhyDebug] optDemand 26362728000.00, spDemand 26362728000.00.
[11/29 02:07:13    345s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2219
[11/29 02:07:13    345s] Begin: Area Reclaim Optimization
[11/29 02:07:13    345s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:07:13    345s] *** AreaOpt #3 [begin] (opt_design #1) : totSession cpu/real = 0:05:45.9/0:07:39.5 (0.8), mem = 4028.9M
[11/29 02:07:13    345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.24
[11/29 02:07:13    346s] 
[11/29 02:07:13    346s] Active Setup views: default_emulate_view 
[11/29 02:07:13    346s] [LDM::Info] TotalInstCnt at InitDesignMc2: 2219
[11/29 02:07:13    346s] ### Creating RouteCongInterface, started
[11/29 02:07:13    346s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:07:14    346s] 
[11/29 02:07:14    346s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:07:14    346s] 
[11/29 02:07:14    346s] #optDebug: {0, 1.000}
[11/29 02:07:14    346s] ### Creating RouteCongInterface, finished
[11/29 02:07:14    346s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:14    346s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:14    346s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:14    346s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:14    346s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:14    346s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:14    346s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:14    346s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:14    346s] Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 69.65
[11/29 02:07:14    346s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:14    346s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/29 02:07:14    346s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:14    346s] |   69.65%|        -|   0.020|   0.000|   0:00:00.0| 4075.5M|
[11/29 02:07:14    346s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4076.8M|
[11/29 02:07:14    346s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:07:14    346s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4078.4M|
[11/29 02:07:14    346s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4078.4M|
[11/29 02:07:14    346s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4078.5M|
[11/29 02:07:14    346s] #optDebug: <stH: 1.4000 MiSeL: 31.7110>
[11/29 02:07:14    346s] #optDebug: RTR_SNLTF <10.0000 1.4000> <14.0000> 
[11/29 02:07:14    346s] |   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4078.5M|
[11/29 02:07:14    346s] +---------+---------+--------+--------+------------+--------+
[11/29 02:07:14    346s] Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 69.65
[11/29 02:07:14    346s] 
[11/29 02:07:14    346s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/29 02:07:14    346s] --------------------------------------------------------------
[11/29 02:07:14    346s] |                                   | Total     | Sequential |
[11/29 02:07:14    346s] --------------------------------------------------------------
[11/29 02:07:14    346s] | Num insts resized                 |       0  |       0    |
[11/29 02:07:14    346s] | Num insts undone                  |       0  |       0    |
[11/29 02:07:14    346s] | Num insts Downsized               |       0  |       0    |
[11/29 02:07:14    346s] | Num insts Samesized               |       0  |       0    |
[11/29 02:07:14    346s] | Num insts Upsized                 |       0  |       0    |
[11/29 02:07:14    346s] | Num multiple commits+uncommits    |       0  |       -    |
[11/29 02:07:14    346s] --------------------------------------------------------------
[11/29 02:07:14    346s] Bottom Preferred Layer:
[11/29 02:07:14    346s]     None
[11/29 02:07:14    346s] Via Pillar Rule:
[11/29 02:07:14    346s]     None
[11/29 02:07:14    346s] Finished writing unified metrics of routing constraints.
[11/29 02:07:14    346s] 
[11/29 02:07:14    346s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/29 02:07:14    346s] End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
[11/29 02:07:14    346s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4079.1M, EPOCH TIME: 1764400034.848007
[11/29 02:07:14    346s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:07:14    346s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:14    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:14    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:14    347s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.144, REAL:0.145, MEM:4055.4M, EPOCH TIME: 1764400034.993000
[11/29 02:07:14    347s] Memory usage before memory release/compaction is 4055.4
[11/29 02:07:14    347s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:14    347s] Memory usage at end of DPlace-Cleanup is 4055.4M.
[11/29 02:07:15    347s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:4055.4M, EPOCH TIME: 1764400034.999975
[11/29 02:07:15    347s] Memory usage before memory release/compaction is 4055.4
[11/29 02:07:15    347s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:15    347s] Memory usage at beginning of DPlace-Init is 4055.4M.
[11/29 02:07:15    347s] OPERPROF:   Starting DPlace-Init at level 2, MEM:4055.4M, EPOCH TIME: 1764400035.000127
[11/29 02:07:15    347s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:4055.4M, EPOCH TIME: 1764400035.053636
[11/29 02:07:15    347s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:15    347s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:15    347s] 
[11/29 02:07:15    347s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:15    347s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:15    347s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.012, MEM:4055.4M, EPOCH TIME: 1764400035.065791
[11/29 02:07:15    347s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:4055.4M, EPOCH TIME: 1764400035.065843
[11/29 02:07:15    347s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:4055.4M, EPOCH TIME: 1764400035.065910
[11/29 02:07:15    347s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.066, REAL:0.066, MEM:4055.4M, EPOCH TIME: 1764400035.066330
[11/29 02:07:15    347s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.066, REAL:0.066, MEM:4055.4M, EPOCH TIME: 1764400035.066365
[11/29 02:07:15    347s] TDRefine: refinePlace mode is spiral
[11/29 02:07:15    347s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.11
[11/29 02:07:15    347s] OPERPROF: Starting Refine-Place at level 1, MEM:4055.4M, EPOCH TIME: 1764400035.066449
[11/29 02:07:15    347s] *** Starting place_detail (0:05:47 mem=4055.4M) ***
[11/29 02:07:15    347s] Total net bbox length = 2.809e+04 (1.353e+04 1.455e+04) (ext = 1.605e+04)
[11/29 02:07:15    347s] 
[11/29 02:07:15    347s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:15    347s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:15    347s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:07:15    347s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4055.4M, EPOCH TIME: 1764400035.079773
[11/29 02:07:15    347s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4055.4M, EPOCH TIME: 1764400035.080033
[11/29 02:07:15    347s] Set min layer with parameter ( 1 )
[11/29 02:07:15    347s] Set max layer with parameter ( 10 )
[11/29 02:07:15    347s] Set min layer with parameter ( 1 )
[11/29 02:07:15    347s] Set max layer with parameter ( 10 )
[11/29 02:07:15    347s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:4055.4M, EPOCH TIME: 1764400035.082545
[11/29 02:07:15    347s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:4055.4M, EPOCH TIME: 1764400035.082759
[11/29 02:07:15    347s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:4055.4M, EPOCH TIME: 1764400035.082796
[11/29 02:07:15    347s] Starting refinePlace ...
[11/29 02:07:15    347s] Set min layer with parameter ( 1 )
[11/29 02:07:15    347s] Set max layer with parameter ( 10 )
[11/29 02:07:15    347s] One DDP V2 for no tweak run.
[11/29 02:07:15    347s] 
[11/29 02:07:15    347s]  === Spiral for Logical I: (movable: 2219) ===
[11/29 02:07:15    347s] 
[11/29 02:07:15    347s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:07:15    347s] 
[11/29 02:07:15    347s]  Info: 0 filler has been deleted!
[11/29 02:07:15    347s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:07:15    347s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:07:15    347s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:07:15    347s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=4055.3MB) @(0:05:47 - 0:05:47).
[11/29 02:07:15    347s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:07:15    347s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4055.3MB
[11/29 02:07:15    347s] Statistics of distance of Instance movement in refine placement:
[11/29 02:07:15    347s]   maximum (X+Y) =         0.00 um
[11/29 02:07:15    347s]   mean    (X+Y) =         0.00 um
[11/29 02:07:15    347s] Summary Report:
[11/29 02:07:15    347s] Instances moved: 0 (out of 2219 movable)
[11/29 02:07:15    347s] Instances flipped: 0
[11/29 02:07:15    347s] Mean displacement: 0.00 um
[11/29 02:07:15    347s] Max displacement: 0.00 um 
[11/29 02:07:15    347s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:07:15    347s] Total instances moved : 0
[11/29 02:07:15    347s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.110, REAL:0.110, MEM:4055.3M, EPOCH TIME: 1764400035.192342
[11/29 02:07:15    347s] Total net bbox length = 2.809e+04 (1.353e+04 1.455e+04) (ext = 1.605e+04)
[11/29 02:07:15    347s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4055.3MB
[11/29 02:07:15    347s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=4055.3MB) @(0:05:47 - 0:05:47).
[11/29 02:07:15    347s] *** Finished place_detail (0:05:47 mem=4055.3M) ***
[11/29 02:07:15    347s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.11
[11/29 02:07:15    347s] OPERPROF: Finished Refine-Place at level 1, CPU:0.137, REAL:0.136, MEM:4055.3M, EPOCH TIME: 1764400035.202939
[11/29 02:07:16    349s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4055.3M, EPOCH TIME: 1764400036.998442
[11/29 02:07:16    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:07:16    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.107, REAL:0.107, MEM:4055.5M, EPOCH TIME: 1764400037.105730
[11/29 02:07:17    349s] Memory usage before memory release/compaction is 4055.5
[11/29 02:07:17    349s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:17    349s] Memory usage at end of DPlace-Cleanup is 4055.5M.
[11/29 02:07:17    349s] *** maximum move = 0.00 um ***
[11/29 02:07:17    349s] *** Finished re-routing un-routed nets (4055.5M) ***
[11/29 02:07:17    349s] Memory usage before memory release/compaction is 4055.7
[11/29 02:07:17    349s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:17    349s] Memory usage at beginning of DPlace-Init is 4055.7M.
[11/29 02:07:17    349s] OPERPROF: Starting DPlace-Init at level 1, MEM:4055.7M, EPOCH TIME: 1764400037.155673
[11/29 02:07:17    349s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4055.7M, EPOCH TIME: 1764400037.207465
[11/29 02:07:17    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] 
[11/29 02:07:17    349s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:17    349s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:17    349s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4055.7M, EPOCH TIME: 1764400037.219582
[11/29 02:07:17    349s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4055.7M, EPOCH TIME: 1764400037.219634
[11/29 02:07:17    349s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4055.7M, EPOCH TIME: 1764400037.219712
[11/29 02:07:17    349s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.064, REAL:0.064, MEM:4055.7M, EPOCH TIME: 1764400037.220123
[11/29 02:07:17    349s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:07:17    349s] 
[11/29 02:07:17    349s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=4055.7M) ***
[11/29 02:07:17    349s] CSM is empty.
[11/29 02:07:17    349s] CSM is empty.
[11/29 02:07:17    349s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 2219
[11/29 02:07:17    349s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.24
[11/29 02:07:17    349s] *** AreaOpt #3 [finish] (opt_design #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:05:49.3/0:07:42.9 (0.8), mem = 4056.4M
[11/29 02:07:17    349s] 
[11/29 02:07:17    349s] =============================================================================================
[11/29 02:07:17    349s]  Step TAT Report : AreaOpt #3 / opt_design #1                                   25.11-s102_1
[11/29 02:07:17    349s] =============================================================================================
[11/29 02:07:17    349s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:17    349s] ---------------------------------------------------------------------------------------------
[11/29 02:07:17    349s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:17    349s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:07:17    349s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:17    349s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:17    349s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:17    349s] [ OptimizationStep       ]      1   0:00:00.1  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:07:17    349s] [ OptSingleIteration     ]      5   0:00:00.0  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[11/29 02:07:17    349s] [ OptGetWeight           ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:17    349s] [ OptEval                ]     39   0:00:00.5  (  15.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:07:17    349s] [ OptCommit              ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:17    349s] [ PostCommitDelayUpdate  ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:17    349s] [ RefinePlace            ]      1   0:00:02.4  (  70.3 % )     0:00:02.4 /  0:00:02.4    1.0
[11/29 02:07:17    349s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:17    349s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:17    349s] [ MISC                   ]          0:00:00.2  (   6.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:07:17    349s] ---------------------------------------------------------------------------------------------
[11/29 02:07:17    349s]  AreaOpt #3 TOTAL                   0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[11/29 02:07:17    349s] ---------------------------------------------------------------------------------------------
[11/29 02:07:17    349s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2219
[11/29 02:07:17    349s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4056.5M, EPOCH TIME: 1764400037.254482
[11/29 02:07:17    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.111, REAL:0.111, MEM:4028.3M, EPOCH TIME: 1764400037.365545
[11/29 02:07:17    349s] Memory usage before memory release/compaction is 4028.3
[11/29 02:07:17    349s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:17    349s] Memory usage at end of DPlace-Cleanup is 4028.3M.
[11/29 02:07:17    349s] End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=4028.33M, totSessionCpu=0:05:49).
[11/29 02:07:17    349s] Begin: Collecting metrics
[11/29 02:07:17    349s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 | 0:00:02  |        4022 |      |     |
| area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 | 0:00:02  |        4029 |      |     |
| area_reclaiming_3       |     0.226 |    0.226 |         0 |        0 |       69.65 | 0:00:04  |        4028 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:17    349s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4028.9M, current mem=4028.3M)

[11/29 02:07:17    349s] End: Collecting metrics
[11/29 02:07:17    349s] *** LocalWireReclaim #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:49.8/0:07:43.3 (0.8), mem = 4028.3M
[11/29 02:07:17    349s] Starting local wire reclaim
[11/29 02:07:17    349s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4028.3M, EPOCH TIME: 1764400037.670861
[11/29 02:07:17    349s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4028.3M, EPOCH TIME: 1764400037.670939
[11/29 02:07:17    349s] Memory usage before memory release/compaction is 4028.3
[11/29 02:07:17    349s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:17    349s] Memory usage at beginning of DPlace-Init is 4028.3M.
[11/29 02:07:17    349s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4028.3M, EPOCH TIME: 1764400037.671085
[11/29 02:07:17    349s] Processing tracks to init pin-track alignment.
[11/29 02:07:17    349s] z: 2, totalTracks: 1
[11/29 02:07:17    349s] z: 4, totalTracks: 1
[11/29 02:07:17    349s] z: 6, totalTracks: 1
[11/29 02:07:17    349s] z: 8, totalTracks: 1
[11/29 02:07:17    349s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:17    349s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4028.3M, EPOCH TIME: 1764400037.722107
[11/29 02:07:17    349s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:17    349s] 
[11/29 02:07:17    349s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:17    349s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:17    349s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.012, REAL:0.012, MEM:4028.3M, EPOCH TIME: 1764400037.734105
[11/29 02:07:17    349s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4028.3M, EPOCH TIME: 1764400037.734171
[11/29 02:07:17    349s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4028.3M, EPOCH TIME: 1764400037.734241
[11/29 02:07:17    349s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4028.3MB).
[11/29 02:07:17    349s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.063, REAL:0.064, MEM:4028.3M, EPOCH TIME: 1764400037.734671
[11/29 02:07:17    349s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.063, REAL:0.064, MEM:4028.3M, EPOCH TIME: 1764400037.734700
[11/29 02:07:17    349s] TDRefine: refinePlace mode is spiral
[11/29 02:07:17    349s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.12
[11/29 02:07:17    349s] OPERPROF:   Starting Refine-Place at level 2, MEM:4028.3M, EPOCH TIME: 1764400037.734797
[11/29 02:07:17    349s] *** Starting place_detail (0:05:50 mem=4028.3M) ***
[11/29 02:07:17    349s] Total net bbox length = 2.809e+04 (1.353e+04 1.455e+04) (ext = 1.605e+04)
[11/29 02:07:17    349s] 
[11/29 02:07:17    349s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:17    349s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:17    349s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4028.3M, EPOCH TIME: 1764400037.748141
[11/29 02:07:17    349s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4028.3M, EPOCH TIME: 1764400037.748422
[11/29 02:07:17    349s] Set min layer with parameter ( 1 )
[11/29 02:07:17    349s] Set max layer with parameter ( 10 )
[11/29 02:07:17    349s] Set min layer with parameter ( 1 )
[11/29 02:07:17    349s] Set max layer with parameter ( 10 )
[11/29 02:07:17    349s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4028.3M, EPOCH TIME: 1764400037.750759
[11/29 02:07:17    349s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4028.3M, EPOCH TIME: 1764400037.750982
[11/29 02:07:17    349s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4028.3M, EPOCH TIME: 1764400037.751019
[11/29 02:07:17    349s] Starting refinePlace ...
[11/29 02:07:17    349s] Set min layer with parameter ( 1 )
[11/29 02:07:17    349s] Set max layer with parameter ( 10 )
[11/29 02:07:17    349s] One DDP V2 for no tweak run.
[11/29 02:07:17    349s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:4028.3M, EPOCH TIME: 1764400037.752928
[11/29 02:07:17    349s] OPERPROF:         Starting Compute-Min-Padding at level 5, MEM:4031.6M, EPOCH TIME: 1764400037.774456
[11/29 02:07:17    349s] OPERPROF:           Starting Get-Context-Min-Padding at level 6, MEM:4031.6M, EPOCH TIME: 1764400037.774757
[11/29 02:07:17    349s] OPERPROF:           Finished Get-Context-Min-Padding at level 6, CPU:0.000, REAL:0.000, MEM:4031.6M, EPOCH TIME: 1764400037.774789
[11/29 02:07:17    349s] MP Top (2219): mp=1.050. U=0.696.
[11/29 02:07:17    349s] OPERPROF:         Finished Compute-Min-Padding at level 5, CPU:0.001, REAL:0.001, MEM:4031.6M, EPOCH TIME: 1764400037.775612
[11/29 02:07:17    349s] [Pin padding] pin density ratio 0.45
[11/29 02:07:17    349s] OPERPROF:         Starting Tweak-Cong-DB/Build-Timing-Info at level 5, MEM:4031.6M, EPOCH TIME: 1764400037.775775
[11/29 02:07:17    349s] OPERPROF:           Starting Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, MEM:4031.6M, EPOCH TIME: 1764400037.775806
[11/29 02:07:17    349s] OPERPROF:             Starting InitSKP at level 7, MEM:4031.6M, EPOCH TIME: 1764400037.776047
[11/29 02:07:17    349s] no activity file in design. spp won't run.
[11/29 02:07:17    349s] no activity file in design. spp won't run.
[11/29 02:07:17    349s] **WARN: [IO pin not placed] n_rst
[11/29 02:07:17    349s] **WARN: [IO pin not placed] AWVALID
[11/29 02:07:17    349s] **WARN: [IO pin not placed] AWREADY
[11/29 02:07:17    349s] **WARN: [IO pin not placed] WDVALID
[11/29 02:07:17    349s] **WARN: [IO pin not placed] WDREADY
[11/29 02:07:17    349s] **WARN: [IO pin not placed] ARVALID
[11/29 02:07:17    349s] **WARN: [IO pin not placed] ARREADY
[11/29 02:07:17    349s] **WARN: [IO pin not placed] RDREADY
[11/29 02:07:17    349s] **WARN: [IO pin not placed] RDVALID
[11/29 02:07:17    349s] **WARN: [IO pin not placed] RDATA[31]
[11/29 02:07:17    349s] **WARN: [IO pin not placed] ...
[11/29 02:07:17    349s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 9488 / 12554 = 75.58%
[11/29 02:07:18    350s] *** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
[11/29 02:07:18    350s] OPERPROF:             Finished InitSKP at level 7, CPU:0.272, REAL:0.270, MEM:4044.2M, EPOCH TIME: 1764400038.046208
[11/29 02:07:18    350s] Timing cost in AAE based: 4408.0648751999478918
[11/29 02:07:18    350s] OPERPROF:           Finished Tweak-Cong-DB/Init-AAE-Timing-Info at level 6, CPU:0.299, REAL:0.297, MEM:4045.4M, EPOCH TIME: 1764400038.073137
[11/29 02:07:18    350s] OPERPROF:         Finished Tweak-Cong-DB/Build-Timing-Info at level 5, CPU:0.300, REAL:0.298, MEM:4045.4M, EPOCH TIME: 1764400038.073550
[11/29 02:07:18    350s] SKP cleared!
[11/29 02:07:18    350s] AAE Timing clean up.
[11/29 02:07:18    350s] Tweakage: fix icg 1, fix clk 0.
[11/29 02:07:18    350s] Tweakage: density cost 1, scale 0.4.
[11/29 02:07:18    350s] Tweakage: activity cost 0, scale 1.0.
[11/29 02:07:18    350s] Tweakage: timing cost on, scale 1.0.
[11/29 02:07:18    350s] Tweakage: congestion cost on, scale 1.0.
[11/29 02:07:18    350s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:4041.8M, EPOCH TIME: 1764400038.074906
[11/29 02:07:18    350s] Cut to 0 partitions.
[11/29 02:07:18    350s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, MEM:4041.8M, EPOCH TIME: 1764400038.077111
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Tweakage swap 17 pairs.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Tweakage swap 2 pairs.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Tweakage swap 15 pairs.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    350s] Cleanup congestion map
[11/29 02:07:18    350s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:07:18    350s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:07:18    350s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:07:18    350s] High layer or long wire ICDP is OFF.
[11/29 02:07:18    350s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:07:18    350s] Starting Early Global Route supply map. mem = 4043.2M
[11/29 02:07:18    350s] (I)      Initializing eGR engine (regular)
[11/29 02:07:18    350s] Set min layer with parameter ( 1 )
[11/29 02:07:18    350s] Set max layer with parameter ( 10 )
[11/29 02:07:18    350s] (I)      clean place blk overflow:
[11/29 02:07:18    350s] (I)      H : enabled 1.00 0
[11/29 02:07:18    350s] (I)      V : enabled 1.00 0
[11/29 02:07:18    350s] (I)      Initializing eGR engine (regular)
[11/29 02:07:18    350s] Set min layer with parameter ( 1 )
[11/29 02:07:18    350s] Set max layer with parameter ( 10 )
[11/29 02:07:18    350s] (I)      clean place blk overflow:
[11/29 02:07:18    350s] (I)      H : enabled 1.00 0
[11/29 02:07:18    350s] (I)      V : enabled 1.00 0
[11/29 02:07:18    350s] (I)      Started Early Global Route kernel ( Curr Mem: 3.61 MB )
[11/29 02:07:18    350s] (I)      Running eGR Regular flow
[11/29 02:07:18    350s] (I)      # wire layers (front) : 11
[11/29 02:07:18    350s] (I)      # wire layers (back)  : 0
[11/29 02:07:18    350s] (I)      min wire layer : 1
[11/29 02:07:18    350s] (I)      max wire layer : 10
[11/29 02:07:18    350s] (I)      # cut layers (front) : 10
[11/29 02:07:18    350s] (I)      # cut layers (back)  : 0
[11/29 02:07:18    350s] (I)      min cut layer : 1
[11/29 02:07:18    350s] (I)      max cut layer : 9
[11/29 02:07:18    350s] (I)      ================================ Layers ================================
[11/29 02:07:18    350s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:07:18    350s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[11/29 02:07:18    350s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:07:18    350s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  1 |  1 |  metal1 |    wire |      1 |       |   140 |   130 |   280 |
[11/29 02:07:18    350s] (I)      | 34 |  1 |    via1 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  2 |  2 |  metal2 |    wire |      1 |       |   140 |   140 |   380 |
[11/29 02:07:18    350s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  3 |  3 |  metal3 |    wire |      1 |       |   140 |   140 |   280 |
[11/29 02:07:18    350s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  4 |  4 |  metal4 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:07:18    350s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  5 |  5 |  metal5 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:07:18    350s] (I)      | 38 |  5 |    via5 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  6 |  6 |  metal6 |    wire |      1 |       |   280 |   280 |   560 |
[11/29 02:07:18    350s] (I)      | 39 |  6 |    via6 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  7 |  7 |  metal7 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:07:18    350s] (I)      | 40 |  7 |    via7 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  8 |  8 |  metal8 |    wire |      1 |       |   800 |   800 |  1600 |
[11/29 02:07:18    350s] (I)      | 41 |  8 |    via8 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      |  9 |  9 |  metal9 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:07:18    350s] (I)      | 42 |  9 |    via9 |     cut |      1 |       |       |       |       |
[11/29 02:07:18    350s] (I)      | 10 | 10 | metal10 |    wire |      1 |       |  1600 |  1600 |  3200 |
[11/29 02:07:18    350s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:07:18    350s] (I)      | 64 |    |    poly |   other |        |    MS |       |       |       |
[11/29 02:07:18    350s] (I)      | 65 |    | OVERLAP | overlap |        |       |       |       |       |
[11/29 02:07:18    350s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[11/29 02:07:18    350s] Finished Early Global Route supply map. mem = 4040.5M
[11/29 02:07:18    350s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:07:18    350s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:07:18    350s] icdp demand smooth ratio : 0.631056
[11/29 02:07:18    350s] Cleanup congestion map
[11/29 02:07:18    350s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:07:18    350s] Cleanup congestion map
[11/29 02:07:18    350s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:07:18    350s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:07:18    350s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:07:18    350s] High layer or long wire ICDP is OFF.
[11/29 02:07:18    350s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:07:18    350s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:07:18    350s] ICDP grid 0 cost = 11.939 total cost = 11.939
[11/29 02:07:18    350s] icdp demand smooth ratio : 0.631056
[11/29 02:07:18    350s] Cleanup congestion map
[11/29 02:07:18    350s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:07:18    350s] Cleanup congestion map
[11/29 02:07:18    350s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:07:18    350s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:07:18    350s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:07:18    350s] High layer or long wire ICDP is OFF.
[11/29 02:07:18    350s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:07:18    350s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:07:18    350s] ICDP grid 0 cost = 12.021 total cost = 12.021
[11/29 02:07:18    350s] icdp demand smooth ratio : 0.631081
[11/29 02:07:18    350s] Cleanup congestion map
[11/29 02:07:18    350s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:07:18    350s] Cleanup congestion map
[11/29 02:07:18    350s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:07:18    350s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:07:18    350s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:07:18    350s] High layer or long wire ICDP is OFF.
[11/29 02:07:18    350s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:07:18    350s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:07:18    350s] ICDP grid 0 cost = 12.021 total cost = 12.021
[11/29 02:07:18    350s] icdp demand smooth ratio : 0.631081
[11/29 02:07:18    350s] Cleanup congestion map
[11/29 02:07:18    350s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:07:18    350s] Tweakage swap 0 pairs.
[11/29 02:07:18    351s] Tweakage swap 0 pairs.
[11/29 02:07:18    351s] Tweakage swap 0 pairs.
[11/29 02:07:19    351s] Tweakage swap 0 pairs.
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:07:19    351s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:07:19    351s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:07:19    351s] High layer or long wire ICDP is OFF.
[11/29 02:07:19    351s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:07:19    351s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:07:19    351s] ICDP grid 0 cost = 12.021 total cost = 12.021
[11/29 02:07:19    351s] icdp demand smooth ratio : 0.631088
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:07:19    351s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:07:19    351s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:07:19    351s] High layer or long wire ICDP is OFF.
[11/29 02:07:19    351s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:07:19    351s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:07:19    351s] ICDP grid 0 cost = 12.021 total cost = 12.021
[11/29 02:07:19    351s] icdp demand smooth ratio : 0.631088
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:07:19    351s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:07:19    351s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:07:19    351s] High layer or long wire ICDP is OFF.
[11/29 02:07:19    351s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:07:19    351s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:07:19    351s] ICDP grid 0 cost = 12.021 total cost = 12.021
[11/29 02:07:19    351s] icdp demand smooth ratio : 0.631088
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] ICDP den param: mode 2, x0 0.100000, y0 0.047847, y1 0.956938, a1 9.569378, a2 1.010101.
[11/29 02:07:19    351s] ICDP init: doSqrtCost 1 , doIntrinsicScale 0
[11/29 02:07:19    351s] LW ICDP INFO: long wire ICDP is disabled.
[11/29 02:07:19    351s] High layer or long wire ICDP is OFF.
[11/29 02:07:19    351s] icdpInitRowCol for top: nrRow 24 -> 24, nrCol 12 -> 12
[11/29 02:07:19    351s] icdp deduct supply (H , V) = 20 , 20
[11/29 02:07:19    351s] ICDP grid 0 cost = 12.021 total cost = 12.021
[11/29 02:07:19    351s] icdp demand smooth ratio : 0.631088
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] ICDP mode 2, segx 0.10000, segs 0.05000, h 0.95694, k 1.01010, x 0.04737, k1 9.56938, x1 -1.00000.
[11/29 02:07:19    351s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Cong-Aware-Tweak at level 6, CPU:1.157, REAL:1.162, MEM:4042.7M, EPOCH TIME: 1764400039.239057
[11/29 02:07:19    351s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:1.159, REAL:1.165, MEM:4042.7M, EPOCH TIME: 1764400039.239468
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] Call icdpEval cleanup ...
[11/29 02:07:19    351s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.485, REAL:1.488, MEM:4042.3M, EPOCH TIME: 1764400039.240987
[11/29 02:07:19    351s] Move report: Congestion aware Tweak moved 20 insts, mean move: 1.67 um, max move: 4.06 um 
[11/29 02:07:19    351s] 	Max move on inst (u_systolic_array_top/g47276): (39.14, 37.24) --> (41.80, 38.64)
[11/29 02:07:19    351s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.5, real=0:00:02.0, mem=4042.3mb) @(0:05:50 - 0:05:51).
[11/29 02:07:19    351s] Cleanup congestion map
[11/29 02:07:19    351s] 
[11/29 02:07:19    351s]  === Spiral for Logical I: (movable: 2219) ===
[11/29 02:07:19    351s] 
[11/29 02:07:19    351s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:07:19    351s] 
[11/29 02:07:19    351s]  Info: 0 filler has been deleted!
[11/29 02:07:19    351s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:07:19    351s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:07:19    351s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:07:19    351s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=4040.9MB) @(0:05:51 - 0:05:51).
[11/29 02:07:19    351s] Move report: Detail placement moved 20 insts, mean move: 1.67 um, max move: 4.06 um 
[11/29 02:07:19    351s] 	Max move on inst (u_systolic_array_top/g47276): (39.14, 37.24) --> (41.80, 38.64)
[11/29 02:07:19    351s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 4040.9MB
[11/29 02:07:19    351s] Statistics of distance of Instance movement in refine placement:
[11/29 02:07:19    351s]   maximum (X+Y) =         4.06 um
[11/29 02:07:19    351s]   inst (u_systolic_array_top/g47276) with max move: (39.14, 37.24) -> (41.8, 38.64)
[11/29 02:07:19    351s]   mean    (X+Y) =         1.67 um
[11/29 02:07:19    351s] Summary Report:
[11/29 02:07:19    351s] Instances moved: 20 (out of 2219 movable)
[11/29 02:07:19    351s] Instances flipped: 0
[11/29 02:07:19    351s] Mean displacement: 1.67 um
[11/29 02:07:19    351s] Max displacement: 4.06 um (Instance: u_systolic_array_top/g47276) (39.14, 37.24) -> (41.8, 38.64)
[11/29 02:07:19    351s] 	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
[11/29 02:07:19    351s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:07:19    351s] Total instances moved : 20
[11/29 02:07:19    351s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:1.584, REAL:1.587, MEM:4040.9M, EPOCH TIME: 1764400039.338391
[11/29 02:07:19    351s] Total net bbox length = 2.808e+04 (1.353e+04 1.455e+04) (ext = 1.605e+04)
[11/29 02:07:19    351s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 4040.9MB
[11/29 02:07:19    351s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=4040.9MB) @(0:05:50 - 0:05:51).
[11/29 02:07:19    351s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.12
[11/29 02:07:19    351s] *** Finished place_detail (0:05:51 mem=4040.9M) ***
[11/29 02:07:19    351s] OPERPROF:   Finished Refine-Place at level 2, CPU:1.611, REAL:1.614, MEM:4040.9M, EPOCH TIME: 1764400039.348896
[11/29 02:07:19    351s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4040.9M, EPOCH TIME: 1764400039.348965
[11/29 02:07:19    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2219).
[11/29 02:07:19    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:19    351s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:19    351s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:19    351s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.106, REAL:0.106, MEM:4024.8M, EPOCH TIME: 1764400039.454984
[11/29 02:07:19    351s] Memory usage before memory release/compaction is 4024.8
[11/29 02:07:19    351s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:19    351s] Memory usage at end of DPlace-Cleanup is 4024.8M.
[11/29 02:07:19    351s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:1.780, REAL:1.784, MEM:4024.8M, EPOCH TIME: 1764400039.455163
[11/29 02:07:19    351s] *** LocalWireReclaim #1 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:05:51.5/0:07:45.1 (0.8), mem = 4024.8M
[11/29 02:07:19    351s] 
[11/29 02:07:19    351s] =============================================================================================
[11/29 02:07:19    351s]  Step TAT Report : LocalWireReclaim #1 / opt_design #1                          25.11-s102_1
[11/29 02:07:19    351s] =============================================================================================
[11/29 02:07:19    351s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:19    351s] ---------------------------------------------------------------------------------------------
[11/29 02:07:19    351s] [ RefinePlace            ]      1   0:00:01.5  (  85.2 % )     0:00:01.6 /  0:00:01.6    1.0
[11/29 02:07:19    351s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.5 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:19    351s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:07:19    351s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:19    351s] [ MISC                   ]          0:00:00.1  (   6.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:19    351s] ---------------------------------------------------------------------------------------------
[11/29 02:07:19    351s]  LocalWireReclaim #1 TOTAL          0:00:01.8  ( 100.0 % )     0:00:01.8 /  0:00:01.8    1.0
[11/29 02:07:19    351s] ---------------------------------------------------------------------------------------------
[11/29 02:07:19    351s] Begin: Collecting metrics
[11/29 02:07:19    351s] 
 --------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 | 0:00:02  |        4022 |      |     |
| area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 | 0:00:02  |        4029 |      |     |
| area_reclaiming_3       |     0.226 |    0.226 |         0 |        0 |       69.65 | 0:00:04  |        4028 |      |     |
| local_wire_reclaim      |           |          |           |          |             | 0:00:02  |        4025 |      |     |
 --------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:19    351s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4028.3M, current mem=4024.8M)

[11/29 02:07:19    351s] End: Collecting metrics
[11/29 02:07:20    352s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:07:20    352s] #################################################################################
[11/29 02:07:20    352s] # Design Stage: PreRoute
[11/29 02:07:20    352s] # Design Name: top
[11/29 02:07:20    352s] # Design Mode: 90nm
[11/29 02:07:20    352s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:07:20    352s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:07:20    352s] # Signoff Settings: SI Off 
[11/29 02:07:20    352s] #################################################################################
[11/29 02:07:20    352s] Calculate delays in Single mode...
[11/29 02:07:20    352s] Topological Sorting (REAL = 0:00:00.0, MEM = 4035.1M, InitMEM = 4035.1M)
[11/29 02:07:20    352s] Start delay calculation (fullDC) (1 T). (MEM=4035.11)
[11/29 02:07:20    352s] End AAE Lib Interpolated Model. (MEM=4035.113281 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:21    353s] Total number of fetched objects 3399
[11/29 02:07:21    353s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:07:21    353s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:21    353s] End delay calculation. (MEM=4055.73 CPU=0:00:00.5 REAL=0:00:01.0)
[11/29 02:07:21    353s] End delay calculation (fullDC). (MEM=4055.73 CPU=0:00:00.7 REAL=0:00:01.0)
[11/29 02:07:21    353s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4055.7M) ***
[11/29 02:07:21    353s] eGR doReRoute: optGuide
[11/29 02:07:21    353s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:4056.4M, EPOCH TIME: 1764400041.471824
[11/29 02:07:21    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:21    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:21    353s] Cell top LLGs are deleted
[11/29 02:07:21    353s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:21    353s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:21    353s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:4025.5M, EPOCH TIME: 1764400041.474363
[11/29 02:07:21    353s] Memory usage before memory release/compaction is 4025.5
[11/29 02:07:21    353s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:21    353s] Memory usage at end of DPlace-Cleanup is 4025.5M.
[11/29 02:07:21    353s] {MMLU 0 0 3399}
[11/29 02:07:21    353s] [oiLAM] Zs 10, 11
[11/29 02:07:21    353s] ### Creating LA Mngr. totSessionCpu=0:05:54 mem=4025.5M
[11/29 02:07:21    353s] ### Creating LA Mngr, finished. totSessionCpu=0:05:54 mem=4025.5M
[11/29 02:07:21    353s] Running pre-eGR process
[11/29 02:07:21    353s] Set min layer with parameter ( 1 )
[11/29 02:07:21    353s] Set max layer with parameter ( 10 )
[11/29 02:07:21    353s] Set min layer with parameter ( 1 )
[11/29 02:07:21    353s] Set max layer with parameter ( 10 )
[11/29 02:07:21    353s] (I)      Started Import and model ( Curr Mem: 3.59 MB )
[11/29 02:07:21    353s] (I)      Default pattern map key = top_default.
[11/29 02:07:21    353s] (I)      Valid row heights in the design: 2800.
[11/29 02:07:21    353s] (I)      == Non-default Options ==
[11/29 02:07:21    353s] (I)      Maximum routing layer                              : 10
[11/29 02:07:21    353s] (I)      Minimum routing layer                              : 1
[11/29 02:07:21    353s] (I)      Top routing layer                                  : 10
[11/29 02:07:21    353s] (I)      Bottom routing layer                               : 1
[11/29 02:07:21    353s] (I)      Number of threads                                  : 1
[11/29 02:07:21    353s] (I)      Route tie net to shape                             : auto
[11/29 02:07:21    353s] (I)      Method to set GCell size                           : row
[11/29 02:07:21    353s] (I)      Tie hi/lo max distance                             : 14.000000
[11/29 02:07:21    353s] (I)      Counted 2481 PG shapes. eGR will not process PG shapes layer by layer.
[11/29 02:07:21    353s] (I)      Removed 1 out of boundary tracks from layer 9
[11/29 02:07:21    353s] (I)      Removed 1 out of boundary tracks from layer 6
[11/29 02:07:21    353s] (I)      Removed 1 out of boundary tracks from layer 4
[11/29 02:07:21    353s] (I)      ============== Pin Summary ==============
[11/29 02:07:21    353s] (I)      +-------+--------+---------+------------+
[11/29 02:07:21    353s] (I)      | Layer | # pins | % total |      Group |
[11/29 02:07:21    353s] (I)      +-------+--------+---------+------------+
[11/29 02:07:21    353s] (I)      |     1 |   9216 |  100.00 |        Pin |
[11/29 02:07:21    353s] (I)      |     2 |      0 |    0.00 | Pin access |
[11/29 02:07:21    353s] (I)      |     3 |      0 |    0.00 | Pin access |
[11/29 02:07:21    353s] (I)      |     4 |      0 |    0.00 |      Other |
[11/29 02:07:21    353s] (I)      |     5 |      0 |    0.00 |      Other |
[11/29 02:07:21    353s] (I)      |     6 |      0 |    0.00 |      Other |
[11/29 02:07:21    353s] (I)      |     7 |      0 |    0.00 |      Other |
[11/29 02:07:21    353s] (I)      |     8 |      0 |    0.00 |      Other |
[11/29 02:07:21    353s] (I)      |     9 |      0 |    0.00 |      Other |
[11/29 02:07:21    353s] (I)      |    10 |      0 |    0.00 |      Other |
[11/29 02:07:21    353s] (I)      +-------+--------+---------+------------+
[11/29 02:07:21    353s] (I)      Custom ignore net properties:
[11/29 02:07:21    353s] (I)      1 : NotLegal
[11/29 02:07:21    353s] (I)      Default ignore net properties:
[11/29 02:07:21    353s] (I)      1 : Special
[11/29 02:07:21    353s] (I)      2 : Analog
[11/29 02:07:21    353s] (I)      3 : Fixed
[11/29 02:07:21    353s] (I)      4 : Skipped
[11/29 02:07:21    353s] (I)      5 : MixedSignal
[11/29 02:07:21    353s] (I)      Prerouted net properties:
[11/29 02:07:21    353s] (I)      1 : NotLegal
[11/29 02:07:21    353s] (I)      2 : Special
[11/29 02:07:21    353s] (I)      3 : Analog
[11/29 02:07:21    353s] (I)      4 : Fixed
[11/29 02:07:21    353s] (I)      5 : Skipped
[11/29 02:07:21    353s] (I)      6 : MixedSignal
[11/29 02:07:21    353s] [NR-eGR] Early global route reroute all routable nets
[11/29 02:07:21    353s] (I)      Use row-based GCell size
[11/29 02:07:21    353s] (I)      Use row-based GCell align
[11/29 02:07:21    353s] (I)      layer 0 area = 0
[11/29 02:07:21    353s] (I)      layer 1 area = 0
[11/29 02:07:21    353s] (I)      layer 2 area = 0
[11/29 02:07:21    353s] (I)      layer 3 area = 0
[11/29 02:07:21    353s] (I)      layer 4 area = 0
[11/29 02:07:21    353s] (I)      layer 5 area = 0
[11/29 02:07:21    353s] (I)      layer 6 area = 0
[11/29 02:07:21    353s] (I)      layer 7 area = 0
[11/29 02:07:21    353s] (I)      layer 8 area = 0
[11/29 02:07:21    353s] (I)      layer 9 area = 0
[11/29 02:07:21    353s] (I)      GCell unit size   : 2800
[11/29 02:07:21    353s] (I)      GCell multiplier  : 1
[11/29 02:07:21    353s] (I)      GCell row height  : 2800
[11/29 02:07:21    353s] (I)      Actual row height : 2800
[11/29 02:07:21    353s] (I)      GCell align ref   : 16340 24080
[11/29 02:07:21    353s] [NR-eGR] Track table information for default rule: 
[11/29 02:07:21    353s] [NR-eGR] metal1 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal2 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal3 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal4 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal5 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal6 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal7 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal8 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal9 has single uniform track structure
[11/29 02:07:21    353s] [NR-eGR] metal10 has single uniform track structure
[11/29 02:07:21    353s] (I)      ============== Default via ===============
[11/29 02:07:21    353s] (I)      +---+------------------+-----------------+
[11/29 02:07:21    353s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut |
[11/29 02:07:21    353s] (I)      +---+------------------+-----------------+
[11/29 02:07:21    353s] (I)      | 1 |    8  via1_7     |    8  via1_7    |
[11/29 02:07:21    353s] (I)      | 2 |   12  via2_5     |   12  via2_5    |
[11/29 02:07:21    353s] (I)      | 3 |   19  via3_2     |   19  via3_2    |
[11/29 02:07:21    353s] (I)      | 4 |   22  via4_0     |   22  via4_0    |
[11/29 02:07:21    353s] (I)      | 5 |   23  via5_0     |   23  via5_0    |
[11/29 02:07:21    353s] (I)      | 6 |   24  via6_0     |   24  via6_0    |
[11/29 02:07:21    353s] (I)      | 7 |   25  via7_0     |   25  via7_0    |
[11/29 02:07:21    353s] (I)      | 8 |   26  via8_0     |   26  via8_0    |
[11/29 02:07:21    353s] (I)      | 9 |   27  via9_0     |   27  via9_0    |
[11/29 02:07:21    353s] (I)      +---+------------------+-----------------+
[11/29 02:07:21    353s] (I)      Design has 0 placement macros with 0 shapes. 
[11/29 02:07:21    353s] [NR-eGR] Read 4857 PG shapes
[11/29 02:07:21    353s] [NR-eGR] Read 0 clock shapes
[11/29 02:07:21    353s] [NR-eGR] Read 0 other shapes
[11/29 02:07:21    353s] [NR-eGR] #Routing Blockages  : 0
[11/29 02:07:21    353s] [NR-eGR] #Bump Blockages     : 0
[11/29 02:07:21    353s] [NR-eGR] #Instance Blockages : 93626
[11/29 02:07:21    353s] [NR-eGR] #PG Blockages       : 4857
[11/29 02:07:21    353s] [NR-eGR] #Halo Blockages     : 0
[11/29 02:07:21    353s] [NR-eGR] #Boundary Blockages : 0
[11/29 02:07:21    353s] [NR-eGR] #Clock Blockages    : 0
[11/29 02:07:21    353s] [NR-eGR] #Other Blockages    : 0
[11/29 02:07:21    353s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/29 02:07:21    353s] [NR-eGR] #prerouted nets         : 1
[11/29 02:07:21    353s] [NR-eGR] #prerouted special nets : 0
[11/29 02:07:21    353s] [NR-eGR] #prerouted wires        : 3148
[11/29 02:07:21    353s] (I)        Front-side 2946 ( ignored 1 )
[11/29 02:07:21    353s] (I)        Back-side  0 ( ignored 0 )
[11/29 02:07:21    353s] (I)        Both-side  0 ( ignored 0 )
[11/29 02:07:21    353s] [NR-eGR] Read 2946 nets ( ignored 1 )
[11/29 02:07:21    353s] (I)      handle routing halo
[11/29 02:07:21    353s] (I)      Reading macro buffers
[11/29 02:07:21    353s] (I)      Number of macro buffers: 0
[11/29 02:07:21    353s] [NR-eGR] Handle net priority by net group ordering
[11/29 02:07:21    353s] (I)      original grid = 61 x 115
[11/29 02:07:21    353s] (I)      merged grid = 61 x 115
[11/29 02:07:21    353s] (I)      Read Num Blocks=98483  Num Prerouted Wires=3148  Num CS=0
[11/29 02:07:21    353s] (I)      Layer 0 (H) : #blockages 94022 : #preroutes 915
[11/29 02:07:21    353s] (I)      Layer 1 (V) : #blockages 594 : #preroutes 1529
[11/29 02:07:21    353s] (I)      Layer 2 (H) : #blockages 594 : #preroutes 612
[11/29 02:07:21    353s] (I)      Layer 3 (V) : #blockages 594 : #preroutes 88
[11/29 02:07:21    353s] (I)      Layer 4 (H) : #blockages 594 : #preroutes 4
[11/29 02:07:21    353s] (I)      Layer 5 (V) : #blockages 594 : #preroutes 0
[11/29 02:07:21    353s] (I)      Layer 6 (H) : #blockages 594 : #preroutes 0
[11/29 02:07:21    353s] (I)      Layer 7 (V) : #blockages 594 : #preroutes 0
[11/29 02:07:21    353s] (I)      Layer 8 (H) : #blockages 303 : #preroutes 0
[11/29 02:07:21    353s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[11/29 02:07:21    353s] (I)      Number of ignored nets                =      1
[11/29 02:07:21    353s] (I)      Number of connected nets              =      0
[11/29 02:07:21    353s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[11/29 02:07:21    353s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/29 02:07:21    353s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/29 02:07:21    353s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/29 02:07:21    353s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/29 02:07:21    353s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/29 02:07:21    353s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/29 02:07:21    353s] (I)      Ndr track 0 does not exist
[11/29 02:07:21    353s] (I)      ---------------------Grid Graph Info--------------------
[11/29 02:07:21    353s] (I)      Routing area        : (0, 0) - (170620, 322560)
[11/29 02:07:21    353s] (I)      Core area           : (16340, 24080) - (154280, 298480)
[11/29 02:07:21    353s] (I)      Site width          :   380  (dbu)
[11/29 02:07:21    353s] (I)      Row height          :  2800  (dbu)
[11/29 02:07:21    353s] (I)      GCell row height    :  2800  (dbu)
[11/29 02:07:21    353s] (I)      GCell width         :  2800  (dbu)
[11/29 02:07:21    353s] (I)      GCell height        :  2800  (dbu)
[11/29 02:07:21    353s] (I)      Grid                :    61   115    10
[11/29 02:07:21    353s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[11/29 02:07:21    353s] (I)      Layer name         : metal1 metal2 metal3 metal4 metal5 metal6 metal7 metal8 metal9 metal10
[11/29 02:07:21    353s] (I)      Vertical capacity   :     0  2800     0  2800     0  2800     0  2800     0  2800
[11/29 02:07:21    353s] (I)      Horizontal capacity :  2800     0  2800     0  2800     0  2800     0  2800     0
[11/29 02:07:21    353s] (I)      Default wire width  :   140   140   140   280   280   280   800   800  1600  1600
[11/29 02:07:21    353s] (I)      Default wire space  :   130   140   140   280   280   280   800   800  1600  1600
[11/29 02:07:21    353s] (I)      Default wire pitch  :   270   280   280   560   560   560  1600  1600  3200  3200
[11/29 02:07:21    353s] (I)      Default pitch size  :   280   380   280   560   560   560  1680  1680  3200  3360
[11/29 02:07:21    353s] (I)      First track coord   :   140   190   140   290   700   290  2380  1410  1820  3090
[11/29 02:07:21    353s] (I)      Num tracks per GCell: 10.00  7.37 10.00  5.00  5.00  5.00  1.67  1.67  0.88  0.83
[11/29 02:07:21    353s] (I)      Total num of tracks :  1152   449  1152   304   575   304   191   101   100    50
[11/29 02:07:21    353s] (I)      --------------------------------------------------------
[11/29 02:07:21    353s] 
[11/29 02:07:21    353s] [NR-eGR] == Routing rule table ==
[11/29 02:07:21    353s] [NR-eGR]  ID  Name       #Nets 
[11/29 02:07:21    353s] [NR-eGR] ----------------------
[11/29 02:07:21    353s] [NR-eGR]   0  (Default)   2945 
[11/29 02:07:21    353s] (I)      ==== NDR : (Default) ====
[11/29 02:07:21    353s] (I)      +--------------+--------+
[11/29 02:07:21    353s] (I)      |           ID |      0 |
[11/29 02:07:21    353s] (I)      |      Default |    yes |
[11/29 02:07:21    353s] (I)      |  Clk Special |     no |
[11/29 02:07:21    353s] (I)      | Hard spacing |     no |
[11/29 02:07:21    353s] (I)      |    NDR track | (none) |
[11/29 02:07:21    353s] (I)      |      NDR via | (none) |
[11/29 02:07:21    353s] (I)      |  Extra space |      0 |
[11/29 02:07:21    353s] (I)      |      Shields |      0 |
[11/29 02:07:21    353s] (I)      |   Demand (H) |      1 |
[11/29 02:07:21    353s] (I)      |   Demand (V) |      1 |
[11/29 02:07:21    353s] (I)      |        #Nets |   2945 |
[11/29 02:07:21    353s] (I)      +--------------+--------+
[11/29 02:07:21    353s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:07:21    353s] (I)      |   Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[11/29 02:07:21    353s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:07:21    353s] (I)      |  metal1    140      130    280      280      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      |  metal2    140      140    380      380      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      |  metal3    140      140    280      280      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      |  metal4    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      |  metal5    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      |  metal6    280      280    560      560      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      |  metal7    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      |  metal8    800      800   1680     1600      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      |  metal9   1600     1600   3200     3200      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      | metal10   1600     1600   3360     3200      1      1      1    100    100        yes |
[11/29 02:07:21    353s] (I)      +---------------------------------------------------------------------------------------+
[11/29 02:07:21    353s] (I)      =============== Blocked Tracks ===============
[11/29 02:07:21    353s] (I)      +-------+---------+----------+---------------+
[11/29 02:07:21    353s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/29 02:07:21    353s] (I)      +-------+---------+----------+---------------+
[11/29 02:07:21    353s] (I)      |     1 |   70272 |    48199 |        68.59% |
[11/29 02:07:21    353s] (I)      |     2 |   51635 |    10098 |        19.56% |
[11/29 02:07:21    353s] (I)      |     3 |   70272 |     1982 |         2.82% |
[11/29 02:07:21    353s] (I)      |     4 |   34960 |     7228 |        20.68% |
[11/29 02:07:21    353s] (I)      |     5 |   35075 |     1982 |         5.65% |
[11/29 02:07:21    353s] (I)      |     6 |   34960 |     7918 |        22.65% |
[11/29 02:07:21    353s] (I)      |     7 |   11651 |     2178 |        18.69% |
[11/29 02:07:21    353s] (I)      |     8 |   11615 |     3068 |        26.41% |
[11/29 02:07:21    353s] (I)      |     9 |    6100 |     2188 |        35.87% |
[11/29 02:07:21    353s] (I)      |    10 |    5750 |        0 |         0.00% |
[11/29 02:07:21    353s] (I)      +-------+---------+----------+---------------+
[11/29 02:07:21    353s] (I)      Finished Import and model ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 3.60 MB )
[11/29 02:07:21    353s] (I)      Reset routing kernel
[11/29 02:07:21    353s] (I)      Started Global Routing ( Curr Mem: 3.60 MB )
[11/29 02:07:21    353s] (I)      totalPins=9327  totalGlobalPin=8336 (89.37%)
[11/29 02:07:21    353s] (I)      ================== Net Group Info ==================
[11/29 02:07:21    353s] (I)      +----+----------------+--------------+-------------+
[11/29 02:07:21    353s] (I)      | ID | Number of Nets | Bottom Layer |   Top Layer |
[11/29 02:07:21    353s] (I)      +----+----------------+--------------+-------------+
[11/29 02:07:21    353s] (I)      |  1 |           2945 |    metal1(1) | metal10(10) |
[11/29 02:07:21    353s] (I)      +----+----------------+--------------+-------------+
[11/29 02:07:21    353s] (I)      total 2D Cap : 264568 = (138222 H, 126346 V)
[11/29 02:07:21    353s] (I)      total 2D Demand : 4204 = (2365 H, 1839 V)
[11/29 02:07:21    353s] (I)      init route region map
[11/29 02:07:21    353s] (I)      #blocked regions = 0
[11/29 02:07:21    353s] (I)      #non-blocked regions = 1
[11/29 02:07:21    353s] (I)      init safety region map
[11/29 02:07:21    353s] (I)      #blocked regions = 0
[11/29 02:07:21    353s] (I)      #non-blocked regions = 1
[11/29 02:07:21    353s] (I)      
[11/29 02:07:21    353s] (I)      ============  Phase 1a Route ============
[11/29 02:07:21    353s] [NR-eGR] Layer group 1: route 2945 net(s) in layer range [1, 10]
[11/29 02:07:21    353s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[11/29 02:07:21    353s] (I)      Usage: 17686 = (9337 H, 8349 V) = (6.76% H, 6.61% V) = (1.307e+04um H, 1.169e+04um V)
[11/29 02:07:21    353s] (I)      
[11/29 02:07:21    353s] (I)      ============  Phase 1b Route ============
[11/29 02:07:21    353s] (I)      Usage: 17686 = (9337 H, 8349 V) = (6.76% H, 6.61% V) = (1.307e+04um H, 1.169e+04um V)
[11/29 02:07:21    353s] (I)      Overflow of layer group 1: 0.00% H + 1.92% V. EstWL: 2.476040e+04um
[11/29 02:07:21    353s] (I)      Congestion metric : 0.00%H 2.76%V, 2.76%HV
[11/29 02:07:21    353s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/29 02:07:21    353s] (I)      
[11/29 02:07:21    353s] (I)      ============  Phase 1c Route ============
[11/29 02:07:21    353s] (I)      Level2 Grid: 13 x 23
[11/29 02:07:21    353s] (I)      Usage: 17686 = (9337 H, 8349 V) = (6.76% H, 6.61% V) = (1.307e+04um H, 1.169e+04um V)
[11/29 02:07:21    353s] (I)      
[11/29 02:07:21    353s] (I)      ============  Phase 1d Route ============
[11/29 02:07:21    353s] (I)      Usage: 17689 = (9337 H, 8352 V) = (6.76% H, 6.61% V) = (1.307e+04um H, 1.169e+04um V)
[11/29 02:07:21    353s] (I)      
[11/29 02:07:21    353s] (I)      ============  Phase 1e Route ============
[11/29 02:07:21    353s] (I)      Usage: 17689 = (9337 H, 8352 V) = (6.76% H, 6.61% V) = (1.307e+04um H, 1.169e+04um V)
[11/29 02:07:21    353s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.92% V. EstWL: 2.476460e+04um
[11/29 02:07:21    353s] (I)      
[11/29 02:07:21    353s] (I)      ============  Phase 1l Route ============
[11/29 02:07:21    353s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/29 02:07:21    353s] (I)      Layer  1:      21951        28         5       44350       24650    (64.28%) 
[11/29 02:07:21    353s] (I)      Layer  2:      48157      8961        66           0       51240    ( 0.00%) 
[11/29 02:07:21    353s] (I)      Layer  3:      67468      8179         0           0       69000    ( 0.00%) 
[11/29 02:07:21    353s] (I)      Layer  4:      32271      1916         2         570       34200    ( 1.64%) 
[11/29 02:07:21    353s] (I)      Layer  5:      32804      1123         0           0       34500    ( 0.00%) 
[11/29 02:07:21    353s] (I)      Layer  6:      31486       527         0         570       34200    ( 1.64%) 
[11/29 02:07:21    353s] (I)      Layer  7:       9530       144         0         877       10623    ( 7.62%) 
[11/29 02:07:21    353s] (I)      Layer  8:       8487        24         0        2667        8923    (23.01%) 
[11/29 02:07:21    353s] (I)      Layer  9:       3988         3         0        2335        3702    (38.68%) 
[11/29 02:07:21    353s] (I)      Layer 10:       5700         0         0        1045        4750    (18.03%) 
[11/29 02:07:21    353s] (I)      Total:        261842     20905        73       52412      275788    (15.97%) 
[11/29 02:07:21    353s] (I)      
[11/29 02:07:21    353s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/29 02:07:21    353s] [NR-eGR]                        OverCon            
[11/29 02:07:21    353s] [NR-eGR]                         #Gcell     %Gcell
[11/29 02:07:21    353s] [NR-eGR]        Layer               (1)    OverCon
[11/29 02:07:21    353s] [NR-eGR] ----------------------------------------------
[11/29 02:07:21    353s] [NR-eGR]  metal1 ( 1)         5( 0.20%)   ( 0.20%) 
[11/29 02:07:21    353s] [NR-eGR]  metal2 ( 2)        66( 0.95%)   ( 0.95%) 
[11/29 02:07:21    353s] [NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/29 02:07:21    353s] [NR-eGR]  metal4 ( 4)         2( 0.03%)   ( 0.03%) 
[11/29 02:07:21    353s] [NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/29 02:07:21    353s] [NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/29 02:07:21    353s] [NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/29 02:07:21    353s] [NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/29 02:07:21    353s] [NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/29 02:07:21    353s] [NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[11/29 02:07:21    353s] [NR-eGR] ----------------------------------------------
[11/29 02:07:21    353s] [NR-eGR]        Total        73( 0.12%)   ( 0.12%) 
[11/29 02:07:21    353s] [NR-eGR] 
[11/29 02:07:21    353s] (I)      Finished Global Routing ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 3.60 MB )
[11/29 02:07:21    353s] (I)      Updating congestion map
[11/29 02:07:21    353s] (I)      total 2D Cap : 266151 = (139011 H, 127140 V)
[11/29 02:07:21    353s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[11/29 02:07:21    353s] (I)      Running track assignment and export wires
[11/29 02:07:21    353s] (I)      Delete wires for 2945 nets 
[11/29 02:07:21    353s] (I)      ============= Track Assignment ============
[11/29 02:07:21    353s] (I)      Started Track Assignment (1T) ( Curr Mem: 3.59 MB )
[11/29 02:07:21    353s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[11/29 02:07:21    353s] (I)      Run Multi-thread track assignment
[11/29 02:07:21    353s] (I)      Finished Track Assignment (1T) ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 3.59 MB )
[11/29 02:07:21    353s] (I)      Started Export ( Curr Mem: 3.59 MB )
[11/29 02:07:21    353s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[11/29 02:07:21    353s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[11/29 02:07:21    353s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:07:21    353s] [NR-eGR]                  Length (um)   Vias 
[11/29 02:07:21    353s] [NR-eGR] ------------------------------------
[11/29 02:07:21    353s] [NR-eGR]  metal1   (1H)          2430   8899 
[11/29 02:07:21    353s] [NR-eGR]  metal2   (2V)         10239   6525 
[11/29 02:07:21    353s] [NR-eGR]  metal3   (3H)         11448    905 
[11/29 02:07:21    353s] [NR-eGR]  metal4   (4V)          2642    354 
[11/29 02:07:21    353s] [NR-eGR]  metal5   (5H)          1697    462 
[11/29 02:07:21    353s] [NR-eGR]  metal6   (6V)           866    176 
[11/29 02:07:21    353s] [NR-eGR]  metal7   (7H)           211     51 
[11/29 02:07:21    353s] [NR-eGR]  metal8   (8V)            64     54 
[11/29 02:07:21    353s] [NR-eGR]  metal9   (9H)            39      2 
[11/29 02:07:21    353s] [NR-eGR]  metal10  (10V)            2      0 
[11/29 02:07:21    353s] [NR-eGR] ------------------------------------
[11/29 02:07:21    353s] [NR-eGR]           Total        29638  17428 
[11/29 02:07:21    353s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:07:21    353s] [NR-eGR] Total half perimeter of net bounding box: 28081um
[11/29 02:07:21    353s] [NR-eGR] Total length: 29638um, number of vias: 17428
[11/29 02:07:21    353s] [NR-eGR] --------------------------------------------------------------------------
[11/29 02:07:21    353s] (I)      == Layer wire length by net rule ==
[11/29 02:07:21    353s] (I)                       Default 
[11/29 02:07:21    353s] (I)      -------------------------
[11/29 02:07:21    353s] (I)       metal1   (1H)    2430um 
[11/29 02:07:21    353s] (I)       metal2   (2V)   10239um 
[11/29 02:07:21    353s] (I)       metal3   (3H)   11448um 
[11/29 02:07:21    353s] (I)       metal4   (4V)    2642um 
[11/29 02:07:21    353s] (I)       metal5   (5H)    1697um 
[11/29 02:07:21    353s] (I)       metal6   (6V)     866um 
[11/29 02:07:21    353s] (I)       metal7   (7H)     211um 
[11/29 02:07:21    353s] (I)       metal8   (8V)      64um 
[11/29 02:07:21    353s] (I)       metal9   (9H)      39um 
[11/29 02:07:21    353s] (I)       metal10  (10V)      2um 
[11/29 02:07:21    353s] (I)      -------------------------
[11/29 02:07:21    353s] (I)                Total  29638um 
[11/29 02:07:21    353s] (I)      == Layer via count by net rule ==
[11/29 02:07:21    353s] (I)                       Default 
[11/29 02:07:21    353s] (I)      -------------------------
[11/29 02:07:21    353s] (I)       metal1   (1H)      8899 
[11/29 02:07:21    353s] (I)       metal2   (2V)      6525 
[11/29 02:07:21    353s] (I)       metal3   (3H)       905 
[11/29 02:07:21    353s] (I)       metal4   (4V)       354 
[11/29 02:07:21    353s] (I)       metal5   (5H)       462 
[11/29 02:07:21    353s] (I)       metal6   (6V)       176 
[11/29 02:07:21    353s] (I)       metal7   (7H)        51 
[11/29 02:07:21    353s] (I)       metal8   (8V)        54 
[11/29 02:07:21    353s] (I)       metal9   (9H)         2 
[11/29 02:07:21    353s] (I)       metal10  (10V)        0 
[11/29 02:07:21    353s] (I)      -------------------------
[11/29 02:07:21    353s] (I)                Total    17428 
[11/29 02:07:22    354s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 3.55 MB )
[11/29 02:07:22    354s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:07:22    354s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 3.55 MB )
[11/29 02:07:22    354s] [NR-eGR] Finished Early Global Route ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 3.55 MB )
[11/29 02:07:22    354s] (I)      ========================================= Runtime Summary ==========================================
[11/29 02:07:22    354s] (I)       Step                                                 %       Start      Finish      Real       CPU 
[11/29 02:07:22    354s] (I)      ----------------------------------------------------------------------------------------------------
[11/29 02:07:22    354s] (I)       Early Global Route                             100.00%  411.68 sec  412.12 sec  0.44 sec  0.43 sec 
[11/29 02:07:22    354s] (I)       +-Early Global Route kernel                     99.01%  411.68 sec  412.12 sec  0.44 sec  0.43 sec 
[11/29 02:07:22    354s] (I)       | +-Import and model                            26.07%  411.68 sec  411.80 sec  0.12 sec  0.11 sec 
[11/29 02:07:22    354s] (I)       | | +-Create place DB                            4.49%  411.68 sec  411.70 sec  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)       | | | +-Import place data                        4.47%  411.68 sec  411.70 sec  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Read instances and placement           1.04%  411.68 sec  411.68 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Read nets                              3.36%  411.69 sec  411.70 sec  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)       | | +-Create route DB                           19.55%  411.70 sec  411.79 sec  0.09 sec  0.08 sec 
[11/29 02:07:22    354s] (I)       | | | +-Import route data (1T)                  19.46%  411.70 sec  411.79 sec  0.09 sec  0.08 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Read blockages ( Layer 1-10 )          8.25%  411.72 sec  411.75 sec  0.04 sec  0.04 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Read routing blockages               0.00%  411.72 sec  411.72 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Read bump blockages                  0.00%  411.72 sec  411.72 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Read instance blockages              7.41%  411.72 sec  411.75 sec  0.03 sec  0.03 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Read PG blockages                    0.27%  411.75 sec  411.75 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | | +-Allocate memory for PG via list    0.09%  411.75 sec  411.75 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Read clock blockages                 0.05%  411.75 sec  411.75 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Read other blockages                 0.04%  411.75 sec  411.75 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Read halo blockages                  0.00%  411.75 sec  411.75 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Read boundary cut boxes              0.00%  411.75 sec  411.75 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Read blackboxes                        0.00%  411.75 sec  411.75 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Read prerouted                         0.34%  411.75 sec  411.76 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Read nets                              0.36%  411.76 sec  411.76 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Set up via pillars                     0.20%  411.77 sec  411.77 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Read net priorities                    0.09%  411.77 sec  411.77 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Initialize 3D grid graph               0.02%  411.77 sec  411.77 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Model blockage capacity                2.54%  411.77 sec  411.79 sec  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Initialize 3D capacity               2.42%  411.77 sec  411.79 sec  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)       | | +-Read aux data                              0.00%  411.79 sec  411.79 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | +-Others data preparation                    0.00%  411.79 sec  411.79 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | +-Create route kernel                        1.75%  411.79 sec  411.79 sec  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)       | +-Global Routing                              10.15%  411.80 sec  411.84 sec  0.04 sec  0.04 sec 
[11/29 02:07:22    354s] (I)       | | +-Initialization                             0.25%  411.80 sec  411.80 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | +-Net group 1                                7.68%  411.80 sec  411.83 sec  0.03 sec  0.03 sec 
[11/29 02:07:22    354s] (I)       | | | +-Generate topology                        0.69%  411.80 sec  411.80 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | +-Phase 1a                                 1.05%  411.80 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Pattern routing (1T)                   0.73%  411.80 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Pattern Routing Avoiding Blockages     0.11%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Add via demand to 2D                   0.17%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | +-Phase 1b                                 0.50%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Monotonic routing (1T)                 0.21%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | +-Phase 1c                                 0.19%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Two level Routing                      0.17%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Two Level Routing (Regular)          0.08%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | | +-Two Level Routing (Strong)           0.05%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | +-Phase 1d                                 0.48%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Detoured routing (1T)                  0.46%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | +-Phase 1e                                 0.03%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Route legalization                     0.00%  411.81 sec  411.81 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | | +-Phase 1l                                 3.93%  411.81 sec  411.83 sec  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)       | | | | +-Layer assignment (1T)                  3.76%  411.81 sec  411.83 sec  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)       | +-Export cong map                              2.50%  411.84 sec  411.85 sec  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)       | | +-Export 2D cong map                         1.15%  411.85 sec  411.85 sec  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)       | +-Extract Global 3D Wires                      0.13%  411.85 sec  411.85 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | +-Track Assignment (1T)                        5.72%  411.85 sec  411.88 sec  0.03 sec  0.03 sec 
[11/29 02:07:22    354s] (I)       | | +-Initialization                             0.06%  411.85 sec  411.85 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | +-Track Assignment Kernel                    5.60%  411.85 sec  411.88 sec  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)       | | +-Free Memory                                0.00%  411.88 sec  411.88 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | +-Export                                      54.04%  411.88 sec  412.12 sec  0.24 sec  0.24 sec 
[11/29 02:07:22    354s] (I)       | | +-Export DB wires                            5.04%  411.88 sec  411.90 sec  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)       | | | +-Export all nets                          4.15%  411.88 sec  411.90 sec  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)       | | | +-Set wire vias                            0.57%  411.90 sec  411.90 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)       | | +-Report wirelength                          8.91%  411.90 sec  411.94 sec  0.04 sec  0.04 sec 
[11/29 02:07:22    354s] (I)       | | +-Update net boxes                          21.95%  411.94 sec  412.04 sec  0.10 sec  0.10 sec 
[11/29 02:07:22    354s] (I)       | | +-Update timing                             17.51%  412.04 sec  412.11 sec  0.08 sec  0.08 sec 
[11/29 02:07:22    354s] (I)       | +-Postprocess design                           0.05%  412.12 sec  412.12 sec  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)      ======================= Summary by functions ========================
[11/29 02:07:22    354s] (I)       Lv  Step                                      %      Real       CPU 
[11/29 02:07:22    354s] (I)      ---------------------------------------------------------------------
[11/29 02:07:22    354s] (I)        0  Early Global Route                  100.00%  0.44 sec  0.43 sec 
[11/29 02:07:22    354s] (I)        1  Early Global Route kernel            99.01%  0.44 sec  0.43 sec 
[11/29 02:07:22    354s] (I)        2  Export                               54.04%  0.24 sec  0.24 sec 
[11/29 02:07:22    354s] (I)        2  Import and model                     26.07%  0.12 sec  0.11 sec 
[11/29 02:07:22    354s] (I)        2  Global Routing                       10.15%  0.04 sec  0.04 sec 
[11/29 02:07:22    354s] (I)        2  Track Assignment (1T)                 5.72%  0.03 sec  0.03 sec 
[11/29 02:07:22    354s] (I)        2  Export cong map                       2.50%  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)        2  Extract Global 3D Wires               0.13%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        2  Postprocess design                    0.05%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        3  Update net boxes                     21.95%  0.10 sec  0.10 sec 
[11/29 02:07:22    354s] (I)        3  Create route DB                      19.55%  0.09 sec  0.08 sec 
[11/29 02:07:22    354s] (I)        3  Update timing                        17.51%  0.08 sec  0.08 sec 
[11/29 02:07:22    354s] (I)        3  Report wirelength                     8.91%  0.04 sec  0.04 sec 
[11/29 02:07:22    354s] (I)        3  Net group 1                           7.68%  0.03 sec  0.03 sec 
[11/29 02:07:22    354s] (I)        3  Track Assignment Kernel               5.60%  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)        3  Export DB wires                       5.04%  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)        3  Create place DB                       4.49%  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)        3  Create route kernel                   1.75%  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)        3  Export 2D cong map                    1.15%  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)        3  Initialization                        0.31%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        3  Free Memory                           0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        3  Read aux data                         0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        3  Others data preparation               0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        4  Import route data (1T)               19.46%  0.09 sec  0.08 sec 
[11/29 02:07:22    354s] (I)        4  Import place data                     4.47%  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)        4  Export all nets                       4.15%  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)        4  Phase 1l                              3.93%  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)        4  Phase 1a                              1.05%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        4  Generate topology                     0.69%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        4  Set wire vias                         0.57%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        4  Phase 1b                              0.50%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        4  Phase 1d                              0.48%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        4  Phase 1c                              0.19%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        4  Phase 1e                              0.03%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Read blockages ( Layer 1-10 )         8.25%  0.04 sec  0.04 sec 
[11/29 02:07:22    354s] (I)        5  Layer assignment (1T)                 3.76%  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)        5  Read nets                             3.72%  0.02 sec  0.02 sec 
[11/29 02:07:22    354s] (I)        5  Model blockage capacity               2.54%  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)        5  Read instances and placement          1.04%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Pattern routing (1T)                  0.73%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Detoured routing (1T)                 0.46%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Read prerouted                        0.34%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Monotonic routing (1T)                0.21%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Set up via pillars                    0.20%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Two level Routing                     0.17%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Add via demand to 2D                  0.17%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Pattern Routing Avoiding Blockages    0.11%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Read net priorities                   0.09%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        5  Route legalization                    0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Read instance blockages               7.41%  0.03 sec  0.03 sec 
[11/29 02:07:22    354s] (I)        6  Initialize 3D capacity                2.42%  0.01 sec  0.01 sec 
[11/29 02:07:22    354s] (I)        6  Read PG blockages                     0.27%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Two Level Routing (Regular)           0.08%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Read clock blockages                  0.05%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Two Level Routing (Strong)            0.05%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Read halo blockages                   0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Read bump blockages                   0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        6  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] (I)        7  Allocate memory for PG via list       0.09%  0.00 sec  0.00 sec 
[11/29 02:07:22    354s] Running post-eGR process
[11/29 02:07:22    354s] Extraction called for design 'top' of instances=2219 and nets=864309 using extraction engine 'pre_route' .
[11/29 02:07:22    354s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:07:22    354s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:07:22    354s] pre_route RC Extraction called for design top.
[11/29 02:07:22    354s] RC Extraction called in multi-corner(1) mode.
[11/29 02:07:22    354s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:07:22    354s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:07:22    354s] RCMode: PreRoute
[11/29 02:07:22    354s]       RC Corner Indexes            0   
[11/29 02:07:22    354s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:07:22    354s] Resistance Scaling Factor    : 1.00000 
[11/29 02:07:22    354s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:07:22    354s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:07:22    354s] Shrink Factor                : 1.00000
[11/29 02:07:22    354s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:07:22    354s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:07:22    354s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:07:22    354s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:07:22    354s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:07:22    354s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:07:22    354s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:07:22    354s] eee: pegSigSF=1.070000
[11/29 02:07:22    354s] Initializing multi-corner resistance tables ...
[11/29 02:07:22    354s] eee: Grid unit RC data computation started
[11/29 02:07:22    354s] eee: Grid unit RC data computation completed
[11/29 02:07:22    354s] eee: l=1 avDens=0.097496 usedTrk=662.971712 availTrk=6800.000000 sigTrk=662.971712
[11/29 02:07:22    354s] eee: l=2 avDens=0.144067 usedTrk=817.391959 availTrk=5673.684211 sigTrk=817.391959
[11/29 02:07:22    354s] eee: l=3 avDens=0.117107 usedTrk=901.725898 availTrk=7700.000000 sigTrk=901.725898
[11/29 02:07:22    354s] eee: l=4 avDens=0.054931 usedTrk=197.751070 availTrk=3600.000000 sigTrk=197.751070
[11/29 02:07:22    354s] eee: l=5 avDens=0.079800 usedTrk=215.459536 availTrk=2700.000000 sigTrk=215.459536
[11/29 02:07:22    354s] eee: l=6 avDens=0.075810 usedTrk=166.781751 availTrk=2200.000000 sigTrk=166.781751
[11/29 02:07:22    354s] eee: l=7 avDens=0.082715 usedTrk=41.357571 availTrk=500.000000 sigTrk=41.357571
[11/29 02:07:22    354s] eee: l=8 avDens=0.140698 usedTrk=39.864572 availTrk=283.333333 sigTrk=39.864572
[11/29 02:07:22    354s] eee: l=9 avDens=0.044280 usedTrk=32.158250 availTrk=726.250000 sigTrk=32.158250
[11/29 02:07:22    354s] eee: l=10 avDens=0.005997 usedTrk=0.149929 availTrk=25.000000 sigTrk=0.149929
[11/29 02:07:22    354s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:07:22    354s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:07:22    354s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282427 uaWl=1.000000 uaWlH=0.191700 aWlH=0.000000 lMod=0 pMax=0.830700 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:07:22    354s] eee: NetCapCache creation started. (Current Mem: 4000.320M) 
[11/29 02:07:22    354s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4000.320M) 
[11/29 02:07:22    354s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:07:22    354s] eee: Metal Layers Info:
[11/29 02:07:22    354s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:07:22    354s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:07:22    354s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:07:22    354s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:07:22    354s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:07:22    354s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:07:22    354s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:07:22    354s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:07:22    354s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:07:22    354s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:07:22    354s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:07:22    354s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:07:22    354s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:07:22    354s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:07:22    354s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:07:22    354s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:07:22    354s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:07:22    354s] eee: +----------------------------------------------------+
[11/29 02:07:22    354s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:07:22    354s] eee: +----------------------------------------------------+
[11/29 02:07:22    354s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:07:22    354s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:07:22    354s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:07:22    354s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:07:22    354s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:07:22    354s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:07:22    354s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:07:22    354s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4000.320M)
[11/29 02:07:22    354s] Compute RC Scale Done ...
[11/29 02:07:22    354s] OPERPROF: Starting HotSpotCal at level 1, MEM:4000.3M, EPOCH TIME: 1764400042.400179
[11/29 02:07:22    354s] [hotspot] +------------+---------------+---------------+
[11/29 02:07:22    354s] [hotspot] |            |   max hotspot | total hotspot |
[11/29 02:07:22    354s] [hotspot] +------------+---------------+---------------+
[11/29 02:07:22    354s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/29 02:07:22    354s] [hotspot] | normalized |          0.00 |          0.00 |
[11/29 02:07:22    354s] [hotspot] +------------+---------------+---------------+
[11/29 02:07:22    354s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/29 02:07:22    354s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.001, REAL:0.001, MEM:4000.3M, EPOCH TIME: 1764400042.401132
[11/29 02:07:22    354s] Begin: Collecting metrics
[11/29 02:07:22    354s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4022 |      |     |
| area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4029 |      |     |
| area_reclaiming_3       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4028 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:02  |        4025 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4000 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:22    354s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4024.8M, current mem=4000.3M)

[11/29 02:07:22    354s] End: Collecting metrics
[11/29 02:07:22    354s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/29 02:07:22    354s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[11/29 02:07:22    354s] Begin: GigaOpt Route Type Constraints Refinement
[11/29 02:07:22    354s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.25
[11/29 02:07:22    354s] ### Creating RouteCongInterface, started
[11/29 02:07:22    354s] *** CongRefineRouteType #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:54.7/0:07:48.3 (0.8), mem = 4000.3M
[11/29 02:07:22    354s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:07:22    354s] 
[11/29 02:07:22    354s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {4, 0.503, 0.8500} {7, 0.130, 0.5393} {8, 0.043, 0.4444} {9, 0.043, 0.4444} {10, 0.022, 0.4220} 
[11/29 02:07:22    354s] 
[11/29 02:07:22    354s] #optDebug: {0, 1.000}
[11/29 02:07:22    354s] ### Creating RouteCongInterface, finished
[11/29 02:07:22    354s] Updated routing constraints on 0 nets.
[11/29 02:07:22    354s] CSM is empty.
[11/29 02:07:22    354s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.25
[11/29 02:07:22    354s] Bottom Preferred Layer:
[11/29 02:07:22    354s]     None
[11/29 02:07:22    354s] Via Pillar Rule:
[11/29 02:07:22    354s]     None
[11/29 02:07:22    354s] Finished writing unified metrics of routing constraints.
[11/29 02:07:22    354s] *** CongRefineRouteType #2 [finish] (opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:54.8/0:07:48.4 (0.8), mem = 4000.3M
[11/29 02:07:22    354s] 
[11/29 02:07:22    354s] =============================================================================================
[11/29 02:07:22    354s]  Step TAT Report : CongRefineRouteType #2 / opt_design #1                       25.11-s102_1
[11/29 02:07:22    354s] =============================================================================================
[11/29 02:07:22    354s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:22    354s] ---------------------------------------------------------------------------------------------
[11/29 02:07:22    354s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  51.2 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:22    354s] [ MISC                   ]          0:00:00.0  (  48.8 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:22    354s] ---------------------------------------------------------------------------------------------
[11/29 02:07:22    354s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:22    354s] ---------------------------------------------------------------------------------------------
[11/29 02:07:22    354s] End: GigaOpt Route Type Constraints Refinement
[11/29 02:07:22    354s] Begin: Collecting metrics
[11/29 02:07:22    354s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4022 |      |     |
| area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4029 |      |     |
| area_reclaiming_3       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4028 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:02  |        4025 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4000 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4000 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:22    355s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4000.3M, current mem=4000.3M)

[11/29 02:07:22    355s] End: Collecting metrics
[11/29 02:07:22    355s] skip EGR on cluster skew clock nets.
[11/29 02:07:22    355s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[11/29 02:07:22    355s]                                            # bool, default=false, private
[11/29 02:07:22    355s] Starting delay calculation for Setup views
[11/29 02:07:23    355s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:07:23    355s] #################################################################################
[11/29 02:07:23    355s] # Design Stage: PreRoute
[11/29 02:07:23    355s] # Design Name: top
[11/29 02:07:23    355s] # Design Mode: 90nm
[11/29 02:07:23    355s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:07:23    355s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:07:23    355s] # Signoff Settings: SI Off 
[11/29 02:07:23    355s] #################################################################################
[11/29 02:07:23    355s] Calculate delays in Single mode...
[11/29 02:07:23    355s] Topological Sorting (REAL = 0:00:00.0, MEM = 4032.6M, InitMEM = 4032.4M)
[11/29 02:07:23    355s] Start delay calculation (fullDC) (1 T). (MEM=4032.63)
[11/29 02:07:23    355s] End AAE Lib Interpolated Model. (MEM=4032.632812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:24    356s] Total number of fetched objects 3399
[11/29 02:07:24    356s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:07:24    356s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:24    356s] End delay calculation. (MEM=4053.7 CPU=0:00:00.5 REAL=0:00:01.0)
[11/29 02:07:24    356s] End delay calculation (fullDC). (MEM=4053.7 CPU=0:00:00.7 REAL=0:00:01.0)
[11/29 02:07:24    356s] *** CDM Built up (cpu=0:00:01.1  real=0:00:01.0  mem= 4053.7M) ***
[11/29 02:07:24    356s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:05:56 mem=4053.7M)
[11/29 02:07:24    356s] Begin: GigaOpt postEco DRV Optimization
[11/29 02:07:24    356s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[11/29 02:07:24    356s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
[11/29 02:07:24    356s] *** DrvOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:56.5/0:07:50.1 (0.8), mem = 4053.7M
[11/29 02:07:24    356s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:07:24    356s] Info: 1 net with fixed/cover wires excluded.
[11/29 02:07:24    356s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:07:24    356s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:07:24    356s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.26
[11/29 02:07:24    356s] 
[11/29 02:07:24    356s] Active Setup views: default_emulate_view 
[11/29 02:07:24    356s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[11/29 02:07:24    356s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:05:57 mem=4087.7M
[11/29 02:07:24    356s] Memory usage before memory release/compaction is 4087.7
[11/29 02:07:24    356s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:24    356s] Memory usage at beginning of DPlace-Init is 4053.9M.
[11/29 02:07:24    356s] OPERPROF: Starting DPlace-Init at level 1, MEM:4053.9M, EPOCH TIME: 1764400044.761074
[11/29 02:07:24    356s] Processing tracks to init pin-track alignment.
[11/29 02:07:24    356s] z: 2, totalTracks: 1
[11/29 02:07:24    356s] z: 4, totalTracks: 1
[11/29 02:07:24    356s] z: 6, totalTracks: 1
[11/29 02:07:24    356s] z: 8, totalTracks: 1
[11/29 02:07:24    356s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:24    356s] Cell top LLGs are deleted
[11/29 02:07:24    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:24    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:24    356s] # Building top llgBox search-tree.
[11/29 02:07:24    356s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4054.0M, EPOCH TIME: 1764400044.813882
[11/29 02:07:24    356s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:24    356s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:24    356s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:4054.0M, EPOCH TIME: 1764400044.814559
[11/29 02:07:24    356s] Max number of tech site patterns supported in site array is 256.
[11/29 02:07:24    356s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:07:24    356s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:07:24    356s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:07:24    356s] Fast DP-INIT is on for default
[11/29 02:07:24    356s] Keep-away cache is enable on metals: 1-10
[11/29 02:07:24    356s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:07:24    356s] Atter site array init, number of instance map data is 0.
[11/29 02:07:24    356s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.012, REAL:0.012, MEM:4054.0M, EPOCH TIME: 1764400044.826650
[11/29 02:07:24    356s] 
[11/29 02:07:24    356s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:24    356s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:24    356s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.013, REAL:0.014, MEM:4054.0M, EPOCH TIME: 1764400044.827396
[11/29 02:07:24    356s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4054.0M, EPOCH TIME: 1764400044.827435
[11/29 02:07:24    356s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4054.0M, EPOCH TIME: 1764400044.827521
[11/29 02:07:24    356s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4054.0MB).
[11/29 02:07:24    356s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.067, MEM:4054.0M, EPOCH TIME: 1764400044.827933
[11/29 02:07:24    356s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[11/29 02:07:24    356s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:05:57 mem=4054.5M
[11/29 02:07:24    356s] [oiPhyDebug] optDemand 26362728000.00, spDemand 26362728000.00.
[11/29 02:07:24    356s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2219
[11/29 02:07:24    356s] ### Creating RouteCongInterface, started
[11/29 02:07:24    356s] Cong infra grid 0 0.0000 1.0000 1 0
[11/29 02:07:24    356s] 
[11/29 02:07:24    356s] #optDebug:  {2, 1.000, 0.8500} {3, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {4, 0.503, 0.8431} {7, 0.130, 0.4315} {8, 0.043, 0.3555} {9, 0.043, 0.3555} {10, 0.022, 0.3376} 
[11/29 02:07:24    356s] 
[11/29 02:07:24    356s] #optDebug: {0, 1.000}
[11/29 02:07:24    356s] ### Creating RouteCongInterface, finished
[11/29 02:07:24    356s] {MG pre T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:24    356s] {MG pre T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:24    356s] {MG pre T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:24    356s] {MG pre T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:24    356s] {MG post T:0 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:24    356s] {MG post T:1 H:0 G:0  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:24    356s] {MG post T:0 H:1 G:0  {4 0 9.9 0.108337}  {7 0 28.8 0.31486}  {9 0 86.4 0.944986} }
[11/29 02:07:24    356s] {MG post T:0 H:0 G:1  {4 0 1.1 0.108337}  {7 0 3.2 0.31486}  {9 0 9.6 0.944986} }
[11/29 02:07:25    357s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:07:25    357s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:07:25    357s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:07:25    357s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:07:25    357s] AoF 966.3425um
[11/29 02:07:25    358s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:07:25    358s] [GPS-DRV] Optimizer inputs ============================= 
[11/29 02:07:25    358s] [GPS-DRV] drvFixingStage: Small Scale
[11/29 02:07:25    358s] [GPS-DRV] costLowerBound: 0.1
[11/29 02:07:25    358s] [GPS-DRV] setupTNSCost  : 1
[11/29 02:07:25    358s] [GPS-DRV] maxIter       : 3
[11/29 02:07:25    358s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/29 02:07:25    358s] [GPS-DRV] Optimizer parameters ============================= 
[11/29 02:07:25    358s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/29 02:07:25    358s] [GPS-DRV] maxDensity (design): 0.95
[11/29 02:07:25    358s] [GPS-DRV] maxLocalDensity: 0.98
[11/29 02:07:25    358s] [GPS-DRV] MaxBufDistForPlaceBlk: 280um
[11/29 02:07:25    358s] [GPS-DRV] Dflt RT Characteristic Length 1060.14um AoF 966.342um x 1
[11/29 02:07:25    358s] [GPS-DRV] isCPECostingOn: false
[11/29 02:07:25    358s] [GPS-DRV] all active and enabled setup drv original views
[11/29 02:07:25    358s] [GPS-DRV]     default_emulate_view
[11/29 02:07:25    358s] [GPS-DRV] All active and enabled setup views
[11/29 02:07:25    358s] [GPS-DRV]     default_emulate_view
[11/29 02:07:25    358s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[11/29 02:07:25    358s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[11/29 02:07:25    358s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/29 02:07:25    358s] [GPS-DRV] inPostEcoStage
[11/29 02:07:25    358s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/29 02:07:25    358s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[11/29 02:07:26    358s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[11/29 02:07:26    358s] [GPS-DRV] ROI - unit(Area: 2.128e+06; LeakageP: 1.43532e-08; DynamicP: 2.128e+06)DBU
[11/29 02:07:26    358s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:07:26    358s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/29 02:07:26    358s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:07:26    358s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/29 02:07:26    358s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:07:26    358s] Info: violation cost 13.173333 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 13.173333, glitch 0.000000)
[11/29 02:07:26    358s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 69.65%|          |         |
[11/29 02:07:26    358s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:07:26    358s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       2|       0|       0| 69.67%| 0:00:00.0|  4068.8M|
[11/29 02:07:26    358s] Info: violation cost 11.200000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 11.200000, glitch 0.000000)
[11/29 02:07:26    358s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 69.67%| 0:00:00.0|  4068.8M|
[11/29 02:07:26    358s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] ###############################################################################
[11/29 02:07:26    358s] #
[11/29 02:07:26    358s] #  Large fanout net report:  
[11/29 02:07:26    358s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/29 02:07:26    358s] #     - current density: 69.67
[11/29 02:07:26    358s] #
[11/29 02:07:26    358s] #  List of high fanout nets:
[11/29 02:07:26    358s] #        Net(1):  n_rst: (fanouts = 915)
[11/29 02:07:26    358s] #
[11/29 02:07:26    358s] ###############################################################################
[11/29 02:07:26    358s] Bottom Preferred Layer:
[11/29 02:07:26    358s]     None
[11/29 02:07:26    358s] Via Pillar Rule:
[11/29 02:07:26    358s]     None
[11/29 02:07:26    358s] Finished writing unified metrics of routing constraints.
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] =======================================================================
[11/29 02:07:26    358s]                 Reasons for remaining drv violations
[11/29 02:07:26    358s] =======================================================================
[11/29 02:07:26    358s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] MultiBuffering failure reasons
[11/29 02:07:26    358s] ------------------------------------------------
[11/29 02:07:26    358s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] SingleBuffering failure reasons
[11/29 02:07:26    358s] ------------------------------------------------
[11/29 02:07:26    358s] *info:     1 net(s): Could not be fixed as the net has large fanout.
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=4068.8M) ***
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 29638.2, Stn-len 0
[11/29 02:07:26    358s] CSM is empty.
[11/29 02:07:26    358s] CSM is empty.
[11/29 02:07:26    358s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:07:26    358s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4066.2M, EPOCH TIME: 1764400046.431561
[11/29 02:07:26    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:07:26    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:26    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:26    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:26    358s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.102, REAL:0.103, MEM:4064.6M, EPOCH TIME: 1764400046.534109
[11/29 02:07:26    358s] Memory usage before memory release/compaction is 4064.6
[11/29 02:07:26    358s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:26    358s] Memory usage at end of DPlace-Cleanup is 4064.6M.
[11/29 02:07:26    358s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.26
[11/29 02:07:26    358s] *** DrvOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:05:58.6/0:07:52.2 (0.8), mem = 4072.0M
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] =============================================================================================
[11/29 02:07:26    358s]  Step TAT Report : DrvOpt #2 / opt_design #1                                    25.11-s102_1
[11/29 02:07:26    358s] =============================================================================================
[11/29 02:07:26    358s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:26    358s] ---------------------------------------------------------------------------------------------
[11/29 02:07:26    358s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:26    358s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:26    358s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:26    358s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:26    358s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:26    358s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:26    358s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.3    1.0
[11/29 02:07:26    358s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:26    358s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:26    358s] [ OptEval                ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:26    358s] [ OptCommit              ]      2   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:07:26    358s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:26    358s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[11/29 02:07:26    358s] [ DrvFindVioNets         ]      3   0:00:00.2  (   7.9 % )     0:00:00.2 /  0:00:00.2    1.1
[11/29 02:07:26    358s] [ DrvComputeSummary      ]      3   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:07:26    358s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:26    358s] [ TimingUpdate           ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:07:26    358s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:07:26    358s] [ MISC                   ]          0:00:01.5  (  72.5 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:07:26    358s] ---------------------------------------------------------------------------------------------
[11/29 02:07:26    358s]  DrvOpt #2 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/29 02:07:26    358s] ---------------------------------------------------------------------------------------------
[11/29 02:07:26    358s] Begin: Collecting metrics
[11/29 02:07:26    358s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4022 |      |     |
| area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4029 |      |     |
| area_reclaiming_3       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4028 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:02  |        4025 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4000 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4000 |      |     |
| drv_eco_fixing          |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4046 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:26    358s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4045.5M, current mem=4045.5M)

[11/29 02:07:26    358s] End: Collecting metrics
[11/29 02:07:26    358s] End: GigaOpt postEco DRV Optimization
[11/29 02:07:26    358s] **INFO: Flow update: Design timing is met.
[11/29 02:07:26    358s] **INFO: Triggering refine place with 0 non-legal commits and 0 dirty legal commits
[11/29 02:07:26    358s] Running refinePlace -preserveRouting true -hardFence false
[11/29 02:07:26    358s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4045.5M, EPOCH TIME: 1764400046.878510
[11/29 02:07:26    358s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4045.5M, EPOCH TIME: 1764400046.878637
[11/29 02:07:26    358s] Memory usage before memory release/compaction is 4045.5
[11/29 02:07:26    358s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:07:26    358s] Memory usage at beginning of DPlace-Init is 4045.5M.
[11/29 02:07:26    358s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4045.5M, EPOCH TIME: 1764400046.878747
[11/29 02:07:26    358s] Processing tracks to init pin-track alignment.
[11/29 02:07:26    358s] z: 2, totalTracks: 1
[11/29 02:07:26    358s] z: 4, totalTracks: 1
[11/29 02:07:26    358s] z: 6, totalTracks: 1
[11/29 02:07:26    358s] z: 8, totalTracks: 1
[11/29 02:07:26    358s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:26    358s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4045.7M, EPOCH TIME: 1764400046.931010
[11/29 02:07:26    358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:26    358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:26    358s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:26    358s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.012, REAL:0.012, MEM:4045.7M, EPOCH TIME: 1764400046.943235
[11/29 02:07:26    358s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4045.7M, EPOCH TIME: 1764400046.943291
[11/29 02:07:26    358s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4045.7M, EPOCH TIME: 1764400046.943373
[11/29 02:07:26    358s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4045.7MB).
[11/29 02:07:26    358s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.065, REAL:0.065, MEM:4045.7M, EPOCH TIME: 1764400046.943785
[11/29 02:07:26    358s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.065, REAL:0.065, MEM:4045.7M, EPOCH TIME: 1764400046.943815
[11/29 02:07:26    358s] TDRefine: refinePlace mode is spiral
[11/29 02:07:26    358s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.13
[11/29 02:07:26    358s] OPERPROF:   Starting Refine-Place at level 2, MEM:4045.7M, EPOCH TIME: 1764400046.943891
[11/29 02:07:26    358s] *** Starting place_detail (0:05:59 mem=4045.7M) ***
[11/29 02:07:26    358s] Total net bbox length = 2.810e+04 (1.354e+04 1.456e+04) (ext = 1.601e+04)
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:26    358s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:26    358s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4045.7M, EPOCH TIME: 1764400046.957269
[11/29 02:07:26    358s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4045.7M, EPOCH TIME: 1764400046.957541
[11/29 02:07:26    358s] Set min layer with parameter ( 1 )
[11/29 02:07:26    358s] Set max layer with parameter ( 10 )
[11/29 02:07:26    358s] Set min layer with parameter ( 1 )
[11/29 02:07:26    358s] Set max layer with parameter ( 10 )
[11/29 02:07:26    358s] User Input Parameters:
[11/29 02:07:26    358s] - Congestion Driven    : Off
[11/29 02:07:26    358s] - Timing Driven        : Off
[11/29 02:07:26    358s] - Area-Violation Based : Off
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] Starting Small incrNP...
[11/29 02:07:26    358s] - Start Rollback Level : -5
[11/29 02:07:26    358s] - Legalized            : On
[11/29 02:07:26    358s] - Window Based         : Off
[11/29 02:07:26    358s] - eDen incr mode       : Off
[11/29 02:07:26    358s] - Small incr mode      : On
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] default core: bins with density > 0.750 = 18.00 % ( 9 / 50 )
[11/29 02:07:26    358s] Density distribution unevenness ratio (U70) = 3.819%
[11/29 02:07:26    358s] Density distribution unevenness ratio (U80) = 0.137%
[11/29 02:07:26    358s] Density distribution unevenness ratio (U90) = 0.000%
[11/29 02:07:26    358s] Density distribution unevenness ratio = 4.090%
[11/29 02:07:26    358s] Density distribution unevenness ratio (U70R) = 3.819%
[11/29 02:07:26    358s] Density distribution unevenness ratio (U80R) = 0.137%
[11/29 02:07:26    358s] Density distribution unevenness ratio (U90R) = 0.000%
[11/29 02:07:26    358s] Density distribution weighted unevenness ratio = 0.470%
[11/29 02:07:26    358s] cost 0.818919, thresh 1.000000
[11/29 02:07:26    358s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4045.7M)
[11/29 02:07:26    358s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:07:26    358s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4045.7M, EPOCH TIME: 1764400046.961407
[11/29 02:07:26    358s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4045.7M, EPOCH TIME: 1764400046.961629
[11/29 02:07:26    358s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4045.7M, EPOCH TIME: 1764400046.961666
[11/29 02:07:26    358s] Starting refinePlace ...
[11/29 02:07:26    358s] Set min layer with parameter ( 1 )
[11/29 02:07:26    358s] Set max layer with parameter ( 10 )
[11/29 02:07:26    358s] One DDP V2 for no tweak run.
[11/29 02:07:26    358s] Set min layer with parameter ( 1 )
[11/29 02:07:26    358s] Set max layer with parameter ( 10 )
[11/29 02:07:26    358s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:07:26    358s] DDP markSite nrRow 98 nrJob 98
[11/29 02:07:26    358s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:4045.7M, EPOCH TIME: 1764400046.968817
[11/29 02:07:26    358s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:4045.7M, EPOCH TIME: 1764400046.968858
[11/29 02:07:26    358s]   Spread Effort: high, pre-route mode, useDDP on.
[11/29 02:07:26    358s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4046.1MB) @(0:05:59 - 0:05:59).
[11/29 02:07:26    358s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:07:26    358s] wireLenOptFixPriorityInst 915 inst fixed
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s]  === Spiral for Logical I: (movable: 2221) ===
[11/29 02:07:26    358s] 
[11/29 02:07:26    358s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:07:27    359s] 
[11/29 02:07:27    359s]  Info: 0 filler has been deleted!
[11/29 02:07:27    359s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:07:27    359s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:07:27    359s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:07:27    359s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=4046.0MB) @(0:05:59 - 0:05:59).
[11/29 02:07:27    359s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:07:27    359s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4046.0MB
[11/29 02:07:27    359s] Statistics of distance of Instance movement in refine placement:
[11/29 02:07:27    359s]   maximum (X+Y) =         0.00 um
[11/29 02:07:27    359s]   mean    (X+Y) =         0.00 um
[11/29 02:07:27    359s] Summary Report:
[11/29 02:07:27    359s] Instances moved: 0 (out of 2221 movable)
[11/29 02:07:27    359s] Instances flipped: 0
[11/29 02:07:27    359s] Mean displacement: 0.00 um
[11/29 02:07:27    359s] Max displacement: 0.00 um 
[11/29 02:07:27    359s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:07:27    359s] Total instances moved : 0
[11/29 02:07:27    359s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.129, REAL:0.129, MEM:4046.0M, EPOCH TIME: 1764400047.090544
[11/29 02:07:27    359s] Total net bbox length = 2.810e+04 (1.354e+04 1.456e+04) (ext = 1.601e+04)
[11/29 02:07:27    359s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4046.0MB
[11/29 02:07:27    359s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=4046.0MB) @(0:05:59 - 0:05:59).
[11/29 02:07:27    359s] *** Finished place_detail (0:05:59 mem=4046.0M) ***
[11/29 02:07:27    359s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.13
[11/29 02:07:27    359s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.157, REAL:0.157, MEM:4046.0M, EPOCH TIME: 1764400047.100974
[11/29 02:07:27    359s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4046.0M, EPOCH TIME: 1764400047.101016
[11/29 02:07:27    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:07:27    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:27    359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:27    359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:27    359s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.112, REAL:0.112, MEM:4036.6M, EPOCH TIME: 1764400047.213476
[11/29 02:07:27    359s] Memory usage before memory release/compaction is 4036.6
[11/29 02:07:27    359s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:27    359s] Memory usage at end of DPlace-Cleanup is 4036.6M.
[11/29 02:07:27    359s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.334, REAL:0.335, MEM:4036.6M, EPOCH TIME: 1764400047.213651
[11/29 02:07:27    359s] Begin: Collecting metrics
[11/29 02:07:27    359s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4022 |      |     |
| area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4029 |      |     |
| area_reclaiming_3       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4028 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:02  |        4025 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4000 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4000 |      |     |
| drv_eco_fixing          |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4046 |    0 |   0 |
| legalization            |           |          |           |          |             |            |              | 0:00:01  |        4037 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:27    359s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4045.5M, current mem=4036.6M)

[11/29 02:07:27    359s] End: Collecting metrics
[11/29 02:07:27    359s] Design TNS changes after trial route: 0.000 -> 0.000
[11/29 02:07:27    359s] GigaOpt: Skipping post-eco QFTNS optimization
[11/29 02:07:27    359s] **INFO: Flow update: Design timing is met.
[11/29 02:07:27    359s] **INFO: Flow update: Design timing is met.
[11/29 02:07:27    359s] **INFO: Flow update: Design timing is met.
[11/29 02:07:27    359s] #optDebug: fT-D <X 1 0 0 0>
[11/29 02:07:27    359s] #optDebug: fT-D <X 1 0 0 0>
[11/29 02:07:27    359s] Register exp ratio and priority group on 0 nets on 3401 nets : 
[11/29 02:07:27    359s] 
[11/29 02:07:27    359s] Active setup views:
[11/29 02:07:27    359s]  default_emulate_view
[11/29 02:07:27    359s]   Dominating endpoints: 0
[11/29 02:07:27    359s]   Dominating TNS: -0.000
[11/29 02:07:27    359s] 
[11/29 02:07:27    359s] Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
[11/29 02:07:27    359s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:07:27    359s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:07:27    359s] pre_route RC Extraction called for design top.
[11/29 02:07:27    359s] RC Extraction called in multi-corner(1) mode.
[11/29 02:07:27    359s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:07:27    359s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:07:27    359s] RCMode: PreRoute
[11/29 02:07:27    359s]       RC Corner Indexes            0   
[11/29 02:07:27    359s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:07:27    359s] Resistance Scaling Factor    : 1.00000 
[11/29 02:07:27    359s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:07:27    359s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:07:27    359s] Shrink Factor                : 1.00000
[11/29 02:07:27    359s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/29 02:07:27    359s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:07:27    359s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:07:27    359s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:07:28    359s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:07:28    359s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:07:28    359s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:07:28    359s] Updating RC Grid density data for preRoute extraction ...
[11/29 02:07:28    359s] eee: pegSigSF=1.070000
[11/29 02:07:28    359s] Initializing multi-corner resistance tables ...
[11/29 02:07:28    359s] eee: Grid unit RC data computation started
[11/29 02:07:28    360s] eee: Grid unit RC data computation completed
[11/29 02:07:28    360s] eee: l=1 avDens=0.097496 usedTrk=662.971712 availTrk=6800.000000 sigTrk=662.971712
[11/29 02:07:28    360s] eee: l=2 avDens=0.144067 usedTrk=817.391959 availTrk=5673.684211 sigTrk=817.391959
[11/29 02:07:28    360s] eee: l=3 avDens=0.117107 usedTrk=901.725898 availTrk=7700.000000 sigTrk=901.725898
[11/29 02:07:28    360s] eee: l=4 avDens=0.054931 usedTrk=197.751070 availTrk=3600.000000 sigTrk=197.751070
[11/29 02:07:28    360s] eee: l=5 avDens=0.079800 usedTrk=215.459536 availTrk=2700.000000 sigTrk=215.459536
[11/29 02:07:28    360s] eee: l=6 avDens=0.075810 usedTrk=166.781751 availTrk=2200.000000 sigTrk=166.781751
[11/29 02:07:28    360s] eee: l=7 avDens=0.082715 usedTrk=41.357571 availTrk=500.000000 sigTrk=41.357571
[11/29 02:07:28    360s] eee: l=8 avDens=0.140698 usedTrk=39.864572 availTrk=283.333333 sigTrk=39.864572
[11/29 02:07:28    360s] eee: l=9 avDens=0.044280 usedTrk=32.158250 availTrk=726.250000 sigTrk=32.158250
[11/29 02:07:28    360s] eee: l=10 avDens=0.005997 usedTrk=0.149929 availTrk=25.000000 sigTrk=0.149929
[11/29 02:07:28    360s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:07:28    360s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:07:28    360s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.282427 uaWl=1.000000 uaWlH=0.191700 aWlH=0.000000 lMod=0 pMax=0.830700 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:07:28    360s] eee: NetCapCache creation started. (Current Mem: 4023.676M) 
[11/29 02:07:28    360s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4023.676M) 
[11/29 02:07:28    360s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:07:28    360s] eee: Metal Layers Info:
[11/29 02:07:28    360s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:07:28    360s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:07:28    360s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:07:28    360s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:07:28    360s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:07:28    360s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:07:28    360s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:07:28    360s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:07:28    360s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:07:28    360s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:07:28    360s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:07:28    360s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:07:28    360s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:07:28    360s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:07:28    360s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:07:28    360s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:07:28    360s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:07:28    360s] eee: +----------------------------------------------------+
[11/29 02:07:28    360s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:07:28    360s] eee: +----------------------------------------------------+
[11/29 02:07:28    360s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:07:28    360s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:07:28    360s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:07:28    360s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:07:28    360s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:07:28    360s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:07:28    360s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:07:28    360s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 4023.676M)
[11/29 02:07:28    360s] Starting delay calculation for Setup views
[11/29 02:07:28    360s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/29 02:07:28    360s] #################################################################################
[11/29 02:07:28    360s] # Design Stage: PreRoute
[11/29 02:07:28    360s] # Design Name: top
[11/29 02:07:28    360s] # Design Mode: 90nm
[11/29 02:07:28    360s] # Analysis Mode: MMMC Non-OCV 
[11/29 02:07:28    360s] # Parasitics Mode: No SPEF/RCDB 
[11/29 02:07:28    360s] # Signoff Settings: SI Off 
[11/29 02:07:28    360s] #################################################################################
[11/29 02:07:28    360s] Calculate delays in Single mode...
[11/29 02:07:28    360s] Topological Sorting (REAL = 0:00:00.0, MEM = 4044.2M, InitMEM = 4044.0M)
[11/29 02:07:28    360s] Start delay calculation (fullDC) (1 T). (MEM=4044.2)
[11/29 02:07:28    360s] End AAE Lib Interpolated Model. (MEM=4044.203125 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:29    361s] Total number of fetched objects 3401
[11/29 02:07:29    361s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:07:29    361s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:29    361s] End delay calculation. (MEM=4064.13 CPU=0:00:00.5 REAL=0:00:01.0)
[11/29 02:07:29    361s] End delay calculation (fullDC). (MEM=4064.13 CPU=0:00:00.7 REAL=0:00:01.0)
[11/29 02:07:29    361s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 4064.1M) ***
[11/29 02:07:29    361s] *** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:06:02 mem=4064.1M)
[11/29 02:07:29    361s] OPTC: user 20.0 (reset)
[11/29 02:07:29    361s] Effort level <high> specified for reg2reg path_group
[11/29 02:07:30    362s] Reported timing to dir ./timingReports
[11/29 02:07:30    362s] **opt_design ... cpu = 0:00:34, real = 0:01:03, mem = 4022.4M, totSessionCpu=0:06:02 **
[11/29 02:07:30    362s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4022.8M, EPOCH TIME: 1764400050.132197
[11/29 02:07:30    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:30    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:30    362s] 
[11/29 02:07:30    362s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:30    362s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:30    362s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:4022.8M, EPOCH TIME: 1764400050.144096
[11/29 02:07:30    362s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:30    362s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:31    363s] 
[11/29 02:07:31    363s] OptSummary:
[11/29 02:07:31    363s] 
[11/29 02:07:31    363s] ------------------------------------------------------------------
[11/29 02:07:31    363s]      opt_design Final Summary
[11/29 02:07:31    363s] ------------------------------------------------------------------
[11/29 02:07:31    363s] 
[11/29 02:07:31    363s] Setup views included:
[11/29 02:07:31    363s]  default_emulate_view 
[11/29 02:07:31    363s] 
[11/29 02:07:31    363s] +--------------------+---------+---------+---------+
[11/29 02:07:31    363s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:07:31    363s] +--------------------+---------+---------+---------+
[11/29 02:07:31    363s] |           WNS (ns):|  0.226  |  0.226  |  0.455  |
[11/29 02:07:31    363s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[11/29 02:07:31    363s] |    Violating Paths:|    0    |    0    |    0    |
[11/29 02:07:31    363s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:07:31    363s] +--------------------+---------+---------+---------+
[11/29 02:07:31    363s] 
[11/29 02:07:31    363s] +----------------+-------------------------------+------------------+
[11/29 02:07:31    363s] |                |              Real             |       Total      |
[11/29 02:07:31    363s] |    DRVs        +------------------+------------+------------------|
[11/29 02:07:31    363s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:07:31    363s] +----------------+------------------+------------+------------------+
[11/29 02:07:31    363s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:07:31    363s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:07:31    363s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:07:31    363s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:07:31    363s] +----------------+------------------+------------+------------------+
[11/29 02:07:31    363s] 
[11/29 02:07:31    363s] Density: 69.666%
[11/29 02:07:31    363s] Routing Overflow: 0.00% H and 0.93% V
[11/29 02:07:31    363s] 
[11/29 02:07:31    363s] ------------------------------------------------------------------
[11/29 02:07:31    363s] Begin: Collecting metrics
[11/29 02:07:31    363s]  
[11/29 02:07:32      0s] 
[11/29 02:07:32      0s] =============================================================================================
[11/29 02:07:32      0s]  Step TAT Report : QThreadWorker #1 / opt_design #1                             25.11-s102_1
[11/29 02:07:32      0s] =============================================================================================
[11/29 02:07:32      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:32      0s] ---------------------------------------------------------------------------------------------
[11/29 02:07:32      0s] [ MISC                   ]          0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:07:32      0s] ---------------------------------------------------------------------------------------------
[11/29 02:07:32      0s]  QThreadWorker #1 TOTAL             0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:07:32      0s] ---------------------------------------------------------------------------------------------

 
[11/29 02:07:32    363s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[11/29 02:07:32    363s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[11/29 02:07:32    363s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[11/29 02:07:32    363s] |-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[11/29 02:07:32    363s] | initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:01  |        4027 |    0 |   0 |
[11/29 02:07:32    363s] | route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4028 |      |     |
[11/29 02:07:32    363s] | simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        4030 |      |     |
[11/29 02:07:32    363s] | excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4030 |      |     |
[11/29 02:07:32    363s] | global_opt              |           |    0.226 |           |        0 |       69.67 |            |              | 0:00:05  |        4031 |      |     |
[11/29 02:07:32    363s] | area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4022 |      |     |
[11/29 02:07:32    363s] | area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4029 |      |     |
[11/29 02:07:32    363s] | area_reclaiming_3       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4028 |      |     |
[11/29 02:07:32    363s] | local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:02  |        4025 |      |     |
[11/29 02:07:32    363s] | global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4000 |      |     |
[11/29 02:07:32    363s] | route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4000 |      |     |
[11/29 02:07:32    363s] | drv_eco_fixing          |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4046 |    0 |   0 |
[11/29 02:07:32    363s] | legalization            |           |          |           |          |             |            |              | 0:00:01  |        4037 |      |     |
[11/29 02:07:32    363s] | final_summary           |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:03  |        4042 |    0 |   0 |
[11/29 02:07:32    363s]  ------------------------------------------------------------------------------------------------------------------------------------------------------- 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4042.5M, current mem=4042.5M)

[11/29 02:07:32    363s] End: Collecting metrics
[11/29 02:07:32    363s] **opt_design ... cpu = 0:00:36, real = 0:01:05, mem = 4042.5M, totSessionCpu=0:06:04 **
[11/29 02:07:32    363s] *** Finished opt_design ***
[11/29 02:07:32    363s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:07:32    363s] UM:*                                                                   final
[11/29 02:07:33    363s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:07:33    363s] UM:*                                                                   opt_design_postcts
[11/29 02:07:41    364s] Info: final physical memory for 2 CRR processes is 1079.69MB.
[11/29 02:07:43    364s] Info: Summary of CRR changes:
[11/29 02:07:43    364s]       - Timing transform commits:       0
[11/29 02:07:43    364s] 
[11/29 02:07:43    364s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:42.7 real=  0:01:50)
[11/29 02:07:43    364s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:05.1 real=0:00:05.0)
[11/29 02:07:43    364s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:05.5 real=0:00:05.5)
[11/29 02:07:43    364s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:04.5 real=0:00:04.6)
[11/29 02:07:43    364s] Deleting Lib Analyzer.
[11/29 02:07:43    364s] Info: Destroy the CCOpt slew target map.
[11/29 02:07:43    364s] 
[11/29 02:07:43    364s] *** Summary of all messages that are not suppressed in this session:
[11/29 02:07:43    364s] Severity  ID               Count  Summary                                  
[11/29 02:07:43    364s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[11/29 02:07:43    364s] ERROR     IMPEXT-2827          2  Found a NONDEFAULT RULE '%s' with layer ...
[11/29 02:07:43    364s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[11/29 02:07:43    364s] WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
[11/29 02:07:43    364s] *** Message Summary: 36 warning(s), 2 error(s)
[11/29 02:07:43    364s] 
[11/29 02:07:43    364s] clean pInstBBox. size 0
[11/29 02:07:43    364s] Cell top LLGs are deleted
[11/29 02:07:43    364s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:43    364s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:43    364s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:07:43    364s] *** opt_design #1 [finish] () : cpu/real = 0:00:36.3/0:01:15.5 (0.5), totSession cpu/real = 0:06:04.2/0:08:08.9 (0.7), mem = 4042.6M
[11/29 02:07:43    364s] 
[11/29 02:07:43    364s] =============================================================================================
[11/29 02:07:43    364s]  Final TAT Report : opt_design #1                                               25.11-s102_1
[11/29 02:07:43    364s] =============================================================================================
[11/29 02:07:43    364s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:43    364s] ---------------------------------------------------------------------------------------------
[11/29 02:07:43    364s] [ InitOpt                ]      1   0:00:29.9  (  39.6 % )     0:00:31.2 /  0:00:03.2    0.1
[11/29 02:07:43    364s] [ GlobalOpt              ]      1   0:00:04.7  (   6.2 % )     0:00:04.7 /  0:00:04.7    1.0
[11/29 02:07:43    364s] [ DrvOpt                 ]      2   0:00:03.8  (   5.0 % )     0:00:03.8 /  0:00:03.8    1.0
[11/29 02:07:43    364s] [ SimplifyNetlist        ]      1   0:00:00.9  (   1.2 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:07:43    364s] [ AreaOpt                ]      3   0:00:04.1  (   5.4 % )     0:00:06.5 /  0:00:06.5    1.0
[11/29 02:07:43    364s] [ ExcludedClockNetOpt    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:07:43    364s] [ ViewPruning            ]     10   0:00:00.2  (   0.3 % )     0:00:00.5 /  0:00:00.4    1.0
[11/29 02:07:43    364s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.2 % )     0:00:02.5 /  0:00:02.0    0.8
[11/29 02:07:43    364s] [ MetricReport           ]     14   0:00:04.3  (   5.6 % )     0:00:04.3 /  0:00:03.7    0.9
[11/29 02:07:43    364s] [ DrvReport              ]      2   0:00:01.7  (   2.2 % )     0:00:01.7 /  0:00:01.2    0.7
[11/29 02:07:43    364s] [ CongRefineRouteType    ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:43    364s] [ LocalWireReclaim       ]      1   0:00:00.2  (   0.2 % )     0:00:01.8 /  0:00:01.8    1.0
[11/29 02:07:43    364s] [ SlackTraversorInit     ]      8   0:00:00.2  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:07:43    364s] [ PowerInterfaceInit     ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    1.0
[11/29 02:07:43    364s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.1 % )     0:00:00.3 /  0:00:00.2    0.9
[11/29 02:07:43    364s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:43    364s] [ ReportTranViolation    ]      2   0:00:00.5  (   0.6 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:07:43    364s] [ ReportCapViolation     ]      2   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:07:43    364s] [ RefinePlace            ]      3   0:00:04.3  (   5.7 % )     0:00:04.4 /  0:00:04.4    1.0
[11/29 02:07:43    364s] [ DetailPlaceInit        ]      4   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.2    0.9
[11/29 02:07:43    364s] [ EarlyGlobalRoute       ]      2   0:00:00.5  (   0.7 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:07:43    364s] [ ExtractRC              ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:07:43    364s] [ UpdateTimingGraph      ]      6   0:00:00.5  (   0.7 % )     0:00:03.5 /  0:00:03.4    1.0
[11/29 02:07:43    364s] [ FullDelayCalc          ]      3   0:00:03.2  (   4.2 % )     0:00:03.2 /  0:00:03.1    1.0
[11/29 02:07:43    364s] [ TimingUpdate           ]     52   0:00:01.9  (   2.5 % )     0:00:01.9 /  0:00:01.8    1.0
[11/29 02:07:43    364s] [ TimingReport           ]      2   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:07:43    364s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:43    364s] [ IncrTimingUpdate       ]      8   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:07:43    364s] [ MISC                   ]          0:00:13.1  (  17.3 % )     0:00:13.1 /  0:00:03.0    0.2
[11/29 02:07:43    364s] ---------------------------------------------------------------------------------------------
[11/29 02:07:43    364s]  opt_design #1 TOTAL                0:01:15.5  ( 100.0 % )     0:01:15.5 /  0:00:36.3    0.5
[11/29 02:07:43    364s] ---------------------------------------------------------------------------------------------
[11/29 02:07:43    364s] 
[11/29 02:07:43    364s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:07:43    364s] 
[11/29 02:07:43    364s] TimeStamp Deleting Cell Server End ...
[11/29 02:07:43    364s] @file 72:
[11/29 02:07:43    364s] @@file 73: report_area > $LAYOUT_REPORTS/area_postcts.txt
[11/29 02:07:43    364s] @@file 74: report_power > $LAYOUT_REPORTS/power_postcts.txt
[11/29 02:07:43    364s] env CDS_WORKAREA is set to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout
[11/29 02:07:44    365s] *



[11/29 02:07:44    365s] Total Power
[11/29 02:07:44    365s] -----------------------------------------------------------------------------------------
[11/29 02:07:44    365s] Total Internal Power:        5.63893773 	   83.3646%
[11/29 02:07:44    365s] Total Switching Power:       1.00724444 	   14.8908%
[11/29 02:07:44    365s] Total Leakage Power:         0.11800507 	    1.7446%
[11/29 02:07:44    365s] Total Power:                 6.76418723
[11/29 02:07:44    365s] -----------------------------------------------------------------------------------------
[11/29 02:07:44    365s] Processing average sequential pin duty cycle 
[11/29 02:07:44    365s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:07:44    365s] 
[11/29 02:07:44    365s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:07:44    365s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:07:44    365s] Summary for sequential cells identification: 
[11/29 02:07:44    365s]   Identified SBFF number: 16
[11/29 02:07:44    365s]   Identified MBFF number: 0
[11/29 02:07:44    365s]   Identified SB Latch number: 4
[11/29 02:07:44    365s]   Identified MB Latch number: 0
[11/29 02:07:44    365s]   Not identified SBFF number: 0
[11/29 02:07:44    365s]   Not identified MBFF number: 0
[11/29 02:07:44    365s]   Not identified SB Latch number: 1
[11/29 02:07:44    365s]   Not identified MB Latch number: 0
[11/29 02:07:44    365s]   Number of sequential cells which are not FFs: 8
[11/29 02:07:44    365s]  Visiting view : default_emulate_view
[11/29 02:07:44    365s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:07:44    365s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:07:44    365s]  Visiting view : default_emulate_view
[11/29 02:07:44    365s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:07:44    365s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:07:44    365s] TLC MultiMap info (StdDelay):
[11/29 02:07:44    365s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:07:44    365s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:07:44    365s]  Setting StdDelay to: 10.2ps
[11/29 02:07:44    365s] 
[11/29 02:07:44    365s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:07:44    365s] @@file 75: time_design -post_cts -slack_report > $LAYOUT_REPORTS/timing_setup_postcts.txt
[11/29 02:07:44    365s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:07:45    365s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3931.2M, EPOCH TIME: 1764400065.069658
[11/29 02:07:45    365s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:45    365s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:45    365s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3931.2M, EPOCH TIME: 1764400065.069878
[11/29 02:07:45    365s] Memory usage before memory release/compaction is 3931.2
[11/29 02:07:45    365s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:45    365s] Memory usage at end of DPlace-Cleanup is 3931.2M.
[11/29 02:07:45    366s] Effort level <high> specified for reg2reg path_group
[11/29 02:07:45    366s] Cell top LLGs are deleted
[11/29 02:07:45    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:45    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:45    366s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3934.3M, EPOCH TIME: 1764400065.353285
[11/29 02:07:45    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:45    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:45    366s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3934.3M, EPOCH TIME: 1764400065.353790
[11/29 02:07:45    366s] Max number of tech site patterns supported in site array is 256.
[11/29 02:07:45    366s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:07:45    366s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:07:45    366s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:07:45    366s] Fast DP-INIT is on for default
[11/29 02:07:45    366s] Atter site array init, number of instance map data is 0.
[11/29 02:07:45    366s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.012, MEM:3934.3M, EPOCH TIME: 1764400065.365988
[11/29 02:07:45    366s] 
[11/29 02:07:45    366s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:45    366s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:45    366s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.013, MEM:3934.3M, EPOCH TIME: 1764400065.366689
[11/29 02:07:45    366s] Cell top LLGs are deleted
[11/29 02:07:45    366s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:45    366s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:45    366s] 
[11/29 02:07:46    366s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:07:46    366s] 
[11/29 02:07:46    366s] =============================================================================================
[11/29 02:07:46    366s]  Final TAT Report : time_design #3                                              25.11-s102_1
[11/29 02:07:46    366s] =============================================================================================
[11/29 02:07:46    366s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:46    366s] ---------------------------------------------------------------------------------------------
[11/29 02:07:46    366s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:46    366s] [ OptSummaryReport       ]      1   0:00:00.1  (   9.9 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:07:46    366s] [ DrvReport              ]      1   0:00:00.3  (  29.3 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:07:46    366s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:46    366s] [ TimingUpdate           ]      1   0:00:00.1  (  12.0 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:07:46    366s] [ TimingReport           ]      1   0:00:00.1  (   9.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:46    366s] [ GenerateReports        ]      1   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:46    366s] [ MISC                   ]          0:00:00.4  (  34.1 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:07:46    366s] ---------------------------------------------------------------------------------------------
[11/29 02:07:46    366s]  time_design #3 TOTAL               0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    1.0
[11/29 02:07:46    366s] ---------------------------------------------------------------------------------------------
[11/29 02:07:46    366s] *** time_design #3 [finish] () : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:06:06.9/0:08:11.7 (0.7), mem = 3942.1M
[11/29 02:07:46    366s] @@file 76: time_design -post_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postcts.txt
[11/29 02:07:46    366s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:07:46    367s] 
[11/29 02:07:46    367s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:07:46    367s] 
[11/29 02:07:46    367s] TimeStamp Deleting Cell Server End ...
[11/29 02:07:46    367s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:3915.6M, EPOCH TIME: 1764400066.249383
[11/29 02:07:46    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:46    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:46    367s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:3915.6M, EPOCH TIME: 1764400066.249596
[11/29 02:07:46    367s] Memory usage before memory release/compaction is 3915.6
[11/29 02:07:46    367s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:07:46    367s] Memory usage at end of DPlace-Cleanup is 3915.6M.
[11/29 02:07:46    367s] Effort level <high> specified for reg2reg path_group
[11/29 02:07:46    367s] Cell top LLGs are deleted
[11/29 02:07:46    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:46    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:46    367s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3930.9M, EPOCH TIME: 1764400066.684680
[11/29 02:07:46    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:46    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:46    367s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3930.9M, EPOCH TIME: 1764400066.685173
[11/29 02:07:46    367s] Max number of tech site patterns supported in site array is 256.
[11/29 02:07:46    367s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:07:46    367s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:07:46    367s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:07:46    367s] Fast DP-INIT is on for default
[11/29 02:07:46    367s] Atter site array init, number of instance map data is 0.
[11/29 02:07:46    367s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.012, MEM:3930.9M, EPOCH TIME: 1764400066.697405
[11/29 02:07:46    367s] 
[11/29 02:07:46    367s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:46    367s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:46    367s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.013, MEM:3931.1M, EPOCH TIME: 1764400066.698067
[11/29 02:07:46    367s] Cell top LLGs are deleted
[11/29 02:07:46    367s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:46    367s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:47    367s] Topological Sorting (REAL = 0:00:00.0, MEM = 3949.1M, InitMEM = 3948.9M)
[11/29 02:07:47    368s] End AAE Lib Interpolated Model. (MEM=3949.093750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:47    368s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:47    368s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 3969.5M) ***
[11/29 02:07:48    368s] 
[11/29 02:07:48    369s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:07:48    369s] 
[11/29 02:07:48    369s] =============================================================================================
[11/29 02:07:48    369s]  Final TAT Report : time_design #4                                              25.11-s102_1
[11/29 02:07:48    369s] =============================================================================================
[11/29 02:07:48    369s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:07:48    369s] ---------------------------------------------------------------------------------------------
[11/29 02:07:48    369s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:07:48    369s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.1 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:07:48    369s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   9.5 % )     0:00:01.3 /  0:00:01.3    1.0
[11/29 02:07:48    369s] [ FullDelayCalc          ]      1   0:00:00.9  (  43.8 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:07:48    369s] [ TimingUpdate           ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:48    369s] [ TimingReport           ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:07:48    369s] [ GenerateReports        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:07:48    369s] [ MISC                   ]          0:00:00.7  (  31.5 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:07:48    369s] ---------------------------------------------------------------------------------------------
[11/29 02:07:48    369s]  time_design #4 TOTAL               0:00:02.2  ( 100.0 % )     0:00:02.2 /  0:00:02.1    1.0
[11/29 02:07:48    369s] ---------------------------------------------------------------------------------------------
[11/29 02:07:48    369s] *** time_design #4 [finish] () : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:06:09.0/0:08:13.8 (0.7), mem = 3905.2M
[11/29 02:07:48    369s] @@file 77: report_gate_count -out_file $LAYOUT_REPORTS/gates_postcts.txt
[11/29 02:07:48    369s] Gate area 0.7980 um^2
[11/29 02:07:48    369s] [0] top Gates=8261 Cells=2221 Area=6592.3 um^2
[11/29 02:07:48    369s] @file 78: report_qor -format text -file $LAYOUT_REPORTS/qor_postcts.txt
[11/29 02:07:48    369s] This command will be deprecated in future releases; please use report_metric.
[11/29 02:07:48    369s] @@file 79: report_route -summary > $LAYOUT_REPORTS/route_postcts.txt
[11/29 02:07:48    369s] @file 80:
[11/29 02:07:48    369s] @file 81: # Commence final detailed routing
[11/29 02:07:48    369s] @file 82: # (layers 1-11, medium effort on vias, timing+SI driven)
[11/29 02:07:48    369s] @@file 83: set_db route_design_top_routing_layer 10
[11/29 02:07:48    369s] #WARNING (NRIF-91) Option set_db route_top_routing_layer is not recommended. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
[11/29 02:07:48    369s] @@file 84: set_db route_design_bottom_routing_layer 1
[11/29 02:07:48    369s] #WARNING (NRIF-90) Option set_db route_bottom_routing_layer is not recommended. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
[11/29 02:07:48    369s] @file 85:
[11/29 02:07:48    369s] @file 86: #set_db route_design_detail_use_multi_cut_via_effort medium
[11/29 02:07:48    369s] @file 87: # high effort instead of medium fixes DRC spacing violation
[11/29 02:07:48    369s] @@file 88: set_db route_design_concurrent_minimize_via_count_effort high
[11/29 02:07:48    369s] @@file 89: set_db route_design_detail_fix_antenna true
[11/29 02:07:48    369s] @@file 90: set_db route_design_with_timing_driven true
[11/29 02:07:48    369s] @@file 91: set_db route_design_with_si_driven true
[11/29 02:07:48    369s] @file 92:
[11/29 02:07:48    369s] @@file 93: route_design -global_detail -via_opt
[11/29 02:07:48    369s] #% Begin route_design (date=11/29 02:07:48, mem=3906.0M)
[11/29 02:07:48    369s] ### Time Record (route_design) is installed.
[11/29 02:07:48    369s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3906.03 (MB), peak = 4341.07 (MB)
[11/29 02:07:48    369s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[11/29 02:07:48    369s] #**INFO: setDesignMode -flowEffort standard
[11/29 02:07:48    369s] #**INFO: setDesignMode -powerEffort none
[11/29 02:07:48    369s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/29 02:07:48    369s] #WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
[11/29 02:07:48    369s] **INFO: User settings:
[11/29 02:07:48    369s] delaycal_default_net_delay                               1000ps
[11/29 02:07:48    369s] delaycal_default_net_load                                0.5pf
[11/29 02:07:48    369s] delaycal_enable_high_fanout                              true
[11/29 02:07:48    369s] delaycal_enable_ideal_seq_async_pins                     false
[11/29 02:07:48    369s] delaycal_eng_enablepreplacedflow                         false
[11/29 02:07:48    369s] delaycal_ignore_net_load                                 false
[11/29 02:07:48    369s] delaycal_input_transition_delay                          0.1ps
[11/29 02:07:48    369s] delaycal_socv_accuracy_mode                              low
[11/29 02:07:48    369s] delaycal_use_default_delay_limit                         1000
[11/29 02:07:48    369s] setAnalysisMode -skew                                    true
[11/29 02:07:48    369s] setAnalysisMode -virtualIPO                              false
[11/29 02:07:48    369s] setDelayCalMode -engine                                  aae
[11/29 02:07:48    369s] extract_rc_engine                                        pre_route
[11/29 02:07:48    369s] route_bottom_routing_layer                               1
[11/29 02:07:48    369s] route_concurrent_minimize_via_count_effort               high
[11/29 02:07:48    369s] route_detail_fix_antenna                                 true
[11/29 02:07:48    369s] route_exp_dont_invoke_reclaim_antenna_diode              true
[11/29 02:07:48    369s] route_extract_third_party_compatible                     false
[11/29 02:07:48    369s] route_global_exp_timing_driven_std_delay                 10.2
[11/29 02:07:48    369s] route_route_side                                         front
[11/29 02:07:48    369s] route_top_routing_layer                                  10
[11/29 02:07:48    369s] route_with_si_driven                                     true
[11/29 02:07:48    369s] route_with_timing_driven                                 true
[11/29 02:07:48    369s] getAnalysisMode -skew                                    true
[11/29 02:07:48    369s] getAnalysisMode -virtualIPO                              false
[11/29 02:07:48    369s] getDelayCalMode -engine                                  aae
[11/29 02:07:48    369s] get_power_analysis_mode -report_power_quiet              false
[11/29 02:07:48    369s] getAnalysisMode -skew                                    true
[11/29 02:07:48    369s] getAnalysisMode -virtualIPO                              false
[11/29 02:07:48    369s] #default_emulate_rc_corner has no qx tech file defined
[11/29 02:07:48    369s] #No active RC corner or QRC tech file is missing.
[11/29 02:07:48    369s] #**INFO: multi-cut via swapping will not be performed after routing.
[11/29 02:07:48    369s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[11/29 02:07:48    369s] OPERPROF: Starting checkPlace at level 1, MEM:3906.1M, EPOCH TIME: 1764400068.630044
[11/29 02:07:48    369s] Processing tracks to init pin-track alignment.
[11/29 02:07:48    369s] z: 2, totalTracks: 1
[11/29 02:07:48    369s] z: 4, totalTracks: 1
[11/29 02:07:48    369s] z: 6, totalTracks: 1
[11/29 02:07:48    369s] z: 8, totalTracks: 1
[11/29 02:07:48    369s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:07:48    369s] Cell top LLGs are deleted
[11/29 02:07:48    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:48    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:48    369s] # Building top llgBox search-tree.
[11/29 02:07:48    369s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3906.4M, EPOCH TIME: 1764400068.661763
[11/29 02:07:48    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:48    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:48    369s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3906.4M, EPOCH TIME: 1764400068.662364
[11/29 02:07:48    369s] Max number of tech site patterns supported in site array is 256.
[11/29 02:07:48    369s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:07:48    369s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:07:48    369s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:07:48    369s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:07:48    369s] SiteArray: use 253,952 bytes
[11/29 02:07:48    369s] SiteArray: current memory after site array memory allocation 3906.3M
[11/29 02:07:48    369s] SiteArray: FP blocked sites are writable
[11/29 02:07:48    369s] Keep-away cache is enable on metals: 1-10
[11/29 02:07:48    369s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:07:48    369s] Atter site array init, number of instance map data is 0.
[11/29 02:07:48    369s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.003, REAL:0.003, MEM:3906.3M, EPOCH TIME: 1764400068.665103
[11/29 02:07:48    369s] 
[11/29 02:07:48    369s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:07:48    369s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:07:48    369s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.004, REAL:0.004, MEM:3906.3M, EPOCH TIME: 1764400068.665533
[11/29 02:07:48    369s] Begin checking placement ... (start mem=3906.1M, init mem=3906.3M)
[11/29 02:07:48    369s] Begin checking exclusive groups violation ...
[11/29 02:07:48    369s] There are 0 groups to check, max #box is 0, total #box is 0
[11/29 02:07:48    369s] Finished checking exclusive groups violations. Found 0 Vio.
[11/29 02:07:48    369s] 
[11/29 02:07:48    369s] Running CheckPlace using 1 thread in normal mode...
[11/29 02:07:48    369s] 
[11/29 02:07:48    369s] ...checkPlace normal is done!
[11/29 02:07:48    369s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3906.8M, EPOCH TIME: 1764400068.685606
[11/29 02:07:48    369s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3906.8M, EPOCH TIME: 1764400068.686875
[11/29 02:07:48    369s] *info: Placed = 2221          
[11/29 02:07:48    369s] *info: Unplaced = 0           
[11/29 02:07:48    369s] Placement Density:69.66%(6592/9462)
[11/29 02:07:48    369s] Placement Density (including fixed std cells):69.66%(6592/9462)
[11/29 02:07:48    369s] Cell top LLGs are deleted
[11/29 02:07:48    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:07:48    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:48    369s] # Resetting pin-track-align track data.
[11/29 02:07:48    369s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:48    369s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:07:48    369s] Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3906.8M)
[11/29 02:07:48    369s] OPERPROF: Finished checkPlace at level 1, CPU:0.067, REAL:0.067, MEM:3906.8M, EPOCH TIME: 1764400068.697248
[11/29 02:07:48    369s] 
[11/29 02:07:48    369s] changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
[11/29 02:07:48    369s] *** Changed status on (1) nets in Clock.
[11/29 02:07:48    369s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3907.2M) ***
[11/29 02:07:48    369s] 
[11/29 02:07:48    369s] route_global_detail
[11/29 02:07:48    369s] 
[11/29 02:07:48    369s] #Start route_global_detail on Sat Nov 29 02:07:48 2025
[11/29 02:07:48    369s] #
[11/29 02:07:48    369s] ### Time Record (route_global_detail) is installed.
[11/29 02:07:48    369s] ### Time Record (Pre Callback) is installed.
[11/29 02:07:48    369s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:07:48    369s] ### Time Record (Pre Callback) is uninstalled.
[11/29 02:07:48    369s] ### Time Record (DB Import) is installed.
[11/29 02:07:48    369s] ### Time Record (Timing Data Generation) is installed.
[11/29 02:07:48    369s] #Generating timing data, please wait...
[11/29 02:07:48    369s] #3401 total nets, 2948 already routed, 2948 will ignore in trialRoute
[11/29 02:07:48    369s] ### run_trial_route starts on Sat Nov 29 02:07:48 2025 with memory = 3900.93 (MB), peak = 4341.07 (MB)
[11/29 02:07:49    370s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.2 GB
[11/29 02:07:49    370s] ### dump_timing_file starts on Sat Nov 29 02:07:49 2025 with memory = 3898.89 (MB), peak = 4341.07 (MB)
[11/29 02:07:49    370s] ### extractRC starts on Sat Nov 29 02:07:49 2025 with memory = 3898.89 (MB), peak = 4341.07 (MB)
[11/29 02:07:49    370s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:07:49    370s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:07:49    370s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:07:49    370s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:07:49    370s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:07:49    370s] ### extractRC cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:4.2 GB
[11/29 02:07:49    370s] #Dump tif for version 2.1
[11/29 02:07:49    370s] End AAE Lib Interpolated Model. (MEM=3935.144531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:50    371s] Total number of fetched objects 3401
[11/29 02:07:50    371s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:07:50    371s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:07:50    371s] End delay calculation. (MEM=3957.23 CPU=0:00:00.5 REAL=0:00:00.0)
[11/29 02:07:51    372s] 
[11/29 02:07:51    372s] #Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3900.42 (MB), peak = 4341.07 (MB)
[11/29 02:07:51    372s] ### dump_timing_file cpu:00:00:02, real:00:00:02, mem:3.8 GB, peak:4.2 GB
[11/29 02:07:51    372s] #Done generating timing data.
[11/29 02:07:51    372s] ### Time Record (Timing Data Generation) is uninstalled.
[11/29 02:07:51    372s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[11/29 02:07:53    373s] ### Net info: total nets: 864311
[11/29 02:07:53    373s] ### Net info: dirty nets: 0
[11/29 02:07:53    373s] ### Net info: marked as disconnected nets: 0
[11/29 02:07:54    374s] ### Net info: fully routed nets: 1
[11/29 02:07:54    374s] ### Net info: trivial (< 2 pins) nets: 861363
[11/29 02:07:54    374s] ### Net info: unrouted nets: 2947
[11/29 02:07:54    374s] ### Net info: re-extraction nets: 0
[11/29 02:07:54    374s] ### Net info: ignored nets: 0
[11/29 02:07:54    374s] ### Net info: skip routing nets: 0
[11/29 02:07:57    378s] #Start reading timing information from file .timing_file_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676.tif.gz ...
[11/29 02:07:57    378s] #Read in timing information for 12554 ports, 2221 instances from timing file .timing_file_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676.tif.gz.
[11/29 02:07:58    379s] ### import design signature (14): route=1421533171 fixed_route=675546099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=970151302 dirty_area=0 del_dirty_area=0 cell=1009948363 placement=960160833 pin_access=1 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1 timing=675546099 sns=675546099 ppa_info=1805531809
[11/29 02:07:58    379s] ### Time Record (DB Import) is uninstalled.
[11/29 02:07:58    379s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[11/29 02:07:58    379s] ### Time Record (Data Preparation) is installed.
[11/29 02:07:58    379s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:07:58    379s] ### Time Record (Global Routing) is installed.
[11/29 02:07:58    379s] ### Time Record (Global Routing) is uninstalled.
[11/29 02:07:58    379s] #Total number of trivial nets (e.g. < 2 pins) = 861363 (skipped).
[11/29 02:07:58    379s] #Total number of routable nets = 2948.
[11/29 02:07:58    379s] #Total number of nets in the design = 864311.
[11/29 02:07:58    379s] #2947 routable nets do not have any wires.
[11/29 02:07:58    379s] #1 routable net has routed wires.
[11/29 02:07:58    379s] #2947 nets will be global routed.
[11/29 02:07:58    379s] ### Time Record (Data Preparation) is installed.
[11/29 02:07:59    379s] #Start routing data preparation on Sat Nov 29 02:07:59 2025
[11/29 02:07:59    379s] #
[11/29 02:07:59    380s] ### Time Record (Cell Pin Access) is installed.
[11/29 02:07:59    380s] #Rebuild pin access data for design.
[11/29 02:07:59    380s] #Initial pin access analysis.
[11/29 02:07:59    380s] #Detail pin access analysis.
[11/29 02:07:59    380s] #Done pin access analysis.
[11/29 02:07:59    380s] ### Time Record (Cell Pin Access) is uninstalled.
[11/29 02:07:59    380s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[11/29 02:07:59    380s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[11/29 02:07:59    380s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[11/29 02:07:59    380s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:07:59    380s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:07:59    380s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:07:59    380s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/29 02:07:59    380s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/29 02:07:59    380s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[11/29 02:07:59    380s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[11/29 02:07:59    380s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1) top shield layer=10(metal10)
[11/29 02:07:59    380s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[11/29 02:07:59    380s] #pin_access_rlayer=2(metal2) num_routing_layer=10 top_routing_layer=10 top_ripin_layer=10
[11/29 02:07:59    380s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[11/29 02:07:59    380s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/29 02:08:00    380s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4252.09 (MB), peak = 4341.07 (MB)
[11/29 02:08:00    381s] #Regenerating Ggrids automatically.
[11/29 02:08:00    381s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[11/29 02:08:00    381s] #Using automatically generated G-grids.
[11/29 02:08:01    381s] #Done routing data preparation.
[11/29 02:08:01    381s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4264.15 (MB), peak = 4341.07 (MB)
[11/29 02:08:01    382s] #
[11/29 02:08:01    382s] #Finished routing data preparation on Sat Nov 29 02:08:01 2025
[11/29 02:08:01    382s] #
[11/29 02:08:01    382s] #Cpu time = 00:00:03
[11/29 02:08:01    382s] #Elapsed time = 00:00:03
[11/29 02:08:01    382s] #Increased memory = 18.89 (MB)
[11/29 02:08:01    382s] #Total memory = 4264.19 (MB)
[11/29 02:08:01    382s] #Peak memory = 4341.07 (MB)
[11/29 02:08:01    382s] #
[11/29 02:08:01    382s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:08:01    382s] ### Time Record (Global Routing) is installed.
[11/29 02:08:01    382s] #
[11/29 02:08:01    382s] #Start global routing on Sat Nov 29 02:08:01 2025
[11/29 02:08:01    382s] #
[11/29 02:08:01    382s] #
[11/29 02:08:01    382s] #Start global routing initialization on Sat Nov 29 02:08:01 2025
[11/29 02:08:01    382s] #
[11/29 02:08:02    382s] #Number of eco nets is 0
[11/29 02:08:02    382s] #
[11/29 02:08:02    382s] #Start global routing data preparation on Sat Nov 29 02:08:02 2025
[11/29 02:08:02    382s] #
[11/29 02:08:02    382s] ### build_merged_routing_blockage_rect_list starts on Sat Nov 29 02:08:02 2025 with memory = 4264.19 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    382s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    382s] #Start routing resource analysis on Sat Nov 29 02:08:02 2025
[11/29 02:08:02    382s] #
[11/29 02:08:02    382s] ### init_is_bin_blocked starts on Sat Nov 29 02:08:02 2025 with memory = 4264.19 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    382s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Nov 29 02:08:02 2025 with memory = 4267.06 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### adjust_flow_cap starts on Sat Nov 29 02:08:02 2025 with memory = 4267.06 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### adjust_flow_per_partial_route_obs starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### set_via_blocked starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### copy_flow starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] #Routing resource analysis is done on Sat Nov 29 02:08:02 2025
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] ### report_flow_cap starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] #  Resource Analysis:
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/29 02:08:02    383s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/29 02:08:02    383s] #  --------------------------------------------------------------
[11/29 02:08:02    383s] #  metal1         H         387         765        3157    58.54%
[11/29 02:08:02    383s] #  metal2         V         361          88        3157     4.69%
[11/29 02:08:02    383s] #  metal3         H        1068          84        3157     0.00%
[11/29 02:08:02    383s] #  metal4         V         251          54        3157     6.27%
[11/29 02:08:02    383s] #  metal5         H         527          48        3157     0.00%
[11/29 02:08:02    383s] #  metal6         V         238          67        3157     8.36%
[11/29 02:08:02    383s] #  metal7         H         152          39        3157     7.32%
[11/29 02:08:02    383s] #  metal8         V          74          27        3157    18.78%
[11/29 02:08:02    383s] #  metal9         H          53          24        3157    30.95%
[11/29 02:08:02    383s] #  metal10        V          39           1        3157     3.20%
[11/29 02:08:02    383s] #  --------------------------------------------------------------
[11/29 02:08:02    383s] #  Total                   3151      22.05%       31570    13.81%
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### analyze_m2_tracks starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### report_initial_resource starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### mark_pg_pins_accessibility starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### set_net_region starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] #Global routing data preparation is done on Sat Nov 29 02:08:02 2025
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] ### prepare_level starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### init level 1 starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### Level 1 hgrid = 41 X 77
[11/29 02:08:02    383s] ### init level 2 starts on Sat Nov 29 02:08:02 2025 with memory = 4266.84 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### Level 2 hgrid = 11 X 20  (large_net only)
[11/29 02:08:02    383s] ### prepare_level_flow starts on Sat Nov 29 02:08:02 2025 with memory = 4267.18 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### init_flow_edge starts on Sat Nov 29 02:08:02 2025 with memory = 4267.18 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### init_flow_edge starts on Sat Nov 29 02:08:02 2025 with memory = 4267.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] #Global routing initialization is done on Sat Nov 29 02:08:02 2025
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4267.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] #
[11/29 02:08:02    383s] ### routing large nets 
[11/29 02:08:02    383s] #start global routing iteration 1...
[11/29 02:08:02    383s] ### init_flow_edge starts on Sat Nov 29 02:08:02 2025 with memory = 4267.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:02    383s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:03    383s] ### routing at level 2 (topmost level) iter 0
[11/29 02:08:03    384s] ### Uniform Hboxes (3x5)
[11/29 02:08:03    384s] ### routing at level 1 iter 0 for 0 hboxes
[11/29 02:08:03    384s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4280.17 (MB), peak = 4341.07 (MB)
[11/29 02:08:03    384s] #
[11/29 02:08:03    384s] #start global routing iteration 2...
[11/29 02:08:03    384s] ### init_flow_edge starts on Sat Nov 29 02:08:03 2025 with memory = 4280.17 (MB), peak = 4341.07 (MB)
[11/29 02:08:03    384s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:03    384s] ### cal_flow starts on Sat Nov 29 02:08:03 2025 with memory = 4279.88 (MB), peak = 4341.07 (MB)
[11/29 02:08:03    384s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:03    384s] ### routing at level 1 (topmost level) iter 0
[11/29 02:08:04    385s] ### measure_qor starts on Sat Nov 29 02:08:04 2025 with memory = 4283.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:04    385s] ### measure_congestion starts on Sat Nov 29 02:08:04 2025 with memory = 4283.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:04    385s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:04    385s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:04    385s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4282.91 (MB), peak = 4341.07 (MB)
[11/29 02:08:04    385s] #
[11/29 02:08:04    385s] #start global routing iteration 3...
[11/29 02:08:04    385s] ### routing at level 1 (topmost level) iter 1
[11/29 02:08:05    385s] ### measure_qor starts on Sat Nov 29 02:08:05 2025 with memory = 4283.79 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    385s] ### measure_congestion starts on Sat Nov 29 02:08:05 2025 with memory = 4283.79 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    385s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] ### route_end starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #Total number of trivial nets (e.g. < 2 pins) = 861363 (skipped).
[11/29 02:08:05    386s] #Total number of routable nets = 2948.
[11/29 02:08:05    386s] #Total number of nets in the design = 864311.
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #2948 routable nets have routed wires.
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #Routed nets constraints summary:
[11/29 02:08:05    386s] #-----------------------------
[11/29 02:08:05    386s] #        Rules   Unconstrained  
[11/29 02:08:05    386s] #-----------------------------
[11/29 02:08:05    386s] #      Default            2947  
[11/29 02:08:05    386s] #-----------------------------
[11/29 02:08:05    386s] #        Total            2947  
[11/29 02:08:05    386s] #-----------------------------
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #Routing constraints summary of the whole design:
[11/29 02:08:05    386s] #-----------------------------
[11/29 02:08:05    386s] #        Rules   Unconstrained  
[11/29 02:08:05    386s] #-----------------------------
[11/29 02:08:05    386s] #      Default            2948  
[11/29 02:08:05    386s] #-----------------------------
[11/29 02:08:05    386s] #        Total            2948  
[11/29 02:08:05    386s] #-----------------------------
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] ### adjust_flow_per_partial_route_obs starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### cal_base_flow starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### init_flow_edge starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### cal_flow starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### report_overcon starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #                 OverCon       OverCon       OverCon          
[11/29 02:08:05    386s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/29 02:08:05    386s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[11/29 02:08:05    386s] #  --------------------------------------------------------------------------
[11/29 02:08:05    386s] #  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.51  
[11/29 02:08:05    386s] #  metal2      193(6.11%)     32(1.01%)      2(0.06%)   (7.19%)     0.43  
[11/29 02:08:05    386s] #  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
[11/29 02:08:05    386s] #  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
[11/29 02:08:05    386s] #  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.12  
[11/29 02:08:05    386s] #  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.24  
[11/29 02:08:05    386s] #  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.19  
[11/29 02:08:05    386s] #  metal8        1(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.28  
[11/29 02:08:05    386s] #  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.23  
[11/29 02:08:05    386s] #  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
[11/29 02:08:05    386s] #  --------------------------------------------------------------------------
[11/29 02:08:05    386s] #     Total    194(0.64%)     32(0.11%)      2(0.01%)   (0.76%)
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[11/29 02:08:05    386s] #  Overflow after GR: 0.00% H + 0.76% V
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### cal_base_flow starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### init_flow_edge starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### cal_flow starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### generate_cong_map_content starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### Sync with Inovus CongMap starts on Sat Nov 29 02:08:05 2025 with memory = 4282.95 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] #Hotspot report including placement blocked areas
[11/29 02:08:05    386s] OPERPROF: Starting HotSpotCal at level 1, MEM:4283.0M, EPOCH TIME: 1764400085.598985
[11/29 02:08:05    386s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/29 02:08:05    386s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[11/29 02:08:05    386s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/29 02:08:05    386s] [hotspot] |   metal1(H)    |              1.00 |              3.00 |    50.40    33.59    56.00    39.20 |
[11/29 02:08:05    386s] [hotspot] |   metal2(V)    |              1.00 |              6.00 |    67.20    22.39    72.80    28.00 |
[11/29 02:08:05    386s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[11/29 02:08:05    386s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[11/29 02:08:05    386s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[11/29 02:08:05    386s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[11/29 02:08:05    386s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[11/29 02:08:05    386s] [hotspot] |   metal8(V)    |              3.00 |              5.00 |    84.00    33.59    85.31    50.40 |
[11/29 02:08:05    386s] [hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[11/29 02:08:05    386s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[11/29 02:08:05    386s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/29 02:08:05    386s] [hotspot] |      worst     | (metal8)     3.00 | (metal2)     6.00 |                                     |
[11/29 02:08:05    386s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/29 02:08:05    386s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 4.00 (area is in unit of 4 std-cell row bins)
[11/29 02:08:05    386s] [hotspot] |   all layers   |              1.00 |              4.00 |                                     |
[11/29 02:08:05    386s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[11/29 02:08:05    386s] [hotspot] max/total 1.00/4.00, big hotspot (>10) total 0.00
[11/29 02:08:05    386s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 1.00/4.00 (area is in unit of 4 std-cell row bins)
[11/29 02:08:05    386s] [hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[11/29 02:08:05    386s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:08:05    386s] [hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[11/29 02:08:05    386s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:08:05    386s] [hotspot] |  1  |    11.20    28.00    16.80    33.59 |        1.00   | u_systolic_array_top          |
[11/29 02:08:05    386s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:08:05    386s] [hotspot] |  2  |    67.20    39.20    72.80    44.80 |        1.00   | u_systolic_array_top          |
[11/29 02:08:05    386s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:08:05    386s] [hotspot] |  3  |    11.20    61.59    16.80    67.20 |        1.00   | u_systolic_array_top          |
[11/29 02:08:05    386s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:08:05    386s] Top 4 hotspots total area: 4.00
[11/29 02:08:05    386s] [hotspot] |  4  |    11.20   117.59    16.80   123.20 |        1.00   | u_systolic_array_top          |
[11/29 02:08:05    386s] [hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[11/29 02:08:05    386s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.009, REAL:0.008, MEM:4284.0M, EPOCH TIME: 1764400085.607271
[11/29 02:08:05    386s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### update starts on Sat Nov 29 02:08:05 2025 with memory = 4283.70 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] #Complete Global Routing.
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #  Routing Statistics
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] #----------------+-----------+------+
[11/29 02:08:05    386s] #  Layer         | Length(um)|  Vias|
[11/29 02:08:05    386s] #----------------+-----------+------+
[11/29 02:08:05    386s] #  active ( 0H)  |          0|     0|
[11/29 02:08:05    386s] #  metal1 ( 1H)  |         42|  8546|
[11/29 02:08:05    386s] #  metal2 ( 2V)  |       8516|  5924|
[11/29 02:08:05    386s] #  metal3 ( 3H)  |      12361|  1349|
[11/29 02:08:05    386s] #  metal4 ( 4V)  |       3161|   354|
[11/29 02:08:05    386s] #  metal5 ( 5H)  |       1579|   318|
[11/29 02:08:05    386s] #  metal6 ( 6V)  |        735|   163|
[11/29 02:08:05    386s] #  metal7 ( 7H)  |         46|    64|
[11/29 02:08:05    386s] #  metal8 ( 8V)  |         53|    56|
[11/29 02:08:05    386s] #  metal9 ( 9H)  |         18|     2|
[11/29 02:08:05    386s] #  metal10 (10V) |          0|     0|
[11/29 02:08:05    386s] #----------------+-----------+------+
[11/29 02:08:05    386s] #  Total         |      26511| 16776|
[11/29 02:08:05    386s] #----------------+-----------+------+
[11/29 02:08:05    386s] #
[11/29 02:08:05    386s] # Total half perimeter of net bounding box: 25123 um.
[11/29 02:08:05    386s] ### update cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### report_overcon starts on Sat Nov 29 02:08:05 2025 with memory = 4283.70 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:05    386s] ### report_overcon starts on Sat Nov 29 02:08:05 2025 with memory = 4283.70 (MB), peak = 4341.07 (MB)
[11/29 02:08:05    386s] #Max overcon = 5 tracks.
[11/29 02:08:05    386s] #Total overcon = 0.76%.
[11/29 02:08:05    386s] #Worst layer Gcell overcon rate = 0.03%.
[11/29 02:08:05    386s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:06    386s] ### route_end cpu:00:00:01, real:00:00:01, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:06    387s] ### global_route design signature (17): route=1281609231 net_attr=1068001510
[11/29 02:08:06    387s] #
[11/29 02:08:06    387s] #Global routing statistics:
[11/29 02:08:06    387s] #Cpu time = 00:00:04
[11/29 02:08:06    387s] #Elapsed time = 00:00:04
[11/29 02:08:06    387s] #Increased memory = 19.51 (MB)
[11/29 02:08:06    387s] #Total memory = 4283.70 (MB)
[11/29 02:08:06    387s] #Peak memory = 4341.07 (MB)
[11/29 02:08:06    387s] ### Time Record (Global Routing) is uninstalled.
[11/29 02:08:06    387s] #
[11/29 02:08:06    387s] #Finished global routing on Sat Nov 29 02:08:06 2025
[11/29 02:08:06    387s] #
[11/29 02:08:06    387s] #
[11/29 02:08:06    387s] ### Time Record (Data Preparation) is installed.
[11/29 02:08:06    387s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:08:06    387s] ### track-assign external-init starts on Sat Nov 29 02:08:06 2025 with memory = 4283.34 (MB), peak = 4341.07 (MB)
[11/29 02:08:06    387s] ### Time Record (Track Assignment) is installed.
[11/29 02:08:07    388s] ### Time Record (Data Preparation) is installed.
[11/29 02:08:07    388s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:08:08    388s] ### Time Record (Track Assignment) is uninstalled.
[11/29 02:08:08    388s] ### track-assign external-init cpu:00:00:01, real:00:00:01, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:08    388s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4283.34 (MB), peak = 4341.07 (MB)
[11/29 02:08:08    388s] ### track-assign engine-init starts on Sat Nov 29 02:08:08 2025 with memory = 4283.34 (MB), peak = 4341.07 (MB)
[11/29 02:08:08    388s] ### Time Record (Track Assignment) is installed.
[11/29 02:08:08    389s] ### track-assign engine-init cpu:00:00:01, real:00:00:01, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:08    389s] ### track-assign core-engine starts on Sat Nov 29 02:08:08 2025 with memory = 4283.34 (MB), peak = 4341.07 (MB)
[11/29 02:08:08    389s] #Start Track Assignment.
[11/29 02:08:09    390s] #Done with 3462 horizontal wires in 3 hboxes and 3148 vertical wires in 2 hboxes.
[11/29 02:08:09    390s] #Done with 588 horizontal wires in 3 hboxes and 647 vertical wires in 2 hboxes.
[11/29 02:08:10    390s] #Done with 3 horizontal wires in 3 hboxes and 2 vertical wires in 2 hboxes.
[11/29 02:08:10    390s] #
[11/29 02:08:10    390s] #Track assignment summary:
[11/29 02:08:10    390s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/29 02:08:10    390s] #------------------------------------------------------------------------
[11/29 02:08:10    390s] # metal1        32.28 	  0.22%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] # metal2      7178.52 	  0.08%  	  0.00% 	  0.02%
[11/29 02:08:10    390s] # metal3     11241.09 	  0.04%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] # metal4      2833.31 	  0.06%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] # metal5      1586.32 	  0.00%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] # metal6       733.69 	  0.04%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] # metal7        53.60 	  0.00%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] # metal8        50.33 	  0.00%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] # metal9        22.54 	  0.00%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[11/29 02:08:10    390s] #------------------------------------------------------------------------
[11/29 02:08:10    390s] # All       23731.67  	  0.05% 	  0.00% 	  0.00%
[11/29 02:08:10    390s] #Complete Track Assignment.
[11/29 02:08:10    391s] #
[11/29 02:08:10    391s] #  Routing Statistics
[11/29 02:08:10    391s] #
[11/29 02:08:10    391s] #----------------+-----------+------+
[11/29 02:08:10    391s] #  Layer         | Length(um)|  Vias|
[11/29 02:08:10    391s] #----------------+-----------+------+
[11/29 02:08:10    391s] #  active ( 0H)  |          0|     0|
[11/29 02:08:10    391s] #  metal1 ( 1H)  |         31|  8546|
[11/29 02:08:10    391s] #  metal2 ( 2V)  |       8309|  5924|
[11/29 02:08:10    391s] #  metal3 ( 3H)  |      12141|  1349|
[11/29 02:08:10    391s] #  metal4 ( 4V)  |       3108|   354|
[11/29 02:08:10    391s] #  metal5 ( 5H)  |       1584|   318|
[11/29 02:08:10    391s] #  metal6 ( 6V)  |        723|   163|
[11/29 02:08:10    391s] #  metal7 ( 7H)  |         46|    64|
[11/29 02:08:10    391s] #  metal8 ( 8V)  |         44|    56|
[11/29 02:08:10    391s] #  metal9 ( 9H)  |         15|     2|
[11/29 02:08:10    391s] #  metal10 (10V) |          0|     0|
[11/29 02:08:10    391s] #----------------+-----------+------+
[11/29 02:08:10    391s] #  Total         |      25999| 16776|
[11/29 02:08:10    391s] #----------------+-----------+------+
[11/29 02:08:10    391s] #
[11/29 02:08:10    391s] # Total half perimeter of net bounding box: 25123 um.
[11/29 02:08:10    391s] ### track_assign design signature (20): route=382653090
[11/29 02:08:10    391s] ### track-assign core-engine cpu:00:00:02, real:00:00:02, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:10    391s] ### Time Record (Track Assignment) is uninstalled.
[11/29 02:08:10    391s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4282.71 (MB), peak = 4341.07 (MB)
[11/29 02:08:10    391s] #
[11/29 02:08:10    391s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/29 02:08:10    391s] #Cpu time = 00:00:12
[11/29 02:08:10    391s] #Elapsed time = 00:00:12
[11/29 02:08:10    391s] #Increased memory = 37.41 (MB)
[11/29 02:08:10    391s] #Total memory = 4282.71 (MB)
[11/29 02:08:10    391s] #Peak memory = 4341.07 (MB)
[11/29 02:08:11    392s] ### Time Record (Detail Routing) is installed.
[11/29 02:08:12    393s] ### Time Record (Data Preparation) is installed.
[11/29 02:08:13    394s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:08:14    394s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[11/29 02:08:14    395s] #
[11/29 02:08:14    395s] #Start Detail Routing..
[11/29 02:08:14    395s] #start initial detail routing ...
[11/29 02:08:14    395s] ### Design has 0 dirty nets, 1906 dirty-areas)
[11/29 02:08:22    403s] #   number of violations = 17
[11/29 02:08:22    403s] #
[11/29 02:08:22    403s] #  By Layer and Type:
[11/29 02:08:22    403s] #
[11/29 02:08:22    403s] #---------+------+-------+
[11/29 02:08:22    403s] #  -      | Short| Totals|
[11/29 02:08:22    403s] #---------+------+-------+
[11/29 02:08:22    403s] #  metal1 |     0|      0|
[11/29 02:08:22    403s] #  metal2 |    17|     17|
[11/29 02:08:22    403s] #  Totals |    17|     17|
[11/29 02:08:22    403s] #---------+------+-------+
[11/29 02:08:22    403s] #
[11/29 02:08:22    403s] #453 out of 2221 instances (20.4%) need to be verified(marked ipoed), dirty area = 4.6%.
[11/29 02:08:22    403s] #82.07% of the total area is being checked for drcs
[11/29 02:08:23    404s] #82.1% of the total area was checked
[11/29 02:08:23    404s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 79.32%
[11/29 02:08:23    404s] ### Gcell ext dirty-map stats: fill = 2819[89.29%] (metal1 = 2194[69.50%], metal2 = 2426[76.85%], metal3 = 2558[81.03%], metal4 = 1065[33.73%], metal5 = 770[24.39%], metal6 = 339[10.74%], metal7-metal9 = 320[10.14%]), total gcell = 3157
[11/29 02:08:23    404s] #   number of violations = 17
[11/29 02:08:23    404s] #
[11/29 02:08:23    404s] #  By Layer and Type:
[11/29 02:08:23    404s] #
[11/29 02:08:23    404s] #---------+------+-------+
[11/29 02:08:23    404s] #  -      | Short| Totals|
[11/29 02:08:23    404s] #---------+------+-------+
[11/29 02:08:23    404s] #  metal1 |     0|      0|
[11/29 02:08:23    404s] #  metal2 |    17|     17|
[11/29 02:08:23    404s] #  Totals |    17|     17|
[11/29 02:08:23    404s] #---------+------+-------+
[11/29 02:08:23    404s] #
[11/29 02:08:23    404s] #cpu time = 00:00:09, elapsed time = 00:00:10, memory = 4293.75 (MB), peak = 4341.07 (MB)
[11/29 02:08:23    404s] #start 1st optimization iteration ...
[11/29 02:08:24    405s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 79.32%
[11/29 02:08:24    405s] ### Gcell ext dirty-map stats: fill = 2819[89.29%] (metal1 = 2194[69.50%], metal2 = 2426[76.85%], metal3 = 2559[81.06%], metal4 = 1066[33.77%], metal5 = 770[24.39%], metal6 = 339[10.74%], metal7-metal9 = 320[10.14%]), total gcell = 3157
[11/29 02:08:24    405s] #   number of violations = 12
[11/29 02:08:24    405s] #
[11/29 02:08:24    405s] #  By Layer and Type:
[11/29 02:08:24    405s] #
[11/29 02:08:24    405s] #---------+------+-------+
[11/29 02:08:24    405s] #  -      | Short| Totals|
[11/29 02:08:24    405s] #---------+------+-------+
[11/29 02:08:24    405s] #  metal1 |     0|      0|
[11/29 02:08:24    405s] #  metal2 |    12|     12|
[11/29 02:08:24    405s] #  Totals |    12|     12|
[11/29 02:08:24    405s] #---------+------+-------+
[11/29 02:08:24    405s] #
[11/29 02:08:24    405s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4293.94 (MB), peak = 4341.07 (MB)
[11/29 02:08:24    405s] #start 2nd optimization iteration ...
[11/29 02:08:25    405s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 79.32%
[11/29 02:08:25    405s] ### Gcell ext dirty-map stats: fill = 2819[89.29%] (metal1 = 2194[69.50%], metal2 = 2426[76.85%], metal3 = 2559[81.06%], metal4 = 1066[33.77%], metal5 = 770[24.39%], metal6 = 339[10.74%], metal7-metal9 = 320[10.14%]), total gcell = 3157
[11/29 02:08:25    405s] #   number of violations = 12
[11/29 02:08:25    405s] #
[11/29 02:08:25    405s] #  By Layer and Type:
[11/29 02:08:25    405s] #
[11/29 02:08:25    405s] #---------+------+-------+
[11/29 02:08:25    405s] #  -      | Short| Totals|
[11/29 02:08:25    405s] #---------+------+-------+
[11/29 02:08:25    405s] #  metal1 |     0|      0|
[11/29 02:08:25    405s] #  metal2 |    12|     12|
[11/29 02:08:25    405s] #  Totals |    12|     12|
[11/29 02:08:25    405s] #---------+------+-------+
[11/29 02:08:25    405s] #
[11/29 02:08:25    405s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4293.88 (MB), peak = 4341.07 (MB)
[11/29 02:08:25    405s] #start 3rd optimization iteration ...
[11/29 02:08:25    406s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 79.32%
[11/29 02:08:25    406s] ### Gcell ext dirty-map stats: fill = 2819[89.29%] (metal1 = 2195[69.53%], metal2 = 2426[76.85%], metal3 = 2563[81.18%], metal4 = 1076[34.08%], metal5 = 770[24.39%], metal6 = 339[10.74%], metal7-metal9 = 320[10.14%]), total gcell = 3157
[11/29 02:08:25    406s] #   number of violations = 0
[11/29 02:08:25    406s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4292.01 (MB), peak = 4341.07 (MB)
[11/29 02:08:25    406s] #Complete Detail Routing.
[11/29 02:08:25    406s] #
[11/29 02:08:25    406s] #  Routing Statistics
[11/29 02:08:25    406s] #
[11/29 02:08:25    406s] #----------------+-----------+------+
[11/29 02:08:25    406s] #  Layer         | Length(um)|  Vias|
[11/29 02:08:25    406s] #----------------+-----------+------+
[11/29 02:08:25    406s] #  active ( 0H)  |          0|     0|
[11/29 02:08:25    406s] #  metal1 ( 1H)  |       1255|  8848|
[11/29 02:08:25    406s] #  metal2 ( 2V)  |      10052|  5416|
[11/29 02:08:25    406s] #  metal3 ( 3H)  |      11429|   785|
[11/29 02:08:25    406s] #  metal4 ( 4V)  |       3090|   279|
[11/29 02:08:25    406s] #  metal5 ( 5H)  |       1701|   154|
[11/29 02:08:25    406s] #  metal6 ( 6V)  |        792|   121|
[11/29 02:08:25    406s] #  metal7 ( 7H)  |        332|    45|
[11/29 02:08:25    406s] #  metal8 ( 8V)  |         61|    42|
[11/29 02:08:25    406s] #  metal9 ( 9H)  |        137|     2|
[11/29 02:08:25    406s] #  metal10 (10V) |          1|     0|
[11/29 02:08:25    406s] #----------------+-----------+------+
[11/29 02:08:25    406s] #  Total         |      28849| 15692|
[11/29 02:08:25    406s] #----------------+-----------+------+
[11/29 02:08:25    406s] #
[11/29 02:08:25    406s] # Total half perimeter of net bounding box: 25123 um.
[11/29 02:08:25    406s] #Total number of DRC violations = 0
[11/29 02:08:25    406s] ### Time Record (Detail Routing) is uninstalled.
[11/29 02:08:25    406s] #Cpu time = 00:00:15
[11/29 02:08:25    406s] #Elapsed time = 00:00:15
[11/29 02:08:25    406s] #Increased memory = 5.40 (MB)
[11/29 02:08:25    406s] #Total memory = 4288.11 (MB)
[11/29 02:08:25    406s] #Peak memory = 4341.07 (MB)
[11/29 02:08:26    407s] ### Time Record (Data Preparation) is installed.
[11/29 02:08:27    407s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:08:27    408s] ### Time Record (Post Route Wire Spreading) is installed.
[11/29 02:08:27    408s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[11/29 02:08:27    408s] #
[11/29 02:08:27    408s] #Start Post Route wire spreading..
[11/29 02:08:28    409s] ### Time Record (Data Preparation) is installed.
[11/29 02:08:29    409s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:08:29    410s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[11/29 02:08:29    410s] #
[11/29 02:08:29    410s] #Start DRC checking..
[11/29 02:08:30    411s] #   number of violations = 0
[11/29 02:08:30    411s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4292.49 (MB), peak = 4341.07 (MB)
[11/29 02:08:30    411s] #CELL_VIEW top,init has no DRC violation.
[11/29 02:08:30    411s] #Total number of DRC violations = 0
[11/29 02:08:31    412s] ### Time Record (Data Preparation) is installed.
[11/29 02:08:32    413s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:08:32    413s] #
[11/29 02:08:32    413s] #Start data preparation for wire spreading...
[11/29 02:08:32    413s] #
[11/29 02:08:32    413s] #Data preparation is done on Sat Nov 29 02:08:32 2025
[11/29 02:08:32    413s] #
[11/29 02:08:32    413s] ### track-assign engine-init starts on Sat Nov 29 02:08:32 2025 with memory = 4290.06 (MB), peak = 4341.07 (MB)
[11/29 02:08:33    413s] ### track-assign engine-init cpu:00:00:01, real:00:00:01, mem:4.2 GB, peak:4.2 GB
[11/29 02:08:33    413s] #
[11/29 02:08:33    413s] #Start Post Route Wire Spread.
[11/29 02:08:34    414s] #Done with 595 horizontal wires in 5 hboxes and 373 vertical wires in 3 hboxes.
[11/29 02:08:34    414s] #Complete Post Route Wire Spread.
[11/29 02:08:34    414s] #
[11/29 02:08:34    415s] #
[11/29 02:08:34    415s] #  Routing Statistics
[11/29 02:08:34    415s] #
[11/29 02:08:34    415s] #----------------+-----------+------+
[11/29 02:08:34    415s] #  Layer         | Length(um)|  Vias|
[11/29 02:08:34    415s] #----------------+-----------+------+
[11/29 02:08:34    415s] #  active ( 0H)  |          0|     0|
[11/29 02:08:34    415s] #  metal1 ( 1H)  |       1263|  8848|
[11/29 02:08:34    415s] #  metal2 ( 2V)  |      10147|  5416|
[11/29 02:08:34    415s] #  metal3 ( 3H)  |      11569|   785|
[11/29 02:08:34    415s] #  metal4 ( 4V)  |       3117|   279|
[11/29 02:08:34    415s] #  metal5 ( 5H)  |       1713|   154|
[11/29 02:08:34    415s] #  metal6 ( 6V)  |        797|   121|
[11/29 02:08:34    415s] #  metal7 ( 7H)  |        332|    45|
[11/29 02:08:34    415s] #  metal8 ( 8V)  |         61|    42|
[11/29 02:08:34    415s] #  metal9 ( 9H)  |        137|     2|
[11/29 02:08:34    415s] #  metal10 (10V) |          1|     0|
[11/29 02:08:34    415s] #----------------+-----------+------+
[11/29 02:08:34    415s] #  Total         |      29136| 15692|
[11/29 02:08:34    415s] #----------------+-----------+------+
[11/29 02:08:34    415s] #
[11/29 02:08:34    415s] # Total half perimeter of net bounding box: 25123 um.
[11/29 02:08:34    415s] ### Time Record (Data Preparation) is installed.
[11/29 02:08:35    416s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:08:36    417s] ### drc_pitch = 5600 ( 2.80000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[11/29 02:08:36    417s] #
[11/29 02:08:36    417s] #Start DRC checking..
[11/29 02:08:37    418s] #   number of violations = 0
[11/29 02:08:37    418s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4292.15 (MB), peak = 4341.07 (MB)
[11/29 02:08:37    418s] #CELL_VIEW top,init has no DRC violation.
[11/29 02:08:37    418s] #Total number of DRC violations = 0
[11/29 02:08:37    418s] #   number of violations = 0
[11/29 02:08:37    418s] #cpu time = 00:00:07, elapsed time = 00:00:06, memory = 4289.82 (MB), peak = 4341.07 (MB)
[11/29 02:08:37    418s] #CELL_VIEW top,init has no DRC violation.
[11/29 02:08:37    418s] #Total number of DRC violations = 0
[11/29 02:08:37    418s] #Post Route wire spread is done.
[11/29 02:08:37    418s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/29 02:08:37    418s] #
[11/29 02:08:37    418s] #  Routing Statistics
[11/29 02:08:37    418s] #
[11/29 02:08:37    418s] #----------------+-----------+------+
[11/29 02:08:37    418s] #  Layer         | Length(um)|  Vias|
[11/29 02:08:37    418s] #----------------+-----------+------+
[11/29 02:08:37    418s] #  active ( 0H)  |          0|     0|
[11/29 02:08:37    418s] #  metal1 ( 1H)  |       1263|  8848|
[11/29 02:08:37    418s] #  metal2 ( 2V)  |      10147|  5416|
[11/29 02:08:37    418s] #  metal3 ( 3H)  |      11569|   785|
[11/29 02:08:37    418s] #  metal4 ( 4V)  |       3117|   279|
[11/29 02:08:37    418s] #  metal5 ( 5H)  |       1713|   154|
[11/29 02:08:37    418s] #  metal6 ( 6V)  |        797|   121|
[11/29 02:08:37    418s] #  metal7 ( 7H)  |        332|    45|
[11/29 02:08:37    418s] #  metal8 ( 8V)  |         61|    42|
[11/29 02:08:37    418s] #  metal9 ( 9H)  |        137|     2|
[11/29 02:08:37    418s] #  metal10 (10V) |          1|     0|
[11/29 02:08:37    418s] #----------------+-----------+------+
[11/29 02:08:37    418s] #  Total         |      29136| 15692|
[11/29 02:08:37    418s] #----------------+-----------+------+
[11/29 02:08:37    418s] #
[11/29 02:08:37    418s] # Total half perimeter of net bounding box: 25123 um.
[11/29 02:08:37    418s] #route_detail Statistics:
[11/29 02:08:37    418s] #Cpu time = 00:00:27
[11/29 02:08:37    418s] #Elapsed time = 00:00:27
[11/29 02:08:37    418s] #Increased memory = 7.11 (MB)
[11/29 02:08:37    418s] #Total memory = 4289.82 (MB)
[11/29 02:08:37    418s] #Peak memory = 4341.07 (MB)
[11/29 02:08:37    418s] ### global_detail_route design signature (46): route=754003103 flt_obj=0 vio=1905142130 shield_wire=1
[11/29 02:08:37    418s] ### Time Record (DB Export) is installed.
[11/29 02:08:38    419s] ### export design design signature (47): route=754003103 fixed_route=675546099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2118334862 dirty_area=0 del_dirty_area=0 cell=1009948363 placement=960044865 pin_access=1390022236 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1574919682 timing=675546099 sns=675546099 ppa_info=1805531809
[11/29 02:08:41    421s] ### Time Record (DB Export) is uninstalled.
[11/29 02:08:41    421s] ### Time Record (Post Callback) is installed.
[11/29 02:08:41    421s] ### Time Record (Post Callback) is uninstalled.
[11/29 02:08:41    421s] #
[11/29 02:08:41    421s] #route_global_detail statistics:
[11/29 02:08:41    421s] #Cpu time = 00:00:52
[11/29 02:08:41    421s] #Elapsed time = 00:00:52
[11/29 02:08:41    421s] #Increased memory = 93.04 (MB)
[11/29 02:08:41    421s] #Total memory = 4000.29 (MB)
[11/29 02:08:41    421s] #Peak memory = 4349.52 (MB)
[11/29 02:08:41    421s] #Number of warnings = 1
[11/29 02:08:41    421s] #Total number of warnings = 37
[11/29 02:08:41    421s] #Number of fails = 0
[11/29 02:08:41    421s] #Total number of fails = 0
[11/29 02:08:41    421s] #Complete route_global_detail on Sat Nov 29 02:08:41 2025
[11/29 02:08:41    421s] #
[11/29 02:08:41    421s] ### import design signature (48): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1390022236 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1574919682 timing=1 sns=1 ppa_info=1
[11/29 02:08:41    421s] ### Time Record (route_global_detail) is uninstalled.
[11/29 02:08:41    421s] #Default setup view is reset to default_emulate_view.
[11/29 02:08:41    422s] #Default setup view is reset to default_emulate_view.
[11/29 02:08:41    422s] AAE_INFO: Post Route call back at the end of routeDesign
[11/29 02:08:41    422s] #route_design: cpu time = 00:00:53, elapsed time = 00:00:53, memory = 3880.45 (MB), peak = 4349.52 (MB)
[11/29 02:08:41    422s] ### Time Record (route_design) is uninstalled.
[11/29 02:08:41    422s] #
[11/29 02:08:41    422s] #  Scalability Statistics
[11/29 02:08:41    422s] #
[11/29 02:08:41    422s] #----------------------------+---------+-------------+------------+
[11/29 02:08:41    422s] #  route_design              | cpu time| elapsed time| scalability|
[11/29 02:08:41    422s] #----------------------------+---------+-------------+------------+
[11/29 02:08:41    422s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[11/29 02:08:41    422s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[11/29 02:08:41    422s] #  Timing Data Generation    | 00:00:02|     00:00:02|         1.0|
[11/29 02:08:41    422s] #  DB Import                 | 00:00:07|     00:00:07|         1.0|
[11/29 02:08:41    422s] #  DB Export                 | 00:00:03|     00:00:03|         1.0|
[11/29 02:08:41    422s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[11/29 02:08:41    422s] #  Data Preparation          | 00:00:07|     00:00:07|         1.0|
[11/29 02:08:41    422s] #  Global Routing            | 00:00:04|     00:00:04|         1.0|
[11/29 02:08:41    422s] #  Track Assignment          | 00:00:03|     00:00:03|         1.0|
[11/29 02:08:41    422s] #  Detail Routing            | 00:00:14|     00:00:14|         1.0|
[11/29 02:08:41    422s] #  Post Route Wire Spreading | 00:00:08|     00:00:08|         1.0|
[11/29 02:08:41    422s] #  Entire Command            | 00:00:53|     00:00:53|         1.0|
[11/29 02:08:41    422s] #----------------------------+---------+-------------+------------+
[11/29 02:08:41    422s] #
[11/29 02:08:41    422s] #% End route_design (date=11/29 02:08:41, total cpu=0:00:52.8, real=0:00:53.0, peak res=4349.5M, current mem=3880.5M)
[11/29 02:08:41    422s] @file 94:
[11/29 02:08:41    422s] @file 95: # default is 'single'. 
[11/29 02:08:41    422s] @file 96: # Set here to 'ocv' because postroute says so
[11/29 02:08:41    422s] @@file 97: set_db timing_analysis_type ocv
[11/29 02:08:41    422s] @file 98:
[11/29 02:08:41    422s] @file 99: # Optimize yet again after routing
[11/29 02:08:41    422s] @@file 100: opt_design -post_route
[11/29 02:08:41    422s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3880.5M, totSessionCpu=0:07:02 **
[11/29 02:08:41    422s] **WARN: (IMPOPT-576):	32 nets have unplaced terms. 
[11/29 02:08:41    422s] 
[11/29 02:08:41    422s] Active Setup views: default_emulate_view 
[11/29 02:08:41    422s] *** opt_design #2 [begin] () : totSession cpu/real = 0:07:02.1/0:09:07.1 (0.8), mem = 3880.5M
[11/29 02:08:41    422s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:08:41    422s] GigaOpt running with 1 threads.
[11/29 02:08:41    422s] *** InitOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:02.1/0:09:07.1 (0.8), mem = 3880.5M
[11/29 02:08:41    422s] **INFO: User settings:
[11/29 02:08:41    422s] delaycal_default_net_delay                                                          1000ps
[11/29 02:08:41    422s] delaycal_default_net_load                                                           0.5pf
[11/29 02:08:41    422s] delaycal_enable_high_fanout                                                         true
[11/29 02:08:41    422s] delaycal_enable_ideal_seq_async_pins                                                false
[11/29 02:08:41    422s] delaycal_eng_enablepreplacedflow                                                    false
[11/29 02:08:41    422s] delaycal_ignore_net_load                                                            false
[11/29 02:08:41    422s] delaycal_input_transition_delay                                                     0.1ps
[11/29 02:08:41    422s] delaycal_socv_accuracy_mode                                                         low
[11/29 02:08:41    422s] delaycal_use_default_delay_limit                                                    1000
[11/29 02:08:41    422s] setAnalysisMode -skew                                                               true
[11/29 02:08:41    422s] setAnalysisMode -virtualIPO                                                         false
[11/29 02:08:41    422s] setDelayCalMode -engine                                                             aae
[11/29 02:08:41    422s] extract_rc_engine                                                                   pre_route
[11/29 02:08:41    422s] opt_area_recovery                                                                   default
[11/29 02:08:41    422s] opt_drv                                                                             true
[11/29 02:08:41    422s] opt_drv_margin                                                                      0.0
[11/29 02:08:41    422s] opt_effort                                                                          high
[11/29 02:08:41    422s] opt_leakage_to_dynamic_ratio                                                        1.0
[11/29 02:08:41    422s] opt_power_effort                                                                    none
[11/29 02:08:41    422s] opt_preserve_all_sequential                                                         false
[11/29 02:08:41    422s] opt_remove_redundant_insts                                                          true
[11/29 02:08:41    422s] opt_resize_flip_flops                                                               true
[11/29 02:08:41    422s] opt_setup_target_slack                                                              0.0
[11/29 02:08:41    422s] opt_skew_eco_route                                                                  false
[11/29 02:08:41    422s] opt_view_pruning_setup_views_active_list                                            { default_emulate_view }
[11/29 02:08:41    422s] opt_view_pruning_setup_views_persistent_list                                        { default_emulate_view}
[11/29 02:08:41    422s] opt_view_pruning_tdgr_setup_views_persistent_list                                   { default_emulate_view}
[11/29 02:08:41    422s] place_design_floorplan_mode                                                         false
[11/29 02:08:41    422s] place_design_refine_place                                                           true
[11/29 02:08:41    422s] place_global_cong_effort                                                            auto
[11/29 02:08:41    422s] place_global_place_io_pins                                                          true
[11/29 02:08:41    422s] route_bottom_routing_layer                                                          1
[11/29 02:08:41    422s] route_concurrent_minimize_via_count_effort                                          high
[11/29 02:08:41    422s] route_detail_fix_antenna                                                            true
[11/29 02:08:41    422s] route_extract_third_party_compatible                                                false
[11/29 02:08:41    422s] route_global_exp_timing_driven_std_delay                                            10.2
[11/29 02:08:41    422s] route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
[11/29 02:08:41    422s] route_top_routing_layer                                                             10
[11/29 02:08:41    422s] route_with_si_driven                                                                true
[11/29 02:08:41    422s] route_with_timing_driven                                                            true
[11/29 02:08:41    422s] getAnalysisMode -skew                                                               true
[11/29 02:08:41    422s] getAnalysisMode -virtualIPO                                                         false
[11/29 02:08:41    422s] getDelayCalMode -engine                                                             aae
[11/29 02:08:41    422s] get_power_analysis_mode -report_power_quiet                                         false
[11/29 02:08:41    422s] getAnalysisMode -skew                                                               true
[11/29 02:08:41    422s] getAnalysisMode -virtualIPO                                                         false
[11/29 02:08:41    422s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[11/29 02:08:41    422s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[11/29 02:08:41    422s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:08:41    422s] 
[11/29 02:08:41    422s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:08:41    422s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:08:41    422s] Summary for sequential cells identification: 
[11/29 02:08:41    422s]   Identified SBFF number: 16
[11/29 02:08:41    422s]   Identified MBFF number: 0
[11/29 02:08:41    422s]   Identified SB Latch number: 4
[11/29 02:08:41    422s]   Identified MB Latch number: 0
[11/29 02:08:41    422s]   Not identified SBFF number: 0
[11/29 02:08:41    422s]   Not identified MBFF number: 0
[11/29 02:08:41    422s]   Not identified SB Latch number: 1
[11/29 02:08:41    422s]   Not identified MB Latch number: 0
[11/29 02:08:41    422s]   Number of sequential cells which are not FFs: 8
[11/29 02:08:41    422s]  Visiting view : default_emulate_view
[11/29 02:08:41    422s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:08:41    422s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:08:41    422s]  Visiting view : default_emulate_view
[11/29 02:08:41    422s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:08:41    422s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:08:41    422s] TLC MultiMap info (StdDelay):
[11/29 02:08:41    422s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:08:41    422s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:08:41    422s]  Setting StdDelay to: 10.2ps
[11/29 02:08:41    422s] 
[11/29 02:08:41    422s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:08:41    422s] Need call spDPlaceInit before registerPrioInstLoc.
[11/29 02:08:41    422s] Switching SI Aware to true by default in postroute mode   
[11/29 02:08:41    422s] AAE_INFO: switching set_db delaycal_enable_si from false to true ...
[11/29 02:08:41    422s] AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
[11/29 02:08:41    422s] Memory usage before memory release/compaction is 3899.9
[11/29 02:08:41    422s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:08:41    422s] Memory usage at beginning of DPlace-Init is 3897.9M.
[11/29 02:08:41    422s] OPERPROF: Starting DPlace-Init at level 1, MEM:3897.9M, EPOCH TIME: 1764400121.855551
[11/29 02:08:41    422s] Processing tracks to init pin-track alignment.
[11/29 02:08:41    422s] z: 2, totalTracks: 1
[11/29 02:08:41    422s] z: 4, totalTracks: 1
[11/29 02:08:41    422s] z: 6, totalTracks: 1
[11/29 02:08:41    422s] z: 8, totalTracks: 1
[11/29 02:08:41    422s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:08:41    422s] Cell top LLGs are deleted
[11/29 02:08:41    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:08:41    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:08:41    422s] # Building top llgBox search-tree.
[11/29 02:08:41    422s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3898.5M, EPOCH TIME: 1764400121.926735
[11/29 02:08:41    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:08:41    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:08:41    422s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3898.5M, EPOCH TIME: 1764400121.927437
[11/29 02:08:41    422s] Max number of tech site patterns supported in site array is 256.
[11/29 02:08:41    422s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:08:41    422s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:08:41    422s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:08:41    422s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:08:41    422s] SiteArray: use 253,952 bytes
[11/29 02:08:41    422s] SiteArray: current memory after site array memory allocation 3898.3M
[11/29 02:08:41    422s] SiteArray: FP blocked sites are writable
[11/29 02:08:41    422s] Keep-away cache is enable on metals: 1-10
[11/29 02:08:41    422s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:08:41    422s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3898.3M, EPOCH TIME: 1764400121.939404
[11/29 02:08:41    422s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:08:41    422s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.001, REAL:0.001, MEM:3898.3M, EPOCH TIME: 1764400121.940576
[11/29 02:08:41    422s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:08:41    422s] Atter site array init, number of instance map data is 0.
[11/29 02:08:41    422s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.014, MEM:3898.5M, EPOCH TIME: 1764400121.941154
[11/29 02:08:41    422s] 
[11/29 02:08:41    422s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:08:41    422s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:08:41    422s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3898.5M, EPOCH TIME: 1764400121.941831
[11/29 02:08:41    422s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:3898.5M, EPOCH TIME: 1764400121.941867
[11/29 02:08:41    422s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:3898.5M, EPOCH TIME: 1764400121.941939
[11/29 02:08:41    422s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=3898.5MB).
[11/29 02:08:41    422s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.089, MEM:3898.5M, EPOCH TIME: 1764400121.944169
[11/29 02:08:41    422s] [GPS] CheckCellPlaceLegality turned OFF
[11/29 02:08:41    422s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:3898.5M, EPOCH TIME: 1764400121.944279
[11/29 02:08:41    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:08:41    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:08:42    422s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:08:42    422s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:08:42    422s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.106, REAL:0.106, MEM:3898.5M, EPOCH TIME: 1764400122.050576
[11/29 02:08:42    422s] Memory usage before memory release/compaction is 3898.5
[11/29 02:08:42    422s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:08:42    422s] Memory usage at end of DPlace-Cleanup is 3898.5M.
[11/29 02:08:42    422s] 
[11/29 02:08:42    422s] Creating Lib Analyzer ...
[11/29 02:08:42    422s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:08:42    422s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:08:42    422s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:08:42    422s] 
[11/29 02:08:42    422s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:08:42    422s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:03 mem=3902.6M
[11/29 02:08:42    422s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:03 mem=3902.6M
[11/29 02:08:42    422s] Creating Lib Analyzer, finished. 
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	AWVALID : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	AWREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	WDREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	ARVALID : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	ARREADY : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[0][5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[0][4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[0][3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[0][2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[0][1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[0][0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[63][5] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[63][4] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[63][3] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[63][2] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[63][1] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_x_queue[63][0] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_w_queue[0][11] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (IMPOPT-665):	sc_w_queue[0][10] : Net has unplaced terms or is connected to uplaced instances in design. 
[11/29 02:08:42    422s] Type 'man IMPOPT-665' for more detail.
[11/29 02:08:42    422s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[11/29 02:08:42    422s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:08:42    422s] ### Creating TopoMgr, started
[11/29 02:08:42    422s] ### Creating TopoMgr, finished
[11/29 02:08:42    422s] #optDebug: Start CG creation (mem=3902.7M)
[11/29 02:08:42    422s]  ...initializing CG [11/29 02:08:42    422s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:08:42    423s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
ToF 280.8725um
[11/29 02:08:42    423s] (cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s]  ...processing cgPrt (cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s]  ...processing cgEgp (cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s]  ...processing cgPbk (cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s]  ...processing cgNrb(cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s]  ...processing cgObs (cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s]  ...processing cgCon (cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s]  ...processing cgPdm (cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3998.4M)
[11/29 02:08:42    423s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
[11/29 02:08:42    423s] Info: IPO magic value 0x81A7BEEF.
[11/29 02:08:42    423s] Info: Using SynthesisEngine executable '/package/eda2/cadence/DDI251/INNOVUS251/bin/innovus_'.
[11/29 02:08:42    423s]       SynthesisEngine workers will not check out additional licenses.
[11/29 02:09:16    423s] **opt_design ... cpu = 0:00:01, real = 0:00:35, mem = 3997.3M, totSessionCpu=0:07:03 **
[11/29 02:09:17    424s] Existing Dirty Nets : 0
[11/29 02:09:17    424s] New Signature Flow (optDesignCheckOptions) ....
[11/29 02:09:17    424s] #Taking db snapshot
[11/29 02:09:17    424s] #Taking db snapshot ... done
[11/29 02:09:17    424s] OPERPROF: Starting checkPlace at level 1, MEM:3997.3M, EPOCH TIME: 1764400157.988759
[11/29 02:09:17    424s] Processing tracks to init pin-track alignment.
[11/29 02:09:17    424s] z: 2, totalTracks: 1
[11/29 02:09:17    424s] z: 4, totalTracks: 1
[11/29 02:09:17    424s] z: 6, totalTracks: 1
[11/29 02:09:17    424s] z: 8, totalTracks: 1
[11/29 02:09:17    424s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:09:18    424s] Cell top LLGs are deleted
[11/29 02:09:18    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] # Building top llgBox search-tree.
[11/29 02:09:18    424s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:3997.3M, EPOCH TIME: 1764400158.023803
[11/29 02:09:18    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:3997.3M, EPOCH TIME: 1764400158.024521
[11/29 02:09:18    424s] Max number of tech site patterns supported in site array is 256.
[11/29 02:09:18    424s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:09:18    424s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:09:18    424s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:09:18    424s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:09:18    424s] SiteArray: use 253,952 bytes
[11/29 02:09:18    424s] SiteArray: current memory after site array memory allocation 3997.3M
[11/29 02:09:18    424s] SiteArray: FP blocked sites are writable
[11/29 02:09:18    424s] Keep-away cache is enable on metals: 1-10
[11/29 02:09:18    424s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/29 02:09:18    424s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:3997.3M, EPOCH TIME: 1764400158.036985
[11/29 02:09:18    424s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:09:18    424s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.001, REAL:0.001, MEM:3997.3M, EPOCH TIME: 1764400158.038188
[11/29 02:09:18    424s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:09:18    424s] Atter site array init, number of instance map data is 0.
[11/29 02:09:18    424s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.014, REAL:0.014, MEM:3997.3M, EPOCH TIME: 1764400158.038312
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:09:18    424s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:09:18    424s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:3997.3M, EPOCH TIME: 1764400158.038823
[11/29 02:09:18    424s] Begin checking placement ... (start mem=3997.3M, init mem=3997.3M)
[11/29 02:09:18    424s] Begin checking exclusive groups violation ...
[11/29 02:09:18    424s] There are 0 groups to check, max #box is 0, total #box is 0
[11/29 02:09:18    424s] Finished checking exclusive groups violations. Found 0 Vio.
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] Running CheckPlace using 1 thread in normal mode...
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] ...checkPlace normal is done!
[11/29 02:09:18    424s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3997.8M, EPOCH TIME: 1764400158.068562
[11/29 02:09:18    424s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.001, REAL:0.001, MEM:3997.8M, EPOCH TIME: 1764400158.069889
[11/29 02:09:18    424s] *info: Placed = 2221          
[11/29 02:09:18    424s] *info: Unplaced = 0           
[11/29 02:09:18    424s] Placement Density:69.66%(6592/9462)
[11/29 02:09:18    424s] Placement Density (including fixed std cells):69.66%(6592/9462)
[11/29 02:09:18    424s] Cell top LLGs are deleted
[11/29 02:09:18    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:09:18    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] # Resetting pin-track-align track data.
[11/29 02:09:18    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] Finished check_place (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3997.8M)
[11/29 02:09:18    424s] OPERPROF: Finished checkPlace at level 1, CPU:0.091, REAL:0.091, MEM:3997.8M, EPOCH TIME: 1764400158.079985
[11/29 02:09:18    424s] #optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
[11/29 02:09:18    424s]  Initial DC engine is -> aae
[11/29 02:09:18    424s]  
[11/29 02:09:18    424s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[11/29 02:09:18    424s]  
[11/29 02:09:18    424s]  
[11/29 02:09:18    424s]  AAE-Opt:: New number of nets in RC Memory -> 432 K
[11/29 02:09:18    424s]  
[11/29 02:09:18    424s] Reset EOS DB
[11/29 02:09:18    424s] Ignoring AAE DB Resetting ...
[11/29 02:09:18    424s]  Set Options for AAE Based Opt flow 
[11/29 02:09:18    424s] *** opt_design -post_route ***
[11/29 02:09:18    424s] DRC Margin: user margin 0.0; extra margin 0
[11/29 02:09:18    424s] Setup Target Slack: user slack 0
[11/29 02:09:18    424s] Hold Target Slack: user slack 0
[11/29 02:09:18    424s] Opt: RC extraction mode changed to 'detail'
[11/29 02:09:18    424s] Cell top LLGs are deleted
[11/29 02:09:18    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] OPERPROF: Starting SiteArray-Init at level 1, MEM:3997.9M, EPOCH TIME: 1764400158.151411
[11/29 02:09:18    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:3997.9M, EPOCH TIME: 1764400158.151885
[11/29 02:09:18    424s] Max number of tech site patterns supported in site array is 256.
[11/29 02:09:18    424s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:09:18    424s] After signature check, allow fast init is false, keep pre-filter is true.
[11/29 02:09:18    424s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[11/29 02:09:18    424s] SiteArray: non-trimmed site array dimensions = 98 x 363
[11/29 02:09:18    424s] SiteArray: use 253,952 bytes
[11/29 02:09:18    424s] SiteArray: current memory after site array memory allocation 3997.7M
[11/29 02:09:18    424s] SiteArray: FP blocked sites are writable
[11/29 02:09:18    424s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:3997.7M, EPOCH TIME: 1764400158.163767
[11/29 02:09:18    424s] Process 2481 (called=4554 computed=11) wires and vias for routing blockage analysis
[11/29 02:09:18    424s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.001, REAL:0.001, MEM:3997.7M, EPOCH TIME: 1764400158.164960
[11/29 02:09:18    424s] SiteArray: number of non floorplan blocked sites for llg default is 35574
[11/29 02:09:18    424s] Atter site array init, number of instance map data is 0.
[11/29 02:09:18    424s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.014, REAL:0.014, MEM:3997.7M, EPOCH TIME: 1764400158.165570
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:09:18    424s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:09:18    424s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.015, REAL:0.015, MEM:3997.9M, EPOCH TIME: 1764400158.166337
[11/29 02:09:18    424s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:18    424s] Multi-VT timing optimization disabled based on library information.
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:09:18    424s] Deleting Lib Analyzer.
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] TimeStamp Deleting Cell Server End ...
[11/29 02:09:18    424s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:09:18    424s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:09:18    424s] Summary for sequential cells identification: 
[11/29 02:09:18    424s]   Identified SBFF number: 16
[11/29 02:09:18    424s]   Identified MBFF number: 0
[11/29 02:09:18    424s]   Identified SB Latch number: 4
[11/29 02:09:18    424s]   Identified MB Latch number: 0
[11/29 02:09:18    424s]   Not identified SBFF number: 0
[11/29 02:09:18    424s]   Not identified MBFF number: 0
[11/29 02:09:18    424s]   Not identified SB Latch number: 1
[11/29 02:09:18    424s]   Not identified MB Latch number: 0
[11/29 02:09:18    424s]   Number of sequential cells which are not FFs: 8
[11/29 02:09:18    424s]  Visiting view : default_emulate_view
[11/29 02:09:18    424s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:09:18    424s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:09:18    424s]  Visiting view : default_emulate_view
[11/29 02:09:18    424s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:09:18    424s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:09:18    424s] TLC MultiMap info (StdDelay):
[11/29 02:09:18    424s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:09:18    424s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:09:18    424s]  Setting StdDelay to: 10.2ps
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] TimeStamp Deleting Cell Server End ...
[11/29 02:09:18    424s] **INFO: Using Advanced Metric Collection system.
[11/29 02:09:18    424s] *** InitOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:02.8/0:00:36.8 (0.1), totSession cpu/real = 0:07:05.0/0:09:43.9 (0.7), mem = 3997.9M
[11/29 02:09:18    424s] 
[11/29 02:09:18    424s] =============================================================================================
[11/29 02:09:18    424s]  Step TAT Report : InitOpt #1 / opt_design #2                                   25.11-s102_1
[11/29 02:09:18    424s] =============================================================================================
[11/29 02:09:18    424s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:09:18    424s] ---------------------------------------------------------------------------------------------
[11/29 02:09:18    424s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:18    424s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[11/29 02:09:18    424s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:09:18    424s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.0
[11/29 02:09:18    424s] [ ChannelGraphInit       ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:09:18    424s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:18    424s] [ CheckPlace             ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:18    424s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:18    424s] [ MISC                   ]          0:00:36.1  (  98.2 % )     0:00:36.1 /  0:00:02.2    0.1
[11/29 02:09:18    424s] ---------------------------------------------------------------------------------------------
[11/29 02:09:18    424s]  InitOpt #1 TOTAL                   0:00:36.8  ( 100.0 % )     0:00:36.8 /  0:00:02.8    0.1
[11/29 02:09:18    424s] ---------------------------------------------------------------------------------------------
[11/29 02:09:18    424s] ** INFO : this run is activating 'postRoute' automaton
[11/29 02:09:18    424s] **INFO: flowCheckPoint #1 InitialSummary
[11/29 02:09:18    424s] Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'post_route' at effort level 'low' .
[11/29 02:09:18    424s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:09:18    424s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:09:18    424s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[11/29 02:09:18    424s] RC Extraction called in multi-corner(1) mode.
[11/29 02:09:18    424s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:09:18    424s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:09:18    425s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[11/29 02:09:18    425s] * Layer Id             : 1 - M1
[11/29 02:09:18    425s]       Thickness        : 0.13
[11/29 02:09:18    425s]       Min Width        : 0.07
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 2 - M2
[11/29 02:09:18    425s]       Thickness        : 0.14
[11/29 02:09:18    425s]       Min Width        : 0.07
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 3 - M3
[11/29 02:09:18    425s]       Thickness        : 0.14
[11/29 02:09:18    425s]       Min Width        : 0.07
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 4 - M4
[11/29 02:09:18    425s]       Thickness        : 0.28
[11/29 02:09:18    425s]       Min Width        : 0.14
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 5 - M5
[11/29 02:09:18    425s]       Thickness        : 0.28
[11/29 02:09:18    425s]       Min Width        : 0.14
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 6 - M6
[11/29 02:09:18    425s]       Thickness        : 0.28
[11/29 02:09:18    425s]       Min Width        : 0.14
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 7 - M7
[11/29 02:09:18    425s]       Thickness        : 0.8
[11/29 02:09:18    425s]       Min Width        : 0.4
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 8 - M8
[11/29 02:09:18    425s]       Thickness        : 0.8
[11/29 02:09:18    425s]       Min Width        : 0.4
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 9 - M9
[11/29 02:09:18    425s]       Thickness        : 2
[11/29 02:09:18    425s]       Min Width        : 0.8
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] * Layer Id             : 10 - M10
[11/29 02:09:18    425s]       Thickness        : 2
[11/29 02:09:18    425s]       Min Width        : 0.8
[11/29 02:09:18    425s]       Layer Dielectric : 4.1
[11/29 02:09:18    425s] extractDetailRC Option : -outfile /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d  -basic
[11/29 02:09:18    425s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[11/29 02:09:18    425s]       RC Corner Indexes            0   
[11/29 02:09:18    425s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:09:18    425s] Coupling Cap. Scaling Factor : 1.00000 
[11/29 02:09:18    425s] Resistance Scaling Factor    : 1.00000 
[11/29 02:09:18    425s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:09:18    425s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:09:18    425s] Shrink Factor                : 1.00000
[11/29 02:09:18    425s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:09:18    425s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:09:18    425s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:09:18    425s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:09:18    425s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:09:18    425s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:09:18    425s] eee: pegSigSF=1.070000
[11/29 02:09:18    425s] Initializing multi-corner resistance tables ...
[11/29 02:09:18    425s] eee: Grid unit RC data computation started
[11/29 02:09:18    425s] eee: Grid unit RC data computation completed
[11/29 02:09:18    425s] eee: l=1 avDens=0.084297 usedTrk=581.648033 availTrk=6900.000000 sigTrk=581.648033
[11/29 02:09:18    425s] eee: l=2 avDens=0.143611 usedTrk=772.478537 availTrk=5378.947368 sigTrk=772.478537
[11/29 02:09:18    425s] eee: l=3 avDens=0.124158 usedTrk=956.014574 availTrk=7700.000000 sigTrk=956.014574
[11/29 02:09:18    425s] eee: l=4 avDens=0.071138 usedTrk=263.208999 availTrk=3700.000000 sigTrk=263.208999
[11/29 02:09:18    425s] eee: l=5 avDens=0.087421 usedTrk=227.294929 availTrk=2600.000000 sigTrk=227.294929
[11/29 02:09:18    425s] eee: l=6 avDens=0.045334 usedTrk=70.268108 availTrk=1550.000000 sigTrk=70.268108
[11/29 02:09:18    425s] eee: l=7 avDens=0.184126 usedTrk=82.856500 availTrk=450.000000 sigTrk=82.856500
[11/29 02:09:18    425s] eee: l=8 avDens=0.022229 usedTrk=7.039143 availTrk=316.666667 sigTrk=7.039143
[11/29 02:09:18    425s] eee: l=9 avDens=0.089885 usedTrk=65.278714 availTrk=726.250000 sigTrk=65.278714
[11/29 02:09:18    425s] eee: l=10 avDens=0.002913 usedTrk=0.072821 availTrk=25.000000 sigTrk=0.072821
[11/29 02:09:18    425s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:09:18    425s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318095 uaWl=1.000000 uaWlH=0.218300 aWlH=0.000000 lMod=0 pMax=0.835500 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:09:18    425s] eee: NetCapCache creation started. (Current Mem: 4004.316M) 
[11/29 02:09:18    425s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4004.316M) 
[11/29 02:09:18    425s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:09:18    425s] eee: Metal Layers Info:
[11/29 02:09:18    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:09:18    425s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:09:18    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:09:18    425s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:09:18    425s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:09:18    425s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:09:18    425s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:09:18    425s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:09:18    425s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:09:18    425s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:09:18    425s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:09:18    425s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:09:18    425s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:09:18    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:09:18    425s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:09:18    425s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:09:18    425s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:09:18    425s] eee: +----------------------------------------------------+
[11/29 02:09:18    425s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:09:18    425s] eee: +----------------------------------------------------+
[11/29 02:09:18    425s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:09:18    425s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:09:18    425s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:09:18    425s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:09:18    425s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:09:18    425s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:09:18    425s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:09:18    425s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4013.4M)
[11/29 02:09:18    425s] Creating parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for storing RC.
[11/29 02:09:18    425s] Extracted 10.0068% (CPU Time= 0:00:00.2  MEM= 4018.6M)
[11/29 02:09:18    425s] Extracted 20.0051% (CPU Time= 0:00:00.2  MEM= 4018.6M)
[11/29 02:09:18    425s] Extracted 30.0077% (CPU Time= 0:00:00.2  MEM= 4018.6M)
[11/29 02:09:18    425s] Extracted 40.006% (CPU Time= 0:00:00.2  MEM= 4018.8M)
[11/29 02:09:18    425s] Extracted 50.0085% (CPU Time= 0:00:00.2  MEM= 4018.8M)
[11/29 02:09:18    425s] Extracted 60.0068% (CPU Time= 0:00:00.2  MEM= 4018.9M)
[11/29 02:09:18    425s] Extracted 70.0051% (CPU Time= 0:00:00.3  MEM= 4018.9M)
[11/29 02:09:18    425s] Extracted 80.0077% (CPU Time= 0:00:00.3  MEM= 4019.1M)
[11/29 02:09:18    425s] Extracted 90.006% (CPU Time= 0:00:00.3  MEM= 4019.3M)
[11/29 02:09:18    425s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 4020.1M)
[11/29 02:09:18    425s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:09:18    425s] Number of Extracted Resistors     : 39219
[11/29 02:09:18    425s] Number of Extracted Ground Cap.   : 42105
[11/29 02:09:18    425s] Number of Extracted Coupling Cap. : 68132
[11/29 02:09:18    425s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4018.422M)
[11/29 02:09:18    425s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/29 02:09:18    425s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4018.4M)
[11/29 02:09:18    425s] Creating parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb_Filter.rcdb.d' for storing RC.
[11/29 02:09:18    425s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 2969 access done (mem: 4028.277M)
[11/29 02:09:18    425s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4028.277M)
[11/29 02:09:18    425s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4028.277M)
[11/29 02:09:18    425s] processing rcdb (/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d) for hinst (top) of cell (top);
[11/29 02:09:18    425s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4030.574M)
[11/29 02:09:18    425s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 0 access done (mem: 4030.461M)
[11/29 02:09:18    425s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 4030.461M)
[11/29 02:09:18    425s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4030.461M)
[11/29 02:09:18    425s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4030.7M)
[11/29 02:09:18    425s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:09:18    425s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:09:19    425s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:09:19    425s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:09:19    425s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:09:19    425s] eee: pegSigSF=1.070000
[11/29 02:09:19    425s] Initializing multi-corner resistance tables ...
[11/29 02:09:19    425s] eee: Grid unit RC data computation started
[11/29 02:09:19    425s] eee: Grid unit RC data computation completed
[11/29 02:09:19    425s] eee: l=1 avDens=0.084297 usedTrk=581.648033 availTrk=6900.000000 sigTrk=581.648033
[11/29 02:09:19    425s] eee: l=2 avDens=0.143611 usedTrk=772.478537 availTrk=5378.947368 sigTrk=772.478537
[11/29 02:09:19    425s] eee: l=3 avDens=0.124158 usedTrk=956.014574 availTrk=7700.000000 sigTrk=956.014574
[11/29 02:09:19    425s] eee: l=4 avDens=0.071138 usedTrk=263.208999 availTrk=3700.000000 sigTrk=263.208999
[11/29 02:09:19    425s] eee: l=5 avDens=0.087421 usedTrk=227.294929 availTrk=2600.000000 sigTrk=227.294929
[11/29 02:09:19    425s] eee: l=6 avDens=0.045334 usedTrk=70.268108 availTrk=1550.000000 sigTrk=70.268108
[11/29 02:09:19    425s] eee: l=7 avDens=0.184126 usedTrk=82.856500 availTrk=450.000000 sigTrk=82.856500
[11/29 02:09:19    425s] eee: l=8 avDens=0.022229 usedTrk=7.039143 availTrk=316.666667 sigTrk=7.039143
[11/29 02:09:19    425s] eee: l=9 avDens=0.089885 usedTrk=65.278714 availTrk=726.250000 sigTrk=65.278714
[11/29 02:09:19    425s] eee: l=10 avDens=0.002913 usedTrk=0.072821 availTrk=25.000000 sigTrk=0.072821
[11/29 02:09:19    425s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:09:19    425s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318095 uaWl=1.000000 uaWlH=0.218300 aWlH=0.000000 lMod=0 pMax=0.835500 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:09:19    425s] eee: NetCapCache creation started. (Current Mem: 4030.699M) 
[11/29 02:09:19    425s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4030.703M) 
[11/29 02:09:19    425s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:09:19    425s] eee: Metal Layers Info:
[11/29 02:09:19    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:09:19    425s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:09:19    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:09:19    425s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:09:19    425s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:09:19    425s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:09:19    425s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:09:19    425s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:09:19    425s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:09:19    425s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:09:19    425s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:09:19    425s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:09:19    425s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:09:19    425s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:09:19    425s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:09:19    425s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:09:19    425s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:09:19    425s] eee: +----------------------------------------------------+
[11/29 02:09:19    425s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:09:19    425s] eee: +----------------------------------------------------+
[11/29 02:09:19    425s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:09:19    425s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:09:19    425s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:09:19    425s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:09:19    425s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:09:19    425s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:09:19    425s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:09:19    425s] ** INFO: Initializing Glitch Interface
[11/29 02:09:19    425s] AAE DB initialization (MEM=4086.500000 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/29 02:09:19    425s] ** INFO: Initializing Glitch Cache
[11/29 02:09:19    426s] Effort level <high> specified for reg2reg path_group
[11/29 02:09:19    426s] *** BuildHoldData #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:06.1/0:09:44.9 (0.7), mem = 4092.3M
[11/29 02:09:19    426s] AAE_INFO: switching set_db delaycal_enable_si from true to false ...
[11/29 02:09:19    426s] AAE_INFO: The setting is changed from true to false in set_db delaycal_enable_si
[11/29 02:09:19    426s] Starting delay calculation for Hold views
[11/29 02:09:19    426s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/29 02:09:19    426s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[11/29 02:09:19    426s] AAE DB initialization (MEM=4099.160156 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/29 02:09:19    426s] #################################################################################
[11/29 02:09:19    426s] # Design Stage: PostRoute
[11/29 02:09:19    426s] # Design Name: top
[11/29 02:09:19    426s] # Design Mode: 90nm
[11/29 02:09:19    426s] # Analysis Mode: MMMC OCV 
[11/29 02:09:19    426s] # Parasitics Mode: SPEF/RCDB 
[11/29 02:09:19    426s] # Signoff Settings: SI Off 
[11/29 02:09:19    426s] #################################################################################
[11/29 02:09:20    426s] Calculate late delays in OCV mode...
[11/29 02:09:20    426s] Calculate early delays in OCV mode...
[11/29 02:09:20    426s] Topological Sorting (REAL = 0:00:00.0, MEM = 4110.9M, InitMEM = 4110.8M)
[11/29 02:09:20    426s] Start delay calculation (fullDC) (1 T). (MEM=4110.86)
[11/29 02:09:20    426s] Start AAE Lib Loading. (MEM=4118.972656)
[11/29 02:09:20    426s] End AAE Lib Loading. (MEM=4120.347656 CPU=0:00:00.0 Real=0:00:00.0)
[11/29 02:09:20    427s] End AAE Lib Interpolated Model. (MEM=4120.347656 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:20    427s] Total number of fetched objects 3401
[11/29 02:09:20    427s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:09:20    427s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/29 02:09:20    427s] End delay calculation. (MEM=4201.16 CPU=0:00:00.6 REAL=0:00:00.0)
[11/29 02:09:21    427s] End delay calculation (fullDC). (MEM=4193.72 CPU=0:00:01.0 REAL=0:00:01.0)
[11/29 02:09:21    427s] *** CDM Built up (cpu=0:00:01.1  real=0:00:02.0  mem= 4155.8M) ***
[11/29 02:09:21    428s] *** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:07:08 mem=4160.3M)
[11/29 02:09:21    428s] Done building cte hold timing graph (HoldAware) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:07:08 mem=4160.3M ***
[11/29 02:09:21    428s] 
[11/29 02:09:21    428s] Creating Lib Analyzer ...
[11/29 02:09:21    428s] 
[11/29 02:09:21    428s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:09:21    428s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:09:21    428s] Summary for sequential cells identification: 
[11/29 02:09:21    428s]   Identified SBFF number: 16
[11/29 02:09:21    428s]   Identified MBFF number: 0
[11/29 02:09:21    428s]   Identified SB Latch number: 4
[11/29 02:09:21    428s]   Identified MB Latch number: 0
[11/29 02:09:21    428s]   Not identified SBFF number: 0
[11/29 02:09:21    428s]   Not identified MBFF number: 0
[11/29 02:09:21    428s]   Not identified SB Latch number: 1
[11/29 02:09:21    428s]   Not identified MB Latch number: 0
[11/29 02:09:21    428s]   Number of sequential cells which are not FFs: 8
[11/29 02:09:21    428s]  Visiting view : default_emulate_view
[11/29 02:09:21    428s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:09:21    428s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:09:21    428s]  Visiting view : default_emulate_view
[11/29 02:09:21    428s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:09:21    428s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:09:21    428s] TLC MultiMap info (StdDelay):
[11/29 02:09:21    428s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:09:21    428s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:09:21    428s]  Setting StdDelay to: 10.2ps
[11/29 02:09:21    428s] 
[11/29 02:09:21    428s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:09:21    428s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:09:21    428s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:09:21    428s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:09:21    428s] 
[11/29 02:09:21    428s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:09:21    428s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:08 mem=4168.5M
[11/29 02:09:21    428s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:08 mem=4168.5M
[11/29 02:09:21    428s] Creating Lib Analyzer, finished. 
[11/29 02:09:27    433s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[11/29 02:09:27    433s] AAE_INFO: switching set_db delaycal_enable_si from false to true ...
[11/29 02:09:27    433s] AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
[11/29 02:09:27    433s] 
[11/29 02:09:27    433s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:09:27    433s] Deleting Lib Analyzer.
[11/29 02:09:27    433s] 
[11/29 02:09:27    433s] TimeStamp Deleting Cell Server End ...
[11/29 02:09:27    434s] Starting delay calculation for Setup views
[11/29 02:09:27    434s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/29 02:09:27    434s] AAE_INFO: resetNetProps viewIdx 0 
[11/29 02:09:27    434s] Starting SI iteration 1 using Infinite Timing Windows
[11/29 02:09:27    434s] #################################################################################
[11/29 02:09:27    434s] # Design Stage: PostRoute
[11/29 02:09:27    434s] # Design Name: top
[11/29 02:09:27    434s] # Design Mode: 90nm
[11/29 02:09:27    434s] # Analysis Mode: MMMC OCV 
[11/29 02:09:27    434s] # Parasitics Mode: SPEF/RCDB 
[11/29 02:09:27    434s] # Signoff Settings: SI On 
[11/29 02:09:27    434s] #################################################################################
[11/29 02:09:27    434s] AAE_INFO: 1 threads acquired from CTE.
[11/29 02:09:27    434s] Setting infinite Tws ...
[11/29 02:09:27    434s] First Iteration Infinite Tw... 
[11/29 02:09:27    434s] Calculate early delays in OCV mode...
[11/29 02:09:27    434s] Calculate late delays in OCV mode...
[11/29 02:09:27    434s] Topological Sorting (REAL = 0:00:00.0, MEM = 4191.6M, InitMEM = 4191.0M)
[11/29 02:09:27    434s] Start delay calculation (fullDC) (1 T). (MEM=4191.59)
[11/29 02:09:28    434s] End AAE Lib Interpolated Model. (MEM=4191.593750 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:28    435s] Total number of fetched objects 3401
[11/29 02:09:28    435s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:09:28    435s] AAE_INFO-618: Total number of nets in the design is 864311,  0.4 percent of the nets selected for SI analysis
[11/29 02:09:28    435s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/29 02:09:28    435s] End delay calculation. (MEM=4213.16 CPU=0:00:00.9 REAL=0:00:00.0)
[11/29 02:09:28    435s] End delay calculation (fullDC). (MEM=4213.16 CPU=0:00:01.1 REAL=0:00:01.0)
[11/29 02:09:28    435s] Save waveform /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/.AAE_XdWhIP/.AAE_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676/waveform.data...
[11/29 02:09:28    435s] *** CDM Built up (cpu=0:00:01.3  real=0:00:01.0  mem= 4213.1M) ***
[11/29 02:09:29    435s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4213.2M)
[11/29 02:09:29    435s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/29 02:09:29    436s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4213.4M)
[11/29 02:09:29    436s] 
[11/29 02:09:29    436s] Executing IPO callback for view pruning ..
[11/29 02:09:29    436s] Starting SI iteration 2
[11/29 02:09:29    436s] Calculate early delays in OCV mode...
[11/29 02:09:29    436s] Calculate late delays in OCV mode...
[11/29 02:09:29    436s] Start delay calculation (fullDC) (1 T). (MEM=4179.5)
[11/29 02:09:29    436s] End AAE Lib Interpolated Model. (MEM=4179.500000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:29    436s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[11/29 02:09:29    436s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 3401. 
[11/29 02:09:29    436s] Total number of fetched objects 3401
[11/29 02:09:29    436s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:09:29    436s] AAE_INFO-618: Total number of nets in the design is 864311,  0.0 percent of the nets selected for SI analysis
[11/29 02:09:29    436s] End delay calculation. (MEM=4196.96 CPU=0:00:00.1 REAL=0:00:00.0)
[11/29 02:09:29    436s] End delay calculation (fullDC). (MEM=4196.96 CPU=0:00:00.2 REAL=0:00:00.0)
[11/29 02:09:29    436s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 4176.3M) ***
[11/29 02:09:30    436s] 
[11/29 02:09:30    436s] Creating Lib Analyzer ...
[11/29 02:09:30    436s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:09:30    436s] 
[11/29 02:09:30    436s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:09:30    436s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:09:30    436s] Summary for sequential cells identification: 
[11/29 02:09:30    436s]   Identified SBFF number: 16
[11/29 02:09:30    436s]   Identified MBFF number: 0
[11/29 02:09:30    436s]   Identified SB Latch number: 4
[11/29 02:09:30    436s]   Identified MB Latch number: 0
[11/29 02:09:30    436s]   Not identified SBFF number: 0
[11/29 02:09:30    436s]   Not identified MBFF number: 0
[11/29 02:09:30    436s]   Not identified SB Latch number: 1
[11/29 02:09:30    436s]   Not identified MB Latch number: 0
[11/29 02:09:30    436s]   Number of sequential cells which are not FFs: 8
[11/29 02:09:30    436s]  Visiting view : default_emulate_view
[11/29 02:09:30    436s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:09:30    436s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:09:30    436s]  Visiting view : default_emulate_view
[11/29 02:09:30    436s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:09:30    436s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:09:30    436s] TLC MultiMap info (StdDelay):
[11/29 02:09:30    436s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:09:30    436s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:09:30    436s]  Setting StdDelay to: 10.2ps
[11/29 02:09:30    436s] 
[11/29 02:09:30    436s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:09:30    436s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:09:30    436s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:09:30    436s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:09:30    436s] 
[11/29 02:09:30    436s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:09:30    437s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:17 mem=4183.6M
[11/29 02:09:30    437s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:17 mem=4183.6M
[11/29 02:09:30    437s] Creating Lib Analyzer, finished. 
[11/29 02:09:30    437s] *** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:07:17 mem=4187.0M)
[11/29 02:09:30    437s] End AAE Lib Interpolated Model. (MEM=4189.503906 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:30    437s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4189.8M, EPOCH TIME: 1764400170.809344
[11/29 02:09:30    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:30    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:30    437s] 
[11/29 02:09:30    437s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:09:30    437s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:09:30    437s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.017, REAL:0.017, MEM:4189.8M, EPOCH TIME: 1764400170.825903
[11/29 02:09:30    437s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:30    437s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:30    437s] ** INFO: Initializing Glitch Interface
[11/29 02:09:31    437s] 
[11/29 02:09:31    437s] OptSummary:
[11/29 02:09:31    437s] 
[11/29 02:09:31    437s] ------------------------------------------------------------------
[11/29 02:09:31    437s]      Initial SI Timing Summary
[11/29 02:09:31    437s] ------------------------------------------------------------------
[11/29 02:09:31    437s] 
[11/29 02:09:31    437s] Setup views included:
[11/29 02:09:31    437s]  default_emulate_view 
[11/29 02:09:31    437s] 
[11/29 02:09:31    437s] +--------------------+---------+---------+---------+
[11/29 02:09:31    437s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:09:31    437s] +--------------------+---------+---------+---------+
[11/29 02:09:31    437s] |           WNS (ns):| -0.556  |  0.237  | -0.556  |
[11/29 02:09:31    437s] |           TNS (ns):|-203.012 |  0.000  |-203.012 |
[11/29 02:09:31    437s] |    Violating Paths:|   451   |    0    |   451   |
[11/29 02:09:31    437s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:09:31    437s] +--------------------+---------+---------+---------+
[11/29 02:09:31    437s] 
[11/29 02:09:31    437s] +----------------+-------------------------------+------------------+
[11/29 02:09:31    437s] |                |              Real             |       Total      |
[11/29 02:09:31    437s] |    DRVs        +------------------+------------+------------------|
[11/29 02:09:31    437s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:09:31    437s] +----------------+------------------+------------+------------------+
[11/29 02:09:31    437s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:09:31    437s] |   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
[11/29 02:09:31    437s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:09:31    437s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:09:31    437s] +----------------+------------------+------------+------------------+
[11/29 02:09:31    437s] 
[11/29 02:09:31    437s] Density: 69.666%
[11/29 02:09:31    437s] 
[11/29 02:09:31    437s] ------------------------------------------------------------------
[11/29 02:09:31    437s] *** BuildHoldData #1 [finish] (opt_design #2) : cpu/real = 0:00:11.9/0:00:12.0 (1.0), totSession cpu/real = 0:07:18.0/0:09:56.9 (0.7), mem = 4241.5M
[11/29 02:09:31    437s] 
[11/29 02:09:31    437s] =============================================================================================
[11/29 02:09:31    437s]  Step TAT Report : BuildHoldData #1 / opt_design #2                             25.11-s102_1
[11/29 02:09:31    437s] =============================================================================================
[11/29 02:09:31    437s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:09:31    437s] ---------------------------------------------------------------------------------------------
[11/29 02:09:31    437s] [ ViewPruning            ]      7   0:00:00.4  (   2.9 % )     0:00:00.6 /  0:00:00.6    0.9
[11/29 02:09:31    437s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:09:31    437s] [ DrvReport              ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[11/29 02:09:31    437s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:09:31    437s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:31    437s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:09:31    437s] [ HoldTimerInit          ]      1   0:00:05.5  (  46.1 % )     0:00:05.8 /  0:00:05.8    1.0
[11/29 02:09:31    437s] [ UpdateTimingGraph      ]      3   0:00:01.2  (   9.7 % )     0:00:04.7 /  0:00:04.6    1.0
[11/29 02:09:31    437s] [ FullDelayCalc          ]      3   0:00:02.7  (  22.1 % )     0:00:02.7 /  0:00:02.6    1.0
[11/29 02:09:31    437s] [ TimingUpdate           ]      4   0:00:00.5  (   4.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:09:31    437s] [ TimingReport           ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:31    437s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:31    437s] [ MISC                   ]          0:00:00.9  (   7.7 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:09:31    437s] ---------------------------------------------------------------------------------------------
[11/29 02:09:31    437s]  BuildHoldData #1 TOTAL             0:00:12.0  ( 100.0 % )     0:00:12.0 /  0:00:11.9    1.0
[11/29 02:09:31    437s] ---------------------------------------------------------------------------------------------
[11/29 02:09:31    437s] **opt_design ... cpu = 0:00:16, real = 0:00:50, mem = 4195.8M, totSessionCpu=0:07:18 **
[11/29 02:09:31    437s] Begin: Collecting metrics
[11/29 02:09:31    438s] 
 ------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                | TNS  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)      |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+------+-------------+----------+-------------+------+-----|
| initial_summary |     0.237 | -0.556 | -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
 ------------------------------------------------------------------------------------------------- 
[11/29 02:09:31    438s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4195.8M, current mem=4195.8M)

[11/29 02:09:31    438s] End: Collecting metrics
[11/29 02:09:31    438s] OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
[11/29 02:09:31    438s] OPTC: view 50.0 [ 0.0500 ]
[11/29 02:09:31    438s] Setting latch borrow mode to budget during optimization.
[11/29 02:09:32    439s] Info: Done creating the CCOpt slew target map.
[11/29 02:09:32    439s] **INFO: flowCheckPoint #2 OptimizationPass1
[11/29 02:09:32    439s] Glitch fixing enabled
[11/29 02:09:32    439s] *** ClockDrv #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:19.2/0:09:58.2 (0.7), mem = 4196.1M
[11/29 02:09:32    439s] Running CCOpt-PRO on entire clock network
[11/29 02:09:32    439s] Leaving CCOpt scope - Initializing power interface...
[11/29 02:09:32    439s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:09:32    439s] Net route status summary:
[11/29 02:09:32    439s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:09:32    439s]   Non-clock: 864310 (unrouted=861363, trialRouted=0, noStatus=0, routed=2947, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:09:32    439s] -effortLevel low                           # enums={low medium high signoff}, default=undefined
[11/29 02:09:32    439s] Clock tree cells fixed by user: 0 out of 0
[11/29 02:09:32    439s] PRO...
[11/29 02:09:32    439s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[11/29 02:09:32    439s] Initializing clock structures...
[11/29 02:09:32    439s]   Creating own balancer
[11/29 02:09:32    439s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[11/29 02:09:32    439s]   Removing CTS place status from clock tree and sinks.
[11/29 02:09:32    439s]   Removed CTS place status from 0 clock cells (out of 8325 ) and 0 clock sinks (out of 0 ).
[11/29 02:09:32    439s]   Initializing legalizer
[11/29 02:09:32    439s]   Using cell based legalization.
[11/29 02:09:32    439s]   PSR: n = 2221 unplaced = 0 placed = 2221 soft_fixed = 0 fixed = 0 covered = 0 unknown = 0
[11/29 02:09:32    439s]   CTS PSR unset = 2221 soft_fixed = 0 fixed = 0 unknown = 0
[11/29 02:09:32    439s]   Leaving CCOpt scope - Initializing placement interface...
[11/29 02:09:32    439s] Memory usage before memory release/compaction is 4196.6
[11/29 02:09:32    439s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:09:32    439s] Memory usage at beginning of DPlace-Init is 4196.6M.
[11/29 02:09:32    439s] OPERPROF: Starting DPlace-Init at level 1, MEM:4196.6M, EPOCH TIME: 1764400172.745096
[11/29 02:09:32    439s] Processing tracks to init pin-track alignment.
[11/29 02:09:32    439s] z: 2, totalTracks: 1
[11/29 02:09:32    439s] z: 4, totalTracks: 1
[11/29 02:09:32    439s] z: 6, totalTracks: 1
[11/29 02:09:32    439s] z: 8, totalTracks: 1
[11/29 02:09:32    439s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:09:32    439s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4196.7M, EPOCH TIME: 1764400172.801701
[11/29 02:09:32    439s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:32    439s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:32    439s] 
[11/29 02:09:32    439s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:09:32    439s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:09:32    439s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.015, REAL:0.015, MEM:4197.4M, EPOCH TIME: 1764400172.816288
[11/29 02:09:32    439s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4197.4M, EPOCH TIME: 1764400172.816348
[11/29 02:09:32    439s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4197.4M, EPOCH TIME: 1764400172.816461
[11/29 02:09:32    439s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4197.4MB).
[11/29 02:09:32    439s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.071, REAL:0.072, MEM:4197.4M, EPOCH TIME: 1764400172.816845
[11/29 02:09:32    439s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:09:32    439s] Set min layer with parameter ( 1 )
[11/29 02:09:32    439s] Set max layer with parameter ( 10 )
[11/29 02:09:32    439s] [PSP]    Load db... (mem=3.8M)
[11/29 02:09:32    439s] [PSP]    Read data from FE... (mem=3.8M)
[11/29 02:09:32    439s] (I)      Number of ignored instance 0
[11/29 02:09:32    439s] (I)      Number of inbound cells 0
[11/29 02:09:32    439s] (I)      Number of opened ILM blockages 0
[11/29 02:09:32    439s] (I)      Number of instances temporarily fixed by detailed placement 915
[11/29 02:09:32    439s] (I)      numMoveCells=1306, numMacros=0  numNoFlopBlockages=0  numPads=3066  numMultiRowHeightInsts=0
[11/29 02:09:32    439s] (I)      cell height: 2800, count: 2221
[11/29 02:09:32    439s] [PSP]    Done Read data from FE (cpu=0.005s, mem=3.8M)
[11/29 02:09:32    439s] 
[11/29 02:09:32    439s] [PSP]    Done Load db (cpu=0.005s, mem=3.8M)
[11/29 02:09:32    439s] 
[11/29 02:09:32    439s] [PSP]    Constructing placeable region... (mem=3.8M)
[11/29 02:09:32    439s] (I)      Constructing bin map
[11/29 02:09:32    439s] (I)      Initialize bin information with width=28000 height=28000
[11/29 02:09:32    439s] (I)      Done constructing bin map
[11/29 02:09:32    439s] [PSP]    Compute region effective width... (mem=3.8M)
[11/29 02:09:32    439s] [PSP]    Done Compute region effective width (cpu=0.000s, mem=3.8M)
[11/29 02:09:32    439s] 
[11/29 02:09:32    439s] [PSP]    Done Constructing placeable region (cpu=0.001s, mem=3.8M)
[11/29 02:09:32    439s] 
[11/29 02:09:32    439s]   Legalizer reserving space for clock trees
[11/29 02:09:32    439s]   Reconstructing clock tree datastructures, skew aware...
[11/29 02:09:32    439s]     Validating CTS configuration...
[11/29 02:09:32    439s]     Checking module port directions...
[11/29 02:09:32    439s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:09:32    439s]     Non-default attributes:
[11/29 02:09:32    439s]       Public non-default attributes:
[11/29 02:09:32    439s]         cts_adjacent_rows_legal: true (default: false)
[11/29 02:09:32    439s]         cts_cell_density is set for at least one object
[11/29 02:09:32    439s]         cts_cell_halo_rows: 0 (default: 1)
[11/29 02:09:32    439s]         cts_cell_halo_sites: 0 (default: 4)
[11/29 02:09:32    439s]         cts_route_type is set for at least one object
[11/29 02:09:32    439s]         cts_skew_group_target_insertion_delay is set for at least one object
[11/29 02:09:32    439s]         cts_target_max_transition_time is set for at least one object
[11/29 02:09:32    439s]         cts_target_max_transition_time_sdc is set for at least one object
[11/29 02:09:32    439s]         cts_target_skew is set for at least one object
[11/29 02:09:32    439s]       Private non-default attributes:
[11/29 02:09:32    439s]         cts_allow_non_fterm_identical_swaps: false (default: true)
[11/29 02:09:32    439s]         cts_clock_nets_detailed_routed: true (default: false)
[11/29 02:09:32    439s]         cts_force_design_routing_status: 1 (default: auto)
[11/29 02:09:32    439s]         cts_last_virtual_delay_scaling_factor is set for at least one object
[11/29 02:09:32    439s]         cts_post_route_enable_post_commit_delay_update: true (default: false)
[11/29 02:09:32    439s]         cts_use_accurate_downstream_capacitance_in_optimization: true (default: false)
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M9. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '880' on M10. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M9. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '880' on M10. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s]     Route type trimming info:
[11/29 02:09:32    439s]       No route type modifications were made.
[11/29 02:09:32    439s]     SIAware is enabled.
[11/29 02:09:32    439s] End AAE Lib Interpolated Model. (MEM=4199.335938 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:32    439s]     Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 3 cells
[11/29 02:09:32    439s]     Original list had 3 cells:
[11/29 02:09:32    439s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/29 02:09:32    439s]     Library trimming was not able to trim any cells:
[11/29 02:09:32    439s]     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
[11/29 02:09:32    439s] **WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
[11/29 02:09:32    439s] **WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
[11/29 02:09:32    439s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:09:33    440s]     Clock tree balancer configuration for clock_tree clk:
[11/29 02:09:33    440s]     Non-default attributes:
[11/29 02:09:33    440s]       Public non-default attributes:
[11/29 02:09:33    440s]         cts_cell_density: 1 (default: 0.75)
[11/29 02:09:33    440s]         cts_route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
[11/29 02:09:33    440s]         cts_route_type (top): default_route_type_nonleaf (default: default)
[11/29 02:09:33    440s]         cts_route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
[11/29 02:09:33    440s]       No private non-default attributes
[11/29 02:09:33    440s]     For power domain auto-default:
[11/29 02:09:33    440s]       Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1
[11/29 02:09:33    440s]       Inverters:   
[11/29 02:09:33    440s]       Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
[11/29 02:09:33    440s]       Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1
[11/29 02:09:33    440s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 9462.684um^2
[11/29 02:09:33    440s]     Top Routing info:
[11/29 02:09:33    440s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/29 02:09:33    440s]       Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/29 02:09:33    440s]     Trunk/Leaf Routing info:
[11/29 02:09:33    440s]       Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: metal8/metal7; 
[11/29 02:09:33    440s]       Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/29 02:09:33    440s]     For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
[11/29 02:09:33    440s]       Slew time target (leaf):    0.150ns
[11/29 02:09:33    440s]       Slew time target (trunk):   0.150ns
[11/29 02:09:33    440s]       Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
[11/29 02:09:33    440s]       Buffer unit delay: 0.056ns
[11/29 02:09:33    440s]       Buffer max distance: 787.160um
[11/29 02:09:33    440s]     Fastest wire driving cells and distances:
[11/29 02:09:33    440s]       Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=787.160um, saturatedSlew=0.109ns, speed=4145.129um per ns, cellArea=1.690um^2 per 1000um}
[11/29 02:09:33    440s]       Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=1418.983um, saturatedSlew=0.110ns, speed=7329.458um per ns, cellArea=5.436um^2 per 1000um}
[11/29 02:09:33    440s]       Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=1426.667um, saturatedSlew=0.110ns, speed=7552.498um per ns, cellArea=4.848um^2 per 1000um}
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     Logic Sizing Table:
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     ----------------------------------------------------------
[11/29 02:09:33    440s]     Cell    Instance count    Source    Eligible library cells
[11/29 02:09:33    440s]     ----------------------------------------------------------
[11/29 02:09:33    440s]       (empty table)
[11/29 02:09:33    440s]     ----------------------------------------------------------
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
[11/29 02:09:33    440s]      Created from constraint modes: {[default_emulate_constraint_mode]}
[11/29 02:09:33    440s]       Sources:                     pin clk
[11/29 02:09:33    440s]       Total number of sinks:       915
[11/29 02:09:33    440s]       Delay constrained sinks:     915
[11/29 02:09:33    440s]       Constrains:                  default
[11/29 02:09:33    440s]       Non-leaf sinks:              0
[11/29 02:09:33    440s]       Ignore pins:                 0
[11/29 02:09:33    440s]      Timing corner default_emulate_delay_corner:both.late:
[11/29 02:09:33    440s]       Skew target:                 0.100ns
[11/29 02:09:33    440s]     Primary reporting skew groups are:
[11/29 02:09:33    440s]     skew_group clk/default_emulate_constraint_mode with 915 clock sinks
[11/29 02:09:33    440s]     Found 0/0 (-nan%) clock tree instances with fixed placement status.
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     Constraint summary
[11/29 02:09:33    440s]     ==================
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     Transition constraints are active in the following delay corners:
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     default_emulate_delay_corner:both.late
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     Cap constraints are active in the following delay corners:
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     default_emulate_delay_corner:both.late
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     Transition constraint summary:
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:33    440s]     Delay corner                                        Target (ns)    Num pins    Target source    Clock tree(s)
[11/29 02:09:33    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:33    440s]     default_emulate_delay_corner:both.late (primary)         -            -              -                -
[11/29 02:09:33    440s]                            -                               0.150        17563      explicit         all
[11/29 02:09:33    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     Capacitance constraint summary:
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     ------------------------------------------------------------------------------------------------------------------------
[11/29 02:09:33    440s]     Delay corner                                        Limit (fF)    Num nets    Target source                Clock tree(s)
[11/29 02:09:33    440s]     ------------------------------------------------------------------------------------------------------------------------
[11/29 02:09:33    440s]     default_emulate_delay_corner:both.late (primary)        -            -                    -                      -
[11/29 02:09:33    440s]                            -                             181.885        8324      library_or_sdc_constraint    all
[11/29 02:09:33    440s]     ------------------------------------------------------------------------------------------------------------------------
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     
[11/29 02:09:33    440s]     Clock DAG hash initial state: 1b64e4529d34fe02 baa6f4af7ee00ef6
[11/29 02:09:33    440s]     CTS services accumulated run-time stats initial state:
[11/29 02:09:33    440s]       delay calculator: calls=9865, total_wall_time=0.717s, mean_wall_time=0.073ms
[11/29 02:09:33    440s]       steiner router: calls=4666, total_wall_time=0.069s, mean_wall_time=0.015ms
[11/29 02:09:33    440s]     Clock DAG stats initial state:
[11/29 02:09:33    440s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:09:33    440s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:09:33    440s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:09:33    440s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:09:33    440s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:09:34    440s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:09:34    440s] UM:*                                                                   InitialState
[11/29 02:09:34    440s]     Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: metal8/metal7; 
[11/29 02:09:34    440s]     Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Layer information for route type ClockTrack_ccopt_autotrimmed:
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     ----------------------------------------------------------------------------------
[11/29 02:09:34    440s]     Layer      Preferred    Route    Res.          Cap.          RC           Tracks
[11/29 02:09:34    440s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)    Relative
[11/29 02:09:34    440s]                                                                               to Layer
[11/29 02:09:34    440s]     ----------------------------------------------------------------------------------
[11/29 02:09:34    440s]     metal1     N            H          3.167         0.187         0.591         3
[11/29 02:09:34    440s]     metal2     N            V          1.563         0.175         0.273         3
[11/29 02:09:34    440s]     metal3     N            H          1.563         0.215         0.336         3
[11/29 02:09:34    440s]     metal4     N            V          1.312         0.178         0.233         3
[11/29 02:09:34    440s]     metal5     N            H          1.312         0.178         0.233         3
[11/29 02:09:34    440s]     metal6     N            V          1.312         0.178         0.233         3
[11/29 02:09:34    440s]     metal7     Y            H          0.469         0.225         0.105         3
[11/29 02:09:34    440s]     metal8     Y            V          0.469         0.225         0.105         3
[11/29 02:09:34    440s]     metal9     N            H          0.188         0.257         0.048         3
[11/29 02:09:34    440s]     metal10    N            V          0.068         0.286         0.019         9
[11/29 02:09:34    440s]     ----------------------------------------------------------------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
[11/29 02:09:34    440s]     Unshielded; Mask Constraint: 0; Source: cts_route_type.
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Layer information for route type default_route_type_nonleaf:
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     ----------------------------------------------------------------------
[11/29 02:09:34    440s]     Layer      Preferred    Route    Res.          Cap.          RC
[11/29 02:09:34    440s]                             Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[11/29 02:09:34    440s]     ----------------------------------------------------------------------
[11/29 02:09:34    440s]     metal1     N            H          5.429         0.249         1.353
[11/29 02:09:34    440s]     metal2     N            V          3.571         0.220         0.786
[11/29 02:09:34    440s]     metal3     Y            H          3.571         0.251         0.896
[11/29 02:09:34    440s]     metal4     Y            V          1.500         0.255         0.383
[11/29 02:09:34    440s]     metal5     N            H          1.500         0.255         0.383
[11/29 02:09:34    440s]     metal6     N            V          1.500         0.255         0.383
[11/29 02:09:34    440s]     metal7     N            H          0.188         0.269         0.050
[11/29 02:09:34    440s]     metal8     N            V          0.188         0.269         0.050
[11/29 02:09:34    440s]     metal9     N            H          0.037         0.341         0.013
[11/29 02:09:34    440s]     metal10    N            V          0.037         0.326         0.012
[11/29 02:09:34    440s]     ----------------------------------------------------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Via selection for estimated routes (rule default):
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     ---------------------------------------------------------------------
[11/29 02:09:34    440s]     Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[11/29 02:09:34    440s]     Range                         (Ohm)    (fF)     (fs)     Only
[11/29 02:09:34    440s]     ---------------------------------------------------------------------
[11/29 02:09:34    440s]     metal1-metal2     via1_7      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal2-metal3     via2_5      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal3-metal4     via3_2      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal4-metal5     via4_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal5-metal6     via5_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal6-metal7     via6_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal7-metal8     via7_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal8-metal9     via8_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal9-metal10    via9_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     ---------------------------------------------------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Via selection for estimated routes (rule NDR_ClockTree):
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     ---------------------------------------------------------------------
[11/29 02:09:34    440s]     Layer             Via Cell    Res.     Cap.     RC       Top of Stack
[11/29 02:09:34    440s]     Range                         (Ohm)    (fF)     (fs)     Only
[11/29 02:09:34    440s]     ---------------------------------------------------------------------
[11/29 02:09:34    440s]     metal1-metal2     via1_7      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal2-metal3     via2_5      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal3-metal4     via3_2      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal4-metal5     via4_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal5-metal6     via5_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal6-metal7     via6_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal7-metal8     via7_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal8-metal9     via8_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     metal9-metal10    via9_0      4.000    0.000    0.000    false
[11/29 02:09:34    440s]     ---------------------------------------------------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[11/29 02:09:34    440s] Type 'man IMPCCOPT-2314' for more detail.
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Ideal and dont_touch net fanout counts:
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     -----------------------------------------------------------
[11/29 02:09:34    440s]     Min fanout    Max fanout    Number of ideal/dont_touch nets
[11/29 02:09:34    440s]     -----------------------------------------------------------
[11/29 02:09:34    440s]           1            10                      0
[11/29 02:09:34    440s]          11           100                      0
[11/29 02:09:34    440s]         101          1000                      1
[11/29 02:09:34    440s]        1001         10000                      0
[11/29 02:09:34    440s]       10001           +                        0
[11/29 02:09:34    440s]     -----------------------------------------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Top ideal and dont_touch nets by fanout:
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     ---------------------
[11/29 02:09:34    440s]     Net name    Fanout ()
[11/29 02:09:34    440s]     ---------------------
[11/29 02:09:34    440s]     clk            915
[11/29 02:09:34    440s]     ---------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     No dont_touch hnets found in the clock tree
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Total number of dont_touch hpins in the clock network: 8323
[11/29 02:09:34    440s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[11/29 02:09:34    440s]       Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Summary of reasons for dont_touch hpins in the clock network:
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     ----------------------------
[11/29 02:09:34    440s]     Reason                 Count
[11/29 02:09:34    440s]     ----------------------------
[11/29 02:09:34    440s]     hnet_set_dont_touch    8323
[11/29 02:09:34    440s]     ----------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     ---------------------
[11/29 02:09:34    440s]     Type            Count
[11/29 02:09:34    440s]     ---------------------
[11/29 02:09:34    440s]     ilm                0
[11/29 02:09:34    440s]     partition          0
[11/29 02:09:34    440s]     power_domain       0
[11/29 02:09:34    440s]     fence              0
[11/29 02:09:34    440s]     none            8323
[11/29 02:09:34    440s]     ---------------------
[11/29 02:09:34    440s]     Total           8323
[11/29 02:09:34    440s]     ---------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Checking for illegal sizes of clock logic instances...
[11/29 02:09:34    440s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Filtering reasons for cell type: buffer
[11/29 02:09:34    440s]     =======================================
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     Clock trees    Power domain    Reason                         Library cells
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     all            auto-default    Unbalanced rise/fall delays    { BUF_X1 BUF_X16 BUF_X2 BUF_X32 BUF_X4 BUF_X8 }
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Filtering reasons for cell type: inverter
[11/29 02:09:34    440s]     =========================================
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     Clock trees    Power domain    Reason                         Library cells
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     all            auto-default    Unbalanced rise/fall delays    { INV_X1 INV_X16 INV_X2 INV_X32 INV_X4 INV_X8 }
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
[11/29 02:09:34    440s]     CCOpt configuration status: all checks passed.
[11/29 02:09:34    440s]   Reconstructing clock tree datastructures, skew aware done.
[11/29 02:09:34    440s] Initializing clock structures done.
[11/29 02:09:34    440s] PRO...
[11/29 02:09:34    440s]   PRO active optimizations:
[11/29 02:09:34    440s]    - DRV fixing with sizing
[11/29 02:09:34    440s]   
[11/29 02:09:34    440s]   Detected clock skew data from CTS
[11/29 02:09:34    440s]   ProEngine running partially connected to DB
[11/29 02:09:34    440s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:09:34    440s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:09:34    440s]   Clock DAG hash PRO initial state: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:09:34    440s]   CTS services accumulated run-time stats PRO initial state:
[11/29 02:09:34    440s]     delay calculator: calls=9866, total_wall_time=0.717s, mean_wall_time=0.073ms
[11/29 02:09:34    440s]     steiner router: calls=4666, total_wall_time=0.069s, mean_wall_time=0.015ms
[11/29 02:09:34    440s]   Clock DAG stats PRO initial state:
[11/29 02:09:34    440s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:09:34    440s]     sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:09:34    440s]     misc counts      : r=1, pp=8323, mci=0
[11/29 02:09:34    440s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:09:34    440s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:09:34    440s]     sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:09:34    440s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:09:34    440s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:09:34    440s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:09:34    440s]   Clock DAG net violations PRO initial state:
[11/29 02:09:34    440s]     Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:09:34    440s]   Clock DAG primary half-corner transition distribution PRO initial state:
[11/29 02:09:34    440s]     Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:09:34    440s]   Primary reporting skew groups PRO initial state:
[11/29 02:09:34    440s]         min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:09:34    440s]         max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:09:34    440s]   Skew group summary PRO initial state:
[11/29 02:09:34    440s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:09:34    440s]   Recomputing CTS skew targets...
[11/29 02:09:34    440s]   Resolving skew group constraints...
[11/29 02:09:34    440s]     Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
[11/29 02:09:34    440s]   Resolving skew group constraints done.
[11/29 02:09:34    440s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:09:34    440s]   PRO Fixing DRVs...
[11/29 02:09:34    440s]     Clock DAG hash before 'PRO Fixing DRVs': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:09:34    440s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[11/29 02:09:34    440s]       delay calculator: calls=9866, total_wall_time=0.717s, mean_wall_time=0.073ms
[11/29 02:09:34    440s]       steiner router: calls=4666, total_wall_time=0.069s, mean_wall_time=0.015ms
[11/29 02:09:34    440s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[11/29 02:09:34    440s]     CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Statistics: Fix DRVs (cell sizing):
[11/29 02:09:34    440s]     ===================================
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Cell changes by Net Type:
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     top                0            0           0            0                    0                0
[11/29 02:09:34    440s]     trunk              0            0           0            0                    0                0
[11/29 02:09:34    440s]     leaf               0            0           0            0                    0                0
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     Total              0            0           0            0                    0                0
[11/29 02:09:34    440s]     -------------------------------------------------------------------------------------------------
[11/29 02:09:34    440s]     
[11/29 02:09:34    440s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[11/29 02:09:34    440s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[11/29 02:09:34    440s]     
[11/29 02:09:34    441s]     Clock DAG hash after 'PRO Fixing DRVs': 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:09:34    441s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[11/29 02:09:34    441s]       delay calculator: calls=9866, total_wall_time=0.717s, mean_wall_time=0.073ms
[11/29 02:09:34    441s]       steiner router: calls=4666, total_wall_time=0.069s, mean_wall_time=0.015ms
[11/29 02:09:34    441s]     Clock DAG stats after 'PRO Fixing DRVs':
[11/29 02:09:34    441s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:09:34    441s]       sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:09:34    441s]       misc counts      : r=1, pp=8323, mci=0
[11/29 02:09:34    441s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:09:34    441s]       cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:09:34    441s]       sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:09:34    441s]       wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:09:34    441s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:09:34    441s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:09:34    441s]     Clock DAG net violations after 'PRO Fixing DRVs':
[11/29 02:09:34    441s]       Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:09:34    441s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[11/29 02:09:34    441s]       Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:09:34    441s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[11/29 02:09:34    441s]           min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:09:34    441s]           max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:09:34    441s]     Skew group summary after 'PRO Fixing DRVs':
[11/29 02:09:34    441s]       skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
[11/29 02:09:34    441s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:09:34    441s]   PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   Slew Diagnostics: After DRV fixing
[11/29 02:09:34    441s]   ==================================
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   Global Causes:
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   -------------------------------------
[11/29 02:09:34    441s]   Cause
[11/29 02:09:34    441s]   -------------------------------------
[11/29 02:09:34    441s]   DRV fixing with buffering is disabled
[11/29 02:09:34    441s]   -------------------------------------
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   Top 5 overslews:
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   ---------------------------------
[11/29 02:09:34    441s]   Overslew    Causes    Driving Pin
[11/29 02:09:34    441s]   ---------------------------------
[11/29 02:09:34    441s]     (empty table)
[11/29 02:09:34    441s]   ---------------------------------
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   -------------------
[11/29 02:09:34    441s]   Cause    Occurences
[11/29 02:09:34    441s]   -------------------
[11/29 02:09:34    441s]     (empty table)
[11/29 02:09:34    441s]   -------------------
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   Violation diagnostics counts from the 0 nodes that have violations:
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   -------------------
[11/29 02:09:34    441s]   Cause    Occurences
[11/29 02:09:34    441s]   -------------------
[11/29 02:09:34    441s]     (empty table)
[11/29 02:09:34    441s]   -------------------
[11/29 02:09:34    441s]   
[11/29 02:09:34    441s]   Reconnecting optimized routes...
[11/29 02:09:43    449s]   Set dirty flag on 0 instances, 0 nets
[11/29 02:09:43    449s]   Reconnecting optimized routes done. (took cpu=0:00:08.7 real=0:00:08.8)
[11/29 02:09:43    449s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
[11/29 02:09:43    449s]   SIAware is enabled.
[11/29 02:09:43    449s] End AAE Lib Interpolated Model. (MEM=4206.839844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:43    449s]   Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[11/29 02:09:43    449s]   Clock DAG hash PRO final: 1b64e4529d34fe02 baa6f4af7ee00ef6 32c731791211252f a55db391e20904c2 a55db391e20904c2
[11/29 02:09:43    449s]   CTS services accumulated run-time stats PRO final:
[11/29 02:09:43    449s]     delay calculator: calls=9867, total_wall_time=0.717s, mean_wall_time=0.073ms
[11/29 02:09:43    449s]     steiner router: calls=4666, total_wall_time=0.069s, mean_wall_time=0.015ms
[11/29 02:09:43    449s]   Clock DAG stats PRO final:
[11/29 02:09:43    449s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[11/29 02:09:43    449s]     sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
[11/29 02:09:43    449s]     misc counts      : r=1, pp=8323, mci=0
[11/29 02:09:43    449s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[11/29 02:09:43    449s]     cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
[11/29 02:09:43    449s]     sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
[11/29 02:09:43    449s]     wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
[11/29 02:09:43    449s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[11/29 02:09:43    449s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
[11/29 02:09:43    449s]   Clock DAG net violations PRO final:
[11/29 02:09:43    449s]     Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
[11/29 02:09:43    449s]   Clock DAG primary half-corner transition distribution PRO final:
[11/29 02:09:43    449s]     Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
[11/29 02:09:43    449s]   Primary reporting skew groups PRO final:
[11/29 02:09:43    449s]         min path sink: u_systolic_array_top/state_reg[2]/CK
[11/29 02:09:43    449s]         max path sink: u_controller/weight_addr_reg[0]/CK
[11/29 02:09:43    449s]   Skew group summary PRO final:
[11/29 02:09:43    449s]     skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[11/29 02:09:43    449s]   Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[11/29 02:09:43    449s] PRO done.
[11/29 02:09:43    449s] Restoring CTS place status for unmodified clock tree cells and sinks.
[11/29 02:09:43    449s] numClockCells = 8325, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[11/29 02:09:43    450s] Net route status summary:
[11/29 02:09:43    450s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
[11/29 02:09:43    450s]   Non-clock: 864310 (unrouted=861363, trialRouted=0, noStatus=0, routed=2947, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
[11/29 02:09:43    450s] Updating delays...
[11/29 02:09:43    450s] Updating delays done.
[11/29 02:09:43    450s] (I)      Release Steiner core (key=)
[11/29 02:09:43    450s] PRO done. (took cpu=0:00:10.8 real=0:00:10.8)
[11/29 02:09:43    450s] Leaving CCOpt scope - Cleaning up placement interface...
[11/29 02:09:43    450s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:4216.9M, EPOCH TIME: 1764400183.373335
[11/29 02:09:43    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:915).
[11/29 02:09:43    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:43    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:43    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:43    450s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.118, REAL:0.118, MEM:4188.1M, EPOCH TIME: 1764400183.491631
[11/29 02:09:43    450s] Memory usage before memory release/compaction is 4188.1
[11/29 02:09:43    450s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:09:43    450s] Memory usage at end of DPlace-Cleanup is 4188.1M.
[11/29 02:09:43    450s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[11/29 02:09:43    450s] *** ClockDrv #1 [finish] (opt_design #2) : cpu/real = 0:00:11.0/0:00:11.0 (1.0), totSession cpu/real = 0:07:30.2/0:10:09.1 (0.7), mem = 4188.1M
[11/29 02:09:43    450s] 
[11/29 02:09:43    450s] =============================================================================================
[11/29 02:09:43    450s]  Step TAT Report : ClockDrv #1 / opt_design #2                                  25.11-s102_1
[11/29 02:09:43    450s] =============================================================================================
[11/29 02:09:43    450s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:09:43    450s] ---------------------------------------------------------------------------------------------
[11/29 02:09:43    450s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[11/29 02:09:43    450s] [ OptimizationStep       ]      1   0:00:10.9  (  98.9 % )     0:00:11.0 /  0:00:11.0    1.0
[11/29 02:09:43    450s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:09:43    450s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:09:43    450s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:43    450s] [ MISC                   ]          0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:43    450s] ---------------------------------------------------------------------------------------------
[11/29 02:09:43    450s]  ClockDrv #1 TOTAL                  0:00:11.0  ( 100.0 % )     0:00:11.0 /  0:00:11.0    1.0
[11/29 02:09:43    450s] ---------------------------------------------------------------------------------------------
[11/29 02:09:43    450s] Begin: Collecting metrics
[11/29 02:09:43    450s] 
 ------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                | TNS  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns)      |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+--------+------+-------------+----------+-------------+------+-----|
| initial_summary |     0.237 | -0.556 | -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro       |           |        |      |             | 0:00:11  |        4207 |      |     |
 ------------------------------------------------------------------------------------------------- 
[11/29 02:09:43    450s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4206.6M, current mem=4187.2M)

[11/29 02:09:43    450s] End: Collecting metrics
[11/29 02:09:43    450s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:09:43    450s] Deleting Lib Analyzer.
[11/29 02:09:43    450s] **INFO: Start fixing DRV (Mem = 4183.23M) ...
[11/29 02:09:43    450s] Begin: GigaOpt DRV Optimization
[11/29 02:09:43    450s] Glitch fixing enabled
[11/29 02:09:43    450s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[11/29 02:09:43    450s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[11/29 02:09:43    450s] *** DrvOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:30.5/0:10:09.4 (0.7), mem = 4183.2M
[11/29 02:09:43    450s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:09:43    450s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:09:43    450s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:09:43    450s] End AAE Lib Interpolated Model. (MEM=4183.234375 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:43    450s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.27
[11/29 02:09:43    450s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:09:43    450s] 
[11/29 02:09:43    450s] Creating Lib Analyzer ...
[11/29 02:09:43    450s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:09:43    450s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:09:43    450s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:09:43    450s] 
[11/29 02:09:43    450s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:09:44    450s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:31 mem=4187.3M
[11/29 02:09:44    450s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:31 mem=4187.3M
[11/29 02:09:44    450s] Creating Lib Analyzer, finished. 
[11/29 02:09:44    450s] 
[11/29 02:09:44    450s] Active Setup views: default_emulate_view 
[11/29 02:09:44    450s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/29 02:09:44    450s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:31 mem=4221.2M
[11/29 02:09:44    450s] Memory usage before memory release/compaction is 4221.2
[11/29 02:09:44    450s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:09:44    450s] Memory usage at beginning of DPlace-Init is 4217.9M.
[11/29 02:09:44    450s] OPERPROF: Starting DPlace-Init at level 1, MEM:4217.9M, EPOCH TIME: 1764400184.264217
[11/29 02:09:44    450s] Processing tracks to init pin-track alignment.
[11/29 02:09:44    450s] z: 2, totalTracks: 1
[11/29 02:09:44    450s] z: 4, totalTracks: 1
[11/29 02:09:44    450s] z: 6, totalTracks: 1
[11/29 02:09:44    450s] z: 8, totalTracks: 1
[11/29 02:09:44    450s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:09:44    451s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4218.2M, EPOCH TIME: 1764400184.321175
[11/29 02:09:44    451s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:44    451s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:44    451s] 
[11/29 02:09:44    451s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:09:44    451s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:09:44    451s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4218.3M, EPOCH TIME: 1764400184.333474
[11/29 02:09:44    451s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4218.3M, EPOCH TIME: 1764400184.333527
[11/29 02:09:44    451s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4218.3M, EPOCH TIME: 1764400184.333595
[11/29 02:09:44    451s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4218.3MB).
[11/29 02:09:44    451s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.069, REAL:0.070, MEM:4218.3M, EPOCH TIME: 1764400184.334011
[11/29 02:09:44    451s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[11/29 02:09:44    451s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:31 mem=4218.9M
[11/29 02:09:44    451s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:09:44    451s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:09:44    451s] ### Creating RouteCongInterface, started
[11/29 02:09:44    451s] {MMLU 0 0 3401}
[11/29 02:09:44    451s] [oiLAM] Zs 10, 11
[11/29 02:09:44    451s] ### Creating LA Mngr. totSessionCpu=0:07:31 mem=4218.9M
[11/29 02:09:44    451s] ### Creating LA Mngr, finished. totSessionCpu=0:07:31 mem=4218.9M
[11/29 02:09:44    451s] ### Creating RouteCongInterface, finished
[11/29 02:09:44    451s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:09:44    451s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:09:44    451s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:09:44    451s] 	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[11/29 02:09:44    451s] AoF 1088.8735um
[11/29 02:09:45    452s] **INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
[11/29 02:09:45    452s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
[11/29 02:09:45    452s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:09:45    452s] [GPS-DRV] Optimizer inputs ============================= 
[11/29 02:09:45    452s] [GPS-DRV] drvFixingStage: Small Scale
[11/29 02:09:45    452s] [GPS-DRV] costLowerBound: 0.1
[11/29 02:09:45    452s] [GPS-DRV] setupTNSCost  : 0.3
[11/29 02:09:45    452s] [GPS-DRV] maxIter       : 10
[11/29 02:09:45    452s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[11/29 02:09:45    452s] [GPS-DRV] Optimizer parameters ============================= 
[11/29 02:09:45    452s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[11/29 02:09:45    452s] [GPS-DRV] maxDensity (design): 0.95
[11/29 02:09:45    452s] [GPS-DRV] maxLocalDensity: 0.96
[11/29 02:09:45    452s] [GPS-DRV] MaxBufDistForPlaceBlk: 280um
[11/29 02:09:45    452s] [GPS-DRV] Dflt RT Characteristic Length 1060.14um AoF 1088.87um x 1
[11/29 02:09:45    452s] [GPS-DRV] isCPECostingOn: false
[11/29 02:09:45    452s] [GPS-DRV] MaintainWNS: 1
[11/29 02:09:45    452s] [GPS-DRV] all active and enabled setup drv original views
[11/29 02:09:45    452s] [GPS-DRV]     default_emulate_view
[11/29 02:09:45    452s] [GPS-DRV] All active and enabled setup views
[11/29 02:09:45    452s] [GPS-DRV]     default_emulate_view
[11/29 02:09:45    452s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 0.98 togFTermMaxTranMarginIPO: 0
[11/29 02:09:45    452s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 0.98 togFTermMaxCapMarginIPO: 0
[11/29 02:09:45    452s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[11/29 02:09:45    452s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[11/29 02:09:45    452s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0.3)
[11/29 02:09:45    452s] [GPS-DRV] ROI - unit(Area: 2.128e+06; LeakageP: 1.43532e-08; DynamicP: 2.128e+06)DBU
[11/29 02:09:45    452s] ** INFO: Initializing Glitch Interface
[11/29 02:09:45    452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:09:45    452s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[11/29 02:09:45    452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:09:45    452s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/29 02:09:45    452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:09:45    452s] Info: violation cost 6562.139160 (cap = 0.000000, tran = 6562.139160, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/29 02:09:45    452s] |     1|   893|    -1.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.56|  -203.01|       0|       0|       0| 69.67%|          |         |
[11/29 02:09:45    452s] Info: violation cost 6394.002930 (cap = 0.000000, tran = 6394.002930, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/29 02:09:45    452s] |     1|   892|    -1.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.56|  -203.01|       0|       0|       0| 69.67%| 0:00:00.0|  4220.7M|
[11/29 02:09:45    452s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] ###############################################################################
[11/29 02:09:45    452s] #
[11/29 02:09:45    452s] #  Large fanout net report:  
[11/29 02:09:45    452s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[11/29 02:09:45    452s] #     - current density: 69.67
[11/29 02:09:45    452s] #
[11/29 02:09:45    452s] #  List of high fanout nets:
[11/29 02:09:45    452s] #        Net(1):  n_rst: (fanouts = 915)
[11/29 02:09:45    452s] #
[11/29 02:09:45    452s] ###############################################################################
[11/29 02:09:45    452s] Bottom Preferred Layer:
[11/29 02:09:45    452s]     None
[11/29 02:09:45    452s] Via Pillar Rule:
[11/29 02:09:45    452s]     None
[11/29 02:09:45    452s] Finished writing unified metrics of routing constraints.
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] =======================================================================
[11/29 02:09:45    452s]                 Reasons for remaining drv violations
[11/29 02:09:45    452s] =======================================================================
[11/29 02:09:45    452s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] MultiBuffering failure reasons
[11/29 02:09:45    452s] ------------------------------------------------
[11/29 02:09:45    452s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] SingleBuffering failure reasons
[11/29 02:09:45    452s] ------------------------------------------------
[11/29 02:09:45    452s] *info:     1 net(s): Could not be fixed as the net has large fanout.
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4220.7M) ***
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 29135.6, Stn-len 0
[11/29 02:09:45    452s] CSM is empty.
[11/29 02:09:45    452s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:09:45    452s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4220.7M, EPOCH TIME: 1764400185.776108
[11/29 02:09:45    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:09:45    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:45    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:45    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:45    452s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.107, REAL:0.108, MEM:4219.9M, EPOCH TIME: 1764400185.883855
[11/29 02:09:45    452s] Memory usage before memory release/compaction is 4219.9
[11/29 02:09:45    452s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:09:45    452s] Memory usage at end of DPlace-Cleanup is 4219.9M.
[11/29 02:09:45    452s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.27
[11/29 02:09:45    452s] 
[11/29 02:09:45    452s] =============================================================================================
[11/29 02:09:45    452s]  Step TAT Report : DrvOpt #1 / opt_design #2                                    25.11-s102_1
[11/29 02:09:45    452s] =============================================================================================
[11/29 02:09:45    452s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:09:45    452s] ---------------------------------------------------------------------------------------------
[11/29 02:09:45    452s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:09:45    452s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   9.4 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:09:45    452s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:09:45    452s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:45    452s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:45    452s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:09:45    452s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:45    452s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:09:45    452s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:09:45    452s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:45    452s] [ OptEval                ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:09:45    452s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:45    452s] [ AAESlewUpdate          ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[11/29 02:09:45    452s] [ DrvFindVioNets         ]      2   0:00:00.1  (   6.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:45    452s] [ DrvComputeSummary      ]      2   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:45    452s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:45    452s] [ DetailPlaceInit        ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:09:45    452s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:45    452s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:09:45    452s] [ MISC                   ]          0:00:01.5  (  70.2 % )     0:00:01.5 /  0:00:01.5    1.0
[11/29 02:09:45    452s] ---------------------------------------------------------------------------------------------
[11/29 02:09:45    452s]  DrvOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.1    1.0
[11/29 02:09:45    452s] ---------------------------------------------------------------------------------------------
[11/29 02:09:45    452s] *** DrvOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:07:32.6/0:10:11.5 (0.7), mem = 4220.4M
[11/29 02:09:45    452s] **INFO: Skipping refine place as no non-legal commits were detected
[11/29 02:09:45    452s] End: GigaOpt DRV Optimization
[11/29 02:09:45    452s] **opt_design ... cpu = 0:00:30, real = 0:01:04, mem = 4201.1M, totSessionCpu=0:07:33 **
[11/29 02:09:45    452s] Begin: Collecting metrics
[11/29 02:09:46    452s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:11  |        4207 |      |     |
| drv_eco_fixing  |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
 ------------------------------------------------------------------------------------------------------------------- 
[11/29 02:09:46    452s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4201.1M, current mem=4201.1M)

[11/29 02:09:46    452s] End: Collecting metrics
[11/29 02:09:46    452s] *info:
[11/29 02:09:46    452s] **INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 4201.10M).
[11/29 02:09:46    452s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4201.1M, EPOCH TIME: 1764400186.227119
[11/29 02:09:46    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:46    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:46    452s] 
[11/29 02:09:46    452s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:09:46    452s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:09:46    452s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:4201.3M, EPOCH TIME: 1764400186.239161
[11/29 02:09:46    452s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:46    452s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:46    453s] ** INFO: Initializing Glitch Interface
[11/29 02:09:46    453s] 
[11/29 02:09:46    453s] OptSummary:
[11/29 02:09:46    453s] 
[11/29 02:09:46    453s] ------------------------------------------------------------------
[11/29 02:09:46    453s]      SI Timing Summary (cpu=0.04min real=0.05min mem=4201.1M)
[11/29 02:09:46    453s] ------------------------------------------------------------------
[11/29 02:09:46    453s] 
[11/29 02:09:46    453s] Setup views included:
[11/29 02:09:46    453s]  default_emulate_view 
[11/29 02:09:46    453s] 
[11/29 02:09:46    453s] +--------------------+---------+---------+---------+
[11/29 02:09:46    453s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:09:46    453s] +--------------------+---------+---------+---------+
[11/29 02:09:46    453s] |           WNS (ns):| -0.556  |  0.237  | -0.556  |
[11/29 02:09:46    453s] |           TNS (ns):|-203.012 |  0.000  |-203.012 |
[11/29 02:09:46    453s] |    Violating Paths:|   451   |    0    |   451   |
[11/29 02:09:46    453s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:09:46    453s] +--------------------+---------+---------+---------+
[11/29 02:09:46    453s] 
[11/29 02:09:46    453s] +----------------+-------------------------------+------------------+
[11/29 02:09:46    453s] |                |              Real             |       Total      |
[11/29 02:09:46    453s] |    DRVs        +------------------+------------+------------------|
[11/29 02:09:46    453s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:09:46    453s] +----------------+------------------+------------+------------------+
[11/29 02:09:46    453s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:09:46    453s] |   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
[11/29 02:09:46    453s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:09:46    453s] |   max_length   |      0 (0)       |     0      [11/29 02:09:46    453s] 
|      0 (0)       |
[11/29 02:09:46    453s] +----------------+------------------+------------+------------------+
[11/29 02:09:46    453s] 
[11/29 02:09:46    453s] Density: 69.666%
[11/29 02:09:46    453s] ------------------------------------------------------------------
[11/29 02:09:46    453s] **opt_design ... cpu = 0:00:31, real = 0:01:05, mem = 4205.6M, totSessionCpu=0:07:33 **
[11/29 02:09:46    453s] ** INFO: Initializing Glitch Interface
[11/29 02:09:46    453s]   DRV Snapshot: (REF)
[11/29 02:09:46    453s]          Tran DRV: 1 (1)
[11/29 02:09:46    453s]           Cap DRV: 0 (0)
[11/29 02:09:46    453s]        Fanout DRV: 0 (0)
[11/29 02:09:46    453s]            Glitch: 0 (0)
[11/29 02:09:46    453s] *** Timing NOT met, worst failing slack is -0.556
[11/29 02:09:46    453s] *** Check timing (0:00:00.0)
[11/29 02:09:46    453s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:09:46    453s] Deleting Lib Analyzer.
[11/29 02:09:46    453s] Begin: GigaOpt Optimization in WNS mode
[11/29 02:09:46    453s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[11/29 02:09:46    453s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[11/29 02:09:46    453s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:09:46    453s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:09:46    453s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:09:46    453s] End AAE Lib Interpolated Model. (MEM=4219.406250 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:46    453s] *** WnsOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:33.7/0:10:12.6 (0.7), mem = 4219.4M
[11/29 02:09:47    453s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.28
[11/29 02:09:47    453s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:09:47    453s] 
[11/29 02:09:47    453s] Creating Lib Analyzer ...
[11/29 02:09:47    453s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:09:47    453s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:09:47    453s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:09:47    453s] 
[11/29 02:09:47    453s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:09:47    453s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:34 mem=4219.4M
[11/29 02:09:47    453s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:34 mem=4219.4M
[11/29 02:09:47    453s] Creating Lib Analyzer, finished. 
[11/29 02:09:47    454s] 
[11/29 02:09:47    454s] Active Setup views: default_emulate_view 
[11/29 02:09:47    454s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/29 02:09:47    454s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:34 mem=4234.7M
[11/29 02:09:47    454s] Memory usage before memory release/compaction is 4234.7
[11/29 02:09:47    454s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:09:47    454s] Memory usage at beginning of DPlace-Init is 4218.0M.
[11/29 02:09:47    454s] OPERPROF: Starting DPlace-Init at level 1, MEM:4218.0M, EPOCH TIME: 1764400187.347872
[11/29 02:09:47    454s] Processing tracks to init pin-track alignment.
[11/29 02:09:47    454s] z: 2, totalTracks: 1
[11/29 02:09:47    454s] z: 4, totalTracks: 1
[11/29 02:09:47    454s] z: 6, totalTracks: 1
[11/29 02:09:47    454s] z: 8, totalTracks: 1
[11/29 02:09:47    454s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:09:47    454s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4218.5M, EPOCH TIME: 1764400187.402316
[11/29 02:09:47    454s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:47    454s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:47    454s] 
[11/29 02:09:47    454s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:09:47    454s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:09:47    454s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4218.5M, EPOCH TIME: 1764400187.414558
[11/29 02:09:47    454s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4218.5M, EPOCH TIME: 1764400187.414614
[11/29 02:09:47    454s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4218.5M, EPOCH TIME: 1764400187.414686
[11/29 02:09:47    454s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4218.5MB).
[11/29 02:09:47    454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.067, REAL:0.067, MEM:4218.5M, EPOCH TIME: 1764400187.415118
[11/29 02:09:47    454s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[11/29 02:09:47    454s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:34 mem=4218.6M
[11/29 02:09:47    454s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:09:47    454s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:09:47    454s] ### Creating RouteCongInterface, started
[11/29 02:09:47    454s] ### Creating RouteCongInterface, finished
[11/29 02:09:50    457s] *info: 1 don't touch net excluded
[11/29 02:09:50    457s] *info: 1 clock net excluded
[11/29 02:09:50    457s] *info: 1 ideal net excluded from IPO operation.
[11/29 02:09:50    457s] *info: 849866 no-driver nets excluded.
[11/29 02:09:51    457s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.uiTcgFznvU.1
[11/29 02:09:51    457s] PathGroup :  reg2reg  TargetSlack : 0 
[11/29 02:09:51    457s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:09:51    458s] ** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -203.012 Density 69.67
[11/29 02:09:51    458s] Optimizer WNS Pass 0
[11/29 02:09:51    458s] OptDebug: Start of Optimizer WNS Pass 0:
[11/29 02:09:51    458s] +----------+------+--------+
[11/29 02:09:51    458s] |Path Group|   WNS|     TNS|
[11/29 02:09:51    458s] +----------+------+--------+
[11/29 02:09:51    458s] |default   |-0.556|-203.012|
[11/29 02:09:51    458s] |reg2reg   | 0.237|   0.000|
[11/29 02:09:51    458s] |HEPG      | 0.237|   0.000|
[11/29 02:09:51    458s] |All Paths |-0.556|-203.012|
[11/29 02:09:51    458s] +----------+------+--------+
[11/29 02:09:51    458s] 
[11/29 02:09:51    458s] Active Path Group: default 
[11/29 02:09:51    458s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:09:51    458s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/29 02:09:51    458s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:09:51    458s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4240.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[4].pe/u_ |
[11/29 02:09:51    458s] |        |         |        |         |         |            |        |                    |         | fp32_mac/U_ADD/v2_reg/RN                           |
[11/29 02:09:51    458s] Starting generalSmallTnsOpt
[11/29 02:09:51    458s] Ending generalSmallTnsOpt End
[11/29 02:09:52    458s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:01.0| 4240.9M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[4].pe/u_ |
[11/29 02:09:52    458s] |        |         |        |         |         |            |        |                    |         | fp32_mac/U_ADD/v2_reg/RN                           |
[11/29 02:09:52    458s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:09:52    458s] 
[11/29 02:09:52    458s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4240.9M) ***
[11/29 02:09:52    458s] 
[11/29 02:09:52    458s] *** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=4240.9M) ***
[11/29 02:09:52    458s] OptDebug: End of Optimizer WNS Pass 0:
[11/29 02:09:52    458s] +----------+------+--------+
[11/29 02:09:52    458s] |Path Group|   WNS|     TNS|
[11/29 02:09:52    458s] +----------+------+--------+
[11/29 02:09:52    458s] |default   |-0.556|-203.012|
[11/29 02:09:52    458s] |reg2reg   | 0.237|   0.000|
[11/29 02:09:52    458s] |HEPG      | 0.237|   0.000|
[11/29 02:09:52    458s] |All Paths |-0.556|-203.012|
[11/29 02:09:52    458s] +----------+------+--------+
[11/29 02:09:52    458s] 
[11/29 02:09:52    458s] ** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -203.012 Density 69.67
[11/29 02:09:52    458s] Update Timing Windows (Threshold 0.010) ...
[11/29 02:09:52    458s] Re Calculate Delays on 0 Nets
[11/29 02:09:52    458s] OptDebug: End of Setup Fixing:
[11/29 02:09:52    458s] +----------+------+--------+
[11/29 02:09:52    458s] |Path Group|   WNS|     TNS|
[11/29 02:09:52    458s] +----------+------+--------+
[11/29 02:09:52    458s] |default   |-0.556|-203.012|
[11/29 02:09:52    458s] |reg2reg   | 0.237|   0.000|
[11/29 02:09:52    458s] |HEPG      | 0.237|   0.000|
[11/29 02:09:52    458s] |All Paths |-0.556|-203.012|
[11/29 02:09:52    458s] +----------+------+--------+
[11/29 02:09:52    458s] 
[11/29 02:09:52    459s] Bottom Preferred Layer:
[11/29 02:09:52    459s]     None
[11/29 02:09:52    459s] Via Pillar Rule:
[11/29 02:09:52    459s]     None
[11/29 02:09:52    459s] Finished writing unified metrics of routing constraints.
[11/29 02:09:52    459s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.uiTcgFznvU.1
[11/29 02:09:52    459s] 
[11/29 02:09:52    459s] *** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=4240.9M) ***
[11/29 02:09:52    459s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 29135.6, Stn-len 0
[11/29 02:09:52    459s] CSM is empty.
[11/29 02:09:52    459s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:09:52    459s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4241.2M, EPOCH TIME: 1764400192.448795
[11/29 02:09:52    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:09:52    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:52    459s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:52    459s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:52    459s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.107, REAL:0.107, MEM:4218.5M, EPOCH TIME: 1764400192.556196
[11/29 02:09:52    459s] Memory usage before memory release/compaction is 4218.5
[11/29 02:09:52    459s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:09:52    459s] Memory usage at end of DPlace-Cleanup is 4218.5M.
[11/29 02:09:52    459s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.28
[11/29 02:09:52    459s] *** WnsOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:07:39.3/0:10:18.2 (0.7), mem = 4220.3M
[11/29 02:09:52    459s] 
[11/29 02:09:52    459s] =============================================================================================
[11/29 02:09:52    459s]  Step TAT Report : WnsOpt #1 / opt_design #2                                    25.11-s102_1
[11/29 02:09:52    459s] =============================================================================================
[11/29 02:09:52    459s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:09:52    459s] ---------------------------------------------------------------------------------------------
[11/29 02:09:52    459s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.7
[11/29 02:09:52    459s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:09:52    459s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.5
[11/29 02:09:52    459s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:09:52    459s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:52    459s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:09:52    459s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:52    459s] [ BottleneckAnalyzerInit ]      2   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:09:52    459s] [ TransformInit          ]      1   0:00:03.8  (  68.0 % )     0:00:03.8 /  0:00:03.8    1.0
[11/29 02:09:52    459s] [ OptimizationStep       ]      1   0:00:00.1  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[11/29 02:09:52    459s] [ SmallTnsOpt            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[11/29 02:09:52    459s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:09:52    459s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:52    459s] [ OptEval                ]      5   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.1    1.0
[11/29 02:09:52    459s] [ OptCommit              ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:52    459s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:52    459s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:09:52    459s] [ SetupOptGetWorkingSet  ]     13   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.0    0.9
[11/29 02:09:52    459s] [ SetupOptGetActiveNode  ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:52    459s] [ SetupOptSlackGraph     ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:09:52    459s] [ DetailPlaceInit        ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:09:52    459s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:52    459s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:09:52    459s] [ MISC                   ]          0:00:01.0  (  18.1 % )     0:00:01.0 /  0:00:01.0    1.0
[11/29 02:09:52    459s] ---------------------------------------------------------------------------------------------
[11/29 02:09:52    459s]  WnsOpt #1 TOTAL                    0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.6    1.0
[11/29 02:09:52    459s] ---------------------------------------------------------------------------------------------
[11/29 02:09:52    459s] **INFO: Skipping refine place as no non-legal commits were detected
[11/29 02:09:52    459s] Begin: Collecting metrics
[11/29 02:09:52    459s] 
	GigaOpt Setup Optimization summary:
[11/29 02:09:52    459s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:05  |        4239 |
	| wns_pass_0       |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:01  |        4241 |
	| end_setup_fixing |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:00  |        4241 |
	 ------------------------------------------------------------------------------------------------------- 
[11/29 02:09:52    459s] 
[11/29 02:09:52    459s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:11  |        4207 |      |     |
| drv_eco_fixing  |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
| wns_fixing      |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:06  |        4241 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/29 02:09:52    459s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4240.9M, current mem=4199.5M)

[11/29 02:09:52    459s] End: Collecting metrics
[11/29 02:09:52    459s] End: GigaOpt Optimization in WNS mode
[11/29 02:09:52    459s] Skipping post route harden opt
[11/29 02:09:52    459s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/29 02:09:52    459s] Deleting Lib Analyzer.
[11/29 02:09:52    459s] Begin: GigaOpt Optimization in TNS mode
[11/29 02:09:52    459s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
[11/29 02:09:52    459s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
[11/29 02:09:52    459s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[11/29 02:09:52    459s] Info: 1 ideal net excluded from IPO operation.
[11/29 02:09:52    459s] Info: 1 clock net  excluded from IPO operation.
[11/29 02:09:52    459s] End AAE Lib Interpolated Model. (MEM=4199.542969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:09:52    459s] *** TnsOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:39.6/0:10:18.6 (0.7), mem = 4199.5M
[11/29 02:09:52    459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.uiTcgFznvU.29
[11/29 02:09:52    459s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:09:52    459s] 
[11/29 02:09:52    459s] Creating Lib Analyzer ...
[11/29 02:09:53    459s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[11/29 02:09:53    459s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[11/29 02:09:53    459s] Total number of usable delay cells from Lib Analyzer: 0 ()
[11/29 02:09:53    459s] 
[11/29 02:09:53    459s] {RT default_emulate_rc_corner 0 2 10  {4 1} {7 0} {9 0} 3}
[11/29 02:09:53    459s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:40 mem=4201.6M
[11/29 02:09:53    459s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:40 mem=4201.6M
[11/29 02:09:53    459s] Creating Lib Analyzer, finished. 
[11/29 02:09:53    460s] 
[11/29 02:09:53    460s] Active Setup views: default_emulate_view 
[11/29 02:09:53    460s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[11/29 02:09:53    460s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:07:40 mem=4219.4M
[11/29 02:09:53    460s] Memory usage before memory release/compaction is 4219.4
[11/29 02:09:53    460s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:09:53    460s] Memory usage at beginning of DPlace-Init is 4218.2M.
[11/29 02:09:53    460s] OPERPROF: Starting DPlace-Init at level 1, MEM:4218.2M, EPOCH TIME: 1764400193.331871
[11/29 02:09:53    460s] Processing tracks to init pin-track alignment.
[11/29 02:09:53    460s] z: 2, totalTracks: 1
[11/29 02:09:53    460s] z: 4, totalTracks: 1
[11/29 02:09:53    460s] z: 6, totalTracks: 1
[11/29 02:09:53    460s] z: 8, totalTracks: 1
[11/29 02:09:53    460s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:09:53    460s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4218.4M, EPOCH TIME: 1764400193.388483
[11/29 02:09:53    460s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:53    460s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:09:53    460s] 
[11/29 02:09:53    460s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:09:53    460s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:09:53    460s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.012, REAL:0.012, MEM:4218.4M, EPOCH TIME: 1764400193.400685
[11/29 02:09:53    460s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:4218.4M, EPOCH TIME: 1764400193.400738
[11/29 02:09:53    460s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:4218.4M, EPOCH TIME: 1764400193.400822
[11/29 02:09:53    460s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4218.4MB).
[11/29 02:09:53    460s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.069, REAL:0.069, MEM:4218.4M, EPOCH TIME: 1764400193.401263
[11/29 02:09:53    460s] [LDM::Info] SmallGridBinSize=20x20 TinyGridBinSize=10x10
[11/29 02:09:53    460s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:07:40 mem=4218.9M
[11/29 02:09:53    460s] [oiPhyDebug] optDemand 26369112000.00, spDemand 26369112000.00.
[11/29 02:09:53    460s] [LDM::Info] TotalInstCnt at InitDesignMc1: 2221
[11/29 02:09:53    460s] ### Creating RouteCongInterface, started
[11/29 02:09:53    460s] ### Creating RouteCongInterface, finished
[11/29 02:09:56    463s] *info: 1 don't touch net excluded
[11/29 02:09:56    463s] *info: 1 clock net excluded
[11/29 02:09:56    463s] *info: 1 ideal net excluded from IPO operation.
[11/29 02:09:56    463s] *info: 849866 no-driver nets excluded.
[11/29 02:09:57    463s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.uiTcgFznvU.2
[11/29 02:09:57    463s] PathGroup :  reg2reg  TargetSlack : 0 
[11/29 02:09:57    463s] #InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
[11/29 02:09:57    463s] ** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -203.012 Density 69.67
[11/29 02:09:57    463s] Optimizer TNS Opt
[11/29 02:09:57    463s] OptDebug: Start of Optimizer TNS Pass:
[11/29 02:09:57    463s] +----------+------+--------+
[11/29 02:09:57    463s] |Path Group|   WNS|     TNS|
[11/29 02:09:57    463s] +----------+------+--------+
[11/29 02:09:57    463s] |default   |-0.556|-203.012|
[11/29 02:09:57    463s] |reg2reg   | 0.237|   0.000|
[11/29 02:09:57    463s] |HEPG      | 0.237|   0.000|
[11/29 02:09:57    463s] |All Paths |-0.556|-203.012|
[11/29 02:09:57    463s] +----------+------+--------+
[11/29 02:09:57    463s] 
[11/29 02:09:58    464s] Active Path Group: default 
[11/29 02:09:58    464s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:09:58    464s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
[11/29 02:09:58    464s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:09:58    464s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[4].pe/u_ |
[11/29 02:09:58    464s] |        |         |        |         |         |            |        |                    |         | fp32_mac/U_ADD/v2_reg/RN                           |
[11/29 02:09:58    465s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/buffer_counters_reg[8][4]/RN  |
[11/29 02:09:58    465s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[38].pe/u |
[11/29 02:09:58    465s] |        |         |        |         |         |            |        |                    |         | _fp32_mac/U_MUL/v2_reg/RN                          |
[11/29 02:09:59    465s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:01.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[35].pe/u |
[11/29 02:09:59    465s] |        |         |        |         |         |            |        |                    |         | _fp32_mac/U_ADD/v3_reg/RN                          |
[11/29 02:09:59    466s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[33].pe/u |
[11/29 02:09:59    466s] |        |         |        |         |         |            |        |                    |         | _fp32_mac/U_ADD/v1_reg/RN                          |
[11/29 02:09:59    466s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[45].pe/c |
[11/29 02:09:59    466s] |        |         |        |         |         |            |        |                    |         | urrent_state_reg[0]/RN                             |
[11/29 02:10:00    466s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:01.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[44].pe/c |
[11/29 02:10:00    466s] |        |         |        |         |         |            |        |                    |         | urrent_state_reg[1]/RN                             |
[11/29 02:10:00    467s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/buffer_counters_reg[63][1]/RN |
[11/29 02:10:00    467s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/buffer_counters_reg[59][5]/RN |
[11/29 02:10:01    467s] |  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:01.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[4].pe/u_ |
[11/29 02:10:01    467s] |        |         |        |         |         |            |        |                    |         | fp32_mac/U_ADD/v2_reg/RN                           |
[11/29 02:10:01    467s] +--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
[11/29 02:10:01    467s] 
[11/29 02:10:01    467s] *** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=4243.6M) ***
[11/29 02:10:01    468s] 
[11/29 02:10:01    468s] *** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=4244.8M) ***
[11/29 02:10:01    468s] OptDebug: End of Optimizer TNS Pass:
[11/29 02:10:01    468s] +----------+------+--------+
[11/29 02:10:01    468s] |Path Group|   WNS|     TNS|
[11/29 02:10:01    468s] +----------+------+--------+
[11/29 02:10:01    468s] |default   |-0.556|-203.012|
[11/29 02:10:01    468s] |reg2reg   | 0.237|   0.000|
[11/29 02:10:01    468s] |HEPG      | 0.237|   0.000|
[11/29 02:10:01    468s] |All Paths |-0.556|-203.012|
[11/29 02:10:01    468s] +----------+------+--------+
[11/29 02:10:01    468s] 
[11/29 02:10:01    468s] Update Timing Windows (Threshold 0.010) ...
[11/29 02:10:01    468s] Re Calculate Delays on 0 Nets
[11/29 02:10:01    468s] OptDebug: End of Setup Fixing:
[11/29 02:10:01    468s] +----------+------+--------+
[11/29 02:10:01    468s] |Path Group|   WNS|     TNS|
[11/29 02:10:01    468s] +----------+------+--------+
[11/29 02:10:01    468s] |default   |-0.556|-203.012|
[11/29 02:10:01    468s] |reg2reg   | 0.237|   0.000|
[11/29 02:10:01    468s] |HEPG      | 0.237|   0.000|
[11/29 02:10:01    468s] |All Paths |-0.556|-203.012|
[11/29 02:10:01    468s] +----------+------+--------+
[11/29 02:10:01    468s] 
[11/29 02:10:01    468s] Bottom Preferred Layer:
[11/29 02:10:01    468s]     None
[11/29 02:10:01    468s] Via Pillar Rule:
[11/29 02:10:01    468s]     None
[11/29 02:10:01    468s] Finished writing unified metrics of routing constraints.
[11/29 02:10:01    468s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.uiTcgFznvU.2
[11/29 02:10:01    468s] 
[11/29 02:10:01    468s] *** Finish Post Route Setup Fixing (cpu=0:00:04.7 real=0:00:04.0 mem=4245.0M) ***
[11/29 02:10:01    468s] Total-nets :: 2969, Stn-nets :: 21, ratio :: 0.707309 %, Total-len 29135.6, Stn-len 0
[11/29 02:10:01    468s] CSM is empty.
[11/29 02:10:01    468s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 2221
[11/29 02:10:01    468s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:4244.1M, EPOCH TIME: 1764400201.906840
[11/29 02:10:01    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:10:01    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:02    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:02    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:02    468s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.109, REAL:0.110, MEM:4219.9M, EPOCH TIME: 1764400202.016376
[11/29 02:10:02    468s] Memory usage before memory release/compaction is 4219.9
[11/29 02:10:02    468s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:10:02    468s] Memory usage at end of DPlace-Cleanup is 4219.9M.
[11/29 02:10:02    468s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.uiTcgFznvU.29
[11/29 02:10:02    468s] *** TnsOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:09.0/0:00:09.1 (1.0), totSession cpu/real = 0:07:48.6/0:10:27.7 (0.7), mem = 4219.9M
[11/29 02:10:02    468s] 
[11/29 02:10:02    468s] =============================================================================================
[11/29 02:10:02    468s]  Step TAT Report : TnsOpt #1 / opt_design #2                                    25.11-s102_1
[11/29 02:10:02    468s] =============================================================================================
[11/29 02:10:02    468s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:10:02    468s] ---------------------------------------------------------------------------------------------
[11/29 02:10:02    468s] [ SlackTraversorInit     ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.2
[11/29 02:10:02    468s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:10:02    468s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:10:02    468s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:10:02    468s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:10:02    468s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[11/29 02:10:02    468s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:10:02    468s] [ BottleneckAnalyzerInit ]      2   0:00:00.2  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/29 02:10:02    468s] [ TransformInit          ]      1   0:00:03.7  (  41.0 % )     0:00:03.7 /  0:00:03.7    1.0
[11/29 02:10:02    468s] [ OptimizationStep       ]      1   0:00:00.1  (   1.0 % )     0:00:02.9 /  0:00:02.9    1.0
[11/29 02:10:02    468s] [ OptSingleIteration     ]     90   0:00:00.0  (   0.4 % )     0:00:02.0 /  0:00:02.0    1.0
[11/29 02:10:02    468s] [ OptGetWeight           ]     90   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:10:02    468s] [ OptEval                ]     90   0:00:00.8  (   9.3 % )     0:00:00.8 /  0:00:00.8    0.9
[11/29 02:10:02    468s] [ OptCommit              ]     90   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:10:02    468s] [ PostCommitDelayUpdate  ]     90   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:10:02    468s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:10:02    468s] [ SetupOptGetWorkingSet  ]     90   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[11/29 02:10:02    468s] [ SetupOptGetActiveNode  ]     90   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:10:02    468s] [ SetupOptSlackGraph     ]     90   0:00:01.0  (  11.4 % )     0:00:01.0 /  0:00:01.1    1.1
[11/29 02:10:02    468s] [ TnsPass                ]      1   0:00:00.3  (   3.7 % )     0:00:04.3 /  0:00:04.2    1.0
[11/29 02:10:02    468s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:10:02    468s] [ TimingUpdate           ]      5   0:00:00.7  (   8.2 % )     0:00:00.7 /  0:00:00.7    0.9
[11/29 02:10:02    468s] [ IncrTimingUpdate       ]    142   0:00:00.9  (  10.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/29 02:10:02    468s] [ MISC                   ]          0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.0
[11/29 02:10:02    468s] ---------------------------------------------------------------------------------------------
[11/29 02:10:02    468s]  TnsOpt #1 TOTAL                    0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:09.0    1.0
[11/29 02:10:02    468s] ---------------------------------------------------------------------------------------------
[11/29 02:10:02    468s] **INFO: Skipping refine place as no non-legal commits were detected
[11/29 02:10:02    468s] Begin: Collecting metrics
[11/29 02:10:02    468s] 
	GigaOpt Setup Optimization summary:
[11/29 02:10:02    468s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:05  |        4239 |
	| tns_pass_0       |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:04  |        4245 |
	| end_setup_fixing |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:00  |        4245 |
	 ------------------------------------------------------------------------------------------------------- 
[11/29 02:10:02    468s] 
[11/29 02:10:02    468s] 
 ------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro       |           |          |           |          |             | 0:00:11  |        4207 |      |     |
| drv_eco_fixing  |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
| wns_fixing      |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:06  |        4241 |      |     |
| tns_fixing      |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:09  |        4245 |      |     |
 ------------------------------------------------------------------------------------------------------------------- 
[11/29 02:10:02    468s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4245.0M, current mem=4200.4M)

[11/29 02:10:02    468s] End: Collecting metrics
[11/29 02:10:02    468s] End: GigaOpt Optimization in TNS mode
[11/29 02:10:02    468s]   Timing Snapshot: (REF)
[11/29 02:10:02    468s]      Weighted WNS: -0.056
[11/29 02:10:02    468s]       All  PG WNS: -0.556
[11/29 02:10:02    468s]       High PG WNS: 0.000
[11/29 02:10:02    468s]       All  PG TNS: -203.012
[11/29 02:10:02    468s]       High PG TNS: 0.000
[11/29 02:10:02    468s]       Low  PG TNS: -203.012
[11/29 02:10:02    468s]    Category Slack: { [L, -0.556] [H, 0.237] }
[11/29 02:10:02    468s] 
[11/29 02:10:02    468s] **INFO: flowCheckPoint #3 OptimizationPreEco
[11/29 02:10:02    468s] Running postRoute recovery in preEcoRoute mode
[11/29 02:10:02    468s] **opt_design ... cpu = 0:00:47, real = 0:01:21, mem = 4200.6M, totSessionCpu=0:07:49 **
[11/29 02:10:02    469s] ** INFO: Initializing Glitch Interface
[11/29 02:10:02    469s]   DRV Snapshot: (TGT)
[11/29 02:10:02    469s]          Tran DRV: 1 (1)
[11/29 02:10:02    469s]           Cap DRV: 0 (0)
[11/29 02:10:02    469s]        Fanout DRV: 0 (0)
[11/29 02:10:02    469s]            Glitch: 0 (0)
[11/29 02:10:02    469s] 
[11/29 02:10:02    469s] Recovery Manager:
[11/29 02:10:02    469s]     Tran DRV degradation : 0 (1 -> 1, Margin 10) - Skip
[11/29 02:10:02    469s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/29 02:10:02    469s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[11/29 02:10:02    469s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[11/29 02:10:02    469s] 
[11/29 02:10:02    469s] Checking DRV degradation...
[11/29 02:10:02    469s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/29 02:10:02    469s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4200.62M, totSessionCpu=0:07:49).
[11/29 02:10:02    469s] **opt_design ... cpu = 0:00:47, real = 0:01:21, mem = 4200.6M, totSessionCpu=0:07:49 **
[11/29 02:10:02    469s] 
[11/29 02:10:02    469s] ** INFO: Initializing Glitch Interface
[11/29 02:10:02    469s]   DRV Snapshot: (REF)
[11/29 02:10:02    469s]          Tran DRV: 1 (1)
[11/29 02:10:02    469s]           Cap DRV: 0 (0)
[11/29 02:10:02    469s]        Fanout DRV: 0 (0)
[11/29 02:10:02    469s]            Glitch: 0 (0)
[11/29 02:10:02    469s] Skipping pre eco harden opt
[11/29 02:10:02    469s] GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
[11/29 02:10:02    469s] GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
[11/29 02:10:02    469s] {MMLU 0 0 3401}
[11/29 02:10:02    469s] [oiLAM] Zs 10, 11
[11/29 02:10:02    469s] ### Creating LA Mngr. totSessionCpu=0:07:50 mem=4211.2M
[11/29 02:10:02    469s] ### Creating LA Mngr, finished. totSessionCpu=0:07:50 mem=4211.2M
[11/29 02:10:02    469s] Default Rule : ""
[11/29 02:10:02    469s] Non Default Rules : "NDR_ClockTree"
[11/29 02:10:03    469s] Worst Slack : 0.237 ns
[11/29 02:10:03    469s] 
[11/29 02:10:03    469s] Start Layer Assignment ...
[11/29 02:10:03    469s] WNS(0.237ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[11/29 02:10:03    469s] 
[11/29 02:10:03    469s] Selected 0 cadidates out of 864311.
[11/29 02:10:03    469s] No critical nets selected. Skipped !
[11/29 02:10:03    469s] GigaOpt: setting up router preferences
[11/29 02:10:03    469s] GigaOpt: 0 nets assigned router directives
[11/29 02:10:03    469s] 
[11/29 02:10:03    469s] Start Assign Priority Nets ...
[11/29 02:10:03    469s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/29 02:10:03    470s] Existing Priority Nets 0 (0.0%)
[11/29 02:10:03    470s] Assigned Priority Nets 0 (0.0%)
[11/29 02:10:03    470s] 
[11/29 02:10:03    470s] Set Prefer Layer Routing Effort ...
[11/29 02:10:03    470s] Total Net(864309) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[11/29 02:10:03    470s] 
[11/29 02:10:03    470s] CSM is empty.
[11/29 02:10:03    470s] GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
[11/29 02:10:03    470s] GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
[11/29 02:10:03    470s] {MMLU 0 0 3401}
[11/29 02:10:03    470s] [oiLAM] Zs 10, 11
[11/29 02:10:03    470s] ### Creating LA Mngr. totSessionCpu=0:07:50 mem=4213.1M
[11/29 02:10:03    470s] ### Creating LA Mngr, finished. totSessionCpu=0:07:50 mem=4213.1M
[11/29 02:10:03    470s] Default Rule : ""
[11/29 02:10:03    470s] Non Default Rules : "NDR_ClockTree"
[11/29 02:10:03    470s] Worst Slack : -0.556 ns
[11/29 02:10:03    470s] 
[11/29 02:10:03    470s] Start Layer Assignment ...
[11/29 02:10:03    470s] WNS(-0.556ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[11/29 02:10:03    470s] 
[11/29 02:10:03    470s] Selected 0 cadidates out of 864311.
[11/29 02:10:03    470s] No critical nets selected. Skipped !
[11/29 02:10:03    470s] GigaOpt: setting up router preferences
[11/29 02:10:03    470s] GigaOpt: 0 nets assigned router directives
[11/29 02:10:03    470s] 
[11/29 02:10:03    470s] Start Assign Priority Nets ...
[11/29 02:10:03    470s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[11/29 02:10:03    470s] Existing Priority Nets 0 (0.0%)
[11/29 02:10:03    470s] Total Assign Priority Nets 1 (0.0%)
[11/29 02:10:03    470s] CSM is empty.
[11/29 02:10:03    470s] Begin: Collecting metrics
[11/29 02:10:04    470s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:11  |        4207 |      |     |
| drv_eco_fixing    |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
| wns_fixing        |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:06  |        4241 |      |     |
| tns_fixing        |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:09  |        4245 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:02  |        4202 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/29 02:10:04    470s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4202.1M, current mem=4202.1M)

[11/29 02:10:04    470s] End: Collecting metrics
[11/29 02:10:04    470s] Running refinePlace -preserveRouting true -hardFence false
[11/29 02:10:04    470s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:4202.1M, EPOCH TIME: 1764400204.280441
[11/29 02:10:04    470s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:4202.1M, EPOCH TIME: 1764400204.280608
[11/29 02:10:04    470s] Memory usage before memory release/compaction is 4202.1
[11/29 02:10:04    470s] Do memory release/compaction at beginning of DPlace-Init.
[11/29 02:10:04    470s] Memory usage at beginning of DPlace-Init is 4202.1M.
[11/29 02:10:04    470s] OPERPROF:     Starting DPlace-Init at level 3, MEM:4202.1M, EPOCH TIME: 1764400204.280720
[11/29 02:10:04    470s] Processing tracks to init pin-track alignment.
[11/29 02:10:04    470s] z: 2, totalTracks: 1
[11/29 02:10:04    470s] z: 4, totalTracks: 1
[11/29 02:10:04    470s] z: 6, totalTracks: 1
[11/29 02:10:04    470s] z: 8, totalTracks: 1
[11/29 02:10:04    470s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/29 02:10:04    470s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:4205.1M, EPOCH TIME: 1764400204.335837
[11/29 02:10:04    470s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    470s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    470s] 
[11/29 02:10:04    470s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:10:04    470s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:10:04    470s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.013, REAL:0.013, MEM:4205.3M, EPOCH TIME: 1764400204.348430
[11/29 02:10:04    470s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:4205.3M, EPOCH TIME: 1764400204.348527
[11/29 02:10:04    470s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:4205.3M, EPOCH TIME: 1764400204.348595
[11/29 02:10:04    470s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=4205.3MB).
[11/29 02:10:04    470s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.068, REAL:0.068, MEM:4205.3M, EPOCH TIME: 1764400204.349016
[11/29 02:10:04    470s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.068, REAL:0.068, MEM:4205.3M, EPOCH TIME: 1764400204.349057
[11/29 02:10:04    470s] TDRefine: refinePlace mode is spiral
[11/29 02:10:04    470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.uiTcgFznvU.14
[11/29 02:10:04    470s] OPERPROF:   Starting Refine-Place at level 2, MEM:4205.3M, EPOCH TIME: 1764400204.349154
[11/29 02:10:04    470s] *** Starting place_detail (0:07:51 mem=4205.3M) ***
[11/29 02:10:04    470s] Total net bbox length = 2.810e+04 (1.354e+04 1.456e+04) (ext = 1.601e+04)
[11/29 02:10:04    470s] 
[11/29 02:10:04    470s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:10:04    470s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:10:04    470s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4205.3M, EPOCH TIME: 1764400204.362866
[11/29 02:10:04    470s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4205.3M, EPOCH TIME: 1764400204.363148
[11/29 02:10:04    470s] Set min layer with parameter ( 1 )
[11/29 02:10:04    470s] Set max layer with parameter ( 10 )
[11/29 02:10:04    470s] Set min layer with parameter ( 1 )
[11/29 02:10:04    470s] Set max layer with parameter ( 10 )
[11/29 02:10:04    470s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:4205.3M, EPOCH TIME: 1764400204.366109
[11/29 02:10:04    470s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:4205.3M, EPOCH TIME: 1764400204.366335
[11/29 02:10:04    470s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:4205.3M, EPOCH TIME: 1764400204.366374
[11/29 02:10:04    470s] Starting refinePlace ...
[11/29 02:10:04    470s] Set min layer with parameter ( 1 )
[11/29 02:10:04    470s] Set max layer with parameter ( 10 )
[11/29 02:10:04    470s] One DDP V2 for no tweak run.
[11/29 02:10:04    470s] Set min layer with parameter ( 1 )
[11/29 02:10:04    470s] Set max layer with parameter ( 10 )
[11/29 02:10:04    470s] DDP initSite1 nrRow 98 nrJob 98
[11/29 02:10:04    470s] DDP markSite nrRow 98 nrJob 98
[11/29 02:10:04    470s] OPERPROF:       Starting markDefaultPDBlockedByOtherPDs at level 4, MEM:4205.3M, EPOCH TIME: 1764400204.380127
[11/29 02:10:04    470s] OPERPROF:       Finished markDefaultPDBlockedByOtherPDs at level 4, CPU:0.000, REAL:0.000, MEM:4205.3M, EPOCH TIME: 1764400204.380187
[11/29 02:10:04    470s]   Spread Effort: high, post-route mode, useDDP on.
[11/29 02:10:04    470s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=4205.8MB) @(0:07:51 - 0:07:51).
[11/29 02:10:04    470s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:10:04    471s] wireLenOptFixPriorityInst 915 inst fixed
[11/29 02:10:04    471s] 
[11/29 02:10:04    471s]  === Spiral for Logical I: (movable: 2221) ===
[11/29 02:10:04    471s] 
[11/29 02:10:04    471s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/29 02:10:04    471s] 
[11/29 02:10:04    471s]  Info: 0 filler has been deleted!
[11/29 02:10:04    471s] Move report: legalization moved 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/29 02:10:04    471s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:10:04    471s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/29 02:10:04    471s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=4206.9MB) @(0:07:51 - 0:07:51).
[11/29 02:10:04    471s] Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/29 02:10:04    471s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4206.9MB
[11/29 02:10:04    471s] Statistics of distance of Instance movement in refine placement:
[11/29 02:10:04    471s]   maximum (X+Y) =         0.00 um
[11/29 02:10:04    471s]   mean    (X+Y) =         0.00 um
[11/29 02:10:04    471s] Summary Report:
[11/29 02:10:04    471s] Instances moved: 0 (out of 2221 movable)
[11/29 02:10:04    471s] Instances flipped: 0
[11/29 02:10:04    471s] Mean displacement: 0.00 um
[11/29 02:10:04    471s] Max displacement: 0.00 um 
[11/29 02:10:04    471s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[11/29 02:10:04    471s] Total instances moved : 0
[11/29 02:10:04    471s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.211, REAL:0.156, MEM:4206.9M, EPOCH TIME: 1764400204.522703
[11/29 02:10:04    471s] Total net bbox length = 2.810e+04 (1.354e+04 1.456e+04) (ext = 1.601e+04)
[11/29 02:10:04    471s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4206.9MB
[11/29 02:10:04    471s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=4206.9MB) @(0:07:51 - 0:07:51).
[11/29 02:10:04    471s] *** Finished place_detail (0:07:51 mem=4206.9M) ***
[11/29 02:10:04    471s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.uiTcgFznvU.14
[11/29 02:10:04    471s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.242, REAL:0.185, MEM:4206.9M, EPOCH TIME: 1764400204.534543
[11/29 02:10:04    471s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:4206.9M, EPOCH TIME: 1764400204.534585
[11/29 02:10:04    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2221).
[11/29 02:10:04    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    471s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.110, REAL:0.110, MEM:4197.6M, EPOCH TIME: 1764400204.644882
[11/29 02:10:04    471s] Memory usage before memory release/compaction is 4197.6
[11/29 02:10:04    471s] Do memory release/compaction at end of DPlace-Cleanup.
[11/29 02:10:04    471s] Memory usage at end of DPlace-Cleanup is 4197.6M.
[11/29 02:10:04    471s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.420, REAL:0.365, MEM:4197.6M, EPOCH TIME: 1764400204.645058
[11/29 02:10:04    471s] {MMLU 0 0 3401}
[11/29 02:10:04    471s] [oiLAM] Zs 10, 11
[11/29 02:10:04    471s] ### Creating LA Mngr. totSessionCpu=0:07:51 mem=4197.6M
[11/29 02:10:04    471s] ### Creating LA Mngr, finished. totSessionCpu=0:07:51 mem=4197.6M
[11/29 02:10:04    471s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4197.6M, EPOCH TIME: 1764400204.724636
[11/29 02:10:04    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    471s] 
[11/29 02:10:04    471s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:10:04    471s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:10:04    471s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.013, MEM:4197.6M, EPOCH TIME: 1764400204.737385
[11/29 02:10:04    471s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    471s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:04    471s] ** INFO: Initializing Glitch Interface
[11/29 02:10:05    471s] 
[11/29 02:10:05    471s] OptSummary:
[11/29 02:10:05    471s] 
[11/29 02:10:05    471s] ------------------------------------------------------------------
[11/29 02:10:05    471s]         Pre-ecoRoute Summary
[11/29 02:10:05    471s] ------------------------------------------------------------------
[11/29 02:10:05    471s] 
[11/29 02:10:05    471s] Setup views included:
[11/29 02:10:05    471s]  default_emulate_view 
[11/29 02:10:05    471s] 
[11/29 02:10:05    471s] +--------------------+---------+---------+---------+
[11/29 02:10:05    471s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:10:05    471s] +--------------------+---------+---------+---------+
[11/29 02:10:05    471s] |           WNS (ns):| -0.556  |  0.237  | -0.556  |
[11/29 02:10:05    471s] |           TNS (ns):|-203.012 |  0.000  |-203.012 |
[11/29 02:10:05    471s] |    Violating Paths:|   451   |    0    |   451   |
[11/29 02:10:05    471s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:10:05    471s] +--------------------+---------+---------+---------+
[11/29 02:10:05    471s] 
[11/29 02:10:05    471s] +----------------+-------------------------------+------------------+
[11/29 02:10:05    471s] |                |              Real             |       Total      |
[11/29 02:10:05    471s] |    DRVs        +------------------+------------+------------------|
[11/29 02:10:05    471s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:10:05    471s] +----------------+------------------+------------+------------------+
[11/29 02:10:05    471s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:10:05    471s] |   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
[11/29 02:10:05    471s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:10:05    471s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:10:05    471s] +----------------+------------------+------------+------------------+
[11/29 02:10:05    471s] 
[11/29 02:10:05    471s] Density: 69.666%
[11/29 02:10:05    471s] 
[11/29 02:10:05    471s] ------------------------------------------------------------------
[11/29 02:10:05    471s] **opt_design ... cpu = 0:00:50, real = 0:01:24, mem = 4201.9M, totSessionCpu=0:07:52 **
[11/29 02:10:05    471s] Begin: Collecting metrics
[11/29 02:10:05    472s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:11  |        4207 |      |     |
| drv_eco_fixing    |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
| wns_fixing        |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:06  |        4241 |      |     |
| tns_fixing        |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:09  |        4245 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:02  |        4202 |      |     |
| pre_route_summary |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:01  |        4202 |    1 |   0 |
 --------------------------------------------------------------------------------------------------------------------- 
[11/29 02:10:05    472s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4206.6M, current mem=4201.9M)

[11/29 02:10:05    472s] End: Collecting metrics
[11/29 02:10:05    472s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[11/29 02:10:05    472s] ** INFO Cleaning up Glitch Interface
[11/29 02:10:05    472s] -route_with_eco false                     # bool, default=false
[11/29 02:10:05    472s] -route_selected_net_only false            # bool, default=false
[11/29 02:10:05    472s] -route_with_timing_driven true            # bool, default=false, user setting
[11/29 02:10:05    472s] -route_with_si_driven true                # bool, default=false, user setting
[11/29 02:10:06    472s] Existing Dirty Nets : 0
[11/29 02:10:06    472s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[11/29 02:10:07    473s] Reset Dirty Nets : 0
[11/29 02:10:07    473s] *** EcoRoute #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:53.8/0:10:32.8 (0.7), mem = 4201.9M
[11/29 02:10:07    473s] 
[11/29 02:10:07    473s] route_global_detail
[11/29 02:10:07    473s] 
[11/29 02:10:07    473s] #Start route_global_detail on Sat Nov 29 02:10:07 2025
[11/29 02:10:07    473s] #
[11/29 02:10:07    474s] ### Time Record (route_global_detail) is installed.
[11/29 02:10:07    474s] ### Time Record (Pre Callback) is installed.
[11/29 02:10:07    474s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 2969 access done (mem: 4192.973M)
[11/29 02:10:07    474s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:10:07    474s] ### Time Record (Pre Callback) is uninstalled.
[11/29 02:10:07    474s] ### Time Record (DB Import) is installed.
[11/29 02:10:07    474s] ### Time Record (Timing Data Generation) is installed.
[11/29 02:10:07    474s] ### Time Record (Timing Data Generation) is uninstalled.
[11/29 02:10:09    475s] ### Net info: total nets: 864311
[11/29 02:10:09    475s] ### Net info: dirty nets: 0
[11/29 02:10:09    475s] ### Net info: marked as disconnected nets: 0
[11/29 02:10:10    476s] ### Net info: fully routed nets: 2948
[11/29 02:10:10    476s] ### Net info: trivial (< 2 pins) nets: 861363
[11/29 02:10:10    476s] ### Net info: unrouted nets: 0
[11/29 02:10:10    476s] ### Net info: re-extraction nets: 0
[11/29 02:10:10    476s] ### Net info: ignored nets: 0
[11/29 02:10:10    476s] ### Net info: skip routing nets: 0
[11/29 02:10:14    481s] ### import design signature (49): route=1257245965 fixed_route=675546099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1961036276 dirty_area=0 del_dirty_area=0 cell=1009948363 placement=960044865 pin_access=1390022236 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1574919682 timing=675546099 sns=675546099 ppa_info=1805531809
[11/29 02:10:14    481s] ### Time Record (DB Import) is uninstalled.
[11/29 02:10:14    481s] #NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
[11/29 02:10:14    481s] #Skip comparing routing design signature in db-snapshot flow
[11/29 02:10:14    481s] ### Time Record (Data Preparation) is installed.
[11/29 02:10:14    481s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:10:14    481s] ### Time Record (Global Routing) is installed.
[11/29 02:10:14    481s] ### Time Record (Global Routing) is uninstalled.
[11/29 02:10:15    481s] #Total number of trivial nets (e.g. < 2 pins) = 861363 (skipped).
[11/29 02:10:15    481s] #Total number of routable nets = 2948.
[11/29 02:10:15    481s] #Total number of nets in the design = 864311.
[11/29 02:10:15    481s] #2948 routable nets have routed wires.
[11/29 02:10:15    481s] #No nets have been global routed.
[11/29 02:10:15    481s] ### Time Record (Data Preparation) is installed.
[11/29 02:10:15    481s] #Start routing data preparation on Sat Nov 29 02:10:15 2025
[11/29 02:10:15    481s] #
[11/29 02:10:15    482s] ### Time Record (Cell Pin Access) is installed.
[11/29 02:10:15    482s] #Initial pin access analysis.
[11/29 02:10:15    482s] #Detail pin access analysis.
[11/29 02:10:15    482s] #Done pin access analysis.
[11/29 02:10:15    482s] ### Time Record (Cell Pin Access) is uninstalled.
[11/29 02:10:15    482s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[11/29 02:10:15    482s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[11/29 02:10:15    482s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[11/29 02:10:15    482s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:10:15    482s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:10:15    482s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[11/29 02:10:15    482s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/29 02:10:15    482s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[11/29 02:10:15    482s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[11/29 02:10:15    482s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[11/29 02:10:15    482s] #Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1) top shield layer=10(metal10)
[11/29 02:10:15    482s] #shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
[11/29 02:10:15    482s] #pin_access_rlayer=2(metal2) num_routing_layer=10 top_routing_layer=10 top_ripin_layer=10
[11/29 02:10:15    482s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[11/29 02:10:15    482s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[11/29 02:10:16    483s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[11/29 02:10:16    483s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4524.37 (MB), peak = 4526.89 (MB)
[11/29 02:10:17    483s] #Regenerating Ggrids automatically.
[11/29 02:10:17    483s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[11/29 02:10:17    483s] #Using automatically generated G-grids.
[11/29 02:10:17    484s] #Done routing data preparation.
[11/29 02:10:17    484s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4536.70 (MB), peak = 4536.70 (MB)
[11/29 02:10:18    485s] #Found 0 nets for post-route si or timing fixing.
[11/29 02:10:18    485s] #WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
[11/29 02:10:18    485s] #
[11/29 02:10:18    485s] #Finished routing data preparation on Sat Nov 29 02:10:18 2025
[11/29 02:10:18    485s] #
[11/29 02:10:18    485s] #Cpu time = 00:00:04
[11/29 02:10:18    485s] #Elapsed time = 00:00:04
[11/29 02:10:18    485s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:10:18    485s] #Increased memory = 17.02 (MB)
[11/29 02:10:18    485s] #Total memory = 4537.04 (MB)
[11/29 02:10:18    485s] #Peak memory = 4537.04 (MB)
[11/29 02:10:18    485s] #
[11/29 02:10:18    485s] ### Time Record (Global Routing) is installed.
[11/29 02:10:18    485s] #
[11/29 02:10:18    485s] #Start global routing on Sat Nov 29 02:10:18 2025
[11/29 02:10:18    485s] #
[11/29 02:10:18    485s] #
[11/29 02:10:18    485s] #Start global routing initialization on Sat Nov 29 02:10:18 2025
[11/29 02:10:18    485s] #
[11/29 02:10:18    485s] ### Time Record (Global Routing) is uninstalled.
[11/29 02:10:18    485s] #WARNING (NRGR-22) Design is already detail routed.
[11/29 02:10:18    485s] ### Time Record (Data Preparation) is installed.
[11/29 02:10:18    485s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:10:18    485s] ### track-assign external-init starts on Sat Nov 29 02:10:18 2025 with memory = 4537.04 (MB), peak = 4537.04 (MB)
[11/29 02:10:18    485s] ### Time Record (Track Assignment) is installed.
[11/29 02:10:19    486s] ### Time Record (Data Preparation) is installed.
[11/29 02:10:20    486s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:10:20    486s] ### Time Record (Track Assignment) is uninstalled.
[11/29 02:10:20    486s] ### track-assign external-init cpu:00:00:01, real:00:00:01, mem:4.4 GB, peak:4.4 GB
[11/29 02:10:20    487s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/29 02:10:20    487s] #Cpu time = 00:00:06
[11/29 02:10:20    487s] #Elapsed time = 00:00:06
[11/29 02:10:20    487s] #Increased memory = 17.02 (MB)
[11/29 02:10:20    487s] #Total memory = 4537.04 (MB)
[11/29 02:10:20    487s] #Peak memory = 4537.04 (MB)
[11/29 02:10:21    487s] ### Time Record (Detail Routing) is installed.
[11/29 02:10:22    488s] ### Time Record (Data Preparation) is installed.
[11/29 02:10:23    489s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:10:23    490s] ### drc_pitch = 4600 ( 2.30000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[11/29 02:10:23    490s] #
[11/29 02:10:23    490s] #Start Detail Routing..
[11/29 02:10:23    490s] #start initial detail routing ...
[11/29 02:10:23    490s] ### Design has 0 dirty nets, has valid drcs
[11/29 02:10:24    490s] ### Gcell dirty-map stats: routing = 0.00%
[11/29 02:10:24    490s] ### Gcell ext dirty-map stats: fill = 2822[89.39%] (metal1 = 2195[69.53%], metal2 = 2436[77.16%], metal3 = 2569[81.37%], metal4 = 1128[35.73%], metal5 = 780[24.71%], metal6 = 347[10.99%], metal7-metal9 = 320[10.14%]), total gcell = 3157
[11/29 02:10:24    490s] #   number of violations = 0
[11/29 02:10:24    490s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4541.63 (MB), peak = 4541.63 (MB)
[11/29 02:10:24    490s] #Complete Detail Routing.
[11/29 02:10:24    491s] #
[11/29 02:10:24    491s] #  Routing Statistics
[11/29 02:10:24    491s] #
[11/29 02:10:24    491s] #----------------+-----------+------+
[11/29 02:10:24    491s] #  Layer         | Length(um)|  Vias|
[11/29 02:10:24    491s] #----------------+-----------+------+
[11/29 02:10:24    491s] #  active ( 0H)  |          0|     0|
[11/29 02:10:24    491s] #  metal1 ( 1H)  |       1263|  8848|
[11/29 02:10:24    491s] #  metal2 ( 2V)  |      10147|  5416|
[11/29 02:10:24    491s] #  metal3 ( 3H)  |      11569|   785|
[11/29 02:10:24    491s] #  metal4 ( 4V)  |       3117|   279|
[11/29 02:10:24    491s] #  metal5 ( 5H)  |       1713|   154|
[11/29 02:10:24    491s] #  metal6 ( 6V)  |        797|   121|
[11/29 02:10:24    491s] #  metal7 ( 7H)  |        332|    45|
[11/29 02:10:24    491s] #  metal8 ( 8V)  |         61|    42|
[11/29 02:10:24    491s] #  metal9 ( 9H)  |        137|     2|
[11/29 02:10:24    491s] #  metal10 (10V) |          1|     0|
[11/29 02:10:24    491s] #----------------+-----------+------+
[11/29 02:10:24    491s] #  Total         |      29136| 15692|
[11/29 02:10:24    491s] #----------------+-----------+------+
[11/29 02:10:24    491s] #
[11/29 02:10:24    491s] # Total half perimeter of net bounding box: 25123 um.
[11/29 02:10:24    491s] #Total number of DRC violations = 0
[11/29 02:10:24    491s] ### Time Record (Detail Routing) is uninstalled.
[11/29 02:10:24    491s] #Cpu time = 00:00:04
[11/29 02:10:24    491s] #Elapsed time = 00:00:04
[11/29 02:10:24    491s] #Increased memory = 1.32 (MB)
[11/29 02:10:24    491s] #Total memory = 4538.36 (MB)
[11/29 02:10:24    491s] #Peak memory = 4542.09 (MB)
[11/29 02:10:25    491s] ### Time Record (Data Preparation) is installed.
[11/29 02:10:26    492s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:10:26    493s] ### Time Record (Post Route Wire Spreading) is installed.
[11/29 02:10:26    493s] ### drc_pitch = 4600 ( 2.30000 um) drc_range = 3800 ( 1.90000 um) route_pitch = 3360 ( 1.68000 um) patch_pitch = 7680 ( 3.84000 um) top_route_layer = 10 top_pin_layer = 10
[11/29 02:10:26    493s] #
[11/29 02:10:26    493s] #Start Post Route wire spreading..
[11/29 02:10:27    494s] ### Time Record (Data Preparation) is installed.
[11/29 02:10:28    495s] ### Time Record (Data Preparation) is uninstalled.
[11/29 02:10:28    495s] #
[11/29 02:10:28    495s] #Start data preparation for wire spreading...
[11/29 02:10:28    495s] #
[11/29 02:10:28    495s] #Data preparation is done on Sat Nov 29 02:10:28 2025
[11/29 02:10:28    495s] #
[11/29 02:10:28    495s] ### track-assign engine-init starts on Sat Nov 29 02:10:28 2025 with memory = 4538.55 (MB), peak = 4542.09 (MB)
[11/29 02:10:29    496s] ### track-assign engine-init cpu:00:00:01, real:00:00:01, mem:4.4 GB, peak:4.4 GB
[11/29 02:10:29    496s] #
[11/29 02:10:29    496s] #Start Post Route Wire Spread.
[11/29 02:10:30    496s] #Done with 70 horizontal wires in 5 hboxes and 32 vertical wires in 3 hboxes.
[11/29 02:10:30    497s] #Complete Post Route Wire Spread.
[11/29 02:10:30    497s] #
[11/29 02:10:30    497s] #
[11/29 02:10:30    497s] #  Routing Statistics
[11/29 02:10:30    497s] #
[11/29 02:10:30    497s] #----------------+-----------+------+
[11/29 02:10:30    497s] #  Layer         | Length(um)|  Vias|
[11/29 02:10:30    497s] #----------------+-----------+------+
[11/29 02:10:30    497s] #  active ( 0H)  |          0|     0|
[11/29 02:10:30    497s] #  metal1 ( 1H)  |       1266|  8848|
[11/29 02:10:30    497s] #  metal2 ( 2V)  |      10152|  5416|
[11/29 02:10:30    497s] #  metal3 ( 3H)  |      11573|   785|
[11/29 02:10:30    497s] #  metal4 ( 4V)  |       3118|   279|
[11/29 02:10:30    497s] #  metal5 ( 5H)  |       1713|   154|
[11/29 02:10:30    497s] #  metal6 ( 6V)  |        797|   121|
[11/29 02:10:30    497s] #  metal7 ( 7H)  |        332|    45|
[11/29 02:10:30    497s] #  metal8 ( 8V)  |         61|    42|
[11/29 02:10:30    497s] #  metal9 ( 9H)  |        137|     2|
[11/29 02:10:30    497s] #  metal10 (10V) |          1|     0|
[11/29 02:10:30    497s] #----------------+-----------+------+
[11/29 02:10:30    497s] #  Total         |      29149| 15692|
[11/29 02:10:30    497s] #----------------+-----------+------+
[11/29 02:10:30    497s] #
[11/29 02:10:30    497s] # Total half perimeter of net bounding box: 25123 um.
[11/29 02:10:30    497s] #   number of violations = 0
[11/29 02:10:30    497s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4539.46 (MB), peak = 4545.18 (MB)
[11/29 02:10:30    497s] #CELL_VIEW top,init has no DRC violation.
[11/29 02:10:30    497s] #Total number of DRC violations = 0
[11/29 02:10:30    497s] #Post Route wire spread is done.
[11/29 02:10:30    497s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[11/29 02:10:31    497s] #
[11/29 02:10:31    497s] #  Routing Statistics
[11/29 02:10:31    497s] #
[11/29 02:10:31    497s] #----------------+-----------+------+
[11/29 02:10:31    497s] #  Layer         | Length(um)|  Vias|
[11/29 02:10:31    497s] #----------------+-----------+------+
[11/29 02:10:31    497s] #  active ( 0H)  |          0|     0|
[11/29 02:10:31    497s] #  metal1 ( 1H)  |       1266|  8848|
[11/29 02:10:31    497s] #  metal2 ( 2V)  |      10152|  5416|
[11/29 02:10:31    497s] #  metal3 ( 3H)  |      11573|   785|
[11/29 02:10:31    497s] #  metal4 ( 4V)  |       3118|   279|
[11/29 02:10:31    497s] #  metal5 ( 5H)  |       1713|   154|
[11/29 02:10:31    497s] #  metal6 ( 6V)  |        797|   121|
[11/29 02:10:31    497s] #  metal7 ( 7H)  |        332|    45|
[11/29 02:10:31    497s] #  metal8 ( 8V)  |         61|    42|
[11/29 02:10:31    497s] #  metal9 ( 9H)  |        137|     2|
[11/29 02:10:31    497s] #  metal10 (10V) |          1|     0|
[11/29 02:10:31    497s] #----------------+-----------+------+
[11/29 02:10:31    497s] #  Total         |      29149| 15692|
[11/29 02:10:31    497s] #----------------+-----------+------+
[11/29 02:10:31    497s] #
[11/29 02:10:31    497s] # Total half perimeter of net bounding box: 25123 um.
[11/29 02:10:31    497s] #route_detail Statistics:
[11/29 02:10:31    497s] #Cpu time = 00:00:11
[11/29 02:10:31    497s] #Elapsed time = 00:00:11
[11/29 02:10:31    497s] #Increased memory = 2.43 (MB)
[11/29 02:10:31    497s] #Total memory = 4539.46 (MB)
[11/29 02:10:31    497s] #Peak memory = 4545.18 (MB)
[11/29 02:10:31    497s] ### global_detail_route design signature (62): route=676112473 flt_obj=0 vio=1905142130 shield_wire=1
[11/29 02:10:31    497s] ### Time Record (DB Export) is installed.
[11/29 02:10:31    498s] ### export design design signature (63): route=676112473 fixed_route=675546099 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1318571921 dirty_area=0 del_dirty_area=0 cell=1009948363 placement=960044865 pin_access=1390022236 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1574919682 timing=675546099 sns=675546099 ppa_info=1805531809
[11/29 02:10:34    501s] ### Time Record (DB Export) is uninstalled.
[11/29 02:10:34    501s] ### Time Record (Post Callback) is installed.
[11/29 02:10:34    501s] ### Time Record (Post Callback) is uninstalled.
[11/29 02:10:34    501s] #
[11/29 02:10:34    501s] #route_global_detail statistics:
[11/29 02:10:34    501s] #Cpu time = 00:00:27
[11/29 02:10:34    501s] #Elapsed time = 00:00:27
[11/29 02:10:34    501s] #Increased memory = 80.67 (MB)
[11/29 02:10:34    501s] #Total memory = 4282.54 (MB)
[11/29 02:10:34    501s] #Peak memory = 4625.74 (MB)
[11/29 02:10:34    501s] #Number of warnings = 2
[11/29 02:10:34    501s] #Total number of warnings = 39
[11/29 02:10:34    501s] #Number of fails = 0
[11/29 02:10:34    501s] #Total number of fails = 0
[11/29 02:10:34    501s] #Complete route_global_detail on Sat Nov 29 02:10:34 2025
[11/29 02:10:34    501s] #
[11/29 02:10:34    501s] ### import design signature (64): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1390022236 inst_pattern=1 inst_orient=1 via=1605868471 routing_via=1574919682 timing=1 sns=1 ppa_info=1
[11/29 02:10:34    501s] ### Time Record (route_global_detail) is uninstalled.
[11/29 02:10:34    501s] #
[11/29 02:10:34    501s] #  Scalability Statistics
[11/29 02:10:34    501s] #
[11/29 02:10:34    501s] #----------------------------+---------+-------------+------------+
[11/29 02:10:34    501s] #  route_global_detail       | cpu time| elapsed time| scalability|
[11/29 02:10:34    501s] #----------------------------+---------+-------------+------------+
[11/29 02:10:34    501s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[11/29 02:10:34    501s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[11/29 02:10:34    501s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[11/29 02:10:34    501s] #  DB Import                 | 00:00:07|     00:00:07|         1.0|
[11/29 02:10:34    501s] #  DB Export                 | 00:00:03|     00:00:03|         1.0|
[11/29 02:10:34    501s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[11/29 02:10:34    501s] #  Data Preparation          | 00:00:07|     00:00:07|         1.0|
[11/29 02:10:34    501s] #  Global Routing            | 00:00:00|     00:00:00|         1.0|
[11/29 02:10:34    501s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[11/29 02:10:34    501s] #  Detail Routing            | 00:00:03|     00:00:03|         1.0|
[11/29 02:10:34    501s] #  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
[11/29 02:10:34    501s] #  Entire Command            | 00:00:27|     00:00:27|         1.0|
[11/29 02:10:34    501s] #----------------------------+---------+-------------+------------+
[11/29 02:10:34    501s] #
[11/29 02:10:34    501s] *** EcoRoute #1 [finish] (opt_design #2) : cpu/real = 0:00:27.6/0:00:27.6 (1.0), totSession cpu/real = 0:08:21.4/0:11:00.4 (0.8), mem = 4282.6M
[11/29 02:10:34    501s] 
[11/29 02:10:34    501s] =============================================================================================
[11/29 02:10:34    501s]  Step TAT Report : EcoRoute #1 / opt_design #2                                  25.11-s102_1
[11/29 02:10:34    501s] =============================================================================================
[11/29 02:10:34    501s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:10:34    501s] ---------------------------------------------------------------------------------------------
[11/29 02:10:34    501s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:10:34    501s] [ DetailRoute            ]      1   0:00:03.4  (  12.5 % )     0:00:03.4 /  0:00:03.4    1.0
[11/29 02:10:34    501s] [ MISC                   ]          0:00:24.2  (  87.5 % )     0:00:24.2 /  0:00:24.1    1.0
[11/29 02:10:34    501s] ---------------------------------------------------------------------------------------------
[11/29 02:10:34    501s]  EcoRoute #1 TOTAL                  0:00:27.6  ( 100.0 % )     0:00:27.6 /  0:00:27.6    1.0
[11/29 02:10:34    501s] ---------------------------------------------------------------------------------------------
[11/29 02:10:34    501s] **opt_design ... cpu = 0:01:19, real = 0:01:53, mem = 4281.9M, totSessionCpu=0:08:21 **
[11/29 02:10:34    501s] New Signature Flow (restoreNanoRouteOptions) ....
[11/29 02:10:34    501s] Begin: Collecting metrics
[11/29 02:10:35    501s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro         |           |          |           |          |             | 0:00:11  |        4207 |      |     |
| drv_eco_fixing    |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
| wns_fixing        |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:06  |        4241 |      |     |
| tns_fixing        |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:09  |        4245 |      |     |
| route_type_fixing |           |          |           |          |             | 0:00:02  |        4202 |      |     |
| pre_route_summary |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:01  |        4202 |    1 |   0 |
| eco_route         |           |          |           |          |             | 0:00:29  |        4282 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[11/29 02:10:35    501s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4625.7M, current mem=4281.9M)

[11/29 02:10:35    501s] End: Collecting metrics
[11/29 02:10:35    501s] **INFO: flowCheckPoint #5 PostEcoSummary
[11/29 02:10:35    501s] Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'post_route' at effort level 'low' .
[11/29 02:10:35    501s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/29 02:10:35    501s] Type 'man IMPEXT-3530' for more detail.
[11/29 02:10:35    501s] post_route (extract_rc_effort_level low) RC Extraction called for design top.
[11/29 02:10:35    501s] RC Extraction called in multi-corner(1) mode.
[11/29 02:10:35    501s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/29 02:10:35    501s] Type 'man IMPEXT-6197' for more detail.
[11/29 02:10:35    501s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[11/29 02:10:35    501s] * Layer Id             : 1 - M1
[11/29 02:10:35    501s]       Thickness        : 0.13
[11/29 02:10:35    501s]       Min Width        : 0.07
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 2 - M2
[11/29 02:10:35    501s]       Thickness        : 0.14
[11/29 02:10:35    501s]       Min Width        : 0.07
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 3 - M3
[11/29 02:10:35    501s]       Thickness        : 0.14
[11/29 02:10:35    501s]       Min Width        : 0.07
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 4 - M4
[11/29 02:10:35    501s]       Thickness        : 0.28
[11/29 02:10:35    501s]       Min Width        : 0.14
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 5 - M5
[11/29 02:10:35    501s]       Thickness        : 0.28
[11/29 02:10:35    501s]       Min Width        : 0.14
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 6 - M6
[11/29 02:10:35    501s]       Thickness        : 0.28
[11/29 02:10:35    501s]       Min Width        : 0.14
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 7 - M7
[11/29 02:10:35    501s]       Thickness        : 0.8
[11/29 02:10:35    501s]       Min Width        : 0.4
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 8 - M8
[11/29 02:10:35    501s]       Thickness        : 0.8
[11/29 02:10:35    501s]       Min Width        : 0.4
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 9 - M9
[11/29 02:10:35    501s]       Thickness        : 2
[11/29 02:10:35    501s]       Min Width        : 0.8
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] * Layer Id             : 10 - M10
[11/29 02:10:35    501s]       Thickness        : 2
[11/29 02:10:35    501s]       Min Width        : 0.8
[11/29 02:10:35    501s]       Layer Dielectric : 4.1
[11/29 02:10:35    501s] extractDetailRC Option : -outfile /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d -maxResLength 200  -basic
[11/29 02:10:35    501s] RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
[11/29 02:10:35    501s]       RC Corner Indexes            0   
[11/29 02:10:35    501s] Capacitance Scaling Factor   : 1.00000 
[11/29 02:10:35    501s] Coupling Cap. Scaling Factor : 1.00000 
[11/29 02:10:35    501s] Resistance Scaling Factor    : 1.00000 
[11/29 02:10:35    501s] Clock Cap. Scaling Factor    : 1.00000 
[11/29 02:10:35    501s] Clock Res. Scaling Factor    : 1.00000 
[11/29 02:10:35    501s] Shrink Factor                : 1.00000
[11/29 02:10:35    501s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:10:35    501s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:10:35    501s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:10:35    501s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:10:35    501s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:10:35    501s] eee: pegSigSF=1.070000
[11/29 02:10:35    501s] Initializing multi-corner resistance tables ...
[11/29 02:10:35    501s] eee: Grid unit RC data computation started
[11/29 02:10:35    501s] eee: Grid unit RC data computation completed
[11/29 02:10:35    501s] eee: l=1 avDens=0.084332 usedTrk=581.888035 availTrk=6900.000000 sigTrk=581.888035
[11/29 02:10:35    501s] eee: l=2 avDens=0.143675 usedTrk=772.817818 availTrk=5378.947368 sigTrk=772.817818
[11/29 02:10:35    501s] eee: l=3 avDens=0.124192 usedTrk=956.274569 availTrk=7700.000000 sigTrk=956.274569
[11/29 02:10:35    501s] eee: l=4 avDens=0.071170 usedTrk=263.329000 availTrk=3700.000000 sigTrk=263.329000
[11/29 02:10:35    501s] eee: l=5 avDens=0.087421 usedTrk=227.294929 availTrk=2600.000000 sigTrk=227.294929
[11/29 02:10:35    501s] eee: l=6 avDens=0.045334 usedTrk=70.268108 availTrk=1550.000000 sigTrk=70.268108
[11/29 02:10:35    501s] eee: l=7 avDens=0.184126 usedTrk=82.856500 availTrk=450.000000 sigTrk=82.856500
[11/29 02:10:35    501s] eee: l=8 avDens=0.022229 usedTrk=7.039143 availTrk=316.666667 sigTrk=7.039143
[11/29 02:10:35    501s] eee: l=9 avDens=0.089885 usedTrk=65.278714 availTrk=726.250000 sigTrk=65.278714
[11/29 02:10:35    501s] eee: l=10 avDens=0.002913 usedTrk=0.072821 availTrk=25.000000 sigTrk=0.072821
[11/29 02:10:35    501s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:10:35    501s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318153 uaWl=1.000000 uaWlH=0.218200 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:10:35    501s] eee: NetCapCache creation started. (Current Mem: 4281.965M) 
[11/29 02:10:35    501s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4281.965M) 
[11/29 02:10:35    501s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:10:35    501s] eee: Metal Layers Info:
[11/29 02:10:35    501s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:35    501s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:10:35    501s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:35    501s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:10:35    501s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:10:35    501s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:10:35    501s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:10:35    501s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:10:35    501s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:10:35    501s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:10:35    501s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:10:35    501s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:10:35    501s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:10:35    501s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:35    501s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:10:35    501s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:10:35    501s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:10:35    501s] eee: +----------------------------------------------------+
[11/29 02:10:35    501s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:10:35    501s] eee: +----------------------------------------------------+
[11/29 02:10:35    501s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:10:35    501s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:10:35    501s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:10:35    501s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:10:35    501s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:10:35    501s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:10:35    501s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:10:35    502s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4289.5M)
[11/29 02:10:35    502s] Creating parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for storing RC.
[11/29 02:10:35    502s] Extracted 10.0046% (CPU Time= 0:00:00.2  MEM= 4306.0M)
[11/29 02:10:35    502s] Extracted 20.0051% (CPU Time= 0:00:00.2  MEM= 4304.2M)
[11/29 02:10:35    502s] Extracted 30.0055% (CPU Time= 0:00:00.2  MEM= 4304.4M)
[11/29 02:10:35    502s] Extracted 40.0059% (CPU Time= 0:00:00.2  MEM= 4304.4M)
[11/29 02:10:35    502s] Extracted 50.0063% (CPU Time= 0:00:00.3  MEM= 4306.5M)
[11/29 02:10:35    502s] Extracted 60.0068% (CPU Time= 0:00:00.3  MEM= 4306.6M)
[11/29 02:10:35    502s] Extracted 70.0072% (CPU Time= 0:00:00.3  MEM= 4306.6M)
[11/29 02:10:35    502s] Extracted 80.0076% (CPU Time= 0:00:00.3  MEM= 4306.6M)
[11/29 02:10:35    502s] Extracted 90.008% (CPU Time= 0:00:00.3  MEM= 4306.6M)
[11/29 02:10:35    502s] Extracted 100% (CPU Time= 0:00:00.4  MEM= 4306.7M)
[11/29 02:10:35    502s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:10:35    502s] Number of Extracted Resistors     : 39404
[11/29 02:10:35    502s] Number of Extracted Ground Cap.   : 42290
[11/29 02:10:35    502s] Number of Extracted Coupling Cap. : 68564
[11/29 02:10:35    502s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4295.758M)
[11/29 02:10:35    502s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[11/29 02:10:35    502s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4295.8M)
[11/29 02:10:35    502s] Creating parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb_Filter.rcdb.d' for storing RC.
[11/29 02:10:35    502s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 2969 access done (mem: 4304.215M)
[11/29 02:10:35    502s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4304.215M)
[11/29 02:10:35    502s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4304.215M)
[11/29 02:10:35    502s] processing rcdb (/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d) for hinst (top) of cell (top);
[11/29 02:10:35    502s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4305.840M)
[11/29 02:10:35    502s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 0 access done (mem: 4305.688M)
[11/29 02:10:35    502s] PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 4305.688M)
[11/29 02:10:35    502s] **opt_design ... cpu = 0:01:21, real = 0:01:54, mem = 4244.6M, totSessionCpu=0:08:23 **
[11/29 02:10:35    502s] Starting delay calculation for Setup views
[11/29 02:10:36    502s] AAE_INFO: opIsDesignInPostRouteState() is 1
[11/29 02:10:36    502s] AAE_INFO: resetNetProps viewIdx 0 
[11/29 02:10:36    502s] Starting SI iteration 1 using Infinite Timing Windows
[11/29 02:10:36    502s] #################################################################################
[11/29 02:10:36    502s] # Design Stage: PostRoute
[11/29 02:10:36    502s] # Design Name: top
[11/29 02:10:36    502s] # Design Mode: 90nm
[11/29 02:10:36    502s] # Analysis Mode: MMMC OCV 
[11/29 02:10:36    502s] # Parasitics Mode: SPEF/RCDB 
[11/29 02:10:36    502s] # Signoff Settings: SI On 
[11/29 02:10:36    502s] #################################################################################
[11/29 02:10:36    503s] Setting infinite Tws ...
[11/29 02:10:36    503s] AAE_INFO: 1 threads acquired from CTE.
[11/29 02:10:36    503s] First Iteration Infinite Tw... 
[11/29 02:10:36    503s] Calculate early delays in OCV mode...
[11/29 02:10:36    503s] Calculate late delays in OCV mode...
[11/29 02:10:36    503s] Topological Sorting (REAL = 0:00:00.0, MEM = 4278.7M, InitMEM = 4278.6M)
[11/29 02:10:36    503s] Start delay calculation (fullDC) (1 T). (MEM=4278.73)
[11/29 02:10:36    503s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:10:36    503s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:10:36    503s] **ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
[11/29 02:10:36    503s] for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
[11/29 02:10:36    503s] Type 'man IMPEXT-2827' for more detail.
[11/29 02:10:36    503s] eee: pegSigSF=1.070000
[11/29 02:10:36    503s] Initializing multi-corner resistance tables ...
[11/29 02:10:36    503s] eee: Grid unit RC data computation started
[11/29 02:10:36    503s] eee: Grid unit RC data computation completed
[11/29 02:10:36    503s] eee: l=1 avDens=0.084332 usedTrk=581.888035 availTrk=6900.000000 sigTrk=581.888035
[11/29 02:10:36    503s] eee: l=2 avDens=0.143675 usedTrk=772.817818 availTrk=5378.947368 sigTrk=772.817818
[11/29 02:10:36    503s] eee: l=3 avDens=0.124192 usedTrk=956.274569 availTrk=7700.000000 sigTrk=956.274569
[11/29 02:10:36    503s] eee: l=4 avDens=0.071170 usedTrk=263.329000 availTrk=3700.000000 sigTrk=263.329000
[11/29 02:10:36    503s] eee: l=5 avDens=0.087421 usedTrk=227.294929 availTrk=2600.000000 sigTrk=227.294929
[11/29 02:10:36    503s] eee: l=6 avDens=0.045334 usedTrk=70.268108 availTrk=1550.000000 sigTrk=70.268108
[11/29 02:10:36    503s] eee: l=7 avDens=0.184126 usedTrk=82.856500 availTrk=450.000000 sigTrk=82.856500
[11/29 02:10:36    503s] eee: l=8 avDens=0.022229 usedTrk=7.039143 availTrk=316.666667 sigTrk=7.039143
[11/29 02:10:36    503s] eee: l=9 avDens=0.089885 usedTrk=65.278714 availTrk=726.250000 sigTrk=65.278714
[11/29 02:10:36    503s] eee: l=10 avDens=0.002913 usedTrk=0.072821 availTrk=25.000000 sigTrk=0.072821
[11/29 02:10:36    503s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:10:36    503s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318153 uaWl=1.000000 uaWlH=0.218200 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:10:36    503s] eee: NetCapCache creation started. (Current Mem: 4278.727M) 
[11/29 02:10:36    503s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4278.727M) 
[11/29 02:10:36    503s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:10:36    503s] eee: Metal Layers Info:
[11/29 02:10:36    503s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:36    503s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:10:36    503s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:36    503s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:10:36    503s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:10:36    503s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:10:36    503s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:10:36    503s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:10:36    503s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:10:36    503s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:10:36    503s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:10:36    503s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:10:36    503s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:10:36    503s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:36    503s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:10:36    503s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:10:36    503s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:10:36    503s] eee: +----------------------------------------------------+
[11/29 02:10:36    503s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:10:36    503s] eee: +----------------------------------------------------+
[11/29 02:10:36    503s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:10:36    503s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:10:36    503s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:10:36    503s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:10:36    503s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:10:36    503s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:10:36    503s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:10:36    503s] End AAE Lib Interpolated Model. (MEM=4278.726562 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:10:36    503s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4278.727M)
[11/29 02:10:36    503s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4285.5M)
[11/29 02:10:37    504s] Total number of fetched objects 3401
[11/29 02:10:37    504s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:10:37    504s] AAE_INFO-618: Total number of nets in the design is 864311,  0.4 percent of the nets selected for SI analysis
[11/29 02:10:37    504s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/29 02:10:37    504s] End delay calculation. (MEM=4314.21 CPU=0:00:00.9 REAL=0:00:00.0)
[11/29 02:10:37    504s] End delay calculation (fullDC). (MEM=4314.21 CPU=0:00:01.2 REAL=0:00:01.0)
[11/29 02:10:37    504s] Save waveform /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/.AAE_XdWhIP/.AAE_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676/waveform.data...
[11/29 02:10:37    504s] *** CDM Built up (cpu=0:00:01.6  real=0:00:01.0  mem= 4312.7M) ***
[11/29 02:10:38    504s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4312.7M)
[11/29 02:10:38    504s] Add other clocks and setupCteToAAEClockMapping during iter 1
[11/29 02:10:38    505s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4312.7M)
[11/29 02:10:38    505s] Starting SI iteration 2
[11/29 02:10:38    505s] Calculate early delays in OCV mode...
[11/29 02:10:38    505s] Calculate late delays in OCV mode...
[11/29 02:10:38    505s] Start delay calculation (fullDC) (1 T). (MEM=4289.14)
[11/29 02:10:38    505s] End AAE Lib Interpolated Model. (MEM=4289.144531 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:10:38    505s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
[11/29 02:10:38    505s] Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 3401. 
[11/29 02:10:38    505s] Total number of fetched objects 3401
[11/29 02:10:38    505s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[11/29 02:10:38    505s] AAE_INFO-618: Total number of nets in the design is 864311,  0.0 percent of the nets selected for SI analysis
[11/29 02:10:38    505s] End delay calculation. (MEM=4306.69 CPU=0:00:00.1 REAL=0:00:00.0)
[11/29 02:10:38    505s] End delay calculation (fullDC). (MEM=4306.69 CPU=0:00:00.2 REAL=0:00:00.0)
[11/29 02:10:38    505s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 4287.2M) ***
[11/29 02:10:39    505s] *** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:08:26 mem=4291.0M)
[11/29 02:10:39    505s] End AAE Lib Interpolated Model. (MEM=4293.589844 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:10:39    505s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4293.7M, EPOCH TIME: 1764400239.242567
[11/29 02:10:39    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:39    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:39    505s] 
[11/29 02:10:39    505s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:10:39    505s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:10:39    505s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:4294.1M, EPOCH TIME: 1764400239.254649
[11/29 02:10:39    505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:39    505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:39    506s] ** INFO: Initializing Glitch Interface
[11/29 02:10:39    506s] 
[11/29 02:10:39    506s] OptSummary:
[11/29 02:10:39    506s] 
[11/29 02:10:39    506s] ------------------------------------------------------------------
[11/29 02:10:39    506s]        Post-ecoRoute Summary
[11/29 02:10:39    506s] ------------------------------------------------------------------
[11/29 02:10:39    506s] 
[11/29 02:10:39    506s] Setup views included:
[11/29 02:10:39    506s]  default_emulate_view 
[11/29 02:10:39    506s] 
[11/29 02:10:39    506s] +--------------------+---------+---------+---------+
[11/29 02:10:39    506s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:10:39    506s] +--------------------+---------+---------+---------+
[11/29 02:10:39    506s] |           WNS (ns):| -0.556  |  0.237  | -0.556  |
[11/29 02:10:39    506s] |           TNS (ns):|-203.051 |  0.000  |-203.051 |
[11/29 02:10:39    506s] |    Violating Paths:|   451   |    0    |   451   |
[11/29 02:10:39    506s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:10:39    506s] +--------------------+---------+---------+---------+
[11/29 02:10:39    506s] 
[11/29 02:10:39    506s] +----------------+-------------------------------+------------------+
[11/29 02:10:39    506s] |                |              Real             |       Total      |
[11/29 02:10:39    506s] |    DRVs        +------------------+------------+------------------|
[11/29 02:10:39    506s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:10:39    506s] +----------------+------------------+------------+------------------+
[11/29 02:10:39    506s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:10:39    506s] |   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
[11/29 02:10:39    506s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:10:39    506s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:10:39    506s] +----------------+------------------+------------+------------------+
[11/29 02:10:39    506s] 
[11/29 02:10:39    506s] Density: 69.666%
[11/29 02:10:39    506s] 
[11/29 02:10:39    506s] ------------------------------------------------------------------
[11/29 02:10:39    506s] **opt_design ... cpu = 0:01:24, real = 0:01:58, mem = 4308.5M, totSessionCpu=0:08:26 **
[11/29 02:10:39    506s] Begin: Collecting metrics
[11/29 02:10:39    506s] 
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:11  |        4207 |      |     |
| drv_eco_fixing     |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
| wns_fixing         |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:06  |        4241 |      |     |
| tns_fixing         |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:09  |        4245 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:02  |        4202 |      |     |
| pre_route_summary  |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:01  |        4202 |    1 |   0 |
| eco_route          |           |          |           |          |             | 0:00:29  |        4282 |      |     |
| post_route_summary |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:04  |        4309 |    1 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
[11/29 02:10:39    506s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4308.5M, current mem=4300.6M)

[11/29 02:10:39    506s] End: Collecting metrics
[11/29 02:10:39    506s] Executing marking Critical Nets1
[11/29 02:10:39    506s] ** INFO: Initializing Glitch Interface
[11/29 02:10:39    506s] ** INFO: Initializing Glitch Cache
[11/29 02:10:39    506s] **INFO: flowCheckPoint #6 OptimizationRecovery
[11/29 02:10:39    506s] *** Timing NOT met, worst failing slack is -0.556
[11/29 02:10:39    506s] *** Check timing (0:00:00.0)
[11/29 02:10:39    506s] VT info 0 0
[11/29 02:10:39    506s] **WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
[11/29 02:10:39    506s] Running postRoute recovery in postEcoRoute mode
[11/29 02:10:39    506s] **opt_design ... cpu = 0:01:25, real = 0:01:58, mem = 4302.0M, totSessionCpu=0:08:27 **
[11/29 02:10:40    506s] ** INFO: Initializing Glitch Interface
[11/29 02:10:40    506s]   Timing/DRV Snapshot: (TGT)
[11/29 02:10:40    506s]      Weighted WNS: -0.056
[11/29 02:10:40    506s]       All  PG WNS: -0.556
[11/29 02:10:40    506s]       High PG WNS: 0.000
[11/29 02:10:40    506s]       All  PG TNS: -203.050
[11/29 02:10:40    506s]       High PG TNS: 0.000
[11/29 02:10:40    506s]       Low  PG TNS: -203.050
[11/29 02:10:40    506s]          Tran DRV: 1 (1)
[11/29 02:10:40    506s]           Cap DRV: 0 (0)
[11/29 02:10:40    506s]        Fanout DRV: 0 (0)
[11/29 02:10:40    506s]            Glitch: 0 (0)
[11/29 02:10:40    506s]    Category Slack: { [L, -0.556] [H, 0.237] }
[11/29 02:10:40    506s] 
[11/29 02:10:40    506s] 
[11/29 02:10:40    506s] Recovery Manager:
[11/29 02:10:40    506s]   Low  Effort WNS Jump: 0.000 (REF: -0.556, TGT: -0.556, Threshold: 0.102) - Skip
[11/29 02:10:40    506s] Checking setup slack degradation ...
[11/29 02:10:40    506s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[11/29 02:10:40    506s]   Low  Effort TNS Jump: 0.039 (REF: -203.012, TGT: -203.050, Threshold: 50.000) - Skip
[11/29 02:10:40    506s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[11/29 02:10:40    506s] 
[11/29 02:10:40    506s] 
[11/29 02:10:40    506s] Recovery Manager:
[11/29 02:10:40    506s] Checking DRV degradation...
[11/29 02:10:40    506s]     Tran DRV degradation : 0 (1 -> 1, Margin 20) - Skip
[11/29 02:10:40    506s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/29 02:10:40    506s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[11/29 02:10:40    506s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[11/29 02:10:40    506s] 
[11/29 02:10:40    506s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[11/29 02:10:40    506s] ** INFO Cleaning up Glitch Interface
[11/29 02:10:40    506s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=4301.10M, totSessionCpu=0:08:27).
[11/29 02:10:40    506s] **opt_design ... cpu = 0:01:25, real = 0:01:59, mem = 4301.1M, totSessionCpu=0:08:27 **
[11/29 02:10:40    506s] 
[11/29 02:10:40    506s] Latch borrow mode reset to max_borrow
[11/29 02:10:40    507s] **INFO: flowCheckPoint #7 FinalSummary
[11/29 02:10:40    507s] OPTC: user 20.0 (reset)
[11/29 02:10:40    507s] Effort level <high> specified for reg2reg path_group
[11/29 02:10:41    507s] Reported timing to dir ./timingReports
[11/29 02:10:41    507s] **opt_design ... cpu = 0:01:26, real = 0:02:00, mem = 4301.4M, totSessionCpu=0:08:28 **
[11/29 02:10:41    507s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4301.7M, EPOCH TIME: 1764400241.190021
[11/29 02:10:41    507s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:41    507s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:41    507s] 
[11/29 02:10:41    507s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:10:41    507s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:10:41    507s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.012, REAL:0.012, MEM:4301.8M, EPOCH TIME: 1764400241.201896
[11/29 02:10:41    507s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:41    507s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:41    508s] ** INFO: Initializing Glitch Interface
[11/29 02:10:42    508s] ** INFO: Initializing Glitch Interface
[11/29 02:10:42    508s] 
[11/29 02:10:42    508s] OptSummary:
[11/29 02:10:42    508s] 
[11/29 02:10:42    508s] ------------------------------------------------------------------
[11/29 02:10:42    508s]      opt_design Final SI Timing Summary
[11/29 02:10:42    508s] ------------------------------------------------------------------
[11/29 02:10:42    508s] 
[11/29 02:10:42    508s] Setup views included:
[11/29 02:10:42    508s]  default_emulate_view 
[11/29 02:10:42    508s] 
[11/29 02:10:42    508s] +--------------------+---------+---------+---------+
[11/29 02:10:42    508s] |     Setup mode     |   all   | reg2reg | default |
[11/29 02:10:42    508s] +--------------------+---------+---------+---------+
[11/29 02:10:42    508s] |           WNS (ns):| -0.556  |  0.237  | -0.556  |
[11/29 02:10:42    508s] |           TNS (ns):|-203.051 |  0.000  |-203.051 |
[11/29 02:10:42    508s] |    Violating Paths:|   451   |    0    |   451   |
[11/29 02:10:42    508s] |          All Paths:|  3397   |  1007   |  2395   |
[11/29 02:10:42    508s] +--------------------+---------+---------+---------+
[11/29 02:10:42    508s] 
[11/29 02:10:42    508s] +----------------+-------------------------------+------------------+
[11/29 02:10:42    508s] |                |              Real             |       Total      |
[11/29 02:10:42    508s] |    DRVs        +------------------+------------+------------------|
[11/29 02:10:42    508s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[11/29 02:10:42    508s] +----------------+------------------+------------+------------------+
[11/29 02:10:42    508s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[11/29 02:10:42    508s] |   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
[11/29 02:10:42    508s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[11/29 02:10:42    508s] |   max_length   |      0 (0)       |     0      [11/29 02:10:42    508s] 
|      0 (0)       |
[11/29 02:10:42    508s] +----------------+------------------+------------+------------------+
[11/29 02:10:42    508s] 
[11/29 02:10:42    508s] Density: 69.666%
[11/29 02:10:42    508s] ------------------------------------------------------------------
[11/29 02:10:42    508s] Begin: Collecting metrics
[11/29 02:10:42    508s]  
[11/29 02:10:43      0s] 
[11/29 02:10:43      0s] =============================================================================================
[11/29 02:10:43      0s]  Step TAT Report : QThreadWorker #1 / opt_design #2                             25.11-s102_1
[11/29 02:10:43      0s] =============================================================================================
[11/29 02:10:43      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:10:43      0s] ---------------------------------------------------------------------------------------------
[11/29 02:10:43      0s] [ MISC                   ]          0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:10:43      0s] ---------------------------------------------------------------------------------------------
[11/29 02:10:43      0s]  QThreadWorker #1 TOTAL             0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:10:43      0s] ---------------------------------------------------------------------------------------------

 
[11/29 02:10:43    509s]  ---------------------------------------------------------------------------------------------------------------------- 
[11/29 02:10:43    509s] | Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
[11/29 02:10:43    509s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
[11/29 02:10:43    509s] |--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
[11/29 02:10:43    509s] | initial_summary    |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
[11/29 02:10:43    509s] | ccopt_pro          |           |          |           |          |             | 0:00:11  |        4207 |      |     |
[11/29 02:10:43    509s] | drv_eco_fixing     |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
[11/29 02:10:43    509s] | wns_fixing         |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:06  |        4241 |      |     |
[11/29 02:10:43    509s] | tns_fixing         |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:09  |        4245 |      |     |
[11/29 02:10:43    509s] | route_type_fixing  |           |          |           |          |             | 0:00:02  |        4202 |      |     |
[11/29 02:10:43    509s] | pre_route_summary  |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:01  |        4202 |    1 |   0 |
[11/29 02:10:43    509s] | eco_route          |           |          |           |          |             | 0:00:29  |        4282 |      |     |
[11/29 02:10:43    509s] | post_route_summary |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:04  |        4309 |    1 |   0 |
[11/29 02:10:43    509s] | final_summary      |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:03  |        4302 |    1 |   0 |
[11/29 02:10:43    509s]  ---------------------------------------------------------------------------------------------------------------------- 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=4301.9M, current mem=4301.9M)

[11/29 02:10:43    509s] End: Collecting metrics
[11/29 02:10:43    509s] **opt_design ... cpu = 0:01:27, real = 0:02:02, mem = 4301.9M, totSessionCpu=0:08:29 **
[11/29 02:10:43    509s]  ReSet Options after AAE Based Opt flow 
[11/29 02:10:43    509s] Opt: RC extraction mode changed to 'detail'
[11/29 02:10:43    509s] *** Finished opt_design ***
[11/29 02:10:44    509s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:10:44    509s] UM:*                                                                   final
[11/29 02:10:44    509s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[11/29 02:10:44    509s] UM:*                                                                   opt_design_postroute
[11/29 02:10:51    509s] Info: final physical memory for 2 CRR processes is 1091.16MB.
[11/29 02:10:53    509s] Info: Summary of CRR changes:
[11/29 02:10:53    509s]       - Timing transform commits:       0
[11/29 02:10:53    509s] Deleting Lib Analyzer.
[11/29 02:10:53    509s] Info: Destroy the CCOpt slew target map.
[11/29 02:10:53    509s] 
[11/29 02:10:53    509s] *** Summary of all messages that are not suppressed in this session:
[11/29 02:10:53    509s] Severity  ID               Count  Summary                                  
[11/29 02:10:53    509s] WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
[11/29 02:10:53    509s] ERROR     IMPEXT-2827          4  Found a NONDEFAULT RULE '%s' with layer ...
[11/29 02:10:53    509s] WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
[11/29 02:10:53    509s] WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
[11/29 02:10:53    509s] WARNING   IMPEXT-6140       3818  The RC table is not interpolated for wir...
[11/29 02:10:53    509s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[11/29 02:10:53    509s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[11/29 02:10:53    509s] WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
[11/29 02:10:53    509s] WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
[11/29 02:10:53    509s] WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
[11/29 02:10:53    509s] WARNING   NRGR-8               1  Clock net %s bottom preferred routing la...
[11/29 02:10:53    509s] WARNING   NRGR-22              1  Design is already detail routed.         
[11/29 02:10:53    509s] *** Message Summary: 3862 warning(s), 4 error(s)
[11/29 02:10:53    509s] 
[11/29 02:10:53    509s] clean pInstBBox. size 0
[11/29 02:10:53    509s] Cell top LLGs are deleted
[11/29 02:10:53    509s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:53    509s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:53    509s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:10:53    509s] *** opt_design #2 [finish] () : cpu/real = 0:01:27.8/0:02:11.9 (0.7), totSession cpu/real = 0:08:29.9/0:11:19.0 (0.8), mem = 4302.0M
[11/29 02:10:53    509s] 
[11/29 02:10:53    509s] =============================================================================================
[11/29 02:10:53    509s]  Final TAT Report : opt_design #2                                               25.11-s102_1
[11/29 02:10:53    509s] =============================================================================================
[11/29 02:10:53    509s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:10:53    509s] ---------------------------------------------------------------------------------------------
[11/29 02:10:53    509s] [ InitOpt                ]      1   0:00:36.7  (  27.8 % )     0:00:36.8 /  0:00:02.8    0.1
[11/29 02:10:53    509s] [ WnsOpt                 ]      1   0:00:05.6  (   4.2 % )     0:00:05.6 /  0:00:05.6    1.0
[11/29 02:10:53    509s] [ TnsOpt                 ]      1   0:00:08.3  (   6.3 % )     0:00:09.1 /  0:00:09.0    1.0
[11/29 02:10:53    509s] [ DrvOpt                 ]      1   0:00:02.1  (   1.6 % )     0:00:02.1 /  0:00:02.1    1.0
[11/29 02:10:53    509s] [ ViewPruning            ]     11   0:00:00.4  (   0.3 % )     0:00:00.6 /  0:00:00.6    0.9
[11/29 02:10:53    509s] [ LayerAssignment        ]      2   0:00:01.1  (   0.8 % )     0:00:01.1 /  0:00:01.1    1.0
[11/29 02:10:53    509s] [ BuildHoldData          ]      1   0:00:06.7  (   5.1 % )     0:00:12.0 /  0:00:11.9    1.0
[11/29 02:10:53    509s] [ OptSummaryReport       ]      5   0:00:00.4  (   0.3 % )     0:00:03.6 /  0:00:03.1    0.9
[11/29 02:10:53    509s] [ MetricReport           ]     10   0:00:03.7  (   2.8 % )     0:00:03.7 /  0:00:03.1    0.8
[11/29 02:10:53    509s] [ DrvReport              ]      9   0:00:03.6  (   2.7 % )     0:00:03.6 /  0:00:03.1    0.9
[11/29 02:10:53    509s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:10:53    509s] [ CheckPlace             ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:10:53    509s] [ RefinePlace            ]      1   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.2
[11/29 02:10:53    509s] [ ClockDrv               ]      1   0:00:11.0  (   8.3 % )     0:00:11.0 /  0:00:11.0    1.0
[11/29 02:10:53    509s] [ EcoRoute               ]      1   0:00:27.6  (  20.9 % )     0:00:27.6 /  0:00:27.6    1.0
[11/29 02:10:53    509s] [ ExtractRC              ]      2   0:00:01.6  (   1.2 % )     0:00:01.6 /  0:00:01.8    1.1
[11/29 02:10:53    509s] [ UpdateTimingGraph      ]     13   0:00:02.1  (   1.6 % )     0:00:08.3 /  0:00:08.3    1.0
[11/29 02:10:53    509s] [ FullDelayCalc          ]      5   0:00:04.6  (   3.5 % )     0:00:04.6 /  0:00:04.5    1.0
[11/29 02:10:53    509s] [ TimingUpdate           ]     35   0:00:03.1  (   2.4 % )     0:00:03.1 /  0:00:03.0    1.0
[11/29 02:10:53    509s] [ TimingReport           ]      5   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:10:53    509s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:10:53    509s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:10:53    509s] [ MISC                   ]          0:00:12.3  (   9.3 % )     0:00:12.3 /  0:00:03.2    0.3
[11/29 02:10:53    509s] ---------------------------------------------------------------------------------------------
[11/29 02:10:53    509s]  opt_design #2 TOTAL                0:02:11.9  ( 100.0 % )     0:02:11.9 /  0:01:27.8    0.7
[11/29 02:10:53    509s] ---------------------------------------------------------------------------------------------
[11/29 02:10:53    509s] 
[11/29 02:10:53    509s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:10:53    509s] 
[11/29 02:10:53    509s] TimeStamp Deleting Cell Server End ...
[11/29 02:10:53    509s] @file 101:
[11/29 02:10:53    509s] @@file 102: report_area > $LAYOUT_REPORTS/area_postroute.txt
[11/29 02:10:53    510s] @@file 103: report_power > $LAYOUT_REPORTS/power_postroute.txt
[11/29 02:10:53    510s] env CDS_WORKAREA is set to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout
[11/29 02:10:54    511s] *



[11/29 02:10:54    511s] Total Power
[11/29 02:10:54    511s] -----------------------------------------------------------------------------------------
[11/29 02:10:54    511s] Total Internal Power:        5.73460983 	   83.4802%
[11/29 02:10:54    511s] Total Switching Power:       1.01680793 	   14.8019%
[11/29 02:10:54    511s] Total Leakage Power:         0.11800507 	    1.7178%
[11/29 02:10:54    511s] Total Power:                 6.86942283
[11/29 02:10:54    511s] -----------------------------------------------------------------------------------------
[11/29 02:10:54    511s] Processing average sequential pin duty cycle 
[11/29 02:10:54    511s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/29 02:10:54    511s] 
[11/29 02:10:54    511s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/29 02:10:54    511s] SB Latch Setting to complicate: TLAT_X1 complicate code: 9
[11/29 02:10:54    511s] Summary for sequential cells identification: 
[11/29 02:10:54    511s]   Identified SBFF number: 16
[11/29 02:10:54    511s]   Identified MBFF number: 0
[11/29 02:10:54    511s]   Identified SB Latch number: 4
[11/29 02:10:54    511s]   Identified MB Latch number: 0
[11/29 02:10:54    511s]   Not identified SBFF number: 0
[11/29 02:10:54    511s]   Not identified MBFF number: 0
[11/29 02:10:54    511s]   Not identified SB Latch number: 1
[11/29 02:10:54    511s]   Not identified MB Latch number: 0
[11/29 02:10:54    511s]   Number of sequential cells which are not FFs: 8
[11/29 02:10:54    511s]  Visiting view : default_emulate_view
[11/29 02:10:54    511s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:10:54    511s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:10:54    511s]  Visiting view : default_emulate_view
[11/29 02:10:54    511s]    : PowerDomain = none : Weighted F : unweighted  = 10.20 (1.000) with rcCorner = 0
[11/29 02:10:54    511s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = -1
[11/29 02:10:54    511s] TLC MultiMap info (StdDelay):
[11/29 02:10:54    511s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + default_emulate_rc_corner := 10.2ps
[11/29 02:10:54    511s]   : default_emulate_delay_corner + default_emulate_libset_max + 1 + no RcCorner := 9.5ps
[11/29 02:10:54    511s]  Setting StdDelay to: 10.2ps
[11/29 02:10:54    511s] 
[11/29 02:10:54    511s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/29 02:10:54    511s] @@file 104: report_gate_count -out_file $LAYOUT_REPORTS/gates_postroute.txt
[11/29 02:10:54    511s] Gate area 0.7980 um^2
[11/29 02:10:54    511s] [0] top Gates=8261 Cells=2221 Area=6592.3 um^2
[11/29 02:10:54    511s] @file 105: report_qor -format text -file $LAYOUT_REPORTS/qor_postroute.txt
[11/29 02:10:54    511s] This command will be deprecated in future releases; please use report_metric.
[11/29 02:10:55    511s] @@file 106: report_route -summary > $LAYOUT_REPORTS/route_postroute.txt
[11/29 02:10:55    511s] @file 107:
[11/29 02:10:55    511s] @@file 108: time_design -post_route -slack_report > $LAYOUT_REPORTS/timing_setup_postroute.txt
[11/29 02:10:55    511s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:10:55    511s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 2968 access done (mem: 4307.031M)
[11/29 02:10:55    511s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:10:55    511s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:10:55    511s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:10:55    511s] eee: pegSigSF=1.070000
[11/29 02:10:55    511s] eee: Grid unit RC data computation started
[11/29 02:10:55    511s] eee: Grid unit RC data computation completed
[11/29 02:10:55    511s] eee: l=1 avDens=0.084332 usedTrk=581.888035 availTrk=6900.000000 sigTrk=581.888035
[11/29 02:10:55    511s] eee: l=2 avDens=0.143675 usedTrk=772.817818 availTrk=5378.947368 sigTrk=772.817818
[11/29 02:10:55    511s] eee: l=3 avDens=0.124192 usedTrk=956.274569 availTrk=7700.000000 sigTrk=956.274569
[11/29 02:10:55    511s] eee: l=4 avDens=0.071170 usedTrk=263.329000 availTrk=3700.000000 sigTrk=263.329000
[11/29 02:10:55    511s] eee: l=5 avDens=0.087421 usedTrk=227.294929 availTrk=2600.000000 sigTrk=227.294929
[11/29 02:10:55    511s] eee: l=6 avDens=0.045334 usedTrk=70.268108 availTrk=1550.000000 sigTrk=70.268108
[11/29 02:10:55    511s] eee: l=7 avDens=0.184126 usedTrk=82.856500 availTrk=450.000000 sigTrk=82.856500
[11/29 02:10:55    511s] eee: l=8 avDens=0.022229 usedTrk=7.039143 availTrk=316.666667 sigTrk=7.039143
[11/29 02:10:55    511s] eee: l=9 avDens=0.089885 usedTrk=65.278714 availTrk=726.250000 sigTrk=65.278714
[11/29 02:10:55    511s] eee: l=10 avDens=0.002913 usedTrk=0.072821 availTrk=25.000000 sigTrk=0.072821
[11/29 02:10:55    511s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:10:55    511s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318153 uaWl=1.000000 uaWlH=0.218200 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:10:55    511s] eee: NetCapCache creation started. (Current Mem: 4307.031M) 
[11/29 02:10:55    511s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4307.031M) 
[11/29 02:10:55    511s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:10:55    511s] eee: Metal Layers Info:
[11/29 02:10:55    511s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:55    511s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:10:55    511s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:55    511s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:10:55    511s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:10:55    511s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:10:55    511s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:10:55    511s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:10:55    511s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:10:55    511s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:10:55    511s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:10:55    511s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:10:55    511s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:10:55    511s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:55    511s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:10:55    511s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:10:55    511s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:10:55    511s] eee: +----------------------------------------------------+
[11/29 02:10:55    511s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:10:55    511s] eee: +----------------------------------------------------+
[11/29 02:10:55    511s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:10:55    511s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:10:55    511s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:10:55    511s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:10:55    511s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:10:55    511s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:10:55    511s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:10:55    512s] Creating parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for storing RC.
[11/29 02:10:55    512s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:10:55    512s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4318.824M)
[11/29 02:10:55    512s] Creating parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb_Filter.rcdb.d' for storing RC.
[11/29 02:10:55    512s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 2969 access done (mem: 4320.773M)
[11/29 02:10:55    512s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4320.773M)
[11/29 02:10:55    512s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4320.773M)
[11/29 02:10:55    512s] processing rcdb (/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d) for hinst (top) of cell (top);
[11/29 02:10:55    512s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4322.195M)
[11/29 02:10:55    512s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 0 access done (mem: 4322.043M)
[11/29 02:10:56    513s] Setting infinite Tws ...
[11/29 02:10:56    513s] First Iteration Infinite Tw... 
[11/29 02:10:56    513s] Calculate early delays in OCV mode...
[11/29 02:10:56    513s] Calculate late delays in OCV mode...
[11/29 02:10:56    513s] Topological Sorting (REAL = 0:00:00.0, MEM = 4317.7M, InitMEM = 4317.5M)
[11/29 02:10:56    513s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:10:56    513s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:10:56    513s] eee: pegSigSF=1.070000
[11/29 02:10:56    513s] eee: Grid unit RC data computation started
[11/29 02:10:56    513s] eee: Grid unit RC data computation completed
[11/29 02:10:56    513s] eee: l=1 avDens=0.084332 usedTrk=581.888035 availTrk=6900.000000 sigTrk=581.888035
[11/29 02:10:56    513s] eee: l=2 avDens=0.143675 usedTrk=772.817818 availTrk=5378.947368 sigTrk=772.817818
[11/29 02:10:56    513s] eee: l=3 avDens=0.124192 usedTrk=956.274569 availTrk=7700.000000 sigTrk=956.274569
[11/29 02:10:56    513s] eee: l=4 avDens=0.071170 usedTrk=263.329000 availTrk=3700.000000 sigTrk=263.329000
[11/29 02:10:56    513s] eee: l=5 avDens=0.087421 usedTrk=227.294929 availTrk=2600.000000 sigTrk=227.294929
[11/29 02:10:56    513s] eee: l=6 avDens=0.045334 usedTrk=70.268108 availTrk=1550.000000 sigTrk=70.268108
[11/29 02:10:56    513s] eee: l=7 avDens=0.184126 usedTrk=82.856500 availTrk=450.000000 sigTrk=82.856500
[11/29 02:10:56    513s] eee: l=8 avDens=0.022229 usedTrk=7.039143 availTrk=316.666667 sigTrk=7.039143
[11/29 02:10:56    513s] eee: l=9 avDens=0.089885 usedTrk=65.278714 availTrk=726.250000 sigTrk=65.278714
[11/29 02:10:56    513s] eee: l=10 avDens=0.002913 usedTrk=0.072821 availTrk=25.000000 sigTrk=0.072821
[11/29 02:10:56    513s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:10:56    513s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318153 uaWl=1.000000 uaWlH=0.218200 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:10:56    513s] eee: NetCapCache creation started. (Current Mem: 4317.684M) 
[11/29 02:10:56    513s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4317.684M) 
[11/29 02:10:56    513s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:10:56    513s] eee: Metal Layers Info:
[11/29 02:10:56    513s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:56    513s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:10:56    513s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:56    513s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:10:56    513s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:10:56    513s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:10:56    513s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:10:56    513s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:10:56    513s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:10:56    513s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:10:56    513s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:10:56    513s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:10:56    513s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:10:56    513s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:10:56    513s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:10:56    513s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:10:56    513s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:10:56    513s] eee: +----------------------------------------------------+
[11/29 02:10:56    513s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:10:56    513s] eee: +----------------------------------------------------+
[11/29 02:10:56    513s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:10:56    513s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:10:56    513s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:10:56    513s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:10:56    513s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:10:56    513s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:10:56    513s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:10:57    513s] End AAE Lib Interpolated Model. (MEM=4317.683594 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:10:57    513s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4317.684M)
[11/29 02:10:57    513s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4317.8M)
[11/29 02:10:58    514s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[11/29 02:10:58    514s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 4339.8M) ***
[11/29 02:10:58    515s] Calculate early delays in OCV mode...
[11/29 02:10:58    515s] Calculate late delays in OCV mode...
[11/29 02:10:58    515s] End AAE Lib Interpolated Model. (MEM=4199.816406 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:10:58    515s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 4195.8M) ***
[11/29 02:10:59    515s] Effort level <high> specified for reg2reg path_group
[11/29 02:10:59    515s] Cell top LLGs are deleted
[11/29 02:10:59    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:59    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:59    515s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4198.3M, EPOCH TIME: 1764400259.334812
[11/29 02:10:59    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:59    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:59    515s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4198.4M, EPOCH TIME: 1764400259.335303
[11/29 02:10:59    515s] Max number of tech site patterns supported in site array is 256.
[11/29 02:10:59    515s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:10:59    515s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:10:59    515s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:10:59    515s] Fast DP-INIT is on for default
[11/29 02:10:59    515s] Atter site array init, number of instance map data is 0.
[11/29 02:10:59    515s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.012, MEM:4198.7M, EPOCH TIME: 1764400259.347734
[11/29 02:10:59    515s] 
[11/29 02:10:59    515s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:10:59    515s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:10:59    515s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.014, REAL:0.014, MEM:4198.7M, EPOCH TIME: 1764400259.348369
[11/29 02:10:59    515s] Cell top LLGs are deleted
[11/29 02:10:59    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:10:59    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:11:00    516s] 
[11/29 02:11:00    516s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:11:00    516s] *** time_design #5 [finish] () : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:08:36.6/0:11:25.7 (0.8), mem = 4205.5M
[11/29 02:11:00    516s] 
[11/29 02:11:00    516s] =============================================================================================
[11/29 02:11:00    516s]  Final TAT Report : time_design #5                                              25.11-s102_1
[11/29 02:11:00    516s] =============================================================================================
[11/29 02:11:00    516s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:11:00    516s] ---------------------------------------------------------------------------------------------
[11/29 02:11:00    516s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:11:00    516s] [ OptSummaryReport       ]      1   0:00:00.1  (   1.9 % )     0:00:00.8 /  0:00:00.8    1.0
[11/29 02:11:00    516s] [ DrvReport              ]      1   0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/29 02:11:00    516s] [ ExtractRC              ]      1   0:00:00.8  (  16.9 % )     0:00:00.8 /  0:00:00.9    1.1
[11/29 02:11:00    516s] [ UpdateTimingGraph      ]      2   0:00:01.0  (  20.4 % )     0:00:03.1 /  0:00:03.1    1.0
[11/29 02:11:00    516s] [ FullDelayCalc          ]      2   0:00:01.9  (  38.5 % )     0:00:01.9 /  0:00:01.9    1.0
[11/29 02:11:00    516s] [ TimingUpdate           ]      2   0:00:00.2  (   4.5 % )     0:00:00.2 /  0:00:00.2    0.9
[11/29 02:11:00    516s] [ TimingReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[11/29 02:11:00    516s] [ GenerateReports        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[11/29 02:11:00    516s] [ MISC                   ]          0:00:00.3  (   6.1 % )     0:00:00.3 /  0:00:00.3    0.9
[11/29 02:11:00    516s] ---------------------------------------------------------------------------------------------
[11/29 02:11:00    516s]  time_design #5 TOTAL               0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[11/29 02:11:00    516s] ---------------------------------------------------------------------------------------------
[11/29 02:11:00    516s] @@file 109: time_design -post_route -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postroute.txt
[11/29 02:11:00    516s] Info: 1 threads available for lower-level modules during optimization.
[11/29 02:11:00    516s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 2968 access done (mem: 4197.996M)
[11/29 02:11:00    516s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:11:00    516s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:11:00    516s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:11:00    516s] eee: pegSigSF=1.070000
[11/29 02:11:00    516s] eee: Grid unit RC data computation started
[11/29 02:11:00    516s] eee: Grid unit RC data computation completed
[11/29 02:11:00    516s] eee: l=1 avDens=0.084332 usedTrk=581.888035 availTrk=6900.000000 sigTrk=581.888035
[11/29 02:11:00    516s] eee: l=2 avDens=0.143675 usedTrk=772.817818 availTrk=5378.947368 sigTrk=772.817818
[11/29 02:11:00    516s] eee: l=3 avDens=0.124192 usedTrk=956.274569 availTrk=7700.000000 sigTrk=956.274569
[11/29 02:11:00    516s] eee: l=4 avDens=0.071170 usedTrk=263.329000 availTrk=3700.000000 sigTrk=263.329000
[11/29 02:11:00    516s] eee: l=5 avDens=0.087421 usedTrk=227.294929 availTrk=2600.000000 sigTrk=227.294929
[11/29 02:11:00    516s] eee: l=6 avDens=0.045334 usedTrk=70.268108 availTrk=1550.000000 sigTrk=70.268108
[11/29 02:11:00    516s] eee: l=7 avDens=0.184126 usedTrk=82.856500 availTrk=450.000000 sigTrk=82.856500
[11/29 02:11:00    516s] eee: l=8 avDens=0.022229 usedTrk=7.039143 availTrk=316.666667 sigTrk=7.039143
[11/29 02:11:00    516s] eee: l=9 avDens=0.089885 usedTrk=65.278714 availTrk=726.250000 sigTrk=65.278714
[11/29 02:11:00    516s] eee: l=10 avDens=0.002913 usedTrk=0.072821 availTrk=25.000000 sigTrk=0.072821
[11/29 02:11:00    516s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:11:00    516s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318153 uaWl=1.000000 uaWlH=0.218200 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:11:00    516s] eee: NetCapCache creation started. (Current Mem: 4197.996M) 
[11/29 02:11:00    516s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4197.996M) 
[11/29 02:11:00    516s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:11:00    516s] eee: Metal Layers Info:
[11/29 02:11:00    516s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:11:00    516s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:11:00    516s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:11:00    516s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:11:00    516s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:11:00    516s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:11:00    516s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:11:00    516s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:11:00    516s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:11:00    516s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:11:00    516s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:11:00    516s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:11:00    516s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:11:00    516s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:11:00    516s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:11:00    516s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:11:00    516s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:11:00    516s] eee: +----------------------------------------------------+
[11/29 02:11:00    516s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:11:00    516s] eee: +----------------------------------------------------+
[11/29 02:11:00    516s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:11:00    516s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:11:00    516s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:11:00    516s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:11:00    516s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:11:00    516s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:11:00    516s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:11:00    516s] Creating parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for storing RC.
[11/29 02:11:00    517s] eee: RC Grid memory freed = 12480 (8 X 13 X 10 X 12b)
[11/29 02:11:00    517s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4211.902M)
[11/29 02:11:00    517s] Creating parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb_Filter.rcdb.d' for storing RC.
[11/29 02:11:00    517s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 2969 access done (mem: 4219.621M)
[11/29 02:11:00    517s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=4219.621M)
[11/29 02:11:00    517s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4219.621M)
[11/29 02:11:00    517s] processing rcdb (/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d) for hinst (top) of cell (top);
[11/29 02:11:00    517s] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=4220.949M)
[11/29 02:11:00    517s] Closing parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d': 0 access done (mem: 4220.797M)
[11/29 02:11:01    517s] 
[11/29 02:11:01    517s] TimeStamp Deleting Cell Server Begin ...
[11/29 02:11:01    517s] 
[11/29 02:11:01    517s] TimeStamp Deleting Cell Server End ...
[11/29 02:11:01    517s] Effort level <high> specified for reg2reg path_group
[11/29 02:11:01    517s] Cell top LLGs are deleted
[11/29 02:11:01    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:11:01    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:11:01    517s] OPERPROF: Starting SiteArray-Init at level 1, MEM:4169.9M, EPOCH TIME: 1764400261.336633
[11/29 02:11:01    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:11:01    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:11:01    517s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:4169.9M, EPOCH TIME: 1764400261.337098
[11/29 02:11:01    517s] Max number of tech site patterns supported in site array is 256.
[11/29 02:11:01    517s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[11/29 02:11:01    517s] After signature check, allow fast init is true, keep pre-filter is true.
[11/29 02:11:01    517s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/29 02:11:01    517s] Fast DP-INIT is on for default
[11/29 02:11:01    517s] Atter site array init, number of instance map data is 0.
[11/29 02:11:01    517s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.012, REAL:0.012, MEM:4169.9M, EPOCH TIME: 1764400261.349459
[11/29 02:11:01    517s] 
[11/29 02:11:01    517s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[11/29 02:11:01    517s]  Pre_CCE_Colorizing is not ON! (0:0:134:0)
[11/29 02:11:01    517s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.013, MEM:4169.9M, EPOCH TIME: 1764400261.350117
[11/29 02:11:01    517s] Cell top LLGs are deleted
[11/29 02:11:01    517s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:11:01    517s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/29 02:11:01    518s] Setting infinite Tws ...
[11/29 02:11:01    518s] First Iteration Infinite Tw... 
[11/29 02:11:01    518s] Calculate late delays in OCV mode...
[11/29 02:11:01    518s] Calculate early delays in OCV mode...
[11/29 02:11:01    518s] Topological Sorting (REAL = 0:00:00.0, MEM = 4187.4M, InitMEM = 4186.8M)
[11/29 02:11:01    518s] eee: escapedRCCornerName (default_emulate_rc_corner)
[11/29 02:11:01    518s] eee: RC Grid memory allocated = 12480 (8 X 13 X 10 X 12b)
[11/29 02:11:01    518s] eee: pegSigSF=1.070000
[11/29 02:11:01    518s] eee: Grid unit RC data computation started
[11/29 02:11:01    518s] eee: Grid unit RC data computation completed
[11/29 02:11:01    518s] eee: l=1 avDens=0.084332 usedTrk=581.888035 availTrk=6900.000000 sigTrk=581.888035
[11/29 02:11:01    518s] eee: l=2 avDens=0.143675 usedTrk=772.817818 availTrk=5378.947368 sigTrk=772.817818
[11/29 02:11:01    518s] eee: l=3 avDens=0.124192 usedTrk=956.274569 availTrk=7700.000000 sigTrk=956.274569
[11/29 02:11:01    518s] eee: l=4 avDens=0.071170 usedTrk=263.329000 availTrk=3700.000000 sigTrk=263.329000
[11/29 02:11:01    518s] eee: l=5 avDens=0.087421 usedTrk=227.294929 availTrk=2600.000000 sigTrk=227.294929
[11/29 02:11:01    518s] eee: l=6 avDens=0.045334 usedTrk=70.268108 availTrk=1550.000000 sigTrk=70.268108
[11/29 02:11:01    518s] eee: l=7 avDens=0.184126 usedTrk=82.856500 availTrk=450.000000 sigTrk=82.856500
[11/29 02:11:01    518s] eee: l=8 avDens=0.022229 usedTrk=7.039143 availTrk=316.666667 sigTrk=7.039143
[11/29 02:11:01    518s] eee: l=9 avDens=0.089885 usedTrk=65.278714 availTrk=726.250000 sigTrk=65.278714
[11/29 02:11:01    518s] eee: l=10 avDens=0.002913 usedTrk=0.072821 availTrk=25.000000 sigTrk=0.072821
[11/29 02:11:01    518s] eee: LAM-FP: thresh=1 ; dimX=609.357143 ; dimY=1152.000000 ; multX=1.000000 ; multY=1.000000 ; minP=280 ; fpMult=1.000000 ;
[11/29 02:11:01    518s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.318153 uaWl=1.000000 uaWlH=0.218200 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 pModAss=50 wcR=0.535700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.339300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[11/29 02:11:01    518s] eee: NetCapCache creation started. (Current Mem: 4187.418M) 
[11/29 02:11:01    518s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 4187.418M) 
[11/29 02:11:01    518s] eee: dbu = 2000, Design = [ll(0.000000, 0.000000) ur(85.310000, 161.280000)], Layers = [f(10) b(0)], Grid size = 14.000000 um, Grid Dim = (7 X 12)
[11/29 02:11:01    518s] eee: Metal Layers Info:
[11/29 02:11:01    518s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:11:01    518s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[11/29 02:11:01    518s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:11:01    518s] eee: |   metal1 |   1 |   0.070 |   0.065 |   0.140 |  0.000 |   5.43 | H | 0 |  2 |
[11/29 02:11:01    518s] eee: |   metal2 |   2 |   0.070 |   0.070 |   0.190 |  0.000 |   3.57 | V | 0 |  2 |
[11/29 02:11:01    518s] eee: |   metal3 |   3 |   0.070 |   0.070 |   0.140 |  0.000 |   3.57 | H | 0 |  2 |
[11/29 02:11:01    518s] eee: |   metal4 |   4 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:11:01    518s] eee: |   metal5 |   5 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | H | 0 |  2 |
[11/29 02:11:01    518s] eee: |   metal6 |   6 |   0.140 |   0.140 |   0.280 |  0.000 |   1.50 | V | 0 |  2 |
[11/29 02:11:01    518s] eee: |   metal7 |   7 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | H | 0 |  1 |
[11/29 02:11:01    518s] eee: |   metal8 |   8 |   0.400 |   0.400 |   0.840 |  0.000 |   0.19 | V | 0 |  1 |
[11/29 02:11:01    518s] eee: |   metal9 |   9 |   0.800 |   0.800 |   1.600 |  0.000 |   0.04 | H | 0 |  1 |
[11/29 02:11:01    518s] eee: |  metal10 |  10 |   0.800 |   0.800 |   1.680 |  0.000 |   0.04 | V | 0 |  1 |
[11/29 02:11:01    518s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[11/29 02:11:01    518s] eee: uC/uR for corner default_emulate_rc_corner, min-width/min-spacing, 30 perc over/under densities.
[11/29 02:11:01    518s] eee: +-----------------------NDR Info-----------------------+
[11/29 02:11:01    518s] eee: NDR Count = 1, Fake NDR = 0
[11/29 02:11:01    518s] eee: +----------------------------------------------------+
[11/29 02:11:01    518s] eee: | NDR Name = NDR_ClockTree  | Id = 1  | isHard = 0 
[11/29 02:11:01    518s] eee: +----------------------------------------------------+
[11/29 02:11:01    518s] eee: layerId =  1  W,S =   0.120   0.120
[11/29 02:11:01    518s] eee: layerId =  2  W,S =   0.160   0.140
[11/29 02:11:01    518s] eee: layerId =  3  W,S =   0.160   0.140
[11/29 02:11:01    518s] eee: layerId =  7  W,S =   0.160   0.140
[11/29 02:11:01    518s] eee: layerId =  8  W,S =   0.160   0.140
[11/29 02:11:01    518s] eee: layerId =  9  W,S =   0.160   0.140
[11/29 02:11:01    518s] eee: layerId = 10  W,S =   0.440   0.400
[11/29 02:11:02    518s] End AAE Lib Interpolated Model. (MEM=4187.417969 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:11:02    518s] Opening parasitic data file '/scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d' for reading (mem: 4187.418M)
[11/29 02:11:02    518s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 4194.1M)
[11/29 02:11:03    519s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[11/29 02:11:03    519s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 4218.8M) ***
[11/29 02:11:03    520s] Calculate late delays in OCV mode...
[11/29 02:11:03    520s] Calculate early delays in OCV mode...
[11/29 02:11:03    520s] End AAE Lib Interpolated Model. (MEM=4194.425781 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/29 02:11:03    520s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 4192.2M) ***
[11/29 02:11:04    520s] 
[11/29 02:11:04    520s] Info: pop threads available for lower-level modules during optimization.
[11/29 02:11:04    520s] 
[11/29 02:11:04    520s] =============================================================================================
[11/29 02:11:04    520s]  Final TAT Report : time_design #6                                              25.11-s102_1
[11/29 02:11:04    520s] =============================================================================================
[11/29 02:11:04    520s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/29 02:11:04    520s] ---------------------------------------------------------------------------------------------
[11/29 02:11:04    520s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/29 02:11:04    520s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.2 % )     0:00:02.8 /  0:00:02.8    1.0
[11/29 02:11:04    520s] [ ExtractRC              ]      1   0:00:00.8  (  19.1 % )     0:00:00.8 /  0:00:00.8    1.1
[11/29 02:11:04    520s] [ UpdateTimingGraph      ]      1   0:00:00.7  (  17.6 % )     0:00:02.6 /  0:00:02.6    1.0
[11/29 02:11:04    520s] [ FullDelayCalc          ]      2   0:00:01.8  (  43.9 % )     0:00:01.8 /  0:00:01.8    1.0
[11/29 02:11:04    520s] [ TimingUpdate           ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.0
[11/29 02:11:04    520s] [ TimingReport           ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    0.9
[11/29 02:11:04    520s] [ GenerateReports        ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[11/29 02:11:04    520s] [ MISC                   ]          0:00:00.5  (  11.9 % )     0:00:00.5 /  0:00:00.5    1.0
[11/29 02:11:04    520s] ---------------------------------------------------------------------------------------------
[11/29 02:11:04    520s]  time_design #6 TOTAL               0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.1    1.0
[11/29 02:11:04    520s] ---------------------------------------------------------------------------------------------
[11/29 02:11:04    520s] *** time_design #6 [finish] () : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:08:40.7/0:11:29.8 (0.8), mem = 4150.6M
[11/29 02:11:04    520s] @@file 110: set_db timing_analysis_type single
[11/29 02:11:04    520s] @file 111:
[11/29 02:11:04    520s] @file 112: # Run DRC+connectivity checks
[11/29 02:11:04    520s] @@file 113: set_db check_drc_disable_rules {}
[11/29 02:11:04    520s] @@file 114: set_db check_drc_implant true
[11/29 02:11:04    520s] @@file 115: set_db check_drc_implant_across_rows false
[11/29 02:11:04    520s] @@file 116: set_db check_drc_ndr_spacing false
[11/29 02:11:04    520s] @@file 117: set_db check_drc_check_only default
[11/29 02:11:04    520s] @@file 118: set_db check_drc_inside_via_def false
[11/29 02:11:04    520s] @@file 119: set_db check_drc_exclude_pg_net false
[11/29 02:11:04    520s] @@file 120: set_db check_drc_ignore_trial_route false
[11/29 02:11:04    520s] @@file 121: set_db check_drc_use_min_spacing_on_block_obs auto
[11/29 02:11:04    520s] @@file 122: set_db check_drc_report $LAYOUT_REPORTS/${TOP}.drc.rpt
[11/29 02:11:04    520s] @@file 123: set_db check_drc_limit 1000
[11/29 02:11:04    520s] @file 124:
[11/29 02:11:04    520s] @@file 125: check_drc
[11/29 02:11:04    520s] **WARN: (IMPVFG-1241):	Option -check_implant for command set_verify_drc_mode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script. For implant check, please use checkPlace command.
[11/29 02:11:04    520s] #-check_ndr_spacing false                # enums={true false auto}, default=false, user setting
[11/29 02:11:04    520s] #-report /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/reports/top.drc.rpt # string, default="", user setting
[11/29 02:11:04    520s]  *** Starting Verify DRC (MEM: 4099.4) ***
[11/29 02:11:04    520s] 
[11/29 02:11:04    520s]   VERIFY DRC ...... Starting Verification
[11/29 02:11:04    520s]   VERIFY DRC ...... Initializing
[11/29 02:11:04    520s]   VERIFY DRC ...... Deleting Existing Violations
[11/29 02:11:04    520s]   VERIFY DRC ...... Creating Sub-Areas
[11/29 02:11:04    520s]   VERIFY DRC ...... Using new threading
[11/29 02:11:05    520s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 43.200 81.000} 1 of 4
[11/29 02:11:05    521s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[11/29 02:11:05    521s]   VERIFY DRC ...... Sub-Area: {43.200 0.000 85.310 81.000} 2 of 4
[11/29 02:11:06    521s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[11/29 02:11:06    521s]   VERIFY DRC ...... Sub-Area: {0.000 81.000 43.200 161.280} 3 of 4
[11/29 02:11:06    521s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[11/29 02:11:06    521s]   VERIFY DRC ...... Sub-Area: {43.200 81.000 85.310 161.280} 4 of 4
[11/29 02:11:06    521s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/29 02:11:06    521s] 
[11/29 02:11:06    521s]   Verification Complete : 0 Viols.
[11/29 02:11:06    521s] 
[11/29 02:11:06    521s]  *** End Verify DRC (CPU TIME: 0:00:00.6  ELAPSED TIME: 0:00:02.0  MEM: -1.2M) ***
[11/29 02:11:06    521s] 
[11/29 02:11:06    521s] @@file 126: check_connectivity -type all
[11/29 02:11:06    521s] VERIFY_CONNECTIVITY use new engine.
[11/29 02:11:06    521s] 
[11/29 02:11:06    521s] ******** Start: VERIFY CONNECTIVITY ********
[11/29 02:11:06    521s] Start Time: Sat Nov 29 02:11:06 2025
[11/29 02:11:06    521s] 
[11/29 02:11:06    521s] Design Name: top
[11/29 02:11:06    521s] Database Units: 2000
[11/29 02:11:06    521s] Design Boundary: (0.0000, 0.0000) (85.3100, 161.2800)
[11/29 02:11:06    521s] Error Limit = 1000; Warning Limit = 50
[11/29 02:11:06    521s] Check all nets
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin n_rst of net n_rst has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin AWVALID of net AWVALID has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin AWREADY of net AWREADY has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin WDVALID of net WDVALID has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin WDREADY of net WDREADY has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin ARVALID of net ARVALID has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin ARREADY of net ARREADY has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDREADY of net RDREADY has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDVALID of net RDVALID has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[31] of net RDATA[31] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[30] of net RDATA[30] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[29] of net RDATA[29] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[28] of net RDATA[28] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[27] of net RDATA[27] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[26] of net RDATA[26] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[25] of net RDATA[25] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[24] of net RDATA[24] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[23] of net RDATA[23] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[22] of net RDATA[22] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (IMPVFC-97):	IO pin RDATA[21] of net RDATA[21] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
[11/29 02:11:07    522s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[11/29 02:11:07    522s] To increase the message display limit, refer to the product command reference manual.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 5000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 10000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 15000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 20000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 25000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 30000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 35000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 40000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 45000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 50000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 55000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 60000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 65000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 70000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 75000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 80000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 85000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 90000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 95000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 100000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 105000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 110000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 115000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 120000 nets.
[11/29 02:11:07    522s] **** 02:11:07 **** Processed 125000 nets.
[11/29 02:11:07    523s] **** 02:11:07 **** Processed 130000 nets.
[11/29 02:11:07    523s] **** 02:11:07 **** Processed 135000 nets.
[11/29 02:11:07    523s] **** 02:11:07 **** Processed 140000 nets.
[11/29 02:11:07    523s] **** 02:11:07 **** Processed 145000 nets.
[11/29 02:11:07    523s] **** 02:11:07 **** Processed 150000 nets.
[11/29 02:11:07    523s] **** 02:11:07 **** Processed 155000 nets.
[11/29 02:11:07    523s] **** 02:11:07 **** Processed 160000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 165000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 170000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 175000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 180000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 185000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 190000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 195000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 200000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 205000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 210000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 215000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 220000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 225000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 230000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 235000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 240000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 245000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 250000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 255000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 260000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 265000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 270000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 275000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 280000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 285000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 290000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 295000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 300000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 305000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 310000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 315000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 320000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 325000 nets.
[11/29 02:11:08    523s] **** 02:11:08 **** Processed 330000 nets.
[11/29 02:11:08    524s] **** 02:11:08 **** Processed 335000 nets.
[11/29 02:11:08    524s] **** 02:11:08 **** Processed 340000 nets.
[11/29 02:11:08    524s] **** 02:11:08 **** Processed 345000 nets.
[11/29 02:11:08    524s] **** 02:11:08 **** Processed 350000 nets.
[11/29 02:11:08    524s] **** 02:11:08 **** Processed 355000 nets.
[11/29 02:11:08    524s] **** 02:11:08 **** Processed 360000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 365000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 370000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 375000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 380000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 385000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 390000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 395000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 400000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 405000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 410000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 415000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 420000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 425000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 430000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 435000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 440000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 445000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 450000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 455000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 460000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 465000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 470000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 475000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 480000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 485000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 490000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 495000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 500000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 505000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 510000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 515000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 520000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 525000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 530000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 535000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 540000 nets.
[11/29 02:11:09    524s] **** 02:11:09 **** Processed 545000 nets.
[11/29 02:11:09    525s] **** 02:11:09 **** Processed 550000 nets.
[11/29 02:11:09    525s] **** 02:11:09 **** Processed 555000 nets.
[11/29 02:11:09    525s] **** 02:11:09 **** Processed 560000 nets.
[11/29 02:11:09    525s] **** 02:11:09 **** Processed 565000 nets.
[11/29 02:11:09    525s] **** 02:11:09 **** Processed 570000 nets.
[11/29 02:11:09    525s] **** 02:11:09 **** Processed 575000 nets.
[11/29 02:11:09    525s] **** 02:11:09 **** Processed 580000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 585000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 590000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 595000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 600000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 605000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 610000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 615000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 620000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 625000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 630000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 635000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 640000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 645000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 650000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 655000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 660000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 665000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 670000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 675000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 680000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 685000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 690000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 695000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 700000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 705000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 710000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 715000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 720000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 725000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 730000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 735000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 740000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 745000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 750000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 755000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 760000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 765000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 770000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 775000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 780000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 785000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 790000 nets.
[11/29 02:11:10    525s] **** 02:11:10 **** Processed 795000 nets.
[11/29 02:11:10    526s] **** 02:11:10 **** Processed 800000 nets.
[11/29 02:11:10    526s] **** 02:11:10 **** Processed 805000 nets.
[11/29 02:11:10    526s] **** 02:11:10 **** Processed 810000 nets.
[11/29 02:11:10    526s] **** 02:11:10 **** Processed 815000 nets.
[11/29 02:11:10    526s] **** 02:11:10 **** Processed 820000 nets.
[11/29 02:11:10    526s] **** 02:11:10 **** Processed 825000 nets.
[11/29 02:11:10    526s] **** 02:11:10 **** Processed 830000 nets.
[11/29 02:11:11    526s] **** 02:11:11 **** Processed 835000 nets.
[11/29 02:11:11    526s] **** 02:11:11 **** Processed 840000 nets.
[11/29 02:11:11    526s] **** 02:11:11 **** Processed 845000 nets.
[11/29 02:11:11    526s] **** 02:11:11 **** Processed 850000 nets.
[11/29 02:11:11    526s] **** 02:11:11 **** Processed 855000 nets.
[11/29 02:11:11    526s] **** 02:11:11 **** Processed 860000 nets.
[11/29 02:11:11    526s] Net VDD: dangling Wire.
[11/29 02:11:11    526s] Net VSS: dangling Wire.
[11/29 02:11:11    526s] 
[11/29 02:11:11    526s] Begin Summary 
[11/29 02:11:11    526s]     84 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[11/29 02:11:11    526s]     84 total info(s) created.
[11/29 02:11:11    526s] End Summary
[11/29 02:11:11    526s] 
[11/29 02:11:11    526s] End Time: Sat Nov 29 02:11:11 2025
[11/29 02:11:11    526s] Time Elapsed: 0:00:05.0
[11/29 02:11:11    526s] 
[11/29 02:11:11    526s] ******** End: VERIFY CONNECTIVITY ********
[11/29 02:11:11    526s]   Verification Complete : 84 Viols.  0 Wrngs.
[11/29 02:11:11    526s]   (CPU Time: 0:00:04.0  MEM: 1.578M)
[11/29 02:11:11    526s] 
[11/29 02:11:12    527s] @file 127:
[11/29 02:11:12    527s] @file 128: # Save the final db
[11/29 02:11:12    527s] @@file 129: write_db savedDesign
[11/29 02:11:12    527s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 02:11:12    527s] The in-memory database contained RC information but was not saved. To save 
[11/29 02:11:12    527s] the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
[11/29 02:11:12    527s] so it should only be saved when it is really desired.
[11/29 02:11:12    527s] #% Begin save design ... (date=11/29 02:11:12, mem=4047.6M)
[11/29 02:11:12    527s] % Begin Save ccopt configuration ... (date=11/29 02:11:12, mem=4047.6M)
[11/29 02:11:12    527s] % End Save ccopt configuration ... (date=11/29 02:11:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=4048.4M, current mem=4048.4M)
[11/29 02:11:12    527s] % Begin Save netlist data ... (date=11/29 02:11:12, mem=4048.4M)
[11/29 02:11:12    527s] Writing Binary DB to savedDesign/top.v.bin in single-threaded mode...
[11/29 02:11:13    528s] % End Save netlist data ... (date=11/29 02:11:13, total cpu=0:00:00.8, real=0:00:01.0, peak res=4056.6M, current mem=4056.6M)
[11/29 02:11:13    528s] Saving symbol-table file ...
[11/29 02:11:14    529s] Saving congestion map file savedDesign/top.route.congmap.gz ...
[11/29 02:11:14    529s] % Begin Save AAE data ... (date=11/29 02:11:14, mem=4070.4M)
[11/29 02:11:14    529s] Saving AAE Data ...
[11/29 02:11:14    529s] AAE DB initialization (MEM=4351.847656 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/29 02:11:14    529s] % End Save AAE data ... (date=11/29 02:11:14, total cpu=0:00:00.4, real=0:00:00.0, peak res=4126.8M, current mem=4126.8M)
[11/29 02:11:15    530s] Saving preference file savedDesign/gui.pref.tcl ...
[11/29 02:11:15    530s] Saving mode setting ...
[11/29 02:11:15    530s] Saving root attributes to be loaded post write_db ...
[11/29 02:11:15    530s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[11/29 02:11:15    530s] Saving global file ...
[11/29 02:11:15    530s] Saving root attributes to be loaded previous write_db ...
[11/29 02:11:16    531s] % Begin Save floorplan data ... (date=11/29 02:11:16, mem=4135.3M)
[11/29 02:11:16    531s] Saving floorplan file ...
[11/29 02:11:16    531s] % End Save floorplan data ... (date=11/29 02:11:16, total cpu=0:00:00.4, real=0:00:00.0, peak res=4135.4M, current mem=4135.4M)
[11/29 02:11:16    531s] Saving PG file savedDesign/top.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Nov 29 02:11:16 2025)
[11/29 02:11:16    531s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=4148.6M) ***
[11/29 02:11:16    531s] *info - save blackBox cells to lef file savedDesign/top.bbox.lef
[11/29 02:11:16    531s] Saving Drc markers ...
[11/29 02:11:16    531s] ... 84 markers are saved ...
[11/29 02:11:16    531s] ... 0 geometry drc markers are saved ...
[11/29 02:11:16    531s] ... 0 antenna drc markers are saved ...
[11/29 02:11:17    531s] % Begin Save placement data ... (date=11/29 02:11:16, mem=4135.7M)
[11/29 02:11:17    531s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/29 02:11:17    531s] Save Adaptive View Pruning View Names to Binary file
[11/29 02:11:17    531s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4135.7M) ***
[11/29 02:11:17    531s] % End Save placement data ... (date=11/29 02:11:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=4135.8M, current mem=4135.8M)
[11/29 02:11:17    531s] % Begin Save routing data ... (date=11/29 02:11:17, mem=4135.8M)
[11/29 02:11:17    531s] Saving route file ...
[11/29 02:11:17    532s] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=4136.9M) ***
[11/29 02:11:17    532s] % End Save routing data ... (date=11/29 02:11:17, total cpu=0:00:00.4, real=0:00:00.0, peak res=4136.0M, current mem=4136.0M)
[11/29 02:11:17    532s] Saving property file savedDesign/top.prop
[11/29 02:11:18    533s] *** Completed saveProperty (cpu=0:00:00.8 real=0:00:01.0 mem=4139.3M) ***
[11/29 02:11:18    533s] #Saving pin access data to file savedDesign/top.apa ...
[11/29 02:11:18    533s] #
[11/29 02:11:18    533s] % Begin Save power constraints data ... (date=11/29 02:11:18, mem=4137.5M)
[11/29 02:11:19    533s] % End Save power constraints data ... (date=11/29 02:11:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=4137.5M, current mem=4137.5M)
[11/29 02:11:19    533s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[11/29 02:11:19    533s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[11/29 02:11:19    533s] Generated self-contained design savedDesign
[11/29 02:11:19    533s] #% End save design ... (date=11/29 02:11:19, total cpu=0:00:06.6, real=0:00:07.0, peak res=4143.2M, current mem=4143.2M)
[11/29 02:11:19    533s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/29 02:11:19    533s] 
[11/29 02:11:19    533s] *** Summary of all messages that are not suppressed in this session:
[11/29 02:11:19    533s] Severity  ID               Count  Summary                                  
[11/29 02:11:19    533s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[11/29 02:11:19    533s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[11/29 02:11:19    533s] *** Message Summary: 3 warning(s), 0 error(s)
[11/29 02:11:19    533s] 
[11/29 02:11:19    533s] @file 130:
[11/29 02:11:19    533s] @file 131:
[11/29 02:11:19    533s] @file 132:
[11/29 02:11:19    533s] #@ End verbose source: layout_flow.tcl
[11/29 02:11:19    533s] 0
[11/29 02:11:19    533s] @innovus 2> gui_select -rect {32.31950 80.07200 84.79200 28.96250}
[11/29 02:22:13    553s] @innovus 3> gui_select -point {111.59650 53.94950}
[11/29 02:22:14    553s] @innovus 4> gui_select -point {133.17600 106.87650}
[11/29 02:22:34    555s] @innovus 5> exit
[11/29 02:23:05    557s] 
[11/29 02:23:05    557s] *** Summary of all messages that are not suppressed in this session:
[11/29 02:23:05    557s] Severity  ID               Count  Summary                                  
[11/29 02:23:05    557s] WARNING   IMPLF-58           134  MACRO '%s' has been found in the databas...
[11/29 02:23:05    557s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[11/29 02:23:05    557s] WARNING   IMPLF-119           22  LAYER '%s' has been found in the databas...
[11/29 02:23:05    557s] WARNING   IMPLF-151           19  The viaRule '%s' has been defined, the c...
[11/29 02:23:05    557s] ERROR     IMPLF-223           27  The LEF via '%s' definition already exis...
[11/29 02:23:05    557s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[11/29 02:23:05    557s] WARNING   IMPPTN-233        9488  No legal free slots are available for %s...
[11/29 02:23:05    557s] WARNING   IMPEXT-6197         15  The Cap table file is not specified. Thi...
[11/29 02:23:05    557s] WARNING   IMPEXT-2766         10  The sheet resistance for layer %s is not...
[11/29 02:23:05    557s] WARNING   IMPEXT-2773         10  The via resistance between layers %s and...
[11/29 02:23:05    557s] ERROR     IMPEXT-2827         20  Found a NONDEFAULT RULE '%s' with layer ...
[11/29 02:23:05    557s] WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
[11/29 02:23:05    557s] WARNING   IMPEXT-3530         15  The process node is not set. Use the com...
[11/29 02:23:05    557s] WARNING   IMPEXT-3032          4  Because the cap table file was not provi...
[11/29 02:23:05    557s] WARNING   IMPEXT-6140       7863  The RC table is not interpolated for wir...
[11/29 02:23:05    557s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/29 02:23:05    557s] WARNING   IMPVFC-97         9490  IO pin %s of net %s has not been assigne...
[11/29 02:23:05    557s] WARNING   IMPVFG-1241          1  Option -check_implant for command set_ve...
[11/29 02:23:05    557s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[11/29 02:23:05    557s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[11/29 02:23:05    557s] WARNING   IMPPP-220            1  The power planner does not create core r...
[11/29 02:23:05    557s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[11/29 02:23:05    557s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[11/29 02:23:05    557s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/29 02:23:05    557s] WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
[11/29 02:23:05    557s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[11/29 02:23:05    557s] WARNING   IMPOPT-7329          1  Skipping place_detail due to user config...
[11/29 02:23:05    557s] WARNING   IMPOPT-576           4  %d nets have unplaced terms.             
[11/29 02:23:05    557s] WARNING   IMPOPT-665         128  %s : Net has unplaced terms or is connec...
[11/29 02:23:05    557s] WARNING   IMPCCOPT-1157        1  Did not meet the cts_max_fanout constrai...
[11/29 02:23:05    557s] WARNING   IMPCCOPT-1184        2  The library has no usable balanced %ss f...
[11/29 02:23:05    557s] WARNING   IMPCCOPT-2314        2  CCOpt found %u clock tree nets marked as...
[11/29 02:23:05    557s] WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
[11/29 02:23:05    557s] WARNING   NRDB-924            16  Duplicate %sinter-layer spacing between ...
[11/29 02:23:05    557s] WARNING   NRGR-8               1  Clock net %s bottom preferred routing la...
[11/29 02:23:05    557s] WARNING   NRGR-22              1  Design is already detail routed.         
[11/29 02:23:05    557s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[11/29 02:23:05    557s] WARNING   NRIF-95              2  Option set_db route_top_routing_layer ha...
[11/29 02:23:05    557s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/29 02:23:05    557s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
*** Message Summary: 27259 warning(s), 47 error(s)
[11/29 02:23:05    557s] 
[11/29 02:23:05    557s] 
[11/29 02:23:05    557s] *** Memory Usage v#1 (Current mem = 4687.301M, initial mem = 969.270M) ***
[11/29 02:23:05    557s] --- Ending "Innovus" (totcpu=0:09:18, real=0:23:33, mem=4687.3M) ---
