;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #250, 0
	SUB #40, -52
	CMP @127, <106
	MOV @130, 9
	CMP -207, <-120
	JMZ 0, #2
	SUB #650, -50
	JMZ 0, #2
	MOV 300, 90
	MOV -1, <-20
	JMP <127, @106
	SPL 0, -2
	ADD 0, -22
	CMP @127, <106
	CMP @127, <106
	SLT #250, 0
	JMZ <700, #12
	JMZ <700, #12
	JMZ 0, #12
	ADD 100, 201
	JMZ <700, #12
	CMP -207, <-120
	CMP -207, <-120
	JMZ <700, #12
	JMZ -5, @-127
	JMN 0, #12
	SUB #0, -2
	ADD #250, 0
	CMP -5, <-127
	SPL 0, 11
	SUB 0, -2
	SUB -5, <-127
	CMP @121, 103
	SPL 0, 11
	SPL 0, 11
	MOV @130, 9
	DJN 400, -2
	ADD #250, 0
	CMP @127, <106
	CMP @0, @21
	CMP @0, @21
	CMP -207, <-120
	MOV -1, <-20
	ADD #250, 0
	SPL 0, <-22
