// Seed: 1183690334
module module_0;
  assign module_1.type_19 = 0;
  tri1 id_2 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    input tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    input wor id_9,
    input tri1 id_10,
    output uwire id_11,
    input wor id_12,
    output tri0 id_13,
    input wire id_14,
    input uwire id_15
);
  tri1 id_17 = 1;
  module_0 modCall_1 ();
  assign id_7 = id_9;
  longint id_18 (
      .id_0(1'd0 | id_0),
      .id_1(1),
      .id_2(id_4),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_5),
      .id_6(1),
      .id_7(1'b0)
  );
endmodule
