{"vcs1":{"timestamp_begin":1684348482.082492947, "rt":1.28, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684348483.450422476, "rt":1.21, "ut":0.44, "st":0.18}}
{"link":{"timestamp_begin":1684348484.730822262, "rt":0.49, "ut":0.22, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684348481.447055118}
{"VCS_COMP_START_TIME": 1684348481.447055118}
{"VCS_COMP_END_TIME": 1684348488.251614071}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330612}}
{"stitch_vcselab": {"peak_mem": 211884}}
