# PPCMD 1 
# sroute -connect { corePin } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VSS VDD }
# 4 
# 16 
# 0 
# 0 
# 0 
# 0 
# BOX_LIST 
# END_BOX_LIST 
# NET_INFO_LIST 
# END_NET_INFO_LIST 
# END_PPCMD 1 

# PPCMD 2 
# addStripe -use_wire_group_bits 5 -block_ring_top_layer_limit METAL7 -max_same_layer_jog_length 0.88 -padcore_ring_bottom_layer_limit METAL5 -set_to_set_distance 100 -split_vias 1 -use_interleaving_wire_group 1 -same_sized_stack_vias 1 -stacked_via_top_layer METAL8 -use_wire_group 1 -padcore_ring_top_layer_limit METAL7 -spacing 0.24 -xleft_offset 150 -switch_layer_over_obs 1 -xright_offset 100 -merge_stripes_value 0.23 -layer METAL6 -block_ring_bottom_layer_limit METAL5 -width 1 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -break_stripes_at_block_rings 1
# 3 
# 2 
# 1 
# 0 
# 0 
# 2 
# BOX_LIST 
# 630620 630840 1700270 1696060 0 
# 635100 635320 1695790 1691580 0 
# END_BOX_LIST 
# NET_INFO_LIST 
# VSS 2000 6 0 974600 1482820 200000 0 0 
# VDD 2000 6 0 972120 1482820 200000 0 0 
# VSS 2000 6 0 969640 1482820 200000 0 0 
# VDD 2000 6 0 967160 1482820 200000 0 0 
# VSS 2000 6 0 964680 1482820 200000 0 0 
# VDD 2000 6 0 962200 1482820 200000 0 0 
# VSS 2000 6 0 959720 1482820 200000 0 0 
# VDD 2000 6 0 957240 1482820 200000 0 0 
# VSS 2000 6 0 954760 1482820 200000 0 0 
# VDD 2000 6 0 952280 1482820 200000 0 0 
# END_NET_INFO_LIST 
# END_PPCMD 2 

# PPCMD 3 
# sroute -connect { padRing } -layerChangeRange { METAL1 METAL8 } -blockPinTarget { nearestTarget } -checkAlignedSecondaryPin 1 -allowJogging 1 -crossoverViaBottomLayer METAL1 -allowLayerChange 1 -targetViaTopLayer METAL8 -crossoverViaTopLayer METAL8 -targetViaBottomLayer METAL1 -nets { VDD VSS }
# 2 
# 16 
# 0 
# 0 
# 0 
# 0 
# BOX_LIST 
# END_BOX_LIST 
# NET_INFO_LIST 
# END_NET_INFO_LIST 
# END_PPCMD 3 

# PPCMD 4 
# addRing -use_wire_group_bits 15 -spacing_bottom 0.24 -width_left 2 -width_bottom 2 -width_top 2 -use_interleaving_wire_group 1 -spacing_top 0.24 -layer_bottom METAL7 -center 1 -stacked_via_top_layer METAL8 -width_right 2 -use_wire_group 1 -around core -jog_distance 0.23 -offset_bottom 0.23 -layer_top METAL7 -threshold 0.23 -offset_left 0.23 -spacing_right 0.24 -spacing_left 0.24 -offset_right 0.23 -offset_top 0.23 -layer_right METAL6 -nets {VDD VSS} -stacked_via_bottom_layer METAL1 -layer_left METAL6
# 1 
# 32 
# 1 
# 0 
# 0 
# 0 
# BOX_LIST 
# END_BOX_LIST 
# NET_INFO_LIST 
# VSS 4000 7 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1167445 507400 1167445 516360 1167445 525320 1167445 534280 1167445 543240 1167445 552200 1167445 561160 1167445 570120 1167445 579080 1167445 588040 
# 1167445 597000 1167445 605960 1167445 614920 1167445 623880 1167445 632840 1167445 1698060 1167445 1707020 1167445 1715980 1167445 1724940 1167445 1733900 
# 1167445 1742860 1167445 1751820 1167445 1760780 1167445 1769740 1167445 1778700 1167445 1787660 1167445 1796620 1167445 1805580 1167445 1814540 1167445 1823500 
# END_RING_PT_INFO_LIST 
# VSS 4000 6 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 507180 1165450 516140 1165450 525100 1165450 534060 1165450 543020 1165450 551980 1165450 560940 1165450 569900 1165450 578860 1165450 587820 1165450 
# 596780 1165450 605740 1165450 614700 1165450 623660 1165450 632620 1165450 1702270 1165450 1711230 1165450 1720190 1165450 1729150 1165450 1738110 1165450 
# 1747070 1165450 1756030 1165450 1764990 1165450 1773950 1165450 1782910 1165450 1791870 1165450 1800830 1165450 1809790 1165450 1818750 1165450 1827710 1165450 
# END_RING_PT_INFO_LIST 
# VDD 4000 7 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 1167445 511880 1167445 520840 1167445 529800 1167445 538760 1167445 547720 1167445 556680 1167445 565640 1167445 574600 1167445 583560 1167445 592520 
# 1167445 601480 1167445 610440 1167445 619400 1167445 628360 1167445 637320 1167445 1693580 1167445 1702540 1167445 1711500 1167445 1720460 1167445 1729420 
# 1167445 1738380 1167445 1747340 1167445 1756300 1167445 1765260 1167445 1774220 1167445 1783180 1167445 1792140 1167445 1801100 1167445 1810060 1167445 1819020 
# END_RING_PT_INFO_LIST 
# VDD 4000 6 1 0 0 0 0 0 
# RING_PT_INFO_LIST 
# 511660 1165450 520620 1165450 529580 1165450 538540 1165450 547500 1165450 556460 1165450 565420 1165450 574380 1165450 583340 1165450 592300 1165450 
# 601260 1165450 610220 1165450 619180 1165450 628140 1165450 637100 1165450 1697790 1165450 1706750 1165450 1715710 1165450 1724670 1165450 1733630 1165450 
# 1742590 1165450 1751550 1165450 1760510 1165450 1769470 1165450 1778430 1165450 1787390 1165450 1796350 1165450 1805310 1165450 1814270 1165450 1823230 1165450 
# END_RING_PT_INFO_LIST 
# END_NET_INFO_LIST 
# END_PPCMD 4 

