Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug 29 15:10:39 2025
| Host         : ubuntu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |             448 |          101 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                                     Enable Signal                                     | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                       |                  |                6 |             12 |         2.00 |
|  clk_IBUF_BUFG |                                                                                       | reset_IBUF       |                7 |             22 |         3.14 |
|  clk_IBUF_BUFG | design_1_i/fifo2axis_0/inst/buffer[0][31]_i_1_n_0                                     |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | design_1_i/fifo2axis_0/inst/s_axis_tdata[31]_i_1_n_0                                  |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | design_1_i/fifo2axis_0/inst/buffer[2][31]_i_1_n_0                                     |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | design_1_i/fifo2axis_0/inst/buffer[3][31]_i_1_n_0                                     |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | design_1_i/fifo2axis_0/inst/buffer[1][31]_i_1_n_0                                     |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | design_1_i/axis2fifo_0/inst/buffer[3][31]_i_1_n_0                                     |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | design_1_i/axis2fifo_0/inst/buffer[2][31]_i_1_n_0                                     |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | design_1_i/axis2fifo_0/inst/buffer[1][31]_i_1_n_0                                     |                  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | design_1_i/axis2fifo_0/inst/dout[31]_i_1_n_0                                          |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | design_1_i/axis2fifo_0/inst/buffer[0][31]_i_1_n_0                                     |                  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | design_1_i/bit_reverse_accel_1/inst/regslice_both_s_axis_V_data_V_U/B_V_data_1_load_B |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | design_1_i/bit_reverse_accel_1/inst/regslice_both_m_axis_V_data_V_U/B_V_data_1_load_A |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | design_1_i/bit_reverse_accel_1/inst/regslice_both_s_axis_V_data_V_U/B_V_data_1_load_A |                  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | design_1_i/bit_reverse_accel_1/inst/regslice_both_m_axis_V_data_V_U/B_V_data_1_load_B |                  |                9 |             32 |         3.56 |
+----------------+---------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


