# compile vhdl design source files
vhdl xpm  \
"/ks/eda/xilinx_2018.3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl xil_defaultlib  \
"../../../../../src/hdl/enigma_contol.vhd" \
"../../../../../src/sim/enigma_control_tb.vhd" \

# Do not sort compile order
nosort
