module compare (
    input alufn[7],
    input z,
    input v,
    input n,
    output out[16]
    
  ) {
    
 

  always {
  out[15:1] = 15b0;
    
    case (alufn[2:1]) { //alufn signals for comparator module
      b01:
        out[0] =  z; //CMPEQ
      b10:
        out[0] = n^v; //CMPLT
      b11:
        out[0] = z | n^v; //CMPLEQ  
    }
  }
}
