
*** Running vivado
    with args -log mt_hard_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mt_hard_bd_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mt_hard_bd_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0/mt_hard_bd_Circuito_para_pruebas_v1_0_0_0.dcp' for cell 'mt_hard_bd_i/Circuito_para_pruebas_v1_0_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.dcp' for cell 'mt_hard_bd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1.dcp' for cell 'mt_hard_bd_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_processing_system7_0_0/mt_hard_bd_processing_system7_0_0.dcp' for cell 'mt_hard_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_rst_ps7_0_50M_0/mt_hard_bd_rst_ps7_0_50M_0.dcp' for cell 'mt_hard_bd_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_xadc_wiz_0_0/mt_hard_bd_xadc_wiz_0_0.dcp' for cell 'mt_hard_bd_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_xlconcat_0_0/mt_hard_bd_xlconcat_0_0.dcp' for cell 'mt_hard_bd_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_xbar_0/mt_hard_bd_xbar_0.dcp' for cell 'mt_hard_bd_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_auto_pc_0/mt_hard_bd_auto_pc_0.dcp' for cell 'mt_hard_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mt_hard_bd_i/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/mt_hard/mt_hard.runs/impl_1/.Xil/Vivado-50408-0K/dcp_7/mt_hard_bd_clk_wiz_0_1.edf:45319]
Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_xadc_wiz_0_0/mt_hard_bd_xadc_wiz_0_0.xdc] for cell 'mt_hard_bd_i/xadc_wiz_0/U0'
Finished Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_xadc_wiz_0_0/mt_hard_bd_xadc_wiz_0_0.xdc] for cell 'mt_hard_bd_i/xadc_wiz_0/U0'
Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_processing_system7_0_0/mt_hard_bd_processing_system7_0_0.xdc] for cell 'mt_hard_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_processing_system7_0_0/mt_hard_bd_processing_system7_0_0.xdc] for cell 'mt_hard_bd_i/processing_system7_0/inst'
Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_board.xdc] for cell 'mt_hard_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0_board.xdc] for cell 'mt_hard_bd_i/clk_wiz_0/inst'
Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.xdc] for cell 'mt_hard_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1094.172 ; gain = 511.074
Finished Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.xdc] for cell 'mt_hard_bd_i/clk_wiz_0/inst'
Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_board.xdc] for cell 'mt_hard_bd_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1_board.xdc] for cell 'mt_hard_bd_i/clk_wiz_1/inst'
Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1.xdc] for cell 'mt_hard_bd_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1.xdc] for cell 'mt_hard_bd_i/clk_wiz_1/inst'
Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_rst_ps7_0_50M_0/mt_hard_bd_rst_ps7_0_50M_0_board.xdc] for cell 'mt_hard_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_rst_ps7_0_50M_0/mt_hard_bd_rst_ps7_0_50M_0_board.xdc] for cell 'mt_hard_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_rst_ps7_0_50M_0/mt_hard_bd_rst_ps7_0_50M_0.xdc] for cell 'mt_hard_bd_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_rst_ps7_0_50M_0/mt_hard_bd_rst_ps7_0_50M_0.xdc] for cell 'mt_hard_bd_i/rst_ps7_0_50M/U0'
Parsing XDC File [D:/mt_hard/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [D:/mt_hard/Zybo-Z7-Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_xadc_wiz_0_0/mt_hard_bd_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_processing_system7_0_0/mt_hard_bd_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_rst_ps7_0_50M_0/mt_hard_bd_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_xbar_0/mt_hard_bd_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_auto_pc_0/mt_hard_bd_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1100.395 ; gain = 828.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.705 . Memory (MB): peak = 1100.395 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 17f788237

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2aa51e914

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.652 . Memory (MB): peak = 1103.387 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 65 cells.
Phase 2 Constant propagation | Checksum: 17675d5dd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1103.387 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 193 unconnected nets.
INFO: [Opt 31-11] Eliminated 169 unconnected cells.
Phase 3 Sweep | Checksum: 1ed96df7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1103.387 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1dc0e86cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1103.387 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1103.387 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1dc0e86cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.387 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dc0e86cf

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1103.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.208 . Memory (MB): peak = 1103.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/mt_hard/mt_hard.runs/impl_1/mt_hard_bd_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/mt_hard/mt_hard.runs/impl_1/mt_hard_bd_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1103.387 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1103.387 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b3b62b89

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 13d5a9efa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 13d5a9efa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.500 ; gain = 31.113
Phase 1 Placer Initialization | Checksum: 13d5a9efa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1131e0ac5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1131e0ac5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b31398eb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 167056330

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 167056330

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 173bb4bd4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a8828612

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 205b438a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 205b438a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.500 ; gain = 31.113
Phase 3 Detail Placement | Checksum: 205b438a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1134.500 ; gain = 31.113

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.443. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f41ac981

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1146.926 ; gain = 43.539
Phase 4.1 Post Commit Optimization | Checksum: 1f41ac981

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1146.926 ; gain = 43.539

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f41ac981

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1146.938 ; gain = 43.551

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1f41ac981

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1146.938 ; gain = 43.551

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18687b821

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1146.938 ; gain = 43.551
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18687b821

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1146.938 ; gain = 43.551
Ending Placer Task | Checksum: c9716470

Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1146.938 ; gain = 43.551
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1146.938 ; gain = 43.551
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.697 . Memory (MB): peak = 1146.938 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/mt_hard/mt_hard.runs/impl_1/mt_hard_bd_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 1146.938 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1146.938 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1146.938 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c7f32ea7 ConstDB: 0 ShapeSum: 17e35c9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: abfe3c1b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1285.652 ; gain = 132.359

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: abfe3c1b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1285.652 ; gain = 132.359

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: abfe3c1b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1285.652 ; gain = 132.359

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: abfe3c1b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1285.652 ; gain = 132.359
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 133cf5ec5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1292.527 ; gain = 139.234
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.434  | TNS=0.000  | WHS=-1.571 | THS=-56.629|

Phase 2 Router Initialization | Checksum: 1409627ce

Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 1292.527 ; gain = 139.234

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1431950dd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1298.434 ; gain = 145.141

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 548
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 98433fdf

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1307.215 ; gain = 153.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.937  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: dc32dca3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:32 . Memory (MB): peak = 1307.215 ; gain = 153.922

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 2062ac186

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.765  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2062ac186

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762
Phase 4 Rip-up And Reroute | Checksum: 2062ac186

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 2062ac186

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2062ac186

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762
Phase 5 Delay and Skew Optimization | Checksum: 2062ac186

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ae41b8c4

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.765  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16b6672df

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762
Phase 6 Post Hold Fix | Checksum: 16b6672df

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.31081 %
  Global Horizontal Routing Utilization  = 1.65162 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2050cccd4

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2050cccd4

Time (s): cpu = 00:01:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1411.055 ; gain = 257.762

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 133396694

Time (s): cpu = 00:01:14 ; elapsed = 00:01:12 . Memory (MB): peak = 1411.055 ; gain = 257.762

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.765  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 133396694

Time (s): cpu = 00:01:14 ; elapsed = 00:01:12 . Memory (MB): peak = 1411.055 ; gain = 257.762
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:14 ; elapsed = 00:01:12 . Memory (MB): peak = 1411.055 ; gain = 257.762

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:13 . Memory (MB): peak = 1411.055 ; gain = 264.117
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.853 . Memory (MB): peak = 1411.055 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/mt_hard/mt_hard.runs/impl_1/mt_hard_bd_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/mt_hard/mt_hard.runs/impl_1/mt_hard_bd_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/mt_hard/mt_hard.runs/impl_1/mt_hard_bd_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file mt_hard_bd_wrapper_power_routed.rpt -pb mt_hard_bd_wrapper_power_summary_routed.pb -rpx mt_hard_bd_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 22:13:30 2024...

*** Running vivado
    with args -log mt_hard_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mt_hard_bd_wrapper.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mt_hard_bd_wrapper.tcl -notrace
Command: open_checkpoint mt_hard_bd_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 216.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'mt_hard_bd_i/clk_wiz_1/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [D:/mt_hard/mt_hard.runs/impl_1/.Xil/Vivado-50408-0K/dcp_7/mt_hard_bd_clk_wiz_0_1.edf:45319]
Parsing XDC File [D:/mt_hard/mt_hard.runs/impl_1/.Xil/Vivado-47388-0K/dcp/mt_hard_bd_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [D:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [D:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_0/mt_hard_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1083.008 ; gain = 511.000
INFO: [Timing 38-2] Deriving generated clocks [D:/mt_hard/mt_hard.srcs/sources_1/bd/mt_hard_bd/ip/mt_hard_bd_clk_wiz_0_1/mt_hard_bd_clk_wiz_0_1.xdc:57]
Finished Parsing XDC File [D:/mt_hard/mt_hard.runs/impl_1/.Xil/Vivado-47388-0K/dcp/mt_hard_bd_wrapper_early.xdc]
Parsing XDC File [D:/mt_hard/mt_hard.runs/impl_1/.Xil/Vivado-47388-0K/dcp/mt_hard_bd_wrapper.xdc]
Finished Parsing XDC File [D:/mt_hard/mt_hard.runs/impl_1/.Xil/Vivado-47388-0K/dcp/mt_hard_bd_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.710 . Memory (MB): peak = 1097.250 ; gain = 8.137
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.711 . Memory (MB): peak = 1097.250 ; gain = 8.137
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1097.250 ; gain = 886.789
Command: write_bitstream -force -no_partial_bitfile mt_hard_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo0 is a gated clock net sourced by a combinational pin mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo_reg_i_1/O, cell mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Contador_tiempo/en_contador_tiempo_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal0 is a gated clock net sourced by a combinational pin mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal_reg_i_1/O, cell mt_hard_bd_i/Circuito_para_pruebas_v1_0_0/U0/Logica_usuario/Detector_frente_positivo_circuito_test/desbordamiento_signal_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mt_hard_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1496.301 ; gain = 399.051
INFO: [Common 17-206] Exiting Vivado at Tue Feb 27 22:16:57 2024...
