// Seed: 350803856
`timescale 1ps / 1ps
module module_0;
  wire  id_1;
  logic id_2;
  defparam id_3.id_4 = 1'b0;
  logic id_5 = id_4 * id_1[1'b0 : 1] & 1;
endmodule
