# compile verilog/system verilog design source files
sv xil_defaultlib  -i "../../../../mpa.srcs/sim_1" -i "../../../../mpa.srcs/sources_1" --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../mpa.srcs/sources_1/new/INSTRUCTION_PATTERNS.vh" \
"../../../../mpa.srcs/sources_1/new/INSTRUCTION_MEM.vh" \
"../../../../mpa.srcs/sources_1/new/OPCODES.vh" \

verilog xil_defaultlib  -i "../../../../mpa.srcs/sim_1" -i "../../../../mpa.srcs/sources_1" --include "C:/Xilinx/Vivado/2017.3/data/xilinx_vip/include" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_alu.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_barrel_shifter.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_branch_logic_module.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_data_forwarding_module.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_data_memory.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_decode_fetch_module.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_execute_module.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_function_unit.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_instruction_fetch_module.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_register_file.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_top.v" \
"../../../../mpa.srcs/sources_1/new/homework5_risc_writeback_module.v" \
"../../../../mpa.srcs/sim_1/new/homework5_risc_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
