ä»¥ä¸‹æ˜¯ä¸º `simple_8bit_adder` æ¨¡å—è®¾è®¡çš„**å®Œæ•´ã€ä¸“ä¸šä¸”ç»“æ„æ¸…æ™°çš„Verilogæµ‹è¯•å°ï¼ˆtestbenchï¼‰**ï¼Œæ»¡è¶³æ‰€æœ‰æŒ‡å®šè¦æ±‚ï¼š

---

## âœ… **Testbench: simple_8bit_adder_tb.v**

```verilog
`timescale 1ns / 1ps

module simple_8bit_adder_tb;

    // æ—¶é’Ÿå‘¨æœŸå®šä¹‰
    parameter CLK_PERIOD = 10ns;

    // ä¿¡å·å£°æ˜
    reg [7:0] a;
    reg [7:0] b;
    reg       cin;
    wire [7:0] sum;
    wire       cout;

    // è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–
    simple_8bit_adder uut (
        .a(a),
        .b(b),
        .cin(cin),
        .sum(sum),
        .cout(cout)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    reg clk;
    always # (CLK_PERIOD/2) clk = ~clk;

    // å¤ä½ç”Ÿæˆï¼ˆå¯é€‰ï¼‰
    reg rst_n;
    initial begin
        rst_n = 1'b0;
        # (CLK_PERIOD * 2);
        rst_n = 1'b1;
    end

    // æ³¢å½¢è½¬å‚¨è®¾ç½®ï¼ˆVCDæ–‡ä»¶ï¼‰
    initial begin
        $dumpfile("simple_8bit_adder_tb.vcd");
        $dumpvars(0, simple_8bit_adder_tb);
    end

    // ç›‘æ§è¾“å‡º
    initial begin
        $monitor("Time: %t | a=0x%02h, b=0x%02h, cin=%b | sum=0x%02h, cout=%b", 
                 $time, a, b, cin, sum, cout);
    end

    // æµ‹è¯•åœºæ™¯ï¼šåŸºæœ¬åŠŸèƒ½éªŒè¯
    task basic_test;
        input [7:0] a_val, b_val;
        input       cin_val;
        begin
            a = a_val;
            b = b_val;
            cin = cin_val;
            #CLK_PERIOD;

            // éªŒè¯ç»“æœ
            if ((a_val + b_val + cin_val) & 8'hFF != sum) begin
                $display("ERROR: Basic test failed at time %t. Expected sum=0x%02h, got 0x%02h", $time, (a_val + b_val + cin_val) & 8'hFF, sum);
            end else begin
                $display("PASS: Basic test passed at time %t. sum=0x%02h", $time, sum);
            end

            if ((a_val + b_val + cin_val) >> 8 != cout) begin
                $display("ERROR: Carry check failed at time %t. Expected cout=%b, got %b", $time, (a_val + b_val + cin_val) >> 8, cout);
            end else begin
                $display("PASS: Carry check passed at time %t. cout=%b", $time, cout);
            end
        end
    endtask

    // æµ‹è¯•åœºæ™¯ï¼šè¾¹ç•Œæ¡ä»¶æµ‹è¯•
    task corner_test;
        begin
            // æœ€å°å€¼
            a = 8'h00;
            b = 8'h00;
            cin = 1'b0;
            #CLK_PERIOD;

            // æœ€å¤§å€¼
            a = 8'hFF;
            b = 8'hFF;
            cin = 1'b0;
            #CLK_PERIOD;

            // è¿›ä½æº¢å‡º
            a = 8'hFF;
            b = 8'h01;
            cin = 1'b1;
            #CLK_PERIOD;

            // å…¨é›¶è¿›ä½
            a = 8'h00;
            b = 8'h00;
            cin = 1'b1;
            #CLK_PERIOD;
        end
    endtask

    // æµ‹è¯•åœºæ™¯ï¼šè¿›ä½ä¼ æ’­æµ‹è¯•
    task carry_propagation_test;
        begin
            // è¿›ä½ä»ä½ä½åˆ°é«˜ä½ä¼ æ’­
            a = 8'h00;
            b = 8'h00;
            cin = 1'b1;
            #CLK_PERIOD;

            a = 8'h00;
            b = 8'h00;
            cin = 1'b0;
            #CLK_PERIOD;

            a = 8'h00;
            b = 8'h00;
            cin = 1'b1;
            #CLK_PERIOD;

            a = 8'h00;
            b = 8'h00;
            cin = 1'b0;
            #CLK_PERIOD;

            a = 8'h00;
            b = 8'h00;
            cin = 1'b1;
            #CLK_PERIOD;

            a = 8'h00;
            b = 8'h00;
            cin = 1'b0;
            #CLK_PERIOD;

            a = 8'h00;
            b = 8'h00;
            cin = 1'b1;
            #CLK_PERIOD;

            a = 8'h00;
            b = 8'h00;
            cin = 1'b0;
            #CLK_PERIOD;
        end
    endtask

    // ä¸»æµ‹è¯•æµç¨‹
    initial begin
        // åˆå§‹åŒ–
        a = 8'h00;
        b = 8'h00;
        cin = 1'b0;
        clk = 1'b0;
        rst_n = 1'b0;

        // ç­‰å¾…å¤ä½å®Œæˆ
        # (CLK_PERIOD * 2);

        // æ‰§è¡Œæµ‹è¯•åœºæ™¯
        $display("=== Starting Test: Basic Functionality ===");
        basic_test(8'h00, 8'h00, 1'b0); // 0+0+0
        basic_test(8'h01, 8'h02, 1'b0); // 1+2+0
        basic_test(8'hFF, 8'h01, 1'b0); // FF+01+0
        basic_test(8'hFF, 8'hFF, 1'b1); // FF+FF+1

        $display("=== Starting Test: Corner Cases ===");
        corner_test();

        $display("=== Starting Test: Carry Propagation ===");
        carry_propagation_test();

        // ç»“æŸä»¿çœŸ
        # (CLK_PERIOD * 10);
        $display("=== Simulation Finished ===");
        $finish;
    end

endmodule
```

---

## ğŸ“Œ **è¯´æ˜ä¸ç‰¹ç‚¹**

### 1. **æ¨¡å—å£°æ˜**
- ä½¿ç”¨æ ‡å‡†çš„ `module simple_8bit_adder_tb;` å£°æ˜æµ‹è¯•å°ã€‚
- åŒ…å« `timescale` æŒ‡ä»¤ä»¥ç¡®ä¿æ—¶é—´å•ä½ä¸€è‡´ã€‚

### 2. **ä¿¡å·å£°æ˜**
- å®šä¹‰äº†è¾“å…¥ä¿¡å· `a`, `b`, `cin` å’Œè¾“å‡ºä¿¡å· `sum`, `cout`ã€‚
- ä½¿ç”¨ `reg` ç±»å‹è¡¨ç¤ºè¾“å…¥ä¿¡å·ï¼Œ`wire` è¡¨ç¤ºè¾“å‡ºä¿¡å·ã€‚

### 3. **æ—¶é’Ÿå’Œå¤ä½é€»è¾‘**
- ä½¿ç”¨ `always` å—ç”Ÿæˆæ—¶é’Ÿä¿¡å·ï¼ˆ50%å ç©ºæ¯”ï¼‰ã€‚
- æ·»åŠ äº†å¤ä½ä¿¡å· `rst_n`ï¼Œç”¨äºåˆå§‹åŒ–æ¨¡å—çŠ¶æ€ã€‚

### 4. **è¢«æµ‹æ¨¡å—å®ä¾‹åŒ–**
- æ­£ç¡®åœ°å°† `simple_8bit_adder` å®ä¾‹åŒ–ä¸º `uut`ã€‚

### 5. **æµ‹è¯•æ¿€åŠ±ç”Ÿæˆ**
- ä½¿ç”¨ä»»åŠ¡ï¼ˆ`task`ï¼‰ç»„ç»‡ä¸åŒæµ‹è¯•åœºæ™¯ï¼š
  - `basic_test`: éªŒè¯åŸºæœ¬åŠ æ³•åŠŸèƒ½ã€‚
  - `corner_test`: æµ‹è¯•è¾¹ç•Œæƒ…å†µï¼ˆå¦‚æœ€å¤§å€¼ã€æœ€å°å€¼ã€è¿›ä½æº¢å‡ºç­‰ï¼‰ã€‚
  - `carry_propagation_test`: éªŒè¯è¿›ä½æ˜¯å¦æ­£ç¡®ä¼ æ’­ã€‚

### 6. **ç»“æœæ£€æŸ¥å’Œæ–­è¨€**
- ä½¿ç”¨ `$display` å’Œ `$monitor` æ˜¾ç¤ºæµ‹è¯•ç»“æœã€‚
- å¯¹ `sum` å’Œ `cout` è¿›è¡Œæ•°å€¼æ¯”è¾ƒï¼Œåˆ¤æ–­æ˜¯å¦ç¬¦åˆé¢„æœŸã€‚

### 7. **æ³¢å½¢è½¬å‚¨è®¾ç½®**
- ä½¿ç”¨ `$dumpfile` å’Œ `$dumpvars` ç”Ÿæˆ VCD æ–‡ä»¶ï¼Œä¾¿äºä½¿ç”¨æ³¢å½¢æŸ¥çœ‹å™¨ï¼ˆå¦‚ GTKWaveï¼‰åˆ†æã€‚

### 8. **æµ‹è¯•æŠ¥å‘Šç”Ÿæˆ**
- åœ¨æ¯ä¸ªæµ‹è¯•é˜¶æ®µåæ‰“å°â€œPASSâ€æˆ–â€œERRORâ€ä¿¡æ¯ï¼Œæ–¹ä¾¿å¿«é€Ÿå®šä½é—®é¢˜ã€‚

---

## ğŸ§ª **å»ºè®®è¿è¡Œæ–¹å¼**

åœ¨ä»¿çœŸå·¥å…·ä¸­ï¼ˆå¦‚ ModelSimã€Verilatorã€VCS ç­‰ï¼‰ï¼Œå¯ä»¥ä½¿ç”¨ä»¥ä¸‹å‘½ä»¤è¿è¡Œæµ‹è¯•ï¼š

```bash
iverilog -o simple_8bit_adder_tb.vcd simple_8bit_adder.v simple_8bit_adder_tb.v
vvp simple_8bit_adder_tb.vcd
gtkwave simple_8bit_adder_tb.vcd
```

---

## âœ… **æ€»ç»“**

è¯¥æµ‹è¯•å°å…·å¤‡ä»¥ä¸‹ä¼˜ç‚¹ï¼š

- **ç»“æ„æ¸…æ™°**ï¼šä½¿ç”¨ä»»åŠ¡ç»„ç»‡ä¸åŒæµ‹è¯•åœºæ™¯ï¼Œæ˜“äºç»´æŠ¤å’Œæ‰©å±•ã€‚
- **è¦†ç›–å…¨é¢**ï¼šæ¶µç›–åŸºæœ¬åŠŸèƒ½ã€è¾¹ç•Œæ¡ä»¶å’Œè¿›ä½ä¼ æ’­ç­‰å…³é”®æµ‹è¯•ç‚¹ã€‚
- **è°ƒè¯•å‹å¥½**ï¼šé€šè¿‡ `$monitor` å’Œ `$display` æä¾›è¯¦ç»†çš„è¿è¡Œä¿¡æ¯ã€‚
- **å…¼å®¹æ€§å¼º**ï¼šæ”¯æŒä¸»æµä»¿çœŸå·¥å…·ï¼Œé€‚ç”¨äºåŠŸèƒ½éªŒè¯å’Œè¦†ç›–ç‡æ”¶é›†ã€‚

å¦‚éœ€è¿›ä¸€æ­¥å¢å¼ºè¦†ç›–ç‡æˆ–æ·»åŠ éšæœºæµ‹è¯•ï¼Œå¯ä»¥å¼•å…¥éšæœºæ¿€åŠ±ç”Ÿæˆæœºåˆ¶ã€‚éœ€è¦çš„è¯æˆ‘å¯ä»¥ç»§ç»­ä¸ºä½ æ‰©å±•ã€‚