<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tfgg484-1" LaunchTime="1588734563">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="RDI-RDI" Name="chip_top.vdi"/>
  <File Type="BG-DRC" Name="chip_top.drc"/>
  <File Type="BG-BGN" Name="chip_top.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="chip_top.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="chip_top.ltx"/>
  <File Type="BITSTR-MMI" Name="chip_top.mmi"/>
  <File Type="BITSTR-BMM" Name="chip_top_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="chip_top.nky"/>
  <File Type="BITSTR-RBT" Name="chip_top.rbt"/>
  <File Type="BITSTR-MSK" Name="chip_top.msk"/>
  <File Type="BG-BIN" Name="chip_top.bin"/>
  <File Type="BG-BIT" Name="chip_top.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="chip_top_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="chip_top_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="chip_top_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="chip_top_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="chip_top_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="chip_top_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="chip_top_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="chip_top_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="chip_top_bus_skew_routed.rpx"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="chip_top_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW" Name="chip_top_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="chip_top_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="chip_top_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="chip_top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="chip_top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="chip_top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="chip_top_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="chip_top_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="chip_top_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="chip_top_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="chip_top_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="chip_top_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="chip_top_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="chip_top_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="chip_top_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="chip_top_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="chip_top_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="chip_top_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="chip_top_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="chip_top_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="chip_top_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="chip_top_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="chip_top_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="chip_top_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="chip_top_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="chip_top_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="chip_top_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="chip_top_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="chip_top_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="chip_top_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="chip_top_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="chip_top_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="chip_top_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="chip_top_placed.dcp"/>
  <File Type="PWROPT-DRC" Name="chip_top_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="chip_top_pwropt.dcp"/>
  <File Type="OPT-HWDEF" Name="chip_top.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="chip_top_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="chip_top_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="chip_top_opt.dcp"/>
  <File Type="INIT-TIMING" Name="chip_top_timing_summary_init.rpt"/>
  <File Type="PWROPT-TIMING" Name="chip_top_timing_summary_pwropted.rpt"/>
  <File Type="REPORTS-TCL" Name="chip_top_reports.tcl"/>
  <File Type="OPT-TIMING" Name="chip_top_timing_summary_opted.rpt"/>
  <File Type="PA-TCL" Name="chip_top.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/ip/mig_7series_0/mig_a.prj">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="ScopedToCell" Val="mig_7series_0"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/nasti_lite_bridge/nasti_lite_writer.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/sram_modified.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/AXIMem.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/nasti_lite_bridge/nasti_lite_bridge.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/testbench/dut_top_tb.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/uart.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/peri/DTModule.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/grh_chip_top.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/peri/uart.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/peri/spi.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/AsyncResetReg.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/nasti_lite_bridge/nasti_lite_reader.sv">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/narrower.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/nasti_lite_bridge/nasti_request.vh">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/peri/bram_storage.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/EICG_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/freechips.rocketchip.system.GRHRV32FPGAConfig.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/AXIMmio.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/utils/plusarg_reader.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../verilog/peri/bram.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="chip_top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/Minisys_Board_Pin_Map.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../constraints/Minisys_Board_Pin_Map.xdc"/>
        <Attr Name="ImportTime" Val="1588730150"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019">
      <Desc>Default settings for Implementation.</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Mul8bit"/>
  <BlockFileSet Type="BlockSrcs" Name="mig_7series_0"/>
  <BlockFileSet Type="BlockSrcs" Name="axi_clock_converter_0"/>
  <BlockFileSet Type="BlockSrcs" Name="axi_uart16550_0"/>
  <BlockFileSet Type="BlockSrcs" Name="axi_crossbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
