#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 10 21:36:03 2018
# Process ID: 8556
# Current directory: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8577 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1272.832 ; gain = 93.988 ; free physical = 1340 ; free virtual = 6844
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (1#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (2#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' requires 30 connections, but only 21 given [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/synth/design_1.v:65]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tc_0_0' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tc_0_0' (3#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'design_1_v_tc_0_0' requires 10 connections, but only 9 given [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/synth/design_1.v:87]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_v_tpg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (4#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_v_tpg_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tpg_0' of module 'design_1_v_tpg_0_0' requires 29 connections, but only 16 given [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/synth/design_1.v:97]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconstant_0_0' (5#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_0' (6#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_xlslice_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_1' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_1' (7#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_xlslice_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_2' [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_2' (8#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/realtime/design_1_xlslice_0_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1' (9#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (10#1) [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1315.371 ; gain = 136.527 ; free physical = 1352 ; free virtual = 6857
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1315.371 ; gain = 136.527 ; free physical = 1351 ; free virtual = 6855
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp8/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp8/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp9/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp9/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp10/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp10/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp11/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp11/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp12/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp12/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp13/design_1_xlslice_0_1_in_context.xdc] for cell 'design_1_i/xlslice_1'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp13/design_1_xlslice_0_1_in_context.xdc] for cell 'design_1_i/xlslice_1'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp14/design_1_xlslice_0_2_in_context.xdc] for cell 'design_1_i/xlslice_2'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp14/design_1_xlslice_0_2_in_context.xdc] for cell 'design_1_i/xlslice_2'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp15/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp15/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1605.570 ; gain = 0.004 ; free physical = 1057 ; free virtual = 6561
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 1118 ; free virtual = 6623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 1118 ; free virtual = 6623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp8/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/.Xil/Vivado-8556-luigilinux/dcp8/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 1119 ; free virtual = 6624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:01:19 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 1119 ; free virtual = 6624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:01:20 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 1076 ; free virtual = 6581
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out2' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 973 ; free virtual = 6478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 973 ; free virtual = 6478
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 972 ; free virtual = 6477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 972 ; free virtual = 6477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 972 ; free virtual = 6477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 972 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 972 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 972 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 972 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_clk_wiz_0_0         |         1|
|2     |design_1_v_axi4s_vid_out_0_0 |         1|
|3     |design_1_v_tc_0_0            |         1|
|4     |design_1_v_tpg_0_0           |         1|
|5     |design_1_xlconstant_0_0      |         1|
|6     |design_1_xlslice_0_0         |         1|
|7     |design_1_xlslice_0_1         |         1|
|8     |design_1_xlslice_0_2         |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_clk_wiz_0_0         |     1|
|2     |design_1_v_axi4s_vid_out_0_0 |     1|
|3     |design_1_v_tc_0_0            |     1|
|4     |design_1_v_tpg_0_0           |     1|
|5     |design_1_xlconstant_0_0      |     1|
|6     |design_1_xlslice_0_0         |     1|
|7     |design_1_xlslice_0_1         |     1|
|8     |design_1_xlslice_0_2         |     1|
|9     |IBUF                         |     1|
|10    |OBUF                         |    14|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   181|
|2     |  design_1_i |design_1 |   166|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.570 ; gain = 426.727 ; free physical = 972 ; free virtual = 6477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:40 . Memory (MB): peak = 1605.570 ; gain = 136.527 ; free physical = 1027 ; free virtual = 6532
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:38 . Memory (MB): peak = 1605.574 ; gain = 426.727 ; free physical = 1027 ; free virtual = 6532
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:41 . Memory (MB): peak = 1609.570 ; gain = 430.727 ; free physical = 1014 ; free virtual = 6519
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180210-tmc-video_test/vivado/video_test/video_test.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1609.574 ; gain = 0.000 ; free physical = 1014 ; free virtual = 6519
INFO: [Common 17-206] Exiting Vivado at Sat Feb 10 21:37:55 2018...
