// Seed: 3824263633
module module_0 (
    input tri1 id_0
);
  wire id_2;
  assign id_2 = id_2;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    input uwire id_0,
    output uwire id_1,
    input supply0 _id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5
);
  or primCall (id_4, id_0, id_5, id_8, id_7);
  logic [id_2 : -1] id_7;
  ;
  assign id_4 = id_2;
  wor id_8 = ~id_5;
  assign id_3 = id_7;
  module_0 modCall_1 (id_0);
  assign id_8 = id_7 && -1 && id_0;
  wire  id_9 = id_2;
  uwire id_10 = 1'b0;
endmodule
