\doxysection{IWDG\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_i_w_d_g___type_def}{}\label{struct_i_w_d_g___type_def}\index{IWDG\_TypeDef@{IWDG\_TypeDef}}


Independent WATCHDOG.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}{KR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}{PR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}{RLR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}{SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Independent WATCHDOG. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9}\label{struct_i_w_d_g___type_def_a63089aaa5f4ad34ee2677ebcdee49cd9} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!KR@{KR}}
\index{KR@{KR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KR}{KR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+KR}

IWDG Key register, Address offset\+: 0x00 \Hypertarget{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d}\label{struct_i_w_d_g___type_def_a5f2717885ff171e686e0347af9e6b68d} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!PR@{PR}}
\index{PR@{PR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+PR}

IWDG Prescaler register, Address offset\+: 0x04 \Hypertarget{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532}\label{struct_i_w_d_g___type_def_aa3703eaa40e447dcacc69c0827595532} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!RLR@{RLR}}
\index{RLR@{RLR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RLR}{RLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+RLR}

IWDG Reload register, Address offset\+: 0x08 \Hypertarget{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c}\label{struct_i_w_d_g___type_def_a9bbfbe921f2acfaf58251849bd0a511c} 
\index{IWDG\_TypeDef@{IWDG\_TypeDef}!SR@{SR}}
\index{SR@{SR}!IWDG\_TypeDef@{IWDG\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IWDG\+\_\+\+Type\+Def\+::\+SR}

IWDG Status register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
