module sequencer {
    input clock clk;
    input async nreset;
    output unsigned sync(clk) bus<16> data;
}

impl sequencer {
    comb(clk) bus<16> next = (data + 1u1)[0:15];
    reg state{
        clk,
        en: true,
        nreset,
        next,
        data
    };
}
