<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="585" />
   <clocksource preferredWidth="585" />
   <frequency preferredWidth="582" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Peripherals/Debug and Performance,Library,Project,Library/Peripherals" />
 <window width="2064" height="1128" x="-8" y="-8" />
 <generation simulation="VHDL" synthesis="VHDL" />
 <hdlexample language="VERILOG" />
</preferences>
