<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ide › cmd64x.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>cmd64x.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * cmd64x.c: Enable interrupts at initialization time on Ultra/PCI machines.</span>
<span class="cm"> *           Due to massive hardware bugs, UltraDMA is only supported</span>
<span class="cm"> *           on the 646U2 and not on the 646U.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1998		Eddie C. Dost  (ecd@skynet.be)</span>
<span class="cm"> * Copyright (C) 1998		David S. Miller (davem@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 1999-2002	Andre Hedrick &lt;andre@linux-ide.org&gt;</span>
<span class="cm"> * Copyright (C) 2007-2010	Bartlomiej Zolnierkiewicz</span>
<span class="cm"> * Copyright (C) 2007,2009	MontaVista Software, Inc. &lt;source@mvista.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/ide.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>

<span class="cp">#define DRV_NAME &quot;cmd64x&quot;</span>

<span class="cm">/*</span>
<span class="cm"> * CMD64x specific registers definition.</span>
<span class="cm"> */</span>
<span class="cp">#define CFR		0x50</span>
<span class="cp">#define   CFR_INTR_CH0		0x04</span>

<span class="cp">#define	CMDTIM		0x52</span>
<span class="cp">#define	ARTTIM0		0x53</span>
<span class="cp">#define	DRWTIM0		0x54</span>
<span class="cp">#define ARTTIM1 	0x55</span>
<span class="cp">#define DRWTIM1		0x56</span>
<span class="cp">#define ARTTIM23	0x57</span>
<span class="cp">#define   ARTTIM23_DIS_RA2	0x04</span>
<span class="cp">#define   ARTTIM23_DIS_RA3	0x08</span>
<span class="cp">#define   ARTTIM23_INTR_CH1	0x10</span>
<span class="cp">#define DRWTIM2		0x58</span>
<span class="cp">#define BRST		0x59</span>
<span class="cp">#define DRWTIM3		0x5b</span>

<span class="cp">#define BMIDECR0	0x70</span>
<span class="cp">#define MRDMODE		0x71</span>
<span class="cp">#define   MRDMODE_INTR_CH0	0x04</span>
<span class="cp">#define   MRDMODE_INTR_CH1	0x08</span>
<span class="cp">#define UDIDETCR0	0x73</span>
<span class="cp">#define DTPR0		0x74</span>
<span class="cp">#define BMIDECR1	0x78</span>
<span class="cp">#define BMIDECSR	0x79</span>
<span class="cp">#define UDIDETCR1	0x7B</span>
<span class="cp">#define DTPR1		0x7C</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmd64x_program_timings</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">,</span> <span class="n">u8</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">bus_speed</span> <span class="o">=</span> <span class="n">ide_pci_clk</span> <span class="o">?</span> <span class="n">ide_pci_clk</span> <span class="o">:</span> <span class="mi">33</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">T</span> <span class="o">=</span> <span class="mi">1000000</span> <span class="o">/</span> <span class="n">bus_speed</span><span class="p">;</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">recovery_values</span><span class="p">[]</span> <span class="o">=</span>
		<span class="p">{</span><span class="mi">15</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">setup_values</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mh">0xc0</span><span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">arttim_regs</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">ARTTIM0</span><span class="p">,</span> <span class="n">ARTTIM1</span><span class="p">,</span> <span class="n">ARTTIM23</span><span class="p">,</span> <span class="n">ARTTIM23</span><span class="p">};</span>
	<span class="k">static</span> <span class="k">const</span> <span class="n">u8</span> <span class="n">drwtim_regs</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span><span class="n">DRWTIM0</span><span class="p">,</span> <span class="n">DRWTIM1</span><span class="p">,</span> <span class="n">DRWTIM2</span><span class="p">,</span> <span class="n">DRWTIM3</span><span class="p">};</span>
	<span class="k">struct</span> <span class="n">ide_timing</span> <span class="n">t</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">arttim</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ide_timing_compute</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="n">T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * In case we&#39;ve got too long recovery phase, try to lengthen</span>
<span class="cm">	 * the active phase</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="p">.</span><span class="n">recover</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">t</span><span class="p">.</span><span class="n">active</span> <span class="o">+=</span> <span class="n">t</span><span class="p">.</span><span class="n">recover</span> <span class="o">-</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">t</span><span class="p">.</span><span class="n">recover</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="p">.</span><span class="n">active</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span>		<span class="cm">/* shouldn&#39;t actually happen... */</span>
		<span class="n">t</span><span class="p">.</span><span class="n">active</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Convert values to internal chipset representation</span>
<span class="cm">	 */</span>
	<span class="n">t</span><span class="p">.</span><span class="n">recover</span> <span class="o">=</span> <span class="n">recovery_values</span><span class="p">[</span><span class="n">t</span><span class="p">.</span><span class="n">recover</span><span class="p">];</span>
	<span class="n">t</span><span class="p">.</span><span class="n">active</span> <span class="o">&amp;=</span> <span class="mh">0x0f</span><span class="p">;</span>

	<span class="cm">/* Program the active/recovery counts into the DRWTIM register */</span>
	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">drwtim_regs</span><span class="p">[</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">],</span>
			      <span class="p">(</span><span class="n">t</span><span class="p">.</span><span class="n">active</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="n">t</span><span class="p">.</span><span class="n">recover</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * The primary channel has individual address setup timing registers</span>
<span class="cm">	 * for each drive and the hardware selects the slowest timing itself.</span>
<span class="cm">	 * The secondary channel has one common register and we have to select</span>
<span class="cm">	 * the slowest address setup timing ourselves.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">pair</span> <span class="o">=</span> <span class="n">ide_get_pair_dev</span><span class="p">(</span><span class="n">drive</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">pair</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">struct</span> <span class="n">ide_timing</span> <span class="n">tp</span><span class="p">;</span>

			<span class="n">ide_timing_compute</span><span class="p">(</span><span class="n">pair</span><span class="p">,</span> <span class="n">pair</span><span class="o">-&gt;</span><span class="n">pio_mode</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tp</span><span class="p">,</span> <span class="n">T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
			<span class="n">ide_timing_merge</span><span class="p">(</span><span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="n">IDE_TIMING_SETUP</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">pair</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ide_timing_compute</span><span class="p">(</span><span class="n">pair</span><span class="p">,</span> <span class="n">pair</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">tp</span><span class="p">,</span> <span class="n">T</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">ide_timing_merge</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">t</span><span class="p">,</span> <span class="n">IDE_TIMING_SETUP</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="p">.</span><span class="n">setup</span> <span class="o">&gt;</span> <span class="mi">5</span><span class="p">)</span>		<span class="cm">/* shouldn&#39;t actually happen... */</span>
		<span class="n">t</span><span class="p">.</span><span class="n">setup</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Program the address setup clocks into the ARTTIM registers.</span>
<span class="cm">	 * Avoid clearing the secondary channel&#39;s interrupt bit.</span>
<span class="cm">	 */</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_read_config_byte</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">arttim_regs</span><span class="p">[</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">arttim</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span><span class="p">)</span>
		<span class="n">arttim</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">ARTTIM23_INTR_CH1</span><span class="p">;</span>
	<span class="n">arttim</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0xc0</span><span class="p">;</span>
	<span class="n">arttim</span> <span class="o">|=</span> <span class="n">setup_values</span><span class="p">[</span><span class="n">t</span><span class="p">.</span><span class="n">setup</span><span class="p">];</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">arttim_regs</span><span class="p">[</span><span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span><span class="p">],</span> <span class="n">arttim</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Attempts to set drive&#39;s PIO mode.</span>
<span class="cm"> * Special cases are 8: prefetch off, 9: prefetch on (both never worked)</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmd64x_set_pio_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">pio</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">pio_mode</span> <span class="o">-</span> <span class="n">XFER_PIO_0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Filter out the prefetch control values</span>
<span class="cm">	 * to prevent PIO5 from being programmed</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pio</span> <span class="o">==</span> <span class="mi">8</span> <span class="o">||</span> <span class="n">pio</span> <span class="o">==</span> <span class="mi">9</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">cmd64x_program_timings</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">XFER_PIO_0</span> <span class="o">+</span> <span class="n">pio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmd64x_set_dma_mode</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">,</span> <span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">unit</span>			<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dn</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">regU</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">pciU</span>	<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">UDIDETCR1</span> <span class="o">:</span> <span class="n">UDIDETCR0</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="n">speed</span>		<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">dma_mode</span><span class="p">;</span>

	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pciU</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regU</span><span class="p">);</span>
	<span class="n">regU</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">unit</span> <span class="o">?</span> <span class="mh">0xCA</span> <span class="o">:</span> <span class="mh">0x35</span><span class="p">);</span>

	<span class="k">switch</span><span class="p">(</span><span class="n">speed</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">XFER_UDMA_5</span>:
		<span class="n">regU</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0x0A</span> <span class="o">:</span> <span class="mh">0x05</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XFER_UDMA_4</span>:
		<span class="n">regU</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0x4A</span> <span class="o">:</span> <span class="mh">0x15</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XFER_UDMA_3</span>:
		<span class="n">regU</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0x8A</span> <span class="o">:</span> <span class="mh">0x25</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XFER_UDMA_2</span>:
		<span class="n">regU</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0x42</span> <span class="o">:</span> <span class="mh">0x11</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XFER_UDMA_1</span>:
		<span class="n">regU</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0x82</span> <span class="o">:</span> <span class="mh">0x21</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XFER_UDMA_0</span>:
		<span class="n">regU</span> <span class="o">|=</span> <span class="n">unit</span> <span class="o">?</span> <span class="mh">0xC2</span> <span class="o">:</span> <span class="mh">0x31</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">XFER_MW_DMA_2</span>:
	<span class="k">case</span> <span class="n">XFER_MW_DMA_1</span>:
	<span class="k">case</span> <span class="n">XFER_MW_DMA_0</span>:
		<span class="n">cmd64x_program_timings</span><span class="p">(</span><span class="n">drive</span><span class="p">,</span> <span class="n">speed</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">pciU</span><span class="p">,</span> <span class="n">regU</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmd648_clear_irq</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span>	<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span>	<span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">u8</span>  <span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">MRDMODE_INTR_CH1</span> <span class="o">:</span>
						  <span class="n">MRDMODE_INTR_CH0</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">mrdmode</span>		<span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* clear the interrupt bit */</span>
	<span class="n">outb</span><span class="p">((</span><span class="n">mrdmode</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">MRDMODE_INTR_CH0</span> <span class="o">|</span> <span class="n">MRDMODE_INTR_CH1</span><span class="p">))</span> <span class="o">|</span> <span class="n">irq_mask</span><span class="p">,</span>
	     <span class="n">base</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">cmd64x_clear_irq</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span>	<span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq_reg</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">ARTTIM23</span> <span class="o">:</span> <span class="n">CFR</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">ARTTIM23_INTR_CH1</span> <span class="o">:</span>
						  <span class="n">CFR_INTR_CH0</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">irq_stat</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">irq_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_stat</span><span class="p">);</span>
	<span class="cm">/* clear the interrupt bit */</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">irq_reg</span><span class="p">,</span> <span class="n">irq_stat</span> <span class="o">|</span> <span class="n">irq_mask</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cmd648_test_irq</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span>	<span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">4</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">MRDMODE_INTR_CH1</span> <span class="o">:</span>
						  <span class="n">MRDMODE_INTR_CH0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mrdmode</span>		<span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: mrdmode: 0x%02x irq_mask: 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">mrdmode</span><span class="p">,</span> <span class="n">irq_mask</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">mrdmode</span> <span class="o">&amp;</span> <span class="n">irq_mask</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cmd64x_test_irq</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq_reg</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">ARTTIM23</span> <span class="o">:</span> <span class="n">CFR</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">irq_mask</span>		<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="n">ARTTIM23_INTR_CH1</span> <span class="o">:</span>
						  <span class="n">CFR_INTR_CH0</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">irq_stat</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">irq_reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">irq_stat</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: irq_stat: 0x%02x irq_mask: 0x%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">irq_stat</span><span class="p">,</span> <span class="n">irq_mask</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">irq_stat</span> <span class="o">&amp;</span> <span class="n">irq_mask</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * ASUS P55T2P4D with CMD646 chipset revision 0x01 requires the old</span>
<span class="cm"> * event order for DMA transfers.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">cmd646_1_dma_end</span><span class="p">(</span><span class="n">ide_drive_t</span> <span class="o">*</span><span class="n">drive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span> <span class="o">=</span> <span class="n">drive</span><span class="o">-&gt;</span><span class="n">hwif</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dma_stat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dma_cmd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* get DMA status */</span>
	<span class="n">dma_stat</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
	<span class="cm">/* read DMA command state */</span>
	<span class="n">dma_cmd</span> <span class="o">=</span> <span class="n">inb</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
	<span class="cm">/* stop DMA */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">dma_cmd</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">1</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">ATA_DMA_CMD</span><span class="p">);</span>
	<span class="cm">/* clear the INTR &amp; ERROR bits */</span>
	<span class="n">outb</span><span class="p">(</span><span class="n">dma_stat</span> <span class="o">|</span> <span class="mi">6</span><span class="p">,</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dma_base</span> <span class="o">+</span> <span class="n">ATA_DMA_STATUS</span><span class="p">);</span>
	<span class="cm">/* verify good DMA status */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">dma_stat</span> <span class="o">&amp;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">init_chipset_cmd64x</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">mrdmode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Set a good latency timer and cache line size value. */</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">PCI_LATENCY_TIMER</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="cm">/* FIXME: pci_set_master() to ensure a good latency timer value */</span>

	<span class="cm">/*</span>
<span class="cm">	 * Enable interrupts, select MEMORY READ LINE for reads.</span>
<span class="cm">	 *</span>
<span class="cm">	 * NOTE: although not mentioned in the PCI0646U specs,</span>
<span class="cm">	 * bits 0-1 are write only and won&#39;t be read back as</span>
<span class="cm">	 * set or not -- PCI0646U2 specs clarify this point.</span>
<span class="cm">	 */</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_read_config_byte</span> <span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">MRDMODE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mrdmode</span><span class="p">);</span>
	<span class="n">mrdmode</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x30</span><span class="p">;</span>
	<span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">pci_write_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">MRDMODE</span><span class="p">,</span> <span class="p">(</span><span class="n">mrdmode</span> <span class="o">|</span> <span class="mh">0x02</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u8</span> <span class="nf">cmd64x_cable_detect</span><span class="p">(</span><span class="n">ide_hwif_t</span> <span class="o">*</span><span class="n">hwif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>  <span class="o">*</span><span class="n">dev</span>	<span class="o">=</span> <span class="n">to_pci_dev</span><span class="p">(</span><span class="n">hwif</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u8</span> <span class="n">bmidecsr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">mask</span>	<span class="o">=</span> <span class="n">hwif</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">?</span> <span class="mh">0x02</span> <span class="o">:</span> <span class="mh">0x01</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_CMD_648</span>:
	<span class="k">case</span> <span class="n">PCI_DEVICE_ID_CMD_649</span>:
 		<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">BMIDECSR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bmidecsr</span><span class="p">);</span>
		<span class="k">return</span> <span class="p">(</span><span class="n">bmidecsr</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">?</span> <span class="n">ATA_CBL_PATA80</span> <span class="o">:</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="n">ATA_CBL_PATA40</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">cmd64x_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">cmd64x_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">cmd64x_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clear_irq</span>		<span class="o">=</span> <span class="n">cmd64x_clear_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">test_irq</span>		<span class="o">=</span> <span class="n">cmd64x_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">cmd64x_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_ops</span> <span class="n">cmd648_port_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">set_pio_mode</span>		<span class="o">=</span> <span class="n">cmd64x_set_pio_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_dma_mode</span>		<span class="o">=</span> <span class="n">cmd64x_set_dma_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clear_irq</span>		<span class="o">=</span> <span class="n">cmd648_clear_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">test_irq</span>		<span class="o">=</span> <span class="n">cmd648_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cable_detect</span>		<span class="o">=</span> <span class="n">cmd64x_cable_detect</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_dma_ops</span> <span class="n">cmd646_rev1_dma_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">dma_host_set</span>		<span class="o">=</span> <span class="n">ide_dma_host_set</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_setup</span>		<span class="o">=</span> <span class="n">ide_dma_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_start</span>		<span class="o">=</span> <span class="n">ide_dma_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_end</span>		<span class="o">=</span> <span class="n">cmd646_1_dma_end</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_test_irq</span>		<span class="o">=</span> <span class="n">ide_dma_test_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_lost_irq</span>		<span class="o">=</span> <span class="n">ide_dma_lost_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_timer_expiry</span>	<span class="o">=</span> <span class="n">ide_dma_sff_timer_expiry</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_sff_read_status</span>	<span class="o">=</span> <span class="n">ide_dma_sff_read_status</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">cmd64x_chipsets</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>	<span class="cm">/* 0: CMD643 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_cmd64x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enablebits</span>	<span class="o">=</span> <span class="p">{{</span><span class="mh">0x00</span><span class="p">,</span><span class="mh">0x00</span><span class="p">,</span><span class="mh">0x00</span><span class="p">},</span> <span class="p">{</span><span class="mh">0x51</span><span class="p">,</span><span class="mh">0x08</span><span class="p">,</span><span class="mh">0x08</span><span class="p">}},</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cmd64x_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">host_flags</span>	<span class="o">=</span> <span class="n">IDE_HFLAG_CLEAR_SIMPLEX</span> <span class="o">|</span>
				  <span class="n">IDE_HFLAG_ABUSE_PREFETCH</span> <span class="o">|</span>
				  <span class="n">IDE_HFLAG_SERIALIZE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="mh">0x00</span><span class="p">,</span> <span class="cm">/* no udma */</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 1: CMD646 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_cmd64x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enablebits</span>	<span class="o">=</span> <span class="p">{{</span><span class="mh">0x51</span><span class="p">,</span><span class="mh">0x04</span><span class="p">,</span><span class="mh">0x04</span><span class="p">},</span> <span class="p">{</span><span class="mh">0x51</span><span class="p">,</span><span class="mh">0x08</span><span class="p">,</span><span class="mh">0x08</span><span class="p">}},</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cmd648_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">host_flags</span>	<span class="o">=</span> <span class="n">IDE_HFLAG_ABUSE_PREFETCH</span> <span class="o">|</span>
				  <span class="n">IDE_HFLAG_SERIALIZE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA2</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 2: CMD648 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_cmd64x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enablebits</span>	<span class="o">=</span> <span class="p">{{</span><span class="mh">0x51</span><span class="p">,</span><span class="mh">0x04</span><span class="p">,</span><span class="mh">0x04</span><span class="p">},</span> <span class="p">{</span><span class="mh">0x51</span><span class="p">,</span><span class="mh">0x08</span><span class="p">,</span><span class="mh">0x08</span><span class="p">}},</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cmd648_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">host_flags</span>	<span class="o">=</span> <span class="n">IDE_HFLAG_ABUSE_PREFETCH</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA4</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>	<span class="cm">/* 3: CMD649 */</span>
		<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">init_chipset</span>	<span class="o">=</span> <span class="n">init_chipset_cmd64x</span><span class="p">,</span>
		<span class="p">.</span><span class="n">enablebits</span>	<span class="o">=</span> <span class="p">{{</span><span class="mh">0x51</span><span class="p">,</span><span class="mh">0x04</span><span class="p">,</span><span class="mh">0x04</span><span class="p">},</span> <span class="p">{</span><span class="mh">0x51</span><span class="p">,</span><span class="mh">0x08</span><span class="p">,</span><span class="mh">0x08</span><span class="p">}},</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cmd648_port_ops</span><span class="p">,</span>
		<span class="p">.</span><span class="n">host_flags</span>	<span class="o">=</span> <span class="n">IDE_HFLAG_ABUSE_PREFETCH</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mwdma_mask</span>	<span class="o">=</span> <span class="n">ATA_MWDMA2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA5</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">cmd64x_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ide_port_info</span> <span class="n">d</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">idx</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>

	<span class="n">d</span> <span class="o">=</span> <span class="n">cmd64x_chipsets</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * UltraDMA only supported on PCI646U and PCI646U2, which</span>
<span class="cm">		 * correspond to revisions 0x03, 0x05 and 0x07 respectively.</span>
<span class="cm">		 * Actually, although the CMD tech support people won&#39;t</span>
<span class="cm">		 * tell me the details, the 0x03 revision cannot support</span>
<span class="cm">		 * UDMA correctly without hardware modifications, and even</span>
<span class="cm">		 * then it only works with Quantum disks due to some</span>
<span class="cm">		 * hold time assumptions in the 646U part which are fixed</span>
<span class="cm">		 * in the 646U2.</span>
<span class="cm">		 *</span>
<span class="cm">		 * So we only do UltraDMA on revision 0x05 and 0x07 chipsets.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">d</span><span class="p">.</span><span class="n">udma_mask</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>
			<span class="cm">/*</span>
<span class="cm">			 * The original PCI0646 didn&#39;t have the primary</span>
<span class="cm">			 * channel enable bit, it appeared starting with</span>
<span class="cm">			 * PCI0646U (i.e. revision ID 3).</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">d</span><span class="p">.</span><span class="n">enablebits</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="n">d</span><span class="p">.</span><span class="n">port_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cmd64x_port_ops</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">revision</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
					<span class="n">d</span><span class="p">.</span><span class="n">dma_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">cmd646_rev1_dma_ops</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ide_pci_init_one</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">d</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">cmd64x_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_CMD_643</span><span class="p">),</span> <span class="mi">0</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_CMD_646</span><span class="p">),</span> <span class="mi">1</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_CMD_648</span><span class="p">),</span> <span class="mi">2</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">CMD</span><span class="p">,</span> <span class="n">PCI_DEVICE_ID_CMD_649</span><span class="p">),</span> <span class="mi">3</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">cmd64x_pci_tbl</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">cmd64x_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;CMD64x_IDE&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">cmd64x_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">cmd64x_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">ide_pci_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">suspend</span>	<span class="o">=</span> <span class="n">ide_pci_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span>		<span class="o">=</span> <span class="n">ide_pci_resume</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">cmd64x_ide_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">ide_pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmd64x_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">cmd64x_ide_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cmd64x_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">cmd64x_ide_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">cmd64x_ide_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Eddie Dost, David Miller, Andre Hedrick, Bartlomiej Zolnierkiewicz&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;PCI driver module for CMD64x IDE&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
