Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6698daec521e412ebff626ee58d1b125 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_lcd_rgb_colorbar_behav xil_defaultlib.tb_lcd_rgb_colorbar xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v" Line 23. Module lcd_rgb_colorbar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/rd_id.v" Line 23. Module rd_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/clk_div.v" Line 23. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/lcd_display.v" Line 23. Module lcd_display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/lcd_driver.v" Line 23. Module lcd_driver doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/lcd_rgb_colorbar.v" Line 23. Module lcd_rgb_colorbar doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/rd_id.v" Line 23. Module rd_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/clk_div.v" Line 23. Module clk_div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/lcd_display.v" Line 23. Module lcd_display doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/FPGA/wang/7020/11_lcd_rgb_colorbar/rtl/lcd_driver.v" Line 23. Module lcd_driver doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rd_id
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.lcd_display
Compiling module xil_defaultlib.lcd_driver
Compiling module xil_defaultlib.lcd_rgb_colorbar
Compiling module xil_defaultlib.tb_lcd_rgb_colorbar
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_lcd_rgb_colorbar_behav
