
Ford_360_Lighting_Project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  000011c6  0000125a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000011c6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000091  0080010e  0080010e  00001268  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001268  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001298  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000280  00000000  00000000  000012d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002296  00000000  00000000  00001554  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001365  00000000  00000000  000037ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001560  00000000  00000000  00004b4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000058c  00000000  00000000  000060b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000bec  00000000  00000000  0000663c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000013f0  00000000  00000000  00007228  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00008618  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 28 00 	jmp	0x50	; 0x50 <__ctors_end>
       4:	0c 94 62 01 	jmp	0x2c4	; 0x2c4 <__vector_1>
       8:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
       c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      10:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      14:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      18:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      1c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      20:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      24:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      28:	0c 94 a8 06 	jmp	0xd50	; 0xd50 <__vector_10>
      2c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      30:	0c 94 88 04 	jmp	0x910	; 0x910 <__vector_12>
      34:	0c 94 1b 05 	jmp	0xa36	; 0xa36 <__vector_13>
      38:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      3c:	0c 94 60 00 	jmp	0xc0	; 0xc0 <__vector_15>
      40:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      44:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      48:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>
      4c:	0c 94 45 00 	jmp	0x8a	; 0x8a <__bad_interrupt>

00000050 <__ctors_end>:
      50:	11 24       	eor	r1, r1
      52:	1f be       	out	0x3f, r1	; 63
      54:	cf ef       	ldi	r28, 0xFF	; 255
      56:	d2 e0       	ldi	r29, 0x02	; 2
      58:	de bf       	out	0x3e, r29	; 62
      5a:	cd bf       	out	0x3d, r28	; 61

0000005c <__do_copy_data>:
      5c:	11 e0       	ldi	r17, 0x01	; 1
      5e:	a0 e0       	ldi	r26, 0x00	; 0
      60:	b1 e0       	ldi	r27, 0x01	; 1
      62:	e6 ec       	ldi	r30, 0xC6	; 198
      64:	f1 e1       	ldi	r31, 0x11	; 17
      66:	02 c0       	rjmp	.+4      	; 0x6c <__do_copy_data+0x10>
      68:	05 90       	lpm	r0, Z+
      6a:	0d 92       	st	X+, r0
      6c:	ae 30       	cpi	r26, 0x0E	; 14
      6e:	b1 07       	cpc	r27, r17
      70:	d9 f7       	brne	.-10     	; 0x68 <__do_copy_data+0xc>

00000072 <__do_clear_bss>:
      72:	21 e0       	ldi	r18, 0x01	; 1
      74:	ae e0       	ldi	r26, 0x0E	; 14
      76:	b1 e0       	ldi	r27, 0x01	; 1
      78:	01 c0       	rjmp	.+2      	; 0x7c <.do_clear_bss_start>

0000007a <.do_clear_bss_loop>:
      7a:	1d 92       	st	X+, r1

0000007c <.do_clear_bss_start>:
      7c:	af 39       	cpi	r26, 0x9F	; 159
      7e:	b2 07       	cpc	r27, r18
      80:	e1 f7       	brne	.-8      	; 0x7a <.do_clear_bss_loop>
      82:	0e 94 9d 03 	call	0x73a	; 0x73a <main>
      86:	0c 94 e1 08 	jmp	0x11c2	; 0x11c2 <_exit>

0000008a <__bad_interrupt>:
      8a:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000008e <Init_ADC_Module>:

****************************************************************************/
void Start_ADC_Measurement(void)
{
    // Writing this bit kicks off the ADC measurement
    ADCSRA |= (1<<ADSC);
      8e:	ec e7       	ldi	r30, 0x7C	; 124
      90:	f0 e0       	ldi	r31, 0x00	; 0
      92:	80 81       	ld	r24, Z
      94:	8f 7b       	andi	r24, 0xBF	; 191
      96:	80 83       	st	Z, r24
      98:	a7 e7       	ldi	r26, 0x77	; 119
      9a:	b0 e0       	ldi	r27, 0x00	; 0
      9c:	8c 91       	ld	r24, X
      9e:	8b 7f       	andi	r24, 0xFB	; 251
      a0:	8c 93       	st	X, r24
      a2:	80 81       	ld	r24, Z
      a4:	88 60       	ori	r24, 0x08	; 8
      a6:	80 83       	st	Z, r24
      a8:	80 81       	ld	r24, Z
      aa:	88 7f       	andi	r24, 0xF8	; 248
      ac:	80 83       	st	Z, r24
      ae:	ea e7       	ldi	r30, 0x7A	; 122
      b0:	f0 e0       	ldi	r31, 0x00	; 0
      b2:	80 81       	ld	r24, Z
      b4:	88 68       	ori	r24, 0x88	; 136
      b6:	80 83       	st	Z, r24
      b8:	80 81       	ld	r24, Z
      ba:	88 7f       	andi	r24, 0xF8	; 248
      bc:	80 83       	st	Z, r24
      be:	08 95       	ret

000000c0 <__vector_15>:
    Description
        Handles ADC specific interrupts

****************************************************************************/
ISR(ADC_vect)
{
      c0:	1f 92       	push	r1
      c2:	0f 92       	push	r0
      c4:	0f b6       	in	r0, 0x3f	; 63
      c6:	0f 92       	push	r0
      c8:	11 24       	eor	r1, r1
      ca:	2f 93       	push	r18
      cc:	8f 93       	push	r24
      ce:	9f 93       	push	r25
      d0:	ef 93       	push	r30
      d2:	ff 93       	push	r31
    // Clear ADC Interrupt Flag
    ADCSRA |= (1<<ADIF);
      d4:	ea e7       	ldi	r30, 0x7A	; 122
      d6:	f0 e0       	ldi	r31, 0x00	; 0
      d8:	80 81       	ld	r24, Z
      da:	80 61       	ori	r24, 0x10	; 16
      dc:	80 83       	st	Z, r24
    // Get ADC from 2, 8-bit regs,
    //      no need for atomic because we are
    //      in an ISR which is technically an
    //      atomic section
    Last_ADC_Value = 0;
      de:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <__data_start+0x1>
      e2:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__data_start>
    Last_ADC_Value |= (ADCH<<8);
      e6:	80 91 79 00 	lds	r24, 0x0079	; 0x800079 <__EEPROM_REGION_LENGTH__+0x7f0079>
      ea:	90 e0       	ldi	r25, 0x00	; 0
      ec:	98 2f       	mov	r25, r24
      ee:	88 27       	eor	r24, r24
      f0:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
      f4:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
    Last_ADC_Value |= ADCL;
      f8:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__EEPROM_REGION_LENGTH__+0x7f0078>
      fc:	82 2b       	or	r24, r18
      fe:	90 93 01 01 	sts	0x0101, r25	; 0x800101 <__data_start+0x1>
     102:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_start>
}
     106:	ff 91       	pop	r31
     108:	ef 91       	pop	r30
     10a:	9f 91       	pop	r25
     10c:	8f 91       	pop	r24
     10e:	2f 91       	pop	r18
     110:	0f 90       	pop	r0
     112:	0f be       	out	0x3f, r0	; 63
     114:	0f 90       	pop	r0
     116:	1f 90       	pop	r1
     118:	18 95       	reti

0000011a <stop_signal>:
    // Enable signal generation
    Signal_Enable = true;

    // Start move timer (this module will send signals for this amount of time)
    // The cb function for this timer is stop_signal()
    Start_Timer(&Move_Timer, SERVO_DRIVE_TIME_MS);
     11a:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <Signal_Enable>
     11e:	08 95       	ret

00000120 <generate_signal>:
     120:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <__data_end>
     124:	88 23       	and	r24, r24
     126:	19 f0       	breq	.+6      	; 0x12e <generate_signal+0xe>
     128:	81 30       	cpi	r24, 0x01	; 1
     12a:	99 f0       	breq	.+38     	; 0x152 <generate_signal+0x32>
     12c:	21 c0       	rjmp	.+66     	; 0x170 <generate_signal+0x50>
     12e:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <Requested_Pulse_Width_TenthMS>
     132:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <Current_Pulse_Width_TenthMS>
     136:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <Signal_Enable>
     13a:	81 11       	cpse	r24, r1
     13c:	2a 9a       	sbi	0x05, 2	; 5
     13e:	40 91 03 01 	lds	r20, 0x0103	; 0x800103 <Current_Pulse_Width_TenthMS>
     142:	50 e0       	ldi	r21, 0x00	; 0
     144:	60 e0       	ldi	r22, 0x00	; 0
     146:	70 e0       	ldi	r23, 0x00	; 0
     148:	80 e1       	ldi	r24, 0x10	; 16
     14a:	91 e0       	ldi	r25, 0x01	; 1
     14c:	0e 94 75 06 	call	0xcea	; 0xcea <Start_Short_Timer>
     150:	0f c0       	rjmp	.+30     	; 0x170 <generate_signal+0x50>
     152:	2a 98       	cbi	0x05, 2	; 5
     154:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <Current_Pulse_Width_TenthMS>
     158:	48 ec       	ldi	r20, 0xC8	; 200
     15a:	50 e0       	ldi	r21, 0x00	; 0
     15c:	48 1b       	sub	r20, r24
     15e:	51 09       	sbc	r21, r1
     160:	05 2e       	mov	r0, r21
     162:	00 0c       	add	r0, r0
     164:	66 0b       	sbc	r22, r22
     166:	77 0b       	sbc	r23, r23
     168:	80 e1       	ldi	r24, 0x10	; 16
     16a:	91 e0       	ldi	r25, 0x01	; 1
     16c:	0e 94 75 06 	call	0xcea	; 0xcea <Start_Short_Timer>
     170:	90 91 0e 01 	lds	r25, 0x010E	; 0x80010e <__data_end>
     174:	81 e0       	ldi	r24, 0x01	; 1
     176:	89 27       	eor	r24, r25
     178:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <__data_end>
     17c:	08 95       	ret

0000017e <Init_Analog_Servo_Driver>:
     17e:	2a 98       	cbi	0x05, 2	; 5
     180:	22 9a       	sbi	0x04, 2	; 4
     182:	6d e8       	ldi	r22, 0x8D	; 141
     184:	70 e0       	ldi	r23, 0x00	; 0
     186:	84 e1       	ldi	r24, 0x14	; 20
     188:	91 e0       	ldi	r25, 0x01	; 1
     18a:	0e 94 af 05 	call	0xb5e	; 0xb5e <Register_Timer>
     18e:	60 e9       	ldi	r22, 0x90	; 144
     190:	70 e0       	ldi	r23, 0x00	; 0
     192:	80 e1       	ldi	r24, 0x10	; 16
     194:	91 e0       	ldi	r25, 0x01	; 1
     196:	0e 94 af 05 	call	0xb5e	; 0xb5e <Register_Timer>
     19a:	8a e0       	ldi	r24, 0x0A	; 10
     19c:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <Requested_Pulse_Width_TenthMS>
     1a0:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <Signal_Enable>
     1a4:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <__data_end>
     1a8:	60 e0       	ldi	r22, 0x00	; 0
     1aa:	70 e0       	ldi	r23, 0x00	; 0
     1ac:	cb 01       	movw	r24, r22
     1ae:	0e 94 90 00 	call	0x120	; 0x120 <generate_signal>
     1b2:	08 95       	ret

000001b4 <Hold_Analog_Servo_Position>:
    Description
        Holds the desired servo position by continuously sending servo commands

****************************************************************************/
void Hold_Analog_Servo_Position(uint8_t position)
{
     1b4:	cf 93       	push	r28
     1b6:	c8 2f       	mov	r28, r24
    // Stop the move timer (just in case it's running)
    Stop_Timer(&Move_Timer);
     1b8:	84 e1       	ldi	r24, 0x14	; 20
     1ba:	91 e0       	ldi	r25, 0x01	; 1
     1bc:	0e 94 4b 06 	call	0xc96	; 0xc96 <Stop_Timer>

****************************************************************************/
static uint8_t get_pulse_width(uint8_t this_position)
{
    // Example: Valid Inputs are 0-10 (11 positions)
    if ((MAX_PULSE_WIDTH_TENTHMS-MIN_PULSE_WIDTH_TENTHMS) < this_position)
     1c0:	cb 30       	cpi	r28, 0x0B	; 11
     1c2:	10 f4       	brcc	.+4      	; 0x1c8 <Hold_Analog_Servo_Position+0x14>
    {
        return MAX_PULSE_WIDTH_TENTHMS;
    }
    else
    {
        return MIN_PULSE_WIDTH_TENTHMS+this_position;
     1c4:	c6 5f       	subi	r28, 0xF6	; 246
     1c6:	01 c0       	rjmp	.+2      	; 0x1ca <Hold_Analog_Servo_Position+0x16>
static uint8_t get_pulse_width(uint8_t this_position)
{
    // Example: Valid Inputs are 0-10 (11 positions)
    if ((MAX_PULSE_WIDTH_TENTHMS-MIN_PULSE_WIDTH_TENTHMS) < this_position)
    {
        return MAX_PULSE_WIDTH_TENTHMS;
     1c8:	c4 e1       	ldi	r28, 0x14	; 20
{
    // Stop the move timer (just in case it's running)
    Stop_Timer(&Move_Timer);

    // Set requested pulse width
    Requested_Pulse_Width_TenthMS = get_pulse_width(position);
     1ca:	c0 93 02 01 	sts	0x0102, r28	; 0x800102 <Requested_Pulse_Width_TenthMS>

    // Set flag that tells the module to send commands
    Signal_Enable = true;
     1ce:	81 e0       	ldi	r24, 0x01	; 1
     1d0:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <Signal_Enable>
}
     1d4:	cf 91       	pop	r28
     1d6:	08 95       	ret

000001d8 <Post_Event>:
    Description
        Posts an event to the event list

****************************************************************************/
void Post_Event(uint32_t event_mask)
{
     1d8:	0f 93       	push	r16
     1da:	1f 93       	push	r17
    // Set flag in event list
    Pending_Events |= event_mask;
     1dc:	00 91 18 01 	lds	r16, 0x0118	; 0x800118 <Pending_Events>
     1e0:	10 91 19 01 	lds	r17, 0x0119	; 0x800119 <Pending_Events+0x1>
     1e4:	20 91 1a 01 	lds	r18, 0x011A	; 0x80011a <Pending_Events+0x2>
     1e8:	30 91 1b 01 	lds	r19, 0x011B	; 0x80011b <Pending_Events+0x3>
     1ec:	dc 01       	movw	r26, r24
     1ee:	cb 01       	movw	r24, r22
     1f0:	80 2b       	or	r24, r16
     1f2:	91 2b       	or	r25, r17
     1f4:	a2 2b       	or	r26, r18
     1f6:	b3 2b       	or	r27, r19
     1f8:	80 93 18 01 	sts	0x0118, r24	; 0x800118 <Pending_Events>
     1fc:	90 93 19 01 	sts	0x0119, r25	; 0x800119 <Pending_Events+0x1>
     200:	a0 93 1a 01 	sts	0x011A, r26	; 0x80011a <Pending_Events+0x2>
     204:	b0 93 1b 01 	sts	0x011B, r27	; 0x80011b <Pending_Events+0x3>
}
     208:	1f 91       	pop	r17
     20a:	0f 91       	pop	r16
     20c:	08 95       	ret

0000020e <Run_Events>:
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
     20e:	a1 2c       	mov	r10, r1
     210:	b1 2c       	mov	r11, r1
        {
            if (is_event_pending((0x01 << event)))
     212:	01 e0       	ldi	r16, 0x01	; 1
     214:	10 e0       	ldi	r17, 0x00	; 0
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
     216:	ca 2d       	mov	r28, r10
     218:	db 2d       	mov	r29, r11
        {
            if (is_event_pending((0x01 << event)))
     21a:	b8 01       	movw	r22, r16
     21c:	0c 2e       	mov	r0, r28
     21e:	02 c0       	rjmp	.+4      	; 0x224 <Run_Events+0x16>
     220:	66 0f       	add	r22, r22
     222:	77 1f       	adc	r23, r23
     224:	0a 94       	dec	r0
     226:	e2 f7       	brpl	.-8      	; 0x220 <Run_Events+0x12>
     228:	07 2e       	mov	r0, r23
     22a:	00 0c       	add	r0, r0
     22c:	88 0b       	sbc	r24, r24
     22e:	99 0b       	sbc	r25, r25

****************************************************************************/
static bool is_event_pending(uint32_t event_mask)
{
    // If this event is pending
    if (event_mask == (Pending_Events & event_mask))
     230:	c0 90 18 01 	lds	r12, 0x0118	; 0x800118 <Pending_Events>
     234:	d0 90 19 01 	lds	r13, 0x0119	; 0x800119 <Pending_Events+0x1>
     238:	e0 90 1a 01 	lds	r14, 0x011A	; 0x80011a <Pending_Events+0x2>
     23c:	f0 90 1b 01 	lds	r15, 0x011B	; 0x80011b <Pending_Events+0x3>
     240:	2b 01       	movw	r4, r22
     242:	3c 01       	movw	r6, r24
     244:	4c 20       	and	r4, r12
     246:	5d 20       	and	r5, r13
     248:	6e 20       	and	r6, r14
     24a:	7f 20       	and	r7, r15
     24c:	64 15       	cp	r22, r4
     24e:	75 05       	cpc	r23, r5
     250:	86 05       	cpc	r24, r6
     252:	97 05       	cpc	r25, r7
     254:	a1 f4       	brne	.+40     	; 0x27e <Run_Events+0x70>
    {
        // Clear Event
        Pending_Events &= ~event_mask;
     256:	2b 01       	movw	r4, r22
     258:	3c 01       	movw	r6, r24
     25a:	40 94       	com	r4
     25c:	50 94       	com	r5
     25e:	60 94       	com	r6
     260:	70 94       	com	r7
     262:	c4 20       	and	r12, r4
     264:	d5 20       	and	r13, r5
     266:	e6 20       	and	r14, r6
     268:	f7 20       	and	r15, r7
     26a:	c0 92 18 01 	sts	0x0118, r12	; 0x800118 <Pending_Events>
     26e:	d0 92 19 01 	sts	0x0119, r13	; 0x800119 <Pending_Events+0x1>
     272:	e0 92 1a 01 	sts	0x011A, r14	; 0x80011a <Pending_Events+0x2>
     276:	f0 92 1b 01 	sts	0x011B, r15	; 0x80011b <Pending_Events+0x3>
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
        {
            if (is_event_pending((0x01 << event)))
            {
                Run_Services((0x01 << event));
     27a:	0e 94 53 01 	call	0x2a6	; 0x2a6 <Run_Services>
{
    // Run no-end main loop
    while (1)
    {
        // Loop through all events
        for (int event = 0; event < NUM_EVENTS; event++)
     27e:	21 96       	adiw	r28, 0x01	; 1
     280:	c7 30       	cpi	r28, 0x07	; 7
     282:	d1 05       	cpc	r29, r1
     284:	51 f6       	brne	.-108    	; 0x21a <Run_Events+0xc>
     286:	c7 cf       	rjmp	.-114    	; 0x216 <Run_Events+0x8>

00000288 <Initialize_Framework>:
****************************************************************************/
void Initialize_Framework(void)
{
    // Call all initializers
    #ifdef INITIALIZER_00
    INITIALIZER_00();
     288:	0e 94 8c 05 	call	0xb18	; 0xb18 <Init_Timer_Module>
    #endif
    #ifdef INITIALIZER_01
    INITIALIZER_01();
     28c:	0e 94 8c 03 	call	0x718	; 0x718 <Init_LIN_XCVR_WD_Kicker>
    #endif
    #ifdef INITIALIZER_02
    INITIALIZER_02();
     290:	0e 94 31 05 	call	0xa62	; 0xa62 <Init_PWM_Module>
    #endif
    #ifdef INITIALIZER_03
    INITIALIZER_03();
     294:	0e 94 56 01 	call	0x2ac	; 0x2ac <Init_IOC_Module>
    #endif
    #ifdef INITIALIZER_04
    INITIALIZER_04();
     298:	0e 94 47 00 	call	0x8e	; 0x8e <Init_ADC_Module>
    #endif
    #ifdef INITIALIZER_05
    INITIALIZER_05();
     29c:	0e 94 bf 00 	call	0x17e	; 0x17e <Init_Analog_Servo_Driver>
    #endif
    #ifdef INITIALIZER_06
    INITIALIZER_06();
     2a0:	0e 94 ab 03 	call	0x756	; 0x756 <Init_Master_Service>
     2a4:	08 95       	ret

000002a6 <Run_Services>:
****************************************************************************/
void Run_Services(uint32_t event)
{
    // Call all services
    #ifdef SERVICE_00
    SERVICE_00(event);
     2a6:	0e 94 cc 03 	call	0x798	; 0x798 <Run_Master_Service>
     2aa:	08 95       	ret

000002ac <Init_IOC_Module>:
    // The I/O Clock has no reason to be halted currently, but if it is
    // i.e. when it is coming out of sleep mode, I/O clock requires to be
    // enabled.
         
    // Setting up PB6 as an input pin
    DDRB &= ~(1<<INT0_PIN);
     2ac:	26 98       	cbi	0x04, 6	; 4
         
    // Set External Interrupt Control Register A to detect toggles.
    EICRA &= ~(1<<ISC01);
     2ae:	e9 e6       	ldi	r30, 0x69	; 105
     2b0:	f0 e0       	ldi	r31, 0x00	; 0
     2b2:	80 81       	ld	r24, Z
     2b4:	8d 7f       	andi	r24, 0xFD	; 253
     2b6:	80 83       	st	Z, r24
    EICRA |= (1<<ISC00);
     2b8:	80 81       	ld	r24, Z
     2ba:	81 60       	ori	r24, 0x01	; 1
     2bc:	80 83       	st	Z, r24
         
    // When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) 
    // is set (one), the external pin interrupt is enabled.
    EIMSK |= (1<<INT0);
     2be:	e8 9a       	sbi	0x1d, 0	; 29
         
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     2c0:	e0 9a       	sbi	0x1c, 0	; 28
     2c2:	08 95       	ret

000002c4 <__vector_1>:
    Description
        Handles IOC specific interrupts

****************************************************************************/
ISR(INT0_vect)
{
     2c4:	1f 92       	push	r1
     2c6:	0f 92       	push	r0
     2c8:	0f b6       	in	r0, 0x3f	; 63
     2ca:	0f 92       	push	r0
     2cc:	11 24       	eor	r1, r1
    // Clear External Interrupt Flag
    EIFR |= (1<<INTF0);
     2ce:	e0 9a       	sbi	0x1c, 0	; 28
}
     2d0:	0f 90       	pop	r0
     2d2:	0f be       	out	0x3f, r0	; 63
     2d4:	0f 90       	pop	r0
     2d6:	1f 90       	pop	r1
     2d8:	18 95       	reti

000002da <interpolate_slave_position>:
    Description
        Returns the squared norm of a 2-D vector

****************************************************************************/
uint8_t interpolate_slave_position(slave_parameters_t * p_slave_params, uint16_t desired_angle)
{
     2da:	8f 92       	push	r8
     2dc:	9f 92       	push	r9
     2de:	af 92       	push	r10
     2e0:	bf 92       	push	r11
     2e2:	cf 92       	push	r12
     2e4:	df 92       	push	r13
     2e6:	ef 92       	push	r14
     2e8:	ff 92       	push	r15
     2ea:	0f 93       	push	r16
     2ec:	1f 93       	push	r17
     2ee:	cf 93       	push	r28
     2f0:	df 93       	push	r29
     2f2:	fc 01       	movw	r30, r24
    /* CALCULATE RANGE OF SLAVE IN DEGREES */
    // Calculate the range of degrees between min and max
    uint16_t slave_range_degs;
    if (p_slave_params->theta_max > p_slave_params->theta_min)
     2f4:	26 81       	ldd	r18, Z+6	; 0x06
     2f6:	37 81       	ldd	r19, Z+7	; 0x07
     2f8:	c4 81       	ldd	r28, Z+4	; 0x04
     2fa:	d5 81       	ldd	r29, Z+5	; 0x05
     2fc:	c2 17       	cp	r28, r18
     2fe:	d3 07       	cpc	r29, r19
     300:	20 f4       	brcc	.+8      	; 0x30a <__stack+0xb>
    {
        // Get normal range
        slave_range_degs = p_slave_params->theta_max - p_slave_params->theta_min;
     302:	79 01       	movw	r14, r18
     304:	ec 1a       	sub	r14, r28
     306:	fd 0a       	sbc	r15, r29
     308:	11 c0       	rjmp	.+34     	; 0x32c <__stack+0x2d>
    }
    else if (p_slave_params->theta_min > p_slave_params->theta_max)
     30a:	2c 17       	cp	r18, r28
     30c:	3d 07       	cpc	r19, r29
     30e:	40 f4       	brcc	.+16     	; 0x320 <__stack+0x21>
     310:	7e 01       	movw	r14, r28
     312:	88 e9       	ldi	r24, 0x98	; 152
     314:	e8 1a       	sub	r14, r24
     316:	8e ef       	ldi	r24, 0xFE	; 254
     318:	f8 0a       	sbc	r15, r24
    {
        // Get complimented range
        slave_range_degs = DEGS_FULL_CIRCLE - (p_slave_params->theta_max - p_slave_params->theta_min);
     31a:	e2 1a       	sub	r14, r18
     31c:	f3 0a       	sbc	r15, r19
     31e:	06 c0       	rjmp	.+12     	; 0x32c <__stack+0x2d>
    }
    else
    {
        // This only occurs when the start and end angles are the same.
        slave_range_degs = DEGS_FULL_CIRCLE;
     320:	0f 2e       	mov	r0, r31
     322:	f8 e6       	ldi	r31, 0x68	; 104
     324:	ef 2e       	mov	r14, r31
     326:	ff 24       	eor	r15, r15
     328:	f3 94       	inc	r15
     32a:	f0 2d       	mov	r31, r0
    }

    /* COMPUTE RATIO OF DESIRED ANGLE ABOVE THE MINIMUM ANGLE*/
    uint8_t num_positions;
    if (p_slave_params->theta_min >= desired_angle)
     32c:	c6 17       	cp	r28, r22
     32e:	d7 07       	cpc	r29, r23
     330:	10 f0       	brcs	.+4      	; 0x336 <__stack+0x37>
    {
        return p_slave_params->position_min;
     332:	80 85       	ldd	r24, Z+8	; 0x08
     334:	4c c0       	rjmp	.+152    	; 0x3ce <__stack+0xcf>
    }
    else if (p_slave_params->theta_max <= desired_angle)
     336:	62 17       	cp	r22, r18
     338:	73 07       	cpc	r23, r19
     33a:	10 f0       	brcs	.+4      	; 0x340 <__stack+0x41>
    {
        return p_slave_params->position_max;
     33c:	81 85       	ldd	r24, Z+9	; 0x09
     33e:	47 c0       	rjmp	.+142    	; 0x3ce <__stack+0xcf>
     340:	8b 01       	movw	r16, r22
    }
    else
    {
        if (p_slave_params->position_max > p_slave_params->position_min)
     342:	61 85       	ldd	r22, Z+9	; 0x09
     344:	80 85       	ldd	r24, Z+8	; 0x08
     346:	86 17       	cp	r24, r22
     348:	c0 f4       	brcc	.+48     	; 0x37a <__stack+0x7b>
        {
            num_positions = p_slave_params->position_max-p_slave_params->position_min;
     34a:	68 1b       	sub	r22, r24
            return (0.5+(((desired_angle-p_slave_params->theta_min)*num_positions)/slave_range_degs));
     34c:	70 e0       	ldi	r23, 0x00	; 0
     34e:	c8 01       	movw	r24, r16
     350:	8c 1b       	sub	r24, r28
     352:	9d 0b       	sbc	r25, r29
     354:	0e 94 bc 08 	call	0x1178	; 0x1178 <__mulhi3>
     358:	b7 01       	movw	r22, r14
     35a:	0e 94 cd 08 	call	0x119a	; 0x119a <__udivmodhi4>
     35e:	80 e0       	ldi	r24, 0x00	; 0
     360:	90 e0       	ldi	r25, 0x00	; 0
     362:	0e 94 b9 07 	call	0xf72	; 0xf72 <__floatunsisf>
     366:	20 e0       	ldi	r18, 0x00	; 0
     368:	30 e0       	ldi	r19, 0x00	; 0
     36a:	40 e0       	ldi	r20, 0x00	; 0
     36c:	5f e3       	ldi	r21, 0x3F	; 63
     36e:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__addsf3>
     372:	0e 94 8a 07 	call	0xf14	; 0xf14 <__fixunssfsi>
     376:	86 2f       	mov	r24, r22
     378:	2a c0       	rjmp	.+84     	; 0x3ce <__stack+0xcf>
        }
        else if (p_slave_params->position_min > p_slave_params->position_max)
     37a:	68 17       	cp	r22, r24
     37c:	40 f5       	brcc	.+80     	; 0x3ce <__stack+0xcf>
        {
            num_positions = p_slave_params->position_min-p_slave_params->position_max;
     37e:	86 1b       	sub	r24, r22
            return num_positions-(0.5+(((desired_angle-p_slave_params->theta_min)*num_positions)/slave_range_degs));
     380:	c8 2e       	mov	r12, r24
     382:	d1 2c       	mov	r13, r1
     384:	b6 01       	movw	r22, r12
     386:	0d 2c       	mov	r0, r13
     388:	00 0c       	add	r0, r0
     38a:	88 0b       	sbc	r24, r24
     38c:	99 0b       	sbc	r25, r25
     38e:	0e 94 bb 07 	call	0xf76	; 0xf76 <__floatsisf>
     392:	4b 01       	movw	r8, r22
     394:	5c 01       	movw	r10, r24
     396:	c8 01       	movw	r24, r16
     398:	8c 1b       	sub	r24, r28
     39a:	9d 0b       	sbc	r25, r29
     39c:	b6 01       	movw	r22, r12
     39e:	0e 94 bc 08 	call	0x1178	; 0x1178 <__mulhi3>
     3a2:	b7 01       	movw	r22, r14
     3a4:	0e 94 cd 08 	call	0x119a	; 0x119a <__udivmodhi4>
     3a8:	80 e0       	ldi	r24, 0x00	; 0
     3aa:	90 e0       	ldi	r25, 0x00	; 0
     3ac:	0e 94 b9 07 	call	0xf72	; 0xf72 <__floatunsisf>
     3b0:	20 e0       	ldi	r18, 0x00	; 0
     3b2:	30 e0       	ldi	r19, 0x00	; 0
     3b4:	40 e0       	ldi	r20, 0x00	; 0
     3b6:	5f e3       	ldi	r21, 0x3F	; 63
     3b8:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__addsf3>
     3bc:	9b 01       	movw	r18, r22
     3be:	ac 01       	movw	r20, r24
     3c0:	c5 01       	movw	r24, r10
     3c2:	b4 01       	movw	r22, r8
     3c4:	0e 94 1d 07 	call	0xe3a	; 0xe3a <__subsf3>
     3c8:	0e 94 8a 07 	call	0xf14	; 0xf14 <__fixunssfsi>
     3cc:	86 2f       	mov	r24, r22
        else
        {
            return p_slave_params->position_min;
        }
    }
}
     3ce:	df 91       	pop	r29
     3d0:	cf 91       	pop	r28
     3d2:	1f 91       	pop	r17
     3d4:	0f 91       	pop	r16
     3d6:	ff 90       	pop	r15
     3d8:	ef 90       	pop	r14
     3da:	df 90       	pop	r13
     3dc:	cf 90       	pop	r12
     3de:	bf 90       	pop	r11
     3e0:	af 90       	pop	r10
     3e2:	9f 90       	pop	r9
     3e4:	8f 90       	pop	r8
     3e6:	08 95       	ret

000003e8 <Compute_Individual_Light_Settings>:

****************************************************************************/
slave_settings_t Compute_Individual_Light_Settings( \
                                                    slave_parameters_t * p_slave_params, \
                                                    rect_vect_t v_desired_location)
{
     3e8:	8f 92       	push	r8
     3ea:	9f 92       	push	r9
     3ec:	af 92       	push	r10
     3ee:	bf 92       	push	r11
     3f0:	cf 92       	push	r12
     3f2:	df 92       	push	r13
     3f4:	ef 92       	push	r14
     3f6:	ff 92       	push	r15
     3f8:	1f 93       	push	r17
     3fa:	cf 93       	push	r28
     3fc:	df 93       	push	r29
     3fe:	ec 01       	movw	r28, r24
     400:	6a 01       	movw	r12, r20
     402:	7b 01       	movw	r14, r22
     404:	ca 01       	movw	r24, r20

    // COMPUTE:
    //   desired_theta (angle between desired location and zero)
    //  Since our zero degrees vector is (0,1) the dot product is
    //      v_zero_degrees * v_desired_location = v_desired_location.y = cos(theta)
    if (0 > v_desired_location.x)
     406:	99 23       	and	r25, r25
     408:	94 f5       	brge	.+100    	; 0x46e <__LOCK_REGION_LENGTH__+0x6e>
        http://stackoverflow.com/questions/3380628/fast-arc-cos-algorithm

****************************************************************************/
static uint16_t invcos(uint16_t x)
{
    return 57*((-0.69813170079773212 * x * x - 0.87266462599716477) * x + 1.5707963267948966);
     40a:	b7 01       	movw	r22, r14
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	90 e0       	ldi	r25, 0x00	; 0
     410:	0e 94 b9 07 	call	0xf72	; 0xf72 <__floatunsisf>
     414:	4b 01       	movw	r8, r22
     416:	5c 01       	movw	r10, r24
     418:	22 ec       	ldi	r18, 0xC2	; 194
     41a:	38 eb       	ldi	r19, 0xB8	; 184
     41c:	42 e3       	ldi	r20, 0x32	; 50
     41e:	5f eb       	ldi	r21, 0xBF	; 191
     420:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3>
     424:	9b 01       	movw	r18, r22
     426:	ac 01       	movw	r20, r24
     428:	c5 01       	movw	r24, r10
     42a:	b4 01       	movw	r22, r8
     42c:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3>
     430:	23 ef       	ldi	r18, 0xF3	; 243
     432:	36 e6       	ldi	r19, 0x66	; 102
     434:	4f e5       	ldi	r20, 0x5F	; 95
     436:	5f e3       	ldi	r21, 0x3F	; 63
     438:	0e 94 1d 07 	call	0xe3a	; 0xe3a <__subsf3>
     43c:	9b 01       	movw	r18, r22
     43e:	ac 01       	movw	r20, r24
     440:	c5 01       	movw	r24, r10
     442:	b4 01       	movw	r22, r8
     444:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3>
     448:	2b ed       	ldi	r18, 0xDB	; 219
     44a:	3f e0       	ldi	r19, 0x0F	; 15
     44c:	49 ec       	ldi	r20, 0xC9	; 201
     44e:	5f e3       	ldi	r21, 0x3F	; 63
     450:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__addsf3>
     454:	20 e0       	ldi	r18, 0x00	; 0
     456:	30 e0       	ldi	r19, 0x00	; 0
     458:	44 e6       	ldi	r20, 0x64	; 100
     45a:	52 e4       	ldi	r21, 0x42	; 66
     45c:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3>
     460:	0e 94 8a 07 	call	0xf14	; 0xf14 <__fixunssfsi>
    //      v_zero_degrees * v_desired_location = v_desired_location.y = cos(theta)
    if (0 > v_desired_location.x)
    {
        // The vector is in the left half
        // Subtract computed angle from 360
        desired_theta = DEGS_FULL_CIRCLE-invcos(v_desired_location.y);
     464:	28 e6       	ldi	r18, 0x68	; 104
     466:	31 e0       	ldi	r19, 0x01	; 1
     468:	26 1b       	sub	r18, r22
     46a:	37 0b       	sbc	r19, r23
     46c:	2e c0       	rjmp	.+92     	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
        http://stackoverflow.com/questions/3380628/fast-arc-cos-algorithm

****************************************************************************/
static uint16_t invcos(uint16_t x)
{
    return 57*((-0.69813170079773212 * x * x - 0.87266462599716477) * x + 1.5707963267948966);
     46e:	b7 01       	movw	r22, r14
     470:	80 e0       	ldi	r24, 0x00	; 0
     472:	90 e0       	ldi	r25, 0x00	; 0
     474:	0e 94 b9 07 	call	0xf72	; 0xf72 <__floatunsisf>
     478:	4b 01       	movw	r8, r22
     47a:	5c 01       	movw	r10, r24
     47c:	22 ec       	ldi	r18, 0xC2	; 194
     47e:	38 eb       	ldi	r19, 0xB8	; 184
     480:	42 e3       	ldi	r20, 0x32	; 50
     482:	5f eb       	ldi	r21, 0xBF	; 191
     484:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3>
     488:	9b 01       	movw	r18, r22
     48a:	ac 01       	movw	r20, r24
     48c:	c5 01       	movw	r24, r10
     48e:	b4 01       	movw	r22, r8
     490:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3>
     494:	23 ef       	ldi	r18, 0xF3	; 243
     496:	36 e6       	ldi	r19, 0x66	; 102
     498:	4f e5       	ldi	r20, 0x5F	; 95
     49a:	5f e3       	ldi	r21, 0x3F	; 63
     49c:	0e 94 1d 07 	call	0xe3a	; 0xe3a <__subsf3>
     4a0:	9b 01       	movw	r18, r22
     4a2:	ac 01       	movw	r20, r24
     4a4:	c5 01       	movw	r24, r10
     4a6:	b4 01       	movw	r22, r8
     4a8:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3>
     4ac:	2b ed       	ldi	r18, 0xDB	; 219
     4ae:	3f e0       	ldi	r19, 0x0F	; 15
     4b0:	49 ec       	ldi	r20, 0xC9	; 201
     4b2:	5f e3       	ldi	r21, 0x3F	; 63
     4b4:	0e 94 1e 07 	call	0xe3c	; 0xe3c <__addsf3>
     4b8:	20 e0       	ldi	r18, 0x00	; 0
     4ba:	30 e0       	ldi	r19, 0x00	; 0
     4bc:	44 e6       	ldi	r20, 0x64	; 100
     4be:	52 e4       	ldi	r21, 0x42	; 66
     4c0:	0e 94 47 08 	call	0x108e	; 0x108e <__mulsf3>
     4c4:	0e 94 8a 07 	call	0xf14	; 0xf14 <__fixunssfsi>
     4c8:	9b 01       	movw	r18, r22
    }

    // COMPUTE:
    //  Theta_Light_Min = Theta_Node_Min - (Field_Of_View / 2)
    //  Theta_Light_Max = Theta_Node_Max + (Field_Of_View / 2)
    theta_light_min = (p_slave_params->theta_min-(p_slave_params->fov/2));
     4ca:	8a 85       	ldd	r24, Y+10	; 0x0a
     4cc:	9b 85       	ldd	r25, Y+11	; 0x0b
     4ce:	96 95       	lsr	r25
     4d0:	87 95       	ror	r24
    theta_light_max = (p_slave_params->theta_max+(p_slave_params->fov/2));
     4d2:	4e 81       	ldd	r20, Y+6	; 0x06
     4d4:	5f 81       	ldd	r21, Y+7	; 0x07
    }

    // COMPUTE:
    //  Theta_Light_Min = Theta_Node_Min - (Field_Of_View / 2)
    //  Theta_Light_Max = Theta_Node_Max + (Field_Of_View / 2)
    theta_light_min = (p_slave_params->theta_min-(p_slave_params->fov/2));
     4d6:	6c 81       	ldd	r22, Y+4	; 0x04
     4d8:	7d 81       	ldd	r23, Y+5	; 0x05
     4da:	68 1b       	sub	r22, r24
     4dc:	79 0b       	sbc	r23, r25
    theta_light_max = (p_slave_params->theta_max+(p_slave_params->fov/2));

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    if ((theta_light_min <= (int16_t) desired_theta) && (theta_light_max >= (int16_t) desired_theta))
     4de:	26 17       	cp	r18, r22
     4e0:	37 07       	cpc	r19, r23
     4e2:	44 f1       	brlt	.+80     	; 0x534 <__LOCK_REGION_LENGTH__+0x134>

    // COMPUTE:
    //  Theta_Light_Min = Theta_Node_Min - (Field_Of_View / 2)
    //  Theta_Light_Max = Theta_Node_Max + (Field_Of_View / 2)
    theta_light_min = (p_slave_params->theta_min-(p_slave_params->fov/2));
    theta_light_max = (p_slave_params->theta_max+(p_slave_params->fov/2));
     4e4:	84 0f       	add	r24, r20
     4e6:	95 1f       	adc	r25, r21

    // CHECK TO SEE IF ANGLE IS BETWEEN MIN AND MAX:
    if ((theta_light_min <= (int16_t) desired_theta) && (theta_light_max >= (int16_t) desired_theta))
     4e8:	82 17       	cp	r24, r18
     4ea:	93 07       	cpc	r25, r19
     4ec:	34 f1       	brlt	.+76     	; 0x53a <__LOCK_REGION_LENGTH__+0x13a>
        // The desired position can be reached with light via this node.
        //  1. Set slave settings with some intensity > 0 and <= 100
        //  2. Set slave position via interpolation

        // v_User_Relative = (v_User-v_Node)
        v_desired_relative.x = v_desired_location.x-p_slave_params->rect_position.x;
     4ee:	88 81       	ld	r24, Y
     4f0:	99 81       	ldd	r25, Y+1	; 0x01
     4f2:	b6 01       	movw	r22, r12
     4f4:	68 1b       	sub	r22, r24
     4f6:	79 0b       	sbc	r23, r25
        v_desired_relative.y = v_desired_location.y-p_slave_params->rect_position.y;
     4f8:	8a 81       	ldd	r24, Y+2	; 0x02
     4fa:	9b 81       	ldd	r25, Y+3	; 0x03
     4fc:	d7 01       	movw	r26, r14
     4fe:	a8 1b       	sub	r26, r24
     500:	b9 0b       	sbc	r27, r25
        Returns the squared norm of a 2-D vector

****************************************************************************/
static uint16_t norm2_rect_vect(rect_vect_t vect)
{
    return ((vect.x*vect.x) + (vect.y*vect.y));
     502:	cb 01       	movw	r24, r22
     504:	0e 94 bc 08 	call	0x1178	; 0x1178 <__mulhi3>
     508:	fc 01       	movw	r30, r24
     50a:	cd 01       	movw	r24, r26
     50c:	bd 01       	movw	r22, r26
     50e:	0e 94 bc 08 	call	0x1178	; 0x1178 <__mulhi3>
     512:	bf 01       	movw	r22, r30
     514:	68 0f       	add	r22, r24
     516:	79 1f       	adc	r23, r25

        // Compute distance^2 from node to desired location
        norm2_desired_relative = norm2_rect_vect(v_desired_relative);

        // Compute and set light intensity
        result_settings.intensity = (MAX_LIGHT_INTENSITY*INTENSITY_SCALING_FACTOR)/norm2_desired_relative;
     518:	88 ee       	ldi	r24, 0xE8	; 232
     51a:	93 e0       	ldi	r25, 0x03	; 3
     51c:	0e 94 cd 08 	call	0x119a	; 0x119a <__udivmodhi4>
     520:	16 2f       	mov	r17, r22
     522:	65 36       	cpi	r22, 0x65	; 101
     524:	08 f0       	brcs	.+2      	; 0x528 <__LOCK_REGION_LENGTH__+0x128>
     526:	14 e6       	ldi	r17, 0x64	; 100
        {
            result_settings.intensity = MAX_LIGHT_INTENSITY;
        }

        // Interpolate position between min and max
        result_settings.position = interpolate_slave_position(p_slave_params, desired_theta);
     528:	b9 01       	movw	r22, r18
     52a:	ce 01       	movw	r24, r28
     52c:	0e 94 6d 01 	call	0x2da	; 0x2da <interpolate_slave_position>
     530:	98 2f       	mov	r25, r24
     532:	05 c0       	rjmp	.+10     	; 0x53e <__LOCK_REGION_LENGTH__+0x13e>
    }
    else
    {
        // The desired position cannot be reached with light via this node.
        result_settings.intensity = 0;
        result_settings.position = 0xff; // TODO: What position should we call? maybe have a keyword for SERVO_STAY = 0xff?
     534:	9f ef       	ldi	r25, 0xFF	; 255
        result_settings.position = interpolate_slave_position(p_slave_params, desired_theta);
    }
    else
    {
        // The desired position cannot be reached with light via this node.
        result_settings.intensity = 0;
     536:	10 e0       	ldi	r17, 0x00	; 0
     538:	02 c0       	rjmp	.+4      	; 0x53e <__LOCK_REGION_LENGTH__+0x13e>
        result_settings.position = 0xff; // TODO: What position should we call? maybe have a keyword for SERVO_STAY = 0xff?
     53a:	9f ef       	ldi	r25, 0xFF	; 255
        result_settings.position = interpolate_slave_position(p_slave_params, desired_theta);
    }
    else
    {
        // The desired position cannot be reached with light via this node.
        result_settings.intensity = 0;
     53c:	10 e0       	ldi	r17, 0x00	; 0
        result_settings.position = 0xff; // TODO: What position should we call? maybe have a keyword for SERVO_STAY = 0xff?
    }

    // Return
    return result_settings;
}
     53e:	81 2f       	mov	r24, r17
     540:	df 91       	pop	r29
     542:	cf 91       	pop	r28
     544:	1f 91       	pop	r17
     546:	ff 90       	pop	r15
     548:	ef 90       	pop	r14
     54a:	df 90       	pop	r13
     54c:	cf 90       	pop	r12
     54e:	bf 90       	pop	r11
     550:	af 90       	pop	r10
     552:	9f 90       	pop	r9
     554:	8f 90       	pop	r8
     556:	08 95       	ret

00000558 <lin_init>:
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_init (unsigned char l_type, unsigned long b_rate) {
			
    // Pull-up on TxLIN & RxLIN (one by one to use bit-addressing)
    LIN_PORT_DIR &= ~(1<<LIN_INPUT_PIN );
     558:	08 98       	cbi	0x01, 0	; 1
    LIN_PORT_DIR &= ~(1<<LIN_OUTPUT_PIN);
     55a:	09 98       	cbi	0x01, 1	; 1
    LIN_PORT_OUT |=  (1<<LIN_INPUT_PIN );
     55c:	10 9a       	sbi	0x02, 0	; 2
    LIN_PORT_OUT |=  (1<<LIN_OUTPUT_PIN);
     55e:	11 9a       	sbi	0x02, 1	; 2

    Lin_full_reset();
     560:	90 e8       	ldi	r25, 0x80	; 128
     562:	90 93 c8 00 	sts	0x00C8, r25	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     566:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
     56a:	ed ec       	ldi	r30, 0xCD	; 205
     56c:	f0 e0       	ldi	r31, 0x00	; 0
     56e:	10 82       	st	Z, r1
     570:	ae ec       	ldi	r26, 0xCE	; 206
     572:	b0 e0       	ldi	r27, 0x00	; 0
     574:	1c 92       	st	X, r1
    Lin_set_baudrate(b_rate);
     576:	25 2f       	mov	r18, r21
     578:	33 27       	eor	r19, r19
     57a:	2c 93       	st	X, r18
     57c:	40 83       	st	Z, r20
			
    if (l_type == LIN_1X) {
     57e:	80 34       	cpi	r24, 0x40	; 64
     580:	21 f4       	brne	.+8      	; 0x58a <lin_init+0x32>
    			Lin_1x_enable();
     582:	88 e4       	ldi	r24, 0x48	; 72
     584:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
     588:	05 c0       	rjmp	.+10     	; 0x594 <lin_init+0x3c>
    } else if (l_type == LIN_2X) {
     58a:	81 11       	cpse	r24, r1
     58c:	0d c0       	rjmp	.+26     	; 0x5a8 <lin_init+0x50>
    			Lin_2x_enable();
     58e:	88 e0       	ldi	r24, 0x08	; 8
     590:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <__EEPROM_REGION_LENGTH__+0x7f00c8>
    } else {
    			return 0;
    }
    // If LIN is interrupt driven, enable the 2 following lines
    Lin_set_enable_it();
     594:	8f e0       	ldi	r24, 0x0F	; 15
     596:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <__EEPROM_REGION_LENGTH__+0x7f00ca>
    // Disable resync for the master only
    if (MASTER == THIS_NODE_TYPE)
    {
      // TODO: Look into this and decide if we NEED to disable autosync
      // Disable autosync
      LINBTR |= 1<<LDISR;
     59a:	ec ec       	ldi	r30, 0xCC	; 204
     59c:	f0 e0       	ldi	r31, 0x00	; 0
     59e:	80 81       	ld	r24, Z
     5a0:	80 68       	ori	r24, 0x80	; 128
     5a2:	80 83       	st	Z, r24
    }
    
    return 1;
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	08 95       	ret
    if (l_type == LIN_1X) {
    			Lin_1x_enable();
    } else if (l_type == LIN_2X) {
    			Lin_2x_enable();
    } else {
    			return 0;
     5a8:	80 e0       	ldi	r24, 0x00	; 0
      // Disable autosync
      LINBTR |= 1<<LDISR;
    }
    
    return 1;
}
     5aa:	08 95       	ret

000005ac <lin_tx_header>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_tx_header (unsigned char l_type, unsigned char l_id, unsigned char l_len) {                                                                                        
                                                                                                                                                                         
    Lin_abort();    // Useful if controller is still in 'lin_tx_response'                                                        
     5ac:	e8 ec       	ldi	r30, 0xC8	; 200
     5ae:	f0 e0       	ldi	r31, 0x00	; 0
     5b0:	90 81       	ld	r25, Z
     5b2:	9c 7f       	andi	r25, 0xFC	; 252
     5b4:	90 83       	st	Z, r25
    				// or in 'lin_rx_response' mode. Note that when these                                                                    
    				// modes are running, writing in LIN registers is                                                                        
    				// disabled and the ID cannot be set in the controller.                                                                  
    				// (c.f. “Break-in-Data” behavior”)
    				
    if (l_type == LIN_1X) {
     5b6:	80 34       	cpi	r24, 0x40	; 64
     5b8:	c1 f4       	brne	.+48     	; 0x5ea <lin_tx_header+0x3e>
        Lin_1x_set_id(l_id);                                                                                                                             
     5ba:	e0 ed       	ldi	r30, 0xD0	; 208
     5bc:	f0 e0       	ldi	r31, 0x00	; 0
     5be:	80 81       	ld	r24, Z
     5c0:	80 7f       	andi	r24, 0xF0	; 240
     5c2:	80 83       	st	Z, r24
     5c4:	80 81       	ld	r24, Z
     5c6:	6f 70       	andi	r22, 0x0F	; 15
     5c8:	68 2b       	or	r22, r24
     5ca:	60 83       	st	Z, r22
        Lin_1x_set_len(l_len);
     5cc:	80 81       	ld	r24, Z
     5ce:	8f 7c       	andi	r24, 0xCF	; 207
     5d0:	80 83       	st	Z, r24
     5d2:	80 81       	ld	r24, Z
     5d4:	50 e0       	ldi	r21, 0x00	; 0
     5d6:	4c 5f       	subi	r20, 0xFC	; 252
     5d8:	5f 4f       	sbci	r21, 0xFF	; 255
     5da:	44 0f       	add	r20, r20
     5dc:	55 1f       	adc	r21, r21
     5de:	44 0f       	add	r20, r20
     5e0:	55 1f       	adc	r21, r21
     5e2:	40 73       	andi	r20, 0x30	; 48
     5e4:	48 2b       	or	r20, r24
     5e6:	40 83       	st	Z, r20
     5e8:	0b c0       	rjmp	.+22     	; 0x600 <lin_tx_header+0x54>
    } else if (l_type == LIN_2X) {
     5ea:	81 11       	cpse	r24, r1
     5ec:	13 c0       	rjmp	.+38     	; 0x614 <lin_tx_header+0x68>
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
     5ee:	e0 ed       	ldi	r30, 0xD0	; 208
     5f0:	f0 e0       	ldi	r31, 0x00	; 0
     5f2:	80 81       	ld	r24, Z
     5f4:	80 7c       	andi	r24, 0xC0	; 192
     5f6:	80 83       	st	Z, r24
     5f8:	80 81       	ld	r24, Z
     5fa:	6f 73       	andi	r22, 0x3F	; 63
     5fc:	68 2b       	or	r22, r24
     5fe:	60 83       	st	Z, r22
    } else {
        return 0;
    }
    
    Lin_tx_header();            // Set command
     600:	e8 ec       	ldi	r30, 0xC8	; 200
     602:	f0 e0       	ldi	r31, 0x00	; 0
     604:	80 81       	ld	r24, Z
     606:	8c 7f       	andi	r24, 0xFC	; 252
     608:	80 83       	st	Z, r24
     60a:	80 81       	ld	r24, Z
     60c:	81 60       	ori	r24, 0x01	; 1
     60e:	80 83       	st	Z, r24
    return 1;
     610:	81 e0       	ldi	r24, 0x01	; 1
     612:	08 95       	ret
        Lin_1x_set_id(l_id);                                                                                                                             
        Lin_1x_set_len(l_len);
    } else if (l_type == LIN_2X) {
        Lin_2x_set_id(l_id);        // No length transported in LIN 2.X
    } else {
        return 0;
     614:	80 e0       	ldi	r24, 0x00	; 0
    }
    
    Lin_tx_header();            // Set command
    return 1;
}
     616:	08 95       	ret

00000618 <lin_rx_response>:
//
//  Warning: none
//------------------------------------------------------------------------------
unsigned char lin_rx_response (unsigned char l_type, unsigned char l_len) {                                                                                                         
                                                                                                                                                                      
    if (l_type == LIN_1X) {                                                                                                                                   
     618:	80 34       	cpi	r24, 0x40	; 64
     61a:	31 f4       	brne	.+12     	; 0x628 <lin_rx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                        
     61c:	e8 ec       	ldi	r30, 0xC8	; 200
     61e:	f0 e0       	ldi	r31, 0x00	; 0
     620:	80 81       	ld	r24, Z
     622:	80 64       	ori	r24, 0x40	; 64
     624:	80 83       	st	Z, r24
     626:	09 c0       	rjmp	.+18     	; 0x63a <lin_rx_response+0x22>
    } else if (l_type == LIN_2X) {                                                                                                                            
     628:	81 11       	cpse	r24, r1
     62a:	11 c0       	rjmp	.+34     	; 0x64e <lin_rx_response+0x36>
        Lin_2x_set_type();              // Change is necessary                                        
     62c:	e8 ec       	ldi	r30, 0xC8	; 200
     62e:	f0 e0       	ldi	r31, 0x00	; 0
     630:	80 81       	ld	r24, Z
     632:	80 83       	st	Z, r24
        Lin_set_rx_len(l_len);                                                                                                                        
     634:	6f 70       	andi	r22, 0x0F	; 15
     636:	60 93 cf 00 	sts	0x00CF, r22	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
     63a:	e8 ec       	ldi	r30, 0xC8	; 200
     63c:	f0 e0       	ldi	r31, 0x00	; 0
     63e:	80 81       	ld	r24, Z
     640:	8c 7f       	andi	r24, 0xFC	; 252
     642:	80 83       	st	Z, r24
     644:	80 81       	ld	r24, Z
     646:	82 60       	ori	r24, 0x02	; 2
     648:	80 83       	st	Z, r24
    return 1;                                                                                                                                                 
     64a:	81 e0       	ldi	r24, 0x01	; 1
     64c:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                        
    } else if (l_type == LIN_2X) {                                                                                                                            
        Lin_2x_set_type();              // Change is necessary                                        
        Lin_set_rx_len(l_len);                                                                                                                        
    } else {                                                                                                                                                  
        return 0;                                                                                                                                     
     64e:	80 e0       	ldi	r24, 0x00	; 0
    }                                                                                                                                                         
                                                                                                                                                              
    Lin_rx_response();          // Set command                                                
    return 1;                                                                                                                                                 
}
     650:	08 95       	ret

00000652 <lin_tx_response>:
//------------------------------------------------------------------------------
unsigned char lin_tx_response (unsigned char l_type, unsigned char *l_data, unsigned char l_len) {                                                                                     
                                                                                                                                                                         
unsigned char i;                                                                                                                                                         
                                                                                                                                                                         
    if (l_type == LIN_1X) {                                                                                                                                      
     652:	80 34       	cpi	r24, 0x40	; 64
     654:	31 f4       	brne	.+12     	; 0x662 <lin_tx_response+0x10>
        Lin_1x_set_type();              // Change is necessary                                           
     656:	e8 ec       	ldi	r30, 0xC8	; 200
     658:	f0 e0       	ldi	r31, 0x00	; 0
     65a:	80 81       	ld	r24, Z
     65c:	80 64       	ori	r24, 0x40	; 64
     65e:	80 83       	st	Z, r24
     660:	0b c0       	rjmp	.+22     	; 0x678 <lin_tx_response+0x26>
    } else if (l_type == LIN_2X) {                                                                                                                               
     662:	81 11       	cpse	r24, r1
     664:	25 c0       	rjmp	.+74     	; 0x6b0 <lin_tx_response+0x5e>
        Lin_2x_set_type();				// Change is necessary                                           
     666:	e8 ec       	ldi	r30, 0xC8	; 200
     668:	f0 e0       	ldi	r31, 0x00	; 0
     66a:	80 81       	ld	r24, Z
     66c:	80 83       	st	Z, r24
        Lin_set_tx_len(l_len);                                                                                                                           
     66e:	84 2f       	mov	r24, r20
     670:	82 95       	swap	r24
     672:	80 7f       	andi	r24, 0xF0	; 240
     674:	80 93 cf 00 	sts	0x00CF, r24	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
     678:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                                
     67c:	44 23       	and	r20, r20
     67e:	71 f0       	breq	.+28     	; 0x69c <lin_tx_response+0x4a>
     680:	fb 01       	movw	r30, r22
     682:	41 50       	subi	r20, 0x01	; 1
     684:	50 e0       	ldi	r21, 0x00	; 0
     686:	4f 5f       	subi	r20, 0xFF	; 255
     688:	5f 4f       	sbci	r21, 0xFF	; 255
     68a:	64 0f       	add	r22, r20
     68c:	75 1f       	adc	r23, r21
        Lin_set_data(*l_data++);                                                                                                                         
     68e:	a2 ed       	ldi	r26, 0xD2	; 210
     690:	b0 e0       	ldi	r27, 0x00	; 0
     692:	81 91       	ld	r24, Z+
     694:	8c 93       	st	X, r24
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_clear_index();                  // Data processing                                               
    for (i = 0; i < l_len; i++) {                                                                                                                                
     696:	e6 17       	cp	r30, r22
     698:	f7 07       	cpc	r31, r23
     69a:	d9 f7       	brne	.-10     	; 0x692 <lin_tx_response+0x40>
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
     69c:	e8 ec       	ldi	r30, 0xC8	; 200
     69e:	f0 e0       	ldi	r31, 0x00	; 0
     6a0:	80 81       	ld	r24, Z
     6a2:	8c 7f       	andi	r24, 0xFC	; 252
     6a4:	80 83       	st	Z, r24
     6a6:	80 81       	ld	r24, Z
     6a8:	83 60       	ori	r24, 0x03	; 3
     6aa:	80 83       	st	Z, r24
    return 1;                                                                                                                                                    
     6ac:	81 e0       	ldi	r24, 0x01	; 1
     6ae:	08 95       	ret
        Lin_1x_set_type();              // Change is necessary                                           
    } else if (l_type == LIN_2X) {                                                                                                                               
        Lin_2x_set_type();				// Change is necessary                                           
        Lin_set_tx_len(l_len);                                                                                                                           
    } else {                                                                                                                                                     
        return 0;                                                                                                                                        
     6b0:	80 e0       	ldi	r24, 0x00	; 0
        Lin_set_data(*l_data++);                                                                                                                         
    }                                                                                                                                                            
                                                                                                                                                                 
    Lin_tx_response();          // Set command                                                   
    return 1;                                                                                                                                                    
}
     6b2:	08 95       	ret

000006b4 <lin_get_response>:
//------------------------------------------------------------------------------
void lin_get_response (unsigned char *l_data) {                                                                                                                 
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
     6b4:	20 91 cf 00 	lds	r18, 0x00CF	; 0x8000cf <__EEPROM_REGION_LENGTH__+0x7f00cf>
     6b8:	2f 70       	andi	r18, 0x0F	; 15
    Lin_clear_index();                                                                                                                                  
     6ba:	10 92 d1 00 	sts	0x00D1, r1	; 0x8000d1 <__EEPROM_REGION_LENGTH__+0x7f00d1>
    for (i = 0; i < l_len; i++) {                                                                                                                       
     6be:	22 23       	and	r18, r18
     6c0:	71 f0       	breq	.+28     	; 0x6de <lin_get_response+0x2a>
     6c2:	fc 01       	movw	r30, r24
     6c4:	21 50       	subi	r18, 0x01	; 1
     6c6:	30 e0       	ldi	r19, 0x00	; 0
     6c8:	2f 5f       	subi	r18, 0xFF	; 255
     6ca:	3f 4f       	sbci	r19, 0xFF	; 255
     6cc:	82 0f       	add	r24, r18
     6ce:	93 1f       	adc	r25, r19
        (*l_data++) = Lin_get_data();                                                                                                           
     6d0:	a2 ed       	ldi	r26, 0xD2	; 210
     6d2:	b0 e0       	ldi	r27, 0x00	; 0
     6d4:	2c 91       	ld	r18, X
     6d6:	21 93       	st	Z+, r18
                                                                                                                                                                
unsigned char i, l_len;                                                                                                                                         
                                                                                                                                                                
    l_len = Lin_get_len();                                                                                                                        
    Lin_clear_index();                                                                                                                                  
    for (i = 0; i < l_len; i++) {                                                                                                                       
     6d8:	e8 17       	cp	r30, r24
     6da:	f9 07       	cpc	r31, r25
     6dc:	d9 f7       	brne	.-10     	; 0x6d4 <lin_get_response+0x20>
     6de:	08 95       	ret

000006e0 <kick_LIN_XCVR_WD>:

****************************************************************************/
static void kick_LIN_XCVR_WD(uint32_t unused)
{
    // Flip Parity
    Parity ^= 1;
     6e0:	90 91 1c 01 	lds	r25, 0x011C	; 0x80011c <Parity>
     6e4:	81 e0       	ldi	r24, 0x01	; 1
     6e6:	89 27       	eor	r24, r25
     6e8:	80 93 1c 01 	sts	0x011C, r24	; 0x80011c <Parity>

    // Kick xcvr watchdog
    if (0 == Parity)
     6ec:	81 11       	cpse	r24, r1
     6ee:	0a c0       	rjmp	.+20     	; 0x704 <kick_LIN_XCVR_WD+0x24>
    {
        // PA3 lo
        PORTA &= ~(1<<PINA3);
     6f0:	13 98       	cbi	0x02, 3	; 2
        // Restart timer for kick pulse length
        Start_Timer(&LIN_XCVR_Kick_Timer, KICK_LENGTH_MS);
     6f2:	42 e0       	ldi	r20, 0x02	; 2
     6f4:	50 e0       	ldi	r21, 0x00	; 0
     6f6:	60 e0       	ldi	r22, 0x00	; 0
     6f8:	70 e0       	ldi	r23, 0x00	; 0
     6fa:	8d e1       	ldi	r24, 0x1D	; 29
     6fc:	91 e0       	ldi	r25, 0x01	; 1
     6fe:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <Start_Timer>
     702:	08 95       	ret
    }
    else
    {
        // PA3 hi
        PORTA |= (1<<PINA3);
     704:	13 9a       	sbi	0x02, 3	; 2
        // Restart timer for kick frequency
        Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     706:	43 e2       	ldi	r20, 0x23	; 35
     708:	50 e0       	ldi	r21, 0x00	; 0
     70a:	60 e0       	ldi	r22, 0x00	; 0
     70c:	70 e0       	ldi	r23, 0x00	; 0
     70e:	8d e1       	ldi	r24, 0x1D	; 29
     710:	91 e0       	ldi	r25, 0x01	; 1
     712:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <Start_Timer>
     716:	08 95       	ret

00000718 <Init_LIN_XCVR_WD_Kicker>:

****************************************************************************/
void Init_LIN_XCVR_WD_Kicker(void)
{
    // Set up PINA3 to kick WD
    PORTA |= (1<<PINA3);
     718:	13 9a       	sbi	0x02, 3	; 2
    DDRA |= (1<<PINA3);
     71a:	0b 9a       	sbi	0x01, 3	; 1

    // Register timer
    Register_Timer(&LIN_XCVR_Kick_Timer, kick_LIN_XCVR_WD);
     71c:	60 e7       	ldi	r22, 0x70	; 112
     71e:	73 e0       	ldi	r23, 0x03	; 3
     720:	8d e1       	ldi	r24, 0x1D	; 29
     722:	91 e0       	ldi	r25, 0x01	; 1
     724:	0e 94 af 05 	call	0xb5e	; 0xb5e <Register_Timer>

    // Start timer
    Start_Timer(&LIN_XCVR_Kick_Timer, LIN_XCVR_WD_KICK_INTERVAL_MS);
     728:	43 e2       	ldi	r20, 0x23	; 35
     72a:	50 e0       	ldi	r21, 0x00	; 0
     72c:	60 e0       	ldi	r22, 0x00	; 0
     72e:	70 e0       	ldi	r23, 0x00	; 0
     730:	8d e1       	ldi	r24, 0x1D	; 29
     732:	91 e0       	ldi	r25, 0x01	; 1
     734:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <Start_Timer>
     738:	08 95       	ret

0000073a <main>:
{
    // *******************************
    // MICROCONTROLLER INITIALIZATIONS
    // *******************************
    // Disable global interrupts
    asm("cli");
     73a:	f8 94       	cli
    // >>> The internal 8 MHz clock is already chosen.

    // CLKDIV8 comes initially programmed which will divide the 8MHz clock by 8.
    // We need to write to the CLKPR to make the chip run at 8 MHz instead of 1 MHz:
    // (p. 38)
    CLKPR = 1 << CLKPCE;
     73c:	e1 e6       	ldi	r30, 0x61	; 97
     73e:	f0 e0       	ldi	r31, 0x00	; 0
     740:	80 e8       	ldi	r24, 0x80	; 128
     742:	80 83       	st	Z, r24
    CLKPR = 0;
     744:	10 82       	st	Z, r1
    //      make sure no port pins drive resistive loads
    
    // *******************************
    // CALL INITIALIZERS
    // *******************************
    Initialize_Framework();
     746:	0e 94 44 01 	call	0x288	; 0x288 <Initialize_Framework>
    
    // *******************************
    // ENABLE GLOBAL INTERRUPTS
    // *******************************
    asm("sei");
     74a:	78 94       	sei

    // *******************************
    // RUN EVENTS SERVICE
    // *******************************
    // Run the events service
    Run_Events();
     74c:	0e 94 07 01 	call	0x20e	; 0x20e <Run_Events>

    // *******************************
    // C NECESSARY RETURN
    // *******************************
    return 0;
}
     750:	80 e0       	ldi	r24, 0x00	; 0
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	08 95       	ret

00000756 <Init_Master_Service>:

****************************************************************************/
void Init_Master_Service(void)
{
    // Set LIN ID, no need for ADC, we are the master node
    My_Node_ID = MASTER_NODE_ID;
     756:	10 92 2f 01 	sts	0x012F, r1	; 0x80012f <My_Node_ID>

    // Initialize the data arrays to proper things
    // TODO:

    // Initialize LIN
    MS_LIN_Initialize(&My_Node_ID, &My_Command_Data[0], &My_Status_Data[0]);
     75a:	43 e2       	ldi	r20, 0x23	; 35
     75c:	51 e0       	ldi	r21, 0x01	; 1
     75e:	69 e2       	ldi	r22, 0x29	; 41
     760:	71 e0       	ldi	r23, 0x01	; 1
     762:	8f e2       	ldi	r24, 0x2F	; 47
     764:	91 e0       	ldi	r25, 0x01	; 1
     766:	0e 94 5d 04 	call	0x8ba	; 0x8ba <MS_LIN_Initialize>

    // Register scheduling timer
    Register_Timer(&Scheduling_Timer, Post_Event);
     76a:	6c ee       	ldi	r22, 0xEC	; 236
     76c:	70 e0       	ldi	r23, 0x00	; 0
     76e:	8a e0       	ldi	r24, 0x0A	; 10
     770:	91 e0       	ldi	r25, 0x01	; 1
     772:	0e 94 af 05 	call	0xb5e	; 0xb5e <Register_Timer>
    // Kick off scheduling timer
    // TEST! Pause LIN service for now
    // Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);

    // Register test timer & start
    Register_Timer(&Testing_Timer, Post_Event);
     776:	6c ee       	ldi	r22, 0xEC	; 236
     778:	70 e0       	ldi	r23, 0x00	; 0
     77a:	85 e0       	ldi	r24, 0x05	; 5
     77c:	91 e0       	ldi	r25, 0x01	; 1
     77e:	0e 94 af 05 	call	0xb5e	; 0xb5e <Register_Timer>
    Start_Timer(&Testing_Timer, 500);
     782:	44 ef       	ldi	r20, 0xF4	; 244
     784:	51 e0       	ldi	r21, 0x01	; 1
     786:	60 e0       	ldi	r22, 0x00	; 0
     788:	70 e0       	ldi	r23, 0x00	; 0
     78a:	85 e0       	ldi	r24, 0x05	; 5
     78c:	91 e0       	ldi	r25, 0x01	; 1
     78e:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <Start_Timer>
    PORTB &= ~(1<<PINB6);
     792:	2e 98       	cbi	0x05, 6	; 5
    DDRB |= (1<<PINB6);
     794:	26 9a       	sbi	0x04, 6	; 4
     796:	08 95       	ret

00000798 <Run_Master_Service>:
    Description
        Processes events for the master node

****************************************************************************/
void Run_Master_Service(uint32_t event_mask)
{
     798:	cf 93       	push	r28
     79a:	df 93       	push	r29
     79c:	cd b7       	in	r28, 0x3d	; 61
     79e:	de b7       	in	r29, 0x3e	; 62
     7a0:	2c 97       	sbiw	r28, 0x0c	; 12
     7a2:	0f b6       	in	r0, 0x3f	; 63
     7a4:	f8 94       	cli
     7a6:	de bf       	out	0x3e, r29	; 62
     7a8:	0f be       	out	0x3f, r0	; 63
     7aa:	cd bf       	out	0x3d, r28	; 61
    switch(event_mask)
     7ac:	68 30       	cpi	r22, 0x08	; 8
     7ae:	71 05       	cpc	r23, r1
     7b0:	81 05       	cpc	r24, r1
     7b2:	91 05       	cpc	r25, r1
     7b4:	31 f0       	breq	.+12     	; 0x7c2 <Run_Master_Service+0x2a>
     7b6:	60 34       	cpi	r22, 0x40	; 64
     7b8:	71 05       	cpc	r23, r1
     7ba:	81 05       	cpc	r24, r1
     7bc:	91 05       	cpc	r25, r1
     7be:	c9 f0       	breq	.+50     	; 0x7f2 <Run_Master_Service+0x5a>
     7c0:	73 c0       	rjmp	.+230    	; 0x8a8 <Run_Master_Service+0x110>
    {
        case EVT_MASTER_SCH_TIMEOUT:
            // Transmit next header in schedule
            Master_LIN_Broadcast_ID(Curr_Schedule_ID);
     7c2:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Curr_Schedule_ID>
     7c6:	0e 94 82 04 	call	0x904	; 0x904 <Master_LIN_Broadcast_ID>

****************************************************************************/
static void update_curr_schedule_id(void)
{
    // If we hit boundary condition, reset counter; otherwise increment
    if (((NUM_SLAVES<<1)+1) == Curr_Schedule_ID)
     7ca:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <Curr_Schedule_ID>
     7ce:	87 30       	cpi	r24, 0x07	; 7
     7d0:	21 f4       	brne	.+8      	; 0x7da <Run_Master_Service+0x42>
    {
        Curr_Schedule_ID = SCHEDULE_START_ID;
     7d2:	82 e0       	ldi	r24, 0x02	; 2
     7d4:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <Curr_Schedule_ID>
     7d8:	03 c0       	rjmp	.+6      	; 0x7e0 <Run_Master_Service+0x48>
    }
    else
    {
        Curr_Schedule_ID++;
     7da:	8f 5f       	subi	r24, 0xFF	; 255
     7dc:	80 93 09 01 	sts	0x0109, r24	; 0x800109 <Curr_Schedule_ID>
            // Transmit next header in schedule
            Master_LIN_Broadcast_ID(Curr_Schedule_ID);
            // Update schedule
            update_curr_schedule_id();
            // Restart timer
            Start_Timer(&Scheduling_Timer, SCHEDULE_INTERVAL_MS);
     7e0:	44 e0       	ldi	r20, 0x04	; 4
     7e2:	50 e0       	ldi	r21, 0x00	; 0
     7e4:	60 e0       	ldi	r22, 0x00	; 0
     7e6:	70 e0       	ldi	r23, 0x00	; 0
     7e8:	8a e0       	ldi	r24, 0x0A	; 10
     7ea:	91 e0       	ldi	r25, 0x01	; 1
     7ec:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <Start_Timer>
            break;
     7f0:	5b c0       	rjmp	.+182    	; 0x8a8 <Run_Master_Service+0x110>

        case EVT_TEST_TIMEOUT:
            // Just a test

            // TEST LIGHT SET ALG
            PORTB |= (1<<PINB6);
     7f2:	2e 9a       	sbi	0x05, 6	; 5
            slave_parameters_t test_slave;
            test_slave.fov = 100;
     7f4:	84 e6       	ldi	r24, 0x64	; 100
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	9c 87       	std	Y+12, r25	; 0x0c
     7fa:	8b 87       	std	Y+11, r24	; 0x0b
            test_slave.rect_position.x = 0;
     7fc:	1a 82       	std	Y+2, r1	; 0x02
     7fe:	19 82       	std	Y+1, r1	; 0x01
            test_slave.rect_position.y = 0;
     800:	1c 82       	std	Y+4, r1	; 0x04
     802:	1b 82       	std	Y+3, r1	; 0x03
            test_slave.position_max = 0;
     804:	1a 86       	std	Y+10, r1	; 0x0a
            test_slave.position_min = 10;
     806:	8a e0       	ldi	r24, 0x0A	; 10
     808:	89 87       	std	Y+9, r24	; 0x09
            test_slave.theta_max = 135;
     80a:	87 e8       	ldi	r24, 0x87	; 135
     80c:	90 e0       	ldi	r25, 0x00	; 0
     80e:	98 87       	std	Y+8, r25	; 0x08
     810:	8f 83       	std	Y+7, r24	; 0x07
            test_slave.theta_min = 45;
     812:	8d e2       	ldi	r24, 0x2D	; 45
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	9e 83       	std	Y+6, r25	; 0x06
     818:	8d 83       	std	Y+5, r24	; 0x05
            rect_vect_t test_point;
            test_point.x = 0;
            test_point.y = 1;
            slave_settings_t test_slave_settings;
            test_slave_settings = Compute_Individual_Light_Settings(&test_slave, test_point);
     81a:	40 e0       	ldi	r20, 0x00	; 0
     81c:	50 e0       	ldi	r21, 0x00	; 0
     81e:	61 e0       	ldi	r22, 0x01	; 1
     820:	70 e0       	ldi	r23, 0x00	; 0
     822:	ce 01       	movw	r24, r28
     824:	01 96       	adiw	r24, 0x01	; 1
     826:	0e 94 f4 01 	call	0x3e8	; 0x3e8 <Compute_Individual_Light_Settings>
            PORTB &= ~(1<<PINB6);
     82a:	2e 98       	cbi	0x05, 6	; 5

            // TEST SERVO
            // Hold servo position
            Hold_Analog_Servo_Position(position_counter);
     82c:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <position_counter>
     830:	0e 94 da 00 	call	0x1b4	; 0x1b4 <Hold_Analog_Servo_Position>
            if ((10 == position_counter) || (0 == position_counter)) {parity ^= 1;};
     834:	80 91 04 01 	lds	r24, 0x0104	; 0x800104 <position_counter>
     838:	8a 30       	cpi	r24, 0x0A	; 10
     83a:	11 f0       	breq	.+4      	; 0x840 <Run_Master_Service+0xa8>
     83c:	81 11       	cpse	r24, r1
     83e:	06 c0       	rjmp	.+12     	; 0x84c <Run_Master_Service+0xb4>
     840:	20 91 21 01 	lds	r18, 0x0121	; 0x800121 <parity>
     844:	91 e0       	ldi	r25, 0x01	; 1
     846:	92 27       	eor	r25, r18
     848:	90 93 21 01 	sts	0x0121, r25	; 0x800121 <parity>
            if (parity)
     84c:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <parity>
     850:	99 23       	and	r25, r25
     852:	21 f0       	breq	.+8      	; 0x85c <Run_Master_Service+0xc4>
            {
                position_counter--;
     854:	81 50       	subi	r24, 0x01	; 1
     856:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <position_counter>
     85a:	12 c0       	rjmp	.+36     	; 0x880 <Run_Master_Service+0xe8>
            }
            else
            {
                position_counter++;
     85c:	8f 5f       	subi	r24, 0xFF	; 255
     85e:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <position_counter>
     862:	0e c0       	rjmp	.+28     	; 0x880 <Run_Master_Service+0xe8>
                My_Command_Data[temp_index+1] = 0xFF;
            }

            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
            test_counter++;
     864:	80 93 22 01 	sts	0x0122, r24	; 0x800122 <test_counter>
     868:	02 c0       	rjmp	.+4      	; 0x86e <Run_Master_Service+0xd6>
            if (100 < test_counter) {test_counter = 0;};
     86a:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <test_counter>
            Start_Timer(&Testing_Timer, 500);
     86e:	44 ef       	ldi	r20, 0xF4	; 244
     870:	51 e0       	ldi	r21, 0x01	; 1
     872:	60 e0       	ldi	r22, 0x00	; 0
     874:	70 e0       	ldi	r23, 0x00	; 0
     876:	85 e0       	ldi	r24, 0x05	; 5
     878:	91 e0       	ldi	r25, 0x01	; 1
     87a:	0e 94 fc 05 	call	0xbf8	; 0xbf8 <Start_Timer>
            break;
     87e:	14 c0       	rjmp	.+40     	; 0x8a8 <Run_Master_Service+0x110>
                position_counter++;
            }
            for (int i = 0; i < NUM_SLAVES; i++)
            {
                uint8_t temp_index = i<<1;
                My_Command_Data[temp_index] = test_counter;
     880:	60 91 22 01 	lds	r22, 0x0122	; 0x800122 <test_counter>
     884:	e9 e2       	ldi	r30, 0x29	; 41
     886:	f1 e0       	ldi	r31, 0x01	; 1
     888:	60 83       	st	Z, r22
                My_Command_Data[temp_index+1] = 0xFF;
     88a:	8f ef       	ldi	r24, 0xFF	; 255
     88c:	81 83       	std	Z+1, r24	; 0x01
                position_counter++;
            }
            for (int i = 0; i < NUM_SLAVES; i++)
            {
                uint8_t temp_index = i<<1;
                My_Command_Data[temp_index] = test_counter;
     88e:	62 83       	std	Z+2, r22	; 0x02
                My_Command_Data[temp_index+1] = 0xFF;
     890:	83 83       	std	Z+3, r24	; 0x03
                position_counter++;
            }
            for (int i = 0; i < NUM_SLAVES; i++)
            {
                uint8_t temp_index = i<<1;
                My_Command_Data[temp_index] = test_counter;
     892:	64 83       	std	Z+4, r22	; 0x04
                My_Command_Data[temp_index+1] = 0xFF;
     894:	85 83       	std	Z+5, r24	; 0x05
            }

            // TEST PWM
            Set_PWM_Duty_Cycle(pwm_channel_b, test_counter);
     896:	81 e0       	ldi	r24, 0x01	; 1
     898:	0e 94 59 05 	call	0xab2	; 0xab2 <Set_PWM_Duty_Cycle>
            test_counter++;
     89c:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <test_counter>
     8a0:	8f 5f       	subi	r24, 0xFF	; 255
            if (100 < test_counter) {test_counter = 0;};
     8a2:	85 36       	cpi	r24, 0x65	; 101
     8a4:	10 f7       	brcc	.-60     	; 0x86a <Run_Master_Service+0xd2>
     8a6:	de cf       	rjmp	.-68     	; 0x864 <Run_Master_Service+0xcc>
            break;

        default:
            break;
    }
}
     8a8:	2c 96       	adiw	r28, 0x0c	; 12
     8aa:	0f b6       	in	r0, 0x3f	; 63
     8ac:	f8 94       	cli
     8ae:	de bf       	out	0x3e, r29	; 62
     8b0:	0f be       	out	0x3f, r0	; 63
     8b2:	cd bf       	out	0x3d, r28	; 61
     8b4:	df 91       	pop	r29
     8b6:	cf 91       	pop	r28
     8b8:	08 95       	ret

000008ba <MS_LIN_Initialize>:
        Initializes the LIN bus for the nodes based on ATtiny167

****************************************************************************/
void MS_LIN_Initialize(uint8_t * p_this_node_id, uint8_t * p_command_data, \
    uint8_t * p_status_data)
{
     8ba:	ef 92       	push	r14
     8bc:	ff 92       	push	r15
     8be:	0f 93       	push	r16
     8c0:	1f 93       	push	r17
     8c2:	cf 93       	push	r28
     8c4:	df 93       	push	r29
     8c6:	7c 01       	movw	r14, r24
     8c8:	8b 01       	movw	r16, r22
     8ca:	ea 01       	movw	r28, r20
    // 0. Enable the LIN transceiver via PA4 which is connected on ENABLE
    PORTA |= (1<<PINA4);
     8cc:	14 9a       	sbi	0x02, 4	; 2
    DDRA |= (1<<PINA4);
     8ce:	0c 9a       	sbi	0x01, 4	; 1

    // 1. Call the LIN init function from the driver layer
    // * Arguments are found in lin_drv.h, config.h
    lin_init((OUR_LIN_SPEC), (CONF_LINBRR));
     8d0:	4c e0       	ldi	r20, 0x0C	; 12
     8d2:	50 e0       	ldi	r21, 0x00	; 0
     8d4:	60 e0       	ldi	r22, 0x00	; 0
     8d6:	70 e0       	ldi	r23, 0x00	; 0
     8d8:	80 e0       	ldi	r24, 0x00	; 0
     8da:	0e 94 ac 02 	call	0x558	; 0x558 <lin_init>

    // 2. Save the pointer to this node's ID
    p_My_Node_ID = p_this_node_id;
     8de:	f0 92 36 01 	sts	0x0136, r15	; 0x800136 <p_My_Node_ID+0x1>
     8e2:	e0 92 35 01 	sts	0x0135, r14	; 0x800135 <p_My_Node_ID>

    // 3. Save the pointers to the data stores
    p_My_Command_Data = p_command_data;
     8e6:	10 93 34 01 	sts	0x0134, r17	; 0x800134 <p_My_Command_Data+0x1>
     8ea:	00 93 33 01 	sts	0x0133, r16	; 0x800133 <p_My_Command_Data>
    p_My_Status_Data = p_status_data;
     8ee:	d0 93 32 01 	sts	0x0132, r29	; 0x800132 <p_My_Status_Data+0x1>
     8f2:	c0 93 31 01 	sts	0x0131, r28	; 0x800131 <p_My_Status_Data>
}
     8f6:	df 91       	pop	r29
     8f8:	cf 91       	pop	r28
     8fa:	1f 91       	pop	r17
     8fc:	0f 91       	pop	r16
     8fe:	ff 90       	pop	r15
     900:	ef 90       	pop	r14
     902:	08 95       	ret

00000904 <Master_LIN_Broadcast_ID>:

****************************************************************************/
void Master_LIN_Broadcast_ID(uint8_t slave_id)
{
    // Broadcast the LIN header
    lin_tx_header((OUR_LIN_SPEC), slave_id, 0);
     904:	40 e0       	ldi	r20, 0x00	; 0
     906:	68 2f       	mov	r22, r24
     908:	80 e0       	ldi	r24, 0x00	; 0
     90a:	0e 94 d6 02 	call	0x5ac	; 0x5ac <lin_tx_header>
     90e:	08 95       	ret

00000910 <__vector_12>:
    Description
        Handles LIN specific interrupts

****************************************************************************/
ISR(LIN_TC_vect)
{
     910:	1f 92       	push	r1
     912:	0f 92       	push	r0
     914:	0f b6       	in	r0, 0x3f	; 63
     916:	0f 92       	push	r0
     918:	11 24       	eor	r1, r1
     91a:	2f 93       	push	r18
     91c:	3f 93       	push	r19
     91e:	4f 93       	push	r20
     920:	5f 93       	push	r21
     922:	6f 93       	push	r22
     924:	7f 93       	push	r23
     926:	8f 93       	push	r24
     928:	9f 93       	push	r25
     92a:	af 93       	push	r26
     92c:	bf 93       	push	r27
     92e:	ef 93       	push	r30
     930:	ff 93       	push	r31
    // Get interrupt cause
    switch (Lin_get_it())
     932:	80 91 c9 00 	lds	r24, 0x00C9	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
     936:	8f 70       	andi	r24, 0x0F	; 15
     938:	82 30       	cpi	r24, 0x02	; 2
     93a:	09 f4       	brne	.+2      	; 0x93e <__vector_12+0x2e>
     93c:	68 c0       	rjmp	.+208    	; 0xa0e <__vector_12+0xfe>
     93e:	84 30       	cpi	r24, 0x04	; 4
     940:	21 f0       	breq	.+8      	; 0x94a <__vector_12+0x3a>
     942:	81 30       	cpi	r24, 0x01	; 1
     944:	09 f0       	breq	.+2      	; 0x948 <__vector_12+0x38>
     946:	66 c0       	rjmp	.+204    	; 0xa14 <__vector_12+0x104>
     948:	37 c0       	rjmp	.+110    	; 0x9b8 <__vector_12+0xa8>

****************************************************************************/
static void lin_id_task(void)
{
    // Create copy of ID, make sure this gives only the lower 6 bits
    uint8_t temp_id = Lin_get_id();
     94a:	90 91 d0 00 	lds	r25, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
     94e:	69 2f       	mov	r22, r25
     950:	6f 73       	andi	r22, 0x3F	; 63

    // This ID matches my ID. It must be a command sent from the master.
    if (temp_id == *p_My_Node_ID)
     952:	e0 91 35 01 	lds	r30, 0x0135	; 0x800135 <p_My_Node_ID>
     956:	f0 91 36 01 	lds	r31, 0x0136	; 0x800136 <p_My_Node_ID+0x1>
     95a:	80 81       	ld	r24, Z
     95c:	68 13       	cpse	r22, r24
     95e:	05 c0       	rjmp	.+10     	; 0x96a <__vector_12+0x5a>
    {
        // Prepare LIN module for receive.
        lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     960:	62 e0       	ldi	r22, 0x02	; 2
     962:	80 e0       	ldi	r24, 0x00	; 0
     964:	0e 94 0c 03 	call	0x618	; 0x618 <lin_rx_response>
     968:	23 c0       	rjmp	.+70     	; 0x9b0 <__vector_12+0xa0>
    }

    // This ID matches my ID. It must be a status request from the master.
    else if (temp_id == ((*p_My_Node_ID)|REQUEST_MASK))
     96a:	28 2f       	mov	r18, r24
     96c:	21 60       	ori	r18, 0x01	; 1
     96e:	62 13       	cpse	r22, r18
     970:	09 c0       	rjmp	.+18     	; 0x984 <__vector_12+0x74>
    {
        // Prepare LIN module for transmit.
        // We must be a slave so My_Command_Data is 2 bytes long only.
        lin_tx_response((OUR_LIN_SPEC), p_My_Status_Data, (LIN_PACKET_LEN));
     972:	60 91 31 01 	lds	r22, 0x0131	; 0x800131 <p_My_Status_Data>
     976:	70 91 32 01 	lds	r23, 0x0132	; 0x800132 <p_My_Status_Data+0x1>
     97a:	42 e0       	ldi	r20, 0x02	; 2
     97c:	80 e0       	ldi	r24, 0x00	; 0
     97e:	0e 94 29 03 	call	0x652	; 0x652 <lin_tx_response>
     982:	16 c0       	rjmp	.+44     	; 0x9b0 <__vector_12+0xa0>

    // This ID doesn't match my ID.
    else
    {
        // If we're the master, we must have sent this ID
        if (MASTER_NODE_ID == *p_My_Node_ID)
     984:	81 11       	cpse	r24, r1
     986:	14 c0       	rjmp	.+40     	; 0x9b0 <__vector_12+0xa0>
        {
            // Prepare LIN module for transmit if we sent a command.
            if (0 == (temp_id & REQUEST_MASK))
     988:	90 fd       	sbrc	r25, 0
     98a:	0e c0       	rjmp	.+28     	; 0x9a8 <__vector_12+0x98>
            {
                // Make sure we send the right command based on the slave ID.
                // The master has a My_Command_Data array that is 2*n bytes long.
                // Where n is the number of slaves in the system.
                uint8_t * p_slave_command = p_My_Command_Data + temp_id - 2;
     98c:	70 e0       	ldi	r23, 0x00	; 0
     98e:	62 50       	subi	r22, 0x02	; 2
     990:	71 09       	sbc	r23, r1
     992:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <p_My_Command_Data>
     996:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <p_My_Command_Data+0x1>
     99a:	68 0f       	add	r22, r24
     99c:	79 1f       	adc	r23, r25
                lin_tx_response((OUR_LIN_SPEC), p_slave_command, (LIN_PACKET_LEN));
     99e:	42 e0       	ldi	r20, 0x02	; 2
     9a0:	80 e0       	ldi	r24, 0x00	; 0
     9a2:	0e 94 29 03 	call	0x652	; 0x652 <lin_tx_response>
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__vector_12+0xa0>
            }
            // Prepare LIN module for receive if we sent a request.
            else
            {
                lin_rx_response((OUR_LIN_SPEC), (LIN_PACKET_LEN));
     9a8:	62 e0       	ldi	r22, 0x02	; 2
     9aa:	80 e0       	ldi	r24, 0x00	; 0
     9ac:	0e 94 0c 03 	call	0x618	; 0x618 <lin_rx_response>
    switch (Lin_get_it())
    {
        // We received an ID
        case LIN_IDOK:
            lin_id_task();
            Lin_clear_idok_it();
     9b0:	84 e0       	ldi	r24, 0x04	; 4
     9b2:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
     9b6:	2e c0       	rjmp	.+92     	; 0xa14 <__vector_12+0x104>
****************************************************************************/
static void lin_rx_task(void)
{
    // Copy the rx data to our appropriate data store
    // If we're the master, copy to our status array and post event
    if (MASTER_NODE_ID == *p_My_Node_ID)
     9b8:	e0 91 35 01 	lds	r30, 0x0135	; 0x800135 <p_My_Node_ID>
     9bc:	f0 91 36 01 	lds	r31, 0x0136	; 0x800136 <p_My_Node_ID+0x1>
     9c0:	80 81       	ld	r24, Z
     9c2:	81 11       	cpse	r24, r1
     9c4:	14 c0       	rjmp	.+40     	; 0x9ee <__vector_12+0xde>
    {
        // TODO: Not entirely sure if the ID is saved during the receive...
        lin_get_response(p_My_Status_Data + (Lin_get_id() & SLAVE_BASE_MASK) - 2);
     9c6:	80 91 d0 00 	lds	r24, 0x00D0	; 0x8000d0 <__EEPROM_REGION_LENGTH__+0x7f00d0>
     9ca:	8e 73       	andi	r24, 0x3E	; 62
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	02 97       	sbiw	r24, 0x02	; 2
     9d0:	20 91 31 01 	lds	r18, 0x0131	; 0x800131 <p_My_Status_Data>
     9d4:	30 91 32 01 	lds	r19, 0x0132	; 0x800132 <p_My_Status_Data+0x1>
     9d8:	82 0f       	add	r24, r18
     9da:	93 1f       	adc	r25, r19
     9dc:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <lin_get_response>

        // Post event
        Post_Event(EVT_MASTER_NEW_STS);
     9e0:	60 e1       	ldi	r22, 0x10	; 16
     9e2:	70 e0       	ldi	r23, 0x00	; 0
     9e4:	80 e0       	ldi	r24, 0x00	; 0
     9e6:	90 e0       	ldi	r25, 0x00	; 0
     9e8:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <Post_Event>
     9ec:	0c c0       	rjmp	.+24     	; 0xa06 <__vector_12+0xf6>
    }
    // If we're a slave, copy to our command array and post event
    else
    {
        // Copy command
        lin_get_response(p_My_Command_Data);
     9ee:	80 91 33 01 	lds	r24, 0x0133	; 0x800133 <p_My_Command_Data>
     9f2:	90 91 34 01 	lds	r25, 0x0134	; 0x800134 <p_My_Command_Data+0x1>
     9f6:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <lin_get_response>

        // Post event
        Post_Event(EVT_SLAVE_NEW_CMD);
     9fa:	62 e0       	ldi	r22, 0x02	; 2
     9fc:	70 e0       	ldi	r23, 0x00	; 0
     9fe:	80 e0       	ldi	r24, 0x00	; 0
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	0e 94 ec 00 	call	0x1d8	; 0x1d8 <Post_Event>
            break;

        // We received a data packet
        case LIN_RXOK:
            lin_rx_task();
            Lin_clear_rxok_it();
     a06:	81 e0       	ldi	r24, 0x01	; 1
     a08:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
            break;
     a0c:	03 c0       	rjmp	.+6      	; 0xa14 <__vector_12+0x104>

        // We transmitted a data packet
        case LIN_TXOK:
            lin_tx_task();
            Lin_clear_txok_it();
     a0e:	82 e0       	ldi	r24, 0x02	; 2
     a10:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>

        // The interrupt did not correspond to LIN
        default:
            break;
    } // End Switch
}
     a14:	ff 91       	pop	r31
     a16:	ef 91       	pop	r30
     a18:	bf 91       	pop	r27
     a1a:	af 91       	pop	r26
     a1c:	9f 91       	pop	r25
     a1e:	8f 91       	pop	r24
     a20:	7f 91       	pop	r23
     a22:	6f 91       	pop	r22
     a24:	5f 91       	pop	r21
     a26:	4f 91       	pop	r20
     a28:	3f 91       	pop	r19
     a2a:	2f 91       	pop	r18
     a2c:	0f 90       	pop	r0
     a2e:	0f be       	out	0x3f, r0	; 63
     a30:	0f 90       	pop	r0
     a32:	1f 90       	pop	r1
     a34:	18 95       	reti

00000a36 <__vector_13>:

ISR(LIN_ERR_vect)
{
     a36:	1f 92       	push	r1
     a38:	0f 92       	push	r0
     a3a:	0f b6       	in	r0, 0x3f	; 63
     a3c:	0f 92       	push	r0
     a3e:	11 24       	eor	r1, r1
     a40:	8f 93       	push	r24
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
     a42:	80 91 cb 00 	lds	r24, 0x00CB	; 0x8000cb <__EEPROM_REGION_LENGTH__+0x7f00cb>

****************************************************************************/
static void lin_err_task(void)
{
    // Increment error count
    My_LIN_Error_Count++;
     a46:	80 91 30 01 	lds	r24, 0x0130	; 0x800130 <My_LIN_Error_Count>
     a4a:	8f 5f       	subi	r24, 0xFF	; 255
     a4c:	80 93 30 01 	sts	0x0130, r24	; 0x800130 <My_LIN_Error_Count>
ISR(LIN_ERR_vect)
{
    // Get Error Status, do task, and clear int
    Lin_get_error_status();
    lin_err_task();
    Lin_clear_err_it();
     a50:	88 e0       	ldi	r24, 0x08	; 8
     a52:	80 93 c9 00 	sts	0x00C9, r24	; 0x8000c9 <__EEPROM_REGION_LENGTH__+0x7f00c9>
     a56:	8f 91       	pop	r24
     a58:	0f 90       	pop	r0
     a5a:	0f be       	out	0x3f, r0	; 63
     a5c:	0f 90       	pop	r0
     a5e:	1f 90       	pop	r1
     a60:	18 95       	reti

00000a62 <Init_PWM_Module>:
{
    // We need to ensure no interrupts occur when accessing 16-bit registers
    // (Just for safety, no ISR should be able to access these registers anyways.)
    // Even though the C code is one line for accessing 16-bit registers,
    //      in ASM it will be done in two cycles.
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     a62:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     a64:	f8 94       	cli
    {
        // Clear Control Register C
        // "However, for ensuring compatibility with future devices,
        //      these bits must be set to zero when TCCR1A is written 
        //      when operating in a PWM mode."
        TCCR1C = 0;
     a66:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__EEPROM_REGION_LENGTH__+0x7f0082>

        // Disable Timer1 interrupts
        TIMSK1 = 0;
     a6a:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__EEPROM_REGION_LENGTH__+0x7f006f>

        // Set up pins for PWM output (p. 85)
        TCCR1D = ((1<<PWM_CH_A_PIN_ENABLE)|(1<<PWM_CH_B_PIN_ENABLE));
     a6e:	84 e2       	ldi	r24, 0x24	; 36
     a70:	80 93 83 00 	sts	0x0083, r24	; 0x800083 <__EEPROM_REGION_LENGTH__+0x7f0083>
        DDRB |= ((1<<PWM_CH_A_PIN)|(1<<PWM_CH_B_PIN));
     a74:	84 b1       	in	r24, 0x04	; 4
     a76:	88 61       	ori	r24, 0x18	; 24
     a78:	84 b9       	out	0x04, r24	; 4

        // Set TOP values for A/B counters, executes in 1 asm lines
        ICR1 = TIMER_1_TOP;
     a7a:	8f e1       	ldi	r24, 0x1F	; 31
     a7c:	93 e0       	ldi	r25, 0x03	; 3
     a7e:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__EEPROM_REGION_LENGTH__+0x7f0087>
     a82:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__EEPROM_REGION_LENGTH__+0x7f0086>

        // Set output compare to value that sets lines low (0% duty cycle)
        OCR1A = OCR_DC_ZERO;
     a86:	8f ef       	ldi	r24, 0xFF	; 255
     a88:	9f ef       	ldi	r25, 0xFF	; 255
     a8a:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
     a8e:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
        OCR1B = OCR_DC_ZERO;
     a92:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     a96:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
        // Set (COM1A/B[0:1]) for output pin high on match, low on TOP
        //      (Per Table 12-2 on p. 132)
        // Set WGM1[0:3]=1110b to define TOP in ICR1A register.
        //      Define TOP in ICR1 register, instead of OCR1A (explanation on p. 125)
        //      (Run at a fixed frequency with varying duty cycles)
        TCCR1A = ((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0) \
     a9a:	82 ef       	ldi	r24, 0xF2	; 242
     a9c:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__EEPROM_REGION_LENGTH__+0x7f0080>
                    |(1<<WGM11)|(0<<WGM10));

        // Set WGM1[0:3]=1110b
        TCCR1B = ((1<<WGM13)|(1<<WGM12));
     aa0:	e1 e8       	ldi	r30, 0x81	; 129
     aa2:	f0 e0       	ldi	r31, 0x00	; 0
     aa4:	88 e1       	ldi	r24, 0x18	; 24
     aa6:	80 83       	st	Z, r24

        // Start the clock by selecting a prescaler of f_clk/1 (CS10 set)
        // We want to aim for a frequency of 1 kHz
        // PWM freq is:
        //      f_pwm = f_clk/(prescale*(1+TOP))
        TCCR1B |= (1<<CS10);
     aa8:	80 81       	ld	r24, Z
     aaa:	81 60       	ori	r24, 0x01	; 1
     aac:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     aae:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     ab0:	08 95       	ret

00000ab2 <Set_PWM_Duty_Cycle>:
void Set_PWM_Duty_Cycle(pwm_channel_t this_channel, uint8_t new_duty_cycle)
{
    // Set OCR1 for the requested channel
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
     ab2:	88 23       	and	r24, r24
     ab4:	19 f0       	breq	.+6      	; 0xabc <Set_PWM_Duty_Cycle+0xa>
     ab6:	81 30       	cpi	r24, 0x01	; 1
     ab8:	c1 f0       	breq	.+48     	; 0xaea <Set_PWM_Duty_Cycle+0x38>
     aba:	08 95       	ret
     abc:	65 36       	cpi	r22, 0x65	; 101
     abe:	08 f0       	brcs	.+2      	; 0xac2 <Set_PWM_Duty_Cycle+0x10>
     ac0:	64 e6       	ldi	r22, 0x64	; 100
    {
        duty_cycle = 100;
    }
    
    // Return the calculated value
    if (0 < duty_cycle)
     ac2:	66 23       	and	r22, r22
     ac4:	59 f0       	breq	.+22     	; 0xadc <Set_PWM_Duty_Cycle+0x2a>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
     ac6:	84 e6       	ldi	r24, 0x64	; 100
     ac8:	90 e0       	ldi	r25, 0x00	; 0
     aca:	86 1b       	sub	r24, r22
     acc:	91 09       	sbc	r25, r1
     ace:	88 0f       	add	r24, r24
     ad0:	99 1f       	adc	r25, r25
     ad2:	88 0f       	add	r24, r24
     ad4:	99 1f       	adc	r25, r25
     ad6:	88 0f       	add	r24, r24
     ad8:	99 1f       	adc	r25, r25
     ada:	02 c0       	rjmp	.+4      	; 0xae0 <Set_PWM_Duty_Cycle+0x2e>
    }
    return OCR_DC_ZERO;
     adc:	8f ef       	ldi	r24, 0xFF	; 255
     ade:	9f ef       	ldi	r25, 0xFF	; 255
    // *Note: no need for atomic operation since OCR is double buffered

    switch(this_channel)
    {
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
     ae0:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__EEPROM_REGION_LENGTH__+0x7f0089>
     ae4:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__EEPROM_REGION_LENGTH__+0x7f0088>
            break;
     ae8:	08 95       	ret
     aea:	65 36       	cpi	r22, 0x65	; 101
     aec:	08 f0       	brcs	.+2      	; 0xaf0 <Set_PWM_Duty_Cycle+0x3e>
     aee:	64 e6       	ldi	r22, 0x64	; 100
    {
        duty_cycle = 100;
    }
    
    // Return the calculated value
    if (0 < duty_cycle)
     af0:	66 23       	and	r22, r22
     af2:	59 f0       	breq	.+22     	; 0xb0a <Set_PWM_Duty_Cycle+0x58>
    {
        return ((TIMER_1_TOP+1)-((TIMER_1_TOP+1)/100)*duty_cycle);
     af4:	84 e6       	ldi	r24, 0x64	; 100
     af6:	90 e0       	ldi	r25, 0x00	; 0
     af8:	86 1b       	sub	r24, r22
     afa:	91 09       	sbc	r25, r1
     afc:	88 0f       	add	r24, r24
     afe:	99 1f       	adc	r25, r25
     b00:	88 0f       	add	r24, r24
     b02:	99 1f       	adc	r25, r25
     b04:	88 0f       	add	r24, r24
     b06:	99 1f       	adc	r25, r25
     b08:	02 c0       	rjmp	.+4      	; 0xb0e <Set_PWM_Duty_Cycle+0x5c>
    }
    return OCR_DC_ZERO;
     b0a:	8f ef       	ldi	r24, 0xFF	; 255
     b0c:	9f ef       	ldi	r25, 0xFF	; 255
        case pwm_channel_a:
            OCR1A = calc_OCR_count(new_duty_cycle);
            break;

        case pwm_channel_b:
            OCR1B = calc_OCR_count(new_duty_cycle);
     b0e:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__EEPROM_REGION_LENGTH__+0x7f008b>
     b12:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__EEPROM_REGION_LENGTH__+0x7f008a>
     b16:	08 95       	ret

00000b18 <Init_Timer_Module>:
        }
    }
    
    // Return
    return return_val;
}
     b18:	e7 e3       	ldi	r30, 0x37	; 55
     b1a:	f1 e0       	ldi	r31, 0x01	; 1
     b1c:	ab e3       	ldi	r26, 0x3B	; 59
     b1e:	b1 e0       	ldi	r27, 0x01	; 1
     b20:	8f e9       	ldi	r24, 0x9F	; 159
     b22:	91 e0       	ldi	r25, 0x01	; 1
     b24:	11 82       	std	Z+1, r1	; 0x01
     b26:	10 82       	st	Z, r1
     b28:	13 82       	std	Z+3, r1	; 0x03
     b2a:	12 82       	std	Z+2, r1	; 0x02
     b2c:	1c 92       	st	X, r1
     b2e:	15 82       	std	Z+5, r1	; 0x05
     b30:	16 82       	std	Z+6, r1	; 0x06
     b32:	17 82       	std	Z+7, r1	; 0x07
     b34:	10 86       	std	Z+8, r1	; 0x08
     b36:	11 86       	std	Z+9, r1	; 0x09
     b38:	12 86       	std	Z+10, r1	; 0x0a
     b3a:	13 86       	std	Z+11, r1	; 0x0b
     b3c:	14 86       	std	Z+12, r1	; 0x0c
     b3e:	3d 96       	adiw	r30, 0x0d	; 13
     b40:	1d 96       	adiw	r26, 0x0d	; 13
     b42:	e8 17       	cp	r30, r24
     b44:	f9 07       	cpc	r31, r25
     b46:	71 f7       	brne	.-36     	; 0xb24 <Init_Timer_Module+0xc>
     b48:	15 bc       	out	0x25, r1	; 37
     b4a:	16 bc       	out	0x26, r1	; 38
     b4c:	18 bc       	out	0x28, r1	; 40
     b4e:	88 b5       	in	r24, 0x28	; 40
     b50:	8c 59       	subi	r24, 0x9C	; 156
     b52:	88 bd       	out	0x28, r24	; 40
     b54:	82 e0       	ldi	r24, 0x02	; 2
     b56:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__EEPROM_REGION_LENGTH__+0x7f006e>
     b5a:	86 bd       	out	0x26, r24	; 38
     b5c:	08 95       	ret

00000b5e <Register_Timer>:
     b5e:	cf 93       	push	r28
     b60:	df 93       	push	r29
     b62:	c0 91 37 01 	lds	r28, 0x0137	; 0x800137 <Timers>
     b66:	d0 91 38 01 	lds	r29, 0x0138	; 0x800138 <Timers+0x1>
     b6a:	c8 17       	cp	r28, r24
     b6c:	d9 07       	cpc	r29, r25
     b6e:	09 f4       	brne	.+2      	; 0xb72 <Register_Timer+0x14>
     b70:	40 c0       	rjmp	.+128    	; 0xbf2 <Register_Timer+0x94>
     b72:	a7 e3       	ldi	r26, 0x37	; 55
     b74:	b1 e0       	ldi	r27, 0x01	; 1
     b76:	42 e9       	ldi	r20, 0x92	; 146
     b78:	51 e0       	ldi	r21, 0x01	; 1
     b7a:	fd 01       	movw	r30, r26
     b7c:	25 85       	ldd	r18, Z+13	; 0x0d
     b7e:	36 85       	ldd	r19, Z+14	; 0x0e
     b80:	28 17       	cp	r18, r24
     b82:	39 07       	cpc	r19, r25
     b84:	b1 f1       	breq	.+108    	; 0xbf2 <Register_Timer+0x94>
     b86:	3d 96       	adiw	r30, 0x0d	; 13
     b88:	e4 17       	cp	r30, r20
     b8a:	f5 07       	cpc	r31, r21
     b8c:	b9 f7       	brne	.-18     	; 0xb7c <Register_Timer+0x1e>
     b8e:	2c c0       	rjmp	.+88     	; 0xbe8 <Register_Timer+0x8a>
     b90:	1d 96       	adiw	r26, 0x0d	; 13
     b92:	4d 91       	ld	r20, X+
     b94:	5c 91       	ld	r21, X
     b96:	1e 97       	sbiw	r26, 0x0e	; 14
     b98:	45 2b       	or	r20, r21
     b9a:	f9 f4       	brne	.+62     	; 0xbda <Register_Timer+0x7c>
     b9c:	02 c0       	rjmp	.+4      	; 0xba2 <Register_Timer+0x44>
     b9e:	20 e0       	ldi	r18, 0x00	; 0
     ba0:	30 e0       	ldi	r19, 0x00	; 0
     ba2:	f9 01       	movw	r30, r18
     ba4:	ee 0f       	add	r30, r30
     ba6:	ff 1f       	adc	r31, r31
     ba8:	e2 0f       	add	r30, r18
     baa:	f3 1f       	adc	r31, r19
     bac:	ee 0f       	add	r30, r30
     bae:	ff 1f       	adc	r31, r31
     bb0:	ee 0f       	add	r30, r30
     bb2:	ff 1f       	adc	r31, r31
     bb4:	2e 0f       	add	r18, r30
     bb6:	3f 1f       	adc	r19, r31
     bb8:	f9 01       	movw	r30, r18
     bba:	e9 5c       	subi	r30, 0xC9	; 201
     bbc:	fe 4f       	sbci	r31, 0xFE	; 254
     bbe:	91 83       	std	Z+1, r25	; 0x01
     bc0:	80 83       	st	Z, r24
     bc2:	73 83       	std	Z+3, r23	; 0x03
     bc4:	62 83       	std	Z+2, r22	; 0x02
     bc6:	14 82       	std	Z+4, r1	; 0x04
     bc8:	15 82       	std	Z+5, r1	; 0x05
     bca:	16 82       	std	Z+6, r1	; 0x06
     bcc:	17 82       	std	Z+7, r1	; 0x07
     bce:	10 86       	std	Z+8, r1	; 0x08
     bd0:	11 86       	std	Z+9, r1	; 0x09
     bd2:	12 86       	std	Z+10, r1	; 0x0a
     bd4:	13 86       	std	Z+11, r1	; 0x0b
     bd6:	14 86       	std	Z+12, r1	; 0x0c
     bd8:	0c c0       	rjmp	.+24     	; 0xbf2 <Register_Timer+0x94>
     bda:	2f 5f       	subi	r18, 0xFF	; 255
     bdc:	3f 4f       	sbci	r19, 0xFF	; 255
     bde:	1d 96       	adiw	r26, 0x0d	; 13
     be0:	28 30       	cpi	r18, 0x08	; 8
     be2:	31 05       	cpc	r19, r1
     be4:	a9 f6       	brne	.-86     	; 0xb90 <Register_Timer+0x32>
     be6:	05 c0       	rjmp	.+10     	; 0xbf2 <Register_Timer+0x94>
     be8:	cd 2b       	or	r28, r29
     bea:	c9 f2       	breq	.-78     	; 0xb9e <Register_Timer+0x40>
     bec:	21 e0       	ldi	r18, 0x01	; 1
     bee:	30 e0       	ldi	r19, 0x00	; 0
     bf0:	cf cf       	rjmp	.-98     	; 0xb90 <Register_Timer+0x32>
     bf2:	df 91       	pop	r29
     bf4:	cf 91       	pop	r28
     bf6:	08 95       	ret

00000bf8 <Start_Timer>:
     bf8:	cf 92       	push	r12
     bfa:	df 92       	push	r13
     bfc:	ef 92       	push	r14
     bfe:	ff 92       	push	r15
     c00:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <Timers>
     c04:	30 91 38 01 	lds	r19, 0x0138	; 0x800138 <Timers+0x1>
     c08:	28 17       	cp	r18, r24
     c0a:	39 07       	cpc	r19, r25
     c0c:	51 f0       	breq	.+20     	; 0xc22 <Start_Timer+0x2a>
     c0e:	e7 e3       	ldi	r30, 0x37	; 55
     c10:	f1 e0       	ldi	r31, 0x01	; 1
     c12:	21 e0       	ldi	r18, 0x01	; 1
     c14:	30 e0       	ldi	r19, 0x00	; 0
     c16:	a5 85       	ldd	r26, Z+13	; 0x0d
     c18:	b6 85       	ldd	r27, Z+14	; 0x0e
     c1a:	a8 17       	cp	r26, r24
     c1c:	b9 07       	cpc	r27, r25
     c1e:	81 f5       	brne	.+96     	; 0xc80 <Start_Timer+0x88>
     c20:	02 c0       	rjmp	.+4      	; 0xc26 <Start_Timer+0x2e>
     c22:	20 e0       	ldi	r18, 0x00	; 0
     c24:	30 e0       	ldi	r19, 0x00	; 0
     c26:	f9 01       	movw	r30, r18
     c28:	ee 0f       	add	r30, r30
     c2a:	ff 1f       	adc	r31, r31
     c2c:	e2 0f       	add	r30, r18
     c2e:	f3 1f       	adc	r31, r19
     c30:	ee 0f       	add	r30, r30
     c32:	ff 1f       	adc	r31, r31
     c34:	ee 0f       	add	r30, r30
     c36:	ff 1f       	adc	r31, r31
     c38:	2e 0f       	add	r18, r30
     c3a:	3f 1f       	adc	r19, r31
     c3c:	f9 01       	movw	r30, r18
     c3e:	e9 5c       	subi	r30, 0xC9	; 201
     c40:	fe 4f       	sbci	r31, 0xFE	; 254
     c42:	81 e0       	ldi	r24, 0x01	; 1
     c44:	84 83       	std	Z+4, r24	; 0x04
     c46:	15 82       	std	Z+5, r1	; 0x05
     c48:	16 82       	std	Z+6, r1	; 0x06
     c4a:	17 82       	std	Z+7, r1	; 0x07
     c4c:	10 86       	std	Z+8, r1	; 0x08
     c4e:	6a 01       	movw	r12, r20
     c50:	7b 01       	movw	r14, r22
     c52:	cc 0c       	add	r12, r12
     c54:	dd 1c       	adc	r13, r13
     c56:	ee 1c       	adc	r14, r14
     c58:	ff 1c       	adc	r15, r15
     c5a:	b7 01       	movw	r22, r14
     c5c:	a6 01       	movw	r20, r12
     c5e:	44 0f       	add	r20, r20
     c60:	55 1f       	adc	r21, r21
     c62:	66 1f       	adc	r22, r22
     c64:	77 1f       	adc	r23, r23
     c66:	44 0f       	add	r20, r20
     c68:	55 1f       	adc	r21, r21
     c6a:	66 1f       	adc	r22, r22
     c6c:	77 1f       	adc	r23, r23
     c6e:	c4 0e       	add	r12, r20
     c70:	d5 1e       	adc	r13, r21
     c72:	e6 1e       	adc	r14, r22
     c74:	f7 1e       	adc	r15, r23
     c76:	c1 86       	std	Z+9, r12	; 0x09
     c78:	d2 86       	std	Z+10, r13	; 0x0a
     c7a:	e3 86       	std	Z+11, r14	; 0x0b
     c7c:	f4 86       	std	Z+12, r15	; 0x0c
     c7e:	06 c0       	rjmp	.+12     	; 0xc8c <Start_Timer+0x94>
     c80:	2f 5f       	subi	r18, 0xFF	; 255
     c82:	3f 4f       	sbci	r19, 0xFF	; 255
     c84:	3d 96       	adiw	r30, 0x0d	; 13
     c86:	28 30       	cpi	r18, 0x08	; 8
     c88:	31 05       	cpc	r19, r1
     c8a:	29 f6       	brne	.-118    	; 0xc16 <Start_Timer+0x1e>
     c8c:	ff 90       	pop	r15
     c8e:	ef 90       	pop	r14
     c90:	df 90       	pop	r13
     c92:	cf 90       	pop	r12
     c94:	08 95       	ret

00000c96 <Stop_Timer>:
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (p_this_timer == Timers[i].p_timer_id)
     c96:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <Timers>
     c9a:	30 91 38 01 	lds	r19, 0x0138	; 0x800138 <Timers+0x1>
     c9e:	28 17       	cp	r18, r24
     ca0:	39 07       	cpc	r19, r25
     ca2:	51 f0       	breq	.+20     	; 0xcb8 <Stop_Timer+0x22>
     ca4:	e7 e3       	ldi	r30, 0x37	; 55
     ca6:	f1 e0       	ldi	r31, 0x01	; 1

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
     ca8:	21 e0       	ldi	r18, 0x01	; 1
     caa:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
     cac:	45 85       	ldd	r20, Z+13	; 0x0d
     cae:	56 85       	ldd	r21, Z+14	; 0x0e
     cb0:	48 17       	cp	r20, r24
     cb2:	59 07       	cpc	r21, r25
     cb4:	99 f4       	brne	.+38     	; 0xcdc <Stop_Timer+0x46>
     cb6:	02 c0       	rjmp	.+4      	; 0xcbc <Stop_Timer+0x26>

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
     cb8:	20 e0       	ldi	r18, 0x00	; 0
     cba:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
        {
            Timers[i].timer_running_flag = false;
     cbc:	f9 01       	movw	r30, r18
     cbe:	ee 0f       	add	r30, r30
     cc0:	ff 1f       	adc	r31, r31
     cc2:	e2 0f       	add	r30, r18
     cc4:	f3 1f       	adc	r31, r19
     cc6:	ee 0f       	add	r30, r30
     cc8:	ff 1f       	adc	r31, r31
     cca:	ee 0f       	add	r30, r30
     ccc:	ff 1f       	adc	r31, r31
     cce:	2e 0f       	add	r18, r30
     cd0:	3f 1f       	adc	r19, r31
     cd2:	f9 01       	movw	r30, r18
     cd4:	e9 5c       	subi	r30, 0xC9	; 201
     cd6:	fe 4f       	sbci	r31, 0xFE	; 254
     cd8:	14 82       	std	Z+4, r1	; 0x04
            break;
     cda:	08 95       	ret

****************************************************************************/
void Stop_Timer(uint32_t * p_this_timer)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
     cdc:	2f 5f       	subi	r18, 0xFF	; 255
     cde:	3f 4f       	sbci	r19, 0xFF	; 255
     ce0:	3d 96       	adiw	r30, 0x0d	; 13
     ce2:	28 30       	cpi	r18, 0x08	; 8
     ce4:	31 05       	cpc	r19, r1
     ce6:	11 f7       	brne	.-60     	; 0xcac <Stop_Timer+0x16>
     ce8:	08 95       	ret

00000cea <Start_Short_Timer>:
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (p_this_timer == Timers[i].p_timer_id)
     cea:	20 91 37 01 	lds	r18, 0x0137	; 0x800137 <Timers>
     cee:	30 91 38 01 	lds	r19, 0x0138	; 0x800138 <Timers+0x1>
     cf2:	28 17       	cp	r18, r24
     cf4:	39 07       	cpc	r19, r25
     cf6:	51 f0       	breq	.+20     	; 0xd0c <Start_Short_Timer+0x22>
     cf8:	e7 e3       	ldi	r30, 0x37	; 55
     cfa:	f1 e0       	ldi	r31, 0x01	; 1

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
     cfc:	21 e0       	ldi	r18, 0x01	; 1
     cfe:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
     d00:	a5 85       	ldd	r26, Z+13	; 0x0d
     d02:	b6 85       	ldd	r27, Z+14	; 0x0e
     d04:	a8 17       	cp	r26, r24
     d06:	b9 07       	cpc	r27, r25
     d08:	e1 f4       	brne	.+56     	; 0xd42 <Start_Short_Timer+0x58>
     d0a:	02 c0       	rjmp	.+4      	; 0xd10 <Start_Short_Timer+0x26>

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
     d0c:	20 e0       	ldi	r18, 0x00	; 0
     d0e:	30 e0       	ldi	r19, 0x00	; 0
    {
        if (p_this_timer == Timers[i].p_timer_id)
        {
            Timers[i].timer_running_flag = true;
     d10:	f9 01       	movw	r30, r18
     d12:	ee 0f       	add	r30, r30
     d14:	ff 1f       	adc	r31, r31
     d16:	e2 0f       	add	r30, r18
     d18:	f3 1f       	adc	r31, r19
     d1a:	ee 0f       	add	r30, r30
     d1c:	ff 1f       	adc	r31, r31
     d1e:	ee 0f       	add	r30, r30
     d20:	ff 1f       	adc	r31, r31
     d22:	2e 0f       	add	r18, r30
     d24:	3f 1f       	adc	r19, r31
     d26:	f9 01       	movw	r30, r18
     d28:	e9 5c       	subi	r30, 0xC9	; 201
     d2a:	fe 4f       	sbci	r31, 0xFE	; 254
     d2c:	81 e0       	ldi	r24, 0x01	; 1
     d2e:	84 83       	std	Z+4, r24	; 0x04
            Timers[i].ticks_since_start = 0;
     d30:	15 82       	std	Z+5, r1	; 0x05
     d32:	16 82       	std	Z+6, r1	; 0x06
     d34:	17 82       	std	Z+7, r1	; 0x07
     d36:	10 86       	std	Z+8, r1	; 0x08
            Timers[i].ticks_remaining = time_in_ms_div_ten;
     d38:	41 87       	std	Z+9, r20	; 0x09
     d3a:	52 87       	std	Z+10, r21	; 0x0a
     d3c:	63 87       	std	Z+11, r22	; 0x0b
     d3e:	74 87       	std	Z+12, r23	; 0x0c
            break;
     d40:	08 95       	ret

****************************************************************************/
void Start_Short_Timer(uint32_t * p_this_timer, uint32_t time_in_ms_div_ten)
{
    // Start timer
    for (int i = 0; i < NUM_TIMERS; i++)
     d42:	2f 5f       	subi	r18, 0xFF	; 255
     d44:	3f 4f       	sbci	r19, 0xFF	; 255
     d46:	3d 96       	adiw	r30, 0x0d	; 13
     d48:	28 30       	cpi	r18, 0x08	; 8
     d4a:	31 05       	cpc	r19, r1
     d4c:	c9 f6       	brne	.-78     	; 0xd00 <Start_Short_Timer+0x16>
     d4e:	08 95       	ret

00000d50 <__vector_10>:
    Description
        Handles the timer overflow interrupt

****************************************************************************/
ISR(TIMER0_COMPA_vect)
{
     d50:	1f 92       	push	r1
     d52:	0f 92       	push	r0
     d54:	0f b6       	in	r0, 0x3f	; 63
     d56:	0f 92       	push	r0
     d58:	11 24       	eor	r1, r1
     d5a:	ef 92       	push	r14
     d5c:	ff 92       	push	r15
     d5e:	0f 93       	push	r16
     d60:	1f 93       	push	r17
     d62:	2f 93       	push	r18
     d64:	3f 93       	push	r19
     d66:	4f 93       	push	r20
     d68:	5f 93       	push	r21
     d6a:	6f 93       	push	r22
     d6c:	7f 93       	push	r23
     d6e:	8f 93       	push	r24
     d70:	9f 93       	push	r25
     d72:	af 93       	push	r26
     d74:	bf 93       	push	r27
     d76:	cf 93       	push	r28
     d78:	df 93       	push	r29
     d7a:	ef 93       	push	r30
     d7c:	ff 93       	push	r31
    // No need to clear interrupt b/c it is cleared in HW (p. 104)

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;
     d7e:	88 b5       	in	r24, 0x28	; 40
     d80:	8c 59       	subi	r24, 0x9C	; 156
     d82:	88 bd       	out	0x28, r24	; 40
     d84:	0b e3       	ldi	r16, 0x3B	; 59
     d86:	11 e0       	ldi	r17, 0x01	; 1
     d88:	c7 e3       	ldi	r28, 0x37	; 55
     d8a:	d1 e0       	ldi	r29, 0x01	; 1
     d8c:	0f 2e       	mov	r0, r31
     d8e:	ff e9       	ldi	r31, 0x9F	; 159
     d90:	ef 2e       	mov	r14, r31
     d92:	f1 e0       	ldi	r31, 0x01	; 1
     d94:	ff 2e       	mov	r15, r31
     d96:	f0 2d       	mov	r31, r0
     d98:	f8 01       	movw	r30, r16

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
    {
        if (true == Timers[i].timer_running_flag)
     d9a:	80 81       	ld	r24, Z
     d9c:	88 23       	and	r24, r24
     d9e:	81 f1       	breq	.+96     	; 0xe00 <__vector_10+0xb0>
     da0:	9e 01       	movw	r18, r28
        {
            // If the timer was started with a non zero time, service the ticks,
            //      otherwise, process the cb immediately
            if (0 < Timers[i].ticks_remaining)
     da2:	89 85       	ldd	r24, Y+9	; 0x09
     da4:	9a 85       	ldd	r25, Y+10	; 0x0a
     da6:	ab 85       	ldd	r26, Y+11	; 0x0b
     da8:	bc 85       	ldd	r27, Y+12	; 0x0c
     daa:	00 97       	sbiw	r24, 0x00	; 0
     dac:	a1 05       	cpc	r26, r1
     dae:	b1 05       	cpc	r27, r1
     db0:	b9 f0       	breq	.+46     	; 0xde0 <__vector_10+0x90>
            {
                // Add one to time, subtract one from ticks left
                Timers[i].ticks_since_start += 1;
     db2:	4d 81       	ldd	r20, Y+5	; 0x05
     db4:	5e 81       	ldd	r21, Y+6	; 0x06
     db6:	6f 81       	ldd	r22, Y+7	; 0x07
     db8:	78 85       	ldd	r23, Y+8	; 0x08
     dba:	4f 5f       	subi	r20, 0xFF	; 255
     dbc:	5f 4f       	sbci	r21, 0xFF	; 255
     dbe:	6f 4f       	sbci	r22, 0xFF	; 255
     dc0:	7f 4f       	sbci	r23, 0xFF	; 255
     dc2:	4d 83       	std	Y+5, r20	; 0x05
     dc4:	5e 83       	std	Y+6, r21	; 0x06
     dc6:	6f 83       	std	Y+7, r22	; 0x07
     dc8:	78 87       	std	Y+8, r23	; 0x08
                Timers[i].ticks_remaining -= 1;
     dca:	01 97       	sbiw	r24, 0x01	; 1
     dcc:	a1 09       	sbc	r26, r1
     dce:	b1 09       	sbc	r27, r1
     dd0:	89 87       	std	Y+9, r24	; 0x09
     dd2:	9a 87       	std	Y+10, r25	; 0x0a
     dd4:	ab 87       	std	Y+11, r26	; 0x0b
     dd6:	bc 87       	std	Y+12, r27	; 0x0c
            }

            // If the timer has expired
            if (0 == Timers[i].ticks_remaining)
     dd8:	89 2b       	or	r24, r25
     dda:	8a 2b       	or	r24, r26
     ddc:	8b 2b       	or	r24, r27
     dde:	81 f4       	brne	.+32     	; 0xe00 <__vector_10+0xb0>
            {
                // Clear running flag
                Timers[i].timer_running_flag = false;
     de0:	10 82       	st	Z, r1
                
                // Execute cb function with value of id pointer's value
                // If cb is not null, execute
                if (Timers[i].timer_cb_func)
     de2:	d9 01       	movw	r26, r18
     de4:	12 96       	adiw	r26, 0x02	; 2
     de6:	ed 91       	ld	r30, X+
     de8:	fc 91       	ld	r31, X
     dea:	13 97       	sbiw	r26, 0x03	; 3
     dec:	30 97       	sbiw	r30, 0x00	; 0
     dee:	41 f0       	breq	.+16     	; 0xe00 <__vector_10+0xb0>
                {
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
     df0:	8d 91       	ld	r24, X+
     df2:	9c 91       	ld	r25, X
     df4:	dc 01       	movw	r26, r24
     df6:	6d 91       	ld	r22, X+
     df8:	7d 91       	ld	r23, X+
     dfa:	8d 91       	ld	r24, X+
     dfc:	9c 91       	ld	r25, X
     dfe:	09 95       	icall
     e00:	03 5f       	subi	r16, 0xF3	; 243
     e02:	1f 4f       	sbci	r17, 0xFF	; 255
     e04:	2d 96       	adiw	r28, 0x0d	; 13

    // Write new value into output compare reg for next tick
    OCR0A = OCR0A + OC_T0_REG_VALUE;

    // Service the running registered timers
    for (int i = 0; i < NUM_TIMERS; i++)
     e06:	ce 15       	cp	r28, r14
     e08:	df 05       	cpc	r29, r15
     e0a:	31 f6       	brne	.-116    	; 0xd98 <__vector_10+0x48>
                    Timers[i].timer_cb_func(*(Timers[i].p_timer_id));
                }
            }
        }
    }
}
     e0c:	ff 91       	pop	r31
     e0e:	ef 91       	pop	r30
     e10:	df 91       	pop	r29
     e12:	cf 91       	pop	r28
     e14:	bf 91       	pop	r27
     e16:	af 91       	pop	r26
     e18:	9f 91       	pop	r25
     e1a:	8f 91       	pop	r24
     e1c:	7f 91       	pop	r23
     e1e:	6f 91       	pop	r22
     e20:	5f 91       	pop	r21
     e22:	4f 91       	pop	r20
     e24:	3f 91       	pop	r19
     e26:	2f 91       	pop	r18
     e28:	1f 91       	pop	r17
     e2a:	0f 91       	pop	r16
     e2c:	ff 90       	pop	r15
     e2e:	ef 90       	pop	r14
     e30:	0f 90       	pop	r0
     e32:	0f be       	out	0x3f, r0	; 63
     e34:	0f 90       	pop	r0
     e36:	1f 90       	pop	r1
     e38:	18 95       	reti

00000e3a <__subsf3>:
     e3a:	50 58       	subi	r21, 0x80	; 128

00000e3c <__addsf3>:
     e3c:	bb 27       	eor	r27, r27
     e3e:	aa 27       	eor	r26, r26
     e40:	0e 94 35 07 	call	0xe6a	; 0xe6a <__addsf3x>
     e44:	0c 94 0d 08 	jmp	0x101a	; 0x101a <__fp_round>
     e48:	0e 94 ff 07 	call	0xffe	; 0xffe <__fp_pscA>
     e4c:	38 f0       	brcs	.+14     	; 0xe5c <__addsf3+0x20>
     e4e:	0e 94 06 08 	call	0x100c	; 0x100c <__fp_pscB>
     e52:	20 f0       	brcs	.+8      	; 0xe5c <__addsf3+0x20>
     e54:	39 f4       	brne	.+14     	; 0xe64 <__addsf3+0x28>
     e56:	9f 3f       	cpi	r25, 0xFF	; 255
     e58:	19 f4       	brne	.+6      	; 0xe60 <__addsf3+0x24>
     e5a:	26 f4       	brtc	.+8      	; 0xe64 <__addsf3+0x28>
     e5c:	0c 94 fc 07 	jmp	0xff8	; 0xff8 <__fp_nan>
     e60:	0e f4       	brtc	.+2      	; 0xe64 <__addsf3+0x28>
     e62:	e0 95       	com	r30
     e64:	e7 fb       	bst	r30, 7
     e66:	0c 94 f6 07 	jmp	0xfec	; 0xfec <__fp_inf>

00000e6a <__addsf3x>:
     e6a:	e9 2f       	mov	r30, r25
     e6c:	0e 94 1e 08 	call	0x103c	; 0x103c <__fp_split3>
     e70:	58 f3       	brcs	.-42     	; 0xe48 <__addsf3+0xc>
     e72:	ba 17       	cp	r27, r26
     e74:	62 07       	cpc	r22, r18
     e76:	73 07       	cpc	r23, r19
     e78:	84 07       	cpc	r24, r20
     e7a:	95 07       	cpc	r25, r21
     e7c:	20 f0       	brcs	.+8      	; 0xe86 <__addsf3x+0x1c>
     e7e:	79 f4       	brne	.+30     	; 0xe9e <__addsf3x+0x34>
     e80:	a6 f5       	brtc	.+104    	; 0xeea <__addsf3x+0x80>
     e82:	0c 94 40 08 	jmp	0x1080	; 0x1080 <__fp_zero>
     e86:	0e f4       	brtc	.+2      	; 0xe8a <__addsf3x+0x20>
     e88:	e0 95       	com	r30
     e8a:	0b 2e       	mov	r0, r27
     e8c:	ba 2f       	mov	r27, r26
     e8e:	a0 2d       	mov	r26, r0
     e90:	0b 01       	movw	r0, r22
     e92:	b9 01       	movw	r22, r18
     e94:	90 01       	movw	r18, r0
     e96:	0c 01       	movw	r0, r24
     e98:	ca 01       	movw	r24, r20
     e9a:	a0 01       	movw	r20, r0
     e9c:	11 24       	eor	r1, r1
     e9e:	ff 27       	eor	r31, r31
     ea0:	59 1b       	sub	r21, r25
     ea2:	99 f0       	breq	.+38     	; 0xeca <__addsf3x+0x60>
     ea4:	59 3f       	cpi	r21, 0xF9	; 249
     ea6:	50 f4       	brcc	.+20     	; 0xebc <__addsf3x+0x52>
     ea8:	50 3e       	cpi	r21, 0xE0	; 224
     eaa:	68 f1       	brcs	.+90     	; 0xf06 <__addsf3x+0x9c>
     eac:	1a 16       	cp	r1, r26
     eae:	f0 40       	sbci	r31, 0x00	; 0
     eb0:	a2 2f       	mov	r26, r18
     eb2:	23 2f       	mov	r18, r19
     eb4:	34 2f       	mov	r19, r20
     eb6:	44 27       	eor	r20, r20
     eb8:	58 5f       	subi	r21, 0xF8	; 248
     eba:	f3 cf       	rjmp	.-26     	; 0xea2 <__addsf3x+0x38>
     ebc:	46 95       	lsr	r20
     ebe:	37 95       	ror	r19
     ec0:	27 95       	ror	r18
     ec2:	a7 95       	ror	r26
     ec4:	f0 40       	sbci	r31, 0x00	; 0
     ec6:	53 95       	inc	r21
     ec8:	c9 f7       	brne	.-14     	; 0xebc <__addsf3x+0x52>
     eca:	7e f4       	brtc	.+30     	; 0xeea <__addsf3x+0x80>
     ecc:	1f 16       	cp	r1, r31
     ece:	ba 0b       	sbc	r27, r26
     ed0:	62 0b       	sbc	r22, r18
     ed2:	73 0b       	sbc	r23, r19
     ed4:	84 0b       	sbc	r24, r20
     ed6:	ba f0       	brmi	.+46     	; 0xf06 <__addsf3x+0x9c>
     ed8:	91 50       	subi	r25, 0x01	; 1
     eda:	a1 f0       	breq	.+40     	; 0xf04 <__addsf3x+0x9a>
     edc:	ff 0f       	add	r31, r31
     ede:	bb 1f       	adc	r27, r27
     ee0:	66 1f       	adc	r22, r22
     ee2:	77 1f       	adc	r23, r23
     ee4:	88 1f       	adc	r24, r24
     ee6:	c2 f7       	brpl	.-16     	; 0xed8 <__addsf3x+0x6e>
     ee8:	0e c0       	rjmp	.+28     	; 0xf06 <__addsf3x+0x9c>
     eea:	ba 0f       	add	r27, r26
     eec:	62 1f       	adc	r22, r18
     eee:	73 1f       	adc	r23, r19
     ef0:	84 1f       	adc	r24, r20
     ef2:	48 f4       	brcc	.+18     	; 0xf06 <__addsf3x+0x9c>
     ef4:	87 95       	ror	r24
     ef6:	77 95       	ror	r23
     ef8:	67 95       	ror	r22
     efa:	b7 95       	ror	r27
     efc:	f7 95       	ror	r31
     efe:	9e 3f       	cpi	r25, 0xFE	; 254
     f00:	08 f0       	brcs	.+2      	; 0xf04 <__addsf3x+0x9a>
     f02:	b0 cf       	rjmp	.-160    	; 0xe64 <__addsf3+0x28>
     f04:	93 95       	inc	r25
     f06:	88 0f       	add	r24, r24
     f08:	08 f0       	brcs	.+2      	; 0xf0c <__addsf3x+0xa2>
     f0a:	99 27       	eor	r25, r25
     f0c:	ee 0f       	add	r30, r30
     f0e:	97 95       	ror	r25
     f10:	87 95       	ror	r24
     f12:	08 95       	ret

00000f14 <__fixunssfsi>:
     f14:	0e 94 26 08 	call	0x104c	; 0x104c <__fp_splitA>
     f18:	88 f0       	brcs	.+34     	; 0xf3c <__fixunssfsi+0x28>
     f1a:	9f 57       	subi	r25, 0x7F	; 127
     f1c:	98 f0       	brcs	.+38     	; 0xf44 <__fixunssfsi+0x30>
     f1e:	b9 2f       	mov	r27, r25
     f20:	99 27       	eor	r25, r25
     f22:	b7 51       	subi	r27, 0x17	; 23
     f24:	b0 f0       	brcs	.+44     	; 0xf52 <__fixunssfsi+0x3e>
     f26:	e1 f0       	breq	.+56     	; 0xf60 <__fixunssfsi+0x4c>
     f28:	66 0f       	add	r22, r22
     f2a:	77 1f       	adc	r23, r23
     f2c:	88 1f       	adc	r24, r24
     f2e:	99 1f       	adc	r25, r25
     f30:	1a f0       	brmi	.+6      	; 0xf38 <__fixunssfsi+0x24>
     f32:	ba 95       	dec	r27
     f34:	c9 f7       	brne	.-14     	; 0xf28 <__fixunssfsi+0x14>
     f36:	14 c0       	rjmp	.+40     	; 0xf60 <__fixunssfsi+0x4c>
     f38:	b1 30       	cpi	r27, 0x01	; 1
     f3a:	91 f0       	breq	.+36     	; 0xf60 <__fixunssfsi+0x4c>
     f3c:	0e 94 40 08 	call	0x1080	; 0x1080 <__fp_zero>
     f40:	b1 e0       	ldi	r27, 0x01	; 1
     f42:	08 95       	ret
     f44:	0c 94 40 08 	jmp	0x1080	; 0x1080 <__fp_zero>
     f48:	67 2f       	mov	r22, r23
     f4a:	78 2f       	mov	r23, r24
     f4c:	88 27       	eor	r24, r24
     f4e:	b8 5f       	subi	r27, 0xF8	; 248
     f50:	39 f0       	breq	.+14     	; 0xf60 <__fixunssfsi+0x4c>
     f52:	b9 3f       	cpi	r27, 0xF9	; 249
     f54:	cc f3       	brlt	.-14     	; 0xf48 <__fixunssfsi+0x34>
     f56:	86 95       	lsr	r24
     f58:	77 95       	ror	r23
     f5a:	67 95       	ror	r22
     f5c:	b3 95       	inc	r27
     f5e:	d9 f7       	brne	.-10     	; 0xf56 <__fixunssfsi+0x42>
     f60:	3e f4       	brtc	.+14     	; 0xf70 <__fixunssfsi+0x5c>
     f62:	90 95       	com	r25
     f64:	80 95       	com	r24
     f66:	70 95       	com	r23
     f68:	61 95       	neg	r22
     f6a:	7f 4f       	sbci	r23, 0xFF	; 255
     f6c:	8f 4f       	sbci	r24, 0xFF	; 255
     f6e:	9f 4f       	sbci	r25, 0xFF	; 255
     f70:	08 95       	ret

00000f72 <__floatunsisf>:
     f72:	e8 94       	clt
     f74:	09 c0       	rjmp	.+18     	; 0xf88 <__floatsisf+0x12>

00000f76 <__floatsisf>:
     f76:	97 fb       	bst	r25, 7
     f78:	3e f4       	brtc	.+14     	; 0xf88 <__floatsisf+0x12>
     f7a:	90 95       	com	r25
     f7c:	80 95       	com	r24
     f7e:	70 95       	com	r23
     f80:	61 95       	neg	r22
     f82:	7f 4f       	sbci	r23, 0xFF	; 255
     f84:	8f 4f       	sbci	r24, 0xFF	; 255
     f86:	9f 4f       	sbci	r25, 0xFF	; 255
     f88:	99 23       	and	r25, r25
     f8a:	a9 f0       	breq	.+42     	; 0xfb6 <__floatsisf+0x40>
     f8c:	f9 2f       	mov	r31, r25
     f8e:	96 e9       	ldi	r25, 0x96	; 150
     f90:	bb 27       	eor	r27, r27
     f92:	93 95       	inc	r25
     f94:	f6 95       	lsr	r31
     f96:	87 95       	ror	r24
     f98:	77 95       	ror	r23
     f9a:	67 95       	ror	r22
     f9c:	b7 95       	ror	r27
     f9e:	f1 11       	cpse	r31, r1
     fa0:	f8 cf       	rjmp	.-16     	; 0xf92 <__floatsisf+0x1c>
     fa2:	fa f4       	brpl	.+62     	; 0xfe2 <__floatsisf+0x6c>
     fa4:	bb 0f       	add	r27, r27
     fa6:	11 f4       	brne	.+4      	; 0xfac <__floatsisf+0x36>
     fa8:	60 ff       	sbrs	r22, 0
     faa:	1b c0       	rjmp	.+54     	; 0xfe2 <__floatsisf+0x6c>
     fac:	6f 5f       	subi	r22, 0xFF	; 255
     fae:	7f 4f       	sbci	r23, 0xFF	; 255
     fb0:	8f 4f       	sbci	r24, 0xFF	; 255
     fb2:	9f 4f       	sbci	r25, 0xFF	; 255
     fb4:	16 c0       	rjmp	.+44     	; 0xfe2 <__floatsisf+0x6c>
     fb6:	88 23       	and	r24, r24
     fb8:	11 f0       	breq	.+4      	; 0xfbe <__floatsisf+0x48>
     fba:	96 e9       	ldi	r25, 0x96	; 150
     fbc:	11 c0       	rjmp	.+34     	; 0xfe0 <__floatsisf+0x6a>
     fbe:	77 23       	and	r23, r23
     fc0:	21 f0       	breq	.+8      	; 0xfca <__floatsisf+0x54>
     fc2:	9e e8       	ldi	r25, 0x8E	; 142
     fc4:	87 2f       	mov	r24, r23
     fc6:	76 2f       	mov	r23, r22
     fc8:	05 c0       	rjmp	.+10     	; 0xfd4 <__floatsisf+0x5e>
     fca:	66 23       	and	r22, r22
     fcc:	71 f0       	breq	.+28     	; 0xfea <__floatsisf+0x74>
     fce:	96 e8       	ldi	r25, 0x86	; 134
     fd0:	86 2f       	mov	r24, r22
     fd2:	70 e0       	ldi	r23, 0x00	; 0
     fd4:	60 e0       	ldi	r22, 0x00	; 0
     fd6:	2a f0       	brmi	.+10     	; 0xfe2 <__floatsisf+0x6c>
     fd8:	9a 95       	dec	r25
     fda:	66 0f       	add	r22, r22
     fdc:	77 1f       	adc	r23, r23
     fde:	88 1f       	adc	r24, r24
     fe0:	da f7       	brpl	.-10     	; 0xfd8 <__floatsisf+0x62>
     fe2:	88 0f       	add	r24, r24
     fe4:	96 95       	lsr	r25
     fe6:	87 95       	ror	r24
     fe8:	97 f9       	bld	r25, 7
     fea:	08 95       	ret

00000fec <__fp_inf>:
     fec:	97 f9       	bld	r25, 7
     fee:	9f 67       	ori	r25, 0x7F	; 127
     ff0:	80 e8       	ldi	r24, 0x80	; 128
     ff2:	70 e0       	ldi	r23, 0x00	; 0
     ff4:	60 e0       	ldi	r22, 0x00	; 0
     ff6:	08 95       	ret

00000ff8 <__fp_nan>:
     ff8:	9f ef       	ldi	r25, 0xFF	; 255
     ffa:	80 ec       	ldi	r24, 0xC0	; 192
     ffc:	08 95       	ret

00000ffe <__fp_pscA>:
     ffe:	00 24       	eor	r0, r0
    1000:	0a 94       	dec	r0
    1002:	16 16       	cp	r1, r22
    1004:	17 06       	cpc	r1, r23
    1006:	18 06       	cpc	r1, r24
    1008:	09 06       	cpc	r0, r25
    100a:	08 95       	ret

0000100c <__fp_pscB>:
    100c:	00 24       	eor	r0, r0
    100e:	0a 94       	dec	r0
    1010:	12 16       	cp	r1, r18
    1012:	13 06       	cpc	r1, r19
    1014:	14 06       	cpc	r1, r20
    1016:	05 06       	cpc	r0, r21
    1018:	08 95       	ret

0000101a <__fp_round>:
    101a:	09 2e       	mov	r0, r25
    101c:	03 94       	inc	r0
    101e:	00 0c       	add	r0, r0
    1020:	11 f4       	brne	.+4      	; 0x1026 <__fp_round+0xc>
    1022:	88 23       	and	r24, r24
    1024:	52 f0       	brmi	.+20     	; 0x103a <__fp_round+0x20>
    1026:	bb 0f       	add	r27, r27
    1028:	40 f4       	brcc	.+16     	; 0x103a <__fp_round+0x20>
    102a:	bf 2b       	or	r27, r31
    102c:	11 f4       	brne	.+4      	; 0x1032 <__fp_round+0x18>
    102e:	60 ff       	sbrs	r22, 0
    1030:	04 c0       	rjmp	.+8      	; 0x103a <__fp_round+0x20>
    1032:	6f 5f       	subi	r22, 0xFF	; 255
    1034:	7f 4f       	sbci	r23, 0xFF	; 255
    1036:	8f 4f       	sbci	r24, 0xFF	; 255
    1038:	9f 4f       	sbci	r25, 0xFF	; 255
    103a:	08 95       	ret

0000103c <__fp_split3>:
    103c:	57 fd       	sbrc	r21, 7
    103e:	90 58       	subi	r25, 0x80	; 128
    1040:	44 0f       	add	r20, r20
    1042:	55 1f       	adc	r21, r21
    1044:	59 f0       	breq	.+22     	; 0x105c <__fp_splitA+0x10>
    1046:	5f 3f       	cpi	r21, 0xFF	; 255
    1048:	71 f0       	breq	.+28     	; 0x1066 <__fp_splitA+0x1a>
    104a:	47 95       	ror	r20

0000104c <__fp_splitA>:
    104c:	88 0f       	add	r24, r24
    104e:	97 fb       	bst	r25, 7
    1050:	99 1f       	adc	r25, r25
    1052:	61 f0       	breq	.+24     	; 0x106c <__fp_splitA+0x20>
    1054:	9f 3f       	cpi	r25, 0xFF	; 255
    1056:	79 f0       	breq	.+30     	; 0x1076 <__fp_splitA+0x2a>
    1058:	87 95       	ror	r24
    105a:	08 95       	ret
    105c:	12 16       	cp	r1, r18
    105e:	13 06       	cpc	r1, r19
    1060:	14 06       	cpc	r1, r20
    1062:	55 1f       	adc	r21, r21
    1064:	f2 cf       	rjmp	.-28     	; 0x104a <__fp_split3+0xe>
    1066:	46 95       	lsr	r20
    1068:	f1 df       	rcall	.-30     	; 0x104c <__fp_splitA>
    106a:	08 c0       	rjmp	.+16     	; 0x107c <__fp_splitA+0x30>
    106c:	16 16       	cp	r1, r22
    106e:	17 06       	cpc	r1, r23
    1070:	18 06       	cpc	r1, r24
    1072:	99 1f       	adc	r25, r25
    1074:	f1 cf       	rjmp	.-30     	; 0x1058 <__fp_splitA+0xc>
    1076:	86 95       	lsr	r24
    1078:	71 05       	cpc	r23, r1
    107a:	61 05       	cpc	r22, r1
    107c:	08 94       	sec
    107e:	08 95       	ret

00001080 <__fp_zero>:
    1080:	e8 94       	clt

00001082 <__fp_szero>:
    1082:	bb 27       	eor	r27, r27
    1084:	66 27       	eor	r22, r22
    1086:	77 27       	eor	r23, r23
    1088:	cb 01       	movw	r24, r22
    108a:	97 f9       	bld	r25, 7
    108c:	08 95       	ret

0000108e <__mulsf3>:
    108e:	0e 94 59 08 	call	0x10b2	; 0x10b2 <__mulsf3x>
    1092:	0c 94 0d 08 	jmp	0x101a	; 0x101a <__fp_round>
    1096:	0e 94 ff 07 	call	0xffe	; 0xffe <__fp_pscA>
    109a:	38 f0       	brcs	.+14     	; 0x10aa <__mulsf3+0x1c>
    109c:	0e 94 06 08 	call	0x100c	; 0x100c <__fp_pscB>
    10a0:	20 f0       	brcs	.+8      	; 0x10aa <__mulsf3+0x1c>
    10a2:	95 23       	and	r25, r21
    10a4:	11 f0       	breq	.+4      	; 0x10aa <__mulsf3+0x1c>
    10a6:	0c 94 f6 07 	jmp	0xfec	; 0xfec <__fp_inf>
    10aa:	0c 94 fc 07 	jmp	0xff8	; 0xff8 <__fp_nan>
    10ae:	0c 94 41 08 	jmp	0x1082	; 0x1082 <__fp_szero>

000010b2 <__mulsf3x>:
    10b2:	0e 94 1e 08 	call	0x103c	; 0x103c <__fp_split3>
    10b6:	78 f3       	brcs	.-34     	; 0x1096 <__mulsf3+0x8>

000010b8 <__mulsf3_pse>:
    10b8:	99 23       	and	r25, r25
    10ba:	c9 f3       	breq	.-14     	; 0x10ae <__mulsf3+0x20>
    10bc:	55 23       	and	r21, r21
    10be:	b9 f3       	breq	.-18     	; 0x10ae <__mulsf3+0x20>
    10c0:	95 0f       	add	r25, r21
    10c2:	50 e0       	ldi	r21, 0x00	; 0
    10c4:	55 1f       	adc	r21, r21
    10c6:	aa 27       	eor	r26, r26
    10c8:	ee 27       	eor	r30, r30
    10ca:	ff 27       	eor	r31, r31
    10cc:	bb 27       	eor	r27, r27
    10ce:	00 24       	eor	r0, r0
    10d0:	08 94       	sec
    10d2:	67 95       	ror	r22
    10d4:	20 f4       	brcc	.+8      	; 0x10de <__mulsf3_pse+0x26>
    10d6:	e2 0f       	add	r30, r18
    10d8:	f3 1f       	adc	r31, r19
    10da:	b4 1f       	adc	r27, r20
    10dc:	0a 1e       	adc	r0, r26
    10de:	22 0f       	add	r18, r18
    10e0:	33 1f       	adc	r19, r19
    10e2:	44 1f       	adc	r20, r20
    10e4:	aa 1f       	adc	r26, r26
    10e6:	66 95       	lsr	r22
    10e8:	a9 f7       	brne	.-22     	; 0x10d4 <__mulsf3_pse+0x1c>
    10ea:	77 95       	ror	r23
    10ec:	30 f4       	brcc	.+12     	; 0x10fa <__mulsf3_pse+0x42>
    10ee:	f3 0f       	add	r31, r19
    10f0:	b4 1f       	adc	r27, r20
    10f2:	0a 1e       	adc	r0, r26
    10f4:	12 1e       	adc	r1, r18
    10f6:	08 f4       	brcc	.+2      	; 0x10fa <__mulsf3_pse+0x42>
    10f8:	63 95       	inc	r22
    10fa:	33 0f       	add	r19, r19
    10fc:	44 1f       	adc	r20, r20
    10fe:	aa 1f       	adc	r26, r26
    1100:	22 1f       	adc	r18, r18
    1102:	76 95       	lsr	r23
    1104:	99 f7       	brne	.-26     	; 0x10ec <__mulsf3_pse+0x34>
    1106:	87 95       	ror	r24
    1108:	20 f4       	brcc	.+8      	; 0x1112 <__mulsf3_pse+0x5a>
    110a:	b4 0f       	add	r27, r20
    110c:	0a 1e       	adc	r0, r26
    110e:	12 1e       	adc	r1, r18
    1110:	63 1f       	adc	r22, r19
    1112:	44 0f       	add	r20, r20
    1114:	aa 1f       	adc	r26, r26
    1116:	22 1f       	adc	r18, r18
    1118:	33 1f       	adc	r19, r19
    111a:	86 95       	lsr	r24
    111c:	a9 f7       	brne	.-22     	; 0x1108 <__mulsf3_pse+0x50>
    111e:	86 2f       	mov	r24, r22
    1120:	71 2d       	mov	r23, r1
    1122:	60 2d       	mov	r22, r0
    1124:	11 24       	eor	r1, r1
    1126:	9f 57       	subi	r25, 0x7F	; 127
    1128:	50 40       	sbci	r21, 0x00	; 0
    112a:	9a f0       	brmi	.+38     	; 0x1152 <__mulsf3_pse+0x9a>
    112c:	f1 f0       	breq	.+60     	; 0x116a <__mulsf3_pse+0xb2>
    112e:	88 23       	and	r24, r24
    1130:	4a f0       	brmi	.+18     	; 0x1144 <__mulsf3_pse+0x8c>
    1132:	ee 0f       	add	r30, r30
    1134:	ff 1f       	adc	r31, r31
    1136:	bb 1f       	adc	r27, r27
    1138:	66 1f       	adc	r22, r22
    113a:	77 1f       	adc	r23, r23
    113c:	88 1f       	adc	r24, r24
    113e:	91 50       	subi	r25, 0x01	; 1
    1140:	50 40       	sbci	r21, 0x00	; 0
    1142:	a9 f7       	brne	.-22     	; 0x112e <__mulsf3_pse+0x76>
    1144:	9e 3f       	cpi	r25, 0xFE	; 254
    1146:	51 05       	cpc	r21, r1
    1148:	80 f0       	brcs	.+32     	; 0x116a <__mulsf3_pse+0xb2>
    114a:	0c 94 f6 07 	jmp	0xfec	; 0xfec <__fp_inf>
    114e:	0c 94 41 08 	jmp	0x1082	; 0x1082 <__fp_szero>
    1152:	5f 3f       	cpi	r21, 0xFF	; 255
    1154:	e4 f3       	brlt	.-8      	; 0x114e <__mulsf3_pse+0x96>
    1156:	98 3e       	cpi	r25, 0xE8	; 232
    1158:	d4 f3       	brlt	.-12     	; 0x114e <__mulsf3_pse+0x96>
    115a:	86 95       	lsr	r24
    115c:	77 95       	ror	r23
    115e:	67 95       	ror	r22
    1160:	b7 95       	ror	r27
    1162:	f7 95       	ror	r31
    1164:	e7 95       	ror	r30
    1166:	9f 5f       	subi	r25, 0xFF	; 255
    1168:	c1 f7       	brne	.-16     	; 0x115a <__mulsf3_pse+0xa2>
    116a:	fe 2b       	or	r31, r30
    116c:	88 0f       	add	r24, r24
    116e:	91 1d       	adc	r25, r1
    1170:	96 95       	lsr	r25
    1172:	87 95       	ror	r24
    1174:	97 f9       	bld	r25, 7
    1176:	08 95       	ret

00001178 <__mulhi3>:
    1178:	00 24       	eor	r0, r0
    117a:	55 27       	eor	r21, r21
    117c:	04 c0       	rjmp	.+8      	; 0x1186 <__mulhi3+0xe>
    117e:	08 0e       	add	r0, r24
    1180:	59 1f       	adc	r21, r25
    1182:	88 0f       	add	r24, r24
    1184:	99 1f       	adc	r25, r25
    1186:	00 97       	sbiw	r24, 0x00	; 0
    1188:	29 f0       	breq	.+10     	; 0x1194 <__mulhi3+0x1c>
    118a:	76 95       	lsr	r23
    118c:	67 95       	ror	r22
    118e:	b8 f3       	brcs	.-18     	; 0x117e <__mulhi3+0x6>
    1190:	71 05       	cpc	r23, r1
    1192:	b9 f7       	brne	.-18     	; 0x1182 <__mulhi3+0xa>
    1194:	80 2d       	mov	r24, r0
    1196:	95 2f       	mov	r25, r21
    1198:	08 95       	ret

0000119a <__udivmodhi4>:
    119a:	aa 1b       	sub	r26, r26
    119c:	bb 1b       	sub	r27, r27
    119e:	51 e1       	ldi	r21, 0x11	; 17
    11a0:	07 c0       	rjmp	.+14     	; 0x11b0 <__udivmodhi4_ep>

000011a2 <__udivmodhi4_loop>:
    11a2:	aa 1f       	adc	r26, r26
    11a4:	bb 1f       	adc	r27, r27
    11a6:	a6 17       	cp	r26, r22
    11a8:	b7 07       	cpc	r27, r23
    11aa:	10 f0       	brcs	.+4      	; 0x11b0 <__udivmodhi4_ep>
    11ac:	a6 1b       	sub	r26, r22
    11ae:	b7 0b       	sbc	r27, r23

000011b0 <__udivmodhi4_ep>:
    11b0:	88 1f       	adc	r24, r24
    11b2:	99 1f       	adc	r25, r25
    11b4:	5a 95       	dec	r21
    11b6:	a9 f7       	brne	.-22     	; 0x11a2 <__udivmodhi4_loop>
    11b8:	80 95       	com	r24
    11ba:	90 95       	com	r25
    11bc:	bc 01       	movw	r22, r24
    11be:	cd 01       	movw	r24, r26
    11c0:	08 95       	ret

000011c2 <_exit>:
    11c2:	f8 94       	cli

000011c4 <__stop_program>:
    11c4:	ff cf       	rjmp	.-2      	; 0x11c4 <__stop_program>
