// Seed: 727383520
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout tri id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    input wor id_0
    , id_10,
    input wand id_1,
    output logic id_2,
    output wor id_3,
    output wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    input tri id_7
    , id_11,
    input uwire id_8
);
  logic id_12;
  final begin : LABEL_0
    if (1) begin : LABEL_1
      $clog2(83);
      ;
    end
  end
  logic id_13;
  for (id_14 = id_1; 1; id_2 = id_14#(.id_12(-1))) begin : LABEL_2
    wire id_15;
    ;
  end
  module_0 modCall_1 (
      id_14,
      id_10,
      id_12,
      id_12
  );
  wire id_16, id_17;
endmodule
