Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Sep  4 23:44:56 2018
| Host         : DESKTOP-GJPCRJL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   262 |
| Unused register locations in slices containing registers |   162 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           20630 |         9236 |
| No           | No                    | Yes                    |              52 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            2076 |          423 |
| Yes          | No                    | Yes                    |            2192 |          472 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------+----------------------------+------------------+----------------+
|             Clock Signal            |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------+----------------------------+------------------+----------------+
|  AES1/ledDone_reg_i_1_n_10          |                            |                            |                1 |              1 |
|  AES2/ledDone_reg_i_1__0_n_10       |                            |                            |                1 |              1 |
|  clk_IBUF_BUFG                      | U1/p_3_in                  | HM1/hashO_reg[1136]_0      |                1 |              1 |
|  clk_IBUF_BUFG                      |                            |                            |                2 |              4 |
|  clk_IBUF_BUFG                      | U1/bit_count               | U1/baud_count[12]_i_3_n_10 |                1 |              4 |
|  clk_IBUF_BUFG                      | U1/byte_count              | U1/baud_count[12]_i_3_n_10 |                4 |              6 |
|  clk_IBUF_BUFG                      | U1/tx_buff[7][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                4 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[8][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                4 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[9][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                4 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[13][6]_i_1_n_10 | U1/baud_count[12]_i_3_n_10 |                4 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[0][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                3 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[11][6]_i_1_n_10 | U1/baud_count[12]_i_3_n_10 |                4 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[15][6]_i_1_n_10 | U1/baud_count[12]_i_3_n_10 |                3 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[17][6]_i_1_n_10 |                            |                2 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[16][6]_i_1_n_10 |                            |                2 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[12][6]_i_1_n_10 | U1/baud_count[12]_i_3_n_10 |                5 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[14][6]_i_1_n_10 | U1/baud_count[12]_i_3_n_10 |                3 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[1][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                4 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[19][6]_i_1_n_10 |                            |                3 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[18][6]_i_1_n_10 |                            |                3 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[4][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                3 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[6][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                4 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[2][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                5 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[5][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                2 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[3][6]_i_1_n_10  | U1/baud_count[12]_i_3_n_10 |                3 |              7 |
|  clk_IBUF_BUFG                      | U1/tx_buff[10][6]_i_1_n_10 | U1/baud_count[12]_i_3_n_10 |                2 |              7 |
|  clk_IBUF_BUFG                      |                            | HM1/hashO_reg[1536]_0      |                3 |              8 |
|  clk_IBUF_BUFG                      | C0/out[7]_i_1_n_10         | HM1/hashO_reg[1894]_0      |                3 |              8 |
|  AES1/next_state_reg[7]_i_2_n_10    |                            |                            |                2 |              8 |
|  AES2/next_state_reg[7]_i_2__0_n_10 |                            |                            |                2 |              8 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | D1/msgO_reg[113]_0         |                2 |              8 |
|  clk_IBUF_BUFG                      | U1/p_3_in                  | U1/baud_count[12]_i_3_n_10 |                2 |             13 |
|  clk_IBUF_BUFG                      | C0/msgO_reg[127][0]        | HM1/hashO_reg[1332]_0      |                2 |             14 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO_reg[1136]_0      |                2 |             16 |
|  clk_IBUF_BUFG                      |                            | U1/baud_count[12]_i_3_n_10 |               10 |             18 |
|  clk_IBUF_BUFG                      |                            | HM1/hashO_reg[1894]_0      |                8 |             26 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[19][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[20][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[26][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[2][31]_0[0]     |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[32][31][0]      |                            |                8 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[12][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[33][31][0]      |                            |               10 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[3][31]_0[0]     |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[42][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[8][31][0]       |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[49][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[30][31][0]      |                            |                8 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[41][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[27][31][0]      |                            |               10 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[46][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[39][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[45][31][0]      |                            |                8 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[47][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[48][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[4][31][0]       |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[51][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[38][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[55][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[31][31][0]      |                            |                8 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[44][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[52][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[15][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[1][31]_0[0]     |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[36][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[16][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[35][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[18][31][0]      |                            |                8 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[2][31][0]       |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[58][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[6][31][0]       |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[9][31][0]       |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[59][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[7][31][0]       |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[11][31][0]      |                            |                8 |             32 |
|  clk_IBUF_BUFG                      | C0/E[0]                    |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[50][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[5][31][0]       |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[53][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[28][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[54][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[56][31][0]      |                            |                8 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[57][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[37][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[10][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[13][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[22][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[0][31][0]       |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[23][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[1][31][0]       |                            |                8 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[24][31][0]      |                            |               10 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[25][31][0]      |                            |               13 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[21][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[34][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[3][31][0]       |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[40][31][0]      |                            |                6 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[43][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[17][31][0]      |                            |                7 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[29][31][0]      |                            |                5 |             32 |
|  clk_IBUF_BUFG                      | C0/RAM_reg[14][31][0]      |                            |                9 |             32 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO_reg[1894]_0      |               18 |             88 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO_reg[1332]_0      |               22 |            108 |
|  clk_IBUF_BUFG                      | C0/msgO_reg[127][0]        | D1/msgO_reg[113]_0         |               16 |            114 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO_reg[1536]_0      |               23 |            114 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[465]_i_1_n_10    |               25 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[1893]_i_1_n_10   |               20 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[895]_i_1_n_10    |               26 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[1503]_i_1_n_10   |               21 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[549]_i_1_n_10    |               25 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[511]_i_1_n_10    |               25 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[1771]_i_1_n_10   |               21 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[1023]_i_1_n_10   |               27 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[1497]_i_1_n_10   |               26 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[223]_i_1_n_10    |               24 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[767]_i_1_n_10    |               22 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[1279]_i_1_n_10   |               24 |            122 |
|  clk_IBUF_BUFG                      | C0/hashO_reg[1919][0]      | HM1/hashO[1257]_i_1_n_10   |               33 |            122 |
|  AES2/tempRow2                      |                            |                            |               52 |            128 |
|  AES2/tempSbox12                    |                            |                            |              128 |            128 |
|  AES2/tempRow6                      |                            |                            |               52 |            128 |
|  AES2/tempRow7                      |                            |                            |               49 |            128 |
|  AES2/tempRow8                      |                            |                            |               48 |            128 |
|  AES2/tempRow9                      |                            |                            |               54 |            128 |
|  AES2/tempSbox1                     |                            |                            |              128 |            128 |
|  AES2/tempSbox                      |                            |                            |              128 |            128 |
|  AES2/tempSbox10                    |                            |                            |              128 |            128 |
|  AES2/tempSbox11                    |                            |                            |              128 |            128 |
|  AES2/tempSbox4                     |                            |                            |              128 |            128 |
|  AES2/tempSbox13                    |                            |                            |              128 |            128 |
|  AES2/tempSbox2                     |                            |                            |              128 |            128 |
|  AES2/tempSbox3                     |                            |                            |              128 |            128 |
|  AES2/d6                            |                            |                            |               44 |            128 |
|  AES1/d10                           |                            |                            |               39 |            128 |
|  AES1/d                             |                            |                            |               37 |            128 |
|  AES1/d1                            |                            |                            |               33 |            128 |
|  AES1/cipher_reg[127]_i_1_n_10      |                            |                            |               34 |            128 |
|  AES1/d11                           |                            |                            |               36 |            128 |
|  AES2/d                             |                            |                            |               40 |            128 |
|  AES2/d10                           |                            |                            |               41 |            128 |
|  AES2/d1                            |                            |                            |               64 |            128 |
|  AES2/d11                           |                            |                            |               55 |            128 |
|  AES2/d16                           |                            |                            |               38 |            128 |
|  AES2/d12                           |                            |                            |               51 |            128 |
|  AES2/d13                           |                            |                            |               69 |            128 |
|  AES2/d14                           |                            |                            |               44 |            128 |
|  AES2/d15                           |                            |                            |               55 |            128 |
|  AES2/d17                           |                            |                            |               64 |            128 |
|  AES2/d18                           |                            |                            |               39 |            128 |
|  AES2/d19                           |                            |                            |               61 |            128 |
|  AES2/tempSbox8                     |                            |                            |              128 |            128 |
|  AES2/tempSbox5                     |                            |                            |              128 |            128 |
|  AES2/tempSbox6                     |                            |                            |              128 |            128 |
|  AES2/tempSbox7                     |                            |                            |              128 |            128 |
|  AES2/tempStart                     |                            |                            |               39 |            128 |
|  AES2/w                             |                            |                            |               34 |            128 |
|  AES2/w1                            |                            |                            |               35 |            128 |
|  AES2/tempSbox9                     |                            |                            |              128 |            128 |
|  AES2/d22                           |                            |                            |               45 |            128 |
|  AES2/d23                           |                            |                            |               62 |            128 |
|  AES2/d24                           |                            |                            |               45 |            128 |
|  AES2/d25                           |                            |                            |               69 |            128 |
|  AES2/d20                           |                            |                            |               40 |            128 |
|  AES2/d2                            |                            |                            |               46 |            128 |
|  AES2/d21                           |                            |                            |               58 |            128 |
|  AES2/d26                           |                            |                            |               38 |            128 |
|  AES2/d3                            |                            |                            |               69 |            128 |
|  AES2/d4                            |                            |                            |               46 |            128 |
|  AES2/d5                            |                            |                            |               58 |            128 |
|  AES2/d7                            |                            |                            |               65 |            128 |
|  AES2/d8                            |                            |                            |               42 |            128 |
|  AES2/d9                            |                            |                            |               64 |            128 |
|  AES2/tempRow3                      |                            |                            |               45 |            128 |
|  AES2/tempRow4                      |                            |                            |               55 |            128 |
|  AES2/tempRow5                      |                            |                            |               51 |            128 |
|  AES2/plaintext_reg[127]_i_1_n_10   |                            |                            |               34 |            128 |
|  AES2/tempRow1                      |                            |                            |               58 |            128 |
|  AES2/tempRow                       |                            |                            |               43 |            128 |
|  AES2/tempRow10                     |                            |                            |               47 |            128 |
|  AES2/tempRow11                     |                            |                            |               48 |            128 |
|  AES1/d12                           |                            |                            |               37 |            128 |
|  AES1/d13                           |                            |                            |               37 |            128 |
|  AES1/d2                            |                            |                            |               34 |            128 |
|  AES1/d3                            |                            |                            |               36 |            128 |
|  AES1/d4                            |                            |                            |               38 |            128 |
|  AES1/d5                            |                            |                            |               42 |            128 |
|  AES1/d6                            |                            |                            |               39 |            128 |
|  AES1/d7                            |                            |                            |               36 |            128 |
|  AES1/d8                            |                            |                            |               34 |            128 |
|  AES1/d9                            |                            |                            |               33 |            128 |
|  AES2/tempRow12                     |                            |                            |               44 |            128 |
|  AES2/tempRow13                     |                            |                            |               47 |            128 |
|  AES1/tempRow10                     |                            |                            |               48 |            128 |
|  AES1/tempRow1                      |                            |                            |               35 |            128 |
|  AES1/tempRow                       |                            |                            |               40 |            128 |
|  AES1/tempRow11                     |                            |                            |               39 |            128 |
|  AES1/tempRow12                     |                            |                            |               42 |            128 |
|  AES1/tempRow13                     |                            |                            |               36 |            128 |
|  AES1/tempRow2                      |                            |                            |               41 |            128 |
|  AES1/tempRow3                      |                            |                            |               37 |            128 |
|  AES1/tempRow4                      |                            |                            |               46 |            128 |
|  AES1/tempRow5                      |                            |                            |               41 |            128 |
|  AES1/tempRow6                      |                            |                            |               40 |            128 |
|  AES1/tempSbox11                    |                            |                            |              128 |            128 |
|  AES1/tempSbox12                    |                            |                            |              128 |            128 |
|  AES1/tempRow7                      |                            |                            |               44 |            128 |
|  AES1/tempRow8                      |                            |                            |               42 |            128 |
|  AES1/tempRow9                      |                            |                            |               37 |            128 |
|  AES1/tempSbox10                    |                            |                            |              128 |            128 |
|  AES1/tempSbox                      |                            |                            |              128 |            128 |
|  AES1/tempSbox1                     |                            |                            |              128 |            128 |
|  AES1/tempSbox13                    |                            |                            |              128 |            128 |
|  AES1/tempSbox2                     |                            |                            |              128 |            128 |
|  AES1/tempSbox6                     |                            |                            |              128 |            128 |
|  AES1/tempSbox3                     |                            |                            |              128 |            128 |
|  AES1/tempSbox4                     |                            |                            |              128 |            128 |
|  AES1/tempSbox5                     |                            |                            |              128 |            128 |
|  AES1/tempSbox7                     |                            |                            |              128 |            128 |
|  AES1/tempStart                     |                            |                            |               45 |            128 |
|  AES1/tempStart1                    |                            |                            |               44 |            128 |
|  AES1/tempStart10                   |                            |                            |               39 |            128 |
|  AES1/tempSbox8                     |                            |                            |              128 |            128 |
|  AES1/tempSbox9                     |                            |                            |              128 |            128 |
|  AES1/tempStart2                    |                            |                            |               41 |            128 |
|  AES1/tempStart3                    |                            |                            |               39 |            128 |
|  AES1/tempStart4                    |                            |                            |               43 |            128 |
|  AES1/tempStart5                    |                            |                            |               35 |            128 |
|  AES1/tempStart6                    |                            |                            |               40 |            128 |
|  AES1/tempStart7                    |                            |                            |               43 |            128 |
|  AES1/tempStart8                    |                            |                            |               47 |            128 |
|  AES1/tempStart9                    |                            |                            |               45 |            128 |
|  AES1/tempStart11                   |                            |                            |               40 |            128 |
|  AES1/tempStart12                   |                            |                            |               45 |            128 |
|  AES1/tempStart13                   |                            |                            |               40 |            128 |
|  AES1/w13                           |                            |                            |               38 |            128 |
|  AES1/w                             |                            |                            |               36 |            128 |
|  AES1/w1                            |                            |                            |               34 |            128 |
|  AES1/w10                           |                            |                            |               35 |            128 |
|  AES1/w11                           |                            |                            |               35 |            128 |
|  AES1/w14                           |                            |                            |               33 |            128 |
|  AES1/w12                           |                            |                            |               36 |            128 |
|  AES1/w2                            |                            |                            |               38 |            128 |
|  AES1/w6                            |                            |                            |               39 |            128 |
|  AES1/w7                            |                            |                            |               38 |            128 |
|  AES1/w8                            |                            |                            |               35 |            128 |
|  AES1/w9                            |                            |                            |               35 |            128 |
|  AES1/w5                            |                            |                            |               35 |            128 |
|  AES1/w3                            |                            |                            |               37 |            128 |
|  AES1/w4                            |                            |                            |               39 |            128 |
|  n_9_9752_BUFG                      |                            |                            |               73 |            256 |
|  AES2/k_reg[46][31]_i_1_n_10        |                            |                            |               77 |            256 |
|  k                                  |                            |                            |               79 |            256 |
|  AES2/k                             |                            |                            |               79 |            256 |
|  AES2/k_reg[30][31]_i_1_n_10        |                            |                            |               73 |            256 |
|  n_2_27_BUFG                        |                            |                            |               89 |            256 |
|  n_6_26_BUFG                        |                            |                            |               71 |            256 |
|  n_3_28_BUFG                        |                            |                            |               79 |            256 |
|  n_7_9755_BUFG                      |                            |                            |               76 |            256 |
|  n_8_9753_BUFG                      |                            |                            |               78 |            256 |
|  n_4_29_BUFG                        |                            |                            |               81 |            256 |
|  n_5_30_BUFG                        |                            |                            |               78 |            256 |
|  n_1_87_BUFG                        |                            |                            |              113 |            384 |
|  n_0_9825_BUFG                      |                            |                            |              109 |            384 |
+-------------------------------------+----------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     2 |
| 6      |                     1 |
| 7      |                    20 |
| 8      |                     5 |
| 13     |                     1 |
| 14     |                     1 |
| 16+    |                   229 |
+--------+-----------------------+


