@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":758:10:758:10|*Output Z has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":762:10:762:10|*Output Z has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":1700:7:1700:11|*Output CLKOP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":1700:13:1700:17|*Output CLKOS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":1700:19:1700:24|*Output CLKOS2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":1700:26:1700:31|*Output CLKOS3 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":1700:33:1700:36|*Output LOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":1700:38:1700:44|*Output INTLOCK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":1701:7:1701:12|*Output REFCLK has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\diamond\diamond\3.11_x64\cae_library\synthesis\verilog\ecp5u.v":1701:15:1701:22|*Output CLKINTFB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"C:\lattice\picorv32\pll\clkgen\clkgen.v":24:8:24:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.

