<stg><name>fpadd503.58.59_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="61" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln20 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %i_218 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_218"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln23 = icmp_eq  i4 %i_218, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:4 %lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_218, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="2">
<![CDATA[
for.inc.split:5 %zext_ln24 = zext i2 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:6 %c_0_addr = getelementptr i64 %c_0, i32 0, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="c_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %c_1_addr = getelementptr i64 %c_1, i32 0, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="c_1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:8 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:9 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln23 = add i4 %i_218, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4">
<![CDATA[
for.inc.split:0 %trunc_ln23 = trunc i4 %i_218

]]></Node>
<StgValue><ssdm name="trunc_ln23"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:8 %c_0_load = load i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="c_0_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="3">
<![CDATA[
for.inc.split:9 %c_1_load = load i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="c_1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:10 %select_ln24 = select i1 %trunc_ln23, i64 %c_1_load, i64 %c_0_load

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:14 %br_ln24 = br i1 %trunc_ln23, void %arrayidx57.case.0, void %arrayidx57.case.1

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx57.exit:11 %store_ln20 = store i4 %add_ln23, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %arrayidx57.exit

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln20"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:11 %zext_ln24_17 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln24_17"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:12 %tempReg = add i64 %select_ln24, i64 %zext_ln24_17

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:13 %add_ln24 = add i64 %select_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
for.inc29.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="33" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx57.case.0:0 %store_ln24 = store i64 %add_ln24, i3 %c_0_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="trunc_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
arrayidx57.case.0:1 %br_ln24 = br void %arrayidx57.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="trunc_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
arrayidx57.case.1:0 %store_ln24 = store i64 %add_ln24, i3 %c_1_addr

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="trunc_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
arrayidx57.case.1:1 %br_ln24 = br void %arrayidx57.exit

]]></Node>
<StgValue><ssdm name="br_ln24"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:0 %xor_ln24 = xor i64 %add_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:1 %xor_ln24_22 = xor i64 %select_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln24_22"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:2 %or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_22

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx57.exit:3 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx57.exit:4 %xor_ln24_25 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln24_25"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="63" op_0_bw="64">
<![CDATA[
arrayidx57.exit:5 %trunc_ln24 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
arrayidx57.exit:6 %xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_25, i63 %trunc_ln24

]]></Node>
<StgValue><ssdm name="xor_ln24_s"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:7 %and_ln24 = and i64 %xor_ln24_s, i64 %select_ln24

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:8 %xor_ln24_24 = xor i64 %or_ln24, i64 %add_ln24

]]></Node>
<StgValue><ssdm name="xor_ln24_24"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx57.exit:9 %or_ln24_8 = or i64 %xor_ln24_24, i64 %and_ln24

]]></Node>
<StgValue><ssdm name="or_ln24_8"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
arrayidx57.exit:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_8, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx57.exit:12 %br_ln23 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="66" name="c_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="c_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="c_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="69" from="StgValue_68" to="i" fromId="68" toId="7">
</dataflow>
<dataflow id="71" from="StgValue_70" to="store_ln20" fromId="70" toId="8">
</dataflow>
<dataflow id="72" from="i" to="store_ln20" fromId="7" toId="8">
</dataflow>
<dataflow id="73" from="i" to="i_218" fromId="7" toId="10">
</dataflow>
<dataflow id="74" from="i_218" to="icmp_ln23" fromId="10" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_75" to="icmp_ln23" fromId="75" toId="11">
</dataflow>
<dataflow id="77" from="icmp_ln23" to="br_ln23" fromId="11" toId="12">
</dataflow>
<dataflow id="79" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln" fromId="78" toId="13">
</dataflow>
<dataflow id="80" from="i_218" to="lshr_ln" fromId="10" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_68" to="lshr_ln" fromId="68" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_82" to="lshr_ln" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="lshr_ln" to="zext_ln24" fromId="13" toId="14">
</dataflow>
<dataflow id="85" from="c_0" to="c_0_addr" fromId="66" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_86" to="c_0_addr" fromId="86" toId="15">
</dataflow>
<dataflow id="88" from="zext_ln24" to="c_0_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="89" from="c_1" to="c_1_addr" fromId="67" toId="16">
</dataflow>
<dataflow id="90" from="StgValue_86" to="c_1_addr" fromId="86" toId="16">
</dataflow>
<dataflow id="91" from="zext_ln24" to="c_1_addr" fromId="14" toId="16">
</dataflow>
<dataflow id="92" from="c_0_addr" to="c_0_load" fromId="15" toId="17">
</dataflow>
<dataflow id="93" from="c_1_addr" to="c_1_load" fromId="16" toId="18">
</dataflow>
<dataflow id="94" from="i_218" to="add_ln23" fromId="10" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_95" to="add_ln23" fromId="95" toId="19">
</dataflow>
<dataflow id="97" from="i_218" to="trunc_ln23" fromId="10" toId="20">
</dataflow>
<dataflow id="98" from="c_0_addr" to="c_0_load" fromId="15" toId="21">
</dataflow>
<dataflow id="99" from="c_1_addr" to="c_1_load" fromId="16" toId="22">
</dataflow>
<dataflow id="100" from="trunc_ln23" to="select_ln24" fromId="20" toId="23">
</dataflow>
<dataflow id="101" from="c_1_load" to="select_ln24" fromId="22" toId="23">
</dataflow>
<dataflow id="102" from="c_0_load" to="select_ln24" fromId="21" toId="23">
</dataflow>
<dataflow id="103" from="trunc_ln23" to="br_ln24" fromId="20" toId="24">
</dataflow>
<dataflow id="104" from="add_ln23" to="store_ln20" fromId="19" toId="25">
</dataflow>
<dataflow id="105" from="i" to="store_ln20" fromId="7" toId="25">
</dataflow>
<dataflow id="107" from="StgValue_106" to="carry" fromId="106" toId="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="108" from="br_ln0" to="carry" fromId="9" toId="26">
</dataflow>
<dataflow id="109" from="tmp" to="carry" fromId="47" toId="26">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="br_ln23" to="carry" fromId="48" toId="26">
<BackEdge/>
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecPipeline" to="specpipeline_ln20" fromId="111" toId="27">
</dataflow>
<dataflow id="114" from="StgValue_113" to="specpipeline_ln20" fromId="113" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_86" to="specpipeline_ln20" fromId="86" toId="27">
</dataflow>
<dataflow id="116" from="StgValue_86" to="specpipeline_ln20" fromId="86" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_86" to="specpipeline_ln20" fromId="86" toId="27">
</dataflow>
<dataflow id="119" from="empty_44" to="specpipeline_ln20" fromId="118" toId="27">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln20" fromId="120" toId="28">
</dataflow>
<dataflow id="123" from="StgValue_122" to="speclooptripcount_ln20" fromId="122" toId="28">
</dataflow>
<dataflow id="124" from="StgValue_122" to="speclooptripcount_ln20" fromId="122" toId="28">
</dataflow>
<dataflow id="125" from="StgValue_122" to="speclooptripcount_ln20" fromId="122" toId="28">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="126" toId="29">
</dataflow>
<dataflow id="129" from="empty_5" to="specloopname_ln23" fromId="128" toId="29">
</dataflow>
<dataflow id="130" from="carry" to="zext_ln24_17" fromId="26" toId="30">
</dataflow>
<dataflow id="131" from="select_ln24" to="tempReg" fromId="23" toId="31">
</dataflow>
<dataflow id="132" from="zext_ln24_17" to="tempReg" fromId="30" toId="31">
</dataflow>
<dataflow id="133" from="select_ln24" to="add_ln24" fromId="23" toId="32">
</dataflow>
<dataflow id="134" from="tempReg" to="add_ln24" fromId="31" toId="32">
</dataflow>
<dataflow id="135" from="add_ln24" to="store_ln24" fromId="32" toId="33">
</dataflow>
<dataflow id="136" from="c_0_addr" to="store_ln24" fromId="15" toId="33">
</dataflow>
<dataflow id="137" from="add_ln24" to="store_ln24" fromId="32" toId="35">
</dataflow>
<dataflow id="138" from="c_1_addr" to="store_ln24" fromId="16" toId="35">
</dataflow>
<dataflow id="139" from="add_ln24" to="xor_ln24" fromId="32" toId="37">
</dataflow>
<dataflow id="140" from="tempReg" to="xor_ln24" fromId="31" toId="37">
</dataflow>
<dataflow id="141" from="select_ln24" to="xor_ln24_22" fromId="23" toId="38">
</dataflow>
<dataflow id="142" from="tempReg" to="xor_ln24_22" fromId="31" toId="38">
</dataflow>
<dataflow id="143" from="xor_ln24" to="or_ln24" fromId="37" toId="39">
</dataflow>
<dataflow id="144" from="xor_ln24_22" to="or_ln24" fromId="38" toId="39">
</dataflow>
<dataflow id="146" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel" fromId="145" toId="40">
</dataflow>
<dataflow id="147" from="tempReg" to="bit_sel" fromId="31" toId="40">
</dataflow>
<dataflow id="149" from="StgValue_148" to="bit_sel" fromId="148" toId="40">
</dataflow>
<dataflow id="150" from="bit_sel" to="xor_ln24_25" fromId="40" toId="41">
</dataflow>
<dataflow id="152" from="StgValue_151" to="xor_ln24_25" fromId="151" toId="41">
</dataflow>
<dataflow id="153" from="tempReg" to="trunc_ln24" fromId="31" toId="42">
</dataflow>
<dataflow id="155" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln24_s" fromId="154" toId="43">
</dataflow>
<dataflow id="156" from="xor_ln24_25" to="xor_ln24_s" fromId="41" toId="43">
</dataflow>
<dataflow id="157" from="trunc_ln24" to="xor_ln24_s" fromId="42" toId="43">
</dataflow>
<dataflow id="158" from="xor_ln24_s" to="and_ln24" fromId="43" toId="44">
</dataflow>
<dataflow id="159" from="select_ln24" to="and_ln24" fromId="23" toId="44">
</dataflow>
<dataflow id="160" from="or_ln24" to="xor_ln24_24" fromId="39" toId="45">
</dataflow>
<dataflow id="161" from="add_ln24" to="xor_ln24_24" fromId="32" toId="45">
</dataflow>
<dataflow id="162" from="xor_ln24_24" to="or_ln24_8" fromId="45" toId="46">
</dataflow>
<dataflow id="163" from="and_ln24" to="or_ln24_8" fromId="44" toId="46">
</dataflow>
<dataflow id="165" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="164" toId="47">
</dataflow>
<dataflow id="166" from="or_ln24_8" to="tmp" fromId="46" toId="47">
</dataflow>
<dataflow id="168" from="StgValue_167" to="tmp" fromId="167" toId="47">
</dataflow>
<dataflow id="169" from="icmp_ln23" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="170" from="icmp_ln23" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="171" from="icmp_ln23" to="StgValue_4" fromId="11" toId="4">
</dataflow>
<dataflow id="172" from="icmp_ln23" to="StgValue_5" fromId="11" toId="5">
</dataflow>
<dataflow id="173" from="trunc_ln23" to="StgValue_5" fromId="20" toId="5">
</dataflow>
</dataflows>


</stg>
