Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Oct  6 08:13:10 2020
| Host         : DESKTOP-QGQQMFB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.279        0.000                      0                  218        0.254        0.000                      0                  218        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               6.279        0.000                      0                  218        0.254        0.000                      0                  218        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.372%)  route 2.752ns (79.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.653     8.660    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y64         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.503    14.907    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y64         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[16]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.939    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.372%)  route 2.752ns (79.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.653     8.660    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y64         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.503    14.907    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y64         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.939    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.372%)  route 2.752ns (79.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.653     8.660    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y64         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.503    14.907    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y64         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[18]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.939    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.704ns (20.372%)  route 2.752ns (79.628%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.653     8.660    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y64         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.503    14.907    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y64         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X58Y64         FDRE (Setup_fdre_C_CE)      -0.205    14.939    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.333ns  (required time - arrival time)
  Source:                 miniHardwareProject/M_right_out_false_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/M_signal_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.823ns (24.371%)  route 2.554ns (75.629%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.624     5.208    miniHardwareProject/CLK
    SLICE_X65Y60         FDSE                                         r  miniHardwareProject/M_right_out_false_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y60         FDSE (Prop_fdse_C_Q)         0.456     5.664 f  miniHardwareProject/M_right_out_false_q_reg/Q
                         net (fo=6, routed)           0.852     6.516    miniHardwareProject/io_led_OBUF[0]
    SLICE_X65Y60         LUT2 (Prop_lut2_I1_O)        0.124     6.640 r  miniHardwareProject/M_signal_register_q[2]_i_7/O
                         net (fo=3, routed)           0.822     7.462    miniHardwareProject/manual_input_gen_0[2].manual_input/M_signal_register_q_reg[2]
    SLICE_X65Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.586 r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_signal_register_q[2]_i_3/O
                         net (fo=1, routed)           0.405     7.991    miniHardwareProject/manual_input_gen_0[2].manual_input_n_0
    SLICE_X65Y60         LUT5 (Prop_lut5_I2_O)        0.119     8.110 r  miniHardwareProject/M_signal_register_q[2]_i_1/O
                         net (fo=1, routed)           0.475     8.585    miniHardwareProject/M_signal_register_q[2]_i_1_n_0
    SLICE_X65Y60         FDRE                                         r  miniHardwareProject/M_signal_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.507    14.911    miniHardwareProject/CLK
    SLICE_X65Y60         FDRE                                         r  miniHardwareProject/M_signal_register_q_reg[2]/C
                         clock pessimism              0.297    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X65Y60         FDRE (Setup_fdre_C_D)       -0.255    14.918    miniHardwareProject/M_signal_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  6.333    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.704ns (20.737%)  route 2.691ns (79.263%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.592     8.599    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y61         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505    14.909    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y61         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[4]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.941    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.704ns (20.737%)  route 2.691ns (79.263%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.592     8.599    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y61         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505    14.909    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y61         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[5]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.941    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.704ns (20.737%)  route 2.691ns (79.263%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.592     8.599    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y61         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505    14.909    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y61         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[6]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.941    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.395ns  (logic 0.704ns (20.737%)  route 2.691ns (79.263%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.592     8.599    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y61         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.505    14.909    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y61         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[7]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X58Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.941    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.439ns  (required time - arrival time)
  Source:                 miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.299ns  (logic 0.704ns (21.339%)  route 2.595ns (78.661%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.620     5.204    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           1.284     6.944    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]
    SLICE_X59Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.068 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.815     7.883    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_5__1_n_0
    SLICE_X59Y61         LUT5 (Prop_lut5_I3_O)        0.124     8.007 r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0/O
                         net (fo=20, routed)          0.496     8.503    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q[0]_i_2__0_n_0
    SLICE_X58Y60         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.506    14.910    miniHardwareProject/manual_input_gen_0[0].manual_input/CLK
    SLICE_X58Y60         FDRE                                         r  miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X58Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.942    miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 miniHardwareProject/slowClock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/slowClock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.535    miniHardwareProject/slowClock/CLK
    SLICE_X64Y60         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  miniHardwareProject/slowClock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.813    miniHardwareProject/slowClock/M_ctr_q_reg_n_0_[14]
    SLICE_X64Y60         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  miniHardwareProject/slowClock/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    miniHardwareProject/slowClock/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X64Y60         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.861     2.051    miniHardwareProject/slowClock/CLK
    SLICE_X64Y60         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y60         FDRE (Hold_fdre_C_D)         0.134     1.669    miniHardwareProject/slowClock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 miniHardwareProject/slowClock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/slowClock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.535    miniHardwareProject/slowClock/CLK
    SLICE_X64Y61         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  miniHardwareProject/slowClock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.813    miniHardwareProject/slowClock/M_ctr_q_reg_n_0_[18]
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  miniHardwareProject/slowClock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    miniHardwareProject/slowClock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X64Y61         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.861     2.051    miniHardwareProject/slowClock/CLK
    SLICE_X64Y61         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X64Y61         FDRE (Hold_fdre_C_D)         0.134     1.669    miniHardwareProject/slowClock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 miniHardwareProject/slowClock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/slowClock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.590     1.534    miniHardwareProject/slowClock/CLK
    SLICE_X64Y62         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  miniHardwareProject/slowClock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.812    miniHardwareProject/slowClock/M_ctr_q_reg_n_0_[22]
    SLICE_X64Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  miniHardwareProject/slowClock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    miniHardwareProject/slowClock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X64Y62         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     2.049    miniHardwareProject/slowClock/CLK
    SLICE_X64Y62         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X64Y62         FDRE (Hold_fdre_C_D)         0.134     1.668    miniHardwareProject/slowClock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 miniHardwareProject/slowClock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/slowClock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.536    miniHardwareProject/slowClock/CLK
    SLICE_X64Y59         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  miniHardwareProject/slowClock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.814    miniHardwareProject/slowClock/M_ctr_q_reg_n_0_[10]
    SLICE_X64Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  miniHardwareProject/slowClock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    miniHardwareProject/slowClock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X64Y59         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     2.052    miniHardwareProject/slowClock/CLK
    SLICE_X64Y59         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y59         FDRE (Hold_fdre_C_D)         0.134     1.670    miniHardwareProject/slowClock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 miniHardwareProject/slowClock/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/slowClock/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.536    miniHardwareProject/slowClock/CLK
    SLICE_X64Y57         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  miniHardwareProject/slowClock/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.814    miniHardwareProject/slowClock/M_ctr_q_reg_n_0_[2]
    SLICE_X64Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  miniHardwareProject/slowClock/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    miniHardwareProject/slowClock/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X64Y57         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     2.052    miniHardwareProject/slowClock/CLK
    SLICE_X64Y57         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.134     1.670    miniHardwareProject/slowClock/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 miniHardwareProject/slowClock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/slowClock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.536    miniHardwareProject/slowClock/CLK
    SLICE_X64Y58         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  miniHardwareProject/slowClock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.814    miniHardwareProject/slowClock/M_ctr_q_reg_n_0_[6]
    SLICE_X64Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.924 r  miniHardwareProject/slowClock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    miniHardwareProject/slowClock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X64Y58         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     2.052    miniHardwareProject/slowClock/CLK
    SLICE_X64Y58         FDRE                                         r  miniHardwareProject/slowClock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.134     1.670    miniHardwareProject/slowClock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 miniHardwareProject/M_register_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/M_register_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.592     1.536    miniHardwareProject/CLK
    SLICE_X65Y59         FDRE                                         r  miniHardwareProject/M_register_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  miniHardwareProject/M_register_q_reg[1]/Q
                         net (fo=4, routed)           0.179     1.856    miniHardwareProject/M_register_q[1]
    SLICE_X65Y59         LUT4 (Prop_lut4_I0_O)        0.042     1.898 r  miniHardwareProject/M_register_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    miniHardwareProject/M_register_q[2]_i_1_n_0
    SLICE_X65Y59         FDRE                                         r  miniHardwareProject/M_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.862     2.052    miniHardwareProject/CLK
    SLICE_X65Y59         FDRE                                         r  miniHardwareProject/M_register_q_reg[2]/C
                         clock pessimism             -0.517     1.536    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.107     1.643    miniHardwareProject/M_register_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.590     1.534    miniHardwareProject/manual_input_gen_0[2].manual_input/CLK
    SLICE_X63Y62         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[11]/Q
                         net (fo=3, routed)           0.118     1.793    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[11]
    SLICE_X63Y62         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.901    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[8]_i_1__2_n_4
    SLICE_X63Y62         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.859     2.049    miniHardwareProject/manual_input_gen_0[2].manual_input/CLK
    SLICE_X63Y62         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X63Y62         FDRE (Hold_fdre_C_D)         0.105     1.639    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.589     1.533    miniHardwareProject/manual_input_gen_0[2].manual_input/CLK
    SLICE_X63Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[15]/Q
                         net (fo=3, routed)           0.118     1.792    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[15]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     1.900    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[12]_i_1__2_n_4
    SLICE_X63Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.858     2.048    miniHardwareProject/manual_input_gen_0[2].manual_input/CLK
    SLICE_X63Y63         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.638    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.591     1.535    miniHardwareProject/manual_input_gen_0[2].manual_input/CLK
    SLICE_X63Y60         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     1.796    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[3]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[0]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     1.904    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[0]_i_3__1_n_4
    SLICE_X63Y60         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.861     2.051    miniHardwareProject/manual_input_gen_0[2].manual_input/CLK
    SLICE_X63Y60         FDRE                                         r  miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[3]/C
                         clock pessimism             -0.517     1.535    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.105     1.640    miniHardwareProject/manual_input_gen_0[2].manual_input/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y60   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y62   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y62   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y63   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y64   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y63   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y64   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y61   miniHardwareProject/manual_input_gen_0[0].manual_input/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   miniHardwareProject/slowClock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   miniHardwareProject/slowClock/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   miniHardwareProject/slowClock/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   miniHardwareProject/slowClock/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   miniHardwareProject/slowClock/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   miniHardwareProject/slowClock/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   miniHardwareProject/slowClock/M_ctr_q_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y58   miniHardwareProject/slowClock/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y58   miniHardwareProject/slowClockEdge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y65   miniHardwareProject/manual_input_gen_0[1].manual_input/M_ctr_q_reg[12]/C



