#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 25 21:49:58 2023
# Process ID: 3524
# Current directory: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16720 D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v2\overlay_final_v2\overlay_final_v2.xpr
# Log file: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/vivado.log
# Journal file: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2/overlay_final_v2.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/overlay_final_v2'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1013.699 ; gain = 0.000
update_compile_order -fileset sources_1
save_project_as overlay_final_v3 D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3 -force
WARNING: [IP_Flow 19-3571] IP 'design_2_AXI_comb_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_2_AXI_comb_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_2_AXI_comb_3_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_2_AXI_lowpass_1_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_2_AXI_lowpass_2_0' is restricted:
* Module reference is stale and needs refreshing.
WARNING: [IP_Flow 19-3571] IP 'design_2_AXI_lowpass_3_0' is restricted:
* Module reference is stale and needs refreshing.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:interface:axis_rtl:1.0' does not have a logical Port 'ACLK'. Please check exact spelling to match the definition
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:interface:axis_rtl:1.0' does not have a logical Port 'ARESETN'. Please check exact spelling to match the definition
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'm_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm_axis_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:interface:axis_rtl:1.0' does not have a logical Port 'ACLK'. Please check exact spelling to match the definition
WARNING: [IP_Flow 19-4975] Interface 'xilinx.com:interface:axis_rtl:1.0' does not have a logical Port 'ARESETN'. Please check exact spelling to match the definition
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's_axis_aresetn'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
save_project_as: Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 1510.070 ; gain = 0.000
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_ADD_3_0_9'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_ADD_3_0_9'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_ADD_4_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_ADD_4_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_Allpass_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_Allpass_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_comb_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_comb_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_comb_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_comb_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_comb_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_comb_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_comb_3_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_comb_3_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_early_reflection_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_early_reflection_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_lowpass_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_lowpass_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_lowpass_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_lowpass_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_lowpass_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_lowpass_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_lowpass_3_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_lowpass_3_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_AXI_pitch_shift_0_3'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_AXI_pitch_shift_0_3'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_Buffers_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_Buffers_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_Button_ctrl_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_Button_ctrl_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_EQ_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_EQ_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_EQ_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_EQ_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_EQ_2_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_EQ_2_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_EQ_3_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_EQ_3_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_I2S_Receiver_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_I2S_Receiver_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_I2S_Transmitter_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_I2S_Transmitter_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_axi_apb_bridge_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_axi_apb_bridge_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_axi_iic_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_axi_iic_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_processing_system7_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_processing_system7_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_2_rst_ps7_0_50M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_2_rst_ps7_0_50M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_2'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_2'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
open_bd_design {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/design_2.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_0
Adding component instance block -- xilinx.com:module_ref:AXI_comb:1.0 - AXI_comb_1
Adding component instance block -- xilinx.com:module_ref:AXI_comb:1.0 - AXI_comb_2
Adding component instance block -- xilinx.com:module_ref:AXI_comb:1.0 - AXI_comb_3
Adding component instance block -- xilinx.com:module_ref:AXI_lowpass:1.0 - AXI_lowpass_1
Adding component instance block -- xilinx.com:module_ref:AXI_lowpass:1.0 - AXI_lowpass_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:module_ref:AXI_lowpass:1.0 - AXI_lowpass_3
Adding component instance block -- xilinx.com:module_ref:AXI_comb:1.0 - AXI_comb_0
Adding component instance block -- xilinx.com:module_ref:AXI_lowpass:1.0 - AXI_lowpass_0
Adding component instance block -- xilinx.com:module_ref:AXI_early_reflection:1.0 - AXI_early_reflection_0
Adding component instance block -- xilinx.com:module_ref:AXI_Allpass:1.0 - AXI_Allpass_0
Adding component instance block -- xilinx.com:module_ref:AXI_ADD_4:1.0 - AXI_ADD_4_0
Adding component instance block -- xilinx.com:module_ref:AXI_ADD_3:1.0 - AXI_ADD_3_0
Adding component instance block -- xilinx.com:user:AXI_pitch_shift:1.0 - AXI_pitch_shift_0
Adding component instance block -- xilinx.com:user:EQ:1.0 - IIR3
Adding component instance block -- xilinx.com:user:EQ:1.0 - IIR0
Adding component instance block -- xilinx.com:user:EQ:1.0 - IIR1
Adding component instance block -- xilinx.com:user:EQ:1.0 - IIR2
Adding component instance block -- xilinx.com:user:AXI_ANF:1.0 - AXI_ANF_0
Adding component instance block -- xilinx.com:module_ref:Button_ctrl:1.0 - Button_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_apb_bridge:3.0 - axi_apb_bridge_1
Adding component instance block -- xilinx.com:module_ref:I2S_Receiver:1.0 - I2S_Receiver_0
Adding component instance block -- xilinx.com:module_ref:I2S_Transmitter:1.0 - I2S_Transmitter_0
Adding component instance block -- xilinx.com:module_ref:Buffers:1.0 - Buffers_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_2> from BD file <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/design_2.bd>
open_bd_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1510.070 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_ADD_3:1.0 effect/reverb/AXI_ADD_3_1
endgroup
set_property location {6.5 2328 427} [get_bd_cells effect/reverb/AXI_ADD_3_1]
ipx::edit_ip_in_project -upgrade true -name AXI_ADD_3_v1_0_project -directory D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.tmp/AXI_ADD_3_v1_0_project d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/yanliu/kuleuven/course/master/thesis/project/overlay_final_v3/overlay_final_v3.tmp/axi_add_3_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1510.070 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/src/AXI_ADD_3.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1510.070 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project overlay_final_v3
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
report_ip_status -name ip_status
current_project AXI_ADD_3_v1_0_project
current_project overlay_final_v3
upgrade_ip [get_ips  design_2_AXI_ADD_3_1_0] -log ip_upgrade.log
Upgrading 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_AXI_ADD_3_1_0 (AXI_ADD_3_v1_0 1.0) from revision 9 to revision 10
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_AXI_ADD_3_1_0] -no_script -sync -force -quiet
delete_bd_objs [get_bd_intf_nets effect/reverb/AXI_ADD_3_0_m_axis] [get_bd_intf_nets effect/reverb/AXI_Allpass_0_m_axis] [get_bd_nets effect/reverb/AXI_early_reflection_0_m_axis_tdata] [get_bd_cells effect/reverb/AXI_ADD_3_0]
delete_bd_objs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1510.070 ; gain = 0.000
set_property location {5 2105 614} [get_bd_cells effect/reverb/AXI_ADD_3_1]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/m_axis] [get_bd_intf_pins effect/reverb/AXI_ADD_3_1/m_axis]
update_compile_order -fileset sources_1
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_Allpass_0/m_axis] [get_bd_intf_pins effect/reverb/AXI_ADD_3_1/s_axis]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins effect/reverb/AXI_ADD_3_1/APB_S]
endgroup
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_ADD_3_1/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_ADD_3_1/rst]
connect_bd_net [get_bd_pins effect/reverb/EN] [get_bd_pins effect/reverb/AXI_ADD_3_1/EN]
connect_bd_net [get_bd_pins effect/reverb/AXI_early_reflection_0/m_axis_tdata] [get_bd_pins effect/reverb/AXI_ADD_3_1/s_axis_tdata_early]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_early_reflection_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
connect_bd_net [get_bd_pins effect/reverb/s_axis_tdata] [get_bd_pins effect/reverb/AXI_ADD_3_1/s_axis_tdata_input]
save_bd_design
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
delete_bd_objs [get_bd_intf_nets APB_S_0_2] [get_bd_intf_ports APB_S_0]
startgroup
set_property -dict [list CONFIG.C_APB_NUM_SLAVES {3}] [get_bd_cells axi_apb_bridge_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_apb_bridge_1/APB_M3] -boundary_type upper [get_bd_intf_pins effect/APB_S_1]
assign_bd_address [get_bd_addr_segs {effect/AXI_pitch_shift_0/APB_s/apb effect/AXI_ANF_0/ABP_S/apb effect/reverb/AXI_ADD_3_1/APB_S/apb effect/EQ/IIR0/APB_S/apb axi_iic_0/S_AXI/Reg effect/EQ/IIR2/APB_S/apb effect/EQ/IIR1/APB_S/apb effect/EQ/IIR3/APB_S/apb }]
Slave segment '/effect/reverb/AXI_ADD_3_1/APB_S/apb' is being assigned into address space '/processing_system7_0/Data' at <0x43C6_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_1/rst (associated clock /effect/reverb/AXI_comb_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_2/rst (associated clock /effect/reverb/AXI_comb_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_3/rst (associated clock /effect/reverb/AXI_comb_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_1/rst (associated clock /effect/reverb/AXI_lowpass_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_2/rst (associated clock /effect/reverb/AXI_lowpass_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_3/rst (associated clock /effect/reverb/AXI_lowpass_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_0/rst (associated clock /effect/reverb/AXI_comb_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_0/rst (associated clock /effect/reverb/AXI_lowpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_early_reflection_0/rst (associated clock /effect/reverb/AXI_early_reflection_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_Allpass_0/rst (associated clock /effect/reverb/AXI_Allpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_4_0/rst (associated clock /effect/reverb/AXI_ADD_4_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_3_1/rst (associated clock /effect/reverb/AXI_ADD_3_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_pitch_shift_0/rst (associated clock /effect/AXI_pitch_shift_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR3/rst (associated clock /effect/EQ/IIR3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR0/rst (associated clock /effect/EQ/IIR0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR1/rst (associated clock /effect/EQ/IIR1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR2/rst (associated clock /effect/EQ/IIR2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_ANF_0/rst (associated clock /effect/AXI_ANF_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/Button_ctrl_0/rst (associated clock /effect/Button_ctrl_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /effect/reverb/AXI_ADD_3_1/s_axis(100000000) and /effect/reverb/AXI_Allpass_0/m_axis(50000000)
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /effect/AXI_pitch_shift_0/s_axis(50000000) and /effect/reverb/AXI_ADD_3_1/m_axis(100000000)
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /effect/reverb/AXI_ADD_3_1/clk(100000000) and /processing_system7_0/FCLK_CLK0(50000000)
WARNING: [BD 41-927] Following properties on pin /I2S_Receiver_0/m_axis_aclk have been updated from connected ip, but BD cell '/I2S_Receiver_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Receiver_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /I2S_Transmitter_0/s_axis_aclk have been updated from connected ip, but BD cell '/I2S_Transmitter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Transmitter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_pitch_shift_0/clk have been updated from connected ip, but BD cell '/effect/AXI_pitch_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_pitch_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_ANF_0/clk have been updated from connected ip, but BD cell '/effect/AXI_ANF_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_ANF_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_early_reflection_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_early_reflection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_early_reflection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_Allpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_Allpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_Allpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_4_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_4_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_4_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR3/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR0/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR1/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR2/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR2> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1510.070 ; gain = 0.000
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_nets effect/reverb/AXI_early_reflection_0_m_axis_tdata] [get_bd_intf_nets effect/reverb/AXI_ADD_3_1_m_axis] [get_bd_intf_nets effect/reverb/AXI_Allpass_0_m_axis] [get_bd_intf_nets effect/reverb/Conn1] [get_bd_cells effect/reverb/AXI_ADD_3_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_ADD_3:1.0 effect/reverb/AXI_ADD_3_0
endgroup
set_property location {6 2017 576} [get_bd_cells effect/reverb/AXI_ADD_3_0]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/m_axis] [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/s_axis] [get_bd_intf_pins effect/reverb/AXI_Allpass_0/m_axis]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/APB_S]
endgroup
connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/clk] [get_bd_pins effect/reverb/AXI_comb_0/s_axis_tready]
WARNING: [BD 41-1731] Type mismatch between connected pins: /effect/reverb/AXI_comb_0/s_axis_tready(undef) and /effect/reverb/AXI_ADD_3_0/clk(clk)
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_ADD_3_0/rst]
disconnect_bd_net /effect/reverb/AXI_comb_0_s_axis_tready [get_bd_pins effect/reverb/AXI_ADD_3_0/clk]
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_ADD_3_0/clk]
connect_bd_net [get_bd_pins effect/reverb/EN] [get_bd_pins effect/reverb/AXI_ADD_3_0/EN]
connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early] [get_bd_pins effect/reverb/AXI_early_reflection_0/m_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_early_reflection_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
connect_bd_net [get_bd_pins effect/reverb/s_axis_tdata] [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_input]
delete_bd_objs [get_bd_intf_nets APB_S_0_2] [get_bd_intf_ports APB_S_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets APB_S_0_2] [get_bd_intf_ports APB_S_0]'
delete_bd_objs [get_bd_intf_pins effect/reverb/APB_S_0]
delete_bd_objs [get_bd_intf_nets effect/Conn1] [get_bd_intf_pins effect/APB_S_1]
delete_bd_objs [get_bd_intf_nets APB_S_0_2] [get_bd_intf_ports APB_S_0]
connect_bd_intf_net [get_bd_intf_pins axi_apb_bridge_1/APB_M3] -boundary_type upper [get_bd_intf_pins effect/APB_S_2]
assign_bd_address [get_bd_addr_segs {effect/EQ/IIR0/APB_S/apb effect/EQ/IIR2/APB_S/apb effect/EQ/IIR3/APB_S/apb effect/AXI_pitch_shift_0/APB_s/apb effect/reverb/AXI_ADD_3_0/APB_S/apb effect/AXI_ANF_0/ABP_S/apb axi_iic_0/S_AXI/Reg effect/EQ/IIR1/APB_S/apb }]
Slave segment '/effect/reverb/AXI_ADD_3_0/APB_S/apb' is being assigned into address space '/processing_system7_0/Data' at <0x43C6_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_1/rst (associated clock /effect/reverb/AXI_comb_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_2/rst (associated clock /effect/reverb/AXI_comb_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_3/rst (associated clock /effect/reverb/AXI_comb_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_1/rst (associated clock /effect/reverb/AXI_lowpass_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_2/rst (associated clock /effect/reverb/AXI_lowpass_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_3/rst (associated clock /effect/reverb/AXI_lowpass_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_0/rst (associated clock /effect/reverb/AXI_comb_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_0/rst (associated clock /effect/reverb/AXI_lowpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_early_reflection_0/rst (associated clock /effect/reverb/AXI_early_reflection_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_Allpass_0/rst (associated clock /effect/reverb/AXI_Allpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_4_0/rst (associated clock /effect/reverb/AXI_ADD_4_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_3_0/rst (associated clock /effect/reverb/AXI_ADD_3_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_pitch_shift_0/rst (associated clock /effect/AXI_pitch_shift_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR3/rst (associated clock /effect/EQ/IIR3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR0/rst (associated clock /effect/EQ/IIR0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR1/rst (associated clock /effect/EQ/IIR1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR2/rst (associated clock /effect/EQ/IIR2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_ANF_0/rst (associated clock /effect/AXI_ANF_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/Button_ctrl_0/rst (associated clock /effect/Button_ctrl_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /I2S_Receiver_0/m_axis_aclk have been updated from connected ip, but BD cell '/I2S_Receiver_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Receiver_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /I2S_Transmitter_0/s_axis_aclk have been updated from connected ip, but BD cell '/I2S_Transmitter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Transmitter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_pitch_shift_0/clk have been updated from connected ip, but BD cell '/effect/AXI_pitch_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_pitch_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_ANF_0/clk have been updated from connected ip, but BD cell '/effect/AXI_ANF_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_ANF_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_early_reflection_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_early_reflection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_early_reflection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_Allpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_Allpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_Allpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_4_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_4_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_4_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_3_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_3_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_3_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR3/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR0/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR1/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR2/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR2> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1510.070 ; gain = 0.000
save_bd_design
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-5160] IP 'design_2_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_2_xbar_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_apb_bridge_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_ADD_3_0 .
Exporting to file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.hwdef
[Thu May 25 22:26:09 2023] Launched design_2_axi_apb_bridge_1_0_synth_1, design_2_xbar_0_synth_1, design_2_auto_pc_0_synth_1, design_2_AXI_ADD_3_0_10_synth_1, synth_1...
Run output will be captured here:
design_2_axi_apb_bridge_1_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_axi_apb_bridge_1_0_synth_1/runme.log
design_2_xbar_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_xbar_0_synth_1/runme.log
design_2_auto_pc_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_auto_pc_0_synth_1/runme.log
design_2_AXI_ADD_3_0_10_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_ADD_3_0_10_synth_1/runme.log
synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/synth_1/runme.log
[Thu May 25 22:26:09 2023] Launched impl_1...
Run output will be captured here: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 1510.070 ; gain = 0.000
current_project AXI_ADD_3_v1_0_project
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/component.xml' ignored by IP packager.
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project overlay_final_v3
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
report_ip_status -name ip_status
current_project AXI_ADD_3_v1_0_project
current_project overlay_final_v3
upgrade_ip -vlnv xilinx.com:user:AXI_ADD_3:1.0 [get_ips  design_2_AXI_ADD_3_0_10] -log ip_upgrade.log
Upgrading 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_AXI_ADD_3_0_10 (AXI_ADD_3_v1_0 1.0) from revision 10 to revision 11
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_AXI_ADD_3_0_10] -no_script -sync -force -quiet
delete_bd_objs [get_bd_intf_nets effect/reverb/AXI_ADD_3_0_m_axis] [get_bd_intf_nets effect/reverb/Conn1] [get_bd_intf_nets effect/reverb/AXI_Allpass_0_m_axis] [get_bd_nets effect/reverb/AXI_early_reflection_0_m_axis_tdata] [get_bd_cells effect/reverb/AXI_ADD_3_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_ADD_3:1.0 effect/reverb/AXI_ADD_3_0
endgroup
set_property location {6 2049 543} [get_bd_cells effect/reverb/AXI_ADD_3_0]
set_property location {5 2086 574} [get_bd_cells effect/reverb/AXI_ADD_3_0]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/m_axis] [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/s_axis] [get_bd_intf_pins effect/reverb/AXI_Allpass_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/APB_S_1] [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/APB_S]
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_ADD_3_0/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_ADD_3_0/rst]
connect_bd_net [get_bd_pins effect/reverb/EN] [get_bd_pins effect/reverb/AXI_ADD_3_0/EN]
connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early] [get_bd_pins effect/reverb/AXI_early_reflection_0/m_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_early_reflection_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
connect_bd_net [get_bd_pins effect/reverb/s_axis_tdata] [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_input]
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </effect/reverb/AXI_ADD_3_0/APB_S/apb> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_1/rst (associated clock /effect/reverb/AXI_comb_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_2/rst (associated clock /effect/reverb/AXI_comb_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_3/rst (associated clock /effect/reverb/AXI_comb_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_1/rst (associated clock /effect/reverb/AXI_lowpass_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_2/rst (associated clock /effect/reverb/AXI_lowpass_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_3/rst (associated clock /effect/reverb/AXI_lowpass_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_0/rst (associated clock /effect/reverb/AXI_comb_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_0/rst (associated clock /effect/reverb/AXI_lowpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_early_reflection_0/rst (associated clock /effect/reverb/AXI_early_reflection_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_Allpass_0/rst (associated clock /effect/reverb/AXI_Allpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_4_0/rst (associated clock /effect/reverb/AXI_ADD_4_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_3_0/rst (associated clock /effect/reverb/AXI_ADD_3_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_pitch_shift_0/rst (associated clock /effect/AXI_pitch_shift_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR3/rst (associated clock /effect/EQ/IIR3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR0/rst (associated clock /effect/EQ/IIR0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR1/rst (associated clock /effect/EQ/IIR1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR2/rst (associated clock /effect/EQ/IIR2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_ANF_0/rst (associated clock /effect/AXI_ANF_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/Button_ctrl_0/rst (associated clock /effect/Button_ctrl_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
ERROR: [xilinx.com:ip:axi_apb_bridge:3.0-1] /axi_apb_bridge_1 
	  ##########################
	  APB_M3 Slave is not mapped
	  ##########################
ERROR: [xilinx.com:ip:axi_apb_bridge:3.0-17] /axi_apb_bridge_1 
	  #######################################################################################
	  No of Slaves selected are 3 out of which 1 are un-mapped/disjoint. 
	  Please map all the APB interfaces or re-configure the IP to match the number of slaves.
	  #######################################################################################
WARNING: [BD 41-927] Following properties on pin /I2S_Receiver_0/m_axis_aclk have been updated from connected ip, but BD cell '/I2S_Receiver_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Receiver_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /I2S_Transmitter_0/s_axis_aclk have been updated from connected ip, but BD cell '/I2S_Transmitter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Transmitter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_pitch_shift_0/clk have been updated from connected ip, but BD cell '/effect/AXI_pitch_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_pitch_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_ANF_0/clk have been updated from connected ip, but BD cell '/effect/AXI_ANF_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_ANF_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_early_reflection_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_early_reflection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_early_reflection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_Allpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_Allpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_Allpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_4_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_4_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_4_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_3_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_3_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_3_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR3/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR0/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR1/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR2/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR2> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1795.703 ; gain = 20.836
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
assign_bd_address [get_bd_addr_segs {effect/EQ/IIR2/APB_S/apb effect/EQ/IIR3/APB_S/apb effect/AXI_pitch_shift_0/APB_s/apb effect/reverb/AXI_ADD_3_0/APB_S/apb effect/EQ/IIR0/APB_S/apb effect/EQ/IIR1/APB_S/apb effect/AXI_ANF_0/ABP_S/apb axi_iic_0/S_AXI/Reg }]
Slave segment '/effect/reverb/AXI_ADD_3_0/APB_S/apb' is being assigned into address space '/processing_system7_0/Data' at <0x43C6_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_1/rst (associated clock /effect/reverb/AXI_comb_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_2/rst (associated clock /effect/reverb/AXI_comb_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_3/rst (associated clock /effect/reverb/AXI_comb_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_1/rst (associated clock /effect/reverb/AXI_lowpass_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_2/rst (associated clock /effect/reverb/AXI_lowpass_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_3/rst (associated clock /effect/reverb/AXI_lowpass_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_0/rst (associated clock /effect/reverb/AXI_comb_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_0/rst (associated clock /effect/reverb/AXI_lowpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_early_reflection_0/rst (associated clock /effect/reverb/AXI_early_reflection_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_Allpass_0/rst (associated clock /effect/reverb/AXI_Allpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_4_0/rst (associated clock /effect/reverb/AXI_ADD_4_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_3_0/rst (associated clock /effect/reverb/AXI_ADD_3_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_pitch_shift_0/rst (associated clock /effect/AXI_pitch_shift_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR3/rst (associated clock /effect/EQ/IIR3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR0/rst (associated clock /effect/EQ/IIR0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR1/rst (associated clock /effect/EQ/IIR1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR2/rst (associated clock /effect/EQ/IIR2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_ANF_0/rst (associated clock /effect/AXI_ANF_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/Button_ctrl_0/rst (associated clock /effect/Button_ctrl_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /I2S_Receiver_0/m_axis_aclk have been updated from connected ip, but BD cell '/I2S_Receiver_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Receiver_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /I2S_Transmitter_0/s_axis_aclk have been updated from connected ip, but BD cell '/I2S_Transmitter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Transmitter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_pitch_shift_0/clk have been updated from connected ip, but BD cell '/effect/AXI_pitch_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_pitch_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_ANF_0/clk have been updated from connected ip, but BD cell '/effect/AXI_ANF_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_ANF_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_early_reflection_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_early_reflection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_early_reflection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_Allpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_Allpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_Allpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_4_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_4_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_4_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_3_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_3_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_3_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR3/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR0/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR1/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR2/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR2> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1798.871 ; gain = 3.168
save_bd_design
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_ADD_3_0 .
Exporting to file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 97c8190002171888; cache size = 2.839 MB.
[Thu May 25 23:11:33 2023] Launched design_2_AXI_ADD_3_0_11_synth_1, synth_1...
Run output will be captured here:
design_2_AXI_ADD_3_0_11_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_ADD_3_0_11_synth_1/runme.log
synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/synth_1/runme.log
[Thu May 25 23:11:33 2023] Launched impl_1...
Run output will be captured here: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1799.461 ; gain = 0.590
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.594 ; gain = 11.133
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 3127.453 ; gain = 1316.859
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
current_project AXI_ADD_3_v1_0_project
set_property core_revision 12 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/component.xml' ignored by IP packager.
set_property core_revision 13 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project overlay_final_v3
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
report_ip_status -name ip_status
current_project AXI_ADD_3_v1_0_project
current_project overlay_final_v3
close_hw_manager
upgrade_ip -vlnv xilinx.com:user:AXI_ADD_3:1.0 [get_ips  design_2_AXI_ADD_3_0_11] -log ip_upgrade.log
Upgrading 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/design_2.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_ADD_3_0_11_synth_1

INFO: [IP_Flow 19-3422] Upgraded design_2_AXI_ADD_3_0_11 (AXI_ADD_3_v1_0 1.0) from revision 11 to revision 13
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_AXI_ADD_3_0_11] -no_script -sync -force -quiet
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets effect/reverb/AXI_ADD_3_0_m_axis] [get_bd_nets effect/reverb/AXI_early_reflection_0_m_axis_tdata] [get_bd_intf_nets effect/reverb/AXI_Allpass_0_m_axis] [get_bd_intf_nets effect/reverb/APB_S_1_1] [get_bd_cells effect/reverb/AXI_ADD_3_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_ADD_3:1.0 effect/reverb/AXI_ADD_3_0
endgroup
set_property location {5 1995 589} [get_bd_cells effect/reverb/AXI_ADD_3_0]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/m_axis] [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/s_axis] [get_bd_intf_pins effect/reverb/AXI_Allpass_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/APB_S_1] [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/APB_S]
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_ADD_3_0/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_ADD_3_0/rst]
connect_bd_net [get_bd_pins effect/reverb/EN] [get_bd_pins effect/reverb/AXI_ADD_3_0/EN]
connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early] [get_bd_pins effect/reverb/AXI_early_reflection_0/m_axis_tlast]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_early_reflection_0/m_axis_tlast is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early] [get_bd_pins effect/reverb/AXI_early_reflection_0/m_axis_tlast]'
connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early] [get_bd_pins effect/reverb/AXI_early_reflection_0/m_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_early_reflection_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
connect_bd_net [get_bd_pins effect/reverb/s_axis_tdata] [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_input]
assign_bd_address [get_bd_addr_segs {effect/AXI_ANF_0/ABP_S/apb effect/EQ/IIR2/APB_S/apb effect/EQ/IIR1/APB_S/apb effect/EQ/IIR3/APB_S/apb effect/EQ/IIR0/APB_S/apb effect/AXI_pitch_shift_0/APB_s/apb axi_iic_0/S_AXI/Reg effect/reverb/AXI_ADD_3_0/APB_S/apb }]
Slave segment '/effect/reverb/AXI_ADD_3_0/APB_S/apb' is being assigned into address space '/processing_system7_0/Data' at <0x43C6_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_1/rst (associated clock /effect/reverb/AXI_comb_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_2/rst (associated clock /effect/reverb/AXI_comb_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_3/rst (associated clock /effect/reverb/AXI_comb_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_1/rst (associated clock /effect/reverb/AXI_lowpass_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_2/rst (associated clock /effect/reverb/AXI_lowpass_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_3/rst (associated clock /effect/reverb/AXI_lowpass_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_0/rst (associated clock /effect/reverb/AXI_comb_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_0/rst (associated clock /effect/reverb/AXI_lowpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_early_reflection_0/rst (associated clock /effect/reverb/AXI_early_reflection_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_Allpass_0/rst (associated clock /effect/reverb/AXI_Allpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_4_0/rst (associated clock /effect/reverb/AXI_ADD_4_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_3_0/rst (associated clock /effect/reverb/AXI_ADD_3_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_pitch_shift_0/rst (associated clock /effect/AXI_pitch_shift_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR3/rst (associated clock /effect/EQ/IIR3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR0/rst (associated clock /effect/EQ/IIR0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR1/rst (associated clock /effect/EQ/IIR1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR2/rst (associated clock /effect/EQ/IIR2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_ANF_0/rst (associated clock /effect/AXI_ANF_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/Button_ctrl_0/rst (associated clock /effect/Button_ctrl_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /I2S_Receiver_0/m_axis_aclk have been updated from connected ip, but BD cell '/I2S_Receiver_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Receiver_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /I2S_Transmitter_0/s_axis_aclk have been updated from connected ip, but BD cell '/I2S_Transmitter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Transmitter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_pitch_shift_0/clk have been updated from connected ip, but BD cell '/effect/AXI_pitch_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_pitch_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_ANF_0/clk have been updated from connected ip, but BD cell '/effect/AXI_ANF_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_ANF_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_early_reflection_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_early_reflection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_early_reflection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_Allpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_Allpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_Allpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_4_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_4_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_4_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_3_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_3_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_3_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR3/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR0/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR1/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR2/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR2> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3168.125 ; gain = 5.824
save_bd_design
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_ADD_3_0 .
Exporting to file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 97c8190002171888; cache size = 3.572 MB.
[Thu May 25 23:57:50 2023] Launched design_2_AXI_ADD_3_0_12_synth_1, synth_1...
Run output will be captured here:
design_2_AXI_ADD_3_0_12_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_ADD_3_0_12_synth_1/runme.log
synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/synth_1/runme.log
[Thu May 25 23:57:50 2023] Launched impl_1...
Run output will be captured here: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3168.512 ; gain = 0.387
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3168.512 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property location {1 186 840} [get_bd_cells effect/reverb/AXI_comb_0]
close [ open D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/new/AX_BUFFER.v w ]
add_files D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/new/AX_BUFFER.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference AXI_buffer effect/reverb/AXI_buffer_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
set_property location {3.5 1160 269} [get_bd_cells effect/reverb/AXI_buffer_0]
set_property location {6 2020 1028} [get_bd_cells effect/reverb/AXI_buffer_0]
set_property location {3.5 1196 988} [get_bd_cells effect/reverb/AXI_early_reflection_0]
set_property location {5 1633 998} [get_bd_cells effect/reverb/AXI_buffer_0]
set_property location {5 1582 994} [get_bd_cells effect/reverb/AXI_buffer_0]
create_bd_cell -type module -reference AXI_buffer effect/reverb/AXI_buffer_1
set_property location {5 1648 1007} [get_bd_cells effect/reverb/AXI_buffer_0]
delete_bd_objs [get_bd_nets effect/reverb/AXI_early_reflection_0_m_axis_tdata]
disconnect_bd_net /effect/reverb/xlconstant_0_dout [get_bd_pins effect/reverb/AXI_early_reflection_0/m_axis_tready]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_early_reflection_0/m_axis] [get_bd_intf_pins effect/reverb/AXI_buffer_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_buffer_0/m_axis] [get_bd_intf_pins effect/reverb/AXI_buffer_1/s_axis]
set_property location {6 1817 1024} [get_bd_cells effect/reverb/AXI_buffer_1]
set_property location {4.5 1464 1003} [get_bd_cells effect/reverb/AXI_buffer_0]
set_property location {6 1802 997} [get_bd_cells effect/reverb/AXI_buffer_1]
create_bd_cell -type module -reference AXI_buffer effect/reverb/AXI_buffer_2
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_buffer_2/s_axis] [get_bd_intf_pins effect/reverb/AXI_buffer_1/m_axis]
connect_bd_net [get_bd_pins effect/reverb/AXI_buffer_2/m_axis_tdata] [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_2/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
connect_bd_net [get_bd_pins effect/reverb/AXI_buffer_2/m_axis_tready] [get_bd_pins effect/reverb/xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_2/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_buffer_0/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_buffer_0/rst]
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_buffer_1/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_buffer_1/rst]
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_buffer_2/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_buffer_2/rst]
create_bd_cell -type module -reference AXI_buffer effect/reverb/AXI_buffer_3
connect_bd_net [get_bd_pins effect/reverb/s_axis_tdata] [get_bd_pins effect/reverb/AXI_buffer_3/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_3/s_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
create_bd_cell -type module -reference AXI_buffer effect/reverb/AXI_buffer_4
connect_bd_net [get_bd_pins effect/reverb/s_axis_tlast] [get_bd_pins effect/reverb/AXI_buffer_3/s_axis_tlast]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_3/s_axis_tlast is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
connect_bd_net [get_bd_pins effect/reverb/s_axis_tvalid] [get_bd_pins effect/reverb/AXI_buffer_3/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_3/s_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection s_axis
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_buffer_3/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_buffer_3/rst]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_buffer_3/m_axis] [get_bd_intf_pins effect/reverb/AXI_buffer_4/s_axis]
create_bd_cell -type module -reference AXI_buffer effect/reverb/AXI_buffer_5
set_property location {5 1435 225} [get_bd_cells effect/reverb/AXI_buffer_5]
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_buffer_4/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_buffer_4/rst]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_buffer_4/m_axis] [get_bd_intf_pins effect/reverb/AXI_buffer_5/s_axis]
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_buffer_5/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_buffer_5/rst]
create_bd_cell -type module -reference AXI_buffer effect/reverb/AXI_buffer_6
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_buffer_6/s_axis] [get_bd_intf_pins effect/reverb/AXI_buffer_5/m_axis]
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_buffer_6/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_buffer_6/rst]
disconnect_bd_net /effect/reverb/EQ_3_m_axis_tdata [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_input]
connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_input] [get_bd_pins effect/reverb/AXI_buffer_6/m_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_6/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
connect_bd_net [get_bd_pins effect/reverb/AXI_buffer_6/m_axis_tready] [get_bd_pins effect/reverb/xlconstant_0/dout]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_6/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
regenerate_bd_layout -hierarchy [get_bd_cells effect/reverb]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_1/rst (associated clock /effect/reverb/AXI_comb_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_2/rst (associated clock /effect/reverb/AXI_comb_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_3/rst (associated clock /effect/reverb/AXI_comb_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_1/rst (associated clock /effect/reverb/AXI_lowpass_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_2/rst (associated clock /effect/reverb/AXI_lowpass_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_3/rst (associated clock /effect/reverb/AXI_lowpass_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_0/rst (associated clock /effect/reverb/AXI_comb_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_0/rst (associated clock /effect/reverb/AXI_lowpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_early_reflection_0/rst (associated clock /effect/reverb/AXI_early_reflection_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_Allpass_0/rst (associated clock /effect/reverb/AXI_Allpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_4_0/rst (associated clock /effect/reverb/AXI_ADD_4_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_3_0/rst (associated clock /effect/reverb/AXI_ADD_3_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_0/rst (associated clock /effect/reverb/AXI_buffer_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_1/rst (associated clock /effect/reverb/AXI_buffer_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_2/rst (associated clock /effect/reverb/AXI_buffer_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_3/rst (associated clock /effect/reverb/AXI_buffer_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_4/rst (associated clock /effect/reverb/AXI_buffer_4/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_5/rst (associated clock /effect/reverb/AXI_buffer_5/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_6/rst (associated clock /effect/reverb/AXI_buffer_6/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_pitch_shift_0/rst (associated clock /effect/AXI_pitch_shift_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR3/rst (associated clock /effect/EQ/IIR3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR0/rst (associated clock /effect/EQ/IIR0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR1/rst (associated clock /effect/EQ/IIR1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR2/rst (associated clock /effect/EQ/IIR2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_ANF_0/rst (associated clock /effect/AXI_ANF_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/Button_ctrl_0/rst (associated clock /effect/Button_ctrl_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /I2S_Receiver_0/m_axis_aclk have been updated from connected ip, but BD cell '/I2S_Receiver_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Receiver_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /I2S_Transmitter_0/s_axis_aclk have been updated from connected ip, but BD cell '/I2S_Transmitter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Transmitter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_pitch_shift_0/clk have been updated from connected ip, but BD cell '/effect/AXI_pitch_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_pitch_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_ANF_0/clk have been updated from connected ip, but BD cell '/effect/AXI_ANF_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_ANF_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_early_reflection_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_early_reflection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_early_reflection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_Allpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_Allpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_Allpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_4_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_4_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_4_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_3_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_3_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_3_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_4/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_5/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_6/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR3/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR0/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR1/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR2/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR2> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3190.180 ; gain = 0.000
save_bd_design
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_buffer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_buffer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_buffer_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_buffer_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_buffer_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_buffer_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_buffer_6 .
Exporting to file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 97c8190002171888; cache size = 4.444 MB.
[Fri May 26 00:29:08 2023] Launched design_2_AXI_buffer_2_0_synth_1, design_2_AXI_buffer_3_0_synth_1, design_2_AXI_buffer_4_0_synth_1, design_2_AXI_buffer_5_0_synth_1, design_2_AXI_buffer_6_0_synth_1, design_2_AXI_buffer_0_0_synth_1, design_2_AXI_buffer_1_0_synth_1, synth_1...
Run output will be captured here:
design_2_AXI_buffer_2_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_buffer_2_0_synth_1/runme.log
design_2_AXI_buffer_3_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_buffer_3_0_synth_1/runme.log
design_2_AXI_buffer_4_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_buffer_4_0_synth_1/runme.log
design_2_AXI_buffer_5_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_buffer_5_0_synth_1/runme.log
design_2_AXI_buffer_6_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_buffer_6_0_synth_1/runme.log
design_2_AXI_buffer_0_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_buffer_0_0_synth_1/runme.log
design_2_AXI_buffer_1_0_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_buffer_1_0_synth_1/runme.log
synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/synth_1/runme.log
[Fri May 26 00:29:09 2023] Launched impl_1...
Run output will be captured here: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 3190.180 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3190.180 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
current_project AXI_ADD_3_v1_0_project
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/component.xml' ignored by IP packager.
set_property core_revision 14 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project overlay_final_v3
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
report_ip_status -name ip_status
current_project AXI_ADD_3_v1_0_project
current_project overlay_final_v3
upgrade_ip -vlnv xilinx.com:user:AXI_ADD_3:1.0 [get_ips  design_2_AXI_ADD_3_0_12] -log ip_upgrade.log
Upgrading 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/design_2.bd'
INFO: [IP_Flow 19-3422] Upgraded design_2_AXI_ADD_3_0_12 (AXI_ADD_3_v1_0 1.0) from revision 13 to revision 14
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_2_AXI_ADD_3_0_12] -no_script -sync -force -quiet
delete_bd_objs [get_bd_nets effect/reverb/AXI_buffer_2_m_axis_tdata] [get_bd_nets effect/reverb/AXI_buffer_6_m_axis_tdata] [get_bd_intf_nets effect/reverb/AXI_ADD_3_0_m_axis] [get_bd_intf_nets effect/reverb/AXI_Allpass_0_m_axis] [get_bd_intf_nets effect/reverb/APB_S_1_1] [get_bd_cells effect/reverb/AXI_ADD_3_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AXI_ADD_3:1.0 effect/reverb/AXI_ADD_3_0
endgroup
set_property location {5 1589 1225} [get_bd_cells effect/reverb/AXI_ADD_3_0]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/m_axis] [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/AXI_Allpass_0/m_axis] [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins effect/reverb/APB_S_1] [get_bd_intf_pins effect/reverb/AXI_ADD_3_0/APB_S]
connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/clk] [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins effect/reverb/AXI_ADD_3_0/clk] [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early]'
connect_bd_net [get_bd_pins effect/reverb/clk] [get_bd_pins effect/reverb/AXI_ADD_3_0/clk]
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_ADD_3_0/EN]
WARNING: [BD 41-1731] Type mismatch between connected pins: /effect/reverb/rst(rst) and /effect/reverb/AXI_ADD_3_0/EN(undef)
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_ADD_3_0/EN]'
connect_bd_net [get_bd_pins effect/reverb/rst] [get_bd_pins effect/reverb/AXI_ADD_3_0/rst]
connect_bd_net [get_bd_pins effect/reverb/EN] [get_bd_pins effect/reverb/AXI_ADD_3_0/EN]
connect_bd_net [get_bd_pins effect/reverb/AXI_buffer_2/m_axis_tdata] [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_early]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_2/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
connect_bd_net [get_bd_pins effect/reverb/AXI_buffer_6/m_axis_tdata] [get_bd_pins effect/reverb/AXI_ADD_3_0/s_axis_tdata_input]
WARNING: [BD 41-1306] The connection to interface pin /effect/reverb/AXI_buffer_6/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection m_axis
save_bd_design
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
assign_bd_address [get_bd_addr_segs {effect/EQ/IIR0/APB_S/apb effect/AXI_ANF_0/ABP_S/apb effect/EQ/IIR1/APB_S/apb effect/EQ/IIR2/APB_S/apb effect/reverb/AXI_ADD_3_0/APB_S/apb effect/AXI_pitch_shift_0/APB_s/apb effect/EQ/IIR3/APB_S/apb axi_iic_0/S_AXI/Reg }]
Slave segment '/effect/reverb/AXI_ADD_3_0/APB_S/apb' is being assigned into address space '/processing_system7_0/Data' at <0x43C6_0000 [ 64K ]>.
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_1/rst (associated clock /effect/reverb/AXI_comb_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_2/rst (associated clock /effect/reverb/AXI_comb_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_3/rst (associated clock /effect/reverb/AXI_comb_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_1/rst (associated clock /effect/reverb/AXI_lowpass_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_2/rst (associated clock /effect/reverb/AXI_lowpass_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_3/rst (associated clock /effect/reverb/AXI_lowpass_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_comb_0/rst (associated clock /effect/reverb/AXI_comb_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_lowpass_0/rst (associated clock /effect/reverb/AXI_lowpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_early_reflection_0/rst (associated clock /effect/reverb/AXI_early_reflection_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_Allpass_0/rst (associated clock /effect/reverb/AXI_Allpass_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_4_0/rst (associated clock /effect/reverb/AXI_ADD_4_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_0/rst (associated clock /effect/reverb/AXI_buffer_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_1/rst (associated clock /effect/reverb/AXI_buffer_1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_2/rst (associated clock /effect/reverb/AXI_buffer_2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_3/rst (associated clock /effect/reverb/AXI_buffer_3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_4/rst (associated clock /effect/reverb/AXI_buffer_4/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_5/rst (associated clock /effect/reverb/AXI_buffer_5/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_buffer_6/rst (associated clock /effect/reverb/AXI_buffer_6/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/reverb/AXI_ADD_3_0/rst (associated clock /effect/reverb/AXI_ADD_3_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_pitch_shift_0/rst (associated clock /effect/AXI_pitch_shift_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR3/rst (associated clock /effect/EQ/IIR3/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR0/rst (associated clock /effect/EQ/IIR0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR1/rst (associated clock /effect/EQ/IIR1/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/EQ/IIR2/rst (associated clock /effect/EQ/IIR2/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/AXI_ANF_0/rst (associated clock /effect/AXI_ANF_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /effect/Button_ctrl_0/rst (associated clock /effect/Button_ctrl_0/clk) is connected to asynchronous reset source /rst.
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_ps7_0_50M/peripheral_aresetn.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /I2S_Receiver_0/m_axis_aclk have been updated from connected ip, but BD cell '/I2S_Receiver_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Receiver_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /I2S_Transmitter_0/s_axis_aclk have been updated from connected ip, but BD cell '/I2S_Transmitter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </I2S_Transmitter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_pitch_shift_0/clk have been updated from connected ip, but BD cell '/effect/AXI_pitch_shift_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_pitch_shift_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/AXI_ANF_0/clk have been updated from connected ip, but BD cell '/effect/AXI_ANF_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/AXI_ANF_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_comb_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_comb_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_comb_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_lowpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_lowpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_lowpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_early_reflection_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_early_reflection_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_early_reflection_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_Allpass_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_Allpass_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_Allpass_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_4_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_4_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_4_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_1/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_2/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_2> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_3/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_4/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_4' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_4> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_5/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_5' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_5> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_buffer_6/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_buffer_6' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_buffer_6> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/reverb/AXI_ADD_3_0/clk have been updated from connected ip, but BD cell '/effect/reverb/AXI_ADD_3_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/reverb/AXI_ADD_3_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR3/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR3' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR3> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR0/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR1/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /effect/EQ/IIR2/clk have been updated from connected ip, but BD cell '/effect/EQ/IIR2' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 50000000 
Please resolve any mismatches by directly setting properties on BD cell </effect/EQ/IIR2> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3566.160 ; gain = 15.789
save_bd_design
Wrote  : <D:\YANLIU\KULeuven\course\master\thesis\Project\overlay_final_v3\overlay_final_v3.srcs\sources_1\bd\design_2\design_2.bd> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_2.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/sim/design_2.v
VHDL Output written to : D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_1fdbff51.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_ba0990e2.ui> 
Wrote  : <D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ui/bd_918a601f.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block effect/reverb/AXI_ADD_3_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/ip/design_2_auto_pc_0/design_2_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_2_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2.hwh
Generated Block Design Tcl file D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/hw_handoff/design_2_bd.tcl
Generated Hardware Definition File D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.srcs/sources_1/bd/design_2/synth/design_2.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_2_auto_pc_0, cache-ID = 97c8190002171888; cache size = 4.444 MB.
[Fri May 26 00:49:12 2023] Launched design_2_AXI_ADD_3_0_13_synth_1, synth_1...
Run output will be captured here:
design_2_AXI_ADD_3_0_13_synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/design_2_AXI_ADD_3_0_13_synth_1/runme.log
synth_1: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/synth_1/runme.log
[Fri May 26 00:49:12 2023] Launched impl_1...
Run output will be captured here: D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:28 . Memory (MB): peak = 3570.441 ; gain = 4.281
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3570.441 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.runs/impl_1/design_2_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name AXI_pitch_shift_v1_0_project -directory D:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v3/overlay_final_v3.tmp/AXI_pitch_shift_v1_0_project d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'd:/yanliu/kuleuven/course/master/thesis/project/overlay_final_v3/overlay_final_v3.tmp/axi_pitch_shift_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real/src/pitch_shifting.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real/component.xml' ignored by IP packager.
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project overlay_final_v3
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/EQ/EQ.srcs/sources_1/new'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_Anf/ip_Anf.srcs/sources_1/new'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_pitch_shifting_real'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/YANLIU/KULeuven/course/master/thesis/Project/overlay_final_v2/IP/ip_apb_comb/ip_apb_comb.srcs/sources_1/new'. The path is contained within another repository.
