INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/imports/new/T_ff_behav.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.srcs/sources_1/new/counter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab6/lab6_2_1/lab6_2_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
