

================================================================
== Vitis HLS Report for 'PE_17_Pipeline_PE_LOOP'
================================================================
* Date:           Mon Sep  4 10:24:40 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3080|     3080|  30.800 us|  30.800 us|  3080|  3080|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PE_LOOP  |     3078|     3078|        11|          4|          1|   768|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    142|    -|
|Register         |        -|    -|     149|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|     497|    883|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U651  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U652   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5|  348|  711|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_99_fu_124_p2                    |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln8_fu_118_p2                |      icmp|   0|  0|  11|          10|          10|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          23|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A_fifo_1_5_blk_n                  |   9|          2|    1|          2|
    |A_fifo_1_6_blk_n                  |   9|          2|    1|          2|
    |B_fifo_5_1_blk_n                  |   9|          2|    1|          2|
    |B_fifo_5_2_blk_n                  |   9|          2|    1|          2|
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k                |   9|          2|   10|         20|
    |ap_sig_allocacmp_p_load           |   9|          2|   32|         64|
    |empty_fu_52                       |   9|          2|   32|         64|
    |k_04_fu_48                        |   9|          2|   10|         20|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 142|         31|   94|        191|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_fifo_1_5_read_reg_175           |  32|   0|   32|          0|
    |B_fifo_5_1_read_reg_180           |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_52                       |  32|   0|   32|          0|
    |icmp_ln8_reg_171                  |   1|   0|    1|          0|
    |icmp_ln8_reg_171_pp0_iter1_reg    |   1|   0|    1|          0|
    |k_04_fu_48                        |  10|   0|   10|          0|
    |mul_reg_195                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 149|   0|  149|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  PE.17_Pipeline_PE_LOOP|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  PE.17_Pipeline_PE_LOOP|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  PE.17_Pipeline_PE_LOOP|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  PE.17_Pipeline_PE_LOOP|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  PE.17_Pipeline_PE_LOOP|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  PE.17_Pipeline_PE_LOOP|  return value|
|C_out_in_load              |   in|   32|     ap_none|           C_out_in_load|        scalar|
|A_fifo_1_5_dout            |   in|   32|     ap_fifo|              A_fifo_1_5|       pointer|
|A_fifo_1_5_num_data_valid  |   in|    2|     ap_fifo|              A_fifo_1_5|       pointer|
|A_fifo_1_5_fifo_cap        |   in|    2|     ap_fifo|              A_fifo_1_5|       pointer|
|A_fifo_1_5_empty_n         |   in|    1|     ap_fifo|              A_fifo_1_5|       pointer|
|A_fifo_1_5_read            |  out|    1|     ap_fifo|              A_fifo_1_5|       pointer|
|B_fifo_5_1_dout            |   in|   32|     ap_fifo|              B_fifo_5_1|       pointer|
|B_fifo_5_1_num_data_valid  |   in|    2|     ap_fifo|              B_fifo_5_1|       pointer|
|B_fifo_5_1_fifo_cap        |   in|    2|     ap_fifo|              B_fifo_5_1|       pointer|
|B_fifo_5_1_empty_n         |   in|    1|     ap_fifo|              B_fifo_5_1|       pointer|
|B_fifo_5_1_read            |  out|    1|     ap_fifo|              B_fifo_5_1|       pointer|
|A_fifo_1_6_din             |  out|   32|     ap_fifo|              A_fifo_1_6|       pointer|
|A_fifo_1_6_num_data_valid  |   in|    2|     ap_fifo|              A_fifo_1_6|       pointer|
|A_fifo_1_6_fifo_cap        |   in|    2|     ap_fifo|              A_fifo_1_6|       pointer|
|A_fifo_1_6_full_n          |   in|    1|     ap_fifo|              A_fifo_1_6|       pointer|
|A_fifo_1_6_write           |  out|    1|     ap_fifo|              A_fifo_1_6|       pointer|
|B_fifo_5_2_din             |  out|   32|     ap_fifo|              B_fifo_5_2|       pointer|
|B_fifo_5_2_num_data_valid  |   in|    2|     ap_fifo|              B_fifo_5_2|       pointer|
|B_fifo_5_2_fifo_cap        |   in|    2|     ap_fifo|              B_fifo_5_2|       pointer|
|B_fifo_5_2_full_n          |   in|    1|     ap_fifo|              B_fifo_5_2|       pointer|
|B_fifo_5_2_write           |  out|    1|     ap_fifo|              B_fifo_5_2|       pointer|
|p_out                      |  out|   32|      ap_vld|                   p_out|       pointer|
|p_out_ap_vld               |  out|    1|      ap_vld|                   p_out|       pointer|
+---------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 4, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_04 = alloca i32 1"   --->   Operation 14 'alloca' 'k_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 15 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_1_5, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_fifo_1_6, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_5_1, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_fifo_5_2, void @empty_6, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_out_in_load_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %C_out_in_load" [systolic_array.cpp:6]   --->   Operation 20 'read' 'C_out_in_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln6 = store i32 %C_out_in_load_read, i32 %empty" [systolic_array.cpp:6]   --->   Operation 21 'store' 'store_ln6' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %k_04"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k = load i10 %k_04" [systolic_array.cpp:8]   --->   Operation 24 'load' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.77ns)   --->   "%icmp_ln8 = icmp_eq  i10 %k, i10 768" [systolic_array.cpp:8]   --->   Operation 25 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_757 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 26 'speclooptripcount' 'empty_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%k_99 = add i10 %k, i10 1" [systolic_array.cpp:8]   --->   Operation 27 'add' 'k_99' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc.split, void %for.end.exitStub" [systolic_array.cpp:8]   --->   Operation 28 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln8 = store i10 %k_99, i10 %k_04" [systolic_array.cpp:8]   --->   Operation 29 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 30 [1/1] (3.63ns)   --->   "%A_fifo_1_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %A_fifo_1_5" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'read' 'A_fifo_1_5_read' <Predicate = (!icmp_ln8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 31 [1/1] (3.63ns)   --->   "%B_fifo_5_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %B_fifo_5_1" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'B_fifo_5_1_read' <Predicate = (!icmp_ln8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 32 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %A_fifo_1_6, i32 %A_fifo_1_5_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'write' 'write_ln174' <Predicate = (!icmp_ln8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (3.63ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %B_fifo_5_2, i32 %B_fifo_5_1_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 33 'write' 'write_ln174' <Predicate = (!icmp_ln8)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %A_fifo_1_5_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'bitcast' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_93 = bitcast i32 %B_fifo_5_1_read" [/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'bitcast' 'tmp_93' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 36 [4/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_93" [systolic_array.cpp:12]   --->   Operation 36 'fmul' 'mul' <Predicate = (!icmp_ln8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 37 [3/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_93" [systolic_array.cpp:12]   --->   Operation 37 'fmul' 'mul' <Predicate = (!icmp_ln8)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 38 [2/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_93" [systolic_array.cpp:12]   --->   Operation 38 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 39 [1/4] (5.70ns)   --->   "%mul = fmul i32 %tmp, i32 %tmp_93" [systolic_array.cpp:12]   --->   Operation 39 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [systolic_array.cpp:12]   --->   Operation 40 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [5/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [systolic_array.cpp:12]   --->   Operation 41 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%p_load5 = load i32 %empty"   --->   Operation 50 'load' 'p_load5' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load5"   --->   Operation 51 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 42 [4/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [systolic_array.cpp:12]   --->   Operation 42 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 43 [3/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [systolic_array.cpp:12]   --->   Operation 43 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 44 [2/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [systolic_array.cpp:12]   --->   Operation 44 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.84>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [systolic_array.cpp:9]   --->   Operation 45 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [systolic_array.cpp:8]   --->   Operation 46 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 47 [1/5] (7.25ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [systolic_array.cpp:12]   --->   Operation 47 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln8 = store i32 %add, i32 %empty" [systolic_array.cpp:8]   --->   Operation 48 'store' 'store_ln8' <Predicate = true> <Delay = 1.58>
ST_11 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.inc" [systolic_array.cpp:8]   --->   Operation 49 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C_out_in_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_fifo_1_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_5_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ A_fifo_1_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B_fifo_5_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_04               (alloca           ) [ 010000000000]
empty              (alloca           ) [ 011111111111]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
C_out_in_load_read (read             ) [ 000000000000]
store_ln6          (store            ) [ 000000000000]
store_ln0          (store            ) [ 000000000000]
br_ln0             (br               ) [ 000000000000]
k                  (load             ) [ 000000000000]
icmp_ln8           (icmp             ) [ 011111110000]
empty_757          (speclooptripcount) [ 000000000000]
k_99               (add              ) [ 000000000000]
br_ln8             (br               ) [ 000000000000]
store_ln8          (store            ) [ 000000000000]
A_fifo_1_5_read    (read             ) [ 000100000000]
B_fifo_5_1_read    (read             ) [ 000100000000]
write_ln174        (write            ) [ 000000000000]
write_ln174        (write            ) [ 000000000000]
tmp                (bitcast          ) [ 011011100000]
tmp_93             (bitcast          ) [ 011011100000]
mul                (fmul             ) [ 011110011111]
p_load             (load             ) [ 011110001111]
specpipeline_ln9   (specpipeline     ) [ 000000000000]
specloopname_ln8   (specloopname     ) [ 000000000000]
add                (fadd             ) [ 000000000000]
store_ln8          (store            ) [ 000000000000]
br_ln8             (br               ) [ 000000000000]
p_load5            (load             ) [ 000000000000]
write_ln0          (write            ) [ 000000000000]
ret_ln0            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C_out_in_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_out_in_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_fifo_1_5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_fifo_5_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_5_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_fifo_1_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_fifo_1_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_fifo_5_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_fifo_5_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="k_04_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_04/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="empty_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="C_out_in_load_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_out_in_load_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="A_fifo_1_5_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_fifo_1_5_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="B_fifo_5_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_fifo_5_1_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln174_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln174_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln6_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="10" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="k_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="0"/>
<pin id="117" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln8_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="10" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="k_99_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="10" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_99/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln8_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="10" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_93_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="1"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_93/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="p_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="6"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln8_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="10"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/11 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_load5_load_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="6"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load5/7 "/>
</bind>
</comp>

<comp id="156" class="1005" name="k_04_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k_04 "/>
</bind>
</comp>

<comp id="163" class="1005" name="empty_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="171" class="1005" name="icmp_ln8_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="175" class="1005" name="A_fifo_1_5_read_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_fifo_1_5_read "/>
</bind>
</comp>

<comp id="180" class="1005" name="B_fifo_5_1_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_fifo_5_1_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="tmp_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_93_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="195" class="1005" name="mul_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="200" class="1005" name="p_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="24" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="81"><net_src comp="62" pin="2"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="68" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="109"><net_src comp="56" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="135" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="151"><net_src comp="97" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="152" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="159"><net_src comp="48" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="162"><net_src comp="156" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="166"><net_src comp="52" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="169"><net_src comp="163" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="170"><net_src comp="163" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="174"><net_src comp="118" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="62" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="183"><net_src comp="68" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="188"><net_src comp="135" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="193"><net_src comp="139" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="198"><net_src comp="101" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="203"><net_src comp="143" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_fifo_1_5 | {}
	Port: B_fifo_5_1 | {}
	Port: A_fifo_1_6 | {2 }
	Port: B_fifo_5_2 | {2 }
	Port: p_out | {7 }
 - Input state : 
	Port: PE.17_Pipeline_PE_LOOP : C_out_in_load | {1 }
	Port: PE.17_Pipeline_PE_LOOP : A_fifo_1_5 | {2 }
	Port: PE.17_Pipeline_PE_LOOP : B_fifo_5_1 | {2 }
	Port: PE.17_Pipeline_PE_LOOP : A_fifo_1_6 | {}
	Port: PE.17_Pipeline_PE_LOOP : B_fifo_5_2 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		k : 1
		icmp_ln8 : 2
		k_99 : 2
		br_ln8 : 3
		store_ln8 : 3
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
	State 7
		add : 1
		write_ln0 : 1
	State 8
	State 9
	State 10
	State 11
		store_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_97           |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_101          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|    add   |          k_99_fu_124          |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln8_fu_118        |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|
|          | C_out_in_load_read_read_fu_56 |    0    |    0    |    0    |
|   read   |   A_fifo_1_5_read_read_fu_62  |    0    |    0    |    0    |
|          |   B_fifo_5_1_read_read_fu_68  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    write_ln174_write_fu_74    |    0    |    0    |    0    |
|   write  |    write_ln174_write_fu_82    |    0    |    0    |    0    |
|          |     write_ln0_write_fu_90     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   348   |   735   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|A_fifo_1_5_read_reg_175|   32   |
|B_fifo_5_1_read_reg_180|   32   |
|     empty_reg_163     |   32   |
|    icmp_ln8_reg_171   |    1   |
|      k_04_reg_156     |   10   |
|      mul_reg_195      |   32   |
|     p_load_reg_200    |   32   |
|     tmp_93_reg_190    |   32   |
|      tmp_reg_185      |   32   |
+-----------------------+--------+
|         Total         |   235  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_97 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_101 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_101 |  p1  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  4.764  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   735  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   235  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |   583  |   762  |
+-----------+--------+--------+--------+--------+
