#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x611c98ae5650 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale 0 0;
P_0x611c98ae50a0 .param/l "ADDRESS_WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
P_0x611c98ae50e0 .param/l "DATA_WIDTH" 0 2 5, +C4<00000000000000000000000000100000>;
v0x611c98b08970_0 .var "clk", 0 0;
v0x611c98b08a10_0 .net "result", 31 0, L_0x611c98b1be90;  1 drivers
v0x611c98b08ad0_0 .var "rst", 0 0;
S_0x611c98a701c0 .scope module, "dut" "cpu" 2 11, 3 1 0, S_0x611c98ae5650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "result";
P_0x611c98ae5b90 .param/l "ADDRESS_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x611c98ae5bd0 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000100000>;
L_0x611c98b1be90 .functor BUFZ 32, v0x611c98b03540_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x611c98b04130_0 .net "adder_src_d_i", 0 0, L_0x611c98b19710;  1 drivers
v0x611c98b041f0_0 .net "adder_src_d_o", 0 0, v0x611c98ae34f0_0;  1 drivers
v0x611c98b042b0_0 .net "alu_control_d_i", 3 0, L_0x611c98b19910;  1 drivers
v0x611c98b04350_0 .net "alu_control_d_o", 3 0, v0x611c98abb440_0;  1 drivers
v0x611c98b043f0_0 .net "alu_result_e_i", 31 0, v0x611c98af7e70_0;  1 drivers
v0x611c98b04490_0 .net "alu_result_e_o", 31 0, v0x611c98af42f0_0;  1 drivers
v0x611c98b04530_0 .net "alu_result_m_i", 31 0, L_0x611c98b1bd10;  1 drivers
v0x611c98b04640_0 .net "alu_result_m_o", 31 0, v0x611c98b01c40_0;  1 drivers
v0x611c98b04700_0 .net "alu_result_w_i", 31 0, v0x611c98b03540_0;  1 drivers
v0x611c98b048e0_0 .net "alu_src_a_d_i", 0 0, L_0x611c98b19590;  1 drivers
v0x611c98b04980_0 .net "alu_src_a_d_o", 0 0, v0x611c98ac53a0_0;  1 drivers
v0x611c98b04a20_0 .net "alu_src_b_d_i", 0 0, L_0x611c98b19670;  1 drivers
v0x611c98b04ac0_0 .net "alu_src_b_d_o", 0 0, v0x611c98aeda40_0;  1 drivers
v0x611c98b04b60_0 .net "branch_d_i", 0 0, L_0x611c98b194f0;  1 drivers
v0x611c98b04c90_0 .net "branch_d_o", 0 0, v0x611c98aedc50_0;  1 drivers
v0x611c98b04d30_0 .net "clk", 0 0, v0x611c98b08970_0;  1 drivers
o0x7dfcebc8d228 .functor BUFZ 1, C4<z>; HiZ drive
v0x611c98b04dd0_0 .net "flush_e", 0 0, o0x7dfcebc8d228;  0 drivers
o0x7dfcebc8d288 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x611c98b04f80_0 .net "funct3_d_i", 2 0, o0x7dfcebc8d288;  0 drivers
v0x611c98b05020_0 .net "funct3_d_o", 2 0, v0x611c98aee030_0;  1 drivers
o0x7dfcebc8eea8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x611c98b050c0_0 .net "funct3_e_i", 2 0, o0x7dfcebc8eea8;  0 drivers
v0x611c98b05190_0 .net "funct3_e_o", 2 0, v0x611c98af4700_0;  1 drivers
v0x611c98b05230_0 .net "imm_val_d_i", 31 0, v0x611c98af0dc0_0;  1 drivers
v0x611c98b052d0_0 .net "imm_val_d_o", 31 0, v0x611c98aee1f0_0;  1 drivers
v0x611c98b053a0_0 .net "instr_f_i", 31 0, L_0x611c98a3ceb0;  1 drivers
v0x611c98b05440_0 .net "instr_f_o", 31 0, v0x611c98afba60_0;  1 drivers
v0x611c98b05500_0 .net "jump_d_i", 0 0, L_0x611c98b19390;  1 drivers
v0x611c98b055a0_0 .net "jump_d_o", 0 0, v0x611c98aee390_0;  1 drivers
v0x611c98b05640_0 .net "mem_write_d_i", 0 0, L_0x611c98b192f0;  1 drivers
v0x611c98b05770_0 .net "mem_write_d_o", 0 0, v0x611c98aee510_0;  1 drivers
v0x611c98b05840_0 .net "mem_write_e_i", 0 0, L_0x611c98b1b4a0;  1 drivers
v0x611c98b058e0_0 .net "mem_write_e_o", 0 0, v0x611c98af48a0_0;  1 drivers
o0x7dfcebc8d408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x611c98b05980_0 .net "pc_d_i", 31 0, o0x7dfcebc8d408;  0 drivers
v0x611c98b05ab0_0 .net "pc_d_o", 31 0, v0x611c98aee6b0_0;  1 drivers
v0x611c98b05d60_0 .net "pc_f_i", 31 0, L_0x611c98b19120;  1 drivers
v0x611c98b05e00_0 .net "pc_f_o", 31 0, v0x611c98afbbe0_0;  1 drivers
o0x7dfcebc8d468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x611c98b05ec0_0 .net "pc_plus4_d_i", 31 0, o0x7dfcebc8d468;  0 drivers
v0x611c98b05f80_0 .net "pc_plus4_d_o", 31 0, v0x611c98aee870_0;  1 drivers
v0x611c98b06040_0 .net "pc_plus4_e_i", 31 0, L_0x611c98b1b550;  1 drivers
v0x611c98b06130_0 .net "pc_plus4_e_o", 31 0, v0x611c98af4a40_0;  1 drivers
v0x611c98b06240_0 .net "pc_plus4_f_i", 31 0, L_0x611c98b19090;  1 drivers
v0x611c98b06350_0 .net "pc_plus4_f_o", 31 0, v0x611c98afbd90_0;  1 drivers
v0x611c98b06460_0 .net "pc_plus4_m_i", 31 0, L_0x611c98b1be20;  1 drivers
v0x611c98b06570_0 .net "pc_plus4_m_o", 31 0, v0x611c98b02040_0;  1 drivers
v0x611c98b06630_0 .net "pc_src_e_i", 0 0, L_0x611c98b1b220;  1 drivers
v0x611c98b066d0_0 .net "pc_target_e_i", 31 0, L_0x611c98b1aed0;  1 drivers
v0x611c98b06820_0 .net "rd1_d_i", 31 0, L_0x611c98b19ed0;  1 drivers
v0x611c98b068e0_0 .net "rd1_d_o", 31 0, v0x611c98aeea30_0;  1 drivers
v0x611c98b069a0_0 .net "rd2_d_i", 31 0, L_0x611c98b1a500;  1 drivers
v0x611c98b06a40_0 .net "rd2_d_o", 31 0, v0x611c98aeebf0_0;  1 drivers
o0x7dfcebc8d588 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x611c98b06b00_0 .net "rd_d_i", 4 0, o0x7dfcebc8d588;  0 drivers
v0x611c98b06ba0_0 .net "rd_d_o", 4 0, v0x611c98aeedb0_0;  1 drivers
o0x7dfcebc8efc8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x611c98b06c60_0 .net "rd_e_i", 4 0, o0x7dfcebc8efc8;  0 drivers
v0x611c98b06d00_0 .net "rd_e_o", 4 0, v0x611c98af4c00_0;  1 drivers
v0x611c98b06da0_0 .net "rd_m_i", 4 0, L_0x611c98b1bd80;  1 drivers
v0x611c98b06eb0_0 .net "rd_m_o", 4 0, v0x611c98b021f0_0;  1 drivers
o0x7dfcebc8e5d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x611c98b06fc0_0 .net "rd_w_i", 4 0, o0x7dfcebc8e5d8;  0 drivers
v0x611c98b07080_0 .net "read_data_m_i", 31 0, v0x611c98b00200_0;  1 drivers
v0x611c98b07140_0 .net "read_data_m_o", 31 0, v0x611c98b02370_0;  1 drivers
v0x611c98b07200_0 .net "reg_write_d_i", 0 0, L_0x611c98b191b0;  1 drivers
v0x611c98b07330_0 .net "reg_write_d_o", 0 0, v0x611c98aeef50_0;  1 drivers
RS_0x7dfcebc8f028 .resolv tri, L_0x611c98b1b290, L_0x611c98b1b300;
v0x611c98b073d0_0 .net8 "reg_write_e_i", 0 0, RS_0x7dfcebc8f028;  2 drivers
v0x611c98b07470_0 .net "reg_write_e_o", 0 0, v0x611c98af4da0_0;  1 drivers
v0x611c98b07560_0 .net "reg_write_m_i", 0 0, L_0x611c98b1bc30;  1 drivers
v0x611c98b07650_0 .net "reg_write_m_o", 0 0, v0x611c98b024f0_0;  1 drivers
o0x7dfcebc8e668 .functor BUFZ 1, C4<z>; HiZ drive
v0x611c98b07740_0 .net "reg_write_w_i", 0 0, o0x7dfcebc8e668;  0 drivers
v0x611c98b07bf0_0 .net "res_src_d_i", 1 0, L_0x611c98b19250;  1 drivers
v0x611c98b07d20_0 .net "res_src_d_o", 1 0, v0x611c98aef0f0_0;  1 drivers
v0x611c98b07dc0_0 .net "res_src_e_i", 1 0, L_0x611c98b1b430;  1 drivers
v0x611c98b07e60_0 .net "res_src_e_o", 1 0, v0x611c98af4f40_0;  1 drivers
o0x7dfcebc907c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x611c98b07f50_0 .net "reset", 0 0, o0x7dfcebc907c8;  0 drivers
v0x611c98b08040_0 .net "result", 31 0, L_0x611c98b1be90;  alias, 1 drivers
v0x611c98b08120_0 .net "result_src_m_i", 1 0, L_0x611c98b1bca0;  1 drivers
v0x611c98b08230_0 .net "result_src_m_o", 1 0, v0x611c98b02680_0;  1 drivers
o0x7dfcebc8d6a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x611c98b082f0_0 .net "rs1_d_i", 4 0, o0x7dfcebc8d6a8;  0 drivers
v0x611c98b083b0_0 .net "rs1_d_o", 4 0, v0x611c98aef2b0_0;  1 drivers
o0x7dfcebc8d708 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x611c98b08470_0 .net "rs2_d_i", 4 0, o0x7dfcebc8d708;  0 drivers
v0x611c98b08510_0 .net "rs2_d_o", 4 0, v0x611c98aef470_0;  1 drivers
v0x611c98b085d0_0 .net "rst", 0 0, v0x611c98b08ad0_0;  1 drivers
o0x7dfcebc90408 .functor BUFZ 1, C4<z>; HiZ drive
v0x611c98b08670_0 .net "stall_f", 0 0, o0x7dfcebc90408;  0 drivers
o0x7dfcebc8f0e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x611c98b08760_0 .net "write_data_e_i", 31 0, o0x7dfcebc8f0e8;  0 drivers
v0x611c98b08850_0 .net "write_data_e_o", 31 0, v0x611c98af5210_0;  1 drivers
S_0x611c98ada7b0 .scope module, "de" "pl_reg_de" 3 135, 4 1 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_d_i";
    .port_info 4 /INPUT 2 "res_src_d_i";
    .port_info 5 /INPUT 1 "mem_write_d_i";
    .port_info 6 /INPUT 1 "jump_d_i";
    .port_info 7 /INPUT 1 "branch_d_i";
    .port_info 8 /INPUT 4 "alu_control_d_i";
    .port_info 9 /INPUT 3 "funct3_d_i";
    .port_info 10 /INPUT 1 "alu_src_b_d_i";
    .port_info 11 /INPUT 1 "alu_src_a_d_i";
    .port_info 12 /INPUT 1 "adder_src_d_i";
    .port_info 13 /INPUT 32 "rd1_d_i";
    .port_info 14 /INPUT 32 "rd2_d_i";
    .port_info 15 /INPUT 32 "pc_d_i";
    .port_info 16 /INPUT 5 "rs1_d_i";
    .port_info 17 /INPUT 5 "rs2_d_i";
    .port_info 18 /INPUT 5 "rd_d_i";
    .port_info 19 /INPUT 32 "imm_val_d_i";
    .port_info 20 /INPUT 32 "pc_plus4_d_i";
    .port_info 21 /OUTPUT 1 "reg_write_d_o";
    .port_info 22 /OUTPUT 2 "res_src_d_o";
    .port_info 23 /OUTPUT 1 "mem_write_d_o";
    .port_info 24 /OUTPUT 1 "jump_d_o";
    .port_info 25 /OUTPUT 1 "branch_d_o";
    .port_info 26 /OUTPUT 4 "alu_control_d_o";
    .port_info 27 /OUTPUT 3 "funct3_d_o";
    .port_info 28 /OUTPUT 1 "alu_src_b_d_o";
    .port_info 29 /OUTPUT 1 "alu_src_a_d_o";
    .port_info 30 /OUTPUT 1 "adder_src_d_o";
    .port_info 31 /OUTPUT 32 "rd1_d_o";
    .port_info 32 /OUTPUT 32 "rd2_d_o";
    .port_info 33 /OUTPUT 32 "pc_d_o";
    .port_info 34 /OUTPUT 5 "rs1_d_o";
    .port_info 35 /OUTPUT 5 "rs2_d_o";
    .port_info 36 /OUTPUT 5 "rd_d_o";
    .port_info 37 /OUTPUT 32 "imm_val_d_o";
    .port_info 38 /OUTPUT 32 "pc_plus4_d_o";
P_0x611c98ac8080 .param/l "ADDRESS_WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x611c98ac80c0 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
v0x611c98a91ce0_0 .net "adder_src_d_i", 0 0, L_0x611c98b19710;  alias, 1 drivers
v0x611c98ae34f0_0 .var "adder_src_d_o", 0 0;
v0x611c98ae0ff0_0 .net "alu_control_d_i", 3 0, L_0x611c98b19910;  alias, 1 drivers
v0x611c98abb440_0 .var "alu_control_d_o", 3 0;
v0x611c98ad84b0_0 .net "alu_src_a_d_i", 0 0, L_0x611c98b19590;  alias, 1 drivers
v0x611c98ac53a0_0 .var "alu_src_a_d_o", 0 0;
v0x611c98a10020_0 .net "alu_src_b_d_i", 0 0, L_0x611c98b19670;  alias, 1 drivers
v0x611c98aeda40_0 .var "alu_src_b_d_o", 0 0;
v0x611c98aedb00_0 .net "branch_d_i", 0 0, L_0x611c98b194f0;  alias, 1 drivers
v0x611c98aedc50_0 .var "branch_d_o", 0 0;
v0x611c98aedd10_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
v0x611c98aeddd0_0 .net "clr", 0 0, o0x7dfcebc8d228;  alias, 0 drivers
L_0x7dfcebc44210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x611c98aede90_0 .net "en", 0 0, L_0x7dfcebc44210;  1 drivers
v0x611c98aedf50_0 .net "funct3_d_i", 14 12, o0x7dfcebc8d288;  alias, 0 drivers
v0x611c98aee030_0 .var "funct3_d_o", 14 12;
v0x611c98aee110_0 .net "imm_val_d_i", 31 0, v0x611c98af0dc0_0;  alias, 1 drivers
v0x611c98aee1f0_0 .var "imm_val_d_o", 31 0;
v0x611c98aee2d0_0 .net "jump_d_i", 0 0, L_0x611c98b19390;  alias, 1 drivers
v0x611c98aee390_0 .var "jump_d_o", 0 0;
v0x611c98aee450_0 .net "mem_write_d_i", 0 0, L_0x611c98b192f0;  alias, 1 drivers
v0x611c98aee510_0 .var "mem_write_d_o", 0 0;
v0x611c98aee5d0_0 .net "pc_d_i", 31 0, o0x7dfcebc8d408;  alias, 0 drivers
v0x611c98aee6b0_0 .var "pc_d_o", 31 0;
v0x611c98aee790_0 .net "pc_plus4_d_i", 31 0, o0x7dfcebc8d468;  alias, 0 drivers
v0x611c98aee870_0 .var "pc_plus4_d_o", 31 0;
v0x611c98aee950_0 .net "rd1_d_i", 31 0, L_0x611c98b19ed0;  alias, 1 drivers
v0x611c98aeea30_0 .var "rd1_d_o", 31 0;
v0x611c98aeeb10_0 .net "rd2_d_i", 31 0, L_0x611c98b1a500;  alias, 1 drivers
v0x611c98aeebf0_0 .var "rd2_d_o", 31 0;
v0x611c98aeecd0_0 .net "rd_d_i", 4 0, o0x7dfcebc8d588;  alias, 0 drivers
v0x611c98aeedb0_0 .var "rd_d_o", 4 0;
v0x611c98aeee90_0 .net "reg_write_d_i", 0 0, L_0x611c98b191b0;  alias, 1 drivers
v0x611c98aeef50_0 .var "reg_write_d_o", 0 0;
v0x611c98aef010_0 .net "res_src_d_i", 1 0, L_0x611c98b19250;  alias, 1 drivers
v0x611c98aef0f0_0 .var "res_src_d_o", 1 0;
v0x611c98aef1d0_0 .net "rs1_d_i", 4 0, o0x7dfcebc8d6a8;  alias, 0 drivers
v0x611c98aef2b0_0 .var "rs1_d_o", 4 0;
v0x611c98aef390_0 .net "rs2_d_i", 4 0, o0x7dfcebc8d708;  alias, 0 drivers
v0x611c98aef470_0 .var "rs2_d_o", 4 0;
E_0x611c98a26a80 .event posedge, v0x611c98aedd10_0;
S_0x611c98ae17a0 .scope module, "decode_stage" "decode" 3 107, 5 23 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_w";
    .port_info 2 /INPUT 32 "result_w";
    .port_info 3 /INPUT 5 "rd_w";
    .port_info 4 /INPUT 32 "pc_f";
    .port_info 5 /INPUT 32 "pc_plus4_f";
    .port_info 6 /INPUT 32 "instr_f";
    .port_info 7 /OUTPUT 1 "reg_write_d";
    .port_info 8 /OUTPUT 2 "res_src_d";
    .port_info 9 /OUTPUT 1 "mem_write_d";
    .port_info 10 /OUTPUT 1 "jump_d";
    .port_info 11 /OUTPUT 1 "branch_d";
    .port_info 12 /OUTPUT 4 "alu_control_d";
    .port_info 13 /OUTPUT 3 "funct3_d";
    .port_info 14 /OUTPUT 1 "alu_src_b_d";
    .port_info 15 /OUTPUT 1 "alu_src_a_d";
    .port_info 16 /OUTPUT 1 "adder_src_d";
    .port_info 17 /OUTPUT 32 "rd1_d";
    .port_info 18 /OUTPUT 32 "rd2_d";
    .port_info 19 /OUTPUT 32 "pc_d";
    .port_info 20 /OUTPUT 5 "rs1_d";
    .port_info 21 /OUTPUT 5 "rs2_d";
    .port_info 22 /OUTPUT 5 "rd_d";
    .port_info 23 /OUTPUT 32 "imm_val_d";
    .port_info 24 /OUTPUT 32 "pc_plus4_d";
P_0x611c98aedba0 .param/l "ADDRESS_WIDTH" 0 5 24, +C4<00000000000000000000000000100000>;
P_0x611c98aedbe0 .param/l "DATA_WIDTH" 0 5 25, +C4<00000000000000000000000000100000>;
L_0x611c98b1ab80 .functor BUFZ 32, v0x611c98afbbe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x611c98b1abf0 .functor BUFZ 32, v0x611c98afbd90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x611c98af2590_0 .net "adder_src_d", 0 0, L_0x611c98b19710;  alias, 1 drivers
v0x611c98af2650_0 .net "alu_control_d", 3 0, L_0x611c98b19910;  alias, 1 drivers
v0x611c98af2760_0 .net "alu_src_a_d", 0 0, L_0x611c98b19590;  alias, 1 drivers
v0x611c98af2850_0 .net "alu_src_b_d", 0 0, L_0x611c98b19670;  alias, 1 drivers
v0x611c98af2940_0 .net "branch_d", 0 0, L_0x611c98b194f0;  alias, 1 drivers
v0x611c98af2a80_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
v0x611c98af2b70_0 .net "funct3_d", 2 0, L_0x611c98b1aae0;  1 drivers
v0x611c98af2c30_0 .net "imm_src_d", 2 0, L_0x611c98b19800;  1 drivers
v0x611c98af2d40_0 .net "imm_val_d", 31 0, v0x611c98af0dc0_0;  alias, 1 drivers
v0x611c98af2e00_0 .net "instr_f", 31 0, v0x611c98afba60_0;  alias, 1 drivers
v0x611c98af2ee0_0 .net "jump_d", 0 0, L_0x611c98b19390;  alias, 1 drivers
v0x611c98af2fd0_0 .net "mem_write_d", 0 0, L_0x611c98b192f0;  alias, 1 drivers
v0x611c98af30c0_0 .net "pc_d", 31 0, L_0x611c98b1ab80;  1 drivers
v0x611c98af31a0_0 .net "pc_f", 31 0, v0x611c98afbbe0_0;  alias, 1 drivers
v0x611c98af3280_0 .net "pc_plus4_d", 31 0, L_0x611c98b1abf0;  1 drivers
v0x611c98af3360_0 .net "pc_plus4_f", 31 0, v0x611c98afbd90_0;  alias, 1 drivers
v0x611c98af3440_0 .net "rd1_d", 31 0, L_0x611c98b19ed0;  alias, 1 drivers
v0x611c98af3550_0 .net "rd2_d", 31 0, L_0x611c98b1a500;  alias, 1 drivers
v0x611c98af3660_0 .net "rd_d", 4 0, o0x7dfcebc8d588;  alias, 0 drivers
v0x611c98af3720_0 .net "rd_w", 4 0, o0x7dfcebc8e5d8;  alias, 0 drivers
v0x611c98af37c0_0 .net "reg_write_d", 0 0, L_0x611c98b191b0;  alias, 1 drivers
v0x611c98af38b0_0 .net "reg_write_w", 0 0, o0x7dfcebc8e668;  alias, 0 drivers
v0x611c98af3950_0 .net "res_src_d", 1 0, L_0x611c98b19250;  alias, 1 drivers
v0x611c98af3a40_0 .net "result_w", 31 0, v0x611c98b03540_0;  alias, 1 drivers
v0x611c98af3ae0_0 .net "rs1_d", 4 0, o0x7dfcebc8d6a8;  alias, 0 drivers
v0x611c98af3b80_0 .net "rs2_d", 4 0, o0x7dfcebc8d708;  alias, 0 drivers
L_0x611c98b199a0 .part v0x611c98afba60_0, 0, 7;
L_0x611c98b19a40 .part v0x611c98afba60_0, 12, 3;
L_0x611c98b19ae0 .part v0x611c98afba60_0, 30, 1;
L_0x611c98b1a6e0 .part v0x611c98afba60_0, 15, 5;
L_0x611c98b1a800 .part v0x611c98afba60_0, 20, 5;
L_0x611c98b1a8f0 .part v0x611c98afba60_0, 7, 25;
L_0x611c98b1aae0 .part v0x611c98afba60_0, 12, 3;
S_0x611c98ae1b50 .scope module, "cu" "control_unit" 5 59, 6 1 0, S_0x611c98ae17a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 1 "reg_write_d";
    .port_info 4 /OUTPUT 2 "res_src_d";
    .port_info 5 /OUTPUT 1 "mem_write_d";
    .port_info 6 /OUTPUT 1 "jump_d";
    .port_info 7 /OUTPUT 1 "branch_d";
    .port_info 8 /OUTPUT 4 "alu_control_d";
    .port_info 9 /OUTPUT 1 "alu_src_b_d";
    .port_info 10 /OUTPUT 1 "alu_src_a_d";
    .port_info 11 /OUTPUT 1 "adder_src_d";
    .port_info 12 /OUTPUT 3 "imm_src_d";
L_0x611c98b19910 .functor BUFZ 4, v0x611c98af00f0_0, C4<0000>, C4<0000>, C4<0000>;
v0x611c98aefe90_0 .net *"_ivl_11", 11 0, v0x611c98af03c0_0;  1 drivers
v0x611c98aeff90_0 .net "adder_src_d", 0 0, L_0x611c98b19710;  alias, 1 drivers
v0x611c98af0050_0 .net "alu_control_d", 3 0, L_0x611c98b19910;  alias, 1 drivers
v0x611c98af00f0_0 .var "alu_controls", 3 0;
v0x611c98af0190_0 .net "alu_src_a_d", 0 0, L_0x611c98b19590;  alias, 1 drivers
v0x611c98af0280_0 .net "alu_src_b_d", 0 0, L_0x611c98b19670;  alias, 1 drivers
v0x611c98af0320_0 .net "branch_d", 0 0, L_0x611c98b194f0;  alias, 1 drivers
v0x611c98af03c0_0 .var "controls", 11 0;
v0x611c98af0460_0 .net "funct3", 14 12, L_0x611c98b19a40;  1 drivers
v0x611c98af0500_0 .net "funct7b5", 0 0, L_0x611c98b19ae0;  1 drivers
v0x611c98af05c0_0 .net "imm_src_d", 2 0, L_0x611c98b19800;  alias, 1 drivers
v0x611c98af06a0_0 .net "jump_d", 0 0, L_0x611c98b19390;  alias, 1 drivers
v0x611c98af0770_0 .net "mem_write_d", 0 0, L_0x611c98b192f0;  alias, 1 drivers
v0x611c98af0840_0 .net "op", 6 0, L_0x611c98b199a0;  1 drivers
v0x611c98af08e0_0 .net "reg_write_d", 0 0, L_0x611c98b191b0;  alias, 1 drivers
v0x611c98af09b0_0 .net "res_src_d", 1 0, L_0x611c98b19250;  alias, 1 drivers
E_0x611c98a26f80 .event edge, v0x611c98af0840_0, v0x611c98af0460_0, v0x611c98af0500_0;
E_0x611c989ead50 .event edge, v0x611c98af0840_0;
L_0x611c98b191b0 .part v0x611c98af03c0_0, 11, 1;
L_0x611c98b19250 .part v0x611c98af03c0_0, 9, 2;
L_0x611c98b192f0 .part v0x611c98af03c0_0, 8, 1;
L_0x611c98b19390 .part v0x611c98af03c0_0, 7, 1;
L_0x611c98b194f0 .part v0x611c98af03c0_0, 6, 1;
L_0x611c98b19590 .part v0x611c98af03c0_0, 5, 1;
L_0x611c98b19670 .part v0x611c98af03c0_0, 4, 1;
L_0x611c98b19710 .part v0x611c98af03c0_0, 3, 1;
L_0x611c98b19800 .part v0x611c98af03c0_0, 0, 3;
S_0x611c98ae1f00 .scope module, "imex" "imm_ext" 5 86, 7 23 0, S_0x611c98ae17a0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "imm_type";
    .port_info 2 /OUTPUT 32 "imm_val";
v0x611c98af0cb0_0 .net "imm_type", 2 0, L_0x611c98b19800;  alias, 1 drivers
v0x611c98af0dc0_0 .var "imm_val", 31 0;
v0x611c98af0e90_0 .net "instr", 31 7, L_0x611c98b1a8f0;  1 drivers
E_0x611c98ae59d0 .event edge, v0x611c98af05c0_0, v0x611c98af0e90_0;
S_0x611c98a6c840 .scope module, "rf" "reg_file" 5 75, 8 23 0, S_0x611c98ae17a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
P_0x611c98af1060 .param/l "DATA_WIDTH" 0 8 24, +C4<00000000000000000000000000100000>;
L_0x7dfcebc44060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611c98af1210_0 .net/2u *"_ivl_0", 31 0, L_0x7dfcebc44060;  1 drivers
L_0x7dfcebc440f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611c98af12d0_0 .net *"_ivl_11", 1 0, L_0x7dfcebc440f0;  1 drivers
L_0x7dfcebc44138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611c98af13b0_0 .net/2u *"_ivl_14", 31 0, L_0x7dfcebc44138;  1 drivers
v0x611c98af14a0_0 .net *"_ivl_16", 0 0, L_0x611c98b1a1f0;  1 drivers
L_0x7dfcebc44180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611c98af1560_0 .net/2u *"_ivl_18", 31 0, L_0x7dfcebc44180;  1 drivers
v0x611c98af1690_0 .net *"_ivl_2", 0 0, L_0x611c98b19bb0;  1 drivers
v0x611c98af1750_0 .net *"_ivl_20", 31 0, L_0x611c98b1a2e0;  1 drivers
v0x611c98af1830_0 .net *"_ivl_22", 6 0, L_0x611c98b1a3c0;  1 drivers
L_0x7dfcebc441c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611c98af1910_0 .net *"_ivl_25", 1 0, L_0x7dfcebc441c8;  1 drivers
L_0x7dfcebc440a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611c98af19f0_0 .net/2u *"_ivl_4", 31 0, L_0x7dfcebc440a8;  1 drivers
v0x611c98af1ad0_0 .net *"_ivl_6", 31 0, L_0x611c98b19cb0;  1 drivers
v0x611c98af1bb0_0 .net *"_ivl_8", 6 0, L_0x611c98b19db0;  1 drivers
v0x611c98af1c90_0 .net "a1", 4 0, L_0x611c98b1a6e0;  1 drivers
v0x611c98af1d70_0 .net "a2", 4 0, L_0x611c98b1a800;  1 drivers
v0x611c98af1e50_0 .net "a3", 4 0, o0x7dfcebc8e5d8;  alias, 0 drivers
v0x611c98af1f30_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
v0x611c98af1fd0_0 .var/i "i", 31 0;
v0x611c98af2090_0 .net "rd1", 31 0, L_0x611c98b19ed0;  alias, 1 drivers
v0x611c98af2180_0 .net "rd2", 31 0, L_0x611c98b1a500;  alias, 1 drivers
v0x611c98af2250 .array "reg_array", 31 0, 31 0;
v0x611c98af22f0_0 .net "wd3", 31 0, v0x611c98b03540_0;  alias, 1 drivers
v0x611c98af23d0_0 .net "write_enable", 0 0, o0x7dfcebc8e668;  alias, 0 drivers
L_0x611c98b19bb0 .cmp/eq 32, L_0x611c98b19ed0, L_0x7dfcebc44060;
L_0x611c98b19cb0 .array/port v0x611c98af2250, L_0x611c98b19db0;
L_0x611c98b19db0 .concat [ 5 2 0 0], L_0x611c98b1a6e0, L_0x7dfcebc440f0;
L_0x611c98b19ed0 .functor MUXZ 32, L_0x611c98b19cb0, L_0x7dfcebc440a8, L_0x611c98b19bb0, C4<>;
L_0x611c98b1a1f0 .cmp/eq 32, L_0x611c98b1a500, L_0x7dfcebc44138;
L_0x611c98b1a2e0 .array/port v0x611c98af2250, L_0x611c98b1a3c0;
L_0x611c98b1a3c0 .concat [ 5 2 0 0], L_0x611c98b1a800, L_0x7dfcebc441c8;
L_0x611c98b1a500 .functor MUXZ 32, L_0x611c98b1a2e0, L_0x7dfcebc44180, L_0x611c98b1a1f0, C4<>;
S_0x611c98a6d480 .scope module, "em" "pl_reg_em" 3 210, 9 1 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_e_i";
    .port_info 4 /INPUT 1 "mem_write_e_i";
    .port_info 5 /INPUT 2 "result_src_e_i";
    .port_info 6 /INPUT 3 "funct3_e_i";
    .port_info 7 /INPUT 32 "alu_result_e_i";
    .port_info 8 /INPUT 32 "write_data_e_i";
    .port_info 9 /INPUT 5 "rd_e_i";
    .port_info 10 /INPUT 32 "pc_plus4_e_i";
    .port_info 11 /OUTPUT 1 "reg_write_e_o";
    .port_info 12 /OUTPUT 1 "mem_write_e_o";
    .port_info 13 /OUTPUT 2 "result_src_e_o";
    .port_info 14 /OUTPUT 3 "funct3_e_o";
    .port_info 15 /OUTPUT 32 "alu_result_e_o";
    .port_info 16 /OUTPUT 32 "write_data_e_o";
    .port_info 17 /OUTPUT 5 "rd_e_o";
    .port_info 18 /OUTPUT 32 "pc_plus4_e_o";
P_0x611c98af1100 .param/l "ADDRESS_WIDTH" 0 9 2, +C4<00000000000000000000000000100000>;
P_0x611c98af1140 .param/l "DATA_WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
v0x611c98af4210_0 .net "alu_result_e_i", 31 0, v0x611c98af7e70_0;  alias, 1 drivers
v0x611c98af42f0_0 .var "alu_result_e_o", 31 0;
v0x611c98af43d0_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
L_0x7dfcebc44498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x611c98af4470_0 .net "clr", 0 0, L_0x7dfcebc44498;  1 drivers
L_0x7dfcebc44450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x611c98af4510_0 .net "en", 0 0, L_0x7dfcebc44450;  1 drivers
v0x611c98af4620_0 .net "funct3_e_i", 14 12, o0x7dfcebc8eea8;  alias, 0 drivers
v0x611c98af4700_0 .var "funct3_e_o", 14 12;
v0x611c98af47e0_0 .net "mem_write_e_i", 0 0, L_0x611c98b1b4a0;  alias, 1 drivers
v0x611c98af48a0_0 .var "mem_write_e_o", 0 0;
v0x611c98af4960_0 .net "pc_plus4_e_i", 31 0, L_0x611c98b1b550;  alias, 1 drivers
v0x611c98af4a40_0 .var "pc_plus4_e_o", 31 0;
v0x611c98af4b20_0 .net "rd_e_i", 4 0, o0x7dfcebc8efc8;  alias, 0 drivers
v0x611c98af4c00_0 .var "rd_e_o", 4 0;
v0x611c98af4ce0_0 .net8 "reg_write_e_i", 0 0, RS_0x7dfcebc8f028;  alias, 2 drivers
v0x611c98af4da0_0 .var "reg_write_e_o", 0 0;
v0x611c98af4e60_0 .net "result_src_e_i", 1 0, L_0x611c98b1b430;  alias, 1 drivers
v0x611c98af4f40_0 .var "result_src_e_o", 1 0;
v0x611c98af5130_0 .net "write_data_e_i", 31 0, o0x7dfcebc8f0e8;  alias, 0 drivers
v0x611c98af5210_0 .var "write_data_e_o", 31 0;
S_0x611c98a6f9c0 .scope module, "execute_stage" "execute" 3 179, 10 23 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_d";
    .port_info 1 /INPUT 2 "res_src_d";
    .port_info 2 /INPUT 1 "mem_write_d";
    .port_info 3 /INPUT 1 "jump_d";
    .port_info 4 /INPUT 1 "branch_d";
    .port_info 5 /INPUT 4 "alu_control_d";
    .port_info 6 /INPUT 3 "funct3_d";
    .port_info 7 /INPUT 1 "alu_src_b_d";
    .port_info 8 /INPUT 1 "alu_src_a_d";
    .port_info 9 /INPUT 1 "adder_src_d";
    .port_info 10 /INPUT 32 "rd1_d";
    .port_info 11 /INPUT 32 "rd2_d";
    .port_info 12 /INPUT 32 "pc_d";
    .port_info 13 /INPUT 5 "rs1_d";
    .port_info 14 /INPUT 5 "rs2_d";
    .port_info 15 /INPUT 5 "rd_d";
    .port_info 16 /INPUT 32 "imm_val_d";
    .port_info 17 /INPUT 32 "pc_plus4_d";
    .port_info 18 /INPUT 32 "alu_result_m";
    .port_info 19 /INPUT 32 "result_w";
    .port_info 20 /OUTPUT 1 "reg_write_e";
    .port_info 21 /OUTPUT 2 "res_src_e";
    .port_info 22 /OUTPUT 1 "mem_write_e";
    .port_info 23 /OUTPUT 3 "funct3_e";
    .port_info 24 /OUTPUT 32 "alu_result_e";
    .port_info 25 /OUTPUT 32 "write_data_e";
    .port_info 26 /OUTPUT 4 "rd_e";
    .port_info 27 /OUTPUT 32 "pc_plus4_e";
    .port_info 28 /OUTPUT 32 "pc_target_e";
    .port_info 29 /OUTPUT 1 "pc_src_e";
P_0x611c98af4090 .param/l "ADDRESS_WIDTH" 0 10 25, +C4<00000000000000000000000000100000>;
P_0x611c98af40d0 .param/l "DATA_WIDTH" 0 10 24, +C4<00000000000000000000000000100000>;
L_0x611c98b1af70 .functor AND 1, L_0x611c98b194f0, L_0x611c98b1b120, C4<1>, C4<1>;
L_0x611c98b1b220 .functor OR 1, L_0x611c98b19390, L_0x611c98b1af70, C4<0>, C4<0>;
L_0x611c98b1b290 .functor BUFZ 1, L_0x611c98b191b0, C4<0>, C4<0>, C4<0>;
L_0x611c98b1b300 .functor BUFZ 1, L_0x611c98b191b0, C4<0>, C4<0>, C4<0>;
L_0x611c98b1b430 .functor BUFZ 2, L_0x611c98b19250, C4<00>, C4<00>, C4<00>;
L_0x611c98b1b4a0 .functor BUFZ 1, L_0x611c98b192f0, C4<0>, C4<0>, C4<0>;
L_0x611c98b1b550 .functor BUFZ 32, o0x7dfcebc8d468, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x611c98b1b5c0 .functor BUFZ 3, o0x7dfcebc8d288, C4<000>, C4<000>, C4<000>;
v0x611c98af8d40_0 .net *"_ivl_15", 0 0, L_0x611c98b1b120;  1 drivers
v0x611c98af8e40_0 .net *"_ivl_16", 0 0, L_0x611c98b1af70;  1 drivers
v0x611c98af8f20_0 .net "a_alu", 31 0, L_0x611c98b1acf0;  1 drivers
v0x611c98af8fc0_0 .net "a_forward", 31 0, v0x611c98af5ed0_0;  1 drivers
v0x611c98af90d0_0 .net "adder_src_d", 0 0, L_0x611c98b19710;  alias, 1 drivers
v0x611c98af9250_0 .net "alu_control_d", 3 0, L_0x611c98b19910;  alias, 1 drivers
v0x611c98af93a0_0 .net "alu_result_e", 31 0, v0x611c98af7e70_0;  alias, 1 drivers
o0x7dfcebc8fd48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x611c98af9460_0 .net "alu_result_m", 31 0, o0x7dfcebc8fd48;  0 drivers
v0x611c98af9540_0 .net "alu_src_a_d", 0 0, L_0x611c98b19590;  alias, 1 drivers
v0x611c98af9700_0 .net "alu_src_b_d", 0 0, L_0x611c98b19670;  alias, 1 drivers
v0x611c98af9830_0 .net "b_alu", 31 0, L_0x611c98b1ad90;  1 drivers
v0x611c98af98f0_0 .net "b_forward", 31 0, v0x611c98af6df0_0;  1 drivers
v0x611c98af99b0_0 .net "branch_d", 0 0, L_0x611c98b194f0;  alias, 1 drivers
v0x611c98af9a50_0 .net "funct3_d", 14 12, o0x7dfcebc8d288;  alias, 0 drivers
v0x611c98af9b10_0 .net "funct3_e", 14 12, L_0x611c98b1b5c0;  1 drivers
v0x611c98af9bd0_0 .net "imm_val_d", 31 0, v0x611c98af0dc0_0;  alias, 1 drivers
v0x611c98af9c90_0 .net "jump_d", 0 0, L_0x611c98b19390;  alias, 1 drivers
v0x611c98af9e40_0 .net "mem_write_d", 0 0, L_0x611c98b192f0;  alias, 1 drivers
v0x611c98af9ee0_0 .net "mem_write_e", 0 0, L_0x611c98b1b4a0;  alias, 1 drivers
v0x611c98af9f80_0 .net "pc_adder_a", 31 0, L_0x611c98b1ae30;  1 drivers
v0x611c98afa020_0 .net "pc_d", 31 0, o0x7dfcebc8d408;  alias, 0 drivers
v0x611c98afa0e0_0 .net "pc_plus4_d", 31 0, o0x7dfcebc8d468;  alias, 0 drivers
v0x611c98afa1a0_0 .net "pc_plus4_e", 31 0, L_0x611c98b1b550;  alias, 1 drivers
v0x611c98afa240_0 .net "pc_src_e", 0 0, L_0x611c98b1b220;  alias, 1 drivers
v0x611c98afa2e0_0 .net "pc_target_e", 31 0, L_0x611c98b1aed0;  alias, 1 drivers
v0x611c98afa3a0_0 .net "rd1_d", 31 0, L_0x611c98b19ed0;  alias, 1 drivers
v0x611c98afa440_0 .net "rd2_d", 31 0, L_0x611c98b1a500;  alias, 1 drivers
v0x611c98afa500_0 .net "rd_d", 4 0, o0x7dfcebc8d588;  alias, 0 drivers
o0x7dfcebc8fdd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x611c98afa5c0_0 .net "rd_e", 3 0, o0x7dfcebc8fdd8;  0 drivers
v0x611c98afa6a0_0 .net "reg_write_d", 0 0, L_0x611c98b191b0;  alias, 1 drivers
v0x611c98afa740_0 .net8 "reg_write_e", 0 0, RS_0x7dfcebc8f028;  alias, 2 drivers
v0x611c98afa7e0_0 .net "res_src_d", 1 0, L_0x611c98b19250;  alias, 1 drivers
v0x611c98afa880_0 .net "res_src_e", 1 0, L_0x611c98b1b430;  alias, 1 drivers
o0x7dfcebc8fe08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x611c98afab50_0 .net "result_w", 31 0, o0x7dfcebc8fe08;  0 drivers
v0x611c98afac10_0 .net "rs1_d", 4 0, o0x7dfcebc8d6a8;  alias, 0 drivers
v0x611c98afacd0_0 .net "rs2_d", 4 0, o0x7dfcebc8d708;  alias, 0 drivers
v0x611c98afade0_0 .net "write_data_e", 31 0, o0x7dfcebc8f0e8;  alias, 0 drivers
L_0x611c98b1b120 .part v0x611c98af7e70_0, 0, 1;
S_0x611c98af5a00 .scope module, "a_forward_mux" "mux3" 10 60, 11 23 0, S_0x611c98a6f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x611c98af5c00 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x611c98af4170_0 .net "in1", 31 0, L_0x611c98b19ed0;  alias, 1 drivers
L_0x7dfcebc44258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611c98af5d30_0 .net "in2", 31 0, L_0x7dfcebc44258;  1 drivers
L_0x7dfcebc442a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611c98af5e10_0 .net "in3", 31 0, L_0x7dfcebc442a0;  1 drivers
v0x611c98af5ed0_0 .var "out", 31 0;
L_0x7dfcebc442e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611c98af5fb0_0 .net "sel", 1 0, L_0x7dfcebc442e8;  1 drivers
E_0x611c98ae5c20 .event edge, v0x611c98af5fb0_0, v0x611c98aee950_0, v0x611c98af5d30_0, v0x611c98af5e10_0;
S_0x611c98af6180 .scope module, "a_src_mux" "mux2" 10 75, 12 23 0, S_0x611c98a6f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x611c98af6380 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x611c98af6450_0 .net "in1", 31 0, v0x611c98af5ed0_0;  alias, 1 drivers
v0x611c98af6540_0 .net "in2", 31 0, o0x7dfcebc8d408;  alias, 0 drivers
v0x611c98af6610_0 .net "out", 31 0, L_0x611c98b1acf0;  alias, 1 drivers
v0x611c98af66e0_0 .net "sel", 0 0, L_0x611c98b19590;  alias, 1 drivers
L_0x611c98b1acf0 .functor MUXZ 32, v0x611c98af5ed0_0, o0x7dfcebc8d408, L_0x611c98b19590, C4<>;
S_0x611c98af6830 .scope module, "b_forward_mux" "mux3" 10 67, 11 23 0, S_0x611c98a6f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x611c98af6a10 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x611c98af6b40_0 .net "in1", 31 0, L_0x611c98b1a500;  alias, 1 drivers
L_0x7dfcebc44330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611c98af6c20_0 .net "in2", 31 0, L_0x7dfcebc44330;  1 drivers
L_0x7dfcebc44378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x611c98af6d00_0 .net "in3", 31 0, L_0x7dfcebc44378;  1 drivers
v0x611c98af6df0_0 .var "out", 31 0;
L_0x7dfcebc443c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611c98af6ed0_0 .net "sel", 1 0, L_0x7dfcebc443c0;  1 drivers
E_0x611c98ae5c60 .event edge, v0x611c98af6ed0_0, v0x611c98aeeb10_0, v0x611c98af6c20_0, v0x611c98af6d00_0;
S_0x611c98af70a0 .scope module, "b_src_mux" "mux2" 10 82, 12 23 0, S_0x611c98a6f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x611c98af7280 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x611c98af7350_0 .net "in1", 31 0, v0x611c98af6df0_0;  alias, 1 drivers
v0x611c98af7460_0 .net "in2", 31 0, v0x611c98af0dc0_0;  alias, 1 drivers
v0x611c98af7500_0 .net "out", 31 0, L_0x611c98b1ad90;  alias, 1 drivers
v0x611c98af75f0_0 .net "sel", 0 0, L_0x611c98b19670;  alias, 1 drivers
L_0x611c98b1ad90 .functor MUXZ 32, v0x611c98af6df0_0, v0x611c98af0dc0_0, L_0x611c98b19670, C4<>;
S_0x611c98af7740 .scope module, "main_alu" "alu" 10 101, 13 1 0, S_0x611c98a6f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_controls";
    .port_info 3 /INPUT 1 "funct3b0";
    .port_info 4 /OUTPUT 32 "res";
P_0x611c98af7970 .param/l "DATA_WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x611c98af7b20_0 .net "a", 31 0, L_0x611c98b1acf0;  alias, 1 drivers
v0x611c98af7c30_0 .net "alu_controls", 3 0, L_0x611c98b19910;  alias, 1 drivers
v0x611c98af7cd0_0 .net "b", 31 0, L_0x611c98b1ad90;  alias, 1 drivers
L_0x7dfcebc44408 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x611c98af7dd0_0 .net "funct3b0", 0 0, L_0x7dfcebc44408;  1 drivers
v0x611c98af7e70_0 .var "res", 31 0;
E_0x611c98af7a90 .event edge, v0x611c98ae0ff0_0, v0x611c98af6610_0, v0x611c98af7500_0, v0x611c98af7dd0_0;
S_0x611c98af8030 .scope module, "pc_target_adder" "adder" 10 95, 14 23 0, S_0x611c98a6f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x611c98af8210 .param/l "OPERAND_WIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x611c98af8320_0 .net "a", 31 0, L_0x611c98b1ae30;  alias, 1 drivers
v0x611c98af8420_0 .net "b", 31 0, v0x611c98af0dc0_0;  alias, 1 drivers
v0x611c98af84e0_0 .net "res", 31 0, L_0x611c98b1aed0;  alias, 1 drivers
L_0x611c98b1aed0 .arith/sum 32, L_0x611c98b1ae30, v0x611c98af0dc0_0;
S_0x611c98af8650 .scope module, "pc_target_mux" "mux2" 10 88, 12 23 0, S_0x611c98a6f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x611c98af87e0 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x611c98af8970_0 .net "in1", 31 0, o0x7dfcebc8d408;  alias, 0 drivers
v0x611c98af8a80_0 .net "in2", 31 0, L_0x611c98b19ed0;  alias, 1 drivers
v0x611c98af8b40_0 .net "out", 31 0, L_0x611c98b1ae30;  alias, 1 drivers
v0x611c98af8c10_0 .net "sel", 0 0, L_0x611c98b19710;  alias, 1 drivers
L_0x611c98b1ae30 .functor MUXZ 32, o0x7dfcebc8d408, L_0x611c98b19ed0, L_0x611c98b19710, C4<>;
S_0x611c98afb240 .scope module, "fd" "pl_reg_fd" 3 94, 15 1 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 32 "pc_f_i";
    .port_info 4 /INPUT 32 "pc_plus4_f_i";
    .port_info 5 /INPUT 32 "instr_f_i";
    .port_info 6 /OUTPUT 32 "pc_f_o";
    .port_info 7 /OUTPUT 32 "pc_plus4_f_o";
    .port_info 8 /OUTPUT 32 "instr_f_o";
P_0x611c98afb470 .param/l "ADDRESS_WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
P_0x611c98afb4b0 .param/l "DATA_WIDTH" 0 15 3, +C4<00000000000000000000000000100000>;
v0x611c98afb760_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
v0x611c98afb820_0 .net "clr", 0 0, v0x611c98b08ad0_0;  alias, 1 drivers
v0x611c98afb8e0_0 .net "en", 0 0, o0x7dfcebc90408;  alias, 0 drivers
v0x611c98afb980_0 .net "instr_f_i", 31 0, L_0x611c98a3ceb0;  alias, 1 drivers
v0x611c98afba60_0 .var "instr_f_o", 31 0;
v0x611c98afbb20_0 .net "pc_f_i", 31 0, L_0x611c98b19120;  alias, 1 drivers
v0x611c98afbbe0_0 .var "pc_f_o", 31 0;
v0x611c98afbcd0_0 .net "pc_plus4_f_i", 31 0, L_0x611c98b19090;  alias, 1 drivers
v0x611c98afbd90_0 .var "pc_plus4_f_o", 31 0;
S_0x611c98afc010 .scope module, "fetch_stage" "fetch" 3 81, 16 22 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "pc_src_e";
    .port_info 4 /INPUT 32 "pc_target_e";
    .port_info 5 /OUTPUT 32 "pc_f";
    .port_info 6 /OUTPUT 32 "pc_plus4_f";
    .port_info 7 /OUTPUT 32 "instr_f";
P_0x611c98afc1a0 .param/l "ADDRESS_WIDTH" 0 16 24, +C4<00000000000000000000000000100000>;
P_0x611c98afc1e0 .param/l "DATA_WIDTH" 0 16 23, +C4<00000000000000000000000000100000>;
L_0x611c98b19090 .functor BUFZ 32, L_0x611c98b08bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x611c98b19120 .functor BUFZ 32, v0x611c98afd2b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x611c98afe310_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
v0x611c98afe3b0_0 .net "en", 0 0, o0x7dfcebc90408;  alias, 0 drivers
v0x611c98afe4a0_0 .net "instr_f", 31 0, L_0x611c98a3ceb0;  alias, 1 drivers
v0x611c98afe5c0_0 .net "pc", 31 0, v0x611c98afd2b0_0;  1 drivers
v0x611c98afe660_0 .net "pc_f", 31 0, L_0x611c98b19120;  alias, 1 drivers
v0x611c98afe750_0 .net "pc_mux_res", 31 0, L_0x611c98b18d00;  1 drivers
v0x611c98afe840_0 .net "pc_plus4", 31 0, L_0x611c98b08bc0;  1 drivers
v0x611c98afe950_0 .net "pc_plus4_f", 31 0, L_0x611c98b19090;  alias, 1 drivers
v0x611c98afea10_0 .net "pc_src_e", 0 0, L_0x611c98b1b220;  alias, 1 drivers
v0x611c98afeab0_0 .net "pc_target_e", 31 0, L_0x611c98b1aed0;  alias, 1 drivers
v0x611c98afeb50_0 .net "rst", 0 0, o0x7dfcebc907c8;  alias, 0 drivers
o0x7dfcebc90798 .functor BUFZ 1, C4<z>; HiZ drive
v0x611c98afebf0_0 .net "stall_f", 0 0, o0x7dfcebc90798;  0 drivers
S_0x611c98afc410 .scope module, "i_mem" "instr_mem" 16 58, 17 23 0, S_0x611c98afc010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_addr";
    .port_info 1 /OUTPUT 32 "instr";
P_0x611c98af9d30 .param/l "ADDRESS_WIDTH" 0 17 24, +C4<00000000000000000000000000100000>;
P_0x611c98af9d70 .param/l "DATA_WIDTH" 0 17 25, +C4<00000000000000000000000000100000>;
P_0x611c98af9db0 .param/l "INSTR_COUNT" 0 17 27, +C4<00000000000000000000001000000000>;
P_0x611c98af9df0 .param/l "MEM_SIZE" 0 17 26, +C4<00000000000000000000001000000000>;
L_0x611c98a3ceb0 .functor BUFZ 32, L_0x611c98b18ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x611c98afc870_0 .net *"_ivl_0", 31 0, L_0x611c98b18ec0;  1 drivers
v0x611c98afc970_0 .net *"_ivl_3", 29 0, L_0x611c98b18f60;  1 drivers
v0x611c98afca50_0 .net "instr", 31 0, L_0x611c98a3ceb0;  alias, 1 drivers
v0x611c98afcb50_0 .net "instr_addr", 31 0, v0x611c98afd2b0_0;  alias, 1 drivers
v0x611c98afcc10 .array "instr_rom", 511 0, 31 0;
L_0x611c98b18ec0 .array/port v0x611c98afcc10, L_0x611c98b18f60;
L_0x611c98b18f60 .part v0x611c98afd2b0_0, 2, 30;
S_0x611c98afcd80 .scope module, "pc_ff" "reset_ff" 16 37, 18 23 0, S_0x611c98afc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /OUTPUT 32 "dout";
P_0x611c98afcf60 .param/l "DATA_WIDTH" 0 18 24, +C4<00000000000000000000000000100000>;
v0x611c98afd110_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
v0x611c98afd1d0_0 .net "din", 31 0, L_0x611c98b18d00;  alias, 1 drivers
v0x611c98afd2b0_0 .var "dout", 31 0;
v0x611c98afd3b0_0 .net "en", 0 0, o0x7dfcebc90798;  alias, 0 drivers
v0x611c98afd450_0 .net "rst", 0 0, o0x7dfcebc907c8;  alias, 0 drivers
E_0x611c98afd0b0 .event posedge, v0x611c98afd450_0, v0x611c98aedd10_0;
S_0x611c98afd600 .scope module, "pc_mux" "mux2" 16 51, 12 23 0, S_0x611c98afc010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0x611c98afd7e0 .param/l "DATA_WIDTH" 0 12 24, +C4<00000000000000000000000000100000>;
v0x611c98afd8e0_0 .net "in1", 31 0, L_0x611c98b08bc0;  alias, 1 drivers
v0x611c98afd9c0_0 .net "in2", 31 0, L_0x611c98b1aed0;  alias, 1 drivers
v0x611c98afdad0_0 .net "out", 31 0, L_0x611c98b18d00;  alias, 1 drivers
v0x611c98afdba0_0 .net "sel", 0 0, L_0x611c98b1b220;  alias, 1 drivers
L_0x611c98b18d00 .functor MUXZ 32, L_0x611c98b08bc0, L_0x611c98b1aed0, L_0x611c98b1b220, C4<>;
S_0x611c98afdce0 .scope module, "pc_plus4_adder" "adder" 16 45, 14 23 0, S_0x611c98afc010;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "res";
P_0x611c98afdec0 .param/l "OPERAND_WIDTH" 0 14 24, +C4<00000000000000000000000000100000>;
v0x611c98afdfd0_0 .net "a", 31 0, v0x611c98afd2b0_0;  alias, 1 drivers
L_0x7dfcebc44018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x611c98afe100_0 .net "b", 31 0, L_0x7dfcebc44018;  1 drivers
v0x611c98afe1e0_0 .net "res", 31 0, L_0x611c98b08bc0;  alias, 1 drivers
L_0x611c98b08bc0 .arith/sum 32, v0x611c98afd2b0_0, L_0x7dfcebc44018;
S_0x611c98afeda0 .scope module, "memory_stage" "memory" 3 234, 19 1 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_e";
    .port_info 2 /INPUT 2 "result_src_e";
    .port_info 3 /INPUT 1 "mem_write_e";
    .port_info 4 /INPUT 3 "funct3_e";
    .port_info 5 /INPUT 32 "alu_result_e";
    .port_info 6 /INPUT 32 "write_data_e";
    .port_info 7 /INPUT 5 "rd_e";
    .port_info 8 /INPUT 32 "pc_plus4_e";
    .port_info 9 /OUTPUT 1 "reg_write_m";
    .port_info 10 /OUTPUT 2 "result_src_m";
    .port_info 11 /OUTPUT 32 "alu_result_m";
    .port_info 12 /OUTPUT 32 "read_data_m";
    .port_info 13 /OUTPUT 5 "rd_m";
    .port_info 14 /OUTPUT 32 "pc_plus4_m";
P_0x611c98afef30 .param/l "ADDRESS_WIDTH" 0 19 2, +C4<00000000000000000000000000100000>;
P_0x611c98afef70 .param/l "DATA_WIDTH" 0 19 3, +C4<00000000000000000000000000100000>;
L_0x611c98b1bc30 .functor BUFZ 1, v0x611c98af4da0_0, C4<0>, C4<0>, C4<0>;
L_0x611c98b1bca0 .functor BUFZ 2, v0x611c98af4f40_0, C4<00>, C4<00>, C4<00>;
L_0x611c98b1bd10 .functor BUFZ 32, v0x611c98af42f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x611c98b1bd80 .functor BUFZ 5, v0x611c98af4c00_0, C4<00000>, C4<00000>, C4<00000>;
L_0x611c98b1be20 .functor BUFZ 32, v0x611c98af4a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x611c98b00670_0 .net "alu_result_e", 31 0, v0x611c98af42f0_0;  alias, 1 drivers
v0x611c98b00750_0 .net "alu_result_m", 31 0, L_0x611c98b1bd10;  alias, 1 drivers
v0x611c98b00830_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
v0x611c98b009e0_0 .net "funct3_e", 14 12, v0x611c98af4700_0;  alias, 1 drivers
v0x611c98b00ad0_0 .net "mem_write_e", 0 0, v0x611c98af48a0_0;  alias, 1 drivers
v0x611c98b00c10_0 .net "pc_plus4_e", 31 0, v0x611c98af4a40_0;  alias, 1 drivers
v0x611c98b00cd0_0 .net "pc_plus4_m", 31 0, L_0x611c98b1be20;  alias, 1 drivers
v0x611c98b00d90_0 .net "rd_e", 4 0, v0x611c98af4c00_0;  alias, 1 drivers
v0x611c98b00e50_0 .net "rd_m", 4 0, L_0x611c98b1bd80;  alias, 1 drivers
v0x611c98b00f10_0 .net "read_data_m", 31 0, v0x611c98b00200_0;  alias, 1 drivers
v0x611c98b00fd0_0 .net "reg_write_e", 0 0, v0x611c98af4da0_0;  alias, 1 drivers
v0x611c98b010a0_0 .net "reg_write_m", 0 0, L_0x611c98b1bc30;  alias, 1 drivers
v0x611c98b01140_0 .net "result_src_e", 1 0, v0x611c98af4f40_0;  alias, 1 drivers
v0x611c98b01210_0 .net "result_src_m", 1 0, L_0x611c98b1bca0;  alias, 1 drivers
v0x611c98b012d0_0 .net "write_data_e", 31 0, v0x611c98af5210_0;  alias, 1 drivers
S_0x611c98aff310 .scope module, "dm" "data_memory" 19 22, 20 1 0, S_0x611c98afeda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write_e";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 32 "data_mem_addr";
    .port_info 4 /INPUT 32 "write_data_e";
    .port_info 5 /OUTPUT 32 "read_data_m";
P_0x611c98aff510 .param/l "ADDRESS_WIDTH" 0 20 2, +C4<00000000000000000000000000100000>;
P_0x611c98aff550 .param/l "DATA_WIDTH" 0 20 3, +C4<00000000000000000000000000100000>;
P_0x611c98aff590 .param/l "MEM_SIZE" 0 20 4, +C4<00000000000000000000000001000000>;
L_0x611c98b1bb70 .functor BUFZ 32, L_0x611c98b1ba50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x611c98aff8c0_0 .net *"_ivl_1", 29 0, L_0x611c98b1b790;  1 drivers
v0x611c98aff9c0_0 .net *"_ivl_10", 31 0, L_0x611c98b1ba50;  1 drivers
v0x611c98affaa0_0 .net *"_ivl_2", 31 0, L_0x611c98b1b860;  1 drivers
L_0x7dfcebc444e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x611c98affb90_0 .net *"_ivl_5", 1 0, L_0x7dfcebc444e0;  1 drivers
L_0x7dfcebc44528 .functor BUFT 1, C4<00000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x611c98affc70_0 .net/2u *"_ivl_6", 31 0, L_0x7dfcebc44528;  1 drivers
v0x611c98affda0_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
v0x611c98affe40_0 .net "data_mem_addr", 31 0, v0x611c98af42f0_0;  alias, 1 drivers
v0x611c98afff00_0 .net "funct3", 14 12, v0x611c98af4700_0;  alias, 1 drivers
v0x611c98afffd0_0 .var/i "i", 31 0;
v0x611c98b00090_0 .net "mem_write_e", 0 0, v0x611c98af48a0_0;  alias, 1 drivers
v0x611c98b00160 .array "ram", 63 0, 31 0;
v0x611c98b00200_0 .var "read_data_m", 31 0;
v0x611c98b002e0_0 .net "word", 31 0, L_0x611c98b1bb70;  1 drivers
v0x611c98b003c0_0 .net "word_addr", 31 0, L_0x611c98b1b930;  1 drivers
v0x611c98b004a0_0 .net "write_data_e", 31 0, v0x611c98af5210_0;  alias, 1 drivers
E_0x611c98aff840 .event edge, v0x611c98af4700_0, v0x611c98af42f0_0, v0x611c98b002e0_0;
L_0x611c98b1b790 .part v0x611c98af42f0_0, 2, 30;
L_0x611c98b1b860 .concat [ 30 2 0 0], L_0x611c98b1b790, L_0x7dfcebc444e0;
L_0x611c98b1b930 .arith/mod 32, L_0x611c98b1b860, L_0x7dfcebc44528;
L_0x611c98b1ba50 .array/port v0x611c98b00160, L_0x611c98b1b930;
S_0x611c98b015f0 .scope module, "mw" "pl_reg_mw" 3 254, 21 1 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 1 "reg_write_m_i";
    .port_info 4 /INPUT 2 "result_src_m_i";
    .port_info 5 /INPUT 32 "alu_result_m_i";
    .port_info 6 /INPUT 32 "read_data_m_i";
    .port_info 7 /INPUT 5 "rd_m_i";
    .port_info 8 /INPUT 32 "pc_plus4_m_i";
    .port_info 9 /OUTPUT 1 "reg_write_m_o";
    .port_info 10 /OUTPUT 2 "result_src_m_o";
    .port_info 11 /OUTPUT 32 "alu_result_m_o";
    .port_info 12 /OUTPUT 32 "read_data_m_o";
    .port_info 13 /OUTPUT 5 "rd_m_o";
    .port_info 14 /OUTPUT 32 "pc_plus4_m_o";
P_0x611c98b017d0 .param/l "ADDRESS_WIDTH" 0 21 2, +C4<00000000000000000000000000100000>;
P_0x611c98b01810 .param/l "DATA_WIDTH" 0 21 3, +C4<00000000000000000000000000100000>;
v0x611c98b01b30_0 .net "alu_result_m_i", 31 0, L_0x611c98b1bd10;  alias, 1 drivers
v0x611c98b01c40_0 .var "alu_result_m_o", 31 0;
v0x611c98b01d00_0 .net "clk", 0 0, v0x611c98b08970_0;  alias, 1 drivers
L_0x7dfcebc445b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x611c98b01dd0_0 .net "clr", 0 0, L_0x7dfcebc445b8;  1 drivers
L_0x7dfcebc44570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x611c98b01e70_0 .net "en", 0 0, L_0x7dfcebc44570;  1 drivers
v0x611c98b01f80_0 .net "pc_plus4_m_i", 31 0, L_0x611c98b1be20;  alias, 1 drivers
v0x611c98b02040_0 .var "pc_plus4_m_o", 31 0;
v0x611c98b02100_0 .net "rd_m_i", 4 0, L_0x611c98b1bd80;  alias, 1 drivers
v0x611c98b021f0_0 .var "rd_m_o", 4 0;
v0x611c98b022b0_0 .net "read_data_m_i", 31 0, v0x611c98b00200_0;  alias, 1 drivers
v0x611c98b02370_0 .var "read_data_m_o", 31 0;
v0x611c98b02450_0 .net "reg_write_m_i", 0 0, L_0x611c98b1bc30;  alias, 1 drivers
v0x611c98b024f0_0 .var "reg_write_m_o", 0 0;
v0x611c98b02590_0 .net "result_src_m_i", 1 0, L_0x611c98b1bca0;  alias, 1 drivers
v0x611c98b02680_0 .var "result_src_m_o", 1 0;
S_0x611c98b029a0 .scope module, "writeback_stage" "writeback" 3 275, 22 23 0, S_0x611c98a701c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reg_write_m";
    .port_info 1 /INPUT 2 "result_src_m";
    .port_info 2 /INPUT 32 "alu_result_m";
    .port_info 3 /INPUT 32 "read_data_m";
    .port_info 4 /INPUT 5 "rd_m";
    .port_info 5 /INPUT 32 "pc_plus4_m";
    .port_info 6 /OUTPUT 32 "result_w";
    .port_info 7 /OUTPUT 1 "reg_write_w";
    .port_info 8 /OUTPUT 5 "rd_w";
P_0x611c98b02c10 .param/l "ADDRESS_WIDTH" 0 22 24, +C4<00000000000000000000000000100000>;
P_0x611c98b02c50 .param/l "DATA_WIDTH" 0 22 25, +C4<00000000000000000000000000100000>;
v0x611c98b037a0_0 .net "alu_result_m", 31 0, v0x611c98b01c40_0;  alias, 1 drivers
v0x611c98b038d0_0 .net "pc_plus4_m", 31 0, v0x611c98b02040_0;  alias, 1 drivers
v0x611c98b039e0_0 .net "rd_m", 4 0, v0x611c98b021f0_0;  alias, 1 drivers
v0x611c98b03a80_0 .net "rd_w", 4 0, o0x7dfcebc8e5d8;  alias, 0 drivers
v0x611c98b03b70_0 .net "read_data_m", 31 0, v0x611c98b02370_0;  alias, 1 drivers
v0x611c98b03cd0_0 .net "reg_write_m", 0 0, v0x611c98b024f0_0;  alias, 1 drivers
v0x611c98b03d70_0 .net "reg_write_w", 0 0, o0x7dfcebc8e668;  alias, 0 drivers
v0x611c98b03e60_0 .net "result_src_m", 1 0, v0x611c98b02680_0;  alias, 1 drivers
v0x611c98b03f50_0 .net "result_w", 31 0, v0x611c98b03540_0;  alias, 1 drivers
S_0x611c98b02f10 .scope module, "result_mux" "mux3" 22 39, 11 23 0, S_0x611c98b029a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "out";
P_0x611c98b03110 .param/l "DATA_WIDTH" 0 11 24, +C4<00000000000000000000000000100000>;
v0x611c98b03260_0 .net "in1", 31 0, v0x611c98b01c40_0;  alias, 1 drivers
v0x611c98b03370_0 .net "in2", 31 0, v0x611c98b02370_0;  alias, 1 drivers
v0x611c98b03440_0 .net "in3", 31 0, v0x611c98b02040_0;  alias, 1 drivers
v0x611c98b03540_0 .var "out", 31 0;
v0x611c98b03630_0 .net "sel", 1 0, v0x611c98b02680_0;  alias, 1 drivers
E_0x611c98aff760 .event edge, v0x611c98b02680_0, v0x611c98b01c40_0, v0x611c98b02370_0, v0x611c98b02040_0;
    .scope S_0x611c98afcd80;
T_0 ;
    %wait E_0x611c98afd0b0;
    %load/vec4 v0x611c98afd450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98afd2b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x611c98afd3b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x611c98afd1d0_0;
    %assign/vec4 v0x611c98afd2b0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x611c98afc410;
T_1 ;
    %vpi_call 17 36 "$readmemh", "code.hex", v0x611c98afcc10, 32'sb00000000000000000000000000000000, P_0x611c98af9db0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x611c98afb240;
T_2 ;
    %wait E_0x611c98a26a80;
    %load/vec4 v0x611c98afb820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98afbbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98afbd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98afba60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x611c98afb8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x611c98afbb20_0;
    %assign/vec4 v0x611c98afbbe0_0, 0;
    %load/vec4 v0x611c98afbcd0_0;
    %assign/vec4 v0x611c98afbd90_0, 0;
    %load/vec4 v0x611c98afb980_0;
    %assign/vec4 v0x611c98afba60_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x611c98ae1b50;
T_3 ;
    %wait E_0x611c989ead50;
    %load/vec4 v0x611c98af0840_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 4095, 4095, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 2576, 0, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2064, 0, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.2 ;
    %pushi/vec4 2100, 0, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.3 ;
    %pushi/vec4 785, 0, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.4 ;
    %pushi/vec4 2055, 7, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.5 ;
    %pushi/vec4 2052, 0, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.6 ;
    %pushi/vec4 66, 0, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 3208, 0, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 3203, 0, 12;
    %store/vec4 v0x611c98af03c0_0, 0, 12;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x611c98ae1b50;
T_4 ;
    %wait E_0x611c98a26f80;
    %load/vec4 v0x611c98af0840_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 19, 32, 7;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.9;
T_4.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.9;
T_4.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x611c98af0460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.10 ;
    %load/vec4 v0x611c98af0500_0;
    %load/vec4 v0x611c98af0840_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.18;
T_4.11 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.18;
T_4.12 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.18;
T_4.13 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.18;
T_4.15 ;
    %load/vec4 v0x611c98af0500_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.21, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_4.22, 8;
T_4.21 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_4.22, 8;
 ; End of false expr.
    %blend;
T_4.22;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x611c98af0460_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/z;
    %jmp/1 T_4.23, 4;
    %dup/vec4;
    %pushi/vec4 4, 1, 3;
    %cmp/z;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 6, 1, 3;
    %cmp/z;
    %jmp/1 T_4.25, 4;
    %jmp T_4.26;
T_4.23 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.26;
T_4.24 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.26;
T_4.26 ;
    %pop/vec4 1;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x611c98af00f0_0, 0, 4;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x611c98a6c840;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611c98af1fd0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x611c98af1fd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x611c98af1fd0_0;
    %store/vec4a v0x611c98af2250, 4, 0;
    %load/vec4 v0x611c98af1fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611c98af1fd0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x611c98a6c840;
T_6 ;
    %wait E_0x611c98a26a80;
    %load/vec4 v0x611c98af23d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x611c98af22f0_0;
    %load/vec4 v0x611c98af1e50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x611c98af2250, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x611c98ae1f00;
T_7 ;
    %wait E_0x611c98ae59d0;
    %load/vec4 v0x611c98af0cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98af0dc0_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98af0dc0_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x611c98af0dc0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x611c98af0dc0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x611c98af0e90_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x611c98af0dc0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x611c98ada7b0;
T_8 ;
    %wait E_0x611c98a26a80;
    %load/vec4 v0x611c98aeddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98aeef50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x611c98aef0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98aee510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98aee390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98aedc50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x611c98abb440_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x611c98aee030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98aeda40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98ac53a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98ae34f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98aeea30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98aeebf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98aee6b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x611c98aef2b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x611c98aef470_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x611c98aeedb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98aee1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98aee870_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x611c98aede90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x611c98aeee90_0;
    %assign/vec4 v0x611c98aeef50_0, 0;
    %load/vec4 v0x611c98aef010_0;
    %assign/vec4 v0x611c98aef0f0_0, 0;
    %load/vec4 v0x611c98aee450_0;
    %assign/vec4 v0x611c98aee510_0, 0;
    %load/vec4 v0x611c98aee2d0_0;
    %assign/vec4 v0x611c98aee390_0, 0;
    %load/vec4 v0x611c98aee2d0_0;
    %assign/vec4 v0x611c98aedc50_0, 0;
    %load/vec4 v0x611c98ae0ff0_0;
    %assign/vec4 v0x611c98abb440_0, 0;
    %load/vec4 v0x611c98aedf50_0;
    %assign/vec4 v0x611c98aee030_0, 0;
    %load/vec4 v0x611c98a10020_0;
    %assign/vec4 v0x611c98aeda40_0, 0;
    %load/vec4 v0x611c98ad84b0_0;
    %assign/vec4 v0x611c98ac53a0_0, 0;
    %load/vec4 v0x611c98a91ce0_0;
    %assign/vec4 v0x611c98ae34f0_0, 0;
    %load/vec4 v0x611c98aee950_0;
    %assign/vec4 v0x611c98aeea30_0, 0;
    %load/vec4 v0x611c98aeeb10_0;
    %assign/vec4 v0x611c98aeebf0_0, 0;
    %load/vec4 v0x611c98aee5d0_0;
    %assign/vec4 v0x611c98aee6b0_0, 0;
    %load/vec4 v0x611c98aef1d0_0;
    %assign/vec4 v0x611c98aef2b0_0, 0;
    %load/vec4 v0x611c98aef390_0;
    %assign/vec4 v0x611c98aef470_0, 0;
    %load/vec4 v0x611c98aeecd0_0;
    %assign/vec4 v0x611c98aeedb0_0, 0;
    %load/vec4 v0x611c98aee110_0;
    %assign/vec4 v0x611c98aee1f0_0, 0;
    %load/vec4 v0x611c98aee790_0;
    %assign/vec4 v0x611c98aee870_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x611c98af5a00;
T_9 ;
    %wait E_0x611c98ae5c20;
    %load/vec4 v0x611c98af5fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611c98af5ed0_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x611c98af4170_0;
    %store/vec4 v0x611c98af5ed0_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x611c98af5d30_0;
    %store/vec4 v0x611c98af5ed0_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x611c98af5e10_0;
    %store/vec4 v0x611c98af5ed0_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x611c98af6830;
T_10 ;
    %wait E_0x611c98ae5c60;
    %load/vec4 v0x611c98af6ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611c98af6df0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x611c98af6b40_0;
    %store/vec4 v0x611c98af6df0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x611c98af6c20_0;
    %store/vec4 v0x611c98af6df0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x611c98af6d00_0;
    %store/vec4 v0x611c98af6df0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x611c98af7740;
T_11 ;
    %wait E_0x611c98af7a90;
    %load/vec4 v0x611c98af7c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.0 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %add;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.1 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %sub;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.2 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.3 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.4 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.5 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %xor;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.6 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.7 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.8 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %or;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.9 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %and;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.10 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x611c98af7dd0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.11 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x611c98af7dd0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.23, 8;
T_11.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.23, 8;
 ; End of false expr.
    %blend;
T_11.23;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.12 ;
    %load/vec4 v0x611c98af7b20_0;
    %load/vec4 v0x611c98af7cd0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x611c98af7dd0_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.13 ;
    %load/vec4 v0x611c98af7cd0_0;
    %store/vec4 v0x611c98af7e70_0, 0, 32;
    %jmp T_11.15;
T_11.15 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x611c98a6d480;
T_12 ;
    %wait E_0x611c98a26a80;
    %load/vec4 v0x611c98af4470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98af4da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98af48a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x611c98af4f40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x611c98af4700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98af42f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98af5210_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x611c98af4c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98af4a40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x611c98af4510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x611c98af4ce0_0;
    %assign/vec4 v0x611c98af4da0_0, 0;
    %load/vec4 v0x611c98af47e0_0;
    %assign/vec4 v0x611c98af48a0_0, 0;
    %load/vec4 v0x611c98af4e60_0;
    %assign/vec4 v0x611c98af4f40_0, 0;
    %load/vec4 v0x611c98af4620_0;
    %assign/vec4 v0x611c98af4700_0, 0;
    %load/vec4 v0x611c98af4210_0;
    %assign/vec4 v0x611c98af42f0_0, 0;
    %load/vec4 v0x611c98af5130_0;
    %assign/vec4 v0x611c98af5210_0, 0;
    %load/vec4 v0x611c98af4b20_0;
    %assign/vec4 v0x611c98af4c00_0, 0;
    %load/vec4 v0x611c98af4960_0;
    %assign/vec4 v0x611c98af4a40_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x611c98aff310;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611c98afffd0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x611c98afffd0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x611c98afffd0_0;
    %store/vec4a v0x611c98b00160, 4, 0;
    %load/vec4 v0x611c98afffd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x611c98afffd0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x611c98aff310;
T_14 ;
    %wait E_0x611c98aff840;
    %load/vec4 v0x611c98afff00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %jmp T_14.5;
T_14.0 ;
    %load/vec4 v0x611c98affe40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.10;
T_14.8 ;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.1 ;
    %load/vec4 v0x611c98affe40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %jmp T_14.15;
T_14.11 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.15;
T_14.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.15;
T_14.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.15;
T_14.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.15;
T_14.15 ;
    %pop/vec4 1;
    %jmp T_14.5;
T_14.2 ;
    %load/vec4 v0x611c98affe40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.16, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.17, 8;
T_14.16 ; End of true expr.
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.17, 8;
 ; End of false expr.
    %blend;
T_14.17;
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.5;
T_14.3 ;
    %load/vec4 v0x611c98affe40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_14.18, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.19, 8;
T_14.18 ; End of true expr.
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x611c98b002e0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.19, 8;
 ; End of false expr.
    %blend;
T_14.19;
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x611c98b002e0_0;
    %store/vec4 v0x611c98b00200_0, 0, 32;
    %jmp T_14.5;
T_14.5 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x611c98aff310;
T_15 ;
    %wait E_0x611c98a26a80;
    %load/vec4 v0x611c98b00090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x611c98afff00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x611c98affe40_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %jmp T_15.10;
T_15.6 ;
    %load/vec4 v0x611c98b004a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x611c98b003c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x611c98b00160, 0, 4;
    %jmp T_15.10;
T_15.7 ;
    %load/vec4 v0x611c98b004a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x611c98b003c0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x611c98b00160, 4, 5;
    %jmp T_15.10;
T_15.8 ;
    %load/vec4 v0x611c98b004a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x611c98b003c0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x611c98b00160, 4, 5;
    %jmp T_15.10;
T_15.9 ;
    %load/vec4 v0x611c98b004a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x611c98b003c0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x611c98b00160, 4, 5;
    %jmp T_15.10;
T_15.10 ;
    %pop/vec4 1;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x611c98affe40_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %load/vec4 v0x611c98b004a0_0;
    %parti/s 16, 0, 2;
    %ix/getv 3, v0x611c98b003c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x611c98b00160, 0, 4;
    %jmp T_15.12;
T_15.11 ;
    %load/vec4 v0x611c98b004a0_0;
    %parti/s 16, 16, 6;
    %ix/getv 3, v0x611c98b003c0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x611c98b00160, 4, 5;
T_15.12 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x611c98b004a0_0;
    %ix/getv 3, v0x611c98b003c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x611c98b00160, 0, 4;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x611c98b015f0;
T_16 ;
    %wait E_0x611c98a26a80;
    %load/vec4 v0x611c98b01dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x611c98b024f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x611c98b02680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98b01c40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98b02370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x611c98b021f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x611c98b02040_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x611c98b01e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x611c98b02450_0;
    %assign/vec4 v0x611c98b024f0_0, 0;
    %load/vec4 v0x611c98b02590_0;
    %assign/vec4 v0x611c98b02680_0, 0;
    %load/vec4 v0x611c98b01b30_0;
    %assign/vec4 v0x611c98b01c40_0, 0;
    %load/vec4 v0x611c98b022b0_0;
    %assign/vec4 v0x611c98b02370_0, 0;
    %load/vec4 v0x611c98b02100_0;
    %assign/vec4 v0x611c98b021f0_0, 0;
    %load/vec4 v0x611c98b01f80_0;
    %assign/vec4 v0x611c98b02040_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x611c98b02f10;
T_17 ;
    %wait E_0x611c98aff760;
    %load/vec4 v0x611c98b03630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x611c98b03540_0, 0, 32;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x611c98b03260_0;
    %store/vec4 v0x611c98b03540_0, 0, 32;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x611c98b03370_0;
    %store/vec4 v0x611c98b03540_0, 0, 32;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x611c98b03440_0;
    %store/vec4 v0x611c98b03540_0, 0, 32;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x611c98ae5650;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611c98b08970_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x611c98ae5650;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0x611c98b08970_0;
    %inv;
    %store/vec4 v0x611c98b08970_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x611c98ae5650;
T_20 ;
    %vpi_call 2 25 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x611c98ae5650 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x611c98b08ad0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x611c98b08ad0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./test/top/cpu_tb.v";
    "./src/top/cpu.v";
    "./src/pl_regs/pl_reg_de.v";
    "./src/pl_stages/decode/decode.v";
    "./src/pl_stages/decode/control_unit.v";
    "./src/pl_stages/decode/imm_ext.v";
    "./src/pl_stages/decode/reg_file.v";
    "./src/pl_regs/pl_reg_em.v";
    "./src/pl_stages/execute/execute.v";
    "./src/utils/mux3.v";
    "./src/utils/mux2.v";
    "./src/pl_stages/execute/alu.v";
    "./src/utils/adder.v";
    "./src/pl_regs/pl_reg_fd.v";
    "./src/pl_stages/fetch/fetch.v";
    "./src/pl_stages/fetch/instr_mem.v";
    "./src/utils/reset_ff.v";
    "./src/pl_stages/memory/memory.v";
    "./src/pl_stages/memory/data_memory.v";
    "./src/pl_regs/pl_reg_mw.v";
    "./src/pl_stages/writeback/writeback.v";
