
Zadanie10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a78  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08002c00  08002c00  00012c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d60  08002d60  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08002d60  08002d60  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d60  08002d60  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d60  08002d60  00012d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d64  08002d64  00012d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08002d68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000015c  200001e0  08002f48  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08002f48  0002033c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007bf4  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000180f  00000000  00000000  00027e04  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000838  00000000  00000000  00029618  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000770  00000000  00000000  00029e50  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017232  00000000  00000000  0002a5c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000057fd  00000000  00000000  000417f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000798a2  00000000  00000000  00046fef  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c0891  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002334  00000000  00000000  000c090c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001e0 	.word	0x200001e0
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002be8 	.word	0x08002be8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001e4 	.word	0x200001e4
 80001c4:	08002be8 	.word	0x08002be8

080001c8 <strcmp>:
 80001c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d0:	2a01      	cmp	r2, #1
 80001d2:	bf28      	it	cs
 80001d4:	429a      	cmpcs	r2, r3
 80001d6:	d0f7      	beq.n	80001c8 <strcmp>
 80001d8:	1ad0      	subs	r0, r2, r3
 80001da:	4770      	bx	lr

080001dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001dc:	b480      	push	{r7}
 80001de:	b083      	sub	sp, #12
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	4603      	mov	r3, r0
 80001e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001ea:	2b00      	cmp	r3, #0
 80001ec:	db0b      	blt.n	8000206 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001ee:	79fb      	ldrb	r3, [r7, #7]
 80001f0:	f003 021f 	and.w	r2, r3, #31
 80001f4:	4907      	ldr	r1, [pc, #28]	; (8000214 <__NVIC_EnableIRQ+0x38>)
 80001f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001fa:	095b      	lsrs	r3, r3, #5
 80001fc:	2001      	movs	r0, #1
 80001fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000202:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000206:	bf00      	nop
 8000208:	370c      	adds	r7, #12
 800020a:	46bd      	mov	sp, r7
 800020c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000210:	4770      	bx	lr
 8000212:	bf00      	nop
 8000214:	e000e100 	.word	0xe000e100

08000218 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	4603      	mov	r3, r0
 8000220:	6039      	str	r1, [r7, #0]
 8000222:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000228:	2b00      	cmp	r3, #0
 800022a:	db0a      	blt.n	8000242 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	b2da      	uxtb	r2, r3
 8000230:	490c      	ldr	r1, [pc, #48]	; (8000264 <__NVIC_SetPriority+0x4c>)
 8000232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000236:	0112      	lsls	r2, r2, #4
 8000238:	b2d2      	uxtb	r2, r2
 800023a:	440b      	add	r3, r1
 800023c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000240:	e00a      	b.n	8000258 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	b2da      	uxtb	r2, r3
 8000246:	4908      	ldr	r1, [pc, #32]	; (8000268 <__NVIC_SetPriority+0x50>)
 8000248:	79fb      	ldrb	r3, [r7, #7]
 800024a:	f003 030f 	and.w	r3, r3, #15
 800024e:	3b04      	subs	r3, #4
 8000250:	0112      	lsls	r2, r2, #4
 8000252:	b2d2      	uxtb	r2, r2
 8000254:	440b      	add	r3, r1
 8000256:	761a      	strb	r2, [r3, #24]
}
 8000258:	bf00      	nop
 800025a:	370c      	adds	r7, #12
 800025c:	46bd      	mov	sp, r7
 800025e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000262:	4770      	bx	lr
 8000264:	e000e100 	.word	0xe000e100
 8000268:	e000ed00 	.word	0xe000ed00

0800026c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 800026c:	b480      	push	{r7}
 800026e:	b085      	sub	sp, #20
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000274:	4b08      	ldr	r3, [pc, #32]	; (8000298 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000276:	695a      	ldr	r2, [r3, #20]
 8000278:	4907      	ldr	r1, [pc, #28]	; (8000298 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	4313      	orrs	r3, r2
 800027e:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000280:	4b05      	ldr	r3, [pc, #20]	; (8000298 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000282:	695a      	ldr	r2, [r3, #20]
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	4013      	ands	r3, r2
 8000288:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800028a:	68fb      	ldr	r3, [r7, #12]
}
 800028c:	bf00      	nop
 800028e:	3714      	adds	r7, #20
 8000290:	46bd      	mov	sp, r7
 8000292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000296:	4770      	bx	lr
 8000298:	40021000 	.word	0x40021000

0800029c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80002a0:	2001      	movs	r0, #1
 80002a2:	f7ff ffe3 	bl	800026c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 80002a6:	2100      	movs	r1, #0
 80002a8:	2010      	movs	r0, #16
 80002aa:	f7ff ffb5 	bl	8000218 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80002ae:	2010      	movs	r0, #16
 80002b0:	f7ff ff94 	bl	80001dc <__NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 80002b4:	2100      	movs	r1, #0
 80002b6:	2011      	movs	r0, #17
 80002b8:	f7ff ffae 	bl	8000218 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80002bc:	2011      	movs	r0, #17
 80002be:	f7ff ff8d 	bl	80001dc <__NVIC_EnableIRQ>

}
 80002c2:	bf00      	nop
 80002c4:	bd80      	pop	{r7, pc}
	...

080002c8 <LL_AHB1_GRP1_EnableClock>:
{
 80002c8:	b480      	push	{r7}
 80002ca:	b085      	sub	sp, #20
 80002cc:	af00      	add	r7, sp, #0
 80002ce:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80002d0:	4b08      	ldr	r3, [pc, #32]	; (80002f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002d2:	695a      	ldr	r2, [r3, #20]
 80002d4:	4907      	ldr	r1, [pc, #28]	; (80002f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	4313      	orrs	r3, r2
 80002da:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80002dc:	4b05      	ldr	r3, [pc, #20]	; (80002f4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80002de:	695a      	ldr	r2, [r3, #20]
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	4013      	ands	r3, r2
 80002e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80002e6:	68fb      	ldr	r3, [r7, #12]
}
 80002e8:	bf00      	nop
 80002ea:	3714      	adds	r7, #20
 80002ec:	46bd      	mov	sp, r7
 80002ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002f2:	4770      	bx	lr
 80002f4:	40021000 	.word	0x40021000

080002f8 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80002fc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000300:	f7ff ffe2 	bl	80002c8 <LL_AHB1_GRP1_EnableClock>

}
 8000304:	bf00      	nop
 8000306:	bd80      	pop	{r7, pc}

08000308 <__NVIC_SetPriorityGrouping>:
{
 8000308:	b480      	push	{r7}
 800030a:	b085      	sub	sp, #20
 800030c:	af00      	add	r7, sp, #0
 800030e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	f003 0307 	and.w	r3, r3, #7
 8000316:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000318:	4b0c      	ldr	r3, [pc, #48]	; (800034c <__NVIC_SetPriorityGrouping+0x44>)
 800031a:	68db      	ldr	r3, [r3, #12]
 800031c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800031e:	68ba      	ldr	r2, [r7, #8]
 8000320:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000324:	4013      	ands	r3, r2
 8000326:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000330:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800033a:	4a04      	ldr	r2, [pc, #16]	; (800034c <__NVIC_SetPriorityGrouping+0x44>)
 800033c:	68bb      	ldr	r3, [r7, #8]
 800033e:	60d3      	str	r3, [r2, #12]
}
 8000340:	bf00      	nop
 8000342:	3714      	adds	r7, #20
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000354:	4b05      	ldr	r3, [pc, #20]	; (800036c <LL_RCC_HSI_Enable+0x1c>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	4a04      	ldr	r2, [pc, #16]	; (800036c <LL_RCC_HSI_Enable+0x1c>)
 800035a:	f043 0301 	orr.w	r3, r3, #1
 800035e:	6013      	str	r3, [r2, #0]
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000

08000370 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000370:	b480      	push	{r7}
 8000372:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000374:	4b06      	ldr	r3, [pc, #24]	; (8000390 <LL_RCC_HSI_IsReady+0x20>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	f003 0302 	and.w	r3, r3, #2
 800037c:	2b02      	cmp	r3, #2
 800037e:	bf0c      	ite	eq
 8000380:	2301      	moveq	r3, #1
 8000382:	2300      	movne	r3, #0
 8000384:	b2db      	uxtb	r3, r3
}
 8000386:	4618      	mov	r0, r3
 8000388:	46bd      	mov	sp, r7
 800038a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800038e:	4770      	bx	lr
 8000390:	40021000 	.word	0x40021000

08000394 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000394:	b480      	push	{r7}
 8000396:	b083      	sub	sp, #12
 8000398:	af00      	add	r7, sp, #0
 800039a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800039c:	4b07      	ldr	r3, [pc, #28]	; (80003bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	00db      	lsls	r3, r3, #3
 80003a8:	4904      	ldr	r1, [pc, #16]	; (80003bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80003aa:	4313      	orrs	r3, r2
 80003ac:	600b      	str	r3, [r1, #0]
}
 80003ae:	bf00      	nop
 80003b0:	370c      	adds	r7, #12
 80003b2:	46bd      	mov	sp, r7
 80003b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b8:	4770      	bx	lr
 80003ba:	bf00      	nop
 80003bc:	40021000 	.word	0x40021000

080003c0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80003c0:	b480      	push	{r7}
 80003c2:	b083      	sub	sp, #12
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80003c8:	4b06      	ldr	r3, [pc, #24]	; (80003e4 <LL_RCC_SetSysClkSource+0x24>)
 80003ca:	685b      	ldr	r3, [r3, #4]
 80003cc:	f023 0203 	bic.w	r2, r3, #3
 80003d0:	4904      	ldr	r1, [pc, #16]	; (80003e4 <LL_RCC_SetSysClkSource+0x24>)
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	4313      	orrs	r3, r2
 80003d6:	604b      	str	r3, [r1, #4]
}
 80003d8:	bf00      	nop
 80003da:	370c      	adds	r7, #12
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr
 80003e4:	40021000 	.word	0x40021000

080003e8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80003ec:	4b04      	ldr	r3, [pc, #16]	; (8000400 <LL_RCC_GetSysClkSource+0x18>)
 80003ee:	685b      	ldr	r3, [r3, #4]
 80003f0:	f003 030c 	and.w	r3, r3, #12
}
 80003f4:	4618      	mov	r0, r3
 80003f6:	46bd      	mov	sp, r7
 80003f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fc:	4770      	bx	lr
 80003fe:	bf00      	nop
 8000400:	40021000 	.word	0x40021000

08000404 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000404:	b480      	push	{r7}
 8000406:	b083      	sub	sp, #12
 8000408:	af00      	add	r7, sp, #0
 800040a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800040c:	4b06      	ldr	r3, [pc, #24]	; (8000428 <LL_RCC_SetAHBPrescaler+0x24>)
 800040e:	685b      	ldr	r3, [r3, #4]
 8000410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000414:	4904      	ldr	r1, [pc, #16]	; (8000428 <LL_RCC_SetAHBPrescaler+0x24>)
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4313      	orrs	r3, r2
 800041a:	604b      	str	r3, [r1, #4]
}
 800041c:	bf00      	nop
 800041e:	370c      	adds	r7, #12
 8000420:	46bd      	mov	sp, r7
 8000422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000426:	4770      	bx	lr
 8000428:	40021000 	.word	0x40021000

0800042c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000434:	4b06      	ldr	r3, [pc, #24]	; (8000450 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000436:	685b      	ldr	r3, [r3, #4]
 8000438:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800043c:	4904      	ldr	r1, [pc, #16]	; (8000450 <LL_RCC_SetAPB1Prescaler+0x24>)
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	4313      	orrs	r3, r2
 8000442:	604b      	str	r3, [r1, #4]
}
 8000444:	bf00      	nop
 8000446:	370c      	adds	r7, #12
 8000448:	46bd      	mov	sp, r7
 800044a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044e:	4770      	bx	lr
 8000450:	40021000 	.word	0x40021000

08000454 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000454:	b480      	push	{r7}
 8000456:	b083      	sub	sp, #12
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800045c:	4b06      	ldr	r3, [pc, #24]	; (8000478 <LL_RCC_SetAPB2Prescaler+0x24>)
 800045e:	685b      	ldr	r3, [r3, #4]
 8000460:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000464:	4904      	ldr	r1, [pc, #16]	; (8000478 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4313      	orrs	r3, r2
 800046a:	604b      	str	r3, [r1, #4]
}
 800046c:	bf00      	nop
 800046e:	370c      	adds	r7, #12
 8000470:	46bd      	mov	sp, r7
 8000472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000476:	4770      	bx	lr
 8000478:	40021000 	.word	0x40021000

0800047c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 800047c:	b480      	push	{r7}
 800047e:	b085      	sub	sp, #20
 8000480:	af00      	add	r7, sp, #0
 8000482:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000484:	4b08      	ldr	r3, [pc, #32]	; (80004a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000486:	69da      	ldr	r2, [r3, #28]
 8000488:	4907      	ldr	r1, [pc, #28]	; (80004a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	4313      	orrs	r3, r2
 800048e:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000490:	4b05      	ldr	r3, [pc, #20]	; (80004a8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000492:	69da      	ldr	r2, [r3, #28]
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4013      	ands	r3, r2
 8000498:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800049a:	68fb      	ldr	r3, [r7, #12]
}
 800049c:	bf00      	nop
 800049e:	3714      	adds	r7, #20
 80004a0:	46bd      	mov	sp, r7
 80004a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a6:	4770      	bx	lr
 80004a8:	40021000 	.word	0x40021000

080004ac <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80004b4:	4b08      	ldr	r3, [pc, #32]	; (80004d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80004b6:	699a      	ldr	r2, [r3, #24]
 80004b8:	4907      	ldr	r1, [pc, #28]	; (80004d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	4313      	orrs	r3, r2
 80004be:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80004c0:	4b05      	ldr	r3, [pc, #20]	; (80004d8 <LL_APB2_GRP1_EnableClock+0x2c>)
 80004c2:	699a      	ldr	r2, [r3, #24]
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	4013      	ands	r3, r2
 80004c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004ca:	68fb      	ldr	r3, [r7, #12]
}
 80004cc:	bf00      	nop
 80004ce:	3714      	adds	r7, #20
 80004d0:	46bd      	mov	sp, r7
 80004d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d6:	4770      	bx	lr
 80004d8:	40021000 	.word	0x40021000

080004dc <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80004dc:	b480      	push	{r7}
 80004de:	b083      	sub	sp, #12
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80004e4:	4b06      	ldr	r3, [pc, #24]	; (8000500 <LL_FLASH_SetLatency+0x24>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	f023 0207 	bic.w	r2, r3, #7
 80004ec:	4904      	ldr	r1, [pc, #16]	; (8000500 <LL_FLASH_SetLatency+0x24>)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4313      	orrs	r3, r2
 80004f2:	600b      	str	r3, [r1, #0]
}
 80004f4:	bf00      	nop
 80004f6:	370c      	adds	r7, #12
 80004f8:	46bd      	mov	sp, r7
 80004fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fe:	4770      	bx	lr
 8000500:	40022000 	.word	0x40022000

08000504 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000508:	4b04      	ldr	r3, [pc, #16]	; (800051c <LL_FLASH_GetLatency+0x18>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	f003 0307 	and.w	r3, r3, #7
}
 8000510:	4618      	mov	r0, r3
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop
 800051c:	40022000 	.word	0x40022000

08000520 <LL_TIM_EnableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
{
 8000520:	b480      	push	{r7}
 8000522:	b083      	sub	sp, #12
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	f043 0201 	orr.w	r2, r3, #1
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	601a      	str	r2, [r3, #0]
}
 8000534:	bf00      	nop
 8000536:	370c      	adds	r7, #12
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr

08000540 <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH6
  * @note   CH5 and CH6 channels are not available for all F3 devices
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
 8000548:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	6a1a      	ldr	r2, [r3, #32]
 800054e:	683b      	ldr	r3, [r7, #0]
 8000550:	431a      	orrs	r2, r3
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	621a      	str	r2, [r3, #32]
}
 8000556:	bf00      	nop
 8000558:	370c      	adds	r7, #12
 800055a:	46bd      	mov	sp, r7
 800055c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000560:	4770      	bx	lr

08000562 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000562:	b480      	push	{r7}
 8000564:	b083      	sub	sp, #12
 8000566:	af00      	add	r7, sp, #0
 8000568:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	68db      	ldr	r3, [r3, #12]
 800056e:	f043 0201 	orr.w	r2, r3, #1
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	60da      	str	r2, [r3, #12]
}
 8000576:	bf00      	nop
 8000578:	370c      	adds	r7, #12
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
	...

08000584 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000588:	2001      	movs	r0, #1
 800058a:	f7ff ff8f 	bl	80004ac <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800058e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8000592:	f7ff ff73 	bl	800047c <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000596:	2003      	movs	r0, #3
 8000598:	f7ff feb6 	bl	8000308 <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059c:	f000 f83a 	bl	8000614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a0:	f7ff feaa 	bl	80002f8 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a4:	f7ff fe7a 	bl	800029c <MX_DMA_Init>
  MX_TIM2_Init();
 80005a8:	f000 fc9a 	bl	8000ee0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005ac:	f000 fd0e 	bl	8000fcc <MX_TIM3_Init>
  MX_USART2_UART_Init();
 80005b0:	f001 f862 	bl	8001678 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  	  //type your code here:
  USART2_RegisterCallback(proccesDmaData);
 80005b4:	480d      	ldr	r0, [pc, #52]	; (80005ec <main+0x68>)
 80005b6:	f001 f84d 	bl	8001654 <USART2_RegisterCallback>
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH1);
 80005ba:	2101      	movs	r1, #1
 80005bc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80005c0:	f7ff ffbe 	bl	8000540 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableIT_UPDATE(TIM2);
 80005c4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80005c8:	f7ff ffcb 	bl	8000562 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM2);
 80005cc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80005d0:	f7ff ffa6 	bl	8000520 <LL_TIM_EnableCounter>
  LL_TIM_EnableIT_UPDATE(TIM3);
 80005d4:	4806      	ldr	r0, [pc, #24]	; (80005f0 <main+0x6c>)
 80005d6:	f7ff ffc4 	bl	8000562 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM3);
 80005da:	4805      	ldr	r0, [pc, #20]	; (80005f0 <main+0x6c>)
 80005dc:	f7ff ffa0 	bl	8000520 <LL_TIM_EnableCounter>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	#if POLLING
		USART2_CheckDmaReception();
 80005e0:	f001 f922 	bl	8001828 <USART2_CheckDmaReception>
		LL_mDelay(10);
 80005e4:	200a      	movs	r0, #10
 80005e6:	f002 f9d5 	bl	8002994 <LL_mDelay>
		USART2_CheckDmaReception();
 80005ea:	e7f9      	b.n	80005e0 <main+0x5c>
 80005ec:	0800067d 	.word	0x0800067d
 80005f0:	40000400 	.word	0x40000400

080005f4 <setDutyCycle>:
  /* USER CODE END 3 */
}


void setDutyCycle(uint8_t D)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b083      	sub	sp, #12
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
	TIM2->CCR1 = D;
 80005fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000606:	bf00      	nop
 8000608:	370c      	adds	r7, #12
 800060a:	46bd      	mov	sp, r7
 800060c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000610:	4770      	bx	lr
	...

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000618:	2000      	movs	r0, #0
 800061a:	f7ff ff5f 	bl	80004dc <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 800061e:	f7ff ff71 	bl	8000504 <LL_FLASH_GetLatency>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <SystemClock_Config+0x18>
  {
  Error_Handler();
 8000628:	f000 f8cc 	bl	80007c4 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 800062c:	f7ff fe90 	bl	8000350 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000630:	bf00      	nop
 8000632:	f7ff fe9d 	bl	8000370 <LL_RCC_HSI_IsReady>
 8000636:	4603      	mov	r3, r0
 8000638:	2b01      	cmp	r3, #1
 800063a:	d1fa      	bne.n	8000632 <SystemClock_Config+0x1e>
  {

  }
  LL_RCC_HSI_SetCalibTrimming(16);
 800063c:	2010      	movs	r0, #16
 800063e:	f7ff fea9 	bl	8000394 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000642:	2000      	movs	r0, #0
 8000644:	f7ff fede 	bl	8000404 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000648:	2000      	movs	r0, #0
 800064a:	f7ff feef 	bl	800042c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 800064e:	2000      	movs	r0, #0
 8000650:	f7ff ff00 	bl	8000454 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000654:	2000      	movs	r0, #0
 8000656:	f7ff feb3 	bl	80003c0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800065a:	bf00      	nop
 800065c:	f7ff fec4 	bl	80003e8 <LL_RCC_GetSysClkSource>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d1fa      	bne.n	800065c <SystemClock_Config+0x48>
  {

  }
  LL_Init1msTick(8000000);
 8000666:	4804      	ldr	r0, [pc, #16]	; (8000678 <SystemClock_Config+0x64>)
 8000668:	f002 f986 	bl	8002978 <LL_Init1msTick>
  LL_SetSystemCoreClock(8000000);
 800066c:	4802      	ldr	r0, [pc, #8]	; (8000678 <SystemClock_Config+0x64>)
 800066e:	f002 f9b5 	bl	80029dc <LL_SetSystemCoreClock>
}
 8000672:	bf00      	nop
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	007a1200 	.word	0x007a1200

0800067c <proccesDmaData>:

/* USER CODE BEGIN 4 */
void proccesDmaData(const uint8_t* data, uint16_t len)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b084      	sub	sp, #16
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
 8000684:	460b      	mov	r3, r1
 8000686:	807b      	strh	r3, [r7, #2]
    /* Process received data */

        // type your algorithm here:

    for(uint8_t i = 0; i < len; i++)
 8000688:	2300      	movs	r3, #0
 800068a:	73fb      	strb	r3, [r7, #15]
 800068c:	e040      	b.n	8000710 <proccesDmaData+0x94>
    {

        if ((*(data+i) == '$') && (start))
 800068e:	7bfb      	ldrb	r3, [r7, #15]
 8000690:	687a      	ldr	r2, [r7, #4]
 8000692:	4413      	add	r3, r2
 8000694:	781b      	ldrb	r3, [r3, #0]
 8000696:	2b24      	cmp	r3, #36	; 0x24
 8000698:	d10e      	bne.n	80006b8 <proccesDmaData+0x3c>
 800069a:	4b22      	ldr	r3, [pc, #136]	; (8000724 <proccesDmaData+0xa8>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d00a      	beq.n	80006b8 <proccesDmaData+0x3c>
        {
            CompareMessage();
 80006a2:	f000 f843 	bl	800072c <CompareMessage>
            memset(message,0,sizeof(message));
 80006a6:	2222      	movs	r2, #34	; 0x22
 80006a8:	2100      	movs	r1, #0
 80006aa:	481f      	ldr	r0, [pc, #124]	; (8000728 <proccesDmaData+0xac>)
 80006ac:	f002 f9ce 	bl	8002a4c <memset>
            start = 0;
 80006b0:	4b1c      	ldr	r3, [pc, #112]	; (8000724 <proccesDmaData+0xa8>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	601a      	str	r2, [r3, #0]
            break;
 80006b6:	e030      	b.n	800071a <proccesDmaData+0x9e>
        }
        else if(*(data+i) == '$')
 80006b8:	7bfb      	ldrb	r3, [r7, #15]
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	4413      	add	r3, r2
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2b24      	cmp	r3, #36	; 0x24
 80006c2:	d103      	bne.n	80006cc <proccesDmaData+0x50>
        {
            start = 1;
 80006c4:	4b17      	ldr	r3, [pc, #92]	; (8000724 <proccesDmaData+0xa8>)
 80006c6:	2201      	movs	r2, #1
 80006c8:	601a      	str	r2, [r3, #0]
            break;
 80006ca:	e026      	b.n	800071a <proccesDmaData+0x9e>
        }

        if((start >= 1) && (start <= 34))
 80006cc:	4b15      	ldr	r3, [pc, #84]	; (8000724 <proccesDmaData+0xa8>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	dd12      	ble.n	80006fa <proccesDmaData+0x7e>
 80006d4:	4b13      	ldr	r3, [pc, #76]	; (8000724 <proccesDmaData+0xa8>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b22      	cmp	r3, #34	; 0x22
 80006da:	dc0e      	bgt.n	80006fa <proccesDmaData+0x7e>
        {
            message[start-1]= *(data+i);
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	441a      	add	r2, r3
 80006e2:	4b10      	ldr	r3, [pc, #64]	; (8000724 <proccesDmaData+0xa8>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	3b01      	subs	r3, #1
 80006e8:	7811      	ldrb	r1, [r2, #0]
 80006ea:	4a0f      	ldr	r2, [pc, #60]	; (8000728 <proccesDmaData+0xac>)
 80006ec:	54d1      	strb	r1, [r2, r3]
            start++;
 80006ee:	4b0d      	ldr	r3, [pc, #52]	; (8000724 <proccesDmaData+0xa8>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	3301      	adds	r3, #1
 80006f4:	4a0b      	ldr	r2, [pc, #44]	; (8000724 <proccesDmaData+0xa8>)
 80006f6:	6013      	str	r3, [r2, #0]
 80006f8:	e007      	b.n	800070a <proccesDmaData+0x8e>
        }
        else
        {
        	start = 0;
 80006fa:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <proccesDmaData+0xa8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	601a      	str	r2, [r3, #0]
        	memset(message,0,sizeof(message));
 8000700:	2222      	movs	r2, #34	; 0x22
 8000702:	2100      	movs	r1, #0
 8000704:	4808      	ldr	r0, [pc, #32]	; (8000728 <proccesDmaData+0xac>)
 8000706:	f002 f9a1 	bl	8002a4c <memset>
    for(uint8_t i = 0; i < len; i++)
 800070a:	7bfb      	ldrb	r3, [r7, #15]
 800070c:	3301      	adds	r3, #1
 800070e:	73fb      	strb	r3, [r7, #15]
 8000710:	7bfb      	ldrb	r3, [r7, #15]
 8000712:	b29b      	uxth	r3, r3
 8000714:	887a      	ldrh	r2, [r7, #2]
 8000716:	429a      	cmp	r2, r3
 8000718:	d8b9      	bhi.n	800068e <proccesDmaData+0x12>
        }

    }
}
 800071a:	bf00      	nop
 800071c:	3710      	adds	r7, #16
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	200001fc 	.word	0x200001fc
 8000728:	20000200 	.word	0x20000200

0800072c <CompareMessage>:

void CompareMessage()
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0

	if(strcmp(message, "auto") == 0)
 8000730:	491c      	ldr	r1, [pc, #112]	; (80007a4 <CompareMessage+0x78>)
 8000732:	481d      	ldr	r0, [pc, #116]	; (80007a8 <CompareMessage+0x7c>)
 8000734:	f7ff fd48 	bl	80001c8 <strcmp>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d105      	bne.n	800074a <CompareMessage+0x1e>
    {
    	autoON = 1;
 800073e:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <CompareMessage+0x80>)
 8000740:	2201      	movs	r2, #1
 8000742:	601a      	str	r2, [r3, #0]
    	//PWM = 100;
    	enteredmode = 1;
 8000744:	4b1a      	ldr	r3, [pc, #104]	; (80007b0 <CompareMessage+0x84>)
 8000746:	2201      	movs	r2, #1
 8000748:	601a      	str	r2, [r3, #0]
    }
	if(strcmp(message, "manual") == 0)
 800074a:	491a      	ldr	r1, [pc, #104]	; (80007b4 <CompareMessage+0x88>)
 800074c:	4816      	ldr	r0, [pc, #88]	; (80007a8 <CompareMessage+0x7c>)
 800074e:	f7ff fd3b 	bl	80001c8 <strcmp>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d105      	bne.n	8000764 <CompareMessage+0x38>
    {
    	autoON = 0;
 8000758:	4b14      	ldr	r3, [pc, #80]	; (80007ac <CompareMessage+0x80>)
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
    	enteredmode = 1;
 800075e:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <CompareMessage+0x84>)
 8000760:	2201      	movs	r2, #1
 8000762:	601a      	str	r2, [r3, #0]
    }

    if(autoON == 0)
 8000764:	4b11      	ldr	r3, [pc, #68]	; (80007ac <CompareMessage+0x80>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d118      	bne.n	800079e <CompareMessage+0x72>
    {
    	if(strncmp(message, "PWM",3) == 0)
 800076c:	2203      	movs	r2, #3
 800076e:	4912      	ldr	r1, [pc, #72]	; (80007b8 <CompareMessage+0x8c>)
 8000770:	480d      	ldr	r0, [pc, #52]	; (80007a8 <CompareMessage+0x7c>)
 8000772:	f002 f973 	bl	8002a5c <strncmp>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d110      	bne.n	800079e <CompareMessage+0x72>
    	{
    		PWM = atoi(message+3);
 800077c:	4b0f      	ldr	r3, [pc, #60]	; (80007bc <CompareMessage+0x90>)
 800077e:	4618      	mov	r0, r3
 8000780:	f002 f93c 	bl	80029fc <atoi>
 8000784:	4602      	mov	r2, r0
 8000786:	4b0e      	ldr	r3, [pc, #56]	; (80007c0 <CompareMessage+0x94>)
 8000788:	601a      	str	r2, [r3, #0]
      		if (PWM > 99)
 800078a:	4b0d      	ldr	r3, [pc, #52]	; (80007c0 <CompareMessage+0x94>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b63      	cmp	r3, #99	; 0x63
 8000790:	dd02      	ble.n	8000798 <CompareMessage+0x6c>
    		{
    			PWM = 100;
 8000792:	4b0b      	ldr	r3, [pc, #44]	; (80007c0 <CompareMessage+0x94>)
 8000794:	2264      	movs	r2, #100	; 0x64
 8000796:	601a      	str	r2, [r3, #0]
    		}
      		enteredmode = 0;
 8000798:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <CompareMessage+0x84>)
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
    	}

    }

}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	08002c00 	.word	0x08002c00
 80007a8:	20000200 	.word	0x20000200
 80007ac:	20000000 	.word	0x20000000
 80007b0:	20000008 	.word	0x20000008
 80007b4:	08002c08 	.word	0x08002c08
 80007b8:	08002c10 	.word	0x08002c10
 80007bc:	20000203 	.word	0x20000203
 80007c0:	20000004 	.word	0x20000004

080007c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80007c8:	bf00      	nop
 80007ca:	46bd      	mov	sp, r7
 80007cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d0:	4770      	bx	lr
	...

080007d4 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80007de:	683b      	ldr	r3, [r7, #0]
 80007e0:	3b01      	subs	r3, #1
 80007e2:	4a0b      	ldr	r2, [pc, #44]	; (8000810 <LL_DMA_DisableChannel+0x3c>)
 80007e4:	5cd3      	ldrb	r3, [r2, r3]
 80007e6:	461a      	mov	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	683a      	ldr	r2, [r7, #0]
 80007f0:	3a01      	subs	r2, #1
 80007f2:	4907      	ldr	r1, [pc, #28]	; (8000810 <LL_DMA_DisableChannel+0x3c>)
 80007f4:	5c8a      	ldrb	r2, [r1, r2]
 80007f6:	4611      	mov	r1, r2
 80007f8:	687a      	ldr	r2, [r7, #4]
 80007fa:	440a      	add	r2, r1
 80007fc:	f023 0301 	bic.w	r3, r3, #1
 8000800:	6013      	str	r3, [r2, #0]
}
 8000802:	bf00      	nop
 8000804:	370c      	adds	r7, #12
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
 800080e:	bf00      	nop
 8000810:	08002c14 	.word	0x08002c14

08000814 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8000814:	b480      	push	{r7}
 8000816:	b083      	sub	sp, #12
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000824:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000828:	bf0c      	ite	eq
 800082a:	2301      	moveq	r3, #1
 800082c:	2300      	movne	r3, #0
 800082e:	b2db      	uxtb	r3, r3
}
 8000830:	4618      	mov	r0, r3
 8000832:	370c      	adds	r7, #12
 8000834:	46bd      	mov	sp, r7
 8000836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083a:	4770      	bx	lr

0800083c <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 800083c:	b480      	push	{r7}
 800083e:	b083      	sub	sp, #12
 8000840:	af00      	add	r7, sp, #0
 8000842:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800084c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000850:	bf0c      	ite	eq
 8000852:	2301      	moveq	r3, #1
 8000854:	2300      	movne	r3, #0
 8000856:	b2db      	uxtb	r3, r3
}
 8000858:	4618      	mov	r0, r3
 800085a:	370c      	adds	r7, #12
 800085c:	46bd      	mov	sp, r7
 800085e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000862:	4770      	bx	lr

08000864 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000874:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000878:	bf0c      	ite	eq
 800087a:	2301      	moveq	r3, #1
 800087c:	2300      	movne	r3, #0
 800087e:	b2db      	uxtb	r3, r3
}
 8000880:	4618      	mov	r0, r3
 8000882:	370c      	adds	r7, #12
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr

0800088c <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 800088c:	b480      	push	{r7}
 800088e:	b083      	sub	sp, #12
 8000890:	af00      	add	r7, sp, #0
 8000892:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800089a:	605a      	str	r2, [r3, #4]
}
 800089c:	bf00      	nop
 800089e:	370c      	adds	r7, #12
 80008a0:	46bd      	mov	sp, r7
 80008a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a6:	4770      	bx	lr

080008a8 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 80008a8:	b480      	push	{r7}
 80008aa:	b083      	sub	sp, #12
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80008b6:	605a      	str	r2, [r3, #4]
}
 80008b8:	bf00      	nop
 80008ba:	370c      	adds	r7, #12
 80008bc:	46bd      	mov	sp, r7
 80008be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c2:	4770      	bx	lr

080008c4 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80008d2:	605a      	str	r2, [r3, #4]
}
 80008d4:	bf00      	nop
 80008d6:	370c      	adds	r7, #12
 80008d8:	46bd      	mov	sp, r7
 80008da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008de:	4770      	bx	lr

080008e0 <LL_TIM_ClearFlag_UPDATE>:
{
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f06f 0201 	mvn.w	r2, #1
 80008ee:	611a      	str	r2, [r3, #16]
}
 80008f0:	bf00      	nop
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <LL_TIM_IsActiveFlag_UPDATE>:
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	691b      	ldr	r3, [r3, #16]
 8000908:	f003 0301 	and.w	r3, r3, #1
 800090c:	2b01      	cmp	r3, #1
 800090e:	d101      	bne.n	8000914 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8000910:	2301      	movs	r3, #1
 8000912:	e000      	b.n	8000916 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8000914:	2300      	movs	r3, #0
}
 8000916:	4618      	mov	r0, r3
 8000918:	370c      	adds	r7, #12
 800091a:	46bd      	mov	sp, r7
 800091c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000920:	4770      	bx	lr

08000922 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8000922:	b480      	push	{r7}
 8000924:	b083      	sub	sp, #12
 8000926:	af00      	add	r7, sp, #0
 8000928:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	69db      	ldr	r3, [r3, #28]
 800092e:	f003 0310 	and.w	r3, r3, #16
 8000932:	2b10      	cmp	r3, #16
 8000934:	d101      	bne.n	800093a <LL_USART_IsActiveFlag_IDLE+0x18>
 8000936:	2301      	movs	r3, #1
 8000938:	e000      	b.n	800093c <LL_USART_IsActiveFlag_IDLE+0x1a>
 800093a:	2300      	movs	r3, #0
}
 800093c:	4618      	mov	r0, r3
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8000948:	b480      	push	{r7}
 800094a:	b083      	sub	sp, #12
 800094c:	af00      	add	r7, sp, #0
 800094e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	69db      	ldr	r3, [r3, #28]
 8000954:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000958:	2b40      	cmp	r3, #64	; 0x40
 800095a:	d101      	bne.n	8000960 <LL_USART_IsActiveFlag_TC+0x18>
 800095c:	2301      	movs	r3, #1
 800095e:	e000      	b.n	8000962 <LL_USART_IsActiveFlag_TC+0x1a>
 8000960:	2300      	movs	r3, #0
}
 8000962:	4618      	mov	r0, r3
 8000964:	370c      	adds	r7, #12
 8000966:	46bd      	mov	sp, r7
 8000968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096c:	4770      	bx	lr

0800096e <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 800096e:	b480      	push	{r7}
 8000970:	b083      	sub	sp, #12
 8000972:	af00      	add	r7, sp, #0
 8000974:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	2210      	movs	r2, #16
 800097a:	621a      	str	r2, [r3, #32]
}
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000986:	4770      	bx	lr

08000988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800098c:	bf00      	nop
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr

08000996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000996:	b480      	push	{r7}
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800099a:	e7fe      	b.n	800099a <HardFault_Handler+0x4>

0800099c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <MemManage_Handler+0x4>

080009a2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009a6:	e7fe      	b.n	80009a6 <BusFault_Handler+0x4>

080009a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009ac:	e7fe      	b.n	80009ac <UsageFault_Handler+0x4>

080009ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009ae:	b480      	push	{r7}
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009b2:	bf00      	nop
 80009b4:	46bd      	mov	sp, r7
 80009b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ba:	4770      	bx	lr

080009bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr

080009ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009ca:	b480      	push	{r7}
 80009cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */


	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 80009ec:	480c      	ldr	r0, [pc, #48]	; (8000a20 <DMA1_Channel6_IRQHandler+0x38>)
 80009ee:	f7ff ff11 	bl	8000814 <LL_DMA_IsActiveFlag_TC6>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d105      	bne.n	8000a04 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 80009f8:	f000 ff16 	bl	8001828 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 80009fc:	4808      	ldr	r0, [pc, #32]	; (8000a20 <DMA1_Channel6_IRQHandler+0x38>)
 80009fe:	f7ff ff45 	bl	800088c <LL_DMA_ClearFlag_TC6>
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000a02:	e00a      	b.n	8000a1a <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8000a04:	4806      	ldr	r0, [pc, #24]	; (8000a20 <DMA1_Channel6_IRQHandler+0x38>)
 8000a06:	f7ff ff2d 	bl	8000864 <LL_DMA_IsActiveFlag_HT6>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d104      	bne.n	8000a1a <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8000a10:	f000 ff0a 	bl	8001828 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8000a14:	4802      	ldr	r0, [pc, #8]	; (8000a20 <DMA1_Channel6_IRQHandler+0x38>)
 8000a16:	f7ff ff55 	bl	80008c4 <LL_DMA_ClearFlag_HT6>
}
 8000a1a:	bf00      	nop
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40020000 	.word	0x40020000

08000a24 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8000a28:	480a      	ldr	r0, [pc, #40]	; (8000a54 <DMA1_Channel7_IRQHandler+0x30>)
 8000a2a:	f7ff ff07 	bl	800083c <LL_DMA_IsActiveFlag_TC7>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b01      	cmp	r3, #1
 8000a32:	d10d      	bne.n	8000a50 <DMA1_Channel7_IRQHandler+0x2c>
		{
			LL_DMA_ClearFlag_TC7(DMA1);
 8000a34:	4807      	ldr	r0, [pc, #28]	; (8000a54 <DMA1_Channel7_IRQHandler+0x30>)
 8000a36:	f7ff ff37 	bl	80008a8 <LL_DMA_ClearFlag_TC7>

			while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8000a3a:	bf00      	nop
 8000a3c:	4806      	ldr	r0, [pc, #24]	; (8000a58 <DMA1_Channel7_IRQHandler+0x34>)
 8000a3e:	f7ff ff83 	bl	8000948 <LL_USART_IsActiveFlag_TC>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d0f9      	beq.n	8000a3c <DMA1_Channel7_IRQHandler+0x18>
			LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8000a48:	2107      	movs	r1, #7
 8000a4a:	4802      	ldr	r0, [pc, #8]	; (8000a54 <DMA1_Channel7_IRQHandler+0x30>)
 8000a4c:	f7ff fec2 	bl	80007d4 <LL_DMA_DisableChannel>
  /* USER CODE END DMA1_Channel7_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000a50:	bf00      	nop
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	40020000 	.word	0x40020000
 8000a58:	40004400 	.word	0x40004400

08000a5c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	if (LL_TIM_IsActiveFlag_UPDATE(TIM3))
 8000a60:	4815      	ldr	r0, [pc, #84]	; (8000ab8 <TIM3_IRQHandler+0x5c>)
 8000a62:	f7ff ff4b 	bl	80008fc <LL_TIM_IsActiveFlag_UPDATE>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d01f      	beq.n	8000aac <TIM3_IRQHandler+0x50>
	{
		if(enteredmode)
 8000a6c:	4b13      	ldr	r3, [pc, #76]	; (8000abc <TIM3_IRQHandler+0x60>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d002      	beq.n	8000a7a <TIM3_IRQHandler+0x1e>
		{
			toggleLed();
 8000a74:	f000 f83a 	bl	8000aec <toggleLed>
 8000a78:	e018      	b.n	8000aac <TIM3_IRQHandler+0x50>
		}
		else
		{
			if(PWM>dutycycle)
 8000a7a:	4b11      	ldr	r3, [pc, #68]	; (8000ac0 <TIM3_IRQHandler+0x64>)
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	461a      	mov	r2, r3
 8000a80:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <TIM3_IRQHandler+0x68>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	da02      	bge.n	8000a8e <TIM3_IRQHandler+0x32>
			{
				increase();
 8000a88:	f000 f852 	bl	8000b30 <increase>
 8000a8c:	e00e      	b.n	8000aac <TIM3_IRQHandler+0x50>
			}
			else if(PWM<dutycycle)
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <TIM3_IRQHandler+0x64>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	461a      	mov	r2, r3
 8000a94:	4b0b      	ldr	r3, [pc, #44]	; (8000ac4 <TIM3_IRQHandler+0x68>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	dd02      	ble.n	8000aa2 <TIM3_IRQHandler+0x46>
			{
				decrease();
 8000a9c:	f000 f85a 	bl	8000b54 <decrease>
 8000aa0:	e004      	b.n	8000aac <TIM3_IRQHandler+0x50>
			}
			else{
				setDutyCycle(dutycycle);
 8000aa2:	4b07      	ldr	r3, [pc, #28]	; (8000ac0 <TIM3_IRQHandler+0x64>)
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f7ff fda4 	bl	80005f4 <setDutyCycle>
		}


	}

	LL_TIM_ClearFlag_UPDATE(TIM3);
 8000aac:	4802      	ldr	r0, [pc, #8]	; (8000ab8 <TIM3_IRQHandler+0x5c>)
 8000aae:	f7ff ff17 	bl	80008e0 <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40000400 	.word	0x40000400
 8000abc:	20000008 	.word	0x20000008
 8000ac0:	20000228 	.word	0x20000228
 8000ac4:	20000004 	.word	0x20000004

08000ac8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8000acc:	4806      	ldr	r0, [pc, #24]	; (8000ae8 <USART2_IRQHandler+0x20>)
 8000ace:	f7ff ff28 	bl	8000922 <LL_USART_IsActiveFlag_IDLE>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d004      	beq.n	8000ae2 <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8000ad8:	f000 fea6 	bl	8001828 <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8000adc:	4802      	ldr	r0, [pc, #8]	; (8000ae8 <USART2_IRQHandler+0x20>)
 8000ade:	f7ff ff46 	bl	800096e <LL_USART_ClearFlag_IDLE>
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40004400 	.word	0x40004400

08000aec <toggleLed>:

/* USER CODE BEGIN 1 */

void toggleLed(){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0

	if (ledON == 0)
 8000af0:	4b0d      	ldr	r3, [pc, #52]	; (8000b28 <toggleLed+0x3c>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d108      	bne.n	8000b0a <toggleLed+0x1e>
		{
			increase();
 8000af8:	f000 f81a 	bl	8000b30 <increase>
			if (dutycycle == 100)
 8000afc:	4b0b      	ldr	r3, [pc, #44]	; (8000b2c <toggleLed+0x40>)
 8000afe:	781b      	ldrb	r3, [r3, #0]
 8000b00:	2b64      	cmp	r3, #100	; 0x64
 8000b02:	d102      	bne.n	8000b0a <toggleLed+0x1e>
			{
				ledON = 1;
 8000b04:	4b08      	ldr	r3, [pc, #32]	; (8000b28 <toggleLed+0x3c>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	601a      	str	r2, [r3, #0]
			}
		}
	if (ledON == 1)
 8000b0a:	4b07      	ldr	r3, [pc, #28]	; (8000b28 <toggleLed+0x3c>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2b01      	cmp	r3, #1
 8000b10:	d108      	bne.n	8000b24 <toggleLed+0x38>
	{
		decrease();
 8000b12:	f000 f81f 	bl	8000b54 <decrease>
		if (dutycycle == 0)
 8000b16:	4b05      	ldr	r3, [pc, #20]	; (8000b2c <toggleLed+0x40>)
 8000b18:	781b      	ldrb	r3, [r3, #0]
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d102      	bne.n	8000b24 <toggleLed+0x38>
		{
			ledON = 0;
 8000b1e:	4b02      	ldr	r3, [pc, #8]	; (8000b28 <toggleLed+0x3c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
		}
	}

}
 8000b24:	bf00      	nop
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20000224 	.word	0x20000224
 8000b2c:	20000228 	.word	0x20000228

08000b30 <increase>:

void increase(){
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0

	dutycycle++;
 8000b34:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <increase+0x20>)
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	b2da      	uxtb	r2, r3
 8000b3c:	4b04      	ldr	r3, [pc, #16]	; (8000b50 <increase+0x20>)
 8000b3e:	701a      	strb	r2, [r3, #0]
	setDutyCycle(dutycycle);
 8000b40:	4b03      	ldr	r3, [pc, #12]	; (8000b50 <increase+0x20>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	4618      	mov	r0, r3
 8000b46:	f7ff fd55 	bl	80005f4 <setDutyCycle>

}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	20000228 	.word	0x20000228

08000b54 <decrease>:
void decrease(){
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0

	dutycycle--;
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <decrease+0x20>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	3b01      	subs	r3, #1
 8000b5e:	b2da      	uxtb	r2, r3
 8000b60:	4b04      	ldr	r3, [pc, #16]	; (8000b74 <decrease+0x20>)
 8000b62:	701a      	strb	r2, [r3, #0]
	setDutyCycle(dutycycle);
 8000b64:	4b03      	ldr	r3, [pc, #12]	; (8000b74 <decrease+0x20>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff fd43 	bl	80005f4 <setDutyCycle>

}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000228 	.word	0x20000228

08000b78 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b7c:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <SystemInit+0x28>)
 8000b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b82:	4a07      	ldr	r2, [pc, #28]	; (8000ba0 <SystemInit+0x28>)
 8000b84:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b88:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b8c:	4b04      	ldr	r3, [pc, #16]	; (8000ba0 <SystemInit+0x28>)
 8000b8e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b92:	609a      	str	r2, [r3, #8]
#endif
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	e000ed00 	.word	0xe000ed00

08000ba4 <__NVIC_GetPriorityGrouping>:
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ba8:	4b04      	ldr	r3, [pc, #16]	; (8000bbc <__NVIC_GetPriorityGrouping+0x18>)
 8000baa:	68db      	ldr	r3, [r3, #12]
 8000bac:	0a1b      	lsrs	r3, r3, #8
 8000bae:	f003 0307 	and.w	r3, r3, #7
}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <__NVIC_EnableIRQ>:
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b083      	sub	sp, #12
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	db0b      	blt.n	8000bea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	f003 021f 	and.w	r2, r3, #31
 8000bd8:	4907      	ldr	r1, [pc, #28]	; (8000bf8 <__NVIC_EnableIRQ+0x38>)
 8000bda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bde:	095b      	lsrs	r3, r3, #5
 8000be0:	2001      	movs	r0, #1
 8000be2:	fa00 f202 	lsl.w	r2, r0, r2
 8000be6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000bea:	bf00      	nop
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	e000e100 	.word	0xe000e100

08000bfc <__NVIC_SetPriority>:
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b083      	sub	sp, #12
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	4603      	mov	r3, r0
 8000c04:	6039      	str	r1, [r7, #0]
 8000c06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	db0a      	blt.n	8000c26 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	b2da      	uxtb	r2, r3
 8000c14:	490c      	ldr	r1, [pc, #48]	; (8000c48 <__NVIC_SetPriority+0x4c>)
 8000c16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1a:	0112      	lsls	r2, r2, #4
 8000c1c:	b2d2      	uxtb	r2, r2
 8000c1e:	440b      	add	r3, r1
 8000c20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000c24:	e00a      	b.n	8000c3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	b2da      	uxtb	r2, r3
 8000c2a:	4908      	ldr	r1, [pc, #32]	; (8000c4c <__NVIC_SetPriority+0x50>)
 8000c2c:	79fb      	ldrb	r3, [r7, #7]
 8000c2e:	f003 030f 	and.w	r3, r3, #15
 8000c32:	3b04      	subs	r3, #4
 8000c34:	0112      	lsls	r2, r2, #4
 8000c36:	b2d2      	uxtb	r2, r2
 8000c38:	440b      	add	r3, r1
 8000c3a:	761a      	strb	r2, [r3, #24]
}
 8000c3c:	bf00      	nop
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr
 8000c48:	e000e100 	.word	0xe000e100
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b089      	sub	sp, #36	; 0x24
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	f003 0307 	and.w	r3, r3, #7
 8000c62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	f1c3 0307 	rsb	r3, r3, #7
 8000c6a:	2b04      	cmp	r3, #4
 8000c6c:	bf28      	it	cs
 8000c6e:	2304      	movcs	r3, #4
 8000c70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c72:	69fb      	ldr	r3, [r7, #28]
 8000c74:	3304      	adds	r3, #4
 8000c76:	2b06      	cmp	r3, #6
 8000c78:	d902      	bls.n	8000c80 <NVIC_EncodePriority+0x30>
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	3b03      	subs	r3, #3
 8000c7e:	e000      	b.n	8000c82 <NVIC_EncodePriority+0x32>
 8000c80:	2300      	movs	r3, #0
 8000c82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c84:	f04f 32ff 	mov.w	r2, #4294967295
 8000c88:	69bb      	ldr	r3, [r7, #24]
 8000c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8e:	43da      	mvns	r2, r3
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	401a      	ands	r2, r3
 8000c94:	697b      	ldr	r3, [r7, #20]
 8000c96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c98:	f04f 31ff 	mov.w	r1, #4294967295
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000ca2:	43d9      	mvns	r1, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca8:	4313      	orrs	r3, r2
         );
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3724      	adds	r7, #36	; 0x24
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb4:	4770      	bx	lr
	...

08000cb8 <LL_AHB1_GRP1_EnableClock>:
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000cc2:	695a      	ldr	r2, [r3, #20]
 8000cc4:	4907      	ldr	r1, [pc, #28]	; (8000ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	4313      	orrs	r3, r2
 8000cca:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000cce:	695a      	ldr	r2, [r3, #20]
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cd6:	68fb      	ldr	r3, [r7, #12]
}
 8000cd8:	bf00      	nop
 8000cda:	3714      	adds	r7, #20
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	40021000 	.word	0x40021000

08000ce8 <LL_APB1_GRP1_EnableClock>:
{
 8000ce8:	b480      	push	{r7}
 8000cea:	b085      	sub	sp, #20
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8000cf0:	4b08      	ldr	r3, [pc, #32]	; (8000d14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000cf2:	69da      	ldr	r2, [r3, #28]
 8000cf4:	4907      	ldr	r1, [pc, #28]	; (8000d14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000cfc:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000cfe:	69da      	ldr	r2, [r3, #28]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	4013      	ands	r3, r2
 8000d04:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d06:	68fb      	ldr	r3, [r7, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	40021000 	.word	0x40021000

08000d18 <LL_TIM_DisableARRPreload>:
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b083      	sub	sp, #12
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	601a      	str	r2, [r3, #0]
}
 8000d2c:	bf00      	nop
 8000d2e:	370c      	adds	r7, #12
 8000d30:	46bd      	mov	sp, r7
 8000d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d36:	4770      	bx	lr

08000d38 <LL_TIM_OC_DisableFast>:
{
 8000d38:	b4b0      	push	{r4, r5, r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d028      	beq.n	8000d9a <LL_TIM_OC_DisableFast+0x62>
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	2b04      	cmp	r3, #4
 8000d4c:	d023      	beq.n	8000d96 <LL_TIM_OC_DisableFast+0x5e>
 8000d4e:	683b      	ldr	r3, [r7, #0]
 8000d50:	2b10      	cmp	r3, #16
 8000d52:	d01e      	beq.n	8000d92 <LL_TIM_OC_DisableFast+0x5a>
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	2b40      	cmp	r3, #64	; 0x40
 8000d58:	d019      	beq.n	8000d8e <LL_TIM_OC_DisableFast+0x56>
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d60:	d013      	beq.n	8000d8a <LL_TIM_OC_DisableFast+0x52>
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000d68:	d00d      	beq.n	8000d86 <LL_TIM_OC_DisableFast+0x4e>
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000d70:	d007      	beq.n	8000d82 <LL_TIM_OC_DisableFast+0x4a>
 8000d72:	683b      	ldr	r3, [r7, #0]
 8000d74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d78:	d101      	bne.n	8000d7e <LL_TIM_OC_DisableFast+0x46>
 8000d7a:	2307      	movs	r3, #7
 8000d7c:	e00e      	b.n	8000d9c <LL_TIM_OC_DisableFast+0x64>
 8000d7e:	2308      	movs	r3, #8
 8000d80:	e00c      	b.n	8000d9c <LL_TIM_OC_DisableFast+0x64>
 8000d82:	2306      	movs	r3, #6
 8000d84:	e00a      	b.n	8000d9c <LL_TIM_OC_DisableFast+0x64>
 8000d86:	2305      	movs	r3, #5
 8000d88:	e008      	b.n	8000d9c <LL_TIM_OC_DisableFast+0x64>
 8000d8a:	2304      	movs	r3, #4
 8000d8c:	e006      	b.n	8000d9c <LL_TIM_OC_DisableFast+0x64>
 8000d8e:	2303      	movs	r3, #3
 8000d90:	e004      	b.n	8000d9c <LL_TIM_OC_DisableFast+0x64>
 8000d92:	2302      	movs	r3, #2
 8000d94:	e002      	b.n	8000d9c <LL_TIM_OC_DisableFast+0x64>
 8000d96:	2301      	movs	r3, #1
 8000d98:	e000      	b.n	8000d9c <LL_TIM_OC_DisableFast+0x64>
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	3318      	adds	r3, #24
 8000da2:	461a      	mov	r2, r3
 8000da4:	4629      	mov	r1, r5
 8000da6:	4b09      	ldr	r3, [pc, #36]	; (8000dcc <LL_TIM_OC_DisableFast+0x94>)
 8000da8:	5c5b      	ldrb	r3, [r3, r1]
 8000daa:	4413      	add	r3, r2
 8000dac:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8000dae:	6822      	ldr	r2, [r4, #0]
 8000db0:	4629      	mov	r1, r5
 8000db2:	4b07      	ldr	r3, [pc, #28]	; (8000dd0 <LL_TIM_OC_DisableFast+0x98>)
 8000db4:	5c5b      	ldrb	r3, [r3, r1]
 8000db6:	4619      	mov	r1, r3
 8000db8:	2304      	movs	r3, #4
 8000dba:	408b      	lsls	r3, r1
 8000dbc:	43db      	mvns	r3, r3
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	6023      	str	r3, [r4, #0]
}
 8000dc2:	bf00      	nop
 8000dc4:	370c      	adds	r7, #12
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bcb0      	pop	{r4, r5, r7}
 8000dca:	4770      	bx	lr
 8000dcc:	08002c34 	.word	0x08002c34
 8000dd0:	08002c40 	.word	0x08002c40

08000dd4 <LL_TIM_OC_EnablePreload>:
{
 8000dd4:	b4b0      	push	{r4, r5, r7}
 8000dd6:	b083      	sub	sp, #12
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
 8000ddc:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d028      	beq.n	8000e36 <LL_TIM_OC_EnablePreload+0x62>
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	d023      	beq.n	8000e32 <LL_TIM_OC_EnablePreload+0x5e>
 8000dea:	683b      	ldr	r3, [r7, #0]
 8000dec:	2b10      	cmp	r3, #16
 8000dee:	d01e      	beq.n	8000e2e <LL_TIM_OC_EnablePreload+0x5a>
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	2b40      	cmp	r3, #64	; 0x40
 8000df4:	d019      	beq.n	8000e2a <LL_TIM_OC_EnablePreload+0x56>
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000dfc:	d013      	beq.n	8000e26 <LL_TIM_OC_EnablePreload+0x52>
 8000dfe:	683b      	ldr	r3, [r7, #0]
 8000e00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000e04:	d00d      	beq.n	8000e22 <LL_TIM_OC_EnablePreload+0x4e>
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000e0c:	d007      	beq.n	8000e1e <LL_TIM_OC_EnablePreload+0x4a>
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e14:	d101      	bne.n	8000e1a <LL_TIM_OC_EnablePreload+0x46>
 8000e16:	2307      	movs	r3, #7
 8000e18:	e00e      	b.n	8000e38 <LL_TIM_OC_EnablePreload+0x64>
 8000e1a:	2308      	movs	r3, #8
 8000e1c:	e00c      	b.n	8000e38 <LL_TIM_OC_EnablePreload+0x64>
 8000e1e:	2306      	movs	r3, #6
 8000e20:	e00a      	b.n	8000e38 <LL_TIM_OC_EnablePreload+0x64>
 8000e22:	2305      	movs	r3, #5
 8000e24:	e008      	b.n	8000e38 <LL_TIM_OC_EnablePreload+0x64>
 8000e26:	2304      	movs	r3, #4
 8000e28:	e006      	b.n	8000e38 <LL_TIM_OC_EnablePreload+0x64>
 8000e2a:	2303      	movs	r3, #3
 8000e2c:	e004      	b.n	8000e38 <LL_TIM_OC_EnablePreload+0x64>
 8000e2e:	2302      	movs	r3, #2
 8000e30:	e002      	b.n	8000e38 <LL_TIM_OC_EnablePreload+0x64>
 8000e32:	2301      	movs	r3, #1
 8000e34:	e000      	b.n	8000e38 <LL_TIM_OC_EnablePreload+0x64>
 8000e36:	2300      	movs	r3, #0
 8000e38:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	3318      	adds	r3, #24
 8000e3e:	461a      	mov	r2, r3
 8000e40:	4629      	mov	r1, r5
 8000e42:	4b09      	ldr	r3, [pc, #36]	; (8000e68 <LL_TIM_OC_EnablePreload+0x94>)
 8000e44:	5c5b      	ldrb	r3, [r3, r1]
 8000e46:	4413      	add	r3, r2
 8000e48:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8000e4a:	6822      	ldr	r2, [r4, #0]
 8000e4c:	4629      	mov	r1, r5
 8000e4e:	4b07      	ldr	r3, [pc, #28]	; (8000e6c <LL_TIM_OC_EnablePreload+0x98>)
 8000e50:	5c5b      	ldrb	r3, [r3, r1]
 8000e52:	4619      	mov	r1, r3
 8000e54:	2308      	movs	r3, #8
 8000e56:	408b      	lsls	r3, r1
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	6023      	str	r3, [r4, #0]
}
 8000e5c:	bf00      	nop
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bcb0      	pop	{r4, r5, r7}
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	08002c34 	.word	0x08002c34
 8000e6c:	08002c40 	.word	0x08002c40

08000e70 <LL_TIM_SetClockSource>:
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	689b      	ldr	r3, [r3, #8]
 8000e7e:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 8000e82:	f023 0307 	bic.w	r3, r3, #7
 8000e86:	683a      	ldr	r2, [r7, #0]
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
}
 8000e8e:	bf00      	nop
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr

08000e9a <LL_TIM_SetTriggerOutput>:
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	b083      	sub	sp, #12
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
 8000ea2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	431a      	orrs	r2, r3
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	605a      	str	r2, [r3, #4]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr

08000ec0 <LL_TIM_DisableMasterSlaveMode>:
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	689b      	ldr	r3, [r3, #8]
 8000ecc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <MX_TIM2_Init>:

/* USER CODE END 0 */

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b094      	sub	sp, #80	; 0x50
 8000ee4:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000ee6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
 8000ef0:	609a      	str	r2, [r3, #8]
 8000ef2:	60da      	str	r2, [r3, #12]
 8000ef4:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000ef6:	f107 031c 	add.w	r3, r7, #28
 8000efa:	2220      	movs	r2, #32
 8000efc:	2100      	movs	r1, #0
 8000efe:	4618      	mov	r0, r3
 8000f00:	f001 fda4 	bl	8002a4c <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	2200      	movs	r2, #0
 8000f08:	601a      	str	r2, [r3, #0]
 8000f0a:	605a      	str	r2, [r3, #4]
 8000f0c:	609a      	str	r2, [r3, #8]
 8000f0e:	60da      	str	r2, [r3, #12]
 8000f10:	611a      	str	r2, [r3, #16]
 8000f12:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8000f14:	2001      	movs	r0, #1
 8000f16:	f7ff fee7 	bl	8000ce8 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 799;
 8000f1a:	f240 331f 	movw	r3, #799	; 0x31f
 8000f1e:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8000f20:	2300      	movs	r3, #0
 8000f22:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 99;
 8000f24:	2363      	movs	r3, #99	; 0x63
 8000f26:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8000f2c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f30:	4619      	mov	r1, r3
 8000f32:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f36:	f001 f8d5 	bl	80020e4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8000f3a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f3e:	f7ff feeb 	bl	8000d18 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8000f42:	2100      	movs	r1, #0
 8000f44:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f48:	f7ff ff92 	bl	8000e70 <LL_TIM_SetClockSource>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH1);
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f52:	f7ff ff3f 	bl	8000dd4 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8000f56:	2360      	movs	r3, #96	; 0x60
 8000f58:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 8000f62:	2300      	movs	r3, #0
 8000f64:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8000f66:	2300      	movs	r3, #0
 8000f68:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	461a      	mov	r2, r3
 8000f70:	2101      	movs	r1, #1
 8000f72:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f76:	f001 f927 	bl	80021c8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH1);
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f80:	f7ff feda 	bl	8000d38 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8000f84:	2100      	movs	r1, #0
 8000f86:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f8a:	f7ff ff86 	bl	8000e9a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8000f8e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000f92:	f7ff ff95 	bl	8000ec0 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000f96:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000f9a:	f7ff fe8d 	bl	8000cb8 <LL_AHB1_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8000f9e:	2320      	movs	r3, #32
 8000fa0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb6:	1d3b      	adds	r3, r7, #4
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fbe:	f000 fdf1 	bl	8001ba4 <LL_GPIO_Init>

}
 8000fc2:	bf00      	nop
 8000fc4:	3750      	adds	r7, #80	; 0x50
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
	...

08000fcc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08e      	sub	sp, #56	; 0x38
 8000fd0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8000fd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	601a      	str	r2, [r3, #0]
 8000fda:	605a      	str	r2, [r3, #4]
 8000fdc:	609a      	str	r2, [r3, #8]
 8000fde:	60da      	str	r2, [r3, #12]
 8000fe0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8000fe2:	1d3b      	adds	r3, r7, #4
 8000fe4:	2220      	movs	r2, #32
 8000fe6:	2100      	movs	r1, #0
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f001 fd2f 	bl	8002a4c <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8000fee:	2002      	movs	r0, #2
 8000ff0:	f7ff fe7a 	bl	8000ce8 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8000ff4:	f7ff fdd6 	bl	8000ba4 <__NVIC_GetPriorityGrouping>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fe26 	bl	8000c50 <NVIC_EncodePriority>
 8001004:	4603      	mov	r3, r0
 8001006:	4619      	mov	r1, r3
 8001008:	201d      	movs	r0, #29
 800100a:	f7ff fdf7 	bl	8000bfc <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 800100e:	201d      	movs	r0, #29
 8001010:	f7ff fdd6 	bl	8000bc0 <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 7999;
 8001014:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8001018:	84bb      	strh	r3, [r7, #36]	; 0x24
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800101a:	2300      	movs	r3, #0
 800101c:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_InitStruct.Autoreload = 9;
 800101e:	2309      	movs	r3, #9
 8001020:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001022:	2300      	movs	r3, #0
 8001024:	633b      	str	r3, [r7, #48]	; 0x30
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001026:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800102a:	4619      	mov	r1, r3
 800102c:	4814      	ldr	r0, [pc, #80]	; (8001080 <MX_TIM3_Init+0xb4>)
 800102e:	f001 f859 	bl	80020e4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 8001032:	4813      	ldr	r0, [pc, #76]	; (8001080 <MX_TIM3_Init+0xb4>)
 8001034:	f7ff fe70 	bl	8000d18 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001038:	2100      	movs	r1, #0
 800103a:	4811      	ldr	r0, [pc, #68]	; (8001080 <MX_TIM3_Init+0xb4>)
 800103c:	f7ff ff18 	bl	8000e70 <LL_TIM_SetClockSource>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_ACTIVE;
 8001040:	2310      	movs	r3, #16
 8001042:	607b      	str	r3, [r7, #4]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001044:	2300      	movs	r3, #0
 8001046:	60bb      	str	r3, [r7, #8]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]
  TIM_OC_InitStruct.CompareValue = 0;
 800104c:	2300      	movs	r3, #0
 800104e:	613b      	str	r3, [r7, #16]
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001050:	2300      	movs	r3, #0
 8001052:	617b      	str	r3, [r7, #20]
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001054:	1d3b      	adds	r3, r7, #4
 8001056:	461a      	mov	r2, r3
 8001058:	2101      	movs	r1, #1
 800105a:	4809      	ldr	r0, [pc, #36]	; (8001080 <MX_TIM3_Init+0xb4>)
 800105c:	f001 f8b4 	bl	80021c8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH1);
 8001060:	2101      	movs	r1, #1
 8001062:	4807      	ldr	r0, [pc, #28]	; (8001080 <MX_TIM3_Init+0xb4>)
 8001064:	f7ff fe68 	bl	8000d38 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001068:	2100      	movs	r1, #0
 800106a:	4805      	ldr	r0, [pc, #20]	; (8001080 <MX_TIM3_Init+0xb4>)
 800106c:	f7ff ff15 	bl	8000e9a <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001070:	4803      	ldr	r0, [pc, #12]	; (8001080 <MX_TIM3_Init+0xb4>)
 8001072:	f7ff ff25 	bl	8000ec0 <LL_TIM_DisableMasterSlaveMode>

}
 8001076:	bf00      	nop
 8001078:	3738      	adds	r7, #56	; 0x38
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40000400 	.word	0x40000400

08001084 <__NVIC_EnableIRQ>:
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	4603      	mov	r3, r0
 800108c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800108e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001092:	2b00      	cmp	r3, #0
 8001094:	db0b      	blt.n	80010ae <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	f003 021f 	and.w	r2, r3, #31
 800109c:	4907      	ldr	r1, [pc, #28]	; (80010bc <__NVIC_EnableIRQ+0x38>)
 800109e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a2:	095b      	lsrs	r3, r3, #5
 80010a4:	2001      	movs	r0, #1
 80010a6:	fa00 f202 	lsl.w	r2, r0, r2
 80010aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80010ae:	bf00      	nop
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
 80010ba:	bf00      	nop
 80010bc:	e000e100 	.word	0xe000e100

080010c0 <__NVIC_SetPriority>:
{
 80010c0:	b480      	push	{r7}
 80010c2:	b083      	sub	sp, #12
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	6039      	str	r1, [r7, #0]
 80010ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	db0a      	blt.n	80010ea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	b2da      	uxtb	r2, r3
 80010d8:	490c      	ldr	r1, [pc, #48]	; (800110c <__NVIC_SetPriority+0x4c>)
 80010da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010de:	0112      	lsls	r2, r2, #4
 80010e0:	b2d2      	uxtb	r2, r2
 80010e2:	440b      	add	r3, r1
 80010e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80010e8:	e00a      	b.n	8001100 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	b2da      	uxtb	r2, r3
 80010ee:	4908      	ldr	r1, [pc, #32]	; (8001110 <__NVIC_SetPriority+0x50>)
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	f003 030f 	and.w	r3, r3, #15
 80010f6:	3b04      	subs	r3, #4
 80010f8:	0112      	lsls	r2, r2, #4
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	440b      	add	r3, r1
 80010fe:	761a      	strb	r2, [r3, #24]
}
 8001100:	bf00      	nop
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	e000e100 	.word	0xe000e100
 8001110:	e000ed00 	.word	0xe000ed00

08001114 <LL_DMA_EnableChannel>:
{
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	3b01      	subs	r3, #1
 8001122:	4a0b      	ldr	r2, [pc, #44]	; (8001150 <LL_DMA_EnableChannel+0x3c>)
 8001124:	5cd3      	ldrb	r3, [r2, r3]
 8001126:	461a      	mov	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	4413      	add	r3, r2
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	683a      	ldr	r2, [r7, #0]
 8001130:	3a01      	subs	r2, #1
 8001132:	4907      	ldr	r1, [pc, #28]	; (8001150 <LL_DMA_EnableChannel+0x3c>)
 8001134:	5c8a      	ldrb	r2, [r1, r2]
 8001136:	4611      	mov	r1, r2
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	440a      	add	r2, r1
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6013      	str	r3, [r2, #0]
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	08002c4c 	.word	0x08002c4c

08001154 <LL_DMA_DisableChannel>:
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	3b01      	subs	r3, #1
 8001162:	4a0b      	ldr	r2, [pc, #44]	; (8001190 <LL_DMA_DisableChannel+0x3c>)
 8001164:	5cd3      	ldrb	r3, [r2, r3]
 8001166:	461a      	mov	r2, r3
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	4413      	add	r3, r2
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	683a      	ldr	r2, [r7, #0]
 8001170:	3a01      	subs	r2, #1
 8001172:	4907      	ldr	r1, [pc, #28]	; (8001190 <LL_DMA_DisableChannel+0x3c>)
 8001174:	5c8a      	ldrb	r2, [r1, r2]
 8001176:	4611      	mov	r1, r2
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	440a      	add	r2, r1
 800117c:	f023 0301 	bic.w	r3, r3, #1
 8001180:	6013      	str	r3, [r2, #0]
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	08002c4c 	.word	0x08002c4c

08001194 <LL_DMA_SetDataTransferDirection>:
{
 8001194:	b480      	push	{r7}
 8001196:	b085      	sub	sp, #20
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	3b01      	subs	r3, #1
 80011a4:	4a0d      	ldr	r2, [pc, #52]	; (80011dc <LL_DMA_SetDataTransferDirection+0x48>)
 80011a6:	5cd3      	ldrb	r3, [r2, r3]
 80011a8:	461a      	mov	r2, r3
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	4413      	add	r3, r2
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80011b4:	f023 0310 	bic.w	r3, r3, #16
 80011b8:	68ba      	ldr	r2, [r7, #8]
 80011ba:	3a01      	subs	r2, #1
 80011bc:	4907      	ldr	r1, [pc, #28]	; (80011dc <LL_DMA_SetDataTransferDirection+0x48>)
 80011be:	5c8a      	ldrb	r2, [r1, r2]
 80011c0:	4611      	mov	r1, r2
 80011c2:	68fa      	ldr	r2, [r7, #12]
 80011c4:	440a      	add	r2, r1
 80011c6:	4611      	mov	r1, r2
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	600b      	str	r3, [r1, #0]
}
 80011ce:	bf00      	nop
 80011d0:	3714      	adds	r7, #20
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	08002c4c 	.word	0x08002c4c

080011e0 <LL_DMA_GetDataTransferDirection>:
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	3b01      	subs	r3, #1
 80011ee:	4a07      	ldr	r2, [pc, #28]	; (800120c <LL_DMA_GetDataTransferDirection+0x2c>)
 80011f0:	5cd3      	ldrb	r3, [r2, r3]
 80011f2:	461a      	mov	r2, r3
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	4413      	add	r3, r2
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	f244 0310 	movw	r3, #16400	; 0x4010
 80011fe:	4013      	ands	r3, r2
}
 8001200:	4618      	mov	r0, r3
 8001202:	370c      	adds	r7, #12
 8001204:	46bd      	mov	sp, r7
 8001206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120a:	4770      	bx	lr
 800120c:	08002c4c 	.word	0x08002c4c

08001210 <LL_DMA_SetMode>:
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	60f8      	str	r0, [r7, #12]
 8001218:	60b9      	str	r1, [r7, #8]
 800121a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	3b01      	subs	r3, #1
 8001220:	4a0c      	ldr	r2, [pc, #48]	; (8001254 <LL_DMA_SetMode+0x44>)
 8001222:	5cd3      	ldrb	r3, [r2, r3]
 8001224:	461a      	mov	r2, r3
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	4413      	add	r3, r2
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f023 0220 	bic.w	r2, r3, #32
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	3b01      	subs	r3, #1
 8001234:	4907      	ldr	r1, [pc, #28]	; (8001254 <LL_DMA_SetMode+0x44>)
 8001236:	5ccb      	ldrb	r3, [r1, r3]
 8001238:	4619      	mov	r1, r3
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	440b      	add	r3, r1
 800123e:	4619      	mov	r1, r3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	4313      	orrs	r3, r2
 8001244:	600b      	str	r3, [r1, #0]
}
 8001246:	bf00      	nop
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	08002c4c 	.word	0x08002c4c

08001258 <LL_DMA_SetPeriphIncMode>:
{
 8001258:	b480      	push	{r7}
 800125a:	b085      	sub	sp, #20
 800125c:	af00      	add	r7, sp, #0
 800125e:	60f8      	str	r0, [r7, #12]
 8001260:	60b9      	str	r1, [r7, #8]
 8001262:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	3b01      	subs	r3, #1
 8001268:	4a0c      	ldr	r2, [pc, #48]	; (800129c <LL_DMA_SetPeriphIncMode+0x44>)
 800126a:	5cd3      	ldrb	r3, [r2, r3]
 800126c:	461a      	mov	r2, r3
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	4413      	add	r3, r2
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	3b01      	subs	r3, #1
 800127c:	4907      	ldr	r1, [pc, #28]	; (800129c <LL_DMA_SetPeriphIncMode+0x44>)
 800127e:	5ccb      	ldrb	r3, [r1, r3]
 8001280:	4619      	mov	r1, r3
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	440b      	add	r3, r1
 8001286:	4619      	mov	r1, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4313      	orrs	r3, r2
 800128c:	600b      	str	r3, [r1, #0]
}
 800128e:	bf00      	nop
 8001290:	3714      	adds	r7, #20
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	08002c4c 	.word	0x08002c4c

080012a0 <LL_DMA_SetMemoryIncMode>:
{
 80012a0:	b480      	push	{r7}
 80012a2:	b085      	sub	sp, #20
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	60f8      	str	r0, [r7, #12]
 80012a8:	60b9      	str	r1, [r7, #8]
 80012aa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	4a0c      	ldr	r2, [pc, #48]	; (80012e4 <LL_DMA_SetMemoryIncMode+0x44>)
 80012b2:	5cd3      	ldrb	r3, [r2, r3]
 80012b4:	461a      	mov	r2, r3
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	4413      	add	r3, r2
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	4907      	ldr	r1, [pc, #28]	; (80012e4 <LL_DMA_SetMemoryIncMode+0x44>)
 80012c6:	5ccb      	ldrb	r3, [r1, r3]
 80012c8:	4619      	mov	r1, r3
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	440b      	add	r3, r1
 80012ce:	4619      	mov	r1, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4313      	orrs	r3, r2
 80012d4:	600b      	str	r3, [r1, #0]
}
 80012d6:	bf00      	nop
 80012d8:	3714      	adds	r7, #20
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	08002c4c 	.word	0x08002c4c

080012e8 <LL_DMA_SetPeriphSize>:
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 80012f4:	68bb      	ldr	r3, [r7, #8]
 80012f6:	3b01      	subs	r3, #1
 80012f8:	4a0c      	ldr	r2, [pc, #48]	; (800132c <LL_DMA_SetPeriphSize+0x44>)
 80012fa:	5cd3      	ldrb	r3, [r2, r3]
 80012fc:	461a      	mov	r2, r3
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	4413      	add	r3, r2
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	3b01      	subs	r3, #1
 800130c:	4907      	ldr	r1, [pc, #28]	; (800132c <LL_DMA_SetPeriphSize+0x44>)
 800130e:	5ccb      	ldrb	r3, [r1, r3]
 8001310:	4619      	mov	r1, r3
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	440b      	add	r3, r1
 8001316:	4619      	mov	r1, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	4313      	orrs	r3, r2
 800131c:	600b      	str	r3, [r1, #0]
}
 800131e:	bf00      	nop
 8001320:	3714      	adds	r7, #20
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	08002c4c 	.word	0x08002c4c

08001330 <LL_DMA_SetMemorySize>:
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	60f8      	str	r0, [r7, #12]
 8001338:	60b9      	str	r1, [r7, #8]
 800133a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	3b01      	subs	r3, #1
 8001340:	4a0c      	ldr	r2, [pc, #48]	; (8001374 <LL_DMA_SetMemorySize+0x44>)
 8001342:	5cd3      	ldrb	r3, [r2, r3]
 8001344:	461a      	mov	r2, r3
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	4413      	add	r3, r2
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	3b01      	subs	r3, #1
 8001354:	4907      	ldr	r1, [pc, #28]	; (8001374 <LL_DMA_SetMemorySize+0x44>)
 8001356:	5ccb      	ldrb	r3, [r1, r3]
 8001358:	4619      	mov	r1, r3
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	440b      	add	r3, r1
 800135e:	4619      	mov	r1, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	4313      	orrs	r3, r2
 8001364:	600b      	str	r3, [r1, #0]
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	08002c4c 	.word	0x08002c4c

08001378 <LL_DMA_SetChannelPriorityLevel>:
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	3b01      	subs	r3, #1
 8001388:	4a0c      	ldr	r2, [pc, #48]	; (80013bc <LL_DMA_SetChannelPriorityLevel+0x44>)
 800138a:	5cd3      	ldrb	r3, [r2, r3]
 800138c:	461a      	mov	r2, r3
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4413      	add	r3, r2
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	3b01      	subs	r3, #1
 800139c:	4907      	ldr	r1, [pc, #28]	; (80013bc <LL_DMA_SetChannelPriorityLevel+0x44>)
 800139e:	5ccb      	ldrb	r3, [r1, r3]
 80013a0:	4619      	mov	r1, r3
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	440b      	add	r3, r1
 80013a6:	4619      	mov	r1, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	600b      	str	r3, [r1, #0]
}
 80013ae:	bf00      	nop
 80013b0:	3714      	adds	r7, #20
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	08002c4c 	.word	0x08002c4c

080013c0 <LL_DMA_SetDataLength>:
{
 80013c0:	b480      	push	{r7}
 80013c2:	b085      	sub	sp, #20
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	60f8      	str	r0, [r7, #12]
 80013c8:	60b9      	str	r1, [r7, #8]
 80013ca:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	4a0c      	ldr	r2, [pc, #48]	; (8001404 <LL_DMA_SetDataLength+0x44>)
 80013d2:	5cd3      	ldrb	r3, [r2, r3]
 80013d4:	461a      	mov	r2, r3
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	4413      	add	r3, r2
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	0c1b      	lsrs	r3, r3, #16
 80013de:	041b      	lsls	r3, r3, #16
 80013e0:	68ba      	ldr	r2, [r7, #8]
 80013e2:	3a01      	subs	r2, #1
 80013e4:	4907      	ldr	r1, [pc, #28]	; (8001404 <LL_DMA_SetDataLength+0x44>)
 80013e6:	5c8a      	ldrb	r2, [r1, r2]
 80013e8:	4611      	mov	r1, r2
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	440a      	add	r2, r1
 80013ee:	4611      	mov	r1, r2
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	604b      	str	r3, [r1, #4]
}
 80013f6:	bf00      	nop
 80013f8:	3714      	adds	r7, #20
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	08002c4c 	.word	0x08002c4c

08001408 <LL_DMA_GetDataLength>:
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	3b01      	subs	r3, #1
 8001416:	4a06      	ldr	r2, [pc, #24]	; (8001430 <LL_DMA_GetDataLength+0x28>)
 8001418:	5cd3      	ldrb	r3, [r2, r3]
 800141a:	461a      	mov	r2, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4413      	add	r3, r2
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	b29b      	uxth	r3, r3
}
 8001424:	4618      	mov	r0, r3
 8001426:	370c      	adds	r7, #12
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr
 8001430:	08002c4c 	.word	0x08002c4c

08001434 <LL_DMA_ConfigAddresses>:
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	60f8      	str	r0, [r7, #12]
 800143c:	60b9      	str	r1, [r7, #8]
 800143e:	607a      	str	r2, [r7, #4]
 8001440:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8001442:	69bb      	ldr	r3, [r7, #24]
 8001444:	2b10      	cmp	r3, #16
 8001446:	d114      	bne.n	8001472 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8001448:	68bb      	ldr	r3, [r7, #8]
 800144a:	3b01      	subs	r3, #1
 800144c:	4a16      	ldr	r2, [pc, #88]	; (80014a8 <LL_DMA_ConfigAddresses+0x74>)
 800144e:	5cd3      	ldrb	r3, [r2, r3]
 8001450:	461a      	mov	r2, r3
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	4413      	add	r3, r2
 8001456:	461a      	mov	r2, r3
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	3b01      	subs	r3, #1
 8001460:	4a11      	ldr	r2, [pc, #68]	; (80014a8 <LL_DMA_ConfigAddresses+0x74>)
 8001462:	5cd3      	ldrb	r3, [r2, r3]
 8001464:	461a      	mov	r2, r3
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	4413      	add	r3, r2
 800146a:	461a      	mov	r2, r3
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	6093      	str	r3, [r2, #8]
}
 8001470:	e013      	b.n	800149a <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	3b01      	subs	r3, #1
 8001476:	4a0c      	ldr	r2, [pc, #48]	; (80014a8 <LL_DMA_ConfigAddresses+0x74>)
 8001478:	5cd3      	ldrb	r3, [r2, r3]
 800147a:	461a      	mov	r2, r3
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	4413      	add	r3, r2
 8001480:	461a      	mov	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8001486:	68bb      	ldr	r3, [r7, #8]
 8001488:	3b01      	subs	r3, #1
 800148a:	4a07      	ldr	r2, [pc, #28]	; (80014a8 <LL_DMA_ConfigAddresses+0x74>)
 800148c:	5cd3      	ldrb	r3, [r2, r3]
 800148e:	461a      	mov	r2, r3
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4413      	add	r3, r2
 8001494:	461a      	mov	r2, r3
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	60d3      	str	r3, [r2, #12]
}
 800149a:	bf00      	nop
 800149c:	3714      	adds	r7, #20
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	08002c4c 	.word	0x08002c4c

080014ac <LL_DMA_SetPeriphAddress>:
{
 80014ac:	b480      	push	{r7}
 80014ae:	b085      	sub	sp, #20
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	60f8      	str	r0, [r7, #12]
 80014b4:	60b9      	str	r1, [r7, #8]
 80014b6:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	3b01      	subs	r3, #1
 80014bc:	4a06      	ldr	r2, [pc, #24]	; (80014d8 <LL_DMA_SetPeriphAddress+0x2c>)
 80014be:	5cd3      	ldrb	r3, [r2, r3]
 80014c0:	461a      	mov	r2, r3
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	4413      	add	r3, r2
 80014c6:	461a      	mov	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	6093      	str	r3, [r2, #8]
}
 80014cc:	bf00      	nop
 80014ce:	3714      	adds	r7, #20
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	08002c4c 	.word	0x08002c4c

080014dc <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	3b01      	subs	r3, #1
 80014ea:	4a0b      	ldr	r2, [pc, #44]	; (8001518 <LL_DMA_EnableIT_TE+0x3c>)
 80014ec:	5cd3      	ldrb	r3, [r2, r3]
 80014ee:	461a      	mov	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4413      	add	r3, r2
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	683a      	ldr	r2, [r7, #0]
 80014f8:	3a01      	subs	r2, #1
 80014fa:	4907      	ldr	r1, [pc, #28]	; (8001518 <LL_DMA_EnableIT_TE+0x3c>)
 80014fc:	5c8a      	ldrb	r2, [r1, r2]
 80014fe:	4611      	mov	r1, r2
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	440a      	add	r2, r1
 8001504:	f043 0308 	orr.w	r3, r3, #8
 8001508:	6013      	str	r3, [r2, #0]
}
 800150a:	bf00      	nop
 800150c:	370c      	adds	r7, #12
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	08002c4c 	.word	0x08002c4c

0800151c <LL_AHB1_GRP1_EnableClock>:
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001526:	695a      	ldr	r2, [r3, #20]
 8001528:	4907      	ldr	r1, [pc, #28]	; (8001548 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4313      	orrs	r3, r2
 800152e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001530:	4b05      	ldr	r3, [pc, #20]	; (8001548 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001532:	695a      	ldr	r2, [r3, #20]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4013      	ands	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800153a:	68fb      	ldr	r3, [r7, #12]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	40021000 	.word	0x40021000

0800154c <LL_APB1_GRP1_EnableClock>:
{
 800154c:	b480      	push	{r7}
 800154e:	b085      	sub	sp, #20
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001554:	4b08      	ldr	r3, [pc, #32]	; (8001578 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001556:	69da      	ldr	r2, [r3, #28]
 8001558:	4907      	ldr	r1, [pc, #28]	; (8001578 <LL_APB1_GRP1_EnableClock+0x2c>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	4313      	orrs	r3, r2
 800155e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001560:	4b05      	ldr	r3, [pc, #20]	; (8001578 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001562:	69da      	ldr	r2, [r3, #28]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	4013      	ands	r3, r2
 8001568:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800156a:	68fb      	ldr	r3, [r7, #12]
}
 800156c:	bf00      	nop
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	40021000 	.word	0x40021000

0800157c <LL_USART_Enable>:
{
 800157c:	b480      	push	{r7}
 800157e:	b083      	sub	sp, #12
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	f043 0201 	orr.w	r2, r3, #1
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	601a      	str	r2, [r3, #0]
}
 8001590:	bf00      	nop
 8001592:	370c      	adds	r7, #12
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr

0800159c <LL_USART_ConfigAsyncMode>:
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	609a      	str	r2, [r3, #8]
}
 80015bc:	bf00      	nop
 80015be:	370c      	adds	r7, #12
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b083      	sub	sp, #12
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	609a      	str	r2, [r3, #8]
}
 80015dc:	bf00      	nop
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	609a      	str	r2, [r3, #8]
}
 80015fc:	bf00      	nop
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr

08001608 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	689b      	ldr	r3, [r3, #8]
 8001614:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	609a      	str	r2, [r3, #8]
}
 800161c:	bf00      	nop
 800161e:	370c      	adds	r7, #12
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 8001628:	b490      	push	{r4, r7}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d103      	bne.n	8001640 <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	3328      	adds	r3, #40	; 0x28
 800163c:	461c      	mov	r4, r3
 800163e:	e002      	b.n	8001646 <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	3324      	adds	r3, #36	; 0x24
 8001644:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 8001646:	4623      	mov	r3, r4
}
 8001648:	4618      	mov	r0, r3
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bc90      	pop	{r4, r7}
 8001650:	4770      	bx	lr
	...

08001654 <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(const uint8_t* data, uint16_t len) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d002      	beq.n	8001668 <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a03      	ldr	r2, [pc, #12]	; (8001674 <USART2_RegisterCallback+0x20>)
 8001666:	6013      	str	r3, [r2, #0]
	}
}
 8001668:	bf00      	nop
 800166a:	370c      	adds	r7, #12
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	2000022c 	.word	0x2000022c

08001678 <MX_USART2_UART_Init>:
	// type global variables here


/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 8001678:	b5b0      	push	{r4, r5, r7, lr}
 800167a:	b090      	sub	sp, #64	; 0x40
 800167c:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800167e:	f107 031c 	add.w	r3, r7, #28
 8001682:	2200      	movs	r2, #0
 8001684:	601a      	str	r2, [r3, #0]
 8001686:	605a      	str	r2, [r3, #4]
 8001688:	609a      	str	r2, [r3, #8]
 800168a:	60da      	str	r2, [r3, #12]
 800168c:	611a      	str	r2, [r3, #16]
 800168e:	615a      	str	r2, [r3, #20]
 8001690:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	605a      	str	r2, [r3, #4]
 800169a:	609a      	str	r2, [r3, #8]
 800169c:	60da      	str	r2, [r3, #12]
 800169e:	611a      	str	r2, [r3, #16]
 80016a0:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80016a2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80016a6:	f7ff ff51 	bl	800154c <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80016aa:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80016ae:	f7ff ff35 	bl	800151c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 80016b2:	f248 0304 	movw	r3, #32772	; 0x8004
 80016b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80016b8:	2302      	movs	r3, #2
 80016ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80016bc:	2303      	movs	r3, #3
 80016be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016c0:	2300      	movs	r3, #0
 80016c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016c4:	2300      	movs	r3, #0
 80016c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80016c8:	2307      	movs	r3, #7
 80016ca:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	4619      	mov	r1, r3
 80016d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016d4:	f000 fa66 	bl	8001ba4 <LL_GPIO_Init>
   */
  
  /* USART2_RX Init */

  	  // type DMA USART Rx configuration here
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80016d8:	2200      	movs	r2, #0
 80016da:	2106      	movs	r1, #6
 80016dc:	484f      	ldr	r0, [pc, #316]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 80016de:	f7ff fd59 	bl	8001194 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 80016e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016e6:	2106      	movs	r1, #6
 80016e8:	484c      	ldr	r0, [pc, #304]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 80016ea:	f7ff fe45 	bl	8001378 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 80016ee:	2200      	movs	r2, #0
 80016f0:	2106      	movs	r1, #6
 80016f2:	484a      	ldr	r0, [pc, #296]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 80016f4:	f7ff fd8c 	bl	8001210 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 80016f8:	2200      	movs	r2, #0
 80016fa:	2106      	movs	r1, #6
 80016fc:	4847      	ldr	r0, [pc, #284]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 80016fe:	f7ff fdab 	bl	8001258 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8001702:	2280      	movs	r2, #128	; 0x80
 8001704:	2106      	movs	r1, #6
 8001706:	4845      	ldr	r0, [pc, #276]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001708:	f7ff fdca 	bl	80012a0 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800170c:	2200      	movs	r2, #0
 800170e:	2106      	movs	r1, #6
 8001710:	4842      	ldr	r0, [pc, #264]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001712:	f7ff fde9 	bl	80012e8 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8001716:	2200      	movs	r2, #0
 8001718:	2106      	movs	r1, #6
 800171a:	4840      	ldr	r0, [pc, #256]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 800171c:	f7ff fe08 	bl	8001330 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6,
 8001720:	2101      	movs	r1, #1
 8001722:	483f      	ldr	r0, [pc, #252]	; (8001820 <MX_USART2_UART_Init+0x1a8>)
 8001724:	f7ff ff80 	bl	8001628 <LL_USART_DMA_GetRegAddr>
 8001728:	4605      	mov	r5, r0
 800172a:	4c3e      	ldr	r4, [pc, #248]	; (8001824 <MX_USART2_UART_Init+0x1ac>)
 800172c:	2106      	movs	r1, #6
 800172e:	483b      	ldr	r0, [pc, #236]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001730:	f7ff fd56 	bl	80011e0 <LL_DMA_GetDataTransferDirection>
 8001734:	4603      	mov	r3, r0
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	4623      	mov	r3, r4
 800173a:	462a      	mov	r2, r5
 800173c:	2106      	movs	r1, #6
 800173e:	4837      	ldr	r0, [pc, #220]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001740:	f7ff fe78 	bl	8001434 <LL_DMA_ConfigAddresses>
  						 LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
  						 (uint32_t)bufferUSART2dma,
  						 LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8001744:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001748:	2106      	movs	r1, #6
 800174a:	4834      	ldr	r0, [pc, #208]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 800174c:	f7ff fe38 	bl	80013c0 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001750:	2106      	movs	r1, #6
 8001752:	4832      	ldr	r0, [pc, #200]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001754:	f7ff fcde 	bl	8001114 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 8001758:	4831      	ldr	r0, [pc, #196]	; (8001820 <MX_USART2_UART_Init+0x1a8>)
 800175a:	f7ff ff45 	bl	80015e8 <LL_USART_EnableDMAReq_RX>
  #endif

  /* USART2_TX Init */

	  // type DMA USART Tx configuration here
    LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800175e:	2210      	movs	r2, #16
 8001760:	2107      	movs	r1, #7
 8001762:	482e      	ldr	r0, [pc, #184]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001764:	f7ff fd16 	bl	8001194 <LL_DMA_SetDataTransferDirection>
    LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 8001768:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800176c:	2107      	movs	r1, #7
 800176e:	482b      	ldr	r0, [pc, #172]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001770:	f7ff fe02 	bl	8001378 <LL_DMA_SetChannelPriorityLevel>
    LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 8001774:	2200      	movs	r2, #0
 8001776:	2107      	movs	r1, #7
 8001778:	4828      	ldr	r0, [pc, #160]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 800177a:	f7ff fd49 	bl	8001210 <LL_DMA_SetMode>
    LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 800177e:	2200      	movs	r2, #0
 8001780:	2107      	movs	r1, #7
 8001782:	4826      	ldr	r0, [pc, #152]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001784:	f7ff fd68 	bl	8001258 <LL_DMA_SetPeriphIncMode>
    LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8001788:	2280      	movs	r2, #128	; 0x80
 800178a:	2107      	movs	r1, #7
 800178c:	4823      	ldr	r0, [pc, #140]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 800178e:	f7ff fd87 	bl	80012a0 <LL_DMA_SetMemoryIncMode>
    LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8001792:	2200      	movs	r2, #0
 8001794:	2107      	movs	r1, #7
 8001796:	4821      	ldr	r0, [pc, #132]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 8001798:	f7ff fda6 	bl	80012e8 <LL_DMA_SetPeriphSize>
    LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 800179c:	2200      	movs	r2, #0
 800179e:	2107      	movs	r1, #7
 80017a0:	481e      	ldr	r0, [pc, #120]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 80017a2:	f7ff fdc5 	bl	8001330 <LL_DMA_SetMemorySize>

    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 80017a6:	2100      	movs	r1, #0
 80017a8:	481d      	ldr	r0, [pc, #116]	; (8001820 <MX_USART2_UART_Init+0x1a8>)
 80017aa:	f7ff ff3d 	bl	8001628 <LL_USART_DMA_GetRegAddr>
 80017ae:	4603      	mov	r3, r0
 80017b0:	461a      	mov	r2, r3
 80017b2:	2107      	movs	r1, #7
 80017b4:	4819      	ldr	r0, [pc, #100]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 80017b6:	f7ff fe79 	bl	80014ac <LL_DMA_SetPeriphAddress>
    LL_USART_EnableDMAReq_TX(USART2);
 80017ba:	4819      	ldr	r0, [pc, #100]	; (8001820 <MX_USART2_UART_Init+0x1a8>)
 80017bc:	f7ff ff24 	bl	8001608 <LL_USART_EnableDMAReq_TX>

    LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 80017c0:	2107      	movs	r1, #7
 80017c2:	4816      	ldr	r0, [pc, #88]	; (800181c <MX_USART2_UART_Init+0x1a4>)
 80017c4:	f7ff fe8a 	bl	80014dc <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 80017c8:	2100      	movs	r1, #0
 80017ca:	2026      	movs	r0, #38	; 0x26
 80017cc:	f7ff fc78 	bl	80010c0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 80017d0:	2026      	movs	r0, #38	; 0x26
 80017d2:	f7ff fc57 	bl	8001084 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 80017d6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80017da:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80017dc:	2300      	movs	r3, #0
 80017de:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80017e0:	2300      	movs	r3, #0
 80017e2:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80017e4:	2300      	movs	r3, #0
 80017e6:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80017e8:	230c      	movs	r3, #12
 80017ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80017ec:	2300      	movs	r3, #0
 80017ee:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80017f0:	2300      	movs	r3, #0
 80017f2:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 80017f4:	f107 031c 	add.w	r3, r7, #28
 80017f8:	4619      	mov	r1, r3
 80017fa:	4809      	ldr	r0, [pc, #36]	; (8001820 <MX_USART2_UART_Init+0x1a8>)
 80017fc:	f001 f836 	bl	800286c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001800:	4807      	ldr	r0, [pc, #28]	; (8001820 <MX_USART2_UART_Init+0x1a8>)
 8001802:	f7ff fecb 	bl	800159c <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 8001806:	4806      	ldr	r0, [pc, #24]	; (8001820 <MX_USART2_UART_Init+0x1a8>)
 8001808:	f7ff fede 	bl	80015c8 <LL_USART_DisableIT_CTS>

  	  //type your code here:
#if !POLLING
  LL_USART_EnableIT_IDLE(USART2);
#endif
  LL_USART_Enable(USART2);
 800180c:	4804      	ldr	r0, [pc, #16]	; (8001820 <MX_USART2_UART_Init+0x1a8>)
 800180e:	f7ff feb5 	bl	800157c <LL_USART_Enable>
}
 8001812:	bf00      	nop
 8001814:	3738      	adds	r7, #56	; 0x38
 8001816:	46bd      	mov	sp, r7
 8001818:	bdb0      	pop	{r4, r5, r7, pc}
 800181a:	bf00      	nop
 800181c:	40020000 	.word	0x40020000
 8001820:	40004400 	.word	0x40004400
 8001824:	2000023c 	.word	0x2000023c

08001828 <USART2_CheckDmaReception>:
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */

void USART2_CheckDmaReception(void)
{
 8001828:	b5b0      	push	{r4, r5, r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af02      	add	r7, sp, #8
	//type your implementation here
	if(USART2_ProcessData == 0) return;
 800182e:	4b3d      	ldr	r3, [pc, #244]	; (8001924 <USART2_CheckDmaReception+0xfc>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d072      	beq.n	800191c <USART2_CheckDmaReception+0xf4>

		static uint16_t old_pos = 0;

		uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 8001836:	2106      	movs	r1, #6
 8001838:	483b      	ldr	r0, [pc, #236]	; (8001928 <USART2_CheckDmaReception+0x100>)
 800183a:	f7ff fde5 	bl	8001408 <LL_DMA_GetDataLength>
 800183e:	4603      	mov	r3, r0
 8001840:	b29b      	uxth	r3, r3
 8001842:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001846:	80fb      	strh	r3, [r7, #6]

		occupied_memory=pos;
 8001848:	88fb      	ldrh	r3, [r7, #6]
 800184a:	b2da      	uxtb	r2, r3
 800184c:	4b37      	ldr	r3, [pc, #220]	; (800192c <USART2_CheckDmaReception+0x104>)
 800184e:	701a      	strb	r2, [r3, #0]
		load=(float)(occupied_memory)/(float)(DMA_USART2_BUFFER_SIZE)*100.0;
 8001850:	4b36      	ldr	r3, [pc, #216]	; (800192c <USART2_CheckDmaReception+0x104>)
 8001852:	781b      	ldrb	r3, [r3, #0]
 8001854:	ee07 3a90 	vmov	s15, r3
 8001858:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800185c:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001930 <USART2_CheckDmaReception+0x108>
 8001860:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001864:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001934 <USART2_CheckDmaReception+0x10c>
 8001868:	ee67 7a87 	vmul.f32	s15, s15, s14
 800186c:	4b32      	ldr	r3, [pc, #200]	; (8001938 <USART2_CheckDmaReception+0x110>)
 800186e:	edc3 7a00 	vstr	s15, [r3]

		if (pos != old_pos)
 8001872:	4b32      	ldr	r3, [pc, #200]	; (800193c <USART2_CheckDmaReception+0x114>)
 8001874:	881b      	ldrh	r3, [r3, #0]
 8001876:	88fa      	ldrh	r2, [r7, #6]
 8001878:	429a      	cmp	r2, r3
 800187a:	d050      	beq.n	800191e <USART2_CheckDmaReception+0xf6>
		{
			if (pos < (DMA_USART2_BUFFER_SIZE-20))
 800187c:	88fb      	ldrh	r3, [r7, #6]
 800187e:	2beb      	cmp	r3, #235	; 0xeb
 8001880:	d811      	bhi.n	80018a6 <USART2_CheckDmaReception+0x7e>
			{
				USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 8001882:	4b28      	ldr	r3, [pc, #160]	; (8001924 <USART2_CheckDmaReception+0xfc>)
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	4a2d      	ldr	r2, [pc, #180]	; (800193c <USART2_CheckDmaReception+0x114>)
 8001888:	8812      	ldrh	r2, [r2, #0]
 800188a:	4611      	mov	r1, r2
 800188c:	4a2c      	ldr	r2, [pc, #176]	; (8001940 <USART2_CheckDmaReception+0x118>)
 800188e:	1888      	adds	r0, r1, r2
 8001890:	4a2a      	ldr	r2, [pc, #168]	; (800193c <USART2_CheckDmaReception+0x114>)
 8001892:	8812      	ldrh	r2, [r2, #0]
 8001894:	88f9      	ldrh	r1, [r7, #6]
 8001896:	1a8a      	subs	r2, r1, r2
 8001898:	b292      	uxth	r2, r2
 800189a:	4611      	mov	r1, r2
 800189c:	4798      	blx	r3
				old_pos = pos;
 800189e:	4a27      	ldr	r2, [pc, #156]	; (800193c <USART2_CheckDmaReception+0x114>)
 80018a0:	88fb      	ldrh	r3, [r7, #6]
 80018a2:	8013      	strh	r3, [r2, #0]
 80018a4:	e03b      	b.n	800191e <USART2_CheckDmaReception+0xf6>
			}
			else
			{

				USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 80018a6:	4b1f      	ldr	r3, [pc, #124]	; (8001924 <USART2_CheckDmaReception+0xfc>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	4a24      	ldr	r2, [pc, #144]	; (800193c <USART2_CheckDmaReception+0x114>)
 80018ac:	8812      	ldrh	r2, [r2, #0]
 80018ae:	4611      	mov	r1, r2
 80018b0:	4a23      	ldr	r2, [pc, #140]	; (8001940 <USART2_CheckDmaReception+0x118>)
 80018b2:	1888      	adds	r0, r1, r2
 80018b4:	4a21      	ldr	r2, [pc, #132]	; (800193c <USART2_CheckDmaReception+0x114>)
 80018b6:	8812      	ldrh	r2, [r2, #0]
 80018b8:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 80018bc:	b292      	uxth	r2, r2
 80018be:	4611      	mov	r1, r2
 80018c0:	4798      	blx	r3
				//clear bufferUSART2dma
				memset(bufferUSART2dma, 0, DMA_USART2_BUFFER_SIZE);
 80018c2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018c6:	2100      	movs	r1, #0
 80018c8:	481d      	ldr	r0, [pc, #116]	; (8001940 <USART2_CheckDmaReception+0x118>)
 80018ca:	f001 f8bf 	bl	8002a4c <memset>
				// as was mentioned in datasheet first needs to be disabled
				LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 80018ce:	2106      	movs	r1, #6
 80018d0:	4815      	ldr	r0, [pc, #84]	; (8001928 <USART2_CheckDmaReception+0x100>)
 80018d2:	f7ff fc3f 	bl	8001154 <LL_DMA_DisableChannel>
				// them reconfigure
				LL_DMA_ConfigAddresses(     DMA1, LL_DMA_CHANNEL_6,
 80018d6:	2101      	movs	r1, #1
 80018d8:	481a      	ldr	r0, [pc, #104]	; (8001944 <USART2_CheckDmaReception+0x11c>)
 80018da:	f7ff fea5 	bl	8001628 <LL_USART_DMA_GetRegAddr>
 80018de:	4605      	mov	r5, r0
 80018e0:	4c17      	ldr	r4, [pc, #92]	; (8001940 <USART2_CheckDmaReception+0x118>)
 80018e2:	2106      	movs	r1, #6
 80018e4:	4810      	ldr	r0, [pc, #64]	; (8001928 <USART2_CheckDmaReception+0x100>)
 80018e6:	f7ff fc7b 	bl	80011e0 <LL_DMA_GetDataTransferDirection>
 80018ea:	4603      	mov	r3, r0
 80018ec:	9300      	str	r3, [sp, #0]
 80018ee:	4623      	mov	r3, r4
 80018f0:	462a      	mov	r2, r5
 80018f2:	2106      	movs	r1, #6
 80018f4:	480c      	ldr	r0, [pc, #48]	; (8001928 <USART2_CheckDmaReception+0x100>)
 80018f6:	f7ff fd9d 	bl	8001434 <LL_DMA_ConfigAddresses>
											LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
											(uint32_t)bufferUSART2dma,
											LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));
				LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 80018fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018fe:	2106      	movs	r1, #6
 8001900:	4809      	ldr	r0, [pc, #36]	; (8001928 <USART2_CheckDmaReception+0x100>)
 8001902:	f7ff fd5d 	bl	80013c0 <LL_DMA_SetDataLength>
				//lastly enabled
				LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001906:	2106      	movs	r1, #6
 8001908:	4807      	ldr	r0, [pc, #28]	; (8001928 <USART2_CheckDmaReception+0x100>)
 800190a:	f7ff fc03 	bl	8001114 <LL_DMA_EnableChannel>
				LL_USART_EnableDMAReq_RX(USART2);
 800190e:	480d      	ldr	r0, [pc, #52]	; (8001944 <USART2_CheckDmaReception+0x11c>)
 8001910:	f7ff fe6a 	bl	80015e8 <LL_USART_EnableDMAReq_RX>


				old_pos = 0;
 8001914:	4b09      	ldr	r3, [pc, #36]	; (800193c <USART2_CheckDmaReception+0x114>)
 8001916:	2200      	movs	r2, #0
 8001918:	801a      	strh	r2, [r3, #0]
 800191a:	e000      	b.n	800191e <USART2_CheckDmaReception+0xf6>
	if(USART2_ProcessData == 0) return;
 800191c:	bf00      	nop

			}
		}
}
 800191e:	3708      	adds	r7, #8
 8001920:	46bd      	mov	sp, r7
 8001922:	bdb0      	pop	{r4, r5, r7, pc}
 8001924:	2000022c 	.word	0x2000022c
 8001928:	40020000 	.word	0x40020000
 800192c:	20000234 	.word	0x20000234
 8001930:	43800000 	.word	0x43800000
 8001934:	42c80000 	.word	0x42c80000
 8001938:	20000238 	.word	0x20000238
 800193c:	20000230 	.word	0x20000230
 8001940:	2000023c 	.word	0x2000023c
 8001944:	40004400 	.word	0x40004400

08001948 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001948:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001980 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800194c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800194e:	e003      	b.n	8001958 <LoopCopyDataInit>

08001950 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001950:	4b0c      	ldr	r3, [pc, #48]	; (8001984 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001952:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001954:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001956:	3104      	adds	r1, #4

08001958 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001958:	480b      	ldr	r0, [pc, #44]	; (8001988 <LoopForever+0xa>)
	ldr	r3, =_edata
 800195a:	4b0c      	ldr	r3, [pc, #48]	; (800198c <LoopForever+0xe>)
	adds	r2, r0, r1
 800195c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800195e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001960:	d3f6      	bcc.n	8001950 <CopyDataInit>
	ldr	r2, =_sbss
 8001962:	4a0b      	ldr	r2, [pc, #44]	; (8001990 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001964:	e002      	b.n	800196c <LoopFillZerobss>

08001966 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001966:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001968:	f842 3b04 	str.w	r3, [r2], #4

0800196c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800196c:	4b09      	ldr	r3, [pc, #36]	; (8001994 <LoopForever+0x16>)
	cmp	r2, r3
 800196e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001970:	d3f9      	bcc.n	8001966 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001972:	f7ff f901 	bl	8000b78 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001976:	f001 f845 	bl	8002a04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800197a:	f7fe fe03 	bl	8000584 <main>

0800197e <LoopForever>:

LoopForever:
    b LoopForever
 800197e:	e7fe      	b.n	800197e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001980:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8001984:	08002d68 	.word	0x08002d68
	ldr	r0, =_sdata
 8001988:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800198c:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8001990:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8001994:	2000033c 	.word	0x2000033c

08001998 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001998:	e7fe      	b.n	8001998 <ADC1_2_IRQHandler>

0800199a <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800199a:	b480      	push	{r7}
 800199c:	b089      	sub	sp, #36	; 0x24
 800199e:	af00      	add	r7, sp, #0
 80019a0:	60f8      	str	r0, [r7, #12]
 80019a2:	60b9      	str	r1, [r7, #8]
 80019a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	fa93 f3a3 	rbit	r3, r3
 80019b4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	fab3 f383 	clz	r3, r3
 80019bc:	b2db      	uxtb	r3, r3
 80019be:	005b      	lsls	r3, r3, #1
 80019c0:	2103      	movs	r1, #3
 80019c2:	fa01 f303 	lsl.w	r3, r1, r3
 80019c6:	43db      	mvns	r3, r3
 80019c8:	401a      	ands	r2, r3
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ce:	69fb      	ldr	r3, [r7, #28]
 80019d0:	fa93 f3a3 	rbit	r3, r3
 80019d4:	61bb      	str	r3, [r7, #24]
  return result;
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	fab3 f383 	clz	r3, r3
 80019dc:	b2db      	uxtb	r3, r3
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	6879      	ldr	r1, [r7, #4]
 80019e2:	fa01 f303 	lsl.w	r3, r1, r3
 80019e6:	431a      	orrs	r2, r3
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	601a      	str	r2, [r3, #0]
}
 80019ec:	bf00      	nop
 80019ee:	3724      	adds	r7, #36	; 0x24
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	60f8      	str	r0, [r7, #12]
 8001a00:	60b9      	str	r1, [r7, #8]
 8001a02:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	43db      	mvns	r3, r3
 8001a0c:	401a      	ands	r2, r3
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	6879      	ldr	r1, [r7, #4]
 8001a12:	fb01 f303 	mul.w	r3, r1, r3
 8001a16:	431a      	orrs	r2, r3
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	605a      	str	r2, [r3, #4]
}
 8001a1c:	bf00      	nop
 8001a1e:	3714      	adds	r7, #20
 8001a20:	46bd      	mov	sp, r7
 8001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a26:	4770      	bx	lr

08001a28 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b089      	sub	sp, #36	; 0x24
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	60b9      	str	r1, [r7, #8]
 8001a32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3c:	697b      	ldr	r3, [r7, #20]
 8001a3e:	fa93 f3a3 	rbit	r3, r3
 8001a42:	613b      	str	r3, [r7, #16]
  return result;
 8001a44:	693b      	ldr	r3, [r7, #16]
 8001a46:	fab3 f383 	clz	r3, r3
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	005b      	lsls	r3, r3, #1
 8001a4e:	2103      	movs	r1, #3
 8001a50:	fa01 f303 	lsl.w	r3, r1, r3
 8001a54:	43db      	mvns	r3, r3
 8001a56:	401a      	ands	r2, r3
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	61bb      	str	r3, [r7, #24]
  return result;
 8001a64:	69bb      	ldr	r3, [r7, #24]
 8001a66:	fab3 f383 	clz	r3, r3
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	fa01 f303 	lsl.w	r3, r1, r3
 8001a74:	431a      	orrs	r2, r3
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8001a7a:	bf00      	nop
 8001a7c:	3724      	adds	r7, #36	; 0x24
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8001a86:	b480      	push	{r7}
 8001a88:	b089      	sub	sp, #36	; 0x24
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	60f8      	str	r0, [r7, #12]
 8001a8e:	60b9      	str	r1, [r7, #8]
 8001a90:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	68da      	ldr	r2, [r3, #12]
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	fa93 f3a3 	rbit	r3, r3
 8001aa0:	613b      	str	r3, [r7, #16]
  return result;
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	fab3 f383 	clz	r3, r3
 8001aa8:	b2db      	uxtb	r3, r3
 8001aaa:	005b      	lsls	r3, r3, #1
 8001aac:	2103      	movs	r1, #3
 8001aae:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab2:	43db      	mvns	r3, r3
 8001ab4:	401a      	ands	r2, r3
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	69fb      	ldr	r3, [r7, #28]
 8001abc:	fa93 f3a3 	rbit	r3, r3
 8001ac0:	61bb      	str	r3, [r7, #24]
  return result;
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	fab3 f383 	clz	r3, r3
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	005b      	lsls	r3, r3, #1
 8001acc:	6879      	ldr	r1, [r7, #4]
 8001ace:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	60da      	str	r2, [r3, #12]
}
 8001ad8:	bf00      	nop
 8001ada:	3724      	adds	r7, #36	; 0x24
 8001adc:	46bd      	mov	sp, r7
 8001ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae2:	4770      	bx	lr

08001ae4 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b089      	sub	sp, #36	; 0x24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	6a1a      	ldr	r2, [r3, #32]
 8001af4:	68bb      	ldr	r3, [r7, #8]
 8001af6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	fa93 f3a3 	rbit	r3, r3
 8001afe:	613b      	str	r3, [r7, #16]
  return result;
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	fab3 f383 	clz	r3, r3
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	210f      	movs	r1, #15
 8001b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b10:	43db      	mvns	r3, r3
 8001b12:	401a      	ands	r2, r3
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	fa93 f3a3 	rbit	r3, r3
 8001b1e:	61bb      	str	r3, [r7, #24]
  return result;
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	fab3 f383 	clz	r3, r3
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	6879      	ldr	r1, [r7, #4]
 8001b2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b30:	431a      	orrs	r2, r3
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8001b36:	bf00      	nop
 8001b38:	3724      	adds	r7, #36	; 0x24
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr

08001b42 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8001b42:	b480      	push	{r7}
 8001b44:	b089      	sub	sp, #36	; 0x24
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	60f8      	str	r0, [r7, #12]
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	0a1b      	lsrs	r3, r3, #8
 8001b56:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	fa93 f3a3 	rbit	r3, r3
 8001b5e:	613b      	str	r3, [r7, #16]
  return result;
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	fab3 f383 	clz	r3, r3
 8001b66:	b2db      	uxtb	r3, r3
 8001b68:	009b      	lsls	r3, r3, #2
 8001b6a:	210f      	movs	r1, #15
 8001b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b70:	43db      	mvns	r3, r3
 8001b72:	401a      	ands	r2, r3
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	0a1b      	lsrs	r3, r3, #8
 8001b78:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	fa93 f3a3 	rbit	r3, r3
 8001b80:	61bb      	str	r3, [r7, #24]
  return result;
 8001b82:	69bb      	ldr	r3, [r7, #24]
 8001b84:	fab3 f383 	clz	r3, r3
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	6879      	ldr	r1, [r7, #4]
 8001b8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b92:	431a      	orrs	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8001b98:	bf00      	nop
 8001b9a:	3724      	adds	r7, #36	; 0x24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b088      	sub	sp, #32
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa93 f3a3 	rbit	r3, r3
 8001bba:	613b      	str	r3, [r7, #16]
  return result;
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	fab3 f383 	clz	r3, r3
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001bc6:	e051      	b.n	8001c6c <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	2101      	movs	r1, #1
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d043      	beq.n	8001c66 <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d003      	beq.n	8001bee <LL_GPIO_Init+0x4a>
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	2b02      	cmp	r3, #2
 8001bec:	d10e      	bne.n	8001c0c <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	69b9      	ldr	r1, [r7, #24]
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f7ff ff16 	bl	8001a28 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	6819      	ldr	r1, [r3, #0]
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	461a      	mov	r2, r3
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f7ff fef6 	bl	80019f8 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	691b      	ldr	r3, [r3, #16]
 8001c10:	461a      	mov	r2, r3
 8001c12:	69b9      	ldr	r1, [r7, #24]
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff ff36 	bl	8001a86 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	2b02      	cmp	r3, #2
 8001c20:	d11a      	bne.n	8001c58 <LL_GPIO_Init+0xb4>
 8001c22:	69bb      	ldr	r3, [r7, #24]
 8001c24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	fa93 f3a3 	rbit	r3, r3
 8001c2c:	60bb      	str	r3, [r7, #8]
  return result;
 8001c2e:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8001c30:	fab3 f383 	clz	r3, r3
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	2b07      	cmp	r3, #7
 8001c38:	d807      	bhi.n	8001c4a <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	461a      	mov	r2, r3
 8001c40:	69b9      	ldr	r1, [r7, #24]
 8001c42:	6878      	ldr	r0, [r7, #4]
 8001c44:	f7ff ff4e 	bl	8001ae4 <LL_GPIO_SetAFPin_0_7>
 8001c48:	e006      	b.n	8001c58 <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	69b9      	ldr	r1, [r7, #24]
 8001c52:	6878      	ldr	r0, [r7, #4]
 8001c54:	f7ff ff75 	bl	8001b42 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	69b9      	ldr	r1, [r7, #24]
 8001c60:	6878      	ldr	r0, [r7, #4]
 8001c62:	f7ff fe9a 	bl	800199a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	fa22 f303 	lsr.w	r3, r2, r3
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1a6      	bne.n	8001bc8 <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8001c7a:	2300      	movs	r3, #0
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3720      	adds	r7, #32
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <LL_RCC_HSI_IsReady>:
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <LL_RCC_HSI_IsReady+0x20>)
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f003 0302 	and.w	r3, r3, #2
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	bf0c      	ite	eq
 8001c94:	2301      	moveq	r3, #1
 8001c96:	2300      	movne	r3, #0
 8001c98:	b2db      	uxtb	r3, r3
}
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <LL_RCC_LSE_IsReady>:
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8001cac:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <LL_RCC_LSE_IsReady+0x20>)
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	f003 0302 	and.w	r3, r3, #2
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	bf0c      	ite	eq
 8001cb8:	2301      	moveq	r3, #1
 8001cba:	2300      	movne	r3, #0
 8001cbc:	b2db      	uxtb	r3, r3
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	40021000 	.word	0x40021000

08001ccc <LL_RCC_GetSysClkSource>:
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001cd0:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <LL_RCC_GetSysClkSource+0x18>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f003 030c 	and.w	r3, r3, #12
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	40021000 	.word	0x40021000

08001ce8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001cec:	4b04      	ldr	r3, [pc, #16]	; (8001d00 <LL_RCC_GetAHBPrescaler+0x18>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop
 8001d00:	40021000 	.word	0x40021000

08001d04 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8001d08:	4b04      	ldr	r3, [pc, #16]	; (8001d1c <LL_RCC_GetAPB1Prescaler+0x18>)
 8001d0a:	685b      	ldr	r3, [r3, #4]
 8001d0c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	40021000 	.word	0x40021000

08001d20 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8001d24:	4b04      	ldr	r3, [pc, #16]	; (8001d38 <LL_RCC_GetAPB2Prescaler+0x18>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	40021000 	.word	0x40021000

08001d3c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8001d44:	4b07      	ldr	r3, [pc, #28]	; (8001d64 <LL_RCC_GetUSARTClockSource+0x28>)
 8001d46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d48:	2103      	movs	r1, #3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d50:	401a      	ands	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	061b      	lsls	r3, r3, #24
 8001d56:	4313      	orrs	r3, r2
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	370c      	adds	r7, #12
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d62:	4770      	bx	lr
 8001d64:	40021000 	.word	0x40021000

08001d68 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8001d6c:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <LL_RCC_PLL_GetMainSource+0x18>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000

08001d84 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8001d88:	4b04      	ldr	r3, [pc, #16]	; (8001d9c <LL_RCC_PLL_GetMultiplicator+0x18>)
 8001d8a:	685b      	ldr	r3, [r3, #4]
 8001d8c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	46bd      	mov	sp, r7
 8001d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d98:	4770      	bx	lr
 8001d9a:	bf00      	nop
 8001d9c:	40021000 	.word	0x40021000

08001da0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8001da4:	4b04      	ldr	r3, [pc, #16]	; (8001db8 <LL_RCC_PLL_GetPrediv+0x18>)
 8001da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da8:	f003 030f 	and.w	r3, r3, #15
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	40021000 	.word	0x40021000

08001dbc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001dc4:	f000 f860 	bl	8001e88 <RCC_GetSystemClockFreq>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f000 f87a 	bl	8001ecc <RCC_GetHCLKClockFreq>
 8001dd8:	4602      	mov	r2, r0
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f000 f888 	bl	8001ef8 <RCC_GetPCLK1ClockFreq>
 8001de8:	4602      	mov	r2, r0
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f000 f894 	bl	8001f20 <RCC_GetPCLK2ClockFreq>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	60da      	str	r2, [r3, #12]
}
 8001dfe:	bf00      	nop
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
	...

08001e08 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001e10:	2300      	movs	r3, #0
 8001e12:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d12a      	bne.n	8001e70 <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001e1a:	6878      	ldr	r0, [r7, #4]
 8001e1c:	f7ff ff8e 	bl	8001d3c <LL_RCC_GetUSARTClockSource>
 8001e20:	4603      	mov	r3, r0
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d00f      	beq.n	8001e46 <LL_RCC_GetUSARTClockFreq+0x3e>
 8001e26:	2b03      	cmp	r3, #3
 8001e28:	d005      	beq.n	8001e36 <LL_RCC_GetUSARTClockFreq+0x2e>
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d114      	bne.n	8001e58 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001e2e:	f000 f82b 	bl	8001e88 <RCC_GetSystemClockFreq>
 8001e32:	60f8      	str	r0, [r7, #12]
        break;
 8001e34:	e021      	b.n	8001e7a <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001e36:	f7ff ff25 	bl	8001c84 <LL_RCC_HSI_IsReady>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d019      	beq.n	8001e74 <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 8001e40:	4b10      	ldr	r3, [pc, #64]	; (8001e84 <LL_RCC_GetUSARTClockFreq+0x7c>)
 8001e42:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001e44:	e016      	b.n	8001e74 <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001e46:	f7ff ff2f 	bl	8001ca8 <LL_RCC_LSE_IsReady>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d013      	beq.n	8001e78 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 8001e50:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e54:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001e56:	e00f      	b.n	8001e78 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001e58:	f000 f816 	bl	8001e88 <RCC_GetSystemClockFreq>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f000 f834 	bl	8001ecc <RCC_GetHCLKClockFreq>
 8001e64:	4603      	mov	r3, r0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 f846 	bl	8001ef8 <RCC_GetPCLK1ClockFreq>
 8001e6c:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8001e6e:	e004      	b.n	8001e7a <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 8001e70:	bf00      	nop
 8001e72:	e002      	b.n	8001e7a <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8001e74:	bf00      	nop
 8001e76:	e000      	b.n	8001e7a <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8001e78:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8001e7a:	68fb      	ldr	r3, [r7, #12]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	007a1200 	.word	0x007a1200

08001e88 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8001e92:	f7ff ff1b 	bl	8001ccc <LL_RCC_GetSysClkSource>
 8001e96:	4603      	mov	r3, r0
 8001e98:	2b04      	cmp	r3, #4
 8001e9a:	d006      	beq.n	8001eaa <RCC_GetSystemClockFreq+0x22>
 8001e9c:	2b08      	cmp	r3, #8
 8001e9e:	d007      	beq.n	8001eb0 <RCC_GetSystemClockFreq+0x28>
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d109      	bne.n	8001eb8 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001ea4:	4b08      	ldr	r3, [pc, #32]	; (8001ec8 <RCC_GetSystemClockFreq+0x40>)
 8001ea6:	607b      	str	r3, [r7, #4]
      break;
 8001ea8:	e009      	b.n	8001ebe <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001eaa:	4b07      	ldr	r3, [pc, #28]	; (8001ec8 <RCC_GetSystemClockFreq+0x40>)
 8001eac:	607b      	str	r3, [r7, #4]
      break;
 8001eae:	e006      	b.n	8001ebe <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8001eb0:	f000 f84a 	bl	8001f48 <RCC_PLL_GetFreqDomain_SYS>
 8001eb4:	6078      	str	r0, [r7, #4]
      break;
 8001eb6:	e002      	b.n	8001ebe <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8001eb8:	4b03      	ldr	r3, [pc, #12]	; (8001ec8 <RCC_GetSystemClockFreq+0x40>)
 8001eba:	607b      	str	r3, [r7, #4]
      break;
 8001ebc:	bf00      	nop
  }

  return frequency;
 8001ebe:	687b      	ldr	r3, [r7, #4]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	007a1200 	.word	0x007a1200

08001ecc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8001ed4:	f7ff ff08 	bl	8001ce8 <LL_RCC_GetAHBPrescaler>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	091b      	lsrs	r3, r3, #4
 8001edc:	f003 030f 	and.w	r3, r3, #15
 8001ee0:	4a04      	ldr	r2, [pc, #16]	; (8001ef4 <RCC_GetHCLKClockFreq+0x28>)
 8001ee2:	5cd3      	ldrb	r3, [r2, r3]
 8001ee4:	461a      	mov	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	40d3      	lsrs	r3, r2
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	08002c1c 	.word	0x08002c1c

08001ef8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001f00:	f7ff ff00 	bl	8001d04 <LL_RCC_GetAPB1Prescaler>
 8001f04:	4603      	mov	r3, r0
 8001f06:	0a1b      	lsrs	r3, r3, #8
 8001f08:	4a04      	ldr	r2, [pc, #16]	; (8001f1c <RCC_GetPCLK1ClockFreq+0x24>)
 8001f0a:	5cd3      	ldrb	r3, [r2, r3]
 8001f0c:	461a      	mov	r2, r3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	40d3      	lsrs	r3, r2
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	3708      	adds	r7, #8
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	08002c2c 	.word	0x08002c2c

08001f20 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001f28:	f7ff fefa 	bl	8001d20 <LL_RCC_GetAPB2Prescaler>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	0adb      	lsrs	r3, r3, #11
 8001f30:	4a04      	ldr	r2, [pc, #16]	; (8001f44 <RCC_GetPCLK2ClockFreq+0x24>)
 8001f32:	5cd3      	ldrb	r3, [r2, r3]
 8001f34:	461a      	mov	r2, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	40d3      	lsrs	r3, r2
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3708      	adds	r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	08002c2c 	.word	0x08002c2c

08001f48 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001f48:	b590      	push	{r4, r7, lr}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	60fb      	str	r3, [r7, #12]
 8001f52:	2300      	movs	r3, #0
 8001f54:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001f56:	f7ff ff07 	bl	8001d68 <LL_RCC_PLL_GetMainSource>
 8001f5a:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <RCC_PLL_GetFreqDomain_SYS+0x22>
 8001f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f66:	d003      	beq.n	8001f70 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8001f68:	e005      	b.n	8001f76 <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8001f6a:	4b14      	ldr	r3, [pc, #80]	; (8001fbc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001f6c:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001f6e:	e005      	b.n	8001f7c <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001f70:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8001f72:	60fb      	str	r3, [r7, #12]
      break;
 8001f74:	e002      	b.n	8001f7c <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8001f76:	4b11      	ldr	r3, [pc, #68]	; (8001fbc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001f78:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001f7a:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8001f7c:	f7ff ff10 	bl	8001da0 <LL_RCC_PLL_GetPrediv>
 8001f80:	4603      	mov	r3, r0
 8001f82:	3301      	adds	r3, #1
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	fbb2 f4f3 	udiv	r4, r2, r3
 8001f8a:	f7ff fefb 	bl	8001d84 <LL_RCC_PLL_GetMultiplicator>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001f94:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001f98:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	fa92 f2a2 	rbit	r2, r2
 8001fa0:	603a      	str	r2, [r7, #0]
  return result;
 8001fa2:	683a      	ldr	r2, [r7, #0]
 8001fa4:	fab2 f282 	clz	r2, r2
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	40d3      	lsrs	r3, r2
 8001fac:	3302      	adds	r3, #2
 8001fae:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3714      	adds	r7, #20
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd90      	pop	{r4, r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	003d0900 	.word	0x003d0900
 8001fc0:	007a1200 	.word	0x007a1200

08001fc4 <LL_TIM_SetPrescaler>:
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b083      	sub	sp, #12
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	683a      	ldr	r2, [r7, #0]
 8001fd2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <LL_TIM_SetAutoReload>:
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr

08001ffc <LL_TIM_SetRepetitionCounter>:
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b083      	sub	sp, #12
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	683a      	ldr	r2, [r7, #0]
 800200a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800200c:	bf00      	nop
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_TIM_OC_SetCompareCH1>:
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	683a      	ldr	r2, [r7, #0]
 8002026:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002028:	bf00      	nop
 800202a:	370c      	adds	r7, #12
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <LL_TIM_OC_SetCompareCH2>:
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	683a      	ldr	r2, [r7, #0]
 8002042:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002044:	bf00      	nop
 8002046:	370c      	adds	r7, #12
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <LL_TIM_OC_SetCompareCH3>:
{
 8002050:	b480      	push	{r7}
 8002052:	b083      	sub	sp, #12
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
 8002058:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	683a      	ldr	r2, [r7, #0]
 800205e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002060:	bf00      	nop
 8002062:	370c      	adds	r7, #12
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_TIM_OC_SetCompareCH4>:
{
 800206c:	b480      	push	{r7}
 800206e:	b083      	sub	sp, #12
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
 8002074:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	683a      	ldr	r2, [r7, #0]
 800207a:	641a      	str	r2, [r3, #64]	; 0x40
}
 800207c:	bf00      	nop
 800207e:	370c      	adds	r7, #12
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr

08002088 <LL_TIM_OC_SetCompareCH5>:
{
 8002088:	b480      	push	{r7}
 800208a:	b083      	sub	sp, #12
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800209c:	bf00      	nop
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <LL_TIM_OC_SetCompareCH6>:
{
 80020a8:	b480      	push	{r7}
 80020aa:	b083      	sub	sp, #12
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	683a      	ldr	r2, [r7, #0]
 80020b6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80020b8:	bf00      	nop
 80020ba:	370c      	adds	r7, #12
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	695b      	ldr	r3, [r3, #20]
 80020d0:	f043 0201 	orr.w	r2, r3, #1
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	615a      	str	r2, [r3, #20]
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e2:	4770      	bx	lr

080020e4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b084      	sub	sp, #16
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a2f      	ldr	r2, [pc, #188]	; (80021b4 <LL_TIM_Init+0xd0>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d007      	beq.n	800210c <LL_TIM_Init+0x28>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002102:	d003      	beq.n	800210c <LL_TIM_Init+0x28>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a2c      	ldr	r2, [pc, #176]	; (80021b8 <LL_TIM_Init+0xd4>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d106      	bne.n	800211a <LL_TIM_Init+0x36>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	4313      	orrs	r3, r2
 8002118:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	4a25      	ldr	r2, [pc, #148]	; (80021b4 <LL_TIM_Init+0xd0>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d013      	beq.n	800214a <LL_TIM_Init+0x66>
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002128:	d00f      	beq.n	800214a <LL_TIM_Init+0x66>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4a22      	ldr	r2, [pc, #136]	; (80021b8 <LL_TIM_Init+0xd4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d00b      	beq.n	800214a <LL_TIM_Init+0x66>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	4a21      	ldr	r2, [pc, #132]	; (80021bc <LL_TIM_Init+0xd8>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d007      	beq.n	800214a <LL_TIM_Init+0x66>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a20      	ldr	r2, [pc, #128]	; (80021c0 <LL_TIM_Init+0xdc>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d003      	beq.n	800214a <LL_TIM_Init+0x66>
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a1f      	ldr	r2, [pc, #124]	; (80021c4 <LL_TIM_Init+0xe0>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d106      	bne.n	8002158 <LL_TIM_Init+0x74>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	68db      	ldr	r3, [r3, #12]
 8002154:	4313      	orrs	r3, r2
 8002156:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	689b      	ldr	r3, [r3, #8]
 8002162:	4619      	mov	r1, r3
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f7ff ff3b 	bl	8001fe0 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	881b      	ldrh	r3, [r3, #0]
 800216e:	4619      	mov	r1, r3
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff27 	bl	8001fc4 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	4a0e      	ldr	r2, [pc, #56]	; (80021b4 <LL_TIM_Init+0xd0>)
 800217a:	4293      	cmp	r3, r2
 800217c:	d00b      	beq.n	8002196 <LL_TIM_Init+0xb2>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	4a0e      	ldr	r2, [pc, #56]	; (80021bc <LL_TIM_Init+0xd8>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d007      	beq.n	8002196 <LL_TIM_Init+0xb2>
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4a0d      	ldr	r2, [pc, #52]	; (80021c0 <LL_TIM_Init+0xdc>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d003      	beq.n	8002196 <LL_TIM_Init+0xb2>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4a0c      	ldr	r2, [pc, #48]	; (80021c4 <LL_TIM_Init+0xe0>)
 8002192:	4293      	cmp	r3, r2
 8002194:	d105      	bne.n	80021a2 <LL_TIM_Init+0xbe>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	7c1b      	ldrb	r3, [r3, #16]
 800219a:	4619      	mov	r1, r3
 800219c:	6878      	ldr	r0, [r7, #4]
 800219e:	f7ff ff2d 	bl	8001ffc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80021a2:	6878      	ldr	r0, [r7, #4]
 80021a4:	f7ff ff8e 	bl	80020c4 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80021a8:	2300      	movs	r3, #0
}
 80021aa:	4618      	mov	r0, r3
 80021ac:	3710      	adds	r7, #16
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	40012c00 	.word	0x40012c00
 80021b8:	40000400 	.word	0x40000400
 80021bc:	40014000 	.word	0x40014000
 80021c0:	40014400 	.word	0x40014400
 80021c4:	40014800 	.word	0x40014800

080021c8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b086      	sub	sp, #24
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021de:	d01f      	beq.n	8002220 <LL_TIM_OC_Init+0x58>
 80021e0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021e4:	d804      	bhi.n	80021f0 <LL_TIM_OC_Init+0x28>
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d00c      	beq.n	8002204 <LL_TIM_OC_Init+0x3c>
 80021ea:	2b10      	cmp	r3, #16
 80021ec:	d011      	beq.n	8002212 <LL_TIM_OC_Init+0x4a>
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
#endif /* TIM_CCER_CC5E */
    default:
      break;
 80021ee:	e033      	b.n	8002258 <LL_TIM_OC_Init+0x90>
  switch (Channel)
 80021f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021f4:	d022      	beq.n	800223c <LL_TIM_OC_Init+0x74>
 80021f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80021fa:	d026      	beq.n	800224a <LL_TIM_OC_Init+0x82>
 80021fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002200:	d015      	beq.n	800222e <LL_TIM_OC_Init+0x66>
      break;
 8002202:	e029      	b.n	8002258 <LL_TIM_OC_Init+0x90>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8002204:	6879      	ldr	r1, [r7, #4]
 8002206:	68f8      	ldr	r0, [r7, #12]
 8002208:	f000 f82c 	bl	8002264 <OC1Config>
 800220c:	4603      	mov	r3, r0
 800220e:	75fb      	strb	r3, [r7, #23]
      break;
 8002210:	e022      	b.n	8002258 <LL_TIM_OC_Init+0x90>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	68f8      	ldr	r0, [r7, #12]
 8002216:	f000 f89f 	bl	8002358 <OC2Config>
 800221a:	4603      	mov	r3, r0
 800221c:	75fb      	strb	r3, [r7, #23]
      break;
 800221e:	e01b      	b.n	8002258 <LL_TIM_OC_Init+0x90>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8002220:	6879      	ldr	r1, [r7, #4]
 8002222:	68f8      	ldr	r0, [r7, #12]
 8002224:	f000 f916 	bl	8002454 <OC3Config>
 8002228:	4603      	mov	r3, r0
 800222a:	75fb      	strb	r3, [r7, #23]
      break;
 800222c:	e014      	b.n	8002258 <LL_TIM_OC_Init+0x90>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	68f8      	ldr	r0, [r7, #12]
 8002232:	f000 f98d 	bl	8002550 <OC4Config>
 8002236:	4603      	mov	r3, r0
 8002238:	75fb      	strb	r3, [r7, #23]
      break;
 800223a:	e00d      	b.n	8002258 <LL_TIM_OC_Init+0x90>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 800223c:	6879      	ldr	r1, [r7, #4]
 800223e:	68f8      	ldr	r0, [r7, #12]
 8002240:	f000 f9ec 	bl	800261c <OC5Config>
 8002244:	4603      	mov	r3, r0
 8002246:	75fb      	strb	r3, [r7, #23]
      break;
 8002248:	e006      	b.n	8002258 <LL_TIM_OC_Init+0x90>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	68f8      	ldr	r0, [r7, #12]
 800224e:	f000 fa43 	bl	80026d8 <OC6Config>
 8002252:	4603      	mov	r3, r0
 8002254:	75fb      	strb	r3, [r7, #23]
      break;
 8002256:	bf00      	nop
  }

  return result;
 8002258:	7dfb      	ldrb	r3, [r7, #23]
}
 800225a:	4618      	mov	r0, r3
 800225c:	3718      	adds	r7, #24
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
	...

08002264 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b086      	sub	sp, #24
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	f023 0201 	bic.w	r2, r3, #1
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f023 0303 	bic.w	r3, r3, #3
 8002292:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800229a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800229e:	683a      	ldr	r2, [r7, #0]
 80022a0:	6812      	ldr	r2, [r2, #0]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	f023 0202 	bic.w	r2, r3, #2
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f023 0201 	bic.w	r2, r3, #1
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	4313      	orrs	r3, r2
 80022c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a20      	ldr	r2, [pc, #128]	; (8002348 <OC1Config+0xe4>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d00b      	beq.n	80022e2 <OC1Config+0x7e>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a1f      	ldr	r2, [pc, #124]	; (800234c <OC1Config+0xe8>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d007      	beq.n	80022e2 <OC1Config+0x7e>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a1e      	ldr	r2, [pc, #120]	; (8002350 <OC1Config+0xec>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d003      	beq.n	80022e2 <OC1Config+0x7e>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a1d      	ldr	r2, [pc, #116]	; (8002354 <OC1Config+0xf0>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d11e      	bne.n	8002320 <OC1Config+0xbc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	f023 0208 	bic.w	r2, r3, #8
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	695b      	ldr	r3, [r3, #20]
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4313      	orrs	r3, r2
 80022f0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	f023 0204 	bic.w	r2, r3, #4
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	4313      	orrs	r3, r2
 8002300:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	699b      	ldr	r3, [r3, #24]
 800230c:	4313      	orrs	r3, r2
 800230e:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	005b      	lsls	r3, r3, #1
 800231c:	4313      	orrs	r3, r2
 800231e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	693a      	ldr	r2, [r7, #16]
 8002324:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	4619      	mov	r1, r3
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff fe70 	bl	8002018 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	697a      	ldr	r2, [r7, #20]
 800233c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800233e:	2300      	movs	r3, #0
}
 8002340:	4618      	mov	r0, r3
 8002342:	3718      	adds	r7, #24
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40012c00 	.word	0x40012c00
 800234c:	40014000 	.word	0x40014000
 8002350:	40014400 	.word	0x40014400
 8002354:	40014800 	.word	0x40014800

08002358 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6a1b      	ldr	r3, [r3, #32]
 8002366:	f023 0210 	bic.w	r2, r3, #16
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800238e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002392:	683a      	ldr	r2, [r7, #0]
 8002394:	6812      	ldr	r2, [r2, #0]
 8002396:	0212      	lsls	r2, r2, #8
 8002398:	4313      	orrs	r3, r2
 800239a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	f023 0220 	bic.w	r2, r3, #32
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	011b      	lsls	r3, r3, #4
 80023a8:	4313      	orrs	r3, r2
 80023aa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	f023 0210 	bic.w	r2, r3, #16
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	011b      	lsls	r3, r3, #4
 80023b8:	4313      	orrs	r3, r2
 80023ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	4a21      	ldr	r2, [pc, #132]	; (8002444 <OC2Config+0xec>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d00b      	beq.n	80023dc <OC2Config+0x84>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	4a20      	ldr	r2, [pc, #128]	; (8002448 <OC2Config+0xf0>)
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d007      	beq.n	80023dc <OC2Config+0x84>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a1f      	ldr	r2, [pc, #124]	; (800244c <OC2Config+0xf4>)
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d003      	beq.n	80023dc <OC2Config+0x84>
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	4a1e      	ldr	r2, [pc, #120]	; (8002450 <OC2Config+0xf8>)
 80023d8:	4293      	cmp	r3, r2
 80023da:	d11f      	bne.n	800241c <OC2Config+0xc4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80023e2:	683b      	ldr	r3, [r7, #0]
 80023e4:	695b      	ldr	r3, [r3, #20]
 80023e6:	019b      	lsls	r3, r3, #6
 80023e8:	4313      	orrs	r3, r2
 80023ea:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	689b      	ldr	r3, [r3, #8]
 80023f6:	019b      	lsls	r3, r3, #6
 80023f8:	4313      	orrs	r3, r2
 80023fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80023fc:	693b      	ldr	r3, [r7, #16]
 80023fe:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4313      	orrs	r3, r2
 800240a:	613b      	str	r3, [r7, #16]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002412:	683b      	ldr	r3, [r7, #0]
 8002414:	69db      	ldr	r3, [r3, #28]
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	4313      	orrs	r3, r2
 800241a:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	693a      	ldr	r2, [r7, #16]
 8002420:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	68db      	ldr	r3, [r3, #12]
 800242c:	4619      	mov	r1, r3
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7ff fe00 	bl	8002034 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	697a      	ldr	r2, [r7, #20]
 8002438:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	3718      	adds	r7, #24
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	40012c00 	.word	0x40012c00
 8002448:	40014000 	.word	0x40014000
 800244c:	40014400 	.word	0x40014400
 8002450:	40014800 	.word	0x40014800

08002454 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b086      	sub	sp, #24
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
 800245c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a1b      	ldr	r3, [r3, #32]
 8002462:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	6a1b      	ldr	r3, [r3, #32]
 800246e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f023 0303 	bic.w	r3, r3, #3
 8002482:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800248a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	6812      	ldr	r2, [r2, #0]
 8002492:	4313      	orrs	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	691b      	ldr	r3, [r3, #16]
 80024a0:	021b      	lsls	r3, r3, #8
 80024a2:	4313      	orrs	r3, r2
 80024a4:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	021b      	lsls	r3, r3, #8
 80024b2:	4313      	orrs	r3, r2
 80024b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	4a21      	ldr	r2, [pc, #132]	; (8002540 <OC3Config+0xec>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d00b      	beq.n	80024d6 <OC3Config+0x82>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a20      	ldr	r2, [pc, #128]	; (8002544 <OC3Config+0xf0>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d007      	beq.n	80024d6 <OC3Config+0x82>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	4a1f      	ldr	r2, [pc, #124]	; (8002548 <OC3Config+0xf4>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d003      	beq.n	80024d6 <OC3Config+0x82>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4a1e      	ldr	r2, [pc, #120]	; (800254c <OC3Config+0xf8>)
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d11f      	bne.n	8002516 <OC3Config+0xc2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	695b      	ldr	r3, [r3, #20]
 80024e0:	029b      	lsls	r3, r3, #10
 80024e2:	4313      	orrs	r3, r2
 80024e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	689b      	ldr	r3, [r3, #8]
 80024f0:	029b      	lsls	r3, r3, #10
 80024f2:	4313      	orrs	r3, r2
 80024f4:	617b      	str	r3, [r7, #20]

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	011b      	lsls	r3, r3, #4
 8002502:	4313      	orrs	r3, r2
 8002504:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8002506:	693b      	ldr	r3, [r7, #16]
 8002508:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	015b      	lsls	r3, r3, #5
 8002512:	4313      	orrs	r3, r2
 8002514:	613b      	str	r3, [r7, #16]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	693a      	ldr	r2, [r7, #16]
 800251a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	4619      	mov	r1, r3
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f7ff fd91 	bl	8002050 <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	697a      	ldr	r2, [r7, #20]
 8002532:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002534:	2300      	movs	r3, #0
}
 8002536:	4618      	mov	r0, r3
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}
 800253e:	bf00      	nop
 8002540:	40012c00 	.word	0x40012c00
 8002544:	40014000 	.word	0x40014000
 8002548:	40014400 	.word	0x40014400
 800254c:	40014800 	.word	0x40014800

08002550 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a1b      	ldr	r3, [r3, #32]
 800255e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6a1b      	ldr	r3, [r3, #32]
 800256a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685b      	ldr	r3, [r3, #4]
 8002570:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	69db      	ldr	r3, [r3, #28]
 8002576:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800257e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002586:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800258a:	683a      	ldr	r2, [r7, #0]
 800258c:	6812      	ldr	r2, [r2, #0]
 800258e:	0212      	lsls	r2, r2, #8
 8002590:	4313      	orrs	r3, r2
 8002592:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8002594:	693b      	ldr	r3, [r7, #16]
 8002596:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	691b      	ldr	r3, [r3, #16]
 800259e:	031b      	lsls	r3, r3, #12
 80025a0:	4313      	orrs	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	031b      	lsls	r3, r3, #12
 80025b0:	4313      	orrs	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4a15      	ldr	r2, [pc, #84]	; (800260c <OC4Config+0xbc>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d00b      	beq.n	80025d4 <OC4Config+0x84>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	4a14      	ldr	r2, [pc, #80]	; (8002610 <OC4Config+0xc0>)
 80025c0:	4293      	cmp	r3, r2
 80025c2:	d007      	beq.n	80025d4 <OC4Config+0x84>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	4a13      	ldr	r2, [pc, #76]	; (8002614 <OC4Config+0xc4>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d003      	beq.n	80025d4 <OC4Config+0x84>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	4a12      	ldr	r2, [pc, #72]	; (8002618 <OC4Config+0xc8>)
 80025d0:	4293      	cmp	r3, r2
 80025d2:	d107      	bne.n	80025e4 <OC4Config+0x94>
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

#if defined(STM32F373xC) || defined(STM32F378xx)
#else
    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	699b      	ldr	r3, [r3, #24]
 80025de:	019b      	lsls	r3, r3, #6
 80025e0:	4313      	orrs	r3, r2
 80025e2:	617b      	str	r3, [r7, #20]
#endif
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	697a      	ldr	r2, [r7, #20]
 80025e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	68fa      	ldr	r2, [r7, #12]
 80025ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	4619      	mov	r1, r3
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7ff fd38 	bl	800206c <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8002602:	2300      	movs	r3, #0
}
 8002604:	4618      	mov	r0, r3
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40012c00 	.word	0x40012c00
 8002610:	40014000 	.word	0x40014000
 8002614:	40014400 	.word	0x40014400
 8002618:	40014800 	.word	0x40014800

0800261c <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
 8002624:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800263c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002644:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	6812      	ldr	r2, [r2, #0]
 800264c:	4313      	orrs	r3, r2
 800264e:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	041b      	lsls	r3, r3, #16
 800265c:	4313      	orrs	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	041b      	lsls	r3, r3, #16
 800266c:	4313      	orrs	r3, r2
 800266e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	4a15      	ldr	r2, [pc, #84]	; (80026c8 <OC5Config+0xac>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d00b      	beq.n	8002690 <OC5Config+0x74>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a14      	ldr	r2, [pc, #80]	; (80026cc <OC5Config+0xb0>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d007      	beq.n	8002690 <OC5Config+0x74>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4a13      	ldr	r2, [pc, #76]	; (80026d0 <OC5Config+0xb4>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d003      	beq.n	8002690 <OC5Config+0x74>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a12      	ldr	r2, [pc, #72]	; (80026d4 <OC5Config+0xb8>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d109      	bne.n	80026a4 <OC5Config+0x88>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	021b      	lsls	r3, r3, #8
 800269e:	431a      	orrs	r2, r3
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68ba      	ldr	r2, [r7, #8]
 80026a8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	4619      	mov	r1, r3
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff fce9 	bl	8002088 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	68fa      	ldr	r2, [r7, #12]
 80026ba:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3710      	adds	r7, #16
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40012c00 	.word	0x40012c00
 80026cc:	40014000 	.word	0x40014000
 80026d0:	40014400 	.word	0x40014400
 80026d4:	40014800 	.word	0x40014800

080026d8 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80026d8:	b580      	push	{r7, lr}
 80026da:	b084      	sub	sp, #16
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
 80026e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6a1b      	ldr	r3, [r3, #32]
 80026e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6a1b      	ldr	r3, [r3, #32]
 80026f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f8:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002700:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002704:	683a      	ldr	r2, [r7, #0]
 8002706:	6812      	ldr	r2, [r2, #0]
 8002708:	0212      	lsls	r2, r2, #8
 800270a:	4313      	orrs	r3, r2
 800270c:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	051b      	lsls	r3, r3, #20
 800271a:	4313      	orrs	r3, r2
 800271c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	051b      	lsls	r3, r3, #20
 800272a:	4313      	orrs	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	4a14      	ldr	r2, [pc, #80]	; (8002784 <OC6Config+0xac>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d00b      	beq.n	800274e <OC6Config+0x76>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a13      	ldr	r2, [pc, #76]	; (8002788 <OC6Config+0xb0>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d007      	beq.n	800274e <OC6Config+0x76>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a12      	ldr	r2, [pc, #72]	; (800278c <OC6Config+0xb4>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d003      	beq.n	800274e <OC6Config+0x76>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a11      	ldr	r2, [pc, #68]	; (8002790 <OC6Config+0xb8>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d109      	bne.n	8002762 <OC6Config+0x8a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	685b      	ldr	r3, [r3, #4]
 8002752:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	699b      	ldr	r3, [r3, #24]
 800275a:	029b      	lsls	r3, r3, #10
 800275c:	431a      	orrs	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68ba      	ldr	r2, [r7, #8]
 8002766:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	68db      	ldr	r3, [r3, #12]
 800276c:	4619      	mov	r1, r3
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7ff fc9a 	bl	80020a8 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	68fa      	ldr	r2, [r7, #12]
 8002778:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800277a:	2300      	movs	r3, #0
}
 800277c:	4618      	mov	r0, r3
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40012c00 	.word	0x40012c00
 8002788:	40014000 	.word	0x40014000
 800278c:	40014400 	.word	0x40014400
 8002790:	40014800 	.word	0x40014800

08002794 <LL_USART_IsEnabled>:
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f003 0301 	and.w	r3, r3, #1
 80027a4:	2b01      	cmp	r3, #1
 80027a6:	d101      	bne.n	80027ac <LL_USART_IsEnabled+0x18>
 80027a8:	2301      	movs	r3, #1
 80027aa:	e000      	b.n	80027ae <LL_USART_IsEnabled+0x1a>
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	370c      	adds	r7, #12
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr

080027ba <LL_USART_SetStopBitsLength>:
{
 80027ba:	b480      	push	{r7}
 80027bc:	b083      	sub	sp, #12
 80027be:	af00      	add	r7, sp, #0
 80027c0:	6078      	str	r0, [r7, #4]
 80027c2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	431a      	orrs	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	605a      	str	r2, [r3, #4]
}
 80027d4:	bf00      	nop
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <LL_USART_SetHWFlowCtrl>:
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	689b      	ldr	r3, [r3, #8]
 80027ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	431a      	orrs	r2, r3
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	609a      	str	r2, [r3, #8]
}
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr

08002806 <LL_USART_SetBaudRate>:
{
 8002806:	b490      	push	{r4, r7}
 8002808:	b086      	sub	sp, #24
 800280a:	af00      	add	r7, sp, #0
 800280c:	60f8      	str	r0, [r7, #12]
 800280e:	60b9      	str	r1, [r7, #8]
 8002810:	607a      	str	r2, [r7, #4]
 8002812:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800281a:	d116      	bne.n	800284a <LL_USART_SetBaudRate+0x44>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	005a      	lsls	r2, r3, #1
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	085b      	lsrs	r3, r3, #1
 8002824:	441a      	add	r2, r3
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	fbb2 f3f3 	udiv	r3, r2, r3
 800282c:	b29b      	uxth	r3, r3
 800282e:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8002836:	401c      	ands	r4, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	085b      	lsrs	r3, r3, #1
 800283c:	b29b      	uxth	r3, r3
 800283e:	f003 0307 	and.w	r3, r3, #7
 8002842:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	60dc      	str	r4, [r3, #12]
}
 8002848:	e00a      	b.n	8002860 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	085a      	lsrs	r2, r3, #1
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	441a      	add	r2, r3
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	fbb2 f3f3 	udiv	r3, r2, r3
 8002858:	b29b      	uxth	r3, r3
 800285a:	461a      	mov	r2, r3
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	60da      	str	r2, [r3, #12]
}
 8002860:	bf00      	nop
 8002862:	3718      	adds	r7, #24
 8002864:	46bd      	mov	sp, r7
 8002866:	bc90      	pop	{r4, r7}
 8002868:	4770      	bx	lr
	...

0800286c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b088      	sub	sp, #32
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800287a:	2300      	movs	r3, #0
 800287c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f7ff ff88 	bl	8002794 <LL_USART_IsEnabled>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d14e      	bne.n	8002928 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	4b29      	ldr	r3, [pc, #164]	; (8002934 <LL_USART_Init+0xc8>)
 8002890:	4013      	ands	r3, r2
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	6851      	ldr	r1, [r2, #4]
 8002896:	683a      	ldr	r2, [r7, #0]
 8002898:	68d2      	ldr	r2, [r2, #12]
 800289a:	4311      	orrs	r1, r2
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	6912      	ldr	r2, [r2, #16]
 80028a0:	4311      	orrs	r1, r2
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	6992      	ldr	r2, [r2, #24]
 80028a6:	430a      	orrs	r2, r1
 80028a8:	431a      	orrs	r2, r3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	4619      	mov	r1, r3
 80028b4:	6878      	ldr	r0, [r7, #4]
 80028b6:	f7ff ff80 	bl	80027ba <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	4619      	mov	r1, r3
 80028c0:	6878      	ldr	r0, [r7, #4]
 80028c2:	f7ff ff8d 	bl	80027e0 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a1b      	ldr	r2, [pc, #108]	; (8002938 <LL_USART_Init+0xcc>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d104      	bne.n	80028d8 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80028ce:	2000      	movs	r0, #0
 80028d0:	f7ff fa9a 	bl	8001e08 <LL_RCC_GetUSARTClockFreq>
 80028d4:	61b8      	str	r0, [r7, #24]
 80028d6:	e016      	b.n	8002906 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a18      	ldr	r2, [pc, #96]	; (800293c <LL_USART_Init+0xd0>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d107      	bne.n	80028f0 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80028e0:	f107 0308 	add.w	r3, r7, #8
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff fa69 	bl	8001dbc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	61bb      	str	r3, [r7, #24]
 80028ee:	e00a      	b.n	8002906 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a13      	ldr	r2, [pc, #76]	; (8002940 <LL_USART_Init+0xd4>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d106      	bne.n	8002906 <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80028f8:	f107 0308 	add.w	r3, r7, #8
 80028fc:	4618      	mov	r0, r3
 80028fe:	f7ff fa5d 	bl	8001dbc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d00d      	beq.n	8002928 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d009      	beq.n	8002928 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8002914:	2300      	movs	r3, #0
 8002916:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	699a      	ldr	r2, [r3, #24]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	69b9      	ldr	r1, [r7, #24]
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7ff ff6f 	bl	8002806 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002928:	7ffb      	ldrb	r3, [r7, #31]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3720      	adds	r7, #32
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	efff69f3 	.word	0xefff69f3
 8002938:	40013800 	.word	0x40013800
 800293c:	40004400 	.word	0x40004400
 8002940:	40004800 	.word	0x40004800

08002944 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
 800294c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	4a07      	ldr	r2, [pc, #28]	; (8002974 <LL_InitTick+0x30>)
 8002958:	3b01      	subs	r3, #1
 800295a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800295c:	4b05      	ldr	r3, [pc, #20]	; (8002974 <LL_InitTick+0x30>)
 800295e:	2200      	movs	r2, #0
 8002960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002962:	4b04      	ldr	r3, [pc, #16]	; (8002974 <LL_InitTick+0x30>)
 8002964:	2205      	movs	r2, #5
 8002966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr
 8002974:	e000e010 	.word	0xe000e010

08002978 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8002980:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7ff ffdd 	bl	8002944 <LL_InitTick>
}
 800298a:	bf00      	nop
 800298c:	3708      	adds	r7, #8
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
	...

08002994 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002994:	b480      	push	{r7}
 8002996:	b085      	sub	sp, #20
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 800299c:	4b0e      	ldr	r3, [pc, #56]	; (80029d8 <LL_mDelay+0x44>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80029a2:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029aa:	d00c      	beq.n	80029c6 <LL_mDelay+0x32>
  {
    Delay++;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	3301      	adds	r3, #1
 80029b0:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80029b2:	e008      	b.n	80029c6 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80029b4:	4b08      	ldr	r3, [pc, #32]	; (80029d8 <LL_mDelay+0x44>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d002      	beq.n	80029c6 <LL_mDelay+0x32>
    {
      Delay--;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3b01      	subs	r3, #1
 80029c4:	607b      	str	r3, [r7, #4]
  while (Delay)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d1f3      	bne.n	80029b4 <LL_mDelay+0x20>
    }
  }
}
 80029cc:	bf00      	nop
 80029ce:	3714      	adds	r7, #20
 80029d0:	46bd      	mov	sp, r7
 80029d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d6:	4770      	bx	lr
 80029d8:	e000e010 	.word	0xe000e010

080029dc <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80029e4:	4a04      	ldr	r2, [pc, #16]	; (80029f8 <LL_SetSystemCoreClock+0x1c>)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6013      	str	r3, [r2, #0]
}
 80029ea:	bf00      	nop
 80029ec:	370c      	adds	r7, #12
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	2000000c 	.word	0x2000000c

080029fc <atoi>:
 80029fc:	220a      	movs	r2, #10
 80029fe:	2100      	movs	r1, #0
 8002a00:	f000 b8ba 	b.w	8002b78 <strtol>

08002a04 <__libc_init_array>:
 8002a04:	b570      	push	{r4, r5, r6, lr}
 8002a06:	4e0d      	ldr	r6, [pc, #52]	; (8002a3c <__libc_init_array+0x38>)
 8002a08:	4c0d      	ldr	r4, [pc, #52]	; (8002a40 <__libc_init_array+0x3c>)
 8002a0a:	1ba4      	subs	r4, r4, r6
 8002a0c:	10a4      	asrs	r4, r4, #2
 8002a0e:	2500      	movs	r5, #0
 8002a10:	42a5      	cmp	r5, r4
 8002a12:	d109      	bne.n	8002a28 <__libc_init_array+0x24>
 8002a14:	4e0b      	ldr	r6, [pc, #44]	; (8002a44 <__libc_init_array+0x40>)
 8002a16:	4c0c      	ldr	r4, [pc, #48]	; (8002a48 <__libc_init_array+0x44>)
 8002a18:	f000 f8e6 	bl	8002be8 <_init>
 8002a1c:	1ba4      	subs	r4, r4, r6
 8002a1e:	10a4      	asrs	r4, r4, #2
 8002a20:	2500      	movs	r5, #0
 8002a22:	42a5      	cmp	r5, r4
 8002a24:	d105      	bne.n	8002a32 <__libc_init_array+0x2e>
 8002a26:	bd70      	pop	{r4, r5, r6, pc}
 8002a28:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a2c:	4798      	blx	r3
 8002a2e:	3501      	adds	r5, #1
 8002a30:	e7ee      	b.n	8002a10 <__libc_init_array+0xc>
 8002a32:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002a36:	4798      	blx	r3
 8002a38:	3501      	adds	r5, #1
 8002a3a:	e7f2      	b.n	8002a22 <__libc_init_array+0x1e>
 8002a3c:	08002d60 	.word	0x08002d60
 8002a40:	08002d60 	.word	0x08002d60
 8002a44:	08002d60 	.word	0x08002d60
 8002a48:	08002d64 	.word	0x08002d64

08002a4c <memset>:
 8002a4c:	4402      	add	r2, r0
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d100      	bne.n	8002a56 <memset+0xa>
 8002a54:	4770      	bx	lr
 8002a56:	f803 1b01 	strb.w	r1, [r3], #1
 8002a5a:	e7f9      	b.n	8002a50 <memset+0x4>

08002a5c <strncmp>:
 8002a5c:	b510      	push	{r4, lr}
 8002a5e:	b16a      	cbz	r2, 8002a7c <strncmp+0x20>
 8002a60:	3901      	subs	r1, #1
 8002a62:	1884      	adds	r4, r0, r2
 8002a64:	f810 3b01 	ldrb.w	r3, [r0], #1
 8002a68:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d103      	bne.n	8002a78 <strncmp+0x1c>
 8002a70:	42a0      	cmp	r0, r4
 8002a72:	d001      	beq.n	8002a78 <strncmp+0x1c>
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1f5      	bne.n	8002a64 <strncmp+0x8>
 8002a78:	1a98      	subs	r0, r3, r2
 8002a7a:	bd10      	pop	{r4, pc}
 8002a7c:	4610      	mov	r0, r2
 8002a7e:	e7fc      	b.n	8002a7a <strncmp+0x1e>

08002a80 <_strtol_l.isra.0>:
 8002a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a84:	4680      	mov	r8, r0
 8002a86:	4689      	mov	r9, r1
 8002a88:	4692      	mov	sl, r2
 8002a8a:	461e      	mov	r6, r3
 8002a8c:	460f      	mov	r7, r1
 8002a8e:	463d      	mov	r5, r7
 8002a90:	9808      	ldr	r0, [sp, #32]
 8002a92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002a96:	f000 f885 	bl	8002ba4 <__locale_ctype_ptr_l>
 8002a9a:	4420      	add	r0, r4
 8002a9c:	7843      	ldrb	r3, [r0, #1]
 8002a9e:	f013 0308 	ands.w	r3, r3, #8
 8002aa2:	d132      	bne.n	8002b0a <_strtol_l.isra.0+0x8a>
 8002aa4:	2c2d      	cmp	r4, #45	; 0x2d
 8002aa6:	d132      	bne.n	8002b0e <_strtol_l.isra.0+0x8e>
 8002aa8:	787c      	ldrb	r4, [r7, #1]
 8002aaa:	1cbd      	adds	r5, r7, #2
 8002aac:	2201      	movs	r2, #1
 8002aae:	2e00      	cmp	r6, #0
 8002ab0:	d05d      	beq.n	8002b6e <_strtol_l.isra.0+0xee>
 8002ab2:	2e10      	cmp	r6, #16
 8002ab4:	d109      	bne.n	8002aca <_strtol_l.isra.0+0x4a>
 8002ab6:	2c30      	cmp	r4, #48	; 0x30
 8002ab8:	d107      	bne.n	8002aca <_strtol_l.isra.0+0x4a>
 8002aba:	782b      	ldrb	r3, [r5, #0]
 8002abc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8002ac0:	2b58      	cmp	r3, #88	; 0x58
 8002ac2:	d14f      	bne.n	8002b64 <_strtol_l.isra.0+0xe4>
 8002ac4:	786c      	ldrb	r4, [r5, #1]
 8002ac6:	2610      	movs	r6, #16
 8002ac8:	3502      	adds	r5, #2
 8002aca:	2a00      	cmp	r2, #0
 8002acc:	bf14      	ite	ne
 8002ace:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8002ad2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8002ad6:	2700      	movs	r7, #0
 8002ad8:	fbb1 fcf6 	udiv	ip, r1, r6
 8002adc:	4638      	mov	r0, r7
 8002ade:	fb06 1e1c 	mls	lr, r6, ip, r1
 8002ae2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8002ae6:	2b09      	cmp	r3, #9
 8002ae8:	d817      	bhi.n	8002b1a <_strtol_l.isra.0+0x9a>
 8002aea:	461c      	mov	r4, r3
 8002aec:	42a6      	cmp	r6, r4
 8002aee:	dd23      	ble.n	8002b38 <_strtol_l.isra.0+0xb8>
 8002af0:	1c7b      	adds	r3, r7, #1
 8002af2:	d007      	beq.n	8002b04 <_strtol_l.isra.0+0x84>
 8002af4:	4584      	cmp	ip, r0
 8002af6:	d31c      	bcc.n	8002b32 <_strtol_l.isra.0+0xb2>
 8002af8:	d101      	bne.n	8002afe <_strtol_l.isra.0+0x7e>
 8002afa:	45a6      	cmp	lr, r4
 8002afc:	db19      	blt.n	8002b32 <_strtol_l.isra.0+0xb2>
 8002afe:	fb00 4006 	mla	r0, r0, r6, r4
 8002b02:	2701      	movs	r7, #1
 8002b04:	f815 4b01 	ldrb.w	r4, [r5], #1
 8002b08:	e7eb      	b.n	8002ae2 <_strtol_l.isra.0+0x62>
 8002b0a:	462f      	mov	r7, r5
 8002b0c:	e7bf      	b.n	8002a8e <_strtol_l.isra.0+0xe>
 8002b0e:	2c2b      	cmp	r4, #43	; 0x2b
 8002b10:	bf04      	itt	eq
 8002b12:	1cbd      	addeq	r5, r7, #2
 8002b14:	787c      	ldrbeq	r4, [r7, #1]
 8002b16:	461a      	mov	r2, r3
 8002b18:	e7c9      	b.n	8002aae <_strtol_l.isra.0+0x2e>
 8002b1a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8002b1e:	2b19      	cmp	r3, #25
 8002b20:	d801      	bhi.n	8002b26 <_strtol_l.isra.0+0xa6>
 8002b22:	3c37      	subs	r4, #55	; 0x37
 8002b24:	e7e2      	b.n	8002aec <_strtol_l.isra.0+0x6c>
 8002b26:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8002b2a:	2b19      	cmp	r3, #25
 8002b2c:	d804      	bhi.n	8002b38 <_strtol_l.isra.0+0xb8>
 8002b2e:	3c57      	subs	r4, #87	; 0x57
 8002b30:	e7dc      	b.n	8002aec <_strtol_l.isra.0+0x6c>
 8002b32:	f04f 37ff 	mov.w	r7, #4294967295
 8002b36:	e7e5      	b.n	8002b04 <_strtol_l.isra.0+0x84>
 8002b38:	1c7b      	adds	r3, r7, #1
 8002b3a:	d108      	bne.n	8002b4e <_strtol_l.isra.0+0xce>
 8002b3c:	2322      	movs	r3, #34	; 0x22
 8002b3e:	f8c8 3000 	str.w	r3, [r8]
 8002b42:	4608      	mov	r0, r1
 8002b44:	f1ba 0f00 	cmp.w	sl, #0
 8002b48:	d107      	bne.n	8002b5a <_strtol_l.isra.0+0xda>
 8002b4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b4e:	b102      	cbz	r2, 8002b52 <_strtol_l.isra.0+0xd2>
 8002b50:	4240      	negs	r0, r0
 8002b52:	f1ba 0f00 	cmp.w	sl, #0
 8002b56:	d0f8      	beq.n	8002b4a <_strtol_l.isra.0+0xca>
 8002b58:	b10f      	cbz	r7, 8002b5e <_strtol_l.isra.0+0xde>
 8002b5a:	f105 39ff 	add.w	r9, r5, #4294967295
 8002b5e:	f8ca 9000 	str.w	r9, [sl]
 8002b62:	e7f2      	b.n	8002b4a <_strtol_l.isra.0+0xca>
 8002b64:	2430      	movs	r4, #48	; 0x30
 8002b66:	2e00      	cmp	r6, #0
 8002b68:	d1af      	bne.n	8002aca <_strtol_l.isra.0+0x4a>
 8002b6a:	2608      	movs	r6, #8
 8002b6c:	e7ad      	b.n	8002aca <_strtol_l.isra.0+0x4a>
 8002b6e:	2c30      	cmp	r4, #48	; 0x30
 8002b70:	d0a3      	beq.n	8002aba <_strtol_l.isra.0+0x3a>
 8002b72:	260a      	movs	r6, #10
 8002b74:	e7a9      	b.n	8002aca <_strtol_l.isra.0+0x4a>
	...

08002b78 <strtol>:
 8002b78:	4b08      	ldr	r3, [pc, #32]	; (8002b9c <strtol+0x24>)
 8002b7a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002b7c:	681c      	ldr	r4, [r3, #0]
 8002b7e:	4d08      	ldr	r5, [pc, #32]	; (8002ba0 <strtol+0x28>)
 8002b80:	6a23      	ldr	r3, [r4, #32]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	bf08      	it	eq
 8002b86:	462b      	moveq	r3, r5
 8002b88:	9300      	str	r3, [sp, #0]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	460a      	mov	r2, r1
 8002b8e:	4601      	mov	r1, r0
 8002b90:	4620      	mov	r0, r4
 8002b92:	f7ff ff75 	bl	8002a80 <_strtol_l.isra.0>
 8002b96:	b003      	add	sp, #12
 8002b98:	bd30      	pop	{r4, r5, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000010 	.word	0x20000010
 8002ba0:	20000074 	.word	0x20000074

08002ba4 <__locale_ctype_ptr_l>:
 8002ba4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8002ba8:	4770      	bx	lr

08002baa <__ascii_mbtowc>:
 8002baa:	b082      	sub	sp, #8
 8002bac:	b901      	cbnz	r1, 8002bb0 <__ascii_mbtowc+0x6>
 8002bae:	a901      	add	r1, sp, #4
 8002bb0:	b142      	cbz	r2, 8002bc4 <__ascii_mbtowc+0x1a>
 8002bb2:	b14b      	cbz	r3, 8002bc8 <__ascii_mbtowc+0x1e>
 8002bb4:	7813      	ldrb	r3, [r2, #0]
 8002bb6:	600b      	str	r3, [r1, #0]
 8002bb8:	7812      	ldrb	r2, [r2, #0]
 8002bba:	1c10      	adds	r0, r2, #0
 8002bbc:	bf18      	it	ne
 8002bbe:	2001      	movne	r0, #1
 8002bc0:	b002      	add	sp, #8
 8002bc2:	4770      	bx	lr
 8002bc4:	4610      	mov	r0, r2
 8002bc6:	e7fb      	b.n	8002bc0 <__ascii_mbtowc+0x16>
 8002bc8:	f06f 0001 	mvn.w	r0, #1
 8002bcc:	e7f8      	b.n	8002bc0 <__ascii_mbtowc+0x16>

08002bce <__ascii_wctomb>:
 8002bce:	b149      	cbz	r1, 8002be4 <__ascii_wctomb+0x16>
 8002bd0:	2aff      	cmp	r2, #255	; 0xff
 8002bd2:	bf85      	ittet	hi
 8002bd4:	238a      	movhi	r3, #138	; 0x8a
 8002bd6:	6003      	strhi	r3, [r0, #0]
 8002bd8:	700a      	strbls	r2, [r1, #0]
 8002bda:	f04f 30ff 	movhi.w	r0, #4294967295
 8002bde:	bf98      	it	ls
 8002be0:	2001      	movls	r0, #1
 8002be2:	4770      	bx	lr
 8002be4:	4608      	mov	r0, r1
 8002be6:	4770      	bx	lr

08002be8 <_init>:
 8002be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bea:	bf00      	nop
 8002bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bee:	bc08      	pop	{r3}
 8002bf0:	469e      	mov	lr, r3
 8002bf2:	4770      	bx	lr

08002bf4 <_fini>:
 8002bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bf6:	bf00      	nop
 8002bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bfa:	bc08      	pop	{r3}
 8002bfc:	469e      	mov	lr, r3
 8002bfe:	4770      	bx	lr
