#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 18 01:10:02 2019
# Process ID: 38136
# Current directory: C:/Users/10341/ass2_2/ass2_2.runs/synth_1
# Command line: vivado.exe -log four_sixteen_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source four_sixteen_wrapper.tcl
# Log file: C:/Users/10341/ass2_2/ass2_2.runs/synth_1/four_sixteen_wrapper.vds
# Journal file: C:/Users/10341/ass2_2/ass2_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source four_sixteen_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 230.621 ; gain = 5.371
Command: synth_design -top four_sixteen_wrapper -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44696 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 341.480 ; gain = 100.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'four_sixteen_wrapper' [C:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/hdl/four_sixteen_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'four_sixteen' [C:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/synth/four_sixteen.v:13]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_three_eight_0_0' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_three_eight_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_three_eight_0_0' (1#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_three_eight_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_three_eight_1_0' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_three_eight_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_three_eight_1_0' (2#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_three_eight_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_0_1' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_0_1' (3#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_0_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_1_6' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_6_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_1_6' (4#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_6_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_2_2' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_2_2_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_2_2' (5#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_2_2_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_3_1' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_3_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_3_1' (6#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_3_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_4_1' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_4_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_4_1' (7#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_4_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_5_0' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_5_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_5_0' (8#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_5_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_6_0' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_6_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_6_0' (9#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_6_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_7_0' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_7_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_7_0' (10#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_7_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_8_0' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_8_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_8_0' (11#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_8_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_1_7' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_7_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_1_7' (12#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_7_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_1_8' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_8_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_1_8' (13#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_8_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_1_9' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_9_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_1_9' (14#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_9_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_1_10' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_10_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_1_10' (15#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_10_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_2_1' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_2_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_2_1' (16#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_2_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_3_0' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_3_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_3_0' (17#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_3_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_4_0' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_4_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_4_0' (18#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_4_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'four_sixteen_util_vector_logic_1_11' [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_util_vector_logic_1_11' (19#1) [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/realtime/four_sixteen_util_vector_logic_1_11_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen' (20#1) [C:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/synth/four_sixteen.v:13]
INFO: [Synth 8-256] done synthesizing module 'four_sixteen_wrapper' (21#1) [C:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/hdl/four_sixteen_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 393.383 ; gain = 152.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 393.383 ; gain = 152.391
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp19/four_sixteen_three_eight_0_0_in_context.xdc] for cell 'four_sixteen_i/three_eight_0'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp19/four_sixteen_three_eight_0_0_in_context.xdc] for cell 'four_sixteen_i/three_eight_0'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp20/four_sixteen_three_eight_1_0_in_context.xdc] for cell 'four_sixteen_i/three_eight_1'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp20/four_sixteen_three_eight_1_0_in_context.xdc] for cell 'four_sixteen_i/three_eight_1'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp21/four_sixteen_util_vector_logic_0_1_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_0'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp21/four_sixteen_util_vector_logic_0_1_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_0'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp22/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_1'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp22/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_1'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp23/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_2'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp23/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_2'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp24/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_3'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp24/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_3'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp25/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_4'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp25/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_4'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp26/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_5'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp26/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_5'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp27/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_6'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp27/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_6'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp28/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_7'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp28/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_7'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp29/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_8'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp29/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_8'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp30/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_9'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp30/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_9'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp31/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_10'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp31/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_10'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp32/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_11'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp32/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_11'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp33/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_12'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp33/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_12'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp34/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_13'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp34/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_13'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp35/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_14'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp35/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_14'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp36/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_15'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp36/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_15'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp37/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_16'
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/.Xil/Vivado-38136-DESKTOP-PEH8PNC/dcp37/four_sixteen_util_vector_logic_1_9_in_context.xdc] for cell 'four_sixteen_i/util_vector_logic_16'
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.srcs/constrs_1/new/four_sixteen_con.xdc]
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.srcs/constrs_1/new/four_sixteen_con.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/10341/ass2_2/ass2_2.srcs/constrs_1/new/four_sixteen_con.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/four_sixteen_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/four_sixteen_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 706.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 706.828 ; gain = 465.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 706.828 ; gain = 465.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for four_sixteen_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/three_eight_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/three_eight_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for four_sixteen_i/util_vector_logic_9. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 706.828 ; gain = 465.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 706.828 ; gain = 465.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 706.828 ; gain = 465.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 722.711 ; gain = 481.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 722.711 ; gain = 481.719
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 732.246 ; gain = 491.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 732.246 ; gain = 491.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 732.246 ; gain = 491.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 732.246 ; gain = 491.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 732.246 ; gain = 491.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 732.246 ; gain = 491.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 732.246 ; gain = 491.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |four_sixteen_three_eight_0_0        |         1|
|2     |four_sixteen_three_eight_1_0        |         1|
|3     |four_sixteen_util_vector_logic_0_1  |         1|
|4     |four_sixteen_util_vector_logic_1_6  |         1|
|5     |four_sixteen_util_vector_logic_2_2  |         1|
|6     |four_sixteen_util_vector_logic_3_1  |         1|
|7     |four_sixteen_util_vector_logic_4_1  |         1|
|8     |four_sixteen_util_vector_logic_5_0  |         1|
|9     |four_sixteen_util_vector_logic_6_0  |         1|
|10    |four_sixteen_util_vector_logic_7_0  |         1|
|11    |four_sixteen_util_vector_logic_8_0  |         1|
|12    |four_sixteen_util_vector_logic_1_7  |         1|
|13    |four_sixteen_util_vector_logic_1_8  |         1|
|14    |four_sixteen_util_vector_logic_1_9  |         1|
|15    |four_sixteen_util_vector_logic_1_10 |         1|
|16    |four_sixteen_util_vector_logic_2_1  |         1|
|17    |four_sixteen_util_vector_logic_3_0  |         1|
|18    |four_sixteen_util_vector_logic_4_0  |         1|
|19    |four_sixteen_util_vector_logic_1_11 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |four_sixteen_three_eight_0_0        |     1|
|2     |four_sixteen_three_eight_1_0        |     1|
|3     |four_sixteen_util_vector_logic_0_1  |     1|
|4     |four_sixteen_util_vector_logic_1_10 |     1|
|5     |four_sixteen_util_vector_logic_1_11 |     1|
|6     |four_sixteen_util_vector_logic_1_6  |     1|
|7     |four_sixteen_util_vector_logic_1_7  |     1|
|8     |four_sixteen_util_vector_logic_1_8  |     1|
|9     |four_sixteen_util_vector_logic_1_9  |     1|
|10    |four_sixteen_util_vector_logic_2_1  |     1|
|11    |four_sixteen_util_vector_logic_2_2  |     1|
|12    |four_sixteen_util_vector_logic_3_0  |     1|
|13    |four_sixteen_util_vector_logic_3_1  |     1|
|14    |four_sixteen_util_vector_logic_4_0  |     1|
|15    |four_sixteen_util_vector_logic_4_1  |     1|
|16    |four_sixteen_util_vector_logic_5_0  |     1|
|17    |four_sixteen_util_vector_logic_6_0  |     1|
|18    |four_sixteen_util_vector_logic_7_0  |     1|
|19    |four_sixteen_util_vector_logic_8_0  |     1|
|20    |IBUF                                |     5|
|21    |OBUF                                |    16|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |    54|
|2     |  four_sixteen_i |four_sixteen |    33|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 732.246 ; gain = 491.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 732.246 ; gain = 177.809
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 732.246 ; gain = 491.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 743.848 ; gain = 513.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/10341/ass2_2/ass2_2.runs/synth_1/four_sixteen_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file four_sixteen_wrapper_utilization_synth.rpt -pb four_sixteen_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 743.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 01:10:57 2019...
