// Seed: 3973261303
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input uwire id_4
);
  assign {-1 == id_2, id_4, id_0, 1, -1'h0, !id_4} = id_4;
  wire id_6;
endmodule
module module_1 #(
    parameter id_0 = 32'd95
) (
    input  wand  _id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri0  id_3,
    output wand  id_4,
    input  wand  id_5,
    input  tri0  id_6,
    output tri0  id_7
);
  wire [id_0 : -1 'd0] id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_5,
      id_3,
      id_2
  );
  assign modCall_1.id_3 = 0;
  wire id_16;
  assign id_11 = id_5;
endmodule
