# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do 8_bit_updown_counter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Fabian/Documents/Quartus/Task2_2 {C:/Users/Fabian/Documents/Quartus/Task2_2/updown_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:48 on Apr 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Fabian/Documents/Quartus/Task2_2" C:/Users/Fabian/Documents/Quartus/Task2_2/updown_counter.v 
# -- Compiling module updown_counter
# 
# Top level modules:
# 	updown_counter
# End time: 15:47:48 on Apr 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Fabian/Documents/Quartus/Task2_2 {C:/Users/Fabian/Documents/Quartus/Task2_2/clkEnable.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:48 on Apr 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Fabian/Documents/Quartus/Task2_2" C:/Users/Fabian/Documents/Quartus/Task2_2/clkEnable.v 
# -- Compiling module clkEnable
# 
# Top level modules:
# 	clkEnable
# End time: 15:47:48 on Apr 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Fabian/Documents/Quartus/Task2_2 {C:/Users/Fabian/Documents/Quartus/Task2_2/PLL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:48 on Apr 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Fabian/Documents/Quartus/Task2_2" C:/Users/Fabian/Documents/Quartus/Task2_2/PLL.v 
# -- Compiling module PLL
# 
# Top level modules:
# 	PLL
# End time: 15:47:48 on Apr 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Fabian/Documents/Quartus/Task2_2/db {C:/Users/Fabian/Documents/Quartus/Task2_2/db/pll_altpll.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:48 on Apr 07,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Fabian/Documents/Quartus/Task2_2/db" C:/Users/Fabian/Documents/Quartus/Task2_2/db/pll_altpll.v 
# -- Compiling module PLL_altpll
# 
# Top level modules:
# 	PLL_altpll
# End time: 15:47:48 on Apr 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Loading project test
