\hypertarget{stm32h7xx__hal__pwr__ex_8c_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+c}
\label{stm32h7xx__hal__pwr__ex_8c_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_pwr\_ex.c@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Src/stm32h7xx\_hal\_pwr\_ex.c}}
\mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00153}00153\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00154}00154\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal_8h}{stm32h7xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00155}00155\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00165}00165\ \textcolor{preprocessor}{\#ifdef\ HAL\_PWR\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00166}00166\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00167}00167\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00168}00168\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00177}00177\ \textcolor{preprocessor}{\#define\ AVD\_MODE\_IT\ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00010000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00178}00178\ \textcolor{preprocessor}{\#define\ AVD\_MODE\_EVT\ \ \ \ \ \ \ \ \ \ \ \ \ (0x00020000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00179}00179\ \textcolor{preprocessor}{\#define\ AVD\_RISING\_EDGE\ \ \ \ \ \ \ \ \ \ (0x00000001U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00180}00180\ \textcolor{preprocessor}{\#define\ AVD\_FALLING\_EDGE\ \ \ \ \ \ \ \ \ (0x00000002U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00181}00181\ \textcolor{preprocessor}{\#define\ AVD\_RISING\_FALLING\_EDGE\ \ (0x00000003U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00189}00189\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_SETTING\_DELAY\ \ \ (1000U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00197}00197\ \textcolor{comment}{/*\ Wake-\/Up\ Pins\ EXTI\ register\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00198}00198\ \textcolor{preprocessor}{\#if\ defined\ (EXTI\_IMR2\_IM57)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00199}00199\ \textcolor{preprocessor}{\#define\ PWR\_EXTI\_WAKEUP\_PINS\_MASK\ \ (EXTI\_IMR2\_IM55\ |\ EXTI\_IMR2\_IM56\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00200}00200\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM57\ |\ EXTI\_IMR2\_IM58\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00201}00201\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM59\ |\ EXTI\_IMR2\_IM60)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00202}00202\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00203}00203\ \textcolor{preprocessor}{\#define\ PWR\_EXTI\_WAKEUP\_PINS\_MASK\ \ (EXTI\_IMR2\_IM55\ |\ EXTI\_IMR2\_IM56\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00204}00204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ EXTI\_IMR2\_IM58\ |\ EXTI\_IMR2\_IM60)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00205}00205\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (EXTI\_IMR2\_IM57)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00206}00206\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00207}00207\ \textcolor{comment}{/*\ Wake-\/Up\ Pins\ PWR\ Pin\ Pull\ shift\ offsets\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00208}00208\ \textcolor{preprocessor}{\#define\ PWR\_WAKEUP\_PINS\_PULL\_SHIFT\_OFFSET\ (2U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00217}00217\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00218}00218\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00219}00219\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00220}00220\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00221}00221\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00222}00222\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00223}00223\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00314}00314\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gab82eda4de4a2a5ca223d4ec267cf7691}{HAL\_PWREx\_ConfigSupply}}\ (uint32\_t\ SupplySource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00315}00315\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00316}00316\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00318}00318\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00319}00319\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gabb3c500d4d7ea1dc826f52fc9dec2c9e}{IS\_PWR\_SUPPLY}}\ (SupplySource));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00320}00320\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00321}00321\ \ \ \textcolor{comment}{/*\ Check\ if\ supply\ source\ was\ configured\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00322}00322\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_FLAG\_SCUEN)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00323}00323\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga0207e95893b7abc83f1293fe616840b5}{PWR\_FLAG\_SCUEN}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00324}00324\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00325}00325\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3\ \&\ (PWR\_CR3\_SMPSEN\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\_CR3\_LDOEN}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18df5e5c7aaa92d19eb53be04121d143}{PWR\_CR3\_BYPASS}}))\ !=\ (PWR\_CR3\_SMPSEN\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\_CR3\_LDOEN}}))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00326}00326\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_FLAG\_SCUEN)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00327}00327\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00328}00328\ \ \ \ \ \textcolor{comment}{/*\ Check\ supply\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00329}00329\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3\ \&\ \mbox{\hyperlink{group___p_w_r_ex___supply__configuration_ga1763e788c5a8b8dfb5ca1a24a5599dc9}{PWR\_SUPPLY\_CONFIG\_MASK}})\ !=\ SupplySource)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00330}00330\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00331}00331\ \ \ \ \ \ \ \textcolor{comment}{/*\ Supply\ configuration\ update\ locked,\ can't\ apply\ a\ new\ supply\ config\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00332}00332\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00333}00333\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00334}00334\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00335}00335\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00336}00336\ \ \ \ \ \ \ \textcolor{comment}{/*\ Supply\ configuration\ update\ locked,\ but\ new\ supply\ configuration}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00337}00337\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ matches\ with\ old\ supply\ configuration\ :\ nothing\ to\ do}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00338}00338\ \textcolor{comment}{\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00339}00339\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00340}00340\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00341}00341\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00342}00342\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00343}00343\ \ \ \textcolor{comment}{/*\ Set\ the\ power\ supply\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00344}00344\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3,\ \mbox{\hyperlink{group___p_w_r_ex___supply__configuration_ga1763e788c5a8b8dfb5ca1a24a5599dc9}{PWR\_SUPPLY\_CONFIG\_MASK}},\ SupplySource);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00345}00345\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00346}00346\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00347}00347\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00348}00348\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00349}00349\ \ \ \textcolor{comment}{/*\ Wait\ till\ voltage\ level\ flag\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00350}00350\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga5bd94afd068358525b27032e7441b9b2}{PWR\_FLAG\_ACTVOSRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00351}00351\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00352}00352\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ()\ -\/\ tickstart)\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00353}00353\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00354}00354\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00355}00355\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00356}00356\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00357}00357\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00358}00358\ \textcolor{preprocessor}{\#if\ defined\ (SMPS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00359}00359\ \ \ \textcolor{comment}{/*\ When\ the\ SMPS\ supplies\ external\ circuits\ verify\ that\ SDEXTRDY\ flag\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00360}00360\ \ \ \textcolor{keywordflow}{if}\ ((SupplySource\ ==\ PWR\_SMPS\_1V8\_SUPPLIES\_EXT\_AND\_LDO)\ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00361}00361\ \ \ \ \ \ \ (SupplySource\ ==\ PWR\_SMPS\_2V5\_SUPPLIES\_EXT\_AND\_LDO)\ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00362}00362\ \ \ \ \ \ \ (SupplySource\ ==\ PWR\_SMPS\_1V8\_SUPPLIES\_EXT)\ \ \ \ \ \ \ \ \ ||}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00363}00363\ \ \ \ \ \ \ (SupplySource\ ==\ PWR\_SMPS\_2V5\_SUPPLIES\_EXT))}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00364}00364\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00365}00365\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ current\ tick\ number\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00366}00366\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00367}00367\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00368}00368\ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ SMPS\ external\ supply\ ready\ flag\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00369}00369\ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (PWR\_FLAG\_SMPSEXTRDY)\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00370}00370\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00371}00371\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ()\ -\/\ tickstart)\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00372}00372\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00373}00373\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00374}00374\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00375}00375\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00376}00376\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00377}00377\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SMPS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00378}00378\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00379}00379\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00380}00380\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00381}00381\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00386}00386\ uint32\_t\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_gae7b27dc77bfcd916caf85c5307e633dd}{HAL\_PWREx\_GetSupplyConfig}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00387}00387\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00388}00388\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3\ \&\ \mbox{\hyperlink{group___p_w_r_ex___supply__configuration_ga1763e788c5a8b8dfb5ca1a24a5599dc9}{PWR\_SUPPLY\_CONFIG\_MASK}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00389}00389\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00390}00390\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00414}00414\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga1a1e616641c2dc696681ace585d9afb5}{HAL\_PWREx\_ControlVoltageScaling}}\ (uint32\_t\ VoltageScaling)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00415}00415\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00416}00416\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00417}00417\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00418}00418\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00419}00419\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_gab7f9039ed34cc5af3d57606c726e66a2}{IS\_PWR\_REGULATOR\_VOLTAGE}}\ (VoltageScaling));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00420}00420\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00421}00421\ \ \ \textcolor{comment}{/*\ Get\ the\ voltage\ scaling\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00422}00422\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CSR1\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0fd9186e50ca2f1a1eb1a1f26488e}{PWR\_CSR1\_ACTVOS}})\ ==\ VoltageScaling)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00423}00423\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00424}00424\ \ \ \ \ \textcolor{comment}{/*\ Old\ and\ new\ voltage\ scaling\ configuration\ match\ :\ nothing\ to\ do\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00425}00425\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00426}00426\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00427}00427\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00428}00428\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_SRDCR\_VOS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00429}00429\ \ \ \textcolor{comment}{/*\ Set\ the\ voltage\ range\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00430}00430\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>SRDCR,\ PWR\_SRDCR\_VOS,\ VoltageScaling);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00431}00431\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00432}00432\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_PWRCR\_ODEN)\ }\textcolor{comment}{/*\ STM32H74xxx\ and\ STM32H75xxx\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00433}00433\ \ \ \textcolor{keywordflow}{if}\ (VoltageScaling\ ==\ \mbox{\hyperlink{group___p_w_r___regulator___voltage___scale_ga9404895d4f560f186f5ca4169a02fd03}{PWR\_REGULATOR\_VOLTAGE\_SCALE0}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00434}00434\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00435}00435\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\_CR3\_LDOEN}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\_CR3\_LDOEN}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00436}00436\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00437}00437\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ voltage\ range\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00438}00438\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>D3CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5566cb64c9ef928873024d23f3721050}{PWR\_D3CR\_VOS}},\ \mbox{\hyperlink{group___p_w_r___regulator___voltage___scale_ga3b5ca5ab9c19938a14d273825bcf840e}{PWR\_REGULATOR\_VOLTAGE\_SCALE1}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00439}00439\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00440}00440\ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00441}00441\ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00442}00442\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00443}00443\ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ voltage\ level\ flag\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00444}00444\ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga5bd94afd068358525b27032e7441b9b2}{PWR\_FLAG\_ACTVOSRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00445}00445\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00446}00446\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ()\ -\/\ tickstart)\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00447}00447\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00448}00448\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00449}00449\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00450}00450\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00451}00451\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00452}00452\ \ \ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ PWR\ overdrive\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00453}00453\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>PWRCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f9170e7889d38d0660f2fa239c66a7}{SYSCFG\_PWRCR\_ODEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00454}00454\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00455}00455\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00456}00456\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00457}00457\ \ \ \ \ \ \ \textcolor{comment}{/*\ The\ voltage\ scale\ 0\ is\ only\ possible\ when\ LDO\ regulator\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00458}00458\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00459}00459\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00460}00460\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00461}00461\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00462}00462\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00463}00463\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CSR1\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0fd9186e50ca2f1a1eb1a1f26488e}{PWR\_CSR1\_ACTVOS}})\ ==\ \mbox{\hyperlink{group___p_w_r___regulator___voltage___scale_ga3b5ca5ab9c19938a14d273825bcf840e}{PWR\_REGULATOR\_VOLTAGE\_SCALE1}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00464}00464\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00465}00465\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>PWRCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f9170e7889d38d0660f2fa239c66a7}{SYSCFG\_PWRCR\_ODEN}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00466}00466\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00467}00467\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ PWR\ overdrive\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00468}00468\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga3c833fe1c486cb62250ccbca32899cb8}{SYSCFG}}-\/>PWRCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f9170e7889d38d0660f2fa239c66a7}{SYSCFG\_PWRCR\_ODEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00469}00469\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00470}00470\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00471}00471\ \ \ \ \ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00472}00472\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00473}00473\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Wait\ till\ voltage\ level\ flag\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00474}00474\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga5bd94afd068358525b27032e7441b9b2}{PWR\_FLAG\_ACTVOSRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00475}00475\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00476}00476\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ()\ -\/\ tickstart)\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00477}00477\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00478}00478\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00479}00479\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00480}00480\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00481}00481\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00482}00482\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00483}00483\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00484}00484\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ voltage\ range\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00485}00485\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>D3CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5566cb64c9ef928873024d23f3721050}{PWR\_D3CR\_VOS}},\ VoltageScaling);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00486}00486\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00487}00487\ \textcolor{preprocessor}{\#else\ \ }\textcolor{comment}{/*\ STM32H72xxx\ and\ STM32H73xxx\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00488}00488\ \ \ \textcolor{comment}{/*\ Set\ the\ voltage\ range\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00489}00489\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>D3CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5566cb64c9ef928873024d23f3721050}{PWR\_D3CR\_VOS}},\ VoltageScaling);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00490}00490\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SYSCFG\_PWRCR\_ODEN)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00491}00491\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_SRDCR\_VOS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00492}00492\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00493}00493\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00494}00494\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00495}00495\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00496}00496\ \ \ \textcolor{comment}{/*\ Wait\ till\ voltage\ level\ flag\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00497}00497\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga5bd94afd068358525b27032e7441b9b2}{PWR\_FLAG\_ACTVOSRDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00498}00498\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00499}00499\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00500}00500\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00501}00501\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00502}00502\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00503}00503\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00504}00504\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00505}00505\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00506}00506\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00507}00507\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00513}00513\ uint32\_t\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga2978c7160c8d166f1bf2bf39e4bf33f7}{HAL\_PWREx\_GetVoltageRange}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00514}00514\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00515}00515\ \ \ \textcolor{comment}{/*\ Get\ the\ active\ voltage\ scaling\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00516}00516\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CSR1\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0fd9186e50ca2f1a1eb1a1f26488e}{PWR\_CSR1\_ACTVOS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00517}00517\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00518}00518\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00539}00539\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga275edcbcbee332052a51931afa19db81}{HAL\_PWREx\_ControlStopModeVoltageScaling}}\ (uint32\_t\ VoltageScaling)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00540}00540\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00541}00541\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00542}00542\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga7d24202b56ce1146aa6148634815a9e5}{IS\_PWR\_STOP\_MODE\_REGULATOR\_VOLTAGE}}\ (VoltageScaling));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00543}00543\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00544}00544\ \ \ \textcolor{comment}{/*\ Return\ the\ stop\ mode\ voltage\ range\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00545}00545\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0305ff376903b25be0c2b855b54766}{PWR\_CR1\_SVOS}},\ VoltageScaling);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00546}00546\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00547}00547\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00548}00548\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00549}00549\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00554}00554\ uint32\_t\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group1_ga64e8604cf9e7514ee2e3ef7dd89949f9}{HAL\_PWREx\_GetStopModeVoltageRange}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00555}00555\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00556}00556\ \ \ \textcolor{comment}{/*\ Return\ the\ stop\ voltage\ scaling\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00557}00557\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0305ff376903b25be0c2b855b54766}{PWR\_CR1\_SVOS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00558}00558\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00713}00713\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_RETDS\_CD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00740}00740\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnterSTOP2Mode\ (uint32\_t\ Regulator,\ uint8\_t\ STOPEntry)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00741}00741\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00742}00742\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00743}00743\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga03c105070272141c0bab5f2b74469072}{IS\_PWR\_REGULATOR}}\ (Regulator));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00744}00744\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga4a94eb1f400dec6e486fbc229cbea8a0}{IS\_PWR\_STOP\_ENTRY}}\ (STOPEntry));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00745}00745\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00746}00746\ \ \ \textcolor{comment}{/*\ Select\ the\ regulator\ state\ in\ Stop\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00747}00747\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{PWR\_CR1\_LPDS}},\ Regulator);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00748}00748\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00749}00749\ \ \ \textcolor{comment}{/*\ Go\ to\ DStop2\ mode\ (deep\ retention)\ when\ CPU\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00750}00750\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ PWR\_CPUCR\_RETDS\_CD);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00751}00751\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00752}00752\ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ SmartRun\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00753}00753\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ PWR\_CPUCR\_PDDS\_SRD);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00754}00754\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00755}00755\ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00756}00756\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00757}00757\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00758}00758\ \ \ \textcolor{comment}{/*\ Ensure\ that\ all\ instructions\ are\ done\ before\ entering\ STOP\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00759}00759\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00760}00760\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00761}00761\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00762}00762\ \ \ \textcolor{comment}{/*\ Select\ Stop\ mode\ entry\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00763}00763\ \ \ \textcolor{keywordflow}{if}\ (STOPEntry\ ==\ \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\_STOPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00764}00764\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00765}00765\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00766}00766\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00767}00767\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00768}00768\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00769}00769\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00770}00770\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Event\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00771}00771\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00772}00772\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00773}00773\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00774}00774\ \ \ \textcolor{comment}{/*\ Clear\ SLEEPDEEP\ bit\ of\ Cortex-\/Mx\ in\ the\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00775}00775\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00776}00776\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00777}00777\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CPUCR\_RETDS\_CD)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00778}00778\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00817}00817\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_ga92e55863852a5bc90bb65d0df0d1732b}{HAL\_PWREx\_EnterSTOPMode}}\ (uint32\_t\ Regulator,\ uint8\_t\ STOPEntry,\ uint32\_t\ Domain)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00818}00818\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00819}00819\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00820}00820\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga03c105070272141c0bab5f2b74469072}{IS\_PWR\_REGULATOR}}\ (Regulator));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00821}00821\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga4a94eb1f400dec6e486fbc229cbea8a0}{IS\_PWR\_STOP\_ENTRY}}\ (STOPEntry));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00822}00822\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gace9d411313f557c68c1a9520fe4048f4}{IS\_PWR\_DOMAIN}}\ (Domain));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00823}00823\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00824}00824\ \ \ \textcolor{comment}{/*\ Select\ the\ regulator\ state\ in\ Stop\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00825}00825\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc60f674740c4000a25b0e3e50ede47d}{PWR\_CR1\_LPDS}},\ Regulator);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00826}00826\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00827}00827\ \ \ \textcolor{comment}{/*\ Select\ the\ domain\ Power\ Down\ DeepSleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00828}00828\ \ \ \textcolor{keywordflow}{if}\ (Domain\ ==\ \mbox{\hyperlink{group___p_w_r_ex___domains_ga141d074a7d7253638b1f660a51251e4c}{PWR\_D1\_DOMAIN}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00829}00829\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00830}00830\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00831}00831\ \ \ \ \ \textcolor{comment}{/*\ Check\ current\ core\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00832}00832\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ !=\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00833}00833\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00834}00834\ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00835}00835\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ When\ the\ domain\ selected\ and\ the\ cortex-\/mx\ don't\ match,\ entering\ stop}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00836}00836\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ mode\ will\ not\ be\ performed}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00837}00837\ \textcolor{comment}{\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00838}00838\ \ \ \ \ \ \ \textcolor{keywordflow}{return};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00839}00839\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00840}00840\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00841}00841\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00842}00842\ \ \ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ D1/CD\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00843}00843\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49eefe139ecdaf7012ae122292f9f2b2}{PWR\_CPUCR\_PDDS\_D1}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00844}00844\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00845}00845\ \ \ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00846}00846\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00847}00847\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00848}00848\ \ \ \ \ \textcolor{comment}{/*\ Ensure\ that\ all\ instructions\ are\ done\ before\ entering\ STOP\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00849}00849\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00850}00850\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00851}00851\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00852}00852\ \ \ \ \ \textcolor{comment}{/*\ Select\ Stop\ mode\ entry\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00853}00853\ \ \ \ \ \textcolor{keywordflow}{if}\ (STOPEntry\ ==\ \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\_STOPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00854}00854\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00855}00855\ \ \ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00856}00856\ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00857}00857\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00858}00858\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00859}00859\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00860}00860\ \ \ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Event\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00861}00861\ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00862}00862\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00863}00863\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00864}00864\ \ \ \ \ \textcolor{comment}{/*\ Clear\ SLEEPDEEP\ bit\ of\ Cortex-\/Mx\ in\ the\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00865}00865\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00866}00866\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00867}00867\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_PDDS\_D2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00868}00868\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (Domain\ ==\ PWR\_D2\_DOMAIN)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00869}00869\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00870}00870\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00871}00871\ \ \ \ \ \textcolor{comment}{/*\ Check\ current\ core\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00872}00872\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ !=\ CM4\_CPUID)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00873}00873\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00874}00874\ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00875}00875\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ When\ the\ domain\ selected\ and\ the\ cortex-\/mx\ don't\ match,\ entering\ stop}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00876}00876\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ mode\ will\ not\ be\ performed}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00877}00877\ \textcolor{comment}{\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00878}00878\ \ \ \ \ \ \ \textcolor{keywordflow}{return};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00879}00879\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00880}00880\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00881}00881\ \ \ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ D2\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00882}00882\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ PWR\_CPU2CR\_PDDS\_D2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00883}00883\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00884}00884\ \ \ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00885}00885\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00886}00886\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00887}00887\ \ \ \ \ \textcolor{comment}{/*\ Ensure\ that\ all\ instructions\ are\ done\ before\ entering\ STOP\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00888}00888\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00889}00889\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00890}00890\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00891}00891\ \ \ \ \ \textcolor{comment}{/*\ Select\ Stop\ mode\ entry\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00892}00892\ \ \ \ \ \textcolor{keywordflow}{if}\ (STOPEntry\ ==\ \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\_STOPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00893}00893\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00894}00894\ \ \ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00895}00895\ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00896}00896\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00897}00897\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00898}00898\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00899}00899\ \ \ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Event\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00900}00900\ \ \ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00901}00901\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00902}00902\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00903}00903\ \ \ \ \ \textcolor{comment}{/*\ Clear\ SLEEPDEEP\ bit\ of\ Cortex-\/Mx\ in\ the\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00904}00904\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00905}00905\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00906}00906\ \ \ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ D2\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00907}00907\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d847c56f1d197f0f0520b432a90ffb9}{PWR\_CPUCR\_PDDS\_D2}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00908}00908\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00909}00909\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00910}00910\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CPUCR\_PDDS\_D2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00911}00911\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00912}00912\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00913}00913\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00914}00914\ \ \ \ \ \textcolor{comment}{/*\ Check\ current\ core\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00915}00915\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00916}00916\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00917}00917\ \ \ \ \ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ D3\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00918}00918\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00919}00919\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00920}00920\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00921}00921\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00922}00922\ \ \ \ \ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ D3\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00923}00923\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ PWR\_CPU2CR\_PDDS\_D3);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00924}00924\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00925}00925\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00926}00926\ \ \ \ \ \textcolor{comment}{/*\ Keep\ DSTOP\ mode\ when\ D3/SRD\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00927}00927\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00928}00928\ \textcolor{preprocessor}{\#endif\ \ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00929}00929\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00930}00930\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00931}00931\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00940}00940\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gacfc4bcf4412cd614c6226f22bb1a20cb}{HAL\_PWREx\_ClearPendingEvent}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00941}00941\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00942}00942\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00943}00943\ \ \ \textcolor{comment}{/*\ Check\ the\ current\ Core\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00944}00944\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00945}00945\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00946}00946\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00947}00947\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00948}00948\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00949}00949\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00950}00950\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaab4f296d0022b4b10dc0976eb22052f9}{\_\_SEV}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00951}00951\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00952}00952\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00953}00953\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00954}00954\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00955}00955\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00956}00956\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00957}00957\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00987}00987\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_ga7d2dbd9d839bc55a1b7d29012ab9676d}{HAL\_PWREx\_EnterSTANDBYMode}}\ (uint32\_t\ Domain)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00988}00988\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00989}00989\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00990}00990\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gace9d411313f557c68c1a9520fe4048f4}{IS\_PWR\_DOMAIN}}\ (Domain));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00991}00991\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00992}00992\ \ \ \textcolor{comment}{/*\ Select\ the\ domain\ Power\ Down\ DeepSleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00993}00993\ \ \ \textcolor{keywordflow}{if}\ (Domain\ ==\ \mbox{\hyperlink{group___p_w_r_ex___domains_ga141d074a7d7253638b1f660a51251e4c}{PWR\_D1\_DOMAIN}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00994}00994\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00995}00995\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00996}00996\ \ \ \ \ \textcolor{comment}{/*\ Check\ current\ core\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00997}00997\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ !=\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00998}00998\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l00999}00999\ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01000}01000\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ When\ the\ domain\ selected\ and\ the\ cortex-\/mx\ don't\ match,\ entering}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01001}01001\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ standby\ mode\ will\ not\ be\ performed}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01002}01002\ \textcolor{comment}{\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01003}01003\ \ \ \ \ \ \ \textcolor{keywordflow}{return};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01004}01004\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01005}01005\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01006}01006\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01007}01007\ \ \ \ \ \textcolor{comment}{/*\ Allow\ DSTANDBY\ mode\ when\ D1/CD\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01008}01008\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>\ CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49eefe139ecdaf7012ae122292f9f2b2}{PWR\_CPUCR\_PDDS\_D1}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01009}01009\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01010}01010\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01011}01011\ \ \ \ \ \textcolor{comment}{/*\ Allow\ DSTANDBY\ mode\ when\ D1/CD\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01012}01012\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>\ CPU2CR,\ PWR\_CPU2CR\_PDDS\_D1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01013}01013\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01014}01014\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01015}01015\ \ \ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01016}01016\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01017}01017\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01018}01018\ \ \ \ \ \textcolor{comment}{/*\ This\ option\ is\ used\ to\ ensure\ that\ store\ operations\ are\ completed\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01019}01019\ \textcolor{preprocessor}{\#if\ defined\ (\_\_CC\_ARM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01020}01020\ \ \ \ \ \_\_force\_stores\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01021}01021\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_CC\_ARM)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01022}01022\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01023}01023\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01024}01024\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01025}01025\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01026}01026\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_PDDS\_D2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01027}01027\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (Domain\ ==\ PWR\_D2\_DOMAIN)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01028}01028\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01029}01029\ \ \ \ \ \textcolor{comment}{/*\ Allow\ DSTANDBY\ mode\ when\ D2\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01030}01030\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>\ CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d847c56f1d197f0f0520b432a90ffb9}{PWR\_CPUCR\_PDDS\_D2}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01031}01031\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01032}01032\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01033}01033\ \ \ \ \ \textcolor{comment}{/*\ Check\ current\ core\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01034}01034\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ !=\ CM4\_CPUID)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01035}01035\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01036}01036\ \ \ \ \ \ \ \textcolor{comment}{/*}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01037}01037\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ When\ the\ domain\ selected\ and\ the\ cortex-\/mx\ don't\ match,\ entering}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01038}01038\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ standby\ mode\ will\ not\ be\ performed}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01039}01039\ \textcolor{comment}{\ \ \ \ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01040}01040\ \ \ \ \ \ \ \textcolor{keywordflow}{return};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01041}01041\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01042}01042\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01043}01043\ \ \ \ \ \textcolor{comment}{/*\ Allow\ DSTANDBY\ mode\ when\ D2\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01044}01044\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>\ CPU2CR,\ PWR\_CPU2CR\_PDDS\_D2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01045}01045\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01046}01046\ \ \ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01047}01047\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01048}01048\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01049}01049\ \ \ \ \ \textcolor{comment}{/*\ This\ option\ is\ used\ to\ ensure\ that\ store\ operations\ are\ completed\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01050}01050\ \textcolor{preprocessor}{\#if\ defined\ (\_\_CC\_ARM)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01051}01051\ \ \ \ \ \_\_force\_stores\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01052}01052\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (\_\_CC\_ARM)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01053}01053\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01054}01054\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01055}01055\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01056}01056\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01057}01057\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01058}01058\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CPUCR\_PDDS\_D2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01059}01059\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01060}01060\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01061}01061\ \ \ \ \ \textcolor{comment}{/*\ Allow\ DSTANDBY\ mode\ when\ D3/SRD\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01062}01062\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7939570e266aa5f257e8314f14154bb7}{PWR\_CPUCR\_PDDS\_D3}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01063}01063\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01064}01064\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01065}01065\ \ \ \ \ \textcolor{comment}{/*\ Allow\ DSTANDBY\ mode\ when\ D3/SRD\ domain\ enters\ Deepsleep\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01066}01066\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ PWR\_CPU2CR\_PDDS\_D3);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01067}01067\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01068}01068\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01069}01069\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01070}01070\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01082}01082\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_ga59662ee3b52053e6164d099d2d133ebc}{HAL\_PWREx\_ConfigD3Domain}}\ (uint32\_t\ D3State)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01083}01083\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01084}01084\ \ \ \textcolor{comment}{/*\ Check\ the\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01085}01085\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga9ffc3e752d2a6fec00fd7c8df99c860b}{IS\_D3\_STATE}}\ (D3State));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01086}01086\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01087}01087\ \ \ \textcolor{comment}{/*\ Keep\ D3/SRD\ in\ run\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01088}01088\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf5c1446a0dda567000b561094f31c2}{PWR\_CPUCR\_RUN\_D3}},\ D3State);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01089}01089\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01090}01090\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01091}01091\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01102}01102\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_ClearDomainFlags\ (uint32\_t\ DomainFlags)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01103}01103\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01104}01104\ \ \ \textcolor{comment}{/*\ Check\ the\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01105}01105\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (IS\_PWR\_DOMAIN\_FLAG\ (DomainFlags));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01106}01106\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01107}01107\ \ \ \textcolor{comment}{/*\ D1\ CPU\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01108}01108\ \ \ \textcolor{keywordflow}{if}\ (DomainFlags\ ==\ PWR\_D1\_DOMAIN\_FLAGS)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01109}01109\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01110}01110\ \ \ \ \ \textcolor{comment}{/*\ Clear\ D1\ domain\ flags\ (HOLD2F,\ STOPF,\ SBF,\ SBF\_D1,\ and\ SBF\_D2)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01111}01111\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga852ddeb6ccda1c58d5674b856b122b17}{PWR\_CPUCR\_CSSF}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01112}01112\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01113}01113\ \ \ \textcolor{comment}{/*\ D2\ CPU\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01114}01114\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (DomainFlags\ ==\ PWR\_D2\_DOMAIN\_FLAGS)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01115}01115\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01116}01116\ \ \ \ \ \textcolor{comment}{/*\ Clear\ D2\ domain\ flags\ (HOLD1F,\ STOPF,\ SBF,\ SBF\_D1,\ and\ SBF\_D2)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01117}01117\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ PWR\_CPU2CR\_CSSF);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01118}01118\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01119}01119\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01120}01120\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01121}01121\ \ \ \ \ \textcolor{comment}{/*\ Clear\ D1\ domain\ flags\ (HOLD2F,\ STOPF,\ SBF,\ SBF\_D1,\ and\ SBF\_D2)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01122}01122\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga852ddeb6ccda1c58d5674b856b122b17}{PWR\_CPUCR\_CSSF}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01123}01123\ \ \ \ \ \textcolor{comment}{/*\ Clear\ D2\ domain\ flags\ (HOLD1F,\ STOPF,\ SBF,\ SBF\_D1,\ and\ SBF\_D2)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01124}01124\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ PWR\_CPU2CR\_CSSF);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01125}01125\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01126}01126\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01127}01127\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01136}01136\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_PWREx\_HoldCore\ (uint32\_t\ CPU)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01137}01137\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01138}01138\ \ \ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01139}01139\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01140}01140\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01141}01141\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (IS\_PWR\_CORE\ (CPU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01142}01142\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01143}01143\ \ \ \textcolor{comment}{/*\ Check\ CPU\ index\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01144}01144\ \ \ \textcolor{keywordflow}{if}\ (CPU\ ==\ PWR\_CORE\_CPU2)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01145}01145\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01146}01146\ \ \ \ \ \textcolor{comment}{/*\ If\ CPU1\ is\ not\ held\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01147}01147\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR\ \&\ PWR\_CPU2CR\_HOLD1)\ !=\ PWR\_CPU2CR\_HOLD1)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01148}01148\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01149}01149\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ HOLD2\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01150}01150\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ PWR\_CPUCR\_HOLD2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01151}01151\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01152}01152\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01153}01153\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01154}01154\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01155}01155\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01156}01156\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01157}01157\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01158}01158\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01159}01159\ \ \ \ \ \textcolor{comment}{/*\ If\ CPU2\ is\ not\ held\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01160}01160\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR\ \&\ PWR\_CPUCR\_HOLD2)\ !=\ PWR\_CPUCR\_HOLD2)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01161}01161\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01162}01162\ \ \ \ \ \ \ \textcolor{comment}{/*\ Set\ HOLD1\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01163}01163\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ PWR\_CPU2CR\_HOLD1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01164}01164\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01165}01165\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01166}01166\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01167}01167\ \ \ \ \ \ \ status\ =\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01168}01168\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01169}01169\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01170}01170\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01171}01171\ \ \ \textcolor{keywordflow}{return}\ status;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01172}01172\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01173}01173\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01185}01185\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_ReleaseCore\ (uint32\_t\ CPU)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01186}01186\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01187}01187\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01188}01188\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (IS\_PWR\_CORE\ (CPU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01189}01189\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01190}01190\ \ \ \textcolor{comment}{/*\ Check\ CPU\ index\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01191}01191\ \ \ \textcolor{keywordflow}{if}\ (CPU\ ==\ PWR\_CORE\_CPU2)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01192}01192\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01193}01193\ \ \ \ \ \textcolor{comment}{/*\ Reset\ HOLD2\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01194}01194\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPUCR,\ PWR\_CPUCR\_HOLD2);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01195}01195\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01196}01196\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01197}01197\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01198}01198\ \ \ \ \ \textcolor{comment}{/*\ Reset\ HOLD1\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01199}01199\ \ \ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CPU2CR,\ PWR\_CPU2CR\_HOLD1);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01200}01200\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01201}01201\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01202}01202\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01203}01203\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01204}01204\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01213}01213\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_ga86c72a23f89c3c335ab784f42536b106}{HAL\_PWREx\_EnableFlashPowerDown}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01214}01214\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01215}01215\ \ \ \textcolor{comment}{/*\ Enable\ the\ Flash\ Power\ Down\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01216}01216\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26543bcca0e8dac03aaa2acd0afd4e2c}{PWR\_CR1\_FLPS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01217}01217\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01218}01218\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01227}01227\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_ga12385932ad48ece7fde94d5c3db5cd19}{HAL\_PWREx\_DisableFlashPowerDown}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01228}01228\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01229}01229\ \ \ \textcolor{comment}{/*\ Disable\ the\ Flash\ Power\ Down\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01230}01230\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26543bcca0e8dac03aaa2acd0afd4e2c}{PWR\_CR1\_FLPS}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01231}01231\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01232}01232\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01233}01233\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CR1\_SRDRAMSO)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01256}01256\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableMemoryShutOff\ (uint32\_t\ MemoryBlock)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01257}01257\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01258}01258\ \ \ \textcolor{comment}{/*\ Check\ the\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01259}01259\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (IS\_PWR\_MEMORY\_BLOCK\ (MemoryBlock));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01260}01260\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01261}01261\ \ \ \textcolor{comment}{/*\ Enable\ memory\ block\ shut-\/off\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01262}01262\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ MemoryBlock);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01263}01263\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01264}01264\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01282}01282\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableMemoryShutOff\ (uint32\_t\ MemoryBlock)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01283}01283\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01284}01284\ \ \ \textcolor{comment}{/*\ Check\ the\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01285}01285\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (IS\_PWR\_MEMORY\_BLOCK\ (MemoryBlock));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01286}01286\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01287}01287\ \ \ \textcolor{comment}{/*\ Disable\ memory\ block\ shut-\/off\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01288}01288\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ MemoryBlock);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01289}01289\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01290}01290\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CR1\_SRDRAMSO)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01291}01291\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01303}01303\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gac3972805d84787d96e79f54a3312158d}{HAL\_PWREx\_EnableWakeUpPin}}\ (\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def}{PWREx\_WakeupPinTypeDef}}\ *sPinParams)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01304}01304\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01305}01305\ \ \ uint32\_t\ pinConfig;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01306}01306\ \ \ uint32\_t\ regMask;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01307}01307\ \ \ \textcolor{keyword}{const}\ uint32\_t\ pullMask\ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d4d277d03905aeac07b79e81c9af0ac}{PWR\_WKUPEPR\_WKUPPUPD1}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01308}01308\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01309}01309\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01310}01310\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\_PWR\_WAKEUP\_PIN}}\ (sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a8eecc4f05e5a9e8bc9ea8c7c80eaa495}{WakeUpPin}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01311}01311\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gaea0b82025f1437d5456ffe51fdde7b8e}{IS\_PWR\_WAKEUP\_PIN\_POLARITY}}\ (sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a5941f1ee4b7148ae7f0d6cae3ad44e19}{PinPolarity}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01312}01312\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga36daf016d16522fa4b33e8fc164eac9f}{IS\_PWR\_WAKEUP\_PIN\_PULL}}\ (sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a878c78d4d322bda72cf15e72f3451c23}{PinPull}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01313}01313\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01314}01314\ \ \ pinConfig\ =\ sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a8eecc4f05e5a9e8bc9ea8c7c80eaa495}{WakeUpPin}}\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01315}01315\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a5941f1ee4b7148ae7f0d6cae3ad44e19}{PinPolarity}}\ <<\ ((\mbox{\hyperlink{group___exported__macros_ga47a8870d71d55cefb3df47cd8c815ec8}{POSITION\_VAL}}(sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a8eecc4f05e5a9e8bc9ea8c7c80eaa495}{WakeUpPin}})\ +\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332c09165ce9280da6e42a11f2e25f48}{PWR\_WKUPEPR\_WKUPP1\_Pos}})\ \&\ 0x1FU))\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01316}01316\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a878c78d4d322bda72cf15e72f3451c23}{PinPull}}\ <<\ (((\mbox{\hyperlink{group___exported__macros_ga47a8870d71d55cefb3df47cd8c815ec8}{POSITION\_VAL}}(sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a8eecc4f05e5a9e8bc9ea8c7c80eaa495}{WakeUpPin}})\ *\ PWR\_WAKEUP\_PINS\_PULL\_SHIFT\_OFFSET)\ +\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564f8cdf21323be95412c749c24ea4d0}{PWR\_WKUPEPR\_WKUPPUPD1\_Pos}})\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01317}01317\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01318}01318\ \ \ regMask\ \ \ =\ sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a8eecc4f05e5a9e8bc9ea8c7c80eaa495}{WakeUpPin}}\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01319}01319\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429746227c2e81c7716695342b77f10e}{PWR\_WKUPEPR\_WKUPP1}}\ <<\ (\mbox{\hyperlink{group___exported__macros_ga47a8870d71d55cefb3df47cd8c815ec8}{POSITION\_VAL}}(sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a8eecc4f05e5a9e8bc9ea8c7c80eaa495}{WakeUpPin}})\ \&\ 0x1FU))\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01320}01320\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (pullMask\ <<\ ((\mbox{\hyperlink{group___exported__macros_ga47a8870d71d55cefb3df47cd8c815ec8}{POSITION\_VAL}}(sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a8eecc4f05e5a9e8bc9ea8c7c80eaa495}{WakeUpPin}})\ *\ PWR\_WAKEUP\_PINS\_PULL\_SHIFT\_OFFSET)\ \&\ 0x1FU));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01321}01321\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01322}01322\ \ \ \textcolor{comment}{/*\ Enable\ and\ Specify\ the\ Wake-\/Up\ pin\ polarity\ and\ the\ pull\ configuration}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01323}01323\ \textcolor{comment}{\ \ \ \ \ for\ the\ event\ detection\ (rising\ or\ falling\ edge)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01324}01324\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPEPR,\ regMask,\ pinConfig);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01325}01325\ \textcolor{preprocessor}{\#ifndef\ DUAL\_CORE}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01326}01326\ \ \ \textcolor{comment}{/*\ Configure\ the\ Wakeup\ Pin\ EXTI\ Line\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01327}01327\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga9189e770cd9b63dadd36683eb9843cac}{EXTI}}-\/>IMR2,\ PWR\_EXTI\_WAKEUP\_PINS\_MASK,\ (sPinParams-\/>\mbox{\hyperlink{struct_p_w_r_ex___wakeup_pin_type_def_a8eecc4f05e5a9e8bc9ea8c7c80eaa495}{WakeUpPin}}\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ba8d8cc4940ecbdb9448be0f6c25c}{EXTI\_IMR2\_IM55\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01328}01328\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01329}01329\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01330}01330\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01345}01345\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gaebd46ebb1bca5f91198b41f048669e90}{HAL\_PWREx\_DisableWakeUpPin}}\ (uint32\_t\ WakeUpPin)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01346}01346\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01347}01347\ \ \ \textcolor{comment}{/*\ Check\ the\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01348}01348\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\_PWR\_WAKEUP\_PIN}}\ (WakeUpPin));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01349}01349\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01350}01350\ \ \ \textcolor{comment}{/*\ Disable\ the\ WakeUpPin\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01351}01351\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPEPR,\ WakeUpPin);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01352}01352\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01353}01353\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01370}01370\ uint32\_t\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_ga3bac26069abaae12c4b7271d838a6bed}{HAL\_PWREx\_GetWakeupFlag}}\ (uint32\_t\ WakeUpFlag)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01371}01371\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01372}01372\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01373}01373\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga581ad994a953ec09595a5ad75a8152ef}{IS\_PWR\_WAKEUP\_FLAG}}\ (WakeUpFlag));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01374}01374\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01375}01375\ \ \ \textcolor{comment}{/*\ Return\ the\ wake\ up\ pin\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01376}01376\ \ \ \textcolor{keywordflow}{return}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPFR\ \&\ WakeUpFlag);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01377}01377\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01395}01395\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_ga9b9912c8f67a107e8fa7d67a296a990b}{HAL\_PWREx\_ClearWakeupFlag}}\ (uint32\_t\ WakeUpFlag)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01396}01396\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01397}01397\ \ \ \textcolor{comment}{/*\ Check\ the\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01398}01398\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga581ad994a953ec09595a5ad75a8152ef}{IS\_PWR\_WAKEUP\_FLAG}}\ (WakeUpFlag));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01399}01399\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01400}01400\ \ \ \textcolor{comment}{/*\ Clear\ the\ wake\ up\ event\ received\ from\ wake\ up\ pin\ x\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01401}01401\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPCR,\ WakeUpFlag);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01402}01402\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01403}01403\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ wake\ up\ event\ is\ well\ cleared\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01404}01404\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPFR\ \&\ WakeUpFlag)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01405}01405\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01406}01406\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01407}01407\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01408}01408\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01409}01409\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01410}01410\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01411}01411\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01417}01417\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_ga64cbd8653f3ee917d93cf81e576ccba7}{HAL\_PWREx\_WAKEUP\_PIN\_IRQHandler}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01418}01418\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01419}01419\ \ \ \textcolor{comment}{/*\ Wakeup\ pin\ EXTI\ line\ interrupt\ detected\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01420}01420\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPFR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3e1821b5493f98f758bef31203d9d4}{PWR\_WKUPFR\_WKUPF1}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01421}01421\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01422}01422\ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ WKUPF1\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01423}01423\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga21189c3a699027e3e932dff6985b2516}{\_\_HAL\_PWR\_CLEAR\_WAKEUPFLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga3fe0883b0c3227e131cb098aa463af8f}{PWR\_FLAG\_WKUP1}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01424}01424\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01425}01425\ \ \ \ \ \textcolor{comment}{/*\ PWR\ WKUP1\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01426}01426\ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gab84e19d88b4d0e437b495c31fedbb4e1}{HAL\_PWREx\_WKUP1\_Callback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01427}01427\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01428}01428\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPFR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c5e67341ec2a5dbe3d01c32e70d49}{PWR\_WKUPFR\_WKUPF2}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01429}01429\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01430}01430\ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ WKUPF2\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01431}01431\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga21189c3a699027e3e932dff6985b2516}{\_\_HAL\_PWR\_CLEAR\_WAKEUPFLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga510c998e1400a11ad43f7dc8243838a2}{PWR\_FLAG\_WKUP2}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01432}01432\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01433}01433\ \ \ \ \ \textcolor{comment}{/*\ PWR\ WKUP2\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01434}01434\ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gae660cade879a98f52e36c90b5b48de83}{HAL\_PWREx\_WKUP2\_Callback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01435}01435\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01436}01436\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPFR\_WKUPF3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01437}01437\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPFR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa847d3e3f9d4256cee5b279f674f81a}{PWR\_WKUPFR\_WKUPF3}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01438}01438\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01439}01439\ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ WKUPF3\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01440}01440\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga21189c3a699027e3e932dff6985b2516}{\_\_HAL\_PWR\_CLEAR\_WAKEUPFLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_gaa7c3bf242988fd18aec0bc8be4f0b940}{PWR\_FLAG\_WKUP3}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01441}01441\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01442}01442\ \ \ \ \ \textcolor{comment}{/*\ PWR\ WKUP3\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01443}01443\ \ \ \ \ HAL\_PWREx\_WKUP3\_Callback\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01444}01444\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01445}01445\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPFR\_WKUPF3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01446}01446\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPFR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c527dcba2e6b9184b62691c6c7984c4}{PWR\_WKUPFR\_WKUPF4}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01447}01447\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01448}01448\ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ WKUPF4\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01449}01449\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga21189c3a699027e3e932dff6985b2516}{\_\_HAL\_PWR\_CLEAR\_WAKEUPFLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga83e4036770189557facc99ca39a7f777}{PWR\_FLAG\_WKUP4}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01450}01450\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01451}01451\ \ \ \ \ \textcolor{comment}{/*\ PWR\ WKUP4\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01452}01452\ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gaa0c43547c5e07909c363aa21b0d0c059}{HAL\_PWREx\_WKUP4\_Callback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01453}01453\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01454}01454\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPFR\_WKUPF5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01455}01455\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>WKUPFR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21fece2f75789e55c06278e06d24b20d}{PWR\_WKUPFR\_WKUPF5}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01456}01456\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01457}01457\ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ WKUPF5\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01458}01458\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga21189c3a699027e3e932dff6985b2516}{\_\_HAL\_PWR\_CLEAR\_WAKEUPFLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga45d1deaeccfb8fe9cfef998e9319967e}{PWR\_FLAG\_WKUP5}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01459}01459\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01460}01460\ \ \ \ \ \textcolor{comment}{/*\ PWR\ WKUP5\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01461}01461\ \ \ \ \ HAL\_PWREx\_WKUP5\_Callback\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01462}01462\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01463}01463\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPFR\_WKUPF5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01464}01464\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01465}01465\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01466}01466\ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ WKUPF6\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01467}01467\ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_ga21189c3a699027e3e932dff6985b2516}{\_\_HAL\_PWR\_CLEAR\_WAKEUPFLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_gab1dfb0a1db62326b5f48f24fdbe2942e}{PWR\_FLAG\_WKUP6}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01468}01468\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01469}01469\ \ \ \ \ \textcolor{comment}{/*\ PWR\ WKUP6\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01470}01470\ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gae0888f77715d03b38ad158fc6ffbe820}{HAL\_PWREx\_WKUP6\_Callback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01471}01471\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01472}01472\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01473}01473\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01478}01478\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gab84e19d88b4d0e437b495c31fedbb4e1}{HAL\_PWREx\_WKUP1\_Callback}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01479}01479\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01480}01480\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01481}01481\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_PWREx\_WKUP1Callback\ can\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01482}01482\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01483}01483\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01484}01484\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01489}01489\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gae660cade879a98f52e36c90b5b48de83}{HAL\_PWREx\_WKUP2\_Callback}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01490}01490\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01491}01491\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01492}01492\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_PWREx\_WKUP2Callback\ can\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01493}01493\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01494}01494\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01495}01495\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01496}01496\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPFR\_WKUPF3)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01501}01501\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WKUP3\_Callback\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01502}01502\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01503}01503\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01504}01504\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_PWREx\_WKUP3Callback\ can\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01505}01505\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01506}01506\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01507}01507\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPFR\_WKUPF3)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01508}01508\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01513}01513\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gaa0c43547c5e07909c363aa21b0d0c059}{HAL\_PWREx\_WKUP4\_Callback}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01514}01514\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01515}01515\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01516}01516\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_PWREx\_WKUP4Callback\ can\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01517}01517\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01518}01518\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01519}01519\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01520}01520\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_WKUPFR\_WKUPF5)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01525}01525\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_WKUP5\_Callback\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01526}01526\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01527}01527\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01528}01528\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_PWREx\_WKUP5Callback\ can\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01529}01529\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01530}01530\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01531}01531\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_WKUPFR\_WKUPF5)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01532}01532\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01537}01537\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group2_gae0888f77715d03b38ad158fc6ffbe820}{HAL\_PWREx\_WKUP6\_Callback}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01538}01538\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01539}01539\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01540}01540\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_PWREx\_WKUP6Callback\ can\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01541}01541\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01542}01542\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01626}01626\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group3_ga21165778ccc2144040c6a935c9f794a7}{HAL\_PWREx\_EnableBkUpReg}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01627}01627\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01628}01628\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01629}01629\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01630}01630\ \ \ \textcolor{comment}{/*\ Enable\ the\ Backup\ regulator\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01631}01631\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8387ab1b7dc6a1d8de702c6bc899c620}{PWR\_CR2\_BREN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01632}01632\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01633}01633\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01634}01634\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01635}01635\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01636}01636\ \ \ \textcolor{comment}{/*\ Wait\ till\ Backup\ regulator\ ready\ flag\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01637}01637\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga4d4937c0a493bc2ff70e7e66c301c191}{PWR\_FLAG\_BRR}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01638}01638\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01639}01639\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01640}01640\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01641}01641\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01642}01642\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01643}01643\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01644}01644\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01645}01645\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01646}01646\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01647}01647\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01652}01652\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group3_gae1b50407389e3ce1132eceb013f823d1}{HAL\_PWREx\_DisableBkUpReg}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01653}01653\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01654}01654\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01655}01655\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01656}01656\ \ \ \textcolor{comment}{/*\ Disable\ the\ Backup\ regulator\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01657}01657\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8387ab1b7dc6a1d8de702c6bc899c620}{PWR\_CR2\_BREN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01658}01658\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01659}01659\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01660}01660\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01661}01661\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01662}01662\ \ \ \textcolor{comment}{/*\ Wait\ till\ Backup\ regulator\ ready\ flag\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01663}01663\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_ga4d4937c0a493bc2ff70e7e66c301c191}{PWR\_FLAG\_BRR}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01664}01664\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01665}01665\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01666}01666\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01667}01667\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01668}01668\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01669}01669\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01670}01670\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01671}01671\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01672}01672\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01673}01673\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01678}01678\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group3_ga41eeb893b473a2ad8dc38b7580855367}{HAL\_PWREx\_EnableUSBReg}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01679}01679\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01680}01680\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01681}01681\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01682}01682\ \ \ \textcolor{comment}{/*\ Enable\ the\ USB\ regulator\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01683}01683\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb4aff167de72e6d0b786abc6d9e45f}{PWR\_CR3\_USBREGEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01684}01684\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01685}01685\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01686}01686\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01687}01687\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01688}01688\ \ \ \textcolor{comment}{/*\ Wait\ till\ the\ USB\ regulator\ ready\ flag\ is\ set\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01689}01689\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_gaf4d814910b4d9757775e08fcad47d8bc}{PWR\_FLAG\_USB33RDY}})\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01690}01690\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01691}01691\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01692}01692\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01693}01693\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01694}01694\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01695}01695\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01696}01696\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01697}01697\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01698}01698\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01699}01699\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01704}01704\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group3_ga5b68eedcf2658278d1a0e4cf5fded1f7}{HAL\_PWREx\_DisableUSBReg}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01705}01705\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01706}01706\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01707}01707\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01708}01708\ \ \ \textcolor{comment}{/*\ Disable\ the\ USB\ regulator\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01709}01709\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb4aff167de72e6d0b786abc6d9e45f}{PWR\_CR3\_USBREGEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01710}01710\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01711}01711\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01712}01712\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01713}01713\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01714}01714\ \ \ \textcolor{comment}{/*\ Wait\ till\ the\ USB\ regulator\ ready\ flag\ is\ reset\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01715}01715\ \ \ \textcolor{keywordflow}{while}(\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{\_\_HAL\_PWR\_GET\_FLAG}}\ (\mbox{\hyperlink{group___p_w_r___flag_gaf4d814910b4d9757775e08fcad47d8bc}{PWR\_FLAG\_USB33RDY}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01716}01716\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01717}01717\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l_gaf2c4f03d53e997a54e1fd5e80daa55c4}{HAL\_GetTick}}()\ -\/\ tickstart\ )\ >\ PWR\_FLAG\_SETTING\_DELAY)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01718}01718\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01719}01719\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01720}01720\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01721}01721\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01722}01722\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01723}01723\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01724}01724\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01725}01725\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01730}01730\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group3_ga05e62a78e5ce1fd820f73c0217b43d07}{HAL\_PWREx\_EnableUSBVoltageDetector}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01731}01731\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01732}01732\ \ \ \textcolor{comment}{/*\ Enable\ the\ USB\ voltage\ detector\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01733}01733\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d45cbf0931adfbbca0af29a7740151}{PWR\_CR3\_USB33DEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01734}01734\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01735}01735\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01740}01740\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group3_gaac62e74afd68b22295c24642ec2bd873}{HAL\_PWREx\_DisableUSBVoltageDetector}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01741}01741\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01742}01742\ \ \ \textcolor{comment}{/*\ Disable\ the\ USB\ voltage\ detector\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01743}01743\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d45cbf0931adfbbca0af29a7740151}{PWR\_CR3\_USB33DEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01744}01744\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01745}01745\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01756}01756\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group3_ga81428cca923da4be91fe441e062a3164}{HAL\_PWREx\_EnableBatteryCharging}}\ (uint32\_t\ ResistorValue)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01757}01757\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01758}01758\ \ \ \textcolor{comment}{/*\ Check\ the\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01759}01759\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga3fa01a4ed0f3f68986664d2b117b3640}{IS\_PWR\_BATTERY\_RESISTOR\_SELECT}}\ (ResistorValue));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01760}01760\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01761}01761\ \ \ \textcolor{comment}{/*\ Specify\ the\ charging\ resistor\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01762}01762\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21807d08cdbb2fbd8f42b731a5d528ce}{PWR\_CR3\_VBRS}},\ ResistorValue);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01763}01763\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01764}01764\ \ \ \textcolor{comment}{/*\ Enable\ the\ Battery\ charging\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01765}01765\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabba4222905284bb54d6f5157883c30b}{PWR\_CR3\_VBE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01766}01766\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01767}01767\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01772}01772\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group3_ga808f86f6f56f380c9863dee7ddf5bff5}{HAL\_PWREx\_DisableBatteryCharging}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01773}01773\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01774}01774\ \ \ \textcolor{comment}{/*\ Disable\ the\ Battery\ charging\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01775}01775\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabba4222905284bb54d6f5157883c30b}{PWR\_CR3\_VBE}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01776}01776\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01777}01777\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01778}01778\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CR1\_BOOSTE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01786}01786\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_EnableAnalogBooster\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01787}01787\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01788}01788\ \ \ \textcolor{comment}{/*\ Enable\ the\ Analog\ voltage\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01789}01789\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ PWR\_CR1\_AVD\_READY);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01790}01790\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01791}01791\ \ \ \textcolor{comment}{/*\ Enable\ VDDA\ booster\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01792}01792\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ PWR\_CR1\_BOOSTE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01793}01793\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01794}01794\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01799}01799\ \textcolor{keywordtype}{void}\ HAL\_PWREx\_DisableAnalogBooster\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01800}01800\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01801}01801\ \ \ \textcolor{comment}{/*\ Disable\ VDDA\ booster\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01802}01802\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ PWR\_CR1\_BOOSTE);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01803}01803\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01804}01804\ \ \ \textcolor{comment}{/*\ Disable\ the\ Analog\ voltage\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01805}01805\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ PWR\_CR1\_AVD\_READY);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01806}01806\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01807}01807\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CR1\_BOOSTE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01862}01862\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_ga1f8a592ccaf1b319e630d75bd8c86a03}{HAL\_PWREx\_EnableMonitoring}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01863}01863\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01864}01864\ \ \ \textcolor{comment}{/*\ Enable\ the\ VBAT\ and\ Temperature\ monitoring\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01865}01865\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga732609af3be64eef8c4c243ce7f1f46c}{PWR\_CR2\_MONEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01866}01866\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01867}01867\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01872}01872\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_ga3d92f7e25e019ef47bd9d79958d279e1}{HAL\_PWREx\_DisableMonitoring}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01873}01873\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01874}01874\ \ \ \textcolor{comment}{/*\ Disable\ the\ VBAT\ and\ Temperature\ monitoring\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01875}01875\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga732609af3be64eef8c4c243ce7f1f46c}{PWR\_CR2\_MONEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01876}01876\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01877}01877\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01883}01883\ uint32\_t\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_ga302e00148942693c7ec8bd2e41f0722c}{HAL\_PWREx\_GetTemperatureLevel}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01884}01884\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01885}01885\ \ \ uint32\_t\ tempLevel,\ regValue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01886}01886\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01887}01887\ \ \ \textcolor{comment}{/*\ Read\ the\ temperature\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01888}01888\ \ \ regValue\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR2,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab519388ffad6698f98ada73c4bf81248}{PWR\_CR2\_TEMPH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186c016996c65b07e913e83155082865}{PWR\_CR2\_TEMPL}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01889}01889\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01890}01890\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ temperature\ is\ below\ the\ threshold\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01891}01891\ \ \ \textcolor{keywordflow}{if}\ (regValue\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga186c016996c65b07e913e83155082865}{PWR\_CR2\_TEMPL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01892}01892\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01893}01893\ \ \ \ \ tempLevel\ =\ \mbox{\hyperlink{group___p_w_r_ex___t_e_m_p___thresholds_ga03500645c1e026f87526040579cb48ff}{PWR\_TEMP\_BELOW\_LOW\_THRESHOLD}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01894}01894\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01895}01895\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ temperature\ is\ above\ the\ threshold\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01896}01896\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (regValue\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab519388ffad6698f98ada73c4bf81248}{PWR\_CR2\_TEMPH}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01897}01897\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01898}01898\ \ \ \ \ tempLevel\ =\ \mbox{\hyperlink{group___p_w_r_ex___t_e_m_p___thresholds_ga9a9c5fe9f348f171e871d8baf26c58e0}{PWR\_TEMP\_ABOVE\_HIGH\_THRESHOLD}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01899}01899\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01900}01900\ \ \ \textcolor{comment}{/*\ The\ temperature\ is\ between\ the\ thresholds\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01901}01901\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01902}01902\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01903}01903\ \ \ \ \ tempLevel\ =\ \mbox{\hyperlink{group___p_w_r_ex___t_e_m_p___thresholds_gaf746dbb8b15ac9c02198a5bef40f01de}{PWR\_TEMP\_BETWEEN\_HIGH\_LOW\_THRESHOLD}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01904}01904\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01905}01905\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01906}01906\ \ \ \textcolor{keywordflow}{return}\ tempLevel;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01907}01907\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01908}01908\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01914}01914\ uint32\_t\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_gac60b256b2ef96c04477ef1ca318695ae}{HAL\_PWREx\_GetVBATLevel}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01915}01915\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01916}01916\ \ \ uint32\_t\ VBATLevel,\ regValue;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01917}01917\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01918}01918\ \ \ \textcolor{comment}{/*\ Read\ the\ VBAT\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01919}01919\ \ \ regValue\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR2,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac411ccef055ec95447cd8b736221e06}{PWR\_CR2\_VBATH}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dd5dc04502cb2bcfbbbad9247d47da}{PWR\_CR2\_VBATL}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01920}01920\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01921}01921\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ VBAT\ is\ below\ the\ threshold\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01922}01922\ \ \ \textcolor{keywordflow}{if}\ (regValue\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dd5dc04502cb2bcfbbbad9247d47da}{PWR\_CR2\_VBATL}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01923}01923\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01924}01924\ \ \ \ \ VBATLevel\ =\ \mbox{\hyperlink{group___p_w_r_ex___v_b_a_t___thresholds_ga8416b5a938410bf5edfc0c4f1e1f9900}{PWR\_VBAT\_BELOW\_LOW\_THRESHOLD}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01925}01925\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01926}01926\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ VBAT\ is\ above\ the\ threshold\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01927}01927\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (regValue\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac411ccef055ec95447cd8b736221e06}{PWR\_CR2\_VBATH}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01928}01928\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01929}01929\ \ \ \ \ VBATLevel\ =\ \mbox{\hyperlink{group___p_w_r_ex___v_b_a_t___thresholds_ga579fec7d754135a07c2c6f213112891d}{PWR\_VBAT\_ABOVE\_HIGH\_THRESHOLD}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01930}01930\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01931}01931\ \ \ \textcolor{comment}{/*\ The\ VBAT\ is\ between\ the\ thresholds\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01932}01932\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01933}01933\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01934}01934\ \ \ \ \ VBATLevel\ =\ \mbox{\hyperlink{group___p_w_r_ex___v_b_a_t___thresholds_ga4da77466e95caa072981e1f40abf4725}{PWR\_VBAT\_BETWEEN\_HIGH\_LOW\_THRESHOLD}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01935}01935\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01936}01936\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01937}01937\ \ \ \textcolor{keywordflow}{return}\ VBATLevel;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01938}01938\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01939}01939\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01940}01940\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CSR1\_MMCVDO)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01945}01945\ PWREx\_MMC\_VoltageLevel\ HAL\_PWREx\_GetMMCVoltage\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01946}01946\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01947}01947\ \ \ PWREx\_MMC\_VoltageLevel\ mmc\_voltage;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01948}01948\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01949}01949\ \ \ \textcolor{comment}{/*\ Check\ voltage\ detector\ output\ on\ VDDMMC\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01950}01950\ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CSR1\ \&\ PWR\_CSR1\_MMCVDO\_Msk)\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01951}01951\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01952}01952\ \ \ \ \ mmc\_voltage\ =\ PWR\_MMC\_VOLTAGE\_BELOW\_1V2;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01953}01953\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01954}01954\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01955}01955\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01956}01956\ \ \ \ \ mmc\_voltage\ =\ PWR\_MMC\_VOLTAGE\_EQUAL\_ABOVE\_1V2;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01957}01957\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01958}01958\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01959}01959\ \ \ \textcolor{keywordflow}{return}\ mmc\_voltage;}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01960}01960\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01961}01961\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CSR1\_MMCVDO)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01962}01962\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01977}01977\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_ga0d9bd19ac8f3b911846754c5e16cb261}{HAL\_PWREx\_ConfigAVD}}\ (\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def}{PWREx\_AVDTypeDef}}\ *sConfigAVD)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01978}01978\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01979}01979\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01980}01980\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga4ae79058bea178927af19a09fb132bb9}{IS\_PWR\_AVD\_LEVEL}}\ (sConfigAVD-\/>\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_a706eefadc16665d7dcaacf7d292c1398}{AVDLevel}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01981}01981\ \ \ \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}\ (\mbox{\hyperlink{group___p_w_r_ex___i_s___p_w_r___definitions_ga6b9484a79026dd997e6dc5a6f765a479}{IS\_PWR\_AVD\_MODE}}\ (sConfigAVD-\/>\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}));}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01982}01982\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01983}01983\ \ \ \textcolor{comment}{/*\ Set\ the\ ALS[18:17]\ bits\ according\ to\ AVDLevel\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01984}01984\ \ \ \mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52667346e07a0e002e149f8e5424f44d}{PWR\_CR1\_ALS}},\ sConfigAVD-\/>\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_a706eefadc16665d7dcaacf7d292c1398}{AVDLevel}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01985}01985\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01986}01986\ \ \ \textcolor{comment}{/*\ Clear\ any\ previous\ config\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01987}01987\ \textcolor{preprocessor}{\#if\ !defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01988}01988\ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga602663b21cd99367a20a53e42d660770}{\_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_EVENT}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01989}01989\ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga87ece977172976ef85a39cdf6a764ba6}{\_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_IT}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01990}01990\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01991}01991\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01992}01992\ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga6b2be4e68f4231caea41729ba6f3bf6f}{\_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_RISING\_EDGE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01993}01993\ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga38fc7068ab1e5a307e756dcd84c4794a}{\_\_HAL\_PWR\_AVD\_EXTI\_DISABLE\_FALLING\_EDGE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01994}01994\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01995}01995\ \textcolor{preprocessor}{\#if\ !defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01996}01996\ \ \ \textcolor{comment}{/*\ Configure\ the\ interrupt\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01997}01997\ \ \ \textcolor{keywordflow}{if}\ ((sConfigAVD-\/>\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \&\ AVD\_MODE\_IT)\ ==\ AVD\_MODE\_IT)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01998}01998\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l01999}01999\ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga4d8f3ab2c24208009d222f90513d3e22}{\_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_IT}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02000}02000\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02001}02001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02002}02002\ \ \ \textcolor{comment}{/*\ Configure\ the\ event\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02003}02003\ \ \ \textcolor{keywordflow}{if}\ ((sConfigAVD-\/>\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \&\ AVD\_MODE\_EVT)\ ==\ AVD\_MODE\_EVT)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02004}02004\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02005}02005\ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga01e4a63775705e1fb3bd35d42eebb174}{\_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_EVENT}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02006}02006\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02007}02007\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ !defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02008}02008\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02009}02009\ \ \ \textcolor{comment}{/*\ Rising\ edge\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02010}02010\ \ \ \textcolor{keywordflow}{if}\ ((sConfigAVD-\/>\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \&\ AVD\_RISING\_EDGE)\ ==\ AVD\_RISING\_EDGE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02011}02011\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02012}02012\ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga010c2e73970f53da9e67d220be626756}{\_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_RISING\_EDGE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02013}02013\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02014}02014\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02015}02015\ \ \ \textcolor{comment}{/*\ Falling\ edge\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02016}02016\ \ \ \textcolor{keywordflow}{if}\ ((sConfigAVD-\/>\mbox{\hyperlink{struct_p_w_r_ex___a_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}\ \&\ AVD\_FALLING\_EDGE)\ ==\ AVD\_FALLING\_EDGE)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02017}02017\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02018}02018\ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaa5cad02e62ed38453ab230ea146cebde}{\_\_HAL\_PWR\_AVD\_EXTI\_ENABLE\_FALLING\_EDGE}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02019}02019\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02020}02020\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02021}02021\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02026}02026\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_gaf7738d42aeef8af98503989d2686f927}{HAL\_PWREx\_EnableAVD}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02027}02027\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02028}02028\ \ \ \textcolor{comment}{/*\ Enable\ the\ Analog\ Voltage\ Detector\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02029}02029\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d3657986e2d92c7f5f72f4422b0a52}{PWR\_CR1\_AVDEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02030}02030\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02031}02031\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02036}02036\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_ga318fe217cf56aded6d1e0d440cd299f0}{HAL\_PWREx\_DisableAVD}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02037}02037\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02038}02038\ \ \ \textcolor{comment}{/*\ Disable\ the\ Analog\ Voltage\ Detector\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02039}02039\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d3657986e2d92c7f5f72f4422b0a52}{PWR\_CR1\_AVDEN}});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02040}02040\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02041}02041\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02047}02047\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_gaf76fcb2383a95d9df7527d11313f5eec}{HAL\_PWREx\_PVD\_AVD\_IRQHandler}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02048}02048\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02049}02049\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ Programmable\ Voltage\ Detector\ is\ enabled\ (PVD)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02050}02050\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d2a44a38ed8ca33fdf883344065bd2}{PWR\_CR1\_PVDEN}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02051}02051\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02052}02052\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02053}02053\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02054}02054\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02055}02055\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02056}02056\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ PWR\ D1/CD\ EXTI\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02057}02057\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___p_w_r___exported___macro_ga5e66fa75359b51066e0731ac1e5ae438}{\_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG}}\ ()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02058}02058\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02059}02059\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWR\ PVD\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02060}02060\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02061}02061\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02062}02062\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ EXTI\ D1/CD\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02063}02063\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___macro_gac0fb2218bc050f5d8fdb1a3f28590352}{\_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02064}02064\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02065}02065\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02066}02066\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02067}02067\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02068}02068\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02069}02069\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ PWR\ EXTI\ D2\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02070}02070\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\_\_HAL\_PWR\_PVD\_EXTID2\_GET\_FLAG\ ()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02071}02071\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02072}02072\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWR\ PVD\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02073}02073\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02074}02074\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02075}02075\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ EXTI\ D2\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02076}02076\ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTID2\_CLEAR\_FLAG();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02077}02077\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02078}02078\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02079}02079\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02080}02080\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02081}02081\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02082}02082\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ Analog\ Voltage\ Detector\ is\ enabled\ (AVD)\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02083}02083\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}\ (\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR1,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5d3657986e2d92c7f5f72f4422b0a52}{PWR\_CR1\_AVDEN}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02084}02084\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02085}02085\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02086}02086\ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___c_o_r_t_e_x___exported___functions___group2_ga45f6b3911259c42d3bf93d18259b4818}{HAL\_GetCurrentCPUID}}\ ()\ ==\ \mbox{\hyperlink{group___c_o_r_t_e_x___c_p_u___identifier_gaa2b743173fe9c5c1350f8920afca34b8}{CM7\_CPUID}})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02087}02087\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02088}02088\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02089}02089\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ PWR\ EXTI\ D1/CD\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02090}02090\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{group___p_w_r_ex___exported___macro_ga45149d5078f1b362959276881577304c}{\_\_HAL\_PWR\_AVD\_EXTI\_GET\_FLAG}}\ ()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02091}02091\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02092}02092\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWR\ AVD\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02093}02093\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_ga0d869e4d2ae1277ce6f2f99a5ec95344}{HAL\_PWREx\_AVDCallback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02094}02094\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02095}02095\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ EXTI\ D1/CD\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02096}02096\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___macro_gaecb184d9739df1bc7f9cb3f87469b177}{\_\_HAL\_PWR\_AVD\_EXTI\_CLEAR\_FLAG}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02097}02097\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02098}02098\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02099}02099\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02100}02100\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02101}02101\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02102}02102\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ PWR\ EXTI\ D2\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02103}02103\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (\_\_HAL\_PWR\_AVD\_EXTID2\_GET\_FLAG\ ()\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02104}02104\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02105}02105\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ PWR\ AVD\ interrupt\ user\ callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02106}02106\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_ga0d869e4d2ae1277ce6f2f99a5ec95344}{HAL\_PWREx\_AVDCallback}}\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02107}02107\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02108}02108\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ PWR\ EXTI\ D2\ pending\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02109}02109\ \ \ \ \ \ \ \ \ \_\_HAL\_PWR\_AVD\_EXTID2\_CLEAR\_FLAG\ ();}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02110}02110\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02111}02111\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02112}02112\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02113}02113\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02114}02114\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02115}02115\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02120}02120\ \_\_weak\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r_ex___exported___functions___group4_ga0d869e4d2ae1277ce6f2f99a5ec95344}{HAL\_PWREx\_AVDCallback}}\ (\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02121}02121\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02122}02122\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified,\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02123}02123\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_PWR\_AVDCallback\ can\ be\ implemented\ in\ the\ user\ file}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02124}02124\ \textcolor{comment}{\ \ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02125}02125\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02134}02134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_PWR\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02135}02135\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr__ex_8c_source_l02144}02144\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
