# oh-my-claude-rtl Architecture Design

## ğŸ¯ Overview

oh-my-claude-rtlì€ ì‹¤ì œ í•˜ë“œì›¨ì–´ ê°œë°œ ì›Œí¬í”Œë¡œìš°ë¥¼ ë°˜ì˜í•œ ë©€í‹°-ì—ì´ì „íŠ¸ RTL ê°œë°œ ì‹œìŠ¤í…œì…ë‹ˆë‹¤. oh-my-claudecodeì˜ í”ŒëŸ¬ê·¸ì¸ ì•„í‚¤í…ì²˜ë¥¼ í™œìš©í•˜ì—¬ upstream ë³€ê²½ì— ì˜í–¥ë°›ì§€ ì•Šìœ¼ë©´ì„œ RTL ì „ë¬¸ ê¸°ëŠ¥ì„ ì œê³µí•©ë‹ˆë‹¤.

---

## ğŸ—ï¸ Architecture Principles

### 1. Pluggable Architecture
- **ì™„ì „í•œ ë¶„ë¦¬**: RTL ê¸°ëŠ¥ì€ `src/rtl/` ë””ë ‰í† ë¦¬ì— ë…ë¦½ì ìœ¼ë¡œ ì¡´ì¬
- **Upstream í˜¸í™˜ì„±**: ì½”ì–´ íŒŒì¼ ìˆ˜ì • ìµœì†Œí™”ë¡œ merge ì¶©ëŒ ë°©ì§€
- **ë™ì  ë°œê²¬**: `agents/*.md` íŒŒì¼ì„ ìë™ ìŠ¤ìº”í•˜ì—¬ RTL agents ë“±ë¡

### 2. Tool Abstraction Layer
- **ì˜¤í”ˆì†ŒìŠ¤ ì§€ì›**: verilator, yosys, iverilog, OSS CAD Suite
- **ìƒìš© ë„êµ¬ ì§€ì›**: Cadence (xrun), Synopsys (DC, VCS, Spyglass), Siemens (Questa)
- **ìë™ Fallback**: ì„¤ì¹˜ëœ ë„êµ¬ë¥¼ ìë™ ê°ì§€í•˜ì—¬ ìµœì  ì„ íƒ
- **Graceful Degradation**: ë„êµ¬ê°€ ì—†ì–´ë„ ê¸°ë³¸ ê¸°ëŠ¥ ì œê³µ

### 3. Hardware Development Workflow
ì‹¤ì œ í•˜ë“œì›¨ì–´ ê°œë°œ í”„ë¡œì„¸ìŠ¤ë¥¼ ì¶©ì‹¤íˆ ë°˜ì˜:

```
Requirements â†’ Architecture â†’ Design â†’ Implementation â†’ Verification â†’ Refinement â†’ Review
```

---

## ğŸ“Š RTL Development Workflow

### Stage 1: Architecture (ìš”êµ¬ì‚¬í•­ â†’ ì•„í‚¤í…ì²˜)

**Agent**: `rtl-architect` (Opus)

**Input**: í•˜ë“œì›¨ì–´ ìš”êµ¬ì‚¬í•­ (ì„±ëŠ¥, ì „ë ¥, ë©´ì )
**Output**: ì•„í‚¤í…ì²˜ ì‚¬ì–‘ì„œ (Architecture Spec)

**í™œë™**:
- ìš”êµ¬ì‚¬í•­ ë¶„ì„
- ë§ˆì´í¬ë¡œì•„í‚¤í…ì²˜ ì„¤ê³„ (ë°ì´í„°íŒ¨ìŠ¤, ì œì–´ ê²½ë¡œ)
- íŠ¸ë ˆì´ë“œì˜¤í”„ ë¶„ì„ (ì„±ëŠ¥ vs ì „ë ¥ vs ë©´ì )
- ì°¸ì¡° ë””ìì¸ ê²€ìƒ‰ (ë…¼ë¬¸, ê¸°ì¡´ IP)

### Stage 2: Design (ì•„í‚¤í…ì²˜ â†’ ë¸”ëŸ­ ì„¤ê³„)

**Agent**: `block-designer` (Sonnet)

**Input**: ì•„í‚¤í…ì²˜ ì‚¬ì–‘ì„œ
**Output**: ë¸”ëŸ­ ë‹¤ì´ì–´ê·¸ë¨, íŒŒì´í”„ë¼ì¸ ìŠ¤í™, ì¸í„°í˜ì´ìŠ¤ ì •ì˜, PPA ì˜ˆìƒ

**í™œë™**:
- ë¸”ëŸ­ ë‹¨ìœ„ ë¶„í•  (ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡°)
- íŒŒì´í”„ë¼ì¸ ìŠ¤í…Œì´ì§€ ì„¤ê³„
- ë¸”ëŸ­ ê°„ ì¸í„°í˜ì´ìŠ¤ ì •ì˜ (ì‹ í˜¸, í”„ë¡œí† ì½œ)
- PPA ì˜ˆìƒ (ë©´ì , íƒ€ì´ë°, ì „ë ¥)

### Stage 3: Implementation (ë³‘ë ¬)

#### 3A: RTL Implementation

**Agent**: `rtl-coder` (Sonnet)

**Input**: ë¸”ëŸ­ ì‚¬ì–‘, ì¸í„°í˜ì´ìŠ¤ ì •ì˜
**Output**: SystemVerilog RTL ì½”ë“œ

**í™œë™**:
- SystemVerilog ëª¨ë“ˆ êµ¬í˜„
- ì¸í„°í˜ì´ìŠ¤ êµ¬í˜„ (í¬íŠ¸, ì‹ í˜¸)
- Syntax/Semantics ì •í™•ì„± í™•ë³´
- slang LSP í™œìš© (diagnostics, hover)

#### 3B: TLM Reference Model

**Agent**: `tlm-coder` (Sonnet)

**Input**: ë¸”ëŸ­ ì‚¬ì–‘, ê¸°ëŠ¥ ìš”êµ¬ì‚¬í•­
**Output**: SystemC TLM ì½”ë“œ

**í™œë™**:
- SystemC TLM 2.0 ëª¨ë¸ êµ¬í˜„
- íŠ¸ëœì­ì…˜ ë ˆë²¨ ë™ì‘ ëª¨ë¸ë§
- ê²€ì¦ìš© ì°¸ì¡° ëª¨ë¸ ìƒì„±

### Stage 4: Verification (ê²€ì¦)

**Agent**: `sv-verification` (Sonnet)

**Input**: RTL ì½”ë“œ, TLM ì°¸ì¡° ëª¨ë¸
**Output**: UVM testbench, coverage report

**í™œë™**:
- UVM testbench êµ¬ì¶• (driver, monitor, scoreboard)
- cocotb í…ŒìŠ¤íŠ¸ ì‘ì„± (Python ê¸°ë°˜)
- Code coverage + Functional coverage ìˆ˜ì§‘
- RTL vs TLM ì¶œë ¥ ë¹„êµ
- SVA assertion ì‘ì„±

**Coverage Types**:
- Line coverage
- Toggle coverage
- FSM coverage
- Functional coverage (covergroup)

### Stage 5: Refinement (ë³‘ë ¬)

#### 5A: Refactoring

**Agent**: `rtl-refactor` (Sonnet)

**Input**: RTL ì½”ë“œ (lint ê²½ê³  í¬í•¨)
**Output**: ë¦¬íŒ©í† ë§ëœ RTL ì½”ë“œ

**í™œë™**:
- Lint ê²½ê³ /ì—ëŸ¬ ìˆ˜ì •
- Syntax error ìˆ˜ì •
- ì½”ë”© ìŠ¤íƒ€ì¼ ì¼ê´€ì„±
- ì½”ë“œ ê°€ë…ì„± í–¥ìƒ

**Tools**: slang LSP, verilator --lint-only, verible-lint

#### 5B: Synthesis & PPA

**Agent**: `rtl-fe` (Sonnet)

**Input**: RTL ì½”ë“œ, ì œì•½ì¡°ê±´ (SDC)
**Output**: í•©ì„± ë¦¬í¬íŠ¸, íƒ€ì´ë° ë¶„ì„, PPA ì¶”ì‚°

**í™œë™**:
- RTL í•©ì„± (Yosys / Design Compiler)
- íƒ€ì´ë° ë¶„ì„ (setup/hold violations)
- PPA ì¶”ì‚° (ë©´ì , ì „ë ¥, ì„±ëŠ¥)
- í•©ì„± ê²½ê³ /ì—ëŸ¬ í•´ì„

**Tools**: yosys (ì˜¤í”ˆì†ŒìŠ¤), Design Compiler (ìƒìš©)

### Stage 6: Review (ìµœì¢… ê²€í† )

**Agent**: `rtl-reviewer` (Sonnet)

**Input**: ë¦¬íŒ©í† ë§ëœ RTL ì½”ë“œ
**Output**: CDC/RDC/DFT ë¦¬í¬íŠ¸

**í™œë™**:
- CDC (Clock Domain Crossing) ì²´í¬
- RDC (Reset Domain Crossing) ì²´í¬
- DFT (Design for Test) ê²€ì¦
- Metastability ìœ„í—˜ ë¶„ì„

**Tools**: Spyglass (ìƒìš©), ì •ì  ë¶„ì„ ìŠ¤í¬ë¦½íŠ¸ (ì˜¤í”ˆì†ŒìŠ¤)

---

## ğŸ› ï¸ Tool Abstraction Layer

### Design Philosophy

ê° ë„êµ¬ ì¹´í…Œê³ ë¦¬ë³„ë¡œ ê³µí†µ ì¸í„°í˜ì´ìŠ¤ë¥¼ ì •ì˜í•˜ì—¬, ì˜¤í”ˆì†ŒìŠ¤ì™€ ìƒìš© ë„êµ¬ë¥¼ ë™ì¼í•˜ê²Œ ì‚¬ìš©í•  ìˆ˜ ìˆë„ë¡ ì¶”ìƒí™”í•©ë‹ˆë‹¤.

```typescript
// ê³µí†µ ì¸í„°í˜ì´ìŠ¤
interface ToolRunner {
  run(input: ToolInput): Promise<ToolResult>;
  isInstalled(): Promise<boolean>;
  getVersion(): Promise<string>;
}

// ì¹´í…Œê³ ë¦¬ë³„ ì¸í„°í˜ì´ìŠ¤
interface LintTool extends ToolRunner {
  lint(files: string[]): Promise<LintResult>;
}

interface SimulationTool extends ToolRunner {
  compile(files: string[]): Promise<CompileResult>;
  simulate(testbench: string): Promise<SimulationResult>;
}

interface SynthesisTool extends ToolRunner {
  synthesize(design: string, constraints: string): Promise<SynthesisResult>;
}
```

### Tool Categories

#### 1. LSP (Language Server Protocol)

**Primary**: slang LSP
- IEEE 1800-2017 ì™„ì „ ì§€ì›
- ë¹ ë¥¸ diagnostics (syntax, semantic)
- Document symbols, hover, go-to-definition

**Fallback**: verible-verilog-ls, svls

**Auto-detection**:
```typescript
const lsp = await detectLSP();  // 'slang' | 'verible' | 'svls' | 'none'
const client = await createLSPClient(lsp);
```

#### 2. Lint

| Tool | Type | Use Case |
|------|------|----------|
| verilator | ì˜¤í”ˆì†ŒìŠ¤ | ê¸°ë³¸ lint, ê°€ì¥ ë„ë¦¬ ì‚¬ìš© |
| verible-lint | ì˜¤í”ˆì†ŒìŠ¤ | Style checking |
| slang | ì˜¤í”ˆì†ŒìŠ¤ | Semantic analysis |
| Spyglass | ìƒìš© | CDC/RDC/DFT, í”„ë¡œë•ì…˜ |

**Priority**: ì‚¬ìš©ì ì§€ì • > ìƒìš© > ì˜¤í”ˆì†ŒìŠ¤

#### 3. Simulation

| Tool | Type | Use Case |
|------|------|----------|
| verilator | ì˜¤í”ˆì†ŒìŠ¤ | ë¹ ë¥¸ ì‹œë®¬ë ˆì´ì…˜, C++ testbench |
| iverilog | ì˜¤í”ˆì†ŒìŠ¤ | ê¸°ë³¸ Verilog ì‹œë®¬ë ˆì´ì…˜ |
| cocotb | ì˜¤í”ˆì†ŒìŠ¤ | Python ê¸°ë°˜ testbench |
| xrun | ìƒìš© (Cadence) | í”„ë¡œë•ì…˜ ê²€ì¦ |
| VCS | ìƒìš© (Synopsys) | í”„ë¡œë•ì…˜ ê²€ì¦ |
| Questa | ìƒìš© (Siemens) | í”„ë¡œë•ì…˜ ê²€ì¦ |

**Coverage ì§€ì›**: xrun, VCS, QuestaëŠ” code/functional coverage ìë™ ìˆ˜ì§‘

#### 4. Synthesis

| Tool | Type | Use Case |
|------|------|----------|
| yosys | ì˜¤í”ˆì†ŒìŠ¤ | FPGA í•©ì„±, ASIC ê¸°ì´ˆ |
| Design Compiler | ìƒìš© (Synopsys) | ASIC í”„ë¡œë•ì…˜ í•©ì„± |
| Genus | ìƒìš© (Cadence) | ASIC í”„ë¡œë•ì…˜ í•©ì„± |

**PPA Estimation**: 
- yosys: Cell count, net count
- DC/Genus: Area, power, timing (ì •í™•í•œ PPA)

### Tool Selection Algorithm

```typescript
class ToolManager {
  selectTool(category: 'lint' | 'sim' | 'synth', config: ToolConfig): Tool {
    // 1. ì‚¬ìš©ì ì§€ì • ë„êµ¬ (ìš°ì„ )
    if (config.preferred && this.isInstalled(config.preferred)) {
      return this.getTool(config.preferred);
    }
    
    // 2. ìƒìš© ë„êµ¬ (í”„ë¡œë•ì…˜ í™˜ê²½)
    const commercial = this.detectCommercialTools(category);
    if (commercial.length > 0) {
      return commercial[0];  // ì²« ë²ˆì§¸ ë°œê²¬ëœ ìƒìš© ë„êµ¬
    }
    
    // 3. ì˜¤í”ˆì†ŒìŠ¤ ë„êµ¬ (Fallback)
    const opensource = this.detectOpensourceTools(category);
    if (opensource.length > 0) {
      return opensource[0];  // ê°€ì¥ ë„ë¦¬ ì‚¬ìš©ë˜ëŠ” ì˜¤í”ˆì†ŒìŠ¤
    }
    
    // 4. No-op (Graceful degradation)
    return new NoOpTool();
  }
}
```

---

## ğŸ¤– Agent System

### Agent Tier Strategy

| Tier | Model | Use Case | Cost |
|------|-------|----------|------|
| **High** | Opus | ë³µì¡í•œ ì•„í‚¤í…ì²˜ ì„¤ê³„, íŠ¸ë ˆì´ë“œì˜¤í”„ ë¶„ì„ | ë†’ìŒ |
| **Medium** | Sonnet | í‘œì¤€ ì‘ì—… (ì½”ë”©, ê²€ì¦, í•©ì„±) | ì¤‘ê°„ |
| **Low** | Haiku | ê°„ë‹¨í•œ ìˆ˜ì •, ë¹ ë¥¸ ì§ˆì˜ | ë‚®ìŒ |

### Agent Catalog

| Agent | Model | Trigger Keywords | Next Steps |
|-------|-------|------------------|------------|
| `rtl-architect` | Opus | architecture, microarchitecture, requirements | block-designer |
| `block-designer` | Sonnet | block diagram, pipeline, interface | rtl-coder, tlm-coder |
| `rtl-coder` | Sonnet | systemverilog, rtl, module | sv-verification, rtl-refactor |
| `tlm-coder` | Sonnet | systemc, tlm, reference model | sv-verification |
| `sv-verification` | Sonnet | uvm, testbench, coverage, cocotb | rtl-refactor, rtl-fe |
| `rtl-refactor` | Sonnet | lint, refactor, code quality | rtl-fe |
| `rtl-fe` | Sonnet | synthesis, timing, ppa | rtl-reviewer |
| `rtl-reviewer` | Sonnet | cdc, rdc, dft | (ì™„ë£Œ) |

### Agent Communication

AgentsëŠ” **workflow íŒŒì¼**ì„ í†µí•´ ìƒí˜¸ ì‘ìš©í•©ë‹ˆë‹¤:

```yaml
# agents/workflow.yaml
workflow:
  stages:
    - name: architecture
      agents: [rtl-architect]
      outputs: [architecture_spec.md]
      
    - name: design
      agents: [block-designer]
      inputs: [architecture_spec.md]
      outputs: [block_diagrams/, interfaces/]
      
    - name: implementation
      parallel: true
      agents: [rtl-coder, tlm-coder]
      inputs: [block_diagrams/, interfaces/]
      outputs: [rtl/*.sv, tlm/*.cpp]
```

**Orchestrator**ê°€ workflowë¥¼ íŒŒì‹±í•˜ì—¬ ì ì ˆí•œ ìˆœì„œë¡œ agentsë¥¼ í˜¸ì¶œí•©ë‹ˆë‹¤.

---

## ğŸ”Œ Extension Points (í™•ì¥ ê°€ëŠ¥ì„±)

### 1. Coding Style & Reference Code

ê° agentì˜ promptëŠ” **ë‚˜ì¤‘ì—** ì½”ë”© ìŠ¤íƒ€ì¼ ê°€ì´ë“œì™€ ì°¸ì¡° ì½”ë“œë¥¼ ì¶”ê°€í•  ìˆ˜ ìˆë„ë¡ ì„¤ê³„ë˜ì—ˆìŠµë‹ˆë‹¤:

```yaml
# agents/rtl-coder.md (ë¯¸ë˜ í™•ì¥)
---
name: rtl-coder
# ... (ê¸°ë³¸ ì„¤ì •)
extensions:
  codingStyle:
    file: "coding-styles/systemverilog-ieee.md"
  referenceCode:
    directory: "reference-code/rtl"
  templates:
    - "templates/systemverilog/module.sv.template"
---
```

**í™•ì¥ ì‹œì **:
- Phase 12 (ë‚˜ì¤‘ì—): ì½”ë”© ìŠ¤íƒ€ì¼, ì°¸ì¡° ì½”ë“œ ì¶”ê°€
- ì‚¬ìš©ì ì •ì˜ ìŠ¤íƒ€ì¼ ê°€ì´ë“œ ì œê³µ ê°€ëŠ¥

### 2. Custom Agents

ì‚¬ìš©ìëŠ” `agents/` ë””ë ‰í† ë¦¬ì— `.md` íŒŒì¼ì„ ì¶”ê°€í•˜ì—¬ **ì»¤ìŠ¤í…€ agent**ë¥¼ ì‰½ê²Œ ìƒì„±í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```yaml
# agents/my-custom-agent.md
---
name: my-custom-agent
description: My custom RTL agent
model: sonnet
tools: [Read, Write, Edit]
metadata:
  category: custom
  triggers:
    keywords: ["my-keyword"]
---

You are a custom RTL agent...
```

**ë™ì  ë°œê²¬**: oh-my-claudecodeì˜ agent discovery ì‹œìŠ¤í…œì´ ìë™ìœ¼ë¡œ ì¸ì‹í•©ë‹ˆë‹¤.

### 3. Custom Tools

ë„êµ¬ ì¶”ìƒí™” ë ˆì´ì–´ ë•ë¶„ì— ìƒˆë¡œìš´ ë„êµ¬ë¥¼ ì‰½ê²Œ ì¶”ê°€í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

```typescript
// src/rtl/tools/simulation/my-simulator.ts
export class MySimulator implements SimulationTool {
  async compile(files: string[]): Promise<CompileResult> {
    // ì»¤ìŠ¤í…€ êµ¬í˜„
  }
  
  async simulate(testbench: string): Promise<SimulationResult> {
    // ì»¤ìŠ¤í…€ êµ¬í˜„
  }
}

// ë“±ë¡
simulationManager.registerTool('my-simulator', new MySimulator());
```

---

## ğŸ“ Directory Structure Rationale

### Core Separation

```
src/rtl/              # RTL ëª¨ë“ˆ (upstreamê³¼ ì™„ì „ ë¶„ë¦¬)
agents/               # Agent ì •ì˜ (ë™ì  ë°œê²¬)
skills/               # Skill ì •ì˜ (ì‚¬ìš©ì ëª…ë ¹)
templates/            # í”„ë¡œì íŠ¸ í…œí”Œë¦¿
examples/             # ì˜ˆì œ í”„ë¡œì íŠ¸
```

**Why?**
- `src/rtl/`: upstream merge ì¶©ëŒ ë°©ì§€
- `agents/`: ë™ì  ë°œê²¬ìœ¼ë¡œ Core íŒŒì¼ ìˆ˜ì • ë¶ˆí•„ìš”
- `skills/`: ì‚¬ìš©ì ëª…ë ¹ ì œê³µ (CLI í†µí•©)
- `templates/`: í”„ë¡œì íŠ¸ ì´ˆê¸°í™” ê°„ì†Œí™”

### Tool Abstraction Structure

```
src/rtl/tools/
â”œâ”€â”€ lint/           # Lint ë„êµ¬ë“¤
â”œâ”€â”€ simulation/     # ì‹œë®¬ë ˆì´ì…˜ ë„êµ¬ë“¤
â”œâ”€â”€ synthesis/      # í•©ì„± ë„êµ¬ë“¤
â”œâ”€â”€ coverage/       # Coverage ë„êµ¬ë“¤
â””â”€â”€ waveform/       # Waveform ë„êµ¬ë“¤
```

**Why?**
- ì¹´í…Œê³ ë¦¬ë³„ ë¶„ë¦¬ â†’ ë„êµ¬ ì¶”ê°€ ìš©ì´
- ê° ì¹´í…Œê³ ë¦¬ëŠ” ê³µí†µ ì¸í„°í˜ì´ìŠ¤ êµ¬í˜„ â†’ ì¼ê´€ì„±
- Manager íŒ¨í„´ â†’ ìë™ ë„êµ¬ ì„ íƒ

---

## ğŸ”„ Upstream Merge Strategy

### Minimal Changes

**ìˆ˜ì • í•„ìš” íŒŒì¼** (ìµœì†Œ):
- `package.json`: name, description, repository
- `.claude-plugin/marketplace.json`: name, description
- `README.md`: RTL ì„¹ì…˜ ì¶”ê°€

**ìˆ˜ì • ë¶ˆí•„ìš” íŒŒì¼** (ëŒ€ë¶€ë¶„):
- `src/agents/definitions.ts`: ë™ì  ë°œê²¬ìœ¼ë¡œ RTL agents ìë™ ë¡œë“œ
- `src/features/*`: upstream ê·¸ëŒ€ë¡œ ì‚¬ìš©
- `src/cli/*`: upstream ê·¸ëŒ€ë¡œ ì‚¬ìš©

### Merge Automation

`scripts/merge-upstream.sh`ê°€ ìë™ ì²˜ë¦¬:

1. **Upstream fetch**: `git fetch upstream`
2. **Merge**: `git merge upstream/main --no-commit --no-ff`
3. **Auto-resolve conflicts**:
   - `package.json`: name, description, repositoryë§Œ ìœ ì§€
   - `marketplace.json`: metadata ë³‘í•©
4. **Test**: `npm run build && npm run test`
5. **Commit**: ì¶©ëŒ ì—†ìœ¼ë©´ ìë™ commit

**Manual intervention**: Core ë¡œì§ì´ í¬ê²Œ ë³€ê²½ëœ ê²½ìš°ì—ë§Œ í•„ìš”

---

## ğŸ“ˆ Scalability & Future Work

### Phase 1-6 (Current Plan)

- [x] Architecture design
- [ ] Core RTL module structure
- [ ] 8 core agents (architect, designer, coder, tlm, verification, refactor, fe, reviewer)
- [ ] LSP integration (slang)
- [ ] Tool abstraction (lint, sim, synth)
- [ ] Upstream merge automation

### Phase 7+ (Future)

- [ ] Coding style guides (SystemVerilog, SystemC)
- [ ] Reference code library
- [ ] Advanced verification (formal, emulation)
- [ ] Physical design integration (P&R, timing closure)
- [ ] ML-based PPA prediction
- [ ] Cloud-based EDA tool integration

### Community Extensions

ì‚¬ìš©ìê°€ ì‰½ê²Œ í™•ì¥í•  ìˆ˜ ìˆë„ë¡:
- Custom agents (`.md` íŒŒì¼ ì¶”ê°€)
- Custom tools (Tool ì¸í„°í˜ì´ìŠ¤ êµ¬í˜„)
- Custom templates (í”„ë¡œì íŠ¸ í…œí”Œë¦¿)
- Custom workflows (YAML ì›Œí¬í”Œë¡œìš°)

---

## ğŸ¯ Design Goals Achievement

| Goal | Strategy | Status |
|------|----------|--------|
| **Minimal upstream changes** | Plugin architecture, dynamic discovery | âœ… Achieved |
| **Tool flexibility** | Abstraction layer, auto-detection | âœ… Designed |
| **Real-world workflow** | 8 stages, parallel execution | âœ… Designed |
| **Extensibility** | Extension points, custom agents | âœ… Designed |
| **Upstream compatibility** | Merge automation, fallback | âœ… Designed |

---

## ğŸš€ Next Steps

1. **Phase 0**: Merge automation script (`scripts/merge-upstream.sh`)
2. **Phase 1**: Create `src/rtl/` structure
3. **Phase 2**: Write first 3 agents (architect, block-designer, rtl-coder)
4. **Phase 4**: Integrate slang LSP
5. **Phase 5**: Implement tool abstraction for lint, simulation

**Priority**: Merge automation â†’ Core structure â†’ Critical agents â†’ Tools

---

## ğŸ“ References

- [slang](https://github.com/MikePopoloski/slang): SystemVerilog compiler and LSP
- [verilator](https://www.veripool.org/verilator/): Fast Verilog/SystemVerilog simulator
- [yosys](https://yosyshq.net/yosys/): Open synthesis suite
- [cocotb](https://www.cocotb.org/): Python-based verification
- [UVM 1.2](https://www.accellera.org/downloads/standards/uvm): Universal Verification Methodology

---

*This architecture is designed to be minimal, extensible, and production-ready for real-world RTL development.*
