#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019e14356fd0 .scope module, "tb_testbench" "tb_testbench" 2 8;
 .timescale -9 -12;
v0000019e143a3780_0 .net "A", 0 0, v0000019e143a36e0_0;  1 drivers
v0000019e143a2920_0 .net "B", 0 0, v0000019e143a31e0_0;  1 drivers
v0000019e143a2ec0_0 .net "CIN", 0 0, v0000019e143a3140_0;  1 drivers
v0000019e143a2d80_0 .net "COUT", 0 0, L_0000019e14353b60;  1 drivers
v0000019e143a35a0_0 .net "S", 0 0, L_0000019e144367d0;  1 drivers
E_0000019e1435c580/0 .event anyedge, v0000019e14354640_0, v0000019e14436e00_0, v0000019e143547c0_0, v0000019e14437120_0;
E_0000019e1435c580/1 .event anyedge, v0000019e14436fa0_0;
E_0000019e1435c580 .event/or E_0000019e1435c580/0, E_0000019e1435c580/1;
S_0000019e14357160 .scope module, "dut" "adder" 2 15, 3 1 0, S_0000019e14356fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "S";
    .port_info 4 /OUTPUT 1 "Cout";
L_0000019e144367d0 .functor XOR 1, v0000019e143a36e0_0, v0000019e143a31e0_0, v0000019e143a3140_0, C4<0>;
L_0000019e14353620 .functor AND 1, v0000019e143a36e0_0, v0000019e143a31e0_0, C4<1>, C4<1>;
L_0000019e14353a10 .functor AND 1, v0000019e143a31e0_0, v0000019e143a3140_0, C4<1>, C4<1>;
L_0000019e14353690 .functor AND 1, v0000019e143a36e0_0, v0000019e143a3140_0, C4<1>, C4<1>;
o0000019e1435e0a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000019e14353b60 .functor OR 1, o0000019e1435e0a8, L_0000019e14353a10, L_0000019e14353690, C4<0>;
v0000019e14436fa0_0 .net "A", 0 0, v0000019e143a36e0_0;  alias, 1 drivers
v0000019e14437120_0 .net "B", 0 0, v0000019e143a31e0_0;  alias, 1 drivers
v0000019e143547c0_0 .net "Cin", 0 0, v0000019e143a3140_0;  alias, 1 drivers
v0000019e14354640_0 .net "Cout", 0 0, L_0000019e14353b60;  alias, 1 drivers
v0000019e14436e00_0 .net "S", 0 0, L_0000019e144367d0;  alias, 1 drivers
v0000019e1443d110_0 .net "W0", 0 0, o0000019e1435e0a8;  0 drivers
v0000019e14346920_0 .net "w0", 0 0, L_0000019e14353620;  1 drivers
v0000019e143a3000_0 .net "w1", 0 0, L_0000019e14353a10;  1 drivers
v0000019e143a2f60_0 .net "w2", 0 0, L_0000019e14353690;  1 drivers
S_0000019e143572f0 .scope module, "tester" "adder_test" 2 12, 4 1 0, S_0000019e14356fd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "t1";
    .port_info 1 /OUTPUT 1 "t2";
    .port_info 2 /OUTPUT 1 "t3";
    .port_info 3 /INPUT 1 "p1";
    .port_info 4 /INPUT 1 "p2";
v0000019e143a2e20_0 .net "p1", 0 0, L_0000019e144367d0;  alias, 1 drivers
v0000019e143a2880_0 .net "p2", 0 0, L_0000019e14353b60;  alias, 1 drivers
v0000019e143a36e0_0 .var "t1", 0 0;
v0000019e143a31e0_0 .var "t2", 0 0;
v0000019e143a3140_0 .var "t3", 0 0;
    .scope S_0000019e143572f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a36e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a3140_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a36e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a31e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a3140_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a36e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a3140_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a36e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a31e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a3140_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a36e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a3140_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a36e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a31e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a3140_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a36e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a31e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019e143a3140_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a36e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a31e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019e143a3140_0, 0;
    %delay 100000, 0;
    %vpi_call 4 34 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000019e14356fd0;
T_1 ;
    %wait E_0000019e1435c580;
    %delay 1000, 0;
    %vpi_call 2 20 "$display", "%b %b %b %b %b", v0000019e143a3780_0, v0000019e143a2920_0, v0000019e143a2ec0_0, v0000019e143a35a0_0, v0000019e143a2d80_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000019e14356fd0;
T_2 ;
    %vpi_call 2 24 "$dumpfile", "tb_test_out.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000019e14357160 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb_testbench.v";
    "adder.v";
    "adder_test.v";
