#pragma once 

/* --- GFXMMU: Graphic MMU ------------------------------------------ */

/** @defgroup gfxmmu_registers Graphic MMU Register
@{*/

/** GFXMMU_CR Graphic MMU configuration register **/
#define GFXMMU_CR			MMIO32(GFXMMU_BASE + 0x00)
/** GFXMMU_SR Graphic MMU status register **/
#define GFXMMU_SR			MMIO32(GFXMMU_BASE + 0x04)
/** GFXMMU_FCR Graphic MMU flag clear register **/
#define GFXMMU_FCR			MMIO32(GFXMMU_BASE + 0x08)
/** GFXMMU_DVR Graphic MMU default value register **/
#define GFXMMU_DVR			MMIO32(GFXMMU_BASE + 0x10)
/** GFXMMU_B0CR Graphic MMU buffer 0 configuration register **/
#define GFXMMU_B0CR			MMIO32(GFXMMU_BASE + 0x20)
/** GFXMMU_B1CR Graphic MMU buffer 1 configuration register **/
#define GFXMMU_B1CR			MMIO32(GFXMMU_BASE + 0x24)
/** GFXMMU_B2CR Graphic MMU buffer 2 configuration register **/
#define GFXMMU_B2CR			MMIO32(GFXMMU_BASE + 0x28)
/** GFXMMU_B3CR Graphic MMU buffer 3 configuration register **/
#define GFXMMU_B3CR			MMIO32(GFXMMU_BASE + 0x2c)
/** GFXMMU_VERR Graphic MMU version register **/
#define GFXMMU_VERR			MMIO32(GFXMMU_BASE + 0xff4)
/** GFXMMU_IPIDR Graphic MMU identification register **/
#define GFXMMU_IPIDR			MMIO32(GFXMMU_BASE + 0xff8)
/** GFXMMU_SIDR Graphic MMU size identification register **/
#define GFXMMU_SIDR			MMIO32(GFXMMU_BASE + 0xffc)
/** GFXMMU_LUT0L Graphic MMU LUT entry 0 low **/
#define GFXMMU_LUT0L			MMIO32(GFXMMU_BASE + 0x1000)
/** GFXMMU_LUT0H Graphic MMU LUT entry 0 high **/
#define GFXMMU_LUT0H			MMIO32(GFXMMU_BASE + 0x1004)
/** GFXMMU_LUT1L Graphic MMU LUT entry 1 low **/
#define GFXMMU_LUT1L			MMIO32(GFXMMU_BASE + 0x1008)
/** GFXMMU_LUT1H Graphic MMU LUT entry 1 high **/
#define GFXMMU_LUT1H			MMIO32(GFXMMU_BASE + 0x100c)
/** GFXMMU_LUT2L Graphic MMU LUT entry 2 low **/
#define GFXMMU_LUT2L			MMIO32(GFXMMU_BASE + 0x1010)
/** GFXMMU_LUT2H Graphic MMU LUT entry 2 high **/
#define GFXMMU_LUT2H			MMIO32(GFXMMU_BASE + 0x1014)
/** GFXMMU_LUT3L Graphic MMU LUT entry 3 low **/
#define GFXMMU_LUT3L			MMIO32(GFXMMU_BASE + 0x1018)
/** GFXMMU_LUT3H Graphic MMU LUT entry 3 high **/
#define GFXMMU_LUT3H			MMIO32(GFXMMU_BASE + 0x101c)
/** GFXMMU_LUT4L Graphic MMU LUT entry 4 low **/
#define GFXMMU_LUT4L			MMIO32(GFXMMU_BASE + 0x1020)
/** GFXMMU_LUT4H Graphic MMU LUT entry 4 high **/
#define GFXMMU_LUT4H			MMIO32(GFXMMU_BASE + 0x1024)
/** GFXMMU_LUT5L Graphic MMU LUT entry 5 low **/
#define GFXMMU_LUT5L			MMIO32(GFXMMU_BASE + 0x1028)
/** GFXMMU_LUT5H Graphic MMU LUT entry 5 high **/
#define GFXMMU_LUT5H			MMIO32(GFXMMU_BASE + 0x102c)
/** GFXMMU_LUT6L Graphic MMU LUT entry 6 low **/
#define GFXMMU_LUT6L			MMIO32(GFXMMU_BASE + 0x1030)
/** GFXMMU_LUT6H Graphic MMU LUT entry 6 high **/
#define GFXMMU_LUT6H			MMIO32(GFXMMU_BASE + 0x1034)
/** GFXMMU_LUT7L Graphic MMU LUT entry 7 low **/
#define GFXMMU_LUT7L			MMIO32(GFXMMU_BASE + 0x1038)
/** GFXMMU_LUT7H Graphic MMU LUT entry 7 high **/
#define GFXMMU_LUT7H			MMIO32(GFXMMU_BASE + 0x103c)
/** GFXMMU_LUT8L Graphic MMU LUT entry 8 low **/
#define GFXMMU_LUT8L			MMIO32(GFXMMU_BASE + 0x1040)
/** GFXMMU_LUT8H Graphic MMU LUT entry 8 high **/
#define GFXMMU_LUT8H			MMIO32(GFXMMU_BASE + 0x1044)
/** GFXMMU_LUT9L Graphic MMU LUT entry 9 low **/
#define GFXMMU_LUT9L			MMIO32(GFXMMU_BASE + 0x1048)
/** GFXMMU_LUT9H Graphic MMU LUT entry 9 high **/
#define GFXMMU_LUT9H			MMIO32(GFXMMU_BASE + 0x104c)
/** GFXMMU_LUT10L Graphic MMU LUT entry 10 low **/
#define GFXMMU_LUT10L			MMIO32(GFXMMU_BASE + 0x1050)
/** GFXMMU_LUT10H Graphic MMU LUT entry 10 high **/
#define GFXMMU_LUT10H			MMIO32(GFXMMU_BASE + 0x1054)
/** GFXMMU_LUT11L Graphic MMU LUT entry 11 low **/
#define GFXMMU_LUT11L			MMIO32(GFXMMU_BASE + 0x1058)
/** GFXMMU_LUT11H Graphic MMU LUT entry 11 high **/
#define GFXMMU_LUT11H			MMIO32(GFXMMU_BASE + 0x105c)
/** GFXMMU_LUT12L Graphic MMU LUT entry 12 low **/
#define GFXMMU_LUT12L			MMIO32(GFXMMU_BASE + 0x1060)
/** GFXMMU_LUT12H Graphic MMU LUT entry 12 high **/
#define GFXMMU_LUT12H			MMIO32(GFXMMU_BASE + 0x1064)
/** GFXMMU_LUT13L Graphic MMU LUT entry 13 low **/
#define GFXMMU_LUT13L			MMIO32(GFXMMU_BASE + 0x1068)
/** GFXMMU_LUT13H Graphic MMU LUT entry 13 high **/
#define GFXMMU_LUT13H			MMIO32(GFXMMU_BASE + 0x106c)
/** GFXMMU_LUT14L Graphic MMU LUT entry 14 low **/
#define GFXMMU_LUT14L			MMIO32(GFXMMU_BASE + 0x1070)
/** GFXMMU_LUT14H Graphic MMU LUT entry 14 high **/
#define GFXMMU_LUT14H			MMIO32(GFXMMU_BASE + 0x1074)
/** GFXMMU_LUT15L Graphic MMU LUT entry 15 low **/
#define GFXMMU_LUT15L			MMIO32(GFXMMU_BASE + 0x1078)
/** GFXMMU_LUT15H Graphic MMU LUT entry 15 high **/
#define GFXMMU_LUT15H			MMIO32(GFXMMU_BASE + 0x107c)
/** GFXMMU_LUT16L Graphic MMU LUT entry 16 low **/
#define GFXMMU_LUT16L			MMIO32(GFXMMU_BASE + 0x1080)
/** GFXMMU_LUT16H Graphic MMU LUT entry 16 high **/
#define GFXMMU_LUT16H			MMIO32(GFXMMU_BASE + 0x1084)
/** GFXMMU_LUT17L Graphic MMU LUT entry 17 low **/
#define GFXMMU_LUT17L			MMIO32(GFXMMU_BASE + 0x1088)
/** GFXMMU_LUT17H Graphic MMU LUT entry 17 high **/
#define GFXMMU_LUT17H			MMIO32(GFXMMU_BASE + 0x108c)
/** GFXMMU_LUT18L Graphic MMU LUT entry 18 low **/
#define GFXMMU_LUT18L			MMIO32(GFXMMU_BASE + 0x1090)
/** GFXMMU_LUT18H Graphic MMU LUT entry 18 high **/
#define GFXMMU_LUT18H			MMIO32(GFXMMU_BASE + 0x1094)
/** GFXMMU_LUT19L Graphic MMU LUT entry 19 low **/
#define GFXMMU_LUT19L			MMIO32(GFXMMU_BASE + 0x1098)
/** GFXMMU_LUT19H Graphic MMU LUT entry 19 high **/
#define GFXMMU_LUT19H			MMIO32(GFXMMU_BASE + 0x109c)
/** GFXMMU_LUT20L Graphic MMU LUT entry 20 low **/
#define GFXMMU_LUT20L			MMIO32(GFXMMU_BASE + 0x10a0)
/** GFXMMU_LUT20H Graphic MMU LUT entry 20 high **/
#define GFXMMU_LUT20H			MMIO32(GFXMMU_BASE + 0x10a4)
/** GFXMMU_LUT21L Graphic MMU LUT entry 21 low **/
#define GFXMMU_LUT21L			MMIO32(GFXMMU_BASE + 0x10a8)
/** GFXMMU_LUT21H Graphic MMU LUT entry 21 high **/
#define GFXMMU_LUT21H			MMIO32(GFXMMU_BASE + 0x10ac)
/** GFXMMU_LUT22L Graphic MMU LUT entry 22 low **/
#define GFXMMU_LUT22L			MMIO32(GFXMMU_BASE + 0x10b0)
/** GFXMMU_LUT22H Graphic MMU LUT entry 22 high **/
#define GFXMMU_LUT22H			MMIO32(GFXMMU_BASE + 0x10b4)
/** GFXMMU_LUT23L Graphic MMU LUT entry 23 low **/
#define GFXMMU_LUT23L			MMIO32(GFXMMU_BASE + 0x10b8)
/** GFXMMU_LUT23H Graphic MMU LUT entry 23 high **/
#define GFXMMU_LUT23H			MMIO32(GFXMMU_BASE + 0x10bc)
/** GFXMMU_LUT24L Graphic MMU LUT entry 24 low **/
#define GFXMMU_LUT24L			MMIO32(GFXMMU_BASE + 0x10c0)
/** GFXMMU_LUT24H Graphic MMU LUT entry 24 high **/
#define GFXMMU_LUT24H			MMIO32(GFXMMU_BASE + 0x10c4)
/** GFXMMU_LUT25L Graphic MMU LUT entry 25 low **/
#define GFXMMU_LUT25L			MMIO32(GFXMMU_BASE + 0x10c8)
/** GFXMMU_LUT25H Graphic MMU LUT entry 25 high **/
#define GFXMMU_LUT25H			MMIO32(GFXMMU_BASE + 0x10cc)
/** GFXMMU_LUT26L Graphic MMU LUT entry 26 low **/
#define GFXMMU_LUT26L			MMIO32(GFXMMU_BASE + 0x10d0)
/** GFXMMU_LUT26H Graphic MMU LUT entry 26 high **/
#define GFXMMU_LUT26H			MMIO32(GFXMMU_BASE + 0x10d4)
/** GFXMMU_LUT27L Graphic MMU LUT entry 27 low **/
#define GFXMMU_LUT27L			MMIO32(GFXMMU_BASE + 0x10d8)
/** GFXMMU_LUT27H Graphic MMU LUT entry 27 high **/
#define GFXMMU_LUT27H			MMIO32(GFXMMU_BASE + 0x10dc)
/** GFXMMU_LUT28L Graphic MMU LUT entry 28 low **/
#define GFXMMU_LUT28L			MMIO32(GFXMMU_BASE + 0x10e0)
/** GFXMMU_LUT28H Graphic MMU LUT entry 28 high **/
#define GFXMMU_LUT28H			MMIO32(GFXMMU_BASE + 0x10e4)
/** GFXMMU_LUT29L Graphic MMU LUT entry 29 low **/
#define GFXMMU_LUT29L			MMIO32(GFXMMU_BASE + 0x10e8)
/** GFXMMU_LUT29H Graphic MMU LUT entry 29 high **/
#define GFXMMU_LUT29H			MMIO32(GFXMMU_BASE + 0x10ec)
/** GFXMMU_LUT30L Graphic MMU LUT entry 30 low **/
#define GFXMMU_LUT30L			MMIO32(GFXMMU_BASE + 0x10f0)
/** GFXMMU_LUT30H Graphic MMU LUT entry 30 high **/
#define GFXMMU_LUT30H			MMIO32(GFXMMU_BASE + 0x10f4)
/** GFXMMU_LUT31L Graphic MMU LUT entry 31 low **/
#define GFXMMU_LUT31L			MMIO32(GFXMMU_BASE + 0x10f8)
/** GFXMMU_LUT31H Graphic MMU LUT entry 31 high **/
#define GFXMMU_LUT31H			MMIO32(GFXMMU_BASE + 0x10fc)
/** GFXMMU_LUT32L Graphic MMU LUT entry 32 low **/
#define GFXMMU_LUT32L			MMIO32(GFXMMU_BASE + 0x1100)
/** GFXMMU_LUT32H Graphic MMU LUT entry 32 high **/
#define GFXMMU_LUT32H			MMIO32(GFXMMU_BASE + 0x1104)
/** GFXMMU_LUT33L Graphic MMU LUT entry 33 low **/
#define GFXMMU_LUT33L			MMIO32(GFXMMU_BASE + 0x1108)
/** GFXMMU_LUT33H Graphic MMU LUT entry 33 high **/
#define GFXMMU_LUT33H			MMIO32(GFXMMU_BASE + 0x110c)
/** GFXMMU_LUT34L Graphic MMU LUT entry 34 low **/
#define GFXMMU_LUT34L			MMIO32(GFXMMU_BASE + 0x1110)
/** GFXMMU_LUT34H Graphic MMU LUT entry 34 high **/
#define GFXMMU_LUT34H			MMIO32(GFXMMU_BASE + 0x1114)
/** GFXMMU_LUT35L Graphic MMU LUT entry 35 low **/
#define GFXMMU_LUT35L			MMIO32(GFXMMU_BASE + 0x1118)
/** GFXMMU_LUT35H Graphic MMU LUT entry 35 high **/
#define GFXMMU_LUT35H			MMIO32(GFXMMU_BASE + 0x111c)
/** GFXMMU_LUT36L Graphic MMU LUT entry 36 low **/
#define GFXMMU_LUT36L			MMIO32(GFXMMU_BASE + 0x1120)
/** GFXMMU_LUT36H Graphic MMU LUT entry 36 high **/
#define GFXMMU_LUT36H			MMIO32(GFXMMU_BASE + 0x1124)
/** GFXMMU_LUT37L Graphic MMU LUT entry 37 low **/
#define GFXMMU_LUT37L			MMIO32(GFXMMU_BASE + 0x1128)
/** GFXMMU_LUT37H Graphic MMU LUT entry 37 high **/
#define GFXMMU_LUT37H			MMIO32(GFXMMU_BASE + 0x112c)
/** GFXMMU_LUT38L Graphic MMU LUT entry 38 low **/
#define GFXMMU_LUT38L			MMIO32(GFXMMU_BASE + 0x1130)
/** GFXMMU_LUT38H Graphic MMU LUT entry 38 high **/
#define GFXMMU_LUT38H			MMIO32(GFXMMU_BASE + 0x1134)
/** GFXMMU_LUT39L Graphic MMU LUT entry 39 low **/
#define GFXMMU_LUT39L			MMIO32(GFXMMU_BASE + 0x1138)
/** GFXMMU_LUT39H Graphic MMU LUT entry 39 high **/
#define GFXMMU_LUT39H			MMIO32(GFXMMU_BASE + 0x113c)
/** GFXMMU_LUT40L Graphic MMU LUT entry 40 low **/
#define GFXMMU_LUT40L			MMIO32(GFXMMU_BASE + 0x1140)
/** GFXMMU_LUT40H Graphic MMU LUT entry 40 high **/
#define GFXMMU_LUT40H			MMIO32(GFXMMU_BASE + 0x1144)
/** GFXMMU_LUT41L Graphic MMU LUT entry 41 low **/
#define GFXMMU_LUT41L			MMIO32(GFXMMU_BASE + 0x1148)
/** GFXMMU_LUT41H Graphic MMU LUT entry 41 high **/
#define GFXMMU_LUT41H			MMIO32(GFXMMU_BASE + 0x114c)
/** GFXMMU_LUT42L Graphic MMU LUT entry 42 low **/
#define GFXMMU_LUT42L			MMIO32(GFXMMU_BASE + 0x1150)
/** GFXMMU_LUT42H Graphic MMU LUT entry 42 high **/
#define GFXMMU_LUT42H			MMIO32(GFXMMU_BASE + 0x1154)
/** GFXMMU_LUT43L Graphic MMU LUT entry 43 low **/
#define GFXMMU_LUT43L			MMIO32(GFXMMU_BASE + 0x1158)
/** GFXMMU_LUT43H Graphic MMU LUT entry 43 high **/
#define GFXMMU_LUT43H			MMIO32(GFXMMU_BASE + 0x115c)
/** GFXMMU_LUT44L Graphic MMU LUT entry 44 low **/
#define GFXMMU_LUT44L			MMIO32(GFXMMU_BASE + 0x1160)
/** GFXMMU_LUT44H Graphic MMU LUT entry 44 high **/
#define GFXMMU_LUT44H			MMIO32(GFXMMU_BASE + 0x1164)
/** GFXMMU_LUT45L Graphic MMU LUT entry 45 low **/
#define GFXMMU_LUT45L			MMIO32(GFXMMU_BASE + 0x1168)
/** GFXMMU_LUT45H Graphic MMU LUT entry 45 high **/
#define GFXMMU_LUT45H			MMIO32(GFXMMU_BASE + 0x116c)
/** GFXMMU_LUT46L Graphic MMU LUT entry 46 low **/
#define GFXMMU_LUT46L			MMIO32(GFXMMU_BASE + 0x1170)
/** GFXMMU_LUT46H Graphic MMU LUT entry 46 high **/
#define GFXMMU_LUT46H			MMIO32(GFXMMU_BASE + 0x1174)
/** GFXMMU_LUT47L Graphic MMU LUT entry 47 low **/
#define GFXMMU_LUT47L			MMIO32(GFXMMU_BASE + 0x1178)
/** GFXMMU_LUT47H Graphic MMU LUT entry 47 high **/
#define GFXMMU_LUT47H			MMIO32(GFXMMU_BASE + 0x117c)
/** GFXMMU_LUT48L Graphic MMU LUT entry 48 low **/
#define GFXMMU_LUT48L			MMIO32(GFXMMU_BASE + 0x1180)
/** GFXMMU_LUT48H Graphic MMU LUT entry 48 high **/
#define GFXMMU_LUT48H			MMIO32(GFXMMU_BASE + 0x1184)
/** GFXMMU_LUT49L Graphic MMU LUT entry 49 low **/
#define GFXMMU_LUT49L			MMIO32(GFXMMU_BASE + 0x1188)
/** GFXMMU_LUT49H Graphic MMU LUT entry 49 high **/
#define GFXMMU_LUT49H			MMIO32(GFXMMU_BASE + 0x118c)
/** GFXMMU_LUT50L Graphic MMU LUT entry 50 low **/
#define GFXMMU_LUT50L			MMIO32(GFXMMU_BASE + 0x1190)
/** GFXMMU_LUT50H Graphic MMU LUT entry 50 high **/
#define GFXMMU_LUT50H			MMIO32(GFXMMU_BASE + 0x1194)
/** GFXMMU_LUT51L Graphic MMU LUT entry 51 low **/
#define GFXMMU_LUT51L			MMIO32(GFXMMU_BASE + 0x1198)
/** GFXMMU_LUT51H Graphic MMU LUT entry 51 high **/
#define GFXMMU_LUT51H			MMIO32(GFXMMU_BASE + 0x119c)
/** GFXMMU_LUT52L Graphic MMU LUT entry 52 low **/
#define GFXMMU_LUT52L			MMIO32(GFXMMU_BASE + 0x11a0)
/** GFXMMU_LUT52H Graphic MMU LUT entry 52 high **/
#define GFXMMU_LUT52H			MMIO32(GFXMMU_BASE + 0x11a4)
/** GFXMMU_LUT53L Graphic MMU LUT entry 53 low **/
#define GFXMMU_LUT53L			MMIO32(GFXMMU_BASE + 0x11a8)
/** GFXMMU_LUT53H Graphic MMU LUT entry 53 high **/
#define GFXMMU_LUT53H			MMIO32(GFXMMU_BASE + 0x11ac)
/** GFXMMU_LUT54L Graphic MMU LUT entry 54 low **/
#define GFXMMU_LUT54L			MMIO32(GFXMMU_BASE + 0x11b0)
/** GFXMMU_LUT54H Graphic MMU LUT entry 54 high **/
#define GFXMMU_LUT54H			MMIO32(GFXMMU_BASE + 0x11b4)
/** GFXMMU_LUT55L Graphic MMU LUT entry 55 low **/
#define GFXMMU_LUT55L			MMIO32(GFXMMU_BASE + 0x11b8)
/** GFXMMU_LUT55H Graphic MMU LUT entry 55 high **/
#define GFXMMU_LUT55H			MMIO32(GFXMMU_BASE + 0x11bc)
/** GFXMMU_LUT56L Graphic MMU LUT entry 56 low **/
#define GFXMMU_LUT56L			MMIO32(GFXMMU_BASE + 0x11c0)
/** GFXMMU_LUT56H Graphic MMU LUT entry 56 high **/
#define GFXMMU_LUT56H			MMIO32(GFXMMU_BASE + 0x11c4)
/** GFXMMU_LUT57L Graphic MMU LUT entry 57 low **/
#define GFXMMU_LUT57L			MMIO32(GFXMMU_BASE + 0x11c8)
/** GFXMMU_LUT57H Graphic MMU LUT entry 57 high **/
#define GFXMMU_LUT57H			MMIO32(GFXMMU_BASE + 0x11cc)
/** GFXMMU_LUT58L Graphic MMU LUT entry 58 low **/
#define GFXMMU_LUT58L			MMIO32(GFXMMU_BASE + 0x11d0)
/** GFXMMU_LUT58H Graphic MMU LUT entry 58 high **/
#define GFXMMU_LUT58H			MMIO32(GFXMMU_BASE + 0x11d4)
/** GFXMMU_LUT59L Graphic MMU LUT entry 59 low **/
#define GFXMMU_LUT59L			MMIO32(GFXMMU_BASE + 0x11d8)
/** GFXMMU_LUT59H Graphic MMU LUT entry 59 high **/
#define GFXMMU_LUT59H			MMIO32(GFXMMU_BASE + 0x11dc)
/** GFXMMU_LUT60L Graphic MMU LUT entry 60 low **/
#define GFXMMU_LUT60L			MMIO32(GFXMMU_BASE + 0x11e0)
/** GFXMMU_LUT60H Graphic MMU LUT entry 60 high **/
#define GFXMMU_LUT60H			MMIO32(GFXMMU_BASE + 0x11e4)
/** GFXMMU_LUT61L Graphic MMU LUT entry 61 low **/
#define GFXMMU_LUT61L			MMIO32(GFXMMU_BASE + 0x11e8)
/** GFXMMU_LUT61H Graphic MMU LUT entry 61 high **/
#define GFXMMU_LUT61H			MMIO32(GFXMMU_BASE + 0x11ec)
/** GFXMMU_LUT62L Graphic MMU LUT entry 62 low **/
#define GFXMMU_LUT62L			MMIO32(GFXMMU_BASE + 0x11f0)
/** GFXMMU_LUT62H Graphic MMU LUT entry 62 high **/
#define GFXMMU_LUT62H			MMIO32(GFXMMU_BASE + 0x11f4)
/** GFXMMU_LUT63L Graphic MMU LUT entry 63 low **/
#define GFXMMU_LUT63L			MMIO32(GFXMMU_BASE + 0x11f8)
/** GFXMMU_LUT63H Graphic MMU LUT entry 63 high **/
#define GFXMMU_LUT63H			MMIO32(GFXMMU_BASE + 0x11fc)
/** GFXMMU_LUT64L Graphic MMU LUT entry 64 low **/
#define GFXMMU_LUT64L			MMIO32(GFXMMU_BASE + 0x1200)
/** GFXMMU_LUT64H Graphic MMU LUT entry 64 high **/
#define GFXMMU_LUT64H			MMIO32(GFXMMU_BASE + 0x1204)
/** GFXMMU_LUT65L Graphic MMU LUT entry 65 low **/
#define GFXMMU_LUT65L			MMIO32(GFXMMU_BASE + 0x1208)
/** GFXMMU_LUT65H Graphic MMU LUT entry 65 high **/
#define GFXMMU_LUT65H			MMIO32(GFXMMU_BASE + 0x120c)
/** GFXMMU_LUT66L Graphic MMU LUT entry 66 low **/
#define GFXMMU_LUT66L			MMIO32(GFXMMU_BASE + 0x1210)
/** GFXMMU_LUT66H Graphic MMU LUT entry 66 high **/
#define GFXMMU_LUT66H			MMIO32(GFXMMU_BASE + 0x1214)
/** GFXMMU_LUT67L Graphic MMU LUT entry 67 low **/
#define GFXMMU_LUT67L			MMIO32(GFXMMU_BASE + 0x1218)
/** GFXMMU_LUT67H Graphic MMU LUT entry 67 high **/
#define GFXMMU_LUT67H			MMIO32(GFXMMU_BASE + 0x121c)
/** GFXMMU_LUT68L Graphic MMU LUT entry 68 low **/
#define GFXMMU_LUT68L			MMIO32(GFXMMU_BASE + 0x1220)
/** GFXMMU_LUT68H Graphic MMU LUT entry 68 high **/
#define GFXMMU_LUT68H			MMIO32(GFXMMU_BASE + 0x1224)
/** GFXMMU_LUT69L Graphic MMU LUT entry 69 low **/
#define GFXMMU_LUT69L			MMIO32(GFXMMU_BASE + 0x1228)
/** GFXMMU_LUT69H Graphic MMU LUT entry 69 high **/
#define GFXMMU_LUT69H			MMIO32(GFXMMU_BASE + 0x122c)
/** GFXMMU_LUT70L Graphic MMU LUT entry 70 low **/
#define GFXMMU_LUT70L			MMIO32(GFXMMU_BASE + 0x1230)
/** GFXMMU_LUT70H Graphic MMU LUT entry 70 high **/
#define GFXMMU_LUT70H			MMIO32(GFXMMU_BASE + 0x1234)
/** GFXMMU_LUT71L Graphic MMU LUT entry 71 low **/
#define GFXMMU_LUT71L			MMIO32(GFXMMU_BASE + 0x1238)
/** GFXMMU_LUT71H Graphic MMU LUT entry 71 high **/
#define GFXMMU_LUT71H			MMIO32(GFXMMU_BASE + 0x123c)
/** GFXMMU_LUT72L Graphic MMU LUT entry 72 low **/
#define GFXMMU_LUT72L			MMIO32(GFXMMU_BASE + 0x1240)
/** GFXMMU_LUT72H Graphic MMU LUT entry 72 high **/
#define GFXMMU_LUT72H			MMIO32(GFXMMU_BASE + 0x1244)
/** GFXMMU_LUT73L Graphic MMU LUT entry 73 low **/
#define GFXMMU_LUT73L			MMIO32(GFXMMU_BASE + 0x1248)
/** GFXMMU_LUT73H Graphic MMU LUT entry 73 high **/
#define GFXMMU_LUT73H			MMIO32(GFXMMU_BASE + 0x124c)
/** GFXMMU_LUT74L Graphic MMU LUT entry 74 low **/
#define GFXMMU_LUT74L			MMIO32(GFXMMU_BASE + 0x1250)
/** GFXMMU_LUT74H Graphic MMU LUT entry 74 high **/
#define GFXMMU_LUT74H			MMIO32(GFXMMU_BASE + 0x1254)
/** GFXMMU_LUT75L Graphic MMU LUT entry 75 low **/
#define GFXMMU_LUT75L			MMIO32(GFXMMU_BASE + 0x1258)
/** GFXMMU_LUT75H Graphic MMU LUT entry 75 high **/
#define GFXMMU_LUT75H			MMIO32(GFXMMU_BASE + 0x125c)
/** GFXMMU_LUT76L Graphic MMU LUT entry 76 low **/
#define GFXMMU_LUT76L			MMIO32(GFXMMU_BASE + 0x1260)
/** GFXMMU_LUT76H Graphic MMU LUT entry 76 high **/
#define GFXMMU_LUT76H			MMIO32(GFXMMU_BASE + 0x1264)
/** GFXMMU_LUT77L Graphic MMU LUT entry 77 low **/
#define GFXMMU_LUT77L			MMIO32(GFXMMU_BASE + 0x1268)
/** GFXMMU_LUT77H Graphic MMU LUT entry 77 high **/
#define GFXMMU_LUT77H			MMIO32(GFXMMU_BASE + 0x126c)
/** GFXMMU_LUT78L Graphic MMU LUT entry 78 low **/
#define GFXMMU_LUT78L			MMIO32(GFXMMU_BASE + 0x1270)
/** GFXMMU_LUT78H Graphic MMU LUT entry 78 high **/
#define GFXMMU_LUT78H			MMIO32(GFXMMU_BASE + 0x1274)
/** GFXMMU_LUT79L Graphic MMU LUT entry 79 low **/
#define GFXMMU_LUT79L			MMIO32(GFXMMU_BASE + 0x1278)
/** GFXMMU_LUT79H Graphic MMU LUT entry 79 high **/
#define GFXMMU_LUT79H			MMIO32(GFXMMU_BASE + 0x127c)
/** GFXMMU_LUT80L Graphic MMU LUT entry 80 low **/
#define GFXMMU_LUT80L			MMIO32(GFXMMU_BASE + 0x1280)
/** GFXMMU_LUT80H Graphic MMU LUT entry 80 high **/
#define GFXMMU_LUT80H			MMIO32(GFXMMU_BASE + 0x1284)
/** GFXMMU_LUT81L Graphic MMU LUT entry 81 low **/
#define GFXMMU_LUT81L			MMIO32(GFXMMU_BASE + 0x1288)
/** GFXMMU_LUT81H Graphic MMU LUT entry 81 high **/
#define GFXMMU_LUT81H			MMIO32(GFXMMU_BASE + 0x128c)
/** GFXMMU_LUT82L Graphic MMU LUT entry 82 low **/
#define GFXMMU_LUT82L			MMIO32(GFXMMU_BASE + 0x1290)
/** GFXMMU_LUT82H Graphic MMU LUT entry 82 high **/
#define GFXMMU_LUT82H			MMIO32(GFXMMU_BASE + 0x1294)
/** GFXMMU_LUT83L Graphic MMU LUT entry 83 low **/
#define GFXMMU_LUT83L			MMIO32(GFXMMU_BASE + 0x1298)
/** GFXMMU_LUT83H Graphic MMU LUT entry 83 high **/
#define GFXMMU_LUT83H			MMIO32(GFXMMU_BASE + 0x129c)
/** GFXMMU_LUT84L Graphic MMU LUT entry 84 low **/
#define GFXMMU_LUT84L			MMIO32(GFXMMU_BASE + 0x12a0)
/** GFXMMU_LUT84H Graphic MMU LUT entry 84 high **/
#define GFXMMU_LUT84H			MMIO32(GFXMMU_BASE + 0x12a4)
/** GFXMMU_LUT85L Graphic MMU LUT entry 85 low **/
#define GFXMMU_LUT85L			MMIO32(GFXMMU_BASE + 0x12a8)
/** GFXMMU_LUT85H Graphic MMU LUT entry 85 high **/
#define GFXMMU_LUT85H			MMIO32(GFXMMU_BASE + 0x12ac)
/** GFXMMU_LUT86L Graphic MMU LUT entry 86 low **/
#define GFXMMU_LUT86L			MMIO32(GFXMMU_BASE + 0x12b0)
/** GFXMMU_LUT86H Graphic MMU LUT entry 86 high **/
#define GFXMMU_LUT86H			MMIO32(GFXMMU_BASE + 0x12b4)
/** GFXMMU_LUT87L Graphic MMU LUT entry 87 low **/
#define GFXMMU_LUT87L			MMIO32(GFXMMU_BASE + 0x12b8)
/** GFXMMU_LUT87H Graphic MMU LUT entry 87 high **/
#define GFXMMU_LUT87H			MMIO32(GFXMMU_BASE + 0x12bc)
/** GFXMMU_LUT88L Graphic MMU LUT entry 88 low **/
#define GFXMMU_LUT88L			MMIO32(GFXMMU_BASE + 0x12c0)
/** GFXMMU_LUT88H Graphic MMU LUT entry 88 high **/
#define GFXMMU_LUT88H			MMIO32(GFXMMU_BASE + 0x12c4)
/** GFXMMU_LUT89L Graphic MMU LUT entry 89 low **/
#define GFXMMU_LUT89L			MMIO32(GFXMMU_BASE + 0x12c8)
/** GFXMMU_LUT89H Graphic MMU LUT entry 89 high **/
#define GFXMMU_LUT89H			MMIO32(GFXMMU_BASE + 0x12cc)
/** GFXMMU_LUT90L Graphic MMU LUT entry 90 low **/
#define GFXMMU_LUT90L			MMIO32(GFXMMU_BASE + 0x12d0)
/** GFXMMU_LUT90H Graphic MMU LUT entry 90 high **/
#define GFXMMU_LUT90H			MMIO32(GFXMMU_BASE + 0x12d4)
/** GFXMMU_LUT91L Graphic MMU LUT entry 91 low **/
#define GFXMMU_LUT91L			MMIO32(GFXMMU_BASE + 0x12d8)
/** GFXMMU_LUT91H Graphic MMU LUT entry 91 high **/
#define GFXMMU_LUT91H			MMIO32(GFXMMU_BASE + 0x12dc)
/** GFXMMU_LUT92L Graphic MMU LUT entry 92 low **/
#define GFXMMU_LUT92L			MMIO32(GFXMMU_BASE + 0x12e0)
/** GFXMMU_LUT92H Graphic MMU LUT entry 92 high **/
#define GFXMMU_LUT92H			MMIO32(GFXMMU_BASE + 0x12e4)
/** GFXMMU_LUT93L Graphic MMU LUT entry 93 low **/
#define GFXMMU_LUT93L			MMIO32(GFXMMU_BASE + 0x12e8)
/** GFXMMU_LUT93H Graphic MMU LUT entry 93 high **/
#define GFXMMU_LUT93H			MMIO32(GFXMMU_BASE + 0x12ec)
/** GFXMMU_LUT94L Graphic MMU LUT entry 94 low **/
#define GFXMMU_LUT94L			MMIO32(GFXMMU_BASE + 0x12f0)
/** GFXMMU_LUT94H Graphic MMU LUT entry 94 high **/
#define GFXMMU_LUT94H			MMIO32(GFXMMU_BASE + 0x12f4)
/** GFXMMU_LUT95L Graphic MMU LUT entry 95 low **/
#define GFXMMU_LUT95L			MMIO32(GFXMMU_BASE + 0x12f8)
/** GFXMMU_LUT95H Graphic MMU LUT entry 95 high **/
#define GFXMMU_LUT95H			MMIO32(GFXMMU_BASE + 0x12fc)
/** GFXMMU_LUT96L Graphic MMU LUT entry 96 low **/
#define GFXMMU_LUT96L			MMIO32(GFXMMU_BASE + 0x1300)
/** GFXMMU_LUT96H Graphic MMU LUT entry 96 high **/
#define GFXMMU_LUT96H			MMIO32(GFXMMU_BASE + 0x1304)
/** GFXMMU_LUT97L Graphic MMU LUT entry 97 low **/
#define GFXMMU_LUT97L			MMIO32(GFXMMU_BASE + 0x1308)
/** GFXMMU_LUT97H Graphic MMU LUT entry 97 high **/
#define GFXMMU_LUT97H			MMIO32(GFXMMU_BASE + 0x130c)
/** GFXMMU_LUT98L Graphic MMU LUT entry 98 low **/
#define GFXMMU_LUT98L			MMIO32(GFXMMU_BASE + 0x1310)
/** GFXMMU_LUT98H Graphic MMU LUT entry 98 high **/
#define GFXMMU_LUT98H			MMIO32(GFXMMU_BASE + 0x1314)
/** GFXMMU_LUT99L Graphic MMU LUT entry 99 low **/
#define GFXMMU_LUT99L			MMIO32(GFXMMU_BASE + 0x1318)
/** GFXMMU_LUT99H Graphic MMU LUT entry 99 high **/
#define GFXMMU_LUT99H			MMIO32(GFXMMU_BASE + 0x131c)
/** GFXMMU_LUT100L Graphic MMU LUT entry 100 low **/
#define GFXMMU_LUT100L			MMIO32(GFXMMU_BASE + 0x1320)
/** GFXMMU_LUT100H Graphic MMU LUT entry 100 high **/
#define GFXMMU_LUT100H			MMIO32(GFXMMU_BASE + 0x1324)
/** GFXMMU_LUT101L Graphic MMU LUT entry 101 low **/
#define GFXMMU_LUT101L			MMIO32(GFXMMU_BASE + 0x1328)
/** GFXMMU_LUT101H Graphic MMU LUT entry 101 high **/
#define GFXMMU_LUT101H			MMIO32(GFXMMU_BASE + 0x132c)
/** GFXMMU_LUT102L Graphic MMU LUT entry 102 low **/
#define GFXMMU_LUT102L			MMIO32(GFXMMU_BASE + 0x1330)
/** GFXMMU_LUT102H Graphic MMU LUT entry 102 high **/
#define GFXMMU_LUT102H			MMIO32(GFXMMU_BASE + 0x1334)
/** GFXMMU_LUT103L Graphic MMU LUT entry 103 low **/
#define GFXMMU_LUT103L			MMIO32(GFXMMU_BASE + 0x1338)
/** GFXMMU_LUT103H Graphic MMU LUT entry 103 high **/
#define GFXMMU_LUT103H			MMIO32(GFXMMU_BASE + 0x133c)
/** GFXMMU_LUT104L Graphic MMU LUT entry 104 low **/
#define GFXMMU_LUT104L			MMIO32(GFXMMU_BASE + 0x1340)
/** GFXMMU_LUT104H Graphic MMU LUT entry 104 high **/
#define GFXMMU_LUT104H			MMIO32(GFXMMU_BASE + 0x1344)
/** GFXMMU_LUT105L Graphic MMU LUT entry 105 low **/
#define GFXMMU_LUT105L			MMIO32(GFXMMU_BASE + 0x1348)
/** GFXMMU_LUT105H Graphic MMU LUT entry 105 high **/
#define GFXMMU_LUT105H			MMIO32(GFXMMU_BASE + 0x134c)
/** GFXMMU_LUT106L Graphic MMU LUT entry 106 low **/
#define GFXMMU_LUT106L			MMIO32(GFXMMU_BASE + 0x1350)
/** GFXMMU_LUT106H Graphic MMU LUT entry 106 high **/
#define GFXMMU_LUT106H			MMIO32(GFXMMU_BASE + 0x1354)
/** GFXMMU_LUT107L Graphic MMU LUT entry 107 low **/
#define GFXMMU_LUT107L			MMIO32(GFXMMU_BASE + 0x1358)
/** GFXMMU_LUT107H Graphic MMU LUT entry 107 high **/
#define GFXMMU_LUT107H			MMIO32(GFXMMU_BASE + 0x135c)
/** GFXMMU_LUT108L Graphic MMU LUT entry 108 low **/
#define GFXMMU_LUT108L			MMIO32(GFXMMU_BASE + 0x1360)
/** GFXMMU_LUT108H Graphic MMU LUT entry 108 high **/
#define GFXMMU_LUT108H			MMIO32(GFXMMU_BASE + 0x1364)
/** GFXMMU_LUT109L Graphic MMU LUT entry 109 low **/
#define GFXMMU_LUT109L			MMIO32(GFXMMU_BASE + 0x1368)
/** GFXMMU_LUT109H Graphic MMU LUT entry 109 high **/
#define GFXMMU_LUT109H			MMIO32(GFXMMU_BASE + 0x136c)
/** GFXMMU_LUT110L Graphic MMU LUT entry 110 low **/
#define GFXMMU_LUT110L			MMIO32(GFXMMU_BASE + 0x1370)
/** GFXMMU_LUT110H Graphic MMU LUT entry 110 high **/
#define GFXMMU_LUT110H			MMIO32(GFXMMU_BASE + 0x1374)
/** GFXMMU_LUT111L Graphic MMU LUT entry 111 low **/
#define GFXMMU_LUT111L			MMIO32(GFXMMU_BASE + 0x1378)
/** GFXMMU_LUT111H Graphic MMU LUT entry 111 high **/
#define GFXMMU_LUT111H			MMIO32(GFXMMU_BASE + 0x137c)
/** GFXMMU_LUT112L Graphic MMU LUT entry 112 low **/
#define GFXMMU_LUT112L			MMIO32(GFXMMU_BASE + 0x1380)
/** GFXMMU_LUT112H Graphic MMU LUT entry 112 high **/
#define GFXMMU_LUT112H			MMIO32(GFXMMU_BASE + 0x1384)
/** GFXMMU_LUT113L Graphic MMU LUT entry 113 low **/
#define GFXMMU_LUT113L			MMIO32(GFXMMU_BASE + 0x1388)
/** GFXMMU_LUT113H Graphic MMU LUT entry 113 high **/
#define GFXMMU_LUT113H			MMIO32(GFXMMU_BASE + 0x138c)
/** GFXMMU_LUT114L Graphic MMU LUT entry 114 low **/
#define GFXMMU_LUT114L			MMIO32(GFXMMU_BASE + 0x1390)
/** GFXMMU_LUT114H Graphic MMU LUT entry 114 high **/
#define GFXMMU_LUT114H			MMIO32(GFXMMU_BASE + 0x1394)
/** GFXMMU_LUT115L Graphic MMU LUT entry 115 low **/
#define GFXMMU_LUT115L			MMIO32(GFXMMU_BASE + 0x1398)
/** GFXMMU_LUT115H Graphic MMU LUT entry 115 high **/
#define GFXMMU_LUT115H			MMIO32(GFXMMU_BASE + 0x139c)
/** GFXMMU_LUT116L Graphic MMU LUT entry 116 low **/
#define GFXMMU_LUT116L			MMIO32(GFXMMU_BASE + 0x13a0)
/** GFXMMU_LUT116H Graphic MMU LUT entry 116 high **/
#define GFXMMU_LUT116H			MMIO32(GFXMMU_BASE + 0x13a4)
/** GFXMMU_LUT117L Graphic MMU LUT entry 117 low **/
#define GFXMMU_LUT117L			MMIO32(GFXMMU_BASE + 0x13a8)
/** GFXMMU_LUT117H Graphic MMU LUT entry 117 high **/
#define GFXMMU_LUT117H			MMIO32(GFXMMU_BASE + 0x13ac)
/** GFXMMU_LUT118L Graphic MMU LUT entry 118 low **/
#define GFXMMU_LUT118L			MMIO32(GFXMMU_BASE + 0x13b0)
/** GFXMMU_LUT118H Graphic MMU LUT entry 118 high **/
#define GFXMMU_LUT118H			MMIO32(GFXMMU_BASE + 0x13b4)
/** GFXMMU_LUT119L Graphic MMU LUT entry 119 low **/
#define GFXMMU_LUT119L			MMIO32(GFXMMU_BASE + 0x13b8)
/** GFXMMU_LUT119H Graphic MMU LUT entry 119 high **/
#define GFXMMU_LUT119H			MMIO32(GFXMMU_BASE + 0x13bc)
/** GFXMMU_LUT120L Graphic MMU LUT entry 120 low **/
#define GFXMMU_LUT120L			MMIO32(GFXMMU_BASE + 0x13c0)
/** GFXMMU_LUT120H Graphic MMU LUT entry 120 high **/
#define GFXMMU_LUT120H			MMIO32(GFXMMU_BASE + 0x13c4)
/** GFXMMU_LUT121L Graphic MMU LUT entry 121 low **/
#define GFXMMU_LUT121L			MMIO32(GFXMMU_BASE + 0x13c8)
/** GFXMMU_LUT121H Graphic MMU LUT entry 121 high **/
#define GFXMMU_LUT121H			MMIO32(GFXMMU_BASE + 0x13cc)
/** GFXMMU_LUT122L Graphic MMU LUT entry 122 low **/
#define GFXMMU_LUT122L			MMIO32(GFXMMU_BASE + 0x13d0)
/** GFXMMU_LUT122H Graphic MMU LUT entry 122 high **/
#define GFXMMU_LUT122H			MMIO32(GFXMMU_BASE + 0x13d4)
/** GFXMMU_LUT123L Graphic MMU LUT entry 123 low **/
#define GFXMMU_LUT123L			MMIO32(GFXMMU_BASE + 0x13d8)
/** GFXMMU_LUT123H Graphic MMU LUT entry 123 high **/
#define GFXMMU_LUT123H			MMIO32(GFXMMU_BASE + 0x13dc)
/** GFXMMU_LUT124L Graphic MMU LUT entry 124 low **/
#define GFXMMU_LUT124L			MMIO32(GFXMMU_BASE + 0x13e0)
/** GFXMMU_LUT124H Graphic MMU LUT entry 124 high **/
#define GFXMMU_LUT124H			MMIO32(GFXMMU_BASE + 0x13e4)
/** GFXMMU_LUT125L Graphic MMU LUT entry 125 low **/
#define GFXMMU_LUT125L			MMIO32(GFXMMU_BASE + 0x13e8)
/** GFXMMU_LUT125H Graphic MMU LUT entry 125 high **/
#define GFXMMU_LUT125H			MMIO32(GFXMMU_BASE + 0x13ec)
/** GFXMMU_LUT126L Graphic MMU LUT entry 126 low **/
#define GFXMMU_LUT126L			MMIO32(GFXMMU_BASE + 0x13f0)
/** GFXMMU_LUT126H Graphic MMU LUT entry 126 high **/
#define GFXMMU_LUT126H			MMIO32(GFXMMU_BASE + 0x13f4)
/** GFXMMU_LUT127L Graphic MMU LUT entry 127 low **/
#define GFXMMU_LUT127L			MMIO32(GFXMMU_BASE + 0x13f8)
/** GFXMMU_LUT127H Graphic MMU LUT entry 127 high **/
#define GFXMMU_LUT127H			MMIO32(GFXMMU_BASE + 0x13fc)
/** GFXMMU_LUT128L Graphic MMU LUT entry 128 low **/
#define GFXMMU_LUT128L			MMIO32(GFXMMU_BASE + 0x1400)
/** GFXMMU_LUT128H Graphic MMU LUT entry 128 high **/
#define GFXMMU_LUT128H			MMIO32(GFXMMU_BASE + 0x1404)
/** GFXMMU_LUT129L Graphic MMU LUT entry 129 low **/
#define GFXMMU_LUT129L			MMIO32(GFXMMU_BASE + 0x1408)
/** GFXMMU_LUT129H Graphic MMU LUT entry 129 high **/
#define GFXMMU_LUT129H			MMIO32(GFXMMU_BASE + 0x140c)
/** GFXMMU_LUT130L Graphic MMU LUT entry 130 low **/
#define GFXMMU_LUT130L			MMIO32(GFXMMU_BASE + 0x1410)
/** GFXMMU_LUT130H Graphic MMU LUT entry 130 high **/
#define GFXMMU_LUT130H			MMIO32(GFXMMU_BASE + 0x1414)
/** GFXMMU_LUT131L Graphic MMU LUT entry 131 low **/
#define GFXMMU_LUT131L			MMIO32(GFXMMU_BASE + 0x1418)
/** GFXMMU_LUT131H Graphic MMU LUT entry 131 high **/
#define GFXMMU_LUT131H			MMIO32(GFXMMU_BASE + 0x141c)
/** GFXMMU_LUT132L Graphic MMU LUT entry 132 low **/
#define GFXMMU_LUT132L			MMIO32(GFXMMU_BASE + 0x1420)
/** GFXMMU_LUT132H Graphic MMU LUT entry 132 high **/
#define GFXMMU_LUT132H			MMIO32(GFXMMU_BASE + 0x1424)
/** GFXMMU_LUT133L Graphic MMU LUT entry 133 low **/
#define GFXMMU_LUT133L			MMIO32(GFXMMU_BASE + 0x1428)
/** GFXMMU_LUT133H Graphic MMU LUT entry 133 high **/
#define GFXMMU_LUT133H			MMIO32(GFXMMU_BASE + 0x142c)
/** GFXMMU_LUT134L Graphic MMU LUT entry 134 low **/
#define GFXMMU_LUT134L			MMIO32(GFXMMU_BASE + 0x1430)
/** GFXMMU_LUT134H Graphic MMU LUT entry 134 high **/
#define GFXMMU_LUT134H			MMIO32(GFXMMU_BASE + 0x1434)
/** GFXMMU_LUT135L Graphic MMU LUT entry 135 low **/
#define GFXMMU_LUT135L			MMIO32(GFXMMU_BASE + 0x1438)
/** GFXMMU_LUT135H Graphic MMU LUT entry 135 high **/
#define GFXMMU_LUT135H			MMIO32(GFXMMU_BASE + 0x143c)
/** GFXMMU_LUT136L Graphic MMU LUT entry 136 low **/
#define GFXMMU_LUT136L			MMIO32(GFXMMU_BASE + 0x1440)
/** GFXMMU_LUT136H Graphic MMU LUT entry 136 high **/
#define GFXMMU_LUT136H			MMIO32(GFXMMU_BASE + 0x1444)
/** GFXMMU_LUT137L Graphic MMU LUT entry 137 low **/
#define GFXMMU_LUT137L			MMIO32(GFXMMU_BASE + 0x1448)
/** GFXMMU_LUT137H Graphic MMU LUT entry 137 high **/
#define GFXMMU_LUT137H			MMIO32(GFXMMU_BASE + 0x144c)
/** GFXMMU_LUT138L Graphic MMU LUT entry 138 low **/
#define GFXMMU_LUT138L			MMIO32(GFXMMU_BASE + 0x1450)
/** GFXMMU_LUT138H Graphic MMU LUT entry 138 high **/
#define GFXMMU_LUT138H			MMIO32(GFXMMU_BASE + 0x1454)
/** GFXMMU_LUT139L Graphic MMU LUT entry 139 low **/
#define GFXMMU_LUT139L			MMIO32(GFXMMU_BASE + 0x1458)
/** GFXMMU_LUT139H Graphic MMU LUT entry 139 high **/
#define GFXMMU_LUT139H			MMIO32(GFXMMU_BASE + 0x145c)
/** GFXMMU_LUT140L Graphic MMU LUT entry 140 low **/
#define GFXMMU_LUT140L			MMIO32(GFXMMU_BASE + 0x1460)
/** GFXMMU_LUT140H Graphic MMU LUT entry 140 high **/
#define GFXMMU_LUT140H			MMIO32(GFXMMU_BASE + 0x1464)
/** GFXMMU_LUT141L Graphic MMU LUT entry 141 low **/
#define GFXMMU_LUT141L			MMIO32(GFXMMU_BASE + 0x1468)
/** GFXMMU_LUT141H Graphic MMU LUT entry 141 high **/
#define GFXMMU_LUT141H			MMIO32(GFXMMU_BASE + 0x146c)
/** GFXMMU_LUT142L Graphic MMU LUT entry 142 low **/
#define GFXMMU_LUT142L			MMIO32(GFXMMU_BASE + 0x1470)
/** GFXMMU_LUT142H Graphic MMU LUT entry 142 high **/
#define GFXMMU_LUT142H			MMIO32(GFXMMU_BASE + 0x1474)
/** GFXMMU_LUT143L Graphic MMU LUT entry 143 low **/
#define GFXMMU_LUT143L			MMIO32(GFXMMU_BASE + 0x1478)
/** GFXMMU_LUT143H Graphic MMU LUT entry 143 high **/
#define GFXMMU_LUT143H			MMIO32(GFXMMU_BASE + 0x147c)
/** GFXMMU_LUT144L Graphic MMU LUT entry 144 low **/
#define GFXMMU_LUT144L			MMIO32(GFXMMU_BASE + 0x1480)
/** GFXMMU_LUT144H Graphic MMU LUT entry 144 high **/
#define GFXMMU_LUT144H			MMIO32(GFXMMU_BASE + 0x1484)
/** GFXMMU_LUT145L Graphic MMU LUT entry 145 low **/
#define GFXMMU_LUT145L			MMIO32(GFXMMU_BASE + 0x1488)
/** GFXMMU_LUT145H Graphic MMU LUT entry 145 high **/
#define GFXMMU_LUT145H			MMIO32(GFXMMU_BASE + 0x148c)
/** GFXMMU_LUT146L Graphic MMU LUT entry 146 low **/
#define GFXMMU_LUT146L			MMIO32(GFXMMU_BASE + 0x1490)
/** GFXMMU_LUT146H Graphic MMU LUT entry 146 high **/
#define GFXMMU_LUT146H			MMIO32(GFXMMU_BASE + 0x1494)
/** GFXMMU_LUT147L Graphic MMU LUT entry 147 low **/
#define GFXMMU_LUT147L			MMIO32(GFXMMU_BASE + 0x1498)
/** GFXMMU_LUT147H Graphic MMU LUT entry 147 high **/
#define GFXMMU_LUT147H			MMIO32(GFXMMU_BASE + 0x149c)
/** GFXMMU_LUT148L Graphic MMU LUT entry 148 low **/
#define GFXMMU_LUT148L			MMIO32(GFXMMU_BASE + 0x14a0)
/** GFXMMU_LUT148H Graphic MMU LUT entry 148 high **/
#define GFXMMU_LUT148H			MMIO32(GFXMMU_BASE + 0x14a4)
/** GFXMMU_LUT149L Graphic MMU LUT entry 149 low **/
#define GFXMMU_LUT149L			MMIO32(GFXMMU_BASE + 0x14a8)
/** GFXMMU_LUT149H Graphic MMU LUT entry 149 high **/
#define GFXMMU_LUT149H			MMIO32(GFXMMU_BASE + 0x14ac)
/** GFXMMU_LUT150L Graphic MMU LUT entry 150 low **/
#define GFXMMU_LUT150L			MMIO32(GFXMMU_BASE + 0x14b0)
/** GFXMMU_LUT150H Graphic MMU LUT entry 150 high **/
#define GFXMMU_LUT150H			MMIO32(GFXMMU_BASE + 0x14b4)
/** GFXMMU_LUT151L Graphic MMU LUT entry 151 low **/
#define GFXMMU_LUT151L			MMIO32(GFXMMU_BASE + 0x14b8)
/** GFXMMU_LUT151H Graphic MMU LUT entry 151 high **/
#define GFXMMU_LUT151H			MMIO32(GFXMMU_BASE + 0x14bc)
/** GFXMMU_LUT152L Graphic MMU LUT entry 152 low **/
#define GFXMMU_LUT152L			MMIO32(GFXMMU_BASE + 0x14c0)
/** GFXMMU_LUT152H Graphic MMU LUT entry 152 high **/
#define GFXMMU_LUT152H			MMIO32(GFXMMU_BASE + 0x14c4)
/** GFXMMU_LUT153L Graphic MMU LUT entry 153 low **/
#define GFXMMU_LUT153L			MMIO32(GFXMMU_BASE + 0x14c8)
/** GFXMMU_LUT153H Graphic MMU LUT entry 153 high **/
#define GFXMMU_LUT153H			MMIO32(GFXMMU_BASE + 0x14cc)
/** GFXMMU_LUT154L Graphic MMU LUT entry 154 low **/
#define GFXMMU_LUT154L			MMIO32(GFXMMU_BASE + 0x14d0)
/** GFXMMU_LUT154H Graphic MMU LUT entry 154 high **/
#define GFXMMU_LUT154H			MMIO32(GFXMMU_BASE + 0x14d4)
/** GFXMMU_LUT155L Graphic MMU LUT entry 155 low **/
#define GFXMMU_LUT155L			MMIO32(GFXMMU_BASE + 0x14d8)
/** GFXMMU_LUT155H Graphic MMU LUT entry 155 high **/
#define GFXMMU_LUT155H			MMIO32(GFXMMU_BASE + 0x14dc)
/** GFXMMU_LUT156L Graphic MMU LUT entry 156 low **/
#define GFXMMU_LUT156L			MMIO32(GFXMMU_BASE + 0x14e0)
/** GFXMMU_LUT156H Graphic MMU LUT entry 156 high **/
#define GFXMMU_LUT156H			MMIO32(GFXMMU_BASE + 0x14e4)
/** GFXMMU_LUT157L Graphic MMU LUT entry 157 low **/
#define GFXMMU_LUT157L			MMIO32(GFXMMU_BASE + 0x14e8)
/** GFXMMU_LUT157H Graphic MMU LUT entry 157 high **/
#define GFXMMU_LUT157H			MMIO32(GFXMMU_BASE + 0x14ec)
/** GFXMMU_LUT158L Graphic MMU LUT entry 158 low **/
#define GFXMMU_LUT158L			MMIO32(GFXMMU_BASE + 0x14f0)
/** GFXMMU_LUT158H Graphic MMU LUT entry 158 high **/
#define GFXMMU_LUT158H			MMIO32(GFXMMU_BASE + 0x14f4)
/** GFXMMU_LUT159L Graphic MMU LUT entry 159 low **/
#define GFXMMU_LUT159L			MMIO32(GFXMMU_BASE + 0x14f8)
/** GFXMMU_LUT159H Graphic MMU LUT entry 159 high **/
#define GFXMMU_LUT159H			MMIO32(GFXMMU_BASE + 0x14fc)
/** GFXMMU_LUT160L Graphic MMU LUT entry 160 low **/
#define GFXMMU_LUT160L			MMIO32(GFXMMU_BASE + 0x1500)
/** GFXMMU_LUT160H Graphic MMU LUT entry 160 high **/
#define GFXMMU_LUT160H			MMIO32(GFXMMU_BASE + 0x1504)
/** GFXMMU_LUT161L Graphic MMU LUT entry 161 low **/
#define GFXMMU_LUT161L			MMIO32(GFXMMU_BASE + 0x1508)
/** GFXMMU_LUT161H Graphic MMU LUT entry 161 high **/
#define GFXMMU_LUT161H			MMIO32(GFXMMU_BASE + 0x150c)
/** GFXMMU_LUT162L Graphic MMU LUT entry 162 low **/
#define GFXMMU_LUT162L			MMIO32(GFXMMU_BASE + 0x1510)
/** GFXMMU_LUT162H Graphic MMU LUT entry 162 high **/
#define GFXMMU_LUT162H			MMIO32(GFXMMU_BASE + 0x1514)
/** GFXMMU_LUT163L Graphic MMU LUT entry 163 low **/
#define GFXMMU_LUT163L			MMIO32(GFXMMU_BASE + 0x1518)
/** GFXMMU_LUT163H Graphic MMU LUT entry 163 high **/
#define GFXMMU_LUT163H			MMIO32(GFXMMU_BASE + 0x151c)
/** GFXMMU_LUT164L Graphic MMU LUT entry 164 low **/
#define GFXMMU_LUT164L			MMIO32(GFXMMU_BASE + 0x1520)
/** GFXMMU_LUT164H Graphic MMU LUT entry 164 high **/
#define GFXMMU_LUT164H			MMIO32(GFXMMU_BASE + 0x1524)
/** GFXMMU_LUT165L Graphic MMU LUT entry 165 low **/
#define GFXMMU_LUT165L			MMIO32(GFXMMU_BASE + 0x1528)
/** GFXMMU_LUT165H Graphic MMU LUT entry 165 high **/
#define GFXMMU_LUT165H			MMIO32(GFXMMU_BASE + 0x152c)
/** GFXMMU_LUT166L Graphic MMU LUT entry 166 low **/
#define GFXMMU_LUT166L			MMIO32(GFXMMU_BASE + 0x1530)
/** GFXMMU_LUT166H Graphic MMU LUT entry 166 high **/
#define GFXMMU_LUT166H			MMIO32(GFXMMU_BASE + 0x1534)
/** GFXMMU_LUT167L Graphic MMU LUT entry 167 low **/
#define GFXMMU_LUT167L			MMIO32(GFXMMU_BASE + 0x1538)
/** GFXMMU_LUT167H Graphic MMU LUT entry 167 high **/
#define GFXMMU_LUT167H			MMIO32(GFXMMU_BASE + 0x153c)
/** GFXMMU_LUT168L Graphic MMU LUT entry 168 low **/
#define GFXMMU_LUT168L			MMIO32(GFXMMU_BASE + 0x1540)
/** GFXMMU_LUT168H Graphic MMU LUT entry 168 high **/
#define GFXMMU_LUT168H			MMIO32(GFXMMU_BASE + 0x1544)
/** GFXMMU_LUT169L Graphic MMU LUT entry 169 low **/
#define GFXMMU_LUT169L			MMIO32(GFXMMU_BASE + 0x1548)
/** GFXMMU_LUT169H Graphic MMU LUT entry 169 high **/
#define GFXMMU_LUT169H			MMIO32(GFXMMU_BASE + 0x154c)
/** GFXMMU_LUT170L Graphic MMU LUT entry 170 low **/
#define GFXMMU_LUT170L			MMIO32(GFXMMU_BASE + 0x1550)
/** GFXMMU_LUT170H Graphic MMU LUT entry 170 high **/
#define GFXMMU_LUT170H			MMIO32(GFXMMU_BASE + 0x1554)
/** GFXMMU_LUT171L Graphic MMU LUT entry 171 low **/
#define GFXMMU_LUT171L			MMIO32(GFXMMU_BASE + 0x1558)
/** GFXMMU_LUT171H Graphic MMU LUT entry 171 high **/
#define GFXMMU_LUT171H			MMIO32(GFXMMU_BASE + 0x155c)
/** GFXMMU_LUT172L Graphic MMU LUT entry 172 low **/
#define GFXMMU_LUT172L			MMIO32(GFXMMU_BASE + 0x1560)
/** GFXMMU_LUT172H Graphic MMU LUT entry 172 high **/
#define GFXMMU_LUT172H			MMIO32(GFXMMU_BASE + 0x1564)
/** GFXMMU_LUT173L Graphic MMU LUT entry 173 low **/
#define GFXMMU_LUT173L			MMIO32(GFXMMU_BASE + 0x1568)
/** GFXMMU_LUT173H Graphic MMU LUT entry 173 high **/
#define GFXMMU_LUT173H			MMIO32(GFXMMU_BASE + 0x156c)
/** GFXMMU_LUT174L Graphic MMU LUT entry 174 low **/
#define GFXMMU_LUT174L			MMIO32(GFXMMU_BASE + 0x1570)
/** GFXMMU_LUT174H Graphic MMU LUT entry 174 high **/
#define GFXMMU_LUT174H			MMIO32(GFXMMU_BASE + 0x1574)
/** GFXMMU_LUT175L Graphic MMU LUT entry 175 low **/
#define GFXMMU_LUT175L			MMIO32(GFXMMU_BASE + 0x1578)
/** GFXMMU_LUT175H Graphic MMU LUT entry 175 high **/
#define GFXMMU_LUT175H			MMIO32(GFXMMU_BASE + 0x157c)
/** GFXMMU_LUT176L Graphic MMU LUT entry 176 low **/
#define GFXMMU_LUT176L			MMIO32(GFXMMU_BASE + 0x1580)
/** GFXMMU_LUT176H Graphic MMU LUT entry 176 high **/
#define GFXMMU_LUT176H			MMIO32(GFXMMU_BASE + 0x1584)
/** GFXMMU_LUT177L Graphic MMU LUT entry 177 low **/
#define GFXMMU_LUT177L			MMIO32(GFXMMU_BASE + 0x1588)
/** GFXMMU_LUT177H Graphic MMU LUT entry 177 high **/
#define GFXMMU_LUT177H			MMIO32(GFXMMU_BASE + 0x158c)
/** GFXMMU_LUT178L Graphic MMU LUT entry 178 low **/
#define GFXMMU_LUT178L			MMIO32(GFXMMU_BASE + 0x1590)
/** GFXMMU_LUT178H Graphic MMU LUT entry 178 high **/
#define GFXMMU_LUT178H			MMIO32(GFXMMU_BASE + 0x1594)
/** GFXMMU_LUT179L Graphic MMU LUT entry 179 low **/
#define GFXMMU_LUT179L			MMIO32(GFXMMU_BASE + 0x1598)
/** GFXMMU_LUT179H Graphic MMU LUT entry 179 high **/
#define GFXMMU_LUT179H			MMIO32(GFXMMU_BASE + 0x159c)
/** GFXMMU_LUT180L Graphic MMU LUT entry 180 low **/
#define GFXMMU_LUT180L			MMIO32(GFXMMU_BASE + 0x15a0)
/** GFXMMU_LUT180H Graphic MMU LUT entry 180 high **/
#define GFXMMU_LUT180H			MMIO32(GFXMMU_BASE + 0x15a4)
/** GFXMMU_LUT181L Graphic MMU LUT entry 181 low **/
#define GFXMMU_LUT181L			MMIO32(GFXMMU_BASE + 0x15a8)
/** GFXMMU_LUT181H Graphic MMU LUT entry 181 high **/
#define GFXMMU_LUT181H			MMIO32(GFXMMU_BASE + 0x15ac)
/** GFXMMU_LUT182L Graphic MMU LUT entry 182 low **/
#define GFXMMU_LUT182L			MMIO32(GFXMMU_BASE + 0x15b0)
/** GFXMMU_LUT182H Graphic MMU LUT entry 182 high **/
#define GFXMMU_LUT182H			MMIO32(GFXMMU_BASE + 0x15b4)
/** GFXMMU_LUT183L Graphic MMU LUT entry 183 low **/
#define GFXMMU_LUT183L			MMIO32(GFXMMU_BASE + 0x15b8)
/** GFXMMU_LUT183H Graphic MMU LUT entry 183 high **/
#define GFXMMU_LUT183H			MMIO32(GFXMMU_BASE + 0x15bc)
/** GFXMMU_LUT184L Graphic MMU LUT entry 184 low **/
#define GFXMMU_LUT184L			MMIO32(GFXMMU_BASE + 0x15c0)
/** GFXMMU_LUT184H Graphic MMU LUT entry 184 high **/
#define GFXMMU_LUT184H			MMIO32(GFXMMU_BASE + 0x15c4)
/** GFXMMU_LUT185L Graphic MMU LUT entry 185 low **/
#define GFXMMU_LUT185L			MMIO32(GFXMMU_BASE + 0x15c8)
/** GFXMMU_LUT185H Graphic MMU LUT entry 185 high **/
#define GFXMMU_LUT185H			MMIO32(GFXMMU_BASE + 0x15cc)
/** GFXMMU_LUT186L Graphic MMU LUT entry 186 low **/
#define GFXMMU_LUT186L			MMIO32(GFXMMU_BASE + 0x15d0)
/** GFXMMU_LUT186H Graphic MMU LUT entry 186 high **/
#define GFXMMU_LUT186H			MMIO32(GFXMMU_BASE + 0x15d4)
/** GFXMMU_LUT187L Graphic MMU LUT entry 187 low **/
#define GFXMMU_LUT187L			MMIO32(GFXMMU_BASE + 0x15d8)
/** GFXMMU_LUT187H Graphic MMU LUT entry 187 high **/
#define GFXMMU_LUT187H			MMIO32(GFXMMU_BASE + 0x15dc)
/** GFXMMU_LUT188L Graphic MMU LUT entry 188 low **/
#define GFXMMU_LUT188L			MMIO32(GFXMMU_BASE + 0x15e0)
/** GFXMMU_LUT188H Graphic MMU LUT entry 188 high **/
#define GFXMMU_LUT188H			MMIO32(GFXMMU_BASE + 0x15e4)
/** GFXMMU_LUT189L Graphic MMU LUT entry 189 low **/
#define GFXMMU_LUT189L			MMIO32(GFXMMU_BASE + 0x15e8)
/** GFXMMU_LUT189H Graphic MMU LUT entry 189 high **/
#define GFXMMU_LUT189H			MMIO32(GFXMMU_BASE + 0x15ec)
/** GFXMMU_LUT190L Graphic MMU LUT entry 190 low **/
#define GFXMMU_LUT190L			MMIO32(GFXMMU_BASE + 0x15f0)
/** GFXMMU_LUT190H Graphic MMU LUT entry 190 high **/
#define GFXMMU_LUT190H			MMIO32(GFXMMU_BASE + 0x15f4)
/** GFXMMU_LUT191L Graphic MMU LUT entry 191 low **/
#define GFXMMU_LUT191L			MMIO32(GFXMMU_BASE + 0x15f8)
/** GFXMMU_LUT191H Graphic MMU LUT entry 191 high **/
#define GFXMMU_LUT191H			MMIO32(GFXMMU_BASE + 0x15fc)
/** GFXMMU_LUT192L Graphic MMU LUT entry 192 low **/
#define GFXMMU_LUT192L			MMIO32(GFXMMU_BASE + 0x1600)
/** GFXMMU_LUT192H Graphic MMU LUT entry 192 high **/
#define GFXMMU_LUT192H			MMIO32(GFXMMU_BASE + 0x1604)
/** GFXMMU_LUT193L Graphic MMU LUT entry 193 low **/
#define GFXMMU_LUT193L			MMIO32(GFXMMU_BASE + 0x1608)
/** GFXMMU_LUT193H Graphic MMU LUT entry 193 high **/
#define GFXMMU_LUT193H			MMIO32(GFXMMU_BASE + 0x160c)
/** GFXMMU_LUT194L Graphic MMU LUT entry 194 low **/
#define GFXMMU_LUT194L			MMIO32(GFXMMU_BASE + 0x1610)
/** GFXMMU_LUT194H Graphic MMU LUT entry 194 high **/
#define GFXMMU_LUT194H			MMIO32(GFXMMU_BASE + 0x1614)
/** GFXMMU_LUT195L Graphic MMU LUT entry 195 low **/
#define GFXMMU_LUT195L			MMIO32(GFXMMU_BASE + 0x1618)
/** GFXMMU_LUT195H Graphic MMU LUT entry 195 high **/
#define GFXMMU_LUT195H			MMIO32(GFXMMU_BASE + 0x161c)
/** GFXMMU_LUT196L Graphic MMU LUT entry 196 low **/
#define GFXMMU_LUT196L			MMIO32(GFXMMU_BASE + 0x1620)
/** GFXMMU_LUT196H Graphic MMU LUT entry 196 high **/
#define GFXMMU_LUT196H			MMIO32(GFXMMU_BASE + 0x1624)
/** GFXMMU_LUT197L Graphic MMU LUT entry 197 low **/
#define GFXMMU_LUT197L			MMIO32(GFXMMU_BASE + 0x1628)
/** GFXMMU_LUT197H Graphic MMU LUT entry 197 high **/
#define GFXMMU_LUT197H			MMIO32(GFXMMU_BASE + 0x162c)
/** GFXMMU_LUT198L Graphic MMU LUT entry 198 low **/
#define GFXMMU_LUT198L			MMIO32(GFXMMU_BASE + 0x1630)
/** GFXMMU_LUT198H Graphic MMU LUT entry 198 high **/
#define GFXMMU_LUT198H			MMIO32(GFXMMU_BASE + 0x1634)
/** GFXMMU_LUT199L Graphic MMU LUT entry 199 low **/
#define GFXMMU_LUT199L			MMIO32(GFXMMU_BASE + 0x1638)
/** GFXMMU_LUT199H Graphic MMU LUT entry 199 high **/
#define GFXMMU_LUT199H			MMIO32(GFXMMU_BASE + 0x163c)
/** GFXMMU_LUT200L Graphic MMU LUT entry 200 low **/
#define GFXMMU_LUT200L			MMIO32(GFXMMU_BASE + 0x1640)
/** GFXMMU_LUT200H Graphic MMU LUT entry 200 high **/
#define GFXMMU_LUT200H			MMIO32(GFXMMU_BASE + 0x1644)
/** GFXMMU_LUT201L Graphic MMU LUT entry 201 low **/
#define GFXMMU_LUT201L			MMIO32(GFXMMU_BASE + 0x1648)
/** GFXMMU_LUT201H Graphic MMU LUT entry 201 high **/
#define GFXMMU_LUT201H			MMIO32(GFXMMU_BASE + 0x164c)
/** GFXMMU_LUT202L Graphic MMU LUT entry 202 low **/
#define GFXMMU_LUT202L			MMIO32(GFXMMU_BASE + 0x1650)
/** GFXMMU_LUT202H Graphic MMU LUT entry 202 high **/
#define GFXMMU_LUT202H			MMIO32(GFXMMU_BASE + 0x1654)
/** GFXMMU_LUT203L Graphic MMU LUT entry 203 low **/
#define GFXMMU_LUT203L			MMIO32(GFXMMU_BASE + 0x1658)
/** GFXMMU_LUT203H Graphic MMU LUT entry 203 high **/
#define GFXMMU_LUT203H			MMIO32(GFXMMU_BASE + 0x165c)
/** GFXMMU_LUT204L Graphic MMU LUT entry 204 low **/
#define GFXMMU_LUT204L			MMIO32(GFXMMU_BASE + 0x1660)
/** GFXMMU_LUT204H Graphic MMU LUT entry 204 high **/
#define GFXMMU_LUT204H			MMIO32(GFXMMU_BASE + 0x1664)
/** GFXMMU_LUT205L Graphic MMU LUT entry 205 low **/
#define GFXMMU_LUT205L			MMIO32(GFXMMU_BASE + 0x1668)
/** GFXMMU_LUT205H Graphic MMU LUT entry 205 high **/
#define GFXMMU_LUT205H			MMIO32(GFXMMU_BASE + 0x166c)
/** GFXMMU_LUT206L Graphic MMU LUT entry 206 low **/
#define GFXMMU_LUT206L			MMIO32(GFXMMU_BASE + 0x1670)
/** GFXMMU_LUT206H Graphic MMU LUT entry 206 high **/
#define GFXMMU_LUT206H			MMIO32(GFXMMU_BASE + 0x1674)
/** GFXMMU_LUT207L Graphic MMU LUT entry 207 low **/
#define GFXMMU_LUT207L			MMIO32(GFXMMU_BASE + 0x1678)
/** GFXMMU_LUT207H Graphic MMU LUT entry 207 high **/
#define GFXMMU_LUT207H			MMIO32(GFXMMU_BASE + 0x167c)
/** GFXMMU_LUT208L Graphic MMU LUT entry 208 low **/
#define GFXMMU_LUT208L			MMIO32(GFXMMU_BASE + 0x1680)
/** GFXMMU_LUT208H Graphic MMU LUT entry 208 high **/
#define GFXMMU_LUT208H			MMIO32(GFXMMU_BASE + 0x1684)
/** GFXMMU_LUT209L Graphic MMU LUT entry 209 low **/
#define GFXMMU_LUT209L			MMIO32(GFXMMU_BASE + 0x1688)
/** GFXMMU_LUT209H Graphic MMU LUT entry 209 high **/
#define GFXMMU_LUT209H			MMIO32(GFXMMU_BASE + 0x168c)
/** GFXMMU_LUT210L Graphic MMU LUT entry 210 low **/
#define GFXMMU_LUT210L			MMIO32(GFXMMU_BASE + 0x1690)
/** GFXMMU_LUT210H Graphic MMU LUT entry 210 high **/
#define GFXMMU_LUT210H			MMIO32(GFXMMU_BASE + 0x1694)
/** GFXMMU_LUT211L Graphic MMU LUT entry 211 low **/
#define GFXMMU_LUT211L			MMIO32(GFXMMU_BASE + 0x1698)
/** GFXMMU_LUT211H Graphic MMU LUT entry 211 high **/
#define GFXMMU_LUT211H			MMIO32(GFXMMU_BASE + 0x169c)
/** GFXMMU_LUT212L Graphic MMU LUT entry 212 low **/
#define GFXMMU_LUT212L			MMIO32(GFXMMU_BASE + 0x16a0)
/** GFXMMU_LUT212H Graphic MMU LUT entry 212 high **/
#define GFXMMU_LUT212H			MMIO32(GFXMMU_BASE + 0x16a4)
/** GFXMMU_LUT213L Graphic MMU LUT entry 213 low **/
#define GFXMMU_LUT213L			MMIO32(GFXMMU_BASE + 0x16a8)
/** GFXMMU_LUT213H Graphic MMU LUT entry 213 high **/
#define GFXMMU_LUT213H			MMIO32(GFXMMU_BASE + 0x16ac)
/** GFXMMU_LUT214L Graphic MMU LUT entry 214 low **/
#define GFXMMU_LUT214L			MMIO32(GFXMMU_BASE + 0x16b0)
/** GFXMMU_LUT214H Graphic MMU LUT entry 214 high **/
#define GFXMMU_LUT214H			MMIO32(GFXMMU_BASE + 0x16b4)
/** GFXMMU_LUT215L Graphic MMU LUT entry 215 low **/
#define GFXMMU_LUT215L			MMIO32(GFXMMU_BASE + 0x16b8)
/** GFXMMU_LUT215H Graphic MMU LUT entry 215 high **/
#define GFXMMU_LUT215H			MMIO32(GFXMMU_BASE + 0x16bc)
/** GFXMMU_LUT216L Graphic MMU LUT entry 216 low **/
#define GFXMMU_LUT216L			MMIO32(GFXMMU_BASE + 0x16c0)
/** GFXMMU_LUT216H Graphic MMU LUT entry 216 high **/
#define GFXMMU_LUT216H			MMIO32(GFXMMU_BASE + 0x16c4)
/** GFXMMU_LUT217L Graphic MMU LUT entry 217 low **/
#define GFXMMU_LUT217L			MMIO32(GFXMMU_BASE + 0x16c8)
/** GFXMMU_LUT217H Graphic MMU LUT entry 217 high **/
#define GFXMMU_LUT217H			MMIO32(GFXMMU_BASE + 0x16cc)
/** GFXMMU_LUT218L Graphic MMU LUT entry 218 low **/
#define GFXMMU_LUT218L			MMIO32(GFXMMU_BASE + 0x16d0)
/** GFXMMU_LUT218H Graphic MMU LUT entry 218 high **/
#define GFXMMU_LUT218H			MMIO32(GFXMMU_BASE + 0x16d4)
/** GFXMMU_LUT219L Graphic MMU LUT entry 219 low **/
#define GFXMMU_LUT219L			MMIO32(GFXMMU_BASE + 0x16d8)
/** GFXMMU_LUT219H Graphic MMU LUT entry 219 high **/
#define GFXMMU_LUT219H			MMIO32(GFXMMU_BASE + 0x16dc)
/** GFXMMU_LUT220L Graphic MMU LUT entry 220 low **/
#define GFXMMU_LUT220L			MMIO32(GFXMMU_BASE + 0x16e0)
/** GFXMMU_LUT220H Graphic MMU LUT entry 220 high **/
#define GFXMMU_LUT220H			MMIO32(GFXMMU_BASE + 0x16e4)
/** GFXMMU_LUT221L Graphic MMU LUT entry 221 low **/
#define GFXMMU_LUT221L			MMIO32(GFXMMU_BASE + 0x16e8)
/** GFXMMU_LUT221H Graphic MMU LUT entry 221 high **/
#define GFXMMU_LUT221H			MMIO32(GFXMMU_BASE + 0x16ec)
/** GFXMMU_LUT222L Graphic MMU LUT entry 222 low **/
#define GFXMMU_LUT222L			MMIO32(GFXMMU_BASE + 0x16f0)
/** GFXMMU_LUT222H Graphic MMU LUT entry 222 high **/
#define GFXMMU_LUT222H			MMIO32(GFXMMU_BASE + 0x16f4)
/** GFXMMU_LUT223L Graphic MMU LUT entry 223 low **/
#define GFXMMU_LUT223L			MMIO32(GFXMMU_BASE + 0x16f8)
/** GFXMMU_LUT223H Graphic MMU LUT entry 223 high **/
#define GFXMMU_LUT223H			MMIO32(GFXMMU_BASE + 0x16fc)
/** GFXMMU_LUT224L Graphic MMU LUT entry 224 low **/
#define GFXMMU_LUT224L			MMIO32(GFXMMU_BASE + 0x1700)
/** GFXMMU_LUT224H Graphic MMU LUT entry 224 high **/
#define GFXMMU_LUT224H			MMIO32(GFXMMU_BASE + 0x1704)
/** GFXMMU_LUT225L Graphic MMU LUT entry 225 low **/
#define GFXMMU_LUT225L			MMIO32(GFXMMU_BASE + 0x1708)
/** GFXMMU_LUT225H Graphic MMU LUT entry 225 high **/
#define GFXMMU_LUT225H			MMIO32(GFXMMU_BASE + 0x170c)
/** GFXMMU_LUT226L Graphic MMU LUT entry 226 low **/
#define GFXMMU_LUT226L			MMIO32(GFXMMU_BASE + 0x1710)
/** GFXMMU_LUT226H Graphic MMU LUT entry 226 high **/
#define GFXMMU_LUT226H			MMIO32(GFXMMU_BASE + 0x1714)
/** GFXMMU_LUT227L Graphic MMU LUT entry 227 low **/
#define GFXMMU_LUT227L			MMIO32(GFXMMU_BASE + 0x1718)
/** GFXMMU_LUT227H Graphic MMU LUT entry 227 high **/
#define GFXMMU_LUT227H			MMIO32(GFXMMU_BASE + 0x171c)
/** GFXMMU_LUT228L Graphic MMU LUT entry 228 low **/
#define GFXMMU_LUT228L			MMIO32(GFXMMU_BASE + 0x1720)
/** GFXMMU_LUT228H Graphic MMU LUT entry 228 high **/
#define GFXMMU_LUT228H			MMIO32(GFXMMU_BASE + 0x1724)
/** GFXMMU_LUT229L Graphic MMU LUT entry 229 low **/
#define GFXMMU_LUT229L			MMIO32(GFXMMU_BASE + 0x1728)
/** GFXMMU_LUT229H Graphic MMU LUT entry 229 high **/
#define GFXMMU_LUT229H			MMIO32(GFXMMU_BASE + 0x172c)
/** GFXMMU_LUT230L Graphic MMU LUT entry 230 low **/
#define GFXMMU_LUT230L			MMIO32(GFXMMU_BASE + 0x1730)
/** GFXMMU_LUT230H Graphic MMU LUT entry 230 high **/
#define GFXMMU_LUT230H			MMIO32(GFXMMU_BASE + 0x1734)
/** GFXMMU_LUT231L Graphic MMU LUT entry 231 low **/
#define GFXMMU_LUT231L			MMIO32(GFXMMU_BASE + 0x1738)
/** GFXMMU_LUT231H Graphic MMU LUT entry 231 high **/
#define GFXMMU_LUT231H			MMIO32(GFXMMU_BASE + 0x173c)
/** GFXMMU_LUT232L Graphic MMU LUT entry 232 low **/
#define GFXMMU_LUT232L			MMIO32(GFXMMU_BASE + 0x1740)
/** GFXMMU_LUT232H Graphic MMU LUT entry 232 high **/
#define GFXMMU_LUT232H			MMIO32(GFXMMU_BASE + 0x1744)
/** GFXMMU_LUT233L Graphic MMU LUT entry 233 low **/
#define GFXMMU_LUT233L			MMIO32(GFXMMU_BASE + 0x1748)
/** GFXMMU_LUT233H Graphic MMU LUT entry 233 high **/
#define GFXMMU_LUT233H			MMIO32(GFXMMU_BASE + 0x174c)
/** GFXMMU_LUT234L Graphic MMU LUT entry 234 low **/
#define GFXMMU_LUT234L			MMIO32(GFXMMU_BASE + 0x1750)
/** GFXMMU_LUT234H Graphic MMU LUT entry 234 high **/
#define GFXMMU_LUT234H			MMIO32(GFXMMU_BASE + 0x1754)
/** GFXMMU_LUT235L Graphic MMU LUT entry 235 low **/
#define GFXMMU_LUT235L			MMIO32(GFXMMU_BASE + 0x1758)
/** GFXMMU_LUT235H Graphic MMU LUT entry 235 high **/
#define GFXMMU_LUT235H			MMIO32(GFXMMU_BASE + 0x175c)
/** GFXMMU_LUT236L Graphic MMU LUT entry 236 low **/
#define GFXMMU_LUT236L			MMIO32(GFXMMU_BASE + 0x1760)
/** GFXMMU_LUT236H Graphic MMU LUT entry 236 high **/
#define GFXMMU_LUT236H			MMIO32(GFXMMU_BASE + 0x1764)
/** GFXMMU_LUT237L Graphic MMU LUT entry 237 low **/
#define GFXMMU_LUT237L			MMIO32(GFXMMU_BASE + 0x1768)
/** GFXMMU_LUT237H Graphic MMU LUT entry 237 high **/
#define GFXMMU_LUT237H			MMIO32(GFXMMU_BASE + 0x176c)
/** GFXMMU_LUT238L Graphic MMU LUT entry 238 low **/
#define GFXMMU_LUT238L			MMIO32(GFXMMU_BASE + 0x1770)
/** GFXMMU_LUT238H Graphic MMU LUT entry 238 high **/
#define GFXMMU_LUT238H			MMIO32(GFXMMU_BASE + 0x1774)
/** GFXMMU_LUT239L Graphic MMU LUT entry 239 low **/
#define GFXMMU_LUT239L			MMIO32(GFXMMU_BASE + 0x1778)
/** GFXMMU_LUT239H Graphic MMU LUT entry 239 high **/
#define GFXMMU_LUT239H			MMIO32(GFXMMU_BASE + 0x177c)
/** GFXMMU_LUT240L Graphic MMU LUT entry 240 low **/
#define GFXMMU_LUT240L			MMIO32(GFXMMU_BASE + 0x1780)
/** GFXMMU_LUT240H Graphic MMU LUT entry 240 high **/
#define GFXMMU_LUT240H			MMIO32(GFXMMU_BASE + 0x1784)
/** GFXMMU_LUT241L Graphic MMU LUT entry 241 low **/
#define GFXMMU_LUT241L			MMIO32(GFXMMU_BASE + 0x1788)
/** GFXMMU_LUT241H Graphic MMU LUT entry 241 high **/
#define GFXMMU_LUT241H			MMIO32(GFXMMU_BASE + 0x178c)
/** GFXMMU_LUT242L Graphic MMU LUT entry 242 low **/
#define GFXMMU_LUT242L			MMIO32(GFXMMU_BASE + 0x1790)
/** GFXMMU_LUT242H Graphic MMU LUT entry 242 high **/
#define GFXMMU_LUT242H			MMIO32(GFXMMU_BASE + 0x1794)
/** GFXMMU_LUT243L Graphic MMU LUT entry 243 low **/
#define GFXMMU_LUT243L			MMIO32(GFXMMU_BASE + 0x1798)
/** GFXMMU_LUT243H Graphic MMU LUT entry 243 high **/
#define GFXMMU_LUT243H			MMIO32(GFXMMU_BASE + 0x179c)
/** GFXMMU_LUT244L Graphic MMU LUT entry 244 low **/
#define GFXMMU_LUT244L			MMIO32(GFXMMU_BASE + 0x17a0)
/** GFXMMU_LUT244H Graphic MMU LUT entry 244 high **/
#define GFXMMU_LUT244H			MMIO32(GFXMMU_BASE + 0x17a4)
/** GFXMMU_LUT245L Graphic MMU LUT entry 245 low **/
#define GFXMMU_LUT245L			MMIO32(GFXMMU_BASE + 0x17a8)
/** GFXMMU_LUT245H Graphic MMU LUT entry 245 high **/
#define GFXMMU_LUT245H			MMIO32(GFXMMU_BASE + 0x17ac)
/** GFXMMU_LUT246L Graphic MMU LUT entry 246 low **/
#define GFXMMU_LUT246L			MMIO32(GFXMMU_BASE + 0x17b0)
/** GFXMMU_LUT246H Graphic MMU LUT entry 246 high **/
#define GFXMMU_LUT246H			MMIO32(GFXMMU_BASE + 0x17b4)
/** GFXMMU_LUT247L Graphic MMU LUT entry 247 low **/
#define GFXMMU_LUT247L			MMIO32(GFXMMU_BASE + 0x17b8)
/** GFXMMU_LUT247H Graphic MMU LUT entry 247 high **/
#define GFXMMU_LUT247H			MMIO32(GFXMMU_BASE + 0x17bc)
/** GFXMMU_LUT248L Graphic MMU LUT entry 248 low **/
#define GFXMMU_LUT248L			MMIO32(GFXMMU_BASE + 0x17c0)
/** GFXMMU_LUT248H Graphic MMU LUT entry 248 high **/
#define GFXMMU_LUT248H			MMIO32(GFXMMU_BASE + 0x17c4)
/** GFXMMU_LUT249L Graphic MMU LUT entry 249 low **/
#define GFXMMU_LUT249L			MMIO32(GFXMMU_BASE + 0x17c8)
/** GFXMMU_LUT249H Graphic MMU LUT entry 249 high **/
#define GFXMMU_LUT249H			MMIO32(GFXMMU_BASE + 0x17cc)
/** GFXMMU_LUT250L Graphic MMU LUT entry 250 low **/
#define GFXMMU_LUT250L			MMIO32(GFXMMU_BASE + 0x17d0)
/** GFXMMU_LUT250H Graphic MMU LUT entry 250 high **/
#define GFXMMU_LUT250H			MMIO32(GFXMMU_BASE + 0x17d4)
/** GFXMMU_LUT251L Graphic MMU LUT entry 251 low **/
#define GFXMMU_LUT251L			MMIO32(GFXMMU_BASE + 0x17d8)
/** GFXMMU_LUT251H Graphic MMU LUT entry 251 high **/
#define GFXMMU_LUT251H			MMIO32(GFXMMU_BASE + 0x17dc)
/** GFXMMU_LUT252L Graphic MMU LUT entry 252 low **/
#define GFXMMU_LUT252L			MMIO32(GFXMMU_BASE + 0x17e0)
/** GFXMMU_LUT252H Graphic MMU LUT entry 252 high **/
#define GFXMMU_LUT252H			MMIO32(GFXMMU_BASE + 0x17e4)
/** GFXMMU_LUT253L Graphic MMU LUT entry 253 low **/
#define GFXMMU_LUT253L			MMIO32(GFXMMU_BASE + 0x17e8)
/** GFXMMU_LUT253H Graphic MMU LUT entry 253 high **/
#define GFXMMU_LUT253H			MMIO32(GFXMMU_BASE + 0x17ec)
/** GFXMMU_LUT254L Graphic MMU LUT entry 254 low **/
#define GFXMMU_LUT254L			MMIO32(GFXMMU_BASE + 0x17f0)
/** GFXMMU_LUT254H Graphic MMU LUT entry 254 high **/
#define GFXMMU_LUT254H			MMIO32(GFXMMU_BASE + 0x17f4)
/** GFXMMU_LUT255L Graphic MMU LUT entry 255 low **/
#define GFXMMU_LUT255L			MMIO32(GFXMMU_BASE + 0x17f8)
/** GFXMMU_LUT255H Graphic MMU LUT entry 255 high **/
#define GFXMMU_LUT255H			MMIO32(GFXMMU_BASE + 0x17fc)
/** GFXMMU_LUT256L Graphic MMU LUT entry 256 low **/
#define GFXMMU_LUT256L			MMIO32(GFXMMU_BASE + 0x1800)
/** GFXMMU_LUT256H Graphic MMU LUT entry 256 high **/
#define GFXMMU_LUT256H			MMIO32(GFXMMU_BASE + 0x1804)
/** GFXMMU_LUT257L Graphic MMU LUT entry 257 low **/
#define GFXMMU_LUT257L			MMIO32(GFXMMU_BASE + 0x1808)
/** GFXMMU_LUT257H Graphic MMU LUT entry 257 high **/
#define GFXMMU_LUT257H			MMIO32(GFXMMU_BASE + 0x180c)
/** GFXMMU_LUT258L Graphic MMU LUT entry 258 low **/
#define GFXMMU_LUT258L			MMIO32(GFXMMU_BASE + 0x1810)
/** GFXMMU_LUT258H Graphic MMU LUT entry 258 high **/
#define GFXMMU_LUT258H			MMIO32(GFXMMU_BASE + 0x1814)
/** GFXMMU_LUT259L Graphic MMU LUT entry 259 low **/
#define GFXMMU_LUT259L			MMIO32(GFXMMU_BASE + 0x1818)
/** GFXMMU_LUT259H Graphic MMU LUT entry 259 high **/
#define GFXMMU_LUT259H			MMIO32(GFXMMU_BASE + 0x181c)
/** GFXMMU_LUT260L Graphic MMU LUT entry 260 low **/
#define GFXMMU_LUT260L			MMIO32(GFXMMU_BASE + 0x1820)
/** GFXMMU_LUT260H Graphic MMU LUT entry 260 high **/
#define GFXMMU_LUT260H			MMIO32(GFXMMU_BASE + 0x1824)
/** GFXMMU_LUT261L Graphic MMU LUT entry 261 low **/
#define GFXMMU_LUT261L			MMIO32(GFXMMU_BASE + 0x1828)
/** GFXMMU_LUT261H Graphic MMU LUT entry 261 high **/
#define GFXMMU_LUT261H			MMIO32(GFXMMU_BASE + 0x182c)
/** GFXMMU_LUT262L Graphic MMU LUT entry 262 low **/
#define GFXMMU_LUT262L			MMIO32(GFXMMU_BASE + 0x1830)
/** GFXMMU_LUT262H Graphic MMU LUT entry 262 high **/
#define GFXMMU_LUT262H			MMIO32(GFXMMU_BASE + 0x1834)
/** GFXMMU_LUT263L Graphic MMU LUT entry 263 low **/
#define GFXMMU_LUT263L			MMIO32(GFXMMU_BASE + 0x1838)
/** GFXMMU_LUT263H Graphic MMU LUT entry 263 high **/
#define GFXMMU_LUT263H			MMIO32(GFXMMU_BASE + 0x183c)
/** GFXMMU_LUT264L Graphic MMU LUT entry 264 low **/
#define GFXMMU_LUT264L			MMIO32(GFXMMU_BASE + 0x1840)
/** GFXMMU_LUT264H Graphic MMU LUT entry 264 high **/
#define GFXMMU_LUT264H			MMIO32(GFXMMU_BASE + 0x1844)
/** GFXMMU_LUT265L Graphic MMU LUT entry 265 low **/
#define GFXMMU_LUT265L			MMIO32(GFXMMU_BASE + 0x1848)
/** GFXMMU_LUT265H Graphic MMU LUT entry 265 high **/
#define GFXMMU_LUT265H			MMIO32(GFXMMU_BASE + 0x184c)
/** GFXMMU_LUT266L Graphic MMU LUT entry 266 low **/
#define GFXMMU_LUT266L			MMIO32(GFXMMU_BASE + 0x1850)
/** GFXMMU_LUT266H Graphic MMU LUT entry 266 high **/
#define GFXMMU_LUT266H			MMIO32(GFXMMU_BASE + 0x1854)
/** GFXMMU_LUT267L Graphic MMU LUT entry 267 low **/
#define GFXMMU_LUT267L			MMIO32(GFXMMU_BASE + 0x1858)
/** GFXMMU_LUT267H Graphic MMU LUT entry 267 high **/
#define GFXMMU_LUT267H			MMIO32(GFXMMU_BASE + 0x185c)
/** GFXMMU_LUT268L Graphic MMU LUT entry 268 low **/
#define GFXMMU_LUT268L			MMIO32(GFXMMU_BASE + 0x1860)
/** GFXMMU_LUT268H Graphic MMU LUT entry 268 high **/
#define GFXMMU_LUT268H			MMIO32(GFXMMU_BASE + 0x1864)
/** GFXMMU_LUT269L Graphic MMU LUT entry 269 low **/
#define GFXMMU_LUT269L			MMIO32(GFXMMU_BASE + 0x1868)
/** GFXMMU_LUT269H Graphic MMU LUT entry 269 high **/
#define GFXMMU_LUT269H			MMIO32(GFXMMU_BASE + 0x186c)
/** GFXMMU_LUT270L Graphic MMU LUT entry 270 low **/
#define GFXMMU_LUT270L			MMIO32(GFXMMU_BASE + 0x1870)
/** GFXMMU_LUT270H Graphic MMU LUT entry 270 high **/
#define GFXMMU_LUT270H			MMIO32(GFXMMU_BASE + 0x1874)
/** GFXMMU_LUT271L Graphic MMU LUT entry 271 low **/
#define GFXMMU_LUT271L			MMIO32(GFXMMU_BASE + 0x1878)
/** GFXMMU_LUT271H Graphic MMU LUT entry 271 high **/
#define GFXMMU_LUT271H			MMIO32(GFXMMU_BASE + 0x187c)
/** GFXMMU_LUT272L Graphic MMU LUT entry 272 low **/
#define GFXMMU_LUT272L			MMIO32(GFXMMU_BASE + 0x1880)
/** GFXMMU_LUT272H Graphic MMU LUT entry 272 high **/
#define GFXMMU_LUT272H			MMIO32(GFXMMU_BASE + 0x1884)
/** GFXMMU_LUT273L Graphic MMU LUT entry 273 low **/
#define GFXMMU_LUT273L			MMIO32(GFXMMU_BASE + 0x1888)
/** GFXMMU_LUT273H Graphic MMU LUT entry 273 high **/
#define GFXMMU_LUT273H			MMIO32(GFXMMU_BASE + 0x188c)
/** GFXMMU_LUT274L Graphic MMU LUT entry 274 low **/
#define GFXMMU_LUT274L			MMIO32(GFXMMU_BASE + 0x1890)
/** GFXMMU_LUT274H Graphic MMU LUT entry 274 high **/
#define GFXMMU_LUT274H			MMIO32(GFXMMU_BASE + 0x1894)
/** GFXMMU_LUT275L Graphic MMU LUT entry 275 low **/
#define GFXMMU_LUT275L			MMIO32(GFXMMU_BASE + 0x1898)
/** GFXMMU_LUT275H Graphic MMU LUT entry 275 high **/
#define GFXMMU_LUT275H			MMIO32(GFXMMU_BASE + 0x189c)
/** GFXMMU_LUT276L Graphic MMU LUT entry 276 low **/
#define GFXMMU_LUT276L			MMIO32(GFXMMU_BASE + 0x18a0)
/** GFXMMU_LUT276H Graphic MMU LUT entry 276 high **/
#define GFXMMU_LUT276H			MMIO32(GFXMMU_BASE + 0x18a4)
/** GFXMMU_LUT277L Graphic MMU LUT entry 277 low **/
#define GFXMMU_LUT277L			MMIO32(GFXMMU_BASE + 0x18a8)
/** GFXMMU_LUT277H Graphic MMU LUT entry 277 high **/
#define GFXMMU_LUT277H			MMIO32(GFXMMU_BASE + 0x18ac)
/** GFXMMU_LUT278L Graphic MMU LUT entry 278 low **/
#define GFXMMU_LUT278L			MMIO32(GFXMMU_BASE + 0x18b0)
/** GFXMMU_LUT278H Graphic MMU LUT entry 278 high **/
#define GFXMMU_LUT278H			MMIO32(GFXMMU_BASE + 0x18b4)
/** GFXMMU_LUT279L Graphic MMU LUT entry 279 low **/
#define GFXMMU_LUT279L			MMIO32(GFXMMU_BASE + 0x18b8)
/** GFXMMU_LUT279H Graphic MMU LUT entry 279 high **/
#define GFXMMU_LUT279H			MMIO32(GFXMMU_BASE + 0x18bc)
/** GFXMMU_LUT280L Graphic MMU LUT entry 280 low **/
#define GFXMMU_LUT280L			MMIO32(GFXMMU_BASE + 0x18c0)
/** GFXMMU_LUT280H Graphic MMU LUT entry 280 high **/
#define GFXMMU_LUT280H			MMIO32(GFXMMU_BASE + 0x18c4)
/** GFXMMU_LUT281L Graphic MMU LUT entry 281 low **/
#define GFXMMU_LUT281L			MMIO32(GFXMMU_BASE + 0x18c8)
/** GFXMMU_LUT281H Graphic MMU LUT entry 281 high **/
#define GFXMMU_LUT281H			MMIO32(GFXMMU_BASE + 0x18cc)
/** GFXMMU_LUT282L Graphic MMU LUT entry 282 low **/
#define GFXMMU_LUT282L			MMIO32(GFXMMU_BASE + 0x18d0)
/** GFXMMU_LUT282H Graphic MMU LUT entry 282 high **/
#define GFXMMU_LUT282H			MMIO32(GFXMMU_BASE + 0x18d4)
/** GFXMMU_LUT283L Graphic MMU LUT entry 283 low **/
#define GFXMMU_LUT283L			MMIO32(GFXMMU_BASE + 0x18d8)
/** GFXMMU_LUT283H Graphic MMU LUT entry 283 high **/
#define GFXMMU_LUT283H			MMIO32(GFXMMU_BASE + 0x18dc)
/** GFXMMU_LUT284L Graphic MMU LUT entry 284 low **/
#define GFXMMU_LUT284L			MMIO32(GFXMMU_BASE + 0x18e0)
/** GFXMMU_LUT284H Graphic MMU LUT entry 284 high **/
#define GFXMMU_LUT284H			MMIO32(GFXMMU_BASE + 0x18e4)
/** GFXMMU_LUT285L Graphic MMU LUT entry 285 low **/
#define GFXMMU_LUT285L			MMIO32(GFXMMU_BASE + 0x18e8)
/** GFXMMU_LUT285H Graphic MMU LUT entry 285 high **/
#define GFXMMU_LUT285H			MMIO32(GFXMMU_BASE + 0x18ec)
/** GFXMMU_LUT286L Graphic MMU LUT entry 286 low **/
#define GFXMMU_LUT286L			MMIO32(GFXMMU_BASE + 0x18f0)
/** GFXMMU_LUT286H Graphic MMU LUT entry 286 high **/
#define GFXMMU_LUT286H			MMIO32(GFXMMU_BASE + 0x18f4)
/** GFXMMU_LUT287L Graphic MMU LUT entry 287 low **/
#define GFXMMU_LUT287L			MMIO32(GFXMMU_BASE + 0x18f8)
/** GFXMMU_LUT287H Graphic MMU LUT entry 287 high **/
#define GFXMMU_LUT287H			MMIO32(GFXMMU_BASE + 0x18fc)
/** GFXMMU_LUT288L Graphic MMU LUT entry 288 low **/
#define GFXMMU_LUT288L			MMIO32(GFXMMU_BASE + 0x1900)
/** GFXMMU_LUT288H Graphic MMU LUT entry 288 high **/
#define GFXMMU_LUT288H			MMIO32(GFXMMU_BASE + 0x1904)
/** GFXMMU_LUT289L Graphic MMU LUT entry 289 low **/
#define GFXMMU_LUT289L			MMIO32(GFXMMU_BASE + 0x1908)
/** GFXMMU_LUT289H Graphic MMU LUT entry 289 high **/
#define GFXMMU_LUT289H			MMIO32(GFXMMU_BASE + 0x190c)
/** GFXMMU_LUT290L Graphic MMU LUT entry 290 low **/
#define GFXMMU_LUT290L			MMIO32(GFXMMU_BASE + 0x1910)
/** GFXMMU_LUT290H Graphic MMU LUT entry 290 high **/
#define GFXMMU_LUT290H			MMIO32(GFXMMU_BASE + 0x1914)
/** GFXMMU_LUT291L Graphic MMU LUT entry 291 low **/
#define GFXMMU_LUT291L			MMIO32(GFXMMU_BASE + 0x1918)
/** GFXMMU_LUT291H Graphic MMU LUT entry 291 high **/
#define GFXMMU_LUT291H			MMIO32(GFXMMU_BASE + 0x191c)
/** GFXMMU_LUT292L Graphic MMU LUT entry 292 low **/
#define GFXMMU_LUT292L			MMIO32(GFXMMU_BASE + 0x1920)
/** GFXMMU_LUT292H Graphic MMU LUT entry 292 high **/
#define GFXMMU_LUT292H			MMIO32(GFXMMU_BASE + 0x1924)
/** GFXMMU_LUT293L Graphic MMU LUT entry 293 low **/
#define GFXMMU_LUT293L			MMIO32(GFXMMU_BASE + 0x1928)
/** GFXMMU_LUT293H Graphic MMU LUT entry 293 high **/
#define GFXMMU_LUT293H			MMIO32(GFXMMU_BASE + 0x192c)
/** GFXMMU_LUT294L Graphic MMU LUT entry 294 low **/
#define GFXMMU_LUT294L			MMIO32(GFXMMU_BASE + 0x1930)
/** GFXMMU_LUT294H Graphic MMU LUT entry 294 high **/
#define GFXMMU_LUT294H			MMIO32(GFXMMU_BASE + 0x1934)
/** GFXMMU_LUT295L Graphic MMU LUT entry 295 low **/
#define GFXMMU_LUT295L			MMIO32(GFXMMU_BASE + 0x1938)
/** GFXMMU_LUT295H Graphic MMU LUT entry 295 high **/
#define GFXMMU_LUT295H			MMIO32(GFXMMU_BASE + 0x193c)
/** GFXMMU_LUT296L Graphic MMU LUT entry 296 low **/
#define GFXMMU_LUT296L			MMIO32(GFXMMU_BASE + 0x1940)
/** GFXMMU_LUT296H Graphic MMU LUT entry 296 high **/
#define GFXMMU_LUT296H			MMIO32(GFXMMU_BASE + 0x1944)
/** GFXMMU_LUT297L Graphic MMU LUT entry 297 low **/
#define GFXMMU_LUT297L			MMIO32(GFXMMU_BASE + 0x1948)
/** GFXMMU_LUT297H Graphic MMU LUT entry 297 high **/
#define GFXMMU_LUT297H			MMIO32(GFXMMU_BASE + 0x194c)
/** GFXMMU_LUT298L Graphic MMU LUT entry 298 low **/
#define GFXMMU_LUT298L			MMIO32(GFXMMU_BASE + 0x1950)
/** GFXMMU_LUT298H Graphic MMU LUT entry 298 high **/
#define GFXMMU_LUT298H			MMIO32(GFXMMU_BASE + 0x1954)
/** GFXMMU_LUT299L Graphic MMU LUT entry 299 low **/
#define GFXMMU_LUT299L			MMIO32(GFXMMU_BASE + 0x1958)
/** GFXMMU_LUT299H Graphic MMU LUT entry 299 high **/
#define GFXMMU_LUT299H			MMIO32(GFXMMU_BASE + 0x195c)
/** GFXMMU_LUT300L Graphic MMU LUT entry 300 low **/
#define GFXMMU_LUT300L			MMIO32(GFXMMU_BASE + 0x1960)
/** GFXMMU_LUT300H Graphic MMU LUT entry 300 high **/
#define GFXMMU_LUT300H			MMIO32(GFXMMU_BASE + 0x1964)
/** GFXMMU_LUT301L Graphic MMU LUT entry 301 low **/
#define GFXMMU_LUT301L			MMIO32(GFXMMU_BASE + 0x1968)
/** GFXMMU_LUT301H Graphic MMU LUT entry 301 high **/
#define GFXMMU_LUT301H			MMIO32(GFXMMU_BASE + 0x196c)
/** GFXMMU_LUT302L Graphic MMU LUT entry 302 low **/
#define GFXMMU_LUT302L			MMIO32(GFXMMU_BASE + 0x1970)
/** GFXMMU_LUT302H Graphic MMU LUT entry 302 high **/
#define GFXMMU_LUT302H			MMIO32(GFXMMU_BASE + 0x1974)
/** GFXMMU_LUT303L Graphic MMU LUT entry 303 low **/
#define GFXMMU_LUT303L			MMIO32(GFXMMU_BASE + 0x1978)
/** GFXMMU_LUT303H Graphic MMU LUT entry 303 high **/
#define GFXMMU_LUT303H			MMIO32(GFXMMU_BASE + 0x197c)
/** GFXMMU_LUT304L Graphic MMU LUT entry 304 low **/
#define GFXMMU_LUT304L			MMIO32(GFXMMU_BASE + 0x1980)
/** GFXMMU_LUT304H Graphic MMU LUT entry 304 high **/
#define GFXMMU_LUT304H			MMIO32(GFXMMU_BASE + 0x1984)
/** GFXMMU_LUT305L Graphic MMU LUT entry 305 low **/
#define GFXMMU_LUT305L			MMIO32(GFXMMU_BASE + 0x1988)
/** GFXMMU_LUT305H Graphic MMU LUT entry 305 high **/
#define GFXMMU_LUT305H			MMIO32(GFXMMU_BASE + 0x198c)
/** GFXMMU_LUT306L Graphic MMU LUT entry 306 low **/
#define GFXMMU_LUT306L			MMIO32(GFXMMU_BASE + 0x1990)
/** GFXMMU_LUT306H Graphic MMU LUT entry 306 high **/
#define GFXMMU_LUT306H			MMIO32(GFXMMU_BASE + 0x1994)
/** GFXMMU_LUT307L Graphic MMU LUT entry 307 low **/
#define GFXMMU_LUT307L			MMIO32(GFXMMU_BASE + 0x1998)
/** GFXMMU_LUT307H Graphic MMU LUT entry 307 high **/
#define GFXMMU_LUT307H			MMIO32(GFXMMU_BASE + 0x199c)
/** GFXMMU_LUT308L Graphic MMU LUT entry 308 low **/
#define GFXMMU_LUT308L			MMIO32(GFXMMU_BASE + 0x19a0)
/** GFXMMU_LUT308H Graphic MMU LUT entry 308 high **/
#define GFXMMU_LUT308H			MMIO32(GFXMMU_BASE + 0x19a4)
/** GFXMMU_LUT309L Graphic MMU LUT entry 309 low **/
#define GFXMMU_LUT309L			MMIO32(GFXMMU_BASE + 0x19a8)
/** GFXMMU_LUT309H Graphic MMU LUT entry 309 high **/
#define GFXMMU_LUT309H			MMIO32(GFXMMU_BASE + 0x19ac)
/** GFXMMU_LUT310L Graphic MMU LUT entry 310 low **/
#define GFXMMU_LUT310L			MMIO32(GFXMMU_BASE + 0x19b0)
/** GFXMMU_LUT310H Graphic MMU LUT entry 310 high **/
#define GFXMMU_LUT310H			MMIO32(GFXMMU_BASE + 0x19b4)
/** GFXMMU_LUT311L Graphic MMU LUT entry 311 low **/
#define GFXMMU_LUT311L			MMIO32(GFXMMU_BASE + 0x19b8)
/** GFXMMU_LUT311H Graphic MMU LUT entry 311 high **/
#define GFXMMU_LUT311H			MMIO32(GFXMMU_BASE + 0x19bc)
/** GFXMMU_LUT312L Graphic MMU LUT entry 312 low **/
#define GFXMMU_LUT312L			MMIO32(GFXMMU_BASE + 0x19c0)
/** GFXMMU_LUT312H Graphic MMU LUT entry 312 high **/
#define GFXMMU_LUT312H			MMIO32(GFXMMU_BASE + 0x19c4)
/** GFXMMU_LUT313L Graphic MMU LUT entry 313 low **/
#define GFXMMU_LUT313L			MMIO32(GFXMMU_BASE + 0x19c8)
/** GFXMMU_LUT313H Graphic MMU LUT entry 313 high **/
#define GFXMMU_LUT313H			MMIO32(GFXMMU_BASE + 0x19cc)
/** GFXMMU_LUT314L Graphic MMU LUT entry 314 low **/
#define GFXMMU_LUT314L			MMIO32(GFXMMU_BASE + 0x19d0)
/** GFXMMU_LUT314H Graphic MMU LUT entry 314 high **/
#define GFXMMU_LUT314H			MMIO32(GFXMMU_BASE + 0x19d4)
/** GFXMMU_LUT315L Graphic MMU LUT entry 315 low **/
#define GFXMMU_LUT315L			MMIO32(GFXMMU_BASE + 0x19d8)
/** GFXMMU_LUT315H Graphic MMU LUT entry 315 high **/
#define GFXMMU_LUT315H			MMIO32(GFXMMU_BASE + 0x19dc)
/** GFXMMU_LUT316L Graphic MMU LUT entry 316 low **/
#define GFXMMU_LUT316L			MMIO32(GFXMMU_BASE + 0x19e0)
/** GFXMMU_LUT316H Graphic MMU LUT entry 316 high **/
#define GFXMMU_LUT316H			MMIO32(GFXMMU_BASE + 0x19e4)
/** GFXMMU_LUT317L Graphic MMU LUT entry 317 low **/
#define GFXMMU_LUT317L			MMIO32(GFXMMU_BASE + 0x19e8)
/** GFXMMU_LUT317H Graphic MMU LUT entry 317 high **/
#define GFXMMU_LUT317H			MMIO32(GFXMMU_BASE + 0x19ec)
/** GFXMMU_LUT318L Graphic MMU LUT entry 318 low **/
#define GFXMMU_LUT318L			MMIO32(GFXMMU_BASE + 0x19f0)
/** GFXMMU_LUT318H Graphic MMU LUT entry 318 high **/
#define GFXMMU_LUT318H			MMIO32(GFXMMU_BASE + 0x19f4)
/** GFXMMU_LUT319L Graphic MMU LUT entry 319 low **/
#define GFXMMU_LUT319L			MMIO32(GFXMMU_BASE + 0x19f8)
/** GFXMMU_LUT319H Graphic MMU LUT entry 319 high **/
#define GFXMMU_LUT319H			MMIO32(GFXMMU_BASE + 0x19fc)
/** GFXMMU_LUT320L Graphic MMU LUT entry 320 low **/
#define GFXMMU_LUT320L			MMIO32(GFXMMU_BASE + 0x1a00)
/** GFXMMU_LUT320H Graphic MMU LUT entry 320 high **/
#define GFXMMU_LUT320H			MMIO32(GFXMMU_BASE + 0x1a04)
/** GFXMMU_LUT321L Graphic MMU LUT entry 321 low **/
#define GFXMMU_LUT321L			MMIO32(GFXMMU_BASE + 0x1a08)
/** GFXMMU_LUT321H Graphic MMU LUT entry 321 high **/
#define GFXMMU_LUT321H			MMIO32(GFXMMU_BASE + 0x1a0c)
/** GFXMMU_LUT322L Graphic MMU LUT entry 322 low **/
#define GFXMMU_LUT322L			MMIO32(GFXMMU_BASE + 0x1a10)
/** GFXMMU_LUT322H Graphic MMU LUT entry 322 high **/
#define GFXMMU_LUT322H			MMIO32(GFXMMU_BASE + 0x1a14)
/** GFXMMU_LUT323L Graphic MMU LUT entry 323 low **/
#define GFXMMU_LUT323L			MMIO32(GFXMMU_BASE + 0x1a18)
/** GFXMMU_LUT323H Graphic MMU LUT entry 323 high **/
#define GFXMMU_LUT323H			MMIO32(GFXMMU_BASE + 0x1a1c)
/** GFXMMU_LUT324L Graphic MMU LUT entry 324 low **/
#define GFXMMU_LUT324L			MMIO32(GFXMMU_BASE + 0x1a20)
/** GFXMMU_LUT324H Graphic MMU LUT entry 324 high **/
#define GFXMMU_LUT324H			MMIO32(GFXMMU_BASE + 0x1a24)
/** GFXMMU_LUT325L Graphic MMU LUT entry 325 low **/
#define GFXMMU_LUT325L			MMIO32(GFXMMU_BASE + 0x1a28)
/** GFXMMU_LUT325H Graphic MMU LUT entry 325 high **/
#define GFXMMU_LUT325H			MMIO32(GFXMMU_BASE + 0x1a2c)
/** GFXMMU_LUT326L Graphic MMU LUT entry 326 low **/
#define GFXMMU_LUT326L			MMIO32(GFXMMU_BASE + 0x1a30)
/** GFXMMU_LUT326H Graphic MMU LUT entry 326 high **/
#define GFXMMU_LUT326H			MMIO32(GFXMMU_BASE + 0x1a34)
/** GFXMMU_LUT327L Graphic MMU LUT entry 327 low **/
#define GFXMMU_LUT327L			MMIO32(GFXMMU_BASE + 0x1a38)
/** GFXMMU_LUT327H Graphic MMU LUT entry 327 high **/
#define GFXMMU_LUT327H			MMIO32(GFXMMU_BASE + 0x1a3c)
/** GFXMMU_LUT328L Graphic MMU LUT entry 328 low **/
#define GFXMMU_LUT328L			MMIO32(GFXMMU_BASE + 0x1a40)
/** GFXMMU_LUT328H Graphic MMU LUT entry 328 high **/
#define GFXMMU_LUT328H			MMIO32(GFXMMU_BASE + 0x1a44)
/** GFXMMU_LUT329L Graphic MMU LUT entry 329 low **/
#define GFXMMU_LUT329L			MMIO32(GFXMMU_BASE + 0x1a48)
/** GFXMMU_LUT329H Graphic MMU LUT entry 329 high **/
#define GFXMMU_LUT329H			MMIO32(GFXMMU_BASE + 0x1a4c)
/** GFXMMU_LUT330L Graphic MMU LUT entry 330 low **/
#define GFXMMU_LUT330L			MMIO32(GFXMMU_BASE + 0x1a50)
/** GFXMMU_LUT330H Graphic MMU LUT entry 330 high **/
#define GFXMMU_LUT330H			MMIO32(GFXMMU_BASE + 0x1a54)
/** GFXMMU_LUT331L Graphic MMU LUT entry 331 low **/
#define GFXMMU_LUT331L			MMIO32(GFXMMU_BASE + 0x1a58)
/** GFXMMU_LUT331H Graphic MMU LUT entry 331 high **/
#define GFXMMU_LUT331H			MMIO32(GFXMMU_BASE + 0x1a5c)
/** GFXMMU_LUT332L Graphic MMU LUT entry 332 low **/
#define GFXMMU_LUT332L			MMIO32(GFXMMU_BASE + 0x1a60)
/** GFXMMU_LUT332H Graphic MMU LUT entry 332 high **/
#define GFXMMU_LUT332H			MMIO32(GFXMMU_BASE + 0x1a64)
/** GFXMMU_LUT333L Graphic MMU LUT entry 333 low **/
#define GFXMMU_LUT333L			MMIO32(GFXMMU_BASE + 0x1a68)
/** GFXMMU_LUT333H Graphic MMU LUT entry 333 high **/
#define GFXMMU_LUT333H			MMIO32(GFXMMU_BASE + 0x1a6c)
/** GFXMMU_LUT334L Graphic MMU LUT entry 334 low **/
#define GFXMMU_LUT334L			MMIO32(GFXMMU_BASE + 0x1a70)
/** GFXMMU_LUT334H Graphic MMU LUT entry 334 high **/
#define GFXMMU_LUT334H			MMIO32(GFXMMU_BASE + 0x1a74)
/** GFXMMU_LUT335L Graphic MMU LUT entry 335 low **/
#define GFXMMU_LUT335L			MMIO32(GFXMMU_BASE + 0x1a78)
/** GFXMMU_LUT335H Graphic MMU LUT entry 335 high **/
#define GFXMMU_LUT335H			MMIO32(GFXMMU_BASE + 0x1a7c)
/** GFXMMU_LUT336L Graphic MMU LUT entry 336 low **/
#define GFXMMU_LUT336L			MMIO32(GFXMMU_BASE + 0x1a80)
/** GFXMMU_LUT336H Graphic MMU LUT entry 336 high **/
#define GFXMMU_LUT336H			MMIO32(GFXMMU_BASE + 0x1a84)
/** GFXMMU_LUT337L Graphic MMU LUT entry 337 low **/
#define GFXMMU_LUT337L			MMIO32(GFXMMU_BASE + 0x1a88)
/** GFXMMU_LUT337H Graphic MMU LUT entry 337 high **/
#define GFXMMU_LUT337H			MMIO32(GFXMMU_BASE + 0x1a8c)
/** GFXMMU_LUT338L Graphic MMU LUT entry 338 low **/
#define GFXMMU_LUT338L			MMIO32(GFXMMU_BASE + 0x1a90)
/** GFXMMU_LUT338H Graphic MMU LUT entry 338 high **/
#define GFXMMU_LUT338H			MMIO32(GFXMMU_BASE + 0x1a94)
/** GFXMMU_LUT339L Graphic MMU LUT entry 339 low **/
#define GFXMMU_LUT339L			MMIO32(GFXMMU_BASE + 0x1a98)
/** GFXMMU_LUT339H Graphic MMU LUT entry 339 high **/
#define GFXMMU_LUT339H			MMIO32(GFXMMU_BASE + 0x1a9c)
/** GFXMMU_LUT340L Graphic MMU LUT entry 340 low **/
#define GFXMMU_LUT340L			MMIO32(GFXMMU_BASE + 0x1aa0)
/** GFXMMU_LUT340H Graphic MMU LUT entry 340 high **/
#define GFXMMU_LUT340H			MMIO32(GFXMMU_BASE + 0x1aa4)
/** GFXMMU_LUT341L Graphic MMU LUT entry 341 low **/
#define GFXMMU_LUT341L			MMIO32(GFXMMU_BASE + 0x1aa8)
/** GFXMMU_LUT341H Graphic MMU LUT entry 341 high **/
#define GFXMMU_LUT341H			MMIO32(GFXMMU_BASE + 0x1aac)
/** GFXMMU_LUT342L Graphic MMU LUT entry 342 low **/
#define GFXMMU_LUT342L			MMIO32(GFXMMU_BASE + 0x1ab0)
/** GFXMMU_LUT342H Graphic MMU LUT entry 342 high **/
#define GFXMMU_LUT342H			MMIO32(GFXMMU_BASE + 0x1ab4)
/** GFXMMU_LUT343L Graphic MMU LUT entry 343 low **/
#define GFXMMU_LUT343L			MMIO32(GFXMMU_BASE + 0x1ab8)
/** GFXMMU_LUT343H Graphic MMU LUT entry 343 high **/
#define GFXMMU_LUT343H			MMIO32(GFXMMU_BASE + 0x1abc)
/** GFXMMU_LUT344L Graphic MMU LUT entry 344 low **/
#define GFXMMU_LUT344L			MMIO32(GFXMMU_BASE + 0x1ac0)
/** GFXMMU_LUT344H Graphic MMU LUT entry 344 high **/
#define GFXMMU_LUT344H			MMIO32(GFXMMU_BASE + 0x1ac4)
/** GFXMMU_LUT345L Graphic MMU LUT entry 345 low **/
#define GFXMMU_LUT345L			MMIO32(GFXMMU_BASE + 0x1ac8)
/** GFXMMU_LUT345H Graphic MMU LUT entry 345 high **/
#define GFXMMU_LUT345H			MMIO32(GFXMMU_BASE + 0x1acc)
/** GFXMMU_LUT346L Graphic MMU LUT entry 346 low **/
#define GFXMMU_LUT346L			MMIO32(GFXMMU_BASE + 0x1ad0)
/** GFXMMU_LUT346H Graphic MMU LUT entry 346 high **/
#define GFXMMU_LUT346H			MMIO32(GFXMMU_BASE + 0x1ad4)
/** GFXMMU_LUT347L Graphic MMU LUT entry 347 low **/
#define GFXMMU_LUT347L			MMIO32(GFXMMU_BASE + 0x1ad8)
/** GFXMMU_LUT347H Graphic MMU LUT entry 347 high **/
#define GFXMMU_LUT347H			MMIO32(GFXMMU_BASE + 0x1adc)
/** GFXMMU_LUT348L Graphic MMU LUT entry 348 low **/
#define GFXMMU_LUT348L			MMIO32(GFXMMU_BASE + 0x1ae0)
/** GFXMMU_LUT348H Graphic MMU LUT entry 348 high **/
#define GFXMMU_LUT348H			MMIO32(GFXMMU_BASE + 0x1ae4)
/** GFXMMU_LUT349L Graphic MMU LUT entry 349 low **/
#define GFXMMU_LUT349L			MMIO32(GFXMMU_BASE + 0x1ae8)
/** GFXMMU_LUT349H Graphic MMU LUT entry 349 high **/
#define GFXMMU_LUT349H			MMIO32(GFXMMU_BASE + 0x1aec)
/** GFXMMU_LUT350L Graphic MMU LUT entry 350 low **/
#define GFXMMU_LUT350L			MMIO32(GFXMMU_BASE + 0x1af0)
/** GFXMMU_LUT350H Graphic MMU LUT entry 350 high **/
#define GFXMMU_LUT350H			MMIO32(GFXMMU_BASE + 0x1af4)
/** GFXMMU_LUT351L Graphic MMU LUT entry 351 low **/
#define GFXMMU_LUT351L			MMIO32(GFXMMU_BASE + 0x1af8)
/** GFXMMU_LUT351H Graphic MMU LUT entry 351 high **/
#define GFXMMU_LUT351H			MMIO32(GFXMMU_BASE + 0x1afc)
/** GFXMMU_LUT352L Graphic MMU LUT entry 352 low **/
#define GFXMMU_LUT352L			MMIO32(GFXMMU_BASE + 0x1b00)
/** GFXMMU_LUT352H Graphic MMU LUT entry 352 high **/
#define GFXMMU_LUT352H			MMIO32(GFXMMU_BASE + 0x1b04)
/** GFXMMU_LUT353L Graphic MMU LUT entry 353 low **/
#define GFXMMU_LUT353L			MMIO32(GFXMMU_BASE + 0x1b08)
/** GFXMMU_LUT353H Graphic MMU LUT entry 353 high **/
#define GFXMMU_LUT353H			MMIO32(GFXMMU_BASE + 0x1b0c)
/** GFXMMU_LUT354L Graphic MMU LUT entry 354 low **/
#define GFXMMU_LUT354L			MMIO32(GFXMMU_BASE + 0x1b10)
/** GFXMMU_LUT354H Graphic MMU LUT entry 354 high **/
#define GFXMMU_LUT354H			MMIO32(GFXMMU_BASE + 0x1b14)
/** GFXMMU_LUT355L Graphic MMU LUT entry 355 low **/
#define GFXMMU_LUT355L			MMIO32(GFXMMU_BASE + 0x1b18)
/** GFXMMU_LUT355H Graphic MMU LUT entry 355 high **/
#define GFXMMU_LUT355H			MMIO32(GFXMMU_BASE + 0x1b1c)
/** GFXMMU_LUT356L Graphic MMU LUT entry 356 low **/
#define GFXMMU_LUT356L			MMIO32(GFXMMU_BASE + 0x1b20)
/** GFXMMU_LUT356H Graphic MMU LUT entry 356 high **/
#define GFXMMU_LUT356H			MMIO32(GFXMMU_BASE + 0x1b24)
/** GFXMMU_LUT357L Graphic MMU LUT entry 357 low **/
#define GFXMMU_LUT357L			MMIO32(GFXMMU_BASE + 0x1b28)
/** GFXMMU_LUT357H Graphic MMU LUT entry 357 high **/
#define GFXMMU_LUT357H			MMIO32(GFXMMU_BASE + 0x1b2c)
/** GFXMMU_LUT358L Graphic MMU LUT entry 358 low **/
#define GFXMMU_LUT358L			MMIO32(GFXMMU_BASE + 0x1b30)
/** GFXMMU_LUT358H Graphic MMU LUT entry 358 high **/
#define GFXMMU_LUT358H			MMIO32(GFXMMU_BASE + 0x1b34)
/** GFXMMU_LUT359L Graphic MMU LUT entry 359 low **/
#define GFXMMU_LUT359L			MMIO32(GFXMMU_BASE + 0x1b38)
/** GFXMMU_LUT359H Graphic MMU LUT entry 359 high **/
#define GFXMMU_LUT359H			MMIO32(GFXMMU_BASE + 0x1b3c)
/** GFXMMU_LUT360L Graphic MMU LUT entry 360 low **/
#define GFXMMU_LUT360L			MMIO32(GFXMMU_BASE + 0x1b40)
/** GFXMMU_LUT360H Graphic MMU LUT entry 360 high **/
#define GFXMMU_LUT360H			MMIO32(GFXMMU_BASE + 0x1b44)
/** GFXMMU_LUT361L Graphic MMU LUT entry 361 low **/
#define GFXMMU_LUT361L			MMIO32(GFXMMU_BASE + 0x1b48)
/** GFXMMU_LUT361H Graphic MMU LUT entry 361 high **/
#define GFXMMU_LUT361H			MMIO32(GFXMMU_BASE + 0x1b4c)
/** GFXMMU_LUT362L Graphic MMU LUT entry 362 low **/
#define GFXMMU_LUT362L			MMIO32(GFXMMU_BASE + 0x1b50)
/** GFXMMU_LUT362H Graphic MMU LUT entry 362 high **/
#define GFXMMU_LUT362H			MMIO32(GFXMMU_BASE + 0x1b54)
/** GFXMMU_LUT363L Graphic MMU LUT entry 363 low **/
#define GFXMMU_LUT363L			MMIO32(GFXMMU_BASE + 0x1b58)
/** GFXMMU_LUT363H Graphic MMU LUT entry 363 high **/
#define GFXMMU_LUT363H			MMIO32(GFXMMU_BASE + 0x1b5c)
/** GFXMMU_LUT364L Graphic MMU LUT entry 364 low **/
#define GFXMMU_LUT364L			MMIO32(GFXMMU_BASE + 0x1b60)
/** GFXMMU_LUT364H Graphic MMU LUT entry 364 high **/
#define GFXMMU_LUT364H			MMIO32(GFXMMU_BASE + 0x1b64)
/** GFXMMU_LUT365L Graphic MMU LUT entry 365 low **/
#define GFXMMU_LUT365L			MMIO32(GFXMMU_BASE + 0x1b68)
/** GFXMMU_LUT365H Graphic MMU LUT entry 365 high **/
#define GFXMMU_LUT365H			MMIO32(GFXMMU_BASE + 0x1b6c)
/** GFXMMU_LUT366L Graphic MMU LUT entry 366 low **/
#define GFXMMU_LUT366L			MMIO32(GFXMMU_BASE + 0x1b70)
/** GFXMMU_LUT366H Graphic MMU LUT entry 366 high **/
#define GFXMMU_LUT366H			MMIO32(GFXMMU_BASE + 0x1b74)
/** GFXMMU_LUT367L Graphic MMU LUT entry 367 low **/
#define GFXMMU_LUT367L			MMIO32(GFXMMU_BASE + 0x1b78)
/** GFXMMU_LUT367H Graphic MMU LUT entry 367 high **/
#define GFXMMU_LUT367H			MMIO32(GFXMMU_BASE + 0x1b7c)
/** GFXMMU_LUT368L Graphic MMU LUT entry 368 low **/
#define GFXMMU_LUT368L			MMIO32(GFXMMU_BASE + 0x1b80)
/** GFXMMU_LUT368H Graphic MMU LUT entry 368 high **/
#define GFXMMU_LUT368H			MMIO32(GFXMMU_BASE + 0x1b84)
/** GFXMMU_LUT369L Graphic MMU LUT entry 369 low **/
#define GFXMMU_LUT369L			MMIO32(GFXMMU_BASE + 0x1b88)
/** GFXMMU_LUT369H Graphic MMU LUT entry 369 high **/
#define GFXMMU_LUT369H			MMIO32(GFXMMU_BASE + 0x1b8c)
/** GFXMMU_LUT370L Graphic MMU LUT entry 370 low **/
#define GFXMMU_LUT370L			MMIO32(GFXMMU_BASE + 0x1b90)
/** GFXMMU_LUT370H Graphic MMU LUT entry 370 high **/
#define GFXMMU_LUT370H			MMIO32(GFXMMU_BASE + 0x1b94)
/** GFXMMU_LUT371L Graphic MMU LUT entry 371 low **/
#define GFXMMU_LUT371L			MMIO32(GFXMMU_BASE + 0x1b98)
/** GFXMMU_LUT371H Graphic MMU LUT entry 371 high **/
#define GFXMMU_LUT371H			MMIO32(GFXMMU_BASE + 0x1b9c)
/** GFXMMU_LUT372L Graphic MMU LUT entry 372 low **/
#define GFXMMU_LUT372L			MMIO32(GFXMMU_BASE + 0x1ba0)
/** GFXMMU_LUT372H Graphic MMU LUT entry 372 high **/
#define GFXMMU_LUT372H			MMIO32(GFXMMU_BASE + 0x1ba4)
/** GFXMMU_LUT373L Graphic MMU LUT entry 373 low **/
#define GFXMMU_LUT373L			MMIO32(GFXMMU_BASE + 0x1ba8)
/** GFXMMU_LUT373H Graphic MMU LUT entry 373 high **/
#define GFXMMU_LUT373H			MMIO32(GFXMMU_BASE + 0x1bac)
/** GFXMMU_LUT374L Graphic MMU LUT entry 374 low **/
#define GFXMMU_LUT374L			MMIO32(GFXMMU_BASE + 0x1bb0)
/** GFXMMU_LUT374H Graphic MMU LUT entry 374 high **/
#define GFXMMU_LUT374H			MMIO32(GFXMMU_BASE + 0x1bb4)
/** GFXMMU_LUT375L Graphic MMU LUT entry 375 low **/
#define GFXMMU_LUT375L			MMIO32(GFXMMU_BASE + 0x1bb8)
/** GFXMMU_LUT375H Graphic MMU LUT entry 375 high **/
#define GFXMMU_LUT375H			MMIO32(GFXMMU_BASE + 0x1bbc)
/** GFXMMU_LUT376L Graphic MMU LUT entry 376 low **/
#define GFXMMU_LUT376L			MMIO32(GFXMMU_BASE + 0x1bc0)
/** GFXMMU_LUT376H Graphic MMU LUT entry 376 high **/
#define GFXMMU_LUT376H			MMIO32(GFXMMU_BASE + 0x1bc4)
/** GFXMMU_LUT377L Graphic MMU LUT entry 377 low **/
#define GFXMMU_LUT377L			MMIO32(GFXMMU_BASE + 0x1bc8)
/** GFXMMU_LUT377H Graphic MMU LUT entry 377 high **/
#define GFXMMU_LUT377H			MMIO32(GFXMMU_BASE + 0x1bcc)
/** GFXMMU_LUT378L Graphic MMU LUT entry 378 low **/
#define GFXMMU_LUT378L			MMIO32(GFXMMU_BASE + 0x1bd0)
/** GFXMMU_LUT378H Graphic MMU LUT entry 378 high **/
#define GFXMMU_LUT378H			MMIO32(GFXMMU_BASE + 0x1bd4)
/** GFXMMU_LUT379L Graphic MMU LUT entry 379 low **/
#define GFXMMU_LUT379L			MMIO32(GFXMMU_BASE + 0x1bd8)
/** GFXMMU_LUT379H Graphic MMU LUT entry 379 high **/
#define GFXMMU_LUT379H			MMIO32(GFXMMU_BASE + 0x1bdc)
/** GFXMMU_LUT380L Graphic MMU LUT entry 380 low **/
#define GFXMMU_LUT380L			MMIO32(GFXMMU_BASE + 0x1be0)
/** GFXMMU_LUT380H Graphic MMU LUT entry 380 high **/
#define GFXMMU_LUT380H			MMIO32(GFXMMU_BASE + 0x1be4)
/** GFXMMU_LUT381L Graphic MMU LUT entry 381 low **/
#define GFXMMU_LUT381L			MMIO32(GFXMMU_BASE + 0x1be8)
/** GFXMMU_LUT381H Graphic MMU LUT entry 381 high **/
#define GFXMMU_LUT381H			MMIO32(GFXMMU_BASE + 0x1bec)
/** GFXMMU_LUT382L Graphic MMU LUT entry 382 low **/
#define GFXMMU_LUT382L			MMIO32(GFXMMU_BASE + 0x1bf0)
/** GFXMMU_LUT382H Graphic MMU LUT entry 382 high **/
#define GFXMMU_LUT382H			MMIO32(GFXMMU_BASE + 0x1bf4)
/** GFXMMU_LUT383L Graphic MMU LUT entry 383 low **/
#define GFXMMU_LUT383L			MMIO32(GFXMMU_BASE + 0x1bf8)
/** GFXMMU_LUT383H Graphic MMU LUT entry 383 high **/
#define GFXMMU_LUT383H			MMIO32(GFXMMU_BASE + 0x1bfc)
/** GFXMMU_LUT384L Graphic MMU LUT entry 384 low **/
#define GFXMMU_LUT384L			MMIO32(GFXMMU_BASE + 0x1c00)
/** GFXMMU_LUT384H Graphic MMU LUT entry 384 high **/
#define GFXMMU_LUT384H			MMIO32(GFXMMU_BASE + 0x1c04)
/** GFXMMU_LUT385L Graphic MMU LUT entry 385 low **/
#define GFXMMU_LUT385L			MMIO32(GFXMMU_BASE + 0x1c08)
/** GFXMMU_LUT385H Graphic MMU LUT entry 385 high **/
#define GFXMMU_LUT385H			MMIO32(GFXMMU_BASE + 0x1c0c)
/** GFXMMU_LUT386L Graphic MMU LUT entry 386 low **/
#define GFXMMU_LUT386L			MMIO32(GFXMMU_BASE + 0x1c10)
/** GFXMMU_LUT386H Graphic MMU LUT entry 386 high **/
#define GFXMMU_LUT386H			MMIO32(GFXMMU_BASE + 0x1c14)
/** GFXMMU_LUT387L Graphic MMU LUT entry 387 low **/
#define GFXMMU_LUT387L			MMIO32(GFXMMU_BASE + 0x1c18)
/** GFXMMU_LUT387H Graphic MMU LUT entry 387 high **/
#define GFXMMU_LUT387H			MMIO32(GFXMMU_BASE + 0x1c1c)
/** GFXMMU_LUT388L Graphic MMU LUT entry 388 low **/
#define GFXMMU_LUT388L			MMIO32(GFXMMU_BASE + 0x1c20)
/** GFXMMU_LUT388H Graphic MMU LUT entry 388 high **/
#define GFXMMU_LUT388H			MMIO32(GFXMMU_BASE + 0x1c24)
/** GFXMMU_LUT389L Graphic MMU LUT entry 389 low **/
#define GFXMMU_LUT389L			MMIO32(GFXMMU_BASE + 0x1c28)
/** GFXMMU_LUT389H Graphic MMU LUT entry 389 high **/
#define GFXMMU_LUT389H			MMIO32(GFXMMU_BASE + 0x1c2c)
/** GFXMMU_LUT390L Graphic MMU LUT entry 390 low **/
#define GFXMMU_LUT390L			MMIO32(GFXMMU_BASE + 0x1c30)
/** GFXMMU_LUT390H Graphic MMU LUT entry 390 high **/
#define GFXMMU_LUT390H			MMIO32(GFXMMU_BASE + 0x1c34)
/** GFXMMU_LUT391L Graphic MMU LUT entry 391 low **/
#define GFXMMU_LUT391L			MMIO32(GFXMMU_BASE + 0x1c38)
/** GFXMMU_LUT391H Graphic MMU LUT entry 391 high **/
#define GFXMMU_LUT391H			MMIO32(GFXMMU_BASE + 0x1c3c)
/** GFXMMU_LUT392L Graphic MMU LUT entry 392 low **/
#define GFXMMU_LUT392L			MMIO32(GFXMMU_BASE + 0x1c40)
/** GFXMMU_LUT392H Graphic MMU LUT entry 392 high **/
#define GFXMMU_LUT392H			MMIO32(GFXMMU_BASE + 0x1c44)
/** GFXMMU_LUT393L Graphic MMU LUT entry 393 low **/
#define GFXMMU_LUT393L			MMIO32(GFXMMU_BASE + 0x1c48)
/** GFXMMU_LUT393H Graphic MMU LUT entry 393 high **/
#define GFXMMU_LUT393H			MMIO32(GFXMMU_BASE + 0x1c4c)
/** GFXMMU_LUT394L Graphic MMU LUT entry 394 low **/
#define GFXMMU_LUT394L			MMIO32(GFXMMU_BASE + 0x1c50)
/** GFXMMU_LUT394H Graphic MMU LUT entry 394 high **/
#define GFXMMU_LUT394H			MMIO32(GFXMMU_BASE + 0x1c54)
/** GFXMMU_LUT395L Graphic MMU LUT entry 395 low **/
#define GFXMMU_LUT395L			MMIO32(GFXMMU_BASE + 0x1c58)
/** GFXMMU_LUT395H Graphic MMU LUT entry 395 high **/
#define GFXMMU_LUT395H			MMIO32(GFXMMU_BASE + 0x1c5c)
/** GFXMMU_LUT396L Graphic MMU LUT entry 396 low **/
#define GFXMMU_LUT396L			MMIO32(GFXMMU_BASE + 0x1c60)
/** GFXMMU_LUT396H Graphic MMU LUT entry 396 high **/
#define GFXMMU_LUT396H			MMIO32(GFXMMU_BASE + 0x1c64)
/** GFXMMU_LUT397L Graphic MMU LUT entry 397 low **/
#define GFXMMU_LUT397L			MMIO32(GFXMMU_BASE + 0x1c68)
/** GFXMMU_LUT397H Graphic MMU LUT entry 397 high **/
#define GFXMMU_LUT397H			MMIO32(GFXMMU_BASE + 0x1c6c)
/** GFXMMU_LUT398L Graphic MMU LUT entry 398 low **/
#define GFXMMU_LUT398L			MMIO32(GFXMMU_BASE + 0x1c70)
/** GFXMMU_LUT398H Graphic MMU LUT entry 398 high **/
#define GFXMMU_LUT398H			MMIO32(GFXMMU_BASE + 0x1c74)
/** GFXMMU_LUT399L Graphic MMU LUT entry 399 low **/
#define GFXMMU_LUT399L			MMIO32(GFXMMU_BASE + 0x1c78)
/** GFXMMU_LUT399H Graphic MMU LUT entry 399 high **/
#define GFXMMU_LUT399H			MMIO32(GFXMMU_BASE + 0x1c7c)
/** GFXMMU_LUT400L Graphic MMU LUT entry 400 low **/
#define GFXMMU_LUT400L			MMIO32(GFXMMU_BASE + 0x1c80)
/** GFXMMU_LUT400H Graphic MMU LUT entry 400 high **/
#define GFXMMU_LUT400H			MMIO32(GFXMMU_BASE + 0x1c84)
/** GFXMMU_LUT401L Graphic MMU LUT entry 401 low **/
#define GFXMMU_LUT401L			MMIO32(GFXMMU_BASE + 0x1c88)
/** GFXMMU_LUT401H Graphic MMU LUT entry 401 high **/
#define GFXMMU_LUT401H			MMIO32(GFXMMU_BASE + 0x1c8c)
/** GFXMMU_LUT402L Graphic MMU LUT entry 402 low **/
#define GFXMMU_LUT402L			MMIO32(GFXMMU_BASE + 0x1c90)
/** GFXMMU_LUT402H Graphic MMU LUT entry 402 high **/
#define GFXMMU_LUT402H			MMIO32(GFXMMU_BASE + 0x1c94)
/** GFXMMU_LUT403L Graphic MMU LUT entry 403 low **/
#define GFXMMU_LUT403L			MMIO32(GFXMMU_BASE + 0x1c98)
/** GFXMMU_LUT403H Graphic MMU LUT entry 403 high **/
#define GFXMMU_LUT403H			MMIO32(GFXMMU_BASE + 0x1c9c)
/** GFXMMU_LUT404L Graphic MMU LUT entry 404 low **/
#define GFXMMU_LUT404L			MMIO32(GFXMMU_BASE + 0x1ca0)
/** GFXMMU_LUT404H Graphic MMU LUT entry 404 high **/
#define GFXMMU_LUT404H			MMIO32(GFXMMU_BASE + 0x1ca4)
/** GFXMMU_LUT405L Graphic MMU LUT entry 405 low **/
#define GFXMMU_LUT405L			MMIO32(GFXMMU_BASE + 0x1ca8)
/** GFXMMU_LUT405H Graphic MMU LUT entry 405 high **/
#define GFXMMU_LUT405H			MMIO32(GFXMMU_BASE + 0x1cac)
/** GFXMMU_LUT406L Graphic MMU LUT entry 406 low **/
#define GFXMMU_LUT406L			MMIO32(GFXMMU_BASE + 0x1cb0)
/** GFXMMU_LUT406H Graphic MMU LUT entry 406 high **/
#define GFXMMU_LUT406H			MMIO32(GFXMMU_BASE + 0x1cb4)
/** GFXMMU_LUT407L Graphic MMU LUT entry 407 low **/
#define GFXMMU_LUT407L			MMIO32(GFXMMU_BASE + 0x1cb8)
/** GFXMMU_LUT407H Graphic MMU LUT entry 407 high **/
#define GFXMMU_LUT407H			MMIO32(GFXMMU_BASE + 0x1cbc)
/** GFXMMU_LUT408L Graphic MMU LUT entry 408 low **/
#define GFXMMU_LUT408L			MMIO32(GFXMMU_BASE + 0x1cc0)
/** GFXMMU_LUT408H Graphic MMU LUT entry 408 high **/
#define GFXMMU_LUT408H			MMIO32(GFXMMU_BASE + 0x1cc4)
/** GFXMMU_LUT409L Graphic MMU LUT entry 409 low **/
#define GFXMMU_LUT409L			MMIO32(GFXMMU_BASE + 0x1cc8)
/** GFXMMU_LUT409H Graphic MMU LUT entry 409 high **/
#define GFXMMU_LUT409H			MMIO32(GFXMMU_BASE + 0x1ccc)
/** GFXMMU_LUT410L Graphic MMU LUT entry 410 low **/
#define GFXMMU_LUT410L			MMIO32(GFXMMU_BASE + 0x1cd0)
/** GFXMMU_LUT410H Graphic MMU LUT entry 410 high **/
#define GFXMMU_LUT410H			MMIO32(GFXMMU_BASE + 0x1cd4)
/** GFXMMU_LUT411L Graphic MMU LUT entry 411 low **/
#define GFXMMU_LUT411L			MMIO32(GFXMMU_BASE + 0x1cd8)
/** GFXMMU_LUT411H Graphic MMU LUT entry 411 high **/
#define GFXMMU_LUT411H			MMIO32(GFXMMU_BASE + 0x1cdc)
/** GFXMMU_LUT412L Graphic MMU LUT entry 412 low **/
#define GFXMMU_LUT412L			MMIO32(GFXMMU_BASE + 0x1ce0)
/** GFXMMU_LUT412H Graphic MMU LUT entry 412 high **/
#define GFXMMU_LUT412H			MMIO32(GFXMMU_BASE + 0x1ce4)
/** GFXMMU_LUT413L Graphic MMU LUT entry 413 low **/
#define GFXMMU_LUT413L			MMIO32(GFXMMU_BASE + 0x1ce8)
/** GFXMMU_LUT413H Graphic MMU LUT entry 413 high **/
#define GFXMMU_LUT413H			MMIO32(GFXMMU_BASE + 0x1cec)
/** GFXMMU_LUT414L Graphic MMU LUT entry 414 low **/
#define GFXMMU_LUT414L			MMIO32(GFXMMU_BASE + 0x1cf0)
/** GFXMMU_LUT414H Graphic MMU LUT entry 414 high **/
#define GFXMMU_LUT414H			MMIO32(GFXMMU_BASE + 0x1cf4)
/** GFXMMU_LUT415L Graphic MMU LUT entry 415 low **/
#define GFXMMU_LUT415L			MMIO32(GFXMMU_BASE + 0x1cf8)
/** GFXMMU_LUT415H Graphic MMU LUT entry 415 high **/
#define GFXMMU_LUT415H			MMIO32(GFXMMU_BASE + 0x1cfc)
/** GFXMMU_LUT416L Graphic MMU LUT entry 416 low **/
#define GFXMMU_LUT416L			MMIO32(GFXMMU_BASE + 0x1d00)
/** GFXMMU_LUT416H Graphic MMU LUT entry 416 high **/
#define GFXMMU_LUT416H			MMIO32(GFXMMU_BASE + 0x1d04)
/** GFXMMU_LUT417L Graphic MMU LUT entry 417 low **/
#define GFXMMU_LUT417L			MMIO32(GFXMMU_BASE + 0x1d08)
/** GFXMMU_LUT417H Graphic MMU LUT entry 417 high **/
#define GFXMMU_LUT417H			MMIO32(GFXMMU_BASE + 0x1d0c)
/** GFXMMU_LUT418L Graphic MMU LUT entry 418 low **/
#define GFXMMU_LUT418L			MMIO32(GFXMMU_BASE + 0x1d10)
/** GFXMMU_LUT418H Graphic MMU LUT entry 418 high **/
#define GFXMMU_LUT418H			MMIO32(GFXMMU_BASE + 0x1d14)
/** GFXMMU_LUT419L Graphic MMU LUT entry 419 low **/
#define GFXMMU_LUT419L			MMIO32(GFXMMU_BASE + 0x1d18)
/** GFXMMU_LUT419H Graphic MMU LUT entry 419 high **/
#define GFXMMU_LUT419H			MMIO32(GFXMMU_BASE + 0x1d1c)
/** GFXMMU_LUT420L Graphic MMU LUT entry 420 low **/
#define GFXMMU_LUT420L			MMIO32(GFXMMU_BASE + 0x1d20)
/** GFXMMU_LUT420H Graphic MMU LUT entry 420 high **/
#define GFXMMU_LUT420H			MMIO32(GFXMMU_BASE + 0x1d24)
/** GFXMMU_LUT421L Graphic MMU LUT entry 421 low **/
#define GFXMMU_LUT421L			MMIO32(GFXMMU_BASE + 0x1d28)
/** GFXMMU_LUT421H Graphic MMU LUT entry 421 high **/
#define GFXMMU_LUT421H			MMIO32(GFXMMU_BASE + 0x1d2c)
/** GFXMMU_LUT422L Graphic MMU LUT entry 422 low **/
#define GFXMMU_LUT422L			MMIO32(GFXMMU_BASE + 0x1d30)
/** GFXMMU_LUT422H Graphic MMU LUT entry 422 high **/
#define GFXMMU_LUT422H			MMIO32(GFXMMU_BASE + 0x1d34)
/** GFXMMU_LUT423L Graphic MMU LUT entry 423 low **/
#define GFXMMU_LUT423L			MMIO32(GFXMMU_BASE + 0x1d38)
/** GFXMMU_LUT423H Graphic MMU LUT entry 423 high **/
#define GFXMMU_LUT423H			MMIO32(GFXMMU_BASE + 0x1d3c)
/** GFXMMU_LUT424L Graphic MMU LUT entry 424 low **/
#define GFXMMU_LUT424L			MMIO32(GFXMMU_BASE + 0x1d40)
/** GFXMMU_LUT424H Graphic MMU LUT entry 424 high **/
#define GFXMMU_LUT424H			MMIO32(GFXMMU_BASE + 0x1d44)
/** GFXMMU_LUT425L Graphic MMU LUT entry 425 low **/
#define GFXMMU_LUT425L			MMIO32(GFXMMU_BASE + 0x1d48)
/** GFXMMU_LUT425H Graphic MMU LUT entry 425 high **/
#define GFXMMU_LUT425H			MMIO32(GFXMMU_BASE + 0x1d4c)
/** GFXMMU_LUT426L Graphic MMU LUT entry 426 low **/
#define GFXMMU_LUT426L			MMIO32(GFXMMU_BASE + 0x1d50)
/** GFXMMU_LUT426H Graphic MMU LUT entry 426 high **/
#define GFXMMU_LUT426H			MMIO32(GFXMMU_BASE + 0x1d54)
/** GFXMMU_LUT427L Graphic MMU LUT entry 427 low **/
#define GFXMMU_LUT427L			MMIO32(GFXMMU_BASE + 0x1d58)
/** GFXMMU_LUT427H Graphic MMU LUT entry 427 high **/
#define GFXMMU_LUT427H			MMIO32(GFXMMU_BASE + 0x1d5c)
/** GFXMMU_LUT428L Graphic MMU LUT entry 428 low **/
#define GFXMMU_LUT428L			MMIO32(GFXMMU_BASE + 0x1d60)
/** GFXMMU_LUT428H Graphic MMU LUT entry 428 high **/
#define GFXMMU_LUT428H			MMIO32(GFXMMU_BASE + 0x1d64)
/** GFXMMU_LUT429L Graphic MMU LUT entry 429 low **/
#define GFXMMU_LUT429L			MMIO32(GFXMMU_BASE + 0x1d68)
/** GFXMMU_LUT429H Graphic MMU LUT entry 429 high **/
#define GFXMMU_LUT429H			MMIO32(GFXMMU_BASE + 0x1d6c)
/** GFXMMU_LUT430L Graphic MMU LUT entry 430 low **/
#define GFXMMU_LUT430L			MMIO32(GFXMMU_BASE + 0x1d70)
/** GFXMMU_LUT430H Graphic MMU LUT entry 430 high **/
#define GFXMMU_LUT430H			MMIO32(GFXMMU_BASE + 0x1d74)
/** GFXMMU_LUT431L Graphic MMU LUT entry 431 low **/
#define GFXMMU_LUT431L			MMIO32(GFXMMU_BASE + 0x1d78)
/** GFXMMU_LUT431H Graphic MMU LUT entry 431 high **/
#define GFXMMU_LUT431H			MMIO32(GFXMMU_BASE + 0x1d7c)
/** GFXMMU_LUT432L Graphic MMU LUT entry 432 low **/
#define GFXMMU_LUT432L			MMIO32(GFXMMU_BASE + 0x1d80)
/** GFXMMU_LUT432H Graphic MMU LUT entry 432 high **/
#define GFXMMU_LUT432H			MMIO32(GFXMMU_BASE + 0x1d84)
/** GFXMMU_LUT433L Graphic MMU LUT entry 433 low **/
#define GFXMMU_LUT433L			MMIO32(GFXMMU_BASE + 0x1d88)
/** GFXMMU_LUT433H Graphic MMU LUT entry 433 high **/
#define GFXMMU_LUT433H			MMIO32(GFXMMU_BASE + 0x1d8c)
/** GFXMMU_LUT434L Graphic MMU LUT entry 434 low **/
#define GFXMMU_LUT434L			MMIO32(GFXMMU_BASE + 0x1d90)
/** GFXMMU_LUT434H Graphic MMU LUT entry 434 high **/
#define GFXMMU_LUT434H			MMIO32(GFXMMU_BASE + 0x1d94)
/** GFXMMU_LUT435L Graphic MMU LUT entry 435 low **/
#define GFXMMU_LUT435L			MMIO32(GFXMMU_BASE + 0x1d98)
/** GFXMMU_LUT435H Graphic MMU LUT entry 435 high **/
#define GFXMMU_LUT435H			MMIO32(GFXMMU_BASE + 0x1d9c)
/** GFXMMU_LUT436L Graphic MMU LUT entry 436 low **/
#define GFXMMU_LUT436L			MMIO32(GFXMMU_BASE + 0x1da0)
/** GFXMMU_LUT436H Graphic MMU LUT entry 436 high **/
#define GFXMMU_LUT436H			MMIO32(GFXMMU_BASE + 0x1da4)
/** GFXMMU_LUT437L Graphic MMU LUT entry 437 low **/
#define GFXMMU_LUT437L			MMIO32(GFXMMU_BASE + 0x1da8)
/** GFXMMU_LUT437H Graphic MMU LUT entry 437 high **/
#define GFXMMU_LUT437H			MMIO32(GFXMMU_BASE + 0x1dac)
/** GFXMMU_LUT438L Graphic MMU LUT entry 438 low **/
#define GFXMMU_LUT438L			MMIO32(GFXMMU_BASE + 0x1db0)
/** GFXMMU_LUT438H Graphic MMU LUT entry 438 high **/
#define GFXMMU_LUT438H			MMIO32(GFXMMU_BASE + 0x1db4)
/** GFXMMU_LUT439L Graphic MMU LUT entry 439 low **/
#define GFXMMU_LUT439L			MMIO32(GFXMMU_BASE + 0x1db8)
/** GFXMMU_LUT439H Graphic MMU LUT entry 439 high **/
#define GFXMMU_LUT439H			MMIO32(GFXMMU_BASE + 0x1dbc)
/** GFXMMU_LUT440L Graphic MMU LUT entry 440 low **/
#define GFXMMU_LUT440L			MMIO32(GFXMMU_BASE + 0x1dc0)
/** GFXMMU_LUT440H Graphic MMU LUT entry 440 high **/
#define GFXMMU_LUT440H			MMIO32(GFXMMU_BASE + 0x1dc4)
/** GFXMMU_LUT441L Graphic MMU LUT entry 441 low **/
#define GFXMMU_LUT441L			MMIO32(GFXMMU_BASE + 0x1dc8)
/** GFXMMU_LUT441H Graphic MMU LUT entry 441 high **/
#define GFXMMU_LUT441H			MMIO32(GFXMMU_BASE + 0x1dcc)
/** GFXMMU_LUT442L Graphic MMU LUT entry 442 low **/
#define GFXMMU_LUT442L			MMIO32(GFXMMU_BASE + 0x1dd0)
/** GFXMMU_LUT442H Graphic MMU LUT entry 442 high **/
#define GFXMMU_LUT442H			MMIO32(GFXMMU_BASE + 0x1dd4)
/** GFXMMU_LUT443L Graphic MMU LUT entry 443 low **/
#define GFXMMU_LUT443L			MMIO32(GFXMMU_BASE + 0x1dd8)
/** GFXMMU_LUT443H Graphic MMU LUT entry 443 high **/
#define GFXMMU_LUT443H			MMIO32(GFXMMU_BASE + 0x1ddc)
/** GFXMMU_LUT444L Graphic MMU LUT entry 444 low **/
#define GFXMMU_LUT444L			MMIO32(GFXMMU_BASE + 0x1de0)
/** GFXMMU_LUT444H Graphic MMU LUT entry 444 high **/
#define GFXMMU_LUT444H			MMIO32(GFXMMU_BASE + 0x1de4)
/** GFXMMU_LUT445L Graphic MMU LUT entry 445 low **/
#define GFXMMU_LUT445L			MMIO32(GFXMMU_BASE + 0x1de8)
/** GFXMMU_LUT445H Graphic MMU LUT entry 445 high **/
#define GFXMMU_LUT445H			MMIO32(GFXMMU_BASE + 0x1dec)
/** GFXMMU_LUT446L Graphic MMU LUT entry 446 low **/
#define GFXMMU_LUT446L			MMIO32(GFXMMU_BASE + 0x1df0)
/** GFXMMU_LUT446H Graphic MMU LUT entry 446 high **/
#define GFXMMU_LUT446H			MMIO32(GFXMMU_BASE + 0x1df4)
/** GFXMMU_LUT447L Graphic MMU LUT entry 447 low **/
#define GFXMMU_LUT447L			MMIO32(GFXMMU_BASE + 0x1df8)
/** GFXMMU_LUT447H Graphic MMU LUT entry 447 high **/
#define GFXMMU_LUT447H			MMIO32(GFXMMU_BASE + 0x1dfc)
/** GFXMMU_LUT448L Graphic MMU LUT entry 448 low **/
#define GFXMMU_LUT448L			MMIO32(GFXMMU_BASE + 0x1e00)
/** GFXMMU_LUT448H Graphic MMU LUT entry 448 high **/
#define GFXMMU_LUT448H			MMIO32(GFXMMU_BASE + 0x1e04)
/** GFXMMU_LUT449L Graphic MMU LUT entry 449 low **/
#define GFXMMU_LUT449L			MMIO32(GFXMMU_BASE + 0x1e08)
/** GFXMMU_LUT449H Graphic MMU LUT entry 449 high **/
#define GFXMMU_LUT449H			MMIO32(GFXMMU_BASE + 0x1e0c)
/** GFXMMU_LUT450L Graphic MMU LUT entry 450 low **/
#define GFXMMU_LUT450L			MMIO32(GFXMMU_BASE + 0x1e10)
/** GFXMMU_LUT450H Graphic MMU LUT entry 450 high **/
#define GFXMMU_LUT450H			MMIO32(GFXMMU_BASE + 0x1e14)
/** GFXMMU_LUT451L Graphic MMU LUT entry 451 low **/
#define GFXMMU_LUT451L			MMIO32(GFXMMU_BASE + 0x1e18)
/** GFXMMU_LUT451H Graphic MMU LUT entry 451 high **/
#define GFXMMU_LUT451H			MMIO32(GFXMMU_BASE + 0x1e1c)
/** GFXMMU_LUT452L Graphic MMU LUT entry 452 low **/
#define GFXMMU_LUT452L			MMIO32(GFXMMU_BASE + 0x1e20)
/** GFXMMU_LUT452H Graphic MMU LUT entry 452 high **/
#define GFXMMU_LUT452H			MMIO32(GFXMMU_BASE + 0x1e24)
/** GFXMMU_LUT453L Graphic MMU LUT entry 453 low **/
#define GFXMMU_LUT453L			MMIO32(GFXMMU_BASE + 0x1e28)
/** GFXMMU_LUT453H Graphic MMU LUT entry 453 high **/
#define GFXMMU_LUT453H			MMIO32(GFXMMU_BASE + 0x1e2c)
/** GFXMMU_LUT454L Graphic MMU LUT entry 454 low **/
#define GFXMMU_LUT454L			MMIO32(GFXMMU_BASE + 0x1e30)
/** GFXMMU_LUT454H Graphic MMU LUT entry 454 high **/
#define GFXMMU_LUT454H			MMIO32(GFXMMU_BASE + 0x1e34)
/** GFXMMU_LUT455L Graphic MMU LUT entry 455 low **/
#define GFXMMU_LUT455L			MMIO32(GFXMMU_BASE + 0x1e38)
/** GFXMMU_LUT455H Graphic MMU LUT entry 455 high **/
#define GFXMMU_LUT455H			MMIO32(GFXMMU_BASE + 0x1e3c)
/** GFXMMU_LUT456L Graphic MMU LUT entry 456 low **/
#define GFXMMU_LUT456L			MMIO32(GFXMMU_BASE + 0x1e40)
/** GFXMMU_LUT456H Graphic MMU LUT entry 456 high **/
#define GFXMMU_LUT456H			MMIO32(GFXMMU_BASE + 0x1e44)
/** GFXMMU_LUT457L Graphic MMU LUT entry 457 low **/
#define GFXMMU_LUT457L			MMIO32(GFXMMU_BASE + 0x1e48)
/** GFXMMU_LUT457H Graphic MMU LUT entry 457 high **/
#define GFXMMU_LUT457H			MMIO32(GFXMMU_BASE + 0x1e4c)
/** GFXMMU_LUT458L Graphic MMU LUT entry 458 low **/
#define GFXMMU_LUT458L			MMIO32(GFXMMU_BASE + 0x1e50)
/** GFXMMU_LUT458H Graphic MMU LUT entry 458 high **/
#define GFXMMU_LUT458H			MMIO32(GFXMMU_BASE + 0x1e54)
/** GFXMMU_LUT459L Graphic MMU LUT entry 459 low **/
#define GFXMMU_LUT459L			MMIO32(GFXMMU_BASE + 0x1e58)
/** GFXMMU_LUT459H Graphic MMU LUT entry 459 high **/
#define GFXMMU_LUT459H			MMIO32(GFXMMU_BASE + 0x1e5c)
/** GFXMMU_LUT460L Graphic MMU LUT entry 460 low **/
#define GFXMMU_LUT460L			MMIO32(GFXMMU_BASE + 0x1e60)
/** GFXMMU_LUT460H Graphic MMU LUT entry 460 high **/
#define GFXMMU_LUT460H			MMIO32(GFXMMU_BASE + 0x1e64)
/** GFXMMU_LUT461L Graphic MMU LUT entry 461 low **/
#define GFXMMU_LUT461L			MMIO32(GFXMMU_BASE + 0x1e68)
/** GFXMMU_LUT461H Graphic MMU LUT entry 461 high **/
#define GFXMMU_LUT461H			MMIO32(GFXMMU_BASE + 0x1e6c)
/** GFXMMU_LUT462L Graphic MMU LUT entry 462 low **/
#define GFXMMU_LUT462L			MMIO32(GFXMMU_BASE + 0x1e70)
/** GFXMMU_LUT462H Graphic MMU LUT entry 462 high **/
#define GFXMMU_LUT462H			MMIO32(GFXMMU_BASE + 0x1e74)
/** GFXMMU_LUT463L Graphic MMU LUT entry 463 low **/
#define GFXMMU_LUT463L			MMIO32(GFXMMU_BASE + 0x1e78)
/** GFXMMU_LUT463H Graphic MMU LUT entry 463 high **/
#define GFXMMU_LUT463H			MMIO32(GFXMMU_BASE + 0x1e7c)
/** GFXMMU_LUT464L Graphic MMU LUT entry 464 low **/
#define GFXMMU_LUT464L			MMIO32(GFXMMU_BASE + 0x1e80)
/** GFXMMU_LUT464H Graphic MMU LUT entry 464 high **/
#define GFXMMU_LUT464H			MMIO32(GFXMMU_BASE + 0x1e84)
/** GFXMMU_LUT465L Graphic MMU LUT entry 465 low **/
#define GFXMMU_LUT465L			MMIO32(GFXMMU_BASE + 0x1e88)
/** GFXMMU_LUT465H Graphic MMU LUT entry 465 high **/
#define GFXMMU_LUT465H			MMIO32(GFXMMU_BASE + 0x1e8c)
/** GFXMMU_LUT466L Graphic MMU LUT entry 466 low **/
#define GFXMMU_LUT466L			MMIO32(GFXMMU_BASE + 0x1e90)
/** GFXMMU_LUT466H Graphic MMU LUT entry 466 high **/
#define GFXMMU_LUT466H			MMIO32(GFXMMU_BASE + 0x1e94)
/** GFXMMU_LUT467L Graphic MMU LUT entry 467 low **/
#define GFXMMU_LUT467L			MMIO32(GFXMMU_BASE + 0x1e98)
/** GFXMMU_LUT467H Graphic MMU LUT entry 467 high **/
#define GFXMMU_LUT467H			MMIO32(GFXMMU_BASE + 0x1e9c)
/** GFXMMU_LUT468L Graphic MMU LUT entry 468 low **/
#define GFXMMU_LUT468L			MMIO32(GFXMMU_BASE + 0x1ea0)
/** GFXMMU_LUT468H Graphic MMU LUT entry 468 high **/
#define GFXMMU_LUT468H			MMIO32(GFXMMU_BASE + 0x1ea4)
/** GFXMMU_LUT469L Graphic MMU LUT entry 469 low **/
#define GFXMMU_LUT469L			MMIO32(GFXMMU_BASE + 0x1ea8)
/** GFXMMU_LUT469H Graphic MMU LUT entry 469 high **/
#define GFXMMU_LUT469H			MMIO32(GFXMMU_BASE + 0x1eac)
/** GFXMMU_LUT470L Graphic MMU LUT entry 470 low **/
#define GFXMMU_LUT470L			MMIO32(GFXMMU_BASE + 0x1eb0)
/** GFXMMU_LUT470H Graphic MMU LUT entry 470 high **/
#define GFXMMU_LUT470H			MMIO32(GFXMMU_BASE + 0x1eb4)
/** GFXMMU_LUT471L Graphic MMU LUT entry 471 low **/
#define GFXMMU_LUT471L			MMIO32(GFXMMU_BASE + 0x1eb8)
/** GFXMMU_LUT471H Graphic MMU LUT entry 471 high **/
#define GFXMMU_LUT471H			MMIO32(GFXMMU_BASE + 0x1ebc)
/** GFXMMU_LUT472L Graphic MMU LUT entry 472 low **/
#define GFXMMU_LUT472L			MMIO32(GFXMMU_BASE + 0x1ec0)
/** GFXMMU_LUT472H Graphic MMU LUT entry 472 high **/
#define GFXMMU_LUT472H			MMIO32(GFXMMU_BASE + 0x1ec4)
/** GFXMMU_LUT473L Graphic MMU LUT entry 473 low **/
#define GFXMMU_LUT473L			MMIO32(GFXMMU_BASE + 0x1ec8)
/** GFXMMU_LUT473H Graphic MMU LUT entry 473 high **/
#define GFXMMU_LUT473H			MMIO32(GFXMMU_BASE + 0x1ecc)
/** GFXMMU_LUT474L Graphic MMU LUT entry 474 low **/
#define GFXMMU_LUT474L			MMIO32(GFXMMU_BASE + 0x1ed0)
/** GFXMMU_LUT474H Graphic MMU LUT entry 474 high **/
#define GFXMMU_LUT474H			MMIO32(GFXMMU_BASE + 0x1ed4)
/** GFXMMU_LUT475L Graphic MMU LUT entry 475 low **/
#define GFXMMU_LUT475L			MMIO32(GFXMMU_BASE + 0x1ed8)
/** GFXMMU_LUT475H Graphic MMU LUT entry 475 high **/
#define GFXMMU_LUT475H			MMIO32(GFXMMU_BASE + 0x1edc)
/** GFXMMU_LUT476L Graphic MMU LUT entry 476 low **/
#define GFXMMU_LUT476L			MMIO32(GFXMMU_BASE + 0x1ee0)
/** GFXMMU_LUT476H Graphic MMU LUT entry 476 high **/
#define GFXMMU_LUT476H			MMIO32(GFXMMU_BASE + 0x1ee4)
/** GFXMMU_LUT477L Graphic MMU LUT entry 477 low **/
#define GFXMMU_LUT477L			MMIO32(GFXMMU_BASE + 0x1ee8)
/** GFXMMU_LUT477H Graphic MMU LUT entry 477 high **/
#define GFXMMU_LUT477H			MMIO32(GFXMMU_BASE + 0x1eec)
/** GFXMMU_LUT478L Graphic MMU LUT entry 478 low **/
#define GFXMMU_LUT478L			MMIO32(GFXMMU_BASE + 0x1ef0)
/** GFXMMU_LUT478H Graphic MMU LUT entry 478 high **/
#define GFXMMU_LUT478H			MMIO32(GFXMMU_BASE + 0x1ef4)
/** GFXMMU_LUT479L Graphic MMU LUT entry 479 low **/
#define GFXMMU_LUT479L			MMIO32(GFXMMU_BASE + 0x1ef8)
/** GFXMMU_LUT479H Graphic MMU LUT entry 479 high **/
#define GFXMMU_LUT479H			MMIO32(GFXMMU_BASE + 0x1efc)
/** GFXMMU_LUT480L Graphic MMU LUT entry 480 low **/
#define GFXMMU_LUT480L			MMIO32(GFXMMU_BASE + 0x1f00)
/** GFXMMU_LUT480H Graphic MMU LUT entry 480 high **/
#define GFXMMU_LUT480H			MMIO32(GFXMMU_BASE + 0x1f04)
/** GFXMMU_LUT481L Graphic MMU LUT entry 481 low **/
#define GFXMMU_LUT481L			MMIO32(GFXMMU_BASE + 0x1f08)
/** GFXMMU_LUT481H Graphic MMU LUT entry 481 high **/
#define GFXMMU_LUT481H			MMIO32(GFXMMU_BASE + 0x1f0c)
/** GFXMMU_LUT482L Graphic MMU LUT entry 482 low **/
#define GFXMMU_LUT482L			MMIO32(GFXMMU_BASE + 0x1f10)
/** GFXMMU_LUT482H Graphic MMU LUT entry 482 high **/
#define GFXMMU_LUT482H			MMIO32(GFXMMU_BASE + 0x1f14)
/** GFXMMU_LUT483L Graphic MMU LUT entry 483 low **/
#define GFXMMU_LUT483L			MMIO32(GFXMMU_BASE + 0x1f18)
/** GFXMMU_LUT483H Graphic MMU LUT entry 483 high **/
#define GFXMMU_LUT483H			MMIO32(GFXMMU_BASE + 0x1f1c)
/** GFXMMU_LUT484L Graphic MMU LUT entry 484 low **/
#define GFXMMU_LUT484L			MMIO32(GFXMMU_BASE + 0x1f20)
/** GFXMMU_LUT484H Graphic MMU LUT entry 484 high **/
#define GFXMMU_LUT484H			MMIO32(GFXMMU_BASE + 0x1f24)
/** GFXMMU_LUT485L Graphic MMU LUT entry 485 low **/
#define GFXMMU_LUT485L			MMIO32(GFXMMU_BASE + 0x1f28)
/** GFXMMU_LUT485H Graphic MMU LUT entry 485 high **/
#define GFXMMU_LUT485H			MMIO32(GFXMMU_BASE + 0x1f2c)
/** GFXMMU_LUT486L Graphic MMU LUT entry 486 low **/
#define GFXMMU_LUT486L			MMIO32(GFXMMU_BASE + 0x1f30)
/** GFXMMU_LUT486H Graphic MMU LUT entry 486 high **/
#define GFXMMU_LUT486H			MMIO32(GFXMMU_BASE + 0x1f34)
/** GFXMMU_LUT487L Graphic MMU LUT entry 487 low **/
#define GFXMMU_LUT487L			MMIO32(GFXMMU_BASE + 0x1f38)
/** GFXMMU_LUT487H Graphic MMU LUT entry 487 high **/
#define GFXMMU_LUT487H			MMIO32(GFXMMU_BASE + 0x1f3c)
/** GFXMMU_LUT488L Graphic MMU LUT entry 488 low **/
#define GFXMMU_LUT488L			MMIO32(GFXMMU_BASE + 0x1f40)
/** GFXMMU_LUT488H Graphic MMU LUT entry 488 high **/
#define GFXMMU_LUT488H			MMIO32(GFXMMU_BASE + 0x1f44)
/** GFXMMU_LUT489L Graphic MMU LUT entry 489 low **/
#define GFXMMU_LUT489L			MMIO32(GFXMMU_BASE + 0x1f48)
/** GFXMMU_LUT489H Graphic MMU LUT entry 489 high **/
#define GFXMMU_LUT489H			MMIO32(GFXMMU_BASE + 0x1f4c)
/** GFXMMU_LUT490L Graphic MMU LUT entry 490 low **/
#define GFXMMU_LUT490L			MMIO32(GFXMMU_BASE + 0x1f50)
/** GFXMMU_LUT490H Graphic MMU LUT entry 490 high **/
#define GFXMMU_LUT490H			MMIO32(GFXMMU_BASE + 0x1f54)
/** GFXMMU_LUT491L Graphic MMU LUT entry 491 low **/
#define GFXMMU_LUT491L			MMIO32(GFXMMU_BASE + 0x1f58)
/** GFXMMU_LUT491H Graphic MMU LUT entry 491 high **/
#define GFXMMU_LUT491H			MMIO32(GFXMMU_BASE + 0x1f5c)
/** GFXMMU_LUT492L Graphic MMU LUT entry 492 low **/
#define GFXMMU_LUT492L			MMIO32(GFXMMU_BASE + 0x1f60)
/** GFXMMU_LUT492H Graphic MMU LUT entry 492 high **/
#define GFXMMU_LUT492H			MMIO32(GFXMMU_BASE + 0x1f64)
/** GFXMMU_LUT493L Graphic MMU LUT entry 493 low **/
#define GFXMMU_LUT493L			MMIO32(GFXMMU_BASE + 0x1f68)
/** GFXMMU_LUT493H Graphic MMU LUT entry 493 high **/
#define GFXMMU_LUT493H			MMIO32(GFXMMU_BASE + 0x1f6c)
/** GFXMMU_LUT494L Graphic MMU LUT entry 494 low **/
#define GFXMMU_LUT494L			MMIO32(GFXMMU_BASE + 0x1f70)
/** GFXMMU_LUT494H Graphic MMU LUT entry 494 high **/
#define GFXMMU_LUT494H			MMIO32(GFXMMU_BASE + 0x1f74)
/** GFXMMU_LUT495L Graphic MMU LUT entry 495 low **/
#define GFXMMU_LUT495L			MMIO32(GFXMMU_BASE + 0x1f78)
/** GFXMMU_LUT495H Graphic MMU LUT entry 495 high **/
#define GFXMMU_LUT495H			MMIO32(GFXMMU_BASE + 0x1f7c)
/** GFXMMU_LUT496L Graphic MMU LUT entry 496 low **/
#define GFXMMU_LUT496L			MMIO32(GFXMMU_BASE + 0x1f80)
/** GFXMMU_LUT496H Graphic MMU LUT entry 496 high **/
#define GFXMMU_LUT496H			MMIO32(GFXMMU_BASE + 0x1f84)
/** GFXMMU_LUT497L Graphic MMU LUT entry 497 low **/
#define GFXMMU_LUT497L			MMIO32(GFXMMU_BASE + 0x1f88)
/** GFXMMU_LUT497H Graphic MMU LUT entry 497 high **/
#define GFXMMU_LUT497H			MMIO32(GFXMMU_BASE + 0x1f8c)
/** GFXMMU_LUT498L Graphic MMU LUT entry 498 low **/
#define GFXMMU_LUT498L			MMIO32(GFXMMU_BASE + 0x1f90)
/** GFXMMU_LUT498H Graphic MMU LUT entry 498 high **/
#define GFXMMU_LUT498H			MMIO32(GFXMMU_BASE + 0x1f94)
/** GFXMMU_LUT499L Graphic MMU LUT entry 499 low **/
#define GFXMMU_LUT499L			MMIO32(GFXMMU_BASE + 0x1f98)
/** GFXMMU_LUT499H Graphic MMU LUT entry 499 high **/
#define GFXMMU_LUT499H			MMIO32(GFXMMU_BASE + 0x1f9c)
/** GFXMMU_LUT500L Graphic MMU LUT entry 500 low **/
#define GFXMMU_LUT500L			MMIO32(GFXMMU_BASE + 0x1fa0)
/** GFXMMU_LUT500H Graphic MMU LUT entry 500 high **/
#define GFXMMU_LUT500H			MMIO32(GFXMMU_BASE + 0x1fa4)
/** GFXMMU_LUT501L Graphic MMU LUT entry 501 low **/
#define GFXMMU_LUT501L			MMIO32(GFXMMU_BASE + 0x1fa8)
/** GFXMMU_LUT501H Graphic MMU LUT entry 501 high **/
#define GFXMMU_LUT501H			MMIO32(GFXMMU_BASE + 0x1fac)
/** GFXMMU_LUT502L Graphic MMU LUT entry 502 low **/
#define GFXMMU_LUT502L			MMIO32(GFXMMU_BASE + 0x1fb0)
/** GFXMMU_LUT502H Graphic MMU LUT entry 502 high **/
#define GFXMMU_LUT502H			MMIO32(GFXMMU_BASE + 0x1fb4)
/** GFXMMU_LUT503L Graphic MMU LUT entry 503 low **/
#define GFXMMU_LUT503L			MMIO32(GFXMMU_BASE + 0x1fb8)
/** GFXMMU_LUT503H Graphic MMU LUT entry 503 high **/
#define GFXMMU_LUT503H			MMIO32(GFXMMU_BASE + 0x1fbc)
/** GFXMMU_LUT504L Graphic MMU LUT entry 504 low **/
#define GFXMMU_LUT504L			MMIO32(GFXMMU_BASE + 0x1fc0)
/** GFXMMU_LUT504H Graphic MMU LUT entry 504 high **/
#define GFXMMU_LUT504H			MMIO32(GFXMMU_BASE + 0x1fc4)
/** GFXMMU_LUT505L Graphic MMU LUT entry 505 low **/
#define GFXMMU_LUT505L			MMIO32(GFXMMU_BASE + 0x1fc8)
/** GFXMMU_LUT505H Graphic MMU LUT entry 505 high **/
#define GFXMMU_LUT505H			MMIO32(GFXMMU_BASE + 0x1fcc)
/** GFXMMU_LUT506L Graphic MMU LUT entry 506 low **/
#define GFXMMU_LUT506L			MMIO32(GFXMMU_BASE + 0x1fd0)
/** GFXMMU_LUT506H Graphic MMU LUT entry 506 high **/
#define GFXMMU_LUT506H			MMIO32(GFXMMU_BASE + 0x1fd4)
/** GFXMMU_LUT507L Graphic MMU LUT entry 507 low **/
#define GFXMMU_LUT507L			MMIO32(GFXMMU_BASE + 0x1fd8)
/** GFXMMU_LUT507H Graphic MMU LUT entry 507 high **/
#define GFXMMU_LUT507H			MMIO32(GFXMMU_BASE + 0x1fdc)
/** GFXMMU_LUT508L Graphic MMU LUT entry 508 low **/
#define GFXMMU_LUT508L			MMIO32(GFXMMU_BASE + 0x1fe0)
/** GFXMMU_LUT508H Graphic MMU LUT entry 508 high **/
#define GFXMMU_LUT508H			MMIO32(GFXMMU_BASE + 0x1fe4)
/** GFXMMU_LUT509L Graphic MMU LUT entry 509 low **/
#define GFXMMU_LUT509L			MMIO32(GFXMMU_BASE + 0x1fe8)
/** GFXMMU_LUT509H Graphic MMU LUT entry 509 high **/
#define GFXMMU_LUT509H			MMIO32(GFXMMU_BASE + 0x1fec)
/** GFXMMU_LUT510L Graphic MMU LUT entry 510 low **/
#define GFXMMU_LUT510L			MMIO32(GFXMMU_BASE + 0x1ff0)
/** GFXMMU_LUT510H Graphic MMU LUT entry 510 high **/
#define GFXMMU_LUT510H			MMIO32(GFXMMU_BASE + 0x1ff4)
/** GFXMMU_LUT511L Graphic MMU LUT entry 511 low **/
#define GFXMMU_LUT511L			MMIO32(GFXMMU_BASE + 0x1ff8)
/** GFXMMU_LUT511H Graphic MMU LUT entry 511 high **/
#define GFXMMU_LUT511H			MMIO32(GFXMMU_BASE + 0x1ffc)
/** GFXMMU_LUT512L Graphic MMU LUT entry 512 low **/
#define GFXMMU_LUT512L			MMIO32(GFXMMU_BASE + 0x2000)
/** GFXMMU_LUT512H Graphic MMU LUT entry 512 high **/
#define GFXMMU_LUT512H			MMIO32(GFXMMU_BASE + 0x2004)
/** GFXMMU_LUT513L Graphic MMU LUT entry 513 low **/
#define GFXMMU_LUT513L			MMIO32(GFXMMU_BASE + 0x2008)
/** GFXMMU_LUT513H Graphic MMU LUT entry 513 high **/
#define GFXMMU_LUT513H			MMIO32(GFXMMU_BASE + 0x200c)
/** GFXMMU_LUT514L Graphic MMU LUT entry 514 low **/
#define GFXMMU_LUT514L			MMIO32(GFXMMU_BASE + 0x2010)
/** GFXMMU_LUT514H Graphic MMU LUT entry 514 high **/
#define GFXMMU_LUT514H			MMIO32(GFXMMU_BASE + 0x2014)
/** GFXMMU_LUT515L Graphic MMU LUT entry 515 low **/
#define GFXMMU_LUT515L			MMIO32(GFXMMU_BASE + 0x2018)
/** GFXMMU_LUT515H Graphic MMU LUT entry 515 high **/
#define GFXMMU_LUT515H			MMIO32(GFXMMU_BASE + 0x201c)
/** GFXMMU_LUT516L Graphic MMU LUT entry 516 low **/
#define GFXMMU_LUT516L			MMIO32(GFXMMU_BASE + 0x2020)
/** GFXMMU_LUT516H Graphic MMU LUT entry 516 high **/
#define GFXMMU_LUT516H			MMIO32(GFXMMU_BASE + 0x2024)
/** GFXMMU_LUT517L Graphic MMU LUT entry 517 low **/
#define GFXMMU_LUT517L			MMIO32(GFXMMU_BASE + 0x2028)
/** GFXMMU_LUT517H Graphic MMU LUT entry 517 high **/
#define GFXMMU_LUT517H			MMIO32(GFXMMU_BASE + 0x202c)
/** GFXMMU_LUT518L Graphic MMU LUT entry 518 low **/
#define GFXMMU_LUT518L			MMIO32(GFXMMU_BASE + 0x2030)
/** GFXMMU_LUT518H Graphic MMU LUT entry 518 high **/
#define GFXMMU_LUT518H			MMIO32(GFXMMU_BASE + 0x2034)
/** GFXMMU_LUT519L Graphic MMU LUT entry 519 low **/
#define GFXMMU_LUT519L			MMIO32(GFXMMU_BASE + 0x2038)
/** GFXMMU_LUT519H Graphic MMU LUT entry 519 high **/
#define GFXMMU_LUT519H			MMIO32(GFXMMU_BASE + 0x203c)
/** GFXMMU_LUT520L Graphic MMU LUT entry 520 low **/
#define GFXMMU_LUT520L			MMIO32(GFXMMU_BASE + 0x2040)
/** GFXMMU_LUT520H Graphic MMU LUT entry 520 high **/
#define GFXMMU_LUT520H			MMIO32(GFXMMU_BASE + 0x2044)
/** GFXMMU_LUT521L Graphic MMU LUT entry 521 low **/
#define GFXMMU_LUT521L			MMIO32(GFXMMU_BASE + 0x2048)
/** GFXMMU_LUT521H Graphic MMU LUT entry 521 high **/
#define GFXMMU_LUT521H			MMIO32(GFXMMU_BASE + 0x204c)
/** GFXMMU_LUT522L Graphic MMU LUT entry 522 low **/
#define GFXMMU_LUT522L			MMIO32(GFXMMU_BASE + 0x2050)
/** GFXMMU_LUT522H Graphic MMU LUT entry 522 high **/
#define GFXMMU_LUT522H			MMIO32(GFXMMU_BASE + 0x2054)
/** GFXMMU_LUT523L Graphic MMU LUT entry 523 low **/
#define GFXMMU_LUT523L			MMIO32(GFXMMU_BASE + 0x2058)
/** GFXMMU_LUT523H Graphic MMU LUT entry 523 high **/
#define GFXMMU_LUT523H			MMIO32(GFXMMU_BASE + 0x205c)
/** GFXMMU_LUT524L Graphic MMU LUT entry 524 low **/
#define GFXMMU_LUT524L			MMIO32(GFXMMU_BASE + 0x2060)
/** GFXMMU_LUT524H Graphic MMU LUT entry 524 high **/
#define GFXMMU_LUT524H			MMIO32(GFXMMU_BASE + 0x2064)
/** GFXMMU_LUT525L Graphic MMU LUT entry 525 low **/
#define GFXMMU_LUT525L			MMIO32(GFXMMU_BASE + 0x2068)
/** GFXMMU_LUT525H Graphic MMU LUT entry 525 high **/
#define GFXMMU_LUT525H			MMIO32(GFXMMU_BASE + 0x206c)
/** GFXMMU_LUT526L Graphic MMU LUT entry 526 low **/
#define GFXMMU_LUT526L			MMIO32(GFXMMU_BASE + 0x2070)
/** GFXMMU_LUT526H Graphic MMU LUT entry 526 high **/
#define GFXMMU_LUT526H			MMIO32(GFXMMU_BASE + 0x2074)
/** GFXMMU_LUT527L Graphic MMU LUT entry 527 low **/
#define GFXMMU_LUT527L			MMIO32(GFXMMU_BASE + 0x2078)
/** GFXMMU_LUT527H Graphic MMU LUT entry 527 high **/
#define GFXMMU_LUT527H			MMIO32(GFXMMU_BASE + 0x207c)
/** GFXMMU_LUT528L Graphic MMU LUT entry 528 low **/
#define GFXMMU_LUT528L			MMIO32(GFXMMU_BASE + 0x2080)
/** GFXMMU_LUT528H Graphic MMU LUT entry 528 high **/
#define GFXMMU_LUT528H			MMIO32(GFXMMU_BASE + 0x2084)
/** GFXMMU_LUT529L Graphic MMU LUT entry 529 low **/
#define GFXMMU_LUT529L			MMIO32(GFXMMU_BASE + 0x2088)
/** GFXMMU_LUT529H Graphic MMU LUT entry 529 high **/
#define GFXMMU_LUT529H			MMIO32(GFXMMU_BASE + 0x208c)
/** GFXMMU_LUT530L Graphic MMU LUT entry 530 low **/
#define GFXMMU_LUT530L			MMIO32(GFXMMU_BASE + 0x2090)
/** GFXMMU_LUT530H Graphic MMU LUT entry 530 high **/
#define GFXMMU_LUT530H			MMIO32(GFXMMU_BASE + 0x2094)
/** GFXMMU_LUT531L Graphic MMU LUT entry 531 low **/
#define GFXMMU_LUT531L			MMIO32(GFXMMU_BASE + 0x2098)
/** GFXMMU_LUT531H Graphic MMU LUT entry 531 high **/
#define GFXMMU_LUT531H			MMIO32(GFXMMU_BASE + 0x209c)
/** GFXMMU_LUT532L Graphic MMU LUT entry 532 low **/
#define GFXMMU_LUT532L			MMIO32(GFXMMU_BASE + 0x20a0)
/** GFXMMU_LUT532H Graphic MMU LUT entry 532 high **/
#define GFXMMU_LUT532H			MMIO32(GFXMMU_BASE + 0x20a4)
/** GFXMMU_LUT533L Graphic MMU LUT entry 533 low **/
#define GFXMMU_LUT533L			MMIO32(GFXMMU_BASE + 0x20a8)
/** GFXMMU_LUT533H Graphic MMU LUT entry 533 high **/
#define GFXMMU_LUT533H			MMIO32(GFXMMU_BASE + 0x20ac)
/** GFXMMU_LUT534L Graphic MMU LUT entry 534 low **/
#define GFXMMU_LUT534L			MMIO32(GFXMMU_BASE + 0x20b0)
/** GFXMMU_LUT534H Graphic MMU LUT entry 534 high **/
#define GFXMMU_LUT534H			MMIO32(GFXMMU_BASE + 0x20b4)
/** GFXMMU_LUT535L Graphic MMU LUT entry 535 low **/
#define GFXMMU_LUT535L			MMIO32(GFXMMU_BASE + 0x20b8)
/** GFXMMU_LUT535H Graphic MMU LUT entry 535 high **/
#define GFXMMU_LUT535H			MMIO32(GFXMMU_BASE + 0x20bc)
/** GFXMMU_LUT536L Graphic MMU LUT entry 536 low **/
#define GFXMMU_LUT536L			MMIO32(GFXMMU_BASE + 0x20c0)
/** GFXMMU_LUT536H Graphic MMU LUT entry 536 high **/
#define GFXMMU_LUT536H			MMIO32(GFXMMU_BASE + 0x20c4)
/** GFXMMU_LUT537L Graphic MMU LUT entry 537 low **/
#define GFXMMU_LUT537L			MMIO32(GFXMMU_BASE + 0x20c8)
/** GFXMMU_LUT537H Graphic MMU LUT entry 537 high **/
#define GFXMMU_LUT537H			MMIO32(GFXMMU_BASE + 0x20cc)
/** GFXMMU_LUT538L Graphic MMU LUT entry 538 low **/
#define GFXMMU_LUT538L			MMIO32(GFXMMU_BASE + 0x20d0)
/** GFXMMU_LUT538H Graphic MMU LUT entry 538 high **/
#define GFXMMU_LUT538H			MMIO32(GFXMMU_BASE + 0x20d4)
/** GFXMMU_LUT539L Graphic MMU LUT entry 539 low **/
#define GFXMMU_LUT539L			MMIO32(GFXMMU_BASE + 0x20d8)
/** GFXMMU_LUT539H Graphic MMU LUT entry 539 high **/
#define GFXMMU_LUT539H			MMIO32(GFXMMU_BASE + 0x20dc)
/** GFXMMU_LUT540L Graphic MMU LUT entry 540 low **/
#define GFXMMU_LUT540L			MMIO32(GFXMMU_BASE + 0x20e0)
/** GFXMMU_LUT540H Graphic MMU LUT entry 540 high **/
#define GFXMMU_LUT540H			MMIO32(GFXMMU_BASE + 0x20e4)
/** GFXMMU_LUT541L Graphic MMU LUT entry 541 low **/
#define GFXMMU_LUT541L			MMIO32(GFXMMU_BASE + 0x20e8)
/** GFXMMU_LUT541H Graphic MMU LUT entry 541 high **/
#define GFXMMU_LUT541H			MMIO32(GFXMMU_BASE + 0x20ec)
/** GFXMMU_LUT542L Graphic MMU LUT entry 542 low **/
#define GFXMMU_LUT542L			MMIO32(GFXMMU_BASE + 0x20f0)
/** GFXMMU_LUT542H Graphic MMU LUT entry 542 high **/
#define GFXMMU_LUT542H			MMIO32(GFXMMU_BASE + 0x20f4)
/** GFXMMU_LUT543L Graphic MMU LUT entry 543 low **/
#define GFXMMU_LUT543L			MMIO32(GFXMMU_BASE + 0x20f8)
/** GFXMMU_LUT543H Graphic MMU LUT entry 543 high **/
#define GFXMMU_LUT543H			MMIO32(GFXMMU_BASE + 0x20fc)
/** GFXMMU_LUT544L Graphic MMU LUT entry 544 low **/
#define GFXMMU_LUT544L			MMIO32(GFXMMU_BASE + 0x2100)
/** GFXMMU_LUT544H Graphic MMU LUT entry 544 high **/
#define GFXMMU_LUT544H			MMIO32(GFXMMU_BASE + 0x2104)
/** GFXMMU_LUT545L Graphic MMU LUT entry 545 low **/
#define GFXMMU_LUT545L			MMIO32(GFXMMU_BASE + 0x2108)
/** GFXMMU_LUT545H Graphic MMU LUT entry 545 high **/
#define GFXMMU_LUT545H			MMIO32(GFXMMU_BASE + 0x210c)
/** GFXMMU_LUT546L Graphic MMU LUT entry 546 low **/
#define GFXMMU_LUT546L			MMIO32(GFXMMU_BASE + 0x2110)
/** GFXMMU_LUT546H Graphic MMU LUT entry 546 high **/
#define GFXMMU_LUT546H			MMIO32(GFXMMU_BASE + 0x2114)
/** GFXMMU_LUT547L Graphic MMU LUT entry 547 low **/
#define GFXMMU_LUT547L			MMIO32(GFXMMU_BASE + 0x2118)
/** GFXMMU_LUT547H Graphic MMU LUT entry 547 high **/
#define GFXMMU_LUT547H			MMIO32(GFXMMU_BASE + 0x211c)
/** GFXMMU_LUT548L Graphic MMU LUT entry 548 low **/
#define GFXMMU_LUT548L			MMIO32(GFXMMU_BASE + 0x2120)
/** GFXMMU_LUT548H Graphic MMU LUT entry 548 high **/
#define GFXMMU_LUT548H			MMIO32(GFXMMU_BASE + 0x2124)
/** GFXMMU_LUT549L Graphic MMU LUT entry 549 low **/
#define GFXMMU_LUT549L			MMIO32(GFXMMU_BASE + 0x2128)
/** GFXMMU_LUT549H Graphic MMU LUT entry 549 high **/
#define GFXMMU_LUT549H			MMIO32(GFXMMU_BASE + 0x212c)
/** GFXMMU_LUT550L Graphic MMU LUT entry 550 low **/
#define GFXMMU_LUT550L			MMIO32(GFXMMU_BASE + 0x2130)
/** GFXMMU_LUT550H Graphic MMU LUT entry 550 high **/
#define GFXMMU_LUT550H			MMIO32(GFXMMU_BASE + 0x2134)
/** GFXMMU_LUT551L Graphic MMU LUT entry 551 low **/
#define GFXMMU_LUT551L			MMIO32(GFXMMU_BASE + 0x2138)
/** GFXMMU_LUT551H Graphic MMU LUT entry 551 high **/
#define GFXMMU_LUT551H			MMIO32(GFXMMU_BASE + 0x213c)
/** GFXMMU_LUT552L Graphic MMU LUT entry 552 low **/
#define GFXMMU_LUT552L			MMIO32(GFXMMU_BASE + 0x2140)
/** GFXMMU_LUT552H Graphic MMU LUT entry 552 high **/
#define GFXMMU_LUT552H			MMIO32(GFXMMU_BASE + 0x2144)
/** GFXMMU_LUT553L Graphic MMU LUT entry 553 low **/
#define GFXMMU_LUT553L			MMIO32(GFXMMU_BASE + 0x2148)
/** GFXMMU_LUT553H Graphic MMU LUT entry 553 high **/
#define GFXMMU_LUT553H			MMIO32(GFXMMU_BASE + 0x214c)
/** GFXMMU_LUT554L Graphic MMU LUT entry 554 low **/
#define GFXMMU_LUT554L			MMIO32(GFXMMU_BASE + 0x2150)
/** GFXMMU_LUT554H Graphic MMU LUT entry 554 high **/
#define GFXMMU_LUT554H			MMIO32(GFXMMU_BASE + 0x2154)
/** GFXMMU_LUT555L Graphic MMU LUT entry 555 low **/
#define GFXMMU_LUT555L			MMIO32(GFXMMU_BASE + 0x2158)
/** GFXMMU_LUT555H Graphic MMU LUT entry 555 high **/
#define GFXMMU_LUT555H			MMIO32(GFXMMU_BASE + 0x215c)
/** GFXMMU_LUT556L Graphic MMU LUT entry 556 low **/
#define GFXMMU_LUT556L			MMIO32(GFXMMU_BASE + 0x2160)
/** GFXMMU_LUT556H Graphic MMU LUT entry 556 high **/
#define GFXMMU_LUT556H			MMIO32(GFXMMU_BASE + 0x2164)
/** GFXMMU_LUT557L Graphic MMU LUT entry 557 low **/
#define GFXMMU_LUT557L			MMIO32(GFXMMU_BASE + 0x2168)
/** GFXMMU_LUT557H Graphic MMU LUT entry 557 high **/
#define GFXMMU_LUT557H			MMIO32(GFXMMU_BASE + 0x216c)
/** GFXMMU_LUT558L Graphic MMU LUT entry 558 low **/
#define GFXMMU_LUT558L			MMIO32(GFXMMU_BASE + 0x2170)
/** GFXMMU_LUT558H Graphic MMU LUT entry 558 high **/
#define GFXMMU_LUT558H			MMIO32(GFXMMU_BASE + 0x2174)
/** GFXMMU_LUT559L Graphic MMU LUT entry 559 low **/
#define GFXMMU_LUT559L			MMIO32(GFXMMU_BASE + 0x2178)
/** GFXMMU_LUT559H Graphic MMU LUT entry 559 high **/
#define GFXMMU_LUT559H			MMIO32(GFXMMU_BASE + 0x217c)
/** GFXMMU_LUT560L Graphic MMU LUT entry 560 low **/
#define GFXMMU_LUT560L			MMIO32(GFXMMU_BASE + 0x2180)
/** GFXMMU_LUT560H Graphic MMU LUT entry 560 high **/
#define GFXMMU_LUT560H			MMIO32(GFXMMU_BASE + 0x2184)
/** GFXMMU_LUT561L Graphic MMU LUT entry 561 low **/
#define GFXMMU_LUT561L			MMIO32(GFXMMU_BASE + 0x2188)
/** GFXMMU_LUT561H Graphic MMU LUT entry 561 high **/
#define GFXMMU_LUT561H			MMIO32(GFXMMU_BASE + 0x218c)
/** GFXMMU_LUT562L Graphic MMU LUT entry 562 low **/
#define GFXMMU_LUT562L			MMIO32(GFXMMU_BASE + 0x2190)
/** GFXMMU_LUT562H Graphic MMU LUT entry 562 high **/
#define GFXMMU_LUT562H			MMIO32(GFXMMU_BASE + 0x2194)
/** GFXMMU_LUT563L Graphic MMU LUT entry 563 low **/
#define GFXMMU_LUT563L			MMIO32(GFXMMU_BASE + 0x2198)
/** GFXMMU_LUT563H Graphic MMU LUT entry 563 high **/
#define GFXMMU_LUT563H			MMIO32(GFXMMU_BASE + 0x219c)
/** GFXMMU_LUT564L Graphic MMU LUT entry 564 low **/
#define GFXMMU_LUT564L			MMIO32(GFXMMU_BASE + 0x21a0)
/** GFXMMU_LUT564H Graphic MMU LUT entry 564 high **/
#define GFXMMU_LUT564H			MMIO32(GFXMMU_BASE + 0x21a4)
/** GFXMMU_LUT565L Graphic MMU LUT entry 565 low **/
#define GFXMMU_LUT565L			MMIO32(GFXMMU_BASE + 0x21a8)
/** GFXMMU_LUT565H Graphic MMU LUT entry 565 high **/
#define GFXMMU_LUT565H			MMIO32(GFXMMU_BASE + 0x21ac)
/** GFXMMU_LUT566L Graphic MMU LUT entry 566 low **/
#define GFXMMU_LUT566L			MMIO32(GFXMMU_BASE + 0x21b0)
/** GFXMMU_LUT566H Graphic MMU LUT entry 566 high **/
#define GFXMMU_LUT566H			MMIO32(GFXMMU_BASE + 0x21b4)
/** GFXMMU_LUT567L Graphic MMU LUT entry 567 low **/
#define GFXMMU_LUT567L			MMIO32(GFXMMU_BASE + 0x21b8)
/** GFXMMU_LUT567H Graphic MMU LUT entry 567 high **/
#define GFXMMU_LUT567H			MMIO32(GFXMMU_BASE + 0x21bc)
/** GFXMMU_LUT568L Graphic MMU LUT entry 568 low **/
#define GFXMMU_LUT568L			MMIO32(GFXMMU_BASE + 0x21c0)
/** GFXMMU_LUT568H Graphic MMU LUT entry 568 high **/
#define GFXMMU_LUT568H			MMIO32(GFXMMU_BASE + 0x21c4)
/** GFXMMU_LUT569L Graphic MMU LUT entry 569 low **/
#define GFXMMU_LUT569L			MMIO32(GFXMMU_BASE + 0x21c8)
/** GFXMMU_LUT569H Graphic MMU LUT entry 569 high **/
#define GFXMMU_LUT569H			MMIO32(GFXMMU_BASE + 0x21cc)
/** GFXMMU_LUT570L Graphic MMU LUT entry 570 low **/
#define GFXMMU_LUT570L			MMIO32(GFXMMU_BASE + 0x21d0)
/** GFXMMU_LUT570H Graphic MMU LUT entry 570 high **/
#define GFXMMU_LUT570H			MMIO32(GFXMMU_BASE + 0x21d4)
/** GFXMMU_LUT571L Graphic MMU LUT entry 571 low **/
#define GFXMMU_LUT571L			MMIO32(GFXMMU_BASE + 0x21d8)
/** GFXMMU_LUT571H Graphic MMU LUT entry 571 high **/
#define GFXMMU_LUT571H			MMIO32(GFXMMU_BASE + 0x21dc)
/** GFXMMU_LUT572L Graphic MMU LUT entry 572 low **/
#define GFXMMU_LUT572L			MMIO32(GFXMMU_BASE + 0x21e0)
/** GFXMMU_LUT572H Graphic MMU LUT entry 572 high **/
#define GFXMMU_LUT572H			MMIO32(GFXMMU_BASE + 0x21e4)
/** GFXMMU_LUT573L Graphic MMU LUT entry 573 low **/
#define GFXMMU_LUT573L			MMIO32(GFXMMU_BASE + 0x21e8)
/** GFXMMU_LUT573H Graphic MMU LUT entry 573 high **/
#define GFXMMU_LUT573H			MMIO32(GFXMMU_BASE + 0x21ec)
/** GFXMMU_LUT574L Graphic MMU LUT entry 574 low **/
#define GFXMMU_LUT574L			MMIO32(GFXMMU_BASE + 0x21f0)
/** GFXMMU_LUT574H Graphic MMU LUT entry 574 high **/
#define GFXMMU_LUT574H			MMIO32(GFXMMU_BASE + 0x21f4)
/** GFXMMU_LUT575L Graphic MMU LUT entry 575 low **/
#define GFXMMU_LUT575L			MMIO32(GFXMMU_BASE + 0x21f8)
/** GFXMMU_LUT575H Graphic MMU LUT entry 575 high **/
#define GFXMMU_LUT575H			MMIO32(GFXMMU_BASE + 0x21fc)
/** GFXMMU_LUT576L Graphic MMU LUT entry 576 low **/
#define GFXMMU_LUT576L			MMIO32(GFXMMU_BASE + 0x2200)
/** GFXMMU_LUT576H Graphic MMU LUT entry 576 high **/
#define GFXMMU_LUT576H			MMIO32(GFXMMU_BASE + 0x2204)
/** GFXMMU_LUT577L Graphic MMU LUT entry 577 low **/
#define GFXMMU_LUT577L			MMIO32(GFXMMU_BASE + 0x2208)
/** GFXMMU_LUT577H Graphic MMU LUT entry 577 high **/
#define GFXMMU_LUT577H			MMIO32(GFXMMU_BASE + 0x220c)
/** GFXMMU_LUT578L Graphic MMU LUT entry 578 low **/
#define GFXMMU_LUT578L			MMIO32(GFXMMU_BASE + 0x2210)
/** GFXMMU_LUT578H Graphic MMU LUT entry 578 high **/
#define GFXMMU_LUT578H			MMIO32(GFXMMU_BASE + 0x2214)
/** GFXMMU_LUT579L Graphic MMU LUT entry 579 low **/
#define GFXMMU_LUT579L			MMIO32(GFXMMU_BASE + 0x2218)
/** GFXMMU_LUT579H Graphic MMU LUT entry 579 high **/
#define GFXMMU_LUT579H			MMIO32(GFXMMU_BASE + 0x221c)
/** GFXMMU_LUT580L Graphic MMU LUT entry 580 low **/
#define GFXMMU_LUT580L			MMIO32(GFXMMU_BASE + 0x2220)
/** GFXMMU_LUT580H Graphic MMU LUT entry 580 high **/
#define GFXMMU_LUT580H			MMIO32(GFXMMU_BASE + 0x2224)
/** GFXMMU_LUT581L Graphic MMU LUT entry 581 low **/
#define GFXMMU_LUT581L			MMIO32(GFXMMU_BASE + 0x2228)
/** GFXMMU_LUT581H Graphic MMU LUT entry 581 high **/
#define GFXMMU_LUT581H			MMIO32(GFXMMU_BASE + 0x222c)
/** GFXMMU_LUT582L Graphic MMU LUT entry 582 low **/
#define GFXMMU_LUT582L			MMIO32(GFXMMU_BASE + 0x2230)
/** GFXMMU_LUT582H Graphic MMU LUT entry 582 high **/
#define GFXMMU_LUT582H			MMIO32(GFXMMU_BASE + 0x2234)
/** GFXMMU_LUT583L Graphic MMU LUT entry 583 low **/
#define GFXMMU_LUT583L			MMIO32(GFXMMU_BASE + 0x2238)
/** GFXMMU_LUT583H Graphic MMU LUT entry 583 high **/
#define GFXMMU_LUT583H			MMIO32(GFXMMU_BASE + 0x223c)
/** GFXMMU_LUT584L Graphic MMU LUT entry 584 low **/
#define GFXMMU_LUT584L			MMIO32(GFXMMU_BASE + 0x2240)
/** GFXMMU_LUT584H Graphic MMU LUT entry 584 high **/
#define GFXMMU_LUT584H			MMIO32(GFXMMU_BASE + 0x2244)
/** GFXMMU_LUT585L Graphic MMU LUT entry 585 low **/
#define GFXMMU_LUT585L			MMIO32(GFXMMU_BASE + 0x2248)
/** GFXMMU_LUT585H Graphic MMU LUT entry 585 high **/
#define GFXMMU_LUT585H			MMIO32(GFXMMU_BASE + 0x224c)
/** GFXMMU_LUT586L Graphic MMU LUT entry 586 low **/
#define GFXMMU_LUT586L			MMIO32(GFXMMU_BASE + 0x2250)
/** GFXMMU_LUT586H Graphic MMU LUT entry 586 high **/
#define GFXMMU_LUT586H			MMIO32(GFXMMU_BASE + 0x2254)
/** GFXMMU_LUT587L Graphic MMU LUT entry 587 low **/
#define GFXMMU_LUT587L			MMIO32(GFXMMU_BASE + 0x2258)
/** GFXMMU_LUT587H Graphic MMU LUT entry 587 high **/
#define GFXMMU_LUT587H			MMIO32(GFXMMU_BASE + 0x225c)
/** GFXMMU_LUT588L Graphic MMU LUT entry 588 low **/
#define GFXMMU_LUT588L			MMIO32(GFXMMU_BASE + 0x2260)
/** GFXMMU_LUT588H Graphic MMU LUT entry 588 high **/
#define GFXMMU_LUT588H			MMIO32(GFXMMU_BASE + 0x2264)
/** GFXMMU_LUT589L Graphic MMU LUT entry 589 low **/
#define GFXMMU_LUT589L			MMIO32(GFXMMU_BASE + 0x2268)
/** GFXMMU_LUT589H Graphic MMU LUT entry 589 high **/
#define GFXMMU_LUT589H			MMIO32(GFXMMU_BASE + 0x226c)
/** GFXMMU_LUT590L Graphic MMU LUT entry 590 low **/
#define GFXMMU_LUT590L			MMIO32(GFXMMU_BASE + 0x2270)
/** GFXMMU_LUT590H Graphic MMU LUT entry 590 high **/
#define GFXMMU_LUT590H			MMIO32(GFXMMU_BASE + 0x2274)
/** GFXMMU_LUT591L Graphic MMU LUT entry 591 low **/
#define GFXMMU_LUT591L			MMIO32(GFXMMU_BASE + 0x2278)
/** GFXMMU_LUT591H Graphic MMU LUT entry 591 high **/
#define GFXMMU_LUT591H			MMIO32(GFXMMU_BASE + 0x227c)
/** GFXMMU_LUT592L Graphic MMU LUT entry 592 low **/
#define GFXMMU_LUT592L			MMIO32(GFXMMU_BASE + 0x2280)
/** GFXMMU_LUT592H Graphic MMU LUT entry 592 high **/
#define GFXMMU_LUT592H			MMIO32(GFXMMU_BASE + 0x2284)
/** GFXMMU_LUT593L Graphic MMU LUT entry 593 low **/
#define GFXMMU_LUT593L			MMIO32(GFXMMU_BASE + 0x2288)
/** GFXMMU_LUT593H Graphic MMU LUT entry 593 high **/
#define GFXMMU_LUT593H			MMIO32(GFXMMU_BASE + 0x228c)
/** GFXMMU_LUT594L Graphic MMU LUT entry 594 low **/
#define GFXMMU_LUT594L			MMIO32(GFXMMU_BASE + 0x2290)
/** GFXMMU_LUT594H Graphic MMU LUT entry 594 high **/
#define GFXMMU_LUT594H			MMIO32(GFXMMU_BASE + 0x2294)
/** GFXMMU_LUT595L Graphic MMU LUT entry 595 low **/
#define GFXMMU_LUT595L			MMIO32(GFXMMU_BASE + 0x2298)
/** GFXMMU_LUT595H Graphic MMU LUT entry 595 high **/
#define GFXMMU_LUT595H			MMIO32(GFXMMU_BASE + 0x229c)
/** GFXMMU_LUT596L Graphic MMU LUT entry 596 low **/
#define GFXMMU_LUT596L			MMIO32(GFXMMU_BASE + 0x22a0)
/** GFXMMU_LUT596H Graphic MMU LUT entry 596 high **/
#define GFXMMU_LUT596H			MMIO32(GFXMMU_BASE + 0x22a4)
/** GFXMMU_LUT597L Graphic MMU LUT entry 597 low **/
#define GFXMMU_LUT597L			MMIO32(GFXMMU_BASE + 0x22a8)
/** GFXMMU_LUT597H Graphic MMU LUT entry 597 high **/
#define GFXMMU_LUT597H			MMIO32(GFXMMU_BASE + 0x22ac)
/** GFXMMU_LUT598L Graphic MMU LUT entry 598 low **/
#define GFXMMU_LUT598L			MMIO32(GFXMMU_BASE + 0x22b0)
/** GFXMMU_LUT598H Graphic MMU LUT entry 598 high **/
#define GFXMMU_LUT598H			MMIO32(GFXMMU_BASE + 0x22b4)
/** GFXMMU_LUT599L Graphic MMU LUT entry 599 low **/
#define GFXMMU_LUT599L			MMIO32(GFXMMU_BASE + 0x22b8)
/** GFXMMU_LUT599H Graphic MMU LUT entry 599 high **/
#define GFXMMU_LUT599H			MMIO32(GFXMMU_BASE + 0x22bc)
/** GFXMMU_LUT600L Graphic MMU LUT entry 600 low **/
#define GFXMMU_LUT600L			MMIO32(GFXMMU_BASE + 0x22c0)
/** GFXMMU_LUT600H Graphic MMU LUT entry 600 high **/
#define GFXMMU_LUT600H			MMIO32(GFXMMU_BASE + 0x22c4)
/** GFXMMU_LUT601L Graphic MMU LUT entry 601 low **/
#define GFXMMU_LUT601L			MMIO32(GFXMMU_BASE + 0x22c8)
/** GFXMMU_LUT601H Graphic MMU LUT entry 601 high **/
#define GFXMMU_LUT601H			MMIO32(GFXMMU_BASE + 0x22cc)
/** GFXMMU_LUT602L Graphic MMU LUT entry 602 low **/
#define GFXMMU_LUT602L			MMIO32(GFXMMU_BASE + 0x22d0)
/** GFXMMU_LUT602H Graphic MMU LUT entry 602 high **/
#define GFXMMU_LUT602H			MMIO32(GFXMMU_BASE + 0x22d4)
/** GFXMMU_LUT603L Graphic MMU LUT entry 603 low **/
#define GFXMMU_LUT603L			MMIO32(GFXMMU_BASE + 0x22d8)
/** GFXMMU_LUT603H Graphic MMU LUT entry 603 high **/
#define GFXMMU_LUT603H			MMIO32(GFXMMU_BASE + 0x22dc)
/** GFXMMU_LUT604L Graphic MMU LUT entry 604 low **/
#define GFXMMU_LUT604L			MMIO32(GFXMMU_BASE + 0x22e0)
/** GFXMMU_LUT604H Graphic MMU LUT entry 604 high **/
#define GFXMMU_LUT604H			MMIO32(GFXMMU_BASE + 0x22e4)
/** GFXMMU_LUT605L Graphic MMU LUT entry 605 low **/
#define GFXMMU_LUT605L			MMIO32(GFXMMU_BASE + 0x22e8)
/** GFXMMU_LUT605H Graphic MMU LUT entry 605 high **/
#define GFXMMU_LUT605H			MMIO32(GFXMMU_BASE + 0x22ec)
/** GFXMMU_LUT606L Graphic MMU LUT entry 606 low **/
#define GFXMMU_LUT606L			MMIO32(GFXMMU_BASE + 0x22f0)
/** GFXMMU_LUT606H Graphic MMU LUT entry 606 high **/
#define GFXMMU_LUT606H			MMIO32(GFXMMU_BASE + 0x22f4)
/** GFXMMU_LUT607L Graphic MMU LUT entry 607 low **/
#define GFXMMU_LUT607L			MMIO32(GFXMMU_BASE + 0x22f8)
/** GFXMMU_LUT607H Graphic MMU LUT entry 607 high **/
#define GFXMMU_LUT607H			MMIO32(GFXMMU_BASE + 0x22fc)
/** GFXMMU_LUT608L Graphic MMU LUT entry 608 low **/
#define GFXMMU_LUT608L			MMIO32(GFXMMU_BASE + 0x2300)
/** GFXMMU_LUT608H Graphic MMU LUT entry 608 high **/
#define GFXMMU_LUT608H			MMIO32(GFXMMU_BASE + 0x2304)
/** GFXMMU_LUT609L Graphic MMU LUT entry 609 low **/
#define GFXMMU_LUT609L			MMIO32(GFXMMU_BASE + 0x2308)
/** GFXMMU_LUT609H Graphic MMU LUT entry 609 high **/
#define GFXMMU_LUT609H			MMIO32(GFXMMU_BASE + 0x230c)
/** GFXMMU_LUT610L Graphic MMU LUT entry 610 low **/
#define GFXMMU_LUT610L			MMIO32(GFXMMU_BASE + 0x2310)
/** GFXMMU_LUT610H Graphic MMU LUT entry 610 high **/
#define GFXMMU_LUT610H			MMIO32(GFXMMU_BASE + 0x2314)
/** GFXMMU_LUT611L Graphic MMU LUT entry 611 low **/
#define GFXMMU_LUT611L			MMIO32(GFXMMU_BASE + 0x2318)
/** GFXMMU_LUT611H Graphic MMU LUT entry 611 high **/
#define GFXMMU_LUT611H			MMIO32(GFXMMU_BASE + 0x231c)
/** GFXMMU_LUT612L Graphic MMU LUT entry 612 low **/
#define GFXMMU_LUT612L			MMIO32(GFXMMU_BASE + 0x2320)
/** GFXMMU_LUT612H Graphic MMU LUT entry 612 high **/
#define GFXMMU_LUT612H			MMIO32(GFXMMU_BASE + 0x2324)
/** GFXMMU_LUT613L Graphic MMU LUT entry 613 low **/
#define GFXMMU_LUT613L			MMIO32(GFXMMU_BASE + 0x2328)
/** GFXMMU_LUT613H Graphic MMU LUT entry 613 high **/
#define GFXMMU_LUT613H			MMIO32(GFXMMU_BASE + 0x232c)
/** GFXMMU_LUT614L Graphic MMU LUT entry 614 low **/
#define GFXMMU_LUT614L			MMIO32(GFXMMU_BASE + 0x2330)
/** GFXMMU_LUT614H Graphic MMU LUT entry 614 high **/
#define GFXMMU_LUT614H			MMIO32(GFXMMU_BASE + 0x2334)
/** GFXMMU_LUT615L Graphic MMU LUT entry 615 low **/
#define GFXMMU_LUT615L			MMIO32(GFXMMU_BASE + 0x2338)
/** GFXMMU_LUT615H Graphic MMU LUT entry 615 high **/
#define GFXMMU_LUT615H			MMIO32(GFXMMU_BASE + 0x233c)
/** GFXMMU_LUT616L Graphic MMU LUT entry 616 low **/
#define GFXMMU_LUT616L			MMIO32(GFXMMU_BASE + 0x2340)
/** GFXMMU_LUT616H Graphic MMU LUT entry 616 high **/
#define GFXMMU_LUT616H			MMIO32(GFXMMU_BASE + 0x2344)
/** GFXMMU_LUT617L Graphic MMU LUT entry 617 low **/
#define GFXMMU_LUT617L			MMIO32(GFXMMU_BASE + 0x2348)
/** GFXMMU_LUT617H Graphic MMU LUT entry 617 high **/
#define GFXMMU_LUT617H			MMIO32(GFXMMU_BASE + 0x234c)
/** GFXMMU_LUT618L Graphic MMU LUT entry 618 low **/
#define GFXMMU_LUT618L			MMIO32(GFXMMU_BASE + 0x2350)
/** GFXMMU_LUT618H Graphic MMU LUT entry 618 high **/
#define GFXMMU_LUT618H			MMIO32(GFXMMU_BASE + 0x2354)
/** GFXMMU_LUT619L Graphic MMU LUT entry 619 low **/
#define GFXMMU_LUT619L			MMIO32(GFXMMU_BASE + 0x2358)
/** GFXMMU_LUT619H Graphic MMU LUT entry 619 high **/
#define GFXMMU_LUT619H			MMIO32(GFXMMU_BASE + 0x235c)
/** GFXMMU_LUT620L Graphic MMU LUT entry 620 low **/
#define GFXMMU_LUT620L			MMIO32(GFXMMU_BASE + 0x2360)
/** GFXMMU_LUT620H Graphic MMU LUT entry 620 high **/
#define GFXMMU_LUT620H			MMIO32(GFXMMU_BASE + 0x2364)
/** GFXMMU_LUT621L Graphic MMU LUT entry 621 low **/
#define GFXMMU_LUT621L			MMIO32(GFXMMU_BASE + 0x2368)
/** GFXMMU_LUT621H Graphic MMU LUT entry 621 high **/
#define GFXMMU_LUT621H			MMIO32(GFXMMU_BASE + 0x236c)
/** GFXMMU_LUT622L Graphic MMU LUT entry 622 low **/
#define GFXMMU_LUT622L			MMIO32(GFXMMU_BASE + 0x2370)
/** GFXMMU_LUT622H Graphic MMU LUT entry 622 high **/
#define GFXMMU_LUT622H			MMIO32(GFXMMU_BASE + 0x2374)
/** GFXMMU_LUT623L Graphic MMU LUT entry 623 low **/
#define GFXMMU_LUT623L			MMIO32(GFXMMU_BASE + 0x2378)
/** GFXMMU_LUT623H Graphic MMU LUT entry 623 high **/
#define GFXMMU_LUT623H			MMIO32(GFXMMU_BASE + 0x237c)
/** GFXMMU_LUT624L Graphic MMU LUT entry 624 low **/
#define GFXMMU_LUT624L			MMIO32(GFXMMU_BASE + 0x2380)
/** GFXMMU_LUT624H Graphic MMU LUT entry 624 high **/
#define GFXMMU_LUT624H			MMIO32(GFXMMU_BASE + 0x2384)
/** GFXMMU_LUT625L Graphic MMU LUT entry 625 low **/
#define GFXMMU_LUT625L			MMIO32(GFXMMU_BASE + 0x2388)
/** GFXMMU_LUT625H Graphic MMU LUT entry 625 high **/
#define GFXMMU_LUT625H			MMIO32(GFXMMU_BASE + 0x238c)
/** GFXMMU_LUT626L Graphic MMU LUT entry 626 low **/
#define GFXMMU_LUT626L			MMIO32(GFXMMU_BASE + 0x2390)
/** GFXMMU_LUT626H Graphic MMU LUT entry 626 high **/
#define GFXMMU_LUT626H			MMIO32(GFXMMU_BASE + 0x2394)
/** GFXMMU_LUT627L Graphic MMU LUT entry 627 low **/
#define GFXMMU_LUT627L			MMIO32(GFXMMU_BASE + 0x2398)
/** GFXMMU_LUT627H Graphic MMU LUT entry 627 high **/
#define GFXMMU_LUT627H			MMIO32(GFXMMU_BASE + 0x239c)
/** GFXMMU_LUT628L Graphic MMU LUT entry 628 low **/
#define GFXMMU_LUT628L			MMIO32(GFXMMU_BASE + 0x23a0)
/** GFXMMU_LUT628H Graphic MMU LUT entry 628 high **/
#define GFXMMU_LUT628H			MMIO32(GFXMMU_BASE + 0x23a4)
/** GFXMMU_LUT629L Graphic MMU LUT entry 629 low **/
#define GFXMMU_LUT629L			MMIO32(GFXMMU_BASE + 0x23a8)
/** GFXMMU_LUT629H Graphic MMU LUT entry 629 high **/
#define GFXMMU_LUT629H			MMIO32(GFXMMU_BASE + 0x23ac)
/** GFXMMU_LUT630L Graphic MMU LUT entry 630 low **/
#define GFXMMU_LUT630L			MMIO32(GFXMMU_BASE + 0x23b0)
/** GFXMMU_LUT630H Graphic MMU LUT entry 630 high **/
#define GFXMMU_LUT630H			MMIO32(GFXMMU_BASE + 0x23b4)
/** GFXMMU_LUT631L Graphic MMU LUT entry 631 low **/
#define GFXMMU_LUT631L			MMIO32(GFXMMU_BASE + 0x23b8)
/** GFXMMU_LUT631H Graphic MMU LUT entry 631 high **/
#define GFXMMU_LUT631H			MMIO32(GFXMMU_BASE + 0x23bc)
/** GFXMMU_LUT632L Graphic MMU LUT entry 632 low **/
#define GFXMMU_LUT632L			MMIO32(GFXMMU_BASE + 0x23c0)
/** GFXMMU_LUT632H Graphic MMU LUT entry 632 high **/
#define GFXMMU_LUT632H			MMIO32(GFXMMU_BASE + 0x23c4)
/** GFXMMU_LUT633L Graphic MMU LUT entry 633 low **/
#define GFXMMU_LUT633L			MMIO32(GFXMMU_BASE + 0x23c8)
/** GFXMMU_LUT633H Graphic MMU LUT entry 633 high **/
#define GFXMMU_LUT633H			MMIO32(GFXMMU_BASE + 0x23cc)
/** GFXMMU_LUT634L Graphic MMU LUT entry 634 low **/
#define GFXMMU_LUT634L			MMIO32(GFXMMU_BASE + 0x23d0)
/** GFXMMU_LUT634H Graphic MMU LUT entry 634 high **/
#define GFXMMU_LUT634H			MMIO32(GFXMMU_BASE + 0x23d4)
/** GFXMMU_LUT635L Graphic MMU LUT entry 635 low **/
#define GFXMMU_LUT635L			MMIO32(GFXMMU_BASE + 0x23d8)
/** GFXMMU_LUT635H Graphic MMU LUT entry 635 high **/
#define GFXMMU_LUT635H			MMIO32(GFXMMU_BASE + 0x23dc)
/** GFXMMU_LUT636L Graphic MMU LUT entry 636 low **/
#define GFXMMU_LUT636L			MMIO32(GFXMMU_BASE + 0x23e0)
/** GFXMMU_LUT636H Graphic MMU LUT entry 636 high **/
#define GFXMMU_LUT636H			MMIO32(GFXMMU_BASE + 0x23e4)
/** GFXMMU_LUT637L Graphic MMU LUT entry 637 low **/
#define GFXMMU_LUT637L			MMIO32(GFXMMU_BASE + 0x23e8)
/** GFXMMU_LUT637H Graphic MMU LUT entry 637 high **/
#define GFXMMU_LUT637H			MMIO32(GFXMMU_BASE + 0x23ec)
/** GFXMMU_LUT638L Graphic MMU LUT entry 638 low **/
#define GFXMMU_LUT638L			MMIO32(GFXMMU_BASE + 0x23f0)
/** GFXMMU_LUT638H Graphic MMU LUT entry 638 high **/
#define GFXMMU_LUT638H			MMIO32(GFXMMU_BASE + 0x23f4)
/** GFXMMU_LUT639L Graphic MMU LUT entry 639 low **/
#define GFXMMU_LUT639L			MMIO32(GFXMMU_BASE + 0x23f8)
/** GFXMMU_LUT639H Graphic MMU LUT entry 639 high **/
#define GFXMMU_LUT639H			MMIO32(GFXMMU_BASE + 0x23fc)
/** GFXMMU_LUT640L Graphic MMU LUT entry 640 low **/
#define GFXMMU_LUT640L			MMIO32(GFXMMU_BASE + 0x2400)
/** GFXMMU_LUT640H Graphic MMU LUT entry 640 high **/
#define GFXMMU_LUT640H			MMIO32(GFXMMU_BASE + 0x2404)
/** GFXMMU_LUT641L Graphic MMU LUT entry 641 low **/
#define GFXMMU_LUT641L			MMIO32(GFXMMU_BASE + 0x2408)
/** GFXMMU_LUT641H Graphic MMU LUT entry 641 high **/
#define GFXMMU_LUT641H			MMIO32(GFXMMU_BASE + 0x240c)
/** GFXMMU_LUT642L Graphic MMU LUT entry 642 low **/
#define GFXMMU_LUT642L			MMIO32(GFXMMU_BASE + 0x2410)
/** GFXMMU_LUT642H Graphic MMU LUT entry 642 high **/
#define GFXMMU_LUT642H			MMIO32(GFXMMU_BASE + 0x2414)
/** GFXMMU_LUT643L Graphic MMU LUT entry 643 low **/
#define GFXMMU_LUT643L			MMIO32(GFXMMU_BASE + 0x2418)
/** GFXMMU_LUT643H Graphic MMU LUT entry 643 high **/
#define GFXMMU_LUT643H			MMIO32(GFXMMU_BASE + 0x241c)
/** GFXMMU_LUT644L Graphic MMU LUT entry 644 low **/
#define GFXMMU_LUT644L			MMIO32(GFXMMU_BASE + 0x2420)
/** GFXMMU_LUT644H Graphic MMU LUT entry 644 high **/
#define GFXMMU_LUT644H			MMIO32(GFXMMU_BASE + 0x2424)
/** GFXMMU_LUT645L Graphic MMU LUT entry 645 low **/
#define GFXMMU_LUT645L			MMIO32(GFXMMU_BASE + 0x2428)
/** GFXMMU_LUT645H Graphic MMU LUT entry 645 high **/
#define GFXMMU_LUT645H			MMIO32(GFXMMU_BASE + 0x242c)
/** GFXMMU_LUT646L Graphic MMU LUT entry 646 low **/
#define GFXMMU_LUT646L			MMIO32(GFXMMU_BASE + 0x2430)
/** GFXMMU_LUT646H Graphic MMU LUT entry 646 high **/
#define GFXMMU_LUT646H			MMIO32(GFXMMU_BASE + 0x2434)
/** GFXMMU_LUT647L Graphic MMU LUT entry 647 low **/
#define GFXMMU_LUT647L			MMIO32(GFXMMU_BASE + 0x2438)
/** GFXMMU_LUT647H Graphic MMU LUT entry 647 high **/
#define GFXMMU_LUT647H			MMIO32(GFXMMU_BASE + 0x243c)
/** GFXMMU_LUT648L Graphic MMU LUT entry 648 low **/
#define GFXMMU_LUT648L			MMIO32(GFXMMU_BASE + 0x2440)
/** GFXMMU_LUT648H Graphic MMU LUT entry 648 high **/
#define GFXMMU_LUT648H			MMIO32(GFXMMU_BASE + 0x2444)
/** GFXMMU_LUT649L Graphic MMU LUT entry 649 low **/
#define GFXMMU_LUT649L			MMIO32(GFXMMU_BASE + 0x2448)
/** GFXMMU_LUT649H Graphic MMU LUT entry 649 high **/
#define GFXMMU_LUT649H			MMIO32(GFXMMU_BASE + 0x244c)
/** GFXMMU_LUT650L Graphic MMU LUT entry 650 low **/
#define GFXMMU_LUT650L			MMIO32(GFXMMU_BASE + 0x2450)
/** GFXMMU_LUT650H Graphic MMU LUT entry 650 high **/
#define GFXMMU_LUT650H			MMIO32(GFXMMU_BASE + 0x2454)
/** GFXMMU_LUT651L Graphic MMU LUT entry 651 low **/
#define GFXMMU_LUT651L			MMIO32(GFXMMU_BASE + 0x2458)
/** GFXMMU_LUT651H Graphic MMU LUT entry 651 high **/
#define GFXMMU_LUT651H			MMIO32(GFXMMU_BASE + 0x245c)
/** GFXMMU_LUT652L Graphic MMU LUT entry 652 low **/
#define GFXMMU_LUT652L			MMIO32(GFXMMU_BASE + 0x2460)
/** GFXMMU_LUT652H Graphic MMU LUT entry 652 high **/
#define GFXMMU_LUT652H			MMIO32(GFXMMU_BASE + 0x2464)
/** GFXMMU_LUT653L Graphic MMU LUT entry 653 low **/
#define GFXMMU_LUT653L			MMIO32(GFXMMU_BASE + 0x2468)
/** GFXMMU_LUT653H Graphic MMU LUT entry 653 high **/
#define GFXMMU_LUT653H			MMIO32(GFXMMU_BASE + 0x246c)
/** GFXMMU_LUT654L Graphic MMU LUT entry 654 low **/
#define GFXMMU_LUT654L			MMIO32(GFXMMU_BASE + 0x2470)
/** GFXMMU_LUT654H Graphic MMU LUT entry 654 high **/
#define GFXMMU_LUT654H			MMIO32(GFXMMU_BASE + 0x2474)
/** GFXMMU_LUT655L Graphic MMU LUT entry 655 low **/
#define GFXMMU_LUT655L			MMIO32(GFXMMU_BASE + 0x2478)
/** GFXMMU_LUT655H Graphic MMU LUT entry 655 high **/
#define GFXMMU_LUT655H			MMIO32(GFXMMU_BASE + 0x247c)
/** GFXMMU_LUT656L Graphic MMU LUT entry 656 low **/
#define GFXMMU_LUT656L			MMIO32(GFXMMU_BASE + 0x2480)
/** GFXMMU_LUT656H Graphic MMU LUT entry 656 high **/
#define GFXMMU_LUT656H			MMIO32(GFXMMU_BASE + 0x2484)
/** GFXMMU_LUT657L Graphic MMU LUT entry 657 low **/
#define GFXMMU_LUT657L			MMIO32(GFXMMU_BASE + 0x2488)
/** GFXMMU_LUT657H Graphic MMU LUT entry 657 high **/
#define GFXMMU_LUT657H			MMIO32(GFXMMU_BASE + 0x248c)
/** GFXMMU_LUT658L Graphic MMU LUT entry 658 low **/
#define GFXMMU_LUT658L			MMIO32(GFXMMU_BASE + 0x2490)
/** GFXMMU_LUT658H Graphic MMU LUT entry 658 high **/
#define GFXMMU_LUT658H			MMIO32(GFXMMU_BASE + 0x2494)
/** GFXMMU_LUT659L Graphic MMU LUT entry 659 low **/
#define GFXMMU_LUT659L			MMIO32(GFXMMU_BASE + 0x2498)
/** GFXMMU_LUT659H Graphic MMU LUT entry 659 high **/
#define GFXMMU_LUT659H			MMIO32(GFXMMU_BASE + 0x249c)
/** GFXMMU_LUT660L Graphic MMU LUT entry 660 low **/
#define GFXMMU_LUT660L			MMIO32(GFXMMU_BASE + 0x24a0)
/** GFXMMU_LUT660H Graphic MMU LUT entry 660 high **/
#define GFXMMU_LUT660H			MMIO32(GFXMMU_BASE + 0x24a4)
/** GFXMMU_LUT661L Graphic MMU LUT entry 661 low **/
#define GFXMMU_LUT661L			MMIO32(GFXMMU_BASE + 0x24a8)
/** GFXMMU_LUT661H Graphic MMU LUT entry 661 high **/
#define GFXMMU_LUT661H			MMIO32(GFXMMU_BASE + 0x24ac)
/** GFXMMU_LUT662L Graphic MMU LUT entry 662 low **/
#define GFXMMU_LUT662L			MMIO32(GFXMMU_BASE + 0x24b0)
/** GFXMMU_LUT662H Graphic MMU LUT entry 662 high **/
#define GFXMMU_LUT662H			MMIO32(GFXMMU_BASE + 0x24b4)
/** GFXMMU_LUT663L Graphic MMU LUT entry 663 low **/
#define GFXMMU_LUT663L			MMIO32(GFXMMU_BASE + 0x24b8)
/** GFXMMU_LUT663H Graphic MMU LUT entry 663 high **/
#define GFXMMU_LUT663H			MMIO32(GFXMMU_BASE + 0x24bc)
/** GFXMMU_LUT664L Graphic MMU LUT entry 664 low **/
#define GFXMMU_LUT664L			MMIO32(GFXMMU_BASE + 0x24c0)
/** GFXMMU_LUT664H Graphic MMU LUT entry 664 high **/
#define GFXMMU_LUT664H			MMIO32(GFXMMU_BASE + 0x24c4)
/** GFXMMU_LUT665L Graphic MMU LUT entry 665 low **/
#define GFXMMU_LUT665L			MMIO32(GFXMMU_BASE + 0x24c8)
/** GFXMMU_LUT665H Graphic MMU LUT entry 665 high **/
#define GFXMMU_LUT665H			MMIO32(GFXMMU_BASE + 0x24cc)
/** GFXMMU_LUT666L Graphic MMU LUT entry 666 low **/
#define GFXMMU_LUT666L			MMIO32(GFXMMU_BASE + 0x24d0)
/** GFXMMU_LUT666H Graphic MMU LUT entry 666 high **/
#define GFXMMU_LUT666H			MMIO32(GFXMMU_BASE + 0x24d4)
/** GFXMMU_LUT667L Graphic MMU LUT entry 667 low **/
#define GFXMMU_LUT667L			MMIO32(GFXMMU_BASE + 0x24d8)
/** GFXMMU_LUT667H Graphic MMU LUT entry 667 high **/
#define GFXMMU_LUT667H			MMIO32(GFXMMU_BASE + 0x24dc)
/** GFXMMU_LUT668L Graphic MMU LUT entry 668 low **/
#define GFXMMU_LUT668L			MMIO32(GFXMMU_BASE + 0x24e0)
/** GFXMMU_LUT668H Graphic MMU LUT entry 668 high **/
#define GFXMMU_LUT668H			MMIO32(GFXMMU_BASE + 0x24e4)
/** GFXMMU_LUT669L Graphic MMU LUT entry 669 low **/
#define GFXMMU_LUT669L			MMIO32(GFXMMU_BASE + 0x24e8)
/** GFXMMU_LUT669H Graphic MMU LUT entry 669 high **/
#define GFXMMU_LUT669H			MMIO32(GFXMMU_BASE + 0x24ec)
/** GFXMMU_LUT670L Graphic MMU LUT entry 670 low **/
#define GFXMMU_LUT670L			MMIO32(GFXMMU_BASE + 0x24f0)
/** GFXMMU_LUT670H Graphic MMU LUT entry 670 high **/
#define GFXMMU_LUT670H			MMIO32(GFXMMU_BASE + 0x24f4)
/** GFXMMU_LUT671L Graphic MMU LUT entry 671 low **/
#define GFXMMU_LUT671L			MMIO32(GFXMMU_BASE + 0x24f8)
/** GFXMMU_LUT671H Graphic MMU LUT entry 671 high **/
#define GFXMMU_LUT671H			MMIO32(GFXMMU_BASE + 0x24fc)
/** GFXMMU_LUT672L Graphic MMU LUT entry 672 low **/
#define GFXMMU_LUT672L			MMIO32(GFXMMU_BASE + 0x2500)
/** GFXMMU_LUT672H Graphic MMU LUT entry 672 high **/
#define GFXMMU_LUT672H			MMIO32(GFXMMU_BASE + 0x2504)
/** GFXMMU_LUT673L Graphic MMU LUT entry 673 low **/
#define GFXMMU_LUT673L			MMIO32(GFXMMU_BASE + 0x2508)
/** GFXMMU_LUT673H Graphic MMU LUT entry 673 high **/
#define GFXMMU_LUT673H			MMIO32(GFXMMU_BASE + 0x250c)
/** GFXMMU_LUT674L Graphic MMU LUT entry 674 low **/
#define GFXMMU_LUT674L			MMIO32(GFXMMU_BASE + 0x2510)
/** GFXMMU_LUT674H Graphic MMU LUT entry 674 high **/
#define GFXMMU_LUT674H			MMIO32(GFXMMU_BASE + 0x2514)
/** GFXMMU_LUT675L Graphic MMU LUT entry 675 low **/
#define GFXMMU_LUT675L			MMIO32(GFXMMU_BASE + 0x2518)
/** GFXMMU_LUT675H Graphic MMU LUT entry 675 high **/
#define GFXMMU_LUT675H			MMIO32(GFXMMU_BASE + 0x251c)
/** GFXMMU_LUT676L Graphic MMU LUT entry 676 low **/
#define GFXMMU_LUT676L			MMIO32(GFXMMU_BASE + 0x2520)
/** GFXMMU_LUT676H Graphic MMU LUT entry 676 high **/
#define GFXMMU_LUT676H			MMIO32(GFXMMU_BASE + 0x2524)
/** GFXMMU_LUT677L Graphic MMU LUT entry 677 low **/
#define GFXMMU_LUT677L			MMIO32(GFXMMU_BASE + 0x2528)
/** GFXMMU_LUT677H Graphic MMU LUT entry 677 high **/
#define GFXMMU_LUT677H			MMIO32(GFXMMU_BASE + 0x252c)
/** GFXMMU_LUT678L Graphic MMU LUT entry 678 low **/
#define GFXMMU_LUT678L			MMIO32(GFXMMU_BASE + 0x2530)
/** GFXMMU_LUT678H Graphic MMU LUT entry 678 high **/
#define GFXMMU_LUT678H			MMIO32(GFXMMU_BASE + 0x2534)
/** GFXMMU_LUT679L Graphic MMU LUT entry 679 low **/
#define GFXMMU_LUT679L			MMIO32(GFXMMU_BASE + 0x2538)
/** GFXMMU_LUT679H Graphic MMU LUT entry 679 high **/
#define GFXMMU_LUT679H			MMIO32(GFXMMU_BASE + 0x253c)
/** GFXMMU_LUT680L Graphic MMU LUT entry 680 low **/
#define GFXMMU_LUT680L			MMIO32(GFXMMU_BASE + 0x2540)
/** GFXMMU_LUT680H Graphic MMU LUT entry 680 high **/
#define GFXMMU_LUT680H			MMIO32(GFXMMU_BASE + 0x2544)
/** GFXMMU_LUT681L Graphic MMU LUT entry 681 low **/
#define GFXMMU_LUT681L			MMIO32(GFXMMU_BASE + 0x2548)
/** GFXMMU_LUT681H Graphic MMU LUT entry 681 high **/
#define GFXMMU_LUT681H			MMIO32(GFXMMU_BASE + 0x254c)
/** GFXMMU_LUT682L Graphic MMU LUT entry 682 low **/
#define GFXMMU_LUT682L			MMIO32(GFXMMU_BASE + 0x2550)
/** GFXMMU_LUT682H Graphic MMU LUT entry 682 high **/
#define GFXMMU_LUT682H			MMIO32(GFXMMU_BASE + 0x2554)
/** GFXMMU_LUT683L Graphic MMU LUT entry 683 low **/
#define GFXMMU_LUT683L			MMIO32(GFXMMU_BASE + 0x2558)
/** GFXMMU_LUT683H Graphic MMU LUT entry 683 high **/
#define GFXMMU_LUT683H			MMIO32(GFXMMU_BASE + 0x255c)
/** GFXMMU_LUT684L Graphic MMU LUT entry 684 low **/
#define GFXMMU_LUT684L			MMIO32(GFXMMU_BASE + 0x2560)
/** GFXMMU_LUT684H Graphic MMU LUT entry 684 high **/
#define GFXMMU_LUT684H			MMIO32(GFXMMU_BASE + 0x2564)
/** GFXMMU_LUT685L Graphic MMU LUT entry 685 low **/
#define GFXMMU_LUT685L			MMIO32(GFXMMU_BASE + 0x2568)
/** GFXMMU_LUT685H Graphic MMU LUT entry 685 high **/
#define GFXMMU_LUT685H			MMIO32(GFXMMU_BASE + 0x256c)
/** GFXMMU_LUT686L Graphic MMU LUT entry 686 low **/
#define GFXMMU_LUT686L			MMIO32(GFXMMU_BASE + 0x2570)
/** GFXMMU_LUT686H Graphic MMU LUT entry 686 high **/
#define GFXMMU_LUT686H			MMIO32(GFXMMU_BASE + 0x2574)
/** GFXMMU_LUT687L Graphic MMU LUT entry 687 low **/
#define GFXMMU_LUT687L			MMIO32(GFXMMU_BASE + 0x2578)
/** GFXMMU_LUT687H Graphic MMU LUT entry 687 high **/
#define GFXMMU_LUT687H			MMIO32(GFXMMU_BASE + 0x257c)
/** GFXMMU_LUT688L Graphic MMU LUT entry 688 low **/
#define GFXMMU_LUT688L			MMIO32(GFXMMU_BASE + 0x2580)
/** GFXMMU_LUT688H Graphic MMU LUT entry 688 high **/
#define GFXMMU_LUT688H			MMIO32(GFXMMU_BASE + 0x2584)
/** GFXMMU_LUT689L Graphic MMU LUT entry 689 low **/
#define GFXMMU_LUT689L			MMIO32(GFXMMU_BASE + 0x2588)
/** GFXMMU_LUT689H Graphic MMU LUT entry 689 high **/
#define GFXMMU_LUT689H			MMIO32(GFXMMU_BASE + 0x258c)
/** GFXMMU_LUT690L Graphic MMU LUT entry 690 low **/
#define GFXMMU_LUT690L			MMIO32(GFXMMU_BASE + 0x2590)
/** GFXMMU_LUT690H Graphic MMU LUT entry 690 high **/
#define GFXMMU_LUT690H			MMIO32(GFXMMU_BASE + 0x2594)
/** GFXMMU_LUT691L Graphic MMU LUT entry 691 low **/
#define GFXMMU_LUT691L			MMIO32(GFXMMU_BASE + 0x2598)
/** GFXMMU_LUT691H Graphic MMU LUT entry 691 high **/
#define GFXMMU_LUT691H			MMIO32(GFXMMU_BASE + 0x259c)
/** GFXMMU_LUT692L Graphic MMU LUT entry 692 low **/
#define GFXMMU_LUT692L			MMIO32(GFXMMU_BASE + 0x25a0)
/** GFXMMU_LUT692H Graphic MMU LUT entry 692 high **/
#define GFXMMU_LUT692H			MMIO32(GFXMMU_BASE + 0x25a4)
/** GFXMMU_LUT693L Graphic MMU LUT entry 693 low **/
#define GFXMMU_LUT693L			MMIO32(GFXMMU_BASE + 0x25a8)
/** GFXMMU_LUT693H Graphic MMU LUT entry 693 high **/
#define GFXMMU_LUT693H			MMIO32(GFXMMU_BASE + 0x25ac)
/** GFXMMU_LUT694L Graphic MMU LUT entry 694 low **/
#define GFXMMU_LUT694L			MMIO32(GFXMMU_BASE + 0x25b0)
/** GFXMMU_LUT694H Graphic MMU LUT entry 694 high **/
#define GFXMMU_LUT694H			MMIO32(GFXMMU_BASE + 0x25b4)
/** GFXMMU_LUT695L Graphic MMU LUT entry 695 low **/
#define GFXMMU_LUT695L			MMIO32(GFXMMU_BASE + 0x25b8)
/** GFXMMU_LUT695H Graphic MMU LUT entry 695 high **/
#define GFXMMU_LUT695H			MMIO32(GFXMMU_BASE + 0x25bc)
/** GFXMMU_LUT696L Graphic MMU LUT entry 696 low **/
#define GFXMMU_LUT696L			MMIO32(GFXMMU_BASE + 0x25c0)
/** GFXMMU_LUT696H Graphic MMU LUT entry 696 high **/
#define GFXMMU_LUT696H			MMIO32(GFXMMU_BASE + 0x25c4)
/** GFXMMU_LUT697L Graphic MMU LUT entry 697 low **/
#define GFXMMU_LUT697L			MMIO32(GFXMMU_BASE + 0x25c8)
/** GFXMMU_LUT697H Graphic MMU LUT entry 697 high **/
#define GFXMMU_LUT697H			MMIO32(GFXMMU_BASE + 0x25cc)
/** GFXMMU_LUT698L Graphic MMU LUT entry 698 low **/
#define GFXMMU_LUT698L			MMIO32(GFXMMU_BASE + 0x25d0)
/** GFXMMU_LUT698H Graphic MMU LUT entry 698 high **/
#define GFXMMU_LUT698H			MMIO32(GFXMMU_BASE + 0x25d4)
/** GFXMMU_LUT699L Graphic MMU LUT entry 699 low **/
#define GFXMMU_LUT699L			MMIO32(GFXMMU_BASE + 0x25d8)
/** GFXMMU_LUT699H Graphic MMU LUT entry 699 high **/
#define GFXMMU_LUT699H			MMIO32(GFXMMU_BASE + 0x25dc)
/** GFXMMU_LUT700L Graphic MMU LUT entry 700 low **/
#define GFXMMU_LUT700L			MMIO32(GFXMMU_BASE + 0x25e0)
/** GFXMMU_LUT700H Graphic MMU LUT entry 700 high **/
#define GFXMMU_LUT700H			MMIO32(GFXMMU_BASE + 0x25e4)
/** GFXMMU_LUT701L Graphic MMU LUT entry 701 low **/
#define GFXMMU_LUT701L			MMIO32(GFXMMU_BASE + 0x25e8)
/** GFXMMU_LUT701H Graphic MMU LUT entry 701 high **/
#define GFXMMU_LUT701H			MMIO32(GFXMMU_BASE + 0x25ec)
/** GFXMMU_LUT702L Graphic MMU LUT entry 702 low **/
#define GFXMMU_LUT702L			MMIO32(GFXMMU_BASE + 0x25f0)
/** GFXMMU_LUT702H Graphic MMU LUT entry 702 high **/
#define GFXMMU_LUT702H			MMIO32(GFXMMU_BASE + 0x25f4)
/** GFXMMU_LUT703L Graphic MMU LUT entry 703 low **/
#define GFXMMU_LUT703L			MMIO32(GFXMMU_BASE + 0x25f8)
/** GFXMMU_LUT703H Graphic MMU LUT entry 703 high **/
#define GFXMMU_LUT703H			MMIO32(GFXMMU_BASE + 0x25fc)
/** GFXMMU_LUT704L Graphic MMU LUT entry 704 low **/
#define GFXMMU_LUT704L			MMIO32(GFXMMU_BASE + 0x2600)
/** GFXMMU_LUT704H Graphic MMU LUT entry 704 high **/
#define GFXMMU_LUT704H			MMIO32(GFXMMU_BASE + 0x2604)
/** GFXMMU_LUT705L Graphic MMU LUT entry 705 low **/
#define GFXMMU_LUT705L			MMIO32(GFXMMU_BASE + 0x2608)
/** GFXMMU_LUT705H Graphic MMU LUT entry 705 high **/
#define GFXMMU_LUT705H			MMIO32(GFXMMU_BASE + 0x260c)
/** GFXMMU_LUT706L Graphic MMU LUT entry 706 low **/
#define GFXMMU_LUT706L			MMIO32(GFXMMU_BASE + 0x2610)
/** GFXMMU_LUT706H Graphic MMU LUT entry 706 high **/
#define GFXMMU_LUT706H			MMIO32(GFXMMU_BASE + 0x2614)
/** GFXMMU_LUT707L Graphic MMU LUT entry 707 low **/
#define GFXMMU_LUT707L			MMIO32(GFXMMU_BASE + 0x2618)
/** GFXMMU_LUT707H Graphic MMU LUT entry 707 high **/
#define GFXMMU_LUT707H			MMIO32(GFXMMU_BASE + 0x261c)
/** GFXMMU_LUT708L Graphic MMU LUT entry 708 low **/
#define GFXMMU_LUT708L			MMIO32(GFXMMU_BASE + 0x2620)
/** GFXMMU_LUT708H Graphic MMU LUT entry 708 high **/
#define GFXMMU_LUT708H			MMIO32(GFXMMU_BASE + 0x2624)
/** GFXMMU_LUT709L Graphic MMU LUT entry 709 low **/
#define GFXMMU_LUT709L			MMIO32(GFXMMU_BASE + 0x2628)
/** GFXMMU_LUT709H Graphic MMU LUT entry 709 high **/
#define GFXMMU_LUT709H			MMIO32(GFXMMU_BASE + 0x262c)
/** GFXMMU_LUT710L Graphic MMU LUT entry 710 low **/
#define GFXMMU_LUT710L			MMIO32(GFXMMU_BASE + 0x2630)
/** GFXMMU_LUT710H Graphic MMU LUT entry 710 high **/
#define GFXMMU_LUT710H			MMIO32(GFXMMU_BASE + 0x2634)
/** GFXMMU_LUT711L Graphic MMU LUT entry 711 low **/
#define GFXMMU_LUT711L			MMIO32(GFXMMU_BASE + 0x2638)
/** GFXMMU_LUT711H Graphic MMU LUT entry 711 high **/
#define GFXMMU_LUT711H			MMIO32(GFXMMU_BASE + 0x263c)
/** GFXMMU_LUT712L Graphic MMU LUT entry 712 low **/
#define GFXMMU_LUT712L			MMIO32(GFXMMU_BASE + 0x2640)
/** GFXMMU_LUT712H Graphic MMU LUT entry 712 high **/
#define GFXMMU_LUT712H			MMIO32(GFXMMU_BASE + 0x2644)
/** GFXMMU_LUT713L Graphic MMU LUT entry 713 low **/
#define GFXMMU_LUT713L			MMIO32(GFXMMU_BASE + 0x2648)
/** GFXMMU_LUT713H Graphic MMU LUT entry 713 high **/
#define GFXMMU_LUT713H			MMIO32(GFXMMU_BASE + 0x264c)
/** GFXMMU_LUT714L Graphic MMU LUT entry 714 low **/
#define GFXMMU_LUT714L			MMIO32(GFXMMU_BASE + 0x2650)
/** GFXMMU_LUT714H Graphic MMU LUT entry 714 high **/
#define GFXMMU_LUT714H			MMIO32(GFXMMU_BASE + 0x2654)
/** GFXMMU_LUT715L Graphic MMU LUT entry 715 low **/
#define GFXMMU_LUT715L			MMIO32(GFXMMU_BASE + 0x2658)
/** GFXMMU_LUT715H Graphic MMU LUT entry 715 high **/
#define GFXMMU_LUT715H			MMIO32(GFXMMU_BASE + 0x265c)
/** GFXMMU_LUT716L Graphic MMU LUT entry 716 low **/
#define GFXMMU_LUT716L			MMIO32(GFXMMU_BASE + 0x2660)
/** GFXMMU_LUT716H Graphic MMU LUT entry 716 high **/
#define GFXMMU_LUT716H			MMIO32(GFXMMU_BASE + 0x2664)
/** GFXMMU_LUT717L Graphic MMU LUT entry 717 low **/
#define GFXMMU_LUT717L			MMIO32(GFXMMU_BASE + 0x2668)
/** GFXMMU_LUT717H Graphic MMU LUT entry 717 high **/
#define GFXMMU_LUT717H			MMIO32(GFXMMU_BASE + 0x266c)
/** GFXMMU_LUT718L Graphic MMU LUT entry 718 low **/
#define GFXMMU_LUT718L			MMIO32(GFXMMU_BASE + 0x2670)
/** GFXMMU_LUT718H Graphic MMU LUT entry 718 high **/
#define GFXMMU_LUT718H			MMIO32(GFXMMU_BASE + 0x2674)
/** GFXMMU_LUT719L Graphic MMU LUT entry 719 low **/
#define GFXMMU_LUT719L			MMIO32(GFXMMU_BASE + 0x2678)
/** GFXMMU_LUT719H Graphic MMU LUT entry 719 high **/
#define GFXMMU_LUT719H			MMIO32(GFXMMU_BASE + 0x267c)
/** GFXMMU_LUT720L Graphic MMU LUT entry 720 low **/
#define GFXMMU_LUT720L			MMIO32(GFXMMU_BASE + 0x2680)
/** GFXMMU_LUT720H Graphic MMU LUT entry 720 high **/
#define GFXMMU_LUT720H			MMIO32(GFXMMU_BASE + 0x2684)
/** GFXMMU_LUT721L Graphic MMU LUT entry 721 low **/
#define GFXMMU_LUT721L			MMIO32(GFXMMU_BASE + 0x2688)
/** GFXMMU_LUT721H Graphic MMU LUT entry 721 high **/
#define GFXMMU_LUT721H			MMIO32(GFXMMU_BASE + 0x268c)
/** GFXMMU_LUT722L Graphic MMU LUT entry 722 low **/
#define GFXMMU_LUT722L			MMIO32(GFXMMU_BASE + 0x2690)
/** GFXMMU_LUT722H Graphic MMU LUT entry 722 high **/
#define GFXMMU_LUT722H			MMIO32(GFXMMU_BASE + 0x2694)
/** GFXMMU_LUT723L Graphic MMU LUT entry 723 low **/
#define GFXMMU_LUT723L			MMIO32(GFXMMU_BASE + 0x2698)
/** GFXMMU_LUT723H Graphic MMU LUT entry 723 high **/
#define GFXMMU_LUT723H			MMIO32(GFXMMU_BASE + 0x269c)
/** GFXMMU_LUT724L Graphic MMU LUT entry 724 low **/
#define GFXMMU_LUT724L			MMIO32(GFXMMU_BASE + 0x26a0)
/** GFXMMU_LUT724H Graphic MMU LUT entry 724 high **/
#define GFXMMU_LUT724H			MMIO32(GFXMMU_BASE + 0x26a4)
/** GFXMMU_LUT725L Graphic MMU LUT entry 725 low **/
#define GFXMMU_LUT725L			MMIO32(GFXMMU_BASE + 0x26a8)
/** GFXMMU_LUT725H Graphic MMU LUT entry 725 high **/
#define GFXMMU_LUT725H			MMIO32(GFXMMU_BASE + 0x26ac)
/** GFXMMU_LUT726L Graphic MMU LUT entry 726 low **/
#define GFXMMU_LUT726L			MMIO32(GFXMMU_BASE + 0x26b0)
/** GFXMMU_LUT726H Graphic MMU LUT entry 726 high **/
#define GFXMMU_LUT726H			MMIO32(GFXMMU_BASE + 0x26b4)
/** GFXMMU_LUT727L Graphic MMU LUT entry 727 low **/
#define GFXMMU_LUT727L			MMIO32(GFXMMU_BASE + 0x26b8)
/** GFXMMU_LUT727H Graphic MMU LUT entry 727 high **/
#define GFXMMU_LUT727H			MMIO32(GFXMMU_BASE + 0x26bc)
/** GFXMMU_LUT728L Graphic MMU LUT entry 728 low **/
#define GFXMMU_LUT728L			MMIO32(GFXMMU_BASE + 0x26c0)
/** GFXMMU_LUT728H Graphic MMU LUT entry 728 high **/
#define GFXMMU_LUT728H			MMIO32(GFXMMU_BASE + 0x26c4)
/** GFXMMU_LUT729L Graphic MMU LUT entry 729 low **/
#define GFXMMU_LUT729L			MMIO32(GFXMMU_BASE + 0x26c8)
/** GFXMMU_LUT729H Graphic MMU LUT entry 729 high **/
#define GFXMMU_LUT729H			MMIO32(GFXMMU_BASE + 0x26cc)
/** GFXMMU_LUT730L Graphic MMU LUT entry 730 low **/
#define GFXMMU_LUT730L			MMIO32(GFXMMU_BASE + 0x26d0)
/** GFXMMU_LUT730H Graphic MMU LUT entry 730 high **/
#define GFXMMU_LUT730H			MMIO32(GFXMMU_BASE + 0x26d4)
/** GFXMMU_LUT731L Graphic MMU LUT entry 731 low **/
#define GFXMMU_LUT731L			MMIO32(GFXMMU_BASE + 0x26d8)
/** GFXMMU_LUT731H Graphic MMU LUT entry 731 high **/
#define GFXMMU_LUT731H			MMIO32(GFXMMU_BASE + 0x26dc)
/** GFXMMU_LUT732L Graphic MMU LUT entry 732 low **/
#define GFXMMU_LUT732L			MMIO32(GFXMMU_BASE + 0x26e0)
/** GFXMMU_LUT732H Graphic MMU LUT entry 732 high **/
#define GFXMMU_LUT732H			MMIO32(GFXMMU_BASE + 0x26e4)
/** GFXMMU_LUT733L Graphic MMU LUT entry 733 low **/
#define GFXMMU_LUT733L			MMIO32(GFXMMU_BASE + 0x26e8)
/** GFXMMU_LUT733H Graphic MMU LUT entry 733 high **/
#define GFXMMU_LUT733H			MMIO32(GFXMMU_BASE + 0x26ec)
/** GFXMMU_LUT734L Graphic MMU LUT entry 734 low **/
#define GFXMMU_LUT734L			MMIO32(GFXMMU_BASE + 0x26f0)
/** GFXMMU_LUT734H Graphic MMU LUT entry 734 high **/
#define GFXMMU_LUT734H			MMIO32(GFXMMU_BASE + 0x26f4)
/** GFXMMU_LUT735L Graphic MMU LUT entry 735 low **/
#define GFXMMU_LUT735L			MMIO32(GFXMMU_BASE + 0x26f8)
/** GFXMMU_LUT735H Graphic MMU LUT entry 735 high **/
#define GFXMMU_LUT735H			MMIO32(GFXMMU_BASE + 0x26fc)
/** GFXMMU_LUT736L Graphic MMU LUT entry 736 low **/
#define GFXMMU_LUT736L			MMIO32(GFXMMU_BASE + 0x2700)
/** GFXMMU_LUT736H Graphic MMU LUT entry 736 high **/
#define GFXMMU_LUT736H			MMIO32(GFXMMU_BASE + 0x2704)
/** GFXMMU_LUT737L Graphic MMU LUT entry 737 low **/
#define GFXMMU_LUT737L			MMIO32(GFXMMU_BASE + 0x2708)
/** GFXMMU_LUT737H Graphic MMU LUT entry 737 high **/
#define GFXMMU_LUT737H			MMIO32(GFXMMU_BASE + 0x270c)
/** GFXMMU_LUT738L Graphic MMU LUT entry 738 low **/
#define GFXMMU_LUT738L			MMIO32(GFXMMU_BASE + 0x2710)
/** GFXMMU_LUT738H Graphic MMU LUT entry 738 high **/
#define GFXMMU_LUT738H			MMIO32(GFXMMU_BASE + 0x2714)
/** GFXMMU_LUT739L Graphic MMU LUT entry 739 low **/
#define GFXMMU_LUT739L			MMIO32(GFXMMU_BASE + 0x2718)
/** GFXMMU_LUT739H Graphic MMU LUT entry 739 high **/
#define GFXMMU_LUT739H			MMIO32(GFXMMU_BASE + 0x271c)
/** GFXMMU_LUT740L Graphic MMU LUT entry 740 low **/
#define GFXMMU_LUT740L			MMIO32(GFXMMU_BASE + 0x2720)
/** GFXMMU_LUT740H Graphic MMU LUT entry 740 high **/
#define GFXMMU_LUT740H			MMIO32(GFXMMU_BASE + 0x2724)
/** GFXMMU_LUT741L Graphic MMU LUT entry 741 low **/
#define GFXMMU_LUT741L			MMIO32(GFXMMU_BASE + 0x2728)
/** GFXMMU_LUT741H Graphic MMU LUT entry 741 high **/
#define GFXMMU_LUT741H			MMIO32(GFXMMU_BASE + 0x272c)
/** GFXMMU_LUT742L Graphic MMU LUT entry 742 low **/
#define GFXMMU_LUT742L			MMIO32(GFXMMU_BASE + 0x2730)
/** GFXMMU_LUT742H Graphic MMU LUT entry 742 high **/
#define GFXMMU_LUT742H			MMIO32(GFXMMU_BASE + 0x2734)
/** GFXMMU_LUT743L Graphic MMU LUT entry 743 low **/
#define GFXMMU_LUT743L			MMIO32(GFXMMU_BASE + 0x2738)
/** GFXMMU_LUT743H Graphic MMU LUT entry 743 high **/
#define GFXMMU_LUT743H			MMIO32(GFXMMU_BASE + 0x273c)
/** GFXMMU_LUT744L Graphic MMU LUT entry 744 low **/
#define GFXMMU_LUT744L			MMIO32(GFXMMU_BASE + 0x2740)
/** GFXMMU_LUT744H Graphic MMU LUT entry 744 high **/
#define GFXMMU_LUT744H			MMIO32(GFXMMU_BASE + 0x2744)
/** GFXMMU_LUT745L Graphic MMU LUT entry 745 low **/
#define GFXMMU_LUT745L			MMIO32(GFXMMU_BASE + 0x2748)
/** GFXMMU_LUT745H Graphic MMU LUT entry 745 high **/
#define GFXMMU_LUT745H			MMIO32(GFXMMU_BASE + 0x274c)
/** GFXMMU_LUT746L Graphic MMU LUT entry 746 low **/
#define GFXMMU_LUT746L			MMIO32(GFXMMU_BASE + 0x2750)
/** GFXMMU_LUT746H Graphic MMU LUT entry 746 high **/
#define GFXMMU_LUT746H			MMIO32(GFXMMU_BASE + 0x2754)
/** GFXMMU_LUT747L Graphic MMU LUT entry 747 low **/
#define GFXMMU_LUT747L			MMIO32(GFXMMU_BASE + 0x2758)
/** GFXMMU_LUT747H Graphic MMU LUT entry 747 high **/
#define GFXMMU_LUT747H			MMIO32(GFXMMU_BASE + 0x275c)
/** GFXMMU_LUT748L Graphic MMU LUT entry 748 low **/
#define GFXMMU_LUT748L			MMIO32(GFXMMU_BASE + 0x2760)
/** GFXMMU_LUT748H Graphic MMU LUT entry 748 high **/
#define GFXMMU_LUT748H			MMIO32(GFXMMU_BASE + 0x2764)
/** GFXMMU_LUT749L Graphic MMU LUT entry 749 low **/
#define GFXMMU_LUT749L			MMIO32(GFXMMU_BASE + 0x2768)
/** GFXMMU_LUT749H Graphic MMU LUT entry 749 high **/
#define GFXMMU_LUT749H			MMIO32(GFXMMU_BASE + 0x276c)
/** GFXMMU_LUT750L Graphic MMU LUT entry 750 low **/
#define GFXMMU_LUT750L			MMIO32(GFXMMU_BASE + 0x2770)
/** GFXMMU_LUT750H Graphic MMU LUT entry 750 high **/
#define GFXMMU_LUT750H			MMIO32(GFXMMU_BASE + 0x2774)
/** GFXMMU_LUT751L Graphic MMU LUT entry 751 low **/
#define GFXMMU_LUT751L			MMIO32(GFXMMU_BASE + 0x2778)
/** GFXMMU_LUT751H Graphic MMU LUT entry 751 high **/
#define GFXMMU_LUT751H			MMIO32(GFXMMU_BASE + 0x277c)
/** GFXMMU_LUT752L Graphic MMU LUT entry 752 low **/
#define GFXMMU_LUT752L			MMIO32(GFXMMU_BASE + 0x2780)
/** GFXMMU_LUT752H Graphic MMU LUT entry 752 high **/
#define GFXMMU_LUT752H			MMIO32(GFXMMU_BASE + 0x2784)
/** GFXMMU_LUT753L Graphic MMU LUT entry 753 low **/
#define GFXMMU_LUT753L			MMIO32(GFXMMU_BASE + 0x2788)
/** GFXMMU_LUT753H Graphic MMU LUT entry 753 high **/
#define GFXMMU_LUT753H			MMIO32(GFXMMU_BASE + 0x278c)
/** GFXMMU_LUT754L Graphic MMU LUT entry 754 low **/
#define GFXMMU_LUT754L			MMIO32(GFXMMU_BASE + 0x2790)
/** GFXMMU_LUT754H Graphic MMU LUT entry 754 high **/
#define GFXMMU_LUT754H			MMIO32(GFXMMU_BASE + 0x2794)
/** GFXMMU_LUT755L Graphic MMU LUT entry 755 low **/
#define GFXMMU_LUT755L			MMIO32(GFXMMU_BASE + 0x2798)
/** GFXMMU_LUT755H Graphic MMU LUT entry 755 high **/
#define GFXMMU_LUT755H			MMIO32(GFXMMU_BASE + 0x279c)
/** GFXMMU_LUT756L Graphic MMU LUT entry 756 low **/
#define GFXMMU_LUT756L			MMIO32(GFXMMU_BASE + 0x27a0)
/** GFXMMU_LUT756H Graphic MMU LUT entry 756 high **/
#define GFXMMU_LUT756H			MMIO32(GFXMMU_BASE + 0x27a4)
/** GFXMMU_LUT757L Graphic MMU LUT entry 757 low **/
#define GFXMMU_LUT757L			MMIO32(GFXMMU_BASE + 0x27a8)
/** GFXMMU_LUT757H Graphic MMU LUT entry 757 high **/
#define GFXMMU_LUT757H			MMIO32(GFXMMU_BASE + 0x27ac)
/** GFXMMU_LUT758L Graphic MMU LUT entry 758 low **/
#define GFXMMU_LUT758L			MMIO32(GFXMMU_BASE + 0x27b0)
/** GFXMMU_LUT758H Graphic MMU LUT entry 758 high **/
#define GFXMMU_LUT758H			MMIO32(GFXMMU_BASE + 0x27b4)
/** GFXMMU_LUT759L Graphic MMU LUT entry 759 low **/
#define GFXMMU_LUT759L			MMIO32(GFXMMU_BASE + 0x27b8)
/** GFXMMU_LUT759H Graphic MMU LUT entry 759 high **/
#define GFXMMU_LUT759H			MMIO32(GFXMMU_BASE + 0x27bc)
/** GFXMMU_LUT760L Graphic MMU LUT entry 760 low **/
#define GFXMMU_LUT760L			MMIO32(GFXMMU_BASE + 0x27c0)
/** GFXMMU_LUT760H Graphic MMU LUT entry 760 high **/
#define GFXMMU_LUT760H			MMIO32(GFXMMU_BASE + 0x27c4)
/** GFXMMU_LUT761L Graphic MMU LUT entry 761 low **/
#define GFXMMU_LUT761L			MMIO32(GFXMMU_BASE + 0x27c8)
/** GFXMMU_LUT761H Graphic MMU LUT entry 761 high **/
#define GFXMMU_LUT761H			MMIO32(GFXMMU_BASE + 0x27cc)
/** GFXMMU_LUT762L Graphic MMU LUT entry 762 low **/
#define GFXMMU_LUT762L			MMIO32(GFXMMU_BASE + 0x27d0)
/** GFXMMU_LUT762H Graphic MMU LUT entry 762 high **/
#define GFXMMU_LUT762H			MMIO32(GFXMMU_BASE + 0x27d4)
/** GFXMMU_LUT763L Graphic MMU LUT entry 763 low **/
#define GFXMMU_LUT763L			MMIO32(GFXMMU_BASE + 0x27d8)
/** GFXMMU_LUT763H Graphic MMU LUT entry 763 high **/
#define GFXMMU_LUT763H			MMIO32(GFXMMU_BASE + 0x27dc)
/** GFXMMU_LUT764L Graphic MMU LUT entry 764 low **/
#define GFXMMU_LUT764L			MMIO32(GFXMMU_BASE + 0x27e0)
/** GFXMMU_LUT764H Graphic MMU LUT entry 764 high **/
#define GFXMMU_LUT764H			MMIO32(GFXMMU_BASE + 0x27e4)
/** GFXMMU_LUT765L Graphic MMU LUT entry 765 low **/
#define GFXMMU_LUT765L			MMIO32(GFXMMU_BASE + 0x27e8)
/** GFXMMU_LUT765H Graphic MMU LUT entry 765 high **/
#define GFXMMU_LUT765H			MMIO32(GFXMMU_BASE + 0x27ec)
/** GFXMMU_LUT766L Graphic MMU LUT entry 766 low **/
#define GFXMMU_LUT766L			MMIO32(GFXMMU_BASE + 0x27f0)
/** GFXMMU_LUT766H Graphic MMU LUT entry 766 high **/
#define GFXMMU_LUT766H			MMIO32(GFXMMU_BASE + 0x27f4)
/** GFXMMU_LUT767L Graphic MMU LUT entry 767 low **/
#define GFXMMU_LUT767L			MMIO32(GFXMMU_BASE + 0x27f8)
/** GFXMMU_LUT767H Graphic MMU LUT entry 767 high **/
#define GFXMMU_LUT767H			MMIO32(GFXMMU_BASE + 0x27fc)
/** GFXMMU_LUT768L Graphic MMU LUT entry 768 low **/
#define GFXMMU_LUT768L			MMIO32(GFXMMU_BASE + 0x2800)
/** GFXMMU_LUT768H Graphic MMU LUT entry 768 high **/
#define GFXMMU_LUT768H			MMIO32(GFXMMU_BASE + 0x2804)
/** GFXMMU_LUT769L Graphic MMU LUT entry 769 low **/
#define GFXMMU_LUT769L			MMIO32(GFXMMU_BASE + 0x2808)
/** GFXMMU_LUT769H Graphic MMU LUT entry 769 high **/
#define GFXMMU_LUT769H			MMIO32(GFXMMU_BASE + 0x280c)
/** GFXMMU_LUT770L Graphic MMU LUT entry 770 low **/
#define GFXMMU_LUT770L			MMIO32(GFXMMU_BASE + 0x2810)
/** GFXMMU_LUT770H Graphic MMU LUT entry 770 high **/
#define GFXMMU_LUT770H			MMIO32(GFXMMU_BASE + 0x2814)
/** GFXMMU_LUT771L Graphic MMU LUT entry 771 low **/
#define GFXMMU_LUT771L			MMIO32(GFXMMU_BASE + 0x2818)
/** GFXMMU_LUT771H Graphic MMU LUT entry 771 high **/
#define GFXMMU_LUT771H			MMIO32(GFXMMU_BASE + 0x281c)
/** GFXMMU_LUT772L Graphic MMU LUT entry 772 low **/
#define GFXMMU_LUT772L			MMIO32(GFXMMU_BASE + 0x2820)
/** GFXMMU_LUT772H Graphic MMU LUT entry 772 high **/
#define GFXMMU_LUT772H			MMIO32(GFXMMU_BASE + 0x2824)
/** GFXMMU_LUT773L Graphic MMU LUT entry 773 low **/
#define GFXMMU_LUT773L			MMIO32(GFXMMU_BASE + 0x2828)
/** GFXMMU_LUT773H Graphic MMU LUT entry 773 high **/
#define GFXMMU_LUT773H			MMIO32(GFXMMU_BASE + 0x282c)
/** GFXMMU_LUT774L Graphic MMU LUT entry 774 low **/
#define GFXMMU_LUT774L			MMIO32(GFXMMU_BASE + 0x2830)
/** GFXMMU_LUT774H Graphic MMU LUT entry 774 high **/
#define GFXMMU_LUT774H			MMIO32(GFXMMU_BASE + 0x2834)
/** GFXMMU_LUT775L Graphic MMU LUT entry 775 low **/
#define GFXMMU_LUT775L			MMIO32(GFXMMU_BASE + 0x2838)
/** GFXMMU_LUT775H Graphic MMU LUT entry 775 high **/
#define GFXMMU_LUT775H			MMIO32(GFXMMU_BASE + 0x283c)
/** GFXMMU_LUT776L Graphic MMU LUT entry 776 low **/
#define GFXMMU_LUT776L			MMIO32(GFXMMU_BASE + 0x2840)
/** GFXMMU_LUT776H Graphic MMU LUT entry 776 high **/
#define GFXMMU_LUT776H			MMIO32(GFXMMU_BASE + 0x2844)
/** GFXMMU_LUT777L Graphic MMU LUT entry 777 low **/
#define GFXMMU_LUT777L			MMIO32(GFXMMU_BASE + 0x2848)
/** GFXMMU_LUT777H Graphic MMU LUT entry 777 high **/
#define GFXMMU_LUT777H			MMIO32(GFXMMU_BASE + 0x284c)
/** GFXMMU_LUT778L Graphic MMU LUT entry 778 low **/
#define GFXMMU_LUT778L			MMIO32(GFXMMU_BASE + 0x2850)
/** GFXMMU_LUT778H Graphic MMU LUT entry 778 high **/
#define GFXMMU_LUT778H			MMIO32(GFXMMU_BASE + 0x2854)
/** GFXMMU_LUT779L Graphic MMU LUT entry 779 low **/
#define GFXMMU_LUT779L			MMIO32(GFXMMU_BASE + 0x2858)
/** GFXMMU_LUT779H Graphic MMU LUT entry 779 high **/
#define GFXMMU_LUT779H			MMIO32(GFXMMU_BASE + 0x285c)
/** GFXMMU_LUT780L Graphic MMU LUT entry 780 low **/
#define GFXMMU_LUT780L			MMIO32(GFXMMU_BASE + 0x2860)
/** GFXMMU_LUT780H Graphic MMU LUT entry 780 high **/
#define GFXMMU_LUT780H			MMIO32(GFXMMU_BASE + 0x2864)
/** GFXMMU_LUT781L Graphic MMU LUT entry 781 low **/
#define GFXMMU_LUT781L			MMIO32(GFXMMU_BASE + 0x2868)
/** GFXMMU_LUT781H Graphic MMU LUT entry 781 high **/
#define GFXMMU_LUT781H			MMIO32(GFXMMU_BASE + 0x286c)
/** GFXMMU_LUT782L Graphic MMU LUT entry 782 low **/
#define GFXMMU_LUT782L			MMIO32(GFXMMU_BASE + 0x2870)
/** GFXMMU_LUT782H Graphic MMU LUT entry 782 high **/
#define GFXMMU_LUT782H			MMIO32(GFXMMU_BASE + 0x2874)
/** GFXMMU_LUT783L Graphic MMU LUT entry 783 low **/
#define GFXMMU_LUT783L			MMIO32(GFXMMU_BASE + 0x2878)
/** GFXMMU_LUT783H Graphic MMU LUT entry 783 high **/
#define GFXMMU_LUT783H			MMIO32(GFXMMU_BASE + 0x287c)
/** GFXMMU_LUT784L Graphic MMU LUT entry 784 low **/
#define GFXMMU_LUT784L			MMIO32(GFXMMU_BASE + 0x2880)
/** GFXMMU_LUT784H Graphic MMU LUT entry 784 high **/
#define GFXMMU_LUT784H			MMIO32(GFXMMU_BASE + 0x2884)
/** GFXMMU_LUT785L Graphic MMU LUT entry 785 low **/
#define GFXMMU_LUT785L			MMIO32(GFXMMU_BASE + 0x2888)
/** GFXMMU_LUT785H Graphic MMU LUT entry 785 high **/
#define GFXMMU_LUT785H			MMIO32(GFXMMU_BASE + 0x288c)
/** GFXMMU_LUT786L Graphic MMU LUT entry 786 low **/
#define GFXMMU_LUT786L			MMIO32(GFXMMU_BASE + 0x2890)
/** GFXMMU_LUT786H Graphic MMU LUT entry 786 high **/
#define GFXMMU_LUT786H			MMIO32(GFXMMU_BASE + 0x2894)
/** GFXMMU_LUT787L Graphic MMU LUT entry 787 low **/
#define GFXMMU_LUT787L			MMIO32(GFXMMU_BASE + 0x2898)
/** GFXMMU_LUT787H Graphic MMU LUT entry 787 high **/
#define GFXMMU_LUT787H			MMIO32(GFXMMU_BASE + 0x289c)
/** GFXMMU_LUT788L Graphic MMU LUT entry 788 low **/
#define GFXMMU_LUT788L			MMIO32(GFXMMU_BASE + 0x28a0)
/** GFXMMU_LUT788H Graphic MMU LUT entry 788 high **/
#define GFXMMU_LUT788H			MMIO32(GFXMMU_BASE + 0x28a4)
/** GFXMMU_LUT789L Graphic MMU LUT entry 789 low **/
#define GFXMMU_LUT789L			MMIO32(GFXMMU_BASE + 0x28a8)
/** GFXMMU_LUT789H Graphic MMU LUT entry 789 high **/
#define GFXMMU_LUT789H			MMIO32(GFXMMU_BASE + 0x28ac)
/** GFXMMU_LUT790L Graphic MMU LUT entry 790 low **/
#define GFXMMU_LUT790L			MMIO32(GFXMMU_BASE + 0x28b0)
/** GFXMMU_LUT790H Graphic MMU LUT entry 790 high **/
#define GFXMMU_LUT790H			MMIO32(GFXMMU_BASE + 0x28b4)
/** GFXMMU_LUT791L Graphic MMU LUT entry 791 low **/
#define GFXMMU_LUT791L			MMIO32(GFXMMU_BASE + 0x28b8)
/** GFXMMU_LUT791H Graphic MMU LUT entry 791 high **/
#define GFXMMU_LUT791H			MMIO32(GFXMMU_BASE + 0x28bc)
/** GFXMMU_LUT792L Graphic MMU LUT entry 792 low **/
#define GFXMMU_LUT792L			MMIO32(GFXMMU_BASE + 0x28c0)
/** GFXMMU_LUT792H Graphic MMU LUT entry 792 high **/
#define GFXMMU_LUT792H			MMIO32(GFXMMU_BASE + 0x28c4)
/** GFXMMU_LUT793L Graphic MMU LUT entry 793 low **/
#define GFXMMU_LUT793L			MMIO32(GFXMMU_BASE + 0x28c8)
/** GFXMMU_LUT793H Graphic MMU LUT entry 793 high **/
#define GFXMMU_LUT793H			MMIO32(GFXMMU_BASE + 0x28cc)
/** GFXMMU_LUT794L Graphic MMU LUT entry 794 low **/
#define GFXMMU_LUT794L			MMIO32(GFXMMU_BASE + 0x28d0)
/** GFXMMU_LUT794H Graphic MMU LUT entry 794 high **/
#define GFXMMU_LUT794H			MMIO32(GFXMMU_BASE + 0x28d4)
/** GFXMMU_LUT795L Graphic MMU LUT entry 795 low **/
#define GFXMMU_LUT795L			MMIO32(GFXMMU_BASE + 0x28d8)
/** GFXMMU_LUT795H Graphic MMU LUT entry 795 high **/
#define GFXMMU_LUT795H			MMIO32(GFXMMU_BASE + 0x28dc)
/** GFXMMU_LUT796L Graphic MMU LUT entry 796 low **/
#define GFXMMU_LUT796L			MMIO32(GFXMMU_BASE + 0x28e0)
/** GFXMMU_LUT796H Graphic MMU LUT entry 796 high **/
#define GFXMMU_LUT796H			MMIO32(GFXMMU_BASE + 0x28e4)
/** GFXMMU_LUT797L Graphic MMU LUT entry 797 low **/
#define GFXMMU_LUT797L			MMIO32(GFXMMU_BASE + 0x28e8)
/** GFXMMU_LUT797H Graphic MMU LUT entry 797 high **/
#define GFXMMU_LUT797H			MMIO32(GFXMMU_BASE + 0x28ec)
/** GFXMMU_LUT798L Graphic MMU LUT entry 798 low **/
#define GFXMMU_LUT798L			MMIO32(GFXMMU_BASE + 0x28f0)
/** GFXMMU_LUT798H Graphic MMU LUT entry 798 high **/
#define GFXMMU_LUT798H			MMIO32(GFXMMU_BASE + 0x28f4)
/** GFXMMU_LUT799L Graphic MMU LUT entry 799 low **/
#define GFXMMU_LUT799L			MMIO32(GFXMMU_BASE + 0x28f8)
/** GFXMMU_LUT799H Graphic MMU LUT entry 799 high **/
#define GFXMMU_LUT799H			MMIO32(GFXMMU_BASE + 0x28fc)
/** GFXMMU_LUT800L Graphic MMU LUT entry 800 low **/
#define GFXMMU_LUT800L			MMIO32(GFXMMU_BASE + 0x2900)
/** GFXMMU_LUT800H Graphic MMU LUT entry 800 high **/
#define GFXMMU_LUT800H			MMIO32(GFXMMU_BASE + 0x2904)
/** GFXMMU_LUT801L Graphic MMU LUT entry 801 low **/
#define GFXMMU_LUT801L			MMIO32(GFXMMU_BASE + 0x2908)
/** GFXMMU_LUT801H Graphic MMU LUT entry 801 high **/
#define GFXMMU_LUT801H			MMIO32(GFXMMU_BASE + 0x290c)
/** GFXMMU_LUT802L Graphic MMU LUT entry 802 low **/
#define GFXMMU_LUT802L			MMIO32(GFXMMU_BASE + 0x2910)
/** GFXMMU_LUT802H Graphic MMU LUT entry 802 high **/
#define GFXMMU_LUT802H			MMIO32(GFXMMU_BASE + 0x2914)
/** GFXMMU_LUT803L Graphic MMU LUT entry 803 low **/
#define GFXMMU_LUT803L			MMIO32(GFXMMU_BASE + 0x2918)
/** GFXMMU_LUT803H Graphic MMU LUT entry 803 high **/
#define GFXMMU_LUT803H			MMIO32(GFXMMU_BASE + 0x291c)
/** GFXMMU_LUT804L Graphic MMU LUT entry 804 low **/
#define GFXMMU_LUT804L			MMIO32(GFXMMU_BASE + 0x2920)
/** GFXMMU_LUT804H Graphic MMU LUT entry 804 high **/
#define GFXMMU_LUT804H			MMIO32(GFXMMU_BASE + 0x2924)
/** GFXMMU_LUT805L Graphic MMU LUT entry 805 low **/
#define GFXMMU_LUT805L			MMIO32(GFXMMU_BASE + 0x2928)
/** GFXMMU_LUT805H Graphic MMU LUT entry 805 high **/
#define GFXMMU_LUT805H			MMIO32(GFXMMU_BASE + 0x292c)
/** GFXMMU_LUT806L Graphic MMU LUT entry 806 low **/
#define GFXMMU_LUT806L			MMIO32(GFXMMU_BASE + 0x2930)
/** GFXMMU_LUT806H Graphic MMU LUT entry 806 high **/
#define GFXMMU_LUT806H			MMIO32(GFXMMU_BASE + 0x2934)
/** GFXMMU_LUT807L Graphic MMU LUT entry 807 low **/
#define GFXMMU_LUT807L			MMIO32(GFXMMU_BASE + 0x2938)
/** GFXMMU_LUT807H Graphic MMU LUT entry 807 high **/
#define GFXMMU_LUT807H			MMIO32(GFXMMU_BASE + 0x293c)
/** GFXMMU_LUT808L Graphic MMU LUT entry 808 low **/
#define GFXMMU_LUT808L			MMIO32(GFXMMU_BASE + 0x2940)
/** GFXMMU_LUT808H Graphic MMU LUT entry 808 high **/
#define GFXMMU_LUT808H			MMIO32(GFXMMU_BASE + 0x2944)
/** GFXMMU_LUT809L Graphic MMU LUT entry 809 low **/
#define GFXMMU_LUT809L			MMIO32(GFXMMU_BASE + 0x2948)
/** GFXMMU_LUT809H Graphic MMU LUT entry 809 high **/
#define GFXMMU_LUT809H			MMIO32(GFXMMU_BASE + 0x294c)
/** GFXMMU_LUT810L Graphic MMU LUT entry 810 low **/
#define GFXMMU_LUT810L			MMIO32(GFXMMU_BASE + 0x2950)
/** GFXMMU_LUT810H Graphic MMU LUT entry 810 high **/
#define GFXMMU_LUT810H			MMIO32(GFXMMU_BASE + 0x2954)
/** GFXMMU_LUT811L Graphic MMU LUT entry 811 low **/
#define GFXMMU_LUT811L			MMIO32(GFXMMU_BASE + 0x2958)
/** GFXMMU_LUT811H Graphic MMU LUT entry 811 high **/
#define GFXMMU_LUT811H			MMIO32(GFXMMU_BASE + 0x295c)
/** GFXMMU_LUT812L Graphic MMU LUT entry 812 low **/
#define GFXMMU_LUT812L			MMIO32(GFXMMU_BASE + 0x2960)
/** GFXMMU_LUT812H Graphic MMU LUT entry 812 high **/
#define GFXMMU_LUT812H			MMIO32(GFXMMU_BASE + 0x2964)
/** GFXMMU_LUT813L Graphic MMU LUT entry 813 low **/
#define GFXMMU_LUT813L			MMIO32(GFXMMU_BASE + 0x2968)
/** GFXMMU_LUT813H Graphic MMU LUT entry 813 high **/
#define GFXMMU_LUT813H			MMIO32(GFXMMU_BASE + 0x296c)
/** GFXMMU_LUT814L Graphic MMU LUT entry 814 low **/
#define GFXMMU_LUT814L			MMIO32(GFXMMU_BASE + 0x2970)
/** GFXMMU_LUT814H Graphic MMU LUT entry 814 high **/
#define GFXMMU_LUT814H			MMIO32(GFXMMU_BASE + 0x2974)
/** GFXMMU_LUT815L Graphic MMU LUT entry 815 low **/
#define GFXMMU_LUT815L			MMIO32(GFXMMU_BASE + 0x2978)
/** GFXMMU_LUT815H Graphic MMU LUT entry 815 high **/
#define GFXMMU_LUT815H			MMIO32(GFXMMU_BASE + 0x297c)
/** GFXMMU_LUT816L Graphic MMU LUT entry 816 low **/
#define GFXMMU_LUT816L			MMIO32(GFXMMU_BASE + 0x2980)
/** GFXMMU_LUT816H Graphic MMU LUT entry 816 high **/
#define GFXMMU_LUT816H			MMIO32(GFXMMU_BASE + 0x2984)
/** GFXMMU_LUT817L Graphic MMU LUT entry 817 low **/
#define GFXMMU_LUT817L			MMIO32(GFXMMU_BASE + 0x2988)
/** GFXMMU_LUT817H Graphic MMU LUT entry 817 high **/
#define GFXMMU_LUT817H			MMIO32(GFXMMU_BASE + 0x298c)
/** GFXMMU_LUT818L Graphic MMU LUT entry 818 low **/
#define GFXMMU_LUT818L			MMIO32(GFXMMU_BASE + 0x2990)
/** GFXMMU_LUT818H Graphic MMU LUT entry 818 high **/
#define GFXMMU_LUT818H			MMIO32(GFXMMU_BASE + 0x2994)
/** GFXMMU_LUT819L Graphic MMU LUT entry 819 low **/
#define GFXMMU_LUT819L			MMIO32(GFXMMU_BASE + 0x2998)
/** GFXMMU_LUT819H Graphic MMU LUT entry 819 high **/
#define GFXMMU_LUT819H			MMIO32(GFXMMU_BASE + 0x299c)
/** GFXMMU_LUT820L Graphic MMU LUT entry 820 low **/
#define GFXMMU_LUT820L			MMIO32(GFXMMU_BASE + 0x29a0)
/** GFXMMU_LUT820H Graphic MMU LUT entry 820 high **/
#define GFXMMU_LUT820H			MMIO32(GFXMMU_BASE + 0x29a4)
/** GFXMMU_LUT821L Graphic MMU LUT entry 821 low **/
#define GFXMMU_LUT821L			MMIO32(GFXMMU_BASE + 0x29a8)
/** GFXMMU_LUT821H Graphic MMU LUT entry 821 high **/
#define GFXMMU_LUT821H			MMIO32(GFXMMU_BASE + 0x29ac)
/** GFXMMU_LUT822L Graphic MMU LUT entry 822 low **/
#define GFXMMU_LUT822L			MMIO32(GFXMMU_BASE + 0x29b0)
/** GFXMMU_LUT822H Graphic MMU LUT entry 822 high **/
#define GFXMMU_LUT822H			MMIO32(GFXMMU_BASE + 0x29b4)
/** GFXMMU_LUT823L Graphic MMU LUT entry 823 low **/
#define GFXMMU_LUT823L			MMIO32(GFXMMU_BASE + 0x29b8)
/** GFXMMU_LUT823H Graphic MMU LUT entry 823 high **/
#define GFXMMU_LUT823H			MMIO32(GFXMMU_BASE + 0x29bc)
/** GFXMMU_LUT824L Graphic MMU LUT entry 824 low **/
#define GFXMMU_LUT824L			MMIO32(GFXMMU_BASE + 0x29c0)
/** GFXMMU_LUT824H Graphic MMU LUT entry 824 high **/
#define GFXMMU_LUT824H			MMIO32(GFXMMU_BASE + 0x29c4)
/** GFXMMU_LUT825L Graphic MMU LUT entry 825 low **/
#define GFXMMU_LUT825L			MMIO32(GFXMMU_BASE + 0x29c8)
/** GFXMMU_LUT825H Graphic MMU LUT entry 825 high **/
#define GFXMMU_LUT825H			MMIO32(GFXMMU_BASE + 0x29cc)
/** GFXMMU_LUT826L Graphic MMU LUT entry 826 low **/
#define GFXMMU_LUT826L			MMIO32(GFXMMU_BASE + 0x29d0)
/** GFXMMU_LUT826H Graphic MMU LUT entry 826 high **/
#define GFXMMU_LUT826H			MMIO32(GFXMMU_BASE + 0x29d4)
/** GFXMMU_LUT827L Graphic MMU LUT entry 827 low **/
#define GFXMMU_LUT827L			MMIO32(GFXMMU_BASE + 0x29d8)
/** GFXMMU_LUT827H Graphic MMU LUT entry 827 high **/
#define GFXMMU_LUT827H			MMIO32(GFXMMU_BASE + 0x29dc)
/** GFXMMU_LUT828L Graphic MMU LUT entry 828 low **/
#define GFXMMU_LUT828L			MMIO32(GFXMMU_BASE + 0x29e0)
/** GFXMMU_LUT828H Graphic MMU LUT entry 828 high **/
#define GFXMMU_LUT828H			MMIO32(GFXMMU_BASE + 0x29e4)
/** GFXMMU_LUT829L Graphic MMU LUT entry 829 low **/
#define GFXMMU_LUT829L			MMIO32(GFXMMU_BASE + 0x29e8)
/** GFXMMU_LUT829H Graphic MMU LUT entry 829 high **/
#define GFXMMU_LUT829H			MMIO32(GFXMMU_BASE + 0x29ec)
/** GFXMMU_LUT830L Graphic MMU LUT entry 830 low **/
#define GFXMMU_LUT830L			MMIO32(GFXMMU_BASE + 0x29f0)
/** GFXMMU_LUT830H Graphic MMU LUT entry 830 high **/
#define GFXMMU_LUT830H			MMIO32(GFXMMU_BASE + 0x29f4)
/** GFXMMU_LUT831L Graphic MMU LUT entry 831 low **/
#define GFXMMU_LUT831L			MMIO32(GFXMMU_BASE + 0x29f8)
/** GFXMMU_LUT831H Graphic MMU LUT entry 831 high **/
#define GFXMMU_LUT831H			MMIO32(GFXMMU_BASE + 0x29fc)
/** GFXMMU_LUT832L Graphic MMU LUT entry 832 low **/
#define GFXMMU_LUT832L			MMIO32(GFXMMU_BASE + 0x2a00)
/** GFXMMU_LUT832H Graphic MMU LUT entry 832 high **/
#define GFXMMU_LUT832H			MMIO32(GFXMMU_BASE + 0x2a04)
/** GFXMMU_LUT833L Graphic MMU LUT entry 833 low **/
#define GFXMMU_LUT833L			MMIO32(GFXMMU_BASE + 0x2a08)
/** GFXMMU_LUT833H Graphic MMU LUT entry 833 high **/
#define GFXMMU_LUT833H			MMIO32(GFXMMU_BASE + 0x2a0c)
/** GFXMMU_LUT834L Graphic MMU LUT entry 834 low **/
#define GFXMMU_LUT834L			MMIO32(GFXMMU_BASE + 0x2a10)
/** GFXMMU_LUT834H Graphic MMU LUT entry 834 high **/
#define GFXMMU_LUT834H			MMIO32(GFXMMU_BASE + 0x2a14)
/** GFXMMU_LUT835L Graphic MMU LUT entry 835 low **/
#define GFXMMU_LUT835L			MMIO32(GFXMMU_BASE + 0x2a18)
/** GFXMMU_LUT835H Graphic MMU LUT entry 835 high **/
#define GFXMMU_LUT835H			MMIO32(GFXMMU_BASE + 0x2a1c)
/** GFXMMU_LUT836L Graphic MMU LUT entry 836 low **/
#define GFXMMU_LUT836L			MMIO32(GFXMMU_BASE + 0x2a20)
/** GFXMMU_LUT836H Graphic MMU LUT entry 836 high **/
#define GFXMMU_LUT836H			MMIO32(GFXMMU_BASE + 0x2a24)
/** GFXMMU_LUT837L Graphic MMU LUT entry 837 low **/
#define GFXMMU_LUT837L			MMIO32(GFXMMU_BASE + 0x2a28)
/** GFXMMU_LUT837H Graphic MMU LUT entry 837 high **/
#define GFXMMU_LUT837H			MMIO32(GFXMMU_BASE + 0x2a2c)
/** GFXMMU_LUT838L Graphic MMU LUT entry 838 low **/
#define GFXMMU_LUT838L			MMIO32(GFXMMU_BASE + 0x2a30)
/** GFXMMU_LUT838H Graphic MMU LUT entry 838 high **/
#define GFXMMU_LUT838H			MMIO32(GFXMMU_BASE + 0x2a34)
/** GFXMMU_LUT839L Graphic MMU LUT entry 839 low **/
#define GFXMMU_LUT839L			MMIO32(GFXMMU_BASE + 0x2a38)
/** GFXMMU_LUT839H Graphic MMU LUT entry 839 high **/
#define GFXMMU_LUT839H			MMIO32(GFXMMU_BASE + 0x2a3c)
/** GFXMMU_LUT840L Graphic MMU LUT entry 840 low **/
#define GFXMMU_LUT840L			MMIO32(GFXMMU_BASE + 0x2a40)
/** GFXMMU_LUT840H Graphic MMU LUT entry 840 high **/
#define GFXMMU_LUT840H			MMIO32(GFXMMU_BASE + 0x2a44)
/** GFXMMU_LUT841L Graphic MMU LUT entry 841 low **/
#define GFXMMU_LUT841L			MMIO32(GFXMMU_BASE + 0x2a48)
/** GFXMMU_LUT841H Graphic MMU LUT entry 841 high **/
#define GFXMMU_LUT841H			MMIO32(GFXMMU_BASE + 0x2a4c)
/** GFXMMU_LUT842L Graphic MMU LUT entry 842 low **/
#define GFXMMU_LUT842L			MMIO32(GFXMMU_BASE + 0x2a50)
/** GFXMMU_LUT842H Graphic MMU LUT entry 842 high **/
#define GFXMMU_LUT842H			MMIO32(GFXMMU_BASE + 0x2a54)
/** GFXMMU_LUT843L Graphic MMU LUT entry 843 low **/
#define GFXMMU_LUT843L			MMIO32(GFXMMU_BASE + 0x2a58)
/** GFXMMU_LUT843H Graphic MMU LUT entry 843 high **/
#define GFXMMU_LUT843H			MMIO32(GFXMMU_BASE + 0x2a5c)
/** GFXMMU_LUT844L Graphic MMU LUT entry 844 low **/
#define GFXMMU_LUT844L			MMIO32(GFXMMU_BASE + 0x2a60)
/** GFXMMU_LUT844H Graphic MMU LUT entry 844 high **/
#define GFXMMU_LUT844H			MMIO32(GFXMMU_BASE + 0x2a64)
/** GFXMMU_LUT845L Graphic MMU LUT entry 845 low **/
#define GFXMMU_LUT845L			MMIO32(GFXMMU_BASE + 0x2a68)
/** GFXMMU_LUT845H Graphic MMU LUT entry 845 high **/
#define GFXMMU_LUT845H			MMIO32(GFXMMU_BASE + 0x2a6c)
/** GFXMMU_LUT846L Graphic MMU LUT entry 846 low **/
#define GFXMMU_LUT846L			MMIO32(GFXMMU_BASE + 0x2a70)
/** GFXMMU_LUT846H Graphic MMU LUT entry 846 high **/
#define GFXMMU_LUT846H			MMIO32(GFXMMU_BASE + 0x2a74)
/** GFXMMU_LUT847L Graphic MMU LUT entry 847 low **/
#define GFXMMU_LUT847L			MMIO32(GFXMMU_BASE + 0x2a78)
/** GFXMMU_LUT847H Graphic MMU LUT entry 847 high **/
#define GFXMMU_LUT847H			MMIO32(GFXMMU_BASE + 0x2a7c)
/** GFXMMU_LUT848L Graphic MMU LUT entry 848 low **/
#define GFXMMU_LUT848L			MMIO32(GFXMMU_BASE + 0x2a80)
/** GFXMMU_LUT848H Graphic MMU LUT entry 848 high **/
#define GFXMMU_LUT848H			MMIO32(GFXMMU_BASE + 0x2a84)
/** GFXMMU_LUT849L Graphic MMU LUT entry 849 low **/
#define GFXMMU_LUT849L			MMIO32(GFXMMU_BASE + 0x2a88)
/** GFXMMU_LUT849H Graphic MMU LUT entry 849 high **/
#define GFXMMU_LUT849H			MMIO32(GFXMMU_BASE + 0x2a8c)
/** GFXMMU_LUT850L Graphic MMU LUT entry 850 low **/
#define GFXMMU_LUT850L			MMIO32(GFXMMU_BASE + 0x2a90)
/** GFXMMU_LUT850H Graphic MMU LUT entry 850 high **/
#define GFXMMU_LUT850H			MMIO32(GFXMMU_BASE + 0x2a94)
/** GFXMMU_LUT851L Graphic MMU LUT entry 851 low **/
#define GFXMMU_LUT851L			MMIO32(GFXMMU_BASE + 0x2a98)
/** GFXMMU_LUT851H Graphic MMU LUT entry 851 high **/
#define GFXMMU_LUT851H			MMIO32(GFXMMU_BASE + 0x2a9c)
/** GFXMMU_LUT852L Graphic MMU LUT entry 852 low **/
#define GFXMMU_LUT852L			MMIO32(GFXMMU_BASE + 0x2aa0)
/** GFXMMU_LUT852H Graphic MMU LUT entry 852 high **/
#define GFXMMU_LUT852H			MMIO32(GFXMMU_BASE + 0x2aa4)
/** GFXMMU_LUT853L Graphic MMU LUT entry 853 low **/
#define GFXMMU_LUT853L			MMIO32(GFXMMU_BASE + 0x2aa8)
/** GFXMMU_LUT853H Graphic MMU LUT entry 853 high **/
#define GFXMMU_LUT853H			MMIO32(GFXMMU_BASE + 0x2aac)
/** GFXMMU_LUT854L Graphic MMU LUT entry 854 low **/
#define GFXMMU_LUT854L			MMIO32(GFXMMU_BASE + 0x2ab0)
/** GFXMMU_LUT854H Graphic MMU LUT entry 854 high **/
#define GFXMMU_LUT854H			MMIO32(GFXMMU_BASE + 0x2ab4)
/** GFXMMU_LUT855L Graphic MMU LUT entry 855 low **/
#define GFXMMU_LUT855L			MMIO32(GFXMMU_BASE + 0x2ab8)
/** GFXMMU_LUT855H Graphic MMU LUT entry 855 high **/
#define GFXMMU_LUT855H			MMIO32(GFXMMU_BASE + 0x2abc)
/** GFXMMU_LUT856L Graphic MMU LUT entry 856 low **/
#define GFXMMU_LUT856L			MMIO32(GFXMMU_BASE + 0x2ac0)
/** GFXMMU_LUT856H Graphic MMU LUT entry 856 high **/
#define GFXMMU_LUT856H			MMIO32(GFXMMU_BASE + 0x2ac4)
/** GFXMMU_LUT857L Graphic MMU LUT entry 857 low **/
#define GFXMMU_LUT857L			MMIO32(GFXMMU_BASE + 0x2ac8)
/** GFXMMU_LUT857H Graphic MMU LUT entry 857 high **/
#define GFXMMU_LUT857H			MMIO32(GFXMMU_BASE + 0x2acc)
/** GFXMMU_LUT858L Graphic MMU LUT entry 858 low **/
#define GFXMMU_LUT858L			MMIO32(GFXMMU_BASE + 0x2ad0)
/** GFXMMU_LUT858H Graphic MMU LUT entry 858 high **/
#define GFXMMU_LUT858H			MMIO32(GFXMMU_BASE + 0x2ad4)
/** GFXMMU_LUT859L Graphic MMU LUT entry 859 low **/
#define GFXMMU_LUT859L			MMIO32(GFXMMU_BASE + 0x2ad8)
/** GFXMMU_LUT859H Graphic MMU LUT entry 859 high **/
#define GFXMMU_LUT859H			MMIO32(GFXMMU_BASE + 0x2adc)
/** GFXMMU_LUT860L Graphic MMU LUT entry 860 low **/
#define GFXMMU_LUT860L			MMIO32(GFXMMU_BASE + 0x2ae0)
/** GFXMMU_LUT860H Graphic MMU LUT entry 860 high **/
#define GFXMMU_LUT860H			MMIO32(GFXMMU_BASE + 0x2ae4)
/** GFXMMU_LUT861L Graphic MMU LUT entry 861 low **/
#define GFXMMU_LUT861L			MMIO32(GFXMMU_BASE + 0x2ae8)
/** GFXMMU_LUT861H Graphic MMU LUT entry 861 high **/
#define GFXMMU_LUT861H			MMIO32(GFXMMU_BASE + 0x2aec)
/** GFXMMU_LUT862L Graphic MMU LUT entry 862 low **/
#define GFXMMU_LUT862L			MMIO32(GFXMMU_BASE + 0x2af0)
/** GFXMMU_LUT862H Graphic MMU LUT entry 862 high **/
#define GFXMMU_LUT862H			MMIO32(GFXMMU_BASE + 0x2af4)
/** GFXMMU_LUT863L Graphic MMU LUT entry 863 low **/
#define GFXMMU_LUT863L			MMIO32(GFXMMU_BASE + 0x2af8)
/** GFXMMU_LUT863H Graphic MMU LUT entry 863 high **/
#define GFXMMU_LUT863H			MMIO32(GFXMMU_BASE + 0x2afc)
/** GFXMMU_LUT864L Graphic MMU LUT entry 864 low **/
#define GFXMMU_LUT864L			MMIO32(GFXMMU_BASE + 0x2b00)
/** GFXMMU_LUT864H Graphic MMU LUT entry 864 high **/
#define GFXMMU_LUT864H			MMIO32(GFXMMU_BASE + 0x2b04)
/** GFXMMU_LUT865L Graphic MMU LUT entry 865 low **/
#define GFXMMU_LUT865L			MMIO32(GFXMMU_BASE + 0x2b08)
/** GFXMMU_LUT865H Graphic MMU LUT entry 865 high **/
#define GFXMMU_LUT865H			MMIO32(GFXMMU_BASE + 0x2b0c)
/** GFXMMU_LUT866L Graphic MMU LUT entry 866 low **/
#define GFXMMU_LUT866L			MMIO32(GFXMMU_BASE + 0x2b10)
/** GFXMMU_LUT866H Graphic MMU LUT entry 866 high **/
#define GFXMMU_LUT866H			MMIO32(GFXMMU_BASE + 0x2b14)
/** GFXMMU_LUT867L Graphic MMU LUT entry 867 low **/
#define GFXMMU_LUT867L			MMIO32(GFXMMU_BASE + 0x2b18)
/** GFXMMU_LUT867H Graphic MMU LUT entry 867 high **/
#define GFXMMU_LUT867H			MMIO32(GFXMMU_BASE + 0x2b1c)
/** GFXMMU_LUT868L Graphic MMU LUT entry 868 low **/
#define GFXMMU_LUT868L			MMIO32(GFXMMU_BASE + 0x2b20)
/** GFXMMU_LUT868H Graphic MMU LUT entry 868 high **/
#define GFXMMU_LUT868H			MMIO32(GFXMMU_BASE + 0x2b24)
/** GFXMMU_LUT869L Graphic MMU LUT entry 869 low **/
#define GFXMMU_LUT869L			MMIO32(GFXMMU_BASE + 0x2b28)
/** GFXMMU_LUT869H Graphic MMU LUT entry 869 high **/
#define GFXMMU_LUT869H			MMIO32(GFXMMU_BASE + 0x2b2c)
/** GFXMMU_LUT870L Graphic MMU LUT entry 870 low **/
#define GFXMMU_LUT870L			MMIO32(GFXMMU_BASE + 0x2b30)
/** GFXMMU_LUT870H Graphic MMU LUT entry 870 high **/
#define GFXMMU_LUT870H			MMIO32(GFXMMU_BASE + 0x2b34)
/** GFXMMU_LUT871L Graphic MMU LUT entry 871 low **/
#define GFXMMU_LUT871L			MMIO32(GFXMMU_BASE + 0x2b38)
/** GFXMMU_LUT871H Graphic MMU LUT entry 871 high **/
#define GFXMMU_LUT871H			MMIO32(GFXMMU_BASE + 0x2b3c)
/** GFXMMU_LUT872L Graphic MMU LUT entry 872 low **/
#define GFXMMU_LUT872L			MMIO32(GFXMMU_BASE + 0x2b40)
/** GFXMMU_LUT872H Graphic MMU LUT entry 872 high **/
#define GFXMMU_LUT872H			MMIO32(GFXMMU_BASE + 0x2b44)
/** GFXMMU_LUT873L Graphic MMU LUT entry 873 low **/
#define GFXMMU_LUT873L			MMIO32(GFXMMU_BASE + 0x2b48)
/** GFXMMU_LUT873H Graphic MMU LUT entry 873 high **/
#define GFXMMU_LUT873H			MMIO32(GFXMMU_BASE + 0x2b4c)
/** GFXMMU_LUT874L Graphic MMU LUT entry 874 low **/
#define GFXMMU_LUT874L			MMIO32(GFXMMU_BASE + 0x2b50)
/** GFXMMU_LUT874H Graphic MMU LUT entry 874 high **/
#define GFXMMU_LUT874H			MMIO32(GFXMMU_BASE + 0x2b54)
/** GFXMMU_LUT875L Graphic MMU LUT entry 875 low **/
#define GFXMMU_LUT875L			MMIO32(GFXMMU_BASE + 0x2b58)
/** GFXMMU_LUT875H Graphic MMU LUT entry 875 high **/
#define GFXMMU_LUT875H			MMIO32(GFXMMU_BASE + 0x2b5c)
/** GFXMMU_LUT876L Graphic MMU LUT entry 876 low **/
#define GFXMMU_LUT876L			MMIO32(GFXMMU_BASE + 0x2b60)
/** GFXMMU_LUT876H Graphic MMU LUT entry 876 high **/
#define GFXMMU_LUT876H			MMIO32(GFXMMU_BASE + 0x2b64)
/** GFXMMU_LUT877L Graphic MMU LUT entry 877 low **/
#define GFXMMU_LUT877L			MMIO32(GFXMMU_BASE + 0x2b68)
/** GFXMMU_LUT877H Graphic MMU LUT entry 877 high **/
#define GFXMMU_LUT877H			MMIO32(GFXMMU_BASE + 0x2b6c)
/** GFXMMU_LUT878L Graphic MMU LUT entry 878 low **/
#define GFXMMU_LUT878L			MMIO32(GFXMMU_BASE + 0x2b70)
/** GFXMMU_LUT878H Graphic MMU LUT entry 878 high **/
#define GFXMMU_LUT878H			MMIO32(GFXMMU_BASE + 0x2b74)
/** GFXMMU_LUT879L Graphic MMU LUT entry 879 low **/
#define GFXMMU_LUT879L			MMIO32(GFXMMU_BASE + 0x2b78)
/** GFXMMU_LUT879H Graphic MMU LUT entry 879 high **/
#define GFXMMU_LUT879H			MMIO32(GFXMMU_BASE + 0x2b7c)
/** GFXMMU_LUT880L Graphic MMU LUT entry 880 low **/
#define GFXMMU_LUT880L			MMIO32(GFXMMU_BASE + 0x2b80)
/** GFXMMU_LUT880H Graphic MMU LUT entry 880 high **/
#define GFXMMU_LUT880H			MMIO32(GFXMMU_BASE + 0x2b84)
/** GFXMMU_LUT881L Graphic MMU LUT entry 881 low **/
#define GFXMMU_LUT881L			MMIO32(GFXMMU_BASE + 0x2b88)
/** GFXMMU_LUT881H Graphic MMU LUT entry 881 high **/
#define GFXMMU_LUT881H			MMIO32(GFXMMU_BASE + 0x2b8c)
/** GFXMMU_LUT882L Graphic MMU LUT entry 882 low **/
#define GFXMMU_LUT882L			MMIO32(GFXMMU_BASE + 0x2b90)
/** GFXMMU_LUT882H Graphic MMU LUT entry 882 high **/
#define GFXMMU_LUT882H			MMIO32(GFXMMU_BASE + 0x2b94)
/** GFXMMU_LUT883L Graphic MMU LUT entry 883 low **/
#define GFXMMU_LUT883L			MMIO32(GFXMMU_BASE + 0x2b98)
/** GFXMMU_LUT883H Graphic MMU LUT entry 883 high **/
#define GFXMMU_LUT883H			MMIO32(GFXMMU_BASE + 0x2b9c)
/** GFXMMU_LUT884L Graphic MMU LUT entry 884 low **/
#define GFXMMU_LUT884L			MMIO32(GFXMMU_BASE + 0x2ba0)
/** GFXMMU_LUT884H Graphic MMU LUT entry 884 high **/
#define GFXMMU_LUT884H			MMIO32(GFXMMU_BASE + 0x2ba4)
/** GFXMMU_LUT885L Graphic MMU LUT entry 885 low **/
#define GFXMMU_LUT885L			MMIO32(GFXMMU_BASE + 0x2ba8)
/** GFXMMU_LUT885H Graphic MMU LUT entry 885 high **/
#define GFXMMU_LUT885H			MMIO32(GFXMMU_BASE + 0x2bac)
/** GFXMMU_LUT886L Graphic MMU LUT entry 886 low **/
#define GFXMMU_LUT886L			MMIO32(GFXMMU_BASE + 0x2bb0)
/** GFXMMU_LUT886H Graphic MMU LUT entry 886 high **/
#define GFXMMU_LUT886H			MMIO32(GFXMMU_BASE + 0x2bb4)
/** GFXMMU_LUT887L Graphic MMU LUT entry 887 low **/
#define GFXMMU_LUT887L			MMIO32(GFXMMU_BASE + 0x2bb8)
/** GFXMMU_LUT887H Graphic MMU LUT entry 887 high **/
#define GFXMMU_LUT887H			MMIO32(GFXMMU_BASE + 0x2bbc)
/** GFXMMU_LUT888L Graphic MMU LUT entry 888 low **/
#define GFXMMU_LUT888L			MMIO32(GFXMMU_BASE + 0x2bc0)
/** GFXMMU_LUT888H Graphic MMU LUT entry 888 high **/
#define GFXMMU_LUT888H			MMIO32(GFXMMU_BASE + 0x2bc4)
/** GFXMMU_LUT889L Graphic MMU LUT entry 889 low **/
#define GFXMMU_LUT889L			MMIO32(GFXMMU_BASE + 0x2bc8)
/** GFXMMU_LUT889H Graphic MMU LUT entry 889 high **/
#define GFXMMU_LUT889H			MMIO32(GFXMMU_BASE + 0x2bcc)
/** GFXMMU_LUT890L Graphic MMU LUT entry 890 low **/
#define GFXMMU_LUT890L			MMIO32(GFXMMU_BASE + 0x2bd0)
/** GFXMMU_LUT890H Graphic MMU LUT entry 890 high **/
#define GFXMMU_LUT890H			MMIO32(GFXMMU_BASE + 0x2bd4)
/** GFXMMU_LUT891L Graphic MMU LUT entry 891 low **/
#define GFXMMU_LUT891L			MMIO32(GFXMMU_BASE + 0x2bd8)
/** GFXMMU_LUT891H Graphic MMU LUT entry 891 high **/
#define GFXMMU_LUT891H			MMIO32(GFXMMU_BASE + 0x2bdc)
/** GFXMMU_LUT892L Graphic MMU LUT entry 892 low **/
#define GFXMMU_LUT892L			MMIO32(GFXMMU_BASE + 0x2be0)
/** GFXMMU_LUT892H Graphic MMU LUT entry 892 high **/
#define GFXMMU_LUT892H			MMIO32(GFXMMU_BASE + 0x2be4)
/** GFXMMU_LUT893L Graphic MMU LUT entry 893 low **/
#define GFXMMU_LUT893L			MMIO32(GFXMMU_BASE + 0x2be8)
/** GFXMMU_LUT893H Graphic MMU LUT entry 893 high **/
#define GFXMMU_LUT893H			MMIO32(GFXMMU_BASE + 0x2bec)
/** GFXMMU_LUT894L Graphic MMU LUT entry 894 low **/
#define GFXMMU_LUT894L			MMIO32(GFXMMU_BASE + 0x2bf0)
/** GFXMMU_LUT894H Graphic MMU LUT entry 894 high **/
#define GFXMMU_LUT894H			MMIO32(GFXMMU_BASE + 0x2bf4)
/** GFXMMU_LUT895L Graphic MMU LUT entry 895 low **/
#define GFXMMU_LUT895L			MMIO32(GFXMMU_BASE + 0x2bf8)
/** GFXMMU_LUT895H Graphic MMU LUT entry 895 high **/
#define GFXMMU_LUT895H			MMIO32(GFXMMU_BASE + 0x2bfc)
/** GFXMMU_LUT896L Graphic MMU LUT entry 896 low **/
#define GFXMMU_LUT896L			MMIO32(GFXMMU_BASE + 0x2c00)
/** GFXMMU_LUT896H Graphic MMU LUT entry 896 high **/
#define GFXMMU_LUT896H			MMIO32(GFXMMU_BASE + 0x2c04)
/** GFXMMU_LUT897L Graphic MMU LUT entry 897 low **/
#define GFXMMU_LUT897L			MMIO32(GFXMMU_BASE + 0x2c08)
/** GFXMMU_LUT897H Graphic MMU LUT entry 897 high **/
#define GFXMMU_LUT897H			MMIO32(GFXMMU_BASE + 0x2c0c)
/** GFXMMU_LUT898L Graphic MMU LUT entry 898 low **/
#define GFXMMU_LUT898L			MMIO32(GFXMMU_BASE + 0x2c10)
/** GFXMMU_LUT898H Graphic MMU LUT entry 898 high **/
#define GFXMMU_LUT898H			MMIO32(GFXMMU_BASE + 0x2c14)
/** GFXMMU_LUT899L Graphic MMU LUT entry 899 low **/
#define GFXMMU_LUT899L			MMIO32(GFXMMU_BASE + 0x2c18)
/** GFXMMU_LUT899H Graphic MMU LUT entry 899 high **/
#define GFXMMU_LUT899H			MMIO32(GFXMMU_BASE + 0x2c1c)
/** GFXMMU_LUT900L Graphic MMU LUT entry 900 low **/
#define GFXMMU_LUT900L			MMIO32(GFXMMU_BASE + 0x2c20)
/** GFXMMU_LUT900H Graphic MMU LUT entry 900 high **/
#define GFXMMU_LUT900H			MMIO32(GFXMMU_BASE + 0x2c24)
/** GFXMMU_LUT901L Graphic MMU LUT entry 901 low **/
#define GFXMMU_LUT901L			MMIO32(GFXMMU_BASE + 0x2c28)
/** GFXMMU_LUT901H Graphic MMU LUT entry 901 high **/
#define GFXMMU_LUT901H			MMIO32(GFXMMU_BASE + 0x2c2c)
/** GFXMMU_LUT902L Graphic MMU LUT entry 902 low **/
#define GFXMMU_LUT902L			MMIO32(GFXMMU_BASE + 0x2c30)
/** GFXMMU_LUT902H Graphic MMU LUT entry 902 high **/
#define GFXMMU_LUT902H			MMIO32(GFXMMU_BASE + 0x2c34)
/** GFXMMU_LUT903L Graphic MMU LUT entry 903 low **/
#define GFXMMU_LUT903L			MMIO32(GFXMMU_BASE + 0x2c38)
/** GFXMMU_LUT903H Graphic MMU LUT entry 903 high **/
#define GFXMMU_LUT903H			MMIO32(GFXMMU_BASE + 0x2c3c)
/** GFXMMU_LUT904L Graphic MMU LUT entry 904 low **/
#define GFXMMU_LUT904L			MMIO32(GFXMMU_BASE + 0x2c40)
/** GFXMMU_LUT904H Graphic MMU LUT entry 904 high **/
#define GFXMMU_LUT904H			MMIO32(GFXMMU_BASE + 0x2c44)
/** GFXMMU_LUT905L Graphic MMU LUT entry 905 low **/
#define GFXMMU_LUT905L			MMIO32(GFXMMU_BASE + 0x2c48)
/** GFXMMU_LUT905H Graphic MMU LUT entry 905 high **/
#define GFXMMU_LUT905H			MMIO32(GFXMMU_BASE + 0x2c4c)
/** GFXMMU_LUT906L Graphic MMU LUT entry 906 low **/
#define GFXMMU_LUT906L			MMIO32(GFXMMU_BASE + 0x2c50)
/** GFXMMU_LUT906H Graphic MMU LUT entry 906 high **/
#define GFXMMU_LUT906H			MMIO32(GFXMMU_BASE + 0x2c54)
/** GFXMMU_LUT907L Graphic MMU LUT entry 907 low **/
#define GFXMMU_LUT907L			MMIO32(GFXMMU_BASE + 0x2c58)
/** GFXMMU_LUT907H Graphic MMU LUT entry 907 high **/
#define GFXMMU_LUT907H			MMIO32(GFXMMU_BASE + 0x2c5c)
/** GFXMMU_LUT908L Graphic MMU LUT entry 908 low **/
#define GFXMMU_LUT908L			MMIO32(GFXMMU_BASE + 0x2c60)
/** GFXMMU_LUT908H Graphic MMU LUT entry 908 high **/
#define GFXMMU_LUT908H			MMIO32(GFXMMU_BASE + 0x2c64)
/** GFXMMU_LUT909L Graphic MMU LUT entry 909 low **/
#define GFXMMU_LUT909L			MMIO32(GFXMMU_BASE + 0x2c68)
/** GFXMMU_LUT909H Graphic MMU LUT entry 909 high **/
#define GFXMMU_LUT909H			MMIO32(GFXMMU_BASE + 0x2c6c)
/** GFXMMU_LUT910L Graphic MMU LUT entry 910 low **/
#define GFXMMU_LUT910L			MMIO32(GFXMMU_BASE + 0x2c70)
/** GFXMMU_LUT910H Graphic MMU LUT entry 910 high **/
#define GFXMMU_LUT910H			MMIO32(GFXMMU_BASE + 0x2c74)
/** GFXMMU_LUT911L Graphic MMU LUT entry 911 low **/
#define GFXMMU_LUT911L			MMIO32(GFXMMU_BASE + 0x2c78)
/** GFXMMU_LUT911H Graphic MMU LUT entry 911 high **/
#define GFXMMU_LUT911H			MMIO32(GFXMMU_BASE + 0x2c7c)
/** GFXMMU_LUT912L Graphic MMU LUT entry 912 low **/
#define GFXMMU_LUT912L			MMIO32(GFXMMU_BASE + 0x2c80)
/** GFXMMU_LUT912H Graphic MMU LUT entry 912 high **/
#define GFXMMU_LUT912H			MMIO32(GFXMMU_BASE + 0x2c84)
/** GFXMMU_LUT913L Graphic MMU LUT entry 913 low **/
#define GFXMMU_LUT913L			MMIO32(GFXMMU_BASE + 0x2c88)
/** GFXMMU_LUT913H Graphic MMU LUT entry 913 high **/
#define GFXMMU_LUT913H			MMIO32(GFXMMU_BASE + 0x2c8c)
/** GFXMMU_LUT914L Graphic MMU LUT entry 914 low **/
#define GFXMMU_LUT914L			MMIO32(GFXMMU_BASE + 0x2c90)
/** GFXMMU_LUT914H Graphic MMU LUT entry 914 high **/
#define GFXMMU_LUT914H			MMIO32(GFXMMU_BASE + 0x2c94)
/** GFXMMU_LUT915L Graphic MMU LUT entry 915 low **/
#define GFXMMU_LUT915L			MMIO32(GFXMMU_BASE + 0x2c98)
/** GFXMMU_LUT915H Graphic MMU LUT entry 915 high **/
#define GFXMMU_LUT915H			MMIO32(GFXMMU_BASE + 0x2c9c)
/** GFXMMU_LUT916L Graphic MMU LUT entry 916 low **/
#define GFXMMU_LUT916L			MMIO32(GFXMMU_BASE + 0x2ca0)
/** GFXMMU_LUT916H Graphic MMU LUT entry 916 high **/
#define GFXMMU_LUT916H			MMIO32(GFXMMU_BASE + 0x2ca4)
/** GFXMMU_LUT917L Graphic MMU LUT entry 917 low **/
#define GFXMMU_LUT917L			MMIO32(GFXMMU_BASE + 0x2ca8)
/** GFXMMU_LUT917H Graphic MMU LUT entry 917 high **/
#define GFXMMU_LUT917H			MMIO32(GFXMMU_BASE + 0x2cac)
/** GFXMMU_LUT918L Graphic MMU LUT entry 918 low **/
#define GFXMMU_LUT918L			MMIO32(GFXMMU_BASE + 0x2cb0)
/** GFXMMU_LUT918H Graphic MMU LUT entry 918 high **/
#define GFXMMU_LUT918H			MMIO32(GFXMMU_BASE + 0x2cb4)
/** GFXMMU_LUT919L Graphic MMU LUT entry 919 low **/
#define GFXMMU_LUT919L			MMIO32(GFXMMU_BASE + 0x2cb8)
/** GFXMMU_LUT919H Graphic MMU LUT entry 919 high **/
#define GFXMMU_LUT919H			MMIO32(GFXMMU_BASE + 0x2cbc)
/** GFXMMU_LUT920L Graphic MMU LUT entry 920 low **/
#define GFXMMU_LUT920L			MMIO32(GFXMMU_BASE + 0x2cc0)
/** GFXMMU_LUT920H Graphic MMU LUT entry 920 high **/
#define GFXMMU_LUT920H			MMIO32(GFXMMU_BASE + 0x2cc4)
/** GFXMMU_LUT921L Graphic MMU LUT entry 921 low **/
#define GFXMMU_LUT921L			MMIO32(GFXMMU_BASE + 0x2cc8)
/** GFXMMU_LUT921H Graphic MMU LUT entry 921 high **/
#define GFXMMU_LUT921H			MMIO32(GFXMMU_BASE + 0x2ccc)
/** GFXMMU_LUT922L Graphic MMU LUT entry 922 low **/
#define GFXMMU_LUT922L			MMIO32(GFXMMU_BASE + 0x2cd0)
/** GFXMMU_LUT922H Graphic MMU LUT entry 922 high **/
#define GFXMMU_LUT922H			MMIO32(GFXMMU_BASE + 0x2cd4)
/** GFXMMU_LUT923L Graphic MMU LUT entry 923 low **/
#define GFXMMU_LUT923L			MMIO32(GFXMMU_BASE + 0x2cd8)
/** GFXMMU_LUT923H Graphic MMU LUT entry 923 high **/
#define GFXMMU_LUT923H			MMIO32(GFXMMU_BASE + 0x2cdc)
/** GFXMMU_LUT924L Graphic MMU LUT entry 924 low **/
#define GFXMMU_LUT924L			MMIO32(GFXMMU_BASE + 0x2ce0)
/** GFXMMU_LUT924H Graphic MMU LUT entry 924 high **/
#define GFXMMU_LUT924H			MMIO32(GFXMMU_BASE + 0x2ce4)
/** GFXMMU_LUT925L Graphic MMU LUT entry 925 low **/
#define GFXMMU_LUT925L			MMIO32(GFXMMU_BASE + 0x2ce8)
/** GFXMMU_LUT925H Graphic MMU LUT entry 925 high **/
#define GFXMMU_LUT925H			MMIO32(GFXMMU_BASE + 0x2cec)
/** GFXMMU_LUT926L Graphic MMU LUT entry 926 low **/
#define GFXMMU_LUT926L			MMIO32(GFXMMU_BASE + 0x2cf0)
/** GFXMMU_LUT926H Graphic MMU LUT entry 926 high **/
#define GFXMMU_LUT926H			MMIO32(GFXMMU_BASE + 0x2cf4)
/** GFXMMU_LUT927L Graphic MMU LUT entry 927 low **/
#define GFXMMU_LUT927L			MMIO32(GFXMMU_BASE + 0x2cf8)
/** GFXMMU_LUT927H Graphic MMU LUT entry 927 high **/
#define GFXMMU_LUT927H			MMIO32(GFXMMU_BASE + 0x2cfc)
/** GFXMMU_LUT928L Graphic MMU LUT entry 928 low **/
#define GFXMMU_LUT928L			MMIO32(GFXMMU_BASE + 0x2d00)
/** GFXMMU_LUT928H Graphic MMU LUT entry 928 high **/
#define GFXMMU_LUT928H			MMIO32(GFXMMU_BASE + 0x2d04)
/** GFXMMU_LUT929L Graphic MMU LUT entry 929 low **/
#define GFXMMU_LUT929L			MMIO32(GFXMMU_BASE + 0x2d08)
/** GFXMMU_LUT929H Graphic MMU LUT entry 929 high **/
#define GFXMMU_LUT929H			MMIO32(GFXMMU_BASE + 0x2d0c)
/** GFXMMU_LUT930L Graphic MMU LUT entry 930 low **/
#define GFXMMU_LUT930L			MMIO32(GFXMMU_BASE + 0x2d10)
/** GFXMMU_LUT930H Graphic MMU LUT entry 930 high **/
#define GFXMMU_LUT930H			MMIO32(GFXMMU_BASE + 0x2d14)
/** GFXMMU_LUT931L Graphic MMU LUT entry 931 low **/
#define GFXMMU_LUT931L			MMIO32(GFXMMU_BASE + 0x2d18)
/** GFXMMU_LUT931H Graphic MMU LUT entry 931 high **/
#define GFXMMU_LUT931H			MMIO32(GFXMMU_BASE + 0x2d1c)
/** GFXMMU_LUT932L Graphic MMU LUT entry 932 low **/
#define GFXMMU_LUT932L			MMIO32(GFXMMU_BASE + 0x2d20)
/** GFXMMU_LUT932H Graphic MMU LUT entry 932 high **/
#define GFXMMU_LUT932H			MMIO32(GFXMMU_BASE + 0x2d24)
/** GFXMMU_LUT933L Graphic MMU LUT entry 933 low **/
#define GFXMMU_LUT933L			MMIO32(GFXMMU_BASE + 0x2d28)
/** GFXMMU_LUT933H Graphic MMU LUT entry 933 high **/
#define GFXMMU_LUT933H			MMIO32(GFXMMU_BASE + 0x2d2c)
/** GFXMMU_LUT934L Graphic MMU LUT entry 934 low **/
#define GFXMMU_LUT934L			MMIO32(GFXMMU_BASE + 0x2d30)
/** GFXMMU_LUT934H Graphic MMU LUT entry 934 high **/
#define GFXMMU_LUT934H			MMIO32(GFXMMU_BASE + 0x2d34)
/** GFXMMU_LUT935L Graphic MMU LUT entry 935 low **/
#define GFXMMU_LUT935L			MMIO32(GFXMMU_BASE + 0x2d38)
/** GFXMMU_LUT935H Graphic MMU LUT entry 935 high **/
#define GFXMMU_LUT935H			MMIO32(GFXMMU_BASE + 0x2d3c)
/** GFXMMU_LUT936L Graphic MMU LUT entry 936 low **/
#define GFXMMU_LUT936L			MMIO32(GFXMMU_BASE + 0x2d40)
/** GFXMMU_LUT936H Graphic MMU LUT entry 936 high **/
#define GFXMMU_LUT936H			MMIO32(GFXMMU_BASE + 0x2d44)
/** GFXMMU_LUT937L Graphic MMU LUT entry 937 low **/
#define GFXMMU_LUT937L			MMIO32(GFXMMU_BASE + 0x2d48)
/** GFXMMU_LUT937H Graphic MMU LUT entry 937 high **/
#define GFXMMU_LUT937H			MMIO32(GFXMMU_BASE + 0x2d4c)
/** GFXMMU_LUT938L Graphic MMU LUT entry 938 low **/
#define GFXMMU_LUT938L			MMIO32(GFXMMU_BASE + 0x2d50)
/** GFXMMU_LUT938H Graphic MMU LUT entry 938 high **/
#define GFXMMU_LUT938H			MMIO32(GFXMMU_BASE + 0x2d54)
/** GFXMMU_LUT939L Graphic MMU LUT entry 939 low **/
#define GFXMMU_LUT939L			MMIO32(GFXMMU_BASE + 0x2d58)
/** GFXMMU_LUT939H Graphic MMU LUT entry 939 high **/
#define GFXMMU_LUT939H			MMIO32(GFXMMU_BASE + 0x2d5c)
/** GFXMMU_LUT940L Graphic MMU LUT entry 940 low **/
#define GFXMMU_LUT940L			MMIO32(GFXMMU_BASE + 0x2d60)
/** GFXMMU_LUT940H Graphic MMU LUT entry 940 high **/
#define GFXMMU_LUT940H			MMIO32(GFXMMU_BASE + 0x2d64)
/** GFXMMU_LUT941L Graphic MMU LUT entry 941 low **/
#define GFXMMU_LUT941L			MMIO32(GFXMMU_BASE + 0x2d68)
/** GFXMMU_LUT941H Graphic MMU LUT entry 941 high **/
#define GFXMMU_LUT941H			MMIO32(GFXMMU_BASE + 0x2d6c)
/** GFXMMU_LUT942L Graphic MMU LUT entry 942 low **/
#define GFXMMU_LUT942L			MMIO32(GFXMMU_BASE + 0x2d70)
/** GFXMMU_LUT942H Graphic MMU LUT entry 942 high **/
#define GFXMMU_LUT942H			MMIO32(GFXMMU_BASE + 0x2d74)
/** GFXMMU_LUT943L Graphic MMU LUT entry 943 low **/
#define GFXMMU_LUT943L			MMIO32(GFXMMU_BASE + 0x2d78)
/** GFXMMU_LUT943H Graphic MMU LUT entry 943 high **/
#define GFXMMU_LUT943H			MMIO32(GFXMMU_BASE + 0x2d7c)
/** GFXMMU_LUT944L Graphic MMU LUT entry 944 low **/
#define GFXMMU_LUT944L			MMIO32(GFXMMU_BASE + 0x2d80)
/** GFXMMU_LUT944H Graphic MMU LUT entry 944 high **/
#define GFXMMU_LUT944H			MMIO32(GFXMMU_BASE + 0x2d84)
/** GFXMMU_LUT945L Graphic MMU LUT entry 945 low **/
#define GFXMMU_LUT945L			MMIO32(GFXMMU_BASE + 0x2d88)
/** GFXMMU_LUT945H Graphic MMU LUT entry 945 high **/
#define GFXMMU_LUT945H			MMIO32(GFXMMU_BASE + 0x2d8c)
/** GFXMMU_LUT946L Graphic MMU LUT entry 946 low **/
#define GFXMMU_LUT946L			MMIO32(GFXMMU_BASE + 0x2d90)
/** GFXMMU_LUT946H Graphic MMU LUT entry 946 high **/
#define GFXMMU_LUT946H			MMIO32(GFXMMU_BASE + 0x2d94)
/** GFXMMU_LUT947L Graphic MMU LUT entry 947 low **/
#define GFXMMU_LUT947L			MMIO32(GFXMMU_BASE + 0x2d98)
/** GFXMMU_LUT947H Graphic MMU LUT entry 947 high **/
#define GFXMMU_LUT947H			MMIO32(GFXMMU_BASE + 0x2d9c)
/** GFXMMU_LUT948L Graphic MMU LUT entry 948 low **/
#define GFXMMU_LUT948L			MMIO32(GFXMMU_BASE + 0x2da0)
/** GFXMMU_LUT948H Graphic MMU LUT entry 948 high **/
#define GFXMMU_LUT948H			MMIO32(GFXMMU_BASE + 0x2da4)
/** GFXMMU_LUT949L Graphic MMU LUT entry 949 low **/
#define GFXMMU_LUT949L			MMIO32(GFXMMU_BASE + 0x2da8)
/** GFXMMU_LUT949H Graphic MMU LUT entry 949 high **/
#define GFXMMU_LUT949H			MMIO32(GFXMMU_BASE + 0x2dac)
/** GFXMMU_LUT950L Graphic MMU LUT entry 950 low **/
#define GFXMMU_LUT950L			MMIO32(GFXMMU_BASE + 0x2db0)
/** GFXMMU_LUT950H Graphic MMU LUT entry 950 high **/
#define GFXMMU_LUT950H			MMIO32(GFXMMU_BASE + 0x2db4)
/** GFXMMU_LUT951L Graphic MMU LUT entry 951 low **/
#define GFXMMU_LUT951L			MMIO32(GFXMMU_BASE + 0x2db8)
/** GFXMMU_LUT951H Graphic MMU LUT entry 951 high **/
#define GFXMMU_LUT951H			MMIO32(GFXMMU_BASE + 0x2dbc)
/** GFXMMU_LUT952L Graphic MMU LUT entry 952 low **/
#define GFXMMU_LUT952L			MMIO32(GFXMMU_BASE + 0x2dc0)
/** GFXMMU_LUT952H Graphic MMU LUT entry 952 high **/
#define GFXMMU_LUT952H			MMIO32(GFXMMU_BASE + 0x2dc4)
/** GFXMMU_LUT953L Graphic MMU LUT entry 953 low **/
#define GFXMMU_LUT953L			MMIO32(GFXMMU_BASE + 0x2dc8)
/** GFXMMU_LUT953H Graphic MMU LUT entry 953 high **/
#define GFXMMU_LUT953H			MMIO32(GFXMMU_BASE + 0x2dcc)
/** GFXMMU_LUT954L Graphic MMU LUT entry 954 low **/
#define GFXMMU_LUT954L			MMIO32(GFXMMU_BASE + 0x2dd0)
/** GFXMMU_LUT954H Graphic MMU LUT entry 954 high **/
#define GFXMMU_LUT954H			MMIO32(GFXMMU_BASE + 0x2dd4)
/** GFXMMU_LUT955L Graphic MMU LUT entry 955 low **/
#define GFXMMU_LUT955L			MMIO32(GFXMMU_BASE + 0x2dd8)
/** GFXMMU_LUT955H Graphic MMU LUT entry 955 high **/
#define GFXMMU_LUT955H			MMIO32(GFXMMU_BASE + 0x2ddc)
/** GFXMMU_LUT956L Graphic MMU LUT entry 956 low **/
#define GFXMMU_LUT956L			MMIO32(GFXMMU_BASE + 0x2de0)
/** GFXMMU_LUT956H Graphic MMU LUT entry 956 high **/
#define GFXMMU_LUT956H			MMIO32(GFXMMU_BASE + 0x2de4)
/** GFXMMU_LUT957L Graphic MMU LUT entry 957 low **/
#define GFXMMU_LUT957L			MMIO32(GFXMMU_BASE + 0x2de8)
/** GFXMMU_LUT957H Graphic MMU LUT entry 957 high **/
#define GFXMMU_LUT957H			MMIO32(GFXMMU_BASE + 0x2dec)
/** GFXMMU_LUT958L Graphic MMU LUT entry 958 low **/
#define GFXMMU_LUT958L			MMIO32(GFXMMU_BASE + 0x2df0)
/** GFXMMU_LUT958H Graphic MMU LUT entry 958 high **/
#define GFXMMU_LUT958H			MMIO32(GFXMMU_BASE + 0x2df4)
/** GFXMMU_LUT959L Graphic MMU LUT entry 959 low **/
#define GFXMMU_LUT959L			MMIO32(GFXMMU_BASE + 0x2df8)
/** GFXMMU_LUT959H Graphic MMU LUT entry 959 high **/
#define GFXMMU_LUT959H			MMIO32(GFXMMU_BASE + 0x2dfc)
/** GFXMMU_LUT960L Graphic MMU LUT entry 960 low **/
#define GFXMMU_LUT960L			MMIO32(GFXMMU_BASE + 0x2e00)
/** GFXMMU_LUT960H Graphic MMU LUT entry 960 high **/
#define GFXMMU_LUT960H			MMIO32(GFXMMU_BASE + 0x2e04)
/** GFXMMU_LUT961L Graphic MMU LUT entry 961 low **/
#define GFXMMU_LUT961L			MMIO32(GFXMMU_BASE + 0x2e08)
/** GFXMMU_LUT961H Graphic MMU LUT entry 961 high **/
#define GFXMMU_LUT961H			MMIO32(GFXMMU_BASE + 0x2e0c)
/** GFXMMU_LUT962L Graphic MMU LUT entry 962 low **/
#define GFXMMU_LUT962L			MMIO32(GFXMMU_BASE + 0x2e10)
/** GFXMMU_LUT962H Graphic MMU LUT entry 962 high **/
#define GFXMMU_LUT962H			MMIO32(GFXMMU_BASE + 0x2e14)
/** GFXMMU_LUT963L Graphic MMU LUT entry 963 low **/
#define GFXMMU_LUT963L			MMIO32(GFXMMU_BASE + 0x2e18)
/** GFXMMU_LUT963H Graphic MMU LUT entry 963 high **/
#define GFXMMU_LUT963H			MMIO32(GFXMMU_BASE + 0x2e1c)
/** GFXMMU_LUT964L Graphic MMU LUT entry 964 low **/
#define GFXMMU_LUT964L			MMIO32(GFXMMU_BASE + 0x2e20)
/** GFXMMU_LUT964H Graphic MMU LUT entry 964 high **/
#define GFXMMU_LUT964H			MMIO32(GFXMMU_BASE + 0x2e24)
/** GFXMMU_LUT965L Graphic MMU LUT entry 965 low **/
#define GFXMMU_LUT965L			MMIO32(GFXMMU_BASE + 0x2e28)
/** GFXMMU_LUT965H Graphic MMU LUT entry 965 high **/
#define GFXMMU_LUT965H			MMIO32(GFXMMU_BASE + 0x2e2c)
/** GFXMMU_LUT966L Graphic MMU LUT entry 966 low **/
#define GFXMMU_LUT966L			MMIO32(GFXMMU_BASE + 0x2e30)
/** GFXMMU_LUT966H Graphic MMU LUT entry 966 high **/
#define GFXMMU_LUT966H			MMIO32(GFXMMU_BASE + 0x2e34)
/** GFXMMU_LUT967L Graphic MMU LUT entry 967 low **/
#define GFXMMU_LUT967L			MMIO32(GFXMMU_BASE + 0x2e38)
/** GFXMMU_LUT967H Graphic MMU LUT entry 967 high **/
#define GFXMMU_LUT967H			MMIO32(GFXMMU_BASE + 0x2e3c)
/** GFXMMU_LUT968L Graphic MMU LUT entry 968 low **/
#define GFXMMU_LUT968L			MMIO32(GFXMMU_BASE + 0x2e40)
/** GFXMMU_LUT968H Graphic MMU LUT entry 968 high **/
#define GFXMMU_LUT968H			MMIO32(GFXMMU_BASE + 0x2e44)
/** GFXMMU_LUT969L Graphic MMU LUT entry 969 low **/
#define GFXMMU_LUT969L			MMIO32(GFXMMU_BASE + 0x2e48)
/** GFXMMU_LUT969H Graphic MMU LUT entry 969 high **/
#define GFXMMU_LUT969H			MMIO32(GFXMMU_BASE + 0x2e4c)
/** GFXMMU_LUT970L Graphic MMU LUT entry 970 low **/
#define GFXMMU_LUT970L			MMIO32(GFXMMU_BASE + 0x2e50)
/** GFXMMU_LUT970H Graphic MMU LUT entry 970 high **/
#define GFXMMU_LUT970H			MMIO32(GFXMMU_BASE + 0x2e54)
/** GFXMMU_LUT971L Graphic MMU LUT entry 971 low **/
#define GFXMMU_LUT971L			MMIO32(GFXMMU_BASE + 0x2e58)
/** GFXMMU_LUT971H Graphic MMU LUT entry 971 high **/
#define GFXMMU_LUT971H			MMIO32(GFXMMU_BASE + 0x2e5c)
/** GFXMMU_LUT972L Graphic MMU LUT entry 972 low **/
#define GFXMMU_LUT972L			MMIO32(GFXMMU_BASE + 0x2e60)
/** GFXMMU_LUT972H Graphic MMU LUT entry 972 high **/
#define GFXMMU_LUT972H			MMIO32(GFXMMU_BASE + 0x2e64)
/** GFXMMU_LUT973L Graphic MMU LUT entry 973 low **/
#define GFXMMU_LUT973L			MMIO32(GFXMMU_BASE + 0x2e68)
/** GFXMMU_LUT973H Graphic MMU LUT entry 973 high **/
#define GFXMMU_LUT973H			MMIO32(GFXMMU_BASE + 0x2e6c)
/** GFXMMU_LUT974L Graphic MMU LUT entry 974 low **/
#define GFXMMU_LUT974L			MMIO32(GFXMMU_BASE + 0x2e70)
/** GFXMMU_LUT974H Graphic MMU LUT entry 974 high **/
#define GFXMMU_LUT974H			MMIO32(GFXMMU_BASE + 0x2e74)
/** GFXMMU_LUT975L Graphic MMU LUT entry 975 low **/
#define GFXMMU_LUT975L			MMIO32(GFXMMU_BASE + 0x2e78)
/** GFXMMU_LUT975H Graphic MMU LUT entry 975 high **/
#define GFXMMU_LUT975H			MMIO32(GFXMMU_BASE + 0x2e7c)
/** GFXMMU_LUT976L Graphic MMU LUT entry 976 low **/
#define GFXMMU_LUT976L			MMIO32(GFXMMU_BASE + 0x2e80)
/** GFXMMU_LUT976H Graphic MMU LUT entry 976 high **/
#define GFXMMU_LUT976H			MMIO32(GFXMMU_BASE + 0x2e84)
/** GFXMMU_LUT977L Graphic MMU LUT entry 977 low **/
#define GFXMMU_LUT977L			MMIO32(GFXMMU_BASE + 0x2e88)
/** GFXMMU_LUT977H Graphic MMU LUT entry 977 high **/
#define GFXMMU_LUT977H			MMIO32(GFXMMU_BASE + 0x2e8c)
/** GFXMMU_LUT978L Graphic MMU LUT entry 978 low **/
#define GFXMMU_LUT978L			MMIO32(GFXMMU_BASE + 0x2e90)
/** GFXMMU_LUT978H Graphic MMU LUT entry 978 high **/
#define GFXMMU_LUT978H			MMIO32(GFXMMU_BASE + 0x2e94)
/** GFXMMU_LUT979L Graphic MMU LUT entry 979 low **/
#define GFXMMU_LUT979L			MMIO32(GFXMMU_BASE + 0x2e98)
/** GFXMMU_LUT979H Graphic MMU LUT entry 979 high **/
#define GFXMMU_LUT979H			MMIO32(GFXMMU_BASE + 0x2e9c)
/** GFXMMU_LUT980L Graphic MMU LUT entry 980 low **/
#define GFXMMU_LUT980L			MMIO32(GFXMMU_BASE + 0x2ea0)
/** GFXMMU_LUT980H Graphic MMU LUT entry 980 high **/
#define GFXMMU_LUT980H			MMIO32(GFXMMU_BASE + 0x2ea4)
/** GFXMMU_LUT981L Graphic MMU LUT entry 981 low **/
#define GFXMMU_LUT981L			MMIO32(GFXMMU_BASE + 0x2ea8)
/** GFXMMU_LUT981H Graphic MMU LUT entry 981 high **/
#define GFXMMU_LUT981H			MMIO32(GFXMMU_BASE + 0x2eac)
/** GFXMMU_LUT982L Graphic MMU LUT entry 982 low **/
#define GFXMMU_LUT982L			MMIO32(GFXMMU_BASE + 0x2eb0)
/** GFXMMU_LUT982H Graphic MMU LUT entry 982 high **/
#define GFXMMU_LUT982H			MMIO32(GFXMMU_BASE + 0x2eb4)
/** GFXMMU_LUT983L Graphic MMU LUT entry 983 low **/
#define GFXMMU_LUT983L			MMIO32(GFXMMU_BASE + 0x2eb8)
/** GFXMMU_LUT983H Graphic MMU LUT entry 983 high **/
#define GFXMMU_LUT983H			MMIO32(GFXMMU_BASE + 0x2ebc)
/** GFXMMU_LUT984L Graphic MMU LUT entry 984 low **/
#define GFXMMU_LUT984L			MMIO32(GFXMMU_BASE + 0x2ec0)
/** GFXMMU_LUT984H Graphic MMU LUT entry 984 high **/
#define GFXMMU_LUT984H			MMIO32(GFXMMU_BASE + 0x2ec4)
/** GFXMMU_LUT985L Graphic MMU LUT entry 985 low **/
#define GFXMMU_LUT985L			MMIO32(GFXMMU_BASE + 0x2ec8)
/** GFXMMU_LUT985H Graphic MMU LUT entry 985 high **/
#define GFXMMU_LUT985H			MMIO32(GFXMMU_BASE + 0x2ecc)
/** GFXMMU_LUT986L Graphic MMU LUT entry 986 low **/
#define GFXMMU_LUT986L			MMIO32(GFXMMU_BASE + 0x2ed0)
/** GFXMMU_LUT986H Graphic MMU LUT entry 986 high **/
#define GFXMMU_LUT986H			MMIO32(GFXMMU_BASE + 0x2ed4)
/** GFXMMU_LUT987L Graphic MMU LUT entry 987 low **/
#define GFXMMU_LUT987L			MMIO32(GFXMMU_BASE + 0x2ed8)
/** GFXMMU_LUT987H Graphic MMU LUT entry 987 high **/
#define GFXMMU_LUT987H			MMIO32(GFXMMU_BASE + 0x2edc)
/** GFXMMU_LUT988L Graphic MMU LUT entry 988 low **/
#define GFXMMU_LUT988L			MMIO32(GFXMMU_BASE + 0x2ee0)
/** GFXMMU_LUT988H Graphic MMU LUT entry 988 high **/
#define GFXMMU_LUT988H			MMIO32(GFXMMU_BASE + 0x2ee4)
/** GFXMMU_LUT989L Graphic MMU LUT entry 989 low **/
#define GFXMMU_LUT989L			MMIO32(GFXMMU_BASE + 0x2ee8)
/** GFXMMU_LUT989H Graphic MMU LUT entry 989 high **/
#define GFXMMU_LUT989H			MMIO32(GFXMMU_BASE + 0x2eec)
/** GFXMMU_LUT990L Graphic MMU LUT entry 990 low **/
#define GFXMMU_LUT990L			MMIO32(GFXMMU_BASE + 0x2ef0)
/** GFXMMU_LUT990H Graphic MMU LUT entry 990 high **/
#define GFXMMU_LUT990H			MMIO32(GFXMMU_BASE + 0x2ef4)
/** GFXMMU_LUT991L Graphic MMU LUT entry 991 low **/
#define GFXMMU_LUT991L			MMIO32(GFXMMU_BASE + 0x2ef8)
/** GFXMMU_LUT991H Graphic MMU LUT entry 991 high **/
#define GFXMMU_LUT991H			MMIO32(GFXMMU_BASE + 0x2efc)
/** GFXMMU_LUT992L Graphic MMU LUT entry 992 low **/
#define GFXMMU_LUT992L			MMIO32(GFXMMU_BASE + 0x2f00)
/** GFXMMU_LUT992H Graphic MMU LUT entry 992 high **/
#define GFXMMU_LUT992H			MMIO32(GFXMMU_BASE + 0x2f04)
/** GFXMMU_LUT993L Graphic MMU LUT entry 993 low **/
#define GFXMMU_LUT993L			MMIO32(GFXMMU_BASE + 0x2f08)
/** GFXMMU_LUT993H Graphic MMU LUT entry 993 high **/
#define GFXMMU_LUT993H			MMIO32(GFXMMU_BASE + 0x2f0c)
/** GFXMMU_LUT994L Graphic MMU LUT entry 994 low **/
#define GFXMMU_LUT994L			MMIO32(GFXMMU_BASE + 0x2f10)
/** GFXMMU_LUT994H Graphic MMU LUT entry 994 high **/
#define GFXMMU_LUT994H			MMIO32(GFXMMU_BASE + 0x2f14)
/** GFXMMU_LUT995L Graphic MMU LUT entry 995 low **/
#define GFXMMU_LUT995L			MMIO32(GFXMMU_BASE + 0x2f18)
/** GFXMMU_LUT995H Graphic MMU LUT entry 995 high **/
#define GFXMMU_LUT995H			MMIO32(GFXMMU_BASE + 0x2f1c)
/** GFXMMU_LUT996L Graphic MMU LUT entry 996 low **/
#define GFXMMU_LUT996L			MMIO32(GFXMMU_BASE + 0x2f20)
/** GFXMMU_LUT996H Graphic MMU LUT entry 996 high **/
#define GFXMMU_LUT996H			MMIO32(GFXMMU_BASE + 0x2f24)
/** GFXMMU_LUT997L Graphic MMU LUT entry 997 low **/
#define GFXMMU_LUT997L			MMIO32(GFXMMU_BASE + 0x2f28)
/** GFXMMU_LUT997H Graphic MMU LUT entry 997 high **/
#define GFXMMU_LUT997H			MMIO32(GFXMMU_BASE + 0x2f2c)
/** GFXMMU_LUT998L Graphic MMU LUT entry 998 low **/
#define GFXMMU_LUT998L			MMIO32(GFXMMU_BASE + 0x2f30)
/** GFXMMU_LUT998H Graphic MMU LUT entry 998 high **/
#define GFXMMU_LUT998H			MMIO32(GFXMMU_BASE + 0x2f34)
/** GFXMMU_LUT999L Graphic MMU LUT entry 999 low **/
#define GFXMMU_LUT999L			MMIO32(GFXMMU_BASE + 0x2f38)
/** GFXMMU_LUT999H Graphic MMU LUT entry 999 high **/
#define GFXMMU_LUT999H			MMIO32(GFXMMU_BASE + 0x2f3c)
/** GFXMMU_LUT1000L Graphic MMU LUT entry 1000 low **/
#define GFXMMU_LUT1000L			MMIO32(GFXMMU_BASE + 0x2f40)
/** GFXMMU_LUT1000H Graphic MMU LUT entry 1000 high **/
#define GFXMMU_LUT1000H			MMIO32(GFXMMU_BASE + 0x2f44)
/** GFXMMU_LUT1001L Graphic MMU LUT entry 1001 low **/
#define GFXMMU_LUT1001L			MMIO32(GFXMMU_BASE + 0x2f48)
/** GFXMMU_LUT1001H Graphic MMU LUT entry 1001 high **/
#define GFXMMU_LUT1001H			MMIO32(GFXMMU_BASE + 0x2f4c)
/** GFXMMU_LUT1002L Graphic MMU LUT entry 1002 low **/
#define GFXMMU_LUT1002L			MMIO32(GFXMMU_BASE + 0x2f50)
/** GFXMMU_LUT1002H Graphic MMU LUT entry 1002 high **/
#define GFXMMU_LUT1002H			MMIO32(GFXMMU_BASE + 0x2f54)
/** GFXMMU_LUT1003L Graphic MMU LUT entry 1003 low **/
#define GFXMMU_LUT1003L			MMIO32(GFXMMU_BASE + 0x2f58)
/** GFXMMU_LUT1003H Graphic MMU LUT entry 1003 high **/
#define GFXMMU_LUT1003H			MMIO32(GFXMMU_BASE + 0x2f5c)
/** GFXMMU_LUT1004L Graphic MMU LUT entry 1004 low **/
#define GFXMMU_LUT1004L			MMIO32(GFXMMU_BASE + 0x2f60)
/** GFXMMU_LUT1004H Graphic MMU LUT entry 1004 high **/
#define GFXMMU_LUT1004H			MMIO32(GFXMMU_BASE + 0x2f64)
/** GFXMMU_LUT1005L Graphic MMU LUT entry 1005 low **/
#define GFXMMU_LUT1005L			MMIO32(GFXMMU_BASE + 0x2f68)
/** GFXMMU_LUT1005H Graphic MMU LUT entry 1005 high **/
#define GFXMMU_LUT1005H			MMIO32(GFXMMU_BASE + 0x2f6c)
/** GFXMMU_LUT1006L Graphic MMU LUT entry 1006 low **/
#define GFXMMU_LUT1006L			MMIO32(GFXMMU_BASE + 0x2f70)
/** GFXMMU_LUT1006H Graphic MMU LUT entry 1006 high **/
#define GFXMMU_LUT1006H			MMIO32(GFXMMU_BASE + 0x2f74)
/** GFXMMU_LUT1007L Graphic MMU LUT entry 1007 low **/
#define GFXMMU_LUT1007L			MMIO32(GFXMMU_BASE + 0x2f78)
/** GFXMMU_LUT1007H Graphic MMU LUT entry 1007 high **/
#define GFXMMU_LUT1007H			MMIO32(GFXMMU_BASE + 0x2f7c)
/** GFXMMU_LUT1008L Graphic MMU LUT entry 1008 low **/
#define GFXMMU_LUT1008L			MMIO32(GFXMMU_BASE + 0x2f80)
/** GFXMMU_LUT1008H Graphic MMU LUT entry 1008 high **/
#define GFXMMU_LUT1008H			MMIO32(GFXMMU_BASE + 0x2f84)
/** GFXMMU_LUT1009L Graphic MMU LUT entry 1009 low **/
#define GFXMMU_LUT1009L			MMIO32(GFXMMU_BASE + 0x2f88)
/** GFXMMU_LUT1009H Graphic MMU LUT entry 1009 high **/
#define GFXMMU_LUT1009H			MMIO32(GFXMMU_BASE + 0x2f8c)
/** GFXMMU_LUT1010L Graphic MMU LUT entry 1010 low **/
#define GFXMMU_LUT1010L			MMIO32(GFXMMU_BASE + 0x2f90)
/** GFXMMU_LUT1010H Graphic MMU LUT entry 1010 high **/
#define GFXMMU_LUT1010H			MMIO32(GFXMMU_BASE + 0x2f94)
/** GFXMMU_LUT1011L Graphic MMU LUT entry 1011 low **/
#define GFXMMU_LUT1011L			MMIO32(GFXMMU_BASE + 0x2f98)
/** GFXMMU_LUT1011H Graphic MMU LUT entry 1011 high **/
#define GFXMMU_LUT1011H			MMIO32(GFXMMU_BASE + 0x2f9c)
/** GFXMMU_LUT1012L Graphic MMU LUT entry 1012 low **/
#define GFXMMU_LUT1012L			MMIO32(GFXMMU_BASE + 0x2fa0)
/** GFXMMU_LUT1012H Graphic MMU LUT entry 1012 high **/
#define GFXMMU_LUT1012H			MMIO32(GFXMMU_BASE + 0x2fa4)
/** GFXMMU_LUT1013L Graphic MMU LUT entry 1013 low **/
#define GFXMMU_LUT1013L			MMIO32(GFXMMU_BASE + 0x2fa8)
/** GFXMMU_LUT1013H Graphic MMU LUT entry 1013 high **/
#define GFXMMU_LUT1013H			MMIO32(GFXMMU_BASE + 0x2fac)
/** GFXMMU_LUT1014L Graphic MMU LUT entry 1014 low **/
#define GFXMMU_LUT1014L			MMIO32(GFXMMU_BASE + 0x2fb0)
/** GFXMMU_LUT1014H Graphic MMU LUT entry 1014 high **/
#define GFXMMU_LUT1014H			MMIO32(GFXMMU_BASE + 0x2fb4)
/** GFXMMU_LUT1015L Graphic MMU LUT entry 1015 low **/
#define GFXMMU_LUT1015L			MMIO32(GFXMMU_BASE + 0x2fb8)
/** GFXMMU_LUT1015H Graphic MMU LUT entry 1015 high **/
#define GFXMMU_LUT1015H			MMIO32(GFXMMU_BASE + 0x2fbc)
/** GFXMMU_LUT1016L Graphic MMU LUT entry 1016 low **/
#define GFXMMU_LUT1016L			MMIO32(GFXMMU_BASE + 0x2fc0)
/** GFXMMU_LUT1016H Graphic MMU LUT entry 1016 high **/
#define GFXMMU_LUT1016H			MMIO32(GFXMMU_BASE + 0x2fc4)
/** GFXMMU_LUT1017L Graphic MMU LUT entry 1017 low **/
#define GFXMMU_LUT1017L			MMIO32(GFXMMU_BASE + 0x2fc8)
/** GFXMMU_LUT1017H Graphic MMU LUT entry 1017 high **/
#define GFXMMU_LUT1017H			MMIO32(GFXMMU_BASE + 0x2fcc)
/** GFXMMU_LUT1018L Graphic MMU LUT entry 1018 low **/
#define GFXMMU_LUT1018L			MMIO32(GFXMMU_BASE + 0x2fd0)
/** GFXMMU_LUT1018H Graphic MMU LUT entry 1018 high **/
#define GFXMMU_LUT1018H			MMIO32(GFXMMU_BASE + 0x2fd4)
/** GFXMMU_LUT1019L Graphic MMU LUT entry 1019 low **/
#define GFXMMU_LUT1019L			MMIO32(GFXMMU_BASE + 0x2fd8)
/** GFXMMU_LUT1019H Graphic MMU LUT entry 1019 high **/
#define GFXMMU_LUT1019H			MMIO32(GFXMMU_BASE + 0x2fdc)
/** GFXMMU_LUT1020L Graphic MMU LUT entry 1020 low **/
#define GFXMMU_LUT1020L			MMIO32(GFXMMU_BASE + 0x2fe0)
/** GFXMMU_LUT1020H Graphic MMU LUT entry 1020 high **/
#define GFXMMU_LUT1020H			MMIO32(GFXMMU_BASE + 0x2fe4)
/** GFXMMU_LUT1021L Graphic MMU LUT entry 1021 low **/
#define GFXMMU_LUT1021L			MMIO32(GFXMMU_BASE + 0x2fe8)
/** GFXMMU_LUT1021H Graphic MMU LUT entry 1021 high **/
#define GFXMMU_LUT1021H			MMIO32(GFXMMU_BASE + 0x2fec)
/** GFXMMU_LUT1022L Graphic MMU LUT entry 1022 low **/
#define GFXMMU_LUT1022L			MMIO32(GFXMMU_BASE + 0x2ff0)
/** GFXMMU_LUT1022H Graphic MMU LUT entry 1022 high **/
#define GFXMMU_LUT1022H			MMIO32(GFXMMU_BASE + 0x2ff4)
/** GFXMMU_LUT1023L Graphic MMU LUT entry 1023 low **/
#define GFXMMU_LUT1023L			MMIO32(GFXMMU_BASE + 0x2ff8)
/** GFXMMU_LUT1023H Graphic MMU LUT entry 1023 high **/
#define GFXMMU_LUT1023H			MMIO32(GFXMMU_BASE + 0x2ffc)

/**@}*/


/** @defgroup gfxmmu_cr CR Graphic MMU configuration register
@{*/

/** GFXMMU_CR_BM192 192 Block mode **/
#define GFXMMU_CR_BM192		(1 << 6)
/** GFXMMU_CR_AMEIE AHB master error interrupt enable **/
#define GFXMMU_CR_AMEIE		(1 << 4)
/** GFXMMU_CR_B3OIE Buffer 3 overflow interrupt enable **/
#define GFXMMU_CR_B3OIE		(1 << 3)
/** GFXMMU_CR_B2OIE Buffer 2 overflow interrupt enable **/
#define GFXMMU_CR_B2OIE		(1 << 2)
/** GFXMMU_CR_B1OIE Buffer 1 overflow interrupt enable **/
#define GFXMMU_CR_B1OIE		(1 << 1)
/** GFXMMU_CR_B0OIE Buffer 0 overflow interrupt enable **/
#define GFXMMU_CR_B0OIE		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_sr SR Graphic MMU status register
@{*/

/** GFXMMU_SR_AMEF AHB master error flag **/
#define GFXMMU_SR_AMEF		(1 << 4)
/** GFXMMU_SR_B3OF Buffer 3 overflow flag **/
#define GFXMMU_SR_B3OF		(1 << 3)
/** GFXMMU_SR_B2OF Buffer 2 overflow flag **/
#define GFXMMU_SR_B2OF		(1 << 2)
/** GFXMMU_SR_B1OF Buffer 1 overflow flag **/
#define GFXMMU_SR_B1OF		(1 << 1)
/** GFXMMU_SR_B0OF Buffer 0 overflow flag **/
#define GFXMMU_SR_B0OF		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_fcr FCR Graphic MMU flag clear register
@{*/

/** GFXMMU_FCR_CAMEF Clear AHB master error flag **/
#define GFXMMU_FCR_CAMEF		(1 << 4)
/** GFXMMU_FCR_CB3OF Clear buffer 3 overflow flag **/
#define GFXMMU_FCR_CB3OF		(1 << 3)
/** GFXMMU_FCR_CB2OF Clear buffer 2 overflow flag **/
#define GFXMMU_FCR_CB2OF		(1 << 2)
/** GFXMMU_FCR_CB1OF Clear buffer 1 overflow flag **/
#define GFXMMU_FCR_CB1OF		(1 << 1)
/** GFXMMU_FCR_CB0OF Clear buffer 0 overflow flag **/
#define GFXMMU_FCR_CB0OF		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_dvr DVR Graphic MMU default value register
@{*/


#define GFXMMU_DVR_DV_SHIFT		0
#define GFXMMU_DVR_DV_MASK		0xffffffff
/** @defgroup gfxmmu_dvr_dv DV Default value
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_b0cr B0CR Graphic MMU buffer 0 configuration register
@{*/


#define GFXMMU_B0CR_PBBA_SHIFT		23
#define GFXMMU_B0CR_PBBA_MASK		0x1ff
/** @defgroup gfxmmu_b0cr_pbba PBBA Physical buffer base address
@{*/
/**@}*/


#define GFXMMU_B0CR_PBO_SHIFT		4
#define GFXMMU_B0CR_PBO_MASK		0x7ffff
/** @defgroup gfxmmu_b0cr_pbo PBO Physical buffer offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_b1cr B1CR Graphic MMU buffer 1 configuration register
@{*/


#define GFXMMU_B1CR_PBBA_SHIFT		23
#define GFXMMU_B1CR_PBBA_MASK		0x1ff
/** @defgroup gfxmmu_b1cr_pbba PBBA Physical buffer base address
@{*/
/**@}*/


#define GFXMMU_B1CR_PBO_SHIFT		4
#define GFXMMU_B1CR_PBO_MASK		0x7ffff
/** @defgroup gfxmmu_b1cr_pbo PBO Physical buffer offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_b2cr B2CR Graphic MMU buffer 2 configuration register
@{*/


#define GFXMMU_B2CR_PBBA_SHIFT		23
#define GFXMMU_B2CR_PBBA_MASK		0x1ff
/** @defgroup gfxmmu_b2cr_pbba PBBA Physical buffer base address
@{*/
/**@}*/


#define GFXMMU_B2CR_PBO_SHIFT		4
#define GFXMMU_B2CR_PBO_MASK		0x7ffff
/** @defgroup gfxmmu_b2cr_pbo PBO Physical buffer offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_b3cr B3CR Graphic MMU buffer 3 configuration register
@{*/


#define GFXMMU_B3CR_PBBA_SHIFT		23
#define GFXMMU_B3CR_PBBA_MASK		0x1ff
/** @defgroup gfxmmu_b3cr_pbba PBBA Physical buffer base address
@{*/
/**@}*/


#define GFXMMU_B3CR_PBO_SHIFT		4
#define GFXMMU_B3CR_PBO_MASK		0x7ffff
/** @defgroup gfxmmu_b3cr_pbo PBO Physical buffer offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_verr VERR Graphic MMU version register
@{*/


#define GFXMMU_VERR_MAJREV_SHIFT		4
#define GFXMMU_VERR_MAJREV_MASK		0x0f
/** @defgroup gfxmmu_verr_majrev MAJREV Major revision
@{*/
/**@}*/


#define GFXMMU_VERR_MINREV_SHIFT		0
#define GFXMMU_VERR_MINREV_MASK		0x0f
/** @defgroup gfxmmu_verr_minrev MINREV Minor revision
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_ipidr IPIDR Graphic MMU identification register
@{*/


#define GFXMMU_IPIDR_ID_SHIFT		0
#define GFXMMU_IPIDR_ID_MASK		0xffffffff
/** @defgroup gfxmmu_ipidr_id ID Identification Code
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_sidr SIDR Graphic MMU size identification register
@{*/


#define GFXMMU_SIDR_SID_SHIFT		0
#define GFXMMU_SIDR_SID_MASK		0xffffffff
/** @defgroup gfxmmu_sidr_sid SID Size and ID
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut0l LUT0L Graphic MMU LUT entry 0 low
@{*/


#define GFXMMU_LUT0L_LVB_SHIFT		16
#define GFXMMU_LUT0L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut0l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT0L_FVB_SHIFT		8
#define GFXMMU_LUT0L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut0l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT0L_EN Enable **/
#define GFXMMU_LUT0L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut0h LUT0H Graphic MMU LUT entry 0 high
@{*/


#define GFXMMU_LUT0H_LO_SHIFT		4
#define GFXMMU_LUT0H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut0h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1l LUT1L Graphic MMU LUT entry 1 low
@{*/


#define GFXMMU_LUT1L_LVB_SHIFT		16
#define GFXMMU_LUT1L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1L_FVB_SHIFT		8
#define GFXMMU_LUT1L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1L_EN Enable **/
#define GFXMMU_LUT1L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1h LUT1H Graphic MMU LUT entry 1 high
@{*/


#define GFXMMU_LUT1H_LO_SHIFT		4
#define GFXMMU_LUT1H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut2l LUT2L Graphic MMU LUT entry 2 low
@{*/


#define GFXMMU_LUT2L_LVB_SHIFT		16
#define GFXMMU_LUT2L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut2l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT2L_FVB_SHIFT		8
#define GFXMMU_LUT2L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut2l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT2L_EN Enable **/
#define GFXMMU_LUT2L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut2h LUT2H Graphic MMU LUT entry 2 high
@{*/


#define GFXMMU_LUT2H_LO_SHIFT		4
#define GFXMMU_LUT2H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut2h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut3l LUT3L Graphic MMU LUT entry 3 low
@{*/


#define GFXMMU_LUT3L_LVB_SHIFT		16
#define GFXMMU_LUT3L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut3l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT3L_FVB_SHIFT		8
#define GFXMMU_LUT3L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut3l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT3L_EN Enable **/
#define GFXMMU_LUT3L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut3h LUT3H Graphic MMU LUT entry 3 high
@{*/


#define GFXMMU_LUT3H_LO_SHIFT		4
#define GFXMMU_LUT3H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut3h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut4l LUT4L Graphic MMU LUT entry 4 low
@{*/


#define GFXMMU_LUT4L_LVB_SHIFT		16
#define GFXMMU_LUT4L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut4l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT4L_FVB_SHIFT		8
#define GFXMMU_LUT4L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut4l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT4L_EN Enable **/
#define GFXMMU_LUT4L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut4h LUT4H Graphic MMU LUT entry 4 high
@{*/


#define GFXMMU_LUT4H_LO_SHIFT		4
#define GFXMMU_LUT4H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut4h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut5l LUT5L Graphic MMU LUT entry 5 low
@{*/


#define GFXMMU_LUT5L_LVB_SHIFT		16
#define GFXMMU_LUT5L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut5l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT5L_FVB_SHIFT		8
#define GFXMMU_LUT5L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut5l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT5L_EN Enable **/
#define GFXMMU_LUT5L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut5h LUT5H Graphic MMU LUT entry 5 high
@{*/


#define GFXMMU_LUT5H_LO_SHIFT		4
#define GFXMMU_LUT5H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut5h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut6l LUT6L Graphic MMU LUT entry 6 low
@{*/


#define GFXMMU_LUT6L_LVB_SHIFT		16
#define GFXMMU_LUT6L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut6l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT6L_FVB_SHIFT		8
#define GFXMMU_LUT6L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut6l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT6L_EN Enable **/
#define GFXMMU_LUT6L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut6h LUT6H Graphic MMU LUT entry 6 high
@{*/


#define GFXMMU_LUT6H_LO_SHIFT		4
#define GFXMMU_LUT6H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut6h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut7l LUT7L Graphic MMU LUT entry 7 low
@{*/


#define GFXMMU_LUT7L_LVB_SHIFT		16
#define GFXMMU_LUT7L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut7l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT7L_FVB_SHIFT		8
#define GFXMMU_LUT7L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut7l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT7L_EN Enable **/
#define GFXMMU_LUT7L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut7h LUT7H Graphic MMU LUT entry 7 high
@{*/


#define GFXMMU_LUT7H_LO_SHIFT		4
#define GFXMMU_LUT7H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut7h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut8l LUT8L Graphic MMU LUT entry 8 low
@{*/


#define GFXMMU_LUT8L_LVB_SHIFT		16
#define GFXMMU_LUT8L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut8l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT8L_FVB_SHIFT		8
#define GFXMMU_LUT8L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut8l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT8L_EN Enable **/
#define GFXMMU_LUT8L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut8h LUT8H Graphic MMU LUT entry 8 high
@{*/


#define GFXMMU_LUT8H_LO_SHIFT		4
#define GFXMMU_LUT8H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut8h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut9l LUT9L Graphic MMU LUT entry 9 low
@{*/


#define GFXMMU_LUT9L_LVB_SHIFT		16
#define GFXMMU_LUT9L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut9l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT9L_FVB_SHIFT		8
#define GFXMMU_LUT9L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut9l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT9L_EN Enable **/
#define GFXMMU_LUT9L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut9h LUT9H Graphic MMU LUT entry 9 high
@{*/


#define GFXMMU_LUT9H_LO_SHIFT		4
#define GFXMMU_LUT9H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut9h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut10l LUT10L Graphic MMU LUT entry 10 low
@{*/


#define GFXMMU_LUT10L_LVB_SHIFT		16
#define GFXMMU_LUT10L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut10l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT10L_FVB_SHIFT		8
#define GFXMMU_LUT10L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut10l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT10L_EN Enable **/
#define GFXMMU_LUT10L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut10h LUT10H Graphic MMU LUT entry 10 high
@{*/


#define GFXMMU_LUT10H_LO_SHIFT		4
#define GFXMMU_LUT10H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut10h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut11l LUT11L Graphic MMU LUT entry 11 low
@{*/


#define GFXMMU_LUT11L_LVB_SHIFT		16
#define GFXMMU_LUT11L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut11l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT11L_FVB_SHIFT		8
#define GFXMMU_LUT11L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut11l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT11L_EN Enable **/
#define GFXMMU_LUT11L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut11h LUT11H Graphic MMU LUT entry 11 high
@{*/


#define GFXMMU_LUT11H_LO_SHIFT		4
#define GFXMMU_LUT11H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut11h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut12l LUT12L Graphic MMU LUT entry 12 low
@{*/


#define GFXMMU_LUT12L_LVB_SHIFT		16
#define GFXMMU_LUT12L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut12l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT12L_FVB_SHIFT		8
#define GFXMMU_LUT12L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut12l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT12L_EN Enable **/
#define GFXMMU_LUT12L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut12h LUT12H Graphic MMU LUT entry 12 high
@{*/


#define GFXMMU_LUT12H_LO_SHIFT		4
#define GFXMMU_LUT12H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut12h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut13l LUT13L Graphic MMU LUT entry 13 low
@{*/


#define GFXMMU_LUT13L_LVB_SHIFT		16
#define GFXMMU_LUT13L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut13l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT13L_FVB_SHIFT		8
#define GFXMMU_LUT13L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut13l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT13L_EN Enable **/
#define GFXMMU_LUT13L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut13h LUT13H Graphic MMU LUT entry 13 high
@{*/


#define GFXMMU_LUT13H_LO_SHIFT		4
#define GFXMMU_LUT13H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut13h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut14l LUT14L Graphic MMU LUT entry 14 low
@{*/


#define GFXMMU_LUT14L_LVB_SHIFT		16
#define GFXMMU_LUT14L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut14l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT14L_FVB_SHIFT		8
#define GFXMMU_LUT14L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut14l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT14L_EN Enable **/
#define GFXMMU_LUT14L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut14h LUT14H Graphic MMU LUT entry 14 high
@{*/


#define GFXMMU_LUT14H_LO_SHIFT		4
#define GFXMMU_LUT14H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut14h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut15l LUT15L Graphic MMU LUT entry 15 low
@{*/


#define GFXMMU_LUT15L_LVB_SHIFT		16
#define GFXMMU_LUT15L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut15l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT15L_FVB_SHIFT		8
#define GFXMMU_LUT15L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut15l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT15L_EN Enable **/
#define GFXMMU_LUT15L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut15h LUT15H Graphic MMU LUT entry 15 high
@{*/


#define GFXMMU_LUT15H_LO_SHIFT		4
#define GFXMMU_LUT15H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut15h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut16l LUT16L Graphic MMU LUT entry 16 low
@{*/


#define GFXMMU_LUT16L_LVB_SHIFT		16
#define GFXMMU_LUT16L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut16l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT16L_FVB_SHIFT		8
#define GFXMMU_LUT16L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut16l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT16L_EN Enable **/
#define GFXMMU_LUT16L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut16h LUT16H Graphic MMU LUT entry 16 high
@{*/


#define GFXMMU_LUT16H_LO_SHIFT		4
#define GFXMMU_LUT16H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut16h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut17l LUT17L Graphic MMU LUT entry 17 low
@{*/


#define GFXMMU_LUT17L_LVB_SHIFT		16
#define GFXMMU_LUT17L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut17l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT17L_FVB_SHIFT		8
#define GFXMMU_LUT17L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut17l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT17L_EN Enable **/
#define GFXMMU_LUT17L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut17h LUT17H Graphic MMU LUT entry 17 high
@{*/


#define GFXMMU_LUT17H_LO_SHIFT		4
#define GFXMMU_LUT17H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut17h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut18l LUT18L Graphic MMU LUT entry 18 low
@{*/


#define GFXMMU_LUT18L_LVB_SHIFT		16
#define GFXMMU_LUT18L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut18l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT18L_FVB_SHIFT		8
#define GFXMMU_LUT18L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut18l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT18L_EN Enable **/
#define GFXMMU_LUT18L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut18h LUT18H Graphic MMU LUT entry 18 high
@{*/


#define GFXMMU_LUT18H_LO_SHIFT		4
#define GFXMMU_LUT18H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut18h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut19l LUT19L Graphic MMU LUT entry 19 low
@{*/


#define GFXMMU_LUT19L_LVB_SHIFT		16
#define GFXMMU_LUT19L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut19l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT19L_FVB_SHIFT		8
#define GFXMMU_LUT19L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut19l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT19L_EN Enable **/
#define GFXMMU_LUT19L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut19h LUT19H Graphic MMU LUT entry 19 high
@{*/


#define GFXMMU_LUT19H_LO_SHIFT		4
#define GFXMMU_LUT19H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut19h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut20l LUT20L Graphic MMU LUT entry 20 low
@{*/


#define GFXMMU_LUT20L_LVB_SHIFT		16
#define GFXMMU_LUT20L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut20l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT20L_FVB_SHIFT		8
#define GFXMMU_LUT20L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut20l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT20L_EN Enable **/
#define GFXMMU_LUT20L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut20h LUT20H Graphic MMU LUT entry 20 high
@{*/


#define GFXMMU_LUT20H_LO_SHIFT		4
#define GFXMMU_LUT20H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut20h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut21l LUT21L Graphic MMU LUT entry 21 low
@{*/


#define GFXMMU_LUT21L_LVB_SHIFT		16
#define GFXMMU_LUT21L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut21l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT21L_FVB_SHIFT		8
#define GFXMMU_LUT21L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut21l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT21L_EN Enable **/
#define GFXMMU_LUT21L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut21h LUT21H Graphic MMU LUT entry 21 high
@{*/


#define GFXMMU_LUT21H_LO_SHIFT		4
#define GFXMMU_LUT21H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut21h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut22l LUT22L Graphic MMU LUT entry 22 low
@{*/


#define GFXMMU_LUT22L_LVB_SHIFT		16
#define GFXMMU_LUT22L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut22l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT22L_FVB_SHIFT		8
#define GFXMMU_LUT22L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut22l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT22L_EN Enable **/
#define GFXMMU_LUT22L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut22h LUT22H Graphic MMU LUT entry 22 high
@{*/


#define GFXMMU_LUT22H_LO_SHIFT		4
#define GFXMMU_LUT22H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut22h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut23l LUT23L Graphic MMU LUT entry 23 low
@{*/


#define GFXMMU_LUT23L_LVB_SHIFT		16
#define GFXMMU_LUT23L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut23l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT23L_FVB_SHIFT		8
#define GFXMMU_LUT23L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut23l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT23L_EN Enable **/
#define GFXMMU_LUT23L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut23h LUT23H Graphic MMU LUT entry 23 high
@{*/


#define GFXMMU_LUT23H_LO_SHIFT		4
#define GFXMMU_LUT23H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut23h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut24l LUT24L Graphic MMU LUT entry 24 low
@{*/


#define GFXMMU_LUT24L_LVB_SHIFT		16
#define GFXMMU_LUT24L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut24l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT24L_FVB_SHIFT		8
#define GFXMMU_LUT24L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut24l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT24L_EN Enable **/
#define GFXMMU_LUT24L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut24h LUT24H Graphic MMU LUT entry 24 high
@{*/


#define GFXMMU_LUT24H_LO_SHIFT		4
#define GFXMMU_LUT24H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut24h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut25l LUT25L Graphic MMU LUT entry 25 low
@{*/


#define GFXMMU_LUT25L_LVB_SHIFT		16
#define GFXMMU_LUT25L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut25l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT25L_FVB_SHIFT		8
#define GFXMMU_LUT25L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut25l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT25L_EN Enable **/
#define GFXMMU_LUT25L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut25h LUT25H Graphic MMU LUT entry 25 high
@{*/


#define GFXMMU_LUT25H_LO_SHIFT		4
#define GFXMMU_LUT25H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut25h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut26l LUT26L Graphic MMU LUT entry 26 low
@{*/


#define GFXMMU_LUT26L_LVB_SHIFT		16
#define GFXMMU_LUT26L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut26l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT26L_FVB_SHIFT		8
#define GFXMMU_LUT26L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut26l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT26L_EN Enable **/
#define GFXMMU_LUT26L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut26h LUT26H Graphic MMU LUT entry 26 high
@{*/


#define GFXMMU_LUT26H_LO_SHIFT		4
#define GFXMMU_LUT26H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut26h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut27l LUT27L Graphic MMU LUT entry 27 low
@{*/


#define GFXMMU_LUT27L_LVB_SHIFT		16
#define GFXMMU_LUT27L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut27l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT27L_FVB_SHIFT		8
#define GFXMMU_LUT27L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut27l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT27L_EN Enable **/
#define GFXMMU_LUT27L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut27h LUT27H Graphic MMU LUT entry 27 high
@{*/


#define GFXMMU_LUT27H_LO_SHIFT		4
#define GFXMMU_LUT27H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut27h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut28l LUT28L Graphic MMU LUT entry 28 low
@{*/


#define GFXMMU_LUT28L_LVB_SHIFT		16
#define GFXMMU_LUT28L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut28l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT28L_FVB_SHIFT		8
#define GFXMMU_LUT28L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut28l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT28L_EN Enable **/
#define GFXMMU_LUT28L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut28h LUT28H Graphic MMU LUT entry 28 high
@{*/


#define GFXMMU_LUT28H_LO_SHIFT		4
#define GFXMMU_LUT28H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut28h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut29l LUT29L Graphic MMU LUT entry 29 low
@{*/


#define GFXMMU_LUT29L_LVB_SHIFT		16
#define GFXMMU_LUT29L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut29l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT29L_FVB_SHIFT		8
#define GFXMMU_LUT29L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut29l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT29L_EN Enable **/
#define GFXMMU_LUT29L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut29h LUT29H Graphic MMU LUT entry 29 high
@{*/


#define GFXMMU_LUT29H_LO_SHIFT		4
#define GFXMMU_LUT29H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut29h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut30l LUT30L Graphic MMU LUT entry 30 low
@{*/


#define GFXMMU_LUT30L_LVB_SHIFT		16
#define GFXMMU_LUT30L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut30l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT30L_FVB_SHIFT		8
#define GFXMMU_LUT30L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut30l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT30L_EN Enable **/
#define GFXMMU_LUT30L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut30h LUT30H Graphic MMU LUT entry 30 high
@{*/


#define GFXMMU_LUT30H_LO_SHIFT		4
#define GFXMMU_LUT30H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut30h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut31l LUT31L Graphic MMU LUT entry 31 low
@{*/


#define GFXMMU_LUT31L_LVB_SHIFT		16
#define GFXMMU_LUT31L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut31l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT31L_FVB_SHIFT		8
#define GFXMMU_LUT31L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut31l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT31L_EN Enable **/
#define GFXMMU_LUT31L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut31h LUT31H Graphic MMU LUT entry 31 high
@{*/


#define GFXMMU_LUT31H_LO_SHIFT		4
#define GFXMMU_LUT31H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut31h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut32l LUT32L Graphic MMU LUT entry 32 low
@{*/


#define GFXMMU_LUT32L_LVB_SHIFT		16
#define GFXMMU_LUT32L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut32l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT32L_FVB_SHIFT		8
#define GFXMMU_LUT32L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut32l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT32L_EN Enable **/
#define GFXMMU_LUT32L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut32h LUT32H Graphic MMU LUT entry 32 high
@{*/


#define GFXMMU_LUT32H_LO_SHIFT		4
#define GFXMMU_LUT32H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut32h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut33l LUT33L Graphic MMU LUT entry 33 low
@{*/


#define GFXMMU_LUT33L_LVB_SHIFT		16
#define GFXMMU_LUT33L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut33l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT33L_FVB_SHIFT		8
#define GFXMMU_LUT33L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut33l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT33L_EN Enable **/
#define GFXMMU_LUT33L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut33h LUT33H Graphic MMU LUT entry 33 high
@{*/


#define GFXMMU_LUT33H_LO_SHIFT		4
#define GFXMMU_LUT33H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut33h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut34l LUT34L Graphic MMU LUT entry 34 low
@{*/


#define GFXMMU_LUT34L_LVB_SHIFT		16
#define GFXMMU_LUT34L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut34l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT34L_FVB_SHIFT		8
#define GFXMMU_LUT34L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut34l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT34L_EN Enable **/
#define GFXMMU_LUT34L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut34h LUT34H Graphic MMU LUT entry 34 high
@{*/


#define GFXMMU_LUT34H_LO_SHIFT		4
#define GFXMMU_LUT34H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut34h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut35l LUT35L Graphic MMU LUT entry 35 low
@{*/


#define GFXMMU_LUT35L_LVB_SHIFT		16
#define GFXMMU_LUT35L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut35l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT35L_FVB_SHIFT		8
#define GFXMMU_LUT35L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut35l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT35L_EN Enable **/
#define GFXMMU_LUT35L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut35h LUT35H Graphic MMU LUT entry 35 high
@{*/


#define GFXMMU_LUT35H_LO_SHIFT		4
#define GFXMMU_LUT35H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut35h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut36l LUT36L Graphic MMU LUT entry 36 low
@{*/


#define GFXMMU_LUT36L_LVB_SHIFT		16
#define GFXMMU_LUT36L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut36l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT36L_FVB_SHIFT		8
#define GFXMMU_LUT36L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut36l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT36L_EN Enable **/
#define GFXMMU_LUT36L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut36h LUT36H Graphic MMU LUT entry 36 high
@{*/


#define GFXMMU_LUT36H_LO_SHIFT		4
#define GFXMMU_LUT36H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut36h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut37l LUT37L Graphic MMU LUT entry 37 low
@{*/


#define GFXMMU_LUT37L_LVB_SHIFT		16
#define GFXMMU_LUT37L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut37l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT37L_FVB_SHIFT		8
#define GFXMMU_LUT37L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut37l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT37L_EN Enable **/
#define GFXMMU_LUT37L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut37h LUT37H Graphic MMU LUT entry 37 high
@{*/


#define GFXMMU_LUT37H_LO_SHIFT		4
#define GFXMMU_LUT37H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut37h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut38l LUT38L Graphic MMU LUT entry 38 low
@{*/


#define GFXMMU_LUT38L_LVB_SHIFT		16
#define GFXMMU_LUT38L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut38l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT38L_FVB_SHIFT		8
#define GFXMMU_LUT38L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut38l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT38L_EN Enable **/
#define GFXMMU_LUT38L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut38h LUT38H Graphic MMU LUT entry 38 high
@{*/


#define GFXMMU_LUT38H_LO_SHIFT		4
#define GFXMMU_LUT38H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut38h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut39l LUT39L Graphic MMU LUT entry 39 low
@{*/


#define GFXMMU_LUT39L_LVB_SHIFT		16
#define GFXMMU_LUT39L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut39l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT39L_FVB_SHIFT		8
#define GFXMMU_LUT39L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut39l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT39L_EN Enable **/
#define GFXMMU_LUT39L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut39h LUT39H Graphic MMU LUT entry 39 high
@{*/


#define GFXMMU_LUT39H_LO_SHIFT		4
#define GFXMMU_LUT39H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut39h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut40l LUT40L Graphic MMU LUT entry 40 low
@{*/


#define GFXMMU_LUT40L_LVB_SHIFT		16
#define GFXMMU_LUT40L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut40l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT40L_FVB_SHIFT		8
#define GFXMMU_LUT40L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut40l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT40L_EN Enable **/
#define GFXMMU_LUT40L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut40h LUT40H Graphic MMU LUT entry 40 high
@{*/


#define GFXMMU_LUT40H_LO_SHIFT		4
#define GFXMMU_LUT40H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut40h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut41l LUT41L Graphic MMU LUT entry 41 low
@{*/


#define GFXMMU_LUT41L_LVB_SHIFT		16
#define GFXMMU_LUT41L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut41l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT41L_FVB_SHIFT		8
#define GFXMMU_LUT41L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut41l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT41L_EN Enable **/
#define GFXMMU_LUT41L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut41h LUT41H Graphic MMU LUT entry 41 high
@{*/


#define GFXMMU_LUT41H_LO_SHIFT		4
#define GFXMMU_LUT41H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut41h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut42l LUT42L Graphic MMU LUT entry 42 low
@{*/


#define GFXMMU_LUT42L_LVB_SHIFT		16
#define GFXMMU_LUT42L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut42l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT42L_FVB_SHIFT		8
#define GFXMMU_LUT42L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut42l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT42L_EN Enable **/
#define GFXMMU_LUT42L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut42h LUT42H Graphic MMU LUT entry 42 high
@{*/


#define GFXMMU_LUT42H_LO_SHIFT		4
#define GFXMMU_LUT42H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut42h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut43l LUT43L Graphic MMU LUT entry 43 low
@{*/


#define GFXMMU_LUT43L_LVB_SHIFT		16
#define GFXMMU_LUT43L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut43l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT43L_FVB_SHIFT		8
#define GFXMMU_LUT43L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut43l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT43L_EN Enable **/
#define GFXMMU_LUT43L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut43h LUT43H Graphic MMU LUT entry 43 high
@{*/


#define GFXMMU_LUT43H_LO_SHIFT		4
#define GFXMMU_LUT43H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut43h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut44l LUT44L Graphic MMU LUT entry 44 low
@{*/


#define GFXMMU_LUT44L_LVB_SHIFT		16
#define GFXMMU_LUT44L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut44l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT44L_FVB_SHIFT		8
#define GFXMMU_LUT44L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut44l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT44L_EN Enable **/
#define GFXMMU_LUT44L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut44h LUT44H Graphic MMU LUT entry 44 high
@{*/


#define GFXMMU_LUT44H_LO_SHIFT		4
#define GFXMMU_LUT44H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut44h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut45l LUT45L Graphic MMU LUT entry 45 low
@{*/


#define GFXMMU_LUT45L_LVB_SHIFT		16
#define GFXMMU_LUT45L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut45l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT45L_FVB_SHIFT		8
#define GFXMMU_LUT45L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut45l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT45L_EN Enable **/
#define GFXMMU_LUT45L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut45h LUT45H Graphic MMU LUT entry 45 high
@{*/


#define GFXMMU_LUT45H_LO_SHIFT		4
#define GFXMMU_LUT45H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut45h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut46l LUT46L Graphic MMU LUT entry 46 low
@{*/


#define GFXMMU_LUT46L_LVB_SHIFT		16
#define GFXMMU_LUT46L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut46l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT46L_FVB_SHIFT		8
#define GFXMMU_LUT46L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut46l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT46L_EN Enable **/
#define GFXMMU_LUT46L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut46h LUT46H Graphic MMU LUT entry 46 high
@{*/


#define GFXMMU_LUT46H_LO_SHIFT		4
#define GFXMMU_LUT46H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut46h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut47l LUT47L Graphic MMU LUT entry 47 low
@{*/


#define GFXMMU_LUT47L_LVB_SHIFT		16
#define GFXMMU_LUT47L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut47l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT47L_FVB_SHIFT		8
#define GFXMMU_LUT47L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut47l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT47L_EN Enable **/
#define GFXMMU_LUT47L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut47h LUT47H Graphic MMU LUT entry 47 high
@{*/


#define GFXMMU_LUT47H_LO_SHIFT		4
#define GFXMMU_LUT47H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut47h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut48l LUT48L Graphic MMU LUT entry 48 low
@{*/


#define GFXMMU_LUT48L_LVB_SHIFT		16
#define GFXMMU_LUT48L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut48l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT48L_FVB_SHIFT		8
#define GFXMMU_LUT48L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut48l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT48L_EN Enable **/
#define GFXMMU_LUT48L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut48h LUT48H Graphic MMU LUT entry 48 high
@{*/


#define GFXMMU_LUT48H_LO_SHIFT		4
#define GFXMMU_LUT48H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut48h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut49l LUT49L Graphic MMU LUT entry 49 low
@{*/


#define GFXMMU_LUT49L_LVB_SHIFT		16
#define GFXMMU_LUT49L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut49l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT49L_FVB_SHIFT		8
#define GFXMMU_LUT49L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut49l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT49L_EN Enable **/
#define GFXMMU_LUT49L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut49h LUT49H Graphic MMU LUT entry 49 high
@{*/


#define GFXMMU_LUT49H_LO_SHIFT		4
#define GFXMMU_LUT49H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut49h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut50l LUT50L Graphic MMU LUT entry 50 low
@{*/


#define GFXMMU_LUT50L_LVB_SHIFT		16
#define GFXMMU_LUT50L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut50l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT50L_FVB_SHIFT		8
#define GFXMMU_LUT50L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut50l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT50L_EN Enable **/
#define GFXMMU_LUT50L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut50h LUT50H Graphic MMU LUT entry 50 high
@{*/


#define GFXMMU_LUT50H_LO_SHIFT		4
#define GFXMMU_LUT50H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut50h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut51l LUT51L Graphic MMU LUT entry 51 low
@{*/


#define GFXMMU_LUT51L_LVB_SHIFT		16
#define GFXMMU_LUT51L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut51l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT51L_FVB_SHIFT		8
#define GFXMMU_LUT51L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut51l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT51L_EN Enable **/
#define GFXMMU_LUT51L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut51h LUT51H Graphic MMU LUT entry 51 high
@{*/


#define GFXMMU_LUT51H_LO_SHIFT		4
#define GFXMMU_LUT51H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut51h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut52l LUT52L Graphic MMU LUT entry 52 low
@{*/


#define GFXMMU_LUT52L_LVB_SHIFT		16
#define GFXMMU_LUT52L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut52l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT52L_FVB_SHIFT		8
#define GFXMMU_LUT52L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut52l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT52L_EN Enable **/
#define GFXMMU_LUT52L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut52h LUT52H Graphic MMU LUT entry 52 high
@{*/


#define GFXMMU_LUT52H_LO_SHIFT		4
#define GFXMMU_LUT52H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut52h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut53l LUT53L Graphic MMU LUT entry 53 low
@{*/


#define GFXMMU_LUT53L_LVB_SHIFT		16
#define GFXMMU_LUT53L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut53l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT53L_FVB_SHIFT		8
#define GFXMMU_LUT53L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut53l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT53L_EN Enable **/
#define GFXMMU_LUT53L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut53h LUT53H Graphic MMU LUT entry 53 high
@{*/


#define GFXMMU_LUT53H_LO_SHIFT		4
#define GFXMMU_LUT53H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut53h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut54l LUT54L Graphic MMU LUT entry 54 low
@{*/


#define GFXMMU_LUT54L_LVB_SHIFT		16
#define GFXMMU_LUT54L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut54l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT54L_FVB_SHIFT		8
#define GFXMMU_LUT54L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut54l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT54L_EN Enable **/
#define GFXMMU_LUT54L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut54h LUT54H Graphic MMU LUT entry 54 high
@{*/


#define GFXMMU_LUT54H_LO_SHIFT		4
#define GFXMMU_LUT54H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut54h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut55l LUT55L Graphic MMU LUT entry 55 low
@{*/


#define GFXMMU_LUT55L_LVB_SHIFT		16
#define GFXMMU_LUT55L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut55l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT55L_FVB_SHIFT		8
#define GFXMMU_LUT55L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut55l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT55L_EN Enable **/
#define GFXMMU_LUT55L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut55h LUT55H Graphic MMU LUT entry 55 high
@{*/


#define GFXMMU_LUT55H_LO_SHIFT		4
#define GFXMMU_LUT55H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut55h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut56l LUT56L Graphic MMU LUT entry 56 low
@{*/


#define GFXMMU_LUT56L_LVB_SHIFT		16
#define GFXMMU_LUT56L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut56l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT56L_FVB_SHIFT		8
#define GFXMMU_LUT56L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut56l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT56L_EN Enable **/
#define GFXMMU_LUT56L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut56h LUT56H Graphic MMU LUT entry 56 high
@{*/


#define GFXMMU_LUT56H_LO_SHIFT		4
#define GFXMMU_LUT56H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut56h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut57l LUT57L Graphic MMU LUT entry 57 low
@{*/


#define GFXMMU_LUT57L_LVB_SHIFT		16
#define GFXMMU_LUT57L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut57l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT57L_FVB_SHIFT		8
#define GFXMMU_LUT57L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut57l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT57L_EN Enable **/
#define GFXMMU_LUT57L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut57h LUT57H Graphic MMU LUT entry 57 high
@{*/


#define GFXMMU_LUT57H_LO_SHIFT		4
#define GFXMMU_LUT57H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut57h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut58l LUT58L Graphic MMU LUT entry 58 low
@{*/


#define GFXMMU_LUT58L_LVB_SHIFT		16
#define GFXMMU_LUT58L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut58l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT58L_FVB_SHIFT		8
#define GFXMMU_LUT58L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut58l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT58L_EN Enable **/
#define GFXMMU_LUT58L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut58h LUT58H Graphic MMU LUT entry 58 high
@{*/


#define GFXMMU_LUT58H_LO_SHIFT		4
#define GFXMMU_LUT58H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut58h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut59l LUT59L Graphic MMU LUT entry 59 low
@{*/


#define GFXMMU_LUT59L_LVB_SHIFT		16
#define GFXMMU_LUT59L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut59l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT59L_FVB_SHIFT		8
#define GFXMMU_LUT59L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut59l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT59L_EN Enable **/
#define GFXMMU_LUT59L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut59h LUT59H Graphic MMU LUT entry 59 high
@{*/


#define GFXMMU_LUT59H_LO_SHIFT		4
#define GFXMMU_LUT59H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut59h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut60l LUT60L Graphic MMU LUT entry 60 low
@{*/


#define GFXMMU_LUT60L_LVB_SHIFT		16
#define GFXMMU_LUT60L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut60l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT60L_FVB_SHIFT		8
#define GFXMMU_LUT60L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut60l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT60L_EN Enable **/
#define GFXMMU_LUT60L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut60h LUT60H Graphic MMU LUT entry 60 high
@{*/


#define GFXMMU_LUT60H_LO_SHIFT		4
#define GFXMMU_LUT60H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut60h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut61l LUT61L Graphic MMU LUT entry 61 low
@{*/


#define GFXMMU_LUT61L_LVB_SHIFT		16
#define GFXMMU_LUT61L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut61l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT61L_FVB_SHIFT		8
#define GFXMMU_LUT61L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut61l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT61L_EN Enable **/
#define GFXMMU_LUT61L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut61h LUT61H Graphic MMU LUT entry 61 high
@{*/


#define GFXMMU_LUT61H_LO_SHIFT		4
#define GFXMMU_LUT61H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut61h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut62l LUT62L Graphic MMU LUT entry 62 low
@{*/


#define GFXMMU_LUT62L_LVB_SHIFT		16
#define GFXMMU_LUT62L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut62l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT62L_FVB_SHIFT		8
#define GFXMMU_LUT62L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut62l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT62L_EN Enable **/
#define GFXMMU_LUT62L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut62h LUT62H Graphic MMU LUT entry 62 high
@{*/


#define GFXMMU_LUT62H_LO_SHIFT		4
#define GFXMMU_LUT62H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut62h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut63l LUT63L Graphic MMU LUT entry 63 low
@{*/


#define GFXMMU_LUT63L_LVB_SHIFT		16
#define GFXMMU_LUT63L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut63l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT63L_FVB_SHIFT		8
#define GFXMMU_LUT63L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut63l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT63L_EN Enable **/
#define GFXMMU_LUT63L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut63h LUT63H Graphic MMU LUT entry 63 high
@{*/


#define GFXMMU_LUT63H_LO_SHIFT		4
#define GFXMMU_LUT63H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut63h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut64l LUT64L Graphic MMU LUT entry 64 low
@{*/


#define GFXMMU_LUT64L_LVB_SHIFT		16
#define GFXMMU_LUT64L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut64l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT64L_FVB_SHIFT		8
#define GFXMMU_LUT64L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut64l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT64L_EN Enable **/
#define GFXMMU_LUT64L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut64h LUT64H Graphic MMU LUT entry 64 high
@{*/


#define GFXMMU_LUT64H_LO_SHIFT		4
#define GFXMMU_LUT64H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut64h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut65l LUT65L Graphic MMU LUT entry 65 low
@{*/


#define GFXMMU_LUT65L_LVB_SHIFT		16
#define GFXMMU_LUT65L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut65l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT65L_FVB_SHIFT		8
#define GFXMMU_LUT65L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut65l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT65L_EN Enable **/
#define GFXMMU_LUT65L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut65h LUT65H Graphic MMU LUT entry 65 high
@{*/


#define GFXMMU_LUT65H_LO_SHIFT		4
#define GFXMMU_LUT65H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut65h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut66l LUT66L Graphic MMU LUT entry 66 low
@{*/


#define GFXMMU_LUT66L_LVB_SHIFT		16
#define GFXMMU_LUT66L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut66l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT66L_FVB_SHIFT		8
#define GFXMMU_LUT66L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut66l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT66L_EN Enable **/
#define GFXMMU_LUT66L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut66h LUT66H Graphic MMU LUT entry 66 high
@{*/


#define GFXMMU_LUT66H_LO_SHIFT		4
#define GFXMMU_LUT66H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut66h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut67l LUT67L Graphic MMU LUT entry 67 low
@{*/


#define GFXMMU_LUT67L_LVB_SHIFT		16
#define GFXMMU_LUT67L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut67l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT67L_FVB_SHIFT		8
#define GFXMMU_LUT67L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut67l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT67L_EN Enable **/
#define GFXMMU_LUT67L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut67h LUT67H Graphic MMU LUT entry 67 high
@{*/


#define GFXMMU_LUT67H_LO_SHIFT		4
#define GFXMMU_LUT67H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut67h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut68l LUT68L Graphic MMU LUT entry 68 low
@{*/


#define GFXMMU_LUT68L_LVB_SHIFT		16
#define GFXMMU_LUT68L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut68l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT68L_FVB_SHIFT		8
#define GFXMMU_LUT68L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut68l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT68L_EN Enable **/
#define GFXMMU_LUT68L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut68h LUT68H Graphic MMU LUT entry 68 high
@{*/


#define GFXMMU_LUT68H_LO_SHIFT		4
#define GFXMMU_LUT68H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut68h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut69l LUT69L Graphic MMU LUT entry 69 low
@{*/


#define GFXMMU_LUT69L_LVB_SHIFT		16
#define GFXMMU_LUT69L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut69l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT69L_FVB_SHIFT		8
#define GFXMMU_LUT69L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut69l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT69L_EN Enable **/
#define GFXMMU_LUT69L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut69h LUT69H Graphic MMU LUT entry 69 high
@{*/


#define GFXMMU_LUT69H_LO_SHIFT		4
#define GFXMMU_LUT69H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut69h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut70l LUT70L Graphic MMU LUT entry 70 low
@{*/


#define GFXMMU_LUT70L_LVB_SHIFT		16
#define GFXMMU_LUT70L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut70l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT70L_FVB_SHIFT		8
#define GFXMMU_LUT70L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut70l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT70L_EN Enable **/
#define GFXMMU_LUT70L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut70h LUT70H Graphic MMU LUT entry 70 high
@{*/


#define GFXMMU_LUT70H_LO_SHIFT		4
#define GFXMMU_LUT70H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut70h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut71l LUT71L Graphic MMU LUT entry 71 low
@{*/


#define GFXMMU_LUT71L_LVB_SHIFT		16
#define GFXMMU_LUT71L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut71l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT71L_FVB_SHIFT		8
#define GFXMMU_LUT71L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut71l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT71L_EN Enable **/
#define GFXMMU_LUT71L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut71h LUT71H Graphic MMU LUT entry 71 high
@{*/


#define GFXMMU_LUT71H_LO_SHIFT		4
#define GFXMMU_LUT71H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut71h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut72l LUT72L Graphic MMU LUT entry 72 low
@{*/


#define GFXMMU_LUT72L_LVB_SHIFT		16
#define GFXMMU_LUT72L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut72l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT72L_FVB_SHIFT		8
#define GFXMMU_LUT72L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut72l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT72L_EN Enable **/
#define GFXMMU_LUT72L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut72h LUT72H Graphic MMU LUT entry 72 high
@{*/


#define GFXMMU_LUT72H_LO_SHIFT		4
#define GFXMMU_LUT72H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut72h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut73l LUT73L Graphic MMU LUT entry 73 low
@{*/


#define GFXMMU_LUT73L_LVB_SHIFT		16
#define GFXMMU_LUT73L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut73l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT73L_FVB_SHIFT		8
#define GFXMMU_LUT73L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut73l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT73L_EN Enable **/
#define GFXMMU_LUT73L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut73h LUT73H Graphic MMU LUT entry 73 high
@{*/


#define GFXMMU_LUT73H_LO_SHIFT		4
#define GFXMMU_LUT73H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut73h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut74l LUT74L Graphic MMU LUT entry 74 low
@{*/


#define GFXMMU_LUT74L_LVB_SHIFT		16
#define GFXMMU_LUT74L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut74l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT74L_FVB_SHIFT		8
#define GFXMMU_LUT74L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut74l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT74L_EN Enable **/
#define GFXMMU_LUT74L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut74h LUT74H Graphic MMU LUT entry 74 high
@{*/


#define GFXMMU_LUT74H_LO_SHIFT		4
#define GFXMMU_LUT74H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut74h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut75l LUT75L Graphic MMU LUT entry 75 low
@{*/


#define GFXMMU_LUT75L_LVB_SHIFT		16
#define GFXMMU_LUT75L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut75l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT75L_FVB_SHIFT		8
#define GFXMMU_LUT75L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut75l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT75L_EN Enable **/
#define GFXMMU_LUT75L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut75h LUT75H Graphic MMU LUT entry 75 high
@{*/


#define GFXMMU_LUT75H_LO_SHIFT		4
#define GFXMMU_LUT75H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut75h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut76l LUT76L Graphic MMU LUT entry 76 low
@{*/


#define GFXMMU_LUT76L_LVB_SHIFT		16
#define GFXMMU_LUT76L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut76l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT76L_FVB_SHIFT		8
#define GFXMMU_LUT76L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut76l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT76L_EN Enable **/
#define GFXMMU_LUT76L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut76h LUT76H Graphic MMU LUT entry 76 high
@{*/


#define GFXMMU_LUT76H_LO_SHIFT		4
#define GFXMMU_LUT76H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut76h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut77l LUT77L Graphic MMU LUT entry 77 low
@{*/


#define GFXMMU_LUT77L_LVB_SHIFT		16
#define GFXMMU_LUT77L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut77l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT77L_FVB_SHIFT		8
#define GFXMMU_LUT77L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut77l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT77L_EN Enable **/
#define GFXMMU_LUT77L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut77h LUT77H Graphic MMU LUT entry 77 high
@{*/


#define GFXMMU_LUT77H_LO_SHIFT		4
#define GFXMMU_LUT77H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut77h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut78l LUT78L Graphic MMU LUT entry 78 low
@{*/


#define GFXMMU_LUT78L_LVB_SHIFT		16
#define GFXMMU_LUT78L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut78l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT78L_FVB_SHIFT		8
#define GFXMMU_LUT78L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut78l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT78L_EN Enable **/
#define GFXMMU_LUT78L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut78h LUT78H Graphic MMU LUT entry 78 high
@{*/


#define GFXMMU_LUT78H_LO_SHIFT		4
#define GFXMMU_LUT78H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut78h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut79l LUT79L Graphic MMU LUT entry 79 low
@{*/


#define GFXMMU_LUT79L_LVB_SHIFT		16
#define GFXMMU_LUT79L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut79l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT79L_FVB_SHIFT		8
#define GFXMMU_LUT79L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut79l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT79L_EN Enable **/
#define GFXMMU_LUT79L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut79h LUT79H Graphic MMU LUT entry 79 high
@{*/


#define GFXMMU_LUT79H_LO_SHIFT		4
#define GFXMMU_LUT79H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut79h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut80l LUT80L Graphic MMU LUT entry 80 low
@{*/


#define GFXMMU_LUT80L_LVB_SHIFT		16
#define GFXMMU_LUT80L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut80l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT80L_FVB_SHIFT		8
#define GFXMMU_LUT80L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut80l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT80L_EN Enable **/
#define GFXMMU_LUT80L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut80h LUT80H Graphic MMU LUT entry 80 high
@{*/


#define GFXMMU_LUT80H_LO_SHIFT		4
#define GFXMMU_LUT80H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut80h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut81l LUT81L Graphic MMU LUT entry 81 low
@{*/


#define GFXMMU_LUT81L_LVB_SHIFT		16
#define GFXMMU_LUT81L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut81l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT81L_FVB_SHIFT		8
#define GFXMMU_LUT81L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut81l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT81L_EN Enable **/
#define GFXMMU_LUT81L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut81h LUT81H Graphic MMU LUT entry 81 high
@{*/


#define GFXMMU_LUT81H_LO_SHIFT		4
#define GFXMMU_LUT81H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut81h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut82l LUT82L Graphic MMU LUT entry 82 low
@{*/


#define GFXMMU_LUT82L_LVB_SHIFT		16
#define GFXMMU_LUT82L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut82l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT82L_FVB_SHIFT		8
#define GFXMMU_LUT82L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut82l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT82L_EN Enable **/
#define GFXMMU_LUT82L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut82h LUT82H Graphic MMU LUT entry 82 high
@{*/


#define GFXMMU_LUT82H_LO_SHIFT		4
#define GFXMMU_LUT82H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut82h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut83l LUT83L Graphic MMU LUT entry 83 low
@{*/


#define GFXMMU_LUT83L_LVB_SHIFT		16
#define GFXMMU_LUT83L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut83l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT83L_FVB_SHIFT		8
#define GFXMMU_LUT83L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut83l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT83L_EN Enable **/
#define GFXMMU_LUT83L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut83h LUT83H Graphic MMU LUT entry 83 high
@{*/


#define GFXMMU_LUT83H_LO_SHIFT		4
#define GFXMMU_LUT83H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut83h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut84l LUT84L Graphic MMU LUT entry 84 low
@{*/


#define GFXMMU_LUT84L_LVB_SHIFT		16
#define GFXMMU_LUT84L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut84l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT84L_FVB_SHIFT		8
#define GFXMMU_LUT84L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut84l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT84L_EN Enable **/
#define GFXMMU_LUT84L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut84h LUT84H Graphic MMU LUT entry 84 high
@{*/


#define GFXMMU_LUT84H_LO_SHIFT		4
#define GFXMMU_LUT84H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut84h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut85l LUT85L Graphic MMU LUT entry 85 low
@{*/


#define GFXMMU_LUT85L_LVB_SHIFT		16
#define GFXMMU_LUT85L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut85l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT85L_FVB_SHIFT		8
#define GFXMMU_LUT85L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut85l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT85L_EN Enable **/
#define GFXMMU_LUT85L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut85h LUT85H Graphic MMU LUT entry 85 high
@{*/


#define GFXMMU_LUT85H_LO_SHIFT		4
#define GFXMMU_LUT85H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut85h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut86l LUT86L Graphic MMU LUT entry 86 low
@{*/


#define GFXMMU_LUT86L_LVB_SHIFT		16
#define GFXMMU_LUT86L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut86l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT86L_FVB_SHIFT		8
#define GFXMMU_LUT86L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut86l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT86L_EN Enable **/
#define GFXMMU_LUT86L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut86h LUT86H Graphic MMU LUT entry 86 high
@{*/


#define GFXMMU_LUT86H_LO_SHIFT		4
#define GFXMMU_LUT86H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut86h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut87l LUT87L Graphic MMU LUT entry 87 low
@{*/


#define GFXMMU_LUT87L_LVB_SHIFT		16
#define GFXMMU_LUT87L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut87l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT87L_FVB_SHIFT		8
#define GFXMMU_LUT87L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut87l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT87L_EN Enable **/
#define GFXMMU_LUT87L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut87h LUT87H Graphic MMU LUT entry 87 high
@{*/


#define GFXMMU_LUT87H_LO_SHIFT		4
#define GFXMMU_LUT87H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut87h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut88l LUT88L Graphic MMU LUT entry 88 low
@{*/


#define GFXMMU_LUT88L_LVB_SHIFT		16
#define GFXMMU_LUT88L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut88l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT88L_FVB_SHIFT		8
#define GFXMMU_LUT88L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut88l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT88L_EN Enable **/
#define GFXMMU_LUT88L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut88h LUT88H Graphic MMU LUT entry 88 high
@{*/


#define GFXMMU_LUT88H_LO_SHIFT		4
#define GFXMMU_LUT88H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut88h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut89l LUT89L Graphic MMU LUT entry 89 low
@{*/


#define GFXMMU_LUT89L_LVB_SHIFT		16
#define GFXMMU_LUT89L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut89l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT89L_FVB_SHIFT		8
#define GFXMMU_LUT89L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut89l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT89L_EN Enable **/
#define GFXMMU_LUT89L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut89h LUT89H Graphic MMU LUT entry 89 high
@{*/


#define GFXMMU_LUT89H_LO_SHIFT		4
#define GFXMMU_LUT89H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut89h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut90l LUT90L Graphic MMU LUT entry 90 low
@{*/


#define GFXMMU_LUT90L_LVB_SHIFT		16
#define GFXMMU_LUT90L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut90l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT90L_FVB_SHIFT		8
#define GFXMMU_LUT90L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut90l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT90L_EN Enable **/
#define GFXMMU_LUT90L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut90h LUT90H Graphic MMU LUT entry 90 high
@{*/


#define GFXMMU_LUT90H_LO_SHIFT		4
#define GFXMMU_LUT90H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut90h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut91l LUT91L Graphic MMU LUT entry 91 low
@{*/


#define GFXMMU_LUT91L_LVB_SHIFT		16
#define GFXMMU_LUT91L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut91l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT91L_FVB_SHIFT		8
#define GFXMMU_LUT91L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut91l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT91L_EN Enable **/
#define GFXMMU_LUT91L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut91h LUT91H Graphic MMU LUT entry 91 high
@{*/


#define GFXMMU_LUT91H_LO_SHIFT		4
#define GFXMMU_LUT91H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut91h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut92l LUT92L Graphic MMU LUT entry 92 low
@{*/


#define GFXMMU_LUT92L_LVB_SHIFT		16
#define GFXMMU_LUT92L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut92l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT92L_FVB_SHIFT		8
#define GFXMMU_LUT92L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut92l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT92L_EN Enable **/
#define GFXMMU_LUT92L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut92h LUT92H Graphic MMU LUT entry 92 high
@{*/


#define GFXMMU_LUT92H_LO_SHIFT		4
#define GFXMMU_LUT92H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut92h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut93l LUT93L Graphic MMU LUT entry 93 low
@{*/


#define GFXMMU_LUT93L_LVB_SHIFT		16
#define GFXMMU_LUT93L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut93l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT93L_FVB_SHIFT		8
#define GFXMMU_LUT93L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut93l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT93L_EN Enable **/
#define GFXMMU_LUT93L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut93h LUT93H Graphic MMU LUT entry 93 high
@{*/


#define GFXMMU_LUT93H_LO_SHIFT		4
#define GFXMMU_LUT93H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut93h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut94l LUT94L Graphic MMU LUT entry 94 low
@{*/


#define GFXMMU_LUT94L_LVB_SHIFT		16
#define GFXMMU_LUT94L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut94l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT94L_FVB_SHIFT		8
#define GFXMMU_LUT94L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut94l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT94L_EN Enable **/
#define GFXMMU_LUT94L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut94h LUT94H Graphic MMU LUT entry 94 high
@{*/


#define GFXMMU_LUT94H_LO_SHIFT		4
#define GFXMMU_LUT94H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut94h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut95l LUT95L Graphic MMU LUT entry 95 low
@{*/


#define GFXMMU_LUT95L_LVB_SHIFT		16
#define GFXMMU_LUT95L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut95l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT95L_FVB_SHIFT		8
#define GFXMMU_LUT95L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut95l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT95L_EN Enable **/
#define GFXMMU_LUT95L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut95h LUT95H Graphic MMU LUT entry 95 high
@{*/


#define GFXMMU_LUT95H_LO_SHIFT		4
#define GFXMMU_LUT95H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut95h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut96l LUT96L Graphic MMU LUT entry 96 low
@{*/


#define GFXMMU_LUT96L_LVB_SHIFT		16
#define GFXMMU_LUT96L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut96l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT96L_FVB_SHIFT		8
#define GFXMMU_LUT96L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut96l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT96L_EN Enable **/
#define GFXMMU_LUT96L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut96h LUT96H Graphic MMU LUT entry 96 high
@{*/


#define GFXMMU_LUT96H_LO_SHIFT		4
#define GFXMMU_LUT96H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut96h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut97l LUT97L Graphic MMU LUT entry 97 low
@{*/


#define GFXMMU_LUT97L_LVB_SHIFT		16
#define GFXMMU_LUT97L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut97l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT97L_FVB_SHIFT		8
#define GFXMMU_LUT97L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut97l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT97L_EN Enable **/
#define GFXMMU_LUT97L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut97h LUT97H Graphic MMU LUT entry 97 high
@{*/


#define GFXMMU_LUT97H_LO_SHIFT		4
#define GFXMMU_LUT97H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut97h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut98l LUT98L Graphic MMU LUT entry 98 low
@{*/


#define GFXMMU_LUT98L_LVB_SHIFT		16
#define GFXMMU_LUT98L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut98l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT98L_FVB_SHIFT		8
#define GFXMMU_LUT98L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut98l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT98L_EN Enable **/
#define GFXMMU_LUT98L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut98h LUT98H Graphic MMU LUT entry 98 high
@{*/


#define GFXMMU_LUT98H_LO_SHIFT		4
#define GFXMMU_LUT98H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut98h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut99l LUT99L Graphic MMU LUT entry 99 low
@{*/


#define GFXMMU_LUT99L_LVB_SHIFT		16
#define GFXMMU_LUT99L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut99l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT99L_FVB_SHIFT		8
#define GFXMMU_LUT99L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut99l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT99L_EN Enable **/
#define GFXMMU_LUT99L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut99h LUT99H Graphic MMU LUT entry 99 high
@{*/


#define GFXMMU_LUT99H_LO_SHIFT		4
#define GFXMMU_LUT99H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut99h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut100l LUT100L Graphic MMU LUT entry 100 low
@{*/


#define GFXMMU_LUT100L_LVB_SHIFT		16
#define GFXMMU_LUT100L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut100l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT100L_FVB_SHIFT		8
#define GFXMMU_LUT100L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut100l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT100L_EN Enable **/
#define GFXMMU_LUT100L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut100h LUT100H Graphic MMU LUT entry 100 high
@{*/


#define GFXMMU_LUT100H_LO_SHIFT		4
#define GFXMMU_LUT100H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut100h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut101l LUT101L Graphic MMU LUT entry 101 low
@{*/


#define GFXMMU_LUT101L_LVB_SHIFT		16
#define GFXMMU_LUT101L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut101l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT101L_FVB_SHIFT		8
#define GFXMMU_LUT101L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut101l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT101L_EN Enable **/
#define GFXMMU_LUT101L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut101h LUT101H Graphic MMU LUT entry 101 high
@{*/


#define GFXMMU_LUT101H_LO_SHIFT		4
#define GFXMMU_LUT101H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut101h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut102l LUT102L Graphic MMU LUT entry 102 low
@{*/


#define GFXMMU_LUT102L_LVB_SHIFT		16
#define GFXMMU_LUT102L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut102l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT102L_FVB_SHIFT		8
#define GFXMMU_LUT102L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut102l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT102L_EN Enable **/
#define GFXMMU_LUT102L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut102h LUT102H Graphic MMU LUT entry 102 high
@{*/


#define GFXMMU_LUT102H_LO_SHIFT		4
#define GFXMMU_LUT102H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut102h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut103l LUT103L Graphic MMU LUT entry 103 low
@{*/


#define GFXMMU_LUT103L_LVB_SHIFT		16
#define GFXMMU_LUT103L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut103l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT103L_FVB_SHIFT		8
#define GFXMMU_LUT103L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut103l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT103L_EN Enable **/
#define GFXMMU_LUT103L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut103h LUT103H Graphic MMU LUT entry 103 high
@{*/


#define GFXMMU_LUT103H_LO_SHIFT		4
#define GFXMMU_LUT103H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut103h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut104l LUT104L Graphic MMU LUT entry 104 low
@{*/


#define GFXMMU_LUT104L_LVB_SHIFT		16
#define GFXMMU_LUT104L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut104l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT104L_FVB_SHIFT		8
#define GFXMMU_LUT104L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut104l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT104L_EN Enable **/
#define GFXMMU_LUT104L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut104h LUT104H Graphic MMU LUT entry 104 high
@{*/


#define GFXMMU_LUT104H_LO_SHIFT		4
#define GFXMMU_LUT104H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut104h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut105l LUT105L Graphic MMU LUT entry 105 low
@{*/


#define GFXMMU_LUT105L_LVB_SHIFT		16
#define GFXMMU_LUT105L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut105l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT105L_FVB_SHIFT		8
#define GFXMMU_LUT105L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut105l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT105L_EN Enable **/
#define GFXMMU_LUT105L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut105h LUT105H Graphic MMU LUT entry 105 high
@{*/


#define GFXMMU_LUT105H_LO_SHIFT		4
#define GFXMMU_LUT105H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut105h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut106l LUT106L Graphic MMU LUT entry 106 low
@{*/


#define GFXMMU_LUT106L_LVB_SHIFT		16
#define GFXMMU_LUT106L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut106l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT106L_FVB_SHIFT		8
#define GFXMMU_LUT106L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut106l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT106L_EN Enable **/
#define GFXMMU_LUT106L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut106h LUT106H Graphic MMU LUT entry 106 high
@{*/


#define GFXMMU_LUT106H_LO_SHIFT		4
#define GFXMMU_LUT106H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut106h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut107l LUT107L Graphic MMU LUT entry 107 low
@{*/


#define GFXMMU_LUT107L_LVB_SHIFT		16
#define GFXMMU_LUT107L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut107l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT107L_FVB_SHIFT		8
#define GFXMMU_LUT107L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut107l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT107L_EN Enable **/
#define GFXMMU_LUT107L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut107h LUT107H Graphic MMU LUT entry 107 high
@{*/


#define GFXMMU_LUT107H_LO_SHIFT		4
#define GFXMMU_LUT107H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut107h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut108l LUT108L Graphic MMU LUT entry 108 low
@{*/


#define GFXMMU_LUT108L_LVB_SHIFT		16
#define GFXMMU_LUT108L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut108l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT108L_FVB_SHIFT		8
#define GFXMMU_LUT108L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut108l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT108L_EN Enable **/
#define GFXMMU_LUT108L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut108h LUT108H Graphic MMU LUT entry 108 high
@{*/


#define GFXMMU_LUT108H_LO_SHIFT		4
#define GFXMMU_LUT108H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut108h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut109l LUT109L Graphic MMU LUT entry 109 low
@{*/


#define GFXMMU_LUT109L_LVB_SHIFT		16
#define GFXMMU_LUT109L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut109l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT109L_FVB_SHIFT		8
#define GFXMMU_LUT109L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut109l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT109L_EN Enable **/
#define GFXMMU_LUT109L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut109h LUT109H Graphic MMU LUT entry 109 high
@{*/


#define GFXMMU_LUT109H_LO_SHIFT		4
#define GFXMMU_LUT109H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut109h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut110l LUT110L Graphic MMU LUT entry 110 low
@{*/


#define GFXMMU_LUT110L_LVB_SHIFT		16
#define GFXMMU_LUT110L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut110l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT110L_FVB_SHIFT		8
#define GFXMMU_LUT110L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut110l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT110L_EN Enable **/
#define GFXMMU_LUT110L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut110h LUT110H Graphic MMU LUT entry 110 high
@{*/


#define GFXMMU_LUT110H_LO_SHIFT		4
#define GFXMMU_LUT110H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut110h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut111l LUT111L Graphic MMU LUT entry 111 low
@{*/


#define GFXMMU_LUT111L_LVB_SHIFT		16
#define GFXMMU_LUT111L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut111l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT111L_FVB_SHIFT		8
#define GFXMMU_LUT111L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut111l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT111L_EN Enable **/
#define GFXMMU_LUT111L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut111h LUT111H Graphic MMU LUT entry 111 high
@{*/


#define GFXMMU_LUT111H_LO_SHIFT		4
#define GFXMMU_LUT111H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut111h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut112l LUT112L Graphic MMU LUT entry 112 low
@{*/


#define GFXMMU_LUT112L_LVB_SHIFT		16
#define GFXMMU_LUT112L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut112l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT112L_FVB_SHIFT		8
#define GFXMMU_LUT112L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut112l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT112L_EN Enable **/
#define GFXMMU_LUT112L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut112h LUT112H Graphic MMU LUT entry 112 high
@{*/


#define GFXMMU_LUT112H_LO_SHIFT		4
#define GFXMMU_LUT112H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut112h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut113l LUT113L Graphic MMU LUT entry 113 low
@{*/


#define GFXMMU_LUT113L_LVB_SHIFT		16
#define GFXMMU_LUT113L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut113l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT113L_FVB_SHIFT		8
#define GFXMMU_LUT113L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut113l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT113L_EN Enable **/
#define GFXMMU_LUT113L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut113h LUT113H Graphic MMU LUT entry 113 high
@{*/


#define GFXMMU_LUT113H_LO_SHIFT		4
#define GFXMMU_LUT113H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut113h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut114l LUT114L Graphic MMU LUT entry 114 low
@{*/


#define GFXMMU_LUT114L_LVB_SHIFT		16
#define GFXMMU_LUT114L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut114l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT114L_FVB_SHIFT		8
#define GFXMMU_LUT114L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut114l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT114L_EN Enable **/
#define GFXMMU_LUT114L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut114h LUT114H Graphic MMU LUT entry 114 high
@{*/


#define GFXMMU_LUT114H_LO_SHIFT		4
#define GFXMMU_LUT114H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut114h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut115l LUT115L Graphic MMU LUT entry 115 low
@{*/


#define GFXMMU_LUT115L_LVB_SHIFT		16
#define GFXMMU_LUT115L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut115l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT115L_FVB_SHIFT		8
#define GFXMMU_LUT115L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut115l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT115L_EN Enable **/
#define GFXMMU_LUT115L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut115h LUT115H Graphic MMU LUT entry 115 high
@{*/


#define GFXMMU_LUT115H_LO_SHIFT		4
#define GFXMMU_LUT115H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut115h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut116l LUT116L Graphic MMU LUT entry 116 low
@{*/


#define GFXMMU_LUT116L_LVB_SHIFT		16
#define GFXMMU_LUT116L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut116l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT116L_FVB_SHIFT		8
#define GFXMMU_LUT116L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut116l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT116L_EN Enable **/
#define GFXMMU_LUT116L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut116h LUT116H Graphic MMU LUT entry 116 high
@{*/


#define GFXMMU_LUT116H_LO_SHIFT		4
#define GFXMMU_LUT116H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut116h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut117l LUT117L Graphic MMU LUT entry 117 low
@{*/


#define GFXMMU_LUT117L_LVB_SHIFT		16
#define GFXMMU_LUT117L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut117l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT117L_FVB_SHIFT		8
#define GFXMMU_LUT117L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut117l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT117L_EN Enable **/
#define GFXMMU_LUT117L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut117h LUT117H Graphic MMU LUT entry 117 high
@{*/


#define GFXMMU_LUT117H_LO_SHIFT		4
#define GFXMMU_LUT117H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut117h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut118l LUT118L Graphic MMU LUT entry 118 low
@{*/


#define GFXMMU_LUT118L_LVB_SHIFT		16
#define GFXMMU_LUT118L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut118l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT118L_FVB_SHIFT		8
#define GFXMMU_LUT118L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut118l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT118L_EN Enable **/
#define GFXMMU_LUT118L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut118h LUT118H Graphic MMU LUT entry 118 high
@{*/


#define GFXMMU_LUT118H_LO_SHIFT		4
#define GFXMMU_LUT118H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut118h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut119l LUT119L Graphic MMU LUT entry 119 low
@{*/


#define GFXMMU_LUT119L_LVB_SHIFT		16
#define GFXMMU_LUT119L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut119l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT119L_FVB_SHIFT		8
#define GFXMMU_LUT119L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut119l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT119L_EN Enable **/
#define GFXMMU_LUT119L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut119h LUT119H Graphic MMU LUT entry 119 high
@{*/


#define GFXMMU_LUT119H_LO_SHIFT		4
#define GFXMMU_LUT119H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut119h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut120l LUT120L Graphic MMU LUT entry 120 low
@{*/


#define GFXMMU_LUT120L_LVB_SHIFT		16
#define GFXMMU_LUT120L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut120l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT120L_FVB_SHIFT		8
#define GFXMMU_LUT120L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut120l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT120L_EN Enable **/
#define GFXMMU_LUT120L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut120h LUT120H Graphic MMU LUT entry 120 high
@{*/


#define GFXMMU_LUT120H_LO_SHIFT		4
#define GFXMMU_LUT120H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut120h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut121l LUT121L Graphic MMU LUT entry 121 low
@{*/


#define GFXMMU_LUT121L_LVB_SHIFT		16
#define GFXMMU_LUT121L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut121l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT121L_FVB_SHIFT		8
#define GFXMMU_LUT121L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut121l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT121L_EN Enable **/
#define GFXMMU_LUT121L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut121h LUT121H Graphic MMU LUT entry 121 high
@{*/


#define GFXMMU_LUT121H_LO_SHIFT		4
#define GFXMMU_LUT121H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut121h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut122l LUT122L Graphic MMU LUT entry 122 low
@{*/


#define GFXMMU_LUT122L_LVB_SHIFT		16
#define GFXMMU_LUT122L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut122l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT122L_FVB_SHIFT		8
#define GFXMMU_LUT122L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut122l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT122L_EN Enable **/
#define GFXMMU_LUT122L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut122h LUT122H Graphic MMU LUT entry 122 high
@{*/


#define GFXMMU_LUT122H_LO_SHIFT		4
#define GFXMMU_LUT122H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut122h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut123l LUT123L Graphic MMU LUT entry 123 low
@{*/


#define GFXMMU_LUT123L_LVB_SHIFT		16
#define GFXMMU_LUT123L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut123l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT123L_FVB_SHIFT		8
#define GFXMMU_LUT123L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut123l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT123L_EN Enable **/
#define GFXMMU_LUT123L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut123h LUT123H Graphic MMU LUT entry 123 high
@{*/


#define GFXMMU_LUT123H_LO_SHIFT		4
#define GFXMMU_LUT123H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut123h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut124l LUT124L Graphic MMU LUT entry 124 low
@{*/


#define GFXMMU_LUT124L_LVB_SHIFT		16
#define GFXMMU_LUT124L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut124l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT124L_FVB_SHIFT		8
#define GFXMMU_LUT124L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut124l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT124L_EN Enable **/
#define GFXMMU_LUT124L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut124h LUT124H Graphic MMU LUT entry 124 high
@{*/


#define GFXMMU_LUT124H_LO_SHIFT		4
#define GFXMMU_LUT124H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut124h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut125l LUT125L Graphic MMU LUT entry 125 low
@{*/


#define GFXMMU_LUT125L_LVB_SHIFT		16
#define GFXMMU_LUT125L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut125l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT125L_FVB_SHIFT		8
#define GFXMMU_LUT125L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut125l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT125L_EN Enable **/
#define GFXMMU_LUT125L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut125h LUT125H Graphic MMU LUT entry 125 high
@{*/


#define GFXMMU_LUT125H_LO_SHIFT		4
#define GFXMMU_LUT125H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut125h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut126l LUT126L Graphic MMU LUT entry 126 low
@{*/


#define GFXMMU_LUT126L_LVB_SHIFT		16
#define GFXMMU_LUT126L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut126l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT126L_FVB_SHIFT		8
#define GFXMMU_LUT126L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut126l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT126L_EN Enable **/
#define GFXMMU_LUT126L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut126h LUT126H Graphic MMU LUT entry 126 high
@{*/


#define GFXMMU_LUT126H_LO_SHIFT		4
#define GFXMMU_LUT126H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut126h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut127l LUT127L Graphic MMU LUT entry 127 low
@{*/


#define GFXMMU_LUT127L_LVB_SHIFT		16
#define GFXMMU_LUT127L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut127l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT127L_FVB_SHIFT		8
#define GFXMMU_LUT127L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut127l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT127L_EN Enable **/
#define GFXMMU_LUT127L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut127h LUT127H Graphic MMU LUT entry 127 high
@{*/


#define GFXMMU_LUT127H_LO_SHIFT		4
#define GFXMMU_LUT127H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut127h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut128l LUT128L Graphic MMU LUT entry 128 low
@{*/


#define GFXMMU_LUT128L_LVB_SHIFT		16
#define GFXMMU_LUT128L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut128l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT128L_FVB_SHIFT		8
#define GFXMMU_LUT128L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut128l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT128L_EN Enable **/
#define GFXMMU_LUT128L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut128h LUT128H Graphic MMU LUT entry 128 high
@{*/


#define GFXMMU_LUT128H_LO_SHIFT		4
#define GFXMMU_LUT128H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut128h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut129l LUT129L Graphic MMU LUT entry 129 low
@{*/


#define GFXMMU_LUT129L_LVB_SHIFT		16
#define GFXMMU_LUT129L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut129l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT129L_FVB_SHIFT		8
#define GFXMMU_LUT129L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut129l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT129L_EN Enable **/
#define GFXMMU_LUT129L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut129h LUT129H Graphic MMU LUT entry 129 high
@{*/


#define GFXMMU_LUT129H_LO_SHIFT		4
#define GFXMMU_LUT129H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut129h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut130l LUT130L Graphic MMU LUT entry 130 low
@{*/


#define GFXMMU_LUT130L_LVB_SHIFT		16
#define GFXMMU_LUT130L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut130l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT130L_FVB_SHIFT		8
#define GFXMMU_LUT130L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut130l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT130L_EN Enable **/
#define GFXMMU_LUT130L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut130h LUT130H Graphic MMU LUT entry 130 high
@{*/


#define GFXMMU_LUT130H_LO_SHIFT		4
#define GFXMMU_LUT130H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut130h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut131l LUT131L Graphic MMU LUT entry 131 low
@{*/


#define GFXMMU_LUT131L_LVB_SHIFT		16
#define GFXMMU_LUT131L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut131l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT131L_FVB_SHIFT		8
#define GFXMMU_LUT131L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut131l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT131L_EN Enable **/
#define GFXMMU_LUT131L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut131h LUT131H Graphic MMU LUT entry 131 high
@{*/


#define GFXMMU_LUT131H_LO_SHIFT		4
#define GFXMMU_LUT131H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut131h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut132l LUT132L Graphic MMU LUT entry 132 low
@{*/


#define GFXMMU_LUT132L_LVB_SHIFT		16
#define GFXMMU_LUT132L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut132l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT132L_FVB_SHIFT		8
#define GFXMMU_LUT132L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut132l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT132L_EN Enable **/
#define GFXMMU_LUT132L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut132h LUT132H Graphic MMU LUT entry 132 high
@{*/


#define GFXMMU_LUT132H_LO_SHIFT		4
#define GFXMMU_LUT132H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut132h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut133l LUT133L Graphic MMU LUT entry 133 low
@{*/


#define GFXMMU_LUT133L_LVB_SHIFT		16
#define GFXMMU_LUT133L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut133l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT133L_FVB_SHIFT		8
#define GFXMMU_LUT133L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut133l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT133L_EN Enable **/
#define GFXMMU_LUT133L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut133h LUT133H Graphic MMU LUT entry 133 high
@{*/


#define GFXMMU_LUT133H_LO_SHIFT		4
#define GFXMMU_LUT133H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut133h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut134l LUT134L Graphic MMU LUT entry 134 low
@{*/


#define GFXMMU_LUT134L_LVB_SHIFT		16
#define GFXMMU_LUT134L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut134l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT134L_FVB_SHIFT		8
#define GFXMMU_LUT134L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut134l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT134L_EN Enable **/
#define GFXMMU_LUT134L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut134h LUT134H Graphic MMU LUT entry 134 high
@{*/


#define GFXMMU_LUT134H_LO_SHIFT		4
#define GFXMMU_LUT134H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut134h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut135l LUT135L Graphic MMU LUT entry 135 low
@{*/


#define GFXMMU_LUT135L_LVB_SHIFT		16
#define GFXMMU_LUT135L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut135l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT135L_FVB_SHIFT		8
#define GFXMMU_LUT135L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut135l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT135L_EN Enable **/
#define GFXMMU_LUT135L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut135h LUT135H Graphic MMU LUT entry 135 high
@{*/


#define GFXMMU_LUT135H_LO_SHIFT		4
#define GFXMMU_LUT135H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut135h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut136l LUT136L Graphic MMU LUT entry 136 low
@{*/


#define GFXMMU_LUT136L_LVB_SHIFT		16
#define GFXMMU_LUT136L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut136l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT136L_FVB_SHIFT		8
#define GFXMMU_LUT136L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut136l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT136L_EN Enable **/
#define GFXMMU_LUT136L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut136h LUT136H Graphic MMU LUT entry 136 high
@{*/


#define GFXMMU_LUT136H_LO_SHIFT		4
#define GFXMMU_LUT136H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut136h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut137l LUT137L Graphic MMU LUT entry 137 low
@{*/


#define GFXMMU_LUT137L_LVB_SHIFT		16
#define GFXMMU_LUT137L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut137l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT137L_FVB_SHIFT		8
#define GFXMMU_LUT137L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut137l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT137L_EN Enable **/
#define GFXMMU_LUT137L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut137h LUT137H Graphic MMU LUT entry 137 high
@{*/


#define GFXMMU_LUT137H_LO_SHIFT		4
#define GFXMMU_LUT137H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut137h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut138l LUT138L Graphic MMU LUT entry 138 low
@{*/


#define GFXMMU_LUT138L_LVB_SHIFT		16
#define GFXMMU_LUT138L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut138l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT138L_FVB_SHIFT		8
#define GFXMMU_LUT138L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut138l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT138L_EN Enable **/
#define GFXMMU_LUT138L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut138h LUT138H Graphic MMU LUT entry 138 high
@{*/


#define GFXMMU_LUT138H_LO_SHIFT		4
#define GFXMMU_LUT138H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut138h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut139l LUT139L Graphic MMU LUT entry 139 low
@{*/


#define GFXMMU_LUT139L_LVB_SHIFT		16
#define GFXMMU_LUT139L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut139l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT139L_FVB_SHIFT		8
#define GFXMMU_LUT139L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut139l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT139L_EN Enable **/
#define GFXMMU_LUT139L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut139h LUT139H Graphic MMU LUT entry 139 high
@{*/


#define GFXMMU_LUT139H_LO_SHIFT		4
#define GFXMMU_LUT139H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut139h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut140l LUT140L Graphic MMU LUT entry 140 low
@{*/


#define GFXMMU_LUT140L_LVB_SHIFT		16
#define GFXMMU_LUT140L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut140l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT140L_FVB_SHIFT		8
#define GFXMMU_LUT140L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut140l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT140L_EN Enable **/
#define GFXMMU_LUT140L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut140h LUT140H Graphic MMU LUT entry 140 high
@{*/


#define GFXMMU_LUT140H_LO_SHIFT		4
#define GFXMMU_LUT140H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut140h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut141l LUT141L Graphic MMU LUT entry 141 low
@{*/


#define GFXMMU_LUT141L_LVB_SHIFT		16
#define GFXMMU_LUT141L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut141l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT141L_FVB_SHIFT		8
#define GFXMMU_LUT141L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut141l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT141L_EN Enable **/
#define GFXMMU_LUT141L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut141h LUT141H Graphic MMU LUT entry 141 high
@{*/


#define GFXMMU_LUT141H_LO_SHIFT		4
#define GFXMMU_LUT141H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut141h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut142l LUT142L Graphic MMU LUT entry 142 low
@{*/


#define GFXMMU_LUT142L_LVB_SHIFT		16
#define GFXMMU_LUT142L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut142l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT142L_FVB_SHIFT		8
#define GFXMMU_LUT142L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut142l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT142L_EN Enable **/
#define GFXMMU_LUT142L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut142h LUT142H Graphic MMU LUT entry 142 high
@{*/


#define GFXMMU_LUT142H_LO_SHIFT		4
#define GFXMMU_LUT142H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut142h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut143l LUT143L Graphic MMU LUT entry 143 low
@{*/


#define GFXMMU_LUT143L_LVB_SHIFT		16
#define GFXMMU_LUT143L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut143l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT143L_FVB_SHIFT		8
#define GFXMMU_LUT143L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut143l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT143L_EN Enable **/
#define GFXMMU_LUT143L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut143h LUT143H Graphic MMU LUT entry 143 high
@{*/


#define GFXMMU_LUT143H_LO_SHIFT		4
#define GFXMMU_LUT143H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut143h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut144l LUT144L Graphic MMU LUT entry 144 low
@{*/


#define GFXMMU_LUT144L_LVB_SHIFT		16
#define GFXMMU_LUT144L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut144l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT144L_FVB_SHIFT		8
#define GFXMMU_LUT144L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut144l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT144L_EN Enable **/
#define GFXMMU_LUT144L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut144h LUT144H Graphic MMU LUT entry 144 high
@{*/


#define GFXMMU_LUT144H_LO_SHIFT		4
#define GFXMMU_LUT144H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut144h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut145l LUT145L Graphic MMU LUT entry 145 low
@{*/


#define GFXMMU_LUT145L_LVB_SHIFT		16
#define GFXMMU_LUT145L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut145l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT145L_FVB_SHIFT		8
#define GFXMMU_LUT145L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut145l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT145L_EN Enable **/
#define GFXMMU_LUT145L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut145h LUT145H Graphic MMU LUT entry 145 high
@{*/


#define GFXMMU_LUT145H_LO_SHIFT		4
#define GFXMMU_LUT145H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut145h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut146l LUT146L Graphic MMU LUT entry 146 low
@{*/


#define GFXMMU_LUT146L_LVB_SHIFT		16
#define GFXMMU_LUT146L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut146l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT146L_FVB_SHIFT		8
#define GFXMMU_LUT146L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut146l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT146L_EN Enable **/
#define GFXMMU_LUT146L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut146h LUT146H Graphic MMU LUT entry 146 high
@{*/


#define GFXMMU_LUT146H_LO_SHIFT		4
#define GFXMMU_LUT146H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut146h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut147l LUT147L Graphic MMU LUT entry 147 low
@{*/


#define GFXMMU_LUT147L_LVB_SHIFT		16
#define GFXMMU_LUT147L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut147l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT147L_FVB_SHIFT		8
#define GFXMMU_LUT147L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut147l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT147L_EN Enable **/
#define GFXMMU_LUT147L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut147h LUT147H Graphic MMU LUT entry 147 high
@{*/


#define GFXMMU_LUT147H_LO_SHIFT		4
#define GFXMMU_LUT147H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut147h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut148l LUT148L Graphic MMU LUT entry 148 low
@{*/


#define GFXMMU_LUT148L_LVB_SHIFT		16
#define GFXMMU_LUT148L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut148l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT148L_FVB_SHIFT		8
#define GFXMMU_LUT148L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut148l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT148L_EN Enable **/
#define GFXMMU_LUT148L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut148h LUT148H Graphic MMU LUT entry 148 high
@{*/


#define GFXMMU_LUT148H_LO_SHIFT		4
#define GFXMMU_LUT148H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut148h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut149l LUT149L Graphic MMU LUT entry 149 low
@{*/


#define GFXMMU_LUT149L_LVB_SHIFT		16
#define GFXMMU_LUT149L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut149l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT149L_FVB_SHIFT		8
#define GFXMMU_LUT149L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut149l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT149L_EN Enable **/
#define GFXMMU_LUT149L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut149h LUT149H Graphic MMU LUT entry 149 high
@{*/


#define GFXMMU_LUT149H_LO_SHIFT		4
#define GFXMMU_LUT149H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut149h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut150l LUT150L Graphic MMU LUT entry 150 low
@{*/


#define GFXMMU_LUT150L_LVB_SHIFT		16
#define GFXMMU_LUT150L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut150l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT150L_FVB_SHIFT		8
#define GFXMMU_LUT150L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut150l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT150L_EN Enable **/
#define GFXMMU_LUT150L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut150h LUT150H Graphic MMU LUT entry 150 high
@{*/


#define GFXMMU_LUT150H_LO_SHIFT		4
#define GFXMMU_LUT150H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut150h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut151l LUT151L Graphic MMU LUT entry 151 low
@{*/


#define GFXMMU_LUT151L_LVB_SHIFT		16
#define GFXMMU_LUT151L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut151l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT151L_FVB_SHIFT		8
#define GFXMMU_LUT151L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut151l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT151L_EN Enable **/
#define GFXMMU_LUT151L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut151h LUT151H Graphic MMU LUT entry 151 high
@{*/


#define GFXMMU_LUT151H_LO_SHIFT		4
#define GFXMMU_LUT151H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut151h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut152l LUT152L Graphic MMU LUT entry 152 low
@{*/


#define GFXMMU_LUT152L_LVB_SHIFT		16
#define GFXMMU_LUT152L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut152l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT152L_FVB_SHIFT		8
#define GFXMMU_LUT152L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut152l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT152L_EN Enable **/
#define GFXMMU_LUT152L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut152h LUT152H Graphic MMU LUT entry 152 high
@{*/


#define GFXMMU_LUT152H_LO_SHIFT		4
#define GFXMMU_LUT152H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut152h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut153l LUT153L Graphic MMU LUT entry 153 low
@{*/


#define GFXMMU_LUT153L_LVB_SHIFT		16
#define GFXMMU_LUT153L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut153l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT153L_FVB_SHIFT		8
#define GFXMMU_LUT153L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut153l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT153L_EN Enable **/
#define GFXMMU_LUT153L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut153h LUT153H Graphic MMU LUT entry 153 high
@{*/


#define GFXMMU_LUT153H_LO_SHIFT		4
#define GFXMMU_LUT153H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut153h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut154l LUT154L Graphic MMU LUT entry 154 low
@{*/


#define GFXMMU_LUT154L_LVB_SHIFT		16
#define GFXMMU_LUT154L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut154l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT154L_FVB_SHIFT		8
#define GFXMMU_LUT154L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut154l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT154L_EN Enable **/
#define GFXMMU_LUT154L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut154h LUT154H Graphic MMU LUT entry 154 high
@{*/


#define GFXMMU_LUT154H_LO_SHIFT		4
#define GFXMMU_LUT154H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut154h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut155l LUT155L Graphic MMU LUT entry 155 low
@{*/


#define GFXMMU_LUT155L_LVB_SHIFT		16
#define GFXMMU_LUT155L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut155l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT155L_FVB_SHIFT		8
#define GFXMMU_LUT155L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut155l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT155L_EN Enable **/
#define GFXMMU_LUT155L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut155h LUT155H Graphic MMU LUT entry 155 high
@{*/


#define GFXMMU_LUT155H_LO_SHIFT		4
#define GFXMMU_LUT155H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut155h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut156l LUT156L Graphic MMU LUT entry 156 low
@{*/


#define GFXMMU_LUT156L_LVB_SHIFT		16
#define GFXMMU_LUT156L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut156l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT156L_FVB_SHIFT		8
#define GFXMMU_LUT156L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut156l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT156L_EN Enable **/
#define GFXMMU_LUT156L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut156h LUT156H Graphic MMU LUT entry 156 high
@{*/


#define GFXMMU_LUT156H_LO_SHIFT		4
#define GFXMMU_LUT156H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut156h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut157l LUT157L Graphic MMU LUT entry 157 low
@{*/


#define GFXMMU_LUT157L_LVB_SHIFT		16
#define GFXMMU_LUT157L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut157l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT157L_FVB_SHIFT		8
#define GFXMMU_LUT157L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut157l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT157L_EN Enable **/
#define GFXMMU_LUT157L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut157h LUT157H Graphic MMU LUT entry 157 high
@{*/


#define GFXMMU_LUT157H_LO_SHIFT		4
#define GFXMMU_LUT157H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut157h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut158l LUT158L Graphic MMU LUT entry 158 low
@{*/


#define GFXMMU_LUT158L_LVB_SHIFT		16
#define GFXMMU_LUT158L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut158l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT158L_FVB_SHIFT		8
#define GFXMMU_LUT158L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut158l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT158L_EN Enable **/
#define GFXMMU_LUT158L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut158h LUT158H Graphic MMU LUT entry 158 high
@{*/


#define GFXMMU_LUT158H_LO_SHIFT		4
#define GFXMMU_LUT158H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut158h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut159l LUT159L Graphic MMU LUT entry 159 low
@{*/


#define GFXMMU_LUT159L_LVB_SHIFT		16
#define GFXMMU_LUT159L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut159l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT159L_FVB_SHIFT		8
#define GFXMMU_LUT159L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut159l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT159L_EN Enable **/
#define GFXMMU_LUT159L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut159h LUT159H Graphic MMU LUT entry 159 high
@{*/


#define GFXMMU_LUT159H_LO_SHIFT		4
#define GFXMMU_LUT159H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut159h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut160l LUT160L Graphic MMU LUT entry 160 low
@{*/


#define GFXMMU_LUT160L_LVB_SHIFT		16
#define GFXMMU_LUT160L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut160l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT160L_FVB_SHIFT		8
#define GFXMMU_LUT160L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut160l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT160L_EN Enable **/
#define GFXMMU_LUT160L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut160h LUT160H Graphic MMU LUT entry 160 high
@{*/


#define GFXMMU_LUT160H_LO_SHIFT		4
#define GFXMMU_LUT160H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut160h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut161l LUT161L Graphic MMU LUT entry 161 low
@{*/


#define GFXMMU_LUT161L_LVB_SHIFT		16
#define GFXMMU_LUT161L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut161l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT161L_FVB_SHIFT		8
#define GFXMMU_LUT161L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut161l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT161L_EN Enable **/
#define GFXMMU_LUT161L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut161h LUT161H Graphic MMU LUT entry 161 high
@{*/


#define GFXMMU_LUT161H_LO_SHIFT		4
#define GFXMMU_LUT161H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut161h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut162l LUT162L Graphic MMU LUT entry 162 low
@{*/


#define GFXMMU_LUT162L_LVB_SHIFT		16
#define GFXMMU_LUT162L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut162l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT162L_FVB_SHIFT		8
#define GFXMMU_LUT162L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut162l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT162L_EN Enable **/
#define GFXMMU_LUT162L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut162h LUT162H Graphic MMU LUT entry 162 high
@{*/


#define GFXMMU_LUT162H_LO_SHIFT		4
#define GFXMMU_LUT162H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut162h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut163l LUT163L Graphic MMU LUT entry 163 low
@{*/


#define GFXMMU_LUT163L_LVB_SHIFT		16
#define GFXMMU_LUT163L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut163l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT163L_FVB_SHIFT		8
#define GFXMMU_LUT163L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut163l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT163L_EN Enable **/
#define GFXMMU_LUT163L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut163h LUT163H Graphic MMU LUT entry 163 high
@{*/


#define GFXMMU_LUT163H_LO_SHIFT		4
#define GFXMMU_LUT163H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut163h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut164l LUT164L Graphic MMU LUT entry 164 low
@{*/


#define GFXMMU_LUT164L_LVB_SHIFT		16
#define GFXMMU_LUT164L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut164l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT164L_FVB_SHIFT		8
#define GFXMMU_LUT164L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut164l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT164L_EN Enable **/
#define GFXMMU_LUT164L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut164h LUT164H Graphic MMU LUT entry 164 high
@{*/


#define GFXMMU_LUT164H_LO_SHIFT		4
#define GFXMMU_LUT164H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut164h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut165l LUT165L Graphic MMU LUT entry 165 low
@{*/


#define GFXMMU_LUT165L_LVB_SHIFT		16
#define GFXMMU_LUT165L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut165l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT165L_FVB_SHIFT		8
#define GFXMMU_LUT165L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut165l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT165L_EN Enable **/
#define GFXMMU_LUT165L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut165h LUT165H Graphic MMU LUT entry 165 high
@{*/


#define GFXMMU_LUT165H_LO_SHIFT		4
#define GFXMMU_LUT165H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut165h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut166l LUT166L Graphic MMU LUT entry 166 low
@{*/


#define GFXMMU_LUT166L_LVB_SHIFT		16
#define GFXMMU_LUT166L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut166l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT166L_FVB_SHIFT		8
#define GFXMMU_LUT166L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut166l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT166L_EN Enable **/
#define GFXMMU_LUT166L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut166h LUT166H Graphic MMU LUT entry 166 high
@{*/


#define GFXMMU_LUT166H_LO_SHIFT		4
#define GFXMMU_LUT166H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut166h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut167l LUT167L Graphic MMU LUT entry 167 low
@{*/


#define GFXMMU_LUT167L_LVB_SHIFT		16
#define GFXMMU_LUT167L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut167l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT167L_FVB_SHIFT		8
#define GFXMMU_LUT167L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut167l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT167L_EN Enable **/
#define GFXMMU_LUT167L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut167h LUT167H Graphic MMU LUT entry 167 high
@{*/


#define GFXMMU_LUT167H_LO_SHIFT		4
#define GFXMMU_LUT167H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut167h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut168l LUT168L Graphic MMU LUT entry 168 low
@{*/


#define GFXMMU_LUT168L_LVB_SHIFT		16
#define GFXMMU_LUT168L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut168l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT168L_FVB_SHIFT		8
#define GFXMMU_LUT168L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut168l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT168L_EN Enable **/
#define GFXMMU_LUT168L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut168h LUT168H Graphic MMU LUT entry 168 high
@{*/


#define GFXMMU_LUT168H_LO_SHIFT		4
#define GFXMMU_LUT168H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut168h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut169l LUT169L Graphic MMU LUT entry 169 low
@{*/


#define GFXMMU_LUT169L_LVB_SHIFT		16
#define GFXMMU_LUT169L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut169l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT169L_FVB_SHIFT		8
#define GFXMMU_LUT169L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut169l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT169L_EN Enable **/
#define GFXMMU_LUT169L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut169h LUT169H Graphic MMU LUT entry 169 high
@{*/


#define GFXMMU_LUT169H_LO_SHIFT		4
#define GFXMMU_LUT169H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut169h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut170l LUT170L Graphic MMU LUT entry 170 low
@{*/


#define GFXMMU_LUT170L_LVB_SHIFT		16
#define GFXMMU_LUT170L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut170l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT170L_FVB_SHIFT		8
#define GFXMMU_LUT170L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut170l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT170L_EN Enable **/
#define GFXMMU_LUT170L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut170h LUT170H Graphic MMU LUT entry 170 high
@{*/


#define GFXMMU_LUT170H_LO_SHIFT		4
#define GFXMMU_LUT170H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut170h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut171l LUT171L Graphic MMU LUT entry 171 low
@{*/


#define GFXMMU_LUT171L_LVB_SHIFT		16
#define GFXMMU_LUT171L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut171l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT171L_FVB_SHIFT		8
#define GFXMMU_LUT171L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut171l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT171L_EN Enable **/
#define GFXMMU_LUT171L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut171h LUT171H Graphic MMU LUT entry 171 high
@{*/


#define GFXMMU_LUT171H_LO_SHIFT		4
#define GFXMMU_LUT171H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut171h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut172l LUT172L Graphic MMU LUT entry 172 low
@{*/


#define GFXMMU_LUT172L_LVB_SHIFT		16
#define GFXMMU_LUT172L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut172l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT172L_FVB_SHIFT		8
#define GFXMMU_LUT172L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut172l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT172L_EN Enable **/
#define GFXMMU_LUT172L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut172h LUT172H Graphic MMU LUT entry 172 high
@{*/


#define GFXMMU_LUT172H_LO_SHIFT		4
#define GFXMMU_LUT172H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut172h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut173l LUT173L Graphic MMU LUT entry 173 low
@{*/


#define GFXMMU_LUT173L_LVB_SHIFT		16
#define GFXMMU_LUT173L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut173l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT173L_FVB_SHIFT		8
#define GFXMMU_LUT173L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut173l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT173L_EN Enable **/
#define GFXMMU_LUT173L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut173h LUT173H Graphic MMU LUT entry 173 high
@{*/


#define GFXMMU_LUT173H_LO_SHIFT		4
#define GFXMMU_LUT173H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut173h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut174l LUT174L Graphic MMU LUT entry 174 low
@{*/


#define GFXMMU_LUT174L_LVB_SHIFT		16
#define GFXMMU_LUT174L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut174l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT174L_FVB_SHIFT		8
#define GFXMMU_LUT174L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut174l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT174L_EN Enable **/
#define GFXMMU_LUT174L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut174h LUT174H Graphic MMU LUT entry 174 high
@{*/


#define GFXMMU_LUT174H_LO_SHIFT		4
#define GFXMMU_LUT174H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut174h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut175l LUT175L Graphic MMU LUT entry 175 low
@{*/


#define GFXMMU_LUT175L_LVB_SHIFT		16
#define GFXMMU_LUT175L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut175l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT175L_FVB_SHIFT		8
#define GFXMMU_LUT175L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut175l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT175L_EN Enable **/
#define GFXMMU_LUT175L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut175h LUT175H Graphic MMU LUT entry 175 high
@{*/


#define GFXMMU_LUT175H_LO_SHIFT		4
#define GFXMMU_LUT175H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut175h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut176l LUT176L Graphic MMU LUT entry 176 low
@{*/


#define GFXMMU_LUT176L_LVB_SHIFT		16
#define GFXMMU_LUT176L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut176l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT176L_FVB_SHIFT		8
#define GFXMMU_LUT176L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut176l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT176L_EN Enable **/
#define GFXMMU_LUT176L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut176h LUT176H Graphic MMU LUT entry 176 high
@{*/


#define GFXMMU_LUT176H_LO_SHIFT		4
#define GFXMMU_LUT176H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut176h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut177l LUT177L Graphic MMU LUT entry 177 low
@{*/


#define GFXMMU_LUT177L_LVB_SHIFT		16
#define GFXMMU_LUT177L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut177l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT177L_FVB_SHIFT		8
#define GFXMMU_LUT177L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut177l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT177L_EN Enable **/
#define GFXMMU_LUT177L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut177h LUT177H Graphic MMU LUT entry 177 high
@{*/


#define GFXMMU_LUT177H_LO_SHIFT		4
#define GFXMMU_LUT177H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut177h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut178l LUT178L Graphic MMU LUT entry 178 low
@{*/


#define GFXMMU_LUT178L_LVB_SHIFT		16
#define GFXMMU_LUT178L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut178l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT178L_FVB_SHIFT		8
#define GFXMMU_LUT178L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut178l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT178L_EN Enable **/
#define GFXMMU_LUT178L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut178h LUT178H Graphic MMU LUT entry 178 high
@{*/


#define GFXMMU_LUT178H_LO_SHIFT		4
#define GFXMMU_LUT178H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut178h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut179l LUT179L Graphic MMU LUT entry 179 low
@{*/


#define GFXMMU_LUT179L_LVB_SHIFT		16
#define GFXMMU_LUT179L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut179l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT179L_FVB_SHIFT		8
#define GFXMMU_LUT179L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut179l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT179L_EN Enable **/
#define GFXMMU_LUT179L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut179h LUT179H Graphic MMU LUT entry 179 high
@{*/


#define GFXMMU_LUT179H_LO_SHIFT		4
#define GFXMMU_LUT179H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut179h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut180l LUT180L Graphic MMU LUT entry 180 low
@{*/


#define GFXMMU_LUT180L_LVB_SHIFT		16
#define GFXMMU_LUT180L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut180l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT180L_FVB_SHIFT		8
#define GFXMMU_LUT180L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut180l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT180L_EN Enable **/
#define GFXMMU_LUT180L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut180h LUT180H Graphic MMU LUT entry 180 high
@{*/


#define GFXMMU_LUT180H_LO_SHIFT		4
#define GFXMMU_LUT180H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut180h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut181l LUT181L Graphic MMU LUT entry 181 low
@{*/


#define GFXMMU_LUT181L_LVB_SHIFT		16
#define GFXMMU_LUT181L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut181l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT181L_FVB_SHIFT		8
#define GFXMMU_LUT181L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut181l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT181L_EN Enable **/
#define GFXMMU_LUT181L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut181h LUT181H Graphic MMU LUT entry 181 high
@{*/


#define GFXMMU_LUT181H_LO_SHIFT		4
#define GFXMMU_LUT181H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut181h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut182l LUT182L Graphic MMU LUT entry 182 low
@{*/


#define GFXMMU_LUT182L_LVB_SHIFT		16
#define GFXMMU_LUT182L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut182l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT182L_FVB_SHIFT		8
#define GFXMMU_LUT182L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut182l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT182L_EN Enable **/
#define GFXMMU_LUT182L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut182h LUT182H Graphic MMU LUT entry 182 high
@{*/


#define GFXMMU_LUT182H_LO_SHIFT		4
#define GFXMMU_LUT182H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut182h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut183l LUT183L Graphic MMU LUT entry 183 low
@{*/


#define GFXMMU_LUT183L_LVB_SHIFT		16
#define GFXMMU_LUT183L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut183l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT183L_FVB_SHIFT		8
#define GFXMMU_LUT183L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut183l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT183L_EN Enable **/
#define GFXMMU_LUT183L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut183h LUT183H Graphic MMU LUT entry 183 high
@{*/


#define GFXMMU_LUT183H_LO_SHIFT		4
#define GFXMMU_LUT183H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut183h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut184l LUT184L Graphic MMU LUT entry 184 low
@{*/


#define GFXMMU_LUT184L_LVB_SHIFT		16
#define GFXMMU_LUT184L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut184l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT184L_FVB_SHIFT		8
#define GFXMMU_LUT184L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut184l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT184L_EN Enable **/
#define GFXMMU_LUT184L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut184h LUT184H Graphic MMU LUT entry 184 high
@{*/


#define GFXMMU_LUT184H_LO_SHIFT		4
#define GFXMMU_LUT184H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut184h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut185l LUT185L Graphic MMU LUT entry 185 low
@{*/


#define GFXMMU_LUT185L_LVB_SHIFT		16
#define GFXMMU_LUT185L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut185l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT185L_FVB_SHIFT		8
#define GFXMMU_LUT185L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut185l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT185L_EN Enable **/
#define GFXMMU_LUT185L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut185h LUT185H Graphic MMU LUT entry 185 high
@{*/


#define GFXMMU_LUT185H_LO_SHIFT		4
#define GFXMMU_LUT185H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut185h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut186l LUT186L Graphic MMU LUT entry 186 low
@{*/


#define GFXMMU_LUT186L_LVB_SHIFT		16
#define GFXMMU_LUT186L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut186l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT186L_FVB_SHIFT		8
#define GFXMMU_LUT186L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut186l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT186L_EN Enable **/
#define GFXMMU_LUT186L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut186h LUT186H Graphic MMU LUT entry 186 high
@{*/


#define GFXMMU_LUT186H_LO_SHIFT		4
#define GFXMMU_LUT186H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut186h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut187l LUT187L Graphic MMU LUT entry 187 low
@{*/


#define GFXMMU_LUT187L_LVB_SHIFT		16
#define GFXMMU_LUT187L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut187l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT187L_FVB_SHIFT		8
#define GFXMMU_LUT187L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut187l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT187L_EN Enable **/
#define GFXMMU_LUT187L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut187h LUT187H Graphic MMU LUT entry 187 high
@{*/


#define GFXMMU_LUT187H_LO_SHIFT		4
#define GFXMMU_LUT187H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut187h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut188l LUT188L Graphic MMU LUT entry 188 low
@{*/


#define GFXMMU_LUT188L_LVB_SHIFT		16
#define GFXMMU_LUT188L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut188l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT188L_FVB_SHIFT		8
#define GFXMMU_LUT188L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut188l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT188L_EN Enable **/
#define GFXMMU_LUT188L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut188h LUT188H Graphic MMU LUT entry 188 high
@{*/


#define GFXMMU_LUT188H_LO_SHIFT		4
#define GFXMMU_LUT188H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut188h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut189l LUT189L Graphic MMU LUT entry 189 low
@{*/


#define GFXMMU_LUT189L_LVB_SHIFT		16
#define GFXMMU_LUT189L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut189l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT189L_FVB_SHIFT		8
#define GFXMMU_LUT189L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut189l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT189L_EN Enable **/
#define GFXMMU_LUT189L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut189h LUT189H Graphic MMU LUT entry 189 high
@{*/


#define GFXMMU_LUT189H_LO_SHIFT		4
#define GFXMMU_LUT189H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut189h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut190l LUT190L Graphic MMU LUT entry 190 low
@{*/


#define GFXMMU_LUT190L_LVB_SHIFT		16
#define GFXMMU_LUT190L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut190l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT190L_FVB_SHIFT		8
#define GFXMMU_LUT190L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut190l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT190L_EN Enable **/
#define GFXMMU_LUT190L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut190h LUT190H Graphic MMU LUT entry 190 high
@{*/


#define GFXMMU_LUT190H_LO_SHIFT		4
#define GFXMMU_LUT190H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut190h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut191l LUT191L Graphic MMU LUT entry 191 low
@{*/


#define GFXMMU_LUT191L_LVB_SHIFT		16
#define GFXMMU_LUT191L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut191l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT191L_FVB_SHIFT		8
#define GFXMMU_LUT191L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut191l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT191L_EN Enable **/
#define GFXMMU_LUT191L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut191h LUT191H Graphic MMU LUT entry 191 high
@{*/


#define GFXMMU_LUT191H_LO_SHIFT		4
#define GFXMMU_LUT191H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut191h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut192l LUT192L Graphic MMU LUT entry 192 low
@{*/


#define GFXMMU_LUT192L_LVB_SHIFT		16
#define GFXMMU_LUT192L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut192l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT192L_FVB_SHIFT		8
#define GFXMMU_LUT192L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut192l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT192L_EN Enable **/
#define GFXMMU_LUT192L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut192h LUT192H Graphic MMU LUT entry 192 high
@{*/


#define GFXMMU_LUT192H_LO_SHIFT		4
#define GFXMMU_LUT192H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut192h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut193l LUT193L Graphic MMU LUT entry 193 low
@{*/


#define GFXMMU_LUT193L_LVB_SHIFT		16
#define GFXMMU_LUT193L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut193l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT193L_FVB_SHIFT		8
#define GFXMMU_LUT193L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut193l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT193L_EN Enable **/
#define GFXMMU_LUT193L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut193h LUT193H Graphic MMU LUT entry 193 high
@{*/


#define GFXMMU_LUT193H_LO_SHIFT		4
#define GFXMMU_LUT193H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut193h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut194l LUT194L Graphic MMU LUT entry 194 low
@{*/


#define GFXMMU_LUT194L_LVB_SHIFT		16
#define GFXMMU_LUT194L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut194l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT194L_FVB_SHIFT		8
#define GFXMMU_LUT194L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut194l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT194L_EN Enable **/
#define GFXMMU_LUT194L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut194h LUT194H Graphic MMU LUT entry 194 high
@{*/


#define GFXMMU_LUT194H_LO_SHIFT		4
#define GFXMMU_LUT194H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut194h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut195l LUT195L Graphic MMU LUT entry 195 low
@{*/


#define GFXMMU_LUT195L_LVB_SHIFT		16
#define GFXMMU_LUT195L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut195l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT195L_FVB_SHIFT		8
#define GFXMMU_LUT195L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut195l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT195L_EN Enable **/
#define GFXMMU_LUT195L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut195h LUT195H Graphic MMU LUT entry 195 high
@{*/


#define GFXMMU_LUT195H_LO_SHIFT		4
#define GFXMMU_LUT195H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut195h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut196l LUT196L Graphic MMU LUT entry 196 low
@{*/


#define GFXMMU_LUT196L_LVB_SHIFT		16
#define GFXMMU_LUT196L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut196l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT196L_FVB_SHIFT		8
#define GFXMMU_LUT196L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut196l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT196L_EN Enable **/
#define GFXMMU_LUT196L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut196h LUT196H Graphic MMU LUT entry 196 high
@{*/


#define GFXMMU_LUT196H_LO_SHIFT		4
#define GFXMMU_LUT196H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut196h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut197l LUT197L Graphic MMU LUT entry 197 low
@{*/


#define GFXMMU_LUT197L_LVB_SHIFT		16
#define GFXMMU_LUT197L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut197l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT197L_FVB_SHIFT		8
#define GFXMMU_LUT197L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut197l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT197L_EN Enable **/
#define GFXMMU_LUT197L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut197h LUT197H Graphic MMU LUT entry 197 high
@{*/


#define GFXMMU_LUT197H_LO_SHIFT		4
#define GFXMMU_LUT197H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut197h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut198l LUT198L Graphic MMU LUT entry 198 low
@{*/


#define GFXMMU_LUT198L_LVB_SHIFT		16
#define GFXMMU_LUT198L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut198l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT198L_FVB_SHIFT		8
#define GFXMMU_LUT198L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut198l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT198L_EN Enable **/
#define GFXMMU_LUT198L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut198h LUT198H Graphic MMU LUT entry 198 high
@{*/


#define GFXMMU_LUT198H_LO_SHIFT		4
#define GFXMMU_LUT198H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut198h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut199l LUT199L Graphic MMU LUT entry 199 low
@{*/


#define GFXMMU_LUT199L_LVB_SHIFT		16
#define GFXMMU_LUT199L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut199l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT199L_FVB_SHIFT		8
#define GFXMMU_LUT199L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut199l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT199L_EN Enable **/
#define GFXMMU_LUT199L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut199h LUT199H Graphic MMU LUT entry 199 high
@{*/


#define GFXMMU_LUT199H_LO_SHIFT		4
#define GFXMMU_LUT199H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut199h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut200l LUT200L Graphic MMU LUT entry 200 low
@{*/


#define GFXMMU_LUT200L_LVB_SHIFT		16
#define GFXMMU_LUT200L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut200l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT200L_FVB_SHIFT		8
#define GFXMMU_LUT200L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut200l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT200L_EN Enable **/
#define GFXMMU_LUT200L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut200h LUT200H Graphic MMU LUT entry 200 high
@{*/


#define GFXMMU_LUT200H_LO_SHIFT		4
#define GFXMMU_LUT200H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut200h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut201l LUT201L Graphic MMU LUT entry 201 low
@{*/


#define GFXMMU_LUT201L_LVB_SHIFT		16
#define GFXMMU_LUT201L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut201l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT201L_FVB_SHIFT		8
#define GFXMMU_LUT201L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut201l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT201L_EN Enable **/
#define GFXMMU_LUT201L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut201h LUT201H Graphic MMU LUT entry 201 high
@{*/


#define GFXMMU_LUT201H_LO_SHIFT		4
#define GFXMMU_LUT201H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut201h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut202l LUT202L Graphic MMU LUT entry 202 low
@{*/


#define GFXMMU_LUT202L_LVB_SHIFT		16
#define GFXMMU_LUT202L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut202l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT202L_FVB_SHIFT		8
#define GFXMMU_LUT202L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut202l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT202L_EN Enable **/
#define GFXMMU_LUT202L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut202h LUT202H Graphic MMU LUT entry 202 high
@{*/


#define GFXMMU_LUT202H_LO_SHIFT		4
#define GFXMMU_LUT202H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut202h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut203l LUT203L Graphic MMU LUT entry 203 low
@{*/


#define GFXMMU_LUT203L_LVB_SHIFT		16
#define GFXMMU_LUT203L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut203l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT203L_FVB_SHIFT		8
#define GFXMMU_LUT203L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut203l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT203L_EN Enable **/
#define GFXMMU_LUT203L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut203h LUT203H Graphic MMU LUT entry 203 high
@{*/


#define GFXMMU_LUT203H_LO_SHIFT		4
#define GFXMMU_LUT203H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut203h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut204l LUT204L Graphic MMU LUT entry 204 low
@{*/


#define GFXMMU_LUT204L_LVB_SHIFT		16
#define GFXMMU_LUT204L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut204l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT204L_FVB_SHIFT		8
#define GFXMMU_LUT204L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut204l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT204L_EN Enable **/
#define GFXMMU_LUT204L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut204h LUT204H Graphic MMU LUT entry 204 high
@{*/


#define GFXMMU_LUT204H_LO_SHIFT		4
#define GFXMMU_LUT204H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut204h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut205l LUT205L Graphic MMU LUT entry 205 low
@{*/


#define GFXMMU_LUT205L_LVB_SHIFT		16
#define GFXMMU_LUT205L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut205l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT205L_FVB_SHIFT		8
#define GFXMMU_LUT205L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut205l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT205L_EN Enable **/
#define GFXMMU_LUT205L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut205h LUT205H Graphic MMU LUT entry 205 high
@{*/


#define GFXMMU_LUT205H_LO_SHIFT		4
#define GFXMMU_LUT205H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut205h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut206l LUT206L Graphic MMU LUT entry 206 low
@{*/


#define GFXMMU_LUT206L_LVB_SHIFT		16
#define GFXMMU_LUT206L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut206l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT206L_FVB_SHIFT		8
#define GFXMMU_LUT206L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut206l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT206L_EN Enable **/
#define GFXMMU_LUT206L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut206h LUT206H Graphic MMU LUT entry 206 high
@{*/


#define GFXMMU_LUT206H_LO_SHIFT		4
#define GFXMMU_LUT206H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut206h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut207l LUT207L Graphic MMU LUT entry 207 low
@{*/


#define GFXMMU_LUT207L_LVB_SHIFT		16
#define GFXMMU_LUT207L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut207l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT207L_FVB_SHIFT		8
#define GFXMMU_LUT207L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut207l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT207L_EN Enable **/
#define GFXMMU_LUT207L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut207h LUT207H Graphic MMU LUT entry 207 high
@{*/


#define GFXMMU_LUT207H_LO_SHIFT		4
#define GFXMMU_LUT207H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut207h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut208l LUT208L Graphic MMU LUT entry 208 low
@{*/


#define GFXMMU_LUT208L_LVB_SHIFT		16
#define GFXMMU_LUT208L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut208l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT208L_FVB_SHIFT		8
#define GFXMMU_LUT208L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut208l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT208L_EN Enable **/
#define GFXMMU_LUT208L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut208h LUT208H Graphic MMU LUT entry 208 high
@{*/


#define GFXMMU_LUT208H_LO_SHIFT		4
#define GFXMMU_LUT208H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut208h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut209l LUT209L Graphic MMU LUT entry 209 low
@{*/


#define GFXMMU_LUT209L_LVB_SHIFT		16
#define GFXMMU_LUT209L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut209l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT209L_FVB_SHIFT		8
#define GFXMMU_LUT209L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut209l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT209L_EN Enable **/
#define GFXMMU_LUT209L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut209h LUT209H Graphic MMU LUT entry 209 high
@{*/


#define GFXMMU_LUT209H_LO_SHIFT		4
#define GFXMMU_LUT209H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut209h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut210l LUT210L Graphic MMU LUT entry 210 low
@{*/


#define GFXMMU_LUT210L_LVB_SHIFT		16
#define GFXMMU_LUT210L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut210l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT210L_FVB_SHIFT		8
#define GFXMMU_LUT210L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut210l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT210L_EN Enable **/
#define GFXMMU_LUT210L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut210h LUT210H Graphic MMU LUT entry 210 high
@{*/


#define GFXMMU_LUT210H_LO_SHIFT		4
#define GFXMMU_LUT210H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut210h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut211l LUT211L Graphic MMU LUT entry 211 low
@{*/


#define GFXMMU_LUT211L_LVB_SHIFT		16
#define GFXMMU_LUT211L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut211l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT211L_FVB_SHIFT		8
#define GFXMMU_LUT211L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut211l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT211L_EN Enable **/
#define GFXMMU_LUT211L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut211h LUT211H Graphic MMU LUT entry 211 high
@{*/


#define GFXMMU_LUT211H_LO_SHIFT		4
#define GFXMMU_LUT211H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut211h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut212l LUT212L Graphic MMU LUT entry 212 low
@{*/


#define GFXMMU_LUT212L_LVB_SHIFT		16
#define GFXMMU_LUT212L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut212l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT212L_FVB_SHIFT		8
#define GFXMMU_LUT212L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut212l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT212L_EN Enable **/
#define GFXMMU_LUT212L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut212h LUT212H Graphic MMU LUT entry 212 high
@{*/


#define GFXMMU_LUT212H_LO_SHIFT		4
#define GFXMMU_LUT212H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut212h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut213l LUT213L Graphic MMU LUT entry 213 low
@{*/


#define GFXMMU_LUT213L_LVB_SHIFT		16
#define GFXMMU_LUT213L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut213l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT213L_FVB_SHIFT		8
#define GFXMMU_LUT213L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut213l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT213L_EN Enable **/
#define GFXMMU_LUT213L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut213h LUT213H Graphic MMU LUT entry 213 high
@{*/


#define GFXMMU_LUT213H_LO_SHIFT		4
#define GFXMMU_LUT213H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut213h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut214l LUT214L Graphic MMU LUT entry 214 low
@{*/


#define GFXMMU_LUT214L_LVB_SHIFT		16
#define GFXMMU_LUT214L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut214l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT214L_FVB_SHIFT		8
#define GFXMMU_LUT214L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut214l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT214L_EN Enable **/
#define GFXMMU_LUT214L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut214h LUT214H Graphic MMU LUT entry 214 high
@{*/


#define GFXMMU_LUT214H_LO_SHIFT		4
#define GFXMMU_LUT214H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut214h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut215l LUT215L Graphic MMU LUT entry 215 low
@{*/


#define GFXMMU_LUT215L_LVB_SHIFT		16
#define GFXMMU_LUT215L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut215l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT215L_FVB_SHIFT		8
#define GFXMMU_LUT215L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut215l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT215L_EN Enable **/
#define GFXMMU_LUT215L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut215h LUT215H Graphic MMU LUT entry 215 high
@{*/


#define GFXMMU_LUT215H_LO_SHIFT		4
#define GFXMMU_LUT215H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut215h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut216l LUT216L Graphic MMU LUT entry 216 low
@{*/


#define GFXMMU_LUT216L_LVB_SHIFT		16
#define GFXMMU_LUT216L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut216l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT216L_FVB_SHIFT		8
#define GFXMMU_LUT216L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut216l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT216L_EN Enable **/
#define GFXMMU_LUT216L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut216h LUT216H Graphic MMU LUT entry 216 high
@{*/


#define GFXMMU_LUT216H_LO_SHIFT		4
#define GFXMMU_LUT216H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut216h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut217l LUT217L Graphic MMU LUT entry 217 low
@{*/


#define GFXMMU_LUT217L_LVB_SHIFT		16
#define GFXMMU_LUT217L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut217l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT217L_FVB_SHIFT		8
#define GFXMMU_LUT217L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut217l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT217L_EN Enable **/
#define GFXMMU_LUT217L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut217h LUT217H Graphic MMU LUT entry 217 high
@{*/


#define GFXMMU_LUT217H_LO_SHIFT		4
#define GFXMMU_LUT217H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut217h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut218l LUT218L Graphic MMU LUT entry 218 low
@{*/


#define GFXMMU_LUT218L_LVB_SHIFT		16
#define GFXMMU_LUT218L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut218l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT218L_FVB_SHIFT		8
#define GFXMMU_LUT218L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut218l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT218L_EN Enable **/
#define GFXMMU_LUT218L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut218h LUT218H Graphic MMU LUT entry 218 high
@{*/


#define GFXMMU_LUT218H_LO_SHIFT		4
#define GFXMMU_LUT218H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut218h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut219l LUT219L Graphic MMU LUT entry 219 low
@{*/


#define GFXMMU_LUT219L_LVB_SHIFT		16
#define GFXMMU_LUT219L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut219l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT219L_FVB_SHIFT		8
#define GFXMMU_LUT219L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut219l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT219L_EN Enable **/
#define GFXMMU_LUT219L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut219h LUT219H Graphic MMU LUT entry 219 high
@{*/


#define GFXMMU_LUT219H_LO_SHIFT		4
#define GFXMMU_LUT219H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut219h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut220l LUT220L Graphic MMU LUT entry 220 low
@{*/


#define GFXMMU_LUT220L_LVB_SHIFT		16
#define GFXMMU_LUT220L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut220l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT220L_FVB_SHIFT		8
#define GFXMMU_LUT220L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut220l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT220L_EN Enable **/
#define GFXMMU_LUT220L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut220h LUT220H Graphic MMU LUT entry 220 high
@{*/


#define GFXMMU_LUT220H_LO_SHIFT		4
#define GFXMMU_LUT220H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut220h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut221l LUT221L Graphic MMU LUT entry 221 low
@{*/


#define GFXMMU_LUT221L_LVB_SHIFT		16
#define GFXMMU_LUT221L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut221l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT221L_FVB_SHIFT		8
#define GFXMMU_LUT221L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut221l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT221L_EN Enable **/
#define GFXMMU_LUT221L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut221h LUT221H Graphic MMU LUT entry 221 high
@{*/


#define GFXMMU_LUT221H_LO_SHIFT		4
#define GFXMMU_LUT221H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut221h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut222l LUT222L Graphic MMU LUT entry 222 low
@{*/


#define GFXMMU_LUT222L_LVB_SHIFT		16
#define GFXMMU_LUT222L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut222l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT222L_FVB_SHIFT		8
#define GFXMMU_LUT222L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut222l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT222L_EN Enable **/
#define GFXMMU_LUT222L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut222h LUT222H Graphic MMU LUT entry 222 high
@{*/


#define GFXMMU_LUT222H_LO_SHIFT		4
#define GFXMMU_LUT222H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut222h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut223l LUT223L Graphic MMU LUT entry 223 low
@{*/


#define GFXMMU_LUT223L_LVB_SHIFT		16
#define GFXMMU_LUT223L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut223l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT223L_FVB_SHIFT		8
#define GFXMMU_LUT223L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut223l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT223L_EN Enable **/
#define GFXMMU_LUT223L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut223h LUT223H Graphic MMU LUT entry 223 high
@{*/


#define GFXMMU_LUT223H_LO_SHIFT		4
#define GFXMMU_LUT223H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut223h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut224l LUT224L Graphic MMU LUT entry 224 low
@{*/


#define GFXMMU_LUT224L_LVB_SHIFT		16
#define GFXMMU_LUT224L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut224l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT224L_FVB_SHIFT		8
#define GFXMMU_LUT224L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut224l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT224L_EN Enable **/
#define GFXMMU_LUT224L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut224h LUT224H Graphic MMU LUT entry 224 high
@{*/


#define GFXMMU_LUT224H_LO_SHIFT		4
#define GFXMMU_LUT224H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut224h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut225l LUT225L Graphic MMU LUT entry 225 low
@{*/


#define GFXMMU_LUT225L_LVB_SHIFT		16
#define GFXMMU_LUT225L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut225l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT225L_FVB_SHIFT		8
#define GFXMMU_LUT225L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut225l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT225L_EN Enable **/
#define GFXMMU_LUT225L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut225h LUT225H Graphic MMU LUT entry 225 high
@{*/


#define GFXMMU_LUT225H_LO_SHIFT		4
#define GFXMMU_LUT225H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut225h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut226l LUT226L Graphic MMU LUT entry 226 low
@{*/


#define GFXMMU_LUT226L_LVB_SHIFT		16
#define GFXMMU_LUT226L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut226l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT226L_FVB_SHIFT		8
#define GFXMMU_LUT226L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut226l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT226L_EN Enable **/
#define GFXMMU_LUT226L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut226h LUT226H Graphic MMU LUT entry 226 high
@{*/


#define GFXMMU_LUT226H_LO_SHIFT		4
#define GFXMMU_LUT226H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut226h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut227l LUT227L Graphic MMU LUT entry 227 low
@{*/


#define GFXMMU_LUT227L_LVB_SHIFT		16
#define GFXMMU_LUT227L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut227l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT227L_FVB_SHIFT		8
#define GFXMMU_LUT227L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut227l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT227L_EN Enable **/
#define GFXMMU_LUT227L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut227h LUT227H Graphic MMU LUT entry 227 high
@{*/


#define GFXMMU_LUT227H_LO_SHIFT		4
#define GFXMMU_LUT227H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut227h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut228l LUT228L Graphic MMU LUT entry 228 low
@{*/


#define GFXMMU_LUT228L_LVB_SHIFT		16
#define GFXMMU_LUT228L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut228l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT228L_FVB_SHIFT		8
#define GFXMMU_LUT228L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut228l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT228L_EN Enable **/
#define GFXMMU_LUT228L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut228h LUT228H Graphic MMU LUT entry 228 high
@{*/


#define GFXMMU_LUT228H_LO_SHIFT		4
#define GFXMMU_LUT228H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut228h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut229l LUT229L Graphic MMU LUT entry 229 low
@{*/


#define GFXMMU_LUT229L_LVB_SHIFT		16
#define GFXMMU_LUT229L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut229l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT229L_FVB_SHIFT		8
#define GFXMMU_LUT229L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut229l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT229L_EN Enable **/
#define GFXMMU_LUT229L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut229h LUT229H Graphic MMU LUT entry 229 high
@{*/


#define GFXMMU_LUT229H_LO_SHIFT		4
#define GFXMMU_LUT229H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut229h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut230l LUT230L Graphic MMU LUT entry 230 low
@{*/


#define GFXMMU_LUT230L_LVB_SHIFT		16
#define GFXMMU_LUT230L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut230l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT230L_FVB_SHIFT		8
#define GFXMMU_LUT230L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut230l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT230L_EN Enable **/
#define GFXMMU_LUT230L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut230h LUT230H Graphic MMU LUT entry 230 high
@{*/


#define GFXMMU_LUT230H_LO_SHIFT		4
#define GFXMMU_LUT230H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut230h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut231l LUT231L Graphic MMU LUT entry 231 low
@{*/


#define GFXMMU_LUT231L_LVB_SHIFT		16
#define GFXMMU_LUT231L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut231l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT231L_FVB_SHIFT		8
#define GFXMMU_LUT231L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut231l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT231L_EN Enable **/
#define GFXMMU_LUT231L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut231h LUT231H Graphic MMU LUT entry 231 high
@{*/


#define GFXMMU_LUT231H_LO_SHIFT		4
#define GFXMMU_LUT231H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut231h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut232l LUT232L Graphic MMU LUT entry 232 low
@{*/


#define GFXMMU_LUT232L_LVB_SHIFT		16
#define GFXMMU_LUT232L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut232l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT232L_FVB_SHIFT		8
#define GFXMMU_LUT232L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut232l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT232L_EN Enable **/
#define GFXMMU_LUT232L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut232h LUT232H Graphic MMU LUT entry 232 high
@{*/


#define GFXMMU_LUT232H_LO_SHIFT		4
#define GFXMMU_LUT232H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut232h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut233l LUT233L Graphic MMU LUT entry 233 low
@{*/


#define GFXMMU_LUT233L_LVB_SHIFT		16
#define GFXMMU_LUT233L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut233l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT233L_FVB_SHIFT		8
#define GFXMMU_LUT233L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut233l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT233L_EN Enable **/
#define GFXMMU_LUT233L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut233h LUT233H Graphic MMU LUT entry 233 high
@{*/


#define GFXMMU_LUT233H_LO_SHIFT		4
#define GFXMMU_LUT233H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut233h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut234l LUT234L Graphic MMU LUT entry 234 low
@{*/


#define GFXMMU_LUT234L_LVB_SHIFT		16
#define GFXMMU_LUT234L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut234l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT234L_FVB_SHIFT		8
#define GFXMMU_LUT234L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut234l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT234L_EN Enable **/
#define GFXMMU_LUT234L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut234h LUT234H Graphic MMU LUT entry 234 high
@{*/


#define GFXMMU_LUT234H_LO_SHIFT		4
#define GFXMMU_LUT234H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut234h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut235l LUT235L Graphic MMU LUT entry 235 low
@{*/


#define GFXMMU_LUT235L_LVB_SHIFT		16
#define GFXMMU_LUT235L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut235l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT235L_FVB_SHIFT		8
#define GFXMMU_LUT235L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut235l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT235L_EN Enable **/
#define GFXMMU_LUT235L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut235h LUT235H Graphic MMU LUT entry 235 high
@{*/


#define GFXMMU_LUT235H_LO_SHIFT		4
#define GFXMMU_LUT235H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut235h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut236l LUT236L Graphic MMU LUT entry 236 low
@{*/


#define GFXMMU_LUT236L_LVB_SHIFT		16
#define GFXMMU_LUT236L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut236l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT236L_FVB_SHIFT		8
#define GFXMMU_LUT236L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut236l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT236L_EN Enable **/
#define GFXMMU_LUT236L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut236h LUT236H Graphic MMU LUT entry 236 high
@{*/


#define GFXMMU_LUT236H_LO_SHIFT		4
#define GFXMMU_LUT236H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut236h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut237l LUT237L Graphic MMU LUT entry 237 low
@{*/


#define GFXMMU_LUT237L_LVB_SHIFT		16
#define GFXMMU_LUT237L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut237l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT237L_FVB_SHIFT		8
#define GFXMMU_LUT237L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut237l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT237L_EN Enable **/
#define GFXMMU_LUT237L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut237h LUT237H Graphic MMU LUT entry 237 high
@{*/


#define GFXMMU_LUT237H_LO_SHIFT		4
#define GFXMMU_LUT237H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut237h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut238l LUT238L Graphic MMU LUT entry 238 low
@{*/


#define GFXMMU_LUT238L_LVB_SHIFT		16
#define GFXMMU_LUT238L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut238l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT238L_FVB_SHIFT		8
#define GFXMMU_LUT238L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut238l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT238L_EN Enable **/
#define GFXMMU_LUT238L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut238h LUT238H Graphic MMU LUT entry 238 high
@{*/


#define GFXMMU_LUT238H_LO_SHIFT		4
#define GFXMMU_LUT238H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut238h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut239l LUT239L Graphic MMU LUT entry 239 low
@{*/


#define GFXMMU_LUT239L_LVB_SHIFT		16
#define GFXMMU_LUT239L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut239l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT239L_FVB_SHIFT		8
#define GFXMMU_LUT239L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut239l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT239L_EN Enable **/
#define GFXMMU_LUT239L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut239h LUT239H Graphic MMU LUT entry 239 high
@{*/


#define GFXMMU_LUT239H_LO_SHIFT		4
#define GFXMMU_LUT239H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut239h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut240l LUT240L Graphic MMU LUT entry 240 low
@{*/


#define GFXMMU_LUT240L_LVB_SHIFT		16
#define GFXMMU_LUT240L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut240l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT240L_FVB_SHIFT		8
#define GFXMMU_LUT240L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut240l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT240L_EN Enable **/
#define GFXMMU_LUT240L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut240h LUT240H Graphic MMU LUT entry 240 high
@{*/


#define GFXMMU_LUT240H_LO_SHIFT		4
#define GFXMMU_LUT240H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut240h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut241l LUT241L Graphic MMU LUT entry 241 low
@{*/


#define GFXMMU_LUT241L_LVB_SHIFT		16
#define GFXMMU_LUT241L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut241l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT241L_FVB_SHIFT		8
#define GFXMMU_LUT241L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut241l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT241L_EN Enable **/
#define GFXMMU_LUT241L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut241h LUT241H Graphic MMU LUT entry 241 high
@{*/


#define GFXMMU_LUT241H_LO_SHIFT		4
#define GFXMMU_LUT241H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut241h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut242l LUT242L Graphic MMU LUT entry 242 low
@{*/


#define GFXMMU_LUT242L_LVB_SHIFT		16
#define GFXMMU_LUT242L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut242l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT242L_FVB_SHIFT		8
#define GFXMMU_LUT242L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut242l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT242L_EN Enable **/
#define GFXMMU_LUT242L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut242h LUT242H Graphic MMU LUT entry 242 high
@{*/


#define GFXMMU_LUT242H_LO_SHIFT		4
#define GFXMMU_LUT242H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut242h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut243l LUT243L Graphic MMU LUT entry 243 low
@{*/


#define GFXMMU_LUT243L_LVB_SHIFT		16
#define GFXMMU_LUT243L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut243l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT243L_FVB_SHIFT		8
#define GFXMMU_LUT243L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut243l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT243L_EN Enable **/
#define GFXMMU_LUT243L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut243h LUT243H Graphic MMU LUT entry 243 high
@{*/


#define GFXMMU_LUT243H_LO_SHIFT		4
#define GFXMMU_LUT243H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut243h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut244l LUT244L Graphic MMU LUT entry 244 low
@{*/


#define GFXMMU_LUT244L_LVB_SHIFT		16
#define GFXMMU_LUT244L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut244l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT244L_FVB_SHIFT		8
#define GFXMMU_LUT244L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut244l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT244L_EN Enable **/
#define GFXMMU_LUT244L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut244h LUT244H Graphic MMU LUT entry 244 high
@{*/


#define GFXMMU_LUT244H_LO_SHIFT		4
#define GFXMMU_LUT244H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut244h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut245l LUT245L Graphic MMU LUT entry 245 low
@{*/


#define GFXMMU_LUT245L_LVB_SHIFT		16
#define GFXMMU_LUT245L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut245l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT245L_FVB_SHIFT		8
#define GFXMMU_LUT245L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut245l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT245L_EN Enable **/
#define GFXMMU_LUT245L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut245h LUT245H Graphic MMU LUT entry 245 high
@{*/


#define GFXMMU_LUT245H_LO_SHIFT		4
#define GFXMMU_LUT245H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut245h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut246l LUT246L Graphic MMU LUT entry 246 low
@{*/


#define GFXMMU_LUT246L_LVB_SHIFT		16
#define GFXMMU_LUT246L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut246l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT246L_FVB_SHIFT		8
#define GFXMMU_LUT246L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut246l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT246L_EN Enable **/
#define GFXMMU_LUT246L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut246h LUT246H Graphic MMU LUT entry 246 high
@{*/


#define GFXMMU_LUT246H_LO_SHIFT		4
#define GFXMMU_LUT246H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut246h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut247l LUT247L Graphic MMU LUT entry 247 low
@{*/


#define GFXMMU_LUT247L_LVB_SHIFT		16
#define GFXMMU_LUT247L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut247l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT247L_FVB_SHIFT		8
#define GFXMMU_LUT247L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut247l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT247L_EN Enable **/
#define GFXMMU_LUT247L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut247h LUT247H Graphic MMU LUT entry 247 high
@{*/


#define GFXMMU_LUT247H_LO_SHIFT		4
#define GFXMMU_LUT247H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut247h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut248l LUT248L Graphic MMU LUT entry 248 low
@{*/


#define GFXMMU_LUT248L_LVB_SHIFT		16
#define GFXMMU_LUT248L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut248l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT248L_FVB_SHIFT		8
#define GFXMMU_LUT248L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut248l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT248L_EN Enable **/
#define GFXMMU_LUT248L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut248h LUT248H Graphic MMU LUT entry 248 high
@{*/


#define GFXMMU_LUT248H_LO_SHIFT		4
#define GFXMMU_LUT248H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut248h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut249l LUT249L Graphic MMU LUT entry 249 low
@{*/


#define GFXMMU_LUT249L_LVB_SHIFT		16
#define GFXMMU_LUT249L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut249l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT249L_FVB_SHIFT		8
#define GFXMMU_LUT249L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut249l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT249L_EN Enable **/
#define GFXMMU_LUT249L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut249h LUT249H Graphic MMU LUT entry 249 high
@{*/


#define GFXMMU_LUT249H_LO_SHIFT		4
#define GFXMMU_LUT249H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut249h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut250l LUT250L Graphic MMU LUT entry 250 low
@{*/


#define GFXMMU_LUT250L_LVB_SHIFT		16
#define GFXMMU_LUT250L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut250l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT250L_FVB_SHIFT		8
#define GFXMMU_LUT250L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut250l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT250L_EN Enable **/
#define GFXMMU_LUT250L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut250h LUT250H Graphic MMU LUT entry 250 high
@{*/


#define GFXMMU_LUT250H_LO_SHIFT		4
#define GFXMMU_LUT250H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut250h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut251l LUT251L Graphic MMU LUT entry 251 low
@{*/


#define GFXMMU_LUT251L_LVB_SHIFT		16
#define GFXMMU_LUT251L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut251l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT251L_FVB_SHIFT		8
#define GFXMMU_LUT251L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut251l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT251L_EN Enable **/
#define GFXMMU_LUT251L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut251h LUT251H Graphic MMU LUT entry 251 high
@{*/


#define GFXMMU_LUT251H_LO_SHIFT		4
#define GFXMMU_LUT251H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut251h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut252l LUT252L Graphic MMU LUT entry 252 low
@{*/


#define GFXMMU_LUT252L_LVB_SHIFT		16
#define GFXMMU_LUT252L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut252l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT252L_FVB_SHIFT		8
#define GFXMMU_LUT252L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut252l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT252L_EN Enable **/
#define GFXMMU_LUT252L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut252h LUT252H Graphic MMU LUT entry 252 high
@{*/


#define GFXMMU_LUT252H_LO_SHIFT		4
#define GFXMMU_LUT252H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut252h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut253l LUT253L Graphic MMU LUT entry 253 low
@{*/


#define GFXMMU_LUT253L_LVB_SHIFT		16
#define GFXMMU_LUT253L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut253l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT253L_FVB_SHIFT		8
#define GFXMMU_LUT253L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut253l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT253L_EN Enable **/
#define GFXMMU_LUT253L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut253h LUT253H Graphic MMU LUT entry 253 high
@{*/


#define GFXMMU_LUT253H_LO_SHIFT		4
#define GFXMMU_LUT253H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut253h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut254l LUT254L Graphic MMU LUT entry 254 low
@{*/


#define GFXMMU_LUT254L_LVB_SHIFT		16
#define GFXMMU_LUT254L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut254l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT254L_FVB_SHIFT		8
#define GFXMMU_LUT254L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut254l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT254L_EN Enable **/
#define GFXMMU_LUT254L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut254h LUT254H Graphic MMU LUT entry 254 high
@{*/


#define GFXMMU_LUT254H_LO_SHIFT		4
#define GFXMMU_LUT254H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut254h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut255l LUT255L Graphic MMU LUT entry 255 low
@{*/


#define GFXMMU_LUT255L_LVB_SHIFT		16
#define GFXMMU_LUT255L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut255l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT255L_FVB_SHIFT		8
#define GFXMMU_LUT255L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut255l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT255L_EN Enable **/
#define GFXMMU_LUT255L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut255h LUT255H Graphic MMU LUT entry 255 high
@{*/


#define GFXMMU_LUT255H_LO_SHIFT		4
#define GFXMMU_LUT255H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut255h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut256l LUT256L Graphic MMU LUT entry 256 low
@{*/


#define GFXMMU_LUT256L_LVB_SHIFT		16
#define GFXMMU_LUT256L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut256l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT256L_FVB_SHIFT		8
#define GFXMMU_LUT256L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut256l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT256L_EN Enable **/
#define GFXMMU_LUT256L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut256h LUT256H Graphic MMU LUT entry 256 high
@{*/


#define GFXMMU_LUT256H_LO_SHIFT		4
#define GFXMMU_LUT256H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut256h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut257l LUT257L Graphic MMU LUT entry 257 low
@{*/


#define GFXMMU_LUT257L_LVB_SHIFT		16
#define GFXMMU_LUT257L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut257l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT257L_FVB_SHIFT		8
#define GFXMMU_LUT257L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut257l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT257L_EN Enable **/
#define GFXMMU_LUT257L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut257h LUT257H Graphic MMU LUT entry 257 high
@{*/


#define GFXMMU_LUT257H_LO_SHIFT		4
#define GFXMMU_LUT257H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut257h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut258l LUT258L Graphic MMU LUT entry 258 low
@{*/


#define GFXMMU_LUT258L_LVB_SHIFT		16
#define GFXMMU_LUT258L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut258l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT258L_FVB_SHIFT		8
#define GFXMMU_LUT258L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut258l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT258L_EN Enable **/
#define GFXMMU_LUT258L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut258h LUT258H Graphic MMU LUT entry 258 high
@{*/


#define GFXMMU_LUT258H_LO_SHIFT		4
#define GFXMMU_LUT258H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut258h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut259l LUT259L Graphic MMU LUT entry 259 low
@{*/


#define GFXMMU_LUT259L_LVB_SHIFT		16
#define GFXMMU_LUT259L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut259l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT259L_FVB_SHIFT		8
#define GFXMMU_LUT259L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut259l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT259L_EN Enable **/
#define GFXMMU_LUT259L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut259h LUT259H Graphic MMU LUT entry 259 high
@{*/


#define GFXMMU_LUT259H_LO_SHIFT		4
#define GFXMMU_LUT259H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut259h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut260l LUT260L Graphic MMU LUT entry 260 low
@{*/


#define GFXMMU_LUT260L_LVB_SHIFT		16
#define GFXMMU_LUT260L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut260l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT260L_FVB_SHIFT		8
#define GFXMMU_LUT260L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut260l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT260L_EN Enable **/
#define GFXMMU_LUT260L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut260h LUT260H Graphic MMU LUT entry 260 high
@{*/


#define GFXMMU_LUT260H_LO_SHIFT		4
#define GFXMMU_LUT260H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut260h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut261l LUT261L Graphic MMU LUT entry 261 low
@{*/


#define GFXMMU_LUT261L_LVB_SHIFT		16
#define GFXMMU_LUT261L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut261l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT261L_FVB_SHIFT		8
#define GFXMMU_LUT261L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut261l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT261L_EN Enable **/
#define GFXMMU_LUT261L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut261h LUT261H Graphic MMU LUT entry 261 high
@{*/


#define GFXMMU_LUT261H_LO_SHIFT		4
#define GFXMMU_LUT261H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut261h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut262l LUT262L Graphic MMU LUT entry 262 low
@{*/


#define GFXMMU_LUT262L_LVB_SHIFT		16
#define GFXMMU_LUT262L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut262l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT262L_FVB_SHIFT		8
#define GFXMMU_LUT262L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut262l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT262L_EN Enable **/
#define GFXMMU_LUT262L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut262h LUT262H Graphic MMU LUT entry 262 high
@{*/


#define GFXMMU_LUT262H_LO_SHIFT		4
#define GFXMMU_LUT262H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut262h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut263l LUT263L Graphic MMU LUT entry 263 low
@{*/


#define GFXMMU_LUT263L_LVB_SHIFT		16
#define GFXMMU_LUT263L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut263l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT263L_FVB_SHIFT		8
#define GFXMMU_LUT263L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut263l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT263L_EN Enable **/
#define GFXMMU_LUT263L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut263h LUT263H Graphic MMU LUT entry 263 high
@{*/


#define GFXMMU_LUT263H_LO_SHIFT		4
#define GFXMMU_LUT263H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut263h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut264l LUT264L Graphic MMU LUT entry 264 low
@{*/


#define GFXMMU_LUT264L_LVB_SHIFT		16
#define GFXMMU_LUT264L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut264l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT264L_FVB_SHIFT		8
#define GFXMMU_LUT264L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut264l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT264L_EN Enable **/
#define GFXMMU_LUT264L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut264h LUT264H Graphic MMU LUT entry 264 high
@{*/


#define GFXMMU_LUT264H_LO_SHIFT		4
#define GFXMMU_LUT264H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut264h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut265l LUT265L Graphic MMU LUT entry 265 low
@{*/


#define GFXMMU_LUT265L_LVB_SHIFT		16
#define GFXMMU_LUT265L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut265l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT265L_FVB_SHIFT		8
#define GFXMMU_LUT265L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut265l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT265L_EN Enable **/
#define GFXMMU_LUT265L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut265h LUT265H Graphic MMU LUT entry 265 high
@{*/


#define GFXMMU_LUT265H_LO_SHIFT		4
#define GFXMMU_LUT265H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut265h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut266l LUT266L Graphic MMU LUT entry 266 low
@{*/


#define GFXMMU_LUT266L_LVB_SHIFT		16
#define GFXMMU_LUT266L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut266l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT266L_FVB_SHIFT		8
#define GFXMMU_LUT266L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut266l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT266L_EN Enable **/
#define GFXMMU_LUT266L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut266h LUT266H Graphic MMU LUT entry 266 high
@{*/


#define GFXMMU_LUT266H_LO_SHIFT		4
#define GFXMMU_LUT266H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut266h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut267l LUT267L Graphic MMU LUT entry 267 low
@{*/


#define GFXMMU_LUT267L_LVB_SHIFT		16
#define GFXMMU_LUT267L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut267l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT267L_FVB_SHIFT		8
#define GFXMMU_LUT267L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut267l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT267L_EN Enable **/
#define GFXMMU_LUT267L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut267h LUT267H Graphic MMU LUT entry 267 high
@{*/


#define GFXMMU_LUT267H_LO_SHIFT		4
#define GFXMMU_LUT267H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut267h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut268l LUT268L Graphic MMU LUT entry 268 low
@{*/


#define GFXMMU_LUT268L_LVB_SHIFT		16
#define GFXMMU_LUT268L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut268l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT268L_FVB_SHIFT		8
#define GFXMMU_LUT268L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut268l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT268L_EN Enable **/
#define GFXMMU_LUT268L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut268h LUT268H Graphic MMU LUT entry 268 high
@{*/


#define GFXMMU_LUT268H_LO_SHIFT		4
#define GFXMMU_LUT268H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut268h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut269l LUT269L Graphic MMU LUT entry 269 low
@{*/


#define GFXMMU_LUT269L_LVB_SHIFT		16
#define GFXMMU_LUT269L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut269l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT269L_FVB_SHIFT		8
#define GFXMMU_LUT269L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut269l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT269L_EN Enable **/
#define GFXMMU_LUT269L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut269h LUT269H Graphic MMU LUT entry 269 high
@{*/


#define GFXMMU_LUT269H_LO_SHIFT		4
#define GFXMMU_LUT269H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut269h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut270l LUT270L Graphic MMU LUT entry 270 low
@{*/


#define GFXMMU_LUT270L_LVB_SHIFT		16
#define GFXMMU_LUT270L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut270l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT270L_FVB_SHIFT		8
#define GFXMMU_LUT270L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut270l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT270L_EN Enable **/
#define GFXMMU_LUT270L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut270h LUT270H Graphic MMU LUT entry 270 high
@{*/


#define GFXMMU_LUT270H_LO_SHIFT		4
#define GFXMMU_LUT270H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut270h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut271l LUT271L Graphic MMU LUT entry 271 low
@{*/


#define GFXMMU_LUT271L_LVB_SHIFT		16
#define GFXMMU_LUT271L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut271l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT271L_FVB_SHIFT		8
#define GFXMMU_LUT271L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut271l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT271L_EN Enable **/
#define GFXMMU_LUT271L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut271h LUT271H Graphic MMU LUT entry 271 high
@{*/


#define GFXMMU_LUT271H_LO_SHIFT		4
#define GFXMMU_LUT271H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut271h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut272l LUT272L Graphic MMU LUT entry 272 low
@{*/


#define GFXMMU_LUT272L_LVB_SHIFT		16
#define GFXMMU_LUT272L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut272l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT272L_FVB_SHIFT		8
#define GFXMMU_LUT272L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut272l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT272L_EN Enable **/
#define GFXMMU_LUT272L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut272h LUT272H Graphic MMU LUT entry 272 high
@{*/


#define GFXMMU_LUT272H_LO_SHIFT		4
#define GFXMMU_LUT272H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut272h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut273l LUT273L Graphic MMU LUT entry 273 low
@{*/


#define GFXMMU_LUT273L_LVB_SHIFT		16
#define GFXMMU_LUT273L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut273l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT273L_FVB_SHIFT		8
#define GFXMMU_LUT273L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut273l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT273L_EN Enable **/
#define GFXMMU_LUT273L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut273h LUT273H Graphic MMU LUT entry 273 high
@{*/


#define GFXMMU_LUT273H_LO_SHIFT		4
#define GFXMMU_LUT273H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut273h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut274l LUT274L Graphic MMU LUT entry 274 low
@{*/


#define GFXMMU_LUT274L_LVB_SHIFT		16
#define GFXMMU_LUT274L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut274l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT274L_FVB_SHIFT		8
#define GFXMMU_LUT274L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut274l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT274L_EN Enable **/
#define GFXMMU_LUT274L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut274h LUT274H Graphic MMU LUT entry 274 high
@{*/


#define GFXMMU_LUT274H_LO_SHIFT		4
#define GFXMMU_LUT274H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut274h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut275l LUT275L Graphic MMU LUT entry 275 low
@{*/


#define GFXMMU_LUT275L_LVB_SHIFT		16
#define GFXMMU_LUT275L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut275l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT275L_FVB_SHIFT		8
#define GFXMMU_LUT275L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut275l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT275L_EN Enable **/
#define GFXMMU_LUT275L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut275h LUT275H Graphic MMU LUT entry 275 high
@{*/


#define GFXMMU_LUT275H_LO_SHIFT		4
#define GFXMMU_LUT275H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut275h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut276l LUT276L Graphic MMU LUT entry 276 low
@{*/


#define GFXMMU_LUT276L_LVB_SHIFT		16
#define GFXMMU_LUT276L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut276l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT276L_FVB_SHIFT		8
#define GFXMMU_LUT276L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut276l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT276L_EN Enable **/
#define GFXMMU_LUT276L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut276h LUT276H Graphic MMU LUT entry 276 high
@{*/


#define GFXMMU_LUT276H_LO_SHIFT		4
#define GFXMMU_LUT276H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut276h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut277l LUT277L Graphic MMU LUT entry 277 low
@{*/


#define GFXMMU_LUT277L_LVB_SHIFT		16
#define GFXMMU_LUT277L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut277l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT277L_FVB_SHIFT		8
#define GFXMMU_LUT277L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut277l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT277L_EN Enable **/
#define GFXMMU_LUT277L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut277h LUT277H Graphic MMU LUT entry 277 high
@{*/


#define GFXMMU_LUT277H_LO_SHIFT		4
#define GFXMMU_LUT277H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut277h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut278l LUT278L Graphic MMU LUT entry 278 low
@{*/


#define GFXMMU_LUT278L_LVB_SHIFT		16
#define GFXMMU_LUT278L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut278l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT278L_FVB_SHIFT		8
#define GFXMMU_LUT278L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut278l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT278L_EN Enable **/
#define GFXMMU_LUT278L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut278h LUT278H Graphic MMU LUT entry 278 high
@{*/


#define GFXMMU_LUT278H_LO_SHIFT		4
#define GFXMMU_LUT278H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut278h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut279l LUT279L Graphic MMU LUT entry 279 low
@{*/


#define GFXMMU_LUT279L_LVB_SHIFT		16
#define GFXMMU_LUT279L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut279l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT279L_FVB_SHIFT		8
#define GFXMMU_LUT279L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut279l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT279L_EN Enable **/
#define GFXMMU_LUT279L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut279h LUT279H Graphic MMU LUT entry 279 high
@{*/


#define GFXMMU_LUT279H_LO_SHIFT		4
#define GFXMMU_LUT279H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut279h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut280l LUT280L Graphic MMU LUT entry 280 low
@{*/


#define GFXMMU_LUT280L_LVB_SHIFT		16
#define GFXMMU_LUT280L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut280l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT280L_FVB_SHIFT		8
#define GFXMMU_LUT280L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut280l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT280L_EN Enable **/
#define GFXMMU_LUT280L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut280h LUT280H Graphic MMU LUT entry 280 high
@{*/


#define GFXMMU_LUT280H_LO_SHIFT		4
#define GFXMMU_LUT280H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut280h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut281l LUT281L Graphic MMU LUT entry 281 low
@{*/


#define GFXMMU_LUT281L_LVB_SHIFT		16
#define GFXMMU_LUT281L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut281l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT281L_FVB_SHIFT		8
#define GFXMMU_LUT281L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut281l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT281L_EN Enable **/
#define GFXMMU_LUT281L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut281h LUT281H Graphic MMU LUT entry 281 high
@{*/


#define GFXMMU_LUT281H_LO_SHIFT		4
#define GFXMMU_LUT281H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut281h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut282l LUT282L Graphic MMU LUT entry 282 low
@{*/


#define GFXMMU_LUT282L_LVB_SHIFT		16
#define GFXMMU_LUT282L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut282l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT282L_FVB_SHIFT		8
#define GFXMMU_LUT282L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut282l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT282L_EN Enable **/
#define GFXMMU_LUT282L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut282h LUT282H Graphic MMU LUT entry 282 high
@{*/


#define GFXMMU_LUT282H_LO_SHIFT		4
#define GFXMMU_LUT282H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut282h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut283l LUT283L Graphic MMU LUT entry 283 low
@{*/


#define GFXMMU_LUT283L_LVB_SHIFT		16
#define GFXMMU_LUT283L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut283l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT283L_FVB_SHIFT		8
#define GFXMMU_LUT283L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut283l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT283L_EN Enable **/
#define GFXMMU_LUT283L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut283h LUT283H Graphic MMU LUT entry 283 high
@{*/


#define GFXMMU_LUT283H_LO_SHIFT		4
#define GFXMMU_LUT283H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut283h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut284l LUT284L Graphic MMU LUT entry 284 low
@{*/


#define GFXMMU_LUT284L_LVB_SHIFT		16
#define GFXMMU_LUT284L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut284l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT284L_FVB_SHIFT		8
#define GFXMMU_LUT284L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut284l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT284L_EN Enable **/
#define GFXMMU_LUT284L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut284h LUT284H Graphic MMU LUT entry 284 high
@{*/


#define GFXMMU_LUT284H_LO_SHIFT		4
#define GFXMMU_LUT284H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut284h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut285l LUT285L Graphic MMU LUT entry 285 low
@{*/


#define GFXMMU_LUT285L_LVB_SHIFT		16
#define GFXMMU_LUT285L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut285l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT285L_FVB_SHIFT		8
#define GFXMMU_LUT285L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut285l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT285L_EN Enable **/
#define GFXMMU_LUT285L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut285h LUT285H Graphic MMU LUT entry 285 high
@{*/


#define GFXMMU_LUT285H_LO_SHIFT		4
#define GFXMMU_LUT285H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut285h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut286l LUT286L Graphic MMU LUT entry 286 low
@{*/


#define GFXMMU_LUT286L_LVB_SHIFT		16
#define GFXMMU_LUT286L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut286l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT286L_FVB_SHIFT		8
#define GFXMMU_LUT286L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut286l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT286L_EN Enable **/
#define GFXMMU_LUT286L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut286h LUT286H Graphic MMU LUT entry 286 high
@{*/


#define GFXMMU_LUT286H_LO_SHIFT		4
#define GFXMMU_LUT286H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut286h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut287l LUT287L Graphic MMU LUT entry 287 low
@{*/


#define GFXMMU_LUT287L_LVB_SHIFT		16
#define GFXMMU_LUT287L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut287l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT287L_FVB_SHIFT		8
#define GFXMMU_LUT287L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut287l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT287L_EN Enable **/
#define GFXMMU_LUT287L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut287h LUT287H Graphic MMU LUT entry 287 high
@{*/


#define GFXMMU_LUT287H_LO_SHIFT		4
#define GFXMMU_LUT287H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut287h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut288l LUT288L Graphic MMU LUT entry 288 low
@{*/


#define GFXMMU_LUT288L_LVB_SHIFT		16
#define GFXMMU_LUT288L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut288l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT288L_FVB_SHIFT		8
#define GFXMMU_LUT288L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut288l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT288L_EN Enable **/
#define GFXMMU_LUT288L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut288h LUT288H Graphic MMU LUT entry 288 high
@{*/


#define GFXMMU_LUT288H_LO_SHIFT		4
#define GFXMMU_LUT288H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut288h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut289l LUT289L Graphic MMU LUT entry 289 low
@{*/


#define GFXMMU_LUT289L_LVB_SHIFT		16
#define GFXMMU_LUT289L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut289l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT289L_FVB_SHIFT		8
#define GFXMMU_LUT289L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut289l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT289L_EN Enable **/
#define GFXMMU_LUT289L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut289h LUT289H Graphic MMU LUT entry 289 high
@{*/


#define GFXMMU_LUT289H_LO_SHIFT		4
#define GFXMMU_LUT289H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut289h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut290l LUT290L Graphic MMU LUT entry 290 low
@{*/


#define GFXMMU_LUT290L_LVB_SHIFT		16
#define GFXMMU_LUT290L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut290l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT290L_FVB_SHIFT		8
#define GFXMMU_LUT290L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut290l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT290L_EN Enable **/
#define GFXMMU_LUT290L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut290h LUT290H Graphic MMU LUT entry 290 high
@{*/


#define GFXMMU_LUT290H_LO_SHIFT		4
#define GFXMMU_LUT290H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut290h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut291l LUT291L Graphic MMU LUT entry 291 low
@{*/


#define GFXMMU_LUT291L_LVB_SHIFT		16
#define GFXMMU_LUT291L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut291l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT291L_FVB_SHIFT		8
#define GFXMMU_LUT291L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut291l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT291L_EN Enable **/
#define GFXMMU_LUT291L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut291h LUT291H Graphic MMU LUT entry 291 high
@{*/


#define GFXMMU_LUT291H_LO_SHIFT		4
#define GFXMMU_LUT291H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut291h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut292l LUT292L Graphic MMU LUT entry 292 low
@{*/


#define GFXMMU_LUT292L_LVB_SHIFT		16
#define GFXMMU_LUT292L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut292l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT292L_FVB_SHIFT		8
#define GFXMMU_LUT292L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut292l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT292L_EN Enable **/
#define GFXMMU_LUT292L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut292h LUT292H Graphic MMU LUT entry 292 high
@{*/


#define GFXMMU_LUT292H_LO_SHIFT		4
#define GFXMMU_LUT292H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut292h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut293l LUT293L Graphic MMU LUT entry 293 low
@{*/


#define GFXMMU_LUT293L_LVB_SHIFT		16
#define GFXMMU_LUT293L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut293l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT293L_FVB_SHIFT		8
#define GFXMMU_LUT293L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut293l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT293L_EN Enable **/
#define GFXMMU_LUT293L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut293h LUT293H Graphic MMU LUT entry 293 high
@{*/


#define GFXMMU_LUT293H_LO_SHIFT		4
#define GFXMMU_LUT293H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut293h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut294l LUT294L Graphic MMU LUT entry 294 low
@{*/


#define GFXMMU_LUT294L_LVB_SHIFT		16
#define GFXMMU_LUT294L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut294l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT294L_FVB_SHIFT		8
#define GFXMMU_LUT294L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut294l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT294L_EN Enable **/
#define GFXMMU_LUT294L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut294h LUT294H Graphic MMU LUT entry 294 high
@{*/


#define GFXMMU_LUT294H_LO_SHIFT		4
#define GFXMMU_LUT294H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut294h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut295l LUT295L Graphic MMU LUT entry 295 low
@{*/


#define GFXMMU_LUT295L_LVB_SHIFT		16
#define GFXMMU_LUT295L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut295l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT295L_FVB_SHIFT		8
#define GFXMMU_LUT295L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut295l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT295L_EN Enable **/
#define GFXMMU_LUT295L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut295h LUT295H Graphic MMU LUT entry 295 high
@{*/


#define GFXMMU_LUT295H_LO_SHIFT		4
#define GFXMMU_LUT295H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut295h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut296l LUT296L Graphic MMU LUT entry 296 low
@{*/


#define GFXMMU_LUT296L_LVB_SHIFT		16
#define GFXMMU_LUT296L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut296l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT296L_FVB_SHIFT		8
#define GFXMMU_LUT296L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut296l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT296L_EN Enable **/
#define GFXMMU_LUT296L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut296h LUT296H Graphic MMU LUT entry 296 high
@{*/


#define GFXMMU_LUT296H_LO_SHIFT		4
#define GFXMMU_LUT296H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut296h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut297l LUT297L Graphic MMU LUT entry 297 low
@{*/


#define GFXMMU_LUT297L_LVB_SHIFT		16
#define GFXMMU_LUT297L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut297l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT297L_FVB_SHIFT		8
#define GFXMMU_LUT297L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut297l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT297L_EN Enable **/
#define GFXMMU_LUT297L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut297h LUT297H Graphic MMU LUT entry 297 high
@{*/


#define GFXMMU_LUT297H_LO_SHIFT		4
#define GFXMMU_LUT297H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut297h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut298l LUT298L Graphic MMU LUT entry 298 low
@{*/


#define GFXMMU_LUT298L_LVB_SHIFT		16
#define GFXMMU_LUT298L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut298l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT298L_FVB_SHIFT		8
#define GFXMMU_LUT298L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut298l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT298L_EN Enable **/
#define GFXMMU_LUT298L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut298h LUT298H Graphic MMU LUT entry 298 high
@{*/


#define GFXMMU_LUT298H_LO_SHIFT		4
#define GFXMMU_LUT298H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut298h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut299l LUT299L Graphic MMU LUT entry 299 low
@{*/


#define GFXMMU_LUT299L_LVB_SHIFT		16
#define GFXMMU_LUT299L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut299l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT299L_FVB_SHIFT		8
#define GFXMMU_LUT299L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut299l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT299L_EN Enable **/
#define GFXMMU_LUT299L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut299h LUT299H Graphic MMU LUT entry 299 high
@{*/


#define GFXMMU_LUT299H_LO_SHIFT		4
#define GFXMMU_LUT299H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut299h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut300l LUT300L Graphic MMU LUT entry 300 low
@{*/


#define GFXMMU_LUT300L_LVB_SHIFT		16
#define GFXMMU_LUT300L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut300l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT300L_FVB_SHIFT		8
#define GFXMMU_LUT300L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut300l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT300L_EN Enable **/
#define GFXMMU_LUT300L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut300h LUT300H Graphic MMU LUT entry 300 high
@{*/


#define GFXMMU_LUT300H_LO_SHIFT		4
#define GFXMMU_LUT300H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut300h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut301l LUT301L Graphic MMU LUT entry 301 low
@{*/


#define GFXMMU_LUT301L_LVB_SHIFT		16
#define GFXMMU_LUT301L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut301l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT301L_FVB_SHIFT		8
#define GFXMMU_LUT301L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut301l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT301L_EN Enable **/
#define GFXMMU_LUT301L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut301h LUT301H Graphic MMU LUT entry 301 high
@{*/


#define GFXMMU_LUT301H_LO_SHIFT		4
#define GFXMMU_LUT301H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut301h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut302l LUT302L Graphic MMU LUT entry 302 low
@{*/


#define GFXMMU_LUT302L_LVB_SHIFT		16
#define GFXMMU_LUT302L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut302l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT302L_FVB_SHIFT		8
#define GFXMMU_LUT302L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut302l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT302L_EN Enable **/
#define GFXMMU_LUT302L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut302h LUT302H Graphic MMU LUT entry 302 high
@{*/


#define GFXMMU_LUT302H_LO_SHIFT		4
#define GFXMMU_LUT302H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut302h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut303l LUT303L Graphic MMU LUT entry 303 low
@{*/


#define GFXMMU_LUT303L_LVB_SHIFT		16
#define GFXMMU_LUT303L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut303l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT303L_FVB_SHIFT		8
#define GFXMMU_LUT303L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut303l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT303L_EN Enable **/
#define GFXMMU_LUT303L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut303h LUT303H Graphic MMU LUT entry 303 high
@{*/


#define GFXMMU_LUT303H_LO_SHIFT		4
#define GFXMMU_LUT303H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut303h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut304l LUT304L Graphic MMU LUT entry 304 low
@{*/


#define GFXMMU_LUT304L_LVB_SHIFT		16
#define GFXMMU_LUT304L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut304l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT304L_FVB_SHIFT		8
#define GFXMMU_LUT304L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut304l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT304L_EN Enable **/
#define GFXMMU_LUT304L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut304h LUT304H Graphic MMU LUT entry 304 high
@{*/


#define GFXMMU_LUT304H_LO_SHIFT		4
#define GFXMMU_LUT304H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut304h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut305l LUT305L Graphic MMU LUT entry 305 low
@{*/


#define GFXMMU_LUT305L_LVB_SHIFT		16
#define GFXMMU_LUT305L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut305l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT305L_FVB_SHIFT		8
#define GFXMMU_LUT305L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut305l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT305L_EN Enable **/
#define GFXMMU_LUT305L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut305h LUT305H Graphic MMU LUT entry 305 high
@{*/


#define GFXMMU_LUT305H_LO_SHIFT		4
#define GFXMMU_LUT305H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut305h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut306l LUT306L Graphic MMU LUT entry 306 low
@{*/


#define GFXMMU_LUT306L_LVB_SHIFT		16
#define GFXMMU_LUT306L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut306l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT306L_FVB_SHIFT		8
#define GFXMMU_LUT306L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut306l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT306L_EN Enable **/
#define GFXMMU_LUT306L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut306h LUT306H Graphic MMU LUT entry 306 high
@{*/


#define GFXMMU_LUT306H_LO_SHIFT		4
#define GFXMMU_LUT306H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut306h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut307l LUT307L Graphic MMU LUT entry 307 low
@{*/


#define GFXMMU_LUT307L_LVB_SHIFT		16
#define GFXMMU_LUT307L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut307l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT307L_FVB_SHIFT		8
#define GFXMMU_LUT307L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut307l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT307L_EN Enable **/
#define GFXMMU_LUT307L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut307h LUT307H Graphic MMU LUT entry 307 high
@{*/


#define GFXMMU_LUT307H_LO_SHIFT		4
#define GFXMMU_LUT307H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut307h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut308l LUT308L Graphic MMU LUT entry 308 low
@{*/


#define GFXMMU_LUT308L_LVB_SHIFT		16
#define GFXMMU_LUT308L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut308l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT308L_FVB_SHIFT		8
#define GFXMMU_LUT308L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut308l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT308L_EN Enable **/
#define GFXMMU_LUT308L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut308h LUT308H Graphic MMU LUT entry 308 high
@{*/


#define GFXMMU_LUT308H_LO_SHIFT		4
#define GFXMMU_LUT308H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut308h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut309l LUT309L Graphic MMU LUT entry 309 low
@{*/


#define GFXMMU_LUT309L_LVB_SHIFT		16
#define GFXMMU_LUT309L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut309l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT309L_FVB_SHIFT		8
#define GFXMMU_LUT309L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut309l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT309L_EN Enable **/
#define GFXMMU_LUT309L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut309h LUT309H Graphic MMU LUT entry 309 high
@{*/


#define GFXMMU_LUT309H_LO_SHIFT		4
#define GFXMMU_LUT309H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut309h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut310l LUT310L Graphic MMU LUT entry 310 low
@{*/


#define GFXMMU_LUT310L_LVB_SHIFT		16
#define GFXMMU_LUT310L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut310l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT310L_FVB_SHIFT		8
#define GFXMMU_LUT310L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut310l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT310L_EN Enable **/
#define GFXMMU_LUT310L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut310h LUT310H Graphic MMU LUT entry 310 high
@{*/


#define GFXMMU_LUT310H_LO_SHIFT		4
#define GFXMMU_LUT310H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut310h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut311l LUT311L Graphic MMU LUT entry 311 low
@{*/


#define GFXMMU_LUT311L_LVB_SHIFT		16
#define GFXMMU_LUT311L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut311l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT311L_FVB_SHIFT		8
#define GFXMMU_LUT311L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut311l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT311L_EN Enable **/
#define GFXMMU_LUT311L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut311h LUT311H Graphic MMU LUT entry 311 high
@{*/


#define GFXMMU_LUT311H_LO_SHIFT		4
#define GFXMMU_LUT311H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut311h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut312l LUT312L Graphic MMU LUT entry 312 low
@{*/


#define GFXMMU_LUT312L_LVB_SHIFT		16
#define GFXMMU_LUT312L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut312l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT312L_FVB_SHIFT		8
#define GFXMMU_LUT312L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut312l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT312L_EN Enable **/
#define GFXMMU_LUT312L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut312h LUT312H Graphic MMU LUT entry 312 high
@{*/


#define GFXMMU_LUT312H_LO_SHIFT		4
#define GFXMMU_LUT312H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut312h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut313l LUT313L Graphic MMU LUT entry 313 low
@{*/


#define GFXMMU_LUT313L_LVB_SHIFT		16
#define GFXMMU_LUT313L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut313l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT313L_FVB_SHIFT		8
#define GFXMMU_LUT313L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut313l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT313L_EN Enable **/
#define GFXMMU_LUT313L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut313h LUT313H Graphic MMU LUT entry 313 high
@{*/


#define GFXMMU_LUT313H_LO_SHIFT		4
#define GFXMMU_LUT313H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut313h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut314l LUT314L Graphic MMU LUT entry 314 low
@{*/


#define GFXMMU_LUT314L_LVB_SHIFT		16
#define GFXMMU_LUT314L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut314l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT314L_FVB_SHIFT		8
#define GFXMMU_LUT314L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut314l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT314L_EN Enable **/
#define GFXMMU_LUT314L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut314h LUT314H Graphic MMU LUT entry 314 high
@{*/


#define GFXMMU_LUT314H_LO_SHIFT		4
#define GFXMMU_LUT314H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut314h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut315l LUT315L Graphic MMU LUT entry 315 low
@{*/


#define GFXMMU_LUT315L_LVB_SHIFT		16
#define GFXMMU_LUT315L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut315l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT315L_FVB_SHIFT		8
#define GFXMMU_LUT315L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut315l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT315L_EN Enable **/
#define GFXMMU_LUT315L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut315h LUT315H Graphic MMU LUT entry 315 high
@{*/


#define GFXMMU_LUT315H_LO_SHIFT		4
#define GFXMMU_LUT315H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut315h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut316l LUT316L Graphic MMU LUT entry 316 low
@{*/


#define GFXMMU_LUT316L_LVB_SHIFT		16
#define GFXMMU_LUT316L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut316l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT316L_FVB_SHIFT		8
#define GFXMMU_LUT316L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut316l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT316L_EN Enable **/
#define GFXMMU_LUT316L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut316h LUT316H Graphic MMU LUT entry 316 high
@{*/


#define GFXMMU_LUT316H_LO_SHIFT		4
#define GFXMMU_LUT316H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut316h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut317l LUT317L Graphic MMU LUT entry 317 low
@{*/


#define GFXMMU_LUT317L_LVB_SHIFT		16
#define GFXMMU_LUT317L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut317l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT317L_FVB_SHIFT		8
#define GFXMMU_LUT317L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut317l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT317L_EN Enable **/
#define GFXMMU_LUT317L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut317h LUT317H Graphic MMU LUT entry 317 high
@{*/


#define GFXMMU_LUT317H_LO_SHIFT		4
#define GFXMMU_LUT317H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut317h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut318l LUT318L Graphic MMU LUT entry 318 low
@{*/


#define GFXMMU_LUT318L_LVB_SHIFT		16
#define GFXMMU_LUT318L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut318l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT318L_FVB_SHIFT		8
#define GFXMMU_LUT318L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut318l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT318L_EN Enable **/
#define GFXMMU_LUT318L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut318h LUT318H Graphic MMU LUT entry 318 high
@{*/


#define GFXMMU_LUT318H_LO_SHIFT		4
#define GFXMMU_LUT318H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut318h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut319l LUT319L Graphic MMU LUT entry 319 low
@{*/


#define GFXMMU_LUT319L_LVB_SHIFT		16
#define GFXMMU_LUT319L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut319l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT319L_FVB_SHIFT		8
#define GFXMMU_LUT319L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut319l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT319L_EN Enable **/
#define GFXMMU_LUT319L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut319h LUT319H Graphic MMU LUT entry 319 high
@{*/


#define GFXMMU_LUT319H_LO_SHIFT		4
#define GFXMMU_LUT319H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut319h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut320l LUT320L Graphic MMU LUT entry 320 low
@{*/


#define GFXMMU_LUT320L_LVB_SHIFT		16
#define GFXMMU_LUT320L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut320l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT320L_FVB_SHIFT		8
#define GFXMMU_LUT320L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut320l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT320L_EN Enable **/
#define GFXMMU_LUT320L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut320h LUT320H Graphic MMU LUT entry 320 high
@{*/


#define GFXMMU_LUT320H_LO_SHIFT		4
#define GFXMMU_LUT320H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut320h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut321l LUT321L Graphic MMU LUT entry 321 low
@{*/


#define GFXMMU_LUT321L_LVB_SHIFT		16
#define GFXMMU_LUT321L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut321l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT321L_FVB_SHIFT		8
#define GFXMMU_LUT321L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut321l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT321L_EN Enable **/
#define GFXMMU_LUT321L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut321h LUT321H Graphic MMU LUT entry 321 high
@{*/


#define GFXMMU_LUT321H_LO_SHIFT		4
#define GFXMMU_LUT321H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut321h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut322l LUT322L Graphic MMU LUT entry 322 low
@{*/


#define GFXMMU_LUT322L_LVB_SHIFT		16
#define GFXMMU_LUT322L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut322l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT322L_FVB_SHIFT		8
#define GFXMMU_LUT322L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut322l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT322L_EN Enable **/
#define GFXMMU_LUT322L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut322h LUT322H Graphic MMU LUT entry 322 high
@{*/


#define GFXMMU_LUT322H_LO_SHIFT		4
#define GFXMMU_LUT322H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut322h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut323l LUT323L Graphic MMU LUT entry 323 low
@{*/


#define GFXMMU_LUT323L_LVB_SHIFT		16
#define GFXMMU_LUT323L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut323l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT323L_FVB_SHIFT		8
#define GFXMMU_LUT323L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut323l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT323L_EN Enable **/
#define GFXMMU_LUT323L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut323h LUT323H Graphic MMU LUT entry 323 high
@{*/


#define GFXMMU_LUT323H_LO_SHIFT		4
#define GFXMMU_LUT323H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut323h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut324l LUT324L Graphic MMU LUT entry 324 low
@{*/


#define GFXMMU_LUT324L_LVB_SHIFT		16
#define GFXMMU_LUT324L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut324l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT324L_FVB_SHIFT		8
#define GFXMMU_LUT324L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut324l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT324L_EN Enable **/
#define GFXMMU_LUT324L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut324h LUT324H Graphic MMU LUT entry 324 high
@{*/


#define GFXMMU_LUT324H_LO_SHIFT		4
#define GFXMMU_LUT324H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut324h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut325l LUT325L Graphic MMU LUT entry 325 low
@{*/


#define GFXMMU_LUT325L_LVB_SHIFT		16
#define GFXMMU_LUT325L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut325l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT325L_FVB_SHIFT		8
#define GFXMMU_LUT325L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut325l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT325L_EN Enable **/
#define GFXMMU_LUT325L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut325h LUT325H Graphic MMU LUT entry 325 high
@{*/


#define GFXMMU_LUT325H_LO_SHIFT		4
#define GFXMMU_LUT325H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut325h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut326l LUT326L Graphic MMU LUT entry 326 low
@{*/


#define GFXMMU_LUT326L_LVB_SHIFT		16
#define GFXMMU_LUT326L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut326l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT326L_FVB_SHIFT		8
#define GFXMMU_LUT326L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut326l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT326L_EN Enable **/
#define GFXMMU_LUT326L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut326h LUT326H Graphic MMU LUT entry 326 high
@{*/


#define GFXMMU_LUT326H_LO_SHIFT		4
#define GFXMMU_LUT326H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut326h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut327l LUT327L Graphic MMU LUT entry 327 low
@{*/


#define GFXMMU_LUT327L_LVB_SHIFT		16
#define GFXMMU_LUT327L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut327l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT327L_FVB_SHIFT		8
#define GFXMMU_LUT327L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut327l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT327L_EN Enable **/
#define GFXMMU_LUT327L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut327h LUT327H Graphic MMU LUT entry 327 high
@{*/


#define GFXMMU_LUT327H_LO_SHIFT		4
#define GFXMMU_LUT327H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut327h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut328l LUT328L Graphic MMU LUT entry 328 low
@{*/


#define GFXMMU_LUT328L_LVB_SHIFT		16
#define GFXMMU_LUT328L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut328l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT328L_FVB_SHIFT		8
#define GFXMMU_LUT328L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut328l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT328L_EN Enable **/
#define GFXMMU_LUT328L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut328h LUT328H Graphic MMU LUT entry 328 high
@{*/


#define GFXMMU_LUT328H_LO_SHIFT		4
#define GFXMMU_LUT328H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut328h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut329l LUT329L Graphic MMU LUT entry 329 low
@{*/


#define GFXMMU_LUT329L_LVB_SHIFT		16
#define GFXMMU_LUT329L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut329l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT329L_FVB_SHIFT		8
#define GFXMMU_LUT329L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut329l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT329L_EN Enable **/
#define GFXMMU_LUT329L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut329h LUT329H Graphic MMU LUT entry 329 high
@{*/


#define GFXMMU_LUT329H_LO_SHIFT		4
#define GFXMMU_LUT329H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut329h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut330l LUT330L Graphic MMU LUT entry 330 low
@{*/


#define GFXMMU_LUT330L_LVB_SHIFT		16
#define GFXMMU_LUT330L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut330l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT330L_FVB_SHIFT		8
#define GFXMMU_LUT330L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut330l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT330L_EN Enable **/
#define GFXMMU_LUT330L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut330h LUT330H Graphic MMU LUT entry 330 high
@{*/


#define GFXMMU_LUT330H_LO_SHIFT		4
#define GFXMMU_LUT330H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut330h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut331l LUT331L Graphic MMU LUT entry 331 low
@{*/


#define GFXMMU_LUT331L_LVB_SHIFT		16
#define GFXMMU_LUT331L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut331l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT331L_FVB_SHIFT		8
#define GFXMMU_LUT331L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut331l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT331L_EN Enable **/
#define GFXMMU_LUT331L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut331h LUT331H Graphic MMU LUT entry 331 high
@{*/


#define GFXMMU_LUT331H_LO_SHIFT		4
#define GFXMMU_LUT331H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut331h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut332l LUT332L Graphic MMU LUT entry 332 low
@{*/


#define GFXMMU_LUT332L_LVB_SHIFT		16
#define GFXMMU_LUT332L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut332l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT332L_FVB_SHIFT		8
#define GFXMMU_LUT332L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut332l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT332L_EN Enable **/
#define GFXMMU_LUT332L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut332h LUT332H Graphic MMU LUT entry 332 high
@{*/


#define GFXMMU_LUT332H_LO_SHIFT		4
#define GFXMMU_LUT332H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut332h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut333l LUT333L Graphic MMU LUT entry 333 low
@{*/


#define GFXMMU_LUT333L_LVB_SHIFT		16
#define GFXMMU_LUT333L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut333l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT333L_FVB_SHIFT		8
#define GFXMMU_LUT333L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut333l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT333L_EN Enable **/
#define GFXMMU_LUT333L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut333h LUT333H Graphic MMU LUT entry 333 high
@{*/


#define GFXMMU_LUT333H_LO_SHIFT		4
#define GFXMMU_LUT333H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut333h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut334l LUT334L Graphic MMU LUT entry 334 low
@{*/


#define GFXMMU_LUT334L_LVB_SHIFT		16
#define GFXMMU_LUT334L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut334l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT334L_FVB_SHIFT		8
#define GFXMMU_LUT334L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut334l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT334L_EN Enable **/
#define GFXMMU_LUT334L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut334h LUT334H Graphic MMU LUT entry 334 high
@{*/


#define GFXMMU_LUT334H_LO_SHIFT		4
#define GFXMMU_LUT334H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut334h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut335l LUT335L Graphic MMU LUT entry 335 low
@{*/


#define GFXMMU_LUT335L_LVB_SHIFT		16
#define GFXMMU_LUT335L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut335l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT335L_FVB_SHIFT		8
#define GFXMMU_LUT335L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut335l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT335L_EN Enable **/
#define GFXMMU_LUT335L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut335h LUT335H Graphic MMU LUT entry 335 high
@{*/


#define GFXMMU_LUT335H_LO_SHIFT		4
#define GFXMMU_LUT335H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut335h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut336l LUT336L Graphic MMU LUT entry 336 low
@{*/


#define GFXMMU_LUT336L_LVB_SHIFT		16
#define GFXMMU_LUT336L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut336l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT336L_FVB_SHIFT		8
#define GFXMMU_LUT336L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut336l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT336L_EN Enable **/
#define GFXMMU_LUT336L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut336h LUT336H Graphic MMU LUT entry 336 high
@{*/


#define GFXMMU_LUT336H_LO_SHIFT		4
#define GFXMMU_LUT336H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut336h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut337l LUT337L Graphic MMU LUT entry 337 low
@{*/


#define GFXMMU_LUT337L_LVB_SHIFT		16
#define GFXMMU_LUT337L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut337l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT337L_FVB_SHIFT		8
#define GFXMMU_LUT337L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut337l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT337L_EN Enable **/
#define GFXMMU_LUT337L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut337h LUT337H Graphic MMU LUT entry 337 high
@{*/


#define GFXMMU_LUT337H_LO_SHIFT		4
#define GFXMMU_LUT337H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut337h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut338l LUT338L Graphic MMU LUT entry 338 low
@{*/


#define GFXMMU_LUT338L_LVB_SHIFT		16
#define GFXMMU_LUT338L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut338l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT338L_FVB_SHIFT		8
#define GFXMMU_LUT338L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut338l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT338L_EN Enable **/
#define GFXMMU_LUT338L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut338h LUT338H Graphic MMU LUT entry 338 high
@{*/


#define GFXMMU_LUT338H_LO_SHIFT		4
#define GFXMMU_LUT338H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut338h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut339l LUT339L Graphic MMU LUT entry 339 low
@{*/


#define GFXMMU_LUT339L_LVB_SHIFT		16
#define GFXMMU_LUT339L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut339l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT339L_FVB_SHIFT		8
#define GFXMMU_LUT339L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut339l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT339L_EN Enable **/
#define GFXMMU_LUT339L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut339h LUT339H Graphic MMU LUT entry 339 high
@{*/


#define GFXMMU_LUT339H_LO_SHIFT		4
#define GFXMMU_LUT339H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut339h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut340l LUT340L Graphic MMU LUT entry 340 low
@{*/


#define GFXMMU_LUT340L_LVB_SHIFT		16
#define GFXMMU_LUT340L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut340l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT340L_FVB_SHIFT		8
#define GFXMMU_LUT340L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut340l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT340L_EN Enable **/
#define GFXMMU_LUT340L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut340h LUT340H Graphic MMU LUT entry 340 high
@{*/


#define GFXMMU_LUT340H_LO_SHIFT		4
#define GFXMMU_LUT340H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut340h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut341l LUT341L Graphic MMU LUT entry 341 low
@{*/


#define GFXMMU_LUT341L_LVB_SHIFT		16
#define GFXMMU_LUT341L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut341l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT341L_FVB_SHIFT		8
#define GFXMMU_LUT341L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut341l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT341L_EN Enable **/
#define GFXMMU_LUT341L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut341h LUT341H Graphic MMU LUT entry 341 high
@{*/


#define GFXMMU_LUT341H_LO_SHIFT		4
#define GFXMMU_LUT341H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut341h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut342l LUT342L Graphic MMU LUT entry 342 low
@{*/


#define GFXMMU_LUT342L_LVB_SHIFT		16
#define GFXMMU_LUT342L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut342l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT342L_FVB_SHIFT		8
#define GFXMMU_LUT342L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut342l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT342L_EN Enable **/
#define GFXMMU_LUT342L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut342h LUT342H Graphic MMU LUT entry 342 high
@{*/


#define GFXMMU_LUT342H_LO_SHIFT		4
#define GFXMMU_LUT342H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut342h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut343l LUT343L Graphic MMU LUT entry 343 low
@{*/


#define GFXMMU_LUT343L_LVB_SHIFT		16
#define GFXMMU_LUT343L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut343l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT343L_FVB_SHIFT		8
#define GFXMMU_LUT343L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut343l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT343L_EN Enable **/
#define GFXMMU_LUT343L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut343h LUT343H Graphic MMU LUT entry 343 high
@{*/


#define GFXMMU_LUT343H_LO_SHIFT		4
#define GFXMMU_LUT343H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut343h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut344l LUT344L Graphic MMU LUT entry 344 low
@{*/


#define GFXMMU_LUT344L_LVB_SHIFT		16
#define GFXMMU_LUT344L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut344l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT344L_FVB_SHIFT		8
#define GFXMMU_LUT344L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut344l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT344L_EN Enable **/
#define GFXMMU_LUT344L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut344h LUT344H Graphic MMU LUT entry 344 high
@{*/


#define GFXMMU_LUT344H_LO_SHIFT		4
#define GFXMMU_LUT344H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut344h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut345l LUT345L Graphic MMU LUT entry 345 low
@{*/


#define GFXMMU_LUT345L_LVB_SHIFT		16
#define GFXMMU_LUT345L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut345l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT345L_FVB_SHIFT		8
#define GFXMMU_LUT345L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut345l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT345L_EN Enable **/
#define GFXMMU_LUT345L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut345h LUT345H Graphic MMU LUT entry 345 high
@{*/


#define GFXMMU_LUT345H_LO_SHIFT		4
#define GFXMMU_LUT345H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut345h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut346l LUT346L Graphic MMU LUT entry 346 low
@{*/


#define GFXMMU_LUT346L_LVB_SHIFT		16
#define GFXMMU_LUT346L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut346l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT346L_FVB_SHIFT		8
#define GFXMMU_LUT346L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut346l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT346L_EN Enable **/
#define GFXMMU_LUT346L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut346h LUT346H Graphic MMU LUT entry 346 high
@{*/


#define GFXMMU_LUT346H_LO_SHIFT		4
#define GFXMMU_LUT346H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut346h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut347l LUT347L Graphic MMU LUT entry 347 low
@{*/


#define GFXMMU_LUT347L_LVB_SHIFT		16
#define GFXMMU_LUT347L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut347l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT347L_FVB_SHIFT		8
#define GFXMMU_LUT347L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut347l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT347L_EN Enable **/
#define GFXMMU_LUT347L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut347h LUT347H Graphic MMU LUT entry 347 high
@{*/


#define GFXMMU_LUT347H_LO_SHIFT		4
#define GFXMMU_LUT347H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut347h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut348l LUT348L Graphic MMU LUT entry 348 low
@{*/


#define GFXMMU_LUT348L_LVB_SHIFT		16
#define GFXMMU_LUT348L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut348l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT348L_FVB_SHIFT		8
#define GFXMMU_LUT348L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut348l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT348L_EN Enable **/
#define GFXMMU_LUT348L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut348h LUT348H Graphic MMU LUT entry 348 high
@{*/


#define GFXMMU_LUT348H_LO_SHIFT		4
#define GFXMMU_LUT348H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut348h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut349l LUT349L Graphic MMU LUT entry 349 low
@{*/


#define GFXMMU_LUT349L_LVB_SHIFT		16
#define GFXMMU_LUT349L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut349l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT349L_FVB_SHIFT		8
#define GFXMMU_LUT349L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut349l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT349L_EN Enable **/
#define GFXMMU_LUT349L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut349h LUT349H Graphic MMU LUT entry 349 high
@{*/


#define GFXMMU_LUT349H_LO_SHIFT		4
#define GFXMMU_LUT349H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut349h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut350l LUT350L Graphic MMU LUT entry 350 low
@{*/


#define GFXMMU_LUT350L_LVB_SHIFT		16
#define GFXMMU_LUT350L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut350l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT350L_FVB_SHIFT		8
#define GFXMMU_LUT350L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut350l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT350L_EN Enable **/
#define GFXMMU_LUT350L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut350h LUT350H Graphic MMU LUT entry 350 high
@{*/


#define GFXMMU_LUT350H_LO_SHIFT		4
#define GFXMMU_LUT350H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut350h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut351l LUT351L Graphic MMU LUT entry 351 low
@{*/


#define GFXMMU_LUT351L_LVB_SHIFT		16
#define GFXMMU_LUT351L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut351l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT351L_FVB_SHIFT		8
#define GFXMMU_LUT351L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut351l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT351L_EN Enable **/
#define GFXMMU_LUT351L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut351h LUT351H Graphic MMU LUT entry 351 high
@{*/


#define GFXMMU_LUT351H_LO_SHIFT		4
#define GFXMMU_LUT351H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut351h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut352l LUT352L Graphic MMU LUT entry 352 low
@{*/


#define GFXMMU_LUT352L_LVB_SHIFT		16
#define GFXMMU_LUT352L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut352l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT352L_FVB_SHIFT		8
#define GFXMMU_LUT352L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut352l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT352L_EN Enable **/
#define GFXMMU_LUT352L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut352h LUT352H Graphic MMU LUT entry 352 high
@{*/


#define GFXMMU_LUT352H_LO_SHIFT		4
#define GFXMMU_LUT352H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut352h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut353l LUT353L Graphic MMU LUT entry 353 low
@{*/


#define GFXMMU_LUT353L_LVB_SHIFT		16
#define GFXMMU_LUT353L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut353l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT353L_FVB_SHIFT		8
#define GFXMMU_LUT353L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut353l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT353L_EN Enable **/
#define GFXMMU_LUT353L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut353h LUT353H Graphic MMU LUT entry 353 high
@{*/


#define GFXMMU_LUT353H_LO_SHIFT		4
#define GFXMMU_LUT353H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut353h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut354l LUT354L Graphic MMU LUT entry 354 low
@{*/


#define GFXMMU_LUT354L_LVB_SHIFT		16
#define GFXMMU_LUT354L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut354l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT354L_FVB_SHIFT		8
#define GFXMMU_LUT354L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut354l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT354L_EN Enable **/
#define GFXMMU_LUT354L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut354h LUT354H Graphic MMU LUT entry 354 high
@{*/


#define GFXMMU_LUT354H_LO_SHIFT		4
#define GFXMMU_LUT354H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut354h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut355l LUT355L Graphic MMU LUT entry 355 low
@{*/


#define GFXMMU_LUT355L_LVB_SHIFT		16
#define GFXMMU_LUT355L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut355l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT355L_FVB_SHIFT		8
#define GFXMMU_LUT355L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut355l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT355L_EN Enable **/
#define GFXMMU_LUT355L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut355h LUT355H Graphic MMU LUT entry 355 high
@{*/


#define GFXMMU_LUT355H_LO_SHIFT		4
#define GFXMMU_LUT355H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut355h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut356l LUT356L Graphic MMU LUT entry 356 low
@{*/


#define GFXMMU_LUT356L_LVB_SHIFT		16
#define GFXMMU_LUT356L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut356l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT356L_FVB_SHIFT		8
#define GFXMMU_LUT356L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut356l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT356L_EN Enable **/
#define GFXMMU_LUT356L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut356h LUT356H Graphic MMU LUT entry 356 high
@{*/


#define GFXMMU_LUT356H_LO_SHIFT		4
#define GFXMMU_LUT356H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut356h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut357l LUT357L Graphic MMU LUT entry 357 low
@{*/


#define GFXMMU_LUT357L_LVB_SHIFT		16
#define GFXMMU_LUT357L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut357l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT357L_FVB_SHIFT		8
#define GFXMMU_LUT357L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut357l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT357L_EN Enable **/
#define GFXMMU_LUT357L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut357h LUT357H Graphic MMU LUT entry 357 high
@{*/


#define GFXMMU_LUT357H_LO_SHIFT		4
#define GFXMMU_LUT357H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut357h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut358l LUT358L Graphic MMU LUT entry 358 low
@{*/


#define GFXMMU_LUT358L_LVB_SHIFT		16
#define GFXMMU_LUT358L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut358l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT358L_FVB_SHIFT		8
#define GFXMMU_LUT358L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut358l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT358L_EN Enable **/
#define GFXMMU_LUT358L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut358h LUT358H Graphic MMU LUT entry 358 high
@{*/


#define GFXMMU_LUT358H_LO_SHIFT		4
#define GFXMMU_LUT358H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut358h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut359l LUT359L Graphic MMU LUT entry 359 low
@{*/


#define GFXMMU_LUT359L_LVB_SHIFT		16
#define GFXMMU_LUT359L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut359l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT359L_FVB_SHIFT		8
#define GFXMMU_LUT359L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut359l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT359L_EN Enable **/
#define GFXMMU_LUT359L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut359h LUT359H Graphic MMU LUT entry 359 high
@{*/


#define GFXMMU_LUT359H_LO_SHIFT		4
#define GFXMMU_LUT359H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut359h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut360l LUT360L Graphic MMU LUT entry 360 low
@{*/


#define GFXMMU_LUT360L_LVB_SHIFT		16
#define GFXMMU_LUT360L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut360l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT360L_FVB_SHIFT		8
#define GFXMMU_LUT360L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut360l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT360L_EN Enable **/
#define GFXMMU_LUT360L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut360h LUT360H Graphic MMU LUT entry 360 high
@{*/


#define GFXMMU_LUT360H_LO_SHIFT		4
#define GFXMMU_LUT360H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut360h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut361l LUT361L Graphic MMU LUT entry 361 low
@{*/


#define GFXMMU_LUT361L_LVB_SHIFT		16
#define GFXMMU_LUT361L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut361l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT361L_FVB_SHIFT		8
#define GFXMMU_LUT361L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut361l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT361L_EN Enable **/
#define GFXMMU_LUT361L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut361h LUT361H Graphic MMU LUT entry 361 high
@{*/


#define GFXMMU_LUT361H_LO_SHIFT		4
#define GFXMMU_LUT361H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut361h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut362l LUT362L Graphic MMU LUT entry 362 low
@{*/


#define GFXMMU_LUT362L_LVB_SHIFT		16
#define GFXMMU_LUT362L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut362l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT362L_FVB_SHIFT		8
#define GFXMMU_LUT362L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut362l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT362L_EN Enable **/
#define GFXMMU_LUT362L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut362h LUT362H Graphic MMU LUT entry 362 high
@{*/


#define GFXMMU_LUT362H_LO_SHIFT		4
#define GFXMMU_LUT362H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut362h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut363l LUT363L Graphic MMU LUT entry 363 low
@{*/


#define GFXMMU_LUT363L_LVB_SHIFT		16
#define GFXMMU_LUT363L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut363l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT363L_FVB_SHIFT		8
#define GFXMMU_LUT363L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut363l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT363L_EN Enable **/
#define GFXMMU_LUT363L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut363h LUT363H Graphic MMU LUT entry 363 high
@{*/


#define GFXMMU_LUT363H_LO_SHIFT		4
#define GFXMMU_LUT363H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut363h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut364l LUT364L Graphic MMU LUT entry 364 low
@{*/


#define GFXMMU_LUT364L_LVB_SHIFT		16
#define GFXMMU_LUT364L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut364l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT364L_FVB_SHIFT		8
#define GFXMMU_LUT364L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut364l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT364L_EN Enable **/
#define GFXMMU_LUT364L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut364h LUT364H Graphic MMU LUT entry 364 high
@{*/


#define GFXMMU_LUT364H_LO_SHIFT		4
#define GFXMMU_LUT364H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut364h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut365l LUT365L Graphic MMU LUT entry 365 low
@{*/


#define GFXMMU_LUT365L_LVB_SHIFT		16
#define GFXMMU_LUT365L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut365l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT365L_FVB_SHIFT		8
#define GFXMMU_LUT365L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut365l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT365L_EN Enable **/
#define GFXMMU_LUT365L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut365h LUT365H Graphic MMU LUT entry 365 high
@{*/


#define GFXMMU_LUT365H_LO_SHIFT		4
#define GFXMMU_LUT365H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut365h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut366l LUT366L Graphic MMU LUT entry 366 low
@{*/


#define GFXMMU_LUT366L_LVB_SHIFT		16
#define GFXMMU_LUT366L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut366l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT366L_FVB_SHIFT		8
#define GFXMMU_LUT366L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut366l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT366L_EN Enable **/
#define GFXMMU_LUT366L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut366h LUT366H Graphic MMU LUT entry 366 high
@{*/


#define GFXMMU_LUT366H_LO_SHIFT		4
#define GFXMMU_LUT366H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut366h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut367l LUT367L Graphic MMU LUT entry 367 low
@{*/


#define GFXMMU_LUT367L_LVB_SHIFT		16
#define GFXMMU_LUT367L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut367l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT367L_FVB_SHIFT		8
#define GFXMMU_LUT367L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut367l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT367L_EN Enable **/
#define GFXMMU_LUT367L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut367h LUT367H Graphic MMU LUT entry 367 high
@{*/


#define GFXMMU_LUT367H_LO_SHIFT		4
#define GFXMMU_LUT367H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut367h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut368l LUT368L Graphic MMU LUT entry 368 low
@{*/


#define GFXMMU_LUT368L_LVB_SHIFT		16
#define GFXMMU_LUT368L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut368l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT368L_FVB_SHIFT		8
#define GFXMMU_LUT368L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut368l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT368L_EN Enable **/
#define GFXMMU_LUT368L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut368h LUT368H Graphic MMU LUT entry 368 high
@{*/


#define GFXMMU_LUT368H_LO_SHIFT		4
#define GFXMMU_LUT368H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut368h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut369l LUT369L Graphic MMU LUT entry 369 low
@{*/


#define GFXMMU_LUT369L_LVB_SHIFT		16
#define GFXMMU_LUT369L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut369l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT369L_FVB_SHIFT		8
#define GFXMMU_LUT369L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut369l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT369L_EN Enable **/
#define GFXMMU_LUT369L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut369h LUT369H Graphic MMU LUT entry 369 high
@{*/


#define GFXMMU_LUT369H_LO_SHIFT		4
#define GFXMMU_LUT369H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut369h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut370l LUT370L Graphic MMU LUT entry 370 low
@{*/


#define GFXMMU_LUT370L_LVB_SHIFT		16
#define GFXMMU_LUT370L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut370l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT370L_FVB_SHIFT		8
#define GFXMMU_LUT370L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut370l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT370L_EN Enable **/
#define GFXMMU_LUT370L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut370h LUT370H Graphic MMU LUT entry 370 high
@{*/


#define GFXMMU_LUT370H_LO_SHIFT		4
#define GFXMMU_LUT370H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut370h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut371l LUT371L Graphic MMU LUT entry 371 low
@{*/


#define GFXMMU_LUT371L_LVB_SHIFT		16
#define GFXMMU_LUT371L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut371l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT371L_FVB_SHIFT		8
#define GFXMMU_LUT371L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut371l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT371L_EN Enable **/
#define GFXMMU_LUT371L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut371h LUT371H Graphic MMU LUT entry 371 high
@{*/


#define GFXMMU_LUT371H_LO_SHIFT		4
#define GFXMMU_LUT371H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut371h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut372l LUT372L Graphic MMU LUT entry 372 low
@{*/


#define GFXMMU_LUT372L_LVB_SHIFT		16
#define GFXMMU_LUT372L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut372l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT372L_FVB_SHIFT		8
#define GFXMMU_LUT372L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut372l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT372L_EN Enable **/
#define GFXMMU_LUT372L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut372h LUT372H Graphic MMU LUT entry 372 high
@{*/


#define GFXMMU_LUT372H_LO_SHIFT		4
#define GFXMMU_LUT372H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut372h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut373l LUT373L Graphic MMU LUT entry 373 low
@{*/


#define GFXMMU_LUT373L_LVB_SHIFT		16
#define GFXMMU_LUT373L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut373l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT373L_FVB_SHIFT		8
#define GFXMMU_LUT373L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut373l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT373L_EN Enable **/
#define GFXMMU_LUT373L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut373h LUT373H Graphic MMU LUT entry 373 high
@{*/


#define GFXMMU_LUT373H_LO_SHIFT		4
#define GFXMMU_LUT373H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut373h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut374l LUT374L Graphic MMU LUT entry 374 low
@{*/


#define GFXMMU_LUT374L_LVB_SHIFT		16
#define GFXMMU_LUT374L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut374l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT374L_FVB_SHIFT		8
#define GFXMMU_LUT374L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut374l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT374L_EN Enable **/
#define GFXMMU_LUT374L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut374h LUT374H Graphic MMU LUT entry 374 high
@{*/


#define GFXMMU_LUT374H_LO_SHIFT		4
#define GFXMMU_LUT374H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut374h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut375l LUT375L Graphic MMU LUT entry 375 low
@{*/


#define GFXMMU_LUT375L_LVB_SHIFT		16
#define GFXMMU_LUT375L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut375l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT375L_FVB_SHIFT		8
#define GFXMMU_LUT375L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut375l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT375L_EN Enable **/
#define GFXMMU_LUT375L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut375h LUT375H Graphic MMU LUT entry 375 high
@{*/


#define GFXMMU_LUT375H_LO_SHIFT		4
#define GFXMMU_LUT375H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut375h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut376l LUT376L Graphic MMU LUT entry 376 low
@{*/


#define GFXMMU_LUT376L_LVB_SHIFT		16
#define GFXMMU_LUT376L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut376l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT376L_FVB_SHIFT		8
#define GFXMMU_LUT376L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut376l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT376L_EN Enable **/
#define GFXMMU_LUT376L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut376h LUT376H Graphic MMU LUT entry 376 high
@{*/


#define GFXMMU_LUT376H_LO_SHIFT		4
#define GFXMMU_LUT376H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut376h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut377l LUT377L Graphic MMU LUT entry 377 low
@{*/


#define GFXMMU_LUT377L_LVB_SHIFT		16
#define GFXMMU_LUT377L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut377l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT377L_FVB_SHIFT		8
#define GFXMMU_LUT377L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut377l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT377L_EN Enable **/
#define GFXMMU_LUT377L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut377h LUT377H Graphic MMU LUT entry 377 high
@{*/


#define GFXMMU_LUT377H_LO_SHIFT		4
#define GFXMMU_LUT377H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut377h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut378l LUT378L Graphic MMU LUT entry 378 low
@{*/


#define GFXMMU_LUT378L_LVB_SHIFT		16
#define GFXMMU_LUT378L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut378l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT378L_FVB_SHIFT		8
#define GFXMMU_LUT378L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut378l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT378L_EN Enable **/
#define GFXMMU_LUT378L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut378h LUT378H Graphic MMU LUT entry 378 high
@{*/


#define GFXMMU_LUT378H_LO_SHIFT		4
#define GFXMMU_LUT378H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut378h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut379l LUT379L Graphic MMU LUT entry 379 low
@{*/


#define GFXMMU_LUT379L_LVB_SHIFT		16
#define GFXMMU_LUT379L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut379l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT379L_FVB_SHIFT		8
#define GFXMMU_LUT379L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut379l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT379L_EN Enable **/
#define GFXMMU_LUT379L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut379h LUT379H Graphic MMU LUT entry 379 high
@{*/


#define GFXMMU_LUT379H_LO_SHIFT		4
#define GFXMMU_LUT379H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut379h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut380l LUT380L Graphic MMU LUT entry 380 low
@{*/


#define GFXMMU_LUT380L_LVB_SHIFT		16
#define GFXMMU_LUT380L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut380l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT380L_FVB_SHIFT		8
#define GFXMMU_LUT380L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut380l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT380L_EN Enable **/
#define GFXMMU_LUT380L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut380h LUT380H Graphic MMU LUT entry 380 high
@{*/


#define GFXMMU_LUT380H_LO_SHIFT		4
#define GFXMMU_LUT380H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut380h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut381l LUT381L Graphic MMU LUT entry 381 low
@{*/


#define GFXMMU_LUT381L_LVB_SHIFT		16
#define GFXMMU_LUT381L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut381l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT381L_FVB_SHIFT		8
#define GFXMMU_LUT381L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut381l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT381L_EN Enable **/
#define GFXMMU_LUT381L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut381h LUT381H Graphic MMU LUT entry 381 high
@{*/


#define GFXMMU_LUT381H_LO_SHIFT		4
#define GFXMMU_LUT381H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut381h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut382l LUT382L Graphic MMU LUT entry 382 low
@{*/


#define GFXMMU_LUT382L_LVB_SHIFT		16
#define GFXMMU_LUT382L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut382l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT382L_FVB_SHIFT		8
#define GFXMMU_LUT382L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut382l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT382L_EN Enable **/
#define GFXMMU_LUT382L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut382h LUT382H Graphic MMU LUT entry 382 high
@{*/


#define GFXMMU_LUT382H_LO_SHIFT		4
#define GFXMMU_LUT382H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut382h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut383l LUT383L Graphic MMU LUT entry 383 low
@{*/


#define GFXMMU_LUT383L_LVB_SHIFT		16
#define GFXMMU_LUT383L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut383l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT383L_FVB_SHIFT		8
#define GFXMMU_LUT383L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut383l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT383L_EN Enable **/
#define GFXMMU_LUT383L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut383h LUT383H Graphic MMU LUT entry 383 high
@{*/


#define GFXMMU_LUT383H_LO_SHIFT		4
#define GFXMMU_LUT383H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut383h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut384l LUT384L Graphic MMU LUT entry 384 low
@{*/


#define GFXMMU_LUT384L_LVB_SHIFT		16
#define GFXMMU_LUT384L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut384l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT384L_FVB_SHIFT		8
#define GFXMMU_LUT384L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut384l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT384L_EN Enable **/
#define GFXMMU_LUT384L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut384h LUT384H Graphic MMU LUT entry 384 high
@{*/


#define GFXMMU_LUT384H_LO_SHIFT		4
#define GFXMMU_LUT384H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut384h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut385l LUT385L Graphic MMU LUT entry 385 low
@{*/


#define GFXMMU_LUT385L_LVB_SHIFT		16
#define GFXMMU_LUT385L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut385l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT385L_FVB_SHIFT		8
#define GFXMMU_LUT385L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut385l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT385L_EN Enable **/
#define GFXMMU_LUT385L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut385h LUT385H Graphic MMU LUT entry 385 high
@{*/


#define GFXMMU_LUT385H_LO_SHIFT		4
#define GFXMMU_LUT385H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut385h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut386l LUT386L Graphic MMU LUT entry 386 low
@{*/


#define GFXMMU_LUT386L_LVB_SHIFT		16
#define GFXMMU_LUT386L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut386l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT386L_FVB_SHIFT		8
#define GFXMMU_LUT386L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut386l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT386L_EN Enable **/
#define GFXMMU_LUT386L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut386h LUT386H Graphic MMU LUT entry 386 high
@{*/


#define GFXMMU_LUT386H_LO_SHIFT		4
#define GFXMMU_LUT386H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut386h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut387l LUT387L Graphic MMU LUT entry 387 low
@{*/


#define GFXMMU_LUT387L_LVB_SHIFT		16
#define GFXMMU_LUT387L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut387l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT387L_FVB_SHIFT		8
#define GFXMMU_LUT387L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut387l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT387L_EN Enable **/
#define GFXMMU_LUT387L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut387h LUT387H Graphic MMU LUT entry 387 high
@{*/


#define GFXMMU_LUT387H_LO_SHIFT		4
#define GFXMMU_LUT387H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut387h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut388l LUT388L Graphic MMU LUT entry 388 low
@{*/


#define GFXMMU_LUT388L_LVB_SHIFT		16
#define GFXMMU_LUT388L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut388l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT388L_FVB_SHIFT		8
#define GFXMMU_LUT388L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut388l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT388L_EN Enable **/
#define GFXMMU_LUT388L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut388h LUT388H Graphic MMU LUT entry 388 high
@{*/


#define GFXMMU_LUT388H_LO_SHIFT		4
#define GFXMMU_LUT388H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut388h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut389l LUT389L Graphic MMU LUT entry 389 low
@{*/


#define GFXMMU_LUT389L_LVB_SHIFT		16
#define GFXMMU_LUT389L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut389l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT389L_FVB_SHIFT		8
#define GFXMMU_LUT389L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut389l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT389L_EN Enable **/
#define GFXMMU_LUT389L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut389h LUT389H Graphic MMU LUT entry 389 high
@{*/


#define GFXMMU_LUT389H_LO_SHIFT		4
#define GFXMMU_LUT389H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut389h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut390l LUT390L Graphic MMU LUT entry 390 low
@{*/


#define GFXMMU_LUT390L_LVB_SHIFT		16
#define GFXMMU_LUT390L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut390l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT390L_FVB_SHIFT		8
#define GFXMMU_LUT390L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut390l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT390L_EN Enable **/
#define GFXMMU_LUT390L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut390h LUT390H Graphic MMU LUT entry 390 high
@{*/


#define GFXMMU_LUT390H_LO_SHIFT		4
#define GFXMMU_LUT390H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut390h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut391l LUT391L Graphic MMU LUT entry 391 low
@{*/


#define GFXMMU_LUT391L_LVB_SHIFT		16
#define GFXMMU_LUT391L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut391l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT391L_FVB_SHIFT		8
#define GFXMMU_LUT391L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut391l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT391L_EN Enable **/
#define GFXMMU_LUT391L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut391h LUT391H Graphic MMU LUT entry 391 high
@{*/


#define GFXMMU_LUT391H_LO_SHIFT		4
#define GFXMMU_LUT391H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut391h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut392l LUT392L Graphic MMU LUT entry 392 low
@{*/


#define GFXMMU_LUT392L_LVB_SHIFT		16
#define GFXMMU_LUT392L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut392l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT392L_FVB_SHIFT		8
#define GFXMMU_LUT392L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut392l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT392L_EN Enable **/
#define GFXMMU_LUT392L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut392h LUT392H Graphic MMU LUT entry 392 high
@{*/


#define GFXMMU_LUT392H_LO_SHIFT		4
#define GFXMMU_LUT392H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut392h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut393l LUT393L Graphic MMU LUT entry 393 low
@{*/


#define GFXMMU_LUT393L_LVB_SHIFT		16
#define GFXMMU_LUT393L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut393l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT393L_FVB_SHIFT		8
#define GFXMMU_LUT393L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut393l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT393L_EN Enable **/
#define GFXMMU_LUT393L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut393h LUT393H Graphic MMU LUT entry 393 high
@{*/


#define GFXMMU_LUT393H_LO_SHIFT		4
#define GFXMMU_LUT393H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut393h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut394l LUT394L Graphic MMU LUT entry 394 low
@{*/


#define GFXMMU_LUT394L_LVB_SHIFT		16
#define GFXMMU_LUT394L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut394l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT394L_FVB_SHIFT		8
#define GFXMMU_LUT394L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut394l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT394L_EN Enable **/
#define GFXMMU_LUT394L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut394h LUT394H Graphic MMU LUT entry 394 high
@{*/


#define GFXMMU_LUT394H_LO_SHIFT		4
#define GFXMMU_LUT394H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut394h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut395l LUT395L Graphic MMU LUT entry 395 low
@{*/


#define GFXMMU_LUT395L_LVB_SHIFT		16
#define GFXMMU_LUT395L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut395l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT395L_FVB_SHIFT		8
#define GFXMMU_LUT395L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut395l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT395L_EN Enable **/
#define GFXMMU_LUT395L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut395h LUT395H Graphic MMU LUT entry 395 high
@{*/


#define GFXMMU_LUT395H_LO_SHIFT		4
#define GFXMMU_LUT395H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut395h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut396l LUT396L Graphic MMU LUT entry 396 low
@{*/


#define GFXMMU_LUT396L_LVB_SHIFT		16
#define GFXMMU_LUT396L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut396l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT396L_FVB_SHIFT		8
#define GFXMMU_LUT396L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut396l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT396L_EN Enable **/
#define GFXMMU_LUT396L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut396h LUT396H Graphic MMU LUT entry 396 high
@{*/


#define GFXMMU_LUT396H_LO_SHIFT		4
#define GFXMMU_LUT396H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut396h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut397l LUT397L Graphic MMU LUT entry 397 low
@{*/


#define GFXMMU_LUT397L_LVB_SHIFT		16
#define GFXMMU_LUT397L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut397l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT397L_FVB_SHIFT		8
#define GFXMMU_LUT397L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut397l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT397L_EN Enable **/
#define GFXMMU_LUT397L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut397h LUT397H Graphic MMU LUT entry 397 high
@{*/


#define GFXMMU_LUT397H_LO_SHIFT		4
#define GFXMMU_LUT397H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut397h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut398l LUT398L Graphic MMU LUT entry 398 low
@{*/


#define GFXMMU_LUT398L_LVB_SHIFT		16
#define GFXMMU_LUT398L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut398l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT398L_FVB_SHIFT		8
#define GFXMMU_LUT398L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut398l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT398L_EN Enable **/
#define GFXMMU_LUT398L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut398h LUT398H Graphic MMU LUT entry 398 high
@{*/


#define GFXMMU_LUT398H_LO_SHIFT		4
#define GFXMMU_LUT398H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut398h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut399l LUT399L Graphic MMU LUT entry 399 low
@{*/


#define GFXMMU_LUT399L_LVB_SHIFT		16
#define GFXMMU_LUT399L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut399l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT399L_FVB_SHIFT		8
#define GFXMMU_LUT399L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut399l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT399L_EN Enable **/
#define GFXMMU_LUT399L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut399h LUT399H Graphic MMU LUT entry 399 high
@{*/


#define GFXMMU_LUT399H_LO_SHIFT		4
#define GFXMMU_LUT399H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut399h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut400l LUT400L Graphic MMU LUT entry 400 low
@{*/


#define GFXMMU_LUT400L_LVB_SHIFT		16
#define GFXMMU_LUT400L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut400l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT400L_FVB_SHIFT		8
#define GFXMMU_LUT400L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut400l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT400L_EN Enable **/
#define GFXMMU_LUT400L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut400h LUT400H Graphic MMU LUT entry 400 high
@{*/


#define GFXMMU_LUT400H_LO_SHIFT		4
#define GFXMMU_LUT400H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut400h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut401l LUT401L Graphic MMU LUT entry 401 low
@{*/


#define GFXMMU_LUT401L_LVB_SHIFT		16
#define GFXMMU_LUT401L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut401l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT401L_FVB_SHIFT		8
#define GFXMMU_LUT401L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut401l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT401L_EN Enable **/
#define GFXMMU_LUT401L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut401h LUT401H Graphic MMU LUT entry 401 high
@{*/


#define GFXMMU_LUT401H_LO_SHIFT		4
#define GFXMMU_LUT401H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut401h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut402l LUT402L Graphic MMU LUT entry 402 low
@{*/


#define GFXMMU_LUT402L_LVB_SHIFT		16
#define GFXMMU_LUT402L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut402l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT402L_FVB_SHIFT		8
#define GFXMMU_LUT402L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut402l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT402L_EN Enable **/
#define GFXMMU_LUT402L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut402h LUT402H Graphic MMU LUT entry 402 high
@{*/


#define GFXMMU_LUT402H_LO_SHIFT		4
#define GFXMMU_LUT402H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut402h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut403l LUT403L Graphic MMU LUT entry 403 low
@{*/


#define GFXMMU_LUT403L_LVB_SHIFT		16
#define GFXMMU_LUT403L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut403l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT403L_FVB_SHIFT		8
#define GFXMMU_LUT403L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut403l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT403L_EN Enable **/
#define GFXMMU_LUT403L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut403h LUT403H Graphic MMU LUT entry 403 high
@{*/


#define GFXMMU_LUT403H_LO_SHIFT		4
#define GFXMMU_LUT403H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut403h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut404l LUT404L Graphic MMU LUT entry 404 low
@{*/


#define GFXMMU_LUT404L_LVB_SHIFT		16
#define GFXMMU_LUT404L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut404l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT404L_FVB_SHIFT		8
#define GFXMMU_LUT404L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut404l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT404L_EN Enable **/
#define GFXMMU_LUT404L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut404h LUT404H Graphic MMU LUT entry 404 high
@{*/


#define GFXMMU_LUT404H_LO_SHIFT		4
#define GFXMMU_LUT404H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut404h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut405l LUT405L Graphic MMU LUT entry 405 low
@{*/


#define GFXMMU_LUT405L_LVB_SHIFT		16
#define GFXMMU_LUT405L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut405l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT405L_FVB_SHIFT		8
#define GFXMMU_LUT405L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut405l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT405L_EN Enable **/
#define GFXMMU_LUT405L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut405h LUT405H Graphic MMU LUT entry 405 high
@{*/


#define GFXMMU_LUT405H_LO_SHIFT		4
#define GFXMMU_LUT405H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut405h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut406l LUT406L Graphic MMU LUT entry 406 low
@{*/


#define GFXMMU_LUT406L_LVB_SHIFT		16
#define GFXMMU_LUT406L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut406l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT406L_FVB_SHIFT		8
#define GFXMMU_LUT406L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut406l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT406L_EN Enable **/
#define GFXMMU_LUT406L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut406h LUT406H Graphic MMU LUT entry 406 high
@{*/


#define GFXMMU_LUT406H_LO_SHIFT		4
#define GFXMMU_LUT406H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut406h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut407l LUT407L Graphic MMU LUT entry 407 low
@{*/


#define GFXMMU_LUT407L_LVB_SHIFT		16
#define GFXMMU_LUT407L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut407l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT407L_FVB_SHIFT		8
#define GFXMMU_LUT407L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut407l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT407L_EN Enable **/
#define GFXMMU_LUT407L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut407h LUT407H Graphic MMU LUT entry 407 high
@{*/


#define GFXMMU_LUT407H_LO_SHIFT		4
#define GFXMMU_LUT407H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut407h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut408l LUT408L Graphic MMU LUT entry 408 low
@{*/


#define GFXMMU_LUT408L_LVB_SHIFT		16
#define GFXMMU_LUT408L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut408l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT408L_FVB_SHIFT		8
#define GFXMMU_LUT408L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut408l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT408L_EN Enable **/
#define GFXMMU_LUT408L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut408h LUT408H Graphic MMU LUT entry 408 high
@{*/


#define GFXMMU_LUT408H_LO_SHIFT		4
#define GFXMMU_LUT408H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut408h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut409l LUT409L Graphic MMU LUT entry 409 low
@{*/


#define GFXMMU_LUT409L_LVB_SHIFT		16
#define GFXMMU_LUT409L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut409l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT409L_FVB_SHIFT		8
#define GFXMMU_LUT409L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut409l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT409L_EN Enable **/
#define GFXMMU_LUT409L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut409h LUT409H Graphic MMU LUT entry 409 high
@{*/


#define GFXMMU_LUT409H_LO_SHIFT		4
#define GFXMMU_LUT409H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut409h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut410l LUT410L Graphic MMU LUT entry 410 low
@{*/


#define GFXMMU_LUT410L_LVB_SHIFT		16
#define GFXMMU_LUT410L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut410l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT410L_FVB_SHIFT		8
#define GFXMMU_LUT410L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut410l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT410L_EN Enable **/
#define GFXMMU_LUT410L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut410h LUT410H Graphic MMU LUT entry 410 high
@{*/


#define GFXMMU_LUT410H_LO_SHIFT		4
#define GFXMMU_LUT410H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut410h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut411l LUT411L Graphic MMU LUT entry 411 low
@{*/


#define GFXMMU_LUT411L_LVB_SHIFT		16
#define GFXMMU_LUT411L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut411l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT411L_FVB_SHIFT		8
#define GFXMMU_LUT411L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut411l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT411L_EN Enable **/
#define GFXMMU_LUT411L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut411h LUT411H Graphic MMU LUT entry 411 high
@{*/


#define GFXMMU_LUT411H_LO_SHIFT		4
#define GFXMMU_LUT411H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut411h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut412l LUT412L Graphic MMU LUT entry 412 low
@{*/


#define GFXMMU_LUT412L_LVB_SHIFT		16
#define GFXMMU_LUT412L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut412l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT412L_FVB_SHIFT		8
#define GFXMMU_LUT412L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut412l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT412L_EN Enable **/
#define GFXMMU_LUT412L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut412h LUT412H Graphic MMU LUT entry 412 high
@{*/


#define GFXMMU_LUT412H_LO_SHIFT		4
#define GFXMMU_LUT412H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut412h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut413l LUT413L Graphic MMU LUT entry 413 low
@{*/


#define GFXMMU_LUT413L_LVB_SHIFT		16
#define GFXMMU_LUT413L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut413l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT413L_FVB_SHIFT		8
#define GFXMMU_LUT413L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut413l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT413L_EN Enable **/
#define GFXMMU_LUT413L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut413h LUT413H Graphic MMU LUT entry 413 high
@{*/


#define GFXMMU_LUT413H_LO_SHIFT		4
#define GFXMMU_LUT413H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut413h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut414l LUT414L Graphic MMU LUT entry 414 low
@{*/


#define GFXMMU_LUT414L_LVB_SHIFT		16
#define GFXMMU_LUT414L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut414l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT414L_FVB_SHIFT		8
#define GFXMMU_LUT414L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut414l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT414L_EN Enable **/
#define GFXMMU_LUT414L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut414h LUT414H Graphic MMU LUT entry 414 high
@{*/


#define GFXMMU_LUT414H_LO_SHIFT		4
#define GFXMMU_LUT414H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut414h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut415l LUT415L Graphic MMU LUT entry 415 low
@{*/


#define GFXMMU_LUT415L_LVB_SHIFT		16
#define GFXMMU_LUT415L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut415l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT415L_FVB_SHIFT		8
#define GFXMMU_LUT415L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut415l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT415L_EN Enable **/
#define GFXMMU_LUT415L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut415h LUT415H Graphic MMU LUT entry 415 high
@{*/


#define GFXMMU_LUT415H_LO_SHIFT		4
#define GFXMMU_LUT415H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut415h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut416l LUT416L Graphic MMU LUT entry 416 low
@{*/


#define GFXMMU_LUT416L_LVB_SHIFT		16
#define GFXMMU_LUT416L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut416l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT416L_FVB_SHIFT		8
#define GFXMMU_LUT416L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut416l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT416L_EN Enable **/
#define GFXMMU_LUT416L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut416h LUT416H Graphic MMU LUT entry 416 high
@{*/


#define GFXMMU_LUT416H_LO_SHIFT		4
#define GFXMMU_LUT416H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut416h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut417l LUT417L Graphic MMU LUT entry 417 low
@{*/


#define GFXMMU_LUT417L_LVB_SHIFT		16
#define GFXMMU_LUT417L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut417l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT417L_FVB_SHIFT		8
#define GFXMMU_LUT417L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut417l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT417L_EN Enable **/
#define GFXMMU_LUT417L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut417h LUT417H Graphic MMU LUT entry 417 high
@{*/


#define GFXMMU_LUT417H_LO_SHIFT		4
#define GFXMMU_LUT417H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut417h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut418l LUT418L Graphic MMU LUT entry 418 low
@{*/


#define GFXMMU_LUT418L_LVB_SHIFT		16
#define GFXMMU_LUT418L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut418l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT418L_FVB_SHIFT		8
#define GFXMMU_LUT418L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut418l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT418L_EN Enable **/
#define GFXMMU_LUT418L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut418h LUT418H Graphic MMU LUT entry 418 high
@{*/


#define GFXMMU_LUT418H_LO_SHIFT		4
#define GFXMMU_LUT418H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut418h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut419l LUT419L Graphic MMU LUT entry 419 low
@{*/


#define GFXMMU_LUT419L_LVB_SHIFT		16
#define GFXMMU_LUT419L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut419l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT419L_FVB_SHIFT		8
#define GFXMMU_LUT419L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut419l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT419L_EN Enable **/
#define GFXMMU_LUT419L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut419h LUT419H Graphic MMU LUT entry 419 high
@{*/


#define GFXMMU_LUT419H_LO_SHIFT		4
#define GFXMMU_LUT419H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut419h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut420l LUT420L Graphic MMU LUT entry 420 low
@{*/


#define GFXMMU_LUT420L_LVB_SHIFT		16
#define GFXMMU_LUT420L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut420l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT420L_FVB_SHIFT		8
#define GFXMMU_LUT420L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut420l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT420L_EN Enable **/
#define GFXMMU_LUT420L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut420h LUT420H Graphic MMU LUT entry 420 high
@{*/


#define GFXMMU_LUT420H_LO_SHIFT		4
#define GFXMMU_LUT420H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut420h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut421l LUT421L Graphic MMU LUT entry 421 low
@{*/


#define GFXMMU_LUT421L_LVB_SHIFT		16
#define GFXMMU_LUT421L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut421l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT421L_FVB_SHIFT		8
#define GFXMMU_LUT421L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut421l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT421L_EN Enable **/
#define GFXMMU_LUT421L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut421h LUT421H Graphic MMU LUT entry 421 high
@{*/


#define GFXMMU_LUT421H_LO_SHIFT		4
#define GFXMMU_LUT421H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut421h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut422l LUT422L Graphic MMU LUT entry 422 low
@{*/


#define GFXMMU_LUT422L_LVB_SHIFT		16
#define GFXMMU_LUT422L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut422l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT422L_FVB_SHIFT		8
#define GFXMMU_LUT422L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut422l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT422L_EN Enable **/
#define GFXMMU_LUT422L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut422h LUT422H Graphic MMU LUT entry 422 high
@{*/


#define GFXMMU_LUT422H_LO_SHIFT		4
#define GFXMMU_LUT422H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut422h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut423l LUT423L Graphic MMU LUT entry 423 low
@{*/


#define GFXMMU_LUT423L_LVB_SHIFT		16
#define GFXMMU_LUT423L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut423l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT423L_FVB_SHIFT		8
#define GFXMMU_LUT423L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut423l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT423L_EN Enable **/
#define GFXMMU_LUT423L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut423h LUT423H Graphic MMU LUT entry 423 high
@{*/


#define GFXMMU_LUT423H_LO_SHIFT		4
#define GFXMMU_LUT423H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut423h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut424l LUT424L Graphic MMU LUT entry 424 low
@{*/


#define GFXMMU_LUT424L_LVB_SHIFT		16
#define GFXMMU_LUT424L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut424l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT424L_FVB_SHIFT		8
#define GFXMMU_LUT424L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut424l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT424L_EN Enable **/
#define GFXMMU_LUT424L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut424h LUT424H Graphic MMU LUT entry 424 high
@{*/


#define GFXMMU_LUT424H_LO_SHIFT		4
#define GFXMMU_LUT424H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut424h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut425l LUT425L Graphic MMU LUT entry 425 low
@{*/


#define GFXMMU_LUT425L_LVB_SHIFT		16
#define GFXMMU_LUT425L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut425l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT425L_FVB_SHIFT		8
#define GFXMMU_LUT425L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut425l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT425L_EN Enable **/
#define GFXMMU_LUT425L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut425h LUT425H Graphic MMU LUT entry 425 high
@{*/


#define GFXMMU_LUT425H_LO_SHIFT		4
#define GFXMMU_LUT425H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut425h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut426l LUT426L Graphic MMU LUT entry 426 low
@{*/


#define GFXMMU_LUT426L_LVB_SHIFT		16
#define GFXMMU_LUT426L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut426l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT426L_FVB_SHIFT		8
#define GFXMMU_LUT426L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut426l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT426L_EN Enable **/
#define GFXMMU_LUT426L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut426h LUT426H Graphic MMU LUT entry 426 high
@{*/


#define GFXMMU_LUT426H_LO_SHIFT		4
#define GFXMMU_LUT426H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut426h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut427l LUT427L Graphic MMU LUT entry 427 low
@{*/


#define GFXMMU_LUT427L_LVB_SHIFT		16
#define GFXMMU_LUT427L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut427l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT427L_FVB_SHIFT		8
#define GFXMMU_LUT427L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut427l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT427L_EN Enable **/
#define GFXMMU_LUT427L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut427h LUT427H Graphic MMU LUT entry 427 high
@{*/


#define GFXMMU_LUT427H_LO_SHIFT		4
#define GFXMMU_LUT427H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut427h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut428l LUT428L Graphic MMU LUT entry 428 low
@{*/


#define GFXMMU_LUT428L_LVB_SHIFT		16
#define GFXMMU_LUT428L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut428l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT428L_FVB_SHIFT		8
#define GFXMMU_LUT428L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut428l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT428L_EN Enable **/
#define GFXMMU_LUT428L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut428h LUT428H Graphic MMU LUT entry 428 high
@{*/


#define GFXMMU_LUT428H_LO_SHIFT		4
#define GFXMMU_LUT428H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut428h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut429l LUT429L Graphic MMU LUT entry 429 low
@{*/


#define GFXMMU_LUT429L_LVB_SHIFT		16
#define GFXMMU_LUT429L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut429l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT429L_FVB_SHIFT		8
#define GFXMMU_LUT429L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut429l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT429L_EN Enable **/
#define GFXMMU_LUT429L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut429h LUT429H Graphic MMU LUT entry 429 high
@{*/


#define GFXMMU_LUT429H_LO_SHIFT		4
#define GFXMMU_LUT429H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut429h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut430l LUT430L Graphic MMU LUT entry 430 low
@{*/


#define GFXMMU_LUT430L_LVB_SHIFT		16
#define GFXMMU_LUT430L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut430l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT430L_FVB_SHIFT		8
#define GFXMMU_LUT430L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut430l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT430L_EN Enable **/
#define GFXMMU_LUT430L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut430h LUT430H Graphic MMU LUT entry 430 high
@{*/


#define GFXMMU_LUT430H_LO_SHIFT		4
#define GFXMMU_LUT430H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut430h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut431l LUT431L Graphic MMU LUT entry 431 low
@{*/


#define GFXMMU_LUT431L_LVB_SHIFT		16
#define GFXMMU_LUT431L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut431l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT431L_FVB_SHIFT		8
#define GFXMMU_LUT431L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut431l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT431L_EN Enable **/
#define GFXMMU_LUT431L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut431h LUT431H Graphic MMU LUT entry 431 high
@{*/


#define GFXMMU_LUT431H_LO_SHIFT		4
#define GFXMMU_LUT431H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut431h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut432l LUT432L Graphic MMU LUT entry 432 low
@{*/


#define GFXMMU_LUT432L_LVB_SHIFT		16
#define GFXMMU_LUT432L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut432l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT432L_FVB_SHIFT		8
#define GFXMMU_LUT432L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut432l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT432L_EN Enable **/
#define GFXMMU_LUT432L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut432h LUT432H Graphic MMU LUT entry 432 high
@{*/


#define GFXMMU_LUT432H_LO_SHIFT		4
#define GFXMMU_LUT432H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut432h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut433l LUT433L Graphic MMU LUT entry 433 low
@{*/


#define GFXMMU_LUT433L_LVB_SHIFT		16
#define GFXMMU_LUT433L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut433l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT433L_FVB_SHIFT		8
#define GFXMMU_LUT433L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut433l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT433L_EN Enable **/
#define GFXMMU_LUT433L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut433h LUT433H Graphic MMU LUT entry 433 high
@{*/


#define GFXMMU_LUT433H_LO_SHIFT		4
#define GFXMMU_LUT433H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut433h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut434l LUT434L Graphic MMU LUT entry 434 low
@{*/


#define GFXMMU_LUT434L_LVB_SHIFT		16
#define GFXMMU_LUT434L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut434l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT434L_FVB_SHIFT		8
#define GFXMMU_LUT434L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut434l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT434L_EN Enable **/
#define GFXMMU_LUT434L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut434h LUT434H Graphic MMU LUT entry 434 high
@{*/


#define GFXMMU_LUT434H_LO_SHIFT		4
#define GFXMMU_LUT434H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut434h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut435l LUT435L Graphic MMU LUT entry 435 low
@{*/


#define GFXMMU_LUT435L_LVB_SHIFT		16
#define GFXMMU_LUT435L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut435l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT435L_FVB_SHIFT		8
#define GFXMMU_LUT435L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut435l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT435L_EN Enable **/
#define GFXMMU_LUT435L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut435h LUT435H Graphic MMU LUT entry 435 high
@{*/


#define GFXMMU_LUT435H_LO_SHIFT		4
#define GFXMMU_LUT435H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut435h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut436l LUT436L Graphic MMU LUT entry 436 low
@{*/


#define GFXMMU_LUT436L_LVB_SHIFT		16
#define GFXMMU_LUT436L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut436l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT436L_FVB_SHIFT		8
#define GFXMMU_LUT436L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut436l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT436L_EN Enable **/
#define GFXMMU_LUT436L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut436h LUT436H Graphic MMU LUT entry 436 high
@{*/


#define GFXMMU_LUT436H_LO_SHIFT		4
#define GFXMMU_LUT436H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut436h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut437l LUT437L Graphic MMU LUT entry 437 low
@{*/


#define GFXMMU_LUT437L_LVB_SHIFT		16
#define GFXMMU_LUT437L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut437l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT437L_FVB_SHIFT		8
#define GFXMMU_LUT437L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut437l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT437L_EN Enable **/
#define GFXMMU_LUT437L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut437h LUT437H Graphic MMU LUT entry 437 high
@{*/


#define GFXMMU_LUT437H_LO_SHIFT		4
#define GFXMMU_LUT437H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut437h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut438l LUT438L Graphic MMU LUT entry 438 low
@{*/


#define GFXMMU_LUT438L_LVB_SHIFT		16
#define GFXMMU_LUT438L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut438l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT438L_FVB_SHIFT		8
#define GFXMMU_LUT438L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut438l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT438L_EN Enable **/
#define GFXMMU_LUT438L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut438h LUT438H Graphic MMU LUT entry 438 high
@{*/


#define GFXMMU_LUT438H_LO_SHIFT		4
#define GFXMMU_LUT438H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut438h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut439l LUT439L Graphic MMU LUT entry 439 low
@{*/


#define GFXMMU_LUT439L_LVB_SHIFT		16
#define GFXMMU_LUT439L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut439l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT439L_FVB_SHIFT		8
#define GFXMMU_LUT439L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut439l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT439L_EN Enable **/
#define GFXMMU_LUT439L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut439h LUT439H Graphic MMU LUT entry 439 high
@{*/


#define GFXMMU_LUT439H_LO_SHIFT		4
#define GFXMMU_LUT439H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut439h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut440l LUT440L Graphic MMU LUT entry 440 low
@{*/


#define GFXMMU_LUT440L_LVB_SHIFT		16
#define GFXMMU_LUT440L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut440l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT440L_FVB_SHIFT		8
#define GFXMMU_LUT440L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut440l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT440L_EN Enable **/
#define GFXMMU_LUT440L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut440h LUT440H Graphic MMU LUT entry 440 high
@{*/


#define GFXMMU_LUT440H_LO_SHIFT		4
#define GFXMMU_LUT440H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut440h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut441l LUT441L Graphic MMU LUT entry 441 low
@{*/


#define GFXMMU_LUT441L_LVB_SHIFT		16
#define GFXMMU_LUT441L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut441l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT441L_FVB_SHIFT		8
#define GFXMMU_LUT441L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut441l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT441L_EN Enable **/
#define GFXMMU_LUT441L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut441h LUT441H Graphic MMU LUT entry 441 high
@{*/


#define GFXMMU_LUT441H_LO_SHIFT		4
#define GFXMMU_LUT441H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut441h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut442l LUT442L Graphic MMU LUT entry 442 low
@{*/


#define GFXMMU_LUT442L_LVB_SHIFT		16
#define GFXMMU_LUT442L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut442l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT442L_FVB_SHIFT		8
#define GFXMMU_LUT442L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut442l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT442L_EN Enable **/
#define GFXMMU_LUT442L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut442h LUT442H Graphic MMU LUT entry 442 high
@{*/


#define GFXMMU_LUT442H_LO_SHIFT		4
#define GFXMMU_LUT442H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut442h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut443l LUT443L Graphic MMU LUT entry 443 low
@{*/


#define GFXMMU_LUT443L_LVB_SHIFT		16
#define GFXMMU_LUT443L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut443l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT443L_FVB_SHIFT		8
#define GFXMMU_LUT443L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut443l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT443L_EN Enable **/
#define GFXMMU_LUT443L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut443h LUT443H Graphic MMU LUT entry 443 high
@{*/


#define GFXMMU_LUT443H_LO_SHIFT		4
#define GFXMMU_LUT443H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut443h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut444l LUT444L Graphic MMU LUT entry 444 low
@{*/


#define GFXMMU_LUT444L_LVB_SHIFT		16
#define GFXMMU_LUT444L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut444l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT444L_FVB_SHIFT		8
#define GFXMMU_LUT444L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut444l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT444L_EN Enable **/
#define GFXMMU_LUT444L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut444h LUT444H Graphic MMU LUT entry 444 high
@{*/


#define GFXMMU_LUT444H_LO_SHIFT		4
#define GFXMMU_LUT444H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut444h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut445l LUT445L Graphic MMU LUT entry 445 low
@{*/


#define GFXMMU_LUT445L_LVB_SHIFT		16
#define GFXMMU_LUT445L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut445l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT445L_FVB_SHIFT		8
#define GFXMMU_LUT445L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut445l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT445L_EN Enable **/
#define GFXMMU_LUT445L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut445h LUT445H Graphic MMU LUT entry 445 high
@{*/


#define GFXMMU_LUT445H_LO_SHIFT		4
#define GFXMMU_LUT445H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut445h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut446l LUT446L Graphic MMU LUT entry 446 low
@{*/


#define GFXMMU_LUT446L_LVB_SHIFT		16
#define GFXMMU_LUT446L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut446l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT446L_FVB_SHIFT		8
#define GFXMMU_LUT446L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut446l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT446L_EN Enable **/
#define GFXMMU_LUT446L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut446h LUT446H Graphic MMU LUT entry 446 high
@{*/


#define GFXMMU_LUT446H_LO_SHIFT		4
#define GFXMMU_LUT446H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut446h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut447l LUT447L Graphic MMU LUT entry 447 low
@{*/


#define GFXMMU_LUT447L_LVB_SHIFT		16
#define GFXMMU_LUT447L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut447l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT447L_FVB_SHIFT		8
#define GFXMMU_LUT447L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut447l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT447L_EN Enable **/
#define GFXMMU_LUT447L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut447h LUT447H Graphic MMU LUT entry 447 high
@{*/


#define GFXMMU_LUT447H_LO_SHIFT		4
#define GFXMMU_LUT447H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut447h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut448l LUT448L Graphic MMU LUT entry 448 low
@{*/


#define GFXMMU_LUT448L_LVB_SHIFT		16
#define GFXMMU_LUT448L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut448l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT448L_FVB_SHIFT		8
#define GFXMMU_LUT448L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut448l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT448L_EN Enable **/
#define GFXMMU_LUT448L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut448h LUT448H Graphic MMU LUT entry 448 high
@{*/


#define GFXMMU_LUT448H_LO_SHIFT		4
#define GFXMMU_LUT448H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut448h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut449l LUT449L Graphic MMU LUT entry 449 low
@{*/


#define GFXMMU_LUT449L_LVB_SHIFT		16
#define GFXMMU_LUT449L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut449l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT449L_FVB_SHIFT		8
#define GFXMMU_LUT449L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut449l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT449L_EN Enable **/
#define GFXMMU_LUT449L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut449h LUT449H Graphic MMU LUT entry 449 high
@{*/


#define GFXMMU_LUT449H_LO_SHIFT		4
#define GFXMMU_LUT449H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut449h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut450l LUT450L Graphic MMU LUT entry 450 low
@{*/


#define GFXMMU_LUT450L_LVB_SHIFT		16
#define GFXMMU_LUT450L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut450l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT450L_FVB_SHIFT		8
#define GFXMMU_LUT450L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut450l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT450L_EN Enable **/
#define GFXMMU_LUT450L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut450h LUT450H Graphic MMU LUT entry 450 high
@{*/


#define GFXMMU_LUT450H_LO_SHIFT		4
#define GFXMMU_LUT450H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut450h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut451l LUT451L Graphic MMU LUT entry 451 low
@{*/


#define GFXMMU_LUT451L_LVB_SHIFT		16
#define GFXMMU_LUT451L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut451l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT451L_FVB_SHIFT		8
#define GFXMMU_LUT451L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut451l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT451L_EN Enable **/
#define GFXMMU_LUT451L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut451h LUT451H Graphic MMU LUT entry 451 high
@{*/


#define GFXMMU_LUT451H_LO_SHIFT		4
#define GFXMMU_LUT451H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut451h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut452l LUT452L Graphic MMU LUT entry 452 low
@{*/


#define GFXMMU_LUT452L_LVB_SHIFT		16
#define GFXMMU_LUT452L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut452l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT452L_FVB_SHIFT		8
#define GFXMMU_LUT452L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut452l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT452L_EN Enable **/
#define GFXMMU_LUT452L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut452h LUT452H Graphic MMU LUT entry 452 high
@{*/


#define GFXMMU_LUT452H_LO_SHIFT		4
#define GFXMMU_LUT452H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut452h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut453l LUT453L Graphic MMU LUT entry 453 low
@{*/


#define GFXMMU_LUT453L_LVB_SHIFT		16
#define GFXMMU_LUT453L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut453l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT453L_FVB_SHIFT		8
#define GFXMMU_LUT453L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut453l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT453L_EN Enable **/
#define GFXMMU_LUT453L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut453h LUT453H Graphic MMU LUT entry 453 high
@{*/


#define GFXMMU_LUT453H_LO_SHIFT		4
#define GFXMMU_LUT453H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut453h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut454l LUT454L Graphic MMU LUT entry 454 low
@{*/


#define GFXMMU_LUT454L_LVB_SHIFT		16
#define GFXMMU_LUT454L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut454l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT454L_FVB_SHIFT		8
#define GFXMMU_LUT454L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut454l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT454L_EN Enable **/
#define GFXMMU_LUT454L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut454h LUT454H Graphic MMU LUT entry 454 high
@{*/


#define GFXMMU_LUT454H_LO_SHIFT		4
#define GFXMMU_LUT454H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut454h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut455l LUT455L Graphic MMU LUT entry 455 low
@{*/


#define GFXMMU_LUT455L_LVB_SHIFT		16
#define GFXMMU_LUT455L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut455l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT455L_FVB_SHIFT		8
#define GFXMMU_LUT455L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut455l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT455L_EN Enable **/
#define GFXMMU_LUT455L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut455h LUT455H Graphic MMU LUT entry 455 high
@{*/


#define GFXMMU_LUT455H_LO_SHIFT		4
#define GFXMMU_LUT455H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut455h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut456l LUT456L Graphic MMU LUT entry 456 low
@{*/


#define GFXMMU_LUT456L_LVB_SHIFT		16
#define GFXMMU_LUT456L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut456l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT456L_FVB_SHIFT		8
#define GFXMMU_LUT456L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut456l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT456L_EN Enable **/
#define GFXMMU_LUT456L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut456h LUT456H Graphic MMU LUT entry 456 high
@{*/


#define GFXMMU_LUT456H_LO_SHIFT		4
#define GFXMMU_LUT456H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut456h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut457l LUT457L Graphic MMU LUT entry 457 low
@{*/


#define GFXMMU_LUT457L_LVB_SHIFT		16
#define GFXMMU_LUT457L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut457l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT457L_FVB_SHIFT		8
#define GFXMMU_LUT457L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut457l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT457L_EN Enable **/
#define GFXMMU_LUT457L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut457h LUT457H Graphic MMU LUT entry 457 high
@{*/


#define GFXMMU_LUT457H_LO_SHIFT		4
#define GFXMMU_LUT457H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut457h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut458l LUT458L Graphic MMU LUT entry 458 low
@{*/


#define GFXMMU_LUT458L_LVB_SHIFT		16
#define GFXMMU_LUT458L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut458l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT458L_FVB_SHIFT		8
#define GFXMMU_LUT458L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut458l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT458L_EN Enable **/
#define GFXMMU_LUT458L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut458h LUT458H Graphic MMU LUT entry 458 high
@{*/


#define GFXMMU_LUT458H_LO_SHIFT		4
#define GFXMMU_LUT458H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut458h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut459l LUT459L Graphic MMU LUT entry 459 low
@{*/


#define GFXMMU_LUT459L_LVB_SHIFT		16
#define GFXMMU_LUT459L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut459l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT459L_FVB_SHIFT		8
#define GFXMMU_LUT459L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut459l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT459L_EN Enable **/
#define GFXMMU_LUT459L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut459h LUT459H Graphic MMU LUT entry 459 high
@{*/


#define GFXMMU_LUT459H_LO_SHIFT		4
#define GFXMMU_LUT459H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut459h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut460l LUT460L Graphic MMU LUT entry 460 low
@{*/


#define GFXMMU_LUT460L_LVB_SHIFT		16
#define GFXMMU_LUT460L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut460l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT460L_FVB_SHIFT		8
#define GFXMMU_LUT460L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut460l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT460L_EN Enable **/
#define GFXMMU_LUT460L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut460h LUT460H Graphic MMU LUT entry 460 high
@{*/


#define GFXMMU_LUT460H_LO_SHIFT		4
#define GFXMMU_LUT460H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut460h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut461l LUT461L Graphic MMU LUT entry 461 low
@{*/


#define GFXMMU_LUT461L_LVB_SHIFT		16
#define GFXMMU_LUT461L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut461l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT461L_FVB_SHIFT		8
#define GFXMMU_LUT461L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut461l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT461L_EN Enable **/
#define GFXMMU_LUT461L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut461h LUT461H Graphic MMU LUT entry 461 high
@{*/


#define GFXMMU_LUT461H_LO_SHIFT		4
#define GFXMMU_LUT461H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut461h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut462l LUT462L Graphic MMU LUT entry 462 low
@{*/


#define GFXMMU_LUT462L_LVB_SHIFT		16
#define GFXMMU_LUT462L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut462l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT462L_FVB_SHIFT		8
#define GFXMMU_LUT462L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut462l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT462L_EN Enable **/
#define GFXMMU_LUT462L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut462h LUT462H Graphic MMU LUT entry 462 high
@{*/


#define GFXMMU_LUT462H_LO_SHIFT		4
#define GFXMMU_LUT462H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut462h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut463l LUT463L Graphic MMU LUT entry 463 low
@{*/


#define GFXMMU_LUT463L_LVB_SHIFT		16
#define GFXMMU_LUT463L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut463l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT463L_FVB_SHIFT		8
#define GFXMMU_LUT463L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut463l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT463L_EN Enable **/
#define GFXMMU_LUT463L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut463h LUT463H Graphic MMU LUT entry 463 high
@{*/


#define GFXMMU_LUT463H_LO_SHIFT		4
#define GFXMMU_LUT463H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut463h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut464l LUT464L Graphic MMU LUT entry 464 low
@{*/


#define GFXMMU_LUT464L_LVB_SHIFT		16
#define GFXMMU_LUT464L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut464l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT464L_FVB_SHIFT		8
#define GFXMMU_LUT464L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut464l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT464L_EN Enable **/
#define GFXMMU_LUT464L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut464h LUT464H Graphic MMU LUT entry 464 high
@{*/


#define GFXMMU_LUT464H_LO_SHIFT		4
#define GFXMMU_LUT464H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut464h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut465l LUT465L Graphic MMU LUT entry 465 low
@{*/


#define GFXMMU_LUT465L_LVB_SHIFT		16
#define GFXMMU_LUT465L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut465l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT465L_FVB_SHIFT		8
#define GFXMMU_LUT465L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut465l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT465L_EN Enable **/
#define GFXMMU_LUT465L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut465h LUT465H Graphic MMU LUT entry 465 high
@{*/


#define GFXMMU_LUT465H_LO_SHIFT		4
#define GFXMMU_LUT465H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut465h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut466l LUT466L Graphic MMU LUT entry 466 low
@{*/


#define GFXMMU_LUT466L_LVB_SHIFT		16
#define GFXMMU_LUT466L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut466l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT466L_FVB_SHIFT		8
#define GFXMMU_LUT466L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut466l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT466L_EN Enable **/
#define GFXMMU_LUT466L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut466h LUT466H Graphic MMU LUT entry 466 high
@{*/


#define GFXMMU_LUT466H_LO_SHIFT		4
#define GFXMMU_LUT466H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut466h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut467l LUT467L Graphic MMU LUT entry 467 low
@{*/


#define GFXMMU_LUT467L_LVB_SHIFT		16
#define GFXMMU_LUT467L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut467l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT467L_FVB_SHIFT		8
#define GFXMMU_LUT467L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut467l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT467L_EN Enable **/
#define GFXMMU_LUT467L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut467h LUT467H Graphic MMU LUT entry 467 high
@{*/


#define GFXMMU_LUT467H_LO_SHIFT		4
#define GFXMMU_LUT467H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut467h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut468l LUT468L Graphic MMU LUT entry 468 low
@{*/


#define GFXMMU_LUT468L_LVB_SHIFT		16
#define GFXMMU_LUT468L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut468l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT468L_FVB_SHIFT		8
#define GFXMMU_LUT468L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut468l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT468L_EN Enable **/
#define GFXMMU_LUT468L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut468h LUT468H Graphic MMU LUT entry 468 high
@{*/


#define GFXMMU_LUT468H_LO_SHIFT		4
#define GFXMMU_LUT468H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut468h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut469l LUT469L Graphic MMU LUT entry 469 low
@{*/


#define GFXMMU_LUT469L_LVB_SHIFT		16
#define GFXMMU_LUT469L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut469l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT469L_FVB_SHIFT		8
#define GFXMMU_LUT469L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut469l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT469L_EN Enable **/
#define GFXMMU_LUT469L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut469h LUT469H Graphic MMU LUT entry 469 high
@{*/


#define GFXMMU_LUT469H_LO_SHIFT		4
#define GFXMMU_LUT469H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut469h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut470l LUT470L Graphic MMU LUT entry 470 low
@{*/


#define GFXMMU_LUT470L_LVB_SHIFT		16
#define GFXMMU_LUT470L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut470l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT470L_FVB_SHIFT		8
#define GFXMMU_LUT470L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut470l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT470L_EN Enable **/
#define GFXMMU_LUT470L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut470h LUT470H Graphic MMU LUT entry 470 high
@{*/


#define GFXMMU_LUT470H_LO_SHIFT		4
#define GFXMMU_LUT470H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut470h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut471l LUT471L Graphic MMU LUT entry 471 low
@{*/


#define GFXMMU_LUT471L_LVB_SHIFT		16
#define GFXMMU_LUT471L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut471l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT471L_FVB_SHIFT		8
#define GFXMMU_LUT471L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut471l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT471L_EN Enable **/
#define GFXMMU_LUT471L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut471h LUT471H Graphic MMU LUT entry 471 high
@{*/


#define GFXMMU_LUT471H_LO_SHIFT		4
#define GFXMMU_LUT471H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut471h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut472l LUT472L Graphic MMU LUT entry 472 low
@{*/


#define GFXMMU_LUT472L_LVB_SHIFT		16
#define GFXMMU_LUT472L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut472l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT472L_FVB_SHIFT		8
#define GFXMMU_LUT472L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut472l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT472L_EN Enable **/
#define GFXMMU_LUT472L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut472h LUT472H Graphic MMU LUT entry 472 high
@{*/


#define GFXMMU_LUT472H_LO_SHIFT		4
#define GFXMMU_LUT472H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut472h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut473l LUT473L Graphic MMU LUT entry 473 low
@{*/


#define GFXMMU_LUT473L_LVB_SHIFT		16
#define GFXMMU_LUT473L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut473l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT473L_FVB_SHIFT		8
#define GFXMMU_LUT473L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut473l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT473L_EN Enable **/
#define GFXMMU_LUT473L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut473h LUT473H Graphic MMU LUT entry 473 high
@{*/


#define GFXMMU_LUT473H_LO_SHIFT		4
#define GFXMMU_LUT473H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut473h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut474l LUT474L Graphic MMU LUT entry 474 low
@{*/


#define GFXMMU_LUT474L_LVB_SHIFT		16
#define GFXMMU_LUT474L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut474l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT474L_FVB_SHIFT		8
#define GFXMMU_LUT474L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut474l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT474L_EN Enable **/
#define GFXMMU_LUT474L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut474h LUT474H Graphic MMU LUT entry 474 high
@{*/


#define GFXMMU_LUT474H_LO_SHIFT		4
#define GFXMMU_LUT474H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut474h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut475l LUT475L Graphic MMU LUT entry 475 low
@{*/


#define GFXMMU_LUT475L_LVB_SHIFT		16
#define GFXMMU_LUT475L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut475l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT475L_FVB_SHIFT		8
#define GFXMMU_LUT475L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut475l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT475L_EN Enable **/
#define GFXMMU_LUT475L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut475h LUT475H Graphic MMU LUT entry 475 high
@{*/


#define GFXMMU_LUT475H_LO_SHIFT		4
#define GFXMMU_LUT475H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut475h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut476l LUT476L Graphic MMU LUT entry 476 low
@{*/


#define GFXMMU_LUT476L_LVB_SHIFT		16
#define GFXMMU_LUT476L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut476l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT476L_FVB_SHIFT		8
#define GFXMMU_LUT476L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut476l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT476L_EN Enable **/
#define GFXMMU_LUT476L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut476h LUT476H Graphic MMU LUT entry 476 high
@{*/


#define GFXMMU_LUT476H_LO_SHIFT		4
#define GFXMMU_LUT476H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut476h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut477l LUT477L Graphic MMU LUT entry 477 low
@{*/


#define GFXMMU_LUT477L_LVB_SHIFT		16
#define GFXMMU_LUT477L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut477l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT477L_FVB_SHIFT		8
#define GFXMMU_LUT477L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut477l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT477L_EN Enable **/
#define GFXMMU_LUT477L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut477h LUT477H Graphic MMU LUT entry 477 high
@{*/


#define GFXMMU_LUT477H_LO_SHIFT		4
#define GFXMMU_LUT477H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut477h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut478l LUT478L Graphic MMU LUT entry 478 low
@{*/


#define GFXMMU_LUT478L_LVB_SHIFT		16
#define GFXMMU_LUT478L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut478l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT478L_FVB_SHIFT		8
#define GFXMMU_LUT478L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut478l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT478L_EN Enable **/
#define GFXMMU_LUT478L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut478h LUT478H Graphic MMU LUT entry 478 high
@{*/


#define GFXMMU_LUT478H_LO_SHIFT		4
#define GFXMMU_LUT478H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut478h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut479l LUT479L Graphic MMU LUT entry 479 low
@{*/


#define GFXMMU_LUT479L_LVB_SHIFT		16
#define GFXMMU_LUT479L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut479l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT479L_FVB_SHIFT		8
#define GFXMMU_LUT479L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut479l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT479L_EN Enable **/
#define GFXMMU_LUT479L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut479h LUT479H Graphic MMU LUT entry 479 high
@{*/


#define GFXMMU_LUT479H_LO_SHIFT		4
#define GFXMMU_LUT479H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut479h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut480l LUT480L Graphic MMU LUT entry 480 low
@{*/


#define GFXMMU_LUT480L_LVB_SHIFT		16
#define GFXMMU_LUT480L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut480l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT480L_FVB_SHIFT		8
#define GFXMMU_LUT480L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut480l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT480L_EN Enable **/
#define GFXMMU_LUT480L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut480h LUT480H Graphic MMU LUT entry 480 high
@{*/


#define GFXMMU_LUT480H_LO_SHIFT		4
#define GFXMMU_LUT480H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut480h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut481l LUT481L Graphic MMU LUT entry 481 low
@{*/


#define GFXMMU_LUT481L_LVB_SHIFT		16
#define GFXMMU_LUT481L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut481l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT481L_FVB_SHIFT		8
#define GFXMMU_LUT481L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut481l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT481L_EN Enable **/
#define GFXMMU_LUT481L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut481h LUT481H Graphic MMU LUT entry 481 high
@{*/


#define GFXMMU_LUT481H_LO_SHIFT		4
#define GFXMMU_LUT481H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut481h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut482l LUT482L Graphic MMU LUT entry 482 low
@{*/


#define GFXMMU_LUT482L_LVB_SHIFT		16
#define GFXMMU_LUT482L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut482l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT482L_FVB_SHIFT		8
#define GFXMMU_LUT482L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut482l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT482L_EN Enable **/
#define GFXMMU_LUT482L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut482h LUT482H Graphic MMU LUT entry 482 high
@{*/


#define GFXMMU_LUT482H_LO_SHIFT		4
#define GFXMMU_LUT482H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut482h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut483l LUT483L Graphic MMU LUT entry 483 low
@{*/


#define GFXMMU_LUT483L_LVB_SHIFT		16
#define GFXMMU_LUT483L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut483l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT483L_FVB_SHIFT		8
#define GFXMMU_LUT483L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut483l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT483L_EN Enable **/
#define GFXMMU_LUT483L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut483h LUT483H Graphic MMU LUT entry 483 high
@{*/


#define GFXMMU_LUT483H_LO_SHIFT		4
#define GFXMMU_LUT483H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut483h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut484l LUT484L Graphic MMU LUT entry 484 low
@{*/


#define GFXMMU_LUT484L_LVB_SHIFT		16
#define GFXMMU_LUT484L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut484l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT484L_FVB_SHIFT		8
#define GFXMMU_LUT484L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut484l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT484L_EN Enable **/
#define GFXMMU_LUT484L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut484h LUT484H Graphic MMU LUT entry 484 high
@{*/


#define GFXMMU_LUT484H_LO_SHIFT		4
#define GFXMMU_LUT484H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut484h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut485l LUT485L Graphic MMU LUT entry 485 low
@{*/


#define GFXMMU_LUT485L_LVB_SHIFT		16
#define GFXMMU_LUT485L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut485l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT485L_FVB_SHIFT		8
#define GFXMMU_LUT485L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut485l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT485L_EN Enable **/
#define GFXMMU_LUT485L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut485h LUT485H Graphic MMU LUT entry 485 high
@{*/


#define GFXMMU_LUT485H_LO_SHIFT		4
#define GFXMMU_LUT485H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut485h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut486l LUT486L Graphic MMU LUT entry 486 low
@{*/


#define GFXMMU_LUT486L_LVB_SHIFT		16
#define GFXMMU_LUT486L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut486l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT486L_FVB_SHIFT		8
#define GFXMMU_LUT486L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut486l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT486L_EN Enable **/
#define GFXMMU_LUT486L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut486h LUT486H Graphic MMU LUT entry 486 high
@{*/


#define GFXMMU_LUT486H_LO_SHIFT		4
#define GFXMMU_LUT486H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut486h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut487l LUT487L Graphic MMU LUT entry 487 low
@{*/


#define GFXMMU_LUT487L_LVB_SHIFT		16
#define GFXMMU_LUT487L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut487l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT487L_FVB_SHIFT		8
#define GFXMMU_LUT487L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut487l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT487L_EN Enable **/
#define GFXMMU_LUT487L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut487h LUT487H Graphic MMU LUT entry 487 high
@{*/


#define GFXMMU_LUT487H_LO_SHIFT		4
#define GFXMMU_LUT487H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut487h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut488l LUT488L Graphic MMU LUT entry 488 low
@{*/


#define GFXMMU_LUT488L_LVB_SHIFT		16
#define GFXMMU_LUT488L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut488l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT488L_FVB_SHIFT		8
#define GFXMMU_LUT488L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut488l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT488L_EN Enable **/
#define GFXMMU_LUT488L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut488h LUT488H Graphic MMU LUT entry 488 high
@{*/


#define GFXMMU_LUT488H_LO_SHIFT		4
#define GFXMMU_LUT488H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut488h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut489l LUT489L Graphic MMU LUT entry 489 low
@{*/


#define GFXMMU_LUT489L_LVB_SHIFT		16
#define GFXMMU_LUT489L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut489l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT489L_FVB_SHIFT		8
#define GFXMMU_LUT489L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut489l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT489L_EN Enable **/
#define GFXMMU_LUT489L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut489h LUT489H Graphic MMU LUT entry 489 high
@{*/


#define GFXMMU_LUT489H_LO_SHIFT		4
#define GFXMMU_LUT489H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut489h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut490l LUT490L Graphic MMU LUT entry 490 low
@{*/


#define GFXMMU_LUT490L_LVB_SHIFT		16
#define GFXMMU_LUT490L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut490l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT490L_FVB_SHIFT		8
#define GFXMMU_LUT490L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut490l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT490L_EN Enable **/
#define GFXMMU_LUT490L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut490h LUT490H Graphic MMU LUT entry 490 high
@{*/


#define GFXMMU_LUT490H_LO_SHIFT		4
#define GFXMMU_LUT490H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut490h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut491l LUT491L Graphic MMU LUT entry 491 low
@{*/


#define GFXMMU_LUT491L_LVB_SHIFT		16
#define GFXMMU_LUT491L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut491l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT491L_FVB_SHIFT		8
#define GFXMMU_LUT491L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut491l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT491L_EN Enable **/
#define GFXMMU_LUT491L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut491h LUT491H Graphic MMU LUT entry 491 high
@{*/


#define GFXMMU_LUT491H_LO_SHIFT		4
#define GFXMMU_LUT491H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut491h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut492l LUT492L Graphic MMU LUT entry 492 low
@{*/


#define GFXMMU_LUT492L_LVB_SHIFT		16
#define GFXMMU_LUT492L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut492l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT492L_FVB_SHIFT		8
#define GFXMMU_LUT492L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut492l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT492L_EN Enable **/
#define GFXMMU_LUT492L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut492h LUT492H Graphic MMU LUT entry 492 high
@{*/


#define GFXMMU_LUT492H_LO_SHIFT		4
#define GFXMMU_LUT492H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut492h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut493l LUT493L Graphic MMU LUT entry 493 low
@{*/


#define GFXMMU_LUT493L_LVB_SHIFT		16
#define GFXMMU_LUT493L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut493l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT493L_FVB_SHIFT		8
#define GFXMMU_LUT493L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut493l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT493L_EN Enable **/
#define GFXMMU_LUT493L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut493h LUT493H Graphic MMU LUT entry 493 high
@{*/


#define GFXMMU_LUT493H_LO_SHIFT		4
#define GFXMMU_LUT493H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut493h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut494l LUT494L Graphic MMU LUT entry 494 low
@{*/


#define GFXMMU_LUT494L_LVB_SHIFT		16
#define GFXMMU_LUT494L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut494l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT494L_FVB_SHIFT		8
#define GFXMMU_LUT494L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut494l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT494L_EN Enable **/
#define GFXMMU_LUT494L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut494h LUT494H Graphic MMU LUT entry 494 high
@{*/


#define GFXMMU_LUT494H_LO_SHIFT		4
#define GFXMMU_LUT494H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut494h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut495l LUT495L Graphic MMU LUT entry 495 low
@{*/


#define GFXMMU_LUT495L_LVB_SHIFT		16
#define GFXMMU_LUT495L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut495l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT495L_FVB_SHIFT		8
#define GFXMMU_LUT495L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut495l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT495L_EN Enable **/
#define GFXMMU_LUT495L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut495h LUT495H Graphic MMU LUT entry 495 high
@{*/


#define GFXMMU_LUT495H_LO_SHIFT		4
#define GFXMMU_LUT495H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut495h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut496l LUT496L Graphic MMU LUT entry 496 low
@{*/


#define GFXMMU_LUT496L_LVB_SHIFT		16
#define GFXMMU_LUT496L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut496l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT496L_FVB_SHIFT		8
#define GFXMMU_LUT496L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut496l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT496L_EN Enable **/
#define GFXMMU_LUT496L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut496h LUT496H Graphic MMU LUT entry 496 high
@{*/


#define GFXMMU_LUT496H_LO_SHIFT		4
#define GFXMMU_LUT496H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut496h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut497l LUT497L Graphic MMU LUT entry 497 low
@{*/


#define GFXMMU_LUT497L_LVB_SHIFT		16
#define GFXMMU_LUT497L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut497l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT497L_FVB_SHIFT		8
#define GFXMMU_LUT497L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut497l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT497L_EN Enable **/
#define GFXMMU_LUT497L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut497h LUT497H Graphic MMU LUT entry 497 high
@{*/


#define GFXMMU_LUT497H_LO_SHIFT		4
#define GFXMMU_LUT497H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut497h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut498l LUT498L Graphic MMU LUT entry 498 low
@{*/


#define GFXMMU_LUT498L_LVB_SHIFT		16
#define GFXMMU_LUT498L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut498l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT498L_FVB_SHIFT		8
#define GFXMMU_LUT498L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut498l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT498L_EN Enable **/
#define GFXMMU_LUT498L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut498h LUT498H Graphic MMU LUT entry 498 high
@{*/


#define GFXMMU_LUT498H_LO_SHIFT		4
#define GFXMMU_LUT498H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut498h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut499l LUT499L Graphic MMU LUT entry 499 low
@{*/


#define GFXMMU_LUT499L_LVB_SHIFT		16
#define GFXMMU_LUT499L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut499l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT499L_FVB_SHIFT		8
#define GFXMMU_LUT499L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut499l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT499L_EN Enable **/
#define GFXMMU_LUT499L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut499h LUT499H Graphic MMU LUT entry 499 high
@{*/


#define GFXMMU_LUT499H_LO_SHIFT		4
#define GFXMMU_LUT499H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut499h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut500l LUT500L Graphic MMU LUT entry 500 low
@{*/


#define GFXMMU_LUT500L_LVB_SHIFT		16
#define GFXMMU_LUT500L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut500l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT500L_FVB_SHIFT		8
#define GFXMMU_LUT500L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut500l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT500L_EN Enable **/
#define GFXMMU_LUT500L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut500h LUT500H Graphic MMU LUT entry 500 high
@{*/


#define GFXMMU_LUT500H_LO_SHIFT		4
#define GFXMMU_LUT500H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut500h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut501l LUT501L Graphic MMU LUT entry 501 low
@{*/


#define GFXMMU_LUT501L_LVB_SHIFT		16
#define GFXMMU_LUT501L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut501l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT501L_FVB_SHIFT		8
#define GFXMMU_LUT501L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut501l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT501L_EN Enable **/
#define GFXMMU_LUT501L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut501h LUT501H Graphic MMU LUT entry 501 high
@{*/


#define GFXMMU_LUT501H_LO_SHIFT		4
#define GFXMMU_LUT501H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut501h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut502l LUT502L Graphic MMU LUT entry 502 low
@{*/


#define GFXMMU_LUT502L_LVB_SHIFT		16
#define GFXMMU_LUT502L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut502l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT502L_FVB_SHIFT		8
#define GFXMMU_LUT502L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut502l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT502L_EN Enable **/
#define GFXMMU_LUT502L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut502h LUT502H Graphic MMU LUT entry 502 high
@{*/


#define GFXMMU_LUT502H_LO_SHIFT		4
#define GFXMMU_LUT502H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut502h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut503l LUT503L Graphic MMU LUT entry 503 low
@{*/


#define GFXMMU_LUT503L_LVB_SHIFT		16
#define GFXMMU_LUT503L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut503l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT503L_FVB_SHIFT		8
#define GFXMMU_LUT503L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut503l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT503L_EN Enable **/
#define GFXMMU_LUT503L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut503h LUT503H Graphic MMU LUT entry 503 high
@{*/


#define GFXMMU_LUT503H_LO_SHIFT		4
#define GFXMMU_LUT503H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut503h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut504l LUT504L Graphic MMU LUT entry 504 low
@{*/


#define GFXMMU_LUT504L_LVB_SHIFT		16
#define GFXMMU_LUT504L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut504l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT504L_FVB_SHIFT		8
#define GFXMMU_LUT504L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut504l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT504L_EN Enable **/
#define GFXMMU_LUT504L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut504h LUT504H Graphic MMU LUT entry 504 high
@{*/


#define GFXMMU_LUT504H_LO_SHIFT		4
#define GFXMMU_LUT504H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut504h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut505l LUT505L Graphic MMU LUT entry 505 low
@{*/


#define GFXMMU_LUT505L_LVB_SHIFT		16
#define GFXMMU_LUT505L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut505l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT505L_FVB_SHIFT		8
#define GFXMMU_LUT505L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut505l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT505L_EN Enable **/
#define GFXMMU_LUT505L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut505h LUT505H Graphic MMU LUT entry 505 high
@{*/


#define GFXMMU_LUT505H_LO_SHIFT		4
#define GFXMMU_LUT505H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut505h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut506l LUT506L Graphic MMU LUT entry 506 low
@{*/


#define GFXMMU_LUT506L_LVB_SHIFT		16
#define GFXMMU_LUT506L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut506l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT506L_FVB_SHIFT		8
#define GFXMMU_LUT506L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut506l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT506L_EN Enable **/
#define GFXMMU_LUT506L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut506h LUT506H Graphic MMU LUT entry 506 high
@{*/


#define GFXMMU_LUT506H_LO_SHIFT		4
#define GFXMMU_LUT506H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut506h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut507l LUT507L Graphic MMU LUT entry 507 low
@{*/


#define GFXMMU_LUT507L_LVB_SHIFT		16
#define GFXMMU_LUT507L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut507l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT507L_FVB_SHIFT		8
#define GFXMMU_LUT507L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut507l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT507L_EN Enable **/
#define GFXMMU_LUT507L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut507h LUT507H Graphic MMU LUT entry 507 high
@{*/


#define GFXMMU_LUT507H_LO_SHIFT		4
#define GFXMMU_LUT507H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut507h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut508l LUT508L Graphic MMU LUT entry 508 low
@{*/


#define GFXMMU_LUT508L_LVB_SHIFT		16
#define GFXMMU_LUT508L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut508l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT508L_FVB_SHIFT		8
#define GFXMMU_LUT508L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut508l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT508L_EN Enable **/
#define GFXMMU_LUT508L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut508h LUT508H Graphic MMU LUT entry 508 high
@{*/


#define GFXMMU_LUT508H_LO_SHIFT		4
#define GFXMMU_LUT508H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut508h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut509l LUT509L Graphic MMU LUT entry 509 low
@{*/


#define GFXMMU_LUT509L_LVB_SHIFT		16
#define GFXMMU_LUT509L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut509l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT509L_FVB_SHIFT		8
#define GFXMMU_LUT509L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut509l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT509L_EN Enable **/
#define GFXMMU_LUT509L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut509h LUT509H Graphic MMU LUT entry 509 high
@{*/


#define GFXMMU_LUT509H_LO_SHIFT		4
#define GFXMMU_LUT509H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut509h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut510l LUT510L Graphic MMU LUT entry 510 low
@{*/


#define GFXMMU_LUT510L_LVB_SHIFT		16
#define GFXMMU_LUT510L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut510l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT510L_FVB_SHIFT		8
#define GFXMMU_LUT510L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut510l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT510L_EN Enable **/
#define GFXMMU_LUT510L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut510h LUT510H Graphic MMU LUT entry 510 high
@{*/


#define GFXMMU_LUT510H_LO_SHIFT		4
#define GFXMMU_LUT510H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut510h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut511l LUT511L Graphic MMU LUT entry 511 low
@{*/


#define GFXMMU_LUT511L_LVB_SHIFT		16
#define GFXMMU_LUT511L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut511l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT511L_FVB_SHIFT		8
#define GFXMMU_LUT511L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut511l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT511L_EN Enable **/
#define GFXMMU_LUT511L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut511h LUT511H Graphic MMU LUT entry 511 high
@{*/


#define GFXMMU_LUT511H_LO_SHIFT		4
#define GFXMMU_LUT511H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut511h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut512l LUT512L Graphic MMU LUT entry 512 low
@{*/


#define GFXMMU_LUT512L_LVB_SHIFT		16
#define GFXMMU_LUT512L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut512l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT512L_FVB_SHIFT		8
#define GFXMMU_LUT512L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut512l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT512L_EN Enable **/
#define GFXMMU_LUT512L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut512h LUT512H Graphic MMU LUT entry 512 high
@{*/


#define GFXMMU_LUT512H_LO_SHIFT		4
#define GFXMMU_LUT512H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut512h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut513l LUT513L Graphic MMU LUT entry 513 low
@{*/


#define GFXMMU_LUT513L_LVB_SHIFT		16
#define GFXMMU_LUT513L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut513l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT513L_FVB_SHIFT		8
#define GFXMMU_LUT513L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut513l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT513L_EN Enable **/
#define GFXMMU_LUT513L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut513h LUT513H Graphic MMU LUT entry 513 high
@{*/


#define GFXMMU_LUT513H_LO_SHIFT		4
#define GFXMMU_LUT513H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut513h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut514l LUT514L Graphic MMU LUT entry 514 low
@{*/


#define GFXMMU_LUT514L_LVB_SHIFT		16
#define GFXMMU_LUT514L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut514l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT514L_FVB_SHIFT		8
#define GFXMMU_LUT514L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut514l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT514L_EN Enable **/
#define GFXMMU_LUT514L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut514h LUT514H Graphic MMU LUT entry 514 high
@{*/


#define GFXMMU_LUT514H_LO_SHIFT		4
#define GFXMMU_LUT514H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut514h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut515l LUT515L Graphic MMU LUT entry 515 low
@{*/


#define GFXMMU_LUT515L_LVB_SHIFT		16
#define GFXMMU_LUT515L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut515l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT515L_FVB_SHIFT		8
#define GFXMMU_LUT515L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut515l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT515L_EN Enable **/
#define GFXMMU_LUT515L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut515h LUT515H Graphic MMU LUT entry 515 high
@{*/


#define GFXMMU_LUT515H_LO_SHIFT		4
#define GFXMMU_LUT515H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut515h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut516l LUT516L Graphic MMU LUT entry 516 low
@{*/


#define GFXMMU_LUT516L_LVB_SHIFT		16
#define GFXMMU_LUT516L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut516l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT516L_FVB_SHIFT		8
#define GFXMMU_LUT516L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut516l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT516L_EN Enable **/
#define GFXMMU_LUT516L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut516h LUT516H Graphic MMU LUT entry 516 high
@{*/


#define GFXMMU_LUT516H_LO_SHIFT		4
#define GFXMMU_LUT516H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut516h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut517l LUT517L Graphic MMU LUT entry 517 low
@{*/


#define GFXMMU_LUT517L_LVB_SHIFT		16
#define GFXMMU_LUT517L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut517l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT517L_FVB_SHIFT		8
#define GFXMMU_LUT517L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut517l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT517L_EN Enable **/
#define GFXMMU_LUT517L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut517h LUT517H Graphic MMU LUT entry 517 high
@{*/


#define GFXMMU_LUT517H_LO_SHIFT		4
#define GFXMMU_LUT517H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut517h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut518l LUT518L Graphic MMU LUT entry 518 low
@{*/


#define GFXMMU_LUT518L_LVB_SHIFT		16
#define GFXMMU_LUT518L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut518l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT518L_FVB_SHIFT		8
#define GFXMMU_LUT518L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut518l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT518L_EN Enable **/
#define GFXMMU_LUT518L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut518h LUT518H Graphic MMU LUT entry 518 high
@{*/


#define GFXMMU_LUT518H_LO_SHIFT		4
#define GFXMMU_LUT518H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut518h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut519l LUT519L Graphic MMU LUT entry 519 low
@{*/


#define GFXMMU_LUT519L_LVB_SHIFT		16
#define GFXMMU_LUT519L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut519l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT519L_FVB_SHIFT		8
#define GFXMMU_LUT519L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut519l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT519L_EN Enable **/
#define GFXMMU_LUT519L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut519h LUT519H Graphic MMU LUT entry 519 high
@{*/


#define GFXMMU_LUT519H_LO_SHIFT		4
#define GFXMMU_LUT519H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut519h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut520l LUT520L Graphic MMU LUT entry 520 low
@{*/


#define GFXMMU_LUT520L_LVB_SHIFT		16
#define GFXMMU_LUT520L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut520l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT520L_FVB_SHIFT		8
#define GFXMMU_LUT520L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut520l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT520L_EN Enable **/
#define GFXMMU_LUT520L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut520h LUT520H Graphic MMU LUT entry 520 high
@{*/


#define GFXMMU_LUT520H_LO_SHIFT		4
#define GFXMMU_LUT520H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut520h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut521l LUT521L Graphic MMU LUT entry 521 low
@{*/


#define GFXMMU_LUT521L_LVB_SHIFT		16
#define GFXMMU_LUT521L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut521l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT521L_FVB_SHIFT		8
#define GFXMMU_LUT521L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut521l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT521L_EN Enable **/
#define GFXMMU_LUT521L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut521h LUT521H Graphic MMU LUT entry 521 high
@{*/


#define GFXMMU_LUT521H_LO_SHIFT		4
#define GFXMMU_LUT521H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut521h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut522l LUT522L Graphic MMU LUT entry 522 low
@{*/


#define GFXMMU_LUT522L_LVB_SHIFT		16
#define GFXMMU_LUT522L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut522l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT522L_FVB_SHIFT		8
#define GFXMMU_LUT522L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut522l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT522L_EN Enable **/
#define GFXMMU_LUT522L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut522h LUT522H Graphic MMU LUT entry 522 high
@{*/


#define GFXMMU_LUT522H_LO_SHIFT		4
#define GFXMMU_LUT522H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut522h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut523l LUT523L Graphic MMU LUT entry 523 low
@{*/


#define GFXMMU_LUT523L_LVB_SHIFT		16
#define GFXMMU_LUT523L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut523l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT523L_FVB_SHIFT		8
#define GFXMMU_LUT523L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut523l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT523L_EN Enable **/
#define GFXMMU_LUT523L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut523h LUT523H Graphic MMU LUT entry 523 high
@{*/


#define GFXMMU_LUT523H_LO_SHIFT		4
#define GFXMMU_LUT523H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut523h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut524l LUT524L Graphic MMU LUT entry 524 low
@{*/


#define GFXMMU_LUT524L_LVB_SHIFT		16
#define GFXMMU_LUT524L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut524l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT524L_FVB_SHIFT		8
#define GFXMMU_LUT524L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut524l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT524L_EN Enable **/
#define GFXMMU_LUT524L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut524h LUT524H Graphic MMU LUT entry 524 high
@{*/


#define GFXMMU_LUT524H_LO_SHIFT		4
#define GFXMMU_LUT524H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut524h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut525l LUT525L Graphic MMU LUT entry 525 low
@{*/


#define GFXMMU_LUT525L_LVB_SHIFT		16
#define GFXMMU_LUT525L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut525l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT525L_FVB_SHIFT		8
#define GFXMMU_LUT525L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut525l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT525L_EN Enable **/
#define GFXMMU_LUT525L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut525h LUT525H Graphic MMU LUT entry 525 high
@{*/


#define GFXMMU_LUT525H_LO_SHIFT		4
#define GFXMMU_LUT525H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut525h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut526l LUT526L Graphic MMU LUT entry 526 low
@{*/


#define GFXMMU_LUT526L_LVB_SHIFT		16
#define GFXMMU_LUT526L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut526l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT526L_FVB_SHIFT		8
#define GFXMMU_LUT526L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut526l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT526L_EN Enable **/
#define GFXMMU_LUT526L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut526h LUT526H Graphic MMU LUT entry 526 high
@{*/


#define GFXMMU_LUT526H_LO_SHIFT		4
#define GFXMMU_LUT526H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut526h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut527l LUT527L Graphic MMU LUT entry 527 low
@{*/


#define GFXMMU_LUT527L_LVB_SHIFT		16
#define GFXMMU_LUT527L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut527l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT527L_FVB_SHIFT		8
#define GFXMMU_LUT527L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut527l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT527L_EN Enable **/
#define GFXMMU_LUT527L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut527h LUT527H Graphic MMU LUT entry 527 high
@{*/


#define GFXMMU_LUT527H_LO_SHIFT		4
#define GFXMMU_LUT527H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut527h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut528l LUT528L Graphic MMU LUT entry 528 low
@{*/


#define GFXMMU_LUT528L_LVB_SHIFT		16
#define GFXMMU_LUT528L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut528l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT528L_FVB_SHIFT		8
#define GFXMMU_LUT528L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut528l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT528L_EN Enable **/
#define GFXMMU_LUT528L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut528h LUT528H Graphic MMU LUT entry 528 high
@{*/


#define GFXMMU_LUT528H_LO_SHIFT		4
#define GFXMMU_LUT528H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut528h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut529l LUT529L Graphic MMU LUT entry 529 low
@{*/


#define GFXMMU_LUT529L_LVB_SHIFT		16
#define GFXMMU_LUT529L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut529l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT529L_FVB_SHIFT		8
#define GFXMMU_LUT529L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut529l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT529L_EN Enable **/
#define GFXMMU_LUT529L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut529h LUT529H Graphic MMU LUT entry 529 high
@{*/


#define GFXMMU_LUT529H_LO_SHIFT		4
#define GFXMMU_LUT529H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut529h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut530l LUT530L Graphic MMU LUT entry 530 low
@{*/


#define GFXMMU_LUT530L_LVB_SHIFT		16
#define GFXMMU_LUT530L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut530l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT530L_FVB_SHIFT		8
#define GFXMMU_LUT530L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut530l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT530L_EN Enable **/
#define GFXMMU_LUT530L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut530h LUT530H Graphic MMU LUT entry 530 high
@{*/


#define GFXMMU_LUT530H_LO_SHIFT		4
#define GFXMMU_LUT530H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut530h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut531l LUT531L Graphic MMU LUT entry 531 low
@{*/


#define GFXMMU_LUT531L_LVB_SHIFT		16
#define GFXMMU_LUT531L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut531l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT531L_FVB_SHIFT		8
#define GFXMMU_LUT531L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut531l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT531L_EN Enable **/
#define GFXMMU_LUT531L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut531h LUT531H Graphic MMU LUT entry 531 high
@{*/


#define GFXMMU_LUT531H_LO_SHIFT		4
#define GFXMMU_LUT531H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut531h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut532l LUT532L Graphic MMU LUT entry 532 low
@{*/


#define GFXMMU_LUT532L_LVB_SHIFT		16
#define GFXMMU_LUT532L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut532l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT532L_FVB_SHIFT		8
#define GFXMMU_LUT532L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut532l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT532L_EN Enable **/
#define GFXMMU_LUT532L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut532h LUT532H Graphic MMU LUT entry 532 high
@{*/


#define GFXMMU_LUT532H_LO_SHIFT		4
#define GFXMMU_LUT532H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut532h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut533l LUT533L Graphic MMU LUT entry 533 low
@{*/


#define GFXMMU_LUT533L_LVB_SHIFT		16
#define GFXMMU_LUT533L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut533l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT533L_FVB_SHIFT		8
#define GFXMMU_LUT533L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut533l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT533L_EN Enable **/
#define GFXMMU_LUT533L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut533h LUT533H Graphic MMU LUT entry 533 high
@{*/


#define GFXMMU_LUT533H_LO_SHIFT		4
#define GFXMMU_LUT533H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut533h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut534l LUT534L Graphic MMU LUT entry 534 low
@{*/


#define GFXMMU_LUT534L_LVB_SHIFT		16
#define GFXMMU_LUT534L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut534l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT534L_FVB_SHIFT		8
#define GFXMMU_LUT534L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut534l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT534L_EN Enable **/
#define GFXMMU_LUT534L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut534h LUT534H Graphic MMU LUT entry 534 high
@{*/


#define GFXMMU_LUT534H_LO_SHIFT		4
#define GFXMMU_LUT534H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut534h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut535l LUT535L Graphic MMU LUT entry 535 low
@{*/


#define GFXMMU_LUT535L_LVB_SHIFT		16
#define GFXMMU_LUT535L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut535l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT535L_FVB_SHIFT		8
#define GFXMMU_LUT535L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut535l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT535L_EN Enable **/
#define GFXMMU_LUT535L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut535h LUT535H Graphic MMU LUT entry 535 high
@{*/


#define GFXMMU_LUT535H_LO_SHIFT		4
#define GFXMMU_LUT535H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut535h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut536l LUT536L Graphic MMU LUT entry 536 low
@{*/


#define GFXMMU_LUT536L_LVB_SHIFT		16
#define GFXMMU_LUT536L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut536l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT536L_FVB_SHIFT		8
#define GFXMMU_LUT536L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut536l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT536L_EN Enable **/
#define GFXMMU_LUT536L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut536h LUT536H Graphic MMU LUT entry 536 high
@{*/


#define GFXMMU_LUT536H_LO_SHIFT		4
#define GFXMMU_LUT536H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut536h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut537l LUT537L Graphic MMU LUT entry 537 low
@{*/


#define GFXMMU_LUT537L_LVB_SHIFT		16
#define GFXMMU_LUT537L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut537l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT537L_FVB_SHIFT		8
#define GFXMMU_LUT537L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut537l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT537L_EN Enable **/
#define GFXMMU_LUT537L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut537h LUT537H Graphic MMU LUT entry 537 high
@{*/


#define GFXMMU_LUT537H_LO_SHIFT		4
#define GFXMMU_LUT537H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut537h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut538l LUT538L Graphic MMU LUT entry 538 low
@{*/


#define GFXMMU_LUT538L_LVB_SHIFT		16
#define GFXMMU_LUT538L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut538l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT538L_FVB_SHIFT		8
#define GFXMMU_LUT538L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut538l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT538L_EN Enable **/
#define GFXMMU_LUT538L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut538h LUT538H Graphic MMU LUT entry 538 high
@{*/


#define GFXMMU_LUT538H_LO_SHIFT		4
#define GFXMMU_LUT538H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut538h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut539l LUT539L Graphic MMU LUT entry 539 low
@{*/


#define GFXMMU_LUT539L_LVB_SHIFT		16
#define GFXMMU_LUT539L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut539l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT539L_FVB_SHIFT		8
#define GFXMMU_LUT539L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut539l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT539L_EN Enable **/
#define GFXMMU_LUT539L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut539h LUT539H Graphic MMU LUT entry 539 high
@{*/


#define GFXMMU_LUT539H_LO_SHIFT		4
#define GFXMMU_LUT539H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut539h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut540l LUT540L Graphic MMU LUT entry 540 low
@{*/


#define GFXMMU_LUT540L_LVB_SHIFT		16
#define GFXMMU_LUT540L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut540l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT540L_FVB_SHIFT		8
#define GFXMMU_LUT540L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut540l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT540L_EN Enable **/
#define GFXMMU_LUT540L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut540h LUT540H Graphic MMU LUT entry 540 high
@{*/


#define GFXMMU_LUT540H_LO_SHIFT		4
#define GFXMMU_LUT540H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut540h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut541l LUT541L Graphic MMU LUT entry 541 low
@{*/


#define GFXMMU_LUT541L_LVB_SHIFT		16
#define GFXMMU_LUT541L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut541l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT541L_FVB_SHIFT		8
#define GFXMMU_LUT541L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut541l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT541L_EN Enable **/
#define GFXMMU_LUT541L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut541h LUT541H Graphic MMU LUT entry 541 high
@{*/


#define GFXMMU_LUT541H_LO_SHIFT		4
#define GFXMMU_LUT541H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut541h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut542l LUT542L Graphic MMU LUT entry 542 low
@{*/


#define GFXMMU_LUT542L_LVB_SHIFT		16
#define GFXMMU_LUT542L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut542l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT542L_FVB_SHIFT		8
#define GFXMMU_LUT542L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut542l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT542L_EN Enable **/
#define GFXMMU_LUT542L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut542h LUT542H Graphic MMU LUT entry 542 high
@{*/


#define GFXMMU_LUT542H_LO_SHIFT		4
#define GFXMMU_LUT542H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut542h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut543l LUT543L Graphic MMU LUT entry 543 low
@{*/


#define GFXMMU_LUT543L_LVB_SHIFT		16
#define GFXMMU_LUT543L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut543l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT543L_FVB_SHIFT		8
#define GFXMMU_LUT543L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut543l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT543L_EN Enable **/
#define GFXMMU_LUT543L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut543h LUT543H Graphic MMU LUT entry 543 high
@{*/


#define GFXMMU_LUT543H_LO_SHIFT		4
#define GFXMMU_LUT543H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut543h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut544l LUT544L Graphic MMU LUT entry 544 low
@{*/


#define GFXMMU_LUT544L_LVB_SHIFT		16
#define GFXMMU_LUT544L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut544l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT544L_FVB_SHIFT		8
#define GFXMMU_LUT544L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut544l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT544L_EN Enable **/
#define GFXMMU_LUT544L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut544h LUT544H Graphic MMU LUT entry 544 high
@{*/


#define GFXMMU_LUT544H_LO_SHIFT		4
#define GFXMMU_LUT544H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut544h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut545l LUT545L Graphic MMU LUT entry 545 low
@{*/


#define GFXMMU_LUT545L_LVB_SHIFT		16
#define GFXMMU_LUT545L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut545l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT545L_FVB_SHIFT		8
#define GFXMMU_LUT545L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut545l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT545L_EN Enable **/
#define GFXMMU_LUT545L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut545h LUT545H Graphic MMU LUT entry 545 high
@{*/


#define GFXMMU_LUT545H_LO_SHIFT		4
#define GFXMMU_LUT545H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut545h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut546l LUT546L Graphic MMU LUT entry 546 low
@{*/


#define GFXMMU_LUT546L_LVB_SHIFT		16
#define GFXMMU_LUT546L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut546l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT546L_FVB_SHIFT		8
#define GFXMMU_LUT546L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut546l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT546L_EN Enable **/
#define GFXMMU_LUT546L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut546h LUT546H Graphic MMU LUT entry 546 high
@{*/


#define GFXMMU_LUT546H_LO_SHIFT		4
#define GFXMMU_LUT546H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut546h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut547l LUT547L Graphic MMU LUT entry 547 low
@{*/


#define GFXMMU_LUT547L_LVB_SHIFT		16
#define GFXMMU_LUT547L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut547l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT547L_FVB_SHIFT		8
#define GFXMMU_LUT547L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut547l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT547L_EN Enable **/
#define GFXMMU_LUT547L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut547h LUT547H Graphic MMU LUT entry 547 high
@{*/


#define GFXMMU_LUT547H_LO_SHIFT		4
#define GFXMMU_LUT547H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut547h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut548l LUT548L Graphic MMU LUT entry 548 low
@{*/


#define GFXMMU_LUT548L_LVB_SHIFT		16
#define GFXMMU_LUT548L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut548l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT548L_FVB_SHIFT		8
#define GFXMMU_LUT548L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut548l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT548L_EN Enable **/
#define GFXMMU_LUT548L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut548h LUT548H Graphic MMU LUT entry 548 high
@{*/


#define GFXMMU_LUT548H_LO_SHIFT		4
#define GFXMMU_LUT548H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut548h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut549l LUT549L Graphic MMU LUT entry 549 low
@{*/


#define GFXMMU_LUT549L_LVB_SHIFT		16
#define GFXMMU_LUT549L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut549l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT549L_FVB_SHIFT		8
#define GFXMMU_LUT549L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut549l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT549L_EN Enable **/
#define GFXMMU_LUT549L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut549h LUT549H Graphic MMU LUT entry 549 high
@{*/


#define GFXMMU_LUT549H_LO_SHIFT		4
#define GFXMMU_LUT549H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut549h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut550l LUT550L Graphic MMU LUT entry 550 low
@{*/


#define GFXMMU_LUT550L_LVB_SHIFT		16
#define GFXMMU_LUT550L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut550l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT550L_FVB_SHIFT		8
#define GFXMMU_LUT550L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut550l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT550L_EN Enable **/
#define GFXMMU_LUT550L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut550h LUT550H Graphic MMU LUT entry 550 high
@{*/


#define GFXMMU_LUT550H_LO_SHIFT		4
#define GFXMMU_LUT550H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut550h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut551l LUT551L Graphic MMU LUT entry 551 low
@{*/


#define GFXMMU_LUT551L_LVB_SHIFT		16
#define GFXMMU_LUT551L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut551l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT551L_FVB_SHIFT		8
#define GFXMMU_LUT551L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut551l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT551L_EN Enable **/
#define GFXMMU_LUT551L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut551h LUT551H Graphic MMU LUT entry 551 high
@{*/


#define GFXMMU_LUT551H_LO_SHIFT		4
#define GFXMMU_LUT551H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut551h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut552l LUT552L Graphic MMU LUT entry 552 low
@{*/


#define GFXMMU_LUT552L_LVB_SHIFT		16
#define GFXMMU_LUT552L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut552l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT552L_FVB_SHIFT		8
#define GFXMMU_LUT552L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut552l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT552L_EN Enable **/
#define GFXMMU_LUT552L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut552h LUT552H Graphic MMU LUT entry 552 high
@{*/


#define GFXMMU_LUT552H_LO_SHIFT		4
#define GFXMMU_LUT552H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut552h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut553l LUT553L Graphic MMU LUT entry 553 low
@{*/


#define GFXMMU_LUT553L_LVB_SHIFT		16
#define GFXMMU_LUT553L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut553l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT553L_FVB_SHIFT		8
#define GFXMMU_LUT553L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut553l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT553L_EN Enable **/
#define GFXMMU_LUT553L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut553h LUT553H Graphic MMU LUT entry 553 high
@{*/


#define GFXMMU_LUT553H_LO_SHIFT		4
#define GFXMMU_LUT553H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut553h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut554l LUT554L Graphic MMU LUT entry 554 low
@{*/


#define GFXMMU_LUT554L_LVB_SHIFT		16
#define GFXMMU_LUT554L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut554l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT554L_FVB_SHIFT		8
#define GFXMMU_LUT554L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut554l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT554L_EN Enable **/
#define GFXMMU_LUT554L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut554h LUT554H Graphic MMU LUT entry 554 high
@{*/


#define GFXMMU_LUT554H_LO_SHIFT		4
#define GFXMMU_LUT554H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut554h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut555l LUT555L Graphic MMU LUT entry 555 low
@{*/


#define GFXMMU_LUT555L_LVB_SHIFT		16
#define GFXMMU_LUT555L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut555l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT555L_FVB_SHIFT		8
#define GFXMMU_LUT555L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut555l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT555L_EN Enable **/
#define GFXMMU_LUT555L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut555h LUT555H Graphic MMU LUT entry 555 high
@{*/


#define GFXMMU_LUT555H_LO_SHIFT		4
#define GFXMMU_LUT555H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut555h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut556l LUT556L Graphic MMU LUT entry 556 low
@{*/


#define GFXMMU_LUT556L_LVB_SHIFT		16
#define GFXMMU_LUT556L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut556l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT556L_FVB_SHIFT		8
#define GFXMMU_LUT556L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut556l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT556L_EN Enable **/
#define GFXMMU_LUT556L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut556h LUT556H Graphic MMU LUT entry 556 high
@{*/


#define GFXMMU_LUT556H_LO_SHIFT		4
#define GFXMMU_LUT556H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut556h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut557l LUT557L Graphic MMU LUT entry 557 low
@{*/


#define GFXMMU_LUT557L_LVB_SHIFT		16
#define GFXMMU_LUT557L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut557l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT557L_FVB_SHIFT		8
#define GFXMMU_LUT557L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut557l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT557L_EN Enable **/
#define GFXMMU_LUT557L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut557h LUT557H Graphic MMU LUT entry 557 high
@{*/


#define GFXMMU_LUT557H_LO_SHIFT		4
#define GFXMMU_LUT557H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut557h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut558l LUT558L Graphic MMU LUT entry 558 low
@{*/


#define GFXMMU_LUT558L_LVB_SHIFT		16
#define GFXMMU_LUT558L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut558l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT558L_FVB_SHIFT		8
#define GFXMMU_LUT558L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut558l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT558L_EN Enable **/
#define GFXMMU_LUT558L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut558h LUT558H Graphic MMU LUT entry 558 high
@{*/


#define GFXMMU_LUT558H_LO_SHIFT		4
#define GFXMMU_LUT558H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut558h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut559l LUT559L Graphic MMU LUT entry 559 low
@{*/


#define GFXMMU_LUT559L_LVB_SHIFT		16
#define GFXMMU_LUT559L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut559l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT559L_FVB_SHIFT		8
#define GFXMMU_LUT559L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut559l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT559L_EN Enable **/
#define GFXMMU_LUT559L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut559h LUT559H Graphic MMU LUT entry 559 high
@{*/


#define GFXMMU_LUT559H_LO_SHIFT		4
#define GFXMMU_LUT559H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut559h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut560l LUT560L Graphic MMU LUT entry 560 low
@{*/


#define GFXMMU_LUT560L_LVB_SHIFT		16
#define GFXMMU_LUT560L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut560l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT560L_FVB_SHIFT		8
#define GFXMMU_LUT560L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut560l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT560L_EN Enable **/
#define GFXMMU_LUT560L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut560h LUT560H Graphic MMU LUT entry 560 high
@{*/


#define GFXMMU_LUT560H_LO_SHIFT		4
#define GFXMMU_LUT560H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut560h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut561l LUT561L Graphic MMU LUT entry 561 low
@{*/


#define GFXMMU_LUT561L_LVB_SHIFT		16
#define GFXMMU_LUT561L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut561l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT561L_FVB_SHIFT		8
#define GFXMMU_LUT561L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut561l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT561L_EN Enable **/
#define GFXMMU_LUT561L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut561h LUT561H Graphic MMU LUT entry 561 high
@{*/


#define GFXMMU_LUT561H_LO_SHIFT		4
#define GFXMMU_LUT561H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut561h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut562l LUT562L Graphic MMU LUT entry 562 low
@{*/


#define GFXMMU_LUT562L_LVB_SHIFT		16
#define GFXMMU_LUT562L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut562l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT562L_FVB_SHIFT		8
#define GFXMMU_LUT562L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut562l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT562L_EN Enable **/
#define GFXMMU_LUT562L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut562h LUT562H Graphic MMU LUT entry 562 high
@{*/


#define GFXMMU_LUT562H_LO_SHIFT		4
#define GFXMMU_LUT562H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut562h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut563l LUT563L Graphic MMU LUT entry 563 low
@{*/


#define GFXMMU_LUT563L_LVB_SHIFT		16
#define GFXMMU_LUT563L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut563l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT563L_FVB_SHIFT		8
#define GFXMMU_LUT563L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut563l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT563L_EN Enable **/
#define GFXMMU_LUT563L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut563h LUT563H Graphic MMU LUT entry 563 high
@{*/


#define GFXMMU_LUT563H_LO_SHIFT		4
#define GFXMMU_LUT563H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut563h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut564l LUT564L Graphic MMU LUT entry 564 low
@{*/


#define GFXMMU_LUT564L_LVB_SHIFT		16
#define GFXMMU_LUT564L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut564l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT564L_FVB_SHIFT		8
#define GFXMMU_LUT564L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut564l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT564L_EN Enable **/
#define GFXMMU_LUT564L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut564h LUT564H Graphic MMU LUT entry 564 high
@{*/


#define GFXMMU_LUT564H_LO_SHIFT		4
#define GFXMMU_LUT564H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut564h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut565l LUT565L Graphic MMU LUT entry 565 low
@{*/


#define GFXMMU_LUT565L_LVB_SHIFT		16
#define GFXMMU_LUT565L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut565l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT565L_FVB_SHIFT		8
#define GFXMMU_LUT565L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut565l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT565L_EN Enable **/
#define GFXMMU_LUT565L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut565h LUT565H Graphic MMU LUT entry 565 high
@{*/


#define GFXMMU_LUT565H_LO_SHIFT		4
#define GFXMMU_LUT565H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut565h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut566l LUT566L Graphic MMU LUT entry 566 low
@{*/


#define GFXMMU_LUT566L_LVB_SHIFT		16
#define GFXMMU_LUT566L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut566l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT566L_FVB_SHIFT		8
#define GFXMMU_LUT566L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut566l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT566L_EN Enable **/
#define GFXMMU_LUT566L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut566h LUT566H Graphic MMU LUT entry 566 high
@{*/


#define GFXMMU_LUT566H_LO_SHIFT		4
#define GFXMMU_LUT566H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut566h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut567l LUT567L Graphic MMU LUT entry 567 low
@{*/


#define GFXMMU_LUT567L_LVB_SHIFT		16
#define GFXMMU_LUT567L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut567l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT567L_FVB_SHIFT		8
#define GFXMMU_LUT567L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut567l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT567L_EN Enable **/
#define GFXMMU_LUT567L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut567h LUT567H Graphic MMU LUT entry 567 high
@{*/


#define GFXMMU_LUT567H_LO_SHIFT		4
#define GFXMMU_LUT567H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut567h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut568l LUT568L Graphic MMU LUT entry 568 low
@{*/


#define GFXMMU_LUT568L_LVB_SHIFT		16
#define GFXMMU_LUT568L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut568l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT568L_FVB_SHIFT		8
#define GFXMMU_LUT568L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut568l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT568L_EN Enable **/
#define GFXMMU_LUT568L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut568h LUT568H Graphic MMU LUT entry 568 high
@{*/


#define GFXMMU_LUT568H_LO_SHIFT		4
#define GFXMMU_LUT568H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut568h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut569l LUT569L Graphic MMU LUT entry 569 low
@{*/


#define GFXMMU_LUT569L_LVB_SHIFT		16
#define GFXMMU_LUT569L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut569l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT569L_FVB_SHIFT		8
#define GFXMMU_LUT569L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut569l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT569L_EN Enable **/
#define GFXMMU_LUT569L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut569h LUT569H Graphic MMU LUT entry 569 high
@{*/


#define GFXMMU_LUT569H_LO_SHIFT		4
#define GFXMMU_LUT569H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut569h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut570l LUT570L Graphic MMU LUT entry 570 low
@{*/


#define GFXMMU_LUT570L_LVB_SHIFT		16
#define GFXMMU_LUT570L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut570l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT570L_FVB_SHIFT		8
#define GFXMMU_LUT570L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut570l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT570L_EN Enable **/
#define GFXMMU_LUT570L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut570h LUT570H Graphic MMU LUT entry 570 high
@{*/


#define GFXMMU_LUT570H_LO_SHIFT		4
#define GFXMMU_LUT570H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut570h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut571l LUT571L Graphic MMU LUT entry 571 low
@{*/


#define GFXMMU_LUT571L_LVB_SHIFT		16
#define GFXMMU_LUT571L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut571l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT571L_FVB_SHIFT		8
#define GFXMMU_LUT571L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut571l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT571L_EN Enable **/
#define GFXMMU_LUT571L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut571h LUT571H Graphic MMU LUT entry 571 high
@{*/


#define GFXMMU_LUT571H_LO_SHIFT		4
#define GFXMMU_LUT571H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut571h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut572l LUT572L Graphic MMU LUT entry 572 low
@{*/


#define GFXMMU_LUT572L_LVB_SHIFT		16
#define GFXMMU_LUT572L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut572l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT572L_FVB_SHIFT		8
#define GFXMMU_LUT572L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut572l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT572L_EN Enable **/
#define GFXMMU_LUT572L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut572h LUT572H Graphic MMU LUT entry 572 high
@{*/


#define GFXMMU_LUT572H_LO_SHIFT		4
#define GFXMMU_LUT572H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut572h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut573l LUT573L Graphic MMU LUT entry 573 low
@{*/


#define GFXMMU_LUT573L_LVB_SHIFT		16
#define GFXMMU_LUT573L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut573l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT573L_FVB_SHIFT		8
#define GFXMMU_LUT573L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut573l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT573L_EN Enable **/
#define GFXMMU_LUT573L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut573h LUT573H Graphic MMU LUT entry 573 high
@{*/


#define GFXMMU_LUT573H_LO_SHIFT		4
#define GFXMMU_LUT573H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut573h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut574l LUT574L Graphic MMU LUT entry 574 low
@{*/


#define GFXMMU_LUT574L_LVB_SHIFT		16
#define GFXMMU_LUT574L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut574l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT574L_FVB_SHIFT		8
#define GFXMMU_LUT574L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut574l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT574L_EN Enable **/
#define GFXMMU_LUT574L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut574h LUT574H Graphic MMU LUT entry 574 high
@{*/


#define GFXMMU_LUT574H_LO_SHIFT		4
#define GFXMMU_LUT574H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut574h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut575l LUT575L Graphic MMU LUT entry 575 low
@{*/


#define GFXMMU_LUT575L_LVB_SHIFT		16
#define GFXMMU_LUT575L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut575l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT575L_FVB_SHIFT		8
#define GFXMMU_LUT575L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut575l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT575L_EN Enable **/
#define GFXMMU_LUT575L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut575h LUT575H Graphic MMU LUT entry 575 high
@{*/


#define GFXMMU_LUT575H_LO_SHIFT		4
#define GFXMMU_LUT575H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut575h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut576l LUT576L Graphic MMU LUT entry 576 low
@{*/


#define GFXMMU_LUT576L_LVB_SHIFT		16
#define GFXMMU_LUT576L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut576l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT576L_FVB_SHIFT		8
#define GFXMMU_LUT576L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut576l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT576L_EN Enable **/
#define GFXMMU_LUT576L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut576h LUT576H Graphic MMU LUT entry 576 high
@{*/


#define GFXMMU_LUT576H_LO_SHIFT		4
#define GFXMMU_LUT576H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut576h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut577l LUT577L Graphic MMU LUT entry 577 low
@{*/


#define GFXMMU_LUT577L_LVB_SHIFT		16
#define GFXMMU_LUT577L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut577l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT577L_FVB_SHIFT		8
#define GFXMMU_LUT577L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut577l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT577L_EN Enable **/
#define GFXMMU_LUT577L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut577h LUT577H Graphic MMU LUT entry 577 high
@{*/


#define GFXMMU_LUT577H_LO_SHIFT		4
#define GFXMMU_LUT577H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut577h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut578l LUT578L Graphic MMU LUT entry 578 low
@{*/


#define GFXMMU_LUT578L_LVB_SHIFT		16
#define GFXMMU_LUT578L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut578l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT578L_FVB_SHIFT		8
#define GFXMMU_LUT578L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut578l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT578L_EN Enable **/
#define GFXMMU_LUT578L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut578h LUT578H Graphic MMU LUT entry 578 high
@{*/


#define GFXMMU_LUT578H_LO_SHIFT		4
#define GFXMMU_LUT578H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut578h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut579l LUT579L Graphic MMU LUT entry 579 low
@{*/


#define GFXMMU_LUT579L_LVB_SHIFT		16
#define GFXMMU_LUT579L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut579l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT579L_FVB_SHIFT		8
#define GFXMMU_LUT579L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut579l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT579L_EN Enable **/
#define GFXMMU_LUT579L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut579h LUT579H Graphic MMU LUT entry 579 high
@{*/


#define GFXMMU_LUT579H_LO_SHIFT		4
#define GFXMMU_LUT579H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut579h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut580l LUT580L Graphic MMU LUT entry 580 low
@{*/


#define GFXMMU_LUT580L_LVB_SHIFT		16
#define GFXMMU_LUT580L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut580l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT580L_FVB_SHIFT		8
#define GFXMMU_LUT580L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut580l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT580L_EN Enable **/
#define GFXMMU_LUT580L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut580h LUT580H Graphic MMU LUT entry 580 high
@{*/


#define GFXMMU_LUT580H_LO_SHIFT		4
#define GFXMMU_LUT580H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut580h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut581l LUT581L Graphic MMU LUT entry 581 low
@{*/


#define GFXMMU_LUT581L_LVB_SHIFT		16
#define GFXMMU_LUT581L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut581l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT581L_FVB_SHIFT		8
#define GFXMMU_LUT581L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut581l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT581L_EN Enable **/
#define GFXMMU_LUT581L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut581h LUT581H Graphic MMU LUT entry 581 high
@{*/


#define GFXMMU_LUT581H_LO_SHIFT		4
#define GFXMMU_LUT581H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut581h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut582l LUT582L Graphic MMU LUT entry 582 low
@{*/


#define GFXMMU_LUT582L_LVB_SHIFT		16
#define GFXMMU_LUT582L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut582l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT582L_FVB_SHIFT		8
#define GFXMMU_LUT582L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut582l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT582L_EN Enable **/
#define GFXMMU_LUT582L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut582h LUT582H Graphic MMU LUT entry 582 high
@{*/


#define GFXMMU_LUT582H_LO_SHIFT		4
#define GFXMMU_LUT582H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut582h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut583l LUT583L Graphic MMU LUT entry 583 low
@{*/


#define GFXMMU_LUT583L_LVB_SHIFT		16
#define GFXMMU_LUT583L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut583l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT583L_FVB_SHIFT		8
#define GFXMMU_LUT583L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut583l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT583L_EN Enable **/
#define GFXMMU_LUT583L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut583h LUT583H Graphic MMU LUT entry 583 high
@{*/


#define GFXMMU_LUT583H_LO_SHIFT		4
#define GFXMMU_LUT583H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut583h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut584l LUT584L Graphic MMU LUT entry 584 low
@{*/


#define GFXMMU_LUT584L_LVB_SHIFT		16
#define GFXMMU_LUT584L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut584l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT584L_FVB_SHIFT		8
#define GFXMMU_LUT584L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut584l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT584L_EN Enable **/
#define GFXMMU_LUT584L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut584h LUT584H Graphic MMU LUT entry 584 high
@{*/


#define GFXMMU_LUT584H_LO_SHIFT		4
#define GFXMMU_LUT584H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut584h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut585l LUT585L Graphic MMU LUT entry 585 low
@{*/


#define GFXMMU_LUT585L_LVB_SHIFT		16
#define GFXMMU_LUT585L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut585l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT585L_FVB_SHIFT		8
#define GFXMMU_LUT585L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut585l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT585L_EN Enable **/
#define GFXMMU_LUT585L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut585h LUT585H Graphic MMU LUT entry 585 high
@{*/


#define GFXMMU_LUT585H_LO_SHIFT		4
#define GFXMMU_LUT585H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut585h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut586l LUT586L Graphic MMU LUT entry 586 low
@{*/


#define GFXMMU_LUT586L_LVB_SHIFT		16
#define GFXMMU_LUT586L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut586l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT586L_FVB_SHIFT		8
#define GFXMMU_LUT586L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut586l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT586L_EN Enable **/
#define GFXMMU_LUT586L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut586h LUT586H Graphic MMU LUT entry 586 high
@{*/


#define GFXMMU_LUT586H_LO_SHIFT		4
#define GFXMMU_LUT586H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut586h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut587l LUT587L Graphic MMU LUT entry 587 low
@{*/


#define GFXMMU_LUT587L_LVB_SHIFT		16
#define GFXMMU_LUT587L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut587l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT587L_FVB_SHIFT		8
#define GFXMMU_LUT587L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut587l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT587L_EN Enable **/
#define GFXMMU_LUT587L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut587h LUT587H Graphic MMU LUT entry 587 high
@{*/


#define GFXMMU_LUT587H_LO_SHIFT		4
#define GFXMMU_LUT587H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut587h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut588l LUT588L Graphic MMU LUT entry 588 low
@{*/


#define GFXMMU_LUT588L_LVB_SHIFT		16
#define GFXMMU_LUT588L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut588l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT588L_FVB_SHIFT		8
#define GFXMMU_LUT588L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut588l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT588L_EN Enable **/
#define GFXMMU_LUT588L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut588h LUT588H Graphic MMU LUT entry 588 high
@{*/


#define GFXMMU_LUT588H_LO_SHIFT		4
#define GFXMMU_LUT588H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut588h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut589l LUT589L Graphic MMU LUT entry 589 low
@{*/


#define GFXMMU_LUT589L_LVB_SHIFT		16
#define GFXMMU_LUT589L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut589l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT589L_FVB_SHIFT		8
#define GFXMMU_LUT589L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut589l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT589L_EN Enable **/
#define GFXMMU_LUT589L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut589h LUT589H Graphic MMU LUT entry 589 high
@{*/


#define GFXMMU_LUT589H_LO_SHIFT		4
#define GFXMMU_LUT589H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut589h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut590l LUT590L Graphic MMU LUT entry 590 low
@{*/


#define GFXMMU_LUT590L_LVB_SHIFT		16
#define GFXMMU_LUT590L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut590l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT590L_FVB_SHIFT		8
#define GFXMMU_LUT590L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut590l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT590L_EN Enable **/
#define GFXMMU_LUT590L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut590h LUT590H Graphic MMU LUT entry 590 high
@{*/


#define GFXMMU_LUT590H_LO_SHIFT		4
#define GFXMMU_LUT590H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut590h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut591l LUT591L Graphic MMU LUT entry 591 low
@{*/


#define GFXMMU_LUT591L_LVB_SHIFT		16
#define GFXMMU_LUT591L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut591l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT591L_FVB_SHIFT		8
#define GFXMMU_LUT591L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut591l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT591L_EN Enable **/
#define GFXMMU_LUT591L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut591h LUT591H Graphic MMU LUT entry 591 high
@{*/


#define GFXMMU_LUT591H_LO_SHIFT		4
#define GFXMMU_LUT591H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut591h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut592l LUT592L Graphic MMU LUT entry 592 low
@{*/


#define GFXMMU_LUT592L_LVB_SHIFT		16
#define GFXMMU_LUT592L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut592l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT592L_FVB_SHIFT		8
#define GFXMMU_LUT592L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut592l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT592L_EN Enable **/
#define GFXMMU_LUT592L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut592h LUT592H Graphic MMU LUT entry 592 high
@{*/


#define GFXMMU_LUT592H_LO_SHIFT		4
#define GFXMMU_LUT592H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut592h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut593l LUT593L Graphic MMU LUT entry 593 low
@{*/


#define GFXMMU_LUT593L_LVB_SHIFT		16
#define GFXMMU_LUT593L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut593l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT593L_FVB_SHIFT		8
#define GFXMMU_LUT593L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut593l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT593L_EN Enable **/
#define GFXMMU_LUT593L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut593h LUT593H Graphic MMU LUT entry 593 high
@{*/


#define GFXMMU_LUT593H_LO_SHIFT		4
#define GFXMMU_LUT593H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut593h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut594l LUT594L Graphic MMU LUT entry 594 low
@{*/


#define GFXMMU_LUT594L_LVB_SHIFT		16
#define GFXMMU_LUT594L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut594l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT594L_FVB_SHIFT		8
#define GFXMMU_LUT594L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut594l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT594L_EN Enable **/
#define GFXMMU_LUT594L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut594h LUT594H Graphic MMU LUT entry 594 high
@{*/


#define GFXMMU_LUT594H_LO_SHIFT		4
#define GFXMMU_LUT594H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut594h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut595l LUT595L Graphic MMU LUT entry 595 low
@{*/


#define GFXMMU_LUT595L_LVB_SHIFT		16
#define GFXMMU_LUT595L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut595l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT595L_FVB_SHIFT		8
#define GFXMMU_LUT595L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut595l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT595L_EN Enable **/
#define GFXMMU_LUT595L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut595h LUT595H Graphic MMU LUT entry 595 high
@{*/


#define GFXMMU_LUT595H_LO_SHIFT		4
#define GFXMMU_LUT595H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut595h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut596l LUT596L Graphic MMU LUT entry 596 low
@{*/


#define GFXMMU_LUT596L_LVB_SHIFT		16
#define GFXMMU_LUT596L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut596l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT596L_FVB_SHIFT		8
#define GFXMMU_LUT596L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut596l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT596L_EN Enable **/
#define GFXMMU_LUT596L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut596h LUT596H Graphic MMU LUT entry 596 high
@{*/


#define GFXMMU_LUT596H_LO_SHIFT		4
#define GFXMMU_LUT596H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut596h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut597l LUT597L Graphic MMU LUT entry 597 low
@{*/


#define GFXMMU_LUT597L_LVB_SHIFT		16
#define GFXMMU_LUT597L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut597l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT597L_FVB_SHIFT		8
#define GFXMMU_LUT597L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut597l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT597L_EN Enable **/
#define GFXMMU_LUT597L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut597h LUT597H Graphic MMU LUT entry 597 high
@{*/


#define GFXMMU_LUT597H_LO_SHIFT		4
#define GFXMMU_LUT597H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut597h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut598l LUT598L Graphic MMU LUT entry 598 low
@{*/


#define GFXMMU_LUT598L_LVB_SHIFT		16
#define GFXMMU_LUT598L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut598l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT598L_FVB_SHIFT		8
#define GFXMMU_LUT598L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut598l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT598L_EN Enable **/
#define GFXMMU_LUT598L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut598h LUT598H Graphic MMU LUT entry 598 high
@{*/


#define GFXMMU_LUT598H_LO_SHIFT		4
#define GFXMMU_LUT598H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut598h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut599l LUT599L Graphic MMU LUT entry 599 low
@{*/


#define GFXMMU_LUT599L_LVB_SHIFT		16
#define GFXMMU_LUT599L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut599l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT599L_FVB_SHIFT		8
#define GFXMMU_LUT599L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut599l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT599L_EN Enable **/
#define GFXMMU_LUT599L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut599h LUT599H Graphic MMU LUT entry 599 high
@{*/


#define GFXMMU_LUT599H_LO_SHIFT		4
#define GFXMMU_LUT599H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut599h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut600l LUT600L Graphic MMU LUT entry 600 low
@{*/


#define GFXMMU_LUT600L_LVB_SHIFT		16
#define GFXMMU_LUT600L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut600l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT600L_FVB_SHIFT		8
#define GFXMMU_LUT600L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut600l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT600L_EN Enable **/
#define GFXMMU_LUT600L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut600h LUT600H Graphic MMU LUT entry 600 high
@{*/


#define GFXMMU_LUT600H_LO_SHIFT		4
#define GFXMMU_LUT600H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut600h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut601l LUT601L Graphic MMU LUT entry 601 low
@{*/


#define GFXMMU_LUT601L_LVB_SHIFT		16
#define GFXMMU_LUT601L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut601l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT601L_FVB_SHIFT		8
#define GFXMMU_LUT601L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut601l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT601L_EN Enable **/
#define GFXMMU_LUT601L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut601h LUT601H Graphic MMU LUT entry 601 high
@{*/


#define GFXMMU_LUT601H_LO_SHIFT		4
#define GFXMMU_LUT601H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut601h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut602l LUT602L Graphic MMU LUT entry 602 low
@{*/


#define GFXMMU_LUT602L_LVB_SHIFT		16
#define GFXMMU_LUT602L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut602l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT602L_FVB_SHIFT		8
#define GFXMMU_LUT602L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut602l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT602L_EN Enable **/
#define GFXMMU_LUT602L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut602h LUT602H Graphic MMU LUT entry 602 high
@{*/


#define GFXMMU_LUT602H_LO_SHIFT		4
#define GFXMMU_LUT602H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut602h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut603l LUT603L Graphic MMU LUT entry 603 low
@{*/


#define GFXMMU_LUT603L_LVB_SHIFT		16
#define GFXMMU_LUT603L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut603l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT603L_FVB_SHIFT		8
#define GFXMMU_LUT603L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut603l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT603L_EN Enable **/
#define GFXMMU_LUT603L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut603h LUT603H Graphic MMU LUT entry 603 high
@{*/


#define GFXMMU_LUT603H_LO_SHIFT		4
#define GFXMMU_LUT603H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut603h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut604l LUT604L Graphic MMU LUT entry 604 low
@{*/


#define GFXMMU_LUT604L_LVB_SHIFT		16
#define GFXMMU_LUT604L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut604l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT604L_FVB_SHIFT		8
#define GFXMMU_LUT604L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut604l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT604L_EN Enable **/
#define GFXMMU_LUT604L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut604h LUT604H Graphic MMU LUT entry 604 high
@{*/


#define GFXMMU_LUT604H_LO_SHIFT		4
#define GFXMMU_LUT604H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut604h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut605l LUT605L Graphic MMU LUT entry 605 low
@{*/


#define GFXMMU_LUT605L_LVB_SHIFT		16
#define GFXMMU_LUT605L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut605l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT605L_FVB_SHIFT		8
#define GFXMMU_LUT605L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut605l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT605L_EN Enable **/
#define GFXMMU_LUT605L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut605h LUT605H Graphic MMU LUT entry 605 high
@{*/


#define GFXMMU_LUT605H_LO_SHIFT		4
#define GFXMMU_LUT605H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut605h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut606l LUT606L Graphic MMU LUT entry 606 low
@{*/


#define GFXMMU_LUT606L_LVB_SHIFT		16
#define GFXMMU_LUT606L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut606l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT606L_FVB_SHIFT		8
#define GFXMMU_LUT606L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut606l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT606L_EN Enable **/
#define GFXMMU_LUT606L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut606h LUT606H Graphic MMU LUT entry 606 high
@{*/


#define GFXMMU_LUT606H_LO_SHIFT		4
#define GFXMMU_LUT606H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut606h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut607l LUT607L Graphic MMU LUT entry 607 low
@{*/


#define GFXMMU_LUT607L_LVB_SHIFT		16
#define GFXMMU_LUT607L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut607l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT607L_FVB_SHIFT		8
#define GFXMMU_LUT607L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut607l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT607L_EN Enable **/
#define GFXMMU_LUT607L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut607h LUT607H Graphic MMU LUT entry 607 high
@{*/


#define GFXMMU_LUT607H_LO_SHIFT		4
#define GFXMMU_LUT607H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut607h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut608l LUT608L Graphic MMU LUT entry 608 low
@{*/


#define GFXMMU_LUT608L_LVB_SHIFT		16
#define GFXMMU_LUT608L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut608l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT608L_FVB_SHIFT		8
#define GFXMMU_LUT608L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut608l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT608L_EN Enable **/
#define GFXMMU_LUT608L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut608h LUT608H Graphic MMU LUT entry 608 high
@{*/


#define GFXMMU_LUT608H_LO_SHIFT		4
#define GFXMMU_LUT608H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut608h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut609l LUT609L Graphic MMU LUT entry 609 low
@{*/


#define GFXMMU_LUT609L_LVB_SHIFT		16
#define GFXMMU_LUT609L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut609l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT609L_FVB_SHIFT		8
#define GFXMMU_LUT609L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut609l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT609L_EN Enable **/
#define GFXMMU_LUT609L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut609h LUT609H Graphic MMU LUT entry 609 high
@{*/


#define GFXMMU_LUT609H_LO_SHIFT		4
#define GFXMMU_LUT609H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut609h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut610l LUT610L Graphic MMU LUT entry 610 low
@{*/


#define GFXMMU_LUT610L_LVB_SHIFT		16
#define GFXMMU_LUT610L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut610l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT610L_FVB_SHIFT		8
#define GFXMMU_LUT610L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut610l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT610L_EN Enable **/
#define GFXMMU_LUT610L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut610h LUT610H Graphic MMU LUT entry 610 high
@{*/


#define GFXMMU_LUT610H_LO_SHIFT		4
#define GFXMMU_LUT610H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut610h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut611l LUT611L Graphic MMU LUT entry 611 low
@{*/


#define GFXMMU_LUT611L_LVB_SHIFT		16
#define GFXMMU_LUT611L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut611l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT611L_FVB_SHIFT		8
#define GFXMMU_LUT611L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut611l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT611L_EN Enable **/
#define GFXMMU_LUT611L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut611h LUT611H Graphic MMU LUT entry 611 high
@{*/


#define GFXMMU_LUT611H_LO_SHIFT		4
#define GFXMMU_LUT611H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut611h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut612l LUT612L Graphic MMU LUT entry 612 low
@{*/


#define GFXMMU_LUT612L_LVB_SHIFT		16
#define GFXMMU_LUT612L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut612l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT612L_FVB_SHIFT		8
#define GFXMMU_LUT612L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut612l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT612L_EN Enable **/
#define GFXMMU_LUT612L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut612h LUT612H Graphic MMU LUT entry 612 high
@{*/


#define GFXMMU_LUT612H_LO_SHIFT		4
#define GFXMMU_LUT612H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut612h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut613l LUT613L Graphic MMU LUT entry 613 low
@{*/


#define GFXMMU_LUT613L_LVB_SHIFT		16
#define GFXMMU_LUT613L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut613l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT613L_FVB_SHIFT		8
#define GFXMMU_LUT613L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut613l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT613L_EN Enable **/
#define GFXMMU_LUT613L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut613h LUT613H Graphic MMU LUT entry 613 high
@{*/


#define GFXMMU_LUT613H_LO_SHIFT		4
#define GFXMMU_LUT613H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut613h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut614l LUT614L Graphic MMU LUT entry 614 low
@{*/


#define GFXMMU_LUT614L_LVB_SHIFT		16
#define GFXMMU_LUT614L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut614l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT614L_FVB_SHIFT		8
#define GFXMMU_LUT614L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut614l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT614L_EN Enable **/
#define GFXMMU_LUT614L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut614h LUT614H Graphic MMU LUT entry 614 high
@{*/


#define GFXMMU_LUT614H_LO_SHIFT		4
#define GFXMMU_LUT614H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut614h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut615l LUT615L Graphic MMU LUT entry 615 low
@{*/


#define GFXMMU_LUT615L_LVB_SHIFT		16
#define GFXMMU_LUT615L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut615l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT615L_FVB_SHIFT		8
#define GFXMMU_LUT615L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut615l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT615L_EN Enable **/
#define GFXMMU_LUT615L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut615h LUT615H Graphic MMU LUT entry 615 high
@{*/


#define GFXMMU_LUT615H_LO_SHIFT		4
#define GFXMMU_LUT615H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut615h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut616l LUT616L Graphic MMU LUT entry 616 low
@{*/


#define GFXMMU_LUT616L_LVB_SHIFT		16
#define GFXMMU_LUT616L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut616l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT616L_FVB_SHIFT		8
#define GFXMMU_LUT616L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut616l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT616L_EN Enable **/
#define GFXMMU_LUT616L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut616h LUT616H Graphic MMU LUT entry 616 high
@{*/


#define GFXMMU_LUT616H_LO_SHIFT		4
#define GFXMMU_LUT616H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut616h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut617l LUT617L Graphic MMU LUT entry 617 low
@{*/


#define GFXMMU_LUT617L_LVB_SHIFT		16
#define GFXMMU_LUT617L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut617l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT617L_FVB_SHIFT		8
#define GFXMMU_LUT617L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut617l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT617L_EN Enable **/
#define GFXMMU_LUT617L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut617h LUT617H Graphic MMU LUT entry 617 high
@{*/


#define GFXMMU_LUT617H_LO_SHIFT		4
#define GFXMMU_LUT617H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut617h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut618l LUT618L Graphic MMU LUT entry 618 low
@{*/


#define GFXMMU_LUT618L_LVB_SHIFT		16
#define GFXMMU_LUT618L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut618l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT618L_FVB_SHIFT		8
#define GFXMMU_LUT618L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut618l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT618L_EN Enable **/
#define GFXMMU_LUT618L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut618h LUT618H Graphic MMU LUT entry 618 high
@{*/


#define GFXMMU_LUT618H_LO_SHIFT		4
#define GFXMMU_LUT618H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut618h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut619l LUT619L Graphic MMU LUT entry 619 low
@{*/


#define GFXMMU_LUT619L_LVB_SHIFT		16
#define GFXMMU_LUT619L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut619l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT619L_FVB_SHIFT		8
#define GFXMMU_LUT619L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut619l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT619L_EN Enable **/
#define GFXMMU_LUT619L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut619h LUT619H Graphic MMU LUT entry 619 high
@{*/


#define GFXMMU_LUT619H_LO_SHIFT		4
#define GFXMMU_LUT619H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut619h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut620l LUT620L Graphic MMU LUT entry 620 low
@{*/


#define GFXMMU_LUT620L_LVB_SHIFT		16
#define GFXMMU_LUT620L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut620l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT620L_FVB_SHIFT		8
#define GFXMMU_LUT620L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut620l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT620L_EN Enable **/
#define GFXMMU_LUT620L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut620h LUT620H Graphic MMU LUT entry 620 high
@{*/


#define GFXMMU_LUT620H_LO_SHIFT		4
#define GFXMMU_LUT620H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut620h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut621l LUT621L Graphic MMU LUT entry 621 low
@{*/


#define GFXMMU_LUT621L_LVB_SHIFT		16
#define GFXMMU_LUT621L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut621l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT621L_FVB_SHIFT		8
#define GFXMMU_LUT621L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut621l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT621L_EN Enable **/
#define GFXMMU_LUT621L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut621h LUT621H Graphic MMU LUT entry 621 high
@{*/


#define GFXMMU_LUT621H_LO_SHIFT		4
#define GFXMMU_LUT621H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut621h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut622l LUT622L Graphic MMU LUT entry 622 low
@{*/


#define GFXMMU_LUT622L_LVB_SHIFT		16
#define GFXMMU_LUT622L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut622l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT622L_FVB_SHIFT		8
#define GFXMMU_LUT622L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut622l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT622L_EN Enable **/
#define GFXMMU_LUT622L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut622h LUT622H Graphic MMU LUT entry 622 high
@{*/


#define GFXMMU_LUT622H_LO_SHIFT		4
#define GFXMMU_LUT622H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut622h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut623l LUT623L Graphic MMU LUT entry 623 low
@{*/


#define GFXMMU_LUT623L_LVB_SHIFT		16
#define GFXMMU_LUT623L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut623l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT623L_FVB_SHIFT		8
#define GFXMMU_LUT623L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut623l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT623L_EN Enable **/
#define GFXMMU_LUT623L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut623h LUT623H Graphic MMU LUT entry 623 high
@{*/


#define GFXMMU_LUT623H_LO_SHIFT		4
#define GFXMMU_LUT623H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut623h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut624l LUT624L Graphic MMU LUT entry 624 low
@{*/


#define GFXMMU_LUT624L_LVB_SHIFT		16
#define GFXMMU_LUT624L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut624l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT624L_FVB_SHIFT		8
#define GFXMMU_LUT624L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut624l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT624L_EN Enable **/
#define GFXMMU_LUT624L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut624h LUT624H Graphic MMU LUT entry 624 high
@{*/


#define GFXMMU_LUT624H_LO_SHIFT		4
#define GFXMMU_LUT624H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut624h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut625l LUT625L Graphic MMU LUT entry 625 low
@{*/


#define GFXMMU_LUT625L_LVB_SHIFT		16
#define GFXMMU_LUT625L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut625l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT625L_FVB_SHIFT		8
#define GFXMMU_LUT625L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut625l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT625L_EN Enable **/
#define GFXMMU_LUT625L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut625h LUT625H Graphic MMU LUT entry 625 high
@{*/


#define GFXMMU_LUT625H_LO_SHIFT		4
#define GFXMMU_LUT625H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut625h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut626l LUT626L Graphic MMU LUT entry 626 low
@{*/


#define GFXMMU_LUT626L_LVB_SHIFT		16
#define GFXMMU_LUT626L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut626l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT626L_FVB_SHIFT		8
#define GFXMMU_LUT626L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut626l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT626L_EN Enable **/
#define GFXMMU_LUT626L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut626h LUT626H Graphic MMU LUT entry 626 high
@{*/


#define GFXMMU_LUT626H_LO_SHIFT		4
#define GFXMMU_LUT626H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut626h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut627l LUT627L Graphic MMU LUT entry 627 low
@{*/


#define GFXMMU_LUT627L_LVB_SHIFT		16
#define GFXMMU_LUT627L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut627l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT627L_FVB_SHIFT		8
#define GFXMMU_LUT627L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut627l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT627L_EN Enable **/
#define GFXMMU_LUT627L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut627h LUT627H Graphic MMU LUT entry 627 high
@{*/


#define GFXMMU_LUT627H_LO_SHIFT		4
#define GFXMMU_LUT627H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut627h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut628l LUT628L Graphic MMU LUT entry 628 low
@{*/


#define GFXMMU_LUT628L_LVB_SHIFT		16
#define GFXMMU_LUT628L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut628l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT628L_FVB_SHIFT		8
#define GFXMMU_LUT628L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut628l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT628L_EN Enable **/
#define GFXMMU_LUT628L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut628h LUT628H Graphic MMU LUT entry 628 high
@{*/


#define GFXMMU_LUT628H_LO_SHIFT		4
#define GFXMMU_LUT628H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut628h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut629l LUT629L Graphic MMU LUT entry 629 low
@{*/


#define GFXMMU_LUT629L_LVB_SHIFT		16
#define GFXMMU_LUT629L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut629l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT629L_FVB_SHIFT		8
#define GFXMMU_LUT629L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut629l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT629L_EN Enable **/
#define GFXMMU_LUT629L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut629h LUT629H Graphic MMU LUT entry 629 high
@{*/


#define GFXMMU_LUT629H_LO_SHIFT		4
#define GFXMMU_LUT629H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut629h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut630l LUT630L Graphic MMU LUT entry 630 low
@{*/


#define GFXMMU_LUT630L_LVB_SHIFT		16
#define GFXMMU_LUT630L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut630l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT630L_FVB_SHIFT		8
#define GFXMMU_LUT630L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut630l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT630L_EN Enable **/
#define GFXMMU_LUT630L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut630h LUT630H Graphic MMU LUT entry 630 high
@{*/


#define GFXMMU_LUT630H_LO_SHIFT		4
#define GFXMMU_LUT630H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut630h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut631l LUT631L Graphic MMU LUT entry 631 low
@{*/


#define GFXMMU_LUT631L_LVB_SHIFT		16
#define GFXMMU_LUT631L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut631l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT631L_FVB_SHIFT		8
#define GFXMMU_LUT631L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut631l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT631L_EN Enable **/
#define GFXMMU_LUT631L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut631h LUT631H Graphic MMU LUT entry 631 high
@{*/


#define GFXMMU_LUT631H_LO_SHIFT		4
#define GFXMMU_LUT631H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut631h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut632l LUT632L Graphic MMU LUT entry 632 low
@{*/


#define GFXMMU_LUT632L_LVB_SHIFT		16
#define GFXMMU_LUT632L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut632l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT632L_FVB_SHIFT		8
#define GFXMMU_LUT632L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut632l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT632L_EN Enable **/
#define GFXMMU_LUT632L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut632h LUT632H Graphic MMU LUT entry 632 high
@{*/


#define GFXMMU_LUT632H_LO_SHIFT		4
#define GFXMMU_LUT632H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut632h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut633l LUT633L Graphic MMU LUT entry 633 low
@{*/


#define GFXMMU_LUT633L_LVB_SHIFT		16
#define GFXMMU_LUT633L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut633l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT633L_FVB_SHIFT		8
#define GFXMMU_LUT633L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut633l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT633L_EN Enable **/
#define GFXMMU_LUT633L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut633h LUT633H Graphic MMU LUT entry 633 high
@{*/


#define GFXMMU_LUT633H_LO_SHIFT		4
#define GFXMMU_LUT633H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut633h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut634l LUT634L Graphic MMU LUT entry 634 low
@{*/


#define GFXMMU_LUT634L_LVB_SHIFT		16
#define GFXMMU_LUT634L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut634l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT634L_FVB_SHIFT		8
#define GFXMMU_LUT634L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut634l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT634L_EN Enable **/
#define GFXMMU_LUT634L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut634h LUT634H Graphic MMU LUT entry 634 high
@{*/


#define GFXMMU_LUT634H_LO_SHIFT		4
#define GFXMMU_LUT634H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut634h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut635l LUT635L Graphic MMU LUT entry 635 low
@{*/


#define GFXMMU_LUT635L_LVB_SHIFT		16
#define GFXMMU_LUT635L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut635l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT635L_FVB_SHIFT		8
#define GFXMMU_LUT635L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut635l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT635L_EN Enable **/
#define GFXMMU_LUT635L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut635h LUT635H Graphic MMU LUT entry 635 high
@{*/


#define GFXMMU_LUT635H_LO_SHIFT		4
#define GFXMMU_LUT635H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut635h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut636l LUT636L Graphic MMU LUT entry 636 low
@{*/


#define GFXMMU_LUT636L_LVB_SHIFT		16
#define GFXMMU_LUT636L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut636l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT636L_FVB_SHIFT		8
#define GFXMMU_LUT636L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut636l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT636L_EN Enable **/
#define GFXMMU_LUT636L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut636h LUT636H Graphic MMU LUT entry 636 high
@{*/


#define GFXMMU_LUT636H_LO_SHIFT		4
#define GFXMMU_LUT636H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut636h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut637l LUT637L Graphic MMU LUT entry 637 low
@{*/


#define GFXMMU_LUT637L_LVB_SHIFT		16
#define GFXMMU_LUT637L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut637l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT637L_FVB_SHIFT		8
#define GFXMMU_LUT637L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut637l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT637L_EN Enable **/
#define GFXMMU_LUT637L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut637h LUT637H Graphic MMU LUT entry 637 high
@{*/


#define GFXMMU_LUT637H_LO_SHIFT		4
#define GFXMMU_LUT637H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut637h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut638l LUT638L Graphic MMU LUT entry 638 low
@{*/


#define GFXMMU_LUT638L_LVB_SHIFT		16
#define GFXMMU_LUT638L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut638l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT638L_FVB_SHIFT		8
#define GFXMMU_LUT638L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut638l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT638L_EN Enable **/
#define GFXMMU_LUT638L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut638h LUT638H Graphic MMU LUT entry 638 high
@{*/


#define GFXMMU_LUT638H_LO_SHIFT		4
#define GFXMMU_LUT638H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut638h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut639l LUT639L Graphic MMU LUT entry 639 low
@{*/


#define GFXMMU_LUT639L_LVB_SHIFT		16
#define GFXMMU_LUT639L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut639l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT639L_FVB_SHIFT		8
#define GFXMMU_LUT639L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut639l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT639L_EN Enable **/
#define GFXMMU_LUT639L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut639h LUT639H Graphic MMU LUT entry 639 high
@{*/


#define GFXMMU_LUT639H_LO_SHIFT		4
#define GFXMMU_LUT639H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut639h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut640l LUT640L Graphic MMU LUT entry 640 low
@{*/


#define GFXMMU_LUT640L_LVB_SHIFT		16
#define GFXMMU_LUT640L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut640l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT640L_FVB_SHIFT		8
#define GFXMMU_LUT640L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut640l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT640L_EN Enable **/
#define GFXMMU_LUT640L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut640h LUT640H Graphic MMU LUT entry 640 high
@{*/


#define GFXMMU_LUT640H_LO_SHIFT		4
#define GFXMMU_LUT640H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut640h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut641l LUT641L Graphic MMU LUT entry 641 low
@{*/


#define GFXMMU_LUT641L_LVB_SHIFT		16
#define GFXMMU_LUT641L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut641l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT641L_FVB_SHIFT		8
#define GFXMMU_LUT641L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut641l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT641L_EN Enable **/
#define GFXMMU_LUT641L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut641h LUT641H Graphic MMU LUT entry 641 high
@{*/


#define GFXMMU_LUT641H_LO_SHIFT		4
#define GFXMMU_LUT641H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut641h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut642l LUT642L Graphic MMU LUT entry 642 low
@{*/


#define GFXMMU_LUT642L_LVB_SHIFT		16
#define GFXMMU_LUT642L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut642l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT642L_FVB_SHIFT		8
#define GFXMMU_LUT642L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut642l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT642L_EN Enable **/
#define GFXMMU_LUT642L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut642h LUT642H Graphic MMU LUT entry 642 high
@{*/


#define GFXMMU_LUT642H_LO_SHIFT		4
#define GFXMMU_LUT642H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut642h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut643l LUT643L Graphic MMU LUT entry 643 low
@{*/


#define GFXMMU_LUT643L_LVB_SHIFT		16
#define GFXMMU_LUT643L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut643l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT643L_FVB_SHIFT		8
#define GFXMMU_LUT643L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut643l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT643L_EN Enable **/
#define GFXMMU_LUT643L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut643h LUT643H Graphic MMU LUT entry 643 high
@{*/


#define GFXMMU_LUT643H_LO_SHIFT		4
#define GFXMMU_LUT643H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut643h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut644l LUT644L Graphic MMU LUT entry 644 low
@{*/


#define GFXMMU_LUT644L_LVB_SHIFT		16
#define GFXMMU_LUT644L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut644l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT644L_FVB_SHIFT		8
#define GFXMMU_LUT644L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut644l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT644L_EN Enable **/
#define GFXMMU_LUT644L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut644h LUT644H Graphic MMU LUT entry 644 high
@{*/


#define GFXMMU_LUT644H_LO_SHIFT		4
#define GFXMMU_LUT644H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut644h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut645l LUT645L Graphic MMU LUT entry 645 low
@{*/


#define GFXMMU_LUT645L_LVB_SHIFT		16
#define GFXMMU_LUT645L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut645l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT645L_FVB_SHIFT		8
#define GFXMMU_LUT645L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut645l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT645L_EN Enable **/
#define GFXMMU_LUT645L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut645h LUT645H Graphic MMU LUT entry 645 high
@{*/


#define GFXMMU_LUT645H_LO_SHIFT		4
#define GFXMMU_LUT645H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut645h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut646l LUT646L Graphic MMU LUT entry 646 low
@{*/


#define GFXMMU_LUT646L_LVB_SHIFT		16
#define GFXMMU_LUT646L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut646l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT646L_FVB_SHIFT		8
#define GFXMMU_LUT646L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut646l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT646L_EN Enable **/
#define GFXMMU_LUT646L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut646h LUT646H Graphic MMU LUT entry 646 high
@{*/


#define GFXMMU_LUT646H_LO_SHIFT		4
#define GFXMMU_LUT646H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut646h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut647l LUT647L Graphic MMU LUT entry 647 low
@{*/


#define GFXMMU_LUT647L_LVB_SHIFT		16
#define GFXMMU_LUT647L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut647l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT647L_FVB_SHIFT		8
#define GFXMMU_LUT647L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut647l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT647L_EN Enable **/
#define GFXMMU_LUT647L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut647h LUT647H Graphic MMU LUT entry 647 high
@{*/


#define GFXMMU_LUT647H_LO_SHIFT		4
#define GFXMMU_LUT647H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut647h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut648l LUT648L Graphic MMU LUT entry 648 low
@{*/


#define GFXMMU_LUT648L_LVB_SHIFT		16
#define GFXMMU_LUT648L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut648l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT648L_FVB_SHIFT		8
#define GFXMMU_LUT648L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut648l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT648L_EN Enable **/
#define GFXMMU_LUT648L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut648h LUT648H Graphic MMU LUT entry 648 high
@{*/


#define GFXMMU_LUT648H_LO_SHIFT		4
#define GFXMMU_LUT648H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut648h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut649l LUT649L Graphic MMU LUT entry 649 low
@{*/


#define GFXMMU_LUT649L_LVB_SHIFT		16
#define GFXMMU_LUT649L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut649l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT649L_FVB_SHIFT		8
#define GFXMMU_LUT649L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut649l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT649L_EN Enable **/
#define GFXMMU_LUT649L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut649h LUT649H Graphic MMU LUT entry 649 high
@{*/


#define GFXMMU_LUT649H_LO_SHIFT		4
#define GFXMMU_LUT649H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut649h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut650l LUT650L Graphic MMU LUT entry 650 low
@{*/


#define GFXMMU_LUT650L_LVB_SHIFT		16
#define GFXMMU_LUT650L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut650l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT650L_FVB_SHIFT		8
#define GFXMMU_LUT650L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut650l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT650L_EN Enable **/
#define GFXMMU_LUT650L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut650h LUT650H Graphic MMU LUT entry 650 high
@{*/


#define GFXMMU_LUT650H_LO_SHIFT		4
#define GFXMMU_LUT650H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut650h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut651l LUT651L Graphic MMU LUT entry 651 low
@{*/


#define GFXMMU_LUT651L_LVB_SHIFT		16
#define GFXMMU_LUT651L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut651l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT651L_FVB_SHIFT		8
#define GFXMMU_LUT651L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut651l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT651L_EN Enable **/
#define GFXMMU_LUT651L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut651h LUT651H Graphic MMU LUT entry 651 high
@{*/


#define GFXMMU_LUT651H_LO_SHIFT		4
#define GFXMMU_LUT651H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut651h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut652l LUT652L Graphic MMU LUT entry 652 low
@{*/


#define GFXMMU_LUT652L_LVB_SHIFT		16
#define GFXMMU_LUT652L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut652l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT652L_FVB_SHIFT		8
#define GFXMMU_LUT652L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut652l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT652L_EN Enable **/
#define GFXMMU_LUT652L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut652h LUT652H Graphic MMU LUT entry 652 high
@{*/


#define GFXMMU_LUT652H_LO_SHIFT		4
#define GFXMMU_LUT652H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut652h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut653l LUT653L Graphic MMU LUT entry 653 low
@{*/


#define GFXMMU_LUT653L_LVB_SHIFT		16
#define GFXMMU_LUT653L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut653l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT653L_FVB_SHIFT		8
#define GFXMMU_LUT653L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut653l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT653L_EN Enable **/
#define GFXMMU_LUT653L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut653h LUT653H Graphic MMU LUT entry 653 high
@{*/


#define GFXMMU_LUT653H_LO_SHIFT		4
#define GFXMMU_LUT653H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut653h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut654l LUT654L Graphic MMU LUT entry 654 low
@{*/


#define GFXMMU_LUT654L_LVB_SHIFT		16
#define GFXMMU_LUT654L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut654l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT654L_FVB_SHIFT		8
#define GFXMMU_LUT654L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut654l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT654L_EN Enable **/
#define GFXMMU_LUT654L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut654h LUT654H Graphic MMU LUT entry 654 high
@{*/


#define GFXMMU_LUT654H_LO_SHIFT		4
#define GFXMMU_LUT654H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut654h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut655l LUT655L Graphic MMU LUT entry 655 low
@{*/


#define GFXMMU_LUT655L_LVB_SHIFT		16
#define GFXMMU_LUT655L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut655l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT655L_FVB_SHIFT		8
#define GFXMMU_LUT655L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut655l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT655L_EN Enable **/
#define GFXMMU_LUT655L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut655h LUT655H Graphic MMU LUT entry 655 high
@{*/


#define GFXMMU_LUT655H_LO_SHIFT		4
#define GFXMMU_LUT655H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut655h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut656l LUT656L Graphic MMU LUT entry 656 low
@{*/


#define GFXMMU_LUT656L_LVB_SHIFT		16
#define GFXMMU_LUT656L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut656l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT656L_FVB_SHIFT		8
#define GFXMMU_LUT656L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut656l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT656L_EN Enable **/
#define GFXMMU_LUT656L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut656h LUT656H Graphic MMU LUT entry 656 high
@{*/


#define GFXMMU_LUT656H_LO_SHIFT		4
#define GFXMMU_LUT656H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut656h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut657l LUT657L Graphic MMU LUT entry 657 low
@{*/


#define GFXMMU_LUT657L_LVB_SHIFT		16
#define GFXMMU_LUT657L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut657l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT657L_FVB_SHIFT		8
#define GFXMMU_LUT657L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut657l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT657L_EN Enable **/
#define GFXMMU_LUT657L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut657h LUT657H Graphic MMU LUT entry 657 high
@{*/


#define GFXMMU_LUT657H_LO_SHIFT		4
#define GFXMMU_LUT657H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut657h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut658l LUT658L Graphic MMU LUT entry 658 low
@{*/


#define GFXMMU_LUT658L_LVB_SHIFT		16
#define GFXMMU_LUT658L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut658l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT658L_FVB_SHIFT		8
#define GFXMMU_LUT658L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut658l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT658L_EN Enable **/
#define GFXMMU_LUT658L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut658h LUT658H Graphic MMU LUT entry 658 high
@{*/


#define GFXMMU_LUT658H_LO_SHIFT		4
#define GFXMMU_LUT658H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut658h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut659l LUT659L Graphic MMU LUT entry 659 low
@{*/


#define GFXMMU_LUT659L_LVB_SHIFT		16
#define GFXMMU_LUT659L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut659l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT659L_FVB_SHIFT		8
#define GFXMMU_LUT659L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut659l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT659L_EN Enable **/
#define GFXMMU_LUT659L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut659h LUT659H Graphic MMU LUT entry 659 high
@{*/


#define GFXMMU_LUT659H_LO_SHIFT		4
#define GFXMMU_LUT659H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut659h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut660l LUT660L Graphic MMU LUT entry 660 low
@{*/


#define GFXMMU_LUT660L_LVB_SHIFT		16
#define GFXMMU_LUT660L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut660l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT660L_FVB_SHIFT		8
#define GFXMMU_LUT660L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut660l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT660L_EN Enable **/
#define GFXMMU_LUT660L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut660h LUT660H Graphic MMU LUT entry 660 high
@{*/


#define GFXMMU_LUT660H_LO_SHIFT		4
#define GFXMMU_LUT660H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut660h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut661l LUT661L Graphic MMU LUT entry 661 low
@{*/


#define GFXMMU_LUT661L_LVB_SHIFT		16
#define GFXMMU_LUT661L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut661l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT661L_FVB_SHIFT		8
#define GFXMMU_LUT661L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut661l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT661L_EN Enable **/
#define GFXMMU_LUT661L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut661h LUT661H Graphic MMU LUT entry 661 high
@{*/


#define GFXMMU_LUT661H_LO_SHIFT		4
#define GFXMMU_LUT661H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut661h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut662l LUT662L Graphic MMU LUT entry 662 low
@{*/


#define GFXMMU_LUT662L_LVB_SHIFT		16
#define GFXMMU_LUT662L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut662l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT662L_FVB_SHIFT		8
#define GFXMMU_LUT662L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut662l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT662L_EN Enable **/
#define GFXMMU_LUT662L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut662h LUT662H Graphic MMU LUT entry 662 high
@{*/


#define GFXMMU_LUT662H_LO_SHIFT		4
#define GFXMMU_LUT662H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut662h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut663l LUT663L Graphic MMU LUT entry 663 low
@{*/


#define GFXMMU_LUT663L_LVB_SHIFT		16
#define GFXMMU_LUT663L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut663l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT663L_FVB_SHIFT		8
#define GFXMMU_LUT663L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut663l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT663L_EN Enable **/
#define GFXMMU_LUT663L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut663h LUT663H Graphic MMU LUT entry 663 high
@{*/


#define GFXMMU_LUT663H_LO_SHIFT		4
#define GFXMMU_LUT663H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut663h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut664l LUT664L Graphic MMU LUT entry 664 low
@{*/


#define GFXMMU_LUT664L_LVB_SHIFT		16
#define GFXMMU_LUT664L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut664l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT664L_FVB_SHIFT		8
#define GFXMMU_LUT664L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut664l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT664L_EN Enable **/
#define GFXMMU_LUT664L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut664h LUT664H Graphic MMU LUT entry 664 high
@{*/


#define GFXMMU_LUT664H_LO_SHIFT		4
#define GFXMMU_LUT664H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut664h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut665l LUT665L Graphic MMU LUT entry 665 low
@{*/


#define GFXMMU_LUT665L_LVB_SHIFT		16
#define GFXMMU_LUT665L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut665l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT665L_FVB_SHIFT		8
#define GFXMMU_LUT665L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut665l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT665L_EN Enable **/
#define GFXMMU_LUT665L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut665h LUT665H Graphic MMU LUT entry 665 high
@{*/


#define GFXMMU_LUT665H_LO_SHIFT		4
#define GFXMMU_LUT665H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut665h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut666l LUT666L Graphic MMU LUT entry 666 low
@{*/


#define GFXMMU_LUT666L_LVB_SHIFT		16
#define GFXMMU_LUT666L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut666l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT666L_FVB_SHIFT		8
#define GFXMMU_LUT666L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut666l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT666L_EN Enable **/
#define GFXMMU_LUT666L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut666h LUT666H Graphic MMU LUT entry 666 high
@{*/


#define GFXMMU_LUT666H_LO_SHIFT		4
#define GFXMMU_LUT666H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut666h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut667l LUT667L Graphic MMU LUT entry 667 low
@{*/


#define GFXMMU_LUT667L_LVB_SHIFT		16
#define GFXMMU_LUT667L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut667l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT667L_FVB_SHIFT		8
#define GFXMMU_LUT667L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut667l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT667L_EN Enable **/
#define GFXMMU_LUT667L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut667h LUT667H Graphic MMU LUT entry 667 high
@{*/


#define GFXMMU_LUT667H_LO_SHIFT		4
#define GFXMMU_LUT667H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut667h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut668l LUT668L Graphic MMU LUT entry 668 low
@{*/


#define GFXMMU_LUT668L_LVB_SHIFT		16
#define GFXMMU_LUT668L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut668l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT668L_FVB_SHIFT		8
#define GFXMMU_LUT668L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut668l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT668L_EN Enable **/
#define GFXMMU_LUT668L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut668h LUT668H Graphic MMU LUT entry 668 high
@{*/


#define GFXMMU_LUT668H_LO_SHIFT		4
#define GFXMMU_LUT668H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut668h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut669l LUT669L Graphic MMU LUT entry 669 low
@{*/


#define GFXMMU_LUT669L_LVB_SHIFT		16
#define GFXMMU_LUT669L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut669l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT669L_FVB_SHIFT		8
#define GFXMMU_LUT669L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut669l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT669L_EN Enable **/
#define GFXMMU_LUT669L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut669h LUT669H Graphic MMU LUT entry 669 high
@{*/


#define GFXMMU_LUT669H_LO_SHIFT		4
#define GFXMMU_LUT669H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut669h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut670l LUT670L Graphic MMU LUT entry 670 low
@{*/


#define GFXMMU_LUT670L_LVB_SHIFT		16
#define GFXMMU_LUT670L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut670l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT670L_FVB_SHIFT		8
#define GFXMMU_LUT670L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut670l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT670L_EN Enable **/
#define GFXMMU_LUT670L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut670h LUT670H Graphic MMU LUT entry 670 high
@{*/


#define GFXMMU_LUT670H_LO_SHIFT		4
#define GFXMMU_LUT670H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut670h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut671l LUT671L Graphic MMU LUT entry 671 low
@{*/


#define GFXMMU_LUT671L_LVB_SHIFT		16
#define GFXMMU_LUT671L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut671l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT671L_FVB_SHIFT		8
#define GFXMMU_LUT671L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut671l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT671L_EN Enable **/
#define GFXMMU_LUT671L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut671h LUT671H Graphic MMU LUT entry 671 high
@{*/


#define GFXMMU_LUT671H_LO_SHIFT		4
#define GFXMMU_LUT671H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut671h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut672l LUT672L Graphic MMU LUT entry 672 low
@{*/


#define GFXMMU_LUT672L_LVB_SHIFT		16
#define GFXMMU_LUT672L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut672l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT672L_FVB_SHIFT		8
#define GFXMMU_LUT672L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut672l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT672L_EN Enable **/
#define GFXMMU_LUT672L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut672h LUT672H Graphic MMU LUT entry 672 high
@{*/


#define GFXMMU_LUT672H_LO_SHIFT		4
#define GFXMMU_LUT672H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut672h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut673l LUT673L Graphic MMU LUT entry 673 low
@{*/


#define GFXMMU_LUT673L_LVB_SHIFT		16
#define GFXMMU_LUT673L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut673l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT673L_FVB_SHIFT		8
#define GFXMMU_LUT673L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut673l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT673L_EN Enable **/
#define GFXMMU_LUT673L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut673h LUT673H Graphic MMU LUT entry 673 high
@{*/


#define GFXMMU_LUT673H_LO_SHIFT		4
#define GFXMMU_LUT673H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut673h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut674l LUT674L Graphic MMU LUT entry 674 low
@{*/


#define GFXMMU_LUT674L_LVB_SHIFT		16
#define GFXMMU_LUT674L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut674l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT674L_FVB_SHIFT		8
#define GFXMMU_LUT674L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut674l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT674L_EN Enable **/
#define GFXMMU_LUT674L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut674h LUT674H Graphic MMU LUT entry 674 high
@{*/


#define GFXMMU_LUT674H_LO_SHIFT		4
#define GFXMMU_LUT674H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut674h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut675l LUT675L Graphic MMU LUT entry 675 low
@{*/


#define GFXMMU_LUT675L_LVB_SHIFT		16
#define GFXMMU_LUT675L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut675l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT675L_FVB_SHIFT		8
#define GFXMMU_LUT675L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut675l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT675L_EN Enable **/
#define GFXMMU_LUT675L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut675h LUT675H Graphic MMU LUT entry 675 high
@{*/


#define GFXMMU_LUT675H_LO_SHIFT		4
#define GFXMMU_LUT675H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut675h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut676l LUT676L Graphic MMU LUT entry 676 low
@{*/


#define GFXMMU_LUT676L_LVB_SHIFT		16
#define GFXMMU_LUT676L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut676l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT676L_FVB_SHIFT		8
#define GFXMMU_LUT676L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut676l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT676L_EN Enable **/
#define GFXMMU_LUT676L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut676h LUT676H Graphic MMU LUT entry 676 high
@{*/


#define GFXMMU_LUT676H_LO_SHIFT		4
#define GFXMMU_LUT676H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut676h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut677l LUT677L Graphic MMU LUT entry 677 low
@{*/


#define GFXMMU_LUT677L_LVB_SHIFT		16
#define GFXMMU_LUT677L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut677l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT677L_FVB_SHIFT		8
#define GFXMMU_LUT677L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut677l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT677L_EN Enable **/
#define GFXMMU_LUT677L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut677h LUT677H Graphic MMU LUT entry 677 high
@{*/


#define GFXMMU_LUT677H_LO_SHIFT		4
#define GFXMMU_LUT677H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut677h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut678l LUT678L Graphic MMU LUT entry 678 low
@{*/


#define GFXMMU_LUT678L_LVB_SHIFT		16
#define GFXMMU_LUT678L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut678l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT678L_FVB_SHIFT		8
#define GFXMMU_LUT678L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut678l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT678L_EN Enable **/
#define GFXMMU_LUT678L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut678h LUT678H Graphic MMU LUT entry 678 high
@{*/


#define GFXMMU_LUT678H_LO_SHIFT		4
#define GFXMMU_LUT678H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut678h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut679l LUT679L Graphic MMU LUT entry 679 low
@{*/


#define GFXMMU_LUT679L_LVB_SHIFT		16
#define GFXMMU_LUT679L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut679l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT679L_FVB_SHIFT		8
#define GFXMMU_LUT679L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut679l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT679L_EN Enable **/
#define GFXMMU_LUT679L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut679h LUT679H Graphic MMU LUT entry 679 high
@{*/


#define GFXMMU_LUT679H_LO_SHIFT		4
#define GFXMMU_LUT679H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut679h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut680l LUT680L Graphic MMU LUT entry 680 low
@{*/


#define GFXMMU_LUT680L_LVB_SHIFT		16
#define GFXMMU_LUT680L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut680l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT680L_FVB_SHIFT		8
#define GFXMMU_LUT680L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut680l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT680L_EN Enable **/
#define GFXMMU_LUT680L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut680h LUT680H Graphic MMU LUT entry 680 high
@{*/


#define GFXMMU_LUT680H_LO_SHIFT		4
#define GFXMMU_LUT680H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut680h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut681l LUT681L Graphic MMU LUT entry 681 low
@{*/


#define GFXMMU_LUT681L_LVB_SHIFT		16
#define GFXMMU_LUT681L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut681l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT681L_FVB_SHIFT		8
#define GFXMMU_LUT681L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut681l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT681L_EN Enable **/
#define GFXMMU_LUT681L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut681h LUT681H Graphic MMU LUT entry 681 high
@{*/


#define GFXMMU_LUT681H_LO_SHIFT		4
#define GFXMMU_LUT681H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut681h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut682l LUT682L Graphic MMU LUT entry 682 low
@{*/


#define GFXMMU_LUT682L_LVB_SHIFT		16
#define GFXMMU_LUT682L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut682l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT682L_FVB_SHIFT		8
#define GFXMMU_LUT682L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut682l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT682L_EN Enable **/
#define GFXMMU_LUT682L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut682h LUT682H Graphic MMU LUT entry 682 high
@{*/


#define GFXMMU_LUT682H_LO_SHIFT		4
#define GFXMMU_LUT682H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut682h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut683l LUT683L Graphic MMU LUT entry 683 low
@{*/


#define GFXMMU_LUT683L_LVB_SHIFT		16
#define GFXMMU_LUT683L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut683l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT683L_FVB_SHIFT		8
#define GFXMMU_LUT683L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut683l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT683L_EN Enable **/
#define GFXMMU_LUT683L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut683h LUT683H Graphic MMU LUT entry 683 high
@{*/


#define GFXMMU_LUT683H_LO_SHIFT		4
#define GFXMMU_LUT683H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut683h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut684l LUT684L Graphic MMU LUT entry 684 low
@{*/


#define GFXMMU_LUT684L_LVB_SHIFT		16
#define GFXMMU_LUT684L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut684l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT684L_FVB_SHIFT		8
#define GFXMMU_LUT684L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut684l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT684L_EN Enable **/
#define GFXMMU_LUT684L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut684h LUT684H Graphic MMU LUT entry 684 high
@{*/


#define GFXMMU_LUT684H_LO_SHIFT		4
#define GFXMMU_LUT684H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut684h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut685l LUT685L Graphic MMU LUT entry 685 low
@{*/


#define GFXMMU_LUT685L_LVB_SHIFT		16
#define GFXMMU_LUT685L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut685l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT685L_FVB_SHIFT		8
#define GFXMMU_LUT685L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut685l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT685L_EN Enable **/
#define GFXMMU_LUT685L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut685h LUT685H Graphic MMU LUT entry 685 high
@{*/


#define GFXMMU_LUT685H_LO_SHIFT		4
#define GFXMMU_LUT685H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut685h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut686l LUT686L Graphic MMU LUT entry 686 low
@{*/


#define GFXMMU_LUT686L_LVB_SHIFT		16
#define GFXMMU_LUT686L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut686l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT686L_FVB_SHIFT		8
#define GFXMMU_LUT686L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut686l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT686L_EN Enable **/
#define GFXMMU_LUT686L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut686h LUT686H Graphic MMU LUT entry 686 high
@{*/


#define GFXMMU_LUT686H_LO_SHIFT		4
#define GFXMMU_LUT686H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut686h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut687l LUT687L Graphic MMU LUT entry 687 low
@{*/


#define GFXMMU_LUT687L_LVB_SHIFT		16
#define GFXMMU_LUT687L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut687l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT687L_FVB_SHIFT		8
#define GFXMMU_LUT687L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut687l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT687L_EN Enable **/
#define GFXMMU_LUT687L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut687h LUT687H Graphic MMU LUT entry 687 high
@{*/


#define GFXMMU_LUT687H_LO_SHIFT		4
#define GFXMMU_LUT687H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut687h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut688l LUT688L Graphic MMU LUT entry 688 low
@{*/


#define GFXMMU_LUT688L_LVB_SHIFT		16
#define GFXMMU_LUT688L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut688l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT688L_FVB_SHIFT		8
#define GFXMMU_LUT688L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut688l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT688L_EN Enable **/
#define GFXMMU_LUT688L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut688h LUT688H Graphic MMU LUT entry 688 high
@{*/


#define GFXMMU_LUT688H_LO_SHIFT		4
#define GFXMMU_LUT688H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut688h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut689l LUT689L Graphic MMU LUT entry 689 low
@{*/


#define GFXMMU_LUT689L_LVB_SHIFT		16
#define GFXMMU_LUT689L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut689l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT689L_FVB_SHIFT		8
#define GFXMMU_LUT689L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut689l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT689L_EN Enable **/
#define GFXMMU_LUT689L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut689h LUT689H Graphic MMU LUT entry 689 high
@{*/


#define GFXMMU_LUT689H_LO_SHIFT		4
#define GFXMMU_LUT689H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut689h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut690l LUT690L Graphic MMU LUT entry 690 low
@{*/


#define GFXMMU_LUT690L_LVB_SHIFT		16
#define GFXMMU_LUT690L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut690l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT690L_FVB_SHIFT		8
#define GFXMMU_LUT690L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut690l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT690L_EN Enable **/
#define GFXMMU_LUT690L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut690h LUT690H Graphic MMU LUT entry 690 high
@{*/


#define GFXMMU_LUT690H_LO_SHIFT		4
#define GFXMMU_LUT690H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut690h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut691l LUT691L Graphic MMU LUT entry 691 low
@{*/


#define GFXMMU_LUT691L_LVB_SHIFT		16
#define GFXMMU_LUT691L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut691l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT691L_FVB_SHIFT		8
#define GFXMMU_LUT691L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut691l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT691L_EN Enable **/
#define GFXMMU_LUT691L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut691h LUT691H Graphic MMU LUT entry 691 high
@{*/


#define GFXMMU_LUT691H_LO_SHIFT		4
#define GFXMMU_LUT691H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut691h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut692l LUT692L Graphic MMU LUT entry 692 low
@{*/


#define GFXMMU_LUT692L_LVB_SHIFT		16
#define GFXMMU_LUT692L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut692l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT692L_FVB_SHIFT		8
#define GFXMMU_LUT692L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut692l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT692L_EN Enable **/
#define GFXMMU_LUT692L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut692h LUT692H Graphic MMU LUT entry 692 high
@{*/


#define GFXMMU_LUT692H_LO_SHIFT		4
#define GFXMMU_LUT692H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut692h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut693l LUT693L Graphic MMU LUT entry 693 low
@{*/


#define GFXMMU_LUT693L_LVB_SHIFT		16
#define GFXMMU_LUT693L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut693l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT693L_FVB_SHIFT		8
#define GFXMMU_LUT693L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut693l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT693L_EN Enable **/
#define GFXMMU_LUT693L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut693h LUT693H Graphic MMU LUT entry 693 high
@{*/


#define GFXMMU_LUT693H_LO_SHIFT		4
#define GFXMMU_LUT693H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut693h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut694l LUT694L Graphic MMU LUT entry 694 low
@{*/


#define GFXMMU_LUT694L_LVB_SHIFT		16
#define GFXMMU_LUT694L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut694l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT694L_FVB_SHIFT		8
#define GFXMMU_LUT694L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut694l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT694L_EN Enable **/
#define GFXMMU_LUT694L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut694h LUT694H Graphic MMU LUT entry 694 high
@{*/


#define GFXMMU_LUT694H_LO_SHIFT		4
#define GFXMMU_LUT694H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut694h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut695l LUT695L Graphic MMU LUT entry 695 low
@{*/


#define GFXMMU_LUT695L_LVB_SHIFT		16
#define GFXMMU_LUT695L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut695l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT695L_FVB_SHIFT		8
#define GFXMMU_LUT695L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut695l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT695L_EN Enable **/
#define GFXMMU_LUT695L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut695h LUT695H Graphic MMU LUT entry 695 high
@{*/


#define GFXMMU_LUT695H_LO_SHIFT		4
#define GFXMMU_LUT695H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut695h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut696l LUT696L Graphic MMU LUT entry 696 low
@{*/


#define GFXMMU_LUT696L_LVB_SHIFT		16
#define GFXMMU_LUT696L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut696l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT696L_FVB_SHIFT		8
#define GFXMMU_LUT696L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut696l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT696L_EN Enable **/
#define GFXMMU_LUT696L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut696h LUT696H Graphic MMU LUT entry 696 high
@{*/


#define GFXMMU_LUT696H_LO_SHIFT		4
#define GFXMMU_LUT696H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut696h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut697l LUT697L Graphic MMU LUT entry 697 low
@{*/


#define GFXMMU_LUT697L_LVB_SHIFT		16
#define GFXMMU_LUT697L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut697l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT697L_FVB_SHIFT		8
#define GFXMMU_LUT697L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut697l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT697L_EN Enable **/
#define GFXMMU_LUT697L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut697h LUT697H Graphic MMU LUT entry 697 high
@{*/


#define GFXMMU_LUT697H_LO_SHIFT		4
#define GFXMMU_LUT697H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut697h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut698l LUT698L Graphic MMU LUT entry 698 low
@{*/


#define GFXMMU_LUT698L_LVB_SHIFT		16
#define GFXMMU_LUT698L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut698l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT698L_FVB_SHIFT		8
#define GFXMMU_LUT698L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut698l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT698L_EN Enable **/
#define GFXMMU_LUT698L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut698h LUT698H Graphic MMU LUT entry 698 high
@{*/


#define GFXMMU_LUT698H_LO_SHIFT		4
#define GFXMMU_LUT698H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut698h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut699l LUT699L Graphic MMU LUT entry 699 low
@{*/


#define GFXMMU_LUT699L_LVB_SHIFT		16
#define GFXMMU_LUT699L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut699l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT699L_FVB_SHIFT		8
#define GFXMMU_LUT699L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut699l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT699L_EN Enable **/
#define GFXMMU_LUT699L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut699h LUT699H Graphic MMU LUT entry 699 high
@{*/


#define GFXMMU_LUT699H_LO_SHIFT		4
#define GFXMMU_LUT699H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut699h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut700l LUT700L Graphic MMU LUT entry 700 low
@{*/


#define GFXMMU_LUT700L_LVB_SHIFT		16
#define GFXMMU_LUT700L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut700l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT700L_FVB_SHIFT		8
#define GFXMMU_LUT700L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut700l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT700L_EN Enable **/
#define GFXMMU_LUT700L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut700h LUT700H Graphic MMU LUT entry 700 high
@{*/


#define GFXMMU_LUT700H_LO_SHIFT		4
#define GFXMMU_LUT700H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut700h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut701l LUT701L Graphic MMU LUT entry 701 low
@{*/


#define GFXMMU_LUT701L_LVB_SHIFT		16
#define GFXMMU_LUT701L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut701l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT701L_FVB_SHIFT		8
#define GFXMMU_LUT701L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut701l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT701L_EN Enable **/
#define GFXMMU_LUT701L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut701h LUT701H Graphic MMU LUT entry 701 high
@{*/


#define GFXMMU_LUT701H_LO_SHIFT		4
#define GFXMMU_LUT701H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut701h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut702l LUT702L Graphic MMU LUT entry 702 low
@{*/


#define GFXMMU_LUT702L_LVB_SHIFT		16
#define GFXMMU_LUT702L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut702l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT702L_FVB_SHIFT		8
#define GFXMMU_LUT702L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut702l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT702L_EN Enable **/
#define GFXMMU_LUT702L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut702h LUT702H Graphic MMU LUT entry 702 high
@{*/


#define GFXMMU_LUT702H_LO_SHIFT		4
#define GFXMMU_LUT702H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut702h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut703l LUT703L Graphic MMU LUT entry 703 low
@{*/


#define GFXMMU_LUT703L_LVB_SHIFT		16
#define GFXMMU_LUT703L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut703l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT703L_FVB_SHIFT		8
#define GFXMMU_LUT703L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut703l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT703L_EN Enable **/
#define GFXMMU_LUT703L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut703h LUT703H Graphic MMU LUT entry 703 high
@{*/


#define GFXMMU_LUT703H_LO_SHIFT		4
#define GFXMMU_LUT703H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut703h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut704l LUT704L Graphic MMU LUT entry 704 low
@{*/


#define GFXMMU_LUT704L_LVB_SHIFT		16
#define GFXMMU_LUT704L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut704l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT704L_FVB_SHIFT		8
#define GFXMMU_LUT704L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut704l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT704L_EN Enable **/
#define GFXMMU_LUT704L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut704h LUT704H Graphic MMU LUT entry 704 high
@{*/


#define GFXMMU_LUT704H_LO_SHIFT		4
#define GFXMMU_LUT704H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut704h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut705l LUT705L Graphic MMU LUT entry 705 low
@{*/


#define GFXMMU_LUT705L_LVB_SHIFT		16
#define GFXMMU_LUT705L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut705l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT705L_FVB_SHIFT		8
#define GFXMMU_LUT705L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut705l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT705L_EN Enable **/
#define GFXMMU_LUT705L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut705h LUT705H Graphic MMU LUT entry 705 high
@{*/


#define GFXMMU_LUT705H_LO_SHIFT		4
#define GFXMMU_LUT705H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut705h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut706l LUT706L Graphic MMU LUT entry 706 low
@{*/


#define GFXMMU_LUT706L_LVB_SHIFT		16
#define GFXMMU_LUT706L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut706l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT706L_FVB_SHIFT		8
#define GFXMMU_LUT706L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut706l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT706L_EN Enable **/
#define GFXMMU_LUT706L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut706h LUT706H Graphic MMU LUT entry 706 high
@{*/


#define GFXMMU_LUT706H_LO_SHIFT		4
#define GFXMMU_LUT706H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut706h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut707l LUT707L Graphic MMU LUT entry 707 low
@{*/


#define GFXMMU_LUT707L_LVB_SHIFT		16
#define GFXMMU_LUT707L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut707l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT707L_FVB_SHIFT		8
#define GFXMMU_LUT707L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut707l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT707L_EN Enable **/
#define GFXMMU_LUT707L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut707h LUT707H Graphic MMU LUT entry 707 high
@{*/


#define GFXMMU_LUT707H_LO_SHIFT		4
#define GFXMMU_LUT707H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut707h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut708l LUT708L Graphic MMU LUT entry 708 low
@{*/


#define GFXMMU_LUT708L_LVB_SHIFT		16
#define GFXMMU_LUT708L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut708l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT708L_FVB_SHIFT		8
#define GFXMMU_LUT708L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut708l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT708L_EN Enable **/
#define GFXMMU_LUT708L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut708h LUT708H Graphic MMU LUT entry 708 high
@{*/


#define GFXMMU_LUT708H_LO_SHIFT		4
#define GFXMMU_LUT708H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut708h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut709l LUT709L Graphic MMU LUT entry 709 low
@{*/


#define GFXMMU_LUT709L_LVB_SHIFT		16
#define GFXMMU_LUT709L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut709l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT709L_FVB_SHIFT		8
#define GFXMMU_LUT709L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut709l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT709L_EN Enable **/
#define GFXMMU_LUT709L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut709h LUT709H Graphic MMU LUT entry 709 high
@{*/


#define GFXMMU_LUT709H_LO_SHIFT		4
#define GFXMMU_LUT709H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut709h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut710l LUT710L Graphic MMU LUT entry 710 low
@{*/


#define GFXMMU_LUT710L_LVB_SHIFT		16
#define GFXMMU_LUT710L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut710l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT710L_FVB_SHIFT		8
#define GFXMMU_LUT710L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut710l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT710L_EN Enable **/
#define GFXMMU_LUT710L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut710h LUT710H Graphic MMU LUT entry 710 high
@{*/


#define GFXMMU_LUT710H_LO_SHIFT		4
#define GFXMMU_LUT710H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut710h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut711l LUT711L Graphic MMU LUT entry 711 low
@{*/


#define GFXMMU_LUT711L_LVB_SHIFT		16
#define GFXMMU_LUT711L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut711l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT711L_FVB_SHIFT		8
#define GFXMMU_LUT711L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut711l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT711L_EN Enable **/
#define GFXMMU_LUT711L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut711h LUT711H Graphic MMU LUT entry 711 high
@{*/


#define GFXMMU_LUT711H_LO_SHIFT		4
#define GFXMMU_LUT711H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut711h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut712l LUT712L Graphic MMU LUT entry 712 low
@{*/


#define GFXMMU_LUT712L_LVB_SHIFT		16
#define GFXMMU_LUT712L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut712l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT712L_FVB_SHIFT		8
#define GFXMMU_LUT712L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut712l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT712L_EN Enable **/
#define GFXMMU_LUT712L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut712h LUT712H Graphic MMU LUT entry 712 high
@{*/


#define GFXMMU_LUT712H_LO_SHIFT		4
#define GFXMMU_LUT712H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut712h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut713l LUT713L Graphic MMU LUT entry 713 low
@{*/


#define GFXMMU_LUT713L_LVB_SHIFT		16
#define GFXMMU_LUT713L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut713l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT713L_FVB_SHIFT		8
#define GFXMMU_LUT713L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut713l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT713L_EN Enable **/
#define GFXMMU_LUT713L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut713h LUT713H Graphic MMU LUT entry 713 high
@{*/


#define GFXMMU_LUT713H_LO_SHIFT		4
#define GFXMMU_LUT713H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut713h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut714l LUT714L Graphic MMU LUT entry 714 low
@{*/


#define GFXMMU_LUT714L_LVB_SHIFT		16
#define GFXMMU_LUT714L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut714l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT714L_FVB_SHIFT		8
#define GFXMMU_LUT714L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut714l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT714L_EN Enable **/
#define GFXMMU_LUT714L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut714h LUT714H Graphic MMU LUT entry 714 high
@{*/


#define GFXMMU_LUT714H_LO_SHIFT		4
#define GFXMMU_LUT714H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut714h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut715l LUT715L Graphic MMU LUT entry 715 low
@{*/


#define GFXMMU_LUT715L_LVB_SHIFT		16
#define GFXMMU_LUT715L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut715l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT715L_FVB_SHIFT		8
#define GFXMMU_LUT715L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut715l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT715L_EN Enable **/
#define GFXMMU_LUT715L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut715h LUT715H Graphic MMU LUT entry 715 high
@{*/


#define GFXMMU_LUT715H_LO_SHIFT		4
#define GFXMMU_LUT715H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut715h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut716l LUT716L Graphic MMU LUT entry 716 low
@{*/


#define GFXMMU_LUT716L_LVB_SHIFT		16
#define GFXMMU_LUT716L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut716l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT716L_FVB_SHIFT		8
#define GFXMMU_LUT716L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut716l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT716L_EN Enable **/
#define GFXMMU_LUT716L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut716h LUT716H Graphic MMU LUT entry 716 high
@{*/


#define GFXMMU_LUT716H_LO_SHIFT		4
#define GFXMMU_LUT716H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut716h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut717l LUT717L Graphic MMU LUT entry 717 low
@{*/


#define GFXMMU_LUT717L_LVB_SHIFT		16
#define GFXMMU_LUT717L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut717l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT717L_FVB_SHIFT		8
#define GFXMMU_LUT717L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut717l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT717L_EN Enable **/
#define GFXMMU_LUT717L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut717h LUT717H Graphic MMU LUT entry 717 high
@{*/


#define GFXMMU_LUT717H_LO_SHIFT		4
#define GFXMMU_LUT717H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut717h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut718l LUT718L Graphic MMU LUT entry 718 low
@{*/


#define GFXMMU_LUT718L_LVB_SHIFT		16
#define GFXMMU_LUT718L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut718l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT718L_FVB_SHIFT		8
#define GFXMMU_LUT718L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut718l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT718L_EN Enable **/
#define GFXMMU_LUT718L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut718h LUT718H Graphic MMU LUT entry 718 high
@{*/


#define GFXMMU_LUT718H_LO_SHIFT		4
#define GFXMMU_LUT718H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut718h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut719l LUT719L Graphic MMU LUT entry 719 low
@{*/


#define GFXMMU_LUT719L_LVB_SHIFT		16
#define GFXMMU_LUT719L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut719l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT719L_FVB_SHIFT		8
#define GFXMMU_LUT719L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut719l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT719L_EN Enable **/
#define GFXMMU_LUT719L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut719h LUT719H Graphic MMU LUT entry 719 high
@{*/


#define GFXMMU_LUT719H_LO_SHIFT		4
#define GFXMMU_LUT719H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut719h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut720l LUT720L Graphic MMU LUT entry 720 low
@{*/


#define GFXMMU_LUT720L_LVB_SHIFT		16
#define GFXMMU_LUT720L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut720l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT720L_FVB_SHIFT		8
#define GFXMMU_LUT720L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut720l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT720L_EN Enable **/
#define GFXMMU_LUT720L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut720h LUT720H Graphic MMU LUT entry 720 high
@{*/


#define GFXMMU_LUT720H_LO_SHIFT		4
#define GFXMMU_LUT720H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut720h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut721l LUT721L Graphic MMU LUT entry 721 low
@{*/


#define GFXMMU_LUT721L_LVB_SHIFT		16
#define GFXMMU_LUT721L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut721l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT721L_FVB_SHIFT		8
#define GFXMMU_LUT721L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut721l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT721L_EN Enable **/
#define GFXMMU_LUT721L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut721h LUT721H Graphic MMU LUT entry 721 high
@{*/


#define GFXMMU_LUT721H_LO_SHIFT		4
#define GFXMMU_LUT721H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut721h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut722l LUT722L Graphic MMU LUT entry 722 low
@{*/


#define GFXMMU_LUT722L_LVB_SHIFT		16
#define GFXMMU_LUT722L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut722l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT722L_FVB_SHIFT		8
#define GFXMMU_LUT722L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut722l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT722L_EN Enable **/
#define GFXMMU_LUT722L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut722h LUT722H Graphic MMU LUT entry 722 high
@{*/


#define GFXMMU_LUT722H_LO_SHIFT		4
#define GFXMMU_LUT722H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut722h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut723l LUT723L Graphic MMU LUT entry 723 low
@{*/


#define GFXMMU_LUT723L_LVB_SHIFT		16
#define GFXMMU_LUT723L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut723l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT723L_FVB_SHIFT		8
#define GFXMMU_LUT723L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut723l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT723L_EN Enable **/
#define GFXMMU_LUT723L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut723h LUT723H Graphic MMU LUT entry 723 high
@{*/


#define GFXMMU_LUT723H_LO_SHIFT		4
#define GFXMMU_LUT723H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut723h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut724l LUT724L Graphic MMU LUT entry 724 low
@{*/


#define GFXMMU_LUT724L_LVB_SHIFT		16
#define GFXMMU_LUT724L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut724l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT724L_FVB_SHIFT		8
#define GFXMMU_LUT724L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut724l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT724L_EN Enable **/
#define GFXMMU_LUT724L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut724h LUT724H Graphic MMU LUT entry 724 high
@{*/


#define GFXMMU_LUT724H_LO_SHIFT		4
#define GFXMMU_LUT724H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut724h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut725l LUT725L Graphic MMU LUT entry 725 low
@{*/


#define GFXMMU_LUT725L_LVB_SHIFT		16
#define GFXMMU_LUT725L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut725l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT725L_FVB_SHIFT		8
#define GFXMMU_LUT725L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut725l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT725L_EN Enable **/
#define GFXMMU_LUT725L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut725h LUT725H Graphic MMU LUT entry 725 high
@{*/


#define GFXMMU_LUT725H_LO_SHIFT		4
#define GFXMMU_LUT725H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut725h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut726l LUT726L Graphic MMU LUT entry 726 low
@{*/


#define GFXMMU_LUT726L_LVB_SHIFT		16
#define GFXMMU_LUT726L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut726l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT726L_FVB_SHIFT		8
#define GFXMMU_LUT726L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut726l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT726L_EN Enable **/
#define GFXMMU_LUT726L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut726h LUT726H Graphic MMU LUT entry 726 high
@{*/


#define GFXMMU_LUT726H_LO_SHIFT		4
#define GFXMMU_LUT726H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut726h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut727l LUT727L Graphic MMU LUT entry 727 low
@{*/


#define GFXMMU_LUT727L_LVB_SHIFT		16
#define GFXMMU_LUT727L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut727l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT727L_FVB_SHIFT		8
#define GFXMMU_LUT727L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut727l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT727L_EN Enable **/
#define GFXMMU_LUT727L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut727h LUT727H Graphic MMU LUT entry 727 high
@{*/


#define GFXMMU_LUT727H_LO_SHIFT		4
#define GFXMMU_LUT727H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut727h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut728l LUT728L Graphic MMU LUT entry 728 low
@{*/


#define GFXMMU_LUT728L_LVB_SHIFT		16
#define GFXMMU_LUT728L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut728l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT728L_FVB_SHIFT		8
#define GFXMMU_LUT728L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut728l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT728L_EN Enable **/
#define GFXMMU_LUT728L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut728h LUT728H Graphic MMU LUT entry 728 high
@{*/


#define GFXMMU_LUT728H_LO_SHIFT		4
#define GFXMMU_LUT728H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut728h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut729l LUT729L Graphic MMU LUT entry 729 low
@{*/


#define GFXMMU_LUT729L_LVB_SHIFT		16
#define GFXMMU_LUT729L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut729l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT729L_FVB_SHIFT		8
#define GFXMMU_LUT729L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut729l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT729L_EN Enable **/
#define GFXMMU_LUT729L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut729h LUT729H Graphic MMU LUT entry 729 high
@{*/


#define GFXMMU_LUT729H_LO_SHIFT		4
#define GFXMMU_LUT729H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut729h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut730l LUT730L Graphic MMU LUT entry 730 low
@{*/


#define GFXMMU_LUT730L_LVB_SHIFT		16
#define GFXMMU_LUT730L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut730l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT730L_FVB_SHIFT		8
#define GFXMMU_LUT730L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut730l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT730L_EN Enable **/
#define GFXMMU_LUT730L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut730h LUT730H Graphic MMU LUT entry 730 high
@{*/


#define GFXMMU_LUT730H_LO_SHIFT		4
#define GFXMMU_LUT730H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut730h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut731l LUT731L Graphic MMU LUT entry 731 low
@{*/


#define GFXMMU_LUT731L_LVB_SHIFT		16
#define GFXMMU_LUT731L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut731l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT731L_FVB_SHIFT		8
#define GFXMMU_LUT731L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut731l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT731L_EN Enable **/
#define GFXMMU_LUT731L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut731h LUT731H Graphic MMU LUT entry 731 high
@{*/


#define GFXMMU_LUT731H_LO_SHIFT		4
#define GFXMMU_LUT731H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut731h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut732l LUT732L Graphic MMU LUT entry 732 low
@{*/


#define GFXMMU_LUT732L_LVB_SHIFT		16
#define GFXMMU_LUT732L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut732l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT732L_FVB_SHIFT		8
#define GFXMMU_LUT732L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut732l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT732L_EN Enable **/
#define GFXMMU_LUT732L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut732h LUT732H Graphic MMU LUT entry 732 high
@{*/


#define GFXMMU_LUT732H_LO_SHIFT		4
#define GFXMMU_LUT732H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut732h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut733l LUT733L Graphic MMU LUT entry 733 low
@{*/


#define GFXMMU_LUT733L_LVB_SHIFT		16
#define GFXMMU_LUT733L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut733l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT733L_FVB_SHIFT		8
#define GFXMMU_LUT733L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut733l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT733L_EN Enable **/
#define GFXMMU_LUT733L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut733h LUT733H Graphic MMU LUT entry 733 high
@{*/


#define GFXMMU_LUT733H_LO_SHIFT		4
#define GFXMMU_LUT733H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut733h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut734l LUT734L Graphic MMU LUT entry 734 low
@{*/


#define GFXMMU_LUT734L_LVB_SHIFT		16
#define GFXMMU_LUT734L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut734l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT734L_FVB_SHIFT		8
#define GFXMMU_LUT734L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut734l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT734L_EN Enable **/
#define GFXMMU_LUT734L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut734h LUT734H Graphic MMU LUT entry 734 high
@{*/


#define GFXMMU_LUT734H_LO_SHIFT		4
#define GFXMMU_LUT734H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut734h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut735l LUT735L Graphic MMU LUT entry 735 low
@{*/


#define GFXMMU_LUT735L_LVB_SHIFT		16
#define GFXMMU_LUT735L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut735l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT735L_FVB_SHIFT		8
#define GFXMMU_LUT735L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut735l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT735L_EN Enable **/
#define GFXMMU_LUT735L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut735h LUT735H Graphic MMU LUT entry 735 high
@{*/


#define GFXMMU_LUT735H_LO_SHIFT		4
#define GFXMMU_LUT735H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut735h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut736l LUT736L Graphic MMU LUT entry 736 low
@{*/


#define GFXMMU_LUT736L_LVB_SHIFT		16
#define GFXMMU_LUT736L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut736l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT736L_FVB_SHIFT		8
#define GFXMMU_LUT736L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut736l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT736L_EN Enable **/
#define GFXMMU_LUT736L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut736h LUT736H Graphic MMU LUT entry 736 high
@{*/


#define GFXMMU_LUT736H_LO_SHIFT		4
#define GFXMMU_LUT736H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut736h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut737l LUT737L Graphic MMU LUT entry 737 low
@{*/


#define GFXMMU_LUT737L_LVB_SHIFT		16
#define GFXMMU_LUT737L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut737l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT737L_FVB_SHIFT		8
#define GFXMMU_LUT737L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut737l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT737L_EN Enable **/
#define GFXMMU_LUT737L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut737h LUT737H Graphic MMU LUT entry 737 high
@{*/


#define GFXMMU_LUT737H_LO_SHIFT		4
#define GFXMMU_LUT737H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut737h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut738l LUT738L Graphic MMU LUT entry 738 low
@{*/


#define GFXMMU_LUT738L_LVB_SHIFT		16
#define GFXMMU_LUT738L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut738l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT738L_FVB_SHIFT		8
#define GFXMMU_LUT738L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut738l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT738L_EN Enable **/
#define GFXMMU_LUT738L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut738h LUT738H Graphic MMU LUT entry 738 high
@{*/


#define GFXMMU_LUT738H_LO_SHIFT		4
#define GFXMMU_LUT738H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut738h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut739l LUT739L Graphic MMU LUT entry 739 low
@{*/


#define GFXMMU_LUT739L_LVB_SHIFT		16
#define GFXMMU_LUT739L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut739l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT739L_FVB_SHIFT		8
#define GFXMMU_LUT739L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut739l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT739L_EN Enable **/
#define GFXMMU_LUT739L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut739h LUT739H Graphic MMU LUT entry 739 high
@{*/


#define GFXMMU_LUT739H_LO_SHIFT		4
#define GFXMMU_LUT739H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut739h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut740l LUT740L Graphic MMU LUT entry 740 low
@{*/


#define GFXMMU_LUT740L_LVB_SHIFT		16
#define GFXMMU_LUT740L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut740l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT740L_FVB_SHIFT		8
#define GFXMMU_LUT740L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut740l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT740L_EN Enable **/
#define GFXMMU_LUT740L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut740h LUT740H Graphic MMU LUT entry 740 high
@{*/


#define GFXMMU_LUT740H_LO_SHIFT		4
#define GFXMMU_LUT740H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut740h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut741l LUT741L Graphic MMU LUT entry 741 low
@{*/


#define GFXMMU_LUT741L_LVB_SHIFT		16
#define GFXMMU_LUT741L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut741l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT741L_FVB_SHIFT		8
#define GFXMMU_LUT741L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut741l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT741L_EN Enable **/
#define GFXMMU_LUT741L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut741h LUT741H Graphic MMU LUT entry 741 high
@{*/


#define GFXMMU_LUT741H_LO_SHIFT		4
#define GFXMMU_LUT741H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut741h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut742l LUT742L Graphic MMU LUT entry 742 low
@{*/


#define GFXMMU_LUT742L_LVB_SHIFT		16
#define GFXMMU_LUT742L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut742l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT742L_FVB_SHIFT		8
#define GFXMMU_LUT742L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut742l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT742L_EN Enable **/
#define GFXMMU_LUT742L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut742h LUT742H Graphic MMU LUT entry 742 high
@{*/


#define GFXMMU_LUT742H_LO_SHIFT		4
#define GFXMMU_LUT742H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut742h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut743l LUT743L Graphic MMU LUT entry 743 low
@{*/


#define GFXMMU_LUT743L_LVB_SHIFT		16
#define GFXMMU_LUT743L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut743l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT743L_FVB_SHIFT		8
#define GFXMMU_LUT743L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut743l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT743L_EN Enable **/
#define GFXMMU_LUT743L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut743h LUT743H Graphic MMU LUT entry 743 high
@{*/


#define GFXMMU_LUT743H_LO_SHIFT		4
#define GFXMMU_LUT743H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut743h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut744l LUT744L Graphic MMU LUT entry 744 low
@{*/


#define GFXMMU_LUT744L_LVB_SHIFT		16
#define GFXMMU_LUT744L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut744l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT744L_FVB_SHIFT		8
#define GFXMMU_LUT744L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut744l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT744L_EN Enable **/
#define GFXMMU_LUT744L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut744h LUT744H Graphic MMU LUT entry 744 high
@{*/


#define GFXMMU_LUT744H_LO_SHIFT		4
#define GFXMMU_LUT744H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut744h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut745l LUT745L Graphic MMU LUT entry 745 low
@{*/


#define GFXMMU_LUT745L_LVB_SHIFT		16
#define GFXMMU_LUT745L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut745l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT745L_FVB_SHIFT		8
#define GFXMMU_LUT745L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut745l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT745L_EN Enable **/
#define GFXMMU_LUT745L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut745h LUT745H Graphic MMU LUT entry 745 high
@{*/


#define GFXMMU_LUT745H_LO_SHIFT		4
#define GFXMMU_LUT745H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut745h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut746l LUT746L Graphic MMU LUT entry 746 low
@{*/


#define GFXMMU_LUT746L_LVB_SHIFT		16
#define GFXMMU_LUT746L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut746l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT746L_FVB_SHIFT		8
#define GFXMMU_LUT746L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut746l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT746L_EN Enable **/
#define GFXMMU_LUT746L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut746h LUT746H Graphic MMU LUT entry 746 high
@{*/


#define GFXMMU_LUT746H_LO_SHIFT		4
#define GFXMMU_LUT746H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut746h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut747l LUT747L Graphic MMU LUT entry 747 low
@{*/


#define GFXMMU_LUT747L_LVB_SHIFT		16
#define GFXMMU_LUT747L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut747l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT747L_FVB_SHIFT		8
#define GFXMMU_LUT747L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut747l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT747L_EN Enable **/
#define GFXMMU_LUT747L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut747h LUT747H Graphic MMU LUT entry 747 high
@{*/


#define GFXMMU_LUT747H_LO_SHIFT		4
#define GFXMMU_LUT747H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut747h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut748l LUT748L Graphic MMU LUT entry 748 low
@{*/


#define GFXMMU_LUT748L_LVB_SHIFT		16
#define GFXMMU_LUT748L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut748l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT748L_FVB_SHIFT		8
#define GFXMMU_LUT748L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut748l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT748L_EN Enable **/
#define GFXMMU_LUT748L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut748h LUT748H Graphic MMU LUT entry 748 high
@{*/


#define GFXMMU_LUT748H_LO_SHIFT		4
#define GFXMMU_LUT748H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut748h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut749l LUT749L Graphic MMU LUT entry 749 low
@{*/


#define GFXMMU_LUT749L_LVB_SHIFT		16
#define GFXMMU_LUT749L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut749l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT749L_FVB_SHIFT		8
#define GFXMMU_LUT749L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut749l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT749L_EN Enable **/
#define GFXMMU_LUT749L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut749h LUT749H Graphic MMU LUT entry 749 high
@{*/


#define GFXMMU_LUT749H_LO_SHIFT		4
#define GFXMMU_LUT749H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut749h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut750l LUT750L Graphic MMU LUT entry 750 low
@{*/


#define GFXMMU_LUT750L_LVB_SHIFT		16
#define GFXMMU_LUT750L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut750l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT750L_FVB_SHIFT		8
#define GFXMMU_LUT750L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut750l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT750L_EN Enable **/
#define GFXMMU_LUT750L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut750h LUT750H Graphic MMU LUT entry 750 high
@{*/


#define GFXMMU_LUT750H_LO_SHIFT		4
#define GFXMMU_LUT750H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut750h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut751l LUT751L Graphic MMU LUT entry 751 low
@{*/


#define GFXMMU_LUT751L_LVB_SHIFT		16
#define GFXMMU_LUT751L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut751l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT751L_FVB_SHIFT		8
#define GFXMMU_LUT751L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut751l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT751L_EN Enable **/
#define GFXMMU_LUT751L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut751h LUT751H Graphic MMU LUT entry 751 high
@{*/


#define GFXMMU_LUT751H_LO_SHIFT		4
#define GFXMMU_LUT751H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut751h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut752l LUT752L Graphic MMU LUT entry 752 low
@{*/


#define GFXMMU_LUT752L_LVB_SHIFT		16
#define GFXMMU_LUT752L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut752l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT752L_FVB_SHIFT		8
#define GFXMMU_LUT752L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut752l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT752L_EN Enable **/
#define GFXMMU_LUT752L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut752h LUT752H Graphic MMU LUT entry 752 high
@{*/


#define GFXMMU_LUT752H_LO_SHIFT		4
#define GFXMMU_LUT752H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut752h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut753l LUT753L Graphic MMU LUT entry 753 low
@{*/


#define GFXMMU_LUT753L_LVB_SHIFT		16
#define GFXMMU_LUT753L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut753l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT753L_FVB_SHIFT		8
#define GFXMMU_LUT753L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut753l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT753L_EN Enable **/
#define GFXMMU_LUT753L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut753h LUT753H Graphic MMU LUT entry 753 high
@{*/


#define GFXMMU_LUT753H_LO_SHIFT		4
#define GFXMMU_LUT753H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut753h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut754l LUT754L Graphic MMU LUT entry 754 low
@{*/


#define GFXMMU_LUT754L_LVB_SHIFT		16
#define GFXMMU_LUT754L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut754l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT754L_FVB_SHIFT		8
#define GFXMMU_LUT754L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut754l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT754L_EN Enable **/
#define GFXMMU_LUT754L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut754h LUT754H Graphic MMU LUT entry 754 high
@{*/


#define GFXMMU_LUT754H_LO_SHIFT		4
#define GFXMMU_LUT754H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut754h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut755l LUT755L Graphic MMU LUT entry 755 low
@{*/


#define GFXMMU_LUT755L_LVB_SHIFT		16
#define GFXMMU_LUT755L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut755l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT755L_FVB_SHIFT		8
#define GFXMMU_LUT755L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut755l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT755L_EN Enable **/
#define GFXMMU_LUT755L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut755h LUT755H Graphic MMU LUT entry 755 high
@{*/


#define GFXMMU_LUT755H_LO_SHIFT		4
#define GFXMMU_LUT755H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut755h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut756l LUT756L Graphic MMU LUT entry 756 low
@{*/


#define GFXMMU_LUT756L_LVB_SHIFT		16
#define GFXMMU_LUT756L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut756l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT756L_FVB_SHIFT		8
#define GFXMMU_LUT756L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut756l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT756L_EN Enable **/
#define GFXMMU_LUT756L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut756h LUT756H Graphic MMU LUT entry 756 high
@{*/


#define GFXMMU_LUT756H_LO_SHIFT		4
#define GFXMMU_LUT756H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut756h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut757l LUT757L Graphic MMU LUT entry 757 low
@{*/


#define GFXMMU_LUT757L_LVB_SHIFT		16
#define GFXMMU_LUT757L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut757l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT757L_FVB_SHIFT		8
#define GFXMMU_LUT757L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut757l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT757L_EN Enable **/
#define GFXMMU_LUT757L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut757h LUT757H Graphic MMU LUT entry 757 high
@{*/


#define GFXMMU_LUT757H_LO_SHIFT		4
#define GFXMMU_LUT757H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut757h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut758l LUT758L Graphic MMU LUT entry 758 low
@{*/


#define GFXMMU_LUT758L_LVB_SHIFT		16
#define GFXMMU_LUT758L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut758l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT758L_FVB_SHIFT		8
#define GFXMMU_LUT758L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut758l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT758L_EN Enable **/
#define GFXMMU_LUT758L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut758h LUT758H Graphic MMU LUT entry 758 high
@{*/


#define GFXMMU_LUT758H_LO_SHIFT		4
#define GFXMMU_LUT758H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut758h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut759l LUT759L Graphic MMU LUT entry 759 low
@{*/


#define GFXMMU_LUT759L_LVB_SHIFT		16
#define GFXMMU_LUT759L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut759l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT759L_FVB_SHIFT		8
#define GFXMMU_LUT759L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut759l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT759L_EN Enable **/
#define GFXMMU_LUT759L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut759h LUT759H Graphic MMU LUT entry 759 high
@{*/


#define GFXMMU_LUT759H_LO_SHIFT		4
#define GFXMMU_LUT759H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut759h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut760l LUT760L Graphic MMU LUT entry 760 low
@{*/


#define GFXMMU_LUT760L_LVB_SHIFT		16
#define GFXMMU_LUT760L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut760l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT760L_FVB_SHIFT		8
#define GFXMMU_LUT760L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut760l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT760L_EN Enable **/
#define GFXMMU_LUT760L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut760h LUT760H Graphic MMU LUT entry 760 high
@{*/


#define GFXMMU_LUT760H_LO_SHIFT		4
#define GFXMMU_LUT760H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut760h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut761l LUT761L Graphic MMU LUT entry 761 low
@{*/


#define GFXMMU_LUT761L_LVB_SHIFT		16
#define GFXMMU_LUT761L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut761l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT761L_FVB_SHIFT		8
#define GFXMMU_LUT761L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut761l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT761L_EN Enable **/
#define GFXMMU_LUT761L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut761h LUT761H Graphic MMU LUT entry 761 high
@{*/


#define GFXMMU_LUT761H_LO_SHIFT		4
#define GFXMMU_LUT761H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut761h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut762l LUT762L Graphic MMU LUT entry 762 low
@{*/


#define GFXMMU_LUT762L_LVB_SHIFT		16
#define GFXMMU_LUT762L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut762l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT762L_FVB_SHIFT		8
#define GFXMMU_LUT762L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut762l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT762L_EN Enable **/
#define GFXMMU_LUT762L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut762h LUT762H Graphic MMU LUT entry 762 high
@{*/


#define GFXMMU_LUT762H_LO_SHIFT		4
#define GFXMMU_LUT762H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut762h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut763l LUT763L Graphic MMU LUT entry 763 low
@{*/


#define GFXMMU_LUT763L_LVB_SHIFT		16
#define GFXMMU_LUT763L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut763l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT763L_FVB_SHIFT		8
#define GFXMMU_LUT763L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut763l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT763L_EN Enable **/
#define GFXMMU_LUT763L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut763h LUT763H Graphic MMU LUT entry 763 high
@{*/


#define GFXMMU_LUT763H_LO_SHIFT		4
#define GFXMMU_LUT763H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut763h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut764l LUT764L Graphic MMU LUT entry 764 low
@{*/


#define GFXMMU_LUT764L_LVB_SHIFT		16
#define GFXMMU_LUT764L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut764l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT764L_FVB_SHIFT		8
#define GFXMMU_LUT764L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut764l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT764L_EN Enable **/
#define GFXMMU_LUT764L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut764h LUT764H Graphic MMU LUT entry 764 high
@{*/


#define GFXMMU_LUT764H_LO_SHIFT		4
#define GFXMMU_LUT764H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut764h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut765l LUT765L Graphic MMU LUT entry 765 low
@{*/


#define GFXMMU_LUT765L_LVB_SHIFT		16
#define GFXMMU_LUT765L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut765l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT765L_FVB_SHIFT		8
#define GFXMMU_LUT765L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut765l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT765L_EN Enable **/
#define GFXMMU_LUT765L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut765h LUT765H Graphic MMU LUT entry 765 high
@{*/


#define GFXMMU_LUT765H_LO_SHIFT		4
#define GFXMMU_LUT765H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut765h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut766l LUT766L Graphic MMU LUT entry 766 low
@{*/


#define GFXMMU_LUT766L_LVB_SHIFT		16
#define GFXMMU_LUT766L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut766l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT766L_FVB_SHIFT		8
#define GFXMMU_LUT766L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut766l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT766L_EN Enable **/
#define GFXMMU_LUT766L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut766h LUT766H Graphic MMU LUT entry 766 high
@{*/


#define GFXMMU_LUT766H_LO_SHIFT		4
#define GFXMMU_LUT766H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut766h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut767l LUT767L Graphic MMU LUT entry 767 low
@{*/


#define GFXMMU_LUT767L_LVB_SHIFT		16
#define GFXMMU_LUT767L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut767l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT767L_FVB_SHIFT		8
#define GFXMMU_LUT767L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut767l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT767L_EN Enable **/
#define GFXMMU_LUT767L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut767h LUT767H Graphic MMU LUT entry 767 high
@{*/


#define GFXMMU_LUT767H_LO_SHIFT		4
#define GFXMMU_LUT767H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut767h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut768l LUT768L Graphic MMU LUT entry 768 low
@{*/


#define GFXMMU_LUT768L_LVB_SHIFT		16
#define GFXMMU_LUT768L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut768l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT768L_FVB_SHIFT		8
#define GFXMMU_LUT768L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut768l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT768L_EN Enable **/
#define GFXMMU_LUT768L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut768h LUT768H Graphic MMU LUT entry 768 high
@{*/


#define GFXMMU_LUT768H_LO_SHIFT		4
#define GFXMMU_LUT768H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut768h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut769l LUT769L Graphic MMU LUT entry 769 low
@{*/


#define GFXMMU_LUT769L_LVB_SHIFT		16
#define GFXMMU_LUT769L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut769l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT769L_FVB_SHIFT		8
#define GFXMMU_LUT769L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut769l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT769L_EN Enable **/
#define GFXMMU_LUT769L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut769h LUT769H Graphic MMU LUT entry 769 high
@{*/


#define GFXMMU_LUT769H_LO_SHIFT		4
#define GFXMMU_LUT769H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut769h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut770l LUT770L Graphic MMU LUT entry 770 low
@{*/


#define GFXMMU_LUT770L_LVB_SHIFT		16
#define GFXMMU_LUT770L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut770l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT770L_FVB_SHIFT		8
#define GFXMMU_LUT770L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut770l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT770L_EN Enable **/
#define GFXMMU_LUT770L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut770h LUT770H Graphic MMU LUT entry 770 high
@{*/


#define GFXMMU_LUT770H_LO_SHIFT		4
#define GFXMMU_LUT770H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut770h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut771l LUT771L Graphic MMU LUT entry 771 low
@{*/


#define GFXMMU_LUT771L_LVB_SHIFT		16
#define GFXMMU_LUT771L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut771l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT771L_FVB_SHIFT		8
#define GFXMMU_LUT771L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut771l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT771L_EN Enable **/
#define GFXMMU_LUT771L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut771h LUT771H Graphic MMU LUT entry 771 high
@{*/


#define GFXMMU_LUT771H_LO_SHIFT		4
#define GFXMMU_LUT771H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut771h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut772l LUT772L Graphic MMU LUT entry 772 low
@{*/


#define GFXMMU_LUT772L_LVB_SHIFT		16
#define GFXMMU_LUT772L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut772l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT772L_FVB_SHIFT		8
#define GFXMMU_LUT772L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut772l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT772L_EN Enable **/
#define GFXMMU_LUT772L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut772h LUT772H Graphic MMU LUT entry 772 high
@{*/


#define GFXMMU_LUT772H_LO_SHIFT		4
#define GFXMMU_LUT772H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut772h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut773l LUT773L Graphic MMU LUT entry 773 low
@{*/


#define GFXMMU_LUT773L_LVB_SHIFT		16
#define GFXMMU_LUT773L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut773l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT773L_FVB_SHIFT		8
#define GFXMMU_LUT773L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut773l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT773L_EN Enable **/
#define GFXMMU_LUT773L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut773h LUT773H Graphic MMU LUT entry 773 high
@{*/


#define GFXMMU_LUT773H_LO_SHIFT		4
#define GFXMMU_LUT773H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut773h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut774l LUT774L Graphic MMU LUT entry 774 low
@{*/


#define GFXMMU_LUT774L_LVB_SHIFT		16
#define GFXMMU_LUT774L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut774l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT774L_FVB_SHIFT		8
#define GFXMMU_LUT774L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut774l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT774L_EN Enable **/
#define GFXMMU_LUT774L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut774h LUT774H Graphic MMU LUT entry 774 high
@{*/


#define GFXMMU_LUT774H_LO_SHIFT		4
#define GFXMMU_LUT774H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut774h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut775l LUT775L Graphic MMU LUT entry 775 low
@{*/


#define GFXMMU_LUT775L_LVB_SHIFT		16
#define GFXMMU_LUT775L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut775l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT775L_FVB_SHIFT		8
#define GFXMMU_LUT775L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut775l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT775L_EN Enable **/
#define GFXMMU_LUT775L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut775h LUT775H Graphic MMU LUT entry 775 high
@{*/


#define GFXMMU_LUT775H_LO_SHIFT		4
#define GFXMMU_LUT775H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut775h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut776l LUT776L Graphic MMU LUT entry 776 low
@{*/


#define GFXMMU_LUT776L_LVB_SHIFT		16
#define GFXMMU_LUT776L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut776l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT776L_FVB_SHIFT		8
#define GFXMMU_LUT776L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut776l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT776L_EN Enable **/
#define GFXMMU_LUT776L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut776h LUT776H Graphic MMU LUT entry 776 high
@{*/


#define GFXMMU_LUT776H_LO_SHIFT		4
#define GFXMMU_LUT776H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut776h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut777l LUT777L Graphic MMU LUT entry 777 low
@{*/


#define GFXMMU_LUT777L_LVB_SHIFT		16
#define GFXMMU_LUT777L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut777l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT777L_FVB_SHIFT		8
#define GFXMMU_LUT777L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut777l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT777L_EN Enable **/
#define GFXMMU_LUT777L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut777h LUT777H Graphic MMU LUT entry 777 high
@{*/


#define GFXMMU_LUT777H_LO_SHIFT		4
#define GFXMMU_LUT777H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut777h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut778l LUT778L Graphic MMU LUT entry 778 low
@{*/


#define GFXMMU_LUT778L_LVB_SHIFT		16
#define GFXMMU_LUT778L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut778l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT778L_FVB_SHIFT		8
#define GFXMMU_LUT778L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut778l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT778L_EN Enable **/
#define GFXMMU_LUT778L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut778h LUT778H Graphic MMU LUT entry 778 high
@{*/


#define GFXMMU_LUT778H_LO_SHIFT		4
#define GFXMMU_LUT778H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut778h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut779l LUT779L Graphic MMU LUT entry 779 low
@{*/


#define GFXMMU_LUT779L_LVB_SHIFT		16
#define GFXMMU_LUT779L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut779l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT779L_FVB_SHIFT		8
#define GFXMMU_LUT779L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut779l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT779L_EN Enable **/
#define GFXMMU_LUT779L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut779h LUT779H Graphic MMU LUT entry 779 high
@{*/


#define GFXMMU_LUT779H_LO_SHIFT		4
#define GFXMMU_LUT779H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut779h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut780l LUT780L Graphic MMU LUT entry 780 low
@{*/


#define GFXMMU_LUT780L_LVB_SHIFT		16
#define GFXMMU_LUT780L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut780l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT780L_FVB_SHIFT		8
#define GFXMMU_LUT780L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut780l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT780L_EN Enable **/
#define GFXMMU_LUT780L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut780h LUT780H Graphic MMU LUT entry 780 high
@{*/


#define GFXMMU_LUT780H_LO_SHIFT		4
#define GFXMMU_LUT780H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut780h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut781l LUT781L Graphic MMU LUT entry 781 low
@{*/


#define GFXMMU_LUT781L_LVB_SHIFT		16
#define GFXMMU_LUT781L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut781l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT781L_FVB_SHIFT		8
#define GFXMMU_LUT781L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut781l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT781L_EN Enable **/
#define GFXMMU_LUT781L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut781h LUT781H Graphic MMU LUT entry 781 high
@{*/


#define GFXMMU_LUT781H_LO_SHIFT		4
#define GFXMMU_LUT781H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut781h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut782l LUT782L Graphic MMU LUT entry 782 low
@{*/


#define GFXMMU_LUT782L_LVB_SHIFT		16
#define GFXMMU_LUT782L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut782l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT782L_FVB_SHIFT		8
#define GFXMMU_LUT782L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut782l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT782L_EN Enable **/
#define GFXMMU_LUT782L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut782h LUT782H Graphic MMU LUT entry 782 high
@{*/


#define GFXMMU_LUT782H_LO_SHIFT		4
#define GFXMMU_LUT782H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut782h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut783l LUT783L Graphic MMU LUT entry 783 low
@{*/


#define GFXMMU_LUT783L_LVB_SHIFT		16
#define GFXMMU_LUT783L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut783l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT783L_FVB_SHIFT		8
#define GFXMMU_LUT783L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut783l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT783L_EN Enable **/
#define GFXMMU_LUT783L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut783h LUT783H Graphic MMU LUT entry 783 high
@{*/


#define GFXMMU_LUT783H_LO_SHIFT		4
#define GFXMMU_LUT783H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut783h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut784l LUT784L Graphic MMU LUT entry 784 low
@{*/


#define GFXMMU_LUT784L_LVB_SHIFT		16
#define GFXMMU_LUT784L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut784l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT784L_FVB_SHIFT		8
#define GFXMMU_LUT784L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut784l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT784L_EN Enable **/
#define GFXMMU_LUT784L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut784h LUT784H Graphic MMU LUT entry 784 high
@{*/


#define GFXMMU_LUT784H_LO_SHIFT		4
#define GFXMMU_LUT784H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut784h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut785l LUT785L Graphic MMU LUT entry 785 low
@{*/


#define GFXMMU_LUT785L_LVB_SHIFT		16
#define GFXMMU_LUT785L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut785l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT785L_FVB_SHIFT		8
#define GFXMMU_LUT785L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut785l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT785L_EN Enable **/
#define GFXMMU_LUT785L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut785h LUT785H Graphic MMU LUT entry 785 high
@{*/


#define GFXMMU_LUT785H_LO_SHIFT		4
#define GFXMMU_LUT785H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut785h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut786l LUT786L Graphic MMU LUT entry 786 low
@{*/


#define GFXMMU_LUT786L_LVB_SHIFT		16
#define GFXMMU_LUT786L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut786l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT786L_FVB_SHIFT		8
#define GFXMMU_LUT786L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut786l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT786L_EN Enable **/
#define GFXMMU_LUT786L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut786h LUT786H Graphic MMU LUT entry 786 high
@{*/


#define GFXMMU_LUT786H_LO_SHIFT		4
#define GFXMMU_LUT786H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut786h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut787l LUT787L Graphic MMU LUT entry 787 low
@{*/


#define GFXMMU_LUT787L_LVB_SHIFT		16
#define GFXMMU_LUT787L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut787l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT787L_FVB_SHIFT		8
#define GFXMMU_LUT787L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut787l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT787L_EN Enable **/
#define GFXMMU_LUT787L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut787h LUT787H Graphic MMU LUT entry 787 high
@{*/


#define GFXMMU_LUT787H_LO_SHIFT		4
#define GFXMMU_LUT787H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut787h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut788l LUT788L Graphic MMU LUT entry 788 low
@{*/


#define GFXMMU_LUT788L_LVB_SHIFT		16
#define GFXMMU_LUT788L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut788l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT788L_FVB_SHIFT		8
#define GFXMMU_LUT788L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut788l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT788L_EN Enable **/
#define GFXMMU_LUT788L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut788h LUT788H Graphic MMU LUT entry 788 high
@{*/


#define GFXMMU_LUT788H_LO_SHIFT		4
#define GFXMMU_LUT788H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut788h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut789l LUT789L Graphic MMU LUT entry 789 low
@{*/


#define GFXMMU_LUT789L_LVB_SHIFT		16
#define GFXMMU_LUT789L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut789l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT789L_FVB_SHIFT		8
#define GFXMMU_LUT789L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut789l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT789L_EN Enable **/
#define GFXMMU_LUT789L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut789h LUT789H Graphic MMU LUT entry 789 high
@{*/


#define GFXMMU_LUT789H_LO_SHIFT		4
#define GFXMMU_LUT789H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut789h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut790l LUT790L Graphic MMU LUT entry 790 low
@{*/


#define GFXMMU_LUT790L_LVB_SHIFT		16
#define GFXMMU_LUT790L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut790l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT790L_FVB_SHIFT		8
#define GFXMMU_LUT790L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut790l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT790L_EN Enable **/
#define GFXMMU_LUT790L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut790h LUT790H Graphic MMU LUT entry 790 high
@{*/


#define GFXMMU_LUT790H_LO_SHIFT		4
#define GFXMMU_LUT790H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut790h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut791l LUT791L Graphic MMU LUT entry 791 low
@{*/


#define GFXMMU_LUT791L_LVB_SHIFT		16
#define GFXMMU_LUT791L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut791l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT791L_FVB_SHIFT		8
#define GFXMMU_LUT791L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut791l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT791L_EN Enable **/
#define GFXMMU_LUT791L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut791h LUT791H Graphic MMU LUT entry 791 high
@{*/


#define GFXMMU_LUT791H_LO_SHIFT		4
#define GFXMMU_LUT791H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut791h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut792l LUT792L Graphic MMU LUT entry 792 low
@{*/


#define GFXMMU_LUT792L_LVB_SHIFT		16
#define GFXMMU_LUT792L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut792l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT792L_FVB_SHIFT		8
#define GFXMMU_LUT792L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut792l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT792L_EN Enable **/
#define GFXMMU_LUT792L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut792h LUT792H Graphic MMU LUT entry 792 high
@{*/


#define GFXMMU_LUT792H_LO_SHIFT		4
#define GFXMMU_LUT792H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut792h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut793l LUT793L Graphic MMU LUT entry 793 low
@{*/


#define GFXMMU_LUT793L_LVB_SHIFT		16
#define GFXMMU_LUT793L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut793l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT793L_FVB_SHIFT		8
#define GFXMMU_LUT793L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut793l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT793L_EN Enable **/
#define GFXMMU_LUT793L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut793h LUT793H Graphic MMU LUT entry 793 high
@{*/


#define GFXMMU_LUT793H_LO_SHIFT		4
#define GFXMMU_LUT793H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut793h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut794l LUT794L Graphic MMU LUT entry 794 low
@{*/


#define GFXMMU_LUT794L_LVB_SHIFT		16
#define GFXMMU_LUT794L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut794l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT794L_FVB_SHIFT		8
#define GFXMMU_LUT794L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut794l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT794L_EN Enable **/
#define GFXMMU_LUT794L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut794h LUT794H Graphic MMU LUT entry 794 high
@{*/


#define GFXMMU_LUT794H_LO_SHIFT		4
#define GFXMMU_LUT794H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut794h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut795l LUT795L Graphic MMU LUT entry 795 low
@{*/


#define GFXMMU_LUT795L_LVB_SHIFT		16
#define GFXMMU_LUT795L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut795l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT795L_FVB_SHIFT		8
#define GFXMMU_LUT795L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut795l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT795L_EN Enable **/
#define GFXMMU_LUT795L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut795h LUT795H Graphic MMU LUT entry 795 high
@{*/


#define GFXMMU_LUT795H_LO_SHIFT		4
#define GFXMMU_LUT795H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut795h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut796l LUT796L Graphic MMU LUT entry 796 low
@{*/


#define GFXMMU_LUT796L_LVB_SHIFT		16
#define GFXMMU_LUT796L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut796l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT796L_FVB_SHIFT		8
#define GFXMMU_LUT796L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut796l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT796L_EN Enable **/
#define GFXMMU_LUT796L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut796h LUT796H Graphic MMU LUT entry 796 high
@{*/


#define GFXMMU_LUT796H_LO_SHIFT		4
#define GFXMMU_LUT796H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut796h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut797l LUT797L Graphic MMU LUT entry 797 low
@{*/


#define GFXMMU_LUT797L_LVB_SHIFT		16
#define GFXMMU_LUT797L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut797l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT797L_FVB_SHIFT		8
#define GFXMMU_LUT797L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut797l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT797L_EN Enable **/
#define GFXMMU_LUT797L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut797h LUT797H Graphic MMU LUT entry 797 high
@{*/


#define GFXMMU_LUT797H_LO_SHIFT		4
#define GFXMMU_LUT797H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut797h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut798l LUT798L Graphic MMU LUT entry 798 low
@{*/


#define GFXMMU_LUT798L_LVB_SHIFT		16
#define GFXMMU_LUT798L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut798l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT798L_FVB_SHIFT		8
#define GFXMMU_LUT798L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut798l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT798L_EN Enable **/
#define GFXMMU_LUT798L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut798h LUT798H Graphic MMU LUT entry 798 high
@{*/


#define GFXMMU_LUT798H_LO_SHIFT		4
#define GFXMMU_LUT798H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut798h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut799l LUT799L Graphic MMU LUT entry 799 low
@{*/


#define GFXMMU_LUT799L_LVB_SHIFT		16
#define GFXMMU_LUT799L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut799l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT799L_FVB_SHIFT		8
#define GFXMMU_LUT799L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut799l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT799L_EN Enable **/
#define GFXMMU_LUT799L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut799h LUT799H Graphic MMU LUT entry 799 high
@{*/


#define GFXMMU_LUT799H_LO_SHIFT		4
#define GFXMMU_LUT799H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut799h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut800l LUT800L Graphic MMU LUT entry 800 low
@{*/


#define GFXMMU_LUT800L_LVB_SHIFT		16
#define GFXMMU_LUT800L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut800l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT800L_FVB_SHIFT		8
#define GFXMMU_LUT800L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut800l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT800L_EN Enable **/
#define GFXMMU_LUT800L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut800h LUT800H Graphic MMU LUT entry 800 high
@{*/


#define GFXMMU_LUT800H_LO_SHIFT		4
#define GFXMMU_LUT800H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut800h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut801l LUT801L Graphic MMU LUT entry 801 low
@{*/


#define GFXMMU_LUT801L_LVB_SHIFT		16
#define GFXMMU_LUT801L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut801l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT801L_FVB_SHIFT		8
#define GFXMMU_LUT801L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut801l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT801L_EN Enable **/
#define GFXMMU_LUT801L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut801h LUT801H Graphic MMU LUT entry 801 high
@{*/


#define GFXMMU_LUT801H_LO_SHIFT		4
#define GFXMMU_LUT801H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut801h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut802l LUT802L Graphic MMU LUT entry 802 low
@{*/


#define GFXMMU_LUT802L_LVB_SHIFT		16
#define GFXMMU_LUT802L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut802l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT802L_FVB_SHIFT		8
#define GFXMMU_LUT802L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut802l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT802L_EN Enable **/
#define GFXMMU_LUT802L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut802h LUT802H Graphic MMU LUT entry 802 high
@{*/


#define GFXMMU_LUT802H_LO_SHIFT		4
#define GFXMMU_LUT802H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut802h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut803l LUT803L Graphic MMU LUT entry 803 low
@{*/


#define GFXMMU_LUT803L_LVB_SHIFT		16
#define GFXMMU_LUT803L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut803l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT803L_FVB_SHIFT		8
#define GFXMMU_LUT803L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut803l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT803L_EN Enable **/
#define GFXMMU_LUT803L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut803h LUT803H Graphic MMU LUT entry 803 high
@{*/


#define GFXMMU_LUT803H_LO_SHIFT		4
#define GFXMMU_LUT803H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut803h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut804l LUT804L Graphic MMU LUT entry 804 low
@{*/


#define GFXMMU_LUT804L_LVB_SHIFT		16
#define GFXMMU_LUT804L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut804l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT804L_FVB_SHIFT		8
#define GFXMMU_LUT804L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut804l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT804L_EN Enable **/
#define GFXMMU_LUT804L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut804h LUT804H Graphic MMU LUT entry 804 high
@{*/


#define GFXMMU_LUT804H_LO_SHIFT		4
#define GFXMMU_LUT804H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut804h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut805l LUT805L Graphic MMU LUT entry 805 low
@{*/


#define GFXMMU_LUT805L_LVB_SHIFT		16
#define GFXMMU_LUT805L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut805l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT805L_FVB_SHIFT		8
#define GFXMMU_LUT805L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut805l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT805L_EN Enable **/
#define GFXMMU_LUT805L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut805h LUT805H Graphic MMU LUT entry 805 high
@{*/


#define GFXMMU_LUT805H_LO_SHIFT		4
#define GFXMMU_LUT805H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut805h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut806l LUT806L Graphic MMU LUT entry 806 low
@{*/


#define GFXMMU_LUT806L_LVB_SHIFT		16
#define GFXMMU_LUT806L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut806l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT806L_FVB_SHIFT		8
#define GFXMMU_LUT806L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut806l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT806L_EN Enable **/
#define GFXMMU_LUT806L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut806h LUT806H Graphic MMU LUT entry 806 high
@{*/


#define GFXMMU_LUT806H_LO_SHIFT		4
#define GFXMMU_LUT806H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut806h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut807l LUT807L Graphic MMU LUT entry 807 low
@{*/


#define GFXMMU_LUT807L_LVB_SHIFT		16
#define GFXMMU_LUT807L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut807l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT807L_FVB_SHIFT		8
#define GFXMMU_LUT807L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut807l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT807L_EN Enable **/
#define GFXMMU_LUT807L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut807h LUT807H Graphic MMU LUT entry 807 high
@{*/


#define GFXMMU_LUT807H_LO_SHIFT		4
#define GFXMMU_LUT807H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut807h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut808l LUT808L Graphic MMU LUT entry 808 low
@{*/


#define GFXMMU_LUT808L_LVB_SHIFT		16
#define GFXMMU_LUT808L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut808l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT808L_FVB_SHIFT		8
#define GFXMMU_LUT808L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut808l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT808L_EN Enable **/
#define GFXMMU_LUT808L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut808h LUT808H Graphic MMU LUT entry 808 high
@{*/


#define GFXMMU_LUT808H_LO_SHIFT		4
#define GFXMMU_LUT808H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut808h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut809l LUT809L Graphic MMU LUT entry 809 low
@{*/


#define GFXMMU_LUT809L_LVB_SHIFT		16
#define GFXMMU_LUT809L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut809l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT809L_FVB_SHIFT		8
#define GFXMMU_LUT809L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut809l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT809L_EN Enable **/
#define GFXMMU_LUT809L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut809h LUT809H Graphic MMU LUT entry 809 high
@{*/


#define GFXMMU_LUT809H_LO_SHIFT		4
#define GFXMMU_LUT809H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut809h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut810l LUT810L Graphic MMU LUT entry 810 low
@{*/


#define GFXMMU_LUT810L_LVB_SHIFT		16
#define GFXMMU_LUT810L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut810l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT810L_FVB_SHIFT		8
#define GFXMMU_LUT810L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut810l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT810L_EN Enable **/
#define GFXMMU_LUT810L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut810h LUT810H Graphic MMU LUT entry 810 high
@{*/


#define GFXMMU_LUT810H_LO_SHIFT		4
#define GFXMMU_LUT810H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut810h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut811l LUT811L Graphic MMU LUT entry 811 low
@{*/


#define GFXMMU_LUT811L_LVB_SHIFT		16
#define GFXMMU_LUT811L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut811l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT811L_FVB_SHIFT		8
#define GFXMMU_LUT811L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut811l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT811L_EN Enable **/
#define GFXMMU_LUT811L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut811h LUT811H Graphic MMU LUT entry 811 high
@{*/


#define GFXMMU_LUT811H_LO_SHIFT		4
#define GFXMMU_LUT811H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut811h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut812l LUT812L Graphic MMU LUT entry 812 low
@{*/


#define GFXMMU_LUT812L_LVB_SHIFT		16
#define GFXMMU_LUT812L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut812l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT812L_FVB_SHIFT		8
#define GFXMMU_LUT812L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut812l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT812L_EN Enable **/
#define GFXMMU_LUT812L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut812h LUT812H Graphic MMU LUT entry 812 high
@{*/


#define GFXMMU_LUT812H_LO_SHIFT		4
#define GFXMMU_LUT812H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut812h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut813l LUT813L Graphic MMU LUT entry 813 low
@{*/


#define GFXMMU_LUT813L_LVB_SHIFT		16
#define GFXMMU_LUT813L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut813l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT813L_FVB_SHIFT		8
#define GFXMMU_LUT813L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut813l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT813L_EN Enable **/
#define GFXMMU_LUT813L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut813h LUT813H Graphic MMU LUT entry 813 high
@{*/


#define GFXMMU_LUT813H_LO_SHIFT		4
#define GFXMMU_LUT813H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut813h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut814l LUT814L Graphic MMU LUT entry 814 low
@{*/


#define GFXMMU_LUT814L_LVB_SHIFT		16
#define GFXMMU_LUT814L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut814l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT814L_FVB_SHIFT		8
#define GFXMMU_LUT814L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut814l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT814L_EN Enable **/
#define GFXMMU_LUT814L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut814h LUT814H Graphic MMU LUT entry 814 high
@{*/


#define GFXMMU_LUT814H_LO_SHIFT		4
#define GFXMMU_LUT814H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut814h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut815l LUT815L Graphic MMU LUT entry 815 low
@{*/


#define GFXMMU_LUT815L_LVB_SHIFT		16
#define GFXMMU_LUT815L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut815l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT815L_FVB_SHIFT		8
#define GFXMMU_LUT815L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut815l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT815L_EN Enable **/
#define GFXMMU_LUT815L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut815h LUT815H Graphic MMU LUT entry 815 high
@{*/


#define GFXMMU_LUT815H_LO_SHIFT		4
#define GFXMMU_LUT815H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut815h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut816l LUT816L Graphic MMU LUT entry 816 low
@{*/


#define GFXMMU_LUT816L_LVB_SHIFT		16
#define GFXMMU_LUT816L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut816l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT816L_FVB_SHIFT		8
#define GFXMMU_LUT816L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut816l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT816L_EN Enable **/
#define GFXMMU_LUT816L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut816h LUT816H Graphic MMU LUT entry 816 high
@{*/


#define GFXMMU_LUT816H_LO_SHIFT		4
#define GFXMMU_LUT816H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut816h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut817l LUT817L Graphic MMU LUT entry 817 low
@{*/


#define GFXMMU_LUT817L_LVB_SHIFT		16
#define GFXMMU_LUT817L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut817l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT817L_FVB_SHIFT		8
#define GFXMMU_LUT817L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut817l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT817L_EN Enable **/
#define GFXMMU_LUT817L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut817h LUT817H Graphic MMU LUT entry 817 high
@{*/


#define GFXMMU_LUT817H_LO_SHIFT		4
#define GFXMMU_LUT817H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut817h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut818l LUT818L Graphic MMU LUT entry 818 low
@{*/


#define GFXMMU_LUT818L_LVB_SHIFT		16
#define GFXMMU_LUT818L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut818l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT818L_FVB_SHIFT		8
#define GFXMMU_LUT818L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut818l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT818L_EN Enable **/
#define GFXMMU_LUT818L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut818h LUT818H Graphic MMU LUT entry 818 high
@{*/


#define GFXMMU_LUT818H_LO_SHIFT		4
#define GFXMMU_LUT818H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut818h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut819l LUT819L Graphic MMU LUT entry 819 low
@{*/


#define GFXMMU_LUT819L_LVB_SHIFT		16
#define GFXMMU_LUT819L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut819l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT819L_FVB_SHIFT		8
#define GFXMMU_LUT819L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut819l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT819L_EN Enable **/
#define GFXMMU_LUT819L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut819h LUT819H Graphic MMU LUT entry 819 high
@{*/


#define GFXMMU_LUT819H_LO_SHIFT		4
#define GFXMMU_LUT819H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut819h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut820l LUT820L Graphic MMU LUT entry 820 low
@{*/


#define GFXMMU_LUT820L_LVB_SHIFT		16
#define GFXMMU_LUT820L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut820l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT820L_FVB_SHIFT		8
#define GFXMMU_LUT820L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut820l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT820L_EN Enable **/
#define GFXMMU_LUT820L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut820h LUT820H Graphic MMU LUT entry 820 high
@{*/


#define GFXMMU_LUT820H_LO_SHIFT		4
#define GFXMMU_LUT820H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut820h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut821l LUT821L Graphic MMU LUT entry 821 low
@{*/


#define GFXMMU_LUT821L_LVB_SHIFT		16
#define GFXMMU_LUT821L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut821l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT821L_FVB_SHIFT		8
#define GFXMMU_LUT821L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut821l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT821L_EN Enable **/
#define GFXMMU_LUT821L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut821h LUT821H Graphic MMU LUT entry 821 high
@{*/


#define GFXMMU_LUT821H_LO_SHIFT		4
#define GFXMMU_LUT821H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut821h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut822l LUT822L Graphic MMU LUT entry 822 low
@{*/


#define GFXMMU_LUT822L_LVB_SHIFT		16
#define GFXMMU_LUT822L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut822l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT822L_FVB_SHIFT		8
#define GFXMMU_LUT822L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut822l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT822L_EN Enable **/
#define GFXMMU_LUT822L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut822h LUT822H Graphic MMU LUT entry 822 high
@{*/


#define GFXMMU_LUT822H_LO_SHIFT		4
#define GFXMMU_LUT822H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut822h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut823l LUT823L Graphic MMU LUT entry 823 low
@{*/


#define GFXMMU_LUT823L_LVB_SHIFT		16
#define GFXMMU_LUT823L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut823l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT823L_FVB_SHIFT		8
#define GFXMMU_LUT823L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut823l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT823L_EN Enable **/
#define GFXMMU_LUT823L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut823h LUT823H Graphic MMU LUT entry 823 high
@{*/


#define GFXMMU_LUT823H_LO_SHIFT		4
#define GFXMMU_LUT823H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut823h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut824l LUT824L Graphic MMU LUT entry 824 low
@{*/


#define GFXMMU_LUT824L_LVB_SHIFT		16
#define GFXMMU_LUT824L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut824l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT824L_FVB_SHIFT		8
#define GFXMMU_LUT824L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut824l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT824L_EN Enable **/
#define GFXMMU_LUT824L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut824h LUT824H Graphic MMU LUT entry 824 high
@{*/


#define GFXMMU_LUT824H_LO_SHIFT		4
#define GFXMMU_LUT824H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut824h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut825l LUT825L Graphic MMU LUT entry 825 low
@{*/


#define GFXMMU_LUT825L_LVB_SHIFT		16
#define GFXMMU_LUT825L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut825l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT825L_FVB_SHIFT		8
#define GFXMMU_LUT825L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut825l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT825L_EN Enable **/
#define GFXMMU_LUT825L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut825h LUT825H Graphic MMU LUT entry 825 high
@{*/


#define GFXMMU_LUT825H_LO_SHIFT		4
#define GFXMMU_LUT825H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut825h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut826l LUT826L Graphic MMU LUT entry 826 low
@{*/


#define GFXMMU_LUT826L_LVB_SHIFT		16
#define GFXMMU_LUT826L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut826l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT826L_FVB_SHIFT		8
#define GFXMMU_LUT826L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut826l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT826L_EN Enable **/
#define GFXMMU_LUT826L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut826h LUT826H Graphic MMU LUT entry 826 high
@{*/


#define GFXMMU_LUT826H_LO_SHIFT		4
#define GFXMMU_LUT826H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut826h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut827l LUT827L Graphic MMU LUT entry 827 low
@{*/


#define GFXMMU_LUT827L_LVB_SHIFT		16
#define GFXMMU_LUT827L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut827l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT827L_FVB_SHIFT		8
#define GFXMMU_LUT827L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut827l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT827L_EN Enable **/
#define GFXMMU_LUT827L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut827h LUT827H Graphic MMU LUT entry 827 high
@{*/


#define GFXMMU_LUT827H_LO_SHIFT		4
#define GFXMMU_LUT827H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut827h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut828l LUT828L Graphic MMU LUT entry 828 low
@{*/


#define GFXMMU_LUT828L_LVB_SHIFT		16
#define GFXMMU_LUT828L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut828l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT828L_FVB_SHIFT		8
#define GFXMMU_LUT828L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut828l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT828L_EN Enable **/
#define GFXMMU_LUT828L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut828h LUT828H Graphic MMU LUT entry 828 high
@{*/


#define GFXMMU_LUT828H_LO_SHIFT		4
#define GFXMMU_LUT828H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut828h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut829l LUT829L Graphic MMU LUT entry 829 low
@{*/


#define GFXMMU_LUT829L_LVB_SHIFT		16
#define GFXMMU_LUT829L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut829l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT829L_FVB_SHIFT		8
#define GFXMMU_LUT829L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut829l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT829L_EN Enable **/
#define GFXMMU_LUT829L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut829h LUT829H Graphic MMU LUT entry 829 high
@{*/


#define GFXMMU_LUT829H_LO_SHIFT		4
#define GFXMMU_LUT829H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut829h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut830l LUT830L Graphic MMU LUT entry 830 low
@{*/


#define GFXMMU_LUT830L_LVB_SHIFT		16
#define GFXMMU_LUT830L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut830l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT830L_FVB_SHIFT		8
#define GFXMMU_LUT830L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut830l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT830L_EN Enable **/
#define GFXMMU_LUT830L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut830h LUT830H Graphic MMU LUT entry 830 high
@{*/


#define GFXMMU_LUT830H_LO_SHIFT		4
#define GFXMMU_LUT830H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut830h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut831l LUT831L Graphic MMU LUT entry 831 low
@{*/


#define GFXMMU_LUT831L_LVB_SHIFT		16
#define GFXMMU_LUT831L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut831l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT831L_FVB_SHIFT		8
#define GFXMMU_LUT831L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut831l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT831L_EN Enable **/
#define GFXMMU_LUT831L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut831h LUT831H Graphic MMU LUT entry 831 high
@{*/


#define GFXMMU_LUT831H_LO_SHIFT		4
#define GFXMMU_LUT831H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut831h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut832l LUT832L Graphic MMU LUT entry 832 low
@{*/


#define GFXMMU_LUT832L_LVB_SHIFT		16
#define GFXMMU_LUT832L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut832l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT832L_FVB_SHIFT		8
#define GFXMMU_LUT832L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut832l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT832L_EN Enable **/
#define GFXMMU_LUT832L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut832h LUT832H Graphic MMU LUT entry 832 high
@{*/


#define GFXMMU_LUT832H_LO_SHIFT		4
#define GFXMMU_LUT832H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut832h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut833l LUT833L Graphic MMU LUT entry 833 low
@{*/


#define GFXMMU_LUT833L_LVB_SHIFT		16
#define GFXMMU_LUT833L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut833l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT833L_FVB_SHIFT		8
#define GFXMMU_LUT833L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut833l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT833L_EN Enable **/
#define GFXMMU_LUT833L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut833h LUT833H Graphic MMU LUT entry 833 high
@{*/


#define GFXMMU_LUT833H_LO_SHIFT		4
#define GFXMMU_LUT833H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut833h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut834l LUT834L Graphic MMU LUT entry 834 low
@{*/


#define GFXMMU_LUT834L_LVB_SHIFT		16
#define GFXMMU_LUT834L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut834l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT834L_FVB_SHIFT		8
#define GFXMMU_LUT834L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut834l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT834L_EN Enable **/
#define GFXMMU_LUT834L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut834h LUT834H Graphic MMU LUT entry 834 high
@{*/


#define GFXMMU_LUT834H_LO_SHIFT		4
#define GFXMMU_LUT834H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut834h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut835l LUT835L Graphic MMU LUT entry 835 low
@{*/


#define GFXMMU_LUT835L_LVB_SHIFT		16
#define GFXMMU_LUT835L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut835l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT835L_FVB_SHIFT		8
#define GFXMMU_LUT835L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut835l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT835L_EN Enable **/
#define GFXMMU_LUT835L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut835h LUT835H Graphic MMU LUT entry 835 high
@{*/


#define GFXMMU_LUT835H_LO_SHIFT		4
#define GFXMMU_LUT835H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut835h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut836l LUT836L Graphic MMU LUT entry 836 low
@{*/


#define GFXMMU_LUT836L_LVB_SHIFT		16
#define GFXMMU_LUT836L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut836l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT836L_FVB_SHIFT		8
#define GFXMMU_LUT836L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut836l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT836L_EN Enable **/
#define GFXMMU_LUT836L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut836h LUT836H Graphic MMU LUT entry 836 high
@{*/


#define GFXMMU_LUT836H_LO_SHIFT		4
#define GFXMMU_LUT836H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut836h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut837l LUT837L Graphic MMU LUT entry 837 low
@{*/


#define GFXMMU_LUT837L_LVB_SHIFT		16
#define GFXMMU_LUT837L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut837l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT837L_FVB_SHIFT		8
#define GFXMMU_LUT837L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut837l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT837L_EN Enable **/
#define GFXMMU_LUT837L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut837h LUT837H Graphic MMU LUT entry 837 high
@{*/


#define GFXMMU_LUT837H_LO_SHIFT		4
#define GFXMMU_LUT837H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut837h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut838l LUT838L Graphic MMU LUT entry 838 low
@{*/


#define GFXMMU_LUT838L_LVB_SHIFT		16
#define GFXMMU_LUT838L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut838l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT838L_FVB_SHIFT		8
#define GFXMMU_LUT838L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut838l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT838L_EN Enable **/
#define GFXMMU_LUT838L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut838h LUT838H Graphic MMU LUT entry 838 high
@{*/


#define GFXMMU_LUT838H_LO_SHIFT		4
#define GFXMMU_LUT838H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut838h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut839l LUT839L Graphic MMU LUT entry 839 low
@{*/


#define GFXMMU_LUT839L_LVB_SHIFT		16
#define GFXMMU_LUT839L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut839l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT839L_FVB_SHIFT		8
#define GFXMMU_LUT839L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut839l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT839L_EN Enable **/
#define GFXMMU_LUT839L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut839h LUT839H Graphic MMU LUT entry 839 high
@{*/


#define GFXMMU_LUT839H_LO_SHIFT		4
#define GFXMMU_LUT839H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut839h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut840l LUT840L Graphic MMU LUT entry 840 low
@{*/


#define GFXMMU_LUT840L_LVB_SHIFT		16
#define GFXMMU_LUT840L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut840l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT840L_FVB_SHIFT		8
#define GFXMMU_LUT840L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut840l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT840L_EN Enable **/
#define GFXMMU_LUT840L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut840h LUT840H Graphic MMU LUT entry 840 high
@{*/


#define GFXMMU_LUT840H_LO_SHIFT		4
#define GFXMMU_LUT840H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut840h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut841l LUT841L Graphic MMU LUT entry 841 low
@{*/


#define GFXMMU_LUT841L_LVB_SHIFT		16
#define GFXMMU_LUT841L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut841l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT841L_FVB_SHIFT		8
#define GFXMMU_LUT841L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut841l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT841L_EN Enable **/
#define GFXMMU_LUT841L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut841h LUT841H Graphic MMU LUT entry 841 high
@{*/


#define GFXMMU_LUT841H_LO_SHIFT		4
#define GFXMMU_LUT841H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut841h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut842l LUT842L Graphic MMU LUT entry 842 low
@{*/


#define GFXMMU_LUT842L_LVB_SHIFT		16
#define GFXMMU_LUT842L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut842l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT842L_FVB_SHIFT		8
#define GFXMMU_LUT842L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut842l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT842L_EN Enable **/
#define GFXMMU_LUT842L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut842h LUT842H Graphic MMU LUT entry 842 high
@{*/


#define GFXMMU_LUT842H_LO_SHIFT		4
#define GFXMMU_LUT842H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut842h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut843l LUT843L Graphic MMU LUT entry 843 low
@{*/


#define GFXMMU_LUT843L_LVB_SHIFT		16
#define GFXMMU_LUT843L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut843l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT843L_FVB_SHIFT		8
#define GFXMMU_LUT843L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut843l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT843L_EN Enable **/
#define GFXMMU_LUT843L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut843h LUT843H Graphic MMU LUT entry 843 high
@{*/


#define GFXMMU_LUT843H_LO_SHIFT		4
#define GFXMMU_LUT843H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut843h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut844l LUT844L Graphic MMU LUT entry 844 low
@{*/


#define GFXMMU_LUT844L_LVB_SHIFT		16
#define GFXMMU_LUT844L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut844l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT844L_FVB_SHIFT		8
#define GFXMMU_LUT844L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut844l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT844L_EN Enable **/
#define GFXMMU_LUT844L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut844h LUT844H Graphic MMU LUT entry 844 high
@{*/


#define GFXMMU_LUT844H_LO_SHIFT		4
#define GFXMMU_LUT844H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut844h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut845l LUT845L Graphic MMU LUT entry 845 low
@{*/


#define GFXMMU_LUT845L_LVB_SHIFT		16
#define GFXMMU_LUT845L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut845l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT845L_FVB_SHIFT		8
#define GFXMMU_LUT845L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut845l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT845L_EN Enable **/
#define GFXMMU_LUT845L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut845h LUT845H Graphic MMU LUT entry 845 high
@{*/


#define GFXMMU_LUT845H_LO_SHIFT		4
#define GFXMMU_LUT845H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut845h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut846l LUT846L Graphic MMU LUT entry 846 low
@{*/


#define GFXMMU_LUT846L_LVB_SHIFT		16
#define GFXMMU_LUT846L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut846l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT846L_FVB_SHIFT		8
#define GFXMMU_LUT846L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut846l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT846L_EN Enable **/
#define GFXMMU_LUT846L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut846h LUT846H Graphic MMU LUT entry 846 high
@{*/


#define GFXMMU_LUT846H_LO_SHIFT		4
#define GFXMMU_LUT846H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut846h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut847l LUT847L Graphic MMU LUT entry 847 low
@{*/


#define GFXMMU_LUT847L_LVB_SHIFT		16
#define GFXMMU_LUT847L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut847l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT847L_FVB_SHIFT		8
#define GFXMMU_LUT847L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut847l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT847L_EN Enable **/
#define GFXMMU_LUT847L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut847h LUT847H Graphic MMU LUT entry 847 high
@{*/


#define GFXMMU_LUT847H_LO_SHIFT		4
#define GFXMMU_LUT847H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut847h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut848l LUT848L Graphic MMU LUT entry 848 low
@{*/


#define GFXMMU_LUT848L_LVB_SHIFT		16
#define GFXMMU_LUT848L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut848l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT848L_FVB_SHIFT		8
#define GFXMMU_LUT848L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut848l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT848L_EN Enable **/
#define GFXMMU_LUT848L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut848h LUT848H Graphic MMU LUT entry 848 high
@{*/


#define GFXMMU_LUT848H_LO_SHIFT		4
#define GFXMMU_LUT848H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut848h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut849l LUT849L Graphic MMU LUT entry 849 low
@{*/


#define GFXMMU_LUT849L_LVB_SHIFT		16
#define GFXMMU_LUT849L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut849l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT849L_FVB_SHIFT		8
#define GFXMMU_LUT849L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut849l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT849L_EN Enable **/
#define GFXMMU_LUT849L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut849h LUT849H Graphic MMU LUT entry 849 high
@{*/


#define GFXMMU_LUT849H_LO_SHIFT		4
#define GFXMMU_LUT849H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut849h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut850l LUT850L Graphic MMU LUT entry 850 low
@{*/


#define GFXMMU_LUT850L_LVB_SHIFT		16
#define GFXMMU_LUT850L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut850l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT850L_FVB_SHIFT		8
#define GFXMMU_LUT850L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut850l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT850L_EN Enable **/
#define GFXMMU_LUT850L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut850h LUT850H Graphic MMU LUT entry 850 high
@{*/


#define GFXMMU_LUT850H_LO_SHIFT		4
#define GFXMMU_LUT850H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut850h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut851l LUT851L Graphic MMU LUT entry 851 low
@{*/


#define GFXMMU_LUT851L_LVB_SHIFT		16
#define GFXMMU_LUT851L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut851l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT851L_FVB_SHIFT		8
#define GFXMMU_LUT851L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut851l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT851L_EN Enable **/
#define GFXMMU_LUT851L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut851h LUT851H Graphic MMU LUT entry 851 high
@{*/


#define GFXMMU_LUT851H_LO_SHIFT		4
#define GFXMMU_LUT851H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut851h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut852l LUT852L Graphic MMU LUT entry 852 low
@{*/


#define GFXMMU_LUT852L_LVB_SHIFT		16
#define GFXMMU_LUT852L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut852l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT852L_FVB_SHIFT		8
#define GFXMMU_LUT852L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut852l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT852L_EN Enable **/
#define GFXMMU_LUT852L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut852h LUT852H Graphic MMU LUT entry 852 high
@{*/


#define GFXMMU_LUT852H_LO_SHIFT		4
#define GFXMMU_LUT852H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut852h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut853l LUT853L Graphic MMU LUT entry 853 low
@{*/


#define GFXMMU_LUT853L_LVB_SHIFT		16
#define GFXMMU_LUT853L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut853l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT853L_FVB_SHIFT		8
#define GFXMMU_LUT853L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut853l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT853L_EN Enable **/
#define GFXMMU_LUT853L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut853h LUT853H Graphic MMU LUT entry 853 high
@{*/


#define GFXMMU_LUT853H_LO_SHIFT		4
#define GFXMMU_LUT853H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut853h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut854l LUT854L Graphic MMU LUT entry 854 low
@{*/


#define GFXMMU_LUT854L_LVB_SHIFT		16
#define GFXMMU_LUT854L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut854l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT854L_FVB_SHIFT		8
#define GFXMMU_LUT854L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut854l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT854L_EN Enable **/
#define GFXMMU_LUT854L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut854h LUT854H Graphic MMU LUT entry 854 high
@{*/


#define GFXMMU_LUT854H_LO_SHIFT		4
#define GFXMMU_LUT854H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut854h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut855l LUT855L Graphic MMU LUT entry 855 low
@{*/


#define GFXMMU_LUT855L_LVB_SHIFT		16
#define GFXMMU_LUT855L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut855l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT855L_FVB_SHIFT		8
#define GFXMMU_LUT855L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut855l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT855L_EN Enable **/
#define GFXMMU_LUT855L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut855h LUT855H Graphic MMU LUT entry 855 high
@{*/


#define GFXMMU_LUT855H_LO_SHIFT		4
#define GFXMMU_LUT855H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut855h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut856l LUT856L Graphic MMU LUT entry 856 low
@{*/


#define GFXMMU_LUT856L_LVB_SHIFT		16
#define GFXMMU_LUT856L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut856l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT856L_FVB_SHIFT		8
#define GFXMMU_LUT856L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut856l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT856L_EN Enable **/
#define GFXMMU_LUT856L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut856h LUT856H Graphic MMU LUT entry 856 high
@{*/


#define GFXMMU_LUT856H_LO_SHIFT		4
#define GFXMMU_LUT856H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut856h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut857l LUT857L Graphic MMU LUT entry 857 low
@{*/


#define GFXMMU_LUT857L_LVB_SHIFT		16
#define GFXMMU_LUT857L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut857l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT857L_FVB_SHIFT		8
#define GFXMMU_LUT857L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut857l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT857L_EN Enable **/
#define GFXMMU_LUT857L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut857h LUT857H Graphic MMU LUT entry 857 high
@{*/


#define GFXMMU_LUT857H_LO_SHIFT		4
#define GFXMMU_LUT857H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut857h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut858l LUT858L Graphic MMU LUT entry 858 low
@{*/


#define GFXMMU_LUT858L_LVB_SHIFT		16
#define GFXMMU_LUT858L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut858l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT858L_FVB_SHIFT		8
#define GFXMMU_LUT858L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut858l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT858L_EN Enable **/
#define GFXMMU_LUT858L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut858h LUT858H Graphic MMU LUT entry 858 high
@{*/


#define GFXMMU_LUT858H_LO_SHIFT		4
#define GFXMMU_LUT858H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut858h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut859l LUT859L Graphic MMU LUT entry 859 low
@{*/


#define GFXMMU_LUT859L_LVB_SHIFT		16
#define GFXMMU_LUT859L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut859l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT859L_FVB_SHIFT		8
#define GFXMMU_LUT859L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut859l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT859L_EN Enable **/
#define GFXMMU_LUT859L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut859h LUT859H Graphic MMU LUT entry 859 high
@{*/


#define GFXMMU_LUT859H_LO_SHIFT		4
#define GFXMMU_LUT859H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut859h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut860l LUT860L Graphic MMU LUT entry 860 low
@{*/


#define GFXMMU_LUT860L_LVB_SHIFT		16
#define GFXMMU_LUT860L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut860l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT860L_FVB_SHIFT		8
#define GFXMMU_LUT860L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut860l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT860L_EN Enable **/
#define GFXMMU_LUT860L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut860h LUT860H Graphic MMU LUT entry 860 high
@{*/


#define GFXMMU_LUT860H_LO_SHIFT		4
#define GFXMMU_LUT860H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut860h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut861l LUT861L Graphic MMU LUT entry 861 low
@{*/


#define GFXMMU_LUT861L_LVB_SHIFT		16
#define GFXMMU_LUT861L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut861l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT861L_FVB_SHIFT		8
#define GFXMMU_LUT861L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut861l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT861L_EN Enable **/
#define GFXMMU_LUT861L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut861h LUT861H Graphic MMU LUT entry 861 high
@{*/


#define GFXMMU_LUT861H_LO_SHIFT		4
#define GFXMMU_LUT861H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut861h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut862l LUT862L Graphic MMU LUT entry 862 low
@{*/


#define GFXMMU_LUT862L_LVB_SHIFT		16
#define GFXMMU_LUT862L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut862l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT862L_FVB_SHIFT		8
#define GFXMMU_LUT862L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut862l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT862L_EN Enable **/
#define GFXMMU_LUT862L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut862h LUT862H Graphic MMU LUT entry 862 high
@{*/


#define GFXMMU_LUT862H_LO_SHIFT		4
#define GFXMMU_LUT862H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut862h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut863l LUT863L Graphic MMU LUT entry 863 low
@{*/


#define GFXMMU_LUT863L_LVB_SHIFT		16
#define GFXMMU_LUT863L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut863l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT863L_FVB_SHIFT		8
#define GFXMMU_LUT863L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut863l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT863L_EN Enable **/
#define GFXMMU_LUT863L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut863h LUT863H Graphic MMU LUT entry 863 high
@{*/


#define GFXMMU_LUT863H_LO_SHIFT		4
#define GFXMMU_LUT863H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut863h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut864l LUT864L Graphic MMU LUT entry 864 low
@{*/


#define GFXMMU_LUT864L_LVB_SHIFT		16
#define GFXMMU_LUT864L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut864l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT864L_FVB_SHIFT		8
#define GFXMMU_LUT864L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut864l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT864L_EN Enable **/
#define GFXMMU_LUT864L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut864h LUT864H Graphic MMU LUT entry 864 high
@{*/


#define GFXMMU_LUT864H_LO_SHIFT		4
#define GFXMMU_LUT864H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut864h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut865l LUT865L Graphic MMU LUT entry 865 low
@{*/


#define GFXMMU_LUT865L_LVB_SHIFT		16
#define GFXMMU_LUT865L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut865l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT865L_FVB_SHIFT		8
#define GFXMMU_LUT865L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut865l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT865L_EN Enable **/
#define GFXMMU_LUT865L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut865h LUT865H Graphic MMU LUT entry 865 high
@{*/


#define GFXMMU_LUT865H_LO_SHIFT		4
#define GFXMMU_LUT865H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut865h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut866l LUT866L Graphic MMU LUT entry 866 low
@{*/


#define GFXMMU_LUT866L_LVB_SHIFT		16
#define GFXMMU_LUT866L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut866l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT866L_FVB_SHIFT		8
#define GFXMMU_LUT866L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut866l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT866L_EN Enable **/
#define GFXMMU_LUT866L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut866h LUT866H Graphic MMU LUT entry 866 high
@{*/


#define GFXMMU_LUT866H_LO_SHIFT		4
#define GFXMMU_LUT866H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut866h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut867l LUT867L Graphic MMU LUT entry 867 low
@{*/


#define GFXMMU_LUT867L_LVB_SHIFT		16
#define GFXMMU_LUT867L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut867l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT867L_FVB_SHIFT		8
#define GFXMMU_LUT867L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut867l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT867L_EN Enable **/
#define GFXMMU_LUT867L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut867h LUT867H Graphic MMU LUT entry 867 high
@{*/


#define GFXMMU_LUT867H_LO_SHIFT		4
#define GFXMMU_LUT867H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut867h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut868l LUT868L Graphic MMU LUT entry 868 low
@{*/


#define GFXMMU_LUT868L_LVB_SHIFT		16
#define GFXMMU_LUT868L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut868l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT868L_FVB_SHIFT		8
#define GFXMMU_LUT868L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut868l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT868L_EN Enable **/
#define GFXMMU_LUT868L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut868h LUT868H Graphic MMU LUT entry 868 high
@{*/


#define GFXMMU_LUT868H_LO_SHIFT		4
#define GFXMMU_LUT868H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut868h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut869l LUT869L Graphic MMU LUT entry 869 low
@{*/


#define GFXMMU_LUT869L_LVB_SHIFT		16
#define GFXMMU_LUT869L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut869l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT869L_FVB_SHIFT		8
#define GFXMMU_LUT869L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut869l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT869L_EN Enable **/
#define GFXMMU_LUT869L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut869h LUT869H Graphic MMU LUT entry 869 high
@{*/


#define GFXMMU_LUT869H_LO_SHIFT		4
#define GFXMMU_LUT869H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut869h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut870l LUT870L Graphic MMU LUT entry 870 low
@{*/


#define GFXMMU_LUT870L_LVB_SHIFT		16
#define GFXMMU_LUT870L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut870l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT870L_FVB_SHIFT		8
#define GFXMMU_LUT870L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut870l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT870L_EN Enable **/
#define GFXMMU_LUT870L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut870h LUT870H Graphic MMU LUT entry 870 high
@{*/


#define GFXMMU_LUT870H_LO_SHIFT		4
#define GFXMMU_LUT870H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut870h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut871l LUT871L Graphic MMU LUT entry 871 low
@{*/


#define GFXMMU_LUT871L_LVB_SHIFT		16
#define GFXMMU_LUT871L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut871l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT871L_FVB_SHIFT		8
#define GFXMMU_LUT871L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut871l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT871L_EN Enable **/
#define GFXMMU_LUT871L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut871h LUT871H Graphic MMU LUT entry 871 high
@{*/


#define GFXMMU_LUT871H_LO_SHIFT		4
#define GFXMMU_LUT871H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut871h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut872l LUT872L Graphic MMU LUT entry 872 low
@{*/


#define GFXMMU_LUT872L_LVB_SHIFT		16
#define GFXMMU_LUT872L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut872l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT872L_FVB_SHIFT		8
#define GFXMMU_LUT872L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut872l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT872L_EN Enable **/
#define GFXMMU_LUT872L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut872h LUT872H Graphic MMU LUT entry 872 high
@{*/


#define GFXMMU_LUT872H_LO_SHIFT		4
#define GFXMMU_LUT872H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut872h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut873l LUT873L Graphic MMU LUT entry 873 low
@{*/


#define GFXMMU_LUT873L_LVB_SHIFT		16
#define GFXMMU_LUT873L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut873l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT873L_FVB_SHIFT		8
#define GFXMMU_LUT873L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut873l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT873L_EN Enable **/
#define GFXMMU_LUT873L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut873h LUT873H Graphic MMU LUT entry 873 high
@{*/


#define GFXMMU_LUT873H_LO_SHIFT		4
#define GFXMMU_LUT873H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut873h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut874l LUT874L Graphic MMU LUT entry 874 low
@{*/


#define GFXMMU_LUT874L_LVB_SHIFT		16
#define GFXMMU_LUT874L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut874l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT874L_FVB_SHIFT		8
#define GFXMMU_LUT874L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut874l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT874L_EN Enable **/
#define GFXMMU_LUT874L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut874h LUT874H Graphic MMU LUT entry 874 high
@{*/


#define GFXMMU_LUT874H_LO_SHIFT		4
#define GFXMMU_LUT874H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut874h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut875l LUT875L Graphic MMU LUT entry 875 low
@{*/


#define GFXMMU_LUT875L_LVB_SHIFT		16
#define GFXMMU_LUT875L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut875l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT875L_FVB_SHIFT		8
#define GFXMMU_LUT875L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut875l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT875L_EN Enable **/
#define GFXMMU_LUT875L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut875h LUT875H Graphic MMU LUT entry 875 high
@{*/


#define GFXMMU_LUT875H_LO_SHIFT		4
#define GFXMMU_LUT875H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut875h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut876l LUT876L Graphic MMU LUT entry 876 low
@{*/


#define GFXMMU_LUT876L_LVB_SHIFT		16
#define GFXMMU_LUT876L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut876l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT876L_FVB_SHIFT		8
#define GFXMMU_LUT876L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut876l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT876L_EN Enable **/
#define GFXMMU_LUT876L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut876h LUT876H Graphic MMU LUT entry 876 high
@{*/


#define GFXMMU_LUT876H_LO_SHIFT		4
#define GFXMMU_LUT876H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut876h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut877l LUT877L Graphic MMU LUT entry 877 low
@{*/


#define GFXMMU_LUT877L_LVB_SHIFT		16
#define GFXMMU_LUT877L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut877l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT877L_FVB_SHIFT		8
#define GFXMMU_LUT877L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut877l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT877L_EN Enable **/
#define GFXMMU_LUT877L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut877h LUT877H Graphic MMU LUT entry 877 high
@{*/


#define GFXMMU_LUT877H_LO_SHIFT		4
#define GFXMMU_LUT877H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut877h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut878l LUT878L Graphic MMU LUT entry 878 low
@{*/


#define GFXMMU_LUT878L_LVB_SHIFT		16
#define GFXMMU_LUT878L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut878l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT878L_FVB_SHIFT		8
#define GFXMMU_LUT878L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut878l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT878L_EN Enable **/
#define GFXMMU_LUT878L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut878h LUT878H Graphic MMU LUT entry 878 high
@{*/


#define GFXMMU_LUT878H_LO_SHIFT		4
#define GFXMMU_LUT878H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut878h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut879l LUT879L Graphic MMU LUT entry 879 low
@{*/


#define GFXMMU_LUT879L_LVB_SHIFT		16
#define GFXMMU_LUT879L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut879l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT879L_FVB_SHIFT		8
#define GFXMMU_LUT879L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut879l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT879L_EN Enable **/
#define GFXMMU_LUT879L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut879h LUT879H Graphic MMU LUT entry 879 high
@{*/


#define GFXMMU_LUT879H_LO_SHIFT		4
#define GFXMMU_LUT879H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut879h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut880l LUT880L Graphic MMU LUT entry 880 low
@{*/


#define GFXMMU_LUT880L_LVB_SHIFT		16
#define GFXMMU_LUT880L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut880l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT880L_FVB_SHIFT		8
#define GFXMMU_LUT880L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut880l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT880L_EN Enable **/
#define GFXMMU_LUT880L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut880h LUT880H Graphic MMU LUT entry 880 high
@{*/


#define GFXMMU_LUT880H_LO_SHIFT		4
#define GFXMMU_LUT880H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut880h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut881l LUT881L Graphic MMU LUT entry 881 low
@{*/


#define GFXMMU_LUT881L_LVB_SHIFT		16
#define GFXMMU_LUT881L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut881l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT881L_FVB_SHIFT		8
#define GFXMMU_LUT881L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut881l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT881L_EN Enable **/
#define GFXMMU_LUT881L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut881h LUT881H Graphic MMU LUT entry 881 high
@{*/


#define GFXMMU_LUT881H_LO_SHIFT		4
#define GFXMMU_LUT881H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut881h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut882l LUT882L Graphic MMU LUT entry 882 low
@{*/


#define GFXMMU_LUT882L_LVB_SHIFT		16
#define GFXMMU_LUT882L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut882l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT882L_FVB_SHIFT		8
#define GFXMMU_LUT882L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut882l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT882L_EN Enable **/
#define GFXMMU_LUT882L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut882h LUT882H Graphic MMU LUT entry 882 high
@{*/


#define GFXMMU_LUT882H_LO_SHIFT		4
#define GFXMMU_LUT882H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut882h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut883l LUT883L Graphic MMU LUT entry 883 low
@{*/


#define GFXMMU_LUT883L_LVB_SHIFT		16
#define GFXMMU_LUT883L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut883l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT883L_FVB_SHIFT		8
#define GFXMMU_LUT883L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut883l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT883L_EN Enable **/
#define GFXMMU_LUT883L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut883h LUT883H Graphic MMU LUT entry 883 high
@{*/


#define GFXMMU_LUT883H_LO_SHIFT		4
#define GFXMMU_LUT883H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut883h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut884l LUT884L Graphic MMU LUT entry 884 low
@{*/


#define GFXMMU_LUT884L_LVB_SHIFT		16
#define GFXMMU_LUT884L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut884l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT884L_FVB_SHIFT		8
#define GFXMMU_LUT884L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut884l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT884L_EN Enable **/
#define GFXMMU_LUT884L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut884h LUT884H Graphic MMU LUT entry 884 high
@{*/


#define GFXMMU_LUT884H_LO_SHIFT		4
#define GFXMMU_LUT884H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut884h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut885l LUT885L Graphic MMU LUT entry 885 low
@{*/


#define GFXMMU_LUT885L_LVB_SHIFT		16
#define GFXMMU_LUT885L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut885l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT885L_FVB_SHIFT		8
#define GFXMMU_LUT885L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut885l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT885L_EN Enable **/
#define GFXMMU_LUT885L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut885h LUT885H Graphic MMU LUT entry 885 high
@{*/


#define GFXMMU_LUT885H_LO_SHIFT		4
#define GFXMMU_LUT885H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut885h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut886l LUT886L Graphic MMU LUT entry 886 low
@{*/


#define GFXMMU_LUT886L_LVB_SHIFT		16
#define GFXMMU_LUT886L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut886l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT886L_FVB_SHIFT		8
#define GFXMMU_LUT886L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut886l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT886L_EN Enable **/
#define GFXMMU_LUT886L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut886h LUT886H Graphic MMU LUT entry 886 high
@{*/


#define GFXMMU_LUT886H_LO_SHIFT		4
#define GFXMMU_LUT886H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut886h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut887l LUT887L Graphic MMU LUT entry 887 low
@{*/


#define GFXMMU_LUT887L_LVB_SHIFT		16
#define GFXMMU_LUT887L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut887l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT887L_FVB_SHIFT		8
#define GFXMMU_LUT887L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut887l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT887L_EN Enable **/
#define GFXMMU_LUT887L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut887h LUT887H Graphic MMU LUT entry 887 high
@{*/


#define GFXMMU_LUT887H_LO_SHIFT		4
#define GFXMMU_LUT887H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut887h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut888l LUT888L Graphic MMU LUT entry 888 low
@{*/


#define GFXMMU_LUT888L_LVB_SHIFT		16
#define GFXMMU_LUT888L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut888l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT888L_FVB_SHIFT		8
#define GFXMMU_LUT888L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut888l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT888L_EN Enable **/
#define GFXMMU_LUT888L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut888h LUT888H Graphic MMU LUT entry 888 high
@{*/


#define GFXMMU_LUT888H_LO_SHIFT		4
#define GFXMMU_LUT888H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut888h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut889l LUT889L Graphic MMU LUT entry 889 low
@{*/


#define GFXMMU_LUT889L_LVB_SHIFT		16
#define GFXMMU_LUT889L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut889l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT889L_FVB_SHIFT		8
#define GFXMMU_LUT889L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut889l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT889L_EN Enable **/
#define GFXMMU_LUT889L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut889h LUT889H Graphic MMU LUT entry 889 high
@{*/


#define GFXMMU_LUT889H_LO_SHIFT		4
#define GFXMMU_LUT889H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut889h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut890l LUT890L Graphic MMU LUT entry 890 low
@{*/


#define GFXMMU_LUT890L_LVB_SHIFT		16
#define GFXMMU_LUT890L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut890l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT890L_FVB_SHIFT		8
#define GFXMMU_LUT890L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut890l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT890L_EN Enable **/
#define GFXMMU_LUT890L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut890h LUT890H Graphic MMU LUT entry 890 high
@{*/


#define GFXMMU_LUT890H_LO_SHIFT		4
#define GFXMMU_LUT890H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut890h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut891l LUT891L Graphic MMU LUT entry 891 low
@{*/


#define GFXMMU_LUT891L_LVB_SHIFT		16
#define GFXMMU_LUT891L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut891l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT891L_FVB_SHIFT		8
#define GFXMMU_LUT891L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut891l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT891L_EN Enable **/
#define GFXMMU_LUT891L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut891h LUT891H Graphic MMU LUT entry 891 high
@{*/


#define GFXMMU_LUT891H_LO_SHIFT		4
#define GFXMMU_LUT891H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut891h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut892l LUT892L Graphic MMU LUT entry 892 low
@{*/


#define GFXMMU_LUT892L_LVB_SHIFT		16
#define GFXMMU_LUT892L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut892l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT892L_FVB_SHIFT		8
#define GFXMMU_LUT892L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut892l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT892L_EN Enable **/
#define GFXMMU_LUT892L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut892h LUT892H Graphic MMU LUT entry 892 high
@{*/


#define GFXMMU_LUT892H_LO_SHIFT		4
#define GFXMMU_LUT892H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut892h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut893l LUT893L Graphic MMU LUT entry 893 low
@{*/


#define GFXMMU_LUT893L_LVB_SHIFT		16
#define GFXMMU_LUT893L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut893l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT893L_FVB_SHIFT		8
#define GFXMMU_LUT893L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut893l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT893L_EN Enable **/
#define GFXMMU_LUT893L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut893h LUT893H Graphic MMU LUT entry 893 high
@{*/


#define GFXMMU_LUT893H_LO_SHIFT		4
#define GFXMMU_LUT893H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut893h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut894l LUT894L Graphic MMU LUT entry 894 low
@{*/


#define GFXMMU_LUT894L_LVB_SHIFT		16
#define GFXMMU_LUT894L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut894l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT894L_FVB_SHIFT		8
#define GFXMMU_LUT894L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut894l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT894L_EN Enable **/
#define GFXMMU_LUT894L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut894h LUT894H Graphic MMU LUT entry 894 high
@{*/


#define GFXMMU_LUT894H_LO_SHIFT		4
#define GFXMMU_LUT894H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut894h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut895l LUT895L Graphic MMU LUT entry 895 low
@{*/


#define GFXMMU_LUT895L_LVB_SHIFT		16
#define GFXMMU_LUT895L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut895l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT895L_FVB_SHIFT		8
#define GFXMMU_LUT895L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut895l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT895L_EN Enable **/
#define GFXMMU_LUT895L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut895h LUT895H Graphic MMU LUT entry 895 high
@{*/


#define GFXMMU_LUT895H_LO_SHIFT		4
#define GFXMMU_LUT895H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut895h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut896l LUT896L Graphic MMU LUT entry 896 low
@{*/


#define GFXMMU_LUT896L_LVB_SHIFT		16
#define GFXMMU_LUT896L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut896l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT896L_FVB_SHIFT		8
#define GFXMMU_LUT896L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut896l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT896L_EN Enable **/
#define GFXMMU_LUT896L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut896h LUT896H Graphic MMU LUT entry 896 high
@{*/


#define GFXMMU_LUT896H_LO_SHIFT		4
#define GFXMMU_LUT896H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut896h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut897l LUT897L Graphic MMU LUT entry 897 low
@{*/


#define GFXMMU_LUT897L_LVB_SHIFT		16
#define GFXMMU_LUT897L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut897l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT897L_FVB_SHIFT		8
#define GFXMMU_LUT897L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut897l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT897L_EN Enable **/
#define GFXMMU_LUT897L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut897h LUT897H Graphic MMU LUT entry 897 high
@{*/


#define GFXMMU_LUT897H_LO_SHIFT		4
#define GFXMMU_LUT897H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut897h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut898l LUT898L Graphic MMU LUT entry 898 low
@{*/


#define GFXMMU_LUT898L_LVB_SHIFT		16
#define GFXMMU_LUT898L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut898l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT898L_FVB_SHIFT		8
#define GFXMMU_LUT898L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut898l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT898L_EN Enable **/
#define GFXMMU_LUT898L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut898h LUT898H Graphic MMU LUT entry 898 high
@{*/


#define GFXMMU_LUT898H_LO_SHIFT		4
#define GFXMMU_LUT898H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut898h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut899l LUT899L Graphic MMU LUT entry 899 low
@{*/


#define GFXMMU_LUT899L_LVB_SHIFT		16
#define GFXMMU_LUT899L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut899l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT899L_FVB_SHIFT		8
#define GFXMMU_LUT899L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut899l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT899L_EN Enable **/
#define GFXMMU_LUT899L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut899h LUT899H Graphic MMU LUT entry 899 high
@{*/


#define GFXMMU_LUT899H_LO_SHIFT		4
#define GFXMMU_LUT899H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut899h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut900l LUT900L Graphic MMU LUT entry 900 low
@{*/


#define GFXMMU_LUT900L_LVB_SHIFT		16
#define GFXMMU_LUT900L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut900l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT900L_FVB_SHIFT		8
#define GFXMMU_LUT900L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut900l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT900L_EN Enable **/
#define GFXMMU_LUT900L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut900h LUT900H Graphic MMU LUT entry 900 high
@{*/


#define GFXMMU_LUT900H_LO_SHIFT		4
#define GFXMMU_LUT900H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut900h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut901l LUT901L Graphic MMU LUT entry 901 low
@{*/


#define GFXMMU_LUT901L_LVB_SHIFT		16
#define GFXMMU_LUT901L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut901l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT901L_FVB_SHIFT		8
#define GFXMMU_LUT901L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut901l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT901L_EN Enable **/
#define GFXMMU_LUT901L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut901h LUT901H Graphic MMU LUT entry 901 high
@{*/


#define GFXMMU_LUT901H_LO_SHIFT		4
#define GFXMMU_LUT901H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut901h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut902l LUT902L Graphic MMU LUT entry 902 low
@{*/


#define GFXMMU_LUT902L_LVB_SHIFT		16
#define GFXMMU_LUT902L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut902l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT902L_FVB_SHIFT		8
#define GFXMMU_LUT902L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut902l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT902L_EN Enable **/
#define GFXMMU_LUT902L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut902h LUT902H Graphic MMU LUT entry 902 high
@{*/


#define GFXMMU_LUT902H_LO_SHIFT		4
#define GFXMMU_LUT902H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut902h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut903l LUT903L Graphic MMU LUT entry 903 low
@{*/


#define GFXMMU_LUT903L_LVB_SHIFT		16
#define GFXMMU_LUT903L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut903l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT903L_FVB_SHIFT		8
#define GFXMMU_LUT903L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut903l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT903L_EN Enable **/
#define GFXMMU_LUT903L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut903h LUT903H Graphic MMU LUT entry 903 high
@{*/


#define GFXMMU_LUT903H_LO_SHIFT		4
#define GFXMMU_LUT903H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut903h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut904l LUT904L Graphic MMU LUT entry 904 low
@{*/


#define GFXMMU_LUT904L_LVB_SHIFT		16
#define GFXMMU_LUT904L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut904l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT904L_FVB_SHIFT		8
#define GFXMMU_LUT904L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut904l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT904L_EN Enable **/
#define GFXMMU_LUT904L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut904h LUT904H Graphic MMU LUT entry 904 high
@{*/


#define GFXMMU_LUT904H_LO_SHIFT		4
#define GFXMMU_LUT904H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut904h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut905l LUT905L Graphic MMU LUT entry 905 low
@{*/


#define GFXMMU_LUT905L_LVB_SHIFT		16
#define GFXMMU_LUT905L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut905l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT905L_FVB_SHIFT		8
#define GFXMMU_LUT905L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut905l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT905L_EN Enable **/
#define GFXMMU_LUT905L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut905h LUT905H Graphic MMU LUT entry 905 high
@{*/


#define GFXMMU_LUT905H_LO_SHIFT		4
#define GFXMMU_LUT905H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut905h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut906l LUT906L Graphic MMU LUT entry 906 low
@{*/


#define GFXMMU_LUT906L_LVB_SHIFT		16
#define GFXMMU_LUT906L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut906l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT906L_FVB_SHIFT		8
#define GFXMMU_LUT906L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut906l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT906L_EN Enable **/
#define GFXMMU_LUT906L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut906h LUT906H Graphic MMU LUT entry 906 high
@{*/


#define GFXMMU_LUT906H_LO_SHIFT		4
#define GFXMMU_LUT906H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut906h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut907l LUT907L Graphic MMU LUT entry 907 low
@{*/


#define GFXMMU_LUT907L_LVB_SHIFT		16
#define GFXMMU_LUT907L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut907l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT907L_FVB_SHIFT		8
#define GFXMMU_LUT907L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut907l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT907L_EN Enable **/
#define GFXMMU_LUT907L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut907h LUT907H Graphic MMU LUT entry 907 high
@{*/


#define GFXMMU_LUT907H_LO_SHIFT		4
#define GFXMMU_LUT907H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut907h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut908l LUT908L Graphic MMU LUT entry 908 low
@{*/


#define GFXMMU_LUT908L_LVB_SHIFT		16
#define GFXMMU_LUT908L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut908l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT908L_FVB_SHIFT		8
#define GFXMMU_LUT908L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut908l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT908L_EN Enable **/
#define GFXMMU_LUT908L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut908h LUT908H Graphic MMU LUT entry 908 high
@{*/


#define GFXMMU_LUT908H_LO_SHIFT		4
#define GFXMMU_LUT908H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut908h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut909l LUT909L Graphic MMU LUT entry 909 low
@{*/


#define GFXMMU_LUT909L_LVB_SHIFT		16
#define GFXMMU_LUT909L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut909l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT909L_FVB_SHIFT		8
#define GFXMMU_LUT909L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut909l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT909L_EN Enable **/
#define GFXMMU_LUT909L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut909h LUT909H Graphic MMU LUT entry 909 high
@{*/


#define GFXMMU_LUT909H_LO_SHIFT		4
#define GFXMMU_LUT909H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut909h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut910l LUT910L Graphic MMU LUT entry 910 low
@{*/


#define GFXMMU_LUT910L_LVB_SHIFT		16
#define GFXMMU_LUT910L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut910l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT910L_FVB_SHIFT		8
#define GFXMMU_LUT910L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut910l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT910L_EN Enable **/
#define GFXMMU_LUT910L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut910h LUT910H Graphic MMU LUT entry 910 high
@{*/


#define GFXMMU_LUT910H_LO_SHIFT		4
#define GFXMMU_LUT910H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut910h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut911l LUT911L Graphic MMU LUT entry 911 low
@{*/


#define GFXMMU_LUT911L_LVB_SHIFT		16
#define GFXMMU_LUT911L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut911l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT911L_FVB_SHIFT		8
#define GFXMMU_LUT911L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut911l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT911L_EN Enable **/
#define GFXMMU_LUT911L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut911h LUT911H Graphic MMU LUT entry 911 high
@{*/


#define GFXMMU_LUT911H_LO_SHIFT		4
#define GFXMMU_LUT911H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut911h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut912l LUT912L Graphic MMU LUT entry 912 low
@{*/


#define GFXMMU_LUT912L_LVB_SHIFT		16
#define GFXMMU_LUT912L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut912l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT912L_FVB_SHIFT		8
#define GFXMMU_LUT912L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut912l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT912L_EN Enable **/
#define GFXMMU_LUT912L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut912h LUT912H Graphic MMU LUT entry 912 high
@{*/


#define GFXMMU_LUT912H_LO_SHIFT		4
#define GFXMMU_LUT912H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut912h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut913l LUT913L Graphic MMU LUT entry 913 low
@{*/


#define GFXMMU_LUT913L_LVB_SHIFT		16
#define GFXMMU_LUT913L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut913l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT913L_FVB_SHIFT		8
#define GFXMMU_LUT913L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut913l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT913L_EN Enable **/
#define GFXMMU_LUT913L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut913h LUT913H Graphic MMU LUT entry 913 high
@{*/


#define GFXMMU_LUT913H_LO_SHIFT		4
#define GFXMMU_LUT913H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut913h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut914l LUT914L Graphic MMU LUT entry 914 low
@{*/


#define GFXMMU_LUT914L_LVB_SHIFT		16
#define GFXMMU_LUT914L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut914l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT914L_FVB_SHIFT		8
#define GFXMMU_LUT914L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut914l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT914L_EN Enable **/
#define GFXMMU_LUT914L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut914h LUT914H Graphic MMU LUT entry 914 high
@{*/


#define GFXMMU_LUT914H_LO_SHIFT		4
#define GFXMMU_LUT914H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut914h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut915l LUT915L Graphic MMU LUT entry 915 low
@{*/


#define GFXMMU_LUT915L_LVB_SHIFT		16
#define GFXMMU_LUT915L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut915l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT915L_FVB_SHIFT		8
#define GFXMMU_LUT915L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut915l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT915L_EN Enable **/
#define GFXMMU_LUT915L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut915h LUT915H Graphic MMU LUT entry 915 high
@{*/


#define GFXMMU_LUT915H_LO_SHIFT		4
#define GFXMMU_LUT915H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut915h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut916l LUT916L Graphic MMU LUT entry 916 low
@{*/


#define GFXMMU_LUT916L_LVB_SHIFT		16
#define GFXMMU_LUT916L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut916l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT916L_FVB_SHIFT		8
#define GFXMMU_LUT916L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut916l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT916L_EN Enable **/
#define GFXMMU_LUT916L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut916h LUT916H Graphic MMU LUT entry 916 high
@{*/


#define GFXMMU_LUT916H_LO_SHIFT		4
#define GFXMMU_LUT916H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut916h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut917l LUT917L Graphic MMU LUT entry 917 low
@{*/


#define GFXMMU_LUT917L_LVB_SHIFT		16
#define GFXMMU_LUT917L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut917l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT917L_FVB_SHIFT		8
#define GFXMMU_LUT917L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut917l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT917L_EN Enable **/
#define GFXMMU_LUT917L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut917h LUT917H Graphic MMU LUT entry 917 high
@{*/


#define GFXMMU_LUT917H_LO_SHIFT		4
#define GFXMMU_LUT917H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut917h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut918l LUT918L Graphic MMU LUT entry 918 low
@{*/


#define GFXMMU_LUT918L_LVB_SHIFT		16
#define GFXMMU_LUT918L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut918l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT918L_FVB_SHIFT		8
#define GFXMMU_LUT918L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut918l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT918L_EN Enable **/
#define GFXMMU_LUT918L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut918h LUT918H Graphic MMU LUT entry 918 high
@{*/


#define GFXMMU_LUT918H_LO_SHIFT		4
#define GFXMMU_LUT918H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut918h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut919l LUT919L Graphic MMU LUT entry 919 low
@{*/


#define GFXMMU_LUT919L_LVB_SHIFT		16
#define GFXMMU_LUT919L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut919l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT919L_FVB_SHIFT		8
#define GFXMMU_LUT919L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut919l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT919L_EN Enable **/
#define GFXMMU_LUT919L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut919h LUT919H Graphic MMU LUT entry 919 high
@{*/


#define GFXMMU_LUT919H_LO_SHIFT		4
#define GFXMMU_LUT919H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut919h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut920l LUT920L Graphic MMU LUT entry 920 low
@{*/


#define GFXMMU_LUT920L_LVB_SHIFT		16
#define GFXMMU_LUT920L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut920l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT920L_FVB_SHIFT		8
#define GFXMMU_LUT920L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut920l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT920L_EN Enable **/
#define GFXMMU_LUT920L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut920h LUT920H Graphic MMU LUT entry 920 high
@{*/


#define GFXMMU_LUT920H_LO_SHIFT		4
#define GFXMMU_LUT920H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut920h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut921l LUT921L Graphic MMU LUT entry 921 low
@{*/


#define GFXMMU_LUT921L_LVB_SHIFT		16
#define GFXMMU_LUT921L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut921l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT921L_FVB_SHIFT		8
#define GFXMMU_LUT921L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut921l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT921L_EN Enable **/
#define GFXMMU_LUT921L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut921h LUT921H Graphic MMU LUT entry 921 high
@{*/


#define GFXMMU_LUT921H_LO_SHIFT		4
#define GFXMMU_LUT921H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut921h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut922l LUT922L Graphic MMU LUT entry 922 low
@{*/


#define GFXMMU_LUT922L_LVB_SHIFT		16
#define GFXMMU_LUT922L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut922l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT922L_FVB_SHIFT		8
#define GFXMMU_LUT922L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut922l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT922L_EN Enable **/
#define GFXMMU_LUT922L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut922h LUT922H Graphic MMU LUT entry 922 high
@{*/


#define GFXMMU_LUT922H_LO_SHIFT		4
#define GFXMMU_LUT922H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut922h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut923l LUT923L Graphic MMU LUT entry 923 low
@{*/


#define GFXMMU_LUT923L_LVB_SHIFT		16
#define GFXMMU_LUT923L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut923l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT923L_FVB_SHIFT		8
#define GFXMMU_LUT923L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut923l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT923L_EN Enable **/
#define GFXMMU_LUT923L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut923h LUT923H Graphic MMU LUT entry 923 high
@{*/


#define GFXMMU_LUT923H_LO_SHIFT		4
#define GFXMMU_LUT923H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut923h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut924l LUT924L Graphic MMU LUT entry 924 low
@{*/


#define GFXMMU_LUT924L_LVB_SHIFT		16
#define GFXMMU_LUT924L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut924l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT924L_FVB_SHIFT		8
#define GFXMMU_LUT924L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut924l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT924L_EN Enable **/
#define GFXMMU_LUT924L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut924h LUT924H Graphic MMU LUT entry 924 high
@{*/


#define GFXMMU_LUT924H_LO_SHIFT		4
#define GFXMMU_LUT924H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut924h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut925l LUT925L Graphic MMU LUT entry 925 low
@{*/


#define GFXMMU_LUT925L_LVB_SHIFT		16
#define GFXMMU_LUT925L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut925l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT925L_FVB_SHIFT		8
#define GFXMMU_LUT925L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut925l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT925L_EN Enable **/
#define GFXMMU_LUT925L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut925h LUT925H Graphic MMU LUT entry 925 high
@{*/


#define GFXMMU_LUT925H_LO_SHIFT		4
#define GFXMMU_LUT925H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut925h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut926l LUT926L Graphic MMU LUT entry 926 low
@{*/


#define GFXMMU_LUT926L_LVB_SHIFT		16
#define GFXMMU_LUT926L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut926l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT926L_FVB_SHIFT		8
#define GFXMMU_LUT926L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut926l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT926L_EN Enable **/
#define GFXMMU_LUT926L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut926h LUT926H Graphic MMU LUT entry 926 high
@{*/


#define GFXMMU_LUT926H_LO_SHIFT		4
#define GFXMMU_LUT926H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut926h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut927l LUT927L Graphic MMU LUT entry 927 low
@{*/


#define GFXMMU_LUT927L_LVB_SHIFT		16
#define GFXMMU_LUT927L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut927l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT927L_FVB_SHIFT		8
#define GFXMMU_LUT927L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut927l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT927L_EN Enable **/
#define GFXMMU_LUT927L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut927h LUT927H Graphic MMU LUT entry 927 high
@{*/


#define GFXMMU_LUT927H_LO_SHIFT		4
#define GFXMMU_LUT927H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut927h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut928l LUT928L Graphic MMU LUT entry 928 low
@{*/


#define GFXMMU_LUT928L_LVB_SHIFT		16
#define GFXMMU_LUT928L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut928l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT928L_FVB_SHIFT		8
#define GFXMMU_LUT928L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut928l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT928L_EN Enable **/
#define GFXMMU_LUT928L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut928h LUT928H Graphic MMU LUT entry 928 high
@{*/


#define GFXMMU_LUT928H_LO_SHIFT		4
#define GFXMMU_LUT928H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut928h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut929l LUT929L Graphic MMU LUT entry 929 low
@{*/


#define GFXMMU_LUT929L_LVB_SHIFT		16
#define GFXMMU_LUT929L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut929l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT929L_FVB_SHIFT		8
#define GFXMMU_LUT929L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut929l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT929L_EN Enable **/
#define GFXMMU_LUT929L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut929h LUT929H Graphic MMU LUT entry 929 high
@{*/


#define GFXMMU_LUT929H_LO_SHIFT		4
#define GFXMMU_LUT929H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut929h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut930l LUT930L Graphic MMU LUT entry 930 low
@{*/


#define GFXMMU_LUT930L_LVB_SHIFT		16
#define GFXMMU_LUT930L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut930l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT930L_FVB_SHIFT		8
#define GFXMMU_LUT930L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut930l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT930L_EN Enable **/
#define GFXMMU_LUT930L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut930h LUT930H Graphic MMU LUT entry 930 high
@{*/


#define GFXMMU_LUT930H_LO_SHIFT		4
#define GFXMMU_LUT930H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut930h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut931l LUT931L Graphic MMU LUT entry 931 low
@{*/


#define GFXMMU_LUT931L_LVB_SHIFT		16
#define GFXMMU_LUT931L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut931l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT931L_FVB_SHIFT		8
#define GFXMMU_LUT931L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut931l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT931L_EN Enable **/
#define GFXMMU_LUT931L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut931h LUT931H Graphic MMU LUT entry 931 high
@{*/


#define GFXMMU_LUT931H_LO_SHIFT		4
#define GFXMMU_LUT931H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut931h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut932l LUT932L Graphic MMU LUT entry 932 low
@{*/


#define GFXMMU_LUT932L_LVB_SHIFT		16
#define GFXMMU_LUT932L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut932l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT932L_FVB_SHIFT		8
#define GFXMMU_LUT932L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut932l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT932L_EN Enable **/
#define GFXMMU_LUT932L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut932h LUT932H Graphic MMU LUT entry 932 high
@{*/


#define GFXMMU_LUT932H_LO_SHIFT		4
#define GFXMMU_LUT932H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut932h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut933l LUT933L Graphic MMU LUT entry 933 low
@{*/


#define GFXMMU_LUT933L_LVB_SHIFT		16
#define GFXMMU_LUT933L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut933l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT933L_FVB_SHIFT		8
#define GFXMMU_LUT933L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut933l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT933L_EN Enable **/
#define GFXMMU_LUT933L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut933h LUT933H Graphic MMU LUT entry 933 high
@{*/


#define GFXMMU_LUT933H_LO_SHIFT		4
#define GFXMMU_LUT933H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut933h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut934l LUT934L Graphic MMU LUT entry 934 low
@{*/


#define GFXMMU_LUT934L_LVB_SHIFT		16
#define GFXMMU_LUT934L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut934l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT934L_FVB_SHIFT		8
#define GFXMMU_LUT934L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut934l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT934L_EN Enable **/
#define GFXMMU_LUT934L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut934h LUT934H Graphic MMU LUT entry 934 high
@{*/


#define GFXMMU_LUT934H_LO_SHIFT		4
#define GFXMMU_LUT934H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut934h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut935l LUT935L Graphic MMU LUT entry 935 low
@{*/


#define GFXMMU_LUT935L_LVB_SHIFT		16
#define GFXMMU_LUT935L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut935l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT935L_FVB_SHIFT		8
#define GFXMMU_LUT935L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut935l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT935L_EN Enable **/
#define GFXMMU_LUT935L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut935h LUT935H Graphic MMU LUT entry 935 high
@{*/


#define GFXMMU_LUT935H_LO_SHIFT		4
#define GFXMMU_LUT935H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut935h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut936l LUT936L Graphic MMU LUT entry 936 low
@{*/


#define GFXMMU_LUT936L_LVB_SHIFT		16
#define GFXMMU_LUT936L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut936l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT936L_FVB_SHIFT		8
#define GFXMMU_LUT936L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut936l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT936L_EN Enable **/
#define GFXMMU_LUT936L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut936h LUT936H Graphic MMU LUT entry 936 high
@{*/


#define GFXMMU_LUT936H_LO_SHIFT		4
#define GFXMMU_LUT936H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut936h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut937l LUT937L Graphic MMU LUT entry 937 low
@{*/


#define GFXMMU_LUT937L_LVB_SHIFT		16
#define GFXMMU_LUT937L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut937l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT937L_FVB_SHIFT		8
#define GFXMMU_LUT937L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut937l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT937L_EN Enable **/
#define GFXMMU_LUT937L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut937h LUT937H Graphic MMU LUT entry 937 high
@{*/


#define GFXMMU_LUT937H_LO_SHIFT		4
#define GFXMMU_LUT937H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut937h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut938l LUT938L Graphic MMU LUT entry 938 low
@{*/


#define GFXMMU_LUT938L_LVB_SHIFT		16
#define GFXMMU_LUT938L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut938l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT938L_FVB_SHIFT		8
#define GFXMMU_LUT938L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut938l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT938L_EN Enable **/
#define GFXMMU_LUT938L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut938h LUT938H Graphic MMU LUT entry 938 high
@{*/


#define GFXMMU_LUT938H_LO_SHIFT		4
#define GFXMMU_LUT938H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut938h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut939l LUT939L Graphic MMU LUT entry 939 low
@{*/


#define GFXMMU_LUT939L_LVB_SHIFT		16
#define GFXMMU_LUT939L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut939l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT939L_FVB_SHIFT		8
#define GFXMMU_LUT939L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut939l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT939L_EN Enable **/
#define GFXMMU_LUT939L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut939h LUT939H Graphic MMU LUT entry 939 high
@{*/


#define GFXMMU_LUT939H_LO_SHIFT		4
#define GFXMMU_LUT939H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut939h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut940l LUT940L Graphic MMU LUT entry 940 low
@{*/


#define GFXMMU_LUT940L_LVB_SHIFT		16
#define GFXMMU_LUT940L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut940l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT940L_FVB_SHIFT		8
#define GFXMMU_LUT940L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut940l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT940L_EN Enable **/
#define GFXMMU_LUT940L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut940h LUT940H Graphic MMU LUT entry 940 high
@{*/


#define GFXMMU_LUT940H_LO_SHIFT		4
#define GFXMMU_LUT940H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut940h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut941l LUT941L Graphic MMU LUT entry 941 low
@{*/


#define GFXMMU_LUT941L_LVB_SHIFT		16
#define GFXMMU_LUT941L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut941l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT941L_FVB_SHIFT		8
#define GFXMMU_LUT941L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut941l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT941L_EN Enable **/
#define GFXMMU_LUT941L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut941h LUT941H Graphic MMU LUT entry 941 high
@{*/


#define GFXMMU_LUT941H_LO_SHIFT		4
#define GFXMMU_LUT941H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut941h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut942l LUT942L Graphic MMU LUT entry 942 low
@{*/


#define GFXMMU_LUT942L_LVB_SHIFT		16
#define GFXMMU_LUT942L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut942l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT942L_FVB_SHIFT		8
#define GFXMMU_LUT942L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut942l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT942L_EN Enable **/
#define GFXMMU_LUT942L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut942h LUT942H Graphic MMU LUT entry 942 high
@{*/


#define GFXMMU_LUT942H_LO_SHIFT		4
#define GFXMMU_LUT942H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut942h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut943l LUT943L Graphic MMU LUT entry 943 low
@{*/


#define GFXMMU_LUT943L_LVB_SHIFT		16
#define GFXMMU_LUT943L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut943l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT943L_FVB_SHIFT		8
#define GFXMMU_LUT943L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut943l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT943L_EN Enable **/
#define GFXMMU_LUT943L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut943h LUT943H Graphic MMU LUT entry 943 high
@{*/


#define GFXMMU_LUT943H_LO_SHIFT		4
#define GFXMMU_LUT943H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut943h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut944l LUT944L Graphic MMU LUT entry 944 low
@{*/


#define GFXMMU_LUT944L_LVB_SHIFT		16
#define GFXMMU_LUT944L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut944l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT944L_FVB_SHIFT		8
#define GFXMMU_LUT944L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut944l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT944L_EN Enable **/
#define GFXMMU_LUT944L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut944h LUT944H Graphic MMU LUT entry 944 high
@{*/


#define GFXMMU_LUT944H_LO_SHIFT		4
#define GFXMMU_LUT944H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut944h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut945l LUT945L Graphic MMU LUT entry 945 low
@{*/


#define GFXMMU_LUT945L_LVB_SHIFT		16
#define GFXMMU_LUT945L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut945l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT945L_FVB_SHIFT		8
#define GFXMMU_LUT945L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut945l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT945L_EN Enable **/
#define GFXMMU_LUT945L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut945h LUT945H Graphic MMU LUT entry 945 high
@{*/


#define GFXMMU_LUT945H_LO_SHIFT		4
#define GFXMMU_LUT945H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut945h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut946l LUT946L Graphic MMU LUT entry 946 low
@{*/


#define GFXMMU_LUT946L_LVB_SHIFT		16
#define GFXMMU_LUT946L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut946l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT946L_FVB_SHIFT		8
#define GFXMMU_LUT946L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut946l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT946L_EN Enable **/
#define GFXMMU_LUT946L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut946h LUT946H Graphic MMU LUT entry 946 high
@{*/


#define GFXMMU_LUT946H_LO_SHIFT		4
#define GFXMMU_LUT946H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut946h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut947l LUT947L Graphic MMU LUT entry 947 low
@{*/


#define GFXMMU_LUT947L_LVB_SHIFT		16
#define GFXMMU_LUT947L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut947l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT947L_FVB_SHIFT		8
#define GFXMMU_LUT947L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut947l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT947L_EN Enable **/
#define GFXMMU_LUT947L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut947h LUT947H Graphic MMU LUT entry 947 high
@{*/


#define GFXMMU_LUT947H_LO_SHIFT		4
#define GFXMMU_LUT947H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut947h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut948l LUT948L Graphic MMU LUT entry 948 low
@{*/


#define GFXMMU_LUT948L_LVB_SHIFT		16
#define GFXMMU_LUT948L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut948l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT948L_FVB_SHIFT		8
#define GFXMMU_LUT948L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut948l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT948L_EN Enable **/
#define GFXMMU_LUT948L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut948h LUT948H Graphic MMU LUT entry 948 high
@{*/


#define GFXMMU_LUT948H_LO_SHIFT		4
#define GFXMMU_LUT948H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut948h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut949l LUT949L Graphic MMU LUT entry 949 low
@{*/


#define GFXMMU_LUT949L_LVB_SHIFT		16
#define GFXMMU_LUT949L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut949l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT949L_FVB_SHIFT		8
#define GFXMMU_LUT949L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut949l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT949L_EN Enable **/
#define GFXMMU_LUT949L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut949h LUT949H Graphic MMU LUT entry 949 high
@{*/


#define GFXMMU_LUT949H_LO_SHIFT		4
#define GFXMMU_LUT949H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut949h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut950l LUT950L Graphic MMU LUT entry 950 low
@{*/


#define GFXMMU_LUT950L_LVB_SHIFT		16
#define GFXMMU_LUT950L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut950l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT950L_FVB_SHIFT		8
#define GFXMMU_LUT950L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut950l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT950L_EN Enable **/
#define GFXMMU_LUT950L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut950h LUT950H Graphic MMU LUT entry 950 high
@{*/


#define GFXMMU_LUT950H_LO_SHIFT		4
#define GFXMMU_LUT950H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut950h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut951l LUT951L Graphic MMU LUT entry 951 low
@{*/


#define GFXMMU_LUT951L_LVB_SHIFT		16
#define GFXMMU_LUT951L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut951l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT951L_FVB_SHIFT		8
#define GFXMMU_LUT951L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut951l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT951L_EN Enable **/
#define GFXMMU_LUT951L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut951h LUT951H Graphic MMU LUT entry 951 high
@{*/


#define GFXMMU_LUT951H_LO_SHIFT		4
#define GFXMMU_LUT951H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut951h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut952l LUT952L Graphic MMU LUT entry 952 low
@{*/


#define GFXMMU_LUT952L_LVB_SHIFT		16
#define GFXMMU_LUT952L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut952l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT952L_FVB_SHIFT		8
#define GFXMMU_LUT952L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut952l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT952L_EN Enable **/
#define GFXMMU_LUT952L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut952h LUT952H Graphic MMU LUT entry 952 high
@{*/


#define GFXMMU_LUT952H_LO_SHIFT		4
#define GFXMMU_LUT952H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut952h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut953l LUT953L Graphic MMU LUT entry 953 low
@{*/


#define GFXMMU_LUT953L_LVB_SHIFT		16
#define GFXMMU_LUT953L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut953l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT953L_FVB_SHIFT		8
#define GFXMMU_LUT953L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut953l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT953L_EN Enable **/
#define GFXMMU_LUT953L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut953h LUT953H Graphic MMU LUT entry 953 high
@{*/


#define GFXMMU_LUT953H_LO_SHIFT		4
#define GFXMMU_LUT953H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut953h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut954l LUT954L Graphic MMU LUT entry 954 low
@{*/


#define GFXMMU_LUT954L_LVB_SHIFT		16
#define GFXMMU_LUT954L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut954l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT954L_FVB_SHIFT		8
#define GFXMMU_LUT954L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut954l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT954L_EN Enable **/
#define GFXMMU_LUT954L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut954h LUT954H Graphic MMU LUT entry 954 high
@{*/


#define GFXMMU_LUT954H_LO_SHIFT		4
#define GFXMMU_LUT954H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut954h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut955l LUT955L Graphic MMU LUT entry 955 low
@{*/


#define GFXMMU_LUT955L_LVB_SHIFT		16
#define GFXMMU_LUT955L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut955l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT955L_FVB_SHIFT		8
#define GFXMMU_LUT955L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut955l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT955L_EN Enable **/
#define GFXMMU_LUT955L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut955h LUT955H Graphic MMU LUT entry 955 high
@{*/


#define GFXMMU_LUT955H_LO_SHIFT		4
#define GFXMMU_LUT955H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut955h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut956l LUT956L Graphic MMU LUT entry 956 low
@{*/


#define GFXMMU_LUT956L_LVB_SHIFT		16
#define GFXMMU_LUT956L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut956l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT956L_FVB_SHIFT		8
#define GFXMMU_LUT956L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut956l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT956L_EN Enable **/
#define GFXMMU_LUT956L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut956h LUT956H Graphic MMU LUT entry 956 high
@{*/


#define GFXMMU_LUT956H_LO_SHIFT		4
#define GFXMMU_LUT956H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut956h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut957l LUT957L Graphic MMU LUT entry 957 low
@{*/


#define GFXMMU_LUT957L_LVB_SHIFT		16
#define GFXMMU_LUT957L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut957l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT957L_FVB_SHIFT		8
#define GFXMMU_LUT957L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut957l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT957L_EN Enable **/
#define GFXMMU_LUT957L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut957h LUT957H Graphic MMU LUT entry 957 high
@{*/


#define GFXMMU_LUT957H_LO_SHIFT		4
#define GFXMMU_LUT957H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut957h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut958l LUT958L Graphic MMU LUT entry 958 low
@{*/


#define GFXMMU_LUT958L_LVB_SHIFT		16
#define GFXMMU_LUT958L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut958l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT958L_FVB_SHIFT		8
#define GFXMMU_LUT958L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut958l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT958L_EN Enable **/
#define GFXMMU_LUT958L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut958h LUT958H Graphic MMU LUT entry 958 high
@{*/


#define GFXMMU_LUT958H_LO_SHIFT		4
#define GFXMMU_LUT958H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut958h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut959l LUT959L Graphic MMU LUT entry 959 low
@{*/


#define GFXMMU_LUT959L_LVB_SHIFT		16
#define GFXMMU_LUT959L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut959l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT959L_FVB_SHIFT		8
#define GFXMMU_LUT959L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut959l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT959L_EN Enable **/
#define GFXMMU_LUT959L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut959h LUT959H Graphic MMU LUT entry 959 high
@{*/


#define GFXMMU_LUT959H_LO_SHIFT		4
#define GFXMMU_LUT959H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut959h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut960l LUT960L Graphic MMU LUT entry 960 low
@{*/


#define GFXMMU_LUT960L_LVB_SHIFT		16
#define GFXMMU_LUT960L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut960l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT960L_FVB_SHIFT		8
#define GFXMMU_LUT960L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut960l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT960L_EN Enable **/
#define GFXMMU_LUT960L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut960h LUT960H Graphic MMU LUT entry 960 high
@{*/


#define GFXMMU_LUT960H_LO_SHIFT		4
#define GFXMMU_LUT960H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut960h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut961l LUT961L Graphic MMU LUT entry 961 low
@{*/


#define GFXMMU_LUT961L_LVB_SHIFT		16
#define GFXMMU_LUT961L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut961l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT961L_FVB_SHIFT		8
#define GFXMMU_LUT961L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut961l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT961L_EN Enable **/
#define GFXMMU_LUT961L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut961h LUT961H Graphic MMU LUT entry 961 high
@{*/


#define GFXMMU_LUT961H_LO_SHIFT		4
#define GFXMMU_LUT961H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut961h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut962l LUT962L Graphic MMU LUT entry 962 low
@{*/


#define GFXMMU_LUT962L_LVB_SHIFT		16
#define GFXMMU_LUT962L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut962l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT962L_FVB_SHIFT		8
#define GFXMMU_LUT962L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut962l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT962L_EN Enable **/
#define GFXMMU_LUT962L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut962h LUT962H Graphic MMU LUT entry 962 high
@{*/


#define GFXMMU_LUT962H_LO_SHIFT		4
#define GFXMMU_LUT962H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut962h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut963l LUT963L Graphic MMU LUT entry 963 low
@{*/


#define GFXMMU_LUT963L_LVB_SHIFT		16
#define GFXMMU_LUT963L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut963l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT963L_FVB_SHIFT		8
#define GFXMMU_LUT963L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut963l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT963L_EN Enable **/
#define GFXMMU_LUT963L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut963h LUT963H Graphic MMU LUT entry 963 high
@{*/


#define GFXMMU_LUT963H_LO_SHIFT		4
#define GFXMMU_LUT963H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut963h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut964l LUT964L Graphic MMU LUT entry 964 low
@{*/


#define GFXMMU_LUT964L_LVB_SHIFT		16
#define GFXMMU_LUT964L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut964l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT964L_FVB_SHIFT		8
#define GFXMMU_LUT964L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut964l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT964L_EN Enable **/
#define GFXMMU_LUT964L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut964h LUT964H Graphic MMU LUT entry 964 high
@{*/


#define GFXMMU_LUT964H_LO_SHIFT		4
#define GFXMMU_LUT964H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut964h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut965l LUT965L Graphic MMU LUT entry 965 low
@{*/


#define GFXMMU_LUT965L_LVB_SHIFT		16
#define GFXMMU_LUT965L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut965l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT965L_FVB_SHIFT		8
#define GFXMMU_LUT965L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut965l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT965L_EN Enable **/
#define GFXMMU_LUT965L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut965h LUT965H Graphic MMU LUT entry 965 high
@{*/


#define GFXMMU_LUT965H_LO_SHIFT		4
#define GFXMMU_LUT965H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut965h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut966l LUT966L Graphic MMU LUT entry 966 low
@{*/


#define GFXMMU_LUT966L_LVB_SHIFT		16
#define GFXMMU_LUT966L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut966l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT966L_FVB_SHIFT		8
#define GFXMMU_LUT966L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut966l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT966L_EN Enable **/
#define GFXMMU_LUT966L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut966h LUT966H Graphic MMU LUT entry 966 high
@{*/


#define GFXMMU_LUT966H_LO_SHIFT		4
#define GFXMMU_LUT966H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut966h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut967l LUT967L Graphic MMU LUT entry 967 low
@{*/


#define GFXMMU_LUT967L_LVB_SHIFT		16
#define GFXMMU_LUT967L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut967l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT967L_FVB_SHIFT		8
#define GFXMMU_LUT967L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut967l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT967L_EN Enable **/
#define GFXMMU_LUT967L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut967h LUT967H Graphic MMU LUT entry 967 high
@{*/


#define GFXMMU_LUT967H_LO_SHIFT		4
#define GFXMMU_LUT967H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut967h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut968l LUT968L Graphic MMU LUT entry 968 low
@{*/


#define GFXMMU_LUT968L_LVB_SHIFT		16
#define GFXMMU_LUT968L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut968l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT968L_FVB_SHIFT		8
#define GFXMMU_LUT968L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut968l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT968L_EN Enable **/
#define GFXMMU_LUT968L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut968h LUT968H Graphic MMU LUT entry 968 high
@{*/


#define GFXMMU_LUT968H_LO_SHIFT		4
#define GFXMMU_LUT968H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut968h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut969l LUT969L Graphic MMU LUT entry 969 low
@{*/


#define GFXMMU_LUT969L_LVB_SHIFT		16
#define GFXMMU_LUT969L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut969l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT969L_FVB_SHIFT		8
#define GFXMMU_LUT969L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut969l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT969L_EN Enable **/
#define GFXMMU_LUT969L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut969h LUT969H Graphic MMU LUT entry 969 high
@{*/


#define GFXMMU_LUT969H_LO_SHIFT		4
#define GFXMMU_LUT969H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut969h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut970l LUT970L Graphic MMU LUT entry 970 low
@{*/


#define GFXMMU_LUT970L_LVB_SHIFT		16
#define GFXMMU_LUT970L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut970l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT970L_FVB_SHIFT		8
#define GFXMMU_LUT970L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut970l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT970L_EN Enable **/
#define GFXMMU_LUT970L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut970h LUT970H Graphic MMU LUT entry 970 high
@{*/


#define GFXMMU_LUT970H_LO_SHIFT		4
#define GFXMMU_LUT970H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut970h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut971l LUT971L Graphic MMU LUT entry 971 low
@{*/


#define GFXMMU_LUT971L_LVB_SHIFT		16
#define GFXMMU_LUT971L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut971l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT971L_FVB_SHIFT		8
#define GFXMMU_LUT971L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut971l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT971L_EN Enable **/
#define GFXMMU_LUT971L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut971h LUT971H Graphic MMU LUT entry 971 high
@{*/


#define GFXMMU_LUT971H_LO_SHIFT		4
#define GFXMMU_LUT971H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut971h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut972l LUT972L Graphic MMU LUT entry 972 low
@{*/


#define GFXMMU_LUT972L_LVB_SHIFT		16
#define GFXMMU_LUT972L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut972l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT972L_FVB_SHIFT		8
#define GFXMMU_LUT972L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut972l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT972L_EN Enable **/
#define GFXMMU_LUT972L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut972h LUT972H Graphic MMU LUT entry 972 high
@{*/


#define GFXMMU_LUT972H_LO_SHIFT		4
#define GFXMMU_LUT972H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut972h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut973l LUT973L Graphic MMU LUT entry 973 low
@{*/


#define GFXMMU_LUT973L_LVB_SHIFT		16
#define GFXMMU_LUT973L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut973l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT973L_FVB_SHIFT		8
#define GFXMMU_LUT973L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut973l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT973L_EN Enable **/
#define GFXMMU_LUT973L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut973h LUT973H Graphic MMU LUT entry 973 high
@{*/


#define GFXMMU_LUT973H_LO_SHIFT		4
#define GFXMMU_LUT973H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut973h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut974l LUT974L Graphic MMU LUT entry 974 low
@{*/


#define GFXMMU_LUT974L_LVB_SHIFT		16
#define GFXMMU_LUT974L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut974l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT974L_FVB_SHIFT		8
#define GFXMMU_LUT974L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut974l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT974L_EN Enable **/
#define GFXMMU_LUT974L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut974h LUT974H Graphic MMU LUT entry 974 high
@{*/


#define GFXMMU_LUT974H_LO_SHIFT		4
#define GFXMMU_LUT974H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut974h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut975l LUT975L Graphic MMU LUT entry 975 low
@{*/


#define GFXMMU_LUT975L_LVB_SHIFT		16
#define GFXMMU_LUT975L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut975l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT975L_FVB_SHIFT		8
#define GFXMMU_LUT975L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut975l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT975L_EN Enable **/
#define GFXMMU_LUT975L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut975h LUT975H Graphic MMU LUT entry 975 high
@{*/


#define GFXMMU_LUT975H_LO_SHIFT		4
#define GFXMMU_LUT975H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut975h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut976l LUT976L Graphic MMU LUT entry 976 low
@{*/


#define GFXMMU_LUT976L_LVB_SHIFT		16
#define GFXMMU_LUT976L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut976l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT976L_FVB_SHIFT		8
#define GFXMMU_LUT976L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut976l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT976L_EN Enable **/
#define GFXMMU_LUT976L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut976h LUT976H Graphic MMU LUT entry 976 high
@{*/


#define GFXMMU_LUT976H_LO_SHIFT		4
#define GFXMMU_LUT976H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut976h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut977l LUT977L Graphic MMU LUT entry 977 low
@{*/


#define GFXMMU_LUT977L_LVB_SHIFT		16
#define GFXMMU_LUT977L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut977l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT977L_FVB_SHIFT		8
#define GFXMMU_LUT977L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut977l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT977L_EN Enable **/
#define GFXMMU_LUT977L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut977h LUT977H Graphic MMU LUT entry 977 high
@{*/


#define GFXMMU_LUT977H_LO_SHIFT		4
#define GFXMMU_LUT977H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut977h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut978l LUT978L Graphic MMU LUT entry 978 low
@{*/


#define GFXMMU_LUT978L_LVB_SHIFT		16
#define GFXMMU_LUT978L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut978l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT978L_FVB_SHIFT		8
#define GFXMMU_LUT978L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut978l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT978L_EN Enable **/
#define GFXMMU_LUT978L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut978h LUT978H Graphic MMU LUT entry 978 high
@{*/


#define GFXMMU_LUT978H_LO_SHIFT		4
#define GFXMMU_LUT978H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut978h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut979l LUT979L Graphic MMU LUT entry 979 low
@{*/


#define GFXMMU_LUT979L_LVB_SHIFT		16
#define GFXMMU_LUT979L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut979l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT979L_FVB_SHIFT		8
#define GFXMMU_LUT979L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut979l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT979L_EN Enable **/
#define GFXMMU_LUT979L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut979h LUT979H Graphic MMU LUT entry 979 high
@{*/


#define GFXMMU_LUT979H_LO_SHIFT		4
#define GFXMMU_LUT979H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut979h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut980l LUT980L Graphic MMU LUT entry 980 low
@{*/


#define GFXMMU_LUT980L_LVB_SHIFT		16
#define GFXMMU_LUT980L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut980l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT980L_FVB_SHIFT		8
#define GFXMMU_LUT980L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut980l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT980L_EN Enable **/
#define GFXMMU_LUT980L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut980h LUT980H Graphic MMU LUT entry 980 high
@{*/


#define GFXMMU_LUT980H_LO_SHIFT		4
#define GFXMMU_LUT980H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut980h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut981l LUT981L Graphic MMU LUT entry 981 low
@{*/


#define GFXMMU_LUT981L_LVB_SHIFT		16
#define GFXMMU_LUT981L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut981l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT981L_FVB_SHIFT		8
#define GFXMMU_LUT981L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut981l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT981L_EN Enable **/
#define GFXMMU_LUT981L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut981h LUT981H Graphic MMU LUT entry 981 high
@{*/


#define GFXMMU_LUT981H_LO_SHIFT		4
#define GFXMMU_LUT981H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut981h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut982l LUT982L Graphic MMU LUT entry 982 low
@{*/


#define GFXMMU_LUT982L_LVB_SHIFT		16
#define GFXMMU_LUT982L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut982l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT982L_FVB_SHIFT		8
#define GFXMMU_LUT982L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut982l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT982L_EN Enable **/
#define GFXMMU_LUT982L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut982h LUT982H Graphic MMU LUT entry 982 high
@{*/


#define GFXMMU_LUT982H_LO_SHIFT		4
#define GFXMMU_LUT982H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut982h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut983l LUT983L Graphic MMU LUT entry 983 low
@{*/


#define GFXMMU_LUT983L_LVB_SHIFT		16
#define GFXMMU_LUT983L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut983l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT983L_FVB_SHIFT		8
#define GFXMMU_LUT983L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut983l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT983L_EN Enable **/
#define GFXMMU_LUT983L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut983h LUT983H Graphic MMU LUT entry 983 high
@{*/


#define GFXMMU_LUT983H_LO_SHIFT		4
#define GFXMMU_LUT983H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut983h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut984l LUT984L Graphic MMU LUT entry 984 low
@{*/


#define GFXMMU_LUT984L_LVB_SHIFT		16
#define GFXMMU_LUT984L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut984l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT984L_FVB_SHIFT		8
#define GFXMMU_LUT984L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut984l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT984L_EN Enable **/
#define GFXMMU_LUT984L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut984h LUT984H Graphic MMU LUT entry 984 high
@{*/


#define GFXMMU_LUT984H_LO_SHIFT		4
#define GFXMMU_LUT984H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut984h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut985l LUT985L Graphic MMU LUT entry 985 low
@{*/


#define GFXMMU_LUT985L_LVB_SHIFT		16
#define GFXMMU_LUT985L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut985l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT985L_FVB_SHIFT		8
#define GFXMMU_LUT985L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut985l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT985L_EN Enable **/
#define GFXMMU_LUT985L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut985h LUT985H Graphic MMU LUT entry 985 high
@{*/


#define GFXMMU_LUT985H_LO_SHIFT		4
#define GFXMMU_LUT985H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut985h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut986l LUT986L Graphic MMU LUT entry 986 low
@{*/


#define GFXMMU_LUT986L_LVB_SHIFT		16
#define GFXMMU_LUT986L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut986l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT986L_FVB_SHIFT		8
#define GFXMMU_LUT986L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut986l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT986L_EN Enable **/
#define GFXMMU_LUT986L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut986h LUT986H Graphic MMU LUT entry 986 high
@{*/


#define GFXMMU_LUT986H_LO_SHIFT		4
#define GFXMMU_LUT986H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut986h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut987l LUT987L Graphic MMU LUT entry 987 low
@{*/


#define GFXMMU_LUT987L_LVB_SHIFT		16
#define GFXMMU_LUT987L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut987l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT987L_FVB_SHIFT		8
#define GFXMMU_LUT987L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut987l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT987L_EN Enable **/
#define GFXMMU_LUT987L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut987h LUT987H Graphic MMU LUT entry 987 high
@{*/


#define GFXMMU_LUT987H_LO_SHIFT		4
#define GFXMMU_LUT987H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut987h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut988l LUT988L Graphic MMU LUT entry 988 low
@{*/


#define GFXMMU_LUT988L_LVB_SHIFT		16
#define GFXMMU_LUT988L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut988l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT988L_FVB_SHIFT		8
#define GFXMMU_LUT988L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut988l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT988L_EN Enable **/
#define GFXMMU_LUT988L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut988h LUT988H Graphic MMU LUT entry 988 high
@{*/


#define GFXMMU_LUT988H_LO_SHIFT		4
#define GFXMMU_LUT988H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut988h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut989l LUT989L Graphic MMU LUT entry 989 low
@{*/


#define GFXMMU_LUT989L_LVB_SHIFT		16
#define GFXMMU_LUT989L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut989l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT989L_FVB_SHIFT		8
#define GFXMMU_LUT989L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut989l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT989L_EN Enable **/
#define GFXMMU_LUT989L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut989h LUT989H Graphic MMU LUT entry 989 high
@{*/


#define GFXMMU_LUT989H_LO_SHIFT		4
#define GFXMMU_LUT989H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut989h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut990l LUT990L Graphic MMU LUT entry 990 low
@{*/


#define GFXMMU_LUT990L_LVB_SHIFT		16
#define GFXMMU_LUT990L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut990l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT990L_FVB_SHIFT		8
#define GFXMMU_LUT990L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut990l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT990L_EN Enable **/
#define GFXMMU_LUT990L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut990h LUT990H Graphic MMU LUT entry 990 high
@{*/


#define GFXMMU_LUT990H_LO_SHIFT		4
#define GFXMMU_LUT990H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut990h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut991l LUT991L Graphic MMU LUT entry 991 low
@{*/


#define GFXMMU_LUT991L_LVB_SHIFT		16
#define GFXMMU_LUT991L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut991l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT991L_FVB_SHIFT		8
#define GFXMMU_LUT991L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut991l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT991L_EN Enable **/
#define GFXMMU_LUT991L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut991h LUT991H Graphic MMU LUT entry 991 high
@{*/


#define GFXMMU_LUT991H_LO_SHIFT		4
#define GFXMMU_LUT991H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut991h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut992l LUT992L Graphic MMU LUT entry 992 low
@{*/


#define GFXMMU_LUT992L_LVB_SHIFT		16
#define GFXMMU_LUT992L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut992l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT992L_FVB_SHIFT		8
#define GFXMMU_LUT992L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut992l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT992L_EN Enable **/
#define GFXMMU_LUT992L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut992h LUT992H Graphic MMU LUT entry 992 high
@{*/


#define GFXMMU_LUT992H_LO_SHIFT		4
#define GFXMMU_LUT992H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut992h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut993l LUT993L Graphic MMU LUT entry 993 low
@{*/


#define GFXMMU_LUT993L_LVB_SHIFT		16
#define GFXMMU_LUT993L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut993l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT993L_FVB_SHIFT		8
#define GFXMMU_LUT993L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut993l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT993L_EN Enable **/
#define GFXMMU_LUT993L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut993h LUT993H Graphic MMU LUT entry 993 high
@{*/


#define GFXMMU_LUT993H_LO_SHIFT		4
#define GFXMMU_LUT993H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut993h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut994l LUT994L Graphic MMU LUT entry 994 low
@{*/


#define GFXMMU_LUT994L_LVB_SHIFT		16
#define GFXMMU_LUT994L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut994l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT994L_FVB_SHIFT		8
#define GFXMMU_LUT994L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut994l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT994L_EN Enable **/
#define GFXMMU_LUT994L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut994h LUT994H Graphic MMU LUT entry 994 high
@{*/


#define GFXMMU_LUT994H_LO_SHIFT		4
#define GFXMMU_LUT994H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut994h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut995l LUT995L Graphic MMU LUT entry 995 low
@{*/


#define GFXMMU_LUT995L_LVB_SHIFT		16
#define GFXMMU_LUT995L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut995l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT995L_FVB_SHIFT		8
#define GFXMMU_LUT995L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut995l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT995L_EN Enable **/
#define GFXMMU_LUT995L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut995h LUT995H Graphic MMU LUT entry 995 high
@{*/


#define GFXMMU_LUT995H_LO_SHIFT		4
#define GFXMMU_LUT995H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut995h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut996l LUT996L Graphic MMU LUT entry 996 low
@{*/


#define GFXMMU_LUT996L_LVB_SHIFT		16
#define GFXMMU_LUT996L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut996l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT996L_FVB_SHIFT		8
#define GFXMMU_LUT996L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut996l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT996L_EN Enable **/
#define GFXMMU_LUT996L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut996h LUT996H Graphic MMU LUT entry 996 high
@{*/


#define GFXMMU_LUT996H_LO_SHIFT		4
#define GFXMMU_LUT996H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut996h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut997l LUT997L Graphic MMU LUT entry 997 low
@{*/


#define GFXMMU_LUT997L_LVB_SHIFT		16
#define GFXMMU_LUT997L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut997l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT997L_FVB_SHIFT		8
#define GFXMMU_LUT997L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut997l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT997L_EN Enable **/
#define GFXMMU_LUT997L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut997h LUT997H Graphic MMU LUT entry 997 high
@{*/


#define GFXMMU_LUT997H_LO_SHIFT		4
#define GFXMMU_LUT997H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut997h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut998l LUT998L Graphic MMU LUT entry 998 low
@{*/


#define GFXMMU_LUT998L_LVB_SHIFT		16
#define GFXMMU_LUT998L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut998l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT998L_FVB_SHIFT		8
#define GFXMMU_LUT998L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut998l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT998L_EN Enable **/
#define GFXMMU_LUT998L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut998h LUT998H Graphic MMU LUT entry 998 high
@{*/


#define GFXMMU_LUT998H_LO_SHIFT		4
#define GFXMMU_LUT998H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut998h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut999l LUT999L Graphic MMU LUT entry 999 low
@{*/


#define GFXMMU_LUT999L_LVB_SHIFT		16
#define GFXMMU_LUT999L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut999l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT999L_FVB_SHIFT		8
#define GFXMMU_LUT999L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut999l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT999L_EN Enable **/
#define GFXMMU_LUT999L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut999h LUT999H Graphic MMU LUT entry 999 high
@{*/


#define GFXMMU_LUT999H_LO_SHIFT		4
#define GFXMMU_LUT999H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut999h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1000l LUT1000L Graphic MMU LUT entry 1000 low
@{*/


#define GFXMMU_LUT1000L_LVB_SHIFT		16
#define GFXMMU_LUT1000L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1000l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1000L_FVB_SHIFT		8
#define GFXMMU_LUT1000L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1000l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1000L_EN Enable **/
#define GFXMMU_LUT1000L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1000h LUT1000H Graphic MMU LUT entry 1000 high
@{*/


#define GFXMMU_LUT1000H_LO_SHIFT		4
#define GFXMMU_LUT1000H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1000h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1001l LUT1001L Graphic MMU LUT entry 1001 low
@{*/


#define GFXMMU_LUT1001L_LVB_SHIFT		16
#define GFXMMU_LUT1001L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1001l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1001L_FVB_SHIFT		8
#define GFXMMU_LUT1001L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1001l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1001L_EN Enable **/
#define GFXMMU_LUT1001L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1001h LUT1001H Graphic MMU LUT entry 1001 high
@{*/


#define GFXMMU_LUT1001H_LO_SHIFT		4
#define GFXMMU_LUT1001H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1001h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1002l LUT1002L Graphic MMU LUT entry 1002 low
@{*/


#define GFXMMU_LUT1002L_LVB_SHIFT		16
#define GFXMMU_LUT1002L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1002l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1002L_FVB_SHIFT		8
#define GFXMMU_LUT1002L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1002l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1002L_EN Enable **/
#define GFXMMU_LUT1002L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1002h LUT1002H Graphic MMU LUT entry 1002 high
@{*/


#define GFXMMU_LUT1002H_LO_SHIFT		4
#define GFXMMU_LUT1002H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1002h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1003l LUT1003L Graphic MMU LUT entry 1003 low
@{*/


#define GFXMMU_LUT1003L_LVB_SHIFT		16
#define GFXMMU_LUT1003L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1003l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1003L_FVB_SHIFT		8
#define GFXMMU_LUT1003L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1003l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1003L_EN Enable **/
#define GFXMMU_LUT1003L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1003h LUT1003H Graphic MMU LUT entry 1003 high
@{*/


#define GFXMMU_LUT1003H_LO_SHIFT		4
#define GFXMMU_LUT1003H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1003h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1004l LUT1004L Graphic MMU LUT entry 1004 low
@{*/


#define GFXMMU_LUT1004L_LVB_SHIFT		16
#define GFXMMU_LUT1004L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1004l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1004L_FVB_SHIFT		8
#define GFXMMU_LUT1004L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1004l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1004L_EN Enable **/
#define GFXMMU_LUT1004L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1004h LUT1004H Graphic MMU LUT entry 1004 high
@{*/


#define GFXMMU_LUT1004H_LO_SHIFT		4
#define GFXMMU_LUT1004H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1004h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1005l LUT1005L Graphic MMU LUT entry 1005 low
@{*/


#define GFXMMU_LUT1005L_LVB_SHIFT		16
#define GFXMMU_LUT1005L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1005l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1005L_FVB_SHIFT		8
#define GFXMMU_LUT1005L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1005l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1005L_EN Enable **/
#define GFXMMU_LUT1005L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1005h LUT1005H Graphic MMU LUT entry 1005 high
@{*/


#define GFXMMU_LUT1005H_LO_SHIFT		4
#define GFXMMU_LUT1005H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1005h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1006l LUT1006L Graphic MMU LUT entry 1006 low
@{*/


#define GFXMMU_LUT1006L_LVB_SHIFT		16
#define GFXMMU_LUT1006L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1006l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1006L_FVB_SHIFT		8
#define GFXMMU_LUT1006L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1006l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1006L_EN Enable **/
#define GFXMMU_LUT1006L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1006h LUT1006H Graphic MMU LUT entry 1006 high
@{*/


#define GFXMMU_LUT1006H_LO_SHIFT		4
#define GFXMMU_LUT1006H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1006h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1007l LUT1007L Graphic MMU LUT entry 1007 low
@{*/


#define GFXMMU_LUT1007L_LVB_SHIFT		16
#define GFXMMU_LUT1007L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1007l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1007L_FVB_SHIFT		8
#define GFXMMU_LUT1007L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1007l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1007L_EN Enable **/
#define GFXMMU_LUT1007L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1007h LUT1007H Graphic MMU LUT entry 1007 high
@{*/


#define GFXMMU_LUT1007H_LO_SHIFT		4
#define GFXMMU_LUT1007H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1007h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1008l LUT1008L Graphic MMU LUT entry 1008 low
@{*/


#define GFXMMU_LUT1008L_LVB_SHIFT		16
#define GFXMMU_LUT1008L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1008l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1008L_FVB_SHIFT		8
#define GFXMMU_LUT1008L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1008l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1008L_EN Enable **/
#define GFXMMU_LUT1008L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1008h LUT1008H Graphic MMU LUT entry 1008 high
@{*/


#define GFXMMU_LUT1008H_LO_SHIFT		4
#define GFXMMU_LUT1008H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1008h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1009l LUT1009L Graphic MMU LUT entry 1009 low
@{*/


#define GFXMMU_LUT1009L_LVB_SHIFT		16
#define GFXMMU_LUT1009L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1009l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1009L_FVB_SHIFT		8
#define GFXMMU_LUT1009L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1009l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1009L_EN Enable **/
#define GFXMMU_LUT1009L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1009h LUT1009H Graphic MMU LUT entry 1009 high
@{*/


#define GFXMMU_LUT1009H_LO_SHIFT		4
#define GFXMMU_LUT1009H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1009h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1010l LUT1010L Graphic MMU LUT entry 1010 low
@{*/


#define GFXMMU_LUT1010L_LVB_SHIFT		16
#define GFXMMU_LUT1010L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1010l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1010L_FVB_SHIFT		8
#define GFXMMU_LUT1010L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1010l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1010L_EN Enable **/
#define GFXMMU_LUT1010L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1010h LUT1010H Graphic MMU LUT entry 1010 high
@{*/


#define GFXMMU_LUT1010H_LO_SHIFT		4
#define GFXMMU_LUT1010H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1010h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1011l LUT1011L Graphic MMU LUT entry 1011 low
@{*/


#define GFXMMU_LUT1011L_LVB_SHIFT		16
#define GFXMMU_LUT1011L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1011l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1011L_FVB_SHIFT		8
#define GFXMMU_LUT1011L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1011l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1011L_EN Enable **/
#define GFXMMU_LUT1011L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1011h LUT1011H Graphic MMU LUT entry 1011 high
@{*/


#define GFXMMU_LUT1011H_LO_SHIFT		4
#define GFXMMU_LUT1011H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1011h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1012l LUT1012L Graphic MMU LUT entry 1012 low
@{*/


#define GFXMMU_LUT1012L_LVB_SHIFT		16
#define GFXMMU_LUT1012L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1012l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1012L_FVB_SHIFT		8
#define GFXMMU_LUT1012L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1012l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1012L_EN Enable **/
#define GFXMMU_LUT1012L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1012h LUT1012H Graphic MMU LUT entry 1012 high
@{*/


#define GFXMMU_LUT1012H_LO_SHIFT		4
#define GFXMMU_LUT1012H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1012h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1013l LUT1013L Graphic MMU LUT entry 1013 low
@{*/


#define GFXMMU_LUT1013L_LVB_SHIFT		16
#define GFXMMU_LUT1013L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1013l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1013L_FVB_SHIFT		8
#define GFXMMU_LUT1013L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1013l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1013L_EN Enable **/
#define GFXMMU_LUT1013L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1013h LUT1013H Graphic MMU LUT entry 1013 high
@{*/


#define GFXMMU_LUT1013H_LO_SHIFT		4
#define GFXMMU_LUT1013H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1013h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1014l LUT1014L Graphic MMU LUT entry 1014 low
@{*/


#define GFXMMU_LUT1014L_LVB_SHIFT		16
#define GFXMMU_LUT1014L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1014l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1014L_FVB_SHIFT		8
#define GFXMMU_LUT1014L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1014l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1014L_EN Enable **/
#define GFXMMU_LUT1014L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1014h LUT1014H Graphic MMU LUT entry 1014 high
@{*/


#define GFXMMU_LUT1014H_LO_SHIFT		4
#define GFXMMU_LUT1014H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1014h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1015l LUT1015L Graphic MMU LUT entry 1015 low
@{*/


#define GFXMMU_LUT1015L_LVB_SHIFT		16
#define GFXMMU_LUT1015L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1015l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1015L_FVB_SHIFT		8
#define GFXMMU_LUT1015L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1015l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1015L_EN Enable **/
#define GFXMMU_LUT1015L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1015h LUT1015H Graphic MMU LUT entry 1015 high
@{*/


#define GFXMMU_LUT1015H_LO_SHIFT		4
#define GFXMMU_LUT1015H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1015h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1016l LUT1016L Graphic MMU LUT entry 1016 low
@{*/


#define GFXMMU_LUT1016L_LVB_SHIFT		16
#define GFXMMU_LUT1016L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1016l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1016L_FVB_SHIFT		8
#define GFXMMU_LUT1016L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1016l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1016L_EN Enable **/
#define GFXMMU_LUT1016L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1016h LUT1016H Graphic MMU LUT entry 1016 high
@{*/


#define GFXMMU_LUT1016H_LO_SHIFT		4
#define GFXMMU_LUT1016H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1016h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1017l LUT1017L Graphic MMU LUT entry 1017 low
@{*/


#define GFXMMU_LUT1017L_LVB_SHIFT		16
#define GFXMMU_LUT1017L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1017l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1017L_FVB_SHIFT		8
#define GFXMMU_LUT1017L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1017l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1017L_EN Enable **/
#define GFXMMU_LUT1017L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1017h LUT1017H Graphic MMU LUT entry 1017 high
@{*/


#define GFXMMU_LUT1017H_LO_SHIFT		4
#define GFXMMU_LUT1017H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1017h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1018l LUT1018L Graphic MMU LUT entry 1018 low
@{*/


#define GFXMMU_LUT1018L_LVB_SHIFT		16
#define GFXMMU_LUT1018L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1018l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1018L_FVB_SHIFT		8
#define GFXMMU_LUT1018L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1018l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1018L_EN Enable **/
#define GFXMMU_LUT1018L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1018h LUT1018H Graphic MMU LUT entry 1018 high
@{*/


#define GFXMMU_LUT1018H_LO_SHIFT		4
#define GFXMMU_LUT1018H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1018h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1019l LUT1019L Graphic MMU LUT entry 1019 low
@{*/


#define GFXMMU_LUT1019L_LVB_SHIFT		16
#define GFXMMU_LUT1019L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1019l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1019L_FVB_SHIFT		8
#define GFXMMU_LUT1019L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1019l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1019L_EN Enable **/
#define GFXMMU_LUT1019L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1019h LUT1019H Graphic MMU LUT entry 1019 high
@{*/


#define GFXMMU_LUT1019H_LO_SHIFT		4
#define GFXMMU_LUT1019H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1019h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1020l LUT1020L Graphic MMU LUT entry 1020 low
@{*/


#define GFXMMU_LUT1020L_LVB_SHIFT		16
#define GFXMMU_LUT1020L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1020l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1020L_FVB_SHIFT		8
#define GFXMMU_LUT1020L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1020l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1020L_EN Enable **/
#define GFXMMU_LUT1020L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1020h LUT1020H Graphic MMU LUT entry 1020 high
@{*/


#define GFXMMU_LUT1020H_LO_SHIFT		4
#define GFXMMU_LUT1020H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1020h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1021l LUT1021L Graphic MMU LUT entry 1021 low
@{*/


#define GFXMMU_LUT1021L_LVB_SHIFT		16
#define GFXMMU_LUT1021L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1021l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1021L_FVB_SHIFT		8
#define GFXMMU_LUT1021L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1021l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1021L_EN Enable **/
#define GFXMMU_LUT1021L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1021h LUT1021H Graphic MMU LUT entry 1021 high
@{*/


#define GFXMMU_LUT1021H_LO_SHIFT		4
#define GFXMMU_LUT1021H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1021h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1022l LUT1022L Graphic MMU LUT entry 1022 low
@{*/


#define GFXMMU_LUT1022L_LVB_SHIFT		16
#define GFXMMU_LUT1022L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1022l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1022L_FVB_SHIFT		8
#define GFXMMU_LUT1022L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1022l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1022L_EN Enable **/
#define GFXMMU_LUT1022L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1022h LUT1022H Graphic MMU LUT entry 1022 high
@{*/


#define GFXMMU_LUT1022H_LO_SHIFT		4
#define GFXMMU_LUT1022H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1022h_lo LO Line offset
@{*/
/**@}*/


/**@}*/

/** @defgroup gfxmmu_lut1023l LUT1023L Graphic MMU LUT entry 1023 low
@{*/


#define GFXMMU_LUT1023L_LVB_SHIFT		16
#define GFXMMU_LUT1023L_LVB_MASK		0xff
/** @defgroup gfxmmu_lut1023l_lvb LVB Last Valid Block
@{*/
/**@}*/


#define GFXMMU_LUT1023L_FVB_SHIFT		8
#define GFXMMU_LUT1023L_FVB_MASK		0xff
/** @defgroup gfxmmu_lut1023l_fvb FVB First Valid Block
@{*/
/**@}*/

/** GFXMMU_LUT1023L_EN Enable **/
#define GFXMMU_LUT1023L_EN		(1 << 0)

/**@}*/

/** @defgroup gfxmmu_lut1023h LUT1023H Graphic MMU LUT entry 1023 high
@{*/


#define GFXMMU_LUT1023H_LO_SHIFT		4
#define GFXMMU_LUT1023H_LO_MASK		0x3ffff
/** @defgroup gfxmmu_lut1023h_lo LO Line offset
@{*/
/**@}*/


/**@}*/
