

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            0 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        1 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         0 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
--------------------------------------------------------------
L1D access stats (for 0'th SM) 
--	Kid = 0 || L1D Acc = 70668, -- Miss = 29128, rate = 0.4122, -- PendHits = 3751, rate = 0.0531-- ResFail = 6654, rate = 0.0942
Error Per = 50 || Flushes = 582 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 1'th SM) 
--	Kid = 0 || L1D Acc = 40139, -- Miss = 18289, rate = 0.4556, -- PendHits = 5401, rate = 0.1346-- ResFail = 9039, rate = 0.2252
Error Per = 50 || Flushes = 365 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 2'th SM) 
--	Kid = 0 || L1D Acc = 36626, -- Miss = 16455, rate = 0.4493, -- PendHits = 4962, rate = 0.1355-- ResFail = 8357, rate = 0.2282
Error Per = 50 || Flushes = 329 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 3'th SM) 
--	Kid = 0 || L1D Acc = 20338, -- Miss = 9697, rate = 0.4768, -- PendHits = 3921, rate = 0.1928-- ResFail = 6834, rate = 0.3360
Error Per = 50 || Flushes = 193 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 4'th SM) 
--	Kid = 0 || L1D Acc = 16909, -- Miss = 7820, rate = 0.4625, -- PendHits = 2560, rate = 0.1514-- ResFail = 4811, rate = 0.2845
Error Per = 50 || Flushes = 156 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 5'th SM) 
--	Kid = 0 || L1D Acc = 22598, -- Miss = 10805, rate = 0.4781, -- PendHits = 4858, rate = 0.2150-- ResFail = 7500, rate = 0.3319
Error Per = 50 || Flushes = 216 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 6'th SM) 
--	Kid = 0 || L1D Acc = 25072, -- Miss = 12216, rate = 0.4872, -- PendHits = 6455, rate = 0.2575-- ResFail = 10367, rate = 0.4135
Error Per = 50 || Flushes = 244 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 7'th SM) 
--	Kid = 0 || L1D Acc = 24343, -- Miss = 11293, rate = 0.4639, -- PendHits = 3938, rate = 0.1618-- ResFail = 6270, rate = 0.2576
Error Per = 50 || Flushes = 225 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 8'th SM) 
--	Kid = 0 || L1D Acc = 25176, -- Miss = 11736, rate = 0.4662, -- PendHits = 4445, rate = 0.1766-- ResFail = 6878, rate = 0.2732
Error Per = 50 || Flushes = 234 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 9'th SM) 
--	Kid = 0 || L1D Acc = 25967, -- Miss = 11985, rate = 0.4615, -- PendHits = 4204, rate = 0.1619-- ResFail = 6893, rate = 0.2655
Error Per = 50 || Flushes = 239 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 10'th SM) 
--	Kid = 0 || L1D Acc = 22833, -- Miss = 10617, rate = 0.4650, -- PendHits = 3406, rate = 0.1492-- ResFail = 5655, rate = 0.2477
Error Per = 50 || Flushes = 212 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 11'th SM) 
--	Kid = 0 || L1D Acc = 23061, -- Miss = 11055, rate = 0.4794, -- PendHits = 5419, rate = 0.2350-- ResFail = 8132, rate = 0.3526
Error Per = 50 || Flushes = 221 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 12'th SM) 
--	Kid = 0 || L1D Acc = 20613, -- Miss = 9744, rate = 0.4727, -- PendHits = 4252, rate = 0.2063-- ResFail = 6925, rate = 0.3360
Error Per = 50 || Flushes = 194 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 13'th SM) 
--	Kid = 0 || L1D Acc = 23252, -- Miss = 11006, rate = 0.4733, -- PendHits = 4683, rate = 0.2014-- ResFail = 7505, rate = 0.3228
Error Per = 50 || Flushes = 220 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 14'th SM) 
--	Kid = 0 || L1D Acc = 20942, -- Miss = 10102, rate = 0.4824, -- PendHits = 4811, rate = 0.2297-- ResFail = 7334, rate = 0.3502
Error Per = 50 || Flushes = 202 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 15'th SM) 
--	Kid = 0 || L1D Acc = 21166, -- Miss = 9886, rate = 0.4671, -- PendHits = 3769, rate = 0.1781-- ResFail = 6286, rate = 0.2970
Error Per = 50 || Flushes = 197 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 16'th SM) 
--	Kid = 0 || L1D Acc = 20872, -- Miss = 9595, rate = 0.4597, -- PendHits = 3606, rate = 0.1728-- ResFail = 5967, rate = 0.2859
Error Per = 50 || Flushes = 191 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 17'th SM) 
--	Kid = 0 || L1D Acc = 22933, -- Miss = 11091, rate = 0.4836, -- PendHits = 5783, rate = 0.2522-- ResFail = 8693, rate = 0.3791
Error Per = 50 || Flushes = 221 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 18'th SM) 
--	Kid = 0 || L1D Acc = 26401, -- Miss = 12795, rate = 0.4846, -- PendHits = 6637, rate = 0.2514-- ResFail = 10258, rate = 0.3885
Error Per = 50 || Flushes = 255 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 19'th SM) 
--	Kid = 0 || L1D Acc = 21942, -- Miss = 10559, rate = 0.4812, -- PendHits = 5016, rate = 0.2286-- ResFail = 7996, rate = 0.3644
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 20'th SM) 
--	Kid = 0 || L1D Acc = 23307, -- Miss = 10904, rate = 0.4678, -- PendHits = 4372, rate = 0.1876-- ResFail = 6789, rate = 0.2913
Error Per = 50 || Flushes = 218 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 21'th SM) 
--	Kid = 0 || L1D Acc = 22857, -- Miss = 11138, rate = 0.4873, -- PendHits = 5275, rate = 0.2308-- ResFail = 8890, rate = 0.3889
Error Per = 50 || Flushes = 222 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 22'th SM) 
--	Kid = 0 || L1D Acc = 20049, -- Miss = 9657, rate = 0.4817, -- PendHits = 4274, rate = 0.2132-- ResFail = 6889, rate = 0.3436
Error Per = 50 || Flushes = 193 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 23'th SM) 
--	Kid = 0 || L1D Acc = 23097, -- Miss = 10714, rate = 0.4639, -- PendHits = 3811, rate = 0.1650-- ResFail = 6094, rate = 0.2638
Error Per = 50 || Flushes = 214 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 24'th SM) 
--	Kid = 0 || L1D Acc = 25224, -- Miss = 12329, rate = 0.4888, -- PendHits = 6468, rate = 0.2564-- ResFail = 10007, rate = 0.3967
Error Per = 50 || Flushes = 246 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 25'th SM) 
--	Kid = 0 || L1D Acc = 21452, -- Miss = 10444, rate = 0.4869, -- PendHits = 5257, rate = 0.2451-- ResFail = 8412, rate = 0.3921
Error Per = 50 || Flushes = 208 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 26'th SM) 
--	Kid = 0 || L1D Acc = 24669, -- Miss = 11673, rate = 0.4732, -- PendHits = 5079, rate = 0.2059-- ResFail = 7947, rate = 0.3221
Error Per = 50 || Flushes = 233 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 27'th SM) 
--	Kid = 0 || L1D Acc = 23108, -- Miss = 10818, rate = 0.4681, -- PendHits = 4278, rate = 0.1851-- ResFail = 7228, rate = 0.3128
Error Per = 50 || Flushes = 216 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 28'th SM) 
--	Kid = 0 || L1D Acc = 23485, -- Miss = 11385, rate = 0.4848, -- PendHits = 5908, rate = 0.2516-- ResFail = 9216, rate = 0.3924
Error Per = 50 || Flushes = 227 || slicingInterval = 5000
--------------------------------------------------------------
L1D access stats (for 29'th SM) 
--	Kid = 0 || L1D Acc = 20698, -- Miss = 9554, rate = 0.4616, -- PendHits = 3371, rate = 0.1629-- ResFail = 5305, rate = 0.2563
Error Per = 50 || Flushes = 191 || slicingInterval = 5000
71222c4f3617a8b1cabdfefbc2d5f110  /home/pars/Documents/expSetups/a3/spmv_base_L1D_50__higgsTwitterMention
Extracting PTX file and ptxas options    1: spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx -arch=sm_75
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a3/spmv_base_L1D_50__higgsTwitterMention
self exe links to: /home/pars/Documents/expSetups/a3/spmv_base_L1D_50__higgsTwitterMention
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a3/spmv_base_L1D_50__higgsTwitterMention
Running md5sum using "md5sum /home/pars/Documents/expSetups/a3/spmv_base_L1D_50__higgsTwitterMention "
self exe links to: /home/pars/Documents/expSetups/a3/spmv_base_L1D_50__higgsTwitterMention
Extracting specific PTX file named spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x562a7c29337b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/higgs-twitter_mention.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 145465
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffdfad1d1ac..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfad1d1a0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfad1d198..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfad1d190..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfad1d188..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffdfad1d180..

GPGPU-Sim PTX: cudaLaunch for 0x0x562a7c29337b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:130) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:85) not.b32 %r18, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base_L1D_50__higgsTwitterMention.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Simulation cycle for kernel 0 is = 1255000
Simulation cycle for kernel 0 is = 1260000
Simulation cycle for kernel 0 is = 1265000
Simulation cycle for kernel 0 is = 1270000
Simulation cycle for kernel 0 is = 1275000
Simulation cycle for kernel 0 is = 1280000
Simulation cycle for kernel 0 is = 1285000
Simulation cycle for kernel 0 is = 1290000
Simulation cycle for kernel 0 is = 1295000
Simulation cycle for kernel 0 is = 1300000
Simulation cycle for kernel 0 is = 1305000
Simulation cycle for kernel 0 is = 1310000
Simulation cycle for kernel 0 is = 1315000
Simulation cycle for kernel 0 is = 1320000
Simulation cycle for kernel 0 is = 1325000
Simulation cycle for kernel 0 is = 1330000
Simulation cycle for kernel 0 is = 1335000
Simulation cycle for kernel 0 is = 1340000
Simulation cycle for kernel 0 is = 1345000
Simulation cycle for kernel 0 is = 1350000
Simulation cycle for kernel 0 is = 1355000
Simulation cycle for kernel 0 is = 1360000
Simulation cycle for kernel 0 is = 1365000
Simulation cycle for kernel 0 is = 1370000
Simulation cycle for kernel 0 is = 1375000
Simulation cycle for kernel 0 is = 1380000
Simulation cycle for kernel 0 is = 1385000
Simulation cycle for kernel 0 is = 1390000
Simulation cycle for kernel 0 is = 1395000
Simulation cycle for kernel 0 is = 1400000
Simulation cycle for kernel 0 is = 1405000
Simulation cycle for kernel 0 is = 1410000
Simulation cycle for kernel 0 is = 1415000
Simulation cycle for kernel 0 is = 1420000
Simulation cycle for kernel 0 is = 1425000
Simulation cycle for kernel 0 is = 1430000
Simulation cycle for kernel 0 is = 1435000
Simulation cycle for kernel 0 is = 1440000
Simulation cycle for kernel 0 is = 1445000
Simulation cycle for kernel 0 is = 1450000
Simulation cycle for kernel 0 is = 1455000
Simulation cycle for kernel 0 is = 1460000
Simulation cycle for kernel 0 is = 1465000
Simulation cycle for kernel 0 is = 1470000
Simulation cycle for kernel 0 is = 1475000
Simulation cycle for kernel 0 is = 1480000
Simulation cycle for kernel 0 is = 1485000
Simulation cycle for kernel 0 is = 1490000
Simulation cycle for kernel 0 is = 1495000
Simulation cycle for kernel 0 is = 1500000
Simulation cycle for kernel 0 is = 1505000
Simulation cycle for kernel 0 is = 1510000
Simulation cycle for kernel 0 is = 1515000
Simulation cycle for kernel 0 is = 1520000
Simulation cycle for kernel 0 is = 1525000
Simulation cycle for kernel 0 is = 1530000
Simulation cycle for kernel 0 is = 1535000
Simulation cycle for kernel 0 is = 1540000
Simulation cycle for kernel 0 is = 1545000
Simulation cycle for kernel 0 is = 1550000
Simulation cycle for kernel 0 is = 1555000
Simulation cycle for kernel 0 is = 1560000
Simulation cycle for kernel 0 is = 1565000
Simulation cycle for kernel 0 is = 1570000
Simulation cycle for kernel 0 is = 1575000
Simulation cycle for kernel 0 is = 1580000
Simulation cycle for kernel 0 is = 1585000
Simulation cycle for kernel 0 is = 1590000
Simulation cycle for kernel 0 is = 1595000
Simulation cycle for kernel 0 is = 1600000
Simulation cycle for kernel 0 is = 1605000
Simulation cycle for kernel 0 is = 1610000
Simulation cycle for kernel 0 is = 1615000
Simulation cycle for kernel 0 is = 1620000
Simulation cycle for kernel 0 is = 1625000
Simulation cycle for kernel 0 is = 1630000
Simulation cycle for kernel 0 is = 1635000
Simulation cycle for kernel 0 is = 1640000
Simulation cycle for kernel 0 is = 1645000
Simulation cycle for kernel 0 is = 1650000
Simulation cycle for kernel 0 is = 1655000
Simulation cycle for kernel 0 is = 1660000
Simulation cycle for kernel 0 is = 1665000
Simulation cycle for kernel 0 is = 1670000
Simulation cycle for kernel 0 is = 1675000
Simulation cycle for kernel 0 is = 1680000
Simulation cycle for kernel 0 is = 1685000
Simulation cycle for kernel 0 is = 1690000
Simulation cycle for kernel 0 is = 1695000
Simulation cycle for kernel 0 is = 1700000
Simulation cycle for kernel 0 is = 1705000
Simulation cycle for kernel 0 is = 1710000
Simulation cycle for kernel 0 is = 1715000
Simulation cycle for kernel 0 is = 1720000
Simulation cycle for kernel 0 is = 1725000
Simulation cycle for kernel 0 is = 1730000
Simulation cycle for kernel 0 is = 1735000
Simulation cycle for kernel 0 is = 1740000
Simulation cycle for kernel 0 is = 1745000
Simulation cycle for kernel 0 is = 1750000
Simulation cycle for kernel 0 is = 1755000
Simulation cycle for kernel 0 is = 1760000
Simulation cycle for kernel 0 is = 1765000
Simulation cycle for kernel 0 is = 1770000
Simulation cycle for kernel 0 is = 1775000
Simulation cycle for kernel 0 is = 1780000
Simulation cycle for kernel 0 is = 1785000
Simulation cycle for kernel 0 is = 1790000
Simulation cycle for kernel 0 is = 1795000
Simulation cycle for kernel 0 is = 1800000
Simulation cycle for kernel 0 is = 1805000
Simulation cycle for kernel 0 is = 1810000
Simulation cycle for kernel 0 is = 1815000
Simulation cycle for kernel 0 is = 1820000
Simulation cycle for kernel 0 is = 1825000
Simulation cycle for kernel 0 is = 1830000
Simulation cycle for kernel 0 is = 1835000
Simulation cycle for kernel 0 is = 1840000
Simulation cycle for kernel 0 is = 1845000
Simulation cycle for kernel 0 is = 1850000
Simulation cycle for kernel 0 is = 1855000
Simulation cycle for kernel 0 is = 1860000
Simulation cycle for kernel 0 is = 1865000
Simulation cycle for kernel 0 is = 1870000
Simulation cycle for kernel 0 is = 1875000
Simulation cycle for kernel 0 is = 1880000
Simulation cycle for kernel 0 is = 1885000
Simulation cycle for kernel 0 is = 1890000
Simulation cycle for kernel 0 is = 1895000
Simulation cycle for kernel 0 is = 1900000
Simulation cycle for kernel 0 is = 1905000
Simulation cycle for kernel 0 is = 1910000
Simulation cycle for kernel 0 is = 1915000
Simulation cycle for kernel 0 is = 1920000
Simulation cycle for kernel 0 is = 1925000
Simulation cycle for kernel 0 is = 1930000
Simulation cycle for kernel 0 is = 1935000
Simulation cycle for kernel 0 is = 1940000
Simulation cycle for kernel 0 is = 1945000
Simulation cycle for kernel 0 is = 1950000
Simulation cycle for kernel 0 is = 1955000
Simulation cycle for kernel 0 is = 1960000
Simulation cycle for kernel 0 is = 1965000
Simulation cycle for kernel 0 is = 1970000
Simulation cycle for kernel 0 is = 1975000
Simulation cycle for kernel 0 is = 1980000
Simulation cycle for kernel 0 is = 1985000
Simulation cycle for kernel 0 is = 1990000
Simulation cycle for kernel 0 is = 1995000
Simulation cycle for kernel 0 is = 2000000
Simulation cycle for kernel 0 is = 2005000
Simulation cycle for kernel 0 is = 2010000
Simulation cycle for kernel 0 is = 2015000
Simulation cycle for kernel 0 is = 2020000
Simulation cycle for kernel 0 is = 2025000
Simulation cycle for kernel 0 is = 2030000
Simulation cycle for kernel 0 is = 2035000
Simulation cycle for kernel 0 is = 2040000
Simulation cycle for kernel 0 is = 2045000
Simulation cycle for kernel 0 is = 2050000
Simulation cycle for kernel 0 is = 2055000
Simulation cycle for kernel 0 is = 2060000
Simulation cycle for kernel 0 is = 2065000
Simulation cycle for kernel 0 is = 2070000
Simulation cycle for kernel 0 is = 2075000
Simulation cycle for kernel 0 is = 2080000
Simulation cycle for kernel 0 is = 2085000
Simulation cycle for kernel 0 is = 2090000
Simulation cycle for kernel 0 is = 2095000
Simulation cycle for kernel 0 is = 2100000
Simulation cycle for kernel 0 is = 2105000
Simulation cycle for kernel 0 is = 2110000
Simulation cycle for kernel 0 is = 2115000
Simulation cycle for kernel 0 is = 2120000
Simulation cycle for kernel 0 is = 2125000
Simulation cycle for kernel 0 is = 2130000
Simulation cycle for kernel 0 is = 2135000
Simulation cycle for kernel 0 is = 2140000
Simulation cycle for kernel 0 is = 2145000
Simulation cycle for kernel 0 is = 2150000
Simulation cycle for kernel 0 is = 2155000
Simulation cycle for kernel 0 is = 2160000
Simulation cycle for kernel 0 is = 2165000
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 2169338
gpu_sim_insn = 13877266
gpu_ipc =       6.3970
gpu_tot_sim_cycle = 2169338
gpu_tot_sim_insn = 13877266
gpu_tot_ipc =       6.3970
gpu_tot_issued_cta = 1784
gpu_occupancy = 18.8044% 
gpu_tot_occupancy = 18.8044% 
max_total_param_size = 0
gpu_stall_dramfull = 188
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1673
partiton_level_parallism_total  =       0.1673
partiton_level_parallism_util =       3.2794
partiton_level_parallism_util_total  =       3.2794
L2_BW  =       7.3075 GB/Sec
L2_BW_total  =       7.3075 GB/Sec
gpu_total_sim_rate=4644

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 69199, Miss = 15641, Miss_rate = 0.226, Pending_hits = 3646, Reservation_fails = 6450
	L1D_cache_core[1]: Access = 37875, Miss = 14630, Miss_rate = 0.386, Pending_hits = 4659, Reservation_fails = 8401
	L1D_cache_core[2]: Access = 34802, Miss = 11425, Miss_rate = 0.328, Pending_hits = 4571, Reservation_fails = 8054
	L1D_cache_core[3]: Access = 21350, Miss = 9720, Miss_rate = 0.455, Pending_hits = 4340, Reservation_fails = 7438
	L1D_cache_core[4]: Access = 14580, Miss = 6336, Miss_rate = 0.435, Pending_hits = 1753, Reservation_fails = 3651
	L1D_cache_core[5]: Access = 22771, Miss = 10138, Miss_rate = 0.445, Pending_hits = 4934, Reservation_fails = 7813
	L1D_cache_core[6]: Access = 19396, Miss = 9212, Miss_rate = 0.475, Pending_hits = 4159, Reservation_fails = 6964
	L1D_cache_core[7]: Access = 21360, Miss = 8105, Miss_rate = 0.379, Pending_hits = 2743, Reservation_fails = 4684
	L1D_cache_core[8]: Access = 24277, Miss = 10187, Miss_rate = 0.420, Pending_hits = 4062, Reservation_fails = 6234
	L1D_cache_core[9]: Access = 28186, Miss = 10280, Miss_rate = 0.365, Pending_hits = 4590, Reservation_fails = 7477
	L1D_cache_core[10]: Access = 25431, Miss = 12012, Miss_rate = 0.472, Pending_hits = 5900, Reservation_fails = 9260
	L1D_cache_core[11]: Access = 22935, Miss = 10944, Miss_rate = 0.477, Pending_hits = 5411, Reservation_fails = 8619
	L1D_cache_core[12]: Access = 23776, Miss = 11140, Miss_rate = 0.469, Pending_hits = 5417, Reservation_fails = 8836
	L1D_cache_core[13]: Access = 22153, Miss = 9709, Miss_rate = 0.438, Pending_hits = 4617, Reservation_fails = 7396
	L1D_cache_core[14]: Access = 23623, Miss = 11165, Miss_rate = 0.473, Pending_hits = 5828, Reservation_fails = 9472
	L1D_cache_core[15]: Access = 20703, Miss = 8077, Miss_rate = 0.390, Pending_hits = 3672, Reservation_fails = 6697
	L1D_cache_core[16]: Access = 17456, Miss = 6861, Miss_rate = 0.393, Pending_hits = 2429, Reservation_fails = 4396
	L1D_cache_core[17]: Access = 21282, Miss = 10209, Miss_rate = 0.480, Pending_hits = 5466, Reservation_fails = 8467
	L1D_cache_core[18]: Access = 21385, Miss = 10195, Miss_rate = 0.477, Pending_hits = 4681, Reservation_fails = 7496
	L1D_cache_core[19]: Access = 19840, Miss = 8900, Miss_rate = 0.449, Pending_hits = 4221, Reservation_fails = 7049
	L1D_cache_core[20]: Access = 23839, Miss = 10628, Miss_rate = 0.446, Pending_hits = 4962, Reservation_fails = 7471
	L1D_cache_core[21]: Access = 21998, Miss = 10243, Miss_rate = 0.466, Pending_hits = 5134, Reservation_fails = 8220
	L1D_cache_core[22]: Access = 27223, Miss = 11127, Miss_rate = 0.409, Pending_hits = 5398, Reservation_fails = 8278
	L1D_cache_core[23]: Access = 19882, Miss = 7636, Miss_rate = 0.384, Pending_hits = 2997, Reservation_fails = 5047
	L1D_cache_core[24]: Access = 23744, Miss = 11346, Miss_rate = 0.478, Pending_hits = 5786, Reservation_fails = 9718
	L1D_cache_core[25]: Access = 25475, Miss = 12345, Miss_rate = 0.485, Pending_hits = 6788, Reservation_fails = 10752
	L1D_cache_core[26]: Access = 23562, Miss = 10343, Miss_rate = 0.439, Pending_hits = 4953, Reservation_fails = 7757
	L1D_cache_core[27]: Access = 21813, Miss = 9198, Miss_rate = 0.422, Pending_hits = 3823, Reservation_fails = 6713
	L1D_cache_core[28]: Access = 25764, Miss = 12065, Miss_rate = 0.468, Pending_hits = 6169, Reservation_fails = 9540
	L1D_cache_core[29]: Access = 24222, Miss = 9836, Miss_rate = 0.406, Pending_hits = 4748, Reservation_fails = 7323
	L1D_total_cache_accesses = 749902
	L1D_total_cache_misses = 309653
	L1D_total_cache_miss_rate = 0.4129
	L1D_total_cache_pending_hits = 137857
	L1D_total_cache_reservation_fails = 225673
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 249123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 137857
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 145973
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 225402
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 159870
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 137857
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 271
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2869
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 692823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 191082
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 34320
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 271
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3706, 1908, 86733, 243, 2517, 371, 5475, 1241, 2897, 408, 3242, 440, 325, 334, 705, 503, 948, 920, 1315, 1103, 979, 2035, 941, 1090, 1372, 1222, 2112, 1347, 1294, 1339, 1395, 1039, 
gpgpu_n_tot_thrd_icount = 42096224
gpgpu_n_tot_w_icount = 1315507
gpgpu_n_stall_shd_mem = 111157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 305843
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1805982
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 68296
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 42861
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:345042	W0_Idle:14874039	W0_Scoreboard:16135476	W1:626756	W2:130954	W3:61907	W4:33870	W5:22464	W6:13386	W7:8749	W8:5546	W9:4159	W10:2778	W11:1805	W12:1083	W13:842	W14:568	W15:291	W16:234	W17:231	W18:80	W19:52	W20:43	W21:36	W22:41	W23:34	W24:9	W25:9	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:399580
single_issue_nums: WS0:311812	WS1:316397	WS2:369942	WS3:317356	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2446744 {8:305843,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12233720 {40:305843,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 1749 
max_icnt2mem_latency = 768 
maxmrqlatency = 535 
max_icnt2sh_latency = 139 
averagemflatency = 362 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 9 
mrq_lat_table:145756 	8227 	10370 	17043 	30533 	20288 	13162 	5621 	1194 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	97863 	246061 	16835 	2163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	292405 	56575 	3391 	7547 	3004 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	203481 	47586 	46926 	39846 	21041 	4006 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	2124 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        62        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        58        48        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        53        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        45        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        62        64        64        64        64        44 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        60        64        64        64        64        64        64        60        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        60        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        62        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        56        64        61        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        63        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:    118280    114055     27231     21500   1347524   1212894    594080    459038     33457     48378    180614    180973   1807374    864428   1111538    752674 
dram[1]:    118262    118262     32399     42516    808316     67133    406111    461787     32916    101659    259889    125108    729373   1347771   1111499    673851 
dram[2]:    118281     33362     36162     30789   1347373   1347335    403850    459581    129695     83797    180859    129655     90508     90508   1111479   1078212 
dram[3]:     60332     69333     87575     47664     57327    808705    594192    808703    101659     89070    259493    394403   1482249     90509    752805    483640 
dram[4]:    143352     64284     71924    181030    943019   1157585    808684    729234     89052     40951    259474    259699   1347581    864218   1135957   1135937 
dram[5]:     61769     59254     64159     70670    113797    673202    673200    538571    114745    114764    129522    394290   1212913   1078116    808593   1135880 
dram[6]:    315394     53980    117314     76527   1022121   1292229    808606    808586     89041    114765    180651    315374     90403    864104   1135844   1135825 
dram[7]:     51708     49192    103943    106045   1078311   1213274    808567    808547    114803     17877    444972    186481     90489     90489    752954    483789 
dram[8]:     46678     44913    112113    118496    808530    808528    819588    729136     19087    101732    124901    260388     90470     90449   1135766     48704 
dram[9]:     47409     49867    111034     22492   1078252   1078233    459840    819536    101751     19390    315906    259624     90449     90420     97687     41711 
dram[10]:     50491     38527    120084     23700   1347676   1213046    594469    729097    101733    208857     94222    315829     90469     90469     78789   1224429 
dram[11]:     50472     50472     16620     10964     68349   1078174    866213    808409     38488     35973     79499     88926   1403674    999301    674149    752451 
average row accesses per activate:
dram[0]:  3.910979  4.083077  4.127329  4.169811  3.628947  4.101492  3.888572  3.767956  3.896450  3.960843  3.487671  3.587258  3.116505  3.161369  3.918495  3.904025 
dram[1]:  4.161392  4.279221  3.875362  3.812500  4.123123  4.069069  3.892045  3.734246  3.879412  3.918429  3.393701  3.548209  3.025943  3.260204  4.074193  3.674352 
dram[2]:  4.288525  4.192429  3.872464  4.095092  3.668449  4.132930  3.863636  3.887006  3.895210  4.214286  3.488000  3.354005  3.230380  3.225564  4.041667  3.869969 
dram[3]:  3.903226  4.122642  4.040247  4.067692  4.129910  4.333333  3.815864  3.855524  4.091195  4.091195  3.682081  3.612536  3.230577  3.258883  3.931035  3.642651 
dram[4]:  4.127329  4.114907  4.017910  3.796034  3.954155  4.147590  4.074850  4.359477  3.781977  3.959752  3.483607  3.589888  3.307292  3.191542  3.750000  3.821212 
dram[5]:  4.289902  4.313531  3.831884  4.079755  3.896067  3.720430  3.967742  3.757493  4.024922  4.156549  3.555249  3.833333  3.289744  3.545961  3.977848  3.837349 
dram[6]:  4.155063  4.108696  3.791429  3.848397  4.026706  3.991254  3.756831  3.773743  3.762178  3.818713  3.350785  3.682997  3.409214  3.242424  3.770149  3.761194 
dram[7]:  4.064417  4.220065  4.057927  4.120000  4.026627  3.865546  3.979651  3.741144  3.758621  4.498282  3.529086  3.741935  3.192118  3.549724  3.814590  3.779456 
dram[8]:  4.181529  4.171429  4.209375  4.479730  3.888572  3.797814  4.232198  4.077844  4.226537  4.021472  3.227273  3.227273  3.234414  3.388298  3.758112  3.590909 
dram[9]:  4.177993  4.012270  4.261981  4.329032  3.855932  4.139394  3.959184  4.029851  4.024615  4.024922  3.385224  3.432000  3.465241  3.158151  3.897196  3.868501 
dram[10]:  4.219355  4.385135  4.380328  4.209524  4.068657  4.226994  3.872521  3.908309  3.833333  4.151125  3.510929  3.475410  3.685879  3.576705  3.657971  3.639770 
dram[11]:  4.207006  3.937870  4.072100  4.120743  3.973837  3.867606  3.922414  3.805014  3.942073  4.006135  3.439153  3.522346  3.272265  3.372032  3.735119  3.937107 
average row locality = 252205/66012 = 3.820593
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1271      1279      1281      1279      1332      1328      1316      1320      1282      1279      1233      1255      1251      1257      1206      1216 
dram[1]:      1267      1270      1289      1294      1327      1312      1323      1317      1282      1260      1253      1250      1249      1244      1219      1230 
dram[2]:      1260      1280      1288      1287      1326      1322      1315      1334      1265      1259      1266      1258      1244      1255      1218      1206 
dram[3]:      1283      1263      1258      1275      1323      1319      1305      1316      1257      1262      1236      1228      1255      1252      1212      1218 
dram[4]:      1281      1277      1298      1292      1335      1330      1316      1293      1263      1244      1236      1237      1237      1248      1230      1218 
dram[5]:      1270      1259      1274      1282      1342      1339      1307      1336      1253      1263      1247      1250      1247      1239      1213      1230 
dram[6]:      1264      1277      1279      1272      1311      1324      1328      1310      1272      1271      1242      1240      1225      1249      1218      1216 
dram[7]:      1278      1256      1283      1292      1315      1336      1327      1330      1269      1270      1236      1238      1264      1253      1210      1204 
dram[8]:      1265      1266      1299      1279      1315      1342      1323      1316      1269      1272      1239      1239      1264      1241      1229      1219 
dram[9]:      1244      1261      1287      1294      1320      1321      1318      1310      1272      1256      1247      1249      1264      1264      1208      1219 
dram[10]:      1261      1251      1288      1278      1318      1330      1324      1323      1270      1255      1245      1236      1247      1227      1216      1216 
dram[11]:      1274      1283      1251      1283      1321      1326      1322      1324      1257      1266      1261      1222      1252      1245      1208      1208 
total dram reads = 244060
bank skew: 1342/1204 = 1.11
chip skew: 20386/20262 = 1.01
number of total write accesses:
dram[0]:       188       192       192       188       188       184       180       176       140       144       160       160       132       144       176       180 
dram[1]:       192       192       192       192       184       172       188       184       148       148       160       152       136       136       176       180 
dram[2]:       192       196       192       192       184       184       180       168       144       156       168       160       128       128       172       176 
dram[3]:       192       192       188       188       176       184       168       180       176       156       152       160       136       128       168       184 
dram[4]:       192       192       192       192       180       188       180       164       152       140       156       164       132       140       180       172 
dram[5]:       188       192       192       192       180       180       184       172       156       152       160       152       144       136       176       176 
dram[6]:       196       184       192       192       184       180       188       164       164       140       152       152       132       140       180       176 
dram[7]:       188       192       192       188       184       176       168       172       156       156       152       152       128       128       180       188 
dram[8]:       192       192       192       188       184       192       176       184       148       156       156       156       132       132       180       180 
dram[9]:       188       188       188       192       180       180       160       160       144       144       144       152       128       136       172       184 
dram[10]:       188       188       192       192       180       192       172       164       164       144       160       144       128       128       184       188 
dram[11]:       188       192       192       192       184       188       172       168       144       160       156       156       136       132       188       176 
total dram writes = 32580
bank skew: 196/128 = 1.53
chip skew: 2740/2640 = 1.04
average mf latency per bank:
dram[0]:        501       479       496       468       511       489       492       489       507       504       459       456       465       439       476       455
dram[1]:        471       471       484       476       485       497       492       478       507       505       457       464       450       446       457       462
dram[2]:        467       474       478       479       481       499       486       499       495       507       461       466       454       460       454       465
dram[3]:        464       467       466       472       480       473       477       487       482       493       468       453       449       458       455       441
dram[4]:        485       476       483       476       496       474       489       490       502       492       473       463       471       446       465       451
dram[5]:        474       470       476       482       482       491       480       484       484       493       451       465       459       466       461       468
dram[6]:        466       473       471       472       482       482       455       486       485       500       455       465       451       450       461       456
dram[7]:        466       462       462       472       500       490       486       481       475       486       460       462       453       462       453       451
dram[8]:        491       480       482       475       507       489       491       485       513       488       470       457       463       445       464       459
dram[9]:        468       463       490       472       486       494       488       499       496       496       456       461       453       442       451       453
dram[10]:        467       471       490       478       502       499       496       500       491       506       469       481       460       465       445       454
dram[11]:        462       471       483       472       491       475       473       490       489       497       476       450       449       452       453       454
maximum mf latency per bank:
dram[0]:       1157      1111      1161      1122      1055      1062      1179      1227      1304      1319       899      1065       868       837       808       824
dram[1]:        865       830      1211      1238      1220      1268      1199      1211      1507      1658      1018      1151       876       962       835       898
dram[2]:        922       924      1035      1038      1173      1162      1107      1128      1571      1583      1026       878      1019       680       924       972
dram[3]:        902       882      1059      1010      1145      1107      1237      1267      1552      1602      1081      1064       760       867       959       831
dram[4]:       1095      1069      1079      1076      1017      1086      1130      1187      1071      1206       918       835       763       880       790       797
dram[5]:        882       835      1148      1165      1227      1237      1232      1247      1420      1562       932       926       891      1009       860       884
dram[6]:        917       904       921       969      1042      1068      1086      1210      1219      1510       884       926       976       958       852       962
dram[7]:        932       906       990       966      1069      1072      1295      1237      1521      1607       976      1055       900       934       857       979
dram[8]:       1224      1177      1232      1205      1008      1036      1130      1204      1222      1344       923       964       967       939       787       736
dram[9]:        830       804      1155      1149      1192      1190      1199      1193      1457      1544       871      1007       874      1023       741       716
dram[10]:        926       977       989      1011      1038      1106      1179      1172      1587      1749      1115      1187      1135      1030      1009       928
dram[11]:        882       878       966       920      1059      1061      1124      1129      1530      1641       958       831      1040       995       816       754

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529322 n_act=5599 n_pre=5583 n_ref_event=4572360550251980812 n_req=21066 n_rd=20385 n_rd_L2_A=0 n_write=0 n_wr_bk=2724 bw_util=0.01662
n_activity=279237 dram_eff=0.331
bk0: 1271a 5531268i bk1: 1279a 5530829i bk2: 1281a 5530391i bk3: 1279a 5530685i bk4: 1332a 5526224i bk5: 1328a 5527350i bk6: 1316a 5528663i bk7: 1320a 5527460i bk8: 1282a 5528718i bk9: 1279a 5529487i bk10: 1233a 5530656i bk11: 1255a 5530126i bk12: 1251a 5527271i bk13: 1257a 5528950i bk14: 1206a 5533485i bk15: 1216a 5531586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734738
Row_Buffer_Locality_read = 0.745990
Row_Buffer_Locality_write = 0.397944
Bank_Level_Parallism = 2.569634
Bank_Level_Parallism_Col = 2.677267
Bank_Level_Parallism_Ready = 1.494116
write_to_read_ratio_blp_rw_average = 0.177751
GrpLevelPara = 1.780191 

BW Util details:
bwutil = 0.016616 
total_CMD = 5563198 
util_bw = 92436 
Wasted_Col = 89102 
Wasted_Row = 42728 
Idle = 5338932 

BW Util Bottlenecks: 
RCDc_limit = 87251 
RCDWRc_limit = 2817 
WTRc_limit = 16156 
RTWc_limit = 20070 
CCDLc_limit = 13189 
rwq = 0 
CCDLc_limit_alone = 11242 
WTRc_limit_alone = 15245 
RTWc_limit_alone = 19034 

Commands details: 
total_CMD = 5563198 
n_nop = 5529322 
Read = 20385 
Write = 0 
L2_Alloc = 0 
L2_WB = 2724 
n_act = 5599 
n_pre = 5583 
n_ref = 4572360550251980812 
n_req = 21066 
total_req = 23109 

Dual Bus Interface Util: 
issued_total_row = 11182 
issued_total_col = 23109 
Row_Bus_Util =  0.002010 
CoL_Bus_Util = 0.004154 
Either_Row_CoL_Bus_Util = 0.006089 
Issued_on_Two_Bus_Simul_Util = 0.000075 
issued_two_Eff = 0.012251 
queue_avg = 0.169450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16945
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529342 n_act=5602 n_pre=5586 n_ref_event=0 n_req=21069 n_rd=20386 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.01662
n_activity=276344 dram_eff=0.3346
bk0: 1267a 5532219i bk1: 1270a 5533086i bk2: 1289a 5527538i bk3: 1294a 5528294i bk4: 1327a 5530241i bk5: 1312a 5530553i bk6: 1323a 5528682i bk7: 1317a 5527293i bk8: 1282a 5529820i bk9: 1260a 5529829i bk10: 1253a 5527310i bk11: 1250a 5529163i bk12: 1249a 5527112i bk13: 1244a 5527624i bk14: 1219a 5532250i bk15: 1230a 5529784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734586
Row_Buffer_Locality_read = 0.745561
Row_Buffer_Locality_write = 0.407028
Bank_Level_Parallism = 2.603338
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.496507
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.016622 
total_CMD = 5563198 
util_bw = 92472 
Wasted_Col = 87350 
Wasted_Row = 42284 
Idle = 5341092 

BW Util Bottlenecks: 
RCDc_limit = 86359 
RCDWRc_limit = 2880 
WTRc_limit = 17569 
RTWc_limit = 18496 
CCDLc_limit = 13148 
rwq = 0 
CCDLc_limit_alone = 11084 
WTRc_limit_alone = 16516 
RTWc_limit_alone = 17485 

Commands details: 
total_CMD = 5563198 
n_nop = 5529342 
Read = 20386 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 5602 
n_pre = 5586 
n_ref = 0 
n_req = 21069 
total_req = 23118 

Dual Bus Interface Util: 
issued_total_row = 11188 
issued_total_col = 23118 
Row_Bus_Util =  0.002011 
CoL_Bus_Util = 0.004156 
Either_Row_CoL_Bus_Util = 0.006086 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.013292 
queue_avg = 0.166589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.166589
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529443 n_act=5547 n_pre=5531 n_ref_event=0 n_req=21063 n_rd=20383 n_rd_L2_A=0 n_write=0 n_wr_bk=2720 bw_util=0.01661
n_activity=279490 dram_eff=0.3306
bk0: 1260a 5531796i bk1: 1280a 5530858i bk2: 1288a 5530425i bk3: 1287a 5530078i bk4: 1326a 5528035i bk5: 1322a 5529268i bk6: 1315a 5528705i bk7: 1334a 5527184i bk8: 1265a 5530414i bk9: 1259a 5530851i bk10: 1266a 5528322i bk11: 1258a 5525177i bk12: 1244a 5529724i bk13: 1255a 5528734i bk14: 1218a 5532277i bk15: 1206a 5531447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737122
Row_Buffer_Locality_read = 0.748957
Row_Buffer_Locality_write = 0.382353
Bank_Level_Parallism = 2.602599
Bank_Level_Parallism_Col = 2.263738
Bank_Level_Parallism_Ready = 1.544633
write_to_read_ratio_blp_rw_average = 0.174015
GrpLevelPara = 1.797519 

BW Util details:
bwutil = 0.016611 
total_CMD = 5563198 
util_bw = 92412 
Wasted_Col = 87270 
Wasted_Row = 42021 
Idle = 5341495 

BW Util Bottlenecks: 
RCDc_limit = 85795 
RCDWRc_limit = 2808 
WTRc_limit = 16196 
RTWc_limit = 18346 
CCDLc_limit = 12067 
rwq = 0 
CCDLc_limit_alone = 10160 
WTRc_limit_alone = 15217 
RTWc_limit_alone = 17418 

Commands details: 
total_CMD = 5563198 
n_nop = 5529443 
Read = 20383 
Write = 0 
L2_Alloc = 0 
L2_WB = 2720 
n_act = 5547 
n_pre = 5531 
n_ref = 0 
n_req = 21063 
total_req = 23103 

Dual Bus Interface Util: 
issued_total_row = 11078 
issued_total_col = 23103 
Row_Bus_Util =  0.001991 
CoL_Bus_Util = 0.004153 
Either_Row_CoL_Bus_Util = 0.006068 
Issued_on_Two_Bus_Simul_Util = 0.000077 
issued_two_Eff = 0.012620 
queue_avg = 0.177456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.177456
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529675 n_act=5461 n_pre=5445 n_ref_event=0 n_req=20944 n_rd=20262 n_rd_L2_A=0 n_write=0 n_wr_bk=2728 bw_util=0.01653
n_activity=275998 dram_eff=0.3332
bk0: 1283a 5531043i bk1: 1263a 5532547i bk2: 1258a 5531766i bk3: 1275a 5531895i bk4: 1323a 5530339i bk5: 1319a 5532036i bk6: 1305a 5529926i bk7: 1316a 5528561i bk8: 1257a 5529171i bk9: 1262a 5530301i bk10: 1236a 5530874i bk11: 1228a 5530371i bk12: 1255a 5529953i bk13: 1252a 5529194i bk14: 1212a 5533977i bk15: 1218a 5531440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.739735
Row_Buffer_Locality_read = 0.752098
Row_Buffer_Locality_write = 0.372434
Bank_Level_Parallism = 2.514526
Bank_Level_Parallism_Col = 2.185433
Bank_Level_Parallism_Ready = 1.501739
write_to_read_ratio_blp_rw_average = 0.169088
GrpLevelPara = 1.780980 

BW Util details:
bwutil = 0.016530 
total_CMD = 5563198 
util_bw = 91960 
Wasted_Col = 86489 
Wasted_Row = 42333 
Idle = 5342416 

BW Util Bottlenecks: 
RCDc_limit = 84181 
RCDWRc_limit = 2854 
WTRc_limit = 16855 
RTWc_limit = 16622 
CCDLc_limit = 13248 
rwq = 0 
CCDLc_limit_alone = 11253 
WTRc_limit_alone = 15756 
RTWc_limit_alone = 15726 

Commands details: 
total_CMD = 5563198 
n_nop = 5529675 
Read = 20262 
Write = 0 
L2_Alloc = 0 
L2_WB = 2728 
n_act = 5461 
n_pre = 5445 
n_ref = 0 
n_req = 20944 
total_req = 22990 

Dual Bus Interface Util: 
issued_total_row = 10906 
issued_total_col = 22990 
Row_Bus_Util =  0.001960 
CoL_Bus_Util = 0.004133 
Either_Row_CoL_Bus_Util = 0.006026 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.011127 
queue_avg = 0.164061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164061
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529534 n_act=5508 n_pre=5492 n_ref_event=0 n_req=21014 n_rd=20335 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.01657
n_activity=278199 dram_eff=0.3314
bk0: 1281a 5531986i bk1: 1277a 5530769i bk2: 1298a 5530130i bk3: 1292a 5527715i bk4: 1335a 5529196i bk5: 1330a 5529495i bk6: 1316a 5529952i bk7: 1293a 5530369i bk8: 1263a 5530225i bk9: 1244a 5531395i bk10: 1236a 5528522i bk11: 1237a 5529458i bk12: 1237a 5529376i bk13: 1248a 5527214i bk14: 1230a 5532386i bk15: 1218a 5533290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738365
Row_Buffer_Locality_read = 0.749988
Row_Buffer_Locality_write = 0.390280
Bank_Level_Parallism = 2.551548
Bank_Level_Parallism_Col = 2.212798
Bank_Level_Parallism_Ready = 1.488603
write_to_read_ratio_blp_rw_average = 0.178202
GrpLevelPara = 1.786984 

BW Util details:
bwutil = 0.016574 
total_CMD = 5563198 
util_bw = 92204 
Wasted_Col = 88169 
Wasted_Row = 42050 
Idle = 5340775 

BW Util Bottlenecks: 
RCDc_limit = 86081 
RCDWRc_limit = 2843 
WTRc_limit = 17223 
RTWc_limit = 18715 
CCDLc_limit = 12994 
rwq = 0 
CCDLc_limit_alone = 11061 
WTRc_limit_alone = 16218 
RTWc_limit_alone = 17787 

Commands details: 
total_CMD = 5563198 
n_nop = 5529534 
Read = 20335 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 5508 
n_pre = 5492 
n_ref = 0 
n_req = 21014 
total_req = 23051 

Dual Bus Interface Util: 
issued_total_row = 11000 
issued_total_col = 23051 
Row_Bus_Util =  0.001977 
CoL_Bus_Util = 0.004143 
Either_Row_CoL_Bus_Util = 0.006051 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.011496 
queue_avg = 0.160910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.16091
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529625 n_act=5456 n_pre=5440 n_ref_event=0 n_req=21034 n_rd=20351 n_rd_L2_A=0 n_write=0 n_wr_bk=2732 bw_util=0.0166
n_activity=275552 dram_eff=0.3351
bk0: 1270a 5531928i bk1: 1259a 5532232i bk2: 1274a 5531314i bk3: 1282a 5529939i bk4: 1342a 5528970i bk5: 1339a 5525971i bk6: 1307a 5528817i bk7: 1336a 5526266i bk8: 1253a 5531379i bk9: 1263a 5530785i bk10: 1247a 5528240i bk11: 1250a 5530585i bk12: 1247a 5529685i bk13: 1239a 5530120i bk14: 1213a 5531987i bk15: 1230a 5529947i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.741086
Row_Buffer_Locality_read = 0.752395
Row_Buffer_Locality_write = 0.404100
Bank_Level_Parallism = 2.607227
Bank_Level_Parallism_Col = 2.272764
Bank_Level_Parallism_Ready = 1.529183
write_to_read_ratio_blp_rw_average = 0.175482
GrpLevelPara = 1.821605 

BW Util details:
bwutil = 0.016597 
total_CMD = 5563198 
util_bw = 92332 
Wasted_Col = 84944 
Wasted_Row = 41924 
Idle = 5343998 

BW Util Bottlenecks: 
RCDc_limit = 83373 
RCDWRc_limit = 2708 
WTRc_limit = 16463 
RTWc_limit = 18170 
CCDLc_limit = 11973 
rwq = 0 
CCDLc_limit_alone = 10177 
WTRc_limit_alone = 15593 
RTWc_limit_alone = 17244 

Commands details: 
total_CMD = 5563198 
n_nop = 5529625 
Read = 20351 
Write = 0 
L2_Alloc = 0 
L2_WB = 2732 
n_act = 5456 
n_pre = 5440 
n_ref = 0 
n_req = 21034 
total_req = 23083 

Dual Bus Interface Util: 
issued_total_row = 10896 
issued_total_col = 23083 
Row_Bus_Util =  0.001959 
CoL_Bus_Util = 0.004149 
Either_Row_CoL_Bus_Util = 0.006035 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.012093 
queue_avg = 0.180640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.18064
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529402 n_act=5600 n_pre=5584 n_ref_event=0 n_req=20977 n_rd=20298 n_rd_L2_A=0 n_write=0 n_wr_bk=2716 bw_util=0.01655
n_activity=278752 dram_eff=0.3302
bk0: 1264a 5531971i bk1: 1277a 5531960i bk2: 1279a 5529970i bk3: 1272a 5530193i bk4: 1311a 5531207i bk5: 1324a 5528923i bk6: 1328a 5528770i bk7: 1310a 5529751i bk8: 1272a 5528275i bk9: 1271a 5529258i bk10: 1242a 5528624i bk11: 1240a 5531354i bk12: 1225a 5531147i bk13: 1249a 5528421i bk14: 1218a 5531004i bk15: 1216a 5532982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733518
Row_Buffer_Locality_read = 0.745394
Row_Buffer_Locality_write = 0.378498
Bank_Level_Parallism = 2.539212
Bank_Level_Parallism_Col = 2.195180
Bank_Level_Parallism_Ready = 1.476877
write_to_read_ratio_blp_rw_average = 0.168118
GrpLevelPara = 1.785729 

BW Util details:
bwutil = 0.016547 
total_CMD = 5563198 
util_bw = 92056 
Wasted_Col = 87795 
Wasted_Row = 42657 
Idle = 5340690 

BW Util Bottlenecks: 
RCDc_limit = 87057 
RCDWRc_limit = 2835 
WTRc_limit = 17563 
RTWc_limit = 17786 
CCDLc_limit = 12213 
rwq = 0 
CCDLc_limit_alone = 10344 
WTRc_limit_alone = 16600 
RTWc_limit_alone = 16880 

Commands details: 
total_CMD = 5563198 
n_nop = 5529402 
Read = 20298 
Write = 0 
L2_Alloc = 0 
L2_WB = 2716 
n_act = 5600 
n_pre = 5584 
n_ref = 0 
n_req = 20977 
total_req = 23014 

Dual Bus Interface Util: 
issued_total_row = 11184 
issued_total_col = 23014 
Row_Bus_Util =  0.002010 
CoL_Bus_Util = 0.004137 
Either_Row_CoL_Bus_Util = 0.006075 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.011895 
queue_avg = 0.164651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.164651
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529566 n_act=5473 n_pre=5457 n_ref_event=0 n_req=21036 n_rd=20361 n_rd_L2_A=0 n_write=0 n_wr_bk=2700 bw_util=0.01658
n_activity=278760 dram_eff=0.3309
bk0: 1278a 5531934i bk1: 1256a 5531184i bk2: 1283a 5530985i bk3: 1292a 5529369i bk4: 1315a 5528659i bk5: 1336a 5528615i bk6: 1327a 5528281i bk7: 1330a 5528152i bk8: 1269a 5529185i bk9: 1270a 5532048i bk10: 1236a 5529370i bk11: 1238a 5529535i bk12: 1264a 5528561i bk13: 1253a 5530420i bk14: 1210a 5533552i bk15: 1204a 5531839i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740302
Row_Buffer_Locality_read = 0.751387
Row_Buffer_Locality_write = 0.405926
Bank_Level_Parallism = 2.562913
Bank_Level_Parallism_Col = 2.252133
Bank_Level_Parallism_Ready = 1.525112
write_to_read_ratio_blp_rw_average = 0.176264
GrpLevelPara = 1.797988 

BW Util details:
bwutil = 0.016581 
total_CMD = 5563198 
util_bw = 92244 
Wasted_Col = 86808 
Wasted_Row = 42608 
Idle = 5341538 

BW Util Bottlenecks: 
RCDc_limit = 84549 
RCDWRc_limit = 2661 
WTRc_limit = 17655 
RTWc_limit = 18318 
CCDLc_limit = 12451 
rwq = 0 
CCDLc_limit_alone = 10426 
WTRc_limit_alone = 16684 
RTWc_limit_alone = 17264 

Commands details: 
total_CMD = 5563198 
n_nop = 5529566 
Read = 20361 
Write = 0 
L2_Alloc = 0 
L2_WB = 2700 
n_act = 5473 
n_pre = 5457 
n_ref = 0 
n_req = 21036 
total_req = 23061 

Dual Bus Interface Util: 
issued_total_row = 10930 
issued_total_col = 23061 
Row_Bus_Util =  0.001965 
CoL_Bus_Util = 0.004145 
Either_Row_CoL_Bus_Util = 0.006045 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.010674 
queue_avg = 0.161273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.161273
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529453 n_act=5523 n_pre=5507 n_ref_event=0 n_req=21062 n_rd=20377 n_rd_L2_A=0 n_write=0 n_wr_bk=2740 bw_util=0.01662
n_activity=278879 dram_eff=0.3316
bk0: 1265a 5531800i bk1: 1266a 5531820i bk2: 1299a 5530561i bk3: 1279a 5531952i bk4: 1315a 5529943i bk5: 1342a 5527420i bk6: 1323a 5530787i bk7: 1316a 5530986i bk8: 1269a 5532040i bk9: 1272a 5529860i bk10: 1239a 5527561i bk11: 1239a 5526121i bk12: 1264a 5529162i bk13: 1241a 5530632i bk14: 1229a 5530581i bk15: 1219a 5530994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.738249
Row_Buffer_Locality_read = 0.750356
Row_Buffer_Locality_write = 0.378102
Bank_Level_Parallism = 2.561997
Bank_Level_Parallism_Col = 2.220898
Bank_Level_Parallism_Ready = 1.521975
write_to_read_ratio_blp_rw_average = 0.172704
GrpLevelPara = 1.785423 

BW Util details:
bwutil = 0.016621 
total_CMD = 5563198 
util_bw = 92468 
Wasted_Col = 86929 
Wasted_Row = 42112 
Idle = 5341689 

BW Util Bottlenecks: 
RCDc_limit = 84982 
RCDWRc_limit = 2853 
WTRc_limit = 16348 
RTWc_limit = 17284 
CCDLc_limit = 12954 
rwq = 0 
CCDLc_limit_alone = 11147 
WTRc_limit_alone = 15407 
RTWc_limit_alone = 16418 

Commands details: 
total_CMD = 5563198 
n_nop = 5529453 
Read = 20377 
Write = 0 
L2_Alloc = 0 
L2_WB = 2740 
n_act = 5523 
n_pre = 5507 
n_ref = 0 
n_req = 21062 
total_req = 23117 

Dual Bus Interface Util: 
issued_total_row = 11030 
issued_total_col = 23117 
Row_Bus_Util =  0.001983 
CoL_Bus_Util = 0.004155 
Either_Row_CoL_Bus_Util = 0.006066 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.011913 
queue_avg = 0.167325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.167325
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529663 n_act=5463 n_pre=5447 n_ref_event=0 n_req=20994 n_rd=20334 n_rd_L2_A=0 n_write=0 n_wr_bk=2640 bw_util=0.01652
n_activity=278077 dram_eff=0.3305
bk0: 1244a 5532929i bk1: 1261a 5532318i bk2: 1287a 5531817i bk3: 1294a 5531028i bk4: 1320a 5530722i bk5: 1321a 5530103i bk6: 1318a 5529216i bk7: 1310a 5528727i bk8: 1272a 5530533i bk9: 1256a 5529888i bk10: 1247a 5528018i bk11: 1249a 5527144i bk12: 1264a 5529837i bk13: 1264a 5528387i bk14: 1208a 5532528i bk15: 1219a 5533361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740259
Row_Buffer_Locality_read = 0.750811
Row_Buffer_Locality_write = 0.415152
Bank_Level_Parallism = 2.541143
Bank_Level_Parallism_Col = 2.211840
Bank_Level_Parallism_Ready = 1.511517
write_to_read_ratio_blp_rw_average = 0.175570
GrpLevelPara = 1.793554 

BW Util details:
bwutil = 0.016519 
total_CMD = 5563198 
util_bw = 91896 
Wasted_Col = 87084 
Wasted_Row = 42451 
Idle = 5341767 

BW Util Bottlenecks: 
RCDc_limit = 86120 
RCDWRc_limit = 2668 
WTRc_limit = 15363 
RTWc_limit = 18478 
CCDLc_limit = 12276 
rwq = 0 
CCDLc_limit_alone = 10507 
WTRc_limit_alone = 14621 
RTWc_limit_alone = 17451 

Commands details: 
total_CMD = 5563198 
n_nop = 5529663 
Read = 20334 
Write = 0 
L2_Alloc = 0 
L2_WB = 2640 
n_act = 5463 
n_pre = 5447 
n_ref = 0 
n_req = 20994 
total_req = 22974 

Dual Bus Interface Util: 
issued_total_row = 10910 
issued_total_col = 22974 
Row_Bus_Util =  0.001961 
CoL_Bus_Util = 0.004130 
Either_Row_CoL_Bus_Util = 0.006028 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.010407 
queue_avg = 0.170192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.170192
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529860 n_act=5375 n_pre=5359 n_ref_event=0 n_req=20962 n_rd=20285 n_rd_L2_A=0 n_write=0 n_wr_bk=2708 bw_util=0.01653
n_activity=275073 dram_eff=0.3344
bk0: 1261a 5531648i bk1: 1251a 5532137i bk2: 1288a 5531626i bk3: 1278a 5530225i bk4: 1318a 5530410i bk5: 1330a 5529922i bk6: 1324a 5528254i bk7: 1323a 5526759i bk8: 1270a 5527442i bk9: 1255a 5530923i bk10: 1245a 5528227i bk11: 1236a 5528847i bk12: 1247a 5532072i bk13: 1227a 5531434i bk14: 1216a 5530121i bk15: 1216a 5530980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.744061
Row_Buffer_Locality_read = 0.755928
Row_Buffer_Locality_write = 0.388479
Bank_Level_Parallism = 2.605991
Bank_Level_Parallism_Col = 2.294215
Bank_Level_Parallism_Ready = 1.575608
write_to_read_ratio_blp_rw_average = 0.179016
GrpLevelPara = 1.817115 

BW Util details:
bwutil = 0.016532 
total_CMD = 5563198 
util_bw = 91972 
Wasted_Col = 84719 
Wasted_Row = 41709 
Idle = 5344798 

BW Util Bottlenecks: 
RCDc_limit = 82721 
RCDWRc_limit = 2729 
WTRc_limit = 15836 
RTWc_limit = 17436 
CCDLc_limit = 12075 
rwq = 0 
CCDLc_limit_alone = 10163 
WTRc_limit_alone = 14907 
RTWc_limit_alone = 16453 

Commands details: 
total_CMD = 5563198 
n_nop = 5529860 
Read = 20285 
Write = 0 
L2_Alloc = 0 
L2_WB = 2708 
n_act = 5375 
n_pre = 5359 
n_ref = 0 
n_req = 20962 
total_req = 22993 

Dual Bus Interface Util: 
issued_total_row = 10734 
issued_total_col = 22993 
Row_Bus_Util =  0.001929 
CoL_Bus_Util = 0.004133 
Either_Row_CoL_Bus_Util = 0.005993 
Issued_on_Two_Bus_Simul_Util = 0.000070 
issued_two_Eff = 0.011668 
queue_avg = 0.179235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.179235
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=5563198 n_nop=5529504 n_act=5526 n_pre=5510 n_ref_event=0 n_req=20984 n_rd=20303 n_rd_L2_A=0 n_write=0 n_wr_bk=2724 bw_util=0.01656
n_activity=280286 dram_eff=0.3286
bk0: 1274a 5532769i bk1: 1283a 5530662i bk2: 1251a 5531581i bk3: 1283a 5529812i bk4: 1321a 5530136i bk5: 1326a 5529869i bk6: 1322a 5528886i bk7: 1324a 5528732i bk8: 1257a 5529675i bk9: 1266a 5527822i bk10: 1261a 5527116i bk11: 1222a 5529074i bk12: 1252a 5529590i bk13: 1245a 5529397i bk14: 1208a 5531349i bk15: 1208a 5532314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737133
Row_Buffer_Locality_read = 0.749298
Row_Buffer_Locality_write = 0.374449
Bank_Level_Parallism = 2.561123
Bank_Level_Parallism_Col = 2.228130
Bank_Level_Parallism_Ready = 1.526016
write_to_read_ratio_blp_rw_average = 0.176188
GrpLevelPara = 1.787843 

BW Util details:
bwutil = 0.016557 
total_CMD = 5563198 
util_bw = 92108 
Wasted_Col = 88461 
Wasted_Row = 42427 
Idle = 5340202 

BW Util Bottlenecks: 
RCDc_limit = 86023 
RCDWRc_limit = 2777 
WTRc_limit = 17423 
RTWc_limit = 19393 
CCDLc_limit = 12721 
rwq = 0 
CCDLc_limit_alone = 10811 
WTRc_limit_alone = 16504 
RTWc_limit_alone = 18402 

Commands details: 
total_CMD = 5563198 
n_nop = 5529504 
Read = 20303 
Write = 0 
L2_Alloc = 0 
L2_WB = 2724 
n_act = 5526 
n_pre = 5510 
n_ref = 0 
n_req = 20984 
total_req = 23027 

Dual Bus Interface Util: 
issued_total_row = 11036 
issued_total_col = 23027 
Row_Bus_Util =  0.001984 
CoL_Bus_Util = 0.004139 
Either_Row_CoL_Bus_Util = 0.006057 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.010952 
queue_avg = 0.156844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.156844

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15622, Miss = 10219, Miss_rate = 0.654, Pending_hits = 572, Reservation_fails = 141
L2_cache_bank[1]: Access = 15052, Miss = 10241, Miss_rate = 0.680, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 15140, Miss = 10231, Miss_rate = 0.676, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[3]: Access = 15083, Miss = 10206, Miss_rate = 0.677, Pending_hits = 108, Reservation_fails = 0
L2_cache_bank[4]: Access = 14950, Miss = 10216, Miss_rate = 0.683, Pending_hits = 138, Reservation_fails = 46
L2_cache_bank[5]: Access = 15254, Miss = 10231, Miss_rate = 0.671, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[6]: Access = 14986, Miss = 10162, Miss_rate = 0.678, Pending_hits = 130, Reservation_fails = 0
L2_cache_bank[7]: Access = 14902, Miss = 10162, Miss_rate = 0.682, Pending_hits = 122, Reservation_fails = 37
L2_cache_bank[8]: Access = 15625, Miss = 10216, Miss_rate = 0.654, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[9]: Access = 15118, Miss = 10159, Miss_rate = 0.672, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[10]: Access = 14955, Miss = 10178, Miss_rate = 0.681, Pending_hits = 123, Reservation_fails = 0
L2_cache_bank[11]: Access = 15137, Miss = 10218, Miss_rate = 0.675, Pending_hits = 138, Reservation_fails = 1
L2_cache_bank[12]: Access = 14934, Miss = 10157, Miss_rate = 0.680, Pending_hits = 121, Reservation_fails = 0
L2_cache_bank[13]: Access = 14943, Miss = 10184, Miss_rate = 0.682, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[14]: Access = 15048, Miss = 10221, Miss_rate = 0.679, Pending_hits = 132, Reservation_fails = 194
L2_cache_bank[15]: Access = 15099, Miss = 10231, Miss_rate = 0.678, Pending_hits = 120, Reservation_fails = 0
L2_cache_bank[16]: Access = 15667, Miss = 10236, Miss_rate = 0.653, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[17]: Access = 15168, Miss = 10201, Miss_rate = 0.673, Pending_hits = 117, Reservation_fails = 0
L2_cache_bank[18]: Access = 15046, Miss = 10177, Miss_rate = 0.676, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[19]: Access = 14949, Miss = 10190, Miss_rate = 0.682, Pending_hits = 117, Reservation_fails = 45
L2_cache_bank[20]: Access = 15071, Miss = 10181, Miss_rate = 0.676, Pending_hits = 155, Reservation_fails = 182
L2_cache_bank[21]: Access = 14929, Miss = 10140, Miss_rate = 0.679, Pending_hits = 147, Reservation_fails = 101
L2_cache_bank[22]: Access = 15151, Miss = 10192, Miss_rate = 0.673, Pending_hits = 140, Reservation_fails = 162
L2_cache_bank[23]: Access = 15093, Miss = 10189, Miss_rate = 0.675, Pending_hits = 134, Reservation_fails = 106
L2_total_cache_accesses = 362922
L2_total_cache_misses = 244738
L2_total_cache_miss_rate = 0.6744
L2_total_cache_pending_hits = 4423
L2_total_cache_reservation_fails = 1015
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 57360
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 68885
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1015
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 175175
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4423
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56401
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 520
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 305843
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1015
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=362922
icnt_total_pkts_simt_to_mem=362922
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 362922
Req_Network_cycles = 2169338
Req_Network_injected_packets_per_cycle =       0.1673 
Req_Network_conflicts_per_cycle =       0.0270
Req_Network_conflicts_per_cycle_util =       0.5300
Req_Bank_Level_Parallism =       3.2795
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0697
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0071

Reply_Network_injected_packets_num = 362922
Reply_Network_cycles = 2169338
Reply_Network_injected_packets_per_cycle =        0.1673
Reply_Network_conflicts_per_cycle =        0.2487
Reply_Network_conflicts_per_cycle_util =       4.8585
Reply_Bank_Level_Parallism =       3.2685
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0496
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0056
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 49 min, 48 sec (2988 sec)
gpgpu_simulation_rate = 4644 (inst/sec)
gpgpu_simulation_rate = 726 (cycle/sec)
gpgpu_silicon_slowdown = 1880165x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 2985760.7920 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 41.914959]
Verifying...
	runtime [serial] = 8.376000 ms.
Total element = 456626, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 5 || elements whose %5 < err <= %10 = 13 || elements whose %10 < err = 1405 || total err Element = 1423
	[max error  0.999872, and ]
POSSIBLE FAILURE
GPGPU-Sim: *** exit detected ***
