# SystemVerilog Module Header Template

// <file>.sv - <One-line purpose>
//
// Purpose:
//   <What this module is responsible for>
// Ports:
//   - clk / rst_n: <clock/reset domain>
//   - <others>: <brief meaning>
// Timing/Protocol:
//   <Handshake, latency, ordering>
// Reset/Init:
//   <Reset semantics and initial state>
// CDC/Assumptions:
//   <Clock domain crossings, invariants, limits>
// Notes:
//   <References, gotchas>

// Example usage:
//   <Short code or connection sketch>

