{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 08 13:59:36 2009 " "Info: Processing started: Fri May 08 13:59:36 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/ALU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/ALU.v" 30 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/ALU.v" 30 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Info: Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Info: Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Info: Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Info: Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "ALU.v" "" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/ALU.v" 30 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_nn01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_nn01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_nn01 " "Info: Found entity 1: mult_nn01" {  } { { "db/mult_nn01.tdf" "" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "480 " "Info: Ignored 480 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "480 " "Info: Ignored 480 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le9a\[17\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le9a\[17\]\"" {  } { { "db/mult_nn01.tdf" "le9a\[17\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 54 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le10a\[17\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le10a\[17\]\"" {  } { { "db/mult_nn01.tdf" "le10a\[17\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 46 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le11a\[16\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le11a\[16\]\"" {  } { { "db/mult_nn01.tdf" "le11a\[16\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 47 7 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le3a\[17\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le3a\[17\]\"" {  } { { "db/mult_nn01.tdf" "le3a\[17\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le7a\[17\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le7a\[17\]\"" {  } { { "db/mult_nn01.tdf" "le7a\[17\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 52 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le6a\[17\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le6a\[17\]\"" {  } { { "db/mult_nn01.tdf" "le6a\[17\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 51 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le5a\[17\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le5a\[17\]\"" {  } { { "db/mult_nn01.tdf" "le5a\[17\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 50 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le8a\[17\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le8a\[17\]\"" {  } { { "db/mult_nn01.tdf" "le8a\[17\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 53 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_nn01:auto_generated\|le4a\[17\] " "Info (17048): Logic cell \"lpm_mult:Mult0\|mult_nn01:auto_generated\|le4a\[17\]\"" {  } { { "db/mult_nn01.tdf" "le4a\[17\]" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/db/mult_nn01.tdf" 49 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CONTROL\[3\] " "Warning (15610): No output dependent on input pin \"CONTROL\[3\]\"" {  } { { "ALU.v" "" { Text "C:/Users/Megan/Documents/Megan/Spring 2009/EECE 681/Project Files/050809 test files/ALU.v" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "537 " "Info: Implemented 537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Info: Implemented 36 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Info: Implemented 35 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "466 " "Info: Implemented 466 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 08 13:59:42 2009 " "Info: Processing ended: Fri May 08 13:59:42 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
