# do /home/mozerpol/.local/lib/python3.11/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/mozerpol/Downloads/Vunit/UART/vunit_out/modelsim/modelsim.ini -wlf /home/mozerpol/Downloads/Vunit/UART/vunit_out/test_output/tb_lib.tb_example.G_BAUD_TB.G_FREQUENCY_HZ_TB.test_send_one_byte_695b0daa8a06132bcd63459a62d5d0fbaa2eb1b2/modelsim/vsim.wlf -quiet -t ps -onfinish stop tb_lib.tb_example(tb) -coverage -L vunit_lib -L osvvm -L tb_lib -g/tb_example/runner_cfg="active python runner : true,enabled_test_cases : test_send_one_byte,output path : /home/mozerpol/Downloads/Vunit/UART/vunit_out/test_output/tb_lib.tb_example.G_BAUD_TB.G_FREQUENCY_HZ_TB.test_send_one_byte_695b0daa8a06132bcd63459a62d5d0fbaa2eb1b2/,tb path : /home/mozerpol/Downloads/Vunit/UART/,use_color : true" -g/tb_example/g_frequency_hz_tb=50000000 -g/tb_example/g_baud_tb=115200 
# Start time: 10:35:51 on Feb 14,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/mozerpol/.local/lib/python3.11/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(488): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Warning: /home/mozerpol/.local/lib/python3.11/site-packages/vunit/vhdl/string_ops/src/string_ops.vhd(565): (vopt-1083) Implicit array operator "=" always returns FALSE (left length 1 is not equal to right length 0).
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
#             [22;96;49m0 ps[0m - [1;37;49mdefault[0m                      -    [1;37;49mINFO[0m - ===== TEST CASE 1 =====
# Break in Subprogram stop at /home/mozerpol/.local/lib/python3.11/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/mozerpol/.local/lib/python3.11/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 10:35:52 on Feb 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
