m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/flash_test/prj/simulation/questa
T_opt
!s110 1727698162
V:FfdnZdAH3846=EJz>^kX2
04 13 4 work flash_test_tb fast 0
=1-00d861e3bc76-66fa94f2-125-3758
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vacdc_check
Z2 !s110 1727698160
!i10b 1
!s100 SOQLo=D3jSPcNn?Z]EnSM2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IRPK<Aj:]9@dAD;@bU^`C11
R0
w1086255684
8D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/acdc_check.v
FD:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/acdc_check.v
!i122 10
L0 20 348
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1727698160.000000
!s107 D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/parameter.v|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/acdc_check.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/acdc_check.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vflash_ctrl
Z9 !s110 1727698159
!i10b 1
!s100 bV9RiNGD9MYjmlAfBBamL1
R3
IMSfMnh5D:Ge;L38>337fD2
R0
w1727695516
8D:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v
FD:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v
!i122 4
L0 1 220
R4
R5
r1
!s85 0
31
Z10 !s108 1727698159.000000
!s107 D:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/rtl|D:/git-repository/fpga_training/flash_test/rtl/flash_ctrl.v|
!i113 0
R7
Z11 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/flash_test/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vflash_test
R9
!i10b 1
!s100 gWMT7Khc`8lbKilFgD0bY3
R3
I<@2kTNSmm0<5nW7V410=30
R0
w1727694702
8D:/git-repository/fpga_training/flash_test/rtl/flash_test.v
FD:/git-repository/fpga_training/flash_test/rtl/flash_test.v
!i122 3
L0 1 60
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/flash_test/rtl/flash_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/rtl|D:/git-repository/fpga_training/flash_test/rtl/flash_test.v|
!i113 0
R7
R11
R1
vflash_test_tb
R2
!i10b 1
!s100 ;nz<:=Xh1jJkFkU28_22J2
R3
I1M]IbY0oU2ILiVUgo]7BF2
R0
w1727698103
8D:/git-repository/fpga_training/flash_test/prj/../sim/flash_test_tb.v
FD:/git-repository/fpga_training/flash_test/prj/../sim/flash_test_tb.v
!i122 11
L0 3 62
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/flash_test/prj/../sim/flash_test_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/prj/../sim|D:/git-repository/fpga_training/flash_test/prj/../sim/flash_test_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/flash_test/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vinternal_logic
R2
!i10b 1
!s100 eXHFIj4<7agibJh>58D>J1
R3
I=eNDOn]iV:EW@kA2i9jfk2
R0
w1086255746
8D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/internal_logic.v
FD:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/internal_logic.v
!i122 9
L0 20 1576
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/parameter.v|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/internal_logic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/internal_logic.v|
!i113 0
R7
R8
R1
vm25p16
R2
!i10b 1
!s100 obO<nlOQYJPZ3DP1>8Q560
R3
IoMPhmVcU7^9;O^PKE<]9H3
R0
w1086255776
8D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/M25p16.v
FD:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/M25p16.v
!i122 8
L0 20 39
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/parameter.v|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/M25p16.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/M25p16.v|
!i113 0
R7
R8
R1
vm25p16_driver
R2
!i10b 1
!s100 `OUECmG^zV]PI@MmIQ;RL3
R3
I7Lm6QZXh0jRe0HV[0U2GI1
R0
w1727251731
8D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/m25p16_driver.v
FD:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/m25p16_driver.v
!i122 7
L0 20 1460
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/parameter.v|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/m25p16_driver.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/m25p16_driver.v|
!i113 0
R7
R8
R1
vmemory_access
R2
!i10b 1
!s100 5i>KUSEgi^CiDGLl?aPT?3
R3
IOCFUQkgl<`bZe:@VRkzkg3
R0
w1086255824
8D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/memory_access.v
FD:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/memory_access.v
!i122 6
L0 20 189
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/parameter.v|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/memory_access.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/memory_access.v|
!i113 0
R7
R8
R1
vspi_8bit_driver
R9
!i10b 1
!s100 07DgGnDi9]8:Q>[PKEkdR0
R3
I]<OAfJe=lF2Q[fVQkQ5i22
R0
w1727687518
8D:/git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v
FD:/git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v
!i122 2
L0 1 39
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/rtl|D:/git-repository/fpga_training/flash_test/rtl/spi_8bit_driver.v|
!i113 0
R7
R11
R1
vspi_rx
R9
!i10b 1
!s100 1an9;S8F;2`L8gfNg9@X]3
R3
I@=X0zjWn9OIRD_^?B:@Pf0
R0
w1727694555
8D:/git-repository/fpga_training/flash_test/rtl/spi_rx.v
FD:/git-repository/fpga_training/flash_test/rtl/spi_rx.v
!i122 1
L0 1 124
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/flash_test/rtl/spi_rx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/rtl|D:/git-repository/fpga_training/flash_test/rtl/spi_rx.v|
!i113 0
R7
R11
R1
vspi_tx
R9
!i10b 1
!s100 ;;lBb5[dVk132JcSTkeCo3
R3
IXiS[nT[aH42_RM0aI4gdB3
R0
w1727694235
8D:/git-repository/fpga_training/flash_test/rtl/spi_tx.v
FD:/git-repository/fpga_training/flash_test/rtl/spi_tx.v
!i122 0
L0 1 120
R4
R5
r1
!s85 0
31
!s108 1727698158.000000
!s107 D:/git-repository/fpga_training/flash_test/rtl/spi_tx.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/rtl|D:/git-repository/fpga_training/flash_test/rtl/spi_tx.v|
!i113 0
R7
R11
R1
vtestbench
R9
!i10b 1
!s100 ;G>HEWGjGSA3R7F_SjFlN2
R3
I^6BNLi>ZIn@hX:Ah9WjRh3
R0
w1086256946
8D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/testbench.v
FD:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/testbench.v
!i122 5
L0 19 15
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12|D:/git-repository/fpga_training/flash_test/prj/../m25p16-vg-v12/testbench.v|
!i113 0
R7
R8
R1
