<stg><name>accel</name>


<trans_list>

<trans id="601" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %gmem_softmax_biases_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_softmax_biases

]]></Node>
<StgValue><ssdm name="gmem_softmax_biases_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %gmem_softmax_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_softmax_weights

]]></Node>
<StgValue><ssdm name="gmem_softmax_weights_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:8 %gmem_dense_biases_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_dense_biases

]]></Node>
<StgValue><ssdm name="gmem_dense_biases_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:9 %gmem_dense_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_dense_weights

]]></Node>
<StgValue><ssdm name="gmem_dense_weights_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:10 %gmem_conv2d_64_biases_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_64_biases

]]></Node>
<StgValue><ssdm name="gmem_conv2d_64_biases_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:11 %gmem_conv2d_64_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_64_weights

]]></Node>
<StgValue><ssdm name="gmem_conv2d_64_weights_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:12 %gmem_conv2d_32_biases_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_32_biases

]]></Node>
<StgValue><ssdm name="gmem_conv2d_32_biases_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:13 %gmem_conv2d_32_weights_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_32_weights

]]></Node>
<StgValue><ssdm name="gmem_conv2d_32_weights_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
entry:14 %gmem_softmax_feature_map_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="gmem_softmax_feature_map_c"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
entry:17 %gmem_dense_feature_map_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="gmem_dense_feature_map_c"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
entry:20 %gmem_maxp2d_64_feature_map_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="gmem_maxp2d_64_feature_map_c"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64">
<![CDATA[
entry:23 %gmem_conv2d_64_feature_map_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="gmem_conv2d_64_feature_map_c"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64">
<![CDATA[
entry:26 %gmem_maxp2d_32_feature_map_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="gmem_maxp2d_32_feature_map_c"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64">
<![CDATA[
entry:29 %gmem_conv2d_32_feature_map_c = alloca i64 1

]]></Node>
<StgValue><ssdm name="gmem_conv2d_32_feature_map_c"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
entry:71 %conv2d_32_feature_map_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_32_feature_map_stream"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="64">
<![CDATA[
entry:74 %conv2d_32_activations_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_32_activations_stream"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="64">
<![CDATA[
entry:77 %maxp2d_32_feature_map_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxp2d_32_feature_map_stream"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="64">
<![CDATA[
entry:80 %maxp2d_32_activations_window_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxp2d_32_activations_window_stream"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="64">
<![CDATA[
entry:83 %conv2d_64_feature_map_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_feature_map_stream"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="64">
<![CDATA[
entry:86 %conv2d_64_activations_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_activations_stream"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
entry:89 %maxp2d_64_feature_map_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxp2d_64_feature_map_stream"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="64">
<![CDATA[
entry:92 %maxp2d_64_activations_window_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxp2d_64_activations_window_stream"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
entry:95 %dense_feature_map_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_feature_map_stream"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="64">
<![CDATA[
entry:98 %dense_activations_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_activations_stream"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
entry:101 %conv2d_32_f_map_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_32_f_map_out"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
entry:104 %maxp2d_32_f_map_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxp2d_32_f_map_out"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
entry:107 %conv2d_64_f_map_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_f_map_out"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
entry:110 %maxp2d_64_f_map_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxp2d_64_f_map_out"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
entry:113 %dense_f_map_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_f_map_out"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
entry:116 %softmax_f_map_out = alloca i64 1

]]></Node>
<StgValue><ssdm name="softmax_f_map_out"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="288" op_0_bw="64">
<![CDATA[
entry:119 %conv2d_32_window_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_32_window_stream"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="288" op_0_bw="64">
<![CDATA[
entry:122 %conv2d_32_padded_window_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_32_padded_window_stream"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
entry:125 %kernel_sums = alloca i64 1

]]></Node>
<StgValue><ssdm name="kernel_sums"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="64">
<![CDATA[
entry:128 %maxp2d_32_window_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxp2d_32_window_stream"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="288" op_0_bw="64">
<![CDATA[
entry:131 %conv2d_64_window_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_window_stream"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="288" op_0_bw="64">
<![CDATA[
entry:134 %conv2d_64_padded_window_stream_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="288" op_0_bw="64">
<![CDATA[
entry:137 %conv2d_64_padded_window_stream_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="288" op_0_bw="64">
<![CDATA[
entry:140 %conv2d_64_padded_window_stream_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="288" op_0_bw="64">
<![CDATA[
entry:143 %conv2d_64_padded_window_stream_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_3"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="288" op_0_bw="64">
<![CDATA[
entry:146 %conv2d_64_padded_window_stream_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_4"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="288" op_0_bw="64">
<![CDATA[
entry:149 %conv2d_64_padded_window_stream_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_5"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="288" op_0_bw="64">
<![CDATA[
entry:152 %conv2d_64_padded_window_stream_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_6"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="288" op_0_bw="64">
<![CDATA[
entry:155 %conv2d_64_padded_window_stream_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_7"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="288" op_0_bw="64">
<![CDATA[
entry:158 %conv2d_64_padded_window_stream_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_8"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="288" op_0_bw="64">
<![CDATA[
entry:161 %conv2d_64_padded_window_stream_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_9"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="288" op_0_bw="64">
<![CDATA[
entry:164 %conv2d_64_padded_window_stream_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_10"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="288" op_0_bw="64">
<![CDATA[
entry:167 %conv2d_64_padded_window_stream_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_11"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="288" op_0_bw="64">
<![CDATA[
entry:170 %conv2d_64_padded_window_stream_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_12"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="288" op_0_bw="64">
<![CDATA[
entry:173 %conv2d_64_padded_window_stream_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_13"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="288" op_0_bw="64">
<![CDATA[
entry:176 %conv2d_64_padded_window_stream_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_14"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="288" op_0_bw="64">
<![CDATA[
entry:179 %conv2d_64_padded_window_stream_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_15"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="288" op_0_bw="64">
<![CDATA[
entry:182 %conv2d_64_padded_window_stream_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_16"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="288" op_0_bw="64">
<![CDATA[
entry:185 %conv2d_64_padded_window_stream_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_17"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="288" op_0_bw="64">
<![CDATA[
entry:188 %conv2d_64_padded_window_stream_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_18"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="288" op_0_bw="64">
<![CDATA[
entry:191 %conv2d_64_padded_window_stream_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_19"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="288" op_0_bw="64">
<![CDATA[
entry:194 %conv2d_64_padded_window_stream_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_20"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="288" op_0_bw="64">
<![CDATA[
entry:197 %conv2d_64_padded_window_stream_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_21"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="288" op_0_bw="64">
<![CDATA[
entry:200 %conv2d_64_padded_window_stream_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_22"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="288" op_0_bw="64">
<![CDATA[
entry:203 %conv2d_64_padded_window_stream_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_23"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="288" op_0_bw="64">
<![CDATA[
entry:206 %conv2d_64_padded_window_stream_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_24"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="288" op_0_bw="64">
<![CDATA[
entry:209 %conv2d_64_padded_window_stream_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_25"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="288" op_0_bw="64">
<![CDATA[
entry:212 %conv2d_64_padded_window_stream_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_26"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="288" op_0_bw="64">
<![CDATA[
entry:215 %conv2d_64_padded_window_stream_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_27"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="288" op_0_bw="64">
<![CDATA[
entry:218 %conv2d_64_padded_window_stream_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_28"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="288" op_0_bw="64">
<![CDATA[
entry:221 %conv2d_64_padded_window_stream_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_29"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="288" op_0_bw="64">
<![CDATA[
entry:224 %conv2d_64_padded_window_stream_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_30"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="288" op_0_bw="64">
<![CDATA[
entry:227 %conv2d_64_padded_window_stream_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_padded_window_stream_31"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="64">
<![CDATA[
entry:230 %in_channel_map_stream_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="64">
<![CDATA[
entry:233 %in_channel_map_stream_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_1"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="64">
<![CDATA[
entry:236 %in_channel_map_stream_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_2"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="64">
<![CDATA[
entry:239 %in_channel_map_stream_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="64">
<![CDATA[
entry:242 %in_channel_map_stream_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_4"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="64">
<![CDATA[
entry:245 %in_channel_map_stream_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_5"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="64">
<![CDATA[
entry:248 %in_channel_map_stream_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_6"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="64">
<![CDATA[
entry:251 %in_channel_map_stream_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_7"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="64">
<![CDATA[
entry:254 %in_channel_map_stream_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_8"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="64">
<![CDATA[
entry:257 %in_channel_map_stream_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_9"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="64">
<![CDATA[
entry:260 %in_channel_map_stream_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_10"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="64">
<![CDATA[
entry:263 %in_channel_map_stream_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_11"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="64">
<![CDATA[
entry:266 %in_channel_map_stream_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_12"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="64">
<![CDATA[
entry:269 %in_channel_map_stream_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_13"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="64">
<![CDATA[
entry:272 %in_channel_map_stream_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_14"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="64">
<![CDATA[
entry:275 %in_channel_map_stream_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_15"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="64">
<![CDATA[
entry:278 %in_channel_map_stream_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_16"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="64">
<![CDATA[
entry:281 %in_channel_map_stream_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_17"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="64">
<![CDATA[
entry:284 %in_channel_map_stream_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_18"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="64">
<![CDATA[
entry:287 %in_channel_map_stream_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_19"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="64">
<![CDATA[
entry:290 %in_channel_map_stream_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_20"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="64">
<![CDATA[
entry:293 %in_channel_map_stream_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_21"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="64">
<![CDATA[
entry:296 %in_channel_map_stream_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_22"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="64">
<![CDATA[
entry:299 %in_channel_map_stream_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_23"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="64">
<![CDATA[
entry:302 %in_channel_map_stream_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_24"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="64">
<![CDATA[
entry:305 %in_channel_map_stream_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_25"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="64">
<![CDATA[
entry:308 %in_channel_map_stream_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_26"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="64">
<![CDATA[
entry:311 %in_channel_map_stream_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_27"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="64">
<![CDATA[
entry:314 %in_channel_map_stream_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_28"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="64">
<![CDATA[
entry:317 %in_channel_map_stream_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_29"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="64">
<![CDATA[
entry:320 %in_channel_map_stream_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_30"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="64">
<![CDATA[
entry:323 %in_channel_map_stream_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="in_channel_map_stream_31"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="128" op_0_bw="64">
<![CDATA[
entry:326 %maxp2d_64_window_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="maxp2d_64_window_stream"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="64">
<![CDATA[
entry:329 %conv2d_32_weights = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_32_weights"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="64">
<![CDATA[
entry:330 %conv2d_32_biases = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_32_biases"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="64">
<![CDATA[
entry:331 %conv2d_64_weights = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="64">
<![CDATA[
entry:332 %conv2d_64_weights_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_1"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="64">
<![CDATA[
entry:333 %conv2d_64_weights_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_2"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="64">
<![CDATA[
entry:334 %conv2d_64_weights_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="64">
<![CDATA[
entry:335 %conv2d_64_weights_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="64">
<![CDATA[
entry:336 %conv2d_64_weights_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_5"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="64">
<![CDATA[
entry:337 %conv2d_64_weights_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_6"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="64">
<![CDATA[
entry:338 %conv2d_64_weights_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_7"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="64">
<![CDATA[
entry:339 %conv2d_64_weights_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_8"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="64">
<![CDATA[
entry:340 %conv2d_64_weights_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_9"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="64">
<![CDATA[
entry:341 %conv2d_64_weights_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_10"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="64">
<![CDATA[
entry:342 %conv2d_64_weights_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_11"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="64">
<![CDATA[
entry:343 %conv2d_64_weights_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_12"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="64">
<![CDATA[
entry:344 %conv2d_64_weights_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_13"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="64">
<![CDATA[
entry:345 %conv2d_64_weights_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_14"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="64">
<![CDATA[
entry:346 %conv2d_64_weights_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_15"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="64">
<![CDATA[
entry:347 %conv2d_64_weights_16 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_16"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="64">
<![CDATA[
entry:348 %conv2d_64_weights_17 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_17"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="64">
<![CDATA[
entry:349 %conv2d_64_weights_18 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_18"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="64">
<![CDATA[
entry:350 %conv2d_64_weights_19 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_19"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="64">
<![CDATA[
entry:351 %conv2d_64_weights_20 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_20"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="64">
<![CDATA[
entry:352 %conv2d_64_weights_21 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_21"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="64">
<![CDATA[
entry:353 %conv2d_64_weights_22 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_22"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="64">
<![CDATA[
entry:354 %conv2d_64_weights_23 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_23"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="64">
<![CDATA[
entry:355 %conv2d_64_weights_24 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_24"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="64">
<![CDATA[
entry:356 %conv2d_64_weights_25 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_25"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="64">
<![CDATA[
entry:357 %conv2d_64_weights_26 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_26"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="64">
<![CDATA[
entry:358 %conv2d_64_weights_27 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_27"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="64">
<![CDATA[
entry:359 %conv2d_64_weights_28 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_28"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="64">
<![CDATA[
entry:360 %conv2d_64_weights_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_29"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="64">
<![CDATA[
entry:361 %conv2d_64_weights_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_30"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="64">
<![CDATA[
entry:362 %conv2d_64_weights_31 = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_weights_31"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="64">
<![CDATA[
entry:363 %conv2d_64_biases = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv2d_64_biases"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="64">
<![CDATA[
entry:364 %dense_weights = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_weights"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="64">
<![CDATA[
entry:365 %dense_weights_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_weights_1"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="64">
<![CDATA[
entry:366 %dense_weights_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_weights_2"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="64">
<![CDATA[
entry:367 %dense_weights_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_weights_3"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="64">
<![CDATA[
entry:368 %dense_weights_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_weights_4"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="64">
<![CDATA[
entry:369 %dense_weights_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_weights_5"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="64">
<![CDATA[
entry:370 %dense_weights_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_weights_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="64">
<![CDATA[
entry:371 %dense_weights_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_weights_7"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="64">
<![CDATA[
entry:372 %dense_biases = alloca i64 1

]]></Node>
<StgValue><ssdm name="dense_biases"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="64">
<![CDATA[
entry:373 %softmax_weights = alloca i64 1

]]></Node>
<StgValue><ssdm name="softmax_weights"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="64">
<![CDATA[
entry:374 %softmax_weights_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="softmax_weights_1"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="64">
<![CDATA[
entry:375 %softmax_weights_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="softmax_weights_2"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="64">
<![CDATA[
entry:376 %softmax_biases = alloca i64 1

]]></Node>
<StgValue><ssdm name="softmax_biases"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="180" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32">
<![CDATA[
entry:442 %call_ln591 = call void @save_variables_locally, i512 %gmem, i64 %gmem_conv2d_32_weights_read, i64 %gmem_conv2d_32_biases_read, i64 %gmem_conv2d_64_weights_read, i64 %gmem_conv2d_64_biases_read, i64 %gmem_dense_weights_read, i64 %gmem_dense_biases_read, i64 %gmem_softmax_weights_read, i64 %gmem_softmax_biases_read, i32 %conv2d_32_weights, i32 %conv2d_32_biases, i32 %conv2d_64_weights, i32 %conv2d_64_weights_1, i32 %conv2d_64_weights_2, i32 %conv2d_64_weights_3, i32 %conv2d_64_weights_4, i32 %conv2d_64_weights_5, i32 %conv2d_64_weights_6, i32 %conv2d_64_weights_7, i32 %conv2d_64_weights_8, i32 %conv2d_64_weights_9, i32 %conv2d_64_weights_10, i32 %conv2d_64_weights_11, i32 %conv2d_64_weights_12, i32 %conv2d_64_weights_13, i32 %conv2d_64_weights_14, i32 %conv2d_64_weights_15, i32 %conv2d_64_weights_16, i32 %conv2d_64_weights_17, i32 %conv2d_64_weights_18, i32 %conv2d_64_weights_19, i32 %conv2d_64_weights_20, i32 %conv2d_64_weights_21, i32 %conv2d_64_weights_22, i32 %conv2d_64_weights_23, i32 %conv2d_64_weights_24, i32 %conv2d_64_weights_25, i32 %conv2d_64_weights_26, i32 %conv2d_64_weights_27, i32 %conv2d_64_weights_28, i32 %conv2d_64_weights_29, i32 %conv2d_64_weights_30, i32 %conv2d_64_weights_31, i32 %conv2d_64_biases, i32 %dense_weights, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_biases, i32 %softmax_weights, i32 %softmax_weights_1, i32 %softmax_weights_2, i32 %softmax_biases

]]></Node>
<StgValue><ssdm name="call_ln591"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="288">
<![CDATA[
entry:443 %call_ln632 = call void @create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i288 %conv2d_32_window_stream

]]></Node>
<StgValue><ssdm name="call_ln632"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="182" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32">
<![CDATA[
entry:442 %call_ln591 = call void @save_variables_locally, i512 %gmem, i64 %gmem_conv2d_32_weights_read, i64 %gmem_conv2d_32_biases_read, i64 %gmem_conv2d_64_weights_read, i64 %gmem_conv2d_64_biases_read, i64 %gmem_dense_weights_read, i64 %gmem_dense_biases_read, i64 %gmem_softmax_weights_read, i64 %gmem_softmax_biases_read, i32 %conv2d_32_weights, i32 %conv2d_32_biases, i32 %conv2d_64_weights, i32 %conv2d_64_weights_1, i32 %conv2d_64_weights_2, i32 %conv2d_64_weights_3, i32 %conv2d_64_weights_4, i32 %conv2d_64_weights_5, i32 %conv2d_64_weights_6, i32 %conv2d_64_weights_7, i32 %conv2d_64_weights_8, i32 %conv2d_64_weights_9, i32 %conv2d_64_weights_10, i32 %conv2d_64_weights_11, i32 %conv2d_64_weights_12, i32 %conv2d_64_weights_13, i32 %conv2d_64_weights_14, i32 %conv2d_64_weights_15, i32 %conv2d_64_weights_16, i32 %conv2d_64_weights_17, i32 %conv2d_64_weights_18, i32 %conv2d_64_weights_19, i32 %conv2d_64_weights_20, i32 %conv2d_64_weights_21, i32 %conv2d_64_weights_22, i32 %conv2d_64_weights_23, i32 %conv2d_64_weights_24, i32 %conv2d_64_weights_25, i32 %conv2d_64_weights_26, i32 %conv2d_64_weights_27, i32 %conv2d_64_weights_28, i32 %conv2d_64_weights_29, i32 %conv2d_64_weights_30, i32 %conv2d_64_weights_31, i32 %conv2d_64_biases, i32 %dense_weights, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_biases, i32 %softmax_weights, i32 %softmax_weights_1, i32 %softmax_weights_2, i32 %softmax_biases

]]></Node>
<StgValue><ssdm name="call_ln591"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="288">
<![CDATA[
entry:443 %call_ln632 = call void @create_window_stream_conv2d_1c<float, 28u, 28u, 3u, 3u>, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, i288 %conv2d_32_window_stream

]]></Node>
<StgValue><ssdm name="call_ln632"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="184" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="0">
<![CDATA[
entry:444 %call_ln637 = call void @pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>, i288 %conv2d_32_window_stream, i288 %conv2d_32_padded_window_stream

]]></Node>
<StgValue><ssdm name="call_ln637"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="185" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="0">
<![CDATA[
entry:444 %call_ln637 = call void @pad_windows_1c<float, 28u, 28u, 3u, 3u, 32u>, i288 %conv2d_32_window_stream, i288 %conv2d_32_padded_window_stream

]]></Node>
<StgValue><ssdm name="call_ln637"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="186" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:445 %call_ln643 = call void @conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>, i288 %conv2d_32_padded_window_stream, i32 %conv2d_32_weights, i32 %conv2d_32_biases, i32 %kernel_sums

]]></Node>
<StgValue><ssdm name="call_ln643"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="187" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:445 %call_ln643 = call void @conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>, i288 %conv2d_32_padded_window_stream, i32 %conv2d_32_weights, i32 %conv2d_32_biases, i32 %kernel_sums

]]></Node>
<StgValue><ssdm name="call_ln643"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="188" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:446 %call_ln648 = call void @conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>, i32 %kernel_sums, i32 %conv2d_32_feature_map_stream, i1 %conv2d_32_activations_stream, i32 %conv2d_32_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln648"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="189" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:446 %call_ln648 = call void @conv2d_activate_1c<28u, 28u, 3u, 3u, 32u>, i32 %kernel_sums, i32 %conv2d_32_feature_map_stream, i1 %conv2d_32_activations_stream, i32 %conv2d_32_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln648"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="190" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:447 %call_ln657 = call void @create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>, i32 %conv2d_32_feature_map_stream, i128 %maxp2d_32_window_stream

]]></Node>
<StgValue><ssdm name="call_ln657"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="191" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:447 %call_ln657 = call void @create_window_stream_maxp2d<28u, 28u, 32u, 2u, 2u>, i32 %conv2d_32_feature_map_stream, i128 %maxp2d_32_window_stream

]]></Node>
<StgValue><ssdm name="call_ln657"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="192" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:448 %call_ln663 = call void @maxp2d<6272u, 2u, 2u>, i128 %maxp2d_32_window_stream, i32 %maxp2d_32_feature_map_stream, i4 %maxp2d_32_activations_window_stream, i32 %maxp2d_32_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln663"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="193" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:448 %call_ln663 = call void @maxp2d<6272u, 2u, 2u>, i128 %maxp2d_32_window_stream, i32 %maxp2d_32_feature_map_stream, i4 %maxp2d_32_activations_window_stream, i32 %maxp2d_32_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln663"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="194" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="288" op_3_bw="0">
<![CDATA[
entry:449 %call_ln673 = call void @create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>, i32 %maxp2d_32_feature_map_stream, i288 %conv2d_64_window_stream

]]></Node>
<StgValue><ssdm name="call_ln673"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="195" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="288" op_3_bw="0">
<![CDATA[
entry:449 %call_ln673 = call void @create_window_stream_conv2d_mc<float, 14u, 14u, 32u, 3u, 3u>, i32 %maxp2d_32_feature_map_stream, i288 %conv2d_64_window_stream

]]></Node>
<StgValue><ssdm name="call_ln673"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="196" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="288" op_5_bw="288" op_6_bw="288" op_7_bw="288" op_8_bw="288" op_9_bw="288" op_10_bw="288" op_11_bw="288" op_12_bw="288" op_13_bw="288" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="0">
<![CDATA[
entry:450 %call_ln678 = call void @pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>, i288 %conv2d_64_window_stream, i288 %conv2d_64_padded_window_stream_0, i288 %conv2d_64_padded_window_stream_1, i288 %conv2d_64_padded_window_stream_2, i288 %conv2d_64_padded_window_stream_3, i288 %conv2d_64_padded_window_stream_4, i288 %conv2d_64_padded_window_stream_5, i288 %conv2d_64_padded_window_stream_6, i288 %conv2d_64_padded_window_stream_7, i288 %conv2d_64_padded_window_stream_8, i288 %conv2d_64_padded_window_stream_9, i288 %conv2d_64_padded_window_stream_10, i288 %conv2d_64_padded_window_stream_11, i288 %conv2d_64_padded_window_stream_12, i288 %conv2d_64_padded_window_stream_13, i288 %conv2d_64_padded_window_stream_14, i288 %conv2d_64_padded_window_stream_15, i288 %conv2d_64_padded_window_stream_16, i288 %conv2d_64_padded_window_stream_17, i288 %conv2d_64_padded_window_stream_18, i288 %conv2d_64_padded_window_stream_19, i288 %conv2d_64_padded_window_stream_20, i288 %conv2d_64_padded_window_stream_21, i288 %conv2d_64_padded_window_stream_22, i288 %conv2d_64_padded_window_stream_23, i288 %conv2d_64_padded_window_stream_24, i288 %conv2d_64_padded_window_stream_25, i288 %conv2d_64_padded_window_stream_26, i288 %conv2d_64_padded_window_stream_27, i288 %conv2d_64_padded_window_stream_28, i288 %conv2d_64_padded_window_stream_29, i288 %conv2d_64_padded_window_stream_30, i288 %conv2d_64_padded_window_stream_31

]]></Node>
<StgValue><ssdm name="call_ln678"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="197" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="288" op_4_bw="288" op_5_bw="288" op_6_bw="288" op_7_bw="288" op_8_bw="288" op_9_bw="288" op_10_bw="288" op_11_bw="288" op_12_bw="288" op_13_bw="288" op_14_bw="288" op_15_bw="288" op_16_bw="288" op_17_bw="288" op_18_bw="288" op_19_bw="288" op_20_bw="288" op_21_bw="288" op_22_bw="288" op_23_bw="288" op_24_bw="288" op_25_bw="288" op_26_bw="288" op_27_bw="288" op_28_bw="288" op_29_bw="288" op_30_bw="288" op_31_bw="288" op_32_bw="288" op_33_bw="288" op_34_bw="0">
<![CDATA[
entry:450 %call_ln678 = call void @pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u>, i288 %conv2d_64_window_stream, i288 %conv2d_64_padded_window_stream_0, i288 %conv2d_64_padded_window_stream_1, i288 %conv2d_64_padded_window_stream_2, i288 %conv2d_64_padded_window_stream_3, i288 %conv2d_64_padded_window_stream_4, i288 %conv2d_64_padded_window_stream_5, i288 %conv2d_64_padded_window_stream_6, i288 %conv2d_64_padded_window_stream_7, i288 %conv2d_64_padded_window_stream_8, i288 %conv2d_64_padded_window_stream_9, i288 %conv2d_64_padded_window_stream_10, i288 %conv2d_64_padded_window_stream_11, i288 %conv2d_64_padded_window_stream_12, i288 %conv2d_64_padded_window_stream_13, i288 %conv2d_64_padded_window_stream_14, i288 %conv2d_64_padded_window_stream_15, i288 %conv2d_64_padded_window_stream_16, i288 %conv2d_64_padded_window_stream_17, i288 %conv2d_64_padded_window_stream_18, i288 %conv2d_64_padded_window_stream_19, i288 %conv2d_64_padded_window_stream_20, i288 %conv2d_64_padded_window_stream_21, i288 %conv2d_64_padded_window_stream_22, i288 %conv2d_64_padded_window_stream_23, i288 %conv2d_64_padded_window_stream_24, i288 %conv2d_64_padded_window_stream_25, i288 %conv2d_64_padded_window_stream_26, i288 %conv2d_64_padded_window_stream_27, i288 %conv2d_64_padded_window_stream_28, i288 %conv2d_64_padded_window_stream_29, i288 %conv2d_64_padded_window_stream_30, i288 %conv2d_64_padded_window_stream_31

]]></Node>
<StgValue><ssdm name="call_ln678"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="198" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:452 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>, i288 %conv2d_64_padded_window_stream_0, i32 %conv2d_64_weights, i32 %in_channel_map_stream_0

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="199" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:454 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1, i288 %conv2d_64_padded_window_stream_1, i32 %conv2d_64_weights_1, i32 %in_channel_map_stream_1

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="200" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:456 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2, i288 %conv2d_64_padded_window_stream_2, i32 %conv2d_64_weights_2, i32 %in_channel_map_stream_2

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="201" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:458 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3, i288 %conv2d_64_padded_window_stream_3, i32 %conv2d_64_weights_3, i32 %in_channel_map_stream_3

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="202" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:460 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4, i288 %conv2d_64_padded_window_stream_4, i32 %conv2d_64_weights_4, i32 %in_channel_map_stream_4

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="203" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:462 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5, i288 %conv2d_64_padded_window_stream_5, i32 %conv2d_64_weights_5, i32 %in_channel_map_stream_5

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="204" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:464 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6, i288 %conv2d_64_padded_window_stream_6, i32 %conv2d_64_weights_6, i32 %in_channel_map_stream_6

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="205" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:466 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7, i288 %conv2d_64_padded_window_stream_7, i32 %conv2d_64_weights_7, i32 %in_channel_map_stream_7

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:468 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8, i288 %conv2d_64_padded_window_stream_8, i32 %conv2d_64_weights_8, i32 %in_channel_map_stream_8

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="207" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:470 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9, i288 %conv2d_64_padded_window_stream_9, i32 %conv2d_64_weights_9, i32 %in_channel_map_stream_9

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="208" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:472 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10, i288 %conv2d_64_padded_window_stream_10, i32 %conv2d_64_weights_10, i32 %in_channel_map_stream_10

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="209" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:474 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11, i288 %conv2d_64_padded_window_stream_11, i32 %conv2d_64_weights_11, i32 %in_channel_map_stream_11

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="210" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:476 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12, i288 %conv2d_64_padded_window_stream_12, i32 %conv2d_64_weights_12, i32 %in_channel_map_stream_12

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="211" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:478 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13, i288 %conv2d_64_padded_window_stream_13, i32 %conv2d_64_weights_13, i32 %in_channel_map_stream_13

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="212" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:480 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14, i288 %conv2d_64_padded_window_stream_14, i32 %conv2d_64_weights_14, i32 %in_channel_map_stream_14

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="213" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:482 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15, i288 %conv2d_64_padded_window_stream_15, i32 %conv2d_64_weights_15, i32 %in_channel_map_stream_15

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="214" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:484 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16, i288 %conv2d_64_padded_window_stream_16, i32 %conv2d_64_weights_16, i32 %in_channel_map_stream_16

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="215" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:486 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17, i288 %conv2d_64_padded_window_stream_17, i32 %conv2d_64_weights_17, i32 %in_channel_map_stream_17

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="216" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:488 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18, i288 %conv2d_64_padded_window_stream_18, i32 %conv2d_64_weights_18, i32 %in_channel_map_stream_18

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="217" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:490 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19, i288 %conv2d_64_padded_window_stream_19, i32 %conv2d_64_weights_19, i32 %in_channel_map_stream_19

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="218" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:492 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20, i288 %conv2d_64_padded_window_stream_20, i32 %conv2d_64_weights_20, i32 %in_channel_map_stream_20

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="219" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:494 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21, i288 %conv2d_64_padded_window_stream_21, i32 %conv2d_64_weights_21, i32 %in_channel_map_stream_21

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:496 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22, i288 %conv2d_64_padded_window_stream_22, i32 %conv2d_64_weights_22, i32 %in_channel_map_stream_22

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:498 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23, i288 %conv2d_64_padded_window_stream_23, i32 %conv2d_64_weights_23, i32 %in_channel_map_stream_23

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:500 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24, i288 %conv2d_64_padded_window_stream_24, i32 %conv2d_64_weights_24, i32 %in_channel_map_stream_24

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:502 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25, i288 %conv2d_64_padded_window_stream_25, i32 %conv2d_64_weights_25, i32 %in_channel_map_stream_25

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:504 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26, i288 %conv2d_64_padded_window_stream_26, i32 %conv2d_64_weights_26, i32 %in_channel_map_stream_26

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:506 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27, i288 %conv2d_64_padded_window_stream_27, i32 %conv2d_64_weights_27, i32 %in_channel_map_stream_27

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:508 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28, i288 %conv2d_64_padded_window_stream_28, i32 %conv2d_64_weights_28, i32 %in_channel_map_stream_28

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:510 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29, i288 %conv2d_64_padded_window_stream_29, i32 %conv2d_64_weights_29, i32 %in_channel_map_stream_29

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:512 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30, i288 %conv2d_64_padded_window_stream_30, i32 %conv2d_64_weights_30, i32 %in_channel_map_stream_30

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="229" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:514 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31, i288 %conv2d_64_padded_window_stream_31, i32 %conv2d_64_weights_31, i32 %in_channel_map_stream_31

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="230" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:452 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>, i288 %conv2d_64_padded_window_stream_0, i32 %conv2d_64_weights, i32 %in_channel_map_stream_0

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:454 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.1, i288 %conv2d_64_padded_window_stream_1, i32 %conv2d_64_weights_1, i32 %in_channel_map_stream_1

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:456 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.2, i288 %conv2d_64_padded_window_stream_2, i32 %conv2d_64_weights_2, i32 %in_channel_map_stream_2

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:458 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.3, i288 %conv2d_64_padded_window_stream_3, i32 %conv2d_64_weights_3, i32 %in_channel_map_stream_3

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:460 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.4, i288 %conv2d_64_padded_window_stream_4, i32 %conv2d_64_weights_4, i32 %in_channel_map_stream_4

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:462 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.5, i288 %conv2d_64_padded_window_stream_5, i32 %conv2d_64_weights_5, i32 %in_channel_map_stream_5

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:464 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.6, i288 %conv2d_64_padded_window_stream_6, i32 %conv2d_64_weights_6, i32 %in_channel_map_stream_6

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:466 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.7, i288 %conv2d_64_padded_window_stream_7, i32 %conv2d_64_weights_7, i32 %in_channel_map_stream_7

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:468 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.8, i288 %conv2d_64_padded_window_stream_8, i32 %conv2d_64_weights_8, i32 %in_channel_map_stream_8

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:470 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.9, i288 %conv2d_64_padded_window_stream_9, i32 %conv2d_64_weights_9, i32 %in_channel_map_stream_9

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:472 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.10, i288 %conv2d_64_padded_window_stream_10, i32 %conv2d_64_weights_10, i32 %in_channel_map_stream_10

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:474 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.11, i288 %conv2d_64_padded_window_stream_11, i32 %conv2d_64_weights_11, i32 %in_channel_map_stream_11

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:476 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.12, i288 %conv2d_64_padded_window_stream_12, i32 %conv2d_64_weights_12, i32 %in_channel_map_stream_12

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:478 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.13, i288 %conv2d_64_padded_window_stream_13, i32 %conv2d_64_weights_13, i32 %in_channel_map_stream_13

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:480 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.14, i288 %conv2d_64_padded_window_stream_14, i32 %conv2d_64_weights_14, i32 %in_channel_map_stream_14

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="245" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:482 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.15, i288 %conv2d_64_padded_window_stream_15, i32 %conv2d_64_weights_15, i32 %in_channel_map_stream_15

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="246" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:484 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.16, i288 %conv2d_64_padded_window_stream_16, i32 %conv2d_64_weights_16, i32 %in_channel_map_stream_16

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="247" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:486 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.17, i288 %conv2d_64_padded_window_stream_17, i32 %conv2d_64_weights_17, i32 %in_channel_map_stream_17

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="248" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:488 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.18, i288 %conv2d_64_padded_window_stream_18, i32 %conv2d_64_weights_18, i32 %in_channel_map_stream_18

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="249" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:490 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.19, i288 %conv2d_64_padded_window_stream_19, i32 %conv2d_64_weights_19, i32 %in_channel_map_stream_19

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="250" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:492 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.20, i288 %conv2d_64_padded_window_stream_20, i32 %conv2d_64_weights_20, i32 %in_channel_map_stream_20

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="251" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:494 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.21, i288 %conv2d_64_padded_window_stream_21, i32 %conv2d_64_weights_21, i32 %in_channel_map_stream_21

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="252" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:496 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.22, i288 %conv2d_64_padded_window_stream_22, i32 %conv2d_64_weights_22, i32 %in_channel_map_stream_22

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="253" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:498 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.23, i288 %conv2d_64_padded_window_stream_23, i32 %conv2d_64_weights_23, i32 %in_channel_map_stream_23

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:500 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.24, i288 %conv2d_64_padded_window_stream_24, i32 %conv2d_64_weights_24, i32 %in_channel_map_stream_24

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:502 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.25, i288 %conv2d_64_padded_window_stream_25, i32 %conv2d_64_weights_25, i32 %in_channel_map_stream_25

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:504 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.26, i288 %conv2d_64_padded_window_stream_26, i32 %conv2d_64_weights_26, i32 %in_channel_map_stream_26

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:506 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.27, i288 %conv2d_64_padded_window_stream_27, i32 %conv2d_64_weights_27, i32 %in_channel_map_stream_27

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:508 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.28, i288 %conv2d_64_padded_window_stream_28, i32 %conv2d_64_weights_28, i32 %in_channel_map_stream_28

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:510 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.29, i288 %conv2d_64_padded_window_stream_29, i32 %conv2d_64_weights_29, i32 %in_channel_map_stream_29

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:512 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.30, i288 %conv2d_64_padded_window_stream_30, i32 %conv2d_64_weights_30, i32 %in_channel_map_stream_30

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:514 %call_ln692 = call void @conv2d_sum_mc<float, 14u, 14u, 3u, 3u, 64u>.31, i288 %conv2d_64_padded_window_stream_31, i32 %conv2d_64_weights_31, i32 %in_channel_map_stream_31

]]></Node>
<StgValue><ssdm name="call_ln692"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="262" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="32" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0">
<![CDATA[
entry:515 %call_ln700 = call void @conv2d_aggregate_channels<14u, 14u, 32u, 64u>, i32 %conv2d_64_biases, i32 %in_channel_map_stream_0, i32 %in_channel_map_stream_1, i32 %in_channel_map_stream_2, i32 %in_channel_map_stream_3, i32 %in_channel_map_stream_4, i32 %in_channel_map_stream_5, i32 %in_channel_map_stream_6, i32 %in_channel_map_stream_7, i32 %in_channel_map_stream_8, i32 %in_channel_map_stream_9, i32 %in_channel_map_stream_10, i32 %in_channel_map_stream_11, i32 %in_channel_map_stream_12, i32 %in_channel_map_stream_13, i32 %in_channel_map_stream_14, i32 %in_channel_map_stream_15, i32 %in_channel_map_stream_16, i32 %in_channel_map_stream_17, i32 %in_channel_map_stream_18, i32 %in_channel_map_stream_19, i32 %in_channel_map_stream_20, i32 %in_channel_map_stream_21, i32 %in_channel_map_stream_22, i32 %in_channel_map_stream_23, i32 %in_channel_map_stream_24, i32 %in_channel_map_stream_25, i32 %in_channel_map_stream_26, i32 %in_channel_map_stream_27, i32 %in_channel_map_stream_28, i32 %in_channel_map_stream_29, i32 %in_channel_map_stream_30, i32 %in_channel_map_stream_31, i32 %conv2d_64_feature_map_stream, i1 %conv2d_64_activations_stream, i32 %conv2d_64_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln700"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="263" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="1" op_36_bw="32" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="0" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0" op_66_bw="0" op_67_bw="0" op_68_bw="0" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0" op_80_bw="0" op_81_bw="0" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0" op_88_bw="0" op_89_bw="0" op_90_bw="0" op_91_bw="0" op_92_bw="0" op_93_bw="0" op_94_bw="0" op_95_bw="0" op_96_bw="0" op_97_bw="0" op_98_bw="0" op_99_bw="0" op_100_bw="0">
<![CDATA[
entry:515 %call_ln700 = call void @conv2d_aggregate_channels<14u, 14u, 32u, 64u>, i32 %conv2d_64_biases, i32 %in_channel_map_stream_0, i32 %in_channel_map_stream_1, i32 %in_channel_map_stream_2, i32 %in_channel_map_stream_3, i32 %in_channel_map_stream_4, i32 %in_channel_map_stream_5, i32 %in_channel_map_stream_6, i32 %in_channel_map_stream_7, i32 %in_channel_map_stream_8, i32 %in_channel_map_stream_9, i32 %in_channel_map_stream_10, i32 %in_channel_map_stream_11, i32 %in_channel_map_stream_12, i32 %in_channel_map_stream_13, i32 %in_channel_map_stream_14, i32 %in_channel_map_stream_15, i32 %in_channel_map_stream_16, i32 %in_channel_map_stream_17, i32 %in_channel_map_stream_18, i32 %in_channel_map_stream_19, i32 %in_channel_map_stream_20, i32 %in_channel_map_stream_21, i32 %in_channel_map_stream_22, i32 %in_channel_map_stream_23, i32 %in_channel_map_stream_24, i32 %in_channel_map_stream_25, i32 %in_channel_map_stream_26, i32 %in_channel_map_stream_27, i32 %in_channel_map_stream_28, i32 %in_channel_map_stream_29, i32 %in_channel_map_stream_30, i32 %in_channel_map_stream_31, i32 %conv2d_64_feature_map_stream, i1 %conv2d_64_activations_stream, i32 %conv2d_64_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln700"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="264" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:516 %call_ln708 = call void @create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>, i32 %conv2d_64_feature_map_stream, i128 %maxp2d_64_window_stream

]]></Node>
<StgValue><ssdm name="call_ln708"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="265" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="128" op_3_bw="0">
<![CDATA[
entry:516 %call_ln708 = call void @create_window_stream_maxp2d<14u, 14u, 64u, 2u, 2u>, i32 %conv2d_64_feature_map_stream, i128 %maxp2d_64_window_stream

]]></Node>
<StgValue><ssdm name="call_ln708"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="266" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:517 %call_ln714 = call void @maxp2d<3136u, 2u, 2u>, i128 %maxp2d_64_window_stream, i32 %maxp2d_64_feature_map_stream, i4 %maxp2d_64_activations_window_stream, i32 %maxp2d_64_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln714"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="267" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:517 %call_ln714 = call void @maxp2d<3136u, 2u, 2u>, i128 %maxp2d_64_window_stream, i32 %maxp2d_64_feature_map_stream, i4 %maxp2d_64_activations_window_stream, i32 %maxp2d_64_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln714"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="268" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="0" op_15_bw="0">
<![CDATA[
entry:518 %call_ln718 = call void @dense<128u, 3136u>, i32 %maxp2d_64_feature_map_stream, i32 %dense_weights, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_biases, i32 %dense_feature_map_stream, i1 %dense_activations_stream, i32 %dense_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln718"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="269" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="0" op_15_bw="0">
<![CDATA[
entry:518 %call_ln718 = call void @dense<128u, 3136u>, i32 %maxp2d_64_feature_map_stream, i32 %dense_weights, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_biases, i32 %dense_feature_map_stream, i1 %dense_activations_stream, i32 %dense_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln718"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="270" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:519 %call_ln722 = call void @softmax<10u, 128u>, i32 %dense_feature_map_stream, i32 %softmax_weights, i32 %softmax_weights_1, i32 %softmax_weights_2, i32 %softmax_biases, i32 %softmax_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln722"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="271" st_id="29" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %gmem_softmax_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_softmax_feature_map

]]></Node>
<StgValue><ssdm name="gmem_softmax_feature_map_read"/></StgValue>
</operation>

<operation id="272" st_id="29" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %gmem_dense_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_dense_feature_map

]]></Node>
<StgValue><ssdm name="gmem_dense_feature_map_read"/></StgValue>
</operation>

<operation id="273" st_id="29" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %gmem_maxp2d_64_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_maxp2d_64_feature_map

]]></Node>
<StgValue><ssdm name="gmem_maxp2d_64_feature_map_read"/></StgValue>
</operation>

<operation id="274" st_id="29" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %gmem_conv2d_64_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_64_feature_map

]]></Node>
<StgValue><ssdm name="gmem_conv2d_64_feature_map_read"/></StgValue>
</operation>

<operation id="275" st_id="29" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %gmem_maxp2d_32_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_maxp2d_32_feature_map

]]></Node>
<StgValue><ssdm name="gmem_maxp2d_32_feature_map_read"/></StgValue>
</operation>

<operation id="276" st_id="29" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %gmem_conv2d_32_feature_map_read = read i64 @_ssdm_op_Read.ap_none.i64, i64 %gmem_conv2d_32_feature_map

]]></Node>
<StgValue><ssdm name="gmem_conv2d_32_feature_map_read"/></StgValue>
</operation>

<operation id="277" st_id="29" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64">
<![CDATA[
entry:441 %call_ln574 = call void @entry_proc, i64 %gmem_conv2d_32_feature_map_read, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_read, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_conv2d_64_feature_map_read, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_read, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_dense_feature_map_read, i64 %gmem_dense_feature_map_c, i64 %gmem_softmax_feature_map_read, i64 %gmem_softmax_feature_map_c

]]></Node>
<StgValue><ssdm name="call_ln574"/></StgValue>
</operation>

<operation id="278" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
entry:519 %call_ln722 = call void @softmax<10u, 128u>, i32 %dense_feature_map_stream, i32 %softmax_weights, i32 %softmax_weights_1, i32 %softmax_weights_2, i32 %softmax_biases, i32 %softmax_f_map_out

]]></Node>
<StgValue><ssdm name="call_ln722"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="279" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="1" op_15_bw="4" op_16_bw="1" op_17_bw="4" op_18_bw="1" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:520 %call_ln726 = call void @write_gmem, i32 %conv2d_32_f_map_out, i32 %maxp2d_32_f_map_out, i32 %conv2d_64_f_map_out, i32 %maxp2d_64_f_map_out, i32 %dense_f_map_out, i32 %softmax_f_map_out, i512 %gmem, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_dense_feature_map_c, i64 %gmem_softmax_feature_map_c, i1 %conv2d_32_activations_stream, i4 %maxp2d_32_activations_window_stream, i1 %conv2d_64_activations_stream, i4 %maxp2d_64_activations_window_stream, i1 %dense_activations_stream

]]></Node>
<StgValue><ssdm name="call_ln726"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="280" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:15 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_softmax_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_softmax_feature_map_c, i64 %gmem_softmax_feature_map_c

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="281" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln574"/></StgValue>
</operation>

<operation id="282" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:18 %empty_162 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_dense_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_dense_feature_map_c, i64 %gmem_dense_feature_map_c

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="283" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln574"/></StgValue>
</operation>

<operation id="284" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:21 %empty_163 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_maxp2d_64_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_c

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="285" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_64_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln574"/></StgValue>
</operation>

<operation id="286" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:24 %empty_164 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_conv2d_64_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_conv2d_64_feature_map_c

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="287" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln574"/></StgValue>
</operation>

<operation id="288" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:27 %empty_165 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_maxp2d_32_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_c

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="289" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_32_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln574"/></StgValue>
</operation>

<operation id="290" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:30 %empty_166 = specchannel i32 @_ssdm_op_SpecChannel, void @gmem_conv2d_32_feature_map_c_str, i32 1, void @p_str, void @p_str, i32 16, i32 0, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_conv2d_32_feature_map_c

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln574 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_feature_map_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln574"/></StgValue>
</operation>

<operation id="292" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:32 %specdataflowpipeline_ln574 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_30

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln574"/></StgValue>
</operation>

<operation id="293" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:33 %spectopmodule_ln553 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31

]]></Node>
<StgValue><ssdm name="spectopmodule_ln553"/></StgValue>
</operation>

<operation id="294" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln553 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_37, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln553"/></StgValue>
</operation>

<operation id="295" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_49, i32 0, i32 0, void @empty_30, i32 64, i32 0, void @empty_36, void @empty_35, void @empty_30, i32 16, i32 16, i32 16, i32 16, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
entry:36 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="297" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, void @empty_21, i32 1, i32 1, void @empty_33, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="300" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="301" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="302" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_weights, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_weights, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_biases, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_51, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_biases, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_weights, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_48, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_weights, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_biases, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_57, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_biases, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_weights, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_44, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_weights, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_biases, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_43, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="313" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_biases, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_weights, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_58, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_weights, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_biases, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_40, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_biases, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_53, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="319" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_32_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="320" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_32_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_52, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="321" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_32_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="322" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_50, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="323" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_conv2d_64_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="324" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_64_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_46, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="325" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_maxp2d_64_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_45, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_dense_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_feature_map, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_38, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem_softmax_feature_map, void @empty_26, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_47, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_56, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:72 %empty_167 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %conv2d_32_feature_map_stream, i32 %conv2d_32_feature_map_stream

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="332" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_32_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:75 %empty_168 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_activations_stream_str, i32 1, void @p_str, void @p_str, i32 25088, i32 25088, i1 %conv2d_32_activations_stream, i1 %conv2d_32_activations_stream

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:76 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %conv2d_32_activations_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:78 %empty_169 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_32_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %maxp2d_32_feature_map_stream, i32 %maxp2d_32_feature_map_stream

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="4" op_8_bw="4">
<![CDATA[
entry:81 %empty_170 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_32_activations_window_stream_str, i32 1, void @p_str, void @p_str, i32 6272, i32 6272, i4 %maxp2d_32_activations_window_stream, i4 %maxp2d_32_activations_window_stream

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="338" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %maxp2d_32_activations_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="339" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:84 %empty_171 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %conv2d_64_feature_map_stream, i32 %conv2d_64_feature_map_stream

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="340" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_64_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="341" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:87 %empty_172 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_activations_stream_str, i32 1, void @p_str, void @p_str, i32 12544, i32 12544, i1 %conv2d_64_activations_stream, i1 %conv2d_64_activations_stream

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="342" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %conv2d_64_activations_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="343" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:90 %empty_173 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_64_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %maxp2d_64_feature_map_stream, i32 %maxp2d_64_feature_map_stream

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_64_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="345" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="4" op_8_bw="4">
<![CDATA[
entry:93 %empty_174 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_64_activations_window_stream_str, i32 1, void @p_str, void @p_str, i32 3136, i32 3136, i4 %maxp2d_64_activations_window_stream, i4 %maxp2d_64_activations_window_stream

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="346" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:94 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %maxp2d_64_activations_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="347" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:96 %empty_175 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_feature_map_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %dense_feature_map_stream, i32 %dense_feature_map_stream

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="348" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:97 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_feature_map_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="349" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
entry:99 %empty_176 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_activations_stream_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i1 %dense_activations_stream, i1 %dense_activations_stream

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="350" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:100 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dense_activations_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="351" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:102 %empty_177 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_f_map_out_str, i32 1, void @p_str, void @p_str, i32 25088, i32 25088, i32 %conv2d_32_f_map_out, i32 %conv2d_32_f_map_out

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="352" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:103 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_32_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="353" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:105 %empty_178 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_32_f_map_out_str, i32 1, void @p_str, void @p_str, i32 6272, i32 6272, i32 %maxp2d_32_f_map_out, i32 %maxp2d_32_f_map_out

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="354" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:106 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_32_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="355" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:108 %empty_179 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_f_map_out_str, i32 1, void @p_str, void @p_str, i32 12544, i32 12544, i32 %conv2d_64_f_map_out, i32 %conv2d_64_f_map_out

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="356" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:109 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_64_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="357" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:111 %empty_180 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_64_f_map_out_str, i32 1, void @p_str, void @p_str, i32 3136, i32 3136, i32 %maxp2d_64_f_map_out, i32 %maxp2d_64_f_map_out

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="358" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:112 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %maxp2d_64_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:114 %empty_181 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_f_map_out_str, i32 1, void @p_str, void @p_str, i32 128, i32 128, i32 %dense_f_map_out, i32 %dense_f_map_out

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="360" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:115 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="361" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:117 %empty_182 = specchannel i32 @_ssdm_op_SpecChannel, void @softmax_f_map_out_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %softmax_f_map_out, i32 %softmax_f_map_out

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="362" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:118 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %softmax_f_map_out, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="363" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:120 %empty_183 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_32_window_stream, i288 %conv2d_32_window_stream

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="364" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:121 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_32_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="365" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:123 %empty_184 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_32_padded_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_32_padded_window_stream, i288 %conv2d_32_padded_window_stream

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="366" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:124 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_32_padded_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="367" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:126 %empty_185 = specchannel i32 @_ssdm_op_SpecChannel, void @kernel_sums_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %kernel_sums, i32 %kernel_sums

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="368" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:127 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_sums, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="369" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:129 %empty_186 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_32_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i128 %maxp2d_32_window_stream, i128 %maxp2d_32_window_stream

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="370" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:130 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %maxp2d_32_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="371" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:132 %empty_187 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_window_stream, i288 %conv2d_64_window_stream

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="372" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:133 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="373" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:135 %empty_188 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_0_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_0, i288 %conv2d_64_padded_window_stream_0

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="374" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:136 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_0, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="375" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:138 %empty_189 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_1_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_1, i288 %conv2d_64_padded_window_stream_1

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="376" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:139 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_1, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="377" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:141 %empty_190 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_2_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_2, i288 %conv2d_64_padded_window_stream_2

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="378" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:142 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_2, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="379" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:144 %empty_191 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_3_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_3, i288 %conv2d_64_padded_window_stream_3

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="380" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:145 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_3, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="381" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:147 %empty_192 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_4_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_4, i288 %conv2d_64_padded_window_stream_4

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="382" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:148 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_4, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="383" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:150 %empty_193 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_5_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_5, i288 %conv2d_64_padded_window_stream_5

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="384" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:151 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_5, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="385" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:153 %empty_194 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_6_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_6, i288 %conv2d_64_padded_window_stream_6

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="386" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:154 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_6, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="387" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:156 %empty_195 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_7_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_7, i288 %conv2d_64_padded_window_stream_7

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="388" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:157 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_7, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:159 %empty_196 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_8_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_8, i288 %conv2d_64_padded_window_stream_8

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="390" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:160 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_8, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="391" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:162 %empty_197 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_9_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_9, i288 %conv2d_64_padded_window_stream_9

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="392" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:163 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_9, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="393" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:165 %empty_198 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_10_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_10, i288 %conv2d_64_padded_window_stream_10

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="394" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:166 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_10, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="395" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:168 %empty_199 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_11_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_11, i288 %conv2d_64_padded_window_stream_11

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="396" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:169 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_11, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="397" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:171 %empty_200 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_12_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_12, i288 %conv2d_64_padded_window_stream_12

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="398" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:172 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_12, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="399" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:174 %empty_201 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_13_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_13, i288 %conv2d_64_padded_window_stream_13

]]></Node>
<StgValue><ssdm name="empty_201"/></StgValue>
</operation>

<operation id="400" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:175 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_13, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="401" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:177 %empty_202 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_14_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_14, i288 %conv2d_64_padded_window_stream_14

]]></Node>
<StgValue><ssdm name="empty_202"/></StgValue>
</operation>

<operation id="402" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:178 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_14, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="403" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:180 %empty_203 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_15_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_15, i288 %conv2d_64_padded_window_stream_15

]]></Node>
<StgValue><ssdm name="empty_203"/></StgValue>
</operation>

<operation id="404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:181 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_15, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="405" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:183 %empty_204 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_16_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_16, i288 %conv2d_64_padded_window_stream_16

]]></Node>
<StgValue><ssdm name="empty_204"/></StgValue>
</operation>

<operation id="406" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:184 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_16, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:186 %empty_205 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_17_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_17, i288 %conv2d_64_padded_window_stream_17

]]></Node>
<StgValue><ssdm name="empty_205"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:187 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_17, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:189 %empty_206 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_18_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_18, i288 %conv2d_64_padded_window_stream_18

]]></Node>
<StgValue><ssdm name="empty_206"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:190 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_18, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:192 %empty_207 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_19_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_19, i288 %conv2d_64_padded_window_stream_19

]]></Node>
<StgValue><ssdm name="empty_207"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:193 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_19, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:195 %empty_208 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_20_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_20, i288 %conv2d_64_padded_window_stream_20

]]></Node>
<StgValue><ssdm name="empty_208"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:196 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_20, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:198 %empty_209 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_21_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_21, i288 %conv2d_64_padded_window_stream_21

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="416" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:199 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_21, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="417" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:201 %empty_210 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_22_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_22, i288 %conv2d_64_padded_window_stream_22

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="418" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:202 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_22, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="419" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:204 %empty_211 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_23_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_23, i288 %conv2d_64_padded_window_stream_23

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="420" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:205 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_23, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="421" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:207 %empty_212 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_24_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_24, i288 %conv2d_64_padded_window_stream_24

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="422" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:208 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_24, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="423" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:210 %empty_213 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_25_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_25, i288 %conv2d_64_padded_window_stream_25

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="424" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:211 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_25, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="425" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:213 %empty_214 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_26_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_26, i288 %conv2d_64_padded_window_stream_26

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="426" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:214 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_26, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="427" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:216 %empty_215 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_27_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_27, i288 %conv2d_64_padded_window_stream_27

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="428" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:217 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_27, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:219 %empty_216 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_28_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_28, i288 %conv2d_64_padded_window_stream_28

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="430" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:220 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_28, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="431" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:222 %empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_29_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_29, i288 %conv2d_64_padded_window_stream_29

]]></Node>
<StgValue><ssdm name="empty_217"/></StgValue>
</operation>

<operation id="432" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:223 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_29, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="433" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:225 %empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_30_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_30, i288 %conv2d_64_padded_window_stream_30

]]></Node>
<StgValue><ssdm name="empty_218"/></StgValue>
</operation>

<operation id="434" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:226 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_30, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="288" op_8_bw="288">
<![CDATA[
entry:228 %empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @conv2d_64_padded_window_stream_31_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i288 %conv2d_64_padded_window_stream_31, i288 %conv2d_64_padded_window_stream_31

]]></Node>
<StgValue><ssdm name="empty_219"/></StgValue>
</operation>

<operation id="436" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:229 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_31, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="437" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:231 %empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_0_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_0, i32 %in_channel_map_stream_0

]]></Node>
<StgValue><ssdm name="empty_220"/></StgValue>
</operation>

<operation id="438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:232 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_0, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="439" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:234 %empty_221 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_1_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_1, i32 %in_channel_map_stream_1

]]></Node>
<StgValue><ssdm name="empty_221"/></StgValue>
</operation>

<operation id="440" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:235 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_1, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:237 %empty_222 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_2_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_2, i32 %in_channel_map_stream_2

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="442" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:238 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_2, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="443" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:240 %empty_223 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_3_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_3, i32 %in_channel_map_stream_3

]]></Node>
<StgValue><ssdm name="empty_223"/></StgValue>
</operation>

<operation id="444" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:241 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_3, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:243 %empty_224 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_4_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_4, i32 %in_channel_map_stream_4

]]></Node>
<StgValue><ssdm name="empty_224"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:244 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_4, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:246 %empty_225 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_5_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_5, i32 %in_channel_map_stream_5

]]></Node>
<StgValue><ssdm name="empty_225"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:247 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_5, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:249 %empty_226 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_6_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_6, i32 %in_channel_map_stream_6

]]></Node>
<StgValue><ssdm name="empty_226"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:250 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_6, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:252 %empty_227 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_7_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_7, i32 %in_channel_map_stream_7

]]></Node>
<StgValue><ssdm name="empty_227"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:253 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_7, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:255 %empty_228 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_8_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_8, i32 %in_channel_map_stream_8

]]></Node>
<StgValue><ssdm name="empty_228"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:256 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_8, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:258 %empty_229 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_9_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_9, i32 %in_channel_map_stream_9

]]></Node>
<StgValue><ssdm name="empty_229"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:259 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_9, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:261 %empty_230 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_10_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_10, i32 %in_channel_map_stream_10

]]></Node>
<StgValue><ssdm name="empty_230"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:262 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_10, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:264 %empty_231 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_11_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_11, i32 %in_channel_map_stream_11

]]></Node>
<StgValue><ssdm name="empty_231"/></StgValue>
</operation>

<operation id="460" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:265 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_11, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="461" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:267 %empty_232 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_12_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_12, i32 %in_channel_map_stream_12

]]></Node>
<StgValue><ssdm name="empty_232"/></StgValue>
</operation>

<operation id="462" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:268 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_12, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="463" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:270 %empty_233 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_13_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_13, i32 %in_channel_map_stream_13

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="464" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:271 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_13, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="465" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:273 %empty_234 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_14_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_14, i32 %in_channel_map_stream_14

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="466" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:274 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_14, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="467" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:276 %empty_235 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_15_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_15, i32 %in_channel_map_stream_15

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="468" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:277 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_15, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:279 %empty_236 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_16_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_16, i32 %in_channel_map_stream_16

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:280 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_16, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:282 %empty_237 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_17_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_17, i32 %in_channel_map_stream_17

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:283 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_17, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:285 %empty_238 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_18_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_18, i32 %in_channel_map_stream_18

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:286 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_18, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:288 %empty_239 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_19_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_19, i32 %in_channel_map_stream_19

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:289 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_19, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:291 %empty_240 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_20_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_20, i32 %in_channel_map_stream_20

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:292 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_20, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:294 %empty_241 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_21_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_21, i32 %in_channel_map_stream_21

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:295 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_21, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:297 %empty_242 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_22_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_22, i32 %in_channel_map_stream_22

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:298 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_22, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:300 %empty_243 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_23_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_23, i32 %in_channel_map_stream_23

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:301 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_23, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:303 %empty_244 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_24_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_24, i32 %in_channel_map_stream_24

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:304 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_24, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:306 %empty_245 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_25_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_25, i32 %in_channel_map_stream_25

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:307 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_25, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="489" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:309 %empty_246 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_26_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_26, i32 %in_channel_map_stream_26

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:310 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_26, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:312 %empty_247 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_27_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_27, i32 %in_channel_map_stream_27

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:313 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_27, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:315 %empty_248 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_28_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_28, i32 %in_channel_map_stream_28

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:316 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_28, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:318 %empty_249 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_29_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_29, i32 %in_channel_map_stream_29

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:319 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_29, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:321 %empty_250 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_30_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_30, i32 %in_channel_map_stream_30

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:322 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_30, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:324 %empty_251 = specchannel i32 @_ssdm_op_SpecChannel, void @in_channel_map_stream_31_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i32 %in_channel_map_stream_31, i32 %in_channel_map_stream_31

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:325 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_channel_map_stream_31, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="501" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
entry:327 %empty_252 = specchannel i32 @_ssdm_op_SpecChannel, void @maxp2d_64_window_stream_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i128 %maxp2d_64_window_stream, i128 %maxp2d_64_window_stream

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="502" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:328 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %maxp2d_64_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:377 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_31, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:378 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_30, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:379 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_29, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:380 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_28, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:381 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_27, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:382 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_26, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:383 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_25, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:384 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_24, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:385 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_23, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:386 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_22, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:387 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_21, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:388 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_20, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:389 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_19, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:390 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_18, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:391 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_17, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:392 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_16, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:393 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_15, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:394 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_14, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:395 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_13, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:396 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_12, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="523" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:397 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_11, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="524" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:398 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_10, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="525" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:399 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_9, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="526" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:400 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_8, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="527" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:401 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_7, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="528" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:402 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_6, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="529" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:403 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_5, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="530" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:404 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_4, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="531" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:405 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_3, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="532" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:406 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_2, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="533" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:407 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights_1, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="534" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:408 %specshared_ln581 = specshared void @_ssdm_op_SpecShared, i32 %conv2d_64_weights, void 

]]></Node>
<StgValue><ssdm name="specshared_ln581"/></StgValue>
</operation>

<operation id="535" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:409 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_31, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="536" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:410 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_30, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="537" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:411 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_29, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="538" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:412 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_28, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="539" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:413 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_27, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="540" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:414 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_26, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="541" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:415 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_25, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="542" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:416 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_24, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="543" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:417 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_23, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="544" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:418 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_22, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:419 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_21, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="546" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:420 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_20, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:421 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_19, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:422 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_18, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="549" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:423 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_17, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="550" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:424 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_16, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="551" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:425 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_15, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="552" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:426 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_14, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="553" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:427 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_13, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="554" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:428 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_12, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="555" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:429 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_11, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="556" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:430 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_10, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="557" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:431 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_9, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="558" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:432 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_8, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="559" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:433 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_7, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="560" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:434 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_6, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="561" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:435 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_5, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="562" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:436 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_4, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="563" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:437 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_3, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="564" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:438 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_2, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:439 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights_1, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:440 %specstablecontent_ln582 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %conv2d_64_weights, void 

]]></Node>
<StgValue><ssdm name="specstablecontent_ln582"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:451 %empty_253 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:453 %empty_254 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:455 %empty_255 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_2, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:457 %empty_256 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_3, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:459 %empty_257 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_4, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:461 %empty_258 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_5, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:463 %empty_259 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_6, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:465 %empty_260 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_7, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:467 %empty_261 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_8, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:469 %empty_262 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_9, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:471 %empty_263 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_10, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:473 %empty_264 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_11, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:475 %empty_265 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_12, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:477 %empty_266 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_13, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:479 %empty_267 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_14, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:481 %empty_268 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_15, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="583" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:483 %empty_269 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_16, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="584" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:485 %empty_270 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_17, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="585" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:487 %empty_271 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_18, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="586" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:489 %empty_272 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_19, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="587" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:491 %empty_273 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_20, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="588" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:493 %empty_274 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_21, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="589" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:495 %empty_275 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_22, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="590" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:497 %empty_276 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_23, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="591" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:499 %empty_277 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_24, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="592" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:501 %empty_278 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_25, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="593" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:503 %empty_279 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_26, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="594" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:505 %empty_280 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_27, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="595" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:507 %empty_281 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_28, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="596" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:509 %empty_282 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_29, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="597" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:511 %empty_283 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_30, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="598" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:513 %empty_284 = specpipodepth i32 @_ssdm_op_SpecPipoDepth, i32 %conv2d_64_weights_31, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="599" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="64" op_12_bw="64" op_13_bw="64" op_14_bw="1" op_15_bw="4" op_16_bw="1" op_17_bw="4" op_18_bw="1" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
entry:520 %call_ln726 = call void @write_gmem, i32 %conv2d_32_f_map_out, i32 %maxp2d_32_f_map_out, i32 %conv2d_64_f_map_out, i32 %maxp2d_64_f_map_out, i32 %dense_f_map_out, i32 %softmax_f_map_out, i512 %gmem, i64 %gmem_conv2d_32_feature_map_c, i64 %gmem_maxp2d_32_feature_map_c, i64 %gmem_conv2d_64_feature_map_c, i64 %gmem_maxp2d_64_feature_map_c, i64 %gmem_dense_feature_map_c, i64 %gmem_softmax_feature_map_c, i1 %conv2d_32_activations_stream, i4 %maxp2d_32_activations_window_stream, i1 %conv2d_64_activations_stream, i4 %maxp2d_64_activations_window_stream, i1 %dense_activations_stream

]]></Node>
<StgValue><ssdm name="call_ln726"/></StgValue>
</operation>

<operation id="600" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0">
<![CDATA[
entry:521 %ret_ln744 = ret

]]></Node>
<StgValue><ssdm name="ret_ln744"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
