from litex.soc.cores.ip.axi_ram.core_ram import axi_ram
