#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 13 14:29:12 2025
# Process ID: 7056
# Current directory: Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4116 Y:\Code\github\ASIC-PYNQ\LAB5\prj\LAB5_2019\LAB5_2019.xpr
# Log file: Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/vivado.log
# Journal file: Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bias_ram_fc2 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bias_ram_fc2} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/parameter/fc2.0.bias.coe} CONFIG.Use_RSTA_Pin {true}] [get_ips bias_ram_fc2]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2.xci]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2.xci]
catch { config_ip_cache -export [get_ips -all bias_ram_fc2] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2.xci]
launch_runs -jobs 12 bias_ram_fc2_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bias_ram_rd3 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bias_ram_rd3} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {128} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/parameter/fc1.0.bias.coe} CONFIG.Use_RSTA_Pin {true}] [get_ips bias_ram_rd3]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3.xci]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all bias_ram_rd3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3.xci]
launch_runs -jobs 12 bias_ram_rd3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name bias_weight_fc3 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {bias_weight_fc3} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/parameter/fc3.bias.coe} CONFIG.Use_RSTA_Pin {true}] [get_ips bias_weight_fc3]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3.xci]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3.xci]
catch { config_ip_cache -export [get_ips -all bias_weight_fc3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3.xci]
launch_runs -jobs 12 bias_weight_fc3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name input_ram_rd3 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {input_ram_rd3} CONFIG.Write_Width_A {1024} CONFIG.Write_Depth_A {4} CONFIG.Read_Width_A {1024} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/input_data/sel_data_128.coe} CONFIG.Use_RSTA_Pin {true}] [get_ips input_ram_rd3]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all input_ram_rd3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci]
launch_runs -jobs 12 input_ram_rd3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_8 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mult_8} CONFIG.PortAWidth {8} CONFIG.PortBWidth {8} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {15}] [get_ips mult_8]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8.xci]
catch { config_ip_cache -export [get_ips -all mult_8] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8.xci]
launch_runs -jobs 12 mult_8_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_16 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {mult_16} CONFIG.PortAWidth {16} CONFIG.PortBWidth {8} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23}] [get_ips mult_16]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci]
catch { config_ip_cache -export [get_ips -all mult_16] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci]
launch_runs -jobs 12 mult_16_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multi_24 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {multi_24} CONFIG.PortAWidth {24} CONFIG.OutputWidthHigh {41}] [get_ips multi_24]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci]
catch { config_ip_cache -export [get_ips -all multi_24] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci]
launch_runs -jobs 12 multi_24_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Multiplier_Construction {Use_Mults}] [get_ips multi_24]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci]
catch { config_ip_cache -export [get_ips -all multi_24] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -no_script -sync -force -quiet
reset_run multi_24_synth_1
launch_runs -jobs 12 multi_24_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_ram_fc2 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_ram_fc2} CONFIG.Write_Width_A {1024} CONFIG.Write_Depth_A {32} CONFIG.Read_Width_A {1024} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/parameter/fc2.0.weight32.coe} CONFIG.Use_RSTA_Pin {true}] [get_ips weight_ram_fc2]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2.xci]
catch { config_ip_cache -export [get_ips -all weight_ram_fc2] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2.xci]
launch_runs -jobs 12 weight_ram_fc2_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_ram_fc_3 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_ram_fc_3} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {256} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/parameter/fc3.weight4.coe} CONFIG.Use_RSTA_Pin {true}] [get_ips weight_ram_fc_3]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc_3/weight_ram_fc_3.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc_3/weight_ram_fc_3.xci]
catch { config_ip_cache -export [get_ips -all weight_ram_fc_3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc_3/weight_ram_fc_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc_3/weight_ram_fc_3.xci]
launch_runs -jobs 12 weight_ram_fc_3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc_3/weight_ram_fc_3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_ram_rd3 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_ram_rd3} CONFIG.Write_Width_A {1024} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {1024} CONFIG.Write_Width_B {1024} CONFIG.Read_Width_B {1024} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/parameter/fc1.0.weight_128.coe} CONFIG.Use_RSTA_Pin {true}] [get_ips weight_ram_rd3]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3.xci]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all weight_ram_rd3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3.xci]
launch_runs -jobs 12 weight_ram_rd3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files Y:/Code/github/ASIC-PYNQ/LAB5/rtl/vecmul128_ip_rd3.v] -no_script -reset -force -quiet
remove_files  Y:/Code/github/ASIC-PYNQ/LAB5/rtl/vecmul128_ip_rd3.v
launch_runs synth_1 -jobs 12
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc_3/weight_ram_fc_3.xci] -no_script -reset -force -quiet
remove_files  -fileset weight_ram_fc_3 y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc_3/weight_ram_fc_3.xci
file delete -force y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc_3
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name weight_ram_fc3 -dir y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {weight_ram_fc3} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {2} CONFIG.Read_Width_A {256} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Register_PortA_Output_of_Memory_Core {true} CONFIG.Load_Init_File {true} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/parameter/fc3.weight4.coe} CONFIG.Use_RSTA_Pin {true}] [get_ips weight_ram_fc3]
generate_target {instantiation_template} [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci]
catch { config_ip_cache -export [get_ips -all weight_ram_fc3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci]
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
set_property -dict [list CONFIG.PipeStages {3}] [get_ips multi_24]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci]
catch { config_ip_cache -export [get_ips -all multi_24] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -no_script -sync -force -quiet
reset_run multi_24_synth_1
launch_runs -jobs 12 multi_24_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_fc_top_ip.tcl
relaunch_sim
run all
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
close_sim
launch_simulation
source tb_fc_top_ip.tcl
relaunch_sim
close_sim
launch_simulation
source tb_fc_top_ip.tcl
close_sim
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips bias_ram_fc2]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2.xci]
catch { config_ip_cache -export [get_ips -all bias_ram_fc2] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2.xci] -no_script -sync -force -quiet
reset_run bias_ram_fc2_synth_1
launch_runs -jobs 12 bias_ram_fc2_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_fc2/bias_ram_fc2.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips bias_ram_rd3]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all bias_ram_rd3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3.xci] -no_script -sync -force -quiet
reset_run bias_ram_rd3_synth_1
launch_runs -jobs 12 bias_ram_rd3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_ram_rd3/bias_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips bias_weight_fc3]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3.xci]
catch { config_ip_cache -export [get_ips -all bias_weight_fc3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3.xci] -no_script -sync -force -quiet
reset_run bias_weight_fc3_synth_1
launch_runs -jobs 12 bias_weight_fc3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/bias_weight_fc3/bias_weight_fc3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips input_ram_rd3]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all input_ram_rd3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -no_script -sync -force -quiet
reset_run input_ram_rd3_synth_1
launch_runs -jobs 12 input_ram_rd3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips weight_ram_fc2]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2.xci]
catch { config_ip_cache -export [get_ips -all weight_ram_fc2] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2.xci] -no_script -sync -force -quiet
reset_run weight_ram_fc2_synth_1
launch_runs -jobs 12 weight_ram_fc2_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc2/weight_ram_fc2.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips weight_ram_fc3]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci]
catch { config_ip_cache -export [get_ips -all weight_ram_fc3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci]
launch_runs -jobs 12 weight_ram_fc3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_fc3/weight_ram_fc3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips weight_ram_rd3]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all weight_ram_rd3] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3.xci] -no_script -sync -force -quiet
reset_run weight_ram_rd3_synth_1
launch_runs -jobs 12 weight_ram_rd3_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/weight_ram_rd3/weight_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb_fc_top_ip.tcl
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
set_property -dict [list CONFIG.PortBWidth {8} CONFIG.OutputWidthHigh {31}] [get_ips multi_24]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci]
catch { config_ip_cache -export [get_ips -all multi_24] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -no_script -sync -force -quiet
reset_run multi_24_synth_1
launch_runs -jobs 12 multi_24_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/multi_24/multi_24.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
set_property -dict [list CONFIG.PipeStages {3}] [get_ips mult_8]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8.xci]
catch { config_ip_cache -export [get_ips -all mult_8] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8.xci] -no_script -sync -force -quiet
reset_run mult_8_synth_1
launch_runs -jobs 12 mult_8_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_8/mult_8.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PipeStages {3}] [get_ips mult_16]
generate_target all [get_files  y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci]
catch { config_ip_cache -export [get_ips -all mult_16] }
export_ip_user_files -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci] -no_script -sync -force -quiet
reset_run mult_16_synth_1
launch_runs -jobs 12 mult_16_synth_1
export_simulation -of_objects [get_files y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/mult_16/mult_16.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
relaunch_sim
run 4000 ns
run 1000 ns
relaunch_sim
run 5000 ns
relaunch_sim
run 5000 ns
run 500 ns
run 500 ns
run 500 ns
run 500 ns
relaunch_sim
run 5050 ns
relaunch_sim
run 5050 ns
relaunch_sim
run 5050 ns
relaunch_sim
run 5050 ns
relaunch_sim
run 5050 ns
relaunch_sim
run 5050 ns
relaunch_sim
run 5050 ns
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
