---
layout: default
title: ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®åŸºæœ¬åŸå‰‡ã¨è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®æ„å›³
---

---

# ğŸ“ ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®åŸºæœ¬åŸå‰‡ã¨è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã®æ„å›³  
**ğŸ“ Layout Principles and Design Rule Intentions**

---

## ğŸ“˜ æ¦‚è¦ | Overview

ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨ã¯ã€è«–ç†å›è·¯ã‚’**ç‰©ç†çš„æ§‹é€ ã¨ã—ã¦ã‚·ãƒªã‚³ãƒ³ä¸Šã«å®Ÿè£…ã™ã‚‹å·¥ç¨‹**ã§ã™ã€‚  
Layout design is the process of **implementing logic circuits as physical structures on silicon**.

PDKï¼ˆProcess Design Kitï¼‰ã«å¾“ã£ã¦è¨­è¨ˆãƒ«ãƒ¼ãƒ«ã‚’éµå®ˆã—ãªãŒã‚‰ã€  
**æ€§èƒ½ãƒ»ä¿¡é ¼æ€§ãƒ»æ­©ç•™ã¾ã‚Š**ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•ã‚’æœ€é©åŒ–ã™ã‚‹ã“ã¨ãŒæ±‚ã‚ã‚‰ã‚Œã¾ã™ã€‚  
Following the PDK rules, designers must balance **performance, reliability, and yield**.

ã“ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ã§ã¯ã€**åŸºæœ¬çš„ãªãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæ§‹é€ ã¨è¨­è¨ˆæ„å›³ã®ç†è§£**ã‚’ç›®çš„ã¨ã—ã¾ã™ã€‚  
This section focuses on understanding the **basic layout structures and the intent behind design rules**.

---

## ğŸ§± å¹…ï¼ˆWidthï¼‰ã¨é–“éš”ï¼ˆSpacingï¼‰ | Line Width and Spacing

| é …ç›® / Item | èª¬æ˜ / Description | æ•™è‚²çš„æ„ç¾© / Educational Significance |
|-------------|--------------------|----------------------------------------|
| **æœ€å°å¹…<br>Minimum Width** | å„å±¤ï¼ˆPolyã€Metalç­‰ï¼‰ã«å®šç¾©ã•ã‚Œã‚‹æœ€å°ç·šå¹…<br>Minimum line width defined for each layer (Poly, Metal, etc.) | ãƒ—ãƒ­ã‚»ã‚¹é™ç•Œã‚„éœ²å…‰é™ç•Œã®åæ˜ <br>Reflects process and lithography limits |
| **æœ€å°é–“éš”<br>Minimum Spacing** | åŒä¸€å±¤ãƒ»ç•°å±¤é–“ã®å¿…è¦ãªè·é›¢åˆ¶ç´„<br>Required spacing between same or different layers | ã‚·ãƒ§ãƒ¼ãƒˆãƒ»ãƒªãƒ¼ã‚¯ãƒ»å¹²æ¸‰ã®é˜²æ­¢<br>Prevents shorts, leakage, and interference |
| **W/Sãƒ«ãƒ¼ãƒ«ï¼ˆWidth/Spacing Ruleï¼‰** | PDKã§å®šç¾©ã•ã‚Œã‚‹å±¤ã”ã¨ã®å¹…ã¨é–“éš”ã®çµ„ã¿åˆã‚ã›<br>Combined rules for width and spacing per layer in PDK | æ­©ç•™ã¾ã‚Šãƒ»è€é›»åœ§ãƒ»CMPå¯¾å¿œè¨­è¨ˆã®åŸºç¤<br>Basis for yield, breakdown voltage, and CMP |

> ä¾‹ï¼šMetal1 ã®æœ€å°å¹… 0.14 Î¼mã€æœ€å°é–“éš” 0.14 Î¼mï¼ˆãƒ”ãƒƒãƒ = 0.28 Î¼mï¼‰  
> Example: Metal1 minimum width = 0.14 Î¼m, spacing = 0.14 Î¼m (pitch = 0.28 Î¼m)

---

## ğŸ›¤ï¸ é…ç·šå±¤ã¨å±¤æ§‹æˆ | Routing Layers and Stack Structure

| å±¤ / Layer | æ–¹å‘ / Direction | ä¸»ç”¨é€” / Primary Use |
|------------|------------------|-----------------------|
| **Poly** | ä»»æ„ / Arbitrary | ã‚²ãƒ¼ãƒˆæ§‹é€  / Gate structure |
| **Metal1** | æ¨ªæ–¹å‘ / Horizontal | ãƒ­ãƒ¼ã‚«ãƒ«ä¿¡å·é…ç·š / Local signal routing |
| **Metal2** | ç¸¦æ–¹å‘ / Vertical | é›»æº/GNDé…ç·šï¼ˆä¸­é–“å±¤ï¼‰<br>Power/GND routing (mid-level) |
| **Metal3ã€œn** | äº¤äº’ / Alternating | ã‚°ãƒ­ãƒ¼ãƒãƒ«é…ç·šã€ãƒ‘ãƒ¯ãƒ¼ã‚°ãƒªãƒƒãƒ‰ã€ã‚¯ãƒ­ãƒƒã‚¯ç­‰<br>Global routing, power grids, clocks |

- ğŸ”„ **å±¤ã‚’äº¤äº’ã«ä½¿ã†ã“ã¨ã§ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ã¨IRãƒ‰ãƒ­ãƒƒãƒ—ã‚’æŠ‘åˆ¶**  
  Alternating layers suppress crosstalk and IR drop.
- ğŸ”Œ **é›»æºå±¤ã¯å¤ªãçŸ­ãã€ä¿¡å·å±¤ã¯é«˜å¯†åº¦ã«é…ç½®**  
  Power layers should be wide and short; signal layers dense and compact.

---

## ğŸ”Œ ãƒ‘ãƒ¯ãƒ¼ã‚°ãƒªãƒƒãƒ‰ã¨ã‚¦ã‚§ãƒ«ã‚¿ãƒƒãƒ— | Power Grids and Well Taps

- **ãƒ‘ãƒ¯ãƒ¼ã‚°ãƒªãƒƒãƒ‰ï¼ˆPower Gridï¼‰**ï¼šMetalå±¤ã§æ§‹æˆã•ã‚ŒãŸGND/VDDã®ç¶²çŠ¶é…ç·š  
  A mesh structure of GND/VDD using metal layers.  
  - ğŸ¯ **IRãƒ‰ãƒ­ãƒƒãƒ—ã®æŠ‘åˆ¶ã€ãƒã‚¤ã‚ºã®ä½æ¸›**  
    Reduces IR drop and suppresses noise.

- **ã‚¦ã‚§ãƒ«ã‚¿ãƒƒãƒ—ï¼ˆWell Tapï¼‰**ï¼šP/Nã‚¦ã‚§ãƒ«ã‚’GND/VDDã«æ¥ç¶šã™ã‚‹æ§‹é€   
  Connects P-well or N-well to GND or VDD.  
  - ğŸ›¡ **ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—é˜²æ­¢ã¨å¯„ç”Ÿãƒã‚¤ãƒãƒ¼ãƒ©ã®æŠ‘åˆ¶**  
    Prevents latch-up and suppresses parasitic bipolar action.

---

## ğŸ§© ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåŸºæœ¬ãƒ«ãƒ¼ãƒ«ã¨æ„å›³ | Layout Design Rules and Their Intent

| é …ç›® / Item | æ„å›³ / Intent |
|-------------|----------------|
| **Min Width** | ãƒ•ã‚©ãƒˆãƒªã‚½ç²¾åº¦ãƒ»ãƒ—ãƒ­ã‚»ã‚¹ä¸‹é™ã®ç¢ºä¿<br>Ensures lithographic accuracy and process limitations |
| **Min Spacing** | é‡‘å±é–“ã‚·ãƒ§ãƒ¼ãƒˆã‚„ãƒªãƒ¼ã‚¯ã®é˜²æ­¢<br>Prevents shorts and leakage between lines |
| **Enclosure** | ã‚³ãƒ³ã‚¿ã‚¯ãƒˆã‚„Viaã®**å®Œå…¨è¢«è¦†**ã‚’ç¢ºä¿ã—æ¥ç¶šä¿¡é ¼æ€§å‘ä¸Š<br>Ensures full coverage of contacts/Vias for reliable connections |
| **Notch** | é‹­è§’ãƒ»éš™é–“ã«ã‚ˆã‚‹ã‚¹ãƒˆãƒ¬ã‚¹é›†ä¸­ã‚’é˜²ã<br>Prevents stress concentration from narrow gaps or corners |
| **Density** | CMPå‡ä¸€æ€§ã‚’ä¿ã¤ãŸã‚**Metal Fill**ã‚’é©ç”¨<br>Maintains CMP uniformity using metal fill |
| **Overlap / Overlap Margin** | å±¤é–“ã®**æ„å›³çš„ãªé‡ãªã‚Š**ã‚’å®šç¾©ï¼ˆä¾‹ï¼šã‚³ãƒ³ã‚¿ã‚¯ãƒˆã¨Metalï¼‰<br>Defines intentional overlaps between layers (e.g., contact-to-metal) |
| **Overlayï¼ˆã‚ªãƒ¼ãƒãƒ¼ãƒ¬ã‚¤ï¼‰** | ãƒã‚¹ã‚¯åˆã‚ã›ãšã‚Œã®è¨±å®¹ç¯„å›²<br>Allowed misalignment tolerance between masks |

---

## ğŸ¯ æ•™æçš„æ„ç¾© | Educational Perspective

- âœ¨ æ•°å€¤ãƒ«ãƒ¼ãƒ«ã§ã¯ãªã**ç‰©ç†çš„èƒŒæ™¯ã¨ç›®çš„**ã‚’ç†è§£  
  Understand not just numbers, but the **physical rationale behind rules**
- ğŸ¤ æ‰‹å‹•ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã¨è‡ªå‹•P&RåŒæ–¹ã«å¯¾å¿œã™ã‚‹çŸ¥è­˜åŸºç›¤  
  Knowledge applicable to both manual layout and automated P&R
- ğŸ§  **DRCé•åã®èƒŒæ™¯ã‚’â€œæ§‹é€ Ã—ãƒ—ãƒ­ã‚»ã‚¹â€è¦–ç‚¹ã§è€ƒå¯Ÿ**  
  Analyze DRC violations from **structural and process perspectives**

---

## ğŸ”— æ¬¡ã®ã‚»ã‚¯ã‚·ãƒ§ãƒ³ | Next Section

â¡ [`cmp_dummy_pattern.md`](./cmp_dummy_pattern.md)ï¼šCMPå‡ä¸€æ€§ã®ãŸã‚ã®ãƒ‘ã‚¿ãƒ¼ãƒ³å·¥å¤«  
â¡ *CMP Dummy Patterns: Layout techniques for planarization control*

---

ğŸ§± å¿œç”¨ç·¨ ç¬¬4ç« ï¼šãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆè¨­è¨ˆã¨æœ€é©åŒ– /  
ğŸ§± *Applied Chapter 4: Layout Design and Optimization*  
[ğŸ“˜ ã‚»ã‚¯ã‚·ãƒ§ãƒ³ä¸€è¦§ / Section Index](../d_chapter4_layout_optimization/README.md)

---

Â© 2025 Shinichi Samizo / MIT License

