Warning (10268): Verilog HDL information at ShiftRegister.v(15): always construct contains both blocking and non-blocking assignments
