* ******************************************************************************

* iCEcube Report

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 24 2015 19:04:31

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  86
    LUTs:                 751
    RAMs:                 0
    IOBs:                 10
    GBs:                  3
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 789/1280
        Combinational Logic Cells: 703      out of   1280      54.9219%
        Sequential Logic Cells:    86       out of   1280      6.71875%
        Logic Tiles:               129      out of   160       80.625%
    Registers: 
        Logic Registers:           86       out of   1280      6.71875%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                2        out of   96        2.08333%
        Output Pins:               8        out of   96        8.33333%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                3        out of   8         37.5%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 0        out of   25        0%
    Bank 0: 6        out of   23        26.087%
    Bank 2: 3        out of   24        12.5%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    21          Input      SB_LVCMOS    No       3        Simple Input   Clock12MHz  
    116         Input      SB_LVCMOS    No       0        Simple Input   SDATA1      

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name 
    ----------  ---------  -----------  -------  -------  -----------    ----------- 
    60          Output     SB_LVCMOS    No       2        Simple Output  VSync       
    61          Output     SB_LVCMOS    No       2        Simple Output  HSync       
    62          Output     SB_LVCMOS    No       2        Simple Output  Pixel       
    112         Output     SB_LVCMOS    No       0        Simple Output  nCS1        
    113         Output     SB_LVCMOS    No       0        Simple Output  nCS2        
    114         Output     SB_LVCMOS    No       0        Simple Output  SCLK1       
    115         Output     SB_LVCMOS    No       0        Simple Output  SCLK2       
    117         Output     SB_LVCMOS    No       0        Simple Output  SDATA2      

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name             
    -------------  -------  ---------  ------  -----------             
    1              3        IO         64      Clock12MHz_c_g          
    6              3                   18      voltage_0_0_sqmuxa_1_g  
    3              3                   24      PixelClock_g            
