Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\QuartusII\IVS_Projekat\system.qsys --block-symbol-file --output-directory=D:\QuartusII\IVS_Projekat\sdram --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading IVS_Projekat/system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 17.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding manager [altera_nios2_gen2 17.1]
Progress: Parameterizing module manager
Progress: Adding mbox_m_w0 [altera_avalon_mailbox_simple 17.1]
Progress: Parameterizing module mbox_m_w0
Progress: Adding mbox_m_w1 [altera_avalon_mailbox_simple 17.1]
Progress: Parameterizing module mbox_m_w1
Progress: Adding mbox_m_w2 [altera_avalon_mailbox_simple 17.1]
Progress: Parameterizing module mbox_m_w2
Progress: Adding mbox_m_w3 [altera_avalon_mailbox_simple 17.1]
Progress: Parameterizing module mbox_m_w3
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 17.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding req_fifo [altera_avalon_fifo 17.1]
Progress: Parameterizing module req_fifo
Progress: Adding sdram_0 [sdram 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module sdram
Progress: Adding sdram_out [altera_avalon_mm_bridge 17.1]
Progress: Parameterizing module sdram_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module sdram_0
Progress: Adding shared_ocm [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module shared_ocm
Progress: Adding worker0 [worker 1.0]
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding worker_out [altera_avalon_mm_bridge 17.1]
Progress: Parameterizing module worker_out
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Progress: Parameterizing module worker0
Progress: Adding worker1 [worker 1.0]
Progress: Parameterizing module worker1
Progress: Adding worker2 [worker 1.0]
Progress: Parameterizing module worker2
Progress: Adding worker3 [worker 1.0]
Progress: Parameterizing module worker3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.sdram_0.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\QuartusII\IVS_Projekat\system.qsys --synthesis=VHDL --output-directory=D:\QuartusII\IVS_Projekat\sdram\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading IVS_Projekat/system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 17.1]
Progress: Parameterizing module altpll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding manager [altera_nios2_gen2 17.1]
Progress: Parameterizing module manager
Progress: Adding mbox_m_w0 [altera_avalon_mailbox_simple 17.1]
Progress: Parameterizing module mbox_m_w0
Progress: Adding mbox_m_w1 [altera_avalon_mailbox_simple 17.1]
Progress: Parameterizing module mbox_m_w1
Progress: Adding mbox_m_w2 [altera_avalon_mailbox_simple 17.1]
Progress: Parameterizing module mbox_m_w2
Progress: Adding mbox_m_w3 [altera_avalon_mailbox_simple 17.1]
Progress: Parameterizing module mbox_m_w3
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 17.1]
Progress: Parameterizing module performance_counter_0
Progress: Adding req_fifo [altera_avalon_fifo 17.1]
Progress: Parameterizing module req_fifo
Progress: Adding sdram_0 [sdram 1.0]
Progress: Parameterizing module sdram_0
Progress: Adding shared_ocm [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module shared_ocm
Progress: Adding worker0 [worker 1.0]
Progress: Parameterizing module worker0
Progress: Adding worker1 [worker 1.0]
Progress: Parameterizing module worker1
Progress: Adding worker2 [worker 1.0]
Progress: Parameterizing module worker2
Progress: Adding worker3 [worker 1.0]
Progress: Parameterizing module worker3
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.sdram_0.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.worker0.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker1.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker2.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.worker3.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: altpll_0: "system" instantiated altpll "altpll_0"
Info: jtag_uart_0: Starting RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0004_jtag_uart_0_gen//system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'system_jtag_uart_0'
Info: jtag_uart_0: "system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: manager: "system" instantiated altera_nios2_gen2 "manager"
Info: mbox_m_w0: "system" instantiated altera_avalon_mailbox_simple "mbox_m_w0"
Info: performance_counter_0: Starting RTL generation for module 'system_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=system_performance_counter_0 --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0006_performance_counter_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0006_performance_counter_0_gen//system_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'system_performance_counter_0'
Info: performance_counter_0: "system" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: req_fifo: Starting RTL generation for module 'system_req_fifo'
Info: req_fifo:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=system_req_fifo --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0007_req_fifo_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0007_req_fifo_gen//system_req_fifo_component_configuration.pl  --do_build_sim=0  ]
Info: req_fifo: Done RTL generation for module 'system_req_fifo'
Info: req_fifo: "system" instantiated altera_avalon_fifo "req_fifo"
Info: Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has address signal 26 bit wide, but the slave is 24 bit wide.
Info: Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has byteenable signal 4 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master sdram_out.m0 and slave sdram.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: sdram_0: "system" instantiated sdram "sdram_0"
Info: shared_ocm: Starting RTL generation for module 'system_shared_ocm'
Info: shared_ocm:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_shared_ocm --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0008_shared_ocm_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0008_shared_ocm_gen//system_shared_ocm_component_configuration.pl  --do_build_sim=0  ]
Info: shared_ocm: Done RTL generation for module 'system_shared_ocm'
Info: shared_ocm: "system" instantiated altera_avalon_onchip_memory2 "shared_ocm"
Info: worker0: "system" instantiated worker "worker0"
Info: worker1: "system" instantiated worker "worker1"
Info: worker2: "system" instantiated worker "worker2"
Info: worker3: "system" instantiated worker "worker3"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_manager_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_manager_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0011_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0011_cpu_gen//system_manager_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.02.02 20:19:59 (*) Starting Nios II generation
Info: cpu: # 2019.02.02 20:19:59 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.02 20:19:59 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:19:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:19:59 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:19:59 (*)   Plaintext license not found.
Info: cpu: # 2019.02.02 20:19:59 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.02.02 20:20:00 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:00 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:00 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:00 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.02.02 20:20:00 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.02 20:20:00 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.02 20:20:00 (*)     Testbench
Info: cpu: # 2019.02.02 20:20:00 (*)     Instruction decoding
Info: cpu: # 2019.02.02 20:20:00 (*)       Instruction fields
Info: cpu: # 2019.02.02 20:20:00 (*)       Instruction decodes
Info: cpu: # 2019.02.02 20:20:00 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.02.02 20:20:00 (*)       Instruction controls
Info: cpu: # 2019.02.02 20:20:00 (*)     Pipeline frontend
Info: cpu: # 2019.02.02 20:20:01 (*)     Pipeline backend
Info: cpu: # 2019.02.02 20:20:02 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.02 20:20:04 (*)   Creating encrypted RTL
Info: cpu: # 2019.02.02 20:20:05 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_manager_cpu'
Info: cpu: "manager" instantiated altera_nios2_gen2_unit "cpu"
Info: sdram: Starting RTL generation for module 'system_sdram_0_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_0_sdram --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0012_sdram_gen//system_sdram_0_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'system_sdram_0_sdram'
Info: sdram: "sdram_0" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sdram_out: "sdram_0" instantiated altera_avalon_mm_bridge "sdram_out"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "sdram_0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu: "worker0" instantiated altera_nios2_gen2 "cpu"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "worker0" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: cpu: "worker1" instantiated altera_nios2_gen2 "cpu"
Info: cpu: "worker2" instantiated altera_nios2_gen2 "cpu"
Info: cpu: "worker3" instantiated altera_nios2_gen2 "cpu"
Info: manager_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "manager_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: manager_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "manager_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: router_017: "mm_interconnect_0" instantiated altera_merlin_router "router_017"
Info: router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info: router_019: "mm_interconnect_0" instantiated altera_merlin_router "router_019"
Info: router_022: "mm_interconnect_0" instantiated altera_merlin_router "router_022"
Info: router_023: "mm_interconnect_0" instantiated altera_merlin_router "router_023"
Info: router_024: "mm_interconnect_0" instantiated altera_merlin_router "router_024"
Info: manager_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "manager_data_master_limiter"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_011: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_011"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_013: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_013"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_011: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_011"
Info: rsp_demux_013: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_013"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: cpu: Starting RTL generation for module 'system_worker0_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker0_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0056_cpu_gen//system_worker0_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.02.02 20:20:12 (*) Starting Nios II generation
Info: cpu: # 2019.02.02 20:20:12 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.02 20:20:12 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:12 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:12 (*)   Plaintext license not found.
Info: cpu: # 2019.02.02 20:20:12 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.02.02 20:20:13 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:13 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.02.02 20:20:13 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.02 20:20:13 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.02 20:20:13 (*)     Testbench
Info: cpu: # 2019.02.02 20:20:13 (*)     Instruction decoding
Info: cpu: # 2019.02.02 20:20:13 (*)       Instruction fields
Info: cpu: # 2019.02.02 20:20:13 (*)       Instruction decodes
Info: cpu: # 2019.02.02 20:20:14 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.02.02 20:20:14 (*)       Instruction controls
Info: cpu: # 2019.02.02 20:20:14 (*)     Pipeline frontend
Info: cpu: # 2019.02.02 20:20:14 (*)     Pipeline backend
Info: cpu: # 2019.02.02 20:20:16 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.02 20:20:17 (*)   Creating encrypted RTL
Info: cpu: # 2019.02.02 20:20:18 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker0_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/QuartusII/IVS_Projekat/sdram/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu: Starting RTL generation for module 'system_worker1_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker1_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0063_cpu_gen//system_worker1_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.02.02 20:20:18 (*) Starting Nios II generation
Info: cpu: # 2019.02.02 20:20:18 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:19 (*)   Plaintext license not found.
Info: cpu: # 2019.02.02 20:20:19 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.02.02 20:20:19 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:19 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:19 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:19 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.02.02 20:20:19 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.02 20:20:19 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.02 20:20:19 (*)     Testbench
Info: cpu: # 2019.02.02 20:20:19 (*)     Instruction decoding
Info: cpu: # 2019.02.02 20:20:19 (*)       Instruction fields
Info: cpu: # 2019.02.02 20:20:20 (*)       Instruction decodes
Info: cpu: # 2019.02.02 20:20:20 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.02.02 20:20:20 (*)       Instruction controls
Info: cpu: # 2019.02.02 20:20:20 (*)     Pipeline frontend
Info: cpu: # 2019.02.02 20:20:20 (*)     Pipeline backend
Info: cpu: # 2019.02.02 20:20:22 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.02 20:20:23 (*)   Creating encrypted RTL
Info: cpu: # 2019.02.02 20:20:24 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker1_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'system_worker2_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker2_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0064_cpu_gen//system_worker2_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.02.02 20:20:25 (*) Starting Nios II generation
Info: cpu: # 2019.02.02 20:20:25 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.02 20:20:25 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:25 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:25 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:25 (*)   Plaintext license not found.
Info: cpu: # 2019.02.02 20:20:25 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.02.02 20:20:26 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:26 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.02.02 20:20:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.02 20:20:26 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.02 20:20:26 (*)     Testbench
Info: cpu: # 2019.02.02 20:20:26 (*)     Instruction decoding
Info: cpu: # 2019.02.02 20:20:26 (*)       Instruction fields
Info: cpu: # 2019.02.02 20:20:26 (*)       Instruction decodes
Info: cpu: # 2019.02.02 20:20:26 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.02.02 20:20:26 (*)       Instruction controls
Info: cpu: # 2019.02.02 20:20:26 (*)     Pipeline frontend
Info: cpu: # 2019.02.02 20:20:26 (*)     Pipeline backend
Info: cpu: # 2019.02.02 20:20:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.02 20:20:30 (*)   Creating encrypted RTL
Info: cpu: # 2019.02.02 20:20:30 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker2_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'system_worker3_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_worker3_cpu_cpu --dir=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.1/quartus/bin64/ --verilog --config=C:/Users/MIHAJL~1/AppData/Local/Temp/alt7929_5352439812675644803.dir/0065_cpu_gen//system_worker3_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.02.02 20:20:31 (*) Starting Nios II generation
Info: cpu: # 2019.02.02 20:20:31 (*)   Checking for plaintext license.
Info: cpu: # 2019.02.02 20:20:31 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:31 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:31 (*)   Plaintext license not found.
Info: cpu: # 2019.02.02 20:20:31 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.02.02 20:20:32 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.1/quartus/bin64/
Info: cpu: # 2019.02.02 20:20:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.02.02 20:20:32 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.02.02 20:20:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.02.02 20:20:32 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.02.02 20:20:32 (*)   Creating all objects for CPU
Info: cpu: # 2019.02.02 20:20:32 (*)     Testbench
Info: cpu: # 2019.02.02 20:20:32 (*)     Instruction decoding
Info: cpu: # 2019.02.02 20:20:32 (*)       Instruction fields
Info: cpu: # 2019.02.02 20:20:32 (*)       Instruction decodes
Info: cpu: # 2019.02.02 20:20:33 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.02.02 20:20:33 (*)       Instruction controls
Info: cpu: # 2019.02.02 20:20:33 (*)     Pipeline frontend
Info: cpu: # 2019.02.02 20:20:33 (*)     Pipeline backend
Info: cpu: # 2019.02.02 20:20:35 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.02.02 20:20:36 (*)   Creating encrypted RTL
Info: cpu: # 2019.02.02 20:20:37 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_worker3_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 81 modules, 167 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
