<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>ICSS_EmacBaseAddrCfgParams_s Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ICSS_EmacBaseAddrCfgParams_s Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>ICSS_EMAC Base address configuration addresses required by low level driver.  
 <a href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#details">More...</a></p>

<p><code>#include &lt;icss_emacDrv_Def.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad747c8edab091f3e517068121255d8cb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#ad747c8edab091f3e517068121255d8cb">prussMiiMdioRegs</a></td></tr>
<tr class="separator:ad747c8edab091f3e517068121255d8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae02ae90f210d18763ef2411bb57cd210"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#ae02ae90f210d18763ef2411bb57cd210">dataRam0BaseAddr</a></td></tr>
<tr class="separator:ae02ae90f210d18763ef2411bb57cd210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9405f54d50476abc94c20db033ac7edc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#a9405f54d50476abc94c20db033ac7edc">dataRam1BaseAddr</a></td></tr>
<tr class="separator:a9405f54d50476abc94c20db033ac7edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaffe06c6a5a3d36d248c7623e54088ec"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#aaffe06c6a5a3d36d248c7623e54088ec">l3OcmcBaseAddr</a></td></tr>
<tr class="separator:aaffe06c6a5a3d36d248c7623e54088ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab241a131fb1370e9b57e0cfa25a41865"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#ab241a131fb1370e9b57e0cfa25a41865">sharedDataRamBaseAddr</a></td></tr>
<tr class="separator:ab241a131fb1370e9b57e0cfa25a41865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab20ed2f7d82e3713f09acd2a209946c6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#ab20ed2f7d82e3713f09acd2a209946c6">prussIntcRegs</a></td></tr>
<tr class="separator:ab20ed2f7d82e3713f09acd2a209946c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02760dc6125baeca0dad17d39bbaea15"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#a02760dc6125baeca0dad17d39bbaea15">prussPru0CtrlRegs</a></td></tr>
<tr class="separator:a02760dc6125baeca0dad17d39bbaea15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b85c3f68ec7f3b6ca34d7c0e7825fa1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#a2b85c3f68ec7f3b6ca34d7c0e7825fa1">prussPru1CtrlRegs</a></td></tr>
<tr class="separator:a2b85c3f68ec7f3b6ca34d7c0e7825fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0090c1875b3db625f5a7cdf03f4ff0"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#a6e0090c1875b3db625f5a7cdf03f4ff0">prussIepRegs</a></td></tr>
<tr class="separator:a6e0090c1875b3db625f5a7cdf03f4ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31efc31e9bb34c6cd2872fef0ae5484f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#a31efc31e9bb34c6cd2872fef0ae5484f">prussCfgRegs</a></td></tr>
<tr class="separator:a31efc31e9bb34c6cd2872fef0ae5484f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f4735f257c5d3d989c7af8219239aff"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#a5f4735f257c5d3d989c7af8219239aff">prussMiiRtCfgRegsBaseAddr</a></td></tr>
<tr class="separator:a5f4735f257c5d3d989c7af8219239aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c102687991e2f6f65d983e1f445c4b5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#a0c102687991e2f6f65d983e1f445c4b5">dataRam0Size</a></td></tr>
<tr class="separator:a0c102687991e2f6f65d983e1f445c4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d613aa18aa3f06cab9b8ef1932ac1f9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#a1d613aa18aa3f06cab9b8ef1932ac1f9">dataRam1Size</a></td></tr>
<tr class="separator:a1d613aa18aa3f06cab9b8ef1932ac1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82209d74a1dd706a9c6a20abd2a41f3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#aa82209d74a1dd706a9c6a20abd2a41f3">l3OcmcSize</a></td></tr>
<tr class="separator:aa82209d74a1dd706a9c6a20abd2a41f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af929b2eb57d26e114518e9aa9bf8efb4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_c_s_s___emac_base_addr_cfg_params__s.html#af929b2eb57d26e114518e9aa9bf8efb4">sharedDataRamSize</a></td></tr>
<tr class="separator:af929b2eb57d26e114518e9aa9bf8efb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ICSS_EMAC Base address configuration addresses required by low level driver. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="ae02ae90f210d18763ef2411bb57cd210"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::dataRam0BaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DataRam 0 Base Address </p>

</div>
</div>
<a class="anchor" id="a0c102687991e2f6f65d983e1f445c4b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::dataRam0Size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DataRam 0 Size </p>

</div>
</div>
<a class="anchor" id="a9405f54d50476abc94c20db033ac7edc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::dataRam1BaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DataRam 1 Base Address </p>

</div>
</div>
<a class="anchor" id="a1d613aa18aa3f06cab9b8ef1932ac1f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::dataRam1Size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DataRam 1 Size </p>

</div>
</div>
<a class="anchor" id="aaffe06c6a5a3d36d248c7623e54088ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::l3OcmcBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L3 OCMC Base Address </p>

</div>
</div>
<a class="anchor" id="aa82209d74a1dd706a9c6a20abd2a41f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::l3OcmcSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>L3 OCMCSize </p>

</div>
</div>
<a class="anchor" id="a31efc31e9bb34c6cd2872fef0ae5484f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::prussCfgRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pruss CFG register Base Address </p>

</div>
</div>
<a class="anchor" id="a6e0090c1875b3db625f5a7cdf03f4ff0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::prussIepRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRUSS IEP register Base Address </p>

</div>
</div>
<a class="anchor" id="ab20ed2f7d82e3713f09acd2a209946c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::prussIntcRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Pruss INTC Register Base Address </p>

</div>
</div>
<a class="anchor" id="ad747c8edab091f3e517068121255d8cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::prussMiiMdioRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MDIO Base register </p>

</div>
</div>
<a class="anchor" id="a5f4735f257c5d3d989c7af8219239aff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::prussMiiRtCfgRegsBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MII RT Config register Base Address </p>

</div>
</div>
<a class="anchor" id="a02760dc6125baeca0dad17d39bbaea15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::prussPru0CtrlRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRU0 Control register Base Address </p>

</div>
</div>
<a class="anchor" id="a2b85c3f68ec7f3b6ca34d7c0e7825fa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::prussPru1CtrlRegs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRU1 Control register Base Address </p>

</div>
</div>
<a class="anchor" id="ab241a131fb1370e9b57e0cfa25a41865"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::sharedDataRamBaseAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRUSS Shared RAM Base Address </p>

</div>
</div>
<a class="anchor" id="af929b2eb57d26e114518e9aa9bf8efb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t ICSS_EmacBaseAddrCfgParams_s::sharedDataRamSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PRUSS Shared RAM Size </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>icss_emacDrv_Def.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
