
Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    EECS373-08
Date:        Sat Dec 09 15:10:55 2017
Version:     L-2016.09M-2

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log Controller_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "N:\cubot\Controller\synthesis\Controller.srr"

Running: synthesis in foreground



Running Controller_syn|synthesis


Running: compile (Compile) on Controller_syn|synthesis
# Sat Dec 09 15:10:55 2017


Running: compile_flow (Compile Process) on Controller_syn|synthesis
# Sat Dec 09 15:10:55 2017


Running: compiler (Compile Input) on Controller_syn|synthesis
# Sat Dec 09 15:10:55 2017

Copied N:\cubot\Controller\synthesis\synwork\Controller_comp.srs to N:\cubot\Controller\synthesis\Controller.srs


compiler completed
# Sat Dec 09 15:10:58 2017

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on Controller_syn|synthesis
# Sat Dec 09 15:10:58 2017


multi_srs_gen completed
# Sat Dec 09 15:10:59 2017

Return Code: 0
Run Time:00h:00m:01s

Copied N:\cubot\Controller\synthesis\synwork\Controller_mult.srs to N:\cubot\Controller\synthesis\Controller.srs

Complete: Compile Process on Controller_syn|synthesis


Running: premap (Pre-mapping) on Controller_syn|synthesis
# Sat Dec 09 15:10:59 2017


premap completed with warnings
# Sat Dec 09 15:11:02 2017

Return Code: 1
Run Time:00h:00m:03s

Complete: Compile on Controller_syn|synthesis


Running: map (Map) on Controller_syn|synthesis
# Sat Dec 09 15:11:02 2017

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on Controller_syn|synthesis
# Sat Dec 09 15:11:02 2017

Copied N:\cubot\Controller\synthesis\synwork\Controller_m.srm to N:\cubot\Controller\synthesis\Controller.srm


fpga_mapper completed with warnings
# Sat Dec 09 15:11:04 2017

Return Code: 1
Run Time:00h:00m:02s

Complete: Map on Controller_syn|synthesis

Complete: Logic Synthesis on Controller_syn|synthesis

TCL script complete: "Controller_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

