{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1677996573092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1677996573096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 05 13:09:32 2023 " "Processing started: Sun Mar 05 13:09:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1677996573096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1677996573096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1677996573096 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1677996574198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/ubuntu-22.04/home/diepthaibinh/dsp_fpga/assignment_06/implement/src/cal_log2.sv 1 1 " "Found 1 design units, including 1 entities, in source file //wsl\$/ubuntu-22.04/home/diepthaibinh/dsp_fpga/assignment_06/implement/src/cal_log2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cal_log2 " "Found entity 1: cal_log2" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677996575606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677996575606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677996575708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677996575708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1677996575982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cal_log2 cal_log2:dut " "Elaborating entity \"cal_log2\" for hierarchy \"cal_log2:dut\"" {  } { { "wrapper.sv" "dut" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/quartus/wrapper.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996576311 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "cal_log2:dut\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"cal_log2:dut\|Mult0\"" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" "Mult0" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" 58 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996577337 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1677996577337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cal_log2:dut\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"cal_log2:dut\|lpm_mult:Mult0\"" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996577676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cal_log2:dut\|lpm_mult:Mult0 " "Instantiated megafunction \"cal_log2:dut\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1677996577682 ""}  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1677996577682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "mult_l8t.tdf" "" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/quartus/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1677996577983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1677996577983 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1677996579327 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cal_log2:dut\|log2_m\[12\]~12 " "Logic cell \"cal_log2:dut\|log2_m\[12\]~12\"" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" "log2_m\[12\]~12" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996580206 ""} { "Info" "ISCL_SCL_CELL_NAME" "cal_log2:dut\|log2_m\[13\]~13 " "Logic cell \"cal_log2:dut\|log2_m\[13\]~13\"" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" "log2_m\[13\]~13" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996580206 ""} { "Info" "ISCL_SCL_CELL_NAME" "cal_log2:dut\|log2_m\[14\]~14 " "Logic cell \"cal_log2:dut\|log2_m\[14\]~14\"" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" "log2_m\[14\]~14" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996580206 ""} { "Info" "ISCL_SCL_CELL_NAME" "cal_log2:dut\|log2_m\[15\]~15 " "Logic cell \"cal_log2:dut\|log2_m\[15\]~15\"" {  } { { "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" "log2_m\[15\]~15" { Text "//wsl\$/Ubuntu-22.04/home/diepthaibinh/DSP_FPGA/Assignment_06/implement/src/cal_log2.sv" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996580206 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1677996580206 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1677996582836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1677996582836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "231 " "Implemented 231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1677996583553 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1677996583553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1677996583553 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1677996583553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1677996583553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4627 " "Peak virtual memory: 4627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1677996583652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 05 13:09:43 2023 " "Processing ended: Sun Mar 05 13:09:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1677996583652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1677996583652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1677996583652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1677996583652 ""}
