{"hands_on_practices": [{"introduction": "Understanding Generic Array Logic (GAL) begins with grasping the fundamental link between its internal connections and the Boolean function it produces. This first exercise provides a direct look into that process. By tracing signal paths through a hypothetically programmed AND array and a fixed OR gate, you will practice translating a device's configuration into a standard Sum-of-Products (SOP) expression, which is the foundational skill for all programmable logic design [@problem_id:1939685].", "problem": "A simple programmable logic device is configured with four inputs, designated as $A, B, C,$ and $D$. The internal architecture features an input stage that provides both the true and complemented form of each input signal. These signals feed a programmable AND array, which consists of several \"product term lines.\" The connections to these lines from the input signals are programmed as follows:\n\n*   Product term line $P_1$ is connected to the true form of input $B$ and the complemented form of input $C$.\n*   Product term line $P_2$ is connected to the complemented form of input $A$ and the true forms of inputs $C$ and $D$.\n*   Product term line $P_3$ is connected to the true forms of inputs $A$ and $B$.\n*   Product term line $P_4$ is connected to the true forms of inputs $B$ and $D$, and the complemented form of input $A$.\n\nThe outputs of these product term lines are then connected to a fixed OR gate to produce the final output function, $F$. The OR gate for function $F$ is connected to the outputs of product term lines $P_1$, $P_2$, and $P_4$.\n\nDetermine the Boolean expression for the output function $F$ in terms of the inputs $A, B, C,$ and $D$.", "solution": "The input stage provides both true and complemented signals for $A, B, C,$ and $D$. Each product term line implements a logical AND of the selected literals, and the fixed OR gate sums selected product terms to form $F$.\n\nBy the given programming:\n- Product term $P_{1}$ connects to the true $B$ and complemented $C$, so the AND output is\n$$P_{1} = B\\overline{C}.$$\n- Product term $P_{2}$ connects to complemented $A$ and true $C$ and $D$, so\n$$P_{2} = \\overline{A}CD.$$\n- Product term $P_{3}$ connects to true $A$ and $B$, so\n$$P_{3} = AB.$$\n- Product term $P_{4}$ connects to true $B$ and $D$ and complemented $A$, so\n$$P_{4} = \\overline{A}BD.$$\n\nThe OR gate for $F$ is connected to $P_{1}, P_{2},$ and $P_{4}$, hence\n$$F = P_{1} + P_{2} + P_{4} = B\\overline{C} + \\overline{A}CD + \\overline{A}BD.$$\n\nOptionally, using distributivity on the last two terms,\n$$\\overline{A}CD + \\overline{A}BD = \\overline{A}D(C + B),$$\nso an equivalent factored form is\n$$F = B\\overline{C} + \\overline{A}D(B + C).$$\n\nEither form is a correct Boolean expression for $F$ derived from the programmed connections.", "answer": "$$\\boxed{B\\overline{C}+\\overline{A}CD+\\overline{A}BD}$$", "id": "1939685"}, {"introduction": "Real-world applications often require adapting ideal logic designs to fit the physical constraints of a device. This practice challenges you to implement a small Arithmetic Logic Unit (ALU) while respecting a key architectural feature of GALs: the two-level logic structure with no direct feedback between Output Logic Macrocells (OLMCs). You will need to derive logic equations for each output bit exclusively from the primary inputs, forcing you to \"flatten\" intermediate signals like internal carries, a crucial technique for efficient PLD implementation [@problem_id:1939736].", "problem": "You are tasked with designing a compact 2-bit Arithmetic Logic Unit (ALU) using a single Generic Array Logic (GAL) device. The ALU operates on two 2-bit unsigned binary numbers, $A = A_1A_0$ and $B = B_1B_0$, and is controlled by a 1-bit mode select input, $S$. The unit produces a 2-bit result $Z = Z_1Z_0$ and a 1-bit final carry-out, $C_{out}$.\n\nThe functionality of the ALU is defined as follows:\n- If $S=0$, the unit performs 2-bit addition: $\\{C_{out}, Z_1Z_0\\} = A + B$. Assume the initial carry-in to the 2-bit adder is 0.\n- If $S=1$, the unit performs a logical shift left on operand A: $Z_1 = A_0$ and $Z_0 = 0$. For this operation, the input $B$ is a \"don't care\", and the carry-out $C_{out}$ must be 0.\n\nThe target GAL device has a programmable AND array followed by a fixed OR array. Each output ($Z_1, Z_0, C_{out}$) is produced by its own dedicated combinational Output Logic Macrocell (OLMC), which is effectively a single large OR gate fed by product terms from the AND array. A critical constraint of this architecture is that there are no direct feedback paths between OLMCs within the logic array. Consequently, any intermediate signals, such as the carry from bit 0 to bit 1 during addition, cannot be generated in one OLMC and used by another. All logic for each output pin must be expressed solely in terms of the primary inputs: $A_1, A_0, B_1, B_0$, and $S$.\n\nYour task is to derive the minimal Sum-of-Products (SOP) logic equation for the most significant result bit, $Z_1$. Use standard Boolean notation where addition `+` denotes the OR operation, concatenation denotes the AND operation (e.g., $XY$ is $X$ AND $Y$), and an overbar denotes the NOT operation (e.g., $\\overline{X}$ is NOT $X$).", "solution": "We must express $Z_{1}$ solely in terms of the primary inputs $A_{1}, A_{0}, B_{1}, B_{0}$, and $S$, because the GAL architecture disallows inter-OLMC feedback. The ALU behavior is:\n- When $S=1$ (shift-left mode), $Z_{1}=A_{0}$ and $C_{out}=0$; $B$ is a don't care.\n- When $S=0$ (add mode), with carry-in $0$, the bit-$0$ carry is $C_{0}=A_{0}B_{0}$, and the bit-$1$ sum is $Z_{1} = A_{1} \\oplus B_{1} \\oplus C_{0}$.\n\nUsing Shannon decomposition on $S$, we write\n$$\nZ_{1} = S \\cdot A_{0} + \\overline{S} \\cdot \\left(A_{1} \\oplus B_{1} \\oplus (A_{0}B_{0})\\right).\n$$\n\nNext, we convert the three-variable XOR into a Sum-of-Products. For $X \\oplus Y \\oplus Z$, the canonical SOP is\n$$\nX \\oplus Y \\oplus Z = \\overline{X}\\,\\overline{Y}\\,Z + \\overline{X}\\,Y\\,\\overline{Z} + X\\,\\overline{Y}\\,\\overline{Z} + X\\,Y\\,Z.\n$$\nSetting $X=A_{1}$, $Y=B_{1}$, and $Z=A_{0}B_{0}$ gives\n$$\nA_{1} \\oplus B_{1} \\oplus (A_{0}B_{0}) = \\overline{A_{1}}\\,\\overline{B_{1}}\\,(A_{0}B_{0}) + \\overline{A_{1}}\\,B_{1}\\,\\overline{(A_{0}B_{0})} + A_{1}\\,\\overline{B_{1}}\\,\\overline{(A_{0}B_{0})} + A_{1}\\,B_{1}\\,(A_{0}B_{0}).\n$$\n\nApply De Morganâ€™s law to the complemented product:\n$$\n\\overline{(A_{0}B_{0})} = \\overline{A_{0}} + \\overline{B_{0}}.\n$$\nDistribute to obtain an SOP in literals:\n$$\n\\begin{aligned}\nA_{1} \\oplus B_{1} \\oplus (A_{0}B_{0})\n&= \\overline{A_{1}}\\,\\overline{B_{1}}\\,A_{0}B_{0}\n+ \\overline{A_{1}}\\,B_{1}\\,(\\overline{A_{0}} + \\overline{B_{0}})\n+ A_{1}\\,\\overline{B_{1}}\\,(\\overline{A_{0}} + \\overline{B_{0}})\n+ A_{1}\\,B_{1}\\,A_{0}B_{0} \\\\\n&= \\overline{A_{1}}\\,\\overline{B_{1}}\\,A_{0}B_{0}\n+ \\overline{A_{1}}\\,B_{1}\\,\\overline{A_{0}}\n+ \\overline{A_{1}}\\,B_{1}\\,\\overline{B_{0}}\n+ A_{1}\\,\\overline{B_{1}}\\,\\overline{A_{0}}\n+ A_{1}\\,\\overline{B_{1}}\\,\\overline{B_{0}}\n+ A_{1}\\,B_{1}\\,A_{0}B_{0}.\n\\end{aligned}\n$$\n\nSubstitute this back and distribute $\\overline{S}$ to achieve a two-level SOP (sum of product terms), all in literals:\n$$\n\\begin{aligned}\nZ_{1}\n&= S A_{0}\n+ \\overline{S}\\,\\overline{A_{1}}\\,\\overline{B_{1}}\\,A_{0}B_{0}\n+ \\overline{S}\\,\\overline{A_{1}}\\,B_{1}\\,\\overline{A_{0}}\n+ \\overline{S}\\,\\overline{A_{1}}\\,B_{1}\\,\\overline{B_{0}}\n+ \\overline{S}\\,A_{1}\\,\\overline{B_{1}}\\,\\overline{A_{0}}\n+ \\overline{S}\\,A_{1}\\,\\overline{B_{1}}\\,\\overline{B_{0}}\n+ \\overline{S}\\,A_{1}\\,B_{1}\\,A_{0}B_{0}.\n\\end{aligned}\n$$\n\nMinimality justification:\n- For $S=1$, the term $S A_{0}$ is necessary and sufficient, and it is independent of $B$, matching the stated don't-care.\n- For $S=0$, when $A_{0}B_{0}=0$, $Z_{1}=A_{1}\\oplus B_{1}$, which requires the four 3-literal implicants: $A_{1}\\overline{B_{1}}\\overline{A_{0}}$, $A_{1}\\overline{B_{1}}\\overline{B_{0}}$, $\\overline{A_{1}}B_{1}\\overline{A_{0}}$, and $\\overline{A_{1}}B_{1}\\overline{B_{0}}$; none can be combined without incorrectly including the $(A_{0},B_{0})=(1,1)$ case.\n- When $A_{0}B_{0}=1$, $Z_{1}=\\overline{A_{1}\\oplus B_{1}}$, which forces the two 4-literal implicants $A_{1}B_{1}A_{0}B_{0}$ and $\\overline{A_{1}}\\overline{B_{1}}A_{0}B_{0}$; these cannot be expanded because they would include off-set minterms.\n\nTherefore, the SOP above is minimal and obeys the GAL constraint of using only primary inputs in a single two-level implementation for $Z_{1}$.", "answer": "$$\\boxed{SA_{0}+\\overline{S}A_{1}\\overline{B_{1}}\\overline{A_{0}}+\\overline{S}A_{1}\\overline{B_{1}}\\overline{B_{0}}+\\overline{S}\\overline{A_{1}}B_{1}\\overline{A_{0}}+\\overline{S}\\overline{A_{1}}B_{1}\\overline{B_{0}}+\\overline{S}A_{1}B_{1}A_{0}B_{0}+\\overline{S}\\overline{A_{1}}\\overline{B_{1}}A_{0}B_{0}}$$", "id": "1939736"}, {"introduction": "A logically correct circuit is not always a reliable one, as timing delays can introduce transient errors or \"glitches.\" This final practice explores the concept of static hazards, where an output that should remain stable momentarily changes state. By analyzing a minimal logic function susceptible to such a hazard, you will learn to identify and eliminate it by adding a redundant product term, demonstrating how a GAL's flexibility can be used not just for implementation, but for creating robust and stable hardware [@problem_id:1939695].", "problem": "A digital control system for a high-precision robotic arm uses a combinatorial logic circuit to enable a critical locking mechanism. This circuit is implemented on a Generic Array Logic (GAL) device. The output of the circuit, denoted by the function $F(A, B, C, D)$, must remain stable during certain input transitions to prevent mechanical jitter. A logic designer has implemented the function using the minimal sum-of-products (SOP) expression derived from its Karnaugh map. The implemented function is given by the sum of two product terms:\n$$F(A, B, C, D) = \\overline{A}D + ABC$$\nIt is suspected that this minimal implementation is susceptible to a static-1 hazard, which could cause a momentary false-zero (a glitch) on the output $F$ when it is supposed to remain at a steady logic 1. Such a glitch could compromise the stability of the locking mechanism.\n\nYour task is to analyze this function and identify the single redundant product term that must be added to the SOP expression to eliminate all potential static-1 hazards. Present this term as your final answer.", "solution": "We are given the sum-of-products implementation\n$$F(A,B,C,D)=\\overline{A}D+ABC.$$\nA static-1 hazard can occur when two product terms that differ only in the polarity of a single variable both cover adjacent minterms, and that variable toggles while the output should remain at logic 1. The standard hazard-elimination rule for SOP forms is to add the consensus term of any such pair. The consensus theorem states that for terms of the form $XY$ and $\\overline{X}Z$, the consensus is $YZ$, and adding $YZ$ removes the static-1 hazard without changing the logic function:\n$$XY + \\overline{X}Z = XY + \\overline{X}Z + YZ.$$\n\nWe map the given terms to this pattern by identifying the complemented/uncomplemented pair:\n- One term is $\\overline{A}D$, which has literal $\\overline{A}$ and the remaining factor $Z=D$.\n- The other term is $ABC$, which has literal $A$ and the remaining factor $Y=BC$.\n\nThus, take $X=A$, $Y=BC$, and $Z=D$. The consensus term is then\n$$YZ = (BC)(D) = BCD.$$\n\nThis term covers the adjacency where $B=1$, $C=1$, $D=1$ and $A$ toggles, preventing a static-1 hazard caused by unequal delays between the paths through $\\overline{A}D$ and $ABC$. By the consensus theorem, adding $BCD$ is logically redundant but eliminates the hazard:\n$$F_{\\text{hazard-free}} = \\overline{A}D + ABC + BCD.$$\n\nTherefore, the single redundant product term that must be added is $BCD$.", "answer": "$$\\boxed{BCD}$$", "id": "1939695"}]}