;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, 10
	SUB @727, 106
	MOV #250, 0
	MOV #250, 0
	SUB @727, 106
	SUB @727, 106
	SUB @727, 106
	SUB 3, @21
	SUB 3, @21
	SUB -727, 106
	DJN -2, @-20
	JMP 12, #200
	SLT 121, 10
	MOV -1, <-20
	ADD 130, 9
	SUB @727, 106
	SUB @121, 106
	SUB 12, @10
	MOV -1, <-20
	DJN -1, @-20
	CMP @121, 106
	JMP 2, #0
	SUB @121, 103
	SUB @121, 106
	MOV -7, <-20
	SUB 12, @10
	MOV -1, <-20
	SUB @712, @200
	SUB @712, @200
	SUB @712, @200
	ADD 270, 60
	ADD 270, 60
	SUB @111, <602
	SUB @111, <602
	SUB @111, <602
	CMP -207, <-120
	SPL 7, <-2
	SUB 12, @-60
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
