// Seed: 262516720
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(1 or posedge 1);
  wire id_10;
  always @(id_4 or posedge 1'b0) begin
    $display(id_10);
  end
  wire id_11;
endmodule
module module_1;
  wire id_2;
  assign id_2 = id_2;
  assign id_1 = {id_2{id_2}};
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3, id_2, id_3, id_3, id_3
  );
endmodule
