<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › platforms › cell › axon_msi.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>axon_msi.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2007, Michael Ellerman, IBM Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>


<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/msi.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/debugfs.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#include &lt;asm/dcr.h&gt;</span>
<span class="cp">#include &lt;asm/machdep.h&gt;</span>
<span class="cp">#include &lt;asm/prom.h&gt;</span>


<span class="cm">/*</span>
<span class="cm"> * MSIC registers, specified as offsets from dcr_base</span>
<span class="cm"> */</span>
<span class="cp">#define MSIC_CTRL_REG	0x0</span>

<span class="cm">/* Base Address registers specify FIFO location in BE memory */</span>
<span class="cp">#define MSIC_BASE_ADDR_HI_REG	0x3</span>
<span class="cp">#define MSIC_BASE_ADDR_LO_REG	0x4</span>

<span class="cm">/* Hold the read/write offsets into the FIFO */</span>
<span class="cp">#define MSIC_READ_OFFSET_REG	0x5</span>
<span class="cp">#define MSIC_WRITE_OFFSET_REG	0x6</span>


<span class="cm">/* MSIC control register flags */</span>
<span class="cp">#define MSIC_CTRL_ENABLE		0x0001</span>
<span class="cp">#define MSIC_CTRL_FIFO_FULL_ENABLE	0x0002</span>
<span class="cp">#define MSIC_CTRL_IRQ_ENABLE		0x0008</span>
<span class="cp">#define MSIC_CTRL_FULL_STOP_ENABLE	0x0010</span>

<span class="cm">/*</span>
<span class="cm"> * The MSIC can be configured to use a FIFO of 32KB, 64KB, 128KB or 256KB.</span>
<span class="cm"> * Currently we&#39;re using a 64KB FIFO size.</span>
<span class="cm"> */</span>
<span class="cp">#define MSIC_FIFO_SIZE_SHIFT	16</span>
<span class="cp">#define MSIC_FIFO_SIZE_BYTES	(1 &lt;&lt; MSIC_FIFO_SIZE_SHIFT)</span>

<span class="cm">/*</span>
<span class="cm"> * To configure the FIFO size as (1 &lt;&lt; n) bytes, we write (n - 15) into bits</span>
<span class="cm"> * 8-9 of the MSIC control reg.</span>
<span class="cm"> */</span>
<span class="cp">#define MSIC_CTRL_FIFO_SIZE	(((MSIC_FIFO_SIZE_SHIFT - 15) &lt;&lt; 8) &amp; 0x300)</span>

<span class="cm">/*</span>
<span class="cm"> * We need to mask the read/write offsets to make sure they stay within</span>
<span class="cm"> * the bounds of the FIFO. Also they should always be 16-byte aligned.</span>
<span class="cm"> */</span>
<span class="cp">#define MSIC_FIFO_SIZE_MASK	((MSIC_FIFO_SIZE_BYTES - 1) &amp; ~0xFu)</span>

<span class="cm">/* Each entry in the FIFO is 16 bytes, the first 4 bytes hold the irq # */</span>
<span class="cp">#define MSIC_FIFO_ENTRY_SIZE	0x10</span>


<span class="k">struct</span> <span class="n">axon_msic</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">irq_domain</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">fifo_virt</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">fifo_phys</span><span class="p">;</span>
	<span class="n">dcr_host_t</span> <span class="n">dcr_host</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">read_offset</span><span class="p">;</span>
<span class="cp">#ifdef DEBUG</span>
	<span class="n">u32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">trigger</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="cp">#ifdef DEBUG</span>
<span class="kt">void</span> <span class="n">axon_msi_debug_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dn</span><span class="p">,</span> <span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">axon_msi_debug_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dn</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="cp">#endif</span>


<span class="k">static</span> <span class="kt">void</span> <span class="nf">msic_dcr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dcr_n</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: dcr_write(0x%x, 0x%x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">val</span><span class="p">,</span> <span class="n">dcr_n</span><span class="p">);</span>

	<span class="n">dcr_write</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">dcr_host</span><span class="p">,</span> <span class="n">dcr_n</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">axon_msi_cascade</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_desc_get_chip</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span> <span class="o">=</span> <span class="n">irq_get_handler_data</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">write_offset</span><span class="p">,</span> <span class="n">msi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retry</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">write_offset</span> <span class="o">=</span> <span class="n">dcr_read</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">dcr_host</span><span class="p">,</span> <span class="n">MSIC_WRITE_OFFSET_REG</span><span class="p">);</span>
	<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: original write_offset 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">write_offset</span><span class="p">);</span>

	<span class="cm">/* write_offset doesn&#39;t wrap properly, so we have to mask it */</span>
	<span class="n">write_offset</span> <span class="o">&amp;=</span> <span class="n">MSIC_FIFO_SIZE_MASK</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">read_offset</span> <span class="o">!=</span> <span class="n">write_offset</span> <span class="o">&amp;&amp;</span> <span class="n">retry</span> <span class="o">&lt;</span> <span class="mi">100</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">idx</span>  <span class="o">=</span> <span class="n">msic</span><span class="o">-&gt;</span><span class="n">read_offset</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">__le32</span><span class="p">);</span>
		<span class="n">msi</span>  <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_virt</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
		<span class="n">msi</span> <span class="o">&amp;=</span> <span class="mh">0xFFFF</span><span class="p">;</span>

		<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: woff %x roff %x msi %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">write_offset</span><span class="p">,</span> <span class="n">msic</span><span class="o">-&gt;</span><span class="n">read_offset</span><span class="p">,</span> <span class="n">msi</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">msi</span> <span class="o">&lt;</span> <span class="n">nr_irqs</span> <span class="o">&amp;&amp;</span> <span class="n">irq_get_chip_data</span><span class="p">(</span><span class="n">msi</span><span class="p">)</span> <span class="o">==</span> <span class="n">msic</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">msi</span><span class="p">);</span>
			<span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_virt</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="mh">0xffffffff</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * Reading the MSIC_WRITE_OFFSET_REG does not</span>
<span class="cm">			 * reliably flush the outstanding DMA to the</span>
<span class="cm">			 * FIFO buffer. Here we were reading stale</span>
<span class="cm">			 * data, so we need to retry.</span>
<span class="cm">			 */</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="n">retry</span><span class="o">++</span><span class="p">;</span>
			<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: invalid irq 0x%x!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">msi</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">retry</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: late irq 0x%x, retry %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">msi</span><span class="p">,</span> <span class="n">retry</span><span class="p">);</span>
			<span class="n">retry</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">msic</span><span class="o">-&gt;</span><span class="n">read_offset</span> <span class="o">+=</span> <span class="n">MSIC_FIFO_ENTRY_SIZE</span><span class="p">;</span>
		<span class="n">msic</span><span class="o">-&gt;</span><span class="n">read_offset</span> <span class="o">&amp;=</span> <span class="n">MSIC_FIFO_SIZE_MASK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">retry</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;axon_msi: irq timed out</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

		<span class="n">msic</span><span class="o">-&gt;</span><span class="n">read_offset</span> <span class="o">+=</span> <span class="n">MSIC_FIFO_ENTRY_SIZE</span><span class="p">;</span>
		<span class="n">msic</span><span class="o">-&gt;</span><span class="n">read_offset</span> <span class="o">&amp;=</span> <span class="n">MSIC_FIFO_SIZE_MASK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_eoi</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">irq_data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="nf">find_msi_translator</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">irq_domain</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dn</span><span class="p">,</span> <span class="o">*</span><span class="n">tmp</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">phandle</span> <span class="o">*</span><span class="n">ph</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">dn</span> <span class="o">=</span> <span class="n">of_node_get</span><span class="p">(</span><span class="n">pci_device_to_OF_node</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dn</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axon_msi: no pci_dn found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">dn</span><span class="p">;</span> <span class="n">dn</span> <span class="o">=</span> <span class="n">of_get_next_parent</span><span class="p">(</span><span class="n">dn</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ph</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="s">&quot;msi-translator&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ph</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ph</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;axon_msi: no msi-translator property found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">dn</span><span class="p">;</span>
	<span class="n">dn</span> <span class="o">=</span> <span class="n">of_find_node_by_phandle</span><span class="p">(</span><span class="o">*</span><span class="n">ph</span><span class="p">);</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dn</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;axon_msi: msi-translator doesn&#39;t point to a node</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq_domain</span> <span class="o">=</span> <span class="n">irq_find_host</span><span class="p">(</span><span class="n">dn</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">irq_domain</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axon_msi: no irq_domain found for node %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_error</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msic</span> <span class="o">=</span> <span class="n">irq_domain</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>

<span class="nl">out_error:</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">dn</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">msic</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">axon_msi_check_device</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nvec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">find_msi_translator</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">setup_msi_msg_address</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msi_msg</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dn</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msi_desc</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">prop</span><span class="p">;</span>

	<span class="n">dn</span> <span class="o">=</span> <span class="n">of_node_get</span><span class="p">(</span><span class="n">pci_device_to_OF_node</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dn</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axon_msi: no pci_dn found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">entry</span> <span class="o">=</span> <span class="n">list_first_entry</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">msi_list</span><span class="p">,</span> <span class="k">struct</span> <span class="n">msi_desc</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">dn</span><span class="p">;</span> <span class="n">dn</span> <span class="o">=</span> <span class="n">of_get_next_parent</span><span class="p">(</span><span class="n">dn</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">msi_attrib</span><span class="p">.</span><span class="n">is_64</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">prop</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="s">&quot;msi-address-64&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">prop</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">prop</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="s">&quot;msi-address-32&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">len</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prop</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">prop</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;axon_msi: no msi-address-(32|64) properties found</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOENT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">len</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_hi</span> <span class="o">=</span> <span class="n">prop</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_lo</span> <span class="o">=</span> <span class="n">prop</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_hi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">address_lo</span> <span class="o">=</span> <span class="n">prop</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;axon_msi: malformed msi-address-(32|64) property</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">of_node_put</span><span class="p">(</span><span class="n">dn</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">of_node_put</span><span class="p">(</span><span class="n">dn</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">axon_msi_setup_msi_irqs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nvec</span><span class="p">,</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span> <span class="n">rc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msi_desc</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">msi_msg</span> <span class="n">msg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">;</span>

	<span class="n">msic</span> <span class="o">=</span> <span class="n">find_msi_translator</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msic</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">setup_msi_msg_address</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">msi_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">virq</span> <span class="o">=</span> <span class="n">irq_create_direct_mapping</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">irq_domain</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">virq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				 <span class="s">&quot;axon_msi: virq allocation failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axon_msi: allocated virq 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">virq</span><span class="p">);</span>

		<span class="n">irq_set_msi_desc</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">entry</span><span class="p">);</span>
		<span class="n">msg</span><span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">virq</span><span class="p">;</span>
		<span class="n">write_msi_msg</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">axon_msi_teardown_msi_irqs</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">msi_desc</span> <span class="o">*</span><span class="n">entry</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;axon_msi: tearing down msi irqs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">msi_list</span><span class="p">,</span> <span class="n">list</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">irq_set_msi_desc</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="n">irq_dispose_mapping</span><span class="p">(</span><span class="n">entry</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">msic_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">mask_msi_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">unmask_msi_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_shutdown</span>	<span class="o">=</span> <span class="n">mask_msi_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;AXON-MSI&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msic_host_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
			 <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msic_irq_chip</span><span class="p">,</span> <span class="n">handle_simple_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">msic_host_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span>	<span class="o">=</span> <span class="n">msic_host_map</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">axon_msi_shutdown</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span> <span class="o">=</span> <span class="n">dev_get_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: disabling %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">msic</span><span class="o">-&gt;</span><span class="n">irq_domain</span><span class="o">-&gt;</span><span class="n">of_node</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
	<span class="n">tmp</span>  <span class="o">=</span> <span class="n">dcr_read</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">dcr_host</span><span class="p">,</span> <span class="n">MSIC_CTRL_REG</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">MSIC_CTRL_ENABLE</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">MSIC_CTRL_IRQ_ENABLE</span><span class="p">;</span>
	<span class="n">msic_dcr_write</span><span class="p">(</span><span class="n">msic</span><span class="p">,</span> <span class="n">MSIC_CTRL_REG</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">axon_msi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">device</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dn</span> <span class="o">=</span> <span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">dcr_base</span><span class="p">,</span> <span class="n">dcr_len</span><span class="p">;</span>

	<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: setting up dn %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>

	<span class="n">msic</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">axon_msic</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msic</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;axon_msi: couldn&#39;t allocate msic for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dcr_base</span> <span class="o">=</span> <span class="n">dcr_resource_start</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">dcr_len</span> <span class="o">=</span> <span class="n">dcr_resource_len</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dcr_base</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">dcr_len</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;axon_msi: couldn&#39;t parse dcr properties on %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free_msic</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">dcr_host</span> <span class="o">=</span> <span class="n">dcr_map</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="n">dcr_base</span><span class="p">,</span> <span class="n">dcr_len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">DCR_MAP_OK</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">dcr_host</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;axon_msi: dcr_map failed for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free_msic</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_virt</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">MSIC_FIFO_SIZE_BYTES</span><span class="p">,</span>
					     <span class="o">&amp;</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_phys</span><span class="p">,</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_virt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;axon_msi: couldn&#39;t allocate fifo for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free_msic</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">virq</span> <span class="o">=</span> <span class="n">irq_of_parse_and_map</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">virq</span> <span class="o">==</span> <span class="n">NO_IRQ</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;axon_msi: irq parse and map failed for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free_fifo</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_virt</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">,</span> <span class="n">MSIC_FIFO_SIZE_BYTES</span><span class="p">);</span>

	<span class="cm">/* We rely on being able to stash a virq in a u16, so limit irqs to &lt; 65536 */</span>
	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">irq_domain</span> <span class="o">=</span> <span class="n">irq_domain_add_nomap</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="mi">65536</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msic_host_ops</span><span class="p">,</span> <span class="n">msic</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">irq_domain</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;axon_msi: couldn&#39;t allocate irq_domain for %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out_free_fifo</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">msic</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">axon_msi_cascade</span><span class="p">);</span>
	<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: irq 0x%x setup for axon_msi</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">virq</span><span class="p">);</span>

	<span class="cm">/* Enable the MSIC hardware */</span>
	<span class="n">msic_dcr_write</span><span class="p">(</span><span class="n">msic</span><span class="p">,</span> <span class="n">MSIC_BASE_ADDR_HI_REG</span><span class="p">,</span> <span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_phys</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">msic_dcr_write</span><span class="p">(</span><span class="n">msic</span><span class="p">,</span> <span class="n">MSIC_BASE_ADDR_LO_REG</span><span class="p">,</span>
				  <span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_phys</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">);</span>
	<span class="n">msic_dcr_write</span><span class="p">(</span><span class="n">msic</span><span class="p">,</span> <span class="n">MSIC_CTRL_REG</span><span class="p">,</span>
			<span class="n">MSIC_CTRL_IRQ_ENABLE</span> <span class="o">|</span> <span class="n">MSIC_CTRL_ENABLE</span> <span class="o">|</span>
			<span class="n">MSIC_CTRL_FIFO_SIZE</span><span class="p">);</span>

	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">read_offset</span> <span class="o">=</span> <span class="n">dcr_read</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">dcr_host</span><span class="p">,</span> <span class="n">MSIC_WRITE_OFFSET_REG</span><span class="p">)</span>
				<span class="o">&amp;</span> <span class="n">MSIC_FIFO_SIZE_MASK</span><span class="p">;</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">msic</span><span class="p">);</span>

	<span class="n">ppc_md</span><span class="p">.</span><span class="n">setup_msi_irqs</span> <span class="o">=</span> <span class="n">axon_msi_setup_msi_irqs</span><span class="p">;</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">teardown_msi_irqs</span> <span class="o">=</span> <span class="n">axon_msi_teardown_msi_irqs</span><span class="p">;</span>
	<span class="n">ppc_md</span><span class="p">.</span><span class="n">msi_check_device</span> <span class="o">=</span> <span class="n">axon_msi_check_device</span><span class="p">;</span>

	<span class="n">axon_msi_debug_setup</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="n">msic</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;axon_msi: setup MSIC on %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dn</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">out_free_fifo:</span>
	<span class="n">dma_free_coherent</span><span class="p">(</span><span class="o">&amp;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">MSIC_FIFO_SIZE_BYTES</span><span class="p">,</span> <span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_virt</span><span class="p">,</span>
			  <span class="n">msic</span><span class="o">-&gt;</span><span class="n">fifo_phys</span><span class="p">);</span>
<span class="nl">out_free_msic:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">msic</span><span class="p">);</span>
<span class="nl">out:</span>

	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">axon_msi_device_id</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">compatible</span>	<span class="o">=</span> <span class="s">&quot;ibm,axon-msic&quot;</span>
	<span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">axon_msi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">axon_msi_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">shutdown</span>	<span class="o">=</span> <span class="n">axon_msi_shutdown</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;axon-msi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">axon_msi_device_id</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">axon_msi_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">axon_msi_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">axon_msi_init</span><span class="p">);</span>


<span class="cp">#ifdef DEBUG</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">msic_set</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="n">u64</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">out_le32</span><span class="p">(</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">trigger</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">msic_get</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">DEFINE_SIMPLE_ATTRIBUTE</span><span class="p">(</span><span class="n">fops_msic</span><span class="p">,</span> <span class="n">msic_get</span><span class="p">,</span> <span class="n">msic_set</span><span class="p">,</span> <span class="s">&quot;%llu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">axon_msi_debug_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">dn</span><span class="p">,</span> <span class="k">struct</span> <span class="n">axon_msic</span> <span class="o">*</span><span class="n">msic</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">addr</span> <span class="o">=</span> <span class="n">of_translate_address</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">dn</span><span class="p">,</span> <span class="s">&quot;reg&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">==</span> <span class="n">OF_BAD_ADDR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: couldn&#39;t translate reg property</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">msic</span><span class="o">-&gt;</span><span class="n">trigger</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">msic</span><span class="o">-&gt;</span><span class="n">trigger</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: ioremap failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">snprintf</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">name</span><span class="p">),</span> <span class="s">&quot;msic_%d&quot;</span><span class="p">,</span> <span class="n">of_node_to_nid</span><span class="p">(</span><span class="n">dn</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">debugfs_create_file</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="mo">0600</span><span class="p">,</span> <span class="n">powerpc_debugfs_root</span><span class="p">,</span>
				 <span class="n">msic</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">fops_msic</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pr_devel</span><span class="p">(</span><span class="s">&quot;axon_msi: debugfs_create_file failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* DEBUG */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
