12:21:56 INFO  : Launching XSCT server: xsct -n -interactive /home/thoyt/sw_work/xilinx_sdk_workspace/temp_xsdb_launch_script.tcl
12:21:57 INFO  : XSCT server has started successfully.
12:21:57 INFO  : Successfully done setting XSCT server connection channel  
12:21:57 INFO  : Successfully done setting SDK workspace  
12:21:58 INFO  : Registering command handlers for SDK TCF services
12:23:45 INFO  : Project 'uzed_base' created. You can now create BSPs and application projects targeting this hardware platform.
12:51:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A" && level==0} -index 1' command is executed.
12:51:46 INFO  : FPGA configured successfully with bitstream "/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/zynq_top_wrapper.bit"
12:52:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A" && level==0} -index 1' command is executed.
12:52:15 INFO  : 'fpga -state' command is executed.
12:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:15 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1774A' is selected.
12:52:15 INFO  : 'jtag frequency' command is executed.
12:52:15 INFO  : Sourcing of '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl' is done.
12:52:15 INFO  : Context for 'APU' is selected.
12:52:15 INFO  : Hardware design information is loaded from '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf'.
12:52:15 INFO  : Context for 'APU' is selected.
12:52:15 INFO  : 'stop' command is executed.
12:52:15 INFO  : 'ps7_init' command is executed.
12:52:15 INFO  : 'ps7_post_config' command is executed.
12:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:15 INFO  : The application '/home/thoyt/sw_work/xilinx_sdk_workspace/hello_uzed/Debug/hello_uzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
loadhw /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
dow /home/thoyt/sw_work/xilinx_sdk_workspace/hello_uzed/Debug/hello_uzed.elf
----------------End of Script----------------

12:52:15 INFO  : Memory regions updated for context APU
12:52:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:15 INFO  : 'con' command is executed.
12:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
con
----------------End of Script----------------

12:52:15 INFO  : Launch script is exported to file '/home/thoyt/sw_work/xilinx_sdk_workspace/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_uzed.elf_on_local.tcl'
12:54:25 INFO  : Disconnected from the channel tcfchan#1.
12:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A" && level==0} -index 1' command is executed.
12:54:26 INFO  : 'fpga -state' command is executed.
12:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:26 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1774A' is selected.
12:54:26 INFO  : 'jtag frequency' command is executed.
12:54:26 INFO  : Sourcing of '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl' is done.
12:54:26 INFO  : Context for 'APU' is selected.
12:54:28 INFO  : Hardware design information is loaded from '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf'.
12:54:28 INFO  : Context for 'APU' is selected.
12:54:28 INFO  : 'stop' command is executed.
12:54:28 INFO  : 'ps7_init' command is executed.
12:54:28 INFO  : 'ps7_post_config' command is executed.
12:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:28 INFO  : The application '/home/thoyt/sw_work/xilinx_sdk_workspace/hello_uzed/Debug/hello_uzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
loadhw /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
dow /home/thoyt/sw_work/xilinx_sdk_workspace/hello_uzed/Debug/hello_uzed.elf
----------------End of Script----------------

12:54:28 INFO  : Memory regions updated for context APU
12:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:28 INFO  : 'con' command is executed.
12:54:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
con
----------------End of Script----------------

12:54:28 INFO  : Launch script is exported to file '/home/thoyt/sw_work/xilinx_sdk_workspace/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_hello_uzed.elf_on_local.tcl'
13:07:10 INFO  : Disconnected from the channel tcfchan#2.
13:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A" && level==0} -index 1' command is executed.
13:07:11 INFO  : 'fpga -state' command is executed.
13:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:11 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1774A' is selected.
13:07:11 INFO  : 'jtag frequency' command is executed.
13:07:11 INFO  : Sourcing of '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl' is done.
13:07:11 INFO  : Context for 'APU' is selected.
13:07:13 INFO  : Hardware design information is loaded from '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf'.
13:07:13 INFO  : Context for 'APU' is selected.
13:07:13 INFO  : 'stop' command is executed.
13:07:13 INFO  : 'ps7_init' command is executed.
13:07:13 INFO  : 'ps7_post_config' command is executed.
13:07:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:14 INFO  : The application '/home/thoyt/sw_work/xilinx_sdk_workspace/mem_test_uzed/Debug/mem_test_uzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
loadhw /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
dow /home/thoyt/sw_work/xilinx_sdk_workspace/mem_test_uzed/Debug/mem_test_uzed.elf
----------------End of Script----------------

13:07:14 INFO  : Memory regions updated for context APU
13:07:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:14 INFO  : 'con' command is executed.
13:07:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
con
----------------End of Script----------------

13:07:14 INFO  : Launch script is exported to file '/home/thoyt/sw_work/xilinx_sdk_workspace/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_mem_test_uzed.elf_on_local.tcl'
13:07:44 INFO  : Disconnected from the channel tcfchan#3.
13:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A" && level==0} -index 1' command is executed.
13:07:45 INFO  : 'fpga -state' command is executed.
13:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:45 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1774A' is selected.
13:07:45 INFO  : 'jtag frequency' command is executed.
13:07:45 INFO  : Sourcing of '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl' is done.
13:07:45 INFO  : Context for 'APU' is selected.
13:07:47 INFO  : Hardware design information is loaded from '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf'.
13:07:47 INFO  : Context for 'APU' is selected.
13:07:47 INFO  : 'stop' command is executed.
13:07:47 INFO  : 'ps7_init' command is executed.
13:07:47 INFO  : 'ps7_post_config' command is executed.
13:07:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:48 INFO  : The application '/home/thoyt/sw_work/xilinx_sdk_workspace/periph_test_uzed/Debug/periph_test_uzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:07:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
loadhw /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
dow /home/thoyt/sw_work/xilinx_sdk_workspace/periph_test_uzed/Debug/periph_test_uzed.elf
----------------End of Script----------------

13:07:48 INFO  : Memory regions updated for context APU
13:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:07:48 INFO  : 'con' command is executed.
13:07:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
con
----------------End of Script----------------

13:07:48 INFO  : Launch script is exported to file '/home/thoyt/sw_work/xilinx_sdk_workspace/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_periph_test_uzed.elf_on_local.tcl'
13:09:11 INFO  : Disconnected from the channel tcfchan#4.
13:09:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A" && level==0} -index 1' command is executed.
13:09:12 INFO  : 'fpga -state' command is executed.
13:09:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:12 INFO  : Jtag cable 'Digilent JTAG-HS3 210299A1774A' is selected.
13:09:12 INFO  : 'jtag frequency' command is executed.
13:09:12 INFO  : Sourcing of '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl' is done.
13:09:12 INFO  : Context for 'APU' is selected.
13:09:14 INFO  : Hardware design information is loaded from '/home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf'.
13:09:14 INFO  : Context for 'APU' is selected.
13:09:14 INFO  : 'stop' command is executed.
13:09:14 INFO  : 'ps7_init' command is executed.
13:09:14 INFO  : 'ps7_post_config' command is executed.
13:09:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:09:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:15 INFO  : The application '/home/thoyt/sw_work/xilinx_sdk_workspace/zynqddr_test_uzed/Debug/zynqddr_test_uzed.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:09:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
loadhw /home/thoyt/sw_work/xilinx_sdk_workspace/uzed_base/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
dow /home/thoyt/sw_work/xilinx_sdk_workspace/zynqddr_test_uzed/Debug/zynqddr_test_uzed.elf
----------------End of Script----------------

13:09:15 INFO  : Memory regions updated for context APU
13:09:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:09:15 INFO  : 'con' command is executed.
13:09:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS3 210299A1774A"} -index 0
con
----------------End of Script----------------

13:09:15 INFO  : Launch script is exported to file '/home/thoyt/sw_work/xilinx_sdk_workspace/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zynqddr_test_uzed.elf_on_local.tcl'
13:20:24 INFO  : Invoking Bootgen: bootgen -image zynqddr_test_uzed.bif -arch zynq -o /home/thoyt/sw_work/xilinx_sdk_workspace/zynqddr_test_uzed/bootimage/BOOT.bin
13:20:24 INFO  : Creating new bif file /home/thoyt/sw_work/xilinx_sdk_workspace/zynqddr_test_uzed/bootimage/zynqddr_test_uzed.bif
13:20:24 INFO  : Bootgen command execution is done.
13:30:41 INFO  : Disconnected from the channel tcfchan#5.
