window.SIDEBAR_ITEMS = {"mod":["apb_peripheral_access_0","apb_peripheral_access_1","backup_bus_pms_constrain_0","backup_bus_pms_constrain_1","backup_bus_pms_constrain_2","backup_bus_pms_constrain_3","backup_bus_pms_constrain_4","backup_bus_pms_monitor_0","backup_bus_pms_monitor_1","backup_bus_pms_monitor_2","backup_bus_pms_monitor_3","cache_mmu_access_0","cache_mmu_access_1","cache_tag_access_0","cache_tag_access_1","clock_gate","core_0_dram0_pms_monitor_0","core_0_dram0_pms_monitor_1","core_0_dram0_pms_monitor_2","core_0_dram0_pms_monitor_3","core_0_iram0_pms_monitor_0","core_0_iram0_pms_monitor_1","core_0_iram0_pms_monitor_2","core_0_pif_pms_constrain_0","core_0_pif_pms_constrain_1","core_0_pif_pms_constrain_10","core_0_pif_pms_constrain_2","core_0_pif_pms_constrain_3","core_0_pif_pms_constrain_4","core_0_pif_pms_constrain_5","core_0_pif_pms_constrain_6","core_0_pif_pms_constrain_7","core_0_pif_pms_constrain_8","core_0_pif_pms_constrain_9","core_0_pif_pms_monitor_0","core_0_pif_pms_monitor_1","core_0_pif_pms_monitor_2","core_0_pif_pms_monitor_3","core_0_pif_pms_monitor_4","core_0_pif_pms_monitor_5","core_0_pif_pms_monitor_6","core_x_dram0_pms_constrain_0","core_x_dram0_pms_constrain_1","core_x_iram0_dram0_dma_split_line_constrain_0","core_x_iram0_dram0_dma_split_line_constrain_1","core_x_iram0_dram0_dma_split_line_constrain_2","core_x_iram0_dram0_dma_split_line_constrain_3","core_x_iram0_dram0_dma_split_line_constrain_4","core_x_iram0_dram0_dma_split_line_constrain_5","core_x_iram0_pms_constrain_0","core_x_iram0_pms_constrain_1","core_x_iram0_pms_constrain_2","date","dma_apbperi_adc_dac_pms_constrain_0","dma_apbperi_adc_dac_pms_constrain_1","dma_apbperi_aes_pms_constrain_0","dma_apbperi_aes_pms_constrain_1","dma_apbperi_backup_pms_constrain_0","dma_apbperi_backup_pms_constrain_1","dma_apbperi_i2s0_pms_constrain_0","dma_apbperi_i2s0_pms_constrain_1","dma_apbperi_lc_pms_constrain_0","dma_apbperi_lc_pms_constrain_1","dma_apbperi_mac_pms_constrain_0","dma_apbperi_mac_pms_constrain_1","dma_apbperi_pms_monitor_0","dma_apbperi_pms_monitor_1","dma_apbperi_pms_monitor_2","dma_apbperi_pms_monitor_3","dma_apbperi_sha_pms_constrain_0","dma_apbperi_sha_pms_constrain_1","dma_apbperi_spi2_pms_constrain_0","dma_apbperi_spi2_pms_constrain_1","dma_apbperi_uchi0_pms_constrain_0","dma_apbperi_uchi0_pms_constrain_1","internal_sram_usage_0","internal_sram_usage_1","internal_sram_usage_3","internal_sram_usage_4","privilege_mode_sel","privilege_mode_sel_lock","region_pms_constrain_0","region_pms_constrain_1","region_pms_constrain_10","region_pms_constrain_2","region_pms_constrain_3","region_pms_constrain_4","region_pms_constrain_5","region_pms_constrain_6","region_pms_constrain_7","region_pms_constrain_8","region_pms_constrain_9","rom_table","rom_table_lock"],"struct":["RegisterBlock"],"type":["APB_PERIPHERAL_ACCESS_0","APB_PERIPHERAL_ACCESS_1","BACKUP_BUS_PMS_CONSTRAIN_0","BACKUP_BUS_PMS_CONSTRAIN_1","BACKUP_BUS_PMS_CONSTRAIN_2","BACKUP_BUS_PMS_CONSTRAIN_3","BACKUP_BUS_PMS_CONSTRAIN_4","BACKUP_BUS_PMS_MONITOR_0","BACKUP_BUS_PMS_MONITOR_1","BACKUP_BUS_PMS_MONITOR_2","BACKUP_BUS_PMS_MONITOR_3","CACHE_MMU_ACCESS_0","CACHE_MMU_ACCESS_1","CACHE_TAG_ACCESS_0","CACHE_TAG_ACCESS_1","CLOCK_GATE","CORE_0_DRAM0_PMS_MONITOR_0","CORE_0_DRAM0_PMS_MONITOR_1","CORE_0_DRAM0_PMS_MONITOR_2","CORE_0_DRAM0_PMS_MONITOR_3","CORE_0_IRAM0_PMS_MONITOR_0","CORE_0_IRAM0_PMS_MONITOR_1","CORE_0_IRAM0_PMS_MONITOR_2","CORE_0_PIF_PMS_CONSTRAIN_0","CORE_0_PIF_PMS_CONSTRAIN_1","CORE_0_PIF_PMS_CONSTRAIN_10","CORE_0_PIF_PMS_CONSTRAIN_2","CORE_0_PIF_PMS_CONSTRAIN_3","CORE_0_PIF_PMS_CONSTRAIN_4","CORE_0_PIF_PMS_CONSTRAIN_5","CORE_0_PIF_PMS_CONSTRAIN_6","CORE_0_PIF_PMS_CONSTRAIN_7","CORE_0_PIF_PMS_CONSTRAIN_8","CORE_0_PIF_PMS_CONSTRAIN_9","CORE_0_PIF_PMS_MONITOR_0","CORE_0_PIF_PMS_MONITOR_1","CORE_0_PIF_PMS_MONITOR_2","CORE_0_PIF_PMS_MONITOR_3","CORE_0_PIF_PMS_MONITOR_4","CORE_0_PIF_PMS_MONITOR_5","CORE_0_PIF_PMS_MONITOR_6","CORE_X_DRAM0_PMS_CONSTRAIN_0","CORE_X_DRAM0_PMS_CONSTRAIN_1","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_0","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_1","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_2","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_3","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_4","CORE_X_IRAM0_DRAM0_DMA_SPLIT_LINE_CONSTRAIN_5","CORE_X_IRAM0_PMS_CONSTRAIN_0","CORE_X_IRAM0_PMS_CONSTRAIN_1","CORE_X_IRAM0_PMS_CONSTRAIN_2","DATE","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_0","DMA_APBPERI_ADC_DAC_PMS_CONSTRAIN_1","DMA_APBPERI_AES_PMS_CONSTRAIN_0","DMA_APBPERI_AES_PMS_CONSTRAIN_1","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_0","DMA_APBPERI_BACKUP_PMS_CONSTRAIN_1","DMA_APBPERI_I2S0_PMS_CONSTRAIN_0","DMA_APBPERI_I2S0_PMS_CONSTRAIN_1","DMA_APBPERI_LC_PMS_CONSTRAIN_0","DMA_APBPERI_LC_PMS_CONSTRAIN_1","DMA_APBPERI_MAC_PMS_CONSTRAIN_0","DMA_APBPERI_MAC_PMS_CONSTRAIN_1","DMA_APBPERI_PMS_MONITOR_0","DMA_APBPERI_PMS_MONITOR_1","DMA_APBPERI_PMS_MONITOR_2","DMA_APBPERI_PMS_MONITOR_3","DMA_APBPERI_SHA_PMS_CONSTRAIN_0","DMA_APBPERI_SHA_PMS_CONSTRAIN_1","DMA_APBPERI_SPI2_PMS_CONSTRAIN_0","DMA_APBPERI_SPI2_PMS_CONSTRAIN_1","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_0","DMA_APBPERI_UCHI0_PMS_CONSTRAIN_1","INTERNAL_SRAM_USAGE_0","INTERNAL_SRAM_USAGE_1","INTERNAL_SRAM_USAGE_3","INTERNAL_SRAM_USAGE_4","PRIVILEGE_MODE_SEL","PRIVILEGE_MODE_SEL_LOCK","REGION_PMS_CONSTRAIN_0","REGION_PMS_CONSTRAIN_1","REGION_PMS_CONSTRAIN_10","REGION_PMS_CONSTRAIN_2","REGION_PMS_CONSTRAIN_3","REGION_PMS_CONSTRAIN_4","REGION_PMS_CONSTRAIN_5","REGION_PMS_CONSTRAIN_6","REGION_PMS_CONSTRAIN_7","REGION_PMS_CONSTRAIN_8","REGION_PMS_CONSTRAIN_9","ROM_TABLE","ROM_TABLE_LOCK"]};