<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_chipscope.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_idelay_ctrl.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_infrastructure.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_mem_if_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_calib.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_ctl_io.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_dm_iob.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_dq_iob.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_dqs_iob.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_init.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_io.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_phy_write.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_usr_addr_fifo.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_usr_rd.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_usr_top.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/ddr2_usr_wr.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;D:/Dropbox/Works and collections/Elec/BTP/DDR_Interface/ml505_mig_design/ml505_mig_design/mig_30/user_design/rtl/mig_30.v&quot; into library work</arg>
</msg>

</messages>

