// Seed: 1086057714
module module_0;
  assign id_1 = 1 != 1;
  assign module_3.id_9 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input  wand  id_1,
    output wire  id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input supply0 id_0
    , id_6,
    input uwire id_1,
    output tri0 id_2,
    input tri id_3
    , id_7,
    output wire id_4
);
  wand id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_9;
  initial assume (id_0);
  wire id_10;
  assign id_8 = 1;
endmodule
module module_3 (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    input wor id_6,
    input wor id_7,
    input wor id_8,
    output supply1 id_9
);
  assign id_1 = id_2;
  assign id_4 = id_0;
  assign id_9 = 1 || id_7;
  assign id_1 = id_2 == 1;
  generate
    if (id_5) begin : LABEL_0
      id_11(
          1, id_8, 1
      );
    end
  endgenerate
  module_0 modCall_1 ();
  assign id_4 = id_7;
endmodule
