ram.v,verilog,xil_defaultlib,../../../../Project_final.gen/sources_1/ip/ram/sim/ram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
