#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe9de30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe9dfc0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xe8f2d0 .functor NOT 1, L_0xefb5e0, C4<0>, C4<0>, C4<0>;
L_0xefb3c0 .functor XOR 2, L_0xefb280, L_0xefb320, C4<00>, C4<00>;
L_0xefb4d0 .functor XOR 2, L_0xefb3c0, L_0xefb430, C4<00>, C4<00>;
v0xef2ce0_0 .net *"_ivl_10", 1 0, L_0xefb430;  1 drivers
v0xef2de0_0 .net *"_ivl_12", 1 0, L_0xefb4d0;  1 drivers
v0xef2ec0_0 .net *"_ivl_2", 1 0, L_0xef6000;  1 drivers
v0xef2f80_0 .net *"_ivl_4", 1 0, L_0xefb280;  1 drivers
v0xef3060_0 .net *"_ivl_6", 1 0, L_0xefb320;  1 drivers
v0xef3190_0 .net *"_ivl_8", 1 0, L_0xefb3c0;  1 drivers
v0xef3270_0 .net "a", 0 0, v0xeed7e0_0;  1 drivers
v0xef3310_0 .net "b", 0 0, v0xeed880_0;  1 drivers
v0xef33b0_0 .net "c", 0 0, v0xeed920_0;  1 drivers
v0xef3450_0 .var "clk", 0 0;
v0xef34f0_0 .net "d", 0 0, v0xeeda60_0;  1 drivers
v0xef3590_0 .net "out_pos_dut", 0 0, L_0xefaee0;  1 drivers
v0xef3630_0 .net "out_pos_ref", 0 0, L_0xef4b60;  1 drivers
v0xef36d0_0 .net "out_sop_dut", 0 0, L_0xef7ac0;  1 drivers
v0xef3770_0 .net "out_sop_ref", 0 0, L_0xec7f90;  1 drivers
v0xef3810_0 .var/2u "stats1", 223 0;
v0xef38b0_0 .var/2u "strobe", 0 0;
v0xef3950_0 .net "tb_match", 0 0, L_0xefb5e0;  1 drivers
v0xef3a20_0 .net "tb_mismatch", 0 0, L_0xe8f2d0;  1 drivers
v0xef3ac0_0 .net "wavedrom_enable", 0 0, v0xeedd30_0;  1 drivers
v0xef3b90_0 .net "wavedrom_title", 511 0, v0xeeddd0_0;  1 drivers
L_0xef6000 .concat [ 1 1 0 0], L_0xef4b60, L_0xec7f90;
L_0xefb280 .concat [ 1 1 0 0], L_0xef4b60, L_0xec7f90;
L_0xefb320 .concat [ 1 1 0 0], L_0xefaee0, L_0xef7ac0;
L_0xefb430 .concat [ 1 1 0 0], L_0xef4b60, L_0xec7f90;
L_0xefb5e0 .cmp/eeq 2, L_0xef6000, L_0xefb4d0;
S_0xe9e150 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xe9dfc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe8f6b0 .functor AND 1, v0xeed920_0, v0xeeda60_0, C4<1>, C4<1>;
L_0xe8fa90 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xe8fe70 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xe900f0 .functor AND 1, L_0xe8fa90, L_0xe8fe70, C4<1>, C4<1>;
L_0xea89c0 .functor AND 1, L_0xe900f0, v0xeed920_0, C4<1>, C4<1>;
L_0xec7f90 .functor OR 1, L_0xe8f6b0, L_0xea89c0, C4<0>, C4<0>;
L_0xef3fe0 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xef4050 .functor OR 1, L_0xef3fe0, v0xeeda60_0, C4<0>, C4<0>;
L_0xef4160 .functor AND 1, v0xeed920_0, L_0xef4050, C4<1>, C4<1>;
L_0xef4220 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef42f0 .functor OR 1, L_0xef4220, v0xeed880_0, C4<0>, C4<0>;
L_0xef4360 .functor AND 1, L_0xef4160, L_0xef42f0, C4<1>, C4<1>;
L_0xef44e0 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xef4550 .functor OR 1, L_0xef44e0, v0xeeda60_0, C4<0>, C4<0>;
L_0xef4470 .functor AND 1, v0xeed920_0, L_0xef4550, C4<1>, C4<1>;
L_0xef46e0 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef47e0 .functor OR 1, L_0xef46e0, v0xeeda60_0, C4<0>, C4<0>;
L_0xef48a0 .functor AND 1, L_0xef4470, L_0xef47e0, C4<1>, C4<1>;
L_0xef4a50 .functor XNOR 1, L_0xef4360, L_0xef48a0, C4<0>, C4<0>;
v0xe8ec00_0 .net *"_ivl_0", 0 0, L_0xe8f6b0;  1 drivers
v0xe8f000_0 .net *"_ivl_12", 0 0, L_0xef3fe0;  1 drivers
v0xe8f3e0_0 .net *"_ivl_14", 0 0, L_0xef4050;  1 drivers
v0xe8f7c0_0 .net *"_ivl_16", 0 0, L_0xef4160;  1 drivers
v0xe8fba0_0 .net *"_ivl_18", 0 0, L_0xef4220;  1 drivers
v0xe8ff80_0 .net *"_ivl_2", 0 0, L_0xe8fa90;  1 drivers
v0xe90200_0 .net *"_ivl_20", 0 0, L_0xef42f0;  1 drivers
v0xeebd50_0 .net *"_ivl_24", 0 0, L_0xef44e0;  1 drivers
v0xeebe30_0 .net *"_ivl_26", 0 0, L_0xef4550;  1 drivers
v0xeebf10_0 .net *"_ivl_28", 0 0, L_0xef4470;  1 drivers
v0xeebff0_0 .net *"_ivl_30", 0 0, L_0xef46e0;  1 drivers
v0xeec0d0_0 .net *"_ivl_32", 0 0, L_0xef47e0;  1 drivers
v0xeec1b0_0 .net *"_ivl_36", 0 0, L_0xef4a50;  1 drivers
L_0x7f3222cae018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xeec270_0 .net *"_ivl_38", 0 0, L_0x7f3222cae018;  1 drivers
v0xeec350_0 .net *"_ivl_4", 0 0, L_0xe8fe70;  1 drivers
v0xeec430_0 .net *"_ivl_6", 0 0, L_0xe900f0;  1 drivers
v0xeec510_0 .net *"_ivl_8", 0 0, L_0xea89c0;  1 drivers
v0xeec5f0_0 .net "a", 0 0, v0xeed7e0_0;  alias, 1 drivers
v0xeec6b0_0 .net "b", 0 0, v0xeed880_0;  alias, 1 drivers
v0xeec770_0 .net "c", 0 0, v0xeed920_0;  alias, 1 drivers
v0xeec830_0 .net "d", 0 0, v0xeeda60_0;  alias, 1 drivers
v0xeec8f0_0 .net "out_pos", 0 0, L_0xef4b60;  alias, 1 drivers
v0xeec9b0_0 .net "out_sop", 0 0, L_0xec7f90;  alias, 1 drivers
v0xeeca70_0 .net "pos0", 0 0, L_0xef4360;  1 drivers
v0xeecb30_0 .net "pos1", 0 0, L_0xef48a0;  1 drivers
L_0xef4b60 .functor MUXZ 1, L_0x7f3222cae018, L_0xef4360, L_0xef4a50, C4<>;
S_0xeeccb0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xe9dfc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xeed7e0_0 .var "a", 0 0;
v0xeed880_0 .var "b", 0 0;
v0xeed920_0 .var "c", 0 0;
v0xeed9c0_0 .net "clk", 0 0, v0xef3450_0;  1 drivers
v0xeeda60_0 .var "d", 0 0;
v0xeedb50_0 .var/2u "fail", 0 0;
v0xeedbf0_0 .var/2u "fail1", 0 0;
v0xeedc90_0 .net "tb_match", 0 0, L_0xefb5e0;  alias, 1 drivers
v0xeedd30_0 .var "wavedrom_enable", 0 0;
v0xeeddd0_0 .var "wavedrom_title", 511 0;
E_0xe9c7a0/0 .event negedge, v0xeed9c0_0;
E_0xe9c7a0/1 .event posedge, v0xeed9c0_0;
E_0xe9c7a0 .event/or E_0xe9c7a0/0, E_0xe9c7a0/1;
S_0xeecfe0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xeeccb0;
 .timescale -12 -12;
v0xeed220_0 .var/2s "i", 31 0;
E_0xe9c640 .event posedge, v0xeed9c0_0;
S_0xeed320 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xeeccb0;
 .timescale -12 -12;
v0xeed520_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xeed600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xeeccb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xeedfb0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xe9dfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xef4d10 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xef4eb0 .functor AND 1, v0xeed7e0_0, L_0xef4d10, C4<1>, C4<1>;
L_0xef4f90 .functor NOT 1, v0xeed920_0, C4<0>, C4<0>, C4<0>;
L_0xef5110 .functor AND 1, L_0xef4eb0, L_0xef4f90, C4<1>, C4<1>;
L_0xef5250 .functor NOT 1, v0xeeda60_0, C4<0>, C4<0>, C4<0>;
L_0xef53d0 .functor AND 1, L_0xef5110, L_0xef5250, C4<1>, C4<1>;
L_0xef5520 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef56a0 .functor AND 1, L_0xef5520, v0xeed880_0, C4<1>, C4<1>;
L_0xef57b0 .functor NOT 1, v0xeed920_0, C4<0>, C4<0>, C4<0>;
L_0xef5820 .functor AND 1, L_0xef56a0, L_0xef57b0, C4<1>, C4<1>;
L_0xef5990 .functor NOT 1, v0xeeda60_0, C4<0>, C4<0>, C4<0>;
L_0xef5a00 .functor AND 1, L_0xef5820, L_0xef5990, C4<1>, C4<1>;
L_0xef5b30 .functor OR 1, L_0xef53d0, L_0xef5a00, C4<0>, C4<0>;
L_0xef5c40 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef5ac0 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xef5d30 .functor AND 1, L_0xef5c40, L_0xef5ac0, C4<1>, C4<1>;
L_0xef5ed0 .functor AND 1, L_0xef5d30, v0xeed920_0, C4<1>, C4<1>;
L_0xef5f90 .functor NOT 1, v0xeeda60_0, C4<0>, C4<0>, C4<0>;
L_0xef60a0 .functor AND 1, L_0xef5ed0, L_0xef5f90, C4<1>, C4<1>;
L_0xef61b0 .functor OR 1, L_0xef5b30, L_0xef60a0, C4<0>, C4<0>;
L_0xef6370 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef63e0 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xef6510 .functor AND 1, L_0xef6370, L_0xef63e0, C4<1>, C4<1>;
L_0xef6620 .functor NOT 1, v0xeed920_0, C4<0>, C4<0>, C4<0>;
L_0xef6760 .functor AND 1, L_0xef6510, L_0xef6620, C4<1>, C4<1>;
L_0xef6870 .functor AND 1, L_0xef6760, v0xeeda60_0, C4<1>, C4<1>;
L_0xef6a10 .functor OR 1, L_0xef61b0, L_0xef6870, C4<0>, C4<0>;
L_0xef6b20 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef6c80 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xef6cf0 .functor AND 1, L_0xef6b20, L_0xef6c80, C4<1>, C4<1>;
L_0xef6f00 .functor AND 1, L_0xef6cf0, v0xeed920_0, C4<1>, C4<1>;
L_0xef6fc0 .functor AND 1, L_0xef6f00, v0xeeda60_0, C4<1>, C4<1>;
L_0xef7190 .functor OR 1, L_0xef6a10, L_0xef6fc0, C4<0>, C4<0>;
L_0xef72a0 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef7430 .functor AND 1, L_0xef72a0, v0xeed880_0, C4<1>, C4<1>;
L_0xef74f0 .functor AND 1, L_0xef7430, v0xeed920_0, C4<1>, C4<1>;
L_0xef76e0 .functor AND 1, L_0xef74f0, v0xeeda60_0, C4<1>, C4<1>;
L_0xef77a0 .functor OR 1, L_0xef7190, L_0xef76e0, C4<0>, C4<0>;
L_0xef75b0 .functor AND 1, v0xeed7e0_0, v0xeed880_0, C4<1>, C4<1>;
L_0xef7620 .functor AND 1, L_0xef75b0, v0xeed920_0, C4<1>, C4<1>;
L_0xef7a00 .functor AND 1, L_0xef7620, v0xeeda60_0, C4<1>, C4<1>;
L_0xef7ac0 .functor OR 1, L_0xef77a0, L_0xef7a00, C4<0>, C4<0>;
L_0xef7d80 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef7df0 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xef7fd0 .functor OR 1, L_0xef7d80, L_0xef7df0, C4<0>, C4<0>;
L_0xef80e0 .functor NOT 1, v0xeed920_0, C4<0>, C4<0>, C4<0>;
L_0xef82d0 .functor OR 1, L_0xef7fd0, L_0xef80e0, C4<0>, C4<0>;
L_0xef83e0 .functor NOT 1, v0xeeda60_0, C4<0>, C4<0>, C4<0>;
L_0xef85e0 .functor OR 1, L_0xef82d0, L_0xef83e0, C4<0>, C4<0>;
L_0xef86f0 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xef8900 .functor OR 1, v0xeed7e0_0, L_0xef86f0, C4<0>, C4<0>;
L_0xef89c0 .functor NOT 1, v0xeed920_0, C4<0>, C4<0>, C4<0>;
L_0xef8df0 .functor OR 1, L_0xef8900, L_0xef89c0, C4<0>, C4<0>;
L_0xef8f00 .functor NOT 1, v0xeeda60_0, C4<0>, C4<0>, C4<0>;
L_0xef9340 .functor OR 1, L_0xef8df0, L_0xef8f00, C4<0>, C4<0>;
L_0xef9450 .functor AND 1, L_0xef85e0, L_0xef9340, C4<1>, C4<1>;
L_0xef9730 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xef99b0 .functor OR 1, L_0xef9730, v0xeed880_0, C4<0>, C4<0>;
L_0xef9c50 .functor NOT 1, v0xeed920_0, C4<0>, C4<0>, C4<0>;
L_0xef9cc0 .functor OR 1, L_0xef99b0, L_0xef9c50, C4<0>, C4<0>;
L_0xef9fc0 .functor NOT 1, v0xeeda60_0, C4<0>, C4<0>, C4<0>;
L_0xefa030 .functor OR 1, L_0xef9cc0, L_0xef9fc0, C4<0>, C4<0>;
L_0xefa340 .functor AND 1, L_0xef9450, L_0xefa030, C4<1>, C4<1>;
L_0xefa450 .functor NOT 1, v0xeed7e0_0, C4<0>, C4<0>, C4<0>;
L_0xefa6d0 .functor NOT 1, v0xeed880_0, C4<0>, C4<0>, C4<0>;
L_0xefa740 .functor OR 1, L_0xefa450, L_0xefa6d0, C4<0>, C4<0>;
L_0xefaa70 .functor OR 1, L_0xefa740, v0xeed920_0, C4<0>, C4<0>;
L_0xefab30 .functor NOT 1, v0xeeda60_0, C4<0>, C4<0>, C4<0>;
L_0xefadd0 .functor OR 1, L_0xefaa70, L_0xefab30, C4<0>, C4<0>;
L_0xefaee0 .functor AND 1, L_0xefa340, L_0xefadd0, C4<1>, C4<1>;
v0xeee170_0 .net *"_ivl_0", 0 0, L_0xef4d10;  1 drivers
v0xeee250_0 .net *"_ivl_10", 0 0, L_0xef53d0;  1 drivers
v0xeee330_0 .net *"_ivl_100", 0 0, L_0xef8900;  1 drivers
v0xeee420_0 .net *"_ivl_102", 0 0, L_0xef89c0;  1 drivers
v0xeee500_0 .net *"_ivl_104", 0 0, L_0xef8df0;  1 drivers
v0xeee630_0 .net *"_ivl_106", 0 0, L_0xef8f00;  1 drivers
v0xeee710_0 .net *"_ivl_108", 0 0, L_0xef9340;  1 drivers
v0xeee7f0_0 .net *"_ivl_110", 0 0, L_0xef9450;  1 drivers
v0xeee8d0_0 .net *"_ivl_112", 0 0, L_0xef9730;  1 drivers
v0xeeea40_0 .net *"_ivl_114", 0 0, L_0xef99b0;  1 drivers
v0xeeeb20_0 .net *"_ivl_116", 0 0, L_0xef9c50;  1 drivers
v0xeeec00_0 .net *"_ivl_118", 0 0, L_0xef9cc0;  1 drivers
v0xeeece0_0 .net *"_ivl_12", 0 0, L_0xef5520;  1 drivers
v0xeeedc0_0 .net *"_ivl_120", 0 0, L_0xef9fc0;  1 drivers
v0xeeeea0_0 .net *"_ivl_122", 0 0, L_0xefa030;  1 drivers
v0xeeef80_0 .net *"_ivl_124", 0 0, L_0xefa340;  1 drivers
v0xeef060_0 .net *"_ivl_126", 0 0, L_0xefa450;  1 drivers
v0xeef250_0 .net *"_ivl_128", 0 0, L_0xefa6d0;  1 drivers
v0xeef330_0 .net *"_ivl_130", 0 0, L_0xefa740;  1 drivers
v0xeef410_0 .net *"_ivl_132", 0 0, L_0xefaa70;  1 drivers
v0xeef4f0_0 .net *"_ivl_134", 0 0, L_0xefab30;  1 drivers
v0xeef5d0_0 .net *"_ivl_136", 0 0, L_0xefadd0;  1 drivers
v0xeef6b0_0 .net *"_ivl_14", 0 0, L_0xef56a0;  1 drivers
v0xeef790_0 .net *"_ivl_16", 0 0, L_0xef57b0;  1 drivers
v0xeef870_0 .net *"_ivl_18", 0 0, L_0xef5820;  1 drivers
v0xeef950_0 .net *"_ivl_2", 0 0, L_0xef4eb0;  1 drivers
v0xeefa30_0 .net *"_ivl_20", 0 0, L_0xef5990;  1 drivers
v0xeefb10_0 .net *"_ivl_22", 0 0, L_0xef5a00;  1 drivers
v0xeefbf0_0 .net *"_ivl_24", 0 0, L_0xef5b30;  1 drivers
v0xeefcd0_0 .net *"_ivl_26", 0 0, L_0xef5c40;  1 drivers
v0xeefdb0_0 .net *"_ivl_28", 0 0, L_0xef5ac0;  1 drivers
v0xeefe90_0 .net *"_ivl_30", 0 0, L_0xef5d30;  1 drivers
v0xeeff70_0 .net *"_ivl_32", 0 0, L_0xef5ed0;  1 drivers
v0xef0260_0 .net *"_ivl_34", 0 0, L_0xef5f90;  1 drivers
v0xef0340_0 .net *"_ivl_36", 0 0, L_0xef60a0;  1 drivers
v0xef0420_0 .net *"_ivl_38", 0 0, L_0xef61b0;  1 drivers
v0xef0500_0 .net *"_ivl_4", 0 0, L_0xef4f90;  1 drivers
v0xef05e0_0 .net *"_ivl_40", 0 0, L_0xef6370;  1 drivers
v0xef06c0_0 .net *"_ivl_42", 0 0, L_0xef63e0;  1 drivers
v0xef07a0_0 .net *"_ivl_44", 0 0, L_0xef6510;  1 drivers
v0xef0880_0 .net *"_ivl_46", 0 0, L_0xef6620;  1 drivers
v0xef0960_0 .net *"_ivl_48", 0 0, L_0xef6760;  1 drivers
v0xef0a40_0 .net *"_ivl_50", 0 0, L_0xef6870;  1 drivers
v0xef0b20_0 .net *"_ivl_52", 0 0, L_0xef6a10;  1 drivers
v0xef0c00_0 .net *"_ivl_54", 0 0, L_0xef6b20;  1 drivers
v0xef0ce0_0 .net *"_ivl_56", 0 0, L_0xef6c80;  1 drivers
v0xef0dc0_0 .net *"_ivl_58", 0 0, L_0xef6cf0;  1 drivers
v0xef0ea0_0 .net *"_ivl_6", 0 0, L_0xef5110;  1 drivers
v0xef0f80_0 .net *"_ivl_60", 0 0, L_0xef6f00;  1 drivers
v0xef1060_0 .net *"_ivl_62", 0 0, L_0xef6fc0;  1 drivers
v0xef1140_0 .net *"_ivl_64", 0 0, L_0xef7190;  1 drivers
v0xef1220_0 .net *"_ivl_66", 0 0, L_0xef72a0;  1 drivers
v0xef1300_0 .net *"_ivl_68", 0 0, L_0xef7430;  1 drivers
v0xef13e0_0 .net *"_ivl_70", 0 0, L_0xef74f0;  1 drivers
v0xef14c0_0 .net *"_ivl_72", 0 0, L_0xef76e0;  1 drivers
v0xef15a0_0 .net *"_ivl_74", 0 0, L_0xef77a0;  1 drivers
v0xef1680_0 .net *"_ivl_76", 0 0, L_0xef75b0;  1 drivers
v0xef1760_0 .net *"_ivl_78", 0 0, L_0xef7620;  1 drivers
v0xef1840_0 .net *"_ivl_8", 0 0, L_0xef5250;  1 drivers
v0xef1920_0 .net *"_ivl_80", 0 0, L_0xef7a00;  1 drivers
v0xef1a00_0 .net *"_ivl_84", 0 0, L_0xef7d80;  1 drivers
v0xef1ae0_0 .net *"_ivl_86", 0 0, L_0xef7df0;  1 drivers
v0xef1bc0_0 .net *"_ivl_88", 0 0, L_0xef7fd0;  1 drivers
v0xef1ca0_0 .net *"_ivl_90", 0 0, L_0xef80e0;  1 drivers
v0xef1d80_0 .net *"_ivl_92", 0 0, L_0xef82d0;  1 drivers
v0xef2270_0 .net *"_ivl_94", 0 0, L_0xef83e0;  1 drivers
v0xef2350_0 .net *"_ivl_96", 0 0, L_0xef85e0;  1 drivers
v0xef2430_0 .net *"_ivl_98", 0 0, L_0xef86f0;  1 drivers
v0xef2510_0 .net "a", 0 0, v0xeed7e0_0;  alias, 1 drivers
v0xef25b0_0 .net "b", 0 0, v0xeed880_0;  alias, 1 drivers
v0xef26a0_0 .net "c", 0 0, v0xeed920_0;  alias, 1 drivers
v0xef2790_0 .net "d", 0 0, v0xeeda60_0;  alias, 1 drivers
v0xef2880_0 .net "out_pos", 0 0, L_0xefaee0;  alias, 1 drivers
v0xef2940_0 .net "out_sop", 0 0, L_0xef7ac0;  alias, 1 drivers
S_0xef2ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xe9dfc0;
 .timescale -12 -12;
E_0xe849f0 .event anyedge, v0xef38b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xef38b0_0;
    %nor/r;
    %assign/vec4 v0xef38b0_0, 0;
    %wait E_0xe849f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xeeccb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeedb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeedbf0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xeeccb0;
T_4 ;
    %wait E_0xe9c7a0;
    %load/vec4 v0xeedc90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xeedb50_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xeeccb0;
T_5 ;
    %wait E_0xe9c640;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %wait E_0xe9c640;
    %load/vec4 v0xeedb50_0;
    %store/vec4 v0xeedbf0_0, 0, 1;
    %fork t_1, S_0xeecfe0;
    %jmp t_0;
    .scope S_0xeecfe0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xeed220_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xeed220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xe9c640;
    %load/vec4 v0xeed220_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xeed220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xeed220_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xeeccb0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe9c7a0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xeeda60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xeed880_0, 0;
    %assign/vec4 v0xeed7e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xeedb50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xeedbf0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xe9dfc0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xef3450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xef38b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xe9dfc0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xef3450_0;
    %inv;
    %store/vec4 v0xef3450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xe9dfc0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xeed9c0_0, v0xef3a20_0, v0xef3270_0, v0xef3310_0, v0xef33b0_0, v0xef34f0_0, v0xef3770_0, v0xef36d0_0, v0xef3630_0, v0xef3590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xe9dfc0;
T_9 ;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xef3810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xe9dfc0;
T_10 ;
    %wait E_0xe9c7a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xef3810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef3810_0, 4, 32;
    %load/vec4 v0xef3950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef3810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xef3810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef3810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xef3770_0;
    %load/vec4 v0xef3770_0;
    %load/vec4 v0xef36d0_0;
    %xor;
    %load/vec4 v0xef3770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef3810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef3810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xef3630_0;
    %load/vec4 v0xef3630_0;
    %load/vec4 v0xef3590_0;
    %xor;
    %load/vec4 v0xef3630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef3810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xef3810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xef3810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/ece241_2013_q2/iter0/response8/top_module.sv";
