// Seed: 315938563
`define pp_9 0
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input id_8
);
  assign id_4 = id_1;
  initial begin
    id_3 = 1;
    if (id_0) begin
      if (1'b0) begin
        id_2 = id_1;
      end
    end
  end
  assign id_4 = 1 ? 1 : 1;
  logic id_9;
  logic id_10;
  type_18 id_11 (
      .id_0 (1),
      .id_1 (id_4),
      .id_2 (1),
      .id_3 (1),
      .id_4 (1 + id_9),
      .id_5 (id_4),
      .id_6 (1),
      .id_7 (1 * 1),
      .id_8 (id_7),
      .id_9 (1'd0),
      .id_10(1'b0),
      .id_11(1'b0),
      .id_12(id_8),
      .id_13(1)
  );
endmodule
