$date
	Tue Aug 19 11:48:52 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_vending_mealy $end
$var wire 1 ! dispense $end
$var wire 1 " chg5 $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 2 & coin [1:0] $end
$var wire 1 % rst $end
$var reg 1 " chg5 $end
$var reg 1 ! dispense $end
$var reg 2 ' next [1:0] $end
$var reg 2 ( state [1:0] $end
$upscope $end
$scope task put_coin $end
$var reg 2 ) c [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
b0 &
1%
b0 $
0#
0"
0!
$end
#5000
b0 '
b0 (
1#
#10000
0#
#15000
1#
#20000
b10 )
0%
0#
#25000
1#
#30000
b10 '
b10 $
b10 &
0#
#35000
b0 '
1!
b10 (
1#
#40000
0!
b10 '
b0 $
b0 &
0#
#45000
1#
#50000
b0 '
1!
b10 $
b10 &
0#
#55000
b10 '
0!
b0 (
1#
#60000
b0 '
b0 $
b0 &
0#
#65000
1#
#70000
0#
#75000
1#
#80000
b1 )
0#
#85000
1#
#90000
b1 '
b1 $
b1 &
0#
#95000
b10 '
b1 (
1#
#100000
b1 '
b0 $
b0 &
0#
#105000
1#
#110000
b10 '
b1 $
b1 &
0#
#115000
b11 '
b10 (
1#
#120000
b10 '
b0 $
b0 &
0#
#125000
1#
#130000
b11 '
b1 $
b1 &
0#
#135000
b0 '
1!
b11 (
1#
#140000
0!
b11 '
b0 $
b0 &
0#
#145000
1#
#150000
b0 '
1!
b1 $
b1 &
0#
#155000
b1 '
0!
b0 (
1#
#160000
b0 '
b0 $
b0 &
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
b1 '
b1 $
b1 &
0#
#195000
b10 '
b1 (
1#
#200000
b1 '
b10 )
b0 $
b0 &
0#
#205000
1#
#210000
b11 '
b10 $
b10 &
0#
#215000
b0 '
1"
1!
b11 (
1#
#220000
0"
0!
b11 '
b0 $
b0 &
0#
#225000
1#
#230000
b0 '
1"
1!
b10 $
b10 &
0#
#235000
b10 '
0"
0!
b0 (
1#
#240000
b0 '
b0 $
b0 &
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
#275000
1#
#280000
b11 $
b11 &
0#
#285000
1#
#290000
b0 $
b0 &
0#
#295000
1#
#300000
0#
#305000
1#
#310000
0#
#315000
1#
#320000
0#
#325000
1#
#330000
0#
