// Seed: 1115949769
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wor id_3
);
  assign id_3 = -1;
endmodule
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input wand id_2,
    input wor id_3,
    input tri0 id_4,
    output wand id_5,
    output supply0 id_6,
    input wor id_7,
    input tri0 id_8,
    output wire id_9,
    input uwire id_10,
    output tri1 id_11,
    output tri id_12,
    input supply0 id_13,
    inout wire id_14,
    input tri0 id_15,
    input wor id_16,
    output wand id_17,
    output uwire id_18,
    input tri1 id_19,
    output uwire id_20,
    output wor id_21,
    inout tri0 id_22,
    output wor id_23,
    input uwire id_24,
    input uwire id_25,
    output wire id_26,
    input uwire id_27,
    output tri0 id_28,
    input tri1 id_29,
    input tri0 id_30,
    input uwire module_1,
    input wire id_32,
    output tri0 id_33,
    output uwire id_34
    , id_40,
    input tri0 id_35,
    output tri id_36,
    input wire id_37,
    output tri id_38
);
  logic id_41;
  wire  id_42;
  module_0 modCall_1 (
      id_36,
      id_7,
      id_17,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
