Analysis & Synthesis report for ConsoleFPGA
Thu Apr 23 12:39:43 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |video_processor|full_print_module:full_print_module_inst|printModule:printModule_inst|state
 11. State Machine - |video_processor|controlUnit:controlUnit_inst|state
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated
 18. Parameter Settings for User Entity Instance: controlUnit:controlUnit_inst
 19. Parameter Settings for User Entity Instance: demultiplexador:demultiplexador_inst_address
 20. Parameter Settings for User Entity Instance: demultiplexador:demultiplexador_inst_data
 21. Parameter Settings for User Entity Instance: registerFile:registerFile_inst
 22. Parameter Settings for User Entity Instance: full_print_module:full_print_module_inst
 23. Parameter Settings for User Entity Instance: full_print_module:full_print_module_inst|printModule:printModule_inst
 24. Parameter Settings for User Entity Instance: full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst
 25. Parameter Settings for User Entity Instance: full_print_module:full_print_module_inst|multiplexador:multiplexador_inst
 26. Parameter Settings for User Entity Instance: multiplexador:multiplexador_inst
 27. Parameter Settings for User Entity Instance: sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: VGA_sync:VGA_sync_inst
 29. Parameter Settings for User Entity Instance: multiplexador:multiplexador_inst_color
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "multiplexador:multiplexador_inst_color"
 32. Port Connectivity Checks: "VGA_sync:VGA_sync_inst"
 33. Port Connectivity Checks: "full_print_module:full_print_module_inst"
 34. Port Connectivity Checks: "registerFile:registerFile_inst"
 35. Port Connectivity Checks: "controlUnit:controlUnit_inst"
 36. Port Connectivity Checks: "decorderInstruction:decorderInstruction_inst"
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 23 12:39:42 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; ConsoleFPGA                                 ;
; Top-level Entity Name              ; video_processor                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 154                                         ;
;     Total combinational functions  ; 130                                         ;
;     Dedicated logic registers      ; 103                                         ;
; Total registers                    ; 103                                         ;
; Total pins                         ; 80                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 147,456                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; video_processor    ; ConsoleFPGA        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+---------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                          ; Library ;
+---------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+
; modulos/Top_level/video_processor.v               ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v               ;         ;
; modulos/sprite_memory/sprite_memory.v             ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v             ;         ;
; modulos/interfaceVGA/VGA_sync.v                   ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v                   ;         ;
; modulos/full_print_module/full_print_module.v     ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v     ;         ;
; modulos/multiplexador/multiplexador.v             ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v             ;         ;
; modulos/sprite_line_counter/sprite_line_counter.v ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v ;         ;
; modulos/printModule/printModule.v                 ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v                 ;         ;
; modulos/registerFile/registerFile.v               ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v               ;         ;
; modulos/demultiplexador/demultiplexador.v         ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v         ;         ;
; modulos/ControlUnit/controlUnit.v                 ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v                 ;         ;
; modulos/decoderInstruction/decoderInstruction.v   ; yes             ; User Verilog HDL File                  ; /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v   ;         ;
; modulos/sprite_memory/memory.v                    ; yes             ; User Wizard-Generated File             ; /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v                    ;         ;
; altsyncram.tdf                                    ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                             ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                       ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                                    ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; aglobal181.inc                                    ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc               ;         ;
; a_rdenreg.inc                                     ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                        ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                        ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                                      ; yes             ; Megafunction                           ; /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_ssk1.tdf                            ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf                            ;         ;
; ./modulos/sprite_memory/sprites.mif               ; yes             ; Auto-Found Memory Initialization File  ; /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprites.mif                 ;         ;
; db/decode_jsa.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documents/ConsoleFPGA/db/decode_jsa.tdf                                 ;         ;
; db/decode_c8a.tdf                                 ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documents/ConsoleFPGA/db/decode_c8a.tdf                                 ;         ;
; db/mux_4nb.tdf                                    ; yes             ; Auto-Generated Megafunction            ; /home/gabriel/Documents/ConsoleFPGA/db/mux_4nb.tdf                                    ;         ;
+---------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 154       ;
;                                             ;           ;
; Total combinational functions               ; 130       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 34        ;
;     -- 3 input functions                    ; 40        ;
;     -- <=2 input functions                  ; 56        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 105       ;
;     -- arithmetic mode                      ; 25        ;
;                                             ;           ;
; Total registers                             ; 103       ;
;     -- Dedicated logic registers            ; 103       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 80        ;
; Total memory bits                           ; 147456    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 72        ;
; Total fan-out                               ; 967       ;
; Average fan-out                             ; 2.35      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name         ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |video_processor                                     ; 130 (1)             ; 103 (1)                   ; 147456      ; 0            ; 0       ; 0         ; 80   ; 0            ; |video_processor                                                                                                                    ; video_processor     ; work         ;
;    |VGA_sync:VGA_sync_inst|                          ; 34 (34)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|VGA_sync:VGA_sync_inst                                                                                             ; VGA_sync            ; work         ;
;    |controlUnit:controlUnit_inst|                    ; 2 (2)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|controlUnit:controlUnit_inst                                                                                       ; controlUnit         ; work         ;
;    |decorderInstruction:decorderInstruction_inst|    ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|decorderInstruction:decorderInstruction_inst                                                                       ; decorderInstruction ; work         ;
;    |full_print_module:full_print_module_inst|        ; 53 (1)              ; 44 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|full_print_module:full_print_module_inst                                                                           ; full_print_module   ; work         ;
;       |multiplexador:multiplexador_inst|             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|full_print_module:full_print_module_inst|multiplexador:multiplexador_inst                                          ; multiplexador       ; work         ;
;       |printModule:printModule_inst|                 ; 10 (10)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|full_print_module:full_print_module_inst|printModule:printModule_inst                                              ; printModule         ; work         ;
;       |sprite_line_counter:sprite_line_counter_inst| ; 32 (32)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst                              ; sprite_line_counter ; work         ;
;    |multiplexador:multiplexador_inst_color|          ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|multiplexador:multiplexador_inst_color                                                                             ; multiplexador       ; work         ;
;    |registerFile:registerFile_inst|                  ; 11 (11)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|registerFile:registerFile_inst                                                                                     ; registerFile        ; work         ;
;    |sprite_memory:sprite_memory_inst|                ; 0 (0)               ; 2 (0)                     ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|sprite_memory:sprite_memory_inst                                                                                   ; sprite_memory       ; work         ;
;       |memory:memory_inst|                           ; 0 (0)               ; 2 (0)                     ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|sprite_memory:sprite_memory_inst|memory:memory_inst                                                                ; memory              ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 2 (0)                     ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component                                ; altsyncram          ; work         ;
;             |altsyncram_ssk1:auto_generated|         ; 0 (0)               ; 2 (2)                     ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |video_processor|sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated ; altsyncram_ssk1     ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; Name                                                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                 ;
+-------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+
; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 16384        ; 9            ; --           ; --           ; 147456 ; ./modulos/sprite_memory/sprites.mif ;
+-------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+--------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+--------------------------------+
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |video_processor|sprite_memory:sprite_memory_inst|memory:memory_inst ; modulos/sprite_memory/memory.v ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |video_processor|full_print_module:full_print_module_inst|printModule:printModule_inst|state ;
+-----------------+---------------+--------------+----------------+--------------+-----------------------------+
; Name            ; state.AGUARDO ; state.SPRITE ; state.PROCESSA ; state.RECEBE ; state.AGUARDO_2             ;
+-----------------+---------------+--------------+----------------+--------------+-----------------------------+
; state.RECEBE    ; 0             ; 0            ; 0              ; 0            ; 0                           ;
; state.PROCESSA  ; 0             ; 0            ; 1              ; 1            ; 0                           ;
; state.SPRITE    ; 0             ; 1            ; 0              ; 1            ; 0                           ;
; state.AGUARDO   ; 1             ; 0            ; 0              ; 1            ; 0                           ;
; state.AGUARDO_2 ; 0             ; 0            ; 0              ; 1            ; 1                           ;
+-----------------+---------------+--------------+----------------+--------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |video_processor|controlUnit:controlUnit_inst|state                                                       ;
+---------------------------+--------------------------+---------------------------+-------------------------+--------------+
; Name                      ; state.ESCRITA_NA_MEMORIA ; state.HABILITAR_IMPRESSAO ; state.ESCREVER_NO_BANCO ; state.PRONTO ;
+---------------------------+--------------------------+---------------------------+-------------------------+--------------+
; state.PRONTO              ; 0                        ; 0                         ; 0                       ; 0            ;
; state.ESCREVER_NO_BANCO   ; 0                        ; 0                         ; 1                       ; 1            ;
; state.HABILITAR_IMPRESSAO ; 0                        ; 1                         ; 0                       ; 1            ;
; state.ESCRITA_NA_MEMORIA  ; 1                        ; 0                         ; 0                       ; 1            ;
+---------------------------+--------------------------+---------------------------+-------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                                                                                  ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+
; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[9] ; VCC                                          ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[8]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|register[4]                                                    ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|register[3]                                                    ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|register[2]                                                    ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|register[1]                                                    ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|register[0]                                                    ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[7]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[6]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[5]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[4]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[3]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[2]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[1]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; decorderInstruction:decorderInstruction_inst|data[0]                                                        ; controlUnit:controlUnit_inst|new_instruction ; yes                    ;
; Number of user-specified and inferred latches = 15                                                          ;                                              ;                        ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; Register name                                                                                                    ; Reason for Removal                                                                                      ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+
; full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|out_memory_address[10..13] ; Stuck at GND due to stuck port data_in                                                                  ;
; controlUnit:controlUnit_inst|selectField[0..3]                                                                   ; Stuck at GND due to stuck port data_in                                                                  ;
; decorderInstruction:decorderInstruction_inst|out_data[9..27]                                                     ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg3[9..18]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg2[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg1[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg0[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg3[19..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg4[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg5[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg6[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg7[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg8[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg9[9..31]                                                                       ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg10[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg11[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg12[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg13[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg14[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg15[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg16[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg17[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg18[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg19[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg20[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg21[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg22[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg23[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg24[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg25[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg26[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg27[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg28[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg29[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg30[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg31[9..31]                                                                      ; Stuck at GND due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|out_readData[9..31]                                                               ; Stuck at GND due to stuck port data_in                                                                  ;
; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[18..26]                   ; Stuck at GND due to stuck port data_in                                                                  ;
; full_print_module:full_print_module_inst|memory_address[11..13]                                                  ; Merged with full_print_module:full_print_module_inst|memory_address[10]                                 ;
; controlUnit:controlUnit_inst|selectorDemuxData                                                                   ; Merged with controlUnit:controlUnit_inst|selectorAddress                                                ;
; controlUnit:controlUnit_inst|selectorDemuxRegister                                                               ; Merged with controlUnit:controlUnit_inst|selectorAddress                                                ;
; full_print_module:full_print_module_inst|printModule:printModule_inst|out_memory_address[1..13]                  ; Merged with full_print_module:full_print_module_inst|printModule:printModule_inst|out_memory_address[0] ;
; full_print_module:full_print_module_inst|printModule:printModule_inst|out_memory_address[0]                      ; Stuck at VCC due to stuck port data_in                                                                  ;
; registerFile:registerFile_inst|reg31[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg30[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg29[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg28[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg27[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg26[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg25[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg24[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg23[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg22[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg21[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg20[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg19[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg18[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg17[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg16[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg15[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg14[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg13[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg12[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg11[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg10[0..8]                                                                       ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg9[0..8]                                                                        ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg8[0..8]                                                                        ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg7[0..8]                                                                        ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg6[0..8]                                                                        ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg5[0..8]                                                                        ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg4[0..8]                                                                        ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg3[0..8]                                                                        ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg2[0..8]                                                                        ; Lost fanout                                                                                             ;
; registerFile:registerFile_inst|reg1[0..8]                                                                        ; Lost fanout                                                                                             ;
; full_print_module:full_print_module_inst|printModule:printModule_inst|state~4                                    ; Lost fanout                                                                                             ;
; full_print_module:full_print_module_inst|printModule:printModule_inst|state~5                                    ; Lost fanout                                                                                             ;
; controlUnit:controlUnit_inst|state~4                                                                             ; Lost fanout                                                                                             ;
; controlUnit:controlUnit_inst|state~5                                                                             ; Lost fanout                                                                                             ;
; controlUnit:controlUnit_inst|state.ESCRITA_NA_MEMORIA                                                            ; Stuck at GND due to stuck port data_in                                                                  ;
; controlUnit:controlUnit_inst|memory_wr                                                                           ; Stuck at GND due to stuck port data_in                                                                  ;
; controlUnit:controlUnit_inst|selectorAddress                                                                     ; Stuck at VCC due to stuck port data_in                                                                  ;
; Total Number of Removed Registers = 1100                                                                         ;                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                     ;
+-------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name                                         ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+-------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+
; controlUnit:controlUnit_inst|selectField[0]           ; Stuck at GND              ; decorderInstruction:decorderInstruction_inst|out_data[27],                                  ;
;                                                       ; due to stuck port data_in ; decorderInstruction:decorderInstruction_inst|out_data[26],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[25],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[24],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[23],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[22],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[21],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[20],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[19],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[18],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[17],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[16],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[15],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[14],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[13],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[12],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[11],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[10],                                  ;
;                                                       ;                           ; decorderInstruction:decorderInstruction_inst|out_data[9],                                   ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[18], registerFile:registerFile_inst|reg3[17],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[16], registerFile:registerFile_inst|reg3[15],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[14], registerFile:registerFile_inst|reg3[13],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[12], registerFile:registerFile_inst|reg3[11],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[10], registerFile:registerFile_inst|reg3[9],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[31], registerFile:registerFile_inst|reg2[30],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[29], registerFile:registerFile_inst|reg2[28],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[27], registerFile:registerFile_inst|reg2[26],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[25], registerFile:registerFile_inst|reg2[24],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[23], registerFile:registerFile_inst|reg2[22],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[21], registerFile:registerFile_inst|reg2[20],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[19], registerFile:registerFile_inst|reg2[18],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[17], registerFile:registerFile_inst|reg2[16],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[15], registerFile:registerFile_inst|reg2[14],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[13], registerFile:registerFile_inst|reg2[12],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[11], registerFile:registerFile_inst|reg2[10],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[9], registerFile:registerFile_inst|reg1[31],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[30], registerFile:registerFile_inst|reg1[29],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[28], registerFile:registerFile_inst|reg1[27],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[26], registerFile:registerFile_inst|reg1[25],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[24], registerFile:registerFile_inst|reg1[23],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[22], registerFile:registerFile_inst|reg1[21],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[20], registerFile:registerFile_inst|reg1[19],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[18], registerFile:registerFile_inst|reg1[17],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[16], registerFile:registerFile_inst|reg1[15],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[14], registerFile:registerFile_inst|reg1[13],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[12], registerFile:registerFile_inst|reg1[11],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[10], registerFile:registerFile_inst|reg1[9],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[31], registerFile:registerFile_inst|reg0[30],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[29], registerFile:registerFile_inst|reg0[28],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[27], registerFile:registerFile_inst|reg0[26],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[25], registerFile:registerFile_inst|reg0[24],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[23], registerFile:registerFile_inst|reg0[22],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[21], registerFile:registerFile_inst|reg0[20],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[19], registerFile:registerFile_inst|reg0[18],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[17], registerFile:registerFile_inst|reg0[16],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[15], registerFile:registerFile_inst|reg0[14],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[13], registerFile:registerFile_inst|reg0[12],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[11], registerFile:registerFile_inst|reg0[10],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg0[9], registerFile:registerFile_inst|reg3[19],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[20], registerFile:registerFile_inst|reg3[21],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[22], registerFile:registerFile_inst|reg3[23],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[24], registerFile:registerFile_inst|reg3[25],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[26], registerFile:registerFile_inst|reg3[27],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[28], registerFile:registerFile_inst|reg3[29],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[30], registerFile:registerFile_inst|reg3[31],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[9], registerFile:registerFile_inst|reg4[10],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[11], registerFile:registerFile_inst|reg4[12],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[13], registerFile:registerFile_inst|reg4[14],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[15], registerFile:registerFile_inst|reg4[16],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[17], registerFile:registerFile_inst|reg4[18],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[19], registerFile:registerFile_inst|reg4[20],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[21], registerFile:registerFile_inst|reg4[22],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[23], registerFile:registerFile_inst|reg4[24],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[25], registerFile:registerFile_inst|reg4[26],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[27], registerFile:registerFile_inst|reg4[28],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[29], registerFile:registerFile_inst|reg4[30],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[31], registerFile:registerFile_inst|reg5[9],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[10], registerFile:registerFile_inst|reg5[11],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[12], registerFile:registerFile_inst|reg5[13],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[14], registerFile:registerFile_inst|reg5[15],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[16], registerFile:registerFile_inst|reg5[17],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[18], registerFile:registerFile_inst|reg5[19],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[20], registerFile:registerFile_inst|reg5[21],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[22], registerFile:registerFile_inst|reg5[23],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[24], registerFile:registerFile_inst|reg5[25],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[26], registerFile:registerFile_inst|reg5[27],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[28], registerFile:registerFile_inst|reg5[29],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[30], registerFile:registerFile_inst|reg5[31],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[9], registerFile:registerFile_inst|reg6[10],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[11], registerFile:registerFile_inst|reg6[12],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[13], registerFile:registerFile_inst|reg6[14],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[15], registerFile:registerFile_inst|reg6[16],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[17], registerFile:registerFile_inst|reg6[18],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[19], registerFile:registerFile_inst|reg6[20],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[21], registerFile:registerFile_inst|reg6[22],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[23], registerFile:registerFile_inst|reg6[24],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[25], registerFile:registerFile_inst|reg6[26],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[27], registerFile:registerFile_inst|reg6[28],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[29], registerFile:registerFile_inst|reg6[30],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[31], registerFile:registerFile_inst|reg7[9],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[10], registerFile:registerFile_inst|reg7[11],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[12], registerFile:registerFile_inst|reg7[13],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[14], registerFile:registerFile_inst|reg7[15],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[16], registerFile:registerFile_inst|reg7[17],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[18], registerFile:registerFile_inst|reg7[19],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[20], registerFile:registerFile_inst|reg7[21],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[22], registerFile:registerFile_inst|reg7[23],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[24], registerFile:registerFile_inst|reg7[25],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[26], registerFile:registerFile_inst|reg7[27],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[28], registerFile:registerFile_inst|reg7[29],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[30], registerFile:registerFile_inst|reg7[31],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[9], registerFile:registerFile_inst|reg8[10],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[11], registerFile:registerFile_inst|reg8[12],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[13], registerFile:registerFile_inst|reg8[14],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[15], registerFile:registerFile_inst|reg8[16],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[17], registerFile:registerFile_inst|reg8[18],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[19], registerFile:registerFile_inst|reg8[20],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[21], registerFile:registerFile_inst|reg8[22],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[23], registerFile:registerFile_inst|reg8[24],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[25], registerFile:registerFile_inst|reg8[26],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[27], registerFile:registerFile_inst|reg8[28],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[29], registerFile:registerFile_inst|reg8[30],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[31], registerFile:registerFile_inst|reg9[9],            ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[10], registerFile:registerFile_inst|reg9[11],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[12], registerFile:registerFile_inst|reg9[13],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[14], registerFile:registerFile_inst|reg9[15],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[16], registerFile:registerFile_inst|reg9[17],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[18], registerFile:registerFile_inst|reg9[19],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[20], registerFile:registerFile_inst|reg9[21],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[22], registerFile:registerFile_inst|reg9[23],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[24], registerFile:registerFile_inst|reg9[25],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[26], registerFile:registerFile_inst|reg9[27],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[28], registerFile:registerFile_inst|reg9[29],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[30], registerFile:registerFile_inst|reg9[31],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[9], registerFile:registerFile_inst|reg10[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[11], registerFile:registerFile_inst|reg10[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[13], registerFile:registerFile_inst|reg10[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[15], registerFile:registerFile_inst|reg10[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[17], registerFile:registerFile_inst|reg10[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[19], registerFile:registerFile_inst|reg10[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[21], registerFile:registerFile_inst|reg10[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[23], registerFile:registerFile_inst|reg10[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[25], registerFile:registerFile_inst|reg10[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[27], registerFile:registerFile_inst|reg10[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[29], registerFile:registerFile_inst|reg10[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[31], registerFile:registerFile_inst|reg11[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[10], registerFile:registerFile_inst|reg11[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[12], registerFile:registerFile_inst|reg11[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[14], registerFile:registerFile_inst|reg11[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[16], registerFile:registerFile_inst|reg11[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[18], registerFile:registerFile_inst|reg11[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[20], registerFile:registerFile_inst|reg11[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[22], registerFile:registerFile_inst|reg11[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[24], registerFile:registerFile_inst|reg11[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[26], registerFile:registerFile_inst|reg11[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[28], registerFile:registerFile_inst|reg11[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[30], registerFile:registerFile_inst|reg11[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[9], registerFile:registerFile_inst|reg12[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[11], registerFile:registerFile_inst|reg12[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[13], registerFile:registerFile_inst|reg12[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[15], registerFile:registerFile_inst|reg12[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[17], registerFile:registerFile_inst|reg12[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[19], registerFile:registerFile_inst|reg12[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[21], registerFile:registerFile_inst|reg12[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[23], registerFile:registerFile_inst|reg12[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[25], registerFile:registerFile_inst|reg12[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[27], registerFile:registerFile_inst|reg12[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[29], registerFile:registerFile_inst|reg12[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[31], registerFile:registerFile_inst|reg13[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[10], registerFile:registerFile_inst|reg13[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[12], registerFile:registerFile_inst|reg13[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[14], registerFile:registerFile_inst|reg13[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[16], registerFile:registerFile_inst|reg13[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[18], registerFile:registerFile_inst|reg13[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[20], registerFile:registerFile_inst|reg13[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[22], registerFile:registerFile_inst|reg13[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[24], registerFile:registerFile_inst|reg13[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[26], registerFile:registerFile_inst|reg13[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[28], registerFile:registerFile_inst|reg13[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[30], registerFile:registerFile_inst|reg13[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[9], registerFile:registerFile_inst|reg14[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[11], registerFile:registerFile_inst|reg14[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[13], registerFile:registerFile_inst|reg14[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[15], registerFile:registerFile_inst|reg14[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[17], registerFile:registerFile_inst|reg14[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[19], registerFile:registerFile_inst|reg14[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[21], registerFile:registerFile_inst|reg14[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[23], registerFile:registerFile_inst|reg14[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[25], registerFile:registerFile_inst|reg14[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[27], registerFile:registerFile_inst|reg14[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[29], registerFile:registerFile_inst|reg14[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[31], registerFile:registerFile_inst|reg15[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[10], registerFile:registerFile_inst|reg15[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[12], registerFile:registerFile_inst|reg15[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[14], registerFile:registerFile_inst|reg15[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[16], registerFile:registerFile_inst|reg15[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[18], registerFile:registerFile_inst|reg15[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[20], registerFile:registerFile_inst|reg15[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[22], registerFile:registerFile_inst|reg15[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[24], registerFile:registerFile_inst|reg15[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[26], registerFile:registerFile_inst|reg15[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[28], registerFile:registerFile_inst|reg15[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[30], registerFile:registerFile_inst|reg15[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[9], registerFile:registerFile_inst|reg16[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[11], registerFile:registerFile_inst|reg16[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[13], registerFile:registerFile_inst|reg16[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[15], registerFile:registerFile_inst|reg16[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[17], registerFile:registerFile_inst|reg16[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[19], registerFile:registerFile_inst|reg16[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[21], registerFile:registerFile_inst|reg16[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[23], registerFile:registerFile_inst|reg16[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[25], registerFile:registerFile_inst|reg16[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[27], registerFile:registerFile_inst|reg16[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[29], registerFile:registerFile_inst|reg16[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[31], registerFile:registerFile_inst|reg17[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[10], registerFile:registerFile_inst|reg17[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[12], registerFile:registerFile_inst|reg17[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[14], registerFile:registerFile_inst|reg17[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[16], registerFile:registerFile_inst|reg17[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[18], registerFile:registerFile_inst|reg17[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[20], registerFile:registerFile_inst|reg17[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[22], registerFile:registerFile_inst|reg17[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[24], registerFile:registerFile_inst|reg17[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[26], registerFile:registerFile_inst|reg17[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[28], registerFile:registerFile_inst|reg17[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[30], registerFile:registerFile_inst|reg17[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[9], registerFile:registerFile_inst|reg18[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[11], registerFile:registerFile_inst|reg18[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[13], registerFile:registerFile_inst|reg18[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[15], registerFile:registerFile_inst|reg18[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[17], registerFile:registerFile_inst|reg18[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[19], registerFile:registerFile_inst|reg18[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[21], registerFile:registerFile_inst|reg18[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[23], registerFile:registerFile_inst|reg18[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[25], registerFile:registerFile_inst|reg18[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[27], registerFile:registerFile_inst|reg18[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[29], registerFile:registerFile_inst|reg18[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[31], registerFile:registerFile_inst|reg19[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[10], registerFile:registerFile_inst|reg19[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[12], registerFile:registerFile_inst|reg19[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[14], registerFile:registerFile_inst|reg19[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[16], registerFile:registerFile_inst|reg19[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[18], registerFile:registerFile_inst|reg19[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[20], registerFile:registerFile_inst|reg19[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[22], registerFile:registerFile_inst|reg19[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[24], registerFile:registerFile_inst|reg19[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[26], registerFile:registerFile_inst|reg19[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[28], registerFile:registerFile_inst|reg19[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[30], registerFile:registerFile_inst|reg19[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[9], registerFile:registerFile_inst|reg20[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[11], registerFile:registerFile_inst|reg20[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[13], registerFile:registerFile_inst|reg20[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[15], registerFile:registerFile_inst|reg20[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[17], registerFile:registerFile_inst|reg20[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[19], registerFile:registerFile_inst|reg20[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[21], registerFile:registerFile_inst|reg20[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[23], registerFile:registerFile_inst|reg20[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[25], registerFile:registerFile_inst|reg20[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[27], registerFile:registerFile_inst|reg20[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[29], registerFile:registerFile_inst|reg20[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[31], registerFile:registerFile_inst|reg21[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[10], registerFile:registerFile_inst|reg21[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[12], registerFile:registerFile_inst|reg21[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[14], registerFile:registerFile_inst|reg21[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[16], registerFile:registerFile_inst|reg21[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[18], registerFile:registerFile_inst|reg21[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[20], registerFile:registerFile_inst|reg21[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[22], registerFile:registerFile_inst|reg21[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[24], registerFile:registerFile_inst|reg21[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[26], registerFile:registerFile_inst|reg21[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[28], registerFile:registerFile_inst|reg21[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[30], registerFile:registerFile_inst|reg21[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[9], registerFile:registerFile_inst|reg22[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[11], registerFile:registerFile_inst|reg22[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[13], registerFile:registerFile_inst|reg22[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[15], registerFile:registerFile_inst|reg22[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[17], registerFile:registerFile_inst|reg22[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[19], registerFile:registerFile_inst|reg22[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[21], registerFile:registerFile_inst|reg22[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[23], registerFile:registerFile_inst|reg22[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[25], registerFile:registerFile_inst|reg22[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[27], registerFile:registerFile_inst|reg22[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[29], registerFile:registerFile_inst|reg22[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[31], registerFile:registerFile_inst|reg23[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[10], registerFile:registerFile_inst|reg23[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[12], registerFile:registerFile_inst|reg23[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[14], registerFile:registerFile_inst|reg23[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[16], registerFile:registerFile_inst|reg23[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[18], registerFile:registerFile_inst|reg23[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[20], registerFile:registerFile_inst|reg23[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[22], registerFile:registerFile_inst|reg23[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[24], registerFile:registerFile_inst|reg23[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[26], registerFile:registerFile_inst|reg23[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[28], registerFile:registerFile_inst|reg23[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[30], registerFile:registerFile_inst|reg23[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[9], registerFile:registerFile_inst|reg24[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[11], registerFile:registerFile_inst|reg24[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[13], registerFile:registerFile_inst|reg24[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[15], registerFile:registerFile_inst|reg24[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[17], registerFile:registerFile_inst|reg24[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[19], registerFile:registerFile_inst|reg24[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[21], registerFile:registerFile_inst|reg24[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[23], registerFile:registerFile_inst|reg24[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[25], registerFile:registerFile_inst|reg24[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[27], registerFile:registerFile_inst|reg24[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[29], registerFile:registerFile_inst|reg24[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[31], registerFile:registerFile_inst|reg25[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[10], registerFile:registerFile_inst|reg25[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[12], registerFile:registerFile_inst|reg25[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[14], registerFile:registerFile_inst|reg25[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[16], registerFile:registerFile_inst|reg25[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[18], registerFile:registerFile_inst|reg25[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[20], registerFile:registerFile_inst|reg25[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[22], registerFile:registerFile_inst|reg25[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[24], registerFile:registerFile_inst|reg25[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[26], registerFile:registerFile_inst|reg25[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[28], registerFile:registerFile_inst|reg25[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[30], registerFile:registerFile_inst|reg25[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[9], registerFile:registerFile_inst|reg26[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[11], registerFile:registerFile_inst|reg26[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[13], registerFile:registerFile_inst|reg26[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[15], registerFile:registerFile_inst|reg26[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[17], registerFile:registerFile_inst|reg26[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[19], registerFile:registerFile_inst|reg26[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[21], registerFile:registerFile_inst|reg26[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[23], registerFile:registerFile_inst|reg26[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[25], registerFile:registerFile_inst|reg26[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[27], registerFile:registerFile_inst|reg26[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[29], registerFile:registerFile_inst|reg26[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[31], registerFile:registerFile_inst|reg27[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[10], registerFile:registerFile_inst|reg27[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[12], registerFile:registerFile_inst|reg27[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[14], registerFile:registerFile_inst|reg27[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[16], registerFile:registerFile_inst|reg27[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[18], registerFile:registerFile_inst|reg27[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[20], registerFile:registerFile_inst|reg27[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[22], registerFile:registerFile_inst|reg27[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[24], registerFile:registerFile_inst|reg27[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[26], registerFile:registerFile_inst|reg27[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[28], registerFile:registerFile_inst|reg27[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[30], registerFile:registerFile_inst|reg27[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[9], registerFile:registerFile_inst|reg28[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[11], registerFile:registerFile_inst|reg28[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[13], registerFile:registerFile_inst|reg28[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[15], registerFile:registerFile_inst|reg28[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[17], registerFile:registerFile_inst|reg28[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[19], registerFile:registerFile_inst|reg28[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[21], registerFile:registerFile_inst|reg28[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[23], registerFile:registerFile_inst|reg28[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[25], registerFile:registerFile_inst|reg28[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[27], registerFile:registerFile_inst|reg28[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[29], registerFile:registerFile_inst|reg28[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[31], registerFile:registerFile_inst|reg29[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[10], registerFile:registerFile_inst|reg29[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[12], registerFile:registerFile_inst|reg29[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[14], registerFile:registerFile_inst|reg29[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[16], registerFile:registerFile_inst|reg29[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[18], registerFile:registerFile_inst|reg29[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[20], registerFile:registerFile_inst|reg29[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[22], registerFile:registerFile_inst|reg29[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[24], registerFile:registerFile_inst|reg29[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[26], registerFile:registerFile_inst|reg29[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[28], registerFile:registerFile_inst|reg29[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[30], registerFile:registerFile_inst|reg29[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[9], registerFile:registerFile_inst|reg30[10],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[11], registerFile:registerFile_inst|reg30[12],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[13], registerFile:registerFile_inst|reg30[14],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[15], registerFile:registerFile_inst|reg30[16],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[17], registerFile:registerFile_inst|reg30[18],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[19], registerFile:registerFile_inst|reg30[20],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[21], registerFile:registerFile_inst|reg30[22],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[23], registerFile:registerFile_inst|reg30[24],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[25], registerFile:registerFile_inst|reg30[26],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[27], registerFile:registerFile_inst|reg30[28],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[29], registerFile:registerFile_inst|reg30[30],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[31], registerFile:registerFile_inst|reg31[9],          ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[10], registerFile:registerFile_inst|reg31[11],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[12], registerFile:registerFile_inst|reg31[13],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[14], registerFile:registerFile_inst|reg31[15],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[16], registerFile:registerFile_inst|reg31[17],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[18], registerFile:registerFile_inst|reg31[19],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[20], registerFile:registerFile_inst|reg31[21],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[22], registerFile:registerFile_inst|reg31[23],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[24], registerFile:registerFile_inst|reg31[25],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[26], registerFile:registerFile_inst|reg31[27],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[28], registerFile:registerFile_inst|reg31[29],         ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[30], registerFile:registerFile_inst|reg31[31],         ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[31],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[30],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[29],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[28],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[27],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[26],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[25],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[24],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[23],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[22],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[21],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[20],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[19],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[18],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[17],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[16],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[15],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[14],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[13],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[12],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[11],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[10],                                            ;
;                                                       ;                           ; registerFile:registerFile_inst|out_readData[9],                                             ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[18], ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[19], ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[20], ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[21], ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[22], ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[23], ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[24], ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[25], ;
;                                                       ;                           ; full_print_module:full_print_module_inst|printModule:printModule_inst|out_sprite_datas[26], ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[8], registerFile:registerFile_inst|reg31[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[6], registerFile:registerFile_inst|reg31[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[4], registerFile:registerFile_inst|reg31[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[2], registerFile:registerFile_inst|reg31[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg31[0], registerFile:registerFile_inst|reg30[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[7], registerFile:registerFile_inst|reg30[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[5], registerFile:registerFile_inst|reg30[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[3], registerFile:registerFile_inst|reg30[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg30[1], registerFile:registerFile_inst|reg30[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[8], registerFile:registerFile_inst|reg29[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[6], registerFile:registerFile_inst|reg29[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[4], registerFile:registerFile_inst|reg29[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[2], registerFile:registerFile_inst|reg29[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg29[0], registerFile:registerFile_inst|reg28[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[7], registerFile:registerFile_inst|reg28[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[5], registerFile:registerFile_inst|reg28[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[3], registerFile:registerFile_inst|reg28[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg28[1], registerFile:registerFile_inst|reg28[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[8], registerFile:registerFile_inst|reg27[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[6], registerFile:registerFile_inst|reg27[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[4], registerFile:registerFile_inst|reg27[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[2], registerFile:registerFile_inst|reg27[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg27[0], registerFile:registerFile_inst|reg26[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[7], registerFile:registerFile_inst|reg26[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[5], registerFile:registerFile_inst|reg26[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[3], registerFile:registerFile_inst|reg26[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg26[1], registerFile:registerFile_inst|reg26[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[8], registerFile:registerFile_inst|reg25[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[6], registerFile:registerFile_inst|reg25[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[4], registerFile:registerFile_inst|reg25[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[2], registerFile:registerFile_inst|reg25[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg25[0], registerFile:registerFile_inst|reg24[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[7], registerFile:registerFile_inst|reg24[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[5], registerFile:registerFile_inst|reg24[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[3], registerFile:registerFile_inst|reg24[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg24[1], registerFile:registerFile_inst|reg24[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[8], registerFile:registerFile_inst|reg23[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[6], registerFile:registerFile_inst|reg23[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[4], registerFile:registerFile_inst|reg23[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[2], registerFile:registerFile_inst|reg23[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg23[0], registerFile:registerFile_inst|reg22[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[7], registerFile:registerFile_inst|reg22[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[5], registerFile:registerFile_inst|reg22[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[3], registerFile:registerFile_inst|reg22[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg22[1], registerFile:registerFile_inst|reg22[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[8], registerFile:registerFile_inst|reg21[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[6], registerFile:registerFile_inst|reg21[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[4], registerFile:registerFile_inst|reg21[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[2], registerFile:registerFile_inst|reg21[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg21[0], registerFile:registerFile_inst|reg20[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[7], registerFile:registerFile_inst|reg20[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[5], registerFile:registerFile_inst|reg20[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[3], registerFile:registerFile_inst|reg20[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg20[1], registerFile:registerFile_inst|reg20[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[8], registerFile:registerFile_inst|reg19[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[6], registerFile:registerFile_inst|reg19[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[4], registerFile:registerFile_inst|reg19[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[2], registerFile:registerFile_inst|reg19[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg19[0], registerFile:registerFile_inst|reg18[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[7], registerFile:registerFile_inst|reg18[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[5], registerFile:registerFile_inst|reg18[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[3], registerFile:registerFile_inst|reg18[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg18[1], registerFile:registerFile_inst|reg18[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[8], registerFile:registerFile_inst|reg17[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[6], registerFile:registerFile_inst|reg17[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[4], registerFile:registerFile_inst|reg17[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[2], registerFile:registerFile_inst|reg17[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg17[0], registerFile:registerFile_inst|reg16[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[7], registerFile:registerFile_inst|reg16[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[5], registerFile:registerFile_inst|reg16[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[3], registerFile:registerFile_inst|reg16[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg16[1], registerFile:registerFile_inst|reg16[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[8], registerFile:registerFile_inst|reg15[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[6], registerFile:registerFile_inst|reg15[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[4], registerFile:registerFile_inst|reg15[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[2], registerFile:registerFile_inst|reg15[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg15[0], registerFile:registerFile_inst|reg14[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[7], registerFile:registerFile_inst|reg14[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[5], registerFile:registerFile_inst|reg14[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[3], registerFile:registerFile_inst|reg14[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg14[1], registerFile:registerFile_inst|reg14[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[8], registerFile:registerFile_inst|reg13[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[6], registerFile:registerFile_inst|reg13[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[4], registerFile:registerFile_inst|reg13[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[2], registerFile:registerFile_inst|reg13[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg13[0], registerFile:registerFile_inst|reg12[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[7], registerFile:registerFile_inst|reg12[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[5], registerFile:registerFile_inst|reg12[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[3], registerFile:registerFile_inst|reg12[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg12[1], registerFile:registerFile_inst|reg12[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[8], registerFile:registerFile_inst|reg11[7],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[6], registerFile:registerFile_inst|reg11[5],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[4], registerFile:registerFile_inst|reg11[3],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[2], registerFile:registerFile_inst|reg11[1],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg11[0], registerFile:registerFile_inst|reg10[8],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[7], registerFile:registerFile_inst|reg10[6],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[5], registerFile:registerFile_inst|reg10[4],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[3], registerFile:registerFile_inst|reg10[2],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg10[1], registerFile:registerFile_inst|reg10[0],           ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[8], registerFile:registerFile_inst|reg9[7],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[6], registerFile:registerFile_inst|reg9[5],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[4], registerFile:registerFile_inst|reg9[3],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[2], registerFile:registerFile_inst|reg9[1],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg9[0], registerFile:registerFile_inst|reg8[8],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[7], registerFile:registerFile_inst|reg8[6],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[5], registerFile:registerFile_inst|reg8[4],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[3], registerFile:registerFile_inst|reg8[2],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg8[1], registerFile:registerFile_inst|reg8[0],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[8], registerFile:registerFile_inst|reg7[7],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[6], registerFile:registerFile_inst|reg7[5],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[4], registerFile:registerFile_inst|reg7[3],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[2], registerFile:registerFile_inst|reg7[1],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg7[0], registerFile:registerFile_inst|reg6[8],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[7], registerFile:registerFile_inst|reg6[6],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[5], registerFile:registerFile_inst|reg6[4],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[3], registerFile:registerFile_inst|reg6[2],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg6[1], registerFile:registerFile_inst|reg6[0],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[8], registerFile:registerFile_inst|reg5[7],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[6], registerFile:registerFile_inst|reg5[5],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[4], registerFile:registerFile_inst|reg5[3],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[2], registerFile:registerFile_inst|reg5[1],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg5[0], registerFile:registerFile_inst|reg4[8],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[7], registerFile:registerFile_inst|reg4[6],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[5], registerFile:registerFile_inst|reg4[4],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[3], registerFile:registerFile_inst|reg4[2],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg4[1], registerFile:registerFile_inst|reg4[0],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[8], registerFile:registerFile_inst|reg3[7],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[6], registerFile:registerFile_inst|reg3[5],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[4], registerFile:registerFile_inst|reg3[3],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[2], registerFile:registerFile_inst|reg3[1],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg3[0], registerFile:registerFile_inst|reg2[8],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[7], registerFile:registerFile_inst|reg2[6],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[5], registerFile:registerFile_inst|reg2[4],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[3], registerFile:registerFile_inst|reg2[2],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg2[1], registerFile:registerFile_inst|reg2[0],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[8], registerFile:registerFile_inst|reg1[7],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[6], registerFile:registerFile_inst|reg1[5],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[4], registerFile:registerFile_inst|reg1[3],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[2], registerFile:registerFile_inst|reg1[1],             ;
;                                                       ;                           ; registerFile:registerFile_inst|reg1[0]                                                      ;
; controlUnit:controlUnit_inst|state.ESCRITA_NA_MEMORIA ; Stuck at GND              ; controlUnit:controlUnit_inst|selectorAddress                                                ;
;                                                       ; due to stuck port data_in ;                                                                                             ;
+-------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 103   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 41    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |video_processor|multiplexador:multiplexador_inst_color|out[8] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:controlUnit_inst ;
+---------------------+-------+---------------------------------------------+
; Parameter Name      ; Value ; Type                                        ;
+---------------------+-------+---------------------------------------------+
; PRONTO              ; 00    ; Unsigned Binary                             ;
; ESCREVER_NO_BANCO   ; 01    ; Unsigned Binary                             ;
; HABILITAR_IMPRESSAO ; 10    ; Unsigned Binary                             ;
; ESCRITA_NA_MEMORIA  ; 11    ; Unsigned Binary                             ;
+---------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demultiplexador:demultiplexador_inst_address ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; data_bits      ; 14    ; Signed Integer                                                   ;
; out1_bits_size ; 14    ; Signed Integer                                                   ;
; out2_bits_size ; 5     ; Signed Integer                                                   ;
; bits_to_out1   ; 14    ; Signed Integer                                                   ;
; bits_to_out2   ; 5     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: demultiplexador:demultiplexador_inst_data ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; data_bits      ; 32    ; Signed Integer                                                ;
; out1_bits_size ; 9     ; Signed Integer                                                ;
; out2_bits_size ; 32    ; Signed Integer                                                ;
; bits_to_out1   ; 9     ; Signed Integer                                                ;
; bits_to_out2   ; 32    ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registerFile:registerFile_inst ;
+----------------+--------+---------------------------------------------------+
; Parameter Name ; Value  ; Type                                              ;
+----------------+--------+---------------------------------------------------+
; offset_inicio  ; 0      ; Signed Integer                                    ;
; offset_final   ; 01000  ; Unsigned Binary                                   ;
; y_inicio       ; 01001  ; Unsigned Binary                                   ;
; y_final        ; 010001 ; Unsigned Binary                                   ;
; x_inicio       ; 010010 ; Unsigned Binary                                   ;
; x_final        ; 011011 ; Unsigned Binary                                   ;
; spriteLine     ; 20     ; Signed Integer                                    ;
+----------------+--------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_print_module:full_print_module_inst ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; size_x1        ; 10    ; Signed Integer                                               ;
; size_y1        ; 9     ; Signed Integer                                               ;
; size_address1  ; 14    ; Signed Integer                                               ;
; bits_x_y_1     ; 19    ; Signed Integer                                               ;
; size_line1     ; 20    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_print_module:full_print_module_inst|printModule:printModule_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; size_x         ; 10    ; Signed Integer                                                                            ;
; size_y         ; 9     ; Signed Integer                                                                            ;
; size_address   ; 14    ; Signed Integer                                                                            ;
; bits_x_y       ; 19    ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; size_x         ; 10    ; Signed Integer                                                                                            ;
; size_y         ; 9     ; Signed Integer                                                                                            ;
; size_address   ; 14    ; Signed Integer                                                                                            ;
; size_line      ; 20    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: full_print_module:full_print_module_inst|multiplexador:multiplexador_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; data_bits1     ; 14    ; Signed Integer                                                                                ;
; data_bits2     ; 14    ; Signed Integer                                                                                ;
; out_bits_size  ; 14    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexador:multiplexador_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; data_bits1     ; 14    ; Signed Integer                                       ;
; data_bits2     ; 14    ; Signed Integer                                       ;
; out_bits_size  ; 14    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                  ;
+------------------------------------+-------------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                               ;
; OPERATION_MODE                     ; SINGLE_PORT                         ; Untyped                                               ;
; WIDTH_A                            ; 9                                   ; Signed Integer                                        ;
; WIDTHAD_A                          ; 14                                  ; Signed Integer                                        ;
; NUMWORDS_A                         ; 16384                               ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                               ;
; WIDTH_B                            ; 1                                   ; Untyped                                               ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                               ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; M9K                                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                           ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                               ;
; INIT_FILE                          ; ./modulos/sprite_memory/sprites.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_ssk1                     ; Untyped                                               ;
+------------------------------------+-------------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_sync:VGA_sync_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; HD             ; 640   ; Signed Integer                             ;
; HF             ; 16    ; Signed Integer                             ;
; HB             ; 48    ; Signed Integer                             ;
; HR             ; 96    ; Signed Integer                             ;
; HT             ; 800   ; Signed Integer                             ;
; VD             ; 480   ; Signed Integer                             ;
; VF             ; 11    ; Signed Integer                             ;
; VB             ; 31    ; Signed Integer                             ;
; VR             ; 2     ; Signed Integer                             ;
; VT             ; 524   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplexador:multiplexador_inst_color ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; data_bits1     ; 9     ; Signed Integer                                             ;
; data_bits2     ; 9     ; Signed Integer                                             ;
; out_bits_size  ; 9     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                   ;
; Entity Instance                           ; sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                         ;
;     -- WIDTH_A                            ; 9                                                                                   ;
;     -- NUMWORDS_A                         ; 16384                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                           ;
+-------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "multiplexador:multiplexador_inst_color" ;
+------+-------+----------+------------------------------------------+
; Port ; Type  ; Severity ; Details                                  ;
+------+-------+----------+------------------------------------------+
; data ; Input ; Info     ; Stuck at GND                             ;
+------+-------+----------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_sync:VGA_sync_inst"                                                                                                        ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; pixel_x ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel_x[9..1]" have no fanouts ;
; pixel_y ; Output ; Warning  ; Output or bidir port (9 bits) is wider than the port expression (1 bits) it drives; bit(s) "pixel_y[8..1]" have no fanouts  ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "full_print_module:full_print_module_inst"                                                                                                               ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                          ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; pixel_x     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "pixel_x[9..1]" will be connected to GND. ;
; pixel_y     ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (9 bits) it drives.  Extra input bit(s) "pixel_y[8..1]" will be connected to GND.  ;
; check_value ; Output ; Warning  ; Output or bidir port (19 bits) is wider than the port expression (1 bits) it drives; bit(s) "check_value[18..1]" have no fanouts                 ;
; check_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "registerFile:registerFile_inst" ;
+-------+-------+----------+---------------------------------+
; Port  ; Type  ; Severity ; Details                         ;
+-------+-------+----------+---------------------------------+
; check ; Input ; Info     ; Explicitly unconnected          ;
+-------+-------+----------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controlUnit:controlUnit_inst"                                                                                                                   ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; opCode ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "opCode[3..1]" will be connected to GND. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decorderInstruction:decorderInstruction_inst"                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                       ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; out_opcode ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (2 bits) it drives; bit(s) "out_opcode[3..2]" have no fanouts ;
; out_opcode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 80                          ;
; cycloneiii_ff         ; 103                         ;
;     CLR               ; 25                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 8                           ;
;     SLD               ; 1                           ;
;     plain             ; 36                          ;
; cycloneiii_lcell_comb ; 130                         ;
;     arith             ; 25                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 6                           ;
;     normal            ; 105                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 34                          ;
; cycloneiii_ram_block  ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 4.90                        ;
; Average LUT depth     ; 2.17                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Apr 23 12:39:17 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v
    Info (12023): Found entity 1: video_processor File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v
    Info (12023): Found entity 1: sprite_memory File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v
    Info (12023): Found entity 1: VGA_sync File: /home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v
    Info (12023): Found entity 1: full_print_module File: /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v
    Info (12023): Found entity 1: multiplexador File: /home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/sprite_line_counter.v
    Info (12023): Found entity 1: sprite_line_counter File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v
    Info (12023): Found entity 1: printModule File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v
    Info (12023): Found entity 1: registerFile File: /home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v
    Info (12023): Found entity 1: demultiplexador File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v
    Info (12023): Found entity 1: controlUnit File: /home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v
    Info (12023): Found entity 1: decorderInstruction File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v
    Info (12023): Found entity 1: memory File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at video_processor.v(70): created implicit net for "out_opCode" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 70
Warning (10236): Verilog HDL Implicit Net warning at video_processor.v(74): created implicit net for "memory_wr" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 74
Warning (10236): Verilog HDL Implicit Net warning at video_processor.v(124): created implicit net for "pixel_x" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at video_processor.v(125): created implicit net for "pixel_y" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at video_processor.v(128): created implicit net for "check_value_sig" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 128
Warning (10222): Verilog HDL Parameter Declaration warning at printModule.v(40): Parameter Declaration in module "printModule" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 40
Warning (10222): Verilog HDL Parameter Declaration warning at printModule.v(45): Parameter Declaration in module "printModule" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 45
Warning (10222): Verilog HDL Parameter Declaration warning at printModule.v(46): Parameter Declaration in module "printModule" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at printModule.v(47): Parameter Declaration in module "printModule" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 47
Warning (10222): Verilog HDL Parameter Declaration warning at sprite_line_counter.v(32): Parameter Declaration in module "sprite_line_counter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 32
Info (12127): Elaborating entity "video_processor" for the top level hierarchy
Info (12128): Elaborating entity "decorderInstruction" for hierarchy "decorderInstruction:decorderInstruction_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 63
Warning (10230): Verilog HDL assignment warning at decoderInstruction.v(54): truncated value with size 4 to match size of target (2) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 54
Warning (10240): Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable "opcode", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 52
Warning (10240): Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable "register", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 52
Warning (10240): Verilog HDL Always Construct warning at decoderInstruction.v(52): inferring latch(es) for variable "data", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 52
Info (10041): Inferred latch for "data[0]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[1]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[2]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[3]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[4]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[5]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[6]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[7]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[8]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[9]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[10]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[11]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[12]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[13]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[14]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[15]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[16]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[17]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[18]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[19]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[20]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[21]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[22]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[23]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[24]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[25]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[26]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[27]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[28]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[29]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[30]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "data[31]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[0]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[1]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[2]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[3]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[4]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[5]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[6]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[7]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[8]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[9]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[10]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[11]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[12]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "register[13]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "opcode[0]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (10041): Inferred latch for "opcode[1]" at decoderInstruction.v(88) File: /home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v Line: 88
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:controlUnit_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 80
Info (12128): Elaborating entity "demultiplexador" for hierarchy "demultiplexador:demultiplexador_inst_address" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 91
Warning (10240): Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable "out1", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable "out2", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 24
Info (10041): Inferred latch for "out2[0]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[1]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[2]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[3]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[4]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[0]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[1]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[2]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[3]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[4]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[5]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[6]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[7]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[8]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[9]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[10]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[11]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[12]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[13]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (12128): Elaborating entity "demultiplexador" for hierarchy "demultiplexador:demultiplexador_inst_data" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 102
Warning (10240): Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable "out1", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 24
Warning (10240): Verilog HDL Always Construct warning at demultiplexador.v(24): inferring latch(es) for variable "out2", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 24
Info (10041): Inferred latch for "out2[0]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[1]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[2]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[3]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[4]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[5]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[6]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[7]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[8]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[9]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[10]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[11]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[12]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[13]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[14]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[15]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[16]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[17]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[18]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[19]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[20]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[21]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[22]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[23]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[24]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[25]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[26]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[27]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[28]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[29]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[30]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out2[31]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[0]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[1]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[2]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[3]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[4]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[5]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[6]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[7]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (10041): Inferred latch for "out1[8]" at demultiplexador.v(26) File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:registerFile_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 114
Info (12128): Elaborating entity "full_print_module" for hierarchy "full_print_module:full_print_module_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 129
Info (12128): Elaborating entity "printModule" for hierarchy "full_print_module:full_print_module_inst|printModule:printModule_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at printModule.v(77): variable "active_area" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 77
Info (10264): Verilog HDL Case Statement information at printModule.v(126): all case item expressions in this case statement are onehot File: /home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v Line: 126
Info (12128): Elaborating entity "sprite_line_counter" for hierarchy "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v Line: 55
Warning (10235): Verilog HDL Always Construct warning at sprite_line_counter.v(148): variable "sprite_datas" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at sprite_line_counter.v(149): variable "sprite_datas" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 149
Warning (10235): Verilog HDL Always Construct warning at sprite_line_counter.v(151): variable "sprite_datas" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (10235): Verilog HDL Always Construct warning at sprite_line_counter.v(153): variable "sprite_datas" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at sprite_line_counter.v(154): variable "sprite_datas" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 154
Warning (10235): Verilog HDL Always Construct warning at sprite_line_counter.v(154): variable "state" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 154
Warning (10235): Verilog HDL Always Construct warning at sprite_line_counter.v(156): variable "sprite_datas" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at sprite_line_counter.v(156): variable "next" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 156
Warning (10240): Verilog HDL Always Construct warning at sprite_line_counter.v(146): inferring latch(es) for variable "aux_memory_address", which holds its previous value in one or more paths through the always construct File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 146
Info (10041): Inferred latch for "aux_memory_address[0]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[1]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[2]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[3]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[4]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[5]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[6]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[7]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[8]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[9]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[10]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[11]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[12]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (10041): Inferred latch for "aux_memory_address[13]" at sprite_line_counter.v(151) File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Info (12128): Elaborating entity "multiplexador" for hierarchy "full_print_module:full_print_module_inst|multiplexador:multiplexador_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v Line: 65
Info (12128): Elaborating entity "sprite_memory" for hierarchy "sprite_memory:sprite_memory_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 149
Warning (10235): Verilog HDL Always Construct warning at sprite_memory.v(23): variable "wren" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v Line: 23
Info (12128): Elaborating entity "memory" for hierarchy "sprite_memory:sprite_memory_inst|memory:memory_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v Line: 39
Info (12128): Elaborating entity "altsyncram" for hierarchy "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v Line: 85
Info (12130): Elaborated megafunction instantiation "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component" File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v Line: 85
Info (12133): Instantiated megafunction "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component" with the following parameter: File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./modulos/sprite_memory/sprites.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ssk1.tdf
    Info (12023): Found entity 1: altsyncram_ssk1 File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ssk1" for hierarchy "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated" File: /opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/gabriel/Documents/ConsoleFPGA/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|decode_jsa:decode3" File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: /home/gabriel/Documents/ConsoleFPGA/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|decode_c8a:rden_decode" File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf
    Info (12023): Found entity 1: mux_4nb File: /home/gabriel/Documents/ConsoleFPGA/db/mux_4nb.tdf Line: 22
Info (12128): Elaborating entity "mux_4nb" for hierarchy "sprite_memory:sprite_memory_inst|memory:memory_inst|altsyncram:altsyncram_component|altsyncram_ssk1:auto_generated|mux_4nb:mux2" File: /home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf Line: 46
Info (12128): Elaborating entity "VGA_sync" for hierarchy "VGA_sync:VGA_sync_inst" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 162
Warning (10230): Verilog HDL assignment warning at VGA_sync.v(57): truncated value with size 32 to match size of target (10) File: /home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v Line: 57
Warning (10230): Verilog HDL assignment warning at VGA_sync.v(78): truncated value with size 32 to match size of target (9) File: /home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v Line: 78
Info (12128): Elaborating entity "multiplexador" for hierarchy "multiplexador:multiplexador_inst_color" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 179
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[3]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[4]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[5]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[6]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[7]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[8]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[2]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[1]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[0]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[3]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[4]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[5]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[6]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[7]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[8]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[2]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[1]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14026): LATCH primitive "full_print_module:full_print_module_inst|sprite_line_counter:sprite_line_counter_inst|aux_memory_address[0]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v Line: 151
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[0]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[0]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[1]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[2]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[3]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[4]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[5]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[6]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[7]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[8]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[9]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[10]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[11]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[12]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[1]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[2]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[3]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[4]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[5]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[6]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[7]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[8]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[8]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[1]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[2]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[3]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[4]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[0]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[7]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[6]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[5]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[4]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[3]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[2]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[1]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[0]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[13]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[0]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[0]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[1]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[2]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[3]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[4]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[5]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[6]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[7]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[8]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[9]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[10]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[11]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_address|out1[12]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[1]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[2]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[3]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[4]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[5]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[6]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[7]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14025): LATCH primitive "demultiplexador:demultiplexador_inst_data|out1[8]" is permanently disabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[8]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[1]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[2]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[3]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[4]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_address|out2[0]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[7]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[6]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[5]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[4]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[3]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[2]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[1]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (14026): LATCH primitive "demultiplexador:demultiplexador_inst_data|out2[0]" is permanently enabled File: /home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v Line: 26
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 302 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 47 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk_en" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 4
    Warning (15610): No output dependent on input pin "dataA[14]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[15]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[16]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[17]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[18]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[19]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[20]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[21]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[22]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[23]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[24]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[25]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[26]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[27]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[28]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[29]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[30]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[31]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataB[9]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[10]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[11]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[12]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[13]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[14]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[15]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[16]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[17]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[18]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[19]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[20]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[21]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[22]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[23]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[24]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[25]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[26]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[27]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[28]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[29]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[30]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataB[31]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 7
    Warning (15610): No output dependent on input pin "dataA[13]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[9]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[10]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[11]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
    Warning (15610): No output dependent on input pin "dataA[12]" File: /home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v Line: 6
Info (21057): Implemented 273 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 68 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 175 logic cells
    Info (21064): Implemented 18 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 172 warnings
    Info: Peak virtual memory: 993 megabytes
    Info: Processing ended: Thu Apr 23 12:39:43 2020
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg.


