+ SOURCE=blinky
+ '[' x == xblinky ']'
+ '[' '!' -f blinky.v ']'
+ OUTDIR=build-blinky
+ '[' '!' -d build-blinky ']'
+ yosys -p 'tcl synth/synth_generic.tcl 4 build-blinky/blinky.json build-blinky/blinky.v' blinky.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 371af7da, clang 10.0.1 -fPIC -Os)


-- Parsing `blinky.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: blinky.v
Parsing Verilog input from `blinky.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Running command `tcl synth/synth_generic.tcl 4 build-blinky/blinky.json build-blinky/blinky.v' --

2. Executing Verilog-2005 frontend: /Users/swhite/Projects/rodinia/nextpnr/synth/prims.v
Parsing Verilog input from `/Users/swhite/Projects/rodinia/nextpnr/synth/prims.v' to AST representation.
Generating RTLIL representation for module `\LUT'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\GENERIC_SLICE'.
Generating RTLIL representation for module `\GENERIC_IOB'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Finding top of design hierarchy..
root of   1 design levels: top                 
Automatically selected top as design top module.

3.2. Analyzing design hierarchy..
Top module:  \top

3.3. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4. Executing PROC pass (convert processes to netlists).

4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

4.4. Executing PROC_INIT pass (extract init attributes).

4.5. Executing PROC_ARST pass (detect async resets in processes).

4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$blinky.v:26$1'.

4.7. Executing PROC_DLATCH pass (convert process syncs to latches).

4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\ctr' using process `\top.$proc$blinky.v:26$1'.
  created $dff cell `$procdff$3' with positive edge clock.

4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$blinky.v:26$1'.
Cleaned up 0 empty switches.

5. Executing FLATTEN pass (flatten design).
No more expansions possible.

6. Executing TRIBUF pass.

7. Executing DEMINOUT pass (demote inout ports to input or output).

8. Executing SYNTH pass.

8.1. Executing PROC pass (convert processes to netlists).

8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

8.1.4. Executing PROC_INIT pass (extract init attributes).

8.1.5. Executing PROC_ARST pass (detect async resets in processes).

8.1.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

8.1.7. Executing PROC_DLATCH pass (convert process syncs to latches).

8.1.8. Executing PROC_DFF pass (convert process syncs to FFs).

8.1.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.4. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

8.5. Executing OPT pass (performing simple optimizations).

8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.5.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.5.9. Finished OPT passes. (There is nothing left to do.)

8.6. Executing WREDUCE pass (reducing word size of cells).

8.7. Executing PEEPOPT pass (run peephole optimizers).

8.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.9. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$blinky.v:27$2 ($add).
  creating $alu model for $macc $add$blinky.v:27$2.
  creating $alu cell for $add$blinky.v:27$2: $auto$alumacc.cc:485:replace_alu$4
  created 1 $alu and 0 $macc cells.

8.10. Executing SHARE pass (SAT-based resource sharing).

8.11. Executing OPT pass (performing simple optimizations).

8.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

8.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.11.6. Executing OPT_RMDFF pass (remove dff with constant values).

8.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.11.9. Finished OPT passes. (There is nothing left to do.)

8.12. Executing FSM pass (extract and optimize FSM).

8.12.1. Executing FSM_DETECT pass (finding FSMs in design).

8.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.13. Executing OPT pass (performing simple optimizations).

8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

8.13.3. Executing OPT_RMDFF pass (remove dff with constant values).

8.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.13.5. Finished fast OPT passes.

8.14. Executing MEMORY pass.

8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.14.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.14.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.14.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

8.14.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

9. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

10.6. Executing OPT_SHARE pass.

10.7. Executing OPT_RMDFF pass (remove dff with constant values).

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

10.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

10.10. Finished OPT passes. (There is nothing left to do.)

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=26\Y_WIDTH=26 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=26 for cells of type $lcu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~255 debug messages>

12. Executing OPT pass (performing simple optimizations).

12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~145 debug messages>

12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.3. Executing OPT_RMDFF pass (remove dff with constant values).

12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 27 unused cells and 92 unused wires.
<suppressed ~28 debug messages>

12.5. Finished fast OPT passes.

13. Executing ABC pass (technology mapping using ABC).

13.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 68 gates and 94 wires to a netlist network with 26 inputs and 26 outputs.

13.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      31.
ABC: Participating nodes from both networks       =      60.
ABC: Participating nodes from the first network   =      30. (  85.71 % of nodes)
ABC: Participating nodes from the second network  =      30. (  85.71 % of nodes)
ABC: Node pairs (any polarity)                    =      30. (  85.71 % of names can be moved)
ABC: Node pairs (same polarity)                   =      30. (  85.71 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

13.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       34
ABC RESULTS:        internal signals:       42
ABC RESULTS:           input signals:       26
ABC RESULTS:          output signals:       26
Removing temp directory.
Removed 0 unused cells and 71 unused wires.

14. Executing TECHMAP pass (map to technology primitives).

14.1. Executing Verilog-2005 frontend: /Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v
Parsing Verilog input from `/Users/swhite/Projects/rodinia/nextpnr/synth/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\$_DFF_P_'.
Successfully finished Verilog frontend.

14.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
No more expansions possible.
<suppressed ~125 debug messages>
Removed 0 unused cells and 146 unused wires.

15. Executing HIERARCHY pass (managing design hierarchy).

15.1. Analyzing design hierarchy..
Top module:  \top

15.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

16. Printing statistics.

=== top ===

   Number of wires:                 12
   Number of wire bits:             69
   Number of public wires:           3
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 68
     DFF                            26
     GENERIC_IOB                     9
     LUT                            33

17. Executing JSON backend.

18. Executing Verilog backend.
Dumping module `\top'.

End of script. Logfile hash: d870024cd2, CPU: user 0.17s system 0.02s
Yosys 0.9+2406 (git sha1 371af7da, clang 10.0.1 -fPIC -Os)
Time spent: 27% 2x techmap (0 sec), 11% 10x opt_expr (0 sec), ...
+ nextpnr-generic --pre-pack simple.py --post-route bitstream.py --json build-blinky/blinky.json --write build-blinky/pnrblinky.json --debug
Creating Basic Elements
Creating wires and PIPs


Info: Packing constants..
Info: $abc$512$auto$blifparse.cc:498:parse_blif$513.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$513
Info: $abc$512$auto$blifparse.cc:498:parse_blif$513.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$513
Info: $abc$512$auto$blifparse.cc:498:parse_blif$520.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$520
Info: $abc$512$auto$blifparse.cc:498:parse_blif$522.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$522
Info: $abc$512$auto$blifparse.cc:498:parse_blif$522.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$522
Info: $abc$512$auto$blifparse.cc:498:parse_blif$524.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$524
Info: $abc$512$auto$blifparse.cc:498:parse_blif$526.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$526
Info: $abc$512$auto$blifparse.cc:498:parse_blif$526.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$526
Info: $abc$512$auto$blifparse.cc:498:parse_blif$528.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$528
Info: $abc$512$auto$blifparse.cc:498:parse_blif$528.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$528
Info: $abc$512$auto$blifparse.cc:498:parse_blif$529.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$529
Info: $abc$512$auto$blifparse.cc:498:parse_blif$531.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$531
Info: $abc$512$auto$blifparse.cc:498:parse_blif$531.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$531
Info: $abc$512$auto$blifparse.cc:498:parse_blif$532.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$532
Info: $abc$512$auto$blifparse.cc:498:parse_blif$534.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$534
Info: $abc$512$auto$blifparse.cc:498:parse_blif$534.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$534
Info: $abc$512$auto$blifparse.cc:498:parse_blif$535.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$535
Info: $abc$512$auto$blifparse.cc:498:parse_blif$537.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$537
Info: $abc$512$auto$blifparse.cc:498:parse_blif$537.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$537
Info: $abc$512$auto$blifparse.cc:498:parse_blif$538.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$538
Info: $abc$512$auto$blifparse.cc:498:parse_blif$540.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$540
Info: $abc$512$auto$blifparse.cc:498:parse_blif$540.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$540
Info: $abc$512$auto$blifparse.cc:498:parse_blif$541.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$541
Info: $abc$512$auto$blifparse.cc:498:parse_blif$543.I[2]$const user $abc$512$auto$blifparse.cc:498:parse_blif$543
Info: $abc$512$auto$blifparse.cc:498:parse_blif$543.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$543
Info: $abc$512$auto$blifparse.cc:498:parse_blif$544.I[3]$const user $abc$512$auto$blifparse.cc:498:parse_blif$544
Info: Packing IOs..
Info: Packing LUT-FFs..
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$513' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$513 into $abc$512$auto$blifparse.cc:498:parse_blif$513_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$74
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$74 into $abc$512$auto$blifparse.cc:498:parse_blif$513_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$514' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$514 into $abc$512$auto$blifparse.cc:498:parse_blif$514_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$515' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$515 into $abc$512$auto$blifparse.cc:498:parse_blif$515_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$516' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$516 into $abc$512$auto$blifparse.cc:498:parse_blif$516_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$517' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$517 into $abc$512$auto$blifparse.cc:498:parse_blif$517_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$518' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$518 into $abc$512$auto$blifparse.cc:498:parse_blif$518_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$519' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$519 into $abc$512$auto$blifparse.cc:498:parse_blif$519_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$520' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$520 into $abc$512$auto$blifparse.cc:498:parse_blif$520_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$75
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$75 into $abc$512$auto$blifparse.cc:498:parse_blif$520_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$521' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$521 into $abc$512$auto$blifparse.cc:498:parse_blif$521_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$76
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$76 into $abc$512$auto$blifparse.cc:498:parse_blif$521_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$522' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$522 into $abc$512$auto$blifparse.cc:498:parse_blif$522_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$77
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$77 into $abc$512$auto$blifparse.cc:498:parse_blif$522_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$523' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$523 into $abc$512$auto$blifparse.cc:498:parse_blif$523_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$524' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$524 into $abc$512$auto$blifparse.cc:498:parse_blif$524_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$78
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$78 into $abc$512$auto$blifparse.cc:498:parse_blif$524_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$525' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$525 into $abc$512$auto$blifparse.cc:498:parse_blif$525_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$79
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$79 into $abc$512$auto$blifparse.cc:498:parse_blif$525_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$526' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$526 into $abc$512$auto$blifparse.cc:498:parse_blif$526_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$80
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$80 into $abc$512$auto$blifparse.cc:498:parse_blif$526_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$527' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$527 into $abc$512$auto$blifparse.cc:498:parse_blif$527_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$528' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$528 into $abc$512$auto$blifparse.cc:498:parse_blif$528_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$56
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$56 into $abc$512$auto$blifparse.cc:498:parse_blif$528_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$529' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$529 into $abc$512$auto$blifparse.cc:498:parse_blif$529_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$57
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$57 into $abc$512$auto$blifparse.cc:498:parse_blif$529_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$530' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$530 into $abc$512$auto$blifparse.cc:498:parse_blif$530_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$58
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$58 into $abc$512$auto$blifparse.cc:498:parse_blif$530_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$531' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$531 into $abc$512$auto$blifparse.cc:498:parse_blif$531_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$59
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$59 into $abc$512$auto$blifparse.cc:498:parse_blif$531_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$532' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$532 into $abc$512$auto$blifparse.cc:498:parse_blif$532_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$60
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$60 into $abc$512$auto$blifparse.cc:498:parse_blif$532_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$533' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$533 into $abc$512$auto$blifparse.cc:498:parse_blif$533_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$61
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$61 into $abc$512$auto$blifparse.cc:498:parse_blif$533_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$534' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$534 into $abc$512$auto$blifparse.cc:498:parse_blif$534_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$62
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$62 into $abc$512$auto$blifparse.cc:498:parse_blif$534_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$535' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$535 into $abc$512$auto$blifparse.cc:498:parse_blif$535_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$63
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$63 into $abc$512$auto$blifparse.cc:498:parse_blif$535_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$536' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$536 into $abc$512$auto$blifparse.cc:498:parse_blif$536_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$64
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$64 into $abc$512$auto$blifparse.cc:498:parse_blif$536_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$537' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$537 into $abc$512$auto$blifparse.cc:498:parse_blif$537_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$65
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$65 into $abc$512$auto$blifparse.cc:498:parse_blif$537_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$538' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$538 into $abc$512$auto$blifparse.cc:498:parse_blif$538_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$66
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$66 into $abc$512$auto$blifparse.cc:498:parse_blif$538_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$539' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$539 into $abc$512$auto$blifparse.cc:498:parse_blif$539_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$67
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$67 into $abc$512$auto$blifparse.cc:498:parse_blif$539_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$540' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$540 into $abc$512$auto$blifparse.cc:498:parse_blif$540_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$68
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$68 into $abc$512$auto$blifparse.cc:498:parse_blif$540_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$541' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$541 into $abc$512$auto$blifparse.cc:498:parse_blif$541_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$69
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$69 into $abc$512$auto$blifparse.cc:498:parse_blif$541_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$542' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$542 into $abc$512$auto$blifparse.cc:498:parse_blif$542_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$70
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$70 into $abc$512$auto$blifparse.cc:498:parse_blif$542_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$543' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$543 into $abc$512$auto$blifparse.cc:498:parse_blif$543_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$71
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$71 into $abc$512$auto$blifparse.cc:498:parse_blif$543_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$544' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$544 into $abc$512$auto$blifparse.cc:498:parse_blif$544_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$72
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$72 into $abc$512$auto$blifparse.cc:498:parse_blif$544_LC
Info: cell '$abc$512$auto$blifparse.cc:498:parse_blif$545' is of type 'LUT'
Info: packed cell $abc$512$auto$blifparse.cc:498:parse_blif$545 into $abc$512$auto$blifparse.cc:498:parse_blif$545_LC
Info: found attached dff $auto$simplemap.cc:420:simplemap_dff$73
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$73 into $abc$512$auto$blifparse.cc:498:parse_blif$545_LC
Info: cell '$auto$simplemap.cc:420:simplemap_dff$55' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$56' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$57' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$58' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$59' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$60' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$61' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$62' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$63' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$64' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$65' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$66' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$67' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$68' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$69' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$70' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$71' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$72' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$73' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$74' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$75' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$76' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$77' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$78' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$79' is of type 'DFF'
Info: cell '$auto$simplemap.cc:420:simplemap_dff$80' is of type 'DFF'
Info: cell 'clk_ibuf' is of type 'GENERIC_IOB'
Info: cell 'led0_obuf' is of type 'GENERIC_IOB'
Info: cell 'led1_obuf' is of type 'GENERIC_IOB'
Info: cell 'led2_obuf' is of type 'GENERIC_IOB'
Info: cell 'led3_obuf' is of type 'GENERIC_IOB'
Info: cell 'led4_obuf' is of type 'GENERIC_IOB'
Info: cell 'led5_obuf' is of type 'GENERIC_IOB'
Info: cell 'led6_obuf' is of type 'GENERIC_IOB'
Info: cell 'led7_obuf' is of type 'GENERIC_IOB'
Info: cell '$PACKER_VCC' is of type 'GENERIC_SLICE'
Info: Packing non-LUT FFs..
Info: packed cell $auto$simplemap.cc:420:simplemap_dff$55 into $auto$simplemap.cc:420:simplemap_dff$55_DFFLC
Info: Checksum: 0xfd74fcb0

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: port $auto$simplemap.cc:420:simplemap_dff$55_DFFLC.I[0], connected to net '$0\ctr[25:0][0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$524_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$525_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$527_LC.I[2], connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led5_obuf.I, connected to net 'ctr[23]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$522_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$524_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$525_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$527_LC.I[1], connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led4_obuf.I, connected to net 'ctr[22]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$522_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$524_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$525_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$527_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$521_LC.I[3], connected to net 'ctr[21]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$523_LC.I[3], connected to net 'ctr[21]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led3_obuf.I, connected to net 'ctr[21]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$520_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$521_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$523_LC.I[2], connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led2_obuf.I, connected to net 'ctr[20]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$519_LC.I[3], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$529_LC.I[2], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$530_LC.I[2], connected to net 'ctr[2]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$519_LC.I[2], connected to net 'ctr[3]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$530_LC.I[3], connected to net 'ctr[3]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$519_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$528_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$529_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$530_LC.I[1], connected to net 'ctr[1]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$519_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$528_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$529_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$530_LC.I[0], connected to net 'ctr[0]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$518_LC.I[3], connected to net 'ctr[6]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$533_LC.I[3], connected to net 'ctr[6]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$518_LC.I[2], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$531_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$532_LC.I[1], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$533_LC.I[2], connected to net 'ctr[4]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$518_LC.I[1], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$532_LC.I[2], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$533_LC.I[1], connected to net 'ctr[5]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$518_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$531_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$532_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$533_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$517_LC.I[3], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$535_LC.I[2], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$536_LC.I[2], connected to net 'ctr[8]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$517_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$534_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$535_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$536_LC.I[1], connected to net 'ctr[7]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$526_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[24]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$516_LC.I[3], connected to net 'ctr[12]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$539_LC.I[3], connected to net 'ctr[12]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$516_LC.I[2], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$537_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$538_LC.I[1], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$539_LC.I[2], connected to net 'ctr[10]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$516_LC.I[1], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$538_LC.I[2], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$539_LC.I[1], connected to net 'ctr[11]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$515_LC.I[2], connected to net 'ctr[15]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$542_LC.I[3], connected to net 'ctr[15]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$515_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$540_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$541_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$542_LC.I[1], connected to net 'ctr[13]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$514_LC.I[2], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$543_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$544_LC.I[1], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$545_LC.I[2], connected to net 'ctr[16]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $auto$simplemap.cc:420:simplemap_dff$55_DFFLC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$528_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$529_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$530_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$531_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$532_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$533_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$534_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$535_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$536_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$537_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$538_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$539_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$540_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$541_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$542_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$543_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$544_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$545_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$513_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$520_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$521_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$522_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$524_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$525_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$526_LC.CLK, connected to net 'clk', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$514_LC.I[1], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$544_LC.I[2], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$545_LC.I[1], connected to net 'ctr[17]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$514_LC.I[0], connected to net '$abc$512$new_n56_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$543_LC.I[0], connected to net '$abc$512$new_n56_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$544_LC.I[0], connected to net '$abc$512$new_n56_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$545_LC.I[0], connected to net '$abc$512$new_n56_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$513_LC.I[0], connected to net '$abc$512$new_n55_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$520_LC.I[0], connected to net '$abc$512$new_n55_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$521_LC.I[0], connected to net '$abc$512$new_n55_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$523_LC.I[0], connected to net '$abc$512$new_n55_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$515_LC.I[0], connected to net '$abc$512$new_n57_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$540_LC.I[0], connected to net '$abc$512$new_n57_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$541_LC.I[0], connected to net '$abc$512$new_n57_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$542_LC.I[0], connected to net '$abc$512$new_n57_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$517_LC.I[2], connected to net 'ctr[9]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$536_LC.I[3], connected to net 'ctr[9]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$515_LC.I[3], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$541_LC.I[2], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$542_LC.I[2], connected to net 'ctr[14]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$513_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$520_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$521_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$523_LC.I[1], connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led1_obuf.I, connected to net 'ctr[19]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$514_LC.I[3], connected to net 'ctr[18]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$545_LC.I[3], connected to net 'ctr[18]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led0_obuf.I, connected to net 'ctr[18]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$513_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$513_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$520_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$522_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$522_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$524_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$526_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$526_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$528_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$528_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$529_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$531_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$531_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$532_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$534_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$534_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$535_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$537_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$537_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$538_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$540_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$540_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$541_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$543_LC.I[2], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$543_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$544_LC.I[3], connected to net '$PACKER_VCC_NET', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$526_LC.I[1], connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led7_obuf.I, connected to net 'ctr[25]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$517_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$534_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$535_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$536_LC.I[0], connected to net '$abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$525_LC.I[3], connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$527_LC.I[3], connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port led6_obuf.I, connected to net 'ctr[24]', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$516_LC.I[0], connected to net '$abc$512$new_n58_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$537_LC.I[0], connected to net '$abc$512$new_n58_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$538_LC.I[0], connected to net '$abc$512$new_n58_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: port $abc$512$auto$blifparse.cc:498:parse_blif$539_LC.I[0], connected to net '$abc$512$new_n58_', has timing budget of 340282346638528859811704183484516925440.000000ns
Info: Checksum: 0xfd74fcb0

Info: Device utilisation:
Info: 	         GENERIC_IOB:     9/   40    22%
Info: 	       GENERIC_SLICE:    35/ 1280     2%
Info: 	        GENERIC_BRAM:     0/   15     0%
Info: 	       GENERIC_ROUTE:     0/    8     0%

Info: Placed 9 cells based on constraints.
Info: Creating initial analytic placement for 35 cells, random placement wirelen = 429.
Info:     at initial placer iter 0, wirelen = 46
Info:     at initial placer iter 1, wirelen = 47
Info:     at initial placer iter 2, wirelen = 48
Info:     at initial placer iter 3, wirelen = 47
Info: Running main analytical placer.
Info:     at iteration #1, type GENERIC_SLICE: wirelen solved = 48, spread = 69, legal = 69; time = 0.00s
Info:     at iteration #2, type GENERIC_SLICE: wirelen solved = 53, spread = 59, legal = 59; time = 0.00s
Info: AP soln: clk_ibuf -> IOTILE(04,09):alta_rio00
Info: AP soln: led0_obuf -> IOTILE(02,09):alta_rio00
Info: AP soln: led1_obuf -> IOTILE(01,09):alta_rio03
Info: AP soln: led2_obuf -> IOTILE(00,09):alta_rio02
Info: AP soln: led3_obuf -> IOTILE(00,09):alta_rio00
Info: AP soln: led4_obuf -> IOTILE(01,09):alta_rio01
Info: AP soln: led5_obuf -> IOTILE(06,09):alta_rio02
Info: AP soln: led6_obuf -> IOTILE(07,01):alta_rio00
Info: AP soln: led7_obuf -> IOTILE(02,01):alta_rio02
Info: AP soln: $PACKER_VCC -> LogicTILE(00,07):alta_slice07
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$513_LC -> LogicTILE(00,08):alta_slice07
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$514_LC -> LogicTILE(00,08):alta_slice06
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$515_LC -> LogicTILE(00,08):alta_slice05
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$516_LC -> LogicTILE(00,07):alta_slice06
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$517_LC -> LogicTILE(01,08):alta_slice07
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$518_LC -> LogicTILE(01,07):alta_slice07
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$519_LC -> LogicTILE(01,07):alta_slice06
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$520_LC -> LogicTILE(00,08):alta_slice04
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$521_LC -> LogicTILE(00,08):alta_slice03
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$522_LC -> LogicTILE(01,08):alta_slice06
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$523_LC -> LogicTILE(00,08):alta_slice02
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$524_LC -> LogicTILE(01,08):alta_slice05
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$525_LC -> LogicTILE(02,07):alta_slice01
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$526_LC -> LogicTILE(02,06):alta_slice00
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$527_LC -> LogicTILE(02,07):alta_slice00
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$528_LC -> LogicTILE(01,07):alta_slice05
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$529_LC -> LogicTILE(01,07):alta_slice04
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$530_LC -> LogicTILE(01,07):alta_slice03
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$531_LC -> LogicTILE(01,07):alta_slice02
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$532_LC -> LogicTILE(01,07):alta_slice01
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$533_LC -> LogicTILE(01,07):alta_slice00
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$534_LC -> LogicTILE(01,08):alta_slice04
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$535_LC -> LogicTILE(01,08):alta_slice03
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$536_LC -> LogicTILE(01,08):alta_slice02
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$537_LC -> LogicTILE(00,07):alta_slice05
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$538_LC -> LogicTILE(00,07):alta_slice04
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$539_LC -> LogicTILE(00,07):alta_slice03
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$540_LC -> LogicTILE(00,07):alta_slice02
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$541_LC -> LogicTILE(00,07):alta_slice01
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$542_LC -> LogicTILE(00,07):alta_slice00
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$543_LC -> LogicTILE(00,08):alta_slice01
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$544_LC -> LogicTILE(00,08):alta_slice00
Info: AP soln: $abc$512$auto$blifparse.cc:498:parse_blif$545_LC -> LogicTILE(01,08):alta_slice01
Info: AP soln: $auto$simplemap.cc:420:simplemap_dff$55_DFFLC -> LogicTILE(01,08):alta_slice00
Info: HeAP Placer Time: 0.01s
Info:   of which solving equations: 0.01s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 59
iter #1: temp = 0.000000, timing cost = 0, wirelen = 59, dia = 3, Ra = 0.07 
iter #2: temp = 0.000000, timing cost = 0, wirelen = 53, dia = 2, Ra = 0.09 
Info:   at iteration #3: temp = 0.000000, timing cost = 0, wirelen = 53 
Info: SA placement time 0.01s
Warning: No clocks found in design

Info: Checksum: 0xcd7f37dd

Info: Routing..
Info: Setting up routing queue.
Info: Routing 166 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
-- 1 --
Routing arc 19 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,08):ClkMUX14
  total number of visited nodes: 11917
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):ClkMUX14 (+0.00 +0.00)
    bind pip LogicTILE(00,08):ClkMUX14:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut
  node LogicTILE(00,08):alta_clkenctrl00:ClkOut (-0.14 -0.14)
    bind pip LogicTILE(00,08):alta_clkenctrl00:ClkIn <= LogicTILE(00,08):alta_clkenctrl00:ClkOut
  node LogicTILE(00,08):alta_clkenctrl00:ClkIn (-0.14 +0.00)
    bind pip LogicTILE(00,08):alta_clkenctrl00:ClkIn <= LogicTILE(00,08):TileClkMUX00:O0
  node LogicTILE(00,08):TileClkMUX00 (-0.51 -0.37)
    bind pip LogicTILE(00,08):TileClkMUX00:I1 <= LogicTILE(00,08):CtrlMUX00:O0
  node LogicTILE(00,08):CtrlMUX00 (-1.20 -0.69)
    bind pip LogicTILE(00,08):CtrlMUX00:I16 <= LogicTILE(00,08):RMUX04:O0
  node LogicTILE(00,08):RMUX04 (-1.58 -0.38)
    bind pip LogicTILE(00,08):RMUX04:I8 <= LogicTILE(04,08):RMUX03:O0
  node LogicTILE(04,08):RMUX03 (-1.67 -0.08)
    bind pip LogicTILE(04,08):RMUX03:I17 <= IOTILE(04,09):InputMUX01:O0
  node IOTILE(04,09):InputMUX01 (-2.02 -0.36)
    bind pip IOTILE(04,09):InputMUX01:I0 <= IOTILE(04,09):alta_ioreg00:combout
  node IOTILE(04,09):alta_ioreg00 (-2.02 +0.00)
    bind wire IOTILE(04,09):alta_ioreg00
-- 2 --
Routing arc 3 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,07):ClkMUX13
  total number of visited nodes: 17251
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):ClkMUX13 (+0.00 +0.00)
    bind pip LogicTILE(01,07):ClkMUX13:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut
  node LogicTILE(01,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
    bind pip LogicTILE(01,07):alta_clkenctrl00:ClkIn <= LogicTILE(01,07):alta_clkenctrl00:ClkOut
  node LogicTILE(01,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
    bind pip LogicTILE(01,07):alta_clkenctrl00:ClkIn <= LogicTILE(01,07):TileClkMUX00:O0
  node LogicTILE(01,07):TileClkMUX00 (-0.51 -0.37)
    bind pip LogicTILE(01,07):TileClkMUX00:I1 <= LogicTILE(01,07):CtrlMUX00:O0
  node LogicTILE(01,07):CtrlMUX00 (-1.20 -0.69)
    bind pip LogicTILE(01,07):CtrlMUX00:I16 <= LogicTILE(01,07):RMUX04:O0
  node LogicTILE(01,07):RMUX04 (-1.58 -0.38)
    bind pip LogicTILE(01,07):RMUX04:I7 <= LogicTILE(04,07):RMUX03:O0
  node LogicTILE(04,07):RMUX03 (-1.76 -0.18)
    bind pip LogicTILE(04,07):RMUX03:I18 <= IOTILE(04,09):InputMUX01:O0
  node IOTILE(04,09):InputMUX01 (-2.09 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-2.09 +0.00)
-- 3 --
Routing arc 24 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,07):alta_slice09:D
  total number of visited nodes: 6133
  final route delay:       2.00
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice09:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice09:D <= LogicTILE(00,07):IMUX39:O0
  node LogicTILE(00,07):IMUX39 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX39:I23 <= LogicTILE(00,07):RMUX77:O0
  node LogicTILE(00,07):RMUX77 (-0.84 -0.69)
    bind pip LogicTILE(00,07):RMUX77:I13 <= LogicTILE(00,06):RMUX69:O0
  node LogicTILE(00,06):RMUX69 (-1.26 -0.43)
    bind pip LogicTILE(00,06):RMUX69:I5 <= LogicTILE(01,06):RMUX63:O0
  node LogicTILE(01,06):RMUX63 (-1.60 -0.34)
    bind pip LogicTILE(01,06):RMUX63:I0 <= LogicTILE(01,06):OMUX26:O0
  node LogicTILE(01,06):OMUX26 (-1.80 -0.20)
    bind pip LogicTILE(01,06):OMUX26:I0 <= LogicTILE(01,06):alta_slice08:LutOut
  node LogicTILE(01,06):alta_slice08:LutOut (-1.80 +0.00)
    bind wire LogicTILE(01,06):alta_slice08:LutOut
-- 4 --
Routing arc 2 on net ctr[19] (5 arcs total):
  source ... LogicTILE(00,08):alta_slice14:Q
  sink ..... LogicTILE(00,08):alta_slice06:B
  total number of visited nodes: 1341
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice06:B (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice06:B <= LogicTILE(00,08):IMUX25:O0
  node LogicTILE(00,08):IMUX25 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX25:I24 <= LogicTILE(00,08):RMUX83:O0
  node LogicTILE(00,08):RMUX83 (-1.25 -1.10)
    bind pip LogicTILE(00,08):RMUX83:I2 <= LogicTILE(00,08):OMUX44:O0
  node LogicTILE(00,08):OMUX44 (-1.45 -0.20)
    bind pip LogicTILE(00,08):OMUX44:I1 <= LogicTILE(00,08):alta_slice14:Q
  node LogicTILE(00,08):alta_slice14:Q (-1.45 +0.00)
    bind wire LogicTILE(00,08):alta_slice14:Q
-- 5 --
Routing arc 3 on net $abc$512$new_n55_ (4 arcs total):
  source ... LogicTILE(00,08):alta_slice00:LutOut
  sink ..... LogicTILE(00,08):alta_slice12:A
  total number of visited nodes: 613
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice12:A (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice12:A <= LogicTILE(00,08):IMUX48:O0
  node LogicTILE(00,08):IMUX48 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX48:I0 <= LogicTILE(00,08):OMUX01:O0
  node LogicTILE(00,08):OMUX01 (-1.14 -1.00)
    bind pip LogicTILE(00,08):OMUX01:I0 <= LogicTILE(00,08):alta_slice00:LutOut
  node LogicTILE(00,08):alta_slice00:LutOut (-1.14 +0.00)
    bind wire LogicTILE(00,08):alta_slice00:LutOut
-- 6 --
Routing arc 0 on net ctr[25] (2 arcs total):
  source ... LogicTILE(02,06):alta_slice01:Q
  sink ..... LogicTILE(02,06):alta_slice01:B
  total number of visited nodes: 565
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,06):alta_slice01:B (+0.00 +0.00)
    bind pip LogicTILE(02,06):alta_slice01:B <= LogicTILE(02,06):IMUX05:O0
  node LogicTILE(02,06):IMUX05 (-0.15 -0.15)
    bind pip LogicTILE(02,06):IMUX05:I1 <= LogicTILE(02,06):OMUX04:O0
  node LogicTILE(02,06):OMUX04 (-1.10 -0.95)
    bind pip LogicTILE(02,06):OMUX04:I1 <= LogicTILE(02,06):alta_slice01:Q
  node LogicTILE(02,06):alta_slice01:Q (-1.10 +0.00)
    bind wire LogicTILE(02,06):alta_slice01:Q
-- 7 --
Routing arc 2 on net ctr[14] (3 arcs total):
  source ... LogicTILE(00,07):alta_slice12:Q
  sink ..... LogicTILE(00,07):alta_slice10:C
  total number of visited nodes: 327
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice10:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice10:C <= LogicTILE(00,07):IMUX42:O0
  node LogicTILE(00,07):IMUX42 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX42:I7 <= LogicTILE(00,07):OMUX37:O0
  node LogicTILE(00,07):OMUX37 (-1.01 -0.87)
    bind pip LogicTILE(00,07):OMUX37:I1 <= LogicTILE(00,07):alta_slice12:Q
  node LogicTILE(00,07):alta_slice12:Q (-1.01 +0.00)
    bind wire LogicTILE(00,07):alta_slice12:Q
-- 8 --
Routing arc 1 on net ctr[9] (2 arcs total):
  source ... LogicTILE(01,08):alta_slice03:Q
  sink ..... LogicTILE(01,08):alta_slice03:D
  total number of visited nodes: 87
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice03:D (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice03:D <= LogicTILE(01,08):IMUX15:O0
  node LogicTILE(01,08):IMUX15 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX15:I2 <= LogicTILE(01,08):OMUX10:O0
  node LogicTILE(01,08):OMUX10 (-0.69 -0.54)
    bind pip LogicTILE(01,08):OMUX10:I1 <= LogicTILE(01,08):alta_slice03:Q
  node LogicTILE(01,08):alta_slice03:Q (-0.69 +0.00)
    bind wire LogicTILE(01,08):alta_slice03:Q
-- 9 --
Routing arc 0 on net ctr[5] (3 arcs total):
  source ... LogicTILE(01,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice03:B
  total number of visited nodes: 507
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice03:B (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice03:B <= LogicTILE(01,07):IMUX13:O0
  node LogicTILE(01,07):IMUX13 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX13:I8 <= LogicTILE(01,07):OMUX46:O0
  node LogicTILE(01,07):OMUX46 (-1.10 -0.95)
    bind pip LogicTILE(01,07):OMUX46:I1 <= LogicTILE(01,07):alta_slice15:Q
  node LogicTILE(01,07):alta_slice15:Q (-1.10 +0.00)
    bind wire LogicTILE(01,07):alta_slice15:Q
-- 10 --
Routing arc 23 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,07):alta_slice09:C
  total number of visited nodes: 11379
  final route delay:       2.33
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice09:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice09:C <= LogicTILE(00,07):IMUX38:O0
  node LogicTILE(00,07):IMUX38 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX38:I23 <= LogicTILE(00,07):RMUX76:O0
  node LogicTILE(00,07):RMUX76 (-1.16 -1.01)
    bind pip LogicTILE(00,07):RMUX76:I13 <= LogicTILE(00,06):RMUX69:O0
  node LogicTILE(00,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):RMUX63 (-1.93 -0.34)
  node LogicTILE(01,06):OMUX26 (-2.13 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-2.13 +0.00)
-- 11 --
Routing arc 25 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,08):alta_slice03:D
  total number of visited nodes: 5601
  final route delay:       2.04
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice03:D (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice03:D <= LogicTILE(00,08):IMUX15:O0
  node LogicTILE(00,08):IMUX15 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX15:I23 <= LogicTILE(00,08):RMUX77:O0
  node LogicTILE(00,08):RMUX77 (-0.84 -0.69)
    bind pip LogicTILE(00,08):RMUX77:I14 <= LogicTILE(00,06):RMUX69:O0
  node LogicTILE(00,06):RMUX69 (-1.20 -0.37)
  node LogicTILE(01,06):RMUX63 (-1.54 -0.34)
  node LogicTILE(01,06):OMUX26 (-1.74 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.74 +0.00)
-- 12 --
Routing arc 0 on net $abc$512$new_n58_ (4 arcs total):
  source ... LogicTILE(01,08):alta_slice07:LutOut
  sink ..... LogicTILE(00,07):alta_slice00:A
  total number of visited nodes: 12135
  final route delay:       2.46
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice00:A <= LogicTILE(00,07):IMUX00:O0
  node LogicTILE(00,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX00:I9 <= LogicTILE(01,07):RMUX00:O0
  node LogicTILE(01,07):RMUX00 (-1.20 -1.05)
    bind pip LogicTILE(01,07):RMUX00:I17 <= LogicTILE(01,08):RMUX73:O0
  node LogicTILE(01,08):RMUX73 (-1.62 -0.43)
    bind pip LogicTILE(01,08):RMUX73:I5 <= LogicTILE(02,08):RMUX43:O0
  node LogicTILE(02,08):RMUX43 (-1.97 -0.34)
    bind pip LogicTILE(02,08):RMUX43:I3 <= LogicTILE(01,08):OMUX21:O0
  node LogicTILE(01,08):OMUX21 (-2.26 -0.29)
    bind pip LogicTILE(01,08):OMUX21:I0 <= LogicTILE(01,08):alta_slice07:LutOut
  node LogicTILE(01,08):alta_slice07:LutOut (-2.26 +0.00)
    bind wire LogicTILE(01,08):alta_slice07:LutOut
-- 13 --
Routing arc 1 on net ctr[23] (4 arcs total):
  source ... LogicTILE(02,07):alta_slice08:Q
  sink ..... LogicTILE(02,07):alta_slice04:C
  total number of visited nodes: 323
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice04:C (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice04:C <= LogicTILE(02,07):IMUX18:O0
  node LogicTILE(02,07):IMUX18 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX18:I5 <= LogicTILE(02,07):OMUX25:O0
  node LogicTILE(02,07):OMUX25 (-1.01 -0.87)
    bind pip LogicTILE(02,07):OMUX25:I1 <= LogicTILE(02,07):alta_slice08:Q
  node LogicTILE(02,07):alta_slice08:Q (-1.01 +0.00)
    bind wire LogicTILE(02,07):alta_slice08:Q
-- 14 --
Routing arc 23 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(02,07):ClkMUX08
  total number of visited nodes: 17215
  final route delay:       2.56
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):ClkMUX08 (+0.00 +0.00)
    bind pip LogicTILE(02,07):ClkMUX08:I0 <= LogicTILE(02,07):alta_clkenctrl00:ClkOut
  node LogicTILE(02,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
    bind pip LogicTILE(02,07):alta_clkenctrl00:ClkIn <= LogicTILE(02,07):alta_clkenctrl00:ClkOut
  node LogicTILE(02,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
    bind pip LogicTILE(02,07):alta_clkenctrl00:ClkIn <= LogicTILE(02,07):TileClkMUX00:O0
  node LogicTILE(02,07):TileClkMUX00 (-0.51 -0.37)
    bind pip LogicTILE(02,07):TileClkMUX00:I1 <= LogicTILE(02,07):CtrlMUX00:O0
  node LogicTILE(02,07):CtrlMUX00 (-1.20 -0.69)
    bind pip LogicTILE(02,07):CtrlMUX00:I12 <= BramTILE(03,07):RMUX48:O0
  node BramTILE(03,07):RMUX48 (-1.49 -0.29)
    bind pip BramTILE(03,07):RMUX48:I5 <= LogicTILE(04,07):RMUX13:O0
  node LogicTILE(04,07):RMUX13 (-1.83 -0.34)
    bind pip LogicTILE(04,07):RMUX13:I18 <= IOTILE(04,09):InputMUX01:O0
  node IOTILE(04,09):InputMUX01 (-2.15 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-2.15 +0.00)
-- 15 --
Routing arc 2 on net ctr[22] (5 arcs total):
  source ... LogicTILE(01,08):alta_slice00:Q
  sink ..... LogicTILE(02,07):alta_slice04:B
  total number of visited nodes: 6095
  final route delay:       1.97
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice04:B (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice04:B <= LogicTILE(02,07):IMUX17:O0
  node LogicTILE(02,07):IMUX17 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX17:I17 <= LogicTILE(02,07):RMUX41:O0
  node LogicTILE(02,07):RMUX41 (-1.25 -1.10)
    bind pip LogicTILE(02,07):RMUX41:I17 <= LogicTILE(02,08):RMUX07:O0
  node LogicTILE(02,08):RMUX07 (-1.68 -0.43)
    bind pip LogicTILE(02,08):RMUX07:I0 <= LogicTILE(01,08):OMUX00:O0
  node LogicTILE(01,08):OMUX00 (-1.77 -0.09)
    bind pip LogicTILE(01,08):OMUX00:I1 <= LogicTILE(01,08):alta_slice00:Q
  node LogicTILE(01,08):alta_slice00:Q (-1.77 +0.00)
    bind wire LogicTILE(01,08):alta_slice00:Q
-- 16 --
Routing arc 0 on net ctr[20] (4 arcs total):
  source ... LogicTILE(00,08):alta_slice10:Q
  sink ..... LogicTILE(00,08):alta_slice10:C
  total number of visited nodes: 283
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice10:C (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice10:C <= LogicTILE(00,08):IMUX42:O0
  node LogicTILE(00,08):IMUX42 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX42:I5 <= LogicTILE(00,08):OMUX31:O0
  node LogicTILE(00,08):OMUX31 (-1.01 -0.87)
    bind pip LogicTILE(00,08):OMUX31:I1 <= LogicTILE(00,08):alta_slice10:Q
  node LogicTILE(00,08):alta_slice10:Q (-1.01 +0.00)
    bind wire LogicTILE(00,08):alta_slice10:Q
-- 17 --
Routing arc 2 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_ (4 arcs total):
  source ... LogicTILE(01,07):alta_slice06:LutOut
  sink ..... LogicTILE(01,07):alta_slice15:A
  total number of visited nodes: 671
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice15:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice15:A <= LogicTILE(01,07):IMUX60:O0
  node LogicTILE(01,07):IMUX60 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX60:I3 <= LogicTILE(01,07):OMUX19:O0
  node LogicTILE(01,07):OMUX19 (-1.14 -1.00)
    bind pip LogicTILE(01,07):OMUX19:I0 <= LogicTILE(01,07):alta_slice06:LutOut
  node LogicTILE(01,07):alta_slice06:LutOut (-1.14 +0.00)
    bind wire LogicTILE(01,07):alta_slice06:LutOut
-- 18 --
Routing arc 0 on net ctr[6] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice12:Q
  sink ..... LogicTILE(01,07):alta_slice03:D
  total number of visited nodes: 433
  final route delay:       1.03
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice03:D (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice03:D <= LogicTILE(01,07):IMUX15:O0
  node LogicTILE(01,07):IMUX15 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX15:I26 <= LogicTILE(01,07):RMUX95:O0
  node LogicTILE(01,07):RMUX95 (-0.84 -0.69)
    bind pip LogicTILE(01,07):RMUX95:I0 <= LogicTILE(01,07):OMUX38:O0
  node LogicTILE(01,07):OMUX38 (-1.03 -0.20)
    bind pip LogicTILE(01,07):OMUX38:I1 <= LogicTILE(01,07):alta_slice12:Q
  node LogicTILE(01,07):alta_slice12:Q (-1.03 +0.00)
    bind wire LogicTILE(01,07):alta_slice12:Q
-- 19 --
Routing arc 22 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,07):alta_slice12:D
  total number of visited nodes: 5643
  final route delay:       2.00
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice12:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice12:D <= LogicTILE(00,07):IMUX51:O0
  node LogicTILE(00,07):IMUX51 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX51:I23 <= LogicTILE(00,07):RMUX77:O0
  node LogicTILE(00,07):RMUX77 (-0.84 -0.69)
  node LogicTILE(00,06):RMUX69 (-1.26 -0.43)
  node LogicTILE(01,06):RMUX63 (-1.60 -0.34)
  node LogicTILE(01,06):OMUX26 (-1.80 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.80 +0.00)
-- 20 --
Routing arc 10 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,07):ClkMUX08
  total number of visited nodes: 15885
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):ClkMUX08 (+0.00 +0.00)
    bind pip LogicTILE(00,07):ClkMUX08:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
    bind pip LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
    bind pip LogicTILE(00,07):alta_clkenctrl00:ClkIn <= LogicTILE(00,07):TileClkMUX00:O0
  node LogicTILE(00,07):TileClkMUX00 (-0.51 -0.37)
    bind pip LogicTILE(00,07):TileClkMUX00:I1 <= LogicTILE(00,07):CtrlMUX00:O0
  node LogicTILE(00,07):CtrlMUX00 (-1.20 -0.69)
    bind pip LogicTILE(00,07):CtrlMUX00:I17 <= LogicTILE(00,07):RMUX10:O0
  node LogicTILE(00,07):RMUX10 (-1.58 -0.38)
    bind pip LogicTILE(00,07):RMUX10:I8 <= LogicTILE(04,07):RMUX03:O0
  node LogicTILE(04,07):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-1.99 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-1.99 +0.00)
-- 21 --
Routing arc 0 on net ctr[23] (4 arcs total):
  source ... LogicTILE(02,07):alta_slice08:Q
  sink ..... LogicTILE(02,07):alta_slice08:C
  total number of visited nodes: 315
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice08:C (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice08:C <= LogicTILE(02,07):IMUX34:O0
  node LogicTILE(02,07):IMUX34 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX34:I4 <= LogicTILE(02,07):OMUX25:O0
  node LogicTILE(02,07):OMUX25 (-1.01 -0.87)
  node LogicTILE(02,07):alta_slice08:Q (-1.01 +0.00)
-- 22 --
Routing arc 9 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice00:D
  total number of visited nodes: 2261
  final route delay:       1.56
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:D (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:D <= LogicTILE(01,07):IMUX03:O0
  node LogicTILE(01,07):IMUX03 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX03:I23 <= LogicTILE(01,07):RMUX77:O0
  node LogicTILE(01,07):RMUX77 (-0.84 -0.69)
    bind pip LogicTILE(01,07):RMUX77:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.26 -0.43)
    bind pip LogicTILE(01,06):RMUX69:I0 <= LogicTILE(01,06):OMUX26:O0
  node LogicTILE(01,06):OMUX26 (-1.46 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.46 +0.00)
-- 23 --
Routing arc 15 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,07):ClkMUX10
  total number of visited nodes: 15169
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):ClkMUX10 (+0.00 +0.00)
    bind pip LogicTILE(00,07):ClkMUX10:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,07):RMUX10 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-1.99 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-1.99 +0.00)
-- 24 --
Routing arc 0 on net ctr[14] (3 arcs total):
  source ... LogicTILE(00,07):alta_slice12:Q
  sink ..... LogicTILE(00,07):alta_slice06:D
  total number of visited nodes: 429
  final route delay:       1.03
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice06:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice06:D <= LogicTILE(00,07):IMUX27:O0
  node LogicTILE(00,07):IMUX27 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX27:I26 <= LogicTILE(00,07):RMUX95:O0
  node LogicTILE(00,07):RMUX95 (-0.84 -0.69)
    bind pip LogicTILE(00,07):RMUX95:I0 <= LogicTILE(00,07):OMUX38:O0
  node LogicTILE(00,07):OMUX38 (-1.03 -0.20)
    bind pip LogicTILE(00,07):OMUX38:I1 <= LogicTILE(00,07):alta_slice12:Q
  node LogicTILE(00,07):alta_slice12:Q (-1.03 +0.00)
-- 25 --
Routing arc 4 on net ctr[19] (5 arcs total):
  source ... LogicTILE(00,08):alta_slice14:Q
  sink ..... IOTILE(01,09):IOMUX03
  total number of visited nodes: 77
  final route delay:       1.60
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node IOTILE(01,09):IOMUX03 (+0.00 +0.00)
    bind pip IOTILE(01,09):IOMUX03:I4 <= IOTILE(01,09):RMUX16:O0
  node IOTILE(01,09):RMUX16 (-0.88 -0.88)
    bind pip IOTILE(01,09):RMUX16:I0 <= LogicTILE(01,08):RMUX85:O0
  node LogicTILE(01,08):RMUX85 (-1.30 -0.43)
    bind pip LogicTILE(01,08):RMUX85:I2 <= LogicTILE(00,08):OMUX42:O0
  node LogicTILE(00,08):OMUX42 (-1.40 -0.09)
    bind pip LogicTILE(00,08):OMUX42:I1 <= LogicTILE(00,08):alta_slice14:Q
  node LogicTILE(00,08):alta_slice14:Q (-1.40 +0.00)
-- 26 --
Routing arc 8 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,08):ClkMUX01
  total number of visited nodes: 12935
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):ClkMUX01 (+0.00 +0.00)
    bind pip LogicTILE(01,08):ClkMUX01:I1 <= LogicTILE(01,08):alta_clkenctrl01:ClkOut
  node LogicTILE(01,08):alta_clkenctrl01:ClkOut (-0.14 -0.14)
    bind pip LogicTILE(01,08):alta_clkenctrl01:ClkIn <= LogicTILE(01,08):alta_clkenctrl01:ClkOut
  node LogicTILE(01,08):alta_clkenctrl01:ClkIn (-0.14 +0.00)
    bind pip LogicTILE(01,08):alta_clkenctrl01:ClkIn <= LogicTILE(01,08):TileClkMUX01:O0
  node LogicTILE(01,08):TileClkMUX01 (-0.51 -0.37)
    bind pip LogicTILE(01,08):TileClkMUX01:I2 <= LogicTILE(01,08):CtrlMUX03:O0
  node LogicTILE(01,08):CtrlMUX03 (-1.20 -0.69)
    bind pip LogicTILE(01,08):CtrlMUX03:I17 <= LogicTILE(01,08):RMUX11:O0
  node LogicTILE(01,08):RMUX11 (-1.58 -0.38)
    bind pip LogicTILE(01,08):RMUX11:I7 <= LogicTILE(04,08):RMUX03:O0
  node LogicTILE(04,08):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.12 -0.36)
  node IOTILE(04,09):alta_ioreg00 (-2.12 +0.00)
-- 27 --
Routing arc 3 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_ (4 arcs total):
  source ... LogicTILE(01,07):alta_slice03:LutOut
  sink ..... LogicTILE(01,08):alta_slice03:A
  total number of visited nodes: 6925
  final route delay:       2.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice03:A (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice03:A <= LogicTILE(01,08):IMUX12:O0
  node LogicTILE(01,08):IMUX12 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX12:I16 <= LogicTILE(01,08):RMUX34:O0
  node LogicTILE(01,08):RMUX34 (-1.29 -1.14)
    bind pip LogicTILE(01,08):RMUX34:I13 <= LogicTILE(01,07):RMUX09:O0
  node LogicTILE(01,07):RMUX09 (-1.72 -0.43)
    bind pip LogicTILE(01,07):RMUX09:I3 <= LogicTILE(01,07):OMUX11:O0
  node LogicTILE(01,07):OMUX11 (-1.92 -0.20)
    bind pip LogicTILE(01,07):OMUX11:I0 <= LogicTILE(01,07):alta_slice03:LutOut
  node LogicTILE(01,07):alta_slice03:LutOut (-1.92 +0.00)
    bind wire LogicTILE(01,07):alta_slice03:LutOut
-- 28 --
Routing arc 21 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,08):ClkMUX06
  total number of visited nodes: 11203
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):ClkMUX06 (+0.00 +0.00)
    bind pip LogicTILE(00,08):ClkMUX06:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut
  node LogicTILE(00,08):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,08):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,08):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,08):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,08):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,08):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-2.02 -0.36)
  node IOTILE(04,09):alta_ioreg00 (-2.02 +0.00)
-- 29 --
Routing arc 1 on net ctr[14] (3 arcs total):
  source ... LogicTILE(00,07):alta_slice12:Q
  sink ..... LogicTILE(00,07):alta_slice12:C
  total number of visited nodes: 319
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice12:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice12:C <= LogicTILE(00,07):IMUX50:O0
  node LogicTILE(00,07):IMUX50 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX50:I6 <= LogicTILE(00,07):OMUX37:O0
  node LogicTILE(00,07):OMUX37 (-1.01 -0.87)
  node LogicTILE(00,07):alta_slice12:Q (-1.01 +0.00)
-- 30 --
Routing arc 0 on net ctr[24] (3 arcs total):
  source ... LogicTILE(02,07):alta_slice04:Q
  sink ..... LogicTILE(02,07):alta_slice04:D
  total number of visited nodes: 71
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice04:D (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice04:D <= LogicTILE(02,07):IMUX19:O0
  node LogicTILE(02,07):IMUX19 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX19:I2 <= LogicTILE(02,07):OMUX13:O0
  node LogicTILE(02,07):OMUX13 (-0.69 -0.54)
    bind pip LogicTILE(02,07):OMUX13:I1 <= LogicTILE(02,07):alta_slice04:Q
  node LogicTILE(02,07):alta_slice04:Q (-0.69 +0.00)
    bind wire LogicTILE(02,07):alta_slice04:Q
-- 31 --
Routing arc 1 on net ctr[13] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice01:Q
  sink ..... LogicTILE(00,07):alta_slice01:B
  total number of visited nodes: 515
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice01:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice01:B <= LogicTILE(00,07):IMUX05:O0
  node LogicTILE(00,07):IMUX05 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX05:I1 <= LogicTILE(00,07):OMUX04:O0
  node LogicTILE(00,07):OMUX04 (-1.10 -0.95)
    bind pip LogicTILE(00,07):OMUX04:I1 <= LogicTILE(00,07):alta_slice01:Q
  node LogicTILE(00,07):alta_slice01:Q (-1.10 +0.00)
    bind wire LogicTILE(00,07):alta_slice01:Q
-- 32 --
Routing arc 0 on net $abc$512$new_n56_ (4 arcs total):
  source ... LogicTILE(00,07):alta_slice06:LutOut
  sink ..... LogicTILE(00,08):alta_slice00:A
  total number of visited nodes: 5429
  final route delay:       2.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice00:A <= LogicTILE(00,08):IMUX00:O0
  node LogicTILE(00,08):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX00:I14 <= LogicTILE(00,08):RMUX22:O0
  node LogicTILE(00,08):RMUX22 (-1.29 -1.14)
    bind pip LogicTILE(00,08):RMUX22:I13 <= LogicTILE(00,07):RMUX25:O0
  node LogicTILE(00,07):RMUX25 (-1.72 -0.43)
    bind pip LogicTILE(00,07):RMUX25:I2 <= LogicTILE(00,07):OMUX20:O0
  node LogicTILE(00,07):OMUX20 (-1.92 -0.20)
    bind pip LogicTILE(00,07):OMUX20:I0 <= LogicTILE(00,07):alta_slice06:LutOut
  node LogicTILE(00,07):alta_slice06:LutOut (-1.92 +0.00)
    bind wire LogicTILE(00,07):alta_slice06:LutOut
-- 33 --
Routing arc 12 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,07):ClkMUX14
  total number of visited nodes: 15183
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):ClkMUX14 (+0.00 +0.00)
    bind pip LogicTILE(00,07):ClkMUX14:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,07):RMUX10 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-1.99 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-1.99 +0.00)
-- 34 --
Routing arc 8 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice00:C
  total number of visited nodes: 5171
  final route delay:       1.89
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:C <= LogicTILE(01,07):IMUX02:O0
  node LogicTILE(01,07):IMUX02 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX02:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    bind pip LogicTILE(01,07):RMUX76:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 35 --
Routing arc 1 on net ctr[22] (5 arcs total):
  source ... LogicTILE(01,08):alta_slice00:Q
  sink ..... LogicTILE(02,07):alta_slice08:B
  total number of visited nodes: 6015
  final route delay:       1.97
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice08:B (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice08:B <= LogicTILE(02,07):IMUX33:O0
  node LogicTILE(02,07):IMUX33 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX33:I17 <= LogicTILE(02,07):RMUX41:O0
  node LogicTILE(02,07):RMUX41 (-1.25 -1.10)
  node LogicTILE(02,08):RMUX07 (-1.68 -0.43)
  node LogicTILE(01,08):OMUX00 (-1.77 -0.09)
  node LogicTILE(01,08):alta_slice00:Q (-1.77 +0.00)
-- 36 --
Routing arc 3 on net ctr[10] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice08:Q
  sink ..... LogicTILE(00,07):alta_slice14:C
  total number of visited nodes: 297
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice14:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice14:C <= LogicTILE(00,07):IMUX58:O0
  node LogicTILE(00,07):IMUX58 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX58:I4 <= LogicTILE(00,07):OMUX25:O0
  node LogicTILE(00,07):OMUX25 (-1.01 -0.87)
    bind pip LogicTILE(00,07):OMUX25:I1 <= LogicTILE(00,07):alta_slice08:Q
  node LogicTILE(00,07):alta_slice08:Q (-1.01 +0.00)
    bind wire LogicTILE(00,07):alta_slice08:Q
-- 37 --
Routing arc 12 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:D
  total number of visited nodes: 2151
  final route delay:       1.56
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:D (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:D <= LogicTILE(01,07):IMUX07:O0
  node LogicTILE(01,07):IMUX07 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX07:I23 <= LogicTILE(01,07):RMUX77:O0
  node LogicTILE(01,07):RMUX77 (-0.84 -0.69)
  node LogicTILE(01,06):RMUX69 (-1.26 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.46 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.46 +0.00)
-- 38 --
Routing arc 16 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,08):alta_slice01:D
  total number of visited nodes: 2179
  final route delay:       1.60
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice01:D (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice01:D <= LogicTILE(01,08):IMUX07:O0
  node LogicTILE(01,08):IMUX07 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX07:I23 <= LogicTILE(01,08):RMUX77:O0
  node LogicTILE(01,08):RMUX77 (-0.84 -0.69)
    bind pip LogicTILE(01,08):RMUX77:I14 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.20 -0.37)
  node LogicTILE(01,06):OMUX26 (-1.40 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.40 +0.00)
-- 39 --
Routing arc 24 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(02,07):ClkMUX04
  total number of visited nodes: 16329
  final route delay:       2.56
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):ClkMUX04 (+0.00 +0.00)
    bind pip LogicTILE(02,07):ClkMUX04:I0 <= LogicTILE(02,07):alta_clkenctrl00:ClkOut
  node LogicTILE(02,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(02,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(02,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(02,07):CtrlMUX00 (-1.20 -0.69)
  node BramTILE(03,07):RMUX48 (-1.49 -0.29)
  node LogicTILE(04,07):RMUX13 (-1.83 -0.34)
  node IOTILE(04,09):InputMUX01 (-2.15 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-2.15 +0.00)
-- 40 --
Routing arc 3 on net ctr[19] (5 arcs total):
  source ... LogicTILE(00,08):alta_slice14:Q
  sink ..... LogicTILE(00,08):alta_slice12:B
  total number of visited nodes: 1327
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice12:B (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice12:B <= LogicTILE(00,08):IMUX49:O0
  node LogicTILE(00,08):IMUX49 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX49:I24 <= LogicTILE(00,08):RMUX83:O0
  node LogicTILE(00,08):RMUX83 (-1.25 -1.10)
  node LogicTILE(00,08):OMUX44 (-1.45 -0.20)
  node LogicTILE(00,08):alta_slice14:Q (-1.45 +0.00)
-- 41 --
Routing arc 1 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_ (4 arcs total):
  source ... LogicTILE(00,08):alta_slice12:LutOut
  sink ..... LogicTILE(02,07):alta_slice08:A
  total number of visited nodes: 15107
  final route delay:       2.45
  final route penalty:     0.01
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice08:A (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice08:A <= LogicTILE(02,07):IMUX32:O0
  node LogicTILE(02,07):IMUX32 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX32:I13 <= LogicTILE(02,07):RMUX16:O0
  node LogicTILE(02,07):RMUX16 (-1.29 -1.14)
    bind pip LogicTILE(02,07):RMUX16:I9 <= LogicTILE(01,07):RMUX01:O0
  node LogicTILE(01,07):RMUX01 (-1.63 -0.34)
    bind pip LogicTILE(01,07):RMUX01:I17 <= LogicTILE(01,08):RMUX73:O0
  node LogicTILE(01,08):RMUX73 (-2.06 -0.43)
    ripup wire LogicTILE(01,08):RMUX73
      unbind wire LogicTILE(01,08):RMUX73
    bind pip LogicTILE(01,08):RMUX73:I0 <= LogicTILE(00,08):OMUX36:O0
  node LogicTILE(00,08):OMUX36 (-2.15 -0.09)
    bind pip LogicTILE(00,08):OMUX36:I0 <= LogicTILE(00,08):alta_slice12:LutOut
  node LogicTILE(00,08):alta_slice12:LutOut (-2.15 +0.00)
    bind wire LogicTILE(00,08):alta_slice12:LutOut
-- 42 --
Routing arc 3 on net $abc$512$new_n56_ (4 arcs total):
  source ... LogicTILE(00,07):alta_slice06:LutOut
  sink ..... LogicTILE(00,08):alta_slice11:A
  total number of visited nodes: 5141
  final route delay:       2.01
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice11:A (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice11:A <= LogicTILE(00,08):IMUX44:O0
  node LogicTILE(00,08):IMUX44 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX44:I14 <= LogicTILE(00,08):RMUX22:O0
  node LogicTILE(00,08):RMUX22 (-1.29 -1.14)
  node LogicTILE(00,07):RMUX25 (-1.72 -0.43)
  node LogicTILE(00,07):OMUX20 (-1.92 -0.20)
  node LogicTILE(00,07):alta_slice06:LutOut (-1.92 +0.00)
-- 43 --
Routing arc 1 on net ctr[17] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice03:Q
  sink ..... LogicTILE(00,08):alta_slice03:C
  total number of visited nodes: 341
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice03:C (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice03:C <= LogicTILE(00,08):IMUX14:O0
  node LogicTILE(00,08):IMUX14 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX14:I2 <= LogicTILE(00,08):OMUX10:O0
  node LogicTILE(00,08):OMUX10 (-1.01 -0.87)
    bind pip LogicTILE(00,08):OMUX10:I1 <= LogicTILE(00,08):alta_slice03:Q
  node LogicTILE(00,08):alta_slice03:Q (-1.01 +0.00)
    bind wire LogicTILE(00,08):alta_slice03:Q
-- 44 --
Routing arc 0 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_ (4 arcs total):
  source ... LogicTILE(01,07):alta_slice06:LutOut
  sink ..... LogicTILE(01,07):alta_slice03:A
  total number of visited nodes: 647
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice03:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice03:A <= LogicTILE(01,07):IMUX12:O0
  node LogicTILE(01,07):IMUX12 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX12:I4 <= LogicTILE(01,07):OMUX19:O0
  node LogicTILE(01,07):OMUX19 (-1.14 -1.00)
  node LogicTILE(01,07):alta_slice06:LutOut (-1.14 +0.00)
-- 45 --
Routing arc 0 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,07):ClkMUX15
  total number of visited nodes: 15185
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):ClkMUX15 (+0.00 +0.00)
    bind pip LogicTILE(00,07):ClkMUX15:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,07):RMUX10 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-1.99 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-1.99 +0.00)
-- 46 --
Routing arc 14 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,07):ClkMUX12
  total number of visited nodes: 15173
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):ClkMUX12 (+0.00 +0.00)
    bind pip LogicTILE(00,07):ClkMUX12:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,07):RMUX10 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-1.99 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-1.99 +0.00)
-- 47 --
Routing arc 2 on net ctr[18] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice11:Q
  sink ..... IOTILE(02,09):IOMUX00
  total number of visited nodes: 701
  final route delay:       2.04
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node IOTILE(02,09):IOMUX00 (+0.00 +0.00)
    bind pip IOTILE(02,09):IOMUX00:I2 <= IOTILE(02,09):RMUX08:O0
  node IOTILE(02,09):RMUX08 (-0.88 -0.88)
    bind pip IOTILE(02,09):RMUX08:I0 <= LogicTILE(02,08):RMUX55:O0
  node LogicTILE(02,08):RMUX55 (-1.30 -0.43)
    bind pip LogicTILE(02,08):RMUX55:I9 <= LogicTILE(01,08):RMUX61:O0
  node LogicTILE(01,08):RMUX61 (-1.64 -0.34)
    bind pip LogicTILE(01,08):RMUX61:I3 <= LogicTILE(00,08):OMUX33:O0
  node LogicTILE(00,08):OMUX33 (-1.74 -0.09)
    bind pip LogicTILE(00,08):OMUX33:I1 <= LogicTILE(00,08):alta_slice11:Q
  node LogicTILE(00,08):alta_slice11:Q (-1.74 +0.00)
    bind wire LogicTILE(00,08):alta_slice11:Q
-- 48 --
Routing arc 1 on net ctr[1] (4 arcs total):
  source ... LogicTILE(01,07):alta_slice00:Q
  sink ..... LogicTILE(01,07):alta_slice00:B
  total number of visited nodes: 515
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:B (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:B <= LogicTILE(01,07):IMUX01:O0
  node LogicTILE(01,07):IMUX01 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX01:I0 <= LogicTILE(01,07):OMUX01:O0
  node LogicTILE(01,07):OMUX01 (-1.10 -0.95)
    bind pip LogicTILE(01,07):OMUX01:I1 <= LogicTILE(01,07):alta_slice00:Q
  node LogicTILE(01,07):alta_slice00:Q (-1.10 +0.00)
    bind wire LogicTILE(01,07):alta_slice00:Q
-- 49 --
Routing arc 6 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(02,06):alta_slice01:C
  total number of visited nodes: 1259
  final route delay:       1.36
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,06):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(02,06):alta_slice01:C <= LogicTILE(02,06):IMUX06:O0
  node LogicTILE(02,06):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(02,06):IMUX06:I21 <= LogicTILE(02,06):RMUX64:O0
  node LogicTILE(02,06):RMUX64 (-1.16 -1.01)
    bind pip LogicTILE(02,06):RMUX64:I0 <= LogicTILE(01,06):OMUX24:O0
  node LogicTILE(01,06):OMUX24 (-1.25 -0.09)
    bind pip LogicTILE(01,06):OMUX24:I0 <= LogicTILE(01,06):alta_slice08:LutOut
  node LogicTILE(01,06):alta_slice08:LutOut (-1.25 +0.00)
-- 50 --
Routing arc 2 on net ctr[17] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice03:Q
  sink ..... LogicTILE(00,08):alta_slice11:B
  total number of visited nodes: 461
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice11:B (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice11:B <= LogicTILE(00,08):IMUX45:O0
  node LogicTILE(00,08):IMUX45 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX45:I1 <= LogicTILE(00,08):OMUX10:O0
  node LogicTILE(00,08):OMUX10 (-1.10 -0.95)
  node LogicTILE(00,08):alta_slice03:Q (-1.10 +0.00)
-- 51 --
Routing arc 2 on net ctr[11] (3 arcs total):
  source ... LogicTILE(00,07):alta_slice13:Q
  sink ..... LogicTILE(00,07):alta_slice14:B
  total number of visited nodes: 519
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice14:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice14:B <= LogicTILE(00,07):IMUX57:O0
  node LogicTILE(00,07):IMUX57 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX57:I6 <= LogicTILE(00,07):OMUX40:O0
  node LogicTILE(00,07):OMUX40 (-1.10 -0.95)
    bind pip LogicTILE(00,07):OMUX40:I1 <= LogicTILE(00,07):alta_slice13:Q
  node LogicTILE(00,07):alta_slice13:Q (-1.10 +0.00)
    bind wire LogicTILE(00,07):alta_slice13:Q
-- 52 --
Routing arc 21 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,07):alta_slice01:D
  total number of visited nodes: 5733
  final route delay:       2.00
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice01:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice01:D <= LogicTILE(00,07):IMUX07:O0
  node LogicTILE(00,07):IMUX07 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX07:I23 <= LogicTILE(00,07):RMUX77:O0
  node LogicTILE(00,07):RMUX77 (-0.84 -0.69)
  node LogicTILE(00,06):RMUX69 (-1.26 -0.43)
  node LogicTILE(01,06):RMUX63 (-1.60 -0.34)
  node LogicTILE(01,06):OMUX26 (-1.80 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.80 +0.00)
-- 53 --
Routing arc 0 on net ctr[10] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice08:Q
  sink ..... LogicTILE(00,07):alta_slice00:C
  total number of visited nodes: 307
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice00:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice00:C <= LogicTILE(00,07):IMUX02:O0
  node LogicTILE(00,07):IMUX02 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX02:I5 <= LogicTILE(00,07):OMUX25:O0
  node LogicTILE(00,07):OMUX25 (-1.01 -0.87)
  node LogicTILE(00,07):alta_slice08:Q (-1.01 +0.00)
-- 54 --
Routing arc 18 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,08):ClkMUX11
  total number of visited nodes: 11193
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):ClkMUX11 (+0.00 +0.00)
    bind pip LogicTILE(00,08):ClkMUX11:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut
  node LogicTILE(00,08):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,08):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,08):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,08):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,08):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,08):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-2.02 -0.36)
  node IOTILE(04,09):alta_ioreg00 (-2.02 +0.00)
-- 55 --
Routing arc 5 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,07):ClkMUX15
  total number of visited nodes: 16727
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):ClkMUX15 (+0.00 +0.00)
    bind pip LogicTILE(01,07):ClkMUX15:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut
  node LogicTILE(01,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(01,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(01,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(01,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(01,07):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.09 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-2.09 +0.00)
-- 56 --
Routing arc 1 on net ctr[19] (5 arcs total):
  source ... LogicTILE(00,08):alta_slice14:Q
  sink ..... LogicTILE(00,08):alta_slice10:B
  total number of visited nodes: 1339
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice10:B (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice10:B <= LogicTILE(00,08):IMUX41:O0
  node LogicTILE(00,08):IMUX41 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX41:I24 <= LogicTILE(00,08):RMUX83:O0
  node LogicTILE(00,08):RMUX83 (-1.25 -1.10)
  node LogicTILE(00,08):OMUX44 (-1.45 -0.20)
  node LogicTILE(00,08):alta_slice14:Q (-1.45 +0.00)
-- 57 --
Routing arc 2 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,08):alta_slice10:D
  total number of visited nodes: 5491
  final route delay:       2.04
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice10:D (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice10:D <= LogicTILE(00,08):IMUX43:O0
  node LogicTILE(00,08):IMUX43 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX43:I23 <= LogicTILE(00,08):RMUX77:O0
  node LogicTILE(00,08):RMUX77 (-0.84 -0.69)
  node LogicTILE(00,06):RMUX69 (-1.20 -0.37)
  node LogicTILE(01,06):RMUX63 (-1.54 -0.34)
  node LogicTILE(01,06):OMUX26 (-1.74 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.74 +0.00)
-- 58 --
Routing arc 1 on net ctr[5] (3 arcs total):
  source ... LogicTILE(01,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice15:C
  total number of visited nodes: 427
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice15:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice15:C <= LogicTILE(01,07):IMUX62:O0
  node LogicTILE(01,07):IMUX62 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX62:I8 <= LogicTILE(01,07):OMUX46:O0
  node LogicTILE(01,07):OMUX46 (-1.01 -0.87)
  node LogicTILE(01,07):alta_slice15:Q (-1.01 +0.00)
-- 59 --
Routing arc 16 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,07):ClkMUX09
  total number of visited nodes: 15171
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):ClkMUX09 (+0.00 +0.00)
    bind pip LogicTILE(00,07):ClkMUX09:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,07):RMUX10 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-1.99 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-1.99 +0.00)
-- 60 --
Routing arc 0 on net ctr[22] (5 arcs total):
  source ... LogicTILE(01,08):alta_slice00:Q
  sink ..... LogicTILE(01,08):alta_slice00:B
  total number of visited nodes: 493
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice00:B (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice00:B <= LogicTILE(01,08):IMUX01:O0
  node LogicTILE(01,08):IMUX01 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX01:I0 <= LogicTILE(01,08):OMUX01:O0
  node LogicTILE(01,08):OMUX01 (-1.10 -0.95)
    bind pip LogicTILE(01,08):OMUX01:I1 <= LogicTILE(01,08):alta_slice00:Q
  node LogicTILE(01,08):alta_slice00:Q (-1.10 +0.00)
-- 61 --
Routing arc 2 on net ctr[7] (4 arcs total):
  source ... LogicTILE(01,08):alta_slice14:Q
  sink ..... LogicTILE(01,08):alta_slice01:B
  total number of visited nodes: 1477
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice01:B (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice01:B <= LogicTILE(01,08):IMUX05:O0
  node LogicTILE(01,08):IMUX05 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX05:I24 <= LogicTILE(01,08):RMUX83:O0
  node LogicTILE(01,08):RMUX83 (-1.25 -1.10)
    bind pip LogicTILE(01,08):RMUX83:I2 <= LogicTILE(01,08):OMUX44:O0
  node LogicTILE(01,08):OMUX44 (-1.45 -0.20)
    bind pip LogicTILE(01,08):OMUX44:I1 <= LogicTILE(01,08):alta_slice14:Q
  node LogicTILE(01,08):alta_slice14:Q (-1.45 +0.00)
    bind wire LogicTILE(01,08):alta_slice14:Q
-- 62 --
Routing arc 1 on net ctr[21] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice06:Q
  sink ..... LogicTILE(00,08):alta_slice12:D
  total number of visited nodes: 413
  final route delay:       1.03
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice12:D (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice12:D <= LogicTILE(00,08):IMUX51:O0
  node LogicTILE(00,08):IMUX51 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX51:I16 <= LogicTILE(00,08):RMUX35:O0
  node LogicTILE(00,08):RMUX35 (-0.84 -0.69)
    bind pip LogicTILE(00,08):RMUX35:I2 <= LogicTILE(00,08):OMUX20:O0
  node LogicTILE(00,08):OMUX20 (-1.03 -0.20)
    bind pip LogicTILE(00,08):OMUX20:I1 <= LogicTILE(00,08):alta_slice06:Q
  node LogicTILE(00,08):alta_slice06:Q (-1.03 +0.00)
    bind wire LogicTILE(00,08):alta_slice06:Q
-- 63 --
Routing arc 0 on net ctr[11] (3 arcs total):
  source ... LogicTILE(00,07):alta_slice13:Q
  sink ..... LogicTILE(00,07):alta_slice00:B
  total number of visited nodes: 511
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice00:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice00:B <= LogicTILE(00,07):IMUX01:O0
  node LogicTILE(00,07):IMUX01 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX01:I7 <= LogicTILE(00,07):OMUX40:O0
  node LogicTILE(00,07):OMUX40 (-1.10 -0.95)
  node LogicTILE(00,07):alta_slice13:Q (-1.10 +0.00)
-- 64 --
Routing arc 20 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,07):alta_slice01:C
  total number of visited nodes: 11281
  final route delay:       2.33
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice01:C <= LogicTILE(00,07):IMUX06:O0
  node LogicTILE(00,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX06:I23 <= LogicTILE(00,07):RMUX76:O0
  node LogicTILE(00,07):RMUX76 (-1.16 -1.01)
  node LogicTILE(00,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):RMUX63 (-1.93 -0.34)
  node LogicTILE(01,06):OMUX26 (-2.13 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-2.13 +0.00)
-- 65 --
Routing arc 17 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,07):alta_slice08:C
  total number of visited nodes: 11275
  final route delay:       2.33
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice08:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice08:C <= LogicTILE(00,07):IMUX34:O0
  node LogicTILE(00,07):IMUX34 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX34:I23 <= LogicTILE(00,07):RMUX76:O0
  node LogicTILE(00,07):RMUX76 (-1.16 -1.01)
  node LogicTILE(00,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):RMUX63 (-1.93 -0.34)
  node LogicTILE(01,06):OMUX26 (-2.13 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-2.13 +0.00)
-- 66 --
Routing arc 0 on net ctr[16] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice09:Q
  sink ..... LogicTILE(00,08):alta_slice00:C
  total number of visited nodes: 4257
  final route delay:       1.89
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice00:C (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice00:C <= LogicTILE(00,08):IMUX02:O0
  node LogicTILE(00,08):IMUX02 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX02:I23 <= LogicTILE(00,08):RMUX76:O0
  node LogicTILE(00,08):RMUX76 (-1.16 -1.01)
    bind pip LogicTILE(00,08):RMUX76:I13 <= LogicTILE(00,07):RMUX69:O0
  node LogicTILE(00,07):RMUX69 (-1.59 -0.43)
    bind pip LogicTILE(00,07):RMUX69:I1 <= LogicTILE(00,07):OMUX29:O0
  node LogicTILE(00,07):OMUX29 (-1.79 -0.20)
    bind pip LogicTILE(00,07):OMUX29:I1 <= LogicTILE(00,07):alta_slice09:Q
  node LogicTILE(00,07):alta_slice09:Q (-1.79 +0.00)
    bind wire LogicTILE(00,07):alta_slice09:Q
-- 67 --
Routing arc 22 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,08):ClkMUX00
  total number of visited nodes: 12347
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):ClkMUX00 (+0.00 +0.00)
    bind pip LogicTILE(01,08):ClkMUX00:I1 <= LogicTILE(01,08):alta_clkenctrl01:ClkOut
  node LogicTILE(01,08):alta_clkenctrl01:ClkOut (-0.14 -0.14)
  node LogicTILE(01,08):alta_clkenctrl01:ClkIn (-0.14 +0.00)
  node LogicTILE(01,08):TileClkMUX01 (-0.51 -0.37)
  node LogicTILE(01,08):CtrlMUX03 (-1.20 -0.69)
  node LogicTILE(01,08):RMUX11 (-1.58 -0.38)
  node LogicTILE(04,08):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.12 -0.36)
  node IOTILE(04,09):alta_ioreg00 (-2.12 +0.00)
-- 68 --
Routing arc 1 on net ctr[2] (3 arcs total):
  source ... LogicTILE(01,07):alta_slice05:Q
  sink ..... LogicTILE(01,07):alta_slice05:C
  total number of visited nodes: 429
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:C <= LogicTILE(01,07):IMUX22:O0
  node LogicTILE(01,07):IMUX22 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX22:I3 <= LogicTILE(01,07):OMUX16:O0
  node LogicTILE(01,07):OMUX16 (-1.01 -0.87)
    bind pip LogicTILE(01,07):OMUX16:I1 <= LogicTILE(01,07):alta_slice05:Q
  node LogicTILE(01,07):alta_slice05:Q (-1.01 +0.00)
    bind wire LogicTILE(01,07):alta_slice05:Q
-- 69 --
Routing arc 0 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[24]_new_ (1 arcs total):
  source ... LogicTILE(02,07):alta_slice15:LutOut
  sink ..... LogicTILE(02,06):alta_slice01:A
  total number of visited nodes: 7587
  final route delay:       2.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,06):alta_slice01:A (+0.00 +0.00)
    bind pip LogicTILE(02,06):alta_slice01:A <= LogicTILE(02,06):IMUX04:O0
  node LogicTILE(02,06):IMUX04 (-0.15 -0.15)
    bind pip LogicTILE(02,06):IMUX04:I13 <= LogicTILE(02,06):RMUX16:O0
  node LogicTILE(02,06):RMUX16 (-1.29 -1.14)
    bind pip LogicTILE(02,06):RMUX16:I17 <= LogicTILE(02,07):RMUX73:O0
  node LogicTILE(02,07):RMUX73 (-1.72 -0.43)
    bind pip LogicTILE(02,07):RMUX73:I3 <= LogicTILE(02,07):OMUX47:O0
  node LogicTILE(02,07):OMUX47 (-1.92 -0.20)
    bind pip LogicTILE(02,07):OMUX47:I0 <= LogicTILE(02,07):alta_slice15:LutOut
  node LogicTILE(02,07):alta_slice15:LutOut (-1.92 +0.00)
    bind wire LogicTILE(02,07):alta_slice15:LutOut
-- 70 --
Routing arc 1 on net ctr[20] (4 arcs total):
  source ... LogicTILE(00,08):alta_slice10:Q
  sink ..... LogicTILE(00,08):alta_slice06:C
  total number of visited nodes: 303
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice06:C <= LogicTILE(00,08):IMUX26:O0
  node LogicTILE(00,08):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX26:I6 <= LogicTILE(00,08):OMUX31:O0
  node LogicTILE(00,08):OMUX31 (-1.01 -0.87)
  node LogicTILE(00,08):alta_slice10:Q (-1.01 +0.00)
-- 71 --
Routing arc 1 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_ (4 arcs total):
  source ... LogicTILE(01,07):alta_slice06:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:A
  total number of visited nodes: 647
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:A <= LogicTILE(01,07):IMUX04:O0
  node LogicTILE(01,07):IMUX04 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX04:I4 <= LogicTILE(01,07):OMUX19:O0
  node LogicTILE(01,07):OMUX19 (-1.14 -1.00)
  node LogicTILE(01,07):alta_slice06:LutOut (-1.14 +0.00)
-- 72 --
Routing arc 11 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,07):ClkMUX13
  total number of visited nodes: 15159
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):ClkMUX13 (+0.00 +0.00)
    bind pip LogicTILE(00,07):ClkMUX13:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,07):RMUX10 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-1.99 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-1.99 +0.00)
-- 73 --
Routing arc 13 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice15:D
  total number of visited nodes: 2141
  final route delay:       1.56
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice15:D (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice15:D <= LogicTILE(01,07):IMUX63:O0
  node LogicTILE(01,07):IMUX63 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX63:I23 <= LogicTILE(01,07):RMUX77:O0
  node LogicTILE(01,07):RMUX77 (-0.84 -0.69)
  node LogicTILE(01,06):RMUX69 (-1.26 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.46 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.46 +0.00)
-- 74 --
Routing arc 0 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice06:A
  total number of visited nodes: 1893
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:A <= LogicTILE(01,07):IMUX24:O0
  node LogicTILE(01,07):IMUX24 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX24:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
    bind pip LogicTILE(01,07):RMUX82:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
    bind pip LogicTILE(00,07):OMUX45:I1 <= LogicTILE(00,07):alta_slice15:Q
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
    bind wire LogicTILE(00,07):alta_slice15:Q
-- 75 --
Routing arc 1 on net $abc$512$new_n56_ (4 arcs total):
  source ... LogicTILE(00,07):alta_slice06:LutOut
  sink ..... LogicTILE(00,07):alta_slice09:A
  total number of visited nodes: 629
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice09:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice09:A <= LogicTILE(00,07):IMUX36:O0
  node LogicTILE(00,07):IMUX36 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX36:I3 <= LogicTILE(00,07):OMUX19:O0
  node LogicTILE(00,07):OMUX19 (-1.14 -1.00)
    bind pip LogicTILE(00,07):OMUX19:I0 <= LogicTILE(00,07):alta_slice06:LutOut
  node LogicTILE(00,07):alta_slice06:LutOut (-1.14 +0.00)
-- 76 --
Routing arc 2 on net ctr[10] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice08:Q
  sink ..... LogicTILE(00,07):alta_slice13:B
  total number of visited nodes: 1413
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice13:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice13:B <= LogicTILE(00,07):IMUX53:O0
  node LogicTILE(00,07):IMUX53 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX53:I22 <= LogicTILE(00,07):RMUX71:O0
  node LogicTILE(00,07):RMUX71 (-1.25 -1.10)
    bind pip LogicTILE(00,07):RMUX71:I0 <= LogicTILE(00,07):OMUX26:O0
  node LogicTILE(00,07):OMUX26 (-1.45 -0.20)
    bind pip LogicTILE(00,07):OMUX26:I1 <= LogicTILE(00,07):alta_slice08:Q
  node LogicTILE(00,07):alta_slice08:Q (-1.45 +0.00)
-- 77 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 1397
  final route delay:       1.36
  final route penalty:     0.01
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
    bind wire LogicTILE(01,07):alta_slice13:Q
-- 78 --
Routing arc 3 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,08):alta_slice00:C
  total number of visited nodes: 5037
  final route delay:       1.93
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice00:C (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice00:C <= LogicTILE(01,08):IMUX02:O0
  node LogicTILE(01,08):IMUX02 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX02:I23 <= LogicTILE(01,08):RMUX76:O0
  node LogicTILE(01,08):RMUX76 (-1.16 -1.01)
    bind pip LogicTILE(01,08):RMUX76:I14 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.53 -0.37)
  node LogicTILE(01,06):OMUX26 (-1.73 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.73 +0.00)
-- 79 --
Routing arc 1 on net ctr[10] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice08:Q
  sink ..... LogicTILE(00,07):alta_slice08:B
  total number of visited nodes: 467
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice08:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice08:B <= LogicTILE(00,07):IMUX33:O0
  node LogicTILE(00,07):IMUX33 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX33:I4 <= LogicTILE(00,07):OMUX25:O0
  node LogicTILE(00,07):OMUX25 (-1.10 -0.95)
  node LogicTILE(00,07):alta_slice08:Q (-1.10 +0.00)
-- 80 --
Routing arc 13 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,07):ClkMUX01
  total number of visited nodes: 15167
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):ClkMUX01 (+0.00 +0.00)
    bind pip LogicTILE(00,07):ClkMUX01:I0 <= LogicTILE(00,07):alta_clkenctrl00:ClkOut
  node LogicTILE(00,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,07):RMUX10 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-1.99 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-1.99 +0.00)
-- 81 --
Routing arc 0 on net $abc$512$new_n58_ (4 arcs total):
  source ... LogicTILE(01,08):alta_slice07:LutOut
  sink ..... LogicTILE(00,07):alta_slice00:A
  unbind LogicTILE(01,08):OMUX21
  unbind LogicTILE(01,07):RMUX00
  unbind LogicTILE(00,07):IMUX00
  unbind LogicTILE(02,08):RMUX43
  unbind LogicTILE(01,08):alta_slice07:LutOut
  unbind LogicTILE(00,07):alta_slice00:A
  total number of visited nodes: 12181
  final route delay:       2.46
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice00:A <= LogicTILE(00,07):IMUX00:O0
  node LogicTILE(00,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX00:I9 <= LogicTILE(01,07):RMUX00:O0
  node LogicTILE(01,07):RMUX00 (-1.20 -1.05)
    bind pip LogicTILE(01,07):RMUX00:I5 <= LogicTILE(02,07):RMUX49:O0
  node LogicTILE(02,07):RMUX49 (-1.54 -0.34)
    bind pip LogicTILE(02,07):RMUX49:I17 <= LogicTILE(02,08):RMUX37:O0
  node LogicTILE(02,08):RMUX37 (-1.96 -0.43)
    bind pip LogicTILE(02,08):RMUX37:I3 <= LogicTILE(01,08):OMUX21:O0
  node LogicTILE(01,08):OMUX21 (-2.26 -0.29)
    bind pip LogicTILE(01,08):OMUX21:I0 <= LogicTILE(01,08):alta_slice07:LutOut
  node LogicTILE(01,08):alta_slice07:LutOut (-2.26 +0.00)
    bind wire LogicTILE(01,08):alta_slice07:LutOut
-- 82 --
Routing arc 3 on net ctr[16] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice09:Q
  sink ..... LogicTILE(00,08):alta_slice11:C
  total number of visited nodes: 4203
  final route delay:       1.89
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice11:C (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice11:C <= LogicTILE(00,08):IMUX46:O0
  node LogicTILE(00,08):IMUX46 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX46:I23 <= LogicTILE(00,08):RMUX76:O0
  node LogicTILE(00,08):RMUX76 (-1.16 -1.01)
  node LogicTILE(00,07):RMUX69 (-1.59 -0.43)
  node LogicTILE(00,07):OMUX29 (-1.79 -0.20)
  node LogicTILE(00,07):alta_slice09:Q (-1.79 +0.00)
-- 83 --
Routing arc 1 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,07):ClkMUX00
  total number of visited nodes: 16735
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):ClkMUX00 (+0.00 +0.00)
    bind pip LogicTILE(01,07):ClkMUX00:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut
  node LogicTILE(01,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(01,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(01,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(01,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(01,07):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.09 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-2.09 +0.00)
-- 84 --
Routing arc 6 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,07):ClkMUX12
  total number of visited nodes: 16741
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):ClkMUX12 (+0.00 +0.00)
    bind pip LogicTILE(01,07):ClkMUX12:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut
  node LogicTILE(01,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(01,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(01,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(01,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(01,07):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.09 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-2.09 +0.00)
-- 85 --
Routing arc 2 on net ctr[16] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice09:Q
  sink ..... LogicTILE(00,08):alta_slice03:B
  total number of visited nodes: 5269
  final route delay:       1.98
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice03:B (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice03:B <= LogicTILE(00,08):IMUX13:O0
  node LogicTILE(00,08):IMUX13 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX13:I9 <= LogicTILE(01,08):RMUX30:O0
  node LogicTILE(01,08):RMUX30 (-1.16 -1.01)
    bind pip LogicTILE(01,08):RMUX30:I13 <= LogicTILE(01,07):RMUX55:O0
  node LogicTILE(01,07):RMUX55 (-1.58 -0.43)
    bind pip LogicTILE(01,07):RMUX55:I1 <= LogicTILE(00,07):OMUX27:O0
  node LogicTILE(00,07):OMUX27 (-1.88 -0.29)
    bind pip LogicTILE(00,07):OMUX27:I1 <= LogicTILE(00,07):alta_slice09:Q
  node LogicTILE(00,07):alta_slice09:Q (-1.88 +0.00)
-- 86 --
Routing arc 1 on net ctr[11] (3 arcs total):
  source ... LogicTILE(00,07):alta_slice13:Q
  sink ..... LogicTILE(00,07):alta_slice13:C
  total number of visited nodes: 361
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice13:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice13:C <= LogicTILE(00,07):IMUX54:O0
  node LogicTILE(00,07):IMUX54 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX54:I7 <= LogicTILE(00,07):OMUX40:O0
  node LogicTILE(00,07):OMUX40 (-1.01 -0.87)
  node LogicTILE(00,07):alta_slice13:Q (-1.01 +0.00)
-- 87 --
Routing arc 2 on net ctr[20] (4 arcs total):
  source ... LogicTILE(00,08):alta_slice10:Q
  sink ..... LogicTILE(00,08):alta_slice12:C
  total number of visited nodes: 297
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice12:C (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice12:C <= LogicTILE(00,08):IMUX50:O0
  node LogicTILE(00,08):IMUX50 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX50:I5 <= LogicTILE(00,08):OMUX31:O0
  node LogicTILE(00,08):OMUX31 (-1.01 -0.87)
  node LogicTILE(00,08):alta_slice10:Q (-1.01 +0.00)
-- 88 --
Routing arc 0 on net ctr[1] (4 arcs total):
  source ... LogicTILE(01,07):alta_slice00:Q
  sink ..... LogicTILE(01,07):alta_slice06:B
  total number of visited nodes: 1513
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:B (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:B <= LogicTILE(01,07):IMUX25:O0
  node LogicTILE(01,07):IMUX25 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX25:I13 <= LogicTILE(01,07):RMUX17:O0
  node LogicTILE(01,07):RMUX17 (-1.25 -1.10)
    bind pip LogicTILE(01,07):RMUX17:I0 <= LogicTILE(01,07):OMUX02:O0
  node LogicTILE(01,07):OMUX02 (-1.45 -0.20)
    bind pip LogicTILE(01,07):OMUX02:I1 <= LogicTILE(01,07):alta_slice00:Q
  node LogicTILE(01,07):alta_slice00:Q (-1.45 +0.00)
-- 89 --
Routing arc 3 on net ctr[13] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice01:Q
  sink ..... LogicTILE(00,07):alta_slice10:B
  total number of visited nodes: 497
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice10:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice10:B <= LogicTILE(00,07):IMUX41:O0
  node LogicTILE(00,07):IMUX41 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX41:I0 <= LogicTILE(00,07):OMUX04:O0
  node LogicTILE(00,07):OMUX04 (-1.10 -0.95)
  node LogicTILE(00,07):alta_slice01:Q (-1.10 +0.00)
-- 90 --
Routing arc 2 on net ctr[8] (3 arcs total):
  source ... LogicTILE(01,08):alta_slice01:Q
  sink ..... LogicTILE(01,08):alta_slice03:C
  total number of visited nodes: 1097
  final route delay:       1.36
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice03:C (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice03:C <= LogicTILE(01,08):IMUX14:O0
  node LogicTILE(01,08):IMUX14 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX14:I12 <= LogicTILE(01,08):RMUX10:O0
  node LogicTILE(01,08):RMUX10 (-1.16 -1.01)
    bind pip LogicTILE(01,08):RMUX10:I1 <= LogicTILE(01,08):OMUX05:O0
  node LogicTILE(01,08):OMUX05 (-1.36 -0.20)
    bind pip LogicTILE(01,08):OMUX05:I1 <= LogicTILE(01,08):alta_slice01:Q
  node LogicTILE(01,08):alta_slice01:Q (-1.36 +0.00)
    bind wire LogicTILE(01,08):alta_slice01:Q
-- 91 --
Routing arc 1 on net ctr[7] (4 arcs total):
  source ... LogicTILE(01,08):alta_slice14:Q
  sink ..... LogicTILE(01,08):alta_slice14:B
  total number of visited nodes: 477
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice14:B (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice14:B <= LogicTILE(01,08):IMUX57:O0
  node LogicTILE(01,08):IMUX57 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX57:I7 <= LogicTILE(01,08):OMUX43:O0
  node LogicTILE(01,08):OMUX43 (-1.10 -0.95)
    bind pip LogicTILE(01,08):OMUX43:I1 <= LogicTILE(01,08):alta_slice14:Q
  node LogicTILE(01,08):alta_slice14:Q (-1.10 +0.00)
-- 92 --
Routing arc 0 on net ctr[18] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice11:Q
  sink ..... LogicTILE(00,08):alta_slice00:D
  total number of visited nodes: 65
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice00:D (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice00:D <= LogicTILE(00,08):IMUX03:O0
  node LogicTILE(00,08):IMUX03 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX03:I6 <= LogicTILE(00,08):OMUX34:O0
  node LogicTILE(00,08):OMUX34 (-0.69 -0.54)
    bind pip LogicTILE(00,08):OMUX34:I1 <= LogicTILE(00,08):alta_slice11:Q
  node LogicTILE(00,08):alta_slice11:Q (-0.69 +0.00)
-- 93 --
Routing arc 25 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(02,06):ClkMUX01
  total number of visited nodes: 19709
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,06):ClkMUX01 (+0.00 +0.00)
    bind pip LogicTILE(02,06):ClkMUX01:I0 <= LogicTILE(02,06):alta_clkenctrl00:ClkOut
  node LogicTILE(02,06):alta_clkenctrl00:ClkOut (-0.14 -0.14)
    bind pip LogicTILE(02,06):alta_clkenctrl00:ClkIn <= LogicTILE(02,06):alta_clkenctrl00:ClkOut
  node LogicTILE(02,06):alta_clkenctrl00:ClkIn (-0.14 +0.00)
    bind pip LogicTILE(02,06):alta_clkenctrl00:ClkIn <= LogicTILE(02,06):TileClkMUX00:O0
  node LogicTILE(02,06):TileClkMUX00 (-0.51 -0.37)
    bind pip LogicTILE(02,06):TileClkMUX00:I1 <= LogicTILE(02,06):CtrlMUX00:O0
  node LogicTILE(02,06):CtrlMUX00 (-1.20 -0.69)
    bind pip LogicTILE(02,06):CtrlMUX00:I12 <= BramTILE(03,06):RMUX48:O0
  node BramTILE(03,06):RMUX48 (-1.49 -0.29)
    bind pip BramTILE(03,06):RMUX48:I5 <= LogicTILE(04,06):RMUX13:O0
  node LogicTILE(04,06):RMUX13 (-1.83 -0.34)
    bind pip LogicTILE(04,06):RMUX13:I19 <= IOTILE(04,09):InputMUX01:O0
  node IOTILE(04,09):InputMUX01 (-2.09 -0.26)
  node IOTILE(04,09):alta_ioreg00 (-2.09 +0.00)
-- 94 --
Routing arc 0 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,08):alta_slice14:C
  total number of visited nodes: 11183
  final route delay:       2.37
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice14:C (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice14:C <= LogicTILE(00,08):IMUX58:O0
  node LogicTILE(00,08):IMUX58 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX58:I24 <= LogicTILE(00,08):RMUX82:O0
  node LogicTILE(00,08):RMUX82 (-1.16 -1.01)
    bind pip LogicTILE(00,08):RMUX82:I14 <= LogicTILE(00,06):RMUX69:O0
  node LogicTILE(00,06):RMUX69 (-1.53 -0.37)
  node LogicTILE(01,06):RMUX63 (-1.87 -0.34)
  node LogicTILE(01,06):OMUX26 (-2.07 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-2.07 +0.00)
-- 95 --
Routing arc 7 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,08):ClkMUX14
  total number of visited nodes: 12417
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):ClkMUX14 (+0.00 +0.00)
    bind pip LogicTILE(01,08):ClkMUX14:I1 <= LogicTILE(01,08):alta_clkenctrl01:ClkOut
  node LogicTILE(01,08):alta_clkenctrl01:ClkOut (-0.14 -0.14)
  node LogicTILE(01,08):alta_clkenctrl01:ClkIn (-0.14 +0.00)
  node LogicTILE(01,08):TileClkMUX01 (-0.51 -0.37)
  node LogicTILE(01,08):CtrlMUX03 (-1.20 -0.69)
  node LogicTILE(01,08):RMUX11 (-1.58 -0.38)
  node LogicTILE(04,08):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.12 -0.36)
  node IOTILE(04,09):alta_ioreg00 (-2.12 +0.00)
-- 96 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 2017
  final route delay:       1.48
  final route penalty:     0.01
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 97 --
Routing arc 8 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice00:C
  unbind LogicTILE(01,07):IMUX02
  unbind LogicTILE(01,07):alta_slice00:C
  total number of visited nodes: 5491
  final route delay:       1.89
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:C <= LogicTILE(01,07):IMUX02:O0
  node LogicTILE(01,07):IMUX02 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX02:I10 <= LogicTILE(02,07):RMUX60:O0
  node LogicTILE(02,07):RMUX60 (-1.07 -0.92)
    bind pip LogicTILE(02,07):RMUX60:I13 <= LogicTILE(02,06):RMUX62:O0
  node LogicTILE(02,06):RMUX62 (-1.50 -0.43)
    bind pip LogicTILE(02,06):RMUX62:I0 <= LogicTILE(01,06):OMUX24:O0
  node LogicTILE(01,06):OMUX24 (-1.79 -0.29)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 98 --
Routing arc 3 on net ctr[7] (4 arcs total):
  source ... LogicTILE(01,08):alta_slice14:Q
  sink ..... LogicTILE(01,08):alta_slice03:B
  total number of visited nodes: 1455
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice03:B (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice03:B <= LogicTILE(01,08):IMUX13:O0
  node LogicTILE(01,08):IMUX13 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX13:I24 <= LogicTILE(01,08):RMUX83:O0
  node LogicTILE(01,08):RMUX83 (-1.25 -1.10)
  node LogicTILE(01,08):OMUX44 (-1.45 -0.20)
  node LogicTILE(01,08):alta_slice14:Q (-1.45 +0.00)
-- 99 --
Routing arc 3 on net ctr[1] (4 arcs total):
  source ... LogicTILE(01,07):alta_slice00:Q
  sink ..... LogicTILE(01,07):alta_slice13:B
  total number of visited nodes: 1529
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:B (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:B <= LogicTILE(01,07):IMUX53:O0
  node LogicTILE(01,07):IMUX53 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX53:I13 <= LogicTILE(01,07):RMUX17:O0
  node LogicTILE(01,07):RMUX17 (-1.25 -1.10)
  node LogicTILE(01,07):OMUX02 (-1.45 -0.20)
  node LogicTILE(01,07):alta_slice00:Q (-1.45 +0.00)
-- 100 --
Routing arc 2 on net ctr[13] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice01:Q
  sink ..... LogicTILE(00,07):alta_slice12:B
  total number of visited nodes: 493
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice12:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice12:B <= LogicTILE(00,07):IMUX49:O0
  node LogicTILE(00,07):IMUX49 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX49:I0 <= LogicTILE(00,07):OMUX04:O0
  node LogicTILE(00,07):OMUX04 (-1.10 -0.95)
  node LogicTILE(00,07):alta_slice01:Q (-1.10 +0.00)
-- 101 --
Routing arc 2 on net $abc$512$new_n55_ (4 arcs total):
  source ... LogicTILE(00,08):alta_slice00:LutOut
  sink ..... LogicTILE(00,08):alta_slice06:A
  total number of visited nodes: 593
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice06:A (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice06:A <= LogicTILE(00,08):IMUX24:O0
  node LogicTILE(00,08):IMUX24 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX24:I0 <= LogicTILE(00,08):OMUX01:O0
  node LogicTILE(00,08):OMUX01 (-1.14 -1.00)
  node LogicTILE(00,08):alta_slice00:LutOut (-1.14 +0.00)
-- 102 --
Routing arc 1 on net ctr[6] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice12:Q
  sink ..... LogicTILE(01,07):alta_slice12:D
  total number of visited nodes: 65
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice12:D (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice12:D <= LogicTILE(01,07):IMUX51:O0
  node LogicTILE(01,07):IMUX51 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX51:I6 <= LogicTILE(01,07):OMUX37:O0
  node LogicTILE(01,07):OMUX37 (-0.69 -0.54)
    bind pip LogicTILE(01,07):OMUX37:I1 <= LogicTILE(01,07):alta_slice12:Q
  node LogicTILE(01,07):alta_slice12:Q (-0.69 +0.00)
-- 103 --
Routing arc 1 on net ctr[18] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice11:Q
  sink ..... LogicTILE(00,08):alta_slice11:D
  total number of visited nodes: 69
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice11:D (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice11:D <= LogicTILE(00,08):IMUX47:O0
  node LogicTILE(00,08):IMUX47 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX47:I6 <= LogicTILE(00,08):OMUX34:O0
  node LogicTILE(00,08):OMUX34 (-0.69 -0.54)
  node LogicTILE(00,08):alta_slice11:Q (-0.69 +0.00)
-- 104 --
Routing arc 2 on net ctr[24] (3 arcs total):
  source ... LogicTILE(02,07):alta_slice04:Q
  sink ..... IOTILE(07,01):IOMUX00
  total number of visited nodes: 1825
  final route delay:       2.74
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node IOTILE(07,01):IOMUX00 (+0.00 +0.00)
    bind pip IOTILE(07,01):IOMUX00:I0 <= IOTILE(07,01):RMUX00:O0
  node IOTILE(07,01):RMUX00 (-0.88 -0.88)
    bind pip IOTILE(07,01):RMUX00:I1 <= LogicTILE(07,03):RMUX73:O0
  node LogicTILE(07,03):RMUX73 (-1.24 -0.37)
    bind pip LogicTILE(07,03):RMUX73:I20 <= LogicTILE(07,07):RMUX67:O0
  node LogicTILE(07,07):RMUX67 (-1.47 -0.22)
    bind pip LogicTILE(07,07):RMUX67:I12 <= BramTILE(03,07):RMUX38:O0
  node BramTILE(03,07):RMUX38 (-1.55 -0.08)
    bind pip BramTILE(03,07):RMUX38:I0 <= LogicTILE(02,07):OMUX12:O0
  node LogicTILE(02,07):OMUX12 (-1.64 -0.09)
    bind pip LogicTILE(02,07):OMUX12:I1 <= LogicTILE(02,07):alta_slice04:Q
  node LogicTILE(02,07):alta_slice04:Q (-1.64 +0.00)
-- 105 --
Routing arc 19 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,07):alta_slice13:D
  total number of visited nodes: 5721
  final route delay:       2.00
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice13:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice13:D <= LogicTILE(00,07):IMUX55:O0
  node LogicTILE(00,07):IMUX55 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX55:I23 <= LogicTILE(00,07):RMUX77:O0
  node LogicTILE(00,07):RMUX77 (-0.84 -0.69)
  node LogicTILE(00,06):RMUX69 (-1.26 -0.43)
  node LogicTILE(01,06):RMUX63 (-1.60 -0.34)
  node LogicTILE(01,06):OMUX26 (-1.80 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.80 +0.00)
-- 106 --
Routing arc 3 on net $abc$512$new_n58_ (4 arcs total):
  source ... LogicTILE(01,08):alta_slice07:LutOut
  sink ..... LogicTILE(00,07):alta_slice14:A
  total number of visited nodes: 11847
  final route delay:       2.46
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice14:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice14:A <= LogicTILE(00,07):IMUX56:O0
  node LogicTILE(00,07):IMUX56 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX56:I9 <= LogicTILE(01,07):RMUX00:O0
  node LogicTILE(01,07):RMUX00 (-1.20 -1.05)
  node LogicTILE(02,07):RMUX49 (-1.54 -0.34)
  node LogicTILE(02,08):RMUX37 (-1.96 -0.43)
  node LogicTILE(01,08):OMUX21 (-2.26 -0.29)
  node LogicTILE(01,08):alta_slice07:LutOut (-2.26 +0.00)
-- 107 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 1849
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 108 --
Routing arc 0 on net $abc$512$new_n57_ (4 arcs total):
  source ... LogicTILE(00,07):alta_slice00:LutOut
  sink ..... LogicTILE(00,07):alta_slice06:A
  total number of visited nodes: 613
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice06:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice06:A <= LogicTILE(00,07):IMUX24:O0
  node LogicTILE(00,07):IMUX24 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX24:I0 <= LogicTILE(00,07):OMUX01:O0
  node LogicTILE(00,07):OMUX01 (-1.14 -1.00)
    bind pip LogicTILE(00,07):OMUX01:I0 <= LogicTILE(00,07):alta_slice00:LutOut
  node LogicTILE(00,07):alta_slice00:LutOut (-1.14 +0.00)
    bind wire LogicTILE(00,07):alta_slice00:LutOut
-- 109 --
Routing arc 2 on net ctr[21] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice06:Q
  sink ..... IOTILE(00,09):IOMUX00
  total number of visited nodes: 103
  final route delay:       1.60
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node IOTILE(00,09):IOMUX00 (+0.00 +0.00)
    bind pip IOTILE(00,09):IOMUX00:I0 <= IOTILE(00,09):RMUX00:O0
  node IOTILE(00,09):RMUX00 (-0.88 -0.88)
    bind pip IOTILE(00,09):RMUX00:I0 <= LogicTILE(00,08):RMUX25:O0
  node LogicTILE(00,08):RMUX25 (-1.30 -0.43)
    bind pip LogicTILE(00,08):RMUX25:I2 <= LogicTILE(00,08):OMUX20:O0
  node LogicTILE(00,08):OMUX20 (-1.50 -0.20)
  node LogicTILE(00,08):alta_slice06:Q (-1.50 +0.00)
-- 110 --
Routing arc 3 on net ctr[20] (4 arcs total):
  source ... LogicTILE(00,08):alta_slice10:Q
  sink ..... IOTILE(00,09):IOMUX02
  total number of visited nodes: 99
  final route delay:       1.60
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node IOTILE(00,09):IOMUX02 (+0.00 +0.00)
    bind pip IOTILE(00,09):IOMUX02:I4 <= IOTILE(00,09):RMUX16:O0
  node IOTILE(00,09):RMUX16 (-0.88 -0.88)
    bind pip IOTILE(00,09):RMUX16:I4 <= LogicTILE(00,08):RMUX62:O0
  node LogicTILE(00,08):RMUX62 (-1.30 -0.43)
    bind pip LogicTILE(00,08):RMUX62:I2 <= LogicTILE(00,08):OMUX32:O0
  node LogicTILE(00,08):OMUX32 (-1.50 -0.20)
    bind pip LogicTILE(00,08):OMUX32:I1 <= LogicTILE(00,08):alta_slice10:Q
  node LogicTILE(00,08):alta_slice10:Q (-1.50 +0.00)
-- 111 --
Routing arc 3 on net ctr[4] (4 arcs total):
  source ... LogicTILE(01,07):alta_slice01:Q
  sink ..... LogicTILE(01,07):alta_slice12:C
  total number of visited nodes: 1159
  final route delay:       1.36
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice12:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice12:C <= LogicTILE(01,07):IMUX50:O0
  node LogicTILE(01,07):IMUX50 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX50:I12 <= LogicTILE(01,07):RMUX10:O0
  node LogicTILE(01,07):RMUX10 (-1.16 -1.01)
    bind pip LogicTILE(01,07):RMUX10:I1 <= LogicTILE(01,07):OMUX05:O0
  node LogicTILE(01,07):OMUX05 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX05:I1 <= LogicTILE(01,07):alta_slice01:Q
  node LogicTILE(01,07):alta_slice01:Q (-1.36 +0.00)
    bind wire LogicTILE(01,07):alta_slice01:Q
-- 112 --
Routing arc 2 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,07):ClkMUX05
  total number of visited nodes: 16751
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):ClkMUX05 (+0.00 +0.00)
    bind pip LogicTILE(01,07):ClkMUX05:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut
  node LogicTILE(01,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(01,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(01,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(01,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(01,07):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.09 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-2.09 +0.00)
-- 113 --
Routing arc 1 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice13:D
  total number of visited nodes: 71
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:D (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:D <= LogicTILE(01,07):IMUX55:O0
  node LogicTILE(01,07):IMUX55 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX55:I7 <= LogicTILE(01,07):OMUX40:O0
  node LogicTILE(01,07):OMUX40 (-0.69 -0.54)
    bind pip LogicTILE(01,07):OMUX40:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-0.69 +0.00)
-- 114 --
Routing arc 4 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,08):alta_slice00:D
  total number of visited nodes: 2181
  final route delay:       1.60
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice00:D (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice00:D <= LogicTILE(01,08):IMUX03:O0
  node LogicTILE(01,08):IMUX03 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX03:I23 <= LogicTILE(01,08):RMUX77:O0
  node LogicTILE(01,08):RMUX77 (-0.84 -0.69)
  node LogicTILE(01,06):RMUX69 (-1.20 -0.37)
  node LogicTILE(01,06):OMUX26 (-1.40 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.40 +0.00)
-- 115 --
Routing arc 17 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,08):ClkMUX03
  total number of visited nodes: 11249
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):ClkMUX03 (+0.00 +0.00)
    bind pip LogicTILE(00,08):ClkMUX03:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut
  node LogicTILE(00,08):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,08):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,08):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,08):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,08):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,08):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-2.02 -0.36)
  node IOTILE(04,09):alta_ioreg00 (-2.02 +0.00)
-- 116 --
Routing arc 15 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,08):alta_slice14:D
  total number of visited nodes: 2181
  final route delay:       1.60
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice14:D (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice14:D <= LogicTILE(01,08):IMUX59:O0
  node LogicTILE(01,08):IMUX59 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX59:I23 <= LogicTILE(01,08):RMUX77:O0
  node LogicTILE(01,08):RMUX77 (-0.84 -0.69)
  node LogicTILE(01,06):RMUX69 (-1.20 -0.37)
  node LogicTILE(01,06):OMUX26 (-1.40 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.40 +0.00)
-- 117 --
Routing arc 0 on net ctr[15] (2 arcs total):
  source ... LogicTILE(00,07):alta_slice10:Q
  sink ..... LogicTILE(00,07):alta_slice06:C
  total number of visited nodes: 307
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice06:C <= LogicTILE(00,07):IMUX26:O0
  node LogicTILE(00,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX26:I6 <= LogicTILE(00,07):OMUX31:O0
  node LogicTILE(00,07):OMUX31 (-1.01 -0.87)
    bind pip LogicTILE(00,07):OMUX31:I1 <= LogicTILE(00,07):alta_slice10:Q
  node LogicTILE(00,07):alta_slice10:Q (-1.01 +0.00)
    bind wire LogicTILE(00,07):alta_slice10:Q
-- 118 --
Routing arc 3 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_ (4 arcs total):
  source ... LogicTILE(01,07):alta_slice06:LutOut
  sink ..... LogicTILE(01,07):alta_slice12:A
  total number of visited nodes: 649
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice12:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice12:A <= LogicTILE(01,07):IMUX48:O0
  node LogicTILE(01,07):IMUX48 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX48:I3 <= LogicTILE(01,07):OMUX19:O0
  node LogicTILE(01,07):OMUX19 (-1.14 -1.00)
  node LogicTILE(01,07):alta_slice06:LutOut (-1.14 +0.00)
-- 119 --
Routing arc 9 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,08):ClkMUX03
  total number of visited nodes: 12409
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):ClkMUX03 (+0.00 +0.00)
    bind pip LogicTILE(01,08):ClkMUX03:I1 <= LogicTILE(01,08):alta_clkenctrl01:ClkOut
  node LogicTILE(01,08):alta_clkenctrl01:ClkOut (-0.14 -0.14)
  node LogicTILE(01,08):alta_clkenctrl01:ClkIn (-0.14 +0.00)
  node LogicTILE(01,08):TileClkMUX01 (-0.51 -0.37)
  node LogicTILE(01,08):CtrlMUX03 (-1.20 -0.69)
  node LogicTILE(01,08):RMUX11 (-1.58 -0.38)
  node LogicTILE(04,08):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.12 -0.36)
  node IOTILE(04,09):alta_ioreg00 (-2.12 +0.00)
-- 120 --
Routing arc 2 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_ (4 arcs total):
  source ... LogicTILE(00,08):alta_slice12:LutOut
  sink ..... LogicTILE(02,07):alta_slice04:A
  total number of visited nodes: 14671
  final route delay:       2.45
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice04:A (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice04:A <= LogicTILE(02,07):IMUX16:O0
  node LogicTILE(02,07):IMUX16 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX16:I13 <= LogicTILE(02,07):RMUX16:O0
  node LogicTILE(02,07):RMUX16 (-1.29 -1.14)
  node LogicTILE(01,07):RMUX01 (-1.63 -0.34)
  node LogicTILE(01,08):RMUX73 (-2.06 -0.43)
  node LogicTILE(00,08):OMUX36 (-2.15 -0.09)
  node LogicTILE(00,08):alta_slice12:LutOut (-2.15 +0.00)
-- 121 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1865
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 122 --
Routing arc 20 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(00,08):ClkMUX10
  total number of visited nodes: 11243
  final route delay:       2.52
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):ClkMUX10 (+0.00 +0.00)
    bind pip LogicTILE(00,08):ClkMUX10:I0 <= LogicTILE(00,08):alta_clkenctrl00:ClkOut
  node LogicTILE(00,08):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(00,08):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(00,08):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(00,08):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(00,08):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,08):RMUX03 (-1.67 -0.08)
  node IOTILE(04,09):InputMUX01 (-2.02 -0.36)
  node IOTILE(04,09):alta_ioreg00 (-2.02 +0.00)
-- 123 --
Routing arc 4 on net ctr[22] (5 arcs total):
  source ... LogicTILE(01,08):alta_slice00:Q
  sink ..... IOTILE(01,09):IOMUX01
  total number of visited nodes: 77
  final route delay:       1.60
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node IOTILE(01,09):IOMUX01 (+0.00 +0.00)
    bind pip IOTILE(01,09):IOMUX01:I6 <= IOTILE(01,09):RMUX24:O0
  node IOTILE(01,09):RMUX24 (-0.88 -0.88)
    bind pip IOTILE(01,09):RMUX24:I0 <= LogicTILE(01,08):RMUX19:O0
  node LogicTILE(01,08):RMUX19 (-1.30 -0.43)
    bind pip LogicTILE(01,08):RMUX19:I0 <= LogicTILE(01,08):OMUX02:O0
  node LogicTILE(01,08):OMUX02 (-1.50 -0.20)
    bind pip LogicTILE(01,08):OMUX02:I1 <= LogicTILE(01,08):alta_slice00:Q
  node LogicTILE(01,08):alta_slice00:Q (-1.50 +0.00)
-- 124 --
Routing arc 2 on net ctr[4] (4 arcs total):
  source ... LogicTILE(01,07):alta_slice01:Q
  sink ..... LogicTILE(01,07):alta_slice15:B
  total number of visited nodes: 525
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice15:B (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice15:B <= LogicTILE(01,07):IMUX61:O0
  node LogicTILE(01,07):IMUX61 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX61:I0 <= LogicTILE(01,07):OMUX04:O0
  node LogicTILE(01,07):OMUX04 (-1.10 -0.95)
    bind pip LogicTILE(01,07):OMUX04:I1 <= LogicTILE(01,07):alta_slice01:Q
  node LogicTILE(01,07):alta_slice01:Q (-1.10 +0.00)
-- 125 --
Routing arc 0 on net ctr[21] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice06:Q
  sink ..... LogicTILE(00,08):alta_slice06:D
  total number of visited nodes: 65
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice06:D (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice06:D <= LogicTILE(00,08):IMUX27:O0
  node LogicTILE(00,08):IMUX27 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX27:I3 <= LogicTILE(00,08):OMUX19:O0
  node LogicTILE(00,08):OMUX19 (-0.69 -0.54)
    bind pip LogicTILE(00,08):OMUX19:I1 <= LogicTILE(00,08):alta_slice06:Q
  node LogicTILE(00,08):alta_slice06:Q (-0.69 +0.00)
-- 126 --
Routing arc 0 on net ctr[17] (3 arcs total):
  source ... LogicTILE(00,08):alta_slice03:Q
  sink ..... LogicTILE(00,08):alta_slice00:B
  total number of visited nodes: 445
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice00:B (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice00:B <= LogicTILE(00,08):IMUX01:O0
  node LogicTILE(00,08):IMUX01 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX01:I2 <= LogicTILE(00,08):OMUX10:O0
  node LogicTILE(00,08):OMUX10 (-1.10 -0.95)
  node LogicTILE(00,08):alta_slice03:Q (-1.10 +0.00)
-- 127 --
Routing arc 7 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(02,06):alta_slice01:D
  total number of visited nodes: 433
  final route delay:       1.03
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,06):alta_slice01:D (+0.00 +0.00)
    bind pip LogicTILE(02,06):alta_slice01:D <= LogicTILE(02,06):IMUX07:O0
  node LogicTILE(02,06):IMUX07 (-0.15 -0.15)
    bind pip LogicTILE(02,06):IMUX07:I19 <= LogicTILE(02,06):RMUX53:O0
  node LogicTILE(02,06):RMUX53 (-0.84 -0.69)
    bind pip LogicTILE(02,06):RMUX53:I0 <= LogicTILE(01,06):OMUX24:O0
  node LogicTILE(01,06):OMUX24 (-0.93 -0.09)
  node LogicTILE(01,06):alta_slice08:LutOut (-0.93 +0.00)
-- 128 --
Routing arc 1 on net ctr[25] (2 arcs total):
  source ... LogicTILE(02,06):alta_slice01:Q
  sink ..... IOTILE(02,01):IOMUX02
  total number of visited nodes: 561
  final route delay:       2.22
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node IOTILE(02,01):IOMUX02 (+0.00 +0.00)
    bind pip IOTILE(02,01):IOMUX02:I5 <= IOTILE(02,01):RMUX20:O0
  node IOTILE(02,01):RMUX20 (-0.88 -0.88)
    bind pip IOTILE(02,01):RMUX20:I2 <= LogicTILE(02,02):RMUX87:O0
  node LogicTILE(02,02):RMUX87 (-1.30 -0.43)
    bind pip LogicTILE(02,02):RMUX87:I20 <= LogicTILE(02,06):RMUX21:O0
  node LogicTILE(02,06):RMUX21 (-1.53 -0.22)
    bind pip LogicTILE(02,06):RMUX21:I1 <= LogicTILE(02,06):OMUX05:O0
  node LogicTILE(02,06):OMUX05 (-1.72 -0.20)
    bind pip LogicTILE(02,06):OMUX05:I1 <= LogicTILE(02,06):alta_slice01:Q
  node LogicTILE(02,06):alta_slice01:Q (-1.72 +0.00)
-- 129 --
Routing arc 0 on net ctr[4] (4 arcs total):
  source ... LogicTILE(01,07):alta_slice01:Q
  sink ..... LogicTILE(01,07):alta_slice03:C
  total number of visited nodes: 1105
  final route delay:       1.36
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice03:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice03:C <= LogicTILE(01,07):IMUX14:O0
  node LogicTILE(01,07):IMUX14 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX14:I12 <= LogicTILE(01,07):RMUX10:O0
  node LogicTILE(01,07):RMUX10 (-1.16 -1.01)
  node LogicTILE(01,07):OMUX05 (-1.36 -0.20)
  node LogicTILE(01,07):alta_slice01:Q (-1.36 +0.00)
-- 130 --
Routing arc 2 on net ctr[2] (3 arcs total):
  source ... LogicTILE(01,07):alta_slice05:Q
  sink ..... LogicTILE(01,07):alta_slice13:C
  total number of visited nodes: 1199
  final route delay:       1.36
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:C <= LogicTILE(01,07):IMUX54:O0
  node LogicTILE(01,07):IMUX54 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX54:I15 <= LogicTILE(01,07):RMUX28:O0
  node LogicTILE(01,07):RMUX28 (-1.16 -1.01)
    bind pip LogicTILE(01,07):RMUX28:I1 <= LogicTILE(01,07):OMUX17:O0
  node LogicTILE(01,07):OMUX17 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX17:I1 <= LogicTILE(01,07):alta_slice05:Q
  node LogicTILE(01,07):alta_slice05:Q (-1.36 +0.00)
-- 131 --
Routing arc 0 on net ctr[2] (3 arcs total):
  source ... LogicTILE(01,07):alta_slice05:Q
  sink ..... LogicTILE(01,07):alta_slice06:D
  total number of visited nodes: 73
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:D (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:D <= LogicTILE(01,07):IMUX27:O0
  node LogicTILE(01,07):IMUX27 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX27:I2 <= LogicTILE(01,07):OMUX16:O0
  node LogicTILE(01,07):OMUX16 (-0.69 -0.54)
  node LogicTILE(01,07):alta_slice05:Q (-0.69 +0.00)
-- 132 --
Routing arc 2 on net ctr[5] (3 arcs total):
  source ... LogicTILE(01,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice12:B
  total number of visited nodes: 507
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice12:B (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice12:B <= LogicTILE(01,07):IMUX49:O0
  node LogicTILE(01,07):IMUX49 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX49:I8 <= LogicTILE(01,07):OMUX46:O0
  node LogicTILE(01,07):OMUX46 (-1.10 -0.95)
  node LogicTILE(01,07):alta_slice15:Q (-1.10 +0.00)
-- 133 --
Routing arc 3 on net ctr[22] (5 arcs total):
  source ... LogicTILE(01,08):alta_slice00:Q
  sink ..... LogicTILE(02,07):alta_slice15:B
  total number of visited nodes: 6109
  final route delay:       1.97
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice15:B (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice15:B <= LogicTILE(02,07):IMUX61:O0
  node LogicTILE(02,07):IMUX61 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX61:I17 <= LogicTILE(02,07):RMUX41:O0
  node LogicTILE(02,07):RMUX41 (-1.25 -1.10)
  node LogicTILE(02,08):RMUX07 (-1.68 -0.43)
  node LogicTILE(01,08):OMUX00 (-1.77 -0.09)
  node LogicTILE(01,08):alta_slice00:Q (-1.77 +0.00)
-- 134 --
Routing arc 3 on net ctr[23] (4 arcs total):
  source ... LogicTILE(02,07):alta_slice08:Q
  sink ..... IOTILE(06,09):IOMUX02
  total number of visited nodes: 373
  final route delay:       2.12
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node IOTILE(06,09):IOMUX02 (+0.00 +0.00)
    bind pip IOTILE(06,09):IOMUX02:I1 <= IOTILE(06,09):RMUX04:O0
  node IOTILE(06,09):RMUX04 (-0.88 -0.88)
    bind pip IOTILE(06,09):RMUX04:I3 <= LogicTILE(06,07):RMUX75:O0
  node LogicTILE(06,07):RMUX75 (-1.24 -0.37)
    bind pip LogicTILE(06,07):RMUX75:I11 <= BramTILE(03,07):RMUX68:O0
  node BramTILE(03,07):RMUX68 (-1.42 -0.18)
    bind pip BramTILE(03,07):RMUX68:I0 <= LogicTILE(02,07):OMUX24:O0
  node LogicTILE(02,07):OMUX24 (-1.52 -0.09)
    bind pip LogicTILE(02,07):OMUX24:I1 <= LogicTILE(02,07):alta_slice08:Q
  node LogicTILE(02,07):alta_slice08:Q (-1.52 +0.00)
-- 135 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 5915
  final route delay:       1.89
  final route penalty:     0.03
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 136 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 2189
  final route delay:       1.48
  final route penalty:     0.03
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 137 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1855
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 138 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 1393
  final route delay:       1.36
  final route penalty:     0.04
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 139 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 2265
  final route delay:       1.48
  final route penalty:     0.04
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 140 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 6199
  final route delay:       1.89
  final route penalty:     0.06
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 141 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1849
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 142 --
Routing arc 2 on net $abc$512$new_n58_ (4 arcs total):
  source ... LogicTILE(01,08):alta_slice07:LutOut
  sink ..... LogicTILE(00,07):alta_slice13:A
  total number of visited nodes: 12839
  final route delay:       2.49
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice13:A <= LogicTILE(00,07):IMUX52:O0
  node LogicTILE(00,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX52:I13 <= LogicTILE(00,07):RMUX16:O0
  node LogicTILE(00,07):RMUX16 (-1.29 -1.14)
    bind pip LogicTILE(00,07):RMUX16:I17 <= LogicTILE(00,08):RMUX73:O0
  node LogicTILE(00,08):RMUX73 (-1.72 -0.43)
    bind pip LogicTILE(00,08):RMUX73:I6 <= LogicTILE(02,08):RMUX43:O0
  node LogicTILE(02,08):RMUX43 (-1.99 -0.27)
    bind pip LogicTILE(02,08):RMUX43:I3 <= LogicTILE(01,08):OMUX21:O0
  node LogicTILE(01,08):OMUX21 (-2.29 -0.29)
  node LogicTILE(01,08):alta_slice07:LutOut (-2.29 +0.00)
-- 143 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 1853
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 144 --
Routing arc 0 on net ctr[9] (2 arcs total):
  source ... LogicTILE(01,08):alta_slice03:Q
  sink ..... LogicTILE(01,08):alta_slice07:C
  total number of visited nodes: 1117
  final route delay:       1.36
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice07:C (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice07:C <= LogicTILE(01,08):IMUX30:O0
  node LogicTILE(01,08):IMUX30 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX30:I13 <= LogicTILE(01,08):RMUX16:O0
  node LogicTILE(01,08):RMUX16 (-1.16 -1.01)
    bind pip LogicTILE(01,08):RMUX16:I3 <= LogicTILE(01,08):OMUX11:O0
  node LogicTILE(01,08):OMUX11 (-1.36 -0.20)
    bind pip LogicTILE(01,08):OMUX11:I1 <= LogicTILE(01,08):alta_slice03:Q
  node LogicTILE(01,08):alta_slice03:Q (-1.36 +0.00)
-- 145 --
Routing arc 18 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,07):alta_slice08:D
  total number of visited nodes: 5721
  final route delay:       2.00
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice08:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice08:D <= LogicTILE(00,07):IMUX35:O0
  node LogicTILE(00,07):IMUX35 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX35:I23 <= LogicTILE(00,07):RMUX77:O0
  node LogicTILE(00,07):RMUX77 (-0.84 -0.69)
  node LogicTILE(00,06):RMUX69 (-1.26 -0.43)
  node LogicTILE(01,06):RMUX63 (-1.60 -0.34)
  node LogicTILE(01,06):OMUX26 (-1.80 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.80 +0.00)
-- 146 --
Routing arc 0 on net ctr[8] (3 arcs total):
  source ... LogicTILE(01,08):alta_slice01:Q
  sink ..... LogicTILE(01,08):alta_slice07:D
  total number of visited nodes: 75
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice07:D (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice07:D <= LogicTILE(01,08):IMUX31:O0
  node LogicTILE(01,08):IMUX31 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX31:I0 <= LogicTILE(01,08):OMUX04:O0
  node LogicTILE(01,08):OMUX04 (-0.69 -0.54)
    bind pip LogicTILE(01,08):OMUX04:I1 <= LogicTILE(01,08):alta_slice01:Q
  node LogicTILE(01,08):alta_slice01:Q (-0.69 +0.00)
-- 147 --
Routing arc 1 on net $abc$512$new_n55_ (4 arcs total):
  source ... LogicTILE(00,08):alta_slice00:LutOut
  sink ..... LogicTILE(00,08):alta_slice10:A
  total number of visited nodes: 589
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice10:A (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice10:A <= LogicTILE(00,08):IMUX40:O0
  node LogicTILE(00,08):IMUX40 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX40:I0 <= LogicTILE(00,08):OMUX01:O0
  node LogicTILE(00,08):OMUX01 (-1.14 -1.00)
  node LogicTILE(00,08):alta_slice00:LutOut (-1.14 +0.00)
-- 148 --
Routing arc 1 on net ctr[4] (4 arcs total):
  source ... LogicTILE(01,07):alta_slice01:Q
  sink ..... LogicTILE(01,07):alta_slice01:B
  total number of visited nodes: 535
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:B (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:B <= LogicTILE(01,07):IMUX05:O0
  node LogicTILE(01,07):IMUX05 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX05:I1 <= LogicTILE(01,07):OMUX04:O0
  node LogicTILE(01,07):OMUX04 (-1.10 -0.95)
  node LogicTILE(01,07):alta_slice01:Q (-1.10 +0.00)
-- 149 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 1515
  final route delay:       1.36
  final route penalty:     0.06
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 150 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 2507
  final route delay:       1.48
  final route penalty:     0.07
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 151 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 6413
  final route delay:       1.89
  final route penalty:     0.07
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 152 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 1563
  final route delay:       1.36
  final route penalty:     0.09
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 153 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 2727
  final route delay:       1.48
  final route penalty:     0.09
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 154 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 6875
  final route delay:       1.89
  final route penalty:     0.10
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 155 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 1671
  final route delay:       1.36
  final route penalty:     0.10
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 156 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 2965
  final route delay:       1.48
  final route penalty:     0.12
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 157 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1859
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 158 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1869
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 159 --
Routing arc 1 on net ctr[8] (3 arcs total):
  source ... LogicTILE(01,08):alta_slice01:Q
  sink ..... LogicTILE(01,08):alta_slice01:C
  total number of visited nodes: 407
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice01:C <= LogicTILE(01,08):IMUX06:O0
  node LogicTILE(01,08):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX06:I1 <= LogicTILE(01,08):OMUX04:O0
  node LogicTILE(01,08):OMUX04 (-1.01 -0.87)
  node LogicTILE(01,08):alta_slice01:Q (-1.01 +0.00)
-- 160 --
Routing arc 2 on net $abc$512$new_n57_ (4 arcs total):
  source ... LogicTILE(00,07):alta_slice00:LutOut
  sink ..... LogicTILE(00,07):alta_slice12:A
  total number of visited nodes: 625
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice12:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice12:A <= LogicTILE(00,07):IMUX48:O0
  node LogicTILE(00,07):IMUX48 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX48:I0 <= LogicTILE(00,07):OMUX01:O0
  node LogicTILE(00,07):OMUX01 (-1.14 -1.00)
  node LogicTILE(00,07):alta_slice00:LutOut (-1.14 +0.00)
-- 161 --
Routing arc 2 on net ctr[23] (4 arcs total):
  source ... LogicTILE(02,07):alta_slice08:Q
  sink ..... LogicTILE(02,07):alta_slice15:C
  total number of visited nodes: 329
  final route delay:       1.01
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice15:C (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice15:C <= LogicTILE(02,07):IMUX62:O0
  node LogicTILE(02,07):IMUX62 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX62:I4 <= LogicTILE(02,07):OMUX25:O0
  node LogicTILE(02,07):OMUX25 (-1.01 -0.87)
  node LogicTILE(02,07):alta_slice08:Q (-1.01 +0.00)
-- 162 --
Routing arc 0 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_ (4 arcs total):
  source ... LogicTILE(01,07):alta_slice03:LutOut
  sink ..... LogicTILE(01,08):alta_slice07:A
  total number of visited nodes: 6785
  final route delay:       2.01
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice07:A (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice07:A <= LogicTILE(01,08):IMUX28:O0
  node LogicTILE(01,08):IMUX28 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX28:I16 <= LogicTILE(01,08):RMUX34:O0
  node LogicTILE(01,08):RMUX34 (-1.29 -1.14)
  node LogicTILE(01,07):RMUX09 (-1.72 -0.43)
  node LogicTILE(01,07):OMUX11 (-1.92 -0.20)
  node LogicTILE(01,07):alta_slice03:LutOut (-1.92 +0.00)
-- 163 --
Routing arc 14 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,08):alta_slice14:C
  total number of visited nodes: 5001
  final route delay:       1.93
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice14:C (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice14:C <= LogicTILE(01,08):IMUX58:O0
  node LogicTILE(01,08):IMUX58 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX58:I23 <= LogicTILE(01,08):RMUX76:O0
  node LogicTILE(01,08):RMUX76 (-1.16 -1.01)
  node LogicTILE(01,06):RMUX69 (-1.53 -0.37)
  node LogicTILE(01,06):OMUX26 (-1.73 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.73 +0.00)
-- 164 --
Routing arc 2 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_ (4 arcs total):
  source ... LogicTILE(01,07):alta_slice03:LutOut
  sink ..... LogicTILE(01,08):alta_slice01:A
  total number of visited nodes: 6793
  final route delay:       2.01
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice01:A (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice01:A <= LogicTILE(01,08):IMUX04:O0
  node LogicTILE(01,08):IMUX04 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX04:I16 <= LogicTILE(01,08):RMUX34:O0
  node LogicTILE(01,08):RMUX34 (-1.29 -1.14)
  node LogicTILE(01,07):RMUX09 (-1.72 -0.43)
  node LogicTILE(01,07):OMUX11 (-1.92 -0.20)
  node LogicTILE(01,07):alta_slice03:LutOut (-1.92 +0.00)
-- 165 --
Routing arc 1 on net ctr[15] (2 arcs total):
  source ... LogicTILE(00,07):alta_slice10:Q
  sink ..... LogicTILE(00,07):alta_slice10:D
  total number of visited nodes: 63
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice10:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice10:D <= LogicTILE(00,07):IMUX43:O0
  node LogicTILE(00,07):IMUX43 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX43:I5 <= LogicTILE(00,07):OMUX31:O0
  node LogicTILE(00,07):OMUX31 (-0.69 -0.54)
  node LogicTILE(00,07):alta_slice10:Q (-0.69 +0.00)
-- 166 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 1727
  final route delay:       1.36
  final route penalty:     0.12
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 167 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 7559
  final route delay:       1.89
  final route penalty:     0.13
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 168 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 3097
  final route delay:       1.48
  final route penalty:     0.13
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 169 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1855
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 170 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 1867
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 171 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 1797
  final route delay:       1.36
  final route penalty:     0.15
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 172 --
Routing arc 5 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(02,07):alta_slice08:D
  total number of visited nodes: 2405
  final route delay:       1.56
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice08:D (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice08:D <= LogicTILE(02,07):IMUX35:O0
  node LogicTILE(02,07):IMUX35 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX35:I18 <= LogicTILE(02,07):RMUX47:O0
  node LogicTILE(02,07):RMUX47 (-0.84 -0.69)
    bind pip LogicTILE(02,07):RMUX47:I13 <= LogicTILE(02,06):RMUX55:O0
  node LogicTILE(02,06):RMUX55 (-1.26 -0.43)
    bind pip LogicTILE(02,06):RMUX55:I0 <= LogicTILE(01,06):OMUX24:O0
  node LogicTILE(01,06):OMUX24 (-1.36 -0.09)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.36 +0.00)
-- 173 --
Routing arc 1 on net $abc$512$new_n57_ (4 arcs total):
  source ... LogicTILE(00,07):alta_slice00:LutOut
  sink ..... LogicTILE(00,07):alta_slice01:A
  total number of visited nodes: 625
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice01:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice01:A <= LogicTILE(00,07):IMUX04:O0
  node LogicTILE(00,07):IMUX04 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX04:I0 <= LogicTILE(00,07):OMUX01:O0
  node LogicTILE(00,07):OMUX01 (-1.14 -1.00)
  node LogicTILE(00,07):alta_slice00:LutOut (-1.14 +0.00)
-- 174 --
Routing arc 4 on net clk (26 arcs total):
  source ... IOTILE(04,09):alta_ioreg00
  sink ..... LogicTILE(01,07):ClkMUX01
  total number of visited nodes: 16755
  final route delay:       2.59
  final route penalty:     0.00
  final route bonus:       0.05
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):ClkMUX01 (+0.00 +0.00)
    bind pip LogicTILE(01,07):ClkMUX01:I0 <= LogicTILE(01,07):alta_clkenctrl00:ClkOut
  node LogicTILE(01,07):alta_clkenctrl00:ClkOut (-0.14 -0.14)
  node LogicTILE(01,07):alta_clkenctrl00:ClkIn (-0.14 +0.00)
  node LogicTILE(01,07):TileClkMUX00 (-0.51 -0.37)
  node LogicTILE(01,07):CtrlMUX00 (-1.20 -0.69)
  node LogicTILE(01,07):RMUX04 (-1.58 -0.38)
  node LogicTILE(04,07):RMUX03 (-1.76 -0.18)
  node IOTILE(04,09):InputMUX01 (-2.09 -0.32)
  node IOTILE(04,09):alta_ioreg00 (-2.09 +0.00)
-- 175 --
Routing arc 0 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_ (4 arcs total):
  source ... LogicTILE(00,08):alta_slice12:LutOut
  sink ..... LogicTILE(01,08):alta_slice00:A
  total number of visited nodes: 1775
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice00:A <= LogicTILE(01,08):IMUX00:O0
  node LogicTILE(01,08):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX00:I26 <= LogicTILE(01,08):RMUX94:O0
  node LogicTILE(01,08):RMUX94 (-1.29 -1.14)
    bind pip LogicTILE(01,08):RMUX94:I0 <= LogicTILE(00,08):OMUX36:O0
  node LogicTILE(00,08):OMUX36 (-1.38 -0.09)
  node LogicTILE(00,08):alta_slice12:LutOut (-1.38 +0.00)
-- 176 --
Routing arc 10 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice05:D
  total number of visited nodes: 2137
  final route delay:       1.56
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:D (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:D <= LogicTILE(01,07):IMUX23:O0
  node LogicTILE(01,07):IMUX23 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX23:I23 <= LogicTILE(01,07):RMUX77:O0
  node LogicTILE(01,07):RMUX77 (-0.84 -0.69)
  node LogicTILE(01,06):RMUX69 (-1.26 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.46 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.46 +0.00)
-- 177 --
Routing arc 0 on net ctr[12] (2 arcs total):
  source ... LogicTILE(00,07):alta_slice14:Q
  sink ..... LogicTILE(00,07):alta_slice00:D
  total number of visited nodes: 379
  final route delay:       1.03
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice00:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice00:D <= LogicTILE(00,07):IMUX03:O0
  node LogicTILE(00,07):IMUX03 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX03:I24 <= LogicTILE(00,07):RMUX83:O0
  node LogicTILE(00,07):RMUX83 (-0.84 -0.69)
    bind pip LogicTILE(00,07):RMUX83:I2 <= LogicTILE(00,07):OMUX44:O0
  node LogicTILE(00,07):OMUX44 (-1.03 -0.20)
    bind pip LogicTILE(00,07):OMUX44:I1 <= LogicTILE(00,07):alta_slice14:Q
  node LogicTILE(00,07):alta_slice14:Q (-1.03 +0.00)
    bind wire LogicTILE(00,07):alta_slice14:Q
-- 178 --
Routing arc 1 on net ctr[24] (3 arcs total):
  source ... LogicTILE(02,07):alta_slice04:Q
  sink ..... LogicTILE(02,07):alta_slice15:D
  total number of visited nodes: 457
  final route delay:       1.04
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice15:D (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice15:D <= LogicTILE(02,07):IMUX63:O0
  node LogicTILE(02,07):IMUX63 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX63:I9 <= BramTILE(03,07):RMUX42:O0
  node BramTILE(03,07):RMUX42 (-0.74 -0.59)
    bind pip BramTILE(03,07):RMUX42:I0 <= LogicTILE(02,07):OMUX12:O0
  node LogicTILE(02,07):OMUX12 (-1.04 -0.29)
  node LogicTILE(02,07):alta_slice04:Q (-1.04 +0.00)
-- 179 --
Routing arc 0 on net ctr[19] (5 arcs total):
  source ... LogicTILE(00,08):alta_slice14:Q
  sink ..... LogicTILE(00,08):alta_slice14:B
  total number of visited nodes: 431
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice14:B (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice14:B <= LogicTILE(00,08):IMUX57:O0
  node LogicTILE(00,08):IMUX57 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX57:I7 <= LogicTILE(00,08):OMUX43:O0
  node LogicTILE(00,08):OMUX43 (-1.10 -0.95)
    bind pip LogicTILE(00,08):OMUX43:I1 <= LogicTILE(00,08):alta_slice14:Q
  node LogicTILE(00,08):alta_slice14:Q (-1.10 +0.00)
-- 180 --
Routing arc 1 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(00,08):alta_slice14:D
  total number of visited nodes: 5517
  final route delay:       2.04
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice14:D (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice14:D <= LogicTILE(00,08):IMUX59:O0
  node LogicTILE(00,08):IMUX59 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX59:I23 <= LogicTILE(00,08):RMUX77:O0
  node LogicTILE(00,08):RMUX77 (-0.84 -0.69)
  node LogicTILE(00,06):RMUX69 (-1.20 -0.37)
  node LogicTILE(01,06):RMUX63 (-1.54 -0.34)
  node LogicTILE(01,06):OMUX26 (-1.74 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.74 +0.00)
-- 181 --
Routing arc 3 on net $abc$512$new_n57_ (4 arcs total):
  source ... LogicTILE(00,07):alta_slice00:LutOut
  sink ..... LogicTILE(00,07):alta_slice10:A
  total number of visited nodes: 617
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice10:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice10:A <= LogicTILE(00,07):IMUX40:O0
  node LogicTILE(00,07):IMUX40 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX40:I0 <= LogicTILE(00,07):OMUX01:O0
  node LogicTILE(00,07):OMUX01 (-1.14 -1.00)
  node LogicTILE(00,07):alta_slice00:LutOut (-1.14 +0.00)
-- 182 --
Routing arc 1 on net $abc$512$new_n58_ (4 arcs total):
  source ... LogicTILE(01,08):alta_slice07:LutOut
  sink ..... LogicTILE(00,07):alta_slice08:A
  total number of visited nodes: 11859
  final route delay:       2.46
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice08:A (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice08:A <= LogicTILE(00,07):IMUX32:O0
  node LogicTILE(00,07):IMUX32 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX32:I9 <= LogicTILE(01,07):RMUX00:O0
  node LogicTILE(01,07):RMUX00 (-1.20 -1.05)
  node LogicTILE(02,07):RMUX49 (-1.54 -0.34)
  node LogicTILE(02,08):RMUX37 (-1.96 -0.43)
  node LogicTILE(01,08):OMUX21 (-2.26 -0.29)
  node LogicTILE(01,08):alta_slice07:LutOut (-2.26 +0.00)
-- 183 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 7839
  final route delay:       1.89
  final route penalty:     0.15
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 184 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 3399
  final route delay:       1.48
  final route penalty:     0.16
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 185 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1849
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 186 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 1853
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 187 --
Routing arc 0 on net $abc$512$new_n55_ (4 arcs total):
  source ... LogicTILE(00,08):alta_slice00:LutOut
  sink ..... LogicTILE(00,08):alta_slice14:A
  total number of visited nodes: 599
  final route delay:       1.14
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice14:A (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice14:A <= LogicTILE(00,08):IMUX56:O0
  node LogicTILE(00,08):IMUX56 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX56:I0 <= LogicTILE(00,08):OMUX01:O0
  node LogicTILE(00,08):OMUX01 (-1.14 -1.00)
  node LogicTILE(00,08):alta_slice00:LutOut (-1.14 +0.00)
-- 188 --
Routing arc 2 on net ctr[1] (4 arcs total):
  source ... LogicTILE(01,07):alta_slice00:Q
  sink ..... LogicTILE(01,07):alta_slice05:B
  total number of visited nodes: 1519
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:B (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:B <= LogicTILE(01,07):IMUX21:O0
  node LogicTILE(01,07):IMUX21 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX21:I13 <= LogicTILE(01,07):RMUX17:O0
  node LogicTILE(01,07):RMUX17 (-1.25 -1.10)
  node LogicTILE(01,07):OMUX02 (-1.45 -0.20)
  node LogicTILE(01,07):alta_slice00:Q (-1.45 +0.00)
-- 189 --
Routing arc 0 on net ctr[13] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice01:Q
  sink ..... LogicTILE(00,07):alta_slice06:B
  total number of visited nodes: 499
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice06:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice06:B <= LogicTILE(00,07):IMUX25:O0
  node LogicTILE(00,07):IMUX25 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX25:I0 <= LogicTILE(00,07):OMUX04:O0
  node LogicTILE(00,07):OMUX04 (-1.10 -0.95)
  node LogicTILE(00,07):alta_slice01:Q (-1.10 +0.00)
-- 190 --
Routing arc 0 on net ctr[7] (4 arcs total):
  source ... LogicTILE(01,08):alta_slice14:Q
  sink ..... LogicTILE(01,08):alta_slice07:B
  total number of visited nodes: 1463
  final route delay:       1.45
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice07:B (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice07:B <= LogicTILE(01,08):IMUX29:O0
  node LogicTILE(01,08):IMUX29 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX29:I24 <= LogicTILE(01,08):RMUX83:O0
  node LogicTILE(01,08):RMUX83 (-1.25 -1.10)
  node LogicTILE(01,08):OMUX44 (-1.45 -0.20)
  node LogicTILE(01,08):alta_slice14:Q (-1.45 +0.00)
-- 191 --
Routing arc 1 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_ (4 arcs total):
  source ... LogicTILE(01,07):alta_slice03:LutOut
  sink ..... LogicTILE(01,08):alta_slice14:A
  total number of visited nodes: 6793
  final route delay:       2.01
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,08):alta_slice14:A (+0.00 +0.00)
    bind pip LogicTILE(01,08):alta_slice14:A <= LogicTILE(01,08):IMUX56:O0
  node LogicTILE(01,08):IMUX56 (-0.15 -0.15)
    bind pip LogicTILE(01,08):IMUX56:I16 <= LogicTILE(01,08):RMUX34:O0
  node LogicTILE(01,08):RMUX34 (-1.29 -1.14)
  node LogicTILE(01,07):RMUX09 (-1.72 -0.43)
  node LogicTILE(01,07):OMUX11 (-1.92 -0.20)
  node LogicTILE(01,07):alta_slice03:LutOut (-1.92 +0.00)
-- 192 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 1995
  final route delay:       1.36
  final route penalty:     0.16
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 193 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 8429
  final route delay:       1.89
  final route penalty:     0.18
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 194 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 2087
  final route delay:       1.36
  final route penalty:     0.18
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 195 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 3741
  final route delay:       1.48
  final route penalty:     0.19
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 196 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1859
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 197 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1859
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 198 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 2323
  final route delay:       1.36
  final route penalty:     0.19
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 199 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 8739
  final route delay:       1.89
  final route penalty:     0.21
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 200 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 3825
  final route delay:       1.48
  final route penalty:     0.21
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 201 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 1859
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 202 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 2489
  final route delay:       1.36
  final route penalty:     0.22
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 203 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 3985
  final route delay:       1.48
  final route penalty:     0.22
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 204 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1857
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 205 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1865
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 206 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 9377
  final route delay:       1.89
  final route penalty:     0.24
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 207 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 2609
  final route delay:       1.36
  final route penalty:     0.24
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 208 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 4287
  final route delay:       1.48
  final route penalty:     0.25
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 209 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1867
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 210 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1863
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 211 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 2767
  final route delay:       1.36
  final route penalty:     0.25
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 212 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 10009
  final route delay:       1.89
  final route penalty:     0.27
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 213 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 2787
  final route delay:       1.36
  final route penalty:     0.27
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 214 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 4733
  final route delay:       1.48
  final route penalty:     0.28
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 215 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1863
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 216 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 1873
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 217 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 10185
  final route delay:       1.89
  final route penalty:     0.28
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 218 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 3091
  final route delay:       1.36
  final route penalty:     0.30
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 219 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 4821
  final route delay:       1.48
  final route penalty:     0.30
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 220 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1843
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 221 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1859
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 222 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 10975
  final route delay:       1.89
  final route penalty:     0.31
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 223 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 3255
  final route delay:       1.36
  final route penalty:     0.31
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 224 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 5311
  final route delay:       1.48
  final route penalty:     0.33
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 225 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 3425
  final route delay:       1.36
  final route penalty:     0.33
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 226 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 1863
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 227 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1863
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 228 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 11427
  final route delay:       1.89
  final route penalty:     0.34
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 229 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 3607
  final route delay:       1.36
  final route penalty:     0.34
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 230 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 5587
  final route delay:       1.48
  final route penalty:     0.36
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 231 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 1853
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 232 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 11927
  final route delay:       1.89
  final route penalty:     0.36
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 233 --
Routing arc 0 on net ctr[3] (2 arcs total):
  source ... LogicTILE(01,07):alta_slice13:Q
  sink ..... LogicTILE(01,07):alta_slice06:C
  unbind LogicTILE(01,07):OMUX41
  unbind LogicTILE(01,07):IMUX26
  unbind LogicTILE(01,07):alta_slice06:C
  total number of visited nodes: 3833
  final route delay:       1.36
  final route penalty:     0.37
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:C <= LogicTILE(01,07):IMUX26:O0
  node LogicTILE(01,07):IMUX26 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX26:I23 <= LogicTILE(01,07):RMUX76:O0
  node LogicTILE(01,07):RMUX76 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX76
      unbind wire LogicTILE(01,07):RMUX76
    bind pip LogicTILE(01,07):RMUX76:I1 <= LogicTILE(01,07):OMUX41:O0
  node LogicTILE(01,07):OMUX41 (-1.36 -0.20)
    bind pip LogicTILE(01,07):OMUX41:I1 <= LogicTILE(01,07):alta_slice13:Q
  node LogicTILE(01,07):alta_slice13:Q (-1.36 +0.00)
-- 234 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 12277
  final route delay:       1.89
  final route penalty:     0.37
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.16 -1.01)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.59 -0.43)
  node LogicTILE(01,06):OMUX26 (-1.79 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-1.79 +0.00)
-- 235 --
Routing arc 2 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice05:A
  unbind LogicTILE(01,07):IMUX20
  unbind LogicTILE(01,07):alta_slice05:A
  total number of visited nodes: 5903
  final route delay:       1.48
  final route penalty:     0.39
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice05:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice05:A <= LogicTILE(01,07):IMUX20:O0
  node LogicTILE(01,07):IMUX20 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX20:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
    ripup wire LogicTILE(01,07):RMUX82
      unbind wire LogicTILE(01,07):RMUX82
    bind pip LogicTILE(01,07):RMUX82:I3 <= LogicTILE(00,07):OMUX45:O0
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 236 --
Routing arc 11 on net $PACKER_VCC_NET (26 arcs total):
  source ... LogicTILE(01,06):alta_slice08:LutOut
  sink ..... LogicTILE(01,07):alta_slice01:C
  unbind LogicTILE(01,07):IMUX06
  unbind LogicTILE(01,07):alta_slice01:C
  total number of visited nodes: 12203
  final route delay:       2.27
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice01:C (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice01:C <= LogicTILE(01,07):IMUX06:O0
  node LogicTILE(01,07):IMUX06 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX06:I25 <= LogicTILE(01,07):RMUX88:O0
  node LogicTILE(01,07):RMUX88 (-1.16 -1.01)
    bind pip LogicTILE(01,07):RMUX88:I4 <= LogicTILE(01,07):RMUX86:O0
  node LogicTILE(01,07):RMUX86 (-1.54 -0.38)
    bind pip LogicTILE(01,07):RMUX86:I13 <= LogicTILE(01,06):RMUX69:O0
  node LogicTILE(01,06):RMUX69 (-1.97 -0.43)
  node LogicTILE(01,06):OMUX26 (-2.17 -0.20)
  node LogicTILE(01,06):alta_slice08:LutOut (-2.17 +0.00)
-- 237 --
Routing arc 3 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice13:A
  unbind LogicTILE(01,07):IMUX52
  unbind LogicTILE(01,07):alta_slice13:A
  total number of visited nodes: 1865
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice13:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice13:A <= LogicTILE(01,07):IMUX52:O0
  node LogicTILE(01,07):IMUX52 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX52:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 238 --
Routing arc 1 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice00:A
  unbind LogicTILE(01,07):IMUX00
  unbind LogicTILE(01,07):alta_slice00:A
  total number of visited nodes: 1865
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice00:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice00:A <= LogicTILE(01,07):IMUX00:O0
  node LogicTILE(01,07):IMUX00 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX00:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 239 --
Routing arc 0 on net ctr[0] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice15:Q
  sink ..... LogicTILE(01,07):alta_slice06:A
  unbind LogicTILE(01,07):IMUX24
  unbind LogicTILE(01,07):alta_slice06:A
  total number of visited nodes: 1865
  final route delay:       1.48
  final route penalty:     0.00
  final route bonus:       0.01
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(01,07):alta_slice06:A (+0.00 +0.00)
    bind pip LogicTILE(01,07):alta_slice06:A <= LogicTILE(01,07):IMUX24:O0
  node LogicTILE(01,07):IMUX24 (-0.15 -0.15)
    bind pip LogicTILE(01,07):IMUX24:I24 <= LogicTILE(01,07):RMUX82:O0
  node LogicTILE(01,07):RMUX82 (-1.29 -1.14)
  node LogicTILE(00,07):OMUX45 (-1.38 -0.09)
  node LogicTILE(00,07):alta_slice15:Q (-1.38 +0.00)
-- 240 --
Routing arc 2 on net $abc$512$new_n56_ (4 arcs total):
  source ... LogicTILE(00,07):alta_slice06:LutOut
  sink ..... LogicTILE(00,08):alta_slice03:A
  total number of visited nodes: 5179
  final route delay:       2.01
  final route penalty:     0.00
  final route bonus:       0.02
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,08):alta_slice03:A (+0.00 +0.00)
    bind pip LogicTILE(00,08):alta_slice03:A <= LogicTILE(00,08):IMUX12:O0
  node LogicTILE(00,08):IMUX12 (-0.15 -0.15)
    bind pip LogicTILE(00,08):IMUX12:I14 <= LogicTILE(00,08):RMUX22:O0
  node LogicTILE(00,08):RMUX22 (-1.29 -1.14)
  node LogicTILE(00,07):RMUX25 (-1.72 -0.43)
  node LogicTILE(00,07):OMUX20 (-1.92 -0.20)
  node LogicTILE(00,07):alta_slice06:LutOut (-1.92 +0.00)
-- 241 --
Routing arc 1 on net ctr[12] (2 arcs total):
  source ... LogicTILE(00,07):alta_slice14:Q
  sink ..... LogicTILE(00,07):alta_slice14:D
  total number of visited nodes: 59
  final route delay:       0.69
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice14:D (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice14:D <= LogicTILE(00,07):IMUX59:O0
  node LogicTILE(00,07):IMUX59 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX59:I7 <= LogicTILE(00,07):OMUX43:O0
  node LogicTILE(00,07):OMUX43 (-0.69 -0.54)
    bind pip LogicTILE(00,07):OMUX43:I1 <= LogicTILE(00,07):alta_slice14:Q
  node LogicTILE(00,07):alta_slice14:Q (-0.69 +0.00)
-- 242 --
Routing arc 1 on net ctr[16] (4 arcs total):
  source ... LogicTILE(00,07):alta_slice09:Q
  sink ..... LogicTILE(00,07):alta_slice09:B
  total number of visited nodes: 479
  final route delay:       1.10
  final route penalty:     0.00
  final route bonus:       0.00
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(00,07):alta_slice09:B (+0.00 +0.00)
    bind pip LogicTILE(00,07):alta_slice09:B <= LogicTILE(00,07):IMUX37:O0
  node LogicTILE(00,07):IMUX37 (-0.15 -0.15)
    bind pip LogicTILE(00,07):IMUX37:I5 <= LogicTILE(00,07):OMUX28:O0
  node LogicTILE(00,07):OMUX28 (-1.10 -0.95)
    bind pip LogicTILE(00,07):OMUX28:I1 <= LogicTILE(00,07):alta_slice09:Q
  node LogicTILE(00,07):alta_slice09:Q (-1.10 +0.00)
-- 243 --
Routing arc 3 on net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_ (4 arcs total):
  source ... LogicTILE(00,08):alta_slice12:LutOut
  sink ..... LogicTILE(02,07):alta_slice15:A
  total number of visited nodes: 14635
  final route delay:       2.45
  final route penalty:     0.00
  final route bonus:       0.03
  arc budget:      340282346638528859811704183484516925440.00
  node LogicTILE(02,07):alta_slice15:A (+0.00 +0.00)
    bind pip LogicTILE(02,07):alta_slice15:A <= LogicTILE(02,07):IMUX60:O0
  node LogicTILE(02,07):IMUX60 (-0.15 -0.15)
    bind pip LogicTILE(02,07):IMUX60:I13 <= LogicTILE(02,07):RMUX16:O0
  node LogicTILE(02,07):RMUX16 (-1.29 -1.14)
  node LogicTILE(01,07):RMUX01 (-1.63 -0.34)
  node LogicTILE(01,08):RMUX73 (-2.06 -0.43)
  node LogicTILE(00,08):OMUX36 (-2.15 -0.09)
  node LogicTILE(00,08):alta_slice12:LutOut (-2.15 +0.00)
Info:        243 |       52        191 |   52   191 |         0|      10.33      10.33|
Info: Routing complete.
Info: Router1 time 10.33s
checking net $0\ctr[25:0][0]
  undriven and unrouted
checking net ctr[23]
  driver: LogicTILE(02,07):alta_slice08:Q
    -> LogicTILE(02,07):OMUX25
      -> LogicTILE(02,07):IMUX18
        -> LogicTILE(02,07):alta_slice04:C
          => sink 1
      -> LogicTILE(02,07):IMUX34
        -> LogicTILE(02,07):alta_slice08:C
          => sink 0
      -> LogicTILE(02,07):IMUX62
        -> LogicTILE(02,07):alta_slice15:C
          => sink 2
    -> LogicTILE(02,07):OMUX24
      -> BramTILE(03,07):RMUX68
        -> LogicTILE(06,07):RMUX75
          -> IOTILE(06,09):RMUX04
            -> IOTILE(06,09):IOMUX02
              => sink 3
  no dangling wires.
checking net ctr[22]
  driver: LogicTILE(01,08):alta_slice00:Q
    -> LogicTILE(01,08):OMUX00
      -> LogicTILE(02,08):RMUX07
        -> LogicTILE(02,07):RMUX41
          -> LogicTILE(02,07):IMUX17
            -> LogicTILE(02,07):alta_slice04:B
              => sink 2
          -> LogicTILE(02,07):IMUX33
            -> LogicTILE(02,07):alta_slice08:B
              => sink 1
          -> LogicTILE(02,07):IMUX61
            -> LogicTILE(02,07):alta_slice15:B
              => sink 3
    -> LogicTILE(01,08):OMUX01
      -> LogicTILE(01,08):IMUX01
        -> LogicTILE(01,08):alta_slice00:B
          => sink 0
    -> LogicTILE(01,08):OMUX02
      -> LogicTILE(01,08):RMUX19
        -> IOTILE(01,09):RMUX24
          -> IOTILE(01,09):IOMUX01
            => sink 4
  no dangling wires.
checking net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[21]_new_
  driver: LogicTILE(00,08):alta_slice12:LutOut
    -> LogicTILE(00,08):OMUX36
      -> LogicTILE(01,08):RMUX94
        -> LogicTILE(01,08):IMUX00
          -> LogicTILE(01,08):alta_slice00:A
            => sink 0
      -> LogicTILE(01,08):RMUX73
        -> LogicTILE(01,07):RMUX01
          -> LogicTILE(02,07):RMUX16
            -> LogicTILE(02,07):IMUX16
              -> LogicTILE(02,07):alta_slice04:A
                => sink 2
            -> LogicTILE(02,07):IMUX32
              -> LogicTILE(02,07):alta_slice08:A
                => sink 1
            -> LogicTILE(02,07):IMUX60
              -> LogicTILE(02,07):alta_slice15:A
                => sink 3
  no dangling wires.
checking net ctr[21]
  driver: LogicTILE(00,08):alta_slice06:Q
    -> LogicTILE(00,08):OMUX19
      -> LogicTILE(00,08):IMUX27
        -> LogicTILE(00,08):alta_slice06:D
          => sink 0
    -> LogicTILE(00,08):OMUX20
      -> LogicTILE(00,08):RMUX35
        -> LogicTILE(00,08):IMUX51
          -> LogicTILE(00,08):alta_slice12:D
            => sink 1
      -> LogicTILE(00,08):RMUX25
        -> IOTILE(00,09):RMUX00
          -> IOTILE(00,09):IOMUX00
            => sink 2
  no dangling wires.
checking net ctr[20]
  driver: LogicTILE(00,08):alta_slice10:Q
    -> LogicTILE(00,08):OMUX31
      -> LogicTILE(00,08):IMUX42
        -> LogicTILE(00,08):alta_slice10:C
          => sink 0
      -> LogicTILE(00,08):IMUX26
        -> LogicTILE(00,08):alta_slice06:C
          => sink 1
      -> LogicTILE(00,08):IMUX50
        -> LogicTILE(00,08):alta_slice12:C
          => sink 2
    -> LogicTILE(00,08):OMUX32
      -> LogicTILE(00,08):RMUX62
        -> IOTILE(00,09):RMUX16
          -> IOTILE(00,09):IOMUX02
            => sink 3
  no dangling wires.
checking net ctr[2]
  driver: LogicTILE(01,07):alta_slice05:Q
    -> LogicTILE(01,07):OMUX16
      -> LogicTILE(01,07):IMUX22
        -> LogicTILE(01,07):alta_slice05:C
          => sink 1
      -> LogicTILE(01,07):IMUX27
        -> LogicTILE(01,07):alta_slice06:D
          => sink 0
    -> LogicTILE(01,07):OMUX17
      -> LogicTILE(01,07):RMUX28
        -> LogicTILE(01,07):IMUX54
          -> LogicTILE(01,07):alta_slice13:C
            => sink 2
  no dangling wires.
checking net ctr[3]
  driver: LogicTILE(01,07):alta_slice13:Q
    -> LogicTILE(01,07):OMUX40
      -> LogicTILE(01,07):IMUX55
        -> LogicTILE(01,07):alta_slice13:D
          => sink 1
    -> LogicTILE(01,07):OMUX41
      -> LogicTILE(01,07):RMUX76
        -> LogicTILE(01,07):IMUX26
          -> LogicTILE(01,07):alta_slice06:C
            => sink 0
  no dangling wires.
checking net ctr[1]
  driver: LogicTILE(01,07):alta_slice00:Q
    -> LogicTILE(01,07):OMUX01
      -> LogicTILE(01,07):IMUX01
        -> LogicTILE(01,07):alta_slice00:B
          => sink 1
    -> LogicTILE(01,07):OMUX02
      -> LogicTILE(01,07):RMUX17
        -> LogicTILE(01,07):IMUX53
          -> LogicTILE(01,07):alta_slice13:B
            => sink 3
        -> LogicTILE(01,07):IMUX25
          -> LogicTILE(01,07):alta_slice06:B
            => sink 0
        -> LogicTILE(01,07):IMUX21
          -> LogicTILE(01,07):alta_slice05:B
            => sink 2
  no dangling wires.
checking net ctr[0]
  driver: LogicTILE(00,07):alta_slice15:Q
    -> LogicTILE(00,07):OMUX45
      -> LogicTILE(01,07):RMUX82
        -> LogicTILE(01,07):IMUX00
          -> LogicTILE(01,07):alta_slice00:A
            => sink 1
        -> LogicTILE(01,07):IMUX24
          -> LogicTILE(01,07):alta_slice06:A
            => sink 0
        -> LogicTILE(01,07):IMUX20
          -> LogicTILE(01,07):alta_slice05:A
            => sink 2
        -> LogicTILE(01,07):IMUX52
          -> LogicTILE(01,07):alta_slice13:A
            => sink 3
  no dangling wires.
checking net ctr[6]
  driver: LogicTILE(01,07):alta_slice12:Q
    -> LogicTILE(01,07):OMUX38
      -> LogicTILE(01,07):RMUX95
        -> LogicTILE(01,07):IMUX15
          -> LogicTILE(01,07):alta_slice03:D
            => sink 0
    -> LogicTILE(01,07):OMUX37
      -> LogicTILE(01,07):IMUX51
        -> LogicTILE(01,07):alta_slice12:D
          => sink 1
  no dangling wires.
checking net ctr[4]
  driver: LogicTILE(01,07):alta_slice01:Q
    -> LogicTILE(01,07):OMUX04
      -> LogicTILE(01,07):IMUX61
        -> LogicTILE(01,07):alta_slice15:B
          => sink 2
      -> LogicTILE(01,07):IMUX05
        -> LogicTILE(01,07):alta_slice01:B
          => sink 1
    -> LogicTILE(01,07):OMUX05
      -> LogicTILE(01,07):RMUX10
        -> LogicTILE(01,07):IMUX50
          -> LogicTILE(01,07):alta_slice12:C
            => sink 3
        -> LogicTILE(01,07):IMUX14
          -> LogicTILE(01,07):alta_slice03:C
            => sink 0
  no dangling wires.
checking net ctr[5]
  driver: LogicTILE(01,07):alta_slice15:Q
    -> LogicTILE(01,07):OMUX46
      -> LogicTILE(01,07):IMUX13
        -> LogicTILE(01,07):alta_slice03:B
          => sink 0
      -> LogicTILE(01,07):IMUX62
        -> LogicTILE(01,07):alta_slice15:C
          => sink 1
      -> LogicTILE(01,07):IMUX49
        -> LogicTILE(01,07):alta_slice12:B
          => sink 2
  no dangling wires.
checking net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[3]_new_
  driver: LogicTILE(01,07):alta_slice06:LutOut
    -> LogicTILE(01,07):OMUX19
      -> LogicTILE(01,07):IMUX04
        -> LogicTILE(01,07):alta_slice01:A
          => sink 1
      -> LogicTILE(01,07):IMUX48
        -> LogicTILE(01,07):alta_slice12:A
          => sink 3
      -> LogicTILE(01,07):IMUX60
        -> LogicTILE(01,07):alta_slice15:A
          => sink 2
      -> LogicTILE(01,07):IMUX12
        -> LogicTILE(01,07):alta_slice03:A
          => sink 0
  no dangling wires.
checking net ctr[8]
  driver: LogicTILE(01,08):alta_slice01:Q
    -> LogicTILE(01,08):OMUX05
      -> LogicTILE(01,08):RMUX10
        -> LogicTILE(01,08):IMUX14
          -> LogicTILE(01,08):alta_slice03:C
            => sink 2
    -> LogicTILE(01,08):OMUX04
      -> LogicTILE(01,08):IMUX31
        -> LogicTILE(01,08):alta_slice07:D
          => sink 0
      -> LogicTILE(01,08):IMUX06
        -> LogicTILE(01,08):alta_slice01:C
          => sink 1
  no dangling wires.
checking net ctr[7]
  driver: LogicTILE(01,08):alta_slice14:Q
    -> LogicTILE(01,08):OMUX43
      -> LogicTILE(01,08):IMUX57
        -> LogicTILE(01,08):alta_slice14:B
          => sink 1
    -> LogicTILE(01,08):OMUX44
      -> LogicTILE(01,08):RMUX83
        -> LogicTILE(01,08):IMUX05
          -> LogicTILE(01,08):alta_slice01:B
            => sink 2
        -> LogicTILE(01,08):IMUX13
          -> LogicTILE(01,08):alta_slice03:B
            => sink 3
        -> LogicTILE(01,08):IMUX29
          -> LogicTILE(01,08):alta_slice07:B
            => sink 0
  no dangling wires.
checking net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[24]_new_
  driver: LogicTILE(02,07):alta_slice15:LutOut
    -> LogicTILE(02,07):OMUX47
      -> LogicTILE(02,07):RMUX73
        -> LogicTILE(02,06):RMUX16
          -> LogicTILE(02,06):IMUX04
            -> LogicTILE(02,06):alta_slice01:A
              => sink 0
  no dangling wires.
checking net ctr[12]
  driver: LogicTILE(00,07):alta_slice14:Q
    -> LogicTILE(00,07):OMUX44
      -> LogicTILE(00,07):RMUX83
        -> LogicTILE(00,07):IMUX03
          -> LogicTILE(00,07):alta_slice00:D
            => sink 0
    -> LogicTILE(00,07):OMUX43
      -> LogicTILE(00,07):IMUX59
        -> LogicTILE(00,07):alta_slice14:D
          => sink 1
  no dangling wires.
checking net ctr[10]
  driver: LogicTILE(00,07):alta_slice08:Q
    -> LogicTILE(00,07):OMUX25
      -> LogicTILE(00,07):IMUX02
        -> LogicTILE(00,07):alta_slice00:C
          => sink 0
      -> LogicTILE(00,07):IMUX58
        -> LogicTILE(00,07):alta_slice14:C
          => sink 3
      -> LogicTILE(00,07):IMUX33
        -> LogicTILE(00,07):alta_slice08:B
          => sink 1
    -> LogicTILE(00,07):OMUX26
      -> LogicTILE(00,07):RMUX71
        -> LogicTILE(00,07):IMUX53
          -> LogicTILE(00,07):alta_slice13:B
            => sink 2
  no dangling wires.
checking net ctr[11]
  driver: LogicTILE(00,07):alta_slice13:Q
    -> LogicTILE(00,07):OMUX40
      -> LogicTILE(00,07):IMUX57
        -> LogicTILE(00,07):alta_slice14:B
          => sink 2
      -> LogicTILE(00,07):IMUX01
        -> LogicTILE(00,07):alta_slice00:B
          => sink 0
      -> LogicTILE(00,07):IMUX54
        -> LogicTILE(00,07):alta_slice13:C
          => sink 1
  no dangling wires.
checking net ctr[15]
  driver: LogicTILE(00,07):alta_slice10:Q
    -> LogicTILE(00,07):OMUX31
      -> LogicTILE(00,07):IMUX26
        -> LogicTILE(00,07):alta_slice06:C
          => sink 0
      -> LogicTILE(00,07):IMUX43
        -> LogicTILE(00,07):alta_slice10:D
          => sink 1
  no dangling wires.
checking net ctr[13]
  driver: LogicTILE(00,07):alta_slice01:Q
    -> LogicTILE(00,07):OMUX04
      -> LogicTILE(00,07):IMUX05
        -> LogicTILE(00,07):alta_slice01:B
          => sink 1
      -> LogicTILE(00,07):IMUX49
        -> LogicTILE(00,07):alta_slice12:B
          => sink 2
      -> LogicTILE(00,07):IMUX25
        -> LogicTILE(00,07):alta_slice06:B
          => sink 0
      -> LogicTILE(00,07):IMUX41
        -> LogicTILE(00,07):alta_slice10:B
          => sink 3
  no dangling wires.
checking net ctr[16]
  driver: LogicTILE(00,07):alta_slice09:Q
    -> LogicTILE(00,07):OMUX29
      -> LogicTILE(00,07):RMUX69
        -> LogicTILE(00,08):RMUX76
          -> LogicTILE(00,08):IMUX02
            -> LogicTILE(00,08):alta_slice00:C
              => sink 0
          -> LogicTILE(00,08):IMUX46
            -> LogicTILE(00,08):alta_slice11:C
              => sink 3
    -> LogicTILE(00,07):OMUX28
      -> LogicTILE(00,07):IMUX37
        -> LogicTILE(00,07):alta_slice09:B
          => sink 1
    -> LogicTILE(00,07):OMUX27
      -> LogicTILE(01,07):RMUX55
        -> LogicTILE(01,08):RMUX30
          -> LogicTILE(00,08):IMUX13
            -> LogicTILE(00,08):alta_slice03:B
              => sink 2
  no dangling wires.
checking net clk
  driver: IOTILE(04,09):alta_ioreg00
    -> IOTILE(04,09):InputMUX01
      -> LogicTILE(04,08):RMUX03
        -> LogicTILE(01,08):RMUX11
          -> LogicTILE(01,08):CtrlMUX03
            -> LogicTILE(01,08):TileClkMUX01
              -> LogicTILE(01,08):alta_clkenctrl01:ClkIn
                -> LogicTILE(01,08):alta_clkenctrl01:ClkOut
                  -> LogicTILE(01,08):ClkMUX03
                    => sink 9
                  -> LogicTILE(01,08):ClkMUX00
                    => sink 22
                  -> LogicTILE(01,08):ClkMUX01
                    => sink 8
                  -> LogicTILE(01,08):ClkMUX14
                    => sink 7
        -> LogicTILE(00,08):RMUX04
          -> LogicTILE(00,08):CtrlMUX00
            -> LogicTILE(00,08):TileClkMUX00
              -> LogicTILE(00,08):alta_clkenctrl00:ClkIn
                -> LogicTILE(00,08):alta_clkenctrl00:ClkOut
                  -> LogicTILE(00,08):ClkMUX14
                    => sink 19
                  -> LogicTILE(00,08):ClkMUX11
                    => sink 18
                  -> LogicTILE(00,08):ClkMUX06
                    => sink 21
                  -> LogicTILE(00,08):ClkMUX03
                    => sink 17
                  -> LogicTILE(00,08):ClkMUX10
                    => sink 20
      -> LogicTILE(04,07):RMUX03
        -> LogicTILE(01,07):RMUX04
          -> LogicTILE(01,07):CtrlMUX00
            -> LogicTILE(01,07):TileClkMUX00
              -> LogicTILE(01,07):alta_clkenctrl00:ClkIn
                -> LogicTILE(01,07):alta_clkenctrl00:ClkOut
                  -> LogicTILE(01,07):ClkMUX00
                    => sink 1
                  -> LogicTILE(01,07):ClkMUX01
                    => sink 4
                  -> LogicTILE(01,07):ClkMUX12
                    => sink 6
                  -> LogicTILE(01,07):ClkMUX13
                    => sink 3
                  -> LogicTILE(01,07):ClkMUX15
                    => sink 5
                  -> LogicTILE(01,07):ClkMUX05
                    => sink 2
        -> LogicTILE(00,07):RMUX10
          -> LogicTILE(00,07):CtrlMUX00
            -> LogicTILE(00,07):TileClkMUX00
              -> LogicTILE(00,07):alta_clkenctrl00:ClkIn
                -> LogicTILE(00,07):alta_clkenctrl00:ClkOut
                  -> LogicTILE(00,07):ClkMUX15
                    => sink 0
                  -> LogicTILE(00,07):ClkMUX09
                    => sink 16
                  -> LogicTILE(00,07):ClkMUX10
                    => sink 15
                  -> LogicTILE(00,07):ClkMUX01
                    => sink 13
                  -> LogicTILE(00,07):ClkMUX12
                    => sink 14
                  -> LogicTILE(00,07):ClkMUX08
                    => sink 10
                  -> LogicTILE(00,07):ClkMUX13
                    => sink 11
                  -> LogicTILE(00,07):ClkMUX14
                    => sink 12
      -> LogicTILE(04,07):RMUX13
        -> BramTILE(03,07):RMUX48
          -> LogicTILE(02,07):CtrlMUX00
            -> LogicTILE(02,07):TileClkMUX00
              -> LogicTILE(02,07):alta_clkenctrl00:ClkIn
                -> LogicTILE(02,07):alta_clkenctrl00:ClkOut
                  -> LogicTILE(02,07):ClkMUX08
                    => sink 23
                  -> LogicTILE(02,07):ClkMUX04
                    => sink 24
      -> LogicTILE(04,06):RMUX13
        -> BramTILE(03,06):RMUX48
          -> LogicTILE(02,06):CtrlMUX00
            -> LogicTILE(02,06):TileClkMUX00
              -> LogicTILE(02,06):alta_clkenctrl00:ClkIn
                -> LogicTILE(02,06):alta_clkenctrl00:ClkOut
                  -> LogicTILE(02,06):ClkMUX01
                    => sink 25
  no dangling wires.
checking net ctr[17]
  driver: LogicTILE(00,08):alta_slice03:Q
    -> LogicTILE(00,08):OMUX10
      -> LogicTILE(00,08):IMUX14
        -> LogicTILE(00,08):alta_slice03:C
          => sink 1
      -> LogicTILE(00,08):IMUX45
        -> LogicTILE(00,08):alta_slice11:B
          => sink 2
      -> LogicTILE(00,08):IMUX01
        -> LogicTILE(00,08):alta_slice00:B
          => sink 0
  no dangling wires.
checking net $abc$512$new_n56_
  driver: LogicTILE(00,07):alta_slice06:LutOut
    -> LogicTILE(00,07):OMUX19
      -> LogicTILE(00,07):IMUX36
        -> LogicTILE(00,07):alta_slice09:A
          => sink 1
    -> LogicTILE(00,07):OMUX20
      -> LogicTILE(00,07):RMUX25
        -> LogicTILE(00,08):RMUX22
          -> LogicTILE(00,08):IMUX00
            -> LogicTILE(00,08):alta_slice00:A
              => sink 0
          -> LogicTILE(00,08):IMUX44
            -> LogicTILE(00,08):alta_slice11:A
              => sink 3
          -> LogicTILE(00,08):IMUX12
            -> LogicTILE(00,08):alta_slice03:A
              => sink 2
  no dangling wires.
checking net $abc$512$new_n55_
  driver: LogicTILE(00,08):alta_slice00:LutOut
    -> LogicTILE(00,08):OMUX01
      -> LogicTILE(00,08):IMUX56
        -> LogicTILE(00,08):alta_slice14:A
          => sink 0
      -> LogicTILE(00,08):IMUX48
        -> LogicTILE(00,08):alta_slice12:A
          => sink 3
      -> LogicTILE(00,08):IMUX24
        -> LogicTILE(00,08):alta_slice06:A
          => sink 2
      -> LogicTILE(00,08):IMUX40
        -> LogicTILE(00,08):alta_slice10:A
          => sink 1
  no dangling wires.
checking net $abc$512$new_n57_
  driver: LogicTILE(00,07):alta_slice00:LutOut
    -> LogicTILE(00,07):OMUX01
      -> LogicTILE(00,07):IMUX24
        -> LogicTILE(00,07):alta_slice06:A
          => sink 0
      -> LogicTILE(00,07):IMUX48
        -> LogicTILE(00,07):alta_slice12:A
          => sink 2
      -> LogicTILE(00,07):IMUX04
        -> LogicTILE(00,07):alta_slice01:A
          => sink 1
      -> LogicTILE(00,07):IMUX40
        -> LogicTILE(00,07):alta_slice10:A
          => sink 3
  no dangling wires.
checking net ctr[9]
  driver: LogicTILE(01,08):alta_slice03:Q
    -> LogicTILE(01,08):OMUX10
      -> LogicTILE(01,08):IMUX15
        -> LogicTILE(01,08):alta_slice03:D
          => sink 1
    -> LogicTILE(01,08):OMUX11
      -> LogicTILE(01,08):RMUX16
        -> LogicTILE(01,08):IMUX30
          -> LogicTILE(01,08):alta_slice07:C
            => sink 0
  no dangling wires.
checking net ctr[14]
  driver: LogicTILE(00,07):alta_slice12:Q
    -> LogicTILE(00,07):OMUX37
      -> LogicTILE(00,07):IMUX42
        -> LogicTILE(00,07):alta_slice10:C
          => sink 2
      -> LogicTILE(00,07):IMUX50
        -> LogicTILE(00,07):alta_slice12:C
          => sink 1
    -> LogicTILE(00,07):OMUX38
      -> LogicTILE(00,07):RMUX95
        -> LogicTILE(00,07):IMUX27
          -> LogicTILE(00,07):alta_slice06:D
            => sink 0
  no dangling wires.
checking net ctr[19]
  driver: LogicTILE(00,08):alta_slice14:Q
    -> LogicTILE(00,08):OMUX42
      -> LogicTILE(01,08):RMUX85
        -> IOTILE(01,09):RMUX16
          -> IOTILE(01,09):IOMUX03
            => sink 4
    -> LogicTILE(00,08):OMUX44
      -> LogicTILE(00,08):RMUX83
        -> LogicTILE(00,08):IMUX25
          -> LogicTILE(00,08):alta_slice06:B
            => sink 2
        -> LogicTILE(00,08):IMUX49
          -> LogicTILE(00,08):alta_slice12:B
            => sink 3
        -> LogicTILE(00,08):IMUX41
          -> LogicTILE(00,08):alta_slice10:B
            => sink 1
    -> LogicTILE(00,08):OMUX43
      -> LogicTILE(00,08):IMUX57
        -> LogicTILE(00,08):alta_slice14:B
          => sink 0
  no dangling wires.
checking net ctr[18]
  driver: LogicTILE(00,08):alta_slice11:Q
    -> LogicTILE(00,08):OMUX34
      -> LogicTILE(00,08):IMUX03
        -> LogicTILE(00,08):alta_slice00:D
          => sink 0
      -> LogicTILE(00,08):IMUX47
        -> LogicTILE(00,08):alta_slice11:D
          => sink 1
    -> LogicTILE(00,08):OMUX33
      -> LogicTILE(01,08):RMUX61
        -> LogicTILE(02,08):RMUX55
          -> IOTILE(02,09):RMUX08
            -> IOTILE(02,09):IOMUX00
              => sink 2
  no dangling wires.
checking net $PACKER_VCC_NET
  driver: LogicTILE(01,06):alta_slice08:LutOut
    -> LogicTILE(01,06):OMUX26
      -> LogicTILE(01,06):RMUX63
        -> LogicTILE(00,06):RMUX69
          -> LogicTILE(00,07):RMUX77
            -> LogicTILE(00,07):IMUX39
              -> LogicTILE(00,07):alta_slice09:D
                => sink 24
            -> LogicTILE(00,07):IMUX55
              -> LogicTILE(00,07):alta_slice13:D
                => sink 19
            -> LogicTILE(00,07):IMUX51
              -> LogicTILE(00,07):alta_slice12:D
                => sink 22
            -> LogicTILE(00,07):IMUX07
              -> LogicTILE(00,07):alta_slice01:D
                => sink 21
            -> LogicTILE(00,07):IMUX35
              -> LogicTILE(00,07):alta_slice08:D
                => sink 18
          -> LogicTILE(00,08):RMUX82
            -> LogicTILE(00,08):IMUX58
              -> LogicTILE(00,08):alta_slice14:C
                => sink 0
          -> LogicTILE(00,08):RMUX77
            -> LogicTILE(00,08):IMUX15
              -> LogicTILE(00,08):alta_slice03:D
                => sink 25
            -> LogicTILE(00,08):IMUX59
              -> LogicTILE(00,08):alta_slice14:D
                => sink 1
            -> LogicTILE(00,08):IMUX43
              -> LogicTILE(00,08):alta_slice10:D
                => sink 2
          -> LogicTILE(00,07):RMUX76
            -> LogicTILE(00,07):IMUX38
              -> LogicTILE(00,07):alta_slice09:C
                => sink 23
            -> LogicTILE(00,07):IMUX06
              -> LogicTILE(00,07):alta_slice01:C
                => sink 20
            -> LogicTILE(00,07):IMUX34
              -> LogicTILE(00,07):alta_slice08:C
                => sink 17
      -> LogicTILE(01,06):RMUX69
        -> LogicTILE(01,08):RMUX77
          -> LogicTILE(01,08):IMUX03
            -> LogicTILE(01,08):alta_slice00:D
              => sink 4
          -> LogicTILE(01,08):IMUX07
            -> LogicTILE(01,08):alta_slice01:D
              => sink 16
          -> LogicTILE(01,08):IMUX59
            -> LogicTILE(01,08):alta_slice14:D
              => sink 15
        -> LogicTILE(01,08):RMUX76
          -> LogicTILE(01,08):IMUX58
            -> LogicTILE(01,08):alta_slice14:C
              => sink 14
          -> LogicTILE(01,08):IMUX02
            -> LogicTILE(01,08):alta_slice00:C
              => sink 3
        -> LogicTILE(01,07):RMUX77
          -> LogicTILE(01,07):IMUX03
            -> LogicTILE(01,07):alta_slice00:D
              => sink 9
          -> LogicTILE(01,07):IMUX07
            -> LogicTILE(01,07):alta_slice01:D
              => sink 12
          -> LogicTILE(01,07):IMUX63
            -> LogicTILE(01,07):alta_slice15:D
              => sink 13
          -> LogicTILE(01,07):IMUX23
            -> LogicTILE(01,07):alta_slice05:D
              => sink 10
        -> LogicTILE(01,07):RMUX86
          -> LogicTILE(01,07):RMUX88
            -> LogicTILE(01,07):IMUX06
              -> LogicTILE(01,07):alta_slice01:C
                => sink 11
    -> LogicTILE(01,06):OMUX24
      -> LogicTILE(02,06):RMUX53
        -> LogicTILE(02,06):IMUX07
          -> LogicTILE(02,06):alta_slice01:D
            => sink 7
      -> LogicTILE(02,06):RMUX64
        -> LogicTILE(02,06):IMUX06
          -> LogicTILE(02,06):alta_slice01:C
            => sink 6
      -> LogicTILE(02,06):RMUX62
        -> LogicTILE(02,07):RMUX60
          -> LogicTILE(01,07):IMUX02
            -> LogicTILE(01,07):alta_slice00:C
              => sink 8
      -> LogicTILE(02,06):RMUX55
        -> LogicTILE(02,07):RMUX47
          -> LogicTILE(02,07):IMUX35
            -> LogicTILE(02,07):alta_slice08:D
              => sink 5
  no dangling wires.
checking net ctr[25]
  driver: LogicTILE(02,06):alta_slice01:Q
    -> LogicTILE(02,06):OMUX05
      -> LogicTILE(02,06):RMUX21
        -> LogicTILE(02,02):RMUX87
          -> IOTILE(02,01):RMUX20
            -> IOTILE(02,01):IOMUX02
              => sink 1
    -> LogicTILE(02,06):OMUX04
      -> LogicTILE(02,06):IMUX05
        -> LogicTILE(02,06):alta_slice01:B
          => sink 0
  no dangling wires.
checking net $abc$512$auto$alumacc.cc:485:replace_alu$4.lcu.g[6]_new_
  driver: LogicTILE(01,07):alta_slice03:LutOut
    -> LogicTILE(01,07):OMUX11
      -> LogicTILE(01,07):RMUX09
        -> LogicTILE(01,08):RMUX34
          -> LogicTILE(01,08):IMUX12
            -> LogicTILE(01,08):alta_slice03:A
              => sink 3
          -> LogicTILE(01,08):IMUX28
            -> LogicTILE(01,08):alta_slice07:A
              => sink 0
          -> LogicTILE(01,08):IMUX04
            -> LogicTILE(01,08):alta_slice01:A
              => sink 2
          -> LogicTILE(01,08):IMUX56
            -> LogicTILE(01,08):alta_slice14:A
              => sink 1
  no dangling wires.
checking net ctr[24]
  driver: LogicTILE(02,07):alta_slice04:Q
    -> LogicTILE(02,07):OMUX13
      -> LogicTILE(02,07):IMUX19
        -> LogicTILE(02,07):alta_slice04:D
          => sink 0
    -> LogicTILE(02,07):OMUX12
      -> BramTILE(03,07):RMUX38
        -> LogicTILE(07,07):RMUX67
          -> LogicTILE(07,03):RMUX73
            -> IOTILE(07,01):RMUX00
              -> IOTILE(07,01):IOMUX00
                => sink 2
      -> BramTILE(03,07):RMUX42
        -> LogicTILE(02,07):IMUX63
          -> LogicTILE(02,07):alta_slice15:D
            => sink 1
  no dangling wires.
checking net $abc$512$new_n58_
  driver: LogicTILE(01,08):alta_slice07:LutOut
    -> LogicTILE(01,08):OMUX21
      -> LogicTILE(02,08):RMUX37
        -> LogicTILE(02,07):RMUX49
          -> LogicTILE(01,07):RMUX00
            -> LogicTILE(00,07):IMUX56
              -> LogicTILE(00,07):alta_slice14:A
                => sink 3
            -> LogicTILE(00,07):IMUX00
              -> LogicTILE(00,07):alta_slice00:A
                => sink 0
            -> LogicTILE(00,07):IMUX32
              -> LogicTILE(00,07):alta_slice08:A
                => sink 1
      -> LogicTILE(02,08):RMUX43
        -> LogicTILE(00,08):RMUX73
          -> LogicTILE(00,07):RMUX16
            -> LogicTILE(00,07):IMUX52
              -> LogicTILE(00,07):alta_slice13:A
                => sink 2
  no dangling wires.
Info: Checksum: 0xfaedae38
Warning: No clocks found in design

2 warnings, 0 errors
+ yosys -p 'read_verilog -lib synth/prims.v; read_json build-blinky/pnrblinky.json; dump -o build-blinky/blinky.il; show -format png -prefix blinky'

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 371af7da, clang 10.0.1 -fPIC -Os)


-- Running command `read_verilog -lib synth/prims.v; read_json build-blinky/pnrblinky.json; dump -o build-blinky/blinky.il; show -format png -prefix blinky' --

1. Executing Verilog-2005 frontend: synth/prims.v
Parsing Verilog input from `synth/prims.v' to AST representation.
Generating RTLIL representation for module `\LUT'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\GENERIC_SLICE'.
Generating RTLIL representation for module `\GENERIC_IOB'.
Successfully finished Verilog frontend.

2. Executing JSON frontend.
Importing module top from JSON tree.

3. Generating Graphviz representation of design.
Writing dot description to `blinky.dot'.
Dumping module top to page 1.
Exec: dot -Tpng 'blinky.dot' > 'blinky.png.new' && mv 'blinky.png.new' 'blinky.png'

End of script. Logfile hash: c2bbf7ef50, CPU: user 0.02s system 0.01s
Yosys 0.9+2406 (git sha1 371af7da, clang 10.0.1 -fPIC -Os)
Time spent: 36% 2x read_json (0 sec), 29% 1x dump (0 sec), ...
+ mv blinky.dot build-blinky
+ mv blinky.png build-blinky
+ mv nextpnr.fasm build-blinky/blinky.fasm
+ python3 fasm_pack.py build-blinky/blinky.fasm build-blinky/blinky.asc
+ python3 ../bitstream/agm-pack.py build-blinky/blinky.asc build-blinky/blinky.bin
+ python3 ../bitstream/agm-unpack.py build-blinky/blinky.bin
+ python3 ../bitstream/agm-explain.py build-blinky/blinky-unpack.txt
