# Compile of risc_v_mem_address_converter.sv failed with 4 errors.
# Compile of risc_v_mem_ctrl.sv failed with 11 errors.
# Compile of risc_v_mike_alu.sv failed with 4 errors.
# Compile of risc_v_mike_ctrl.sv failed with 4 errors.
# Compile of risc_v_mike_data_memory.sv failed with 4 errors.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv failed with 2 errors.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_tb.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of counter.sv failed with 1 errors.
# 13 compiles, 7 failed with 30 errors.
# Compile of risc_v_mem_address_converter.sv failed with 1 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_tb.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of counter.sv failed with 1 errors.
# 13 compiles, 2 failed with 2 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv failed with 1 errors.
# 11 compiles, 1 failed with 1 error.
# Compile of risc_v_mike_tb_uni.sv failed with 1 errors.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv failed with 1 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 0 failed with no errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 19:50:27 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_bus_rd_addr'. The port definition is at: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 124
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/rsd
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/rs2
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/rs1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/result_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/reg_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/pc_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/opcode
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/mem_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/intr_nmen
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/instruction
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/imm_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/funct7
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/funct3
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/alu_zero
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/alu_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/alu_slt
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/alu_signed
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/alu_ctrl
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/sva_clk
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/mem_bus_rd_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/mem_bus_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/mem_bus_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/mem_bus_read
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/mem_bus_wr_addr_error
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/mem_bus_rd_addr_error
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_stack_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_mem_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_mmio_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_stack_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_mem_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_mmio_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_stack_rd_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_mem_rd_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_mmio_rd_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_stack_rd_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_mem_rd_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl/data_mmio_rd_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_alu/alu_src_a
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_alu/alu_src_b
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_alu/alu_ctrl
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_alu/alu_signed
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_alu/alu_result
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_alu/alu_zero
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_alu/alu_slt
run
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/clk
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/rst
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file_rd_addr_1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file_rd_addr_2
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file_wr_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file_rd_data_1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file_rd_data_2
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_reg_file/reg_file_ff
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'mem_bus_rd_addr'. The port definition is at: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mem_ctrl.sv(17).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mem_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 124
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 19:58:15 on Mar 03,2024, Elapsed time: 0:07:48
# Errors: 0, Warnings: 3
# vsim work.risc_v_mike_tb_uni 
# Start time: 19:58:15 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/clk
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/rst
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/data_mem_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/data_mem_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/data_mem_wr_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/data_mem_rd_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/data_mem
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/data_mem_ff
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_data_memory/data_mem_addr_allign
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
restart
run
add wave -position 38  sim:/risc_v_mike_tb_uni/dut/pc_addr
restart
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
# Compile of risc_v_mem_ctrl.sv failed with 7 errors.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv failed with 38 errors.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv failed with 1 errors.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 3 failed with 46 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv failed with 38 errors.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 1 failed with 38 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 20:44:14 on Mar 03,2024, Elapsed time: 0:45:59
# Errors: 0, Warnings: 4
# vsim work.risc_v_mike_tb_uni 
# Start time: 20:44:14 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl/alu_src'.
# Executing ONERROR command at macro ./wave.do line 17
run
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_addr_nxt
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_branch
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_plus4
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_addr_nxt
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_branch
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_plus4
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_ctrl
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_result
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_signed
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_slt
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_src_a
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_src_b
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_src_sel_a
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_src_sel_b
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_zero
add wave -position end  sim:/risc_v_mike_tb_uni/dut/clk
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_rd_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_memory_addr_sel_vec
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mmio_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mmio_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_stack_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_stack_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/funct3
add wave -position end  sim:/risc_v_mike_tb_uni/dut/funct7
add wave -position end  sim:/risc_v_mike_tb_uni/dut/gpio_in0
add wave -position end  sim:/risc_v_mike_tb_uni/dut/gpio_in1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/gpio_out0
add wave -position end  sim:/risc_v_mike_tb_uni/dut/gpio_out1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/imm_ext
add wave -position end  sim:/risc_v_mike_tb_uni/dut/imm_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/instruction
add wave -position end  sim:/risc_v_mike_tb_uni/dut/intr_nmen
add wave -position end  sim:/risc_v_mike_tb_uni/dut/mem_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_addr_nxt
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_branch
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_plus4
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/reg_file_rd_data_1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/reg_file_rd_data_2
add wave -position end  sim:/risc_v_mike_tb_uni/dut/reg_file_wr_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/reg_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/result_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rs1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rs2
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rsd
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rst
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rst_test
restart
run
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 0 failed with no errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
vsim work.risc_v_mike_tb_uni
# End time: 20:50:46 on Mar 03,2024, Elapsed time: 0:06:32
# Errors: 0, Warnings: 3
# vsim work.risc_v_mike_tb_uni 
# Start time: 20:50:46 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
add wave -position 74  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory/data_text_wr_addr
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
add wave -position 58  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory/data_mem_addr
add wave -position 59  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory/data_text_wr_addr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 0 failed with no errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# 11 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 20:59:40 on Mar 03,2024, Elapsed time: 0:08:54
# Errors: 0, Warnings: 3
# vsim work.risc_v_mike_tb_uni 
# Start time: 20:59:40 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv failed with 1 errors.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv failed with 3 errors.
# Compile of risc_v_mike_tb_uni.sv failed with 2 errors.
# Compile of risc_v_mike_gpio_module.sv failed with 3 errors.
# 12 compiles, 4 failed with 9 errors.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv failed with 1 errors.
# Compile of risc_v_mike_tb_uni.sv failed with 1 errors.
# Compile of risc_v_mike_gpio_module.sv failed with 1 errors.
# 12 compiles, 3 failed with 3 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv failed with 1 errors.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv failed with 2 errors.
# 12 compiles, 2 failed with 3 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv failed with 2 errors.
# 12 compiles, 1 failed with 2 errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv failed with 1 errors.
# 12 compiles, 1 failed with 1 error.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 22:20:14 on Mar 03,2024, Elapsed time: 1:20:34
# Errors: 0, Warnings: 9
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:20:15 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i_risc_v_mike_gpio_module'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 226
# ** Warning: (vsim-3722) C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv(226): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-3722) C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv(226): [TFMPC] - Missing connection for port 'rst'.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 22:21:07 on Mar 03,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 5
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:21:07 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
# ** UI-Msg: (vish-4014) No objects found matching '/risc_v_mike_tb_uni/dut/gpio_in0'.
# Executing ONERROR command at macro ./wave.do line 102
# ** UI-Msg: (vish-4014) No objects found matching '/risc_v_mike_tb_uni/dut/gpio_in1'.
# Executing ONERROR command at macro ./wave.do line 103
# ** UI-Msg: (vish-4014) No objects found matching '/risc_v_mike_tb_uni/dut/gpio_out0'.
# Executing ONERROR command at macro ./wave.do line 104
# ** UI-Msg: (vish-4014) No objects found matching '/risc_v_mike_tb_uni/dut/gpio_out1'.
# Executing ONERROR command at macro ./wave.do line 105
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_ctrl
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_result
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_signed
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_slt
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_src_a
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_src_b
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_src_sel_a
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_src_sel_b
add wave -position end  sim:/risc_v_mike_tb_uni/dut/alu_zero
add wave -position end  sim:/risc_v_mike_tb_uni/dut/clk
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_bus_rd_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_rd_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_rd_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_read
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mem_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_memory_addr_sel_vec
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mmio_rd_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mmio_rd_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mmio_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_mmio_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_stack_rd_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_stack_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_stack_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_text_rd_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_text_wr_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/data_text_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/funct3
add wave -position end  sim:/risc_v_mike_tb_uni/dut/funct7
add wave -position end  sim:/risc_v_mike_tb_uni/dut/gpio_port_in
add wave -position end  sim:/risc_v_mike_tb_uni/dut/gpio_port_out
add wave -position end  sim:/risc_v_mike_tb_uni/dut/imm_ext
add wave -position end  sim:/risc_v_mike_tb_uni/dut/imm_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/instruction
add wave -position end  sim:/risc_v_mike_tb_uni/dut/intr_nmen
add wave -position end  sim:/risc_v_mike_tb_uni/dut/mem_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_addr_nxt
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_branch
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_plus4
add wave -position end  sim:/risc_v_mike_tb_uni/dut/pc_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/reg_file_rd_data_1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/reg_file_rd_data_2
add wave -position end  sim:/risc_v_mike_tb_uni/dut/reg_file_wr_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/reg_write
add wave -position end  sim:/risc_v_mike_tb_uni/dut/result_src
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rs1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rs2
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rsd
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rst
add wave -position end  sim:/risc_v_mike_tb_uni/dut/rst_test
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/clk
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/data_mmio_addr
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/data_mmio_rd_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/data_mmio_wr_addr_val
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/data_mmio_wr_data
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/gpio_in1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/gpio_out1
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/gpio_out1_ff
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/gpio_port_in
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/gpio_port_out
add wave -position end  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_gpio_module/rst
run
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
vsim work.risc_v_mike_tb_uni
# End time: 22:28:13 on Mar 03,2024, Elapsed time: 0:07:06
# Errors: 0, Warnings: 3
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:28:13 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
# ** Error (suppressible): (vsim-3999) Connection type 'enum reg[6:0] risc_v_mike_pkg::t_instr_register' is incompatible with 'reg[4:0]' for  port (rs1).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 54
# ** Error (suppressible): (vsim-3999) Connection type 'enum reg[6:0] risc_v_mike_pkg::t_instr_register' is incompatible with 'reg[4:0]' for  port (rs2).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 54
# ** Error (suppressible): (vsim-3999) Connection type 'enum reg[6:0] risc_v_mike_pkg::t_instr_register' is incompatible with 'reg[4:0]' for  port (rsd).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 54
# Error loading design
# End time: 22:28:14 on Mar 03,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful with warnings.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:30:56 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# ** Error: (vsim-13) Recompile work.risc_v_mike_ctrl_sv_unit because work.risc_v_mike_pkg has changed.
# ** Error (suppressible): (vsim-12) Recompile work.risc_v_mike_ctrl after work.risc_v_mike_ctrl_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.risc_v_mike_ctrl because work.risc_v_mike_pkg has changed.
# Error loading design
# End time: 22:30:58 on Mar 03,2024, Elapsed time: 0:00:02
# Errors: 3, Warnings: 2
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful with warnings.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful with warnings.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of risc_v_mem_ctrl.sv was successful.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:32:18 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# ** Error: (vsim-13) Recompile work.risc_v_mike_ctrl_sv_unit because work.risc_v_mike_pkg has changed.
# ** Error (suppressible): (vsim-12) Recompile work.risc_v_mike_ctrl after work.risc_v_mike_ctrl_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.risc_v_mike_ctrl because work.risc_v_mike_pkg has changed.
# Error loading design
# End time: 22:32:19 on Mar 03,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 5
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:32:57 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
# ** Error (suppressible): (vsim-3999) Connection type 'enum reg[4:0] risc_v_mike_pkg::t_instr_register' is incompatible with 'reg[4:0]' for  port (rs1).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 54
# ** Error (suppressible): (vsim-3999) Connection type 'enum reg[4:0] risc_v_mike_pkg::t_instr_register' is incompatible with 'reg[4:0]' for  port (rs2).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 54
# ** Error (suppressible): (vsim-3999) Connection type 'enum reg[4:0] risc_v_mike_pkg::t_instr_register' is incompatible with 'reg[4:0]' for  port (rsd).
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_ctrl File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_top.sv Line: 54
# Error loading design
# End time: 22:32:58 on Mar 03,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 3
# Compile of risc_v_mike_ctrl.sv failed with 3 errors.
# Compile of risc_v_mike_ctrl.sv was successful.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:34:30 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
# Compile of risc_v_mike_instruction_memory.sv failed with 1 errors.
# Compile of risc_v_mike_instruction_memory.sv was successful.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
vsim work.risc_v_mike_tb_uni
# End time: 22:41:01 on Mar 03,2024, Elapsed time: 0:06:31
# Errors: 0, Warnings: 5
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:41:01 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
add wave -position 47  sim:/risc_v_mike_tb_uni/dut/result_src
add wave -position 47  sim:/risc_v_mike_tb_uni/dut/data_mem_read
add wave -position 48  sim:/risc_v_mike_tb_uni/dut/data_mem_rd_data
add wave -position 103  sim:/risc_v_mike_tb_uni/dut/data_mem_rd_addr_val
add wave -position 104  sim:/risc_v_mike_tb_uni/dut/data_mem_wr_addr_val
# Compile of risc_v_mike_top.sv was successful.
vsim work.risc_v_mike_tb_uni
# End time: 22:54:10 on Mar 03,2024, Elapsed time: 0:13:09
# Errors: 0, Warnings: 2
# vsim work.risc_v_mike_tb_uni 
# Start time: 22:54:10 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
run
restart
do wave.do
run
add wave -position 59  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory/data_text_wr_addr
add wave -position 47  sim:/risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory/direct_addressing
restart
run
# Compile of risc_v_mike_instruction_memory.sv was successful.
vsim work.risc_v_mike_tb_uni
# End time: 23:06:41 on Mar 03,2024, Elapsed time: 0:12:31
# Errors: 0, Warnings: 2
# vsim work.risc_v_mike_tb_uni 
# Start time: 23:06:41 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
run
add wave -position 38  sim:/risc_v_mike_pkg::MEM_MAP_DATA_LOWER_LIMIT
add wave -position 39  sim:/risc_v_mike_pkg::MEM_MAP_DATA_UPPER_LIMIT
add wave -position 40  sim:/risc_v_mike_pkg::MEM_MAP_MMIO_LOWER_LIMIT
add wave -position 41  sim:/risc_v_mike_pkg::MEM_MAP_MMIO_UPPER_LIMIT
restart
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 23:20:49 on Mar 03,2024, Elapsed time: 0:14:08
# Errors: 0, Warnings: 2
# vsim work.risc_v_mike_tb_uni 
# Start time: 23:20:50 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# ** Error: (vsim-13) Recompile work.risc_v_mike_ctrl_sv_unit because work.risc_v_mike_pkg has changed.
# ** Error (suppressible): (vsim-12) Recompile work.risc_v_mike_ctrl after work.risc_v_mike_ctrl_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.risc_v_mike_ctrl because work.risc_v_mike_pkg has changed.
# Error loading design
# End time: 23:20:51 on Mar 03,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 23:21:17 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
add wave -position 19  sim:/risc_v_mike_pkg::MEM_MAP_DATA_LOWER_LIMIT
add wave -position 20  sim:/risc_v_mike_pkg::MEM_MAP_DATA_UPPER_LIMIT
add wave -position 21  sim:/risc_v_mike_pkg::MEM_MAP_MMIO_LOWER_LIMIT
add wave -position 22  sim:/risc_v_mike_pkg::MEM_MAP_MMIO_UPPER_LIMIT
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/wave.do}
vsim work.risc_v_mike_tb_uni
# End time: 23:24:43 on Mar 03,2024, Elapsed time: 0:03:26
# Errors: 0, Warnings: 4
# vsim work.risc_v_mike_tb_uni 
# Start time: 23:24:43 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 66
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 67
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 68
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 69
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 70
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 71
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 72
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 73
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 74
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 75
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 76
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 77
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 78
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 79
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 80
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 81
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 82
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 83
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 84
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 85
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 86
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 87
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 88
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 89
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 90
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 91
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 92
# ** Warning: (vsim-3356) Index into 'data_mem_ff' is out of bounds.
#    Time: 0 ps  Iteration: 0  Instance: /risc_v_mike_tb_uni/dut/i_risc_v_mike_instruction_memory File: C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/src/rtl/risc_v_mike_instruction_memory.sv Line: 93
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 23:25:56 on Mar 03,2024, Elapsed time: 0:01:13
# Errors: 0, Warnings: 36
# vsim work.risc_v_mike_tb_uni 
# Start time: 23:25:56 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# End time: 23:30:28 on Mar 03,2024, Elapsed time: 0:04:32
# Errors: 0, Warnings: 2
# vsim work.risc_v_mike_tb_uni 
# Start time: 23:30:28 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# ** Error: (vsim-13) Recompile work.risc_v_mike_ctrl_sv_unit because work.risc_v_mike_pkg has changed.
# ** Error (suppressible): (vsim-12) Recompile work.risc_v_mike_ctrl after work.risc_v_mike_ctrl_sv_unit is recompiled.
# ** Error: (vsim-13) Recompile work.risc_v_mike_ctrl because work.risc_v_mike_pkg has changed.
# Error loading design
# End time: 23:30:29 on Mar 03,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 1
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mem_ctrl.sv was successful.
# Compile of risc_v_mike_alu.sv was successful.
# Compile of risc_v_mike_ctrl.sv was successful.
# Compile of risc_v_mike_data_memory.sv was successful.
# Compile of risc_v_mike_header.svh was successful.
# Compile of risc_v_mike_instruction_memory.sv was successful.
# Compile of risc_v_mike_pkg.sv was successful.
# Compile of risc_v_mike_reg_file.sv was successful.
# Compile of risc_v_mike_sign_extend.sv was successful.
# Compile of risc_v_mike_top.sv was successful.
# Compile of risc_v_mike_tb_uni.sv was successful.
# Compile of risc_v_mike_gpio_module.sv was successful.
# 12 compiles, 0 failed with no errors.
vsim work.risc_v_mike_tb_uni
# vsim work.risc_v_mike_tb_uni 
# Start time: 23:30:56 on Mar 03,2024
# Loading sv_std.std
# Loading work.risc_v_mike_pkg
# Loading work.risc_v_mike_tb_uni_sv_unit
# Loading work.risc_v_mike_tb_uni
# Loading work.risc_v_mike_top_sv_unit
# Loading work.risc_v_mike_top
# Loading work.risc_v_mike_ctrl_sv_unit
# Loading work.risc_v_mike_ctrl
# Loading work.risc_v_mike_alu_sv_unit
# Loading work.risc_v_mike_alu
# Loading work.risc_v_mike_reg_file_sv_unit
# Loading work.risc_v_mike_reg_file
# Loading work.risc_v_mike_sign_extend_sv_unit
# Loading work.risc_v_mike_sign_extend
# Loading work.risc_v_mem_ctrl_sv_unit
# Loading work.risc_v_mem_ctrl
# Loading work.risc_v_mike_data_memory_sv_unit
# Loading work.risc_v_mike_data_memory
# Loading work.risc_v_mike_gpio_module_sv_unit
# Loading work.risc_v_mike_gpio_module
# Loading work.risc_v_mike_instruction_memory_sv_unit
# Loading work.risc_v_mike_instruction_memory
do wave.do
run
quit -sim
# Project file C:/Users/matriana/Personal/Masters/Diseno de Micros/RISC-V/RISC-V/ModelSim Project/RISC_V_v2/RISCV_V2.mpf is write protected, data cannot be saved.
# Unable to save project.
# End time: 23:44:01 on Mar 03,2024, Elapsed time: 0:13:05
# Errors: 0, Warnings: 3
