/**
 * \addtogroup INIT
 * @{
 */

#ifndef STM32LIB_INIT_H
#define STM32LIB_INIT_h

#include <exception.h>
#include <nvic.h>
#include <stdbool.h>

/**
 * \brief Flags used as part of the specifications block.
 */
typedef struct {
	/**
	 * \brief \c true if a crystal is attached to the HSE pins, or \c false if
	 * a canned oscillator is attached.
	 */
	bool hse_crystal : 1;

	/**
	 * \brief \c true if FreeRTOS will be used, or \c false if not.
	 *
	 * If FreeRTOS is used, it is given control over the MPU and Systick
	 * modules; if not, they are configured appropriately by this module.
	 */
	bool freertos : 1;

	/**
	 * \brief \c true if the high-speed I/O compensation cell should be
	 * enabled, or \c false if not.
	 *
	 * The compensation cell should be used if any I/O pin will run at more
	 * than 50 MHz.
	 */
	bool io_compensation_cell : 1;
	
	/**
	 * \brief \c true if intending to use USB
	 *
	 * Enables the clock assertions which are necessary for correct USB operation
	 */
	bool uses_usb : 1;
} init_specs_flags_t;


/**
 * \brief Prescaler of MCO
 */
typedef enum {
	MCO_PRESCALER_DIV1 = 0,	// 0xx means no division
	MCO_PRESCALER_DIV2 = 4,	//Don't know why it's 4 but it's 4
	MCO_PRESCALER_DIV3,
	MCO_PRESCALER_DIV4,
	MCO_PRESCALER_DIV5,
} MCO_PRESCALER_t; 


/**
 * \brief Specifies the clock source of MCO1.
 */
typedef enum {
	MCO1_SRC_HSI,
	MCO1_SRC_LSE,
	MCO1_SRC_HSE,
	MCO1_SRC_PLL,
} MCO1_SRC_t;


/**
 * \brief Provides details on the configuration of MCO1.
 *
 * The prescalar is 1-5.  
 */
typedef struct {
	bool enable;
	MCO1_SRC_t source;
	MCO_PRESCALER_t prescalar;		
} MCO1_CFG_t;


/**
 * \brief Specifies the clock source of MCO2.
 */
typedef enum {
	MCO2_SRC_SYSCLK,
	MCO2_SRC_PLLI2S,
	MCO2_SRC_HSE,
	MCO2_SRC_PLL,
} MCO2_SRC_t;


/**
 * \brief Provides details on the configuration of MCO2.
 *
 * The prescalar is 1-5.  
 */
typedef struct {
	bool enable;
	MCO2_SRC_t source;
	MCO_PRESCALER_t prescalar;		
} MCO2_CFG_t;
	

/**
 * \brief Provides details on what configuration the application wants.
 */
typedef struct {
	/**
	 * \brief Various flags controlling options.
	 */
	init_specs_flags_t flags;

	/**
	 * \brief The frequency of the HSE crystal or oscillator, in megahertz.
	 *
	 * This must be an even number between 2 and 50.
	 */
	unsigned int hse_frequency;

	/**
	 * \brief The frequency to run the PLL at, in megahertz.
	 *
	 * This must be a multiple of 48 between 192 and 432.
	 */
	unsigned int pll_frequency;

	/**
	 * \brief The frequency to run the system clock at, in megahertz.
	 *
	 * This must be either ½, ¼, ⅙, or ⅛ of \ref pll_frequency, and no more
	 * than 168.
	 */
	unsigned int sys_frequency;

	/**
	 * \brief The frequency to run the CPU core and AHB at, in megahertz.
	 *
	 * This must be 1, ½, ¼, ⅛, …, 1/512 of \ref sys_frequency.
	 */
	unsigned int cpu_frequency;

	/**
	 * \brief The frequency to run APB1 at, in megahertz.
	 *
	 * This must be 1, ½, ¼, ⅛, or 1/16 of \ref cpu_frequency, and no more than
	 * 42.
	 */
	unsigned int apb1_frequency;

	/**
	 * \brief The frequency to run APB2 at, in megahertz.
	 *
	 * This must be 1, ½, ¼, ⅛, or 1/16 of \ref cpu_frequency, and no more than
	 * 84.
	 */
	unsigned int apb2_frequency;

	/**
	 * \brief Configurations for MCO if applicable
	 */
	MCO1_CFG_t mco1_cfg;
	MCO2_CFG_t mco2_cfg;

	/**
	 * \brief The core dump writer to be invoked when a fatal exception occurs.
	 *
	 * This may be null to not write core dumps.
	 */
	const exception_core_writer_t *exception_core_writer;

	/**
	 * \brief The application callbacks to invoke when a fatal exception
	 * occurs.
	 */
	exception_app_cbs_t exception_app_cbs;

	/**
	 * \brief The interrupt priorities, indexed by NVIC interrupt number.
	 */
	uint8_t exception_prios[NVIC_IRQ_COUNT];
} init_specs_t;

void init_chip(const init_specs_t *specs);
void init_bootload(void);
const init_specs_t *init_specs(void);

#endif

/**
 * @}
 */
