unit-1 introduction 8086 ece department microprocessor microcontrollers page 14 0 , data bus receives data memory i/o device connected system ready : acknowledgement slow device memory completed data transfer operation . signal active high . intr : interrupt request : interrupt request used request hardware interrupt intr held high interrupt enable flag set , 8086 enters interrupt acknowledgement cycle current instruction completed execution . test : input tested ‚Äú wait ‚Äù instruction . test input go low ; execution continue . else processor remains idle state . nmi- non-maskable interrupt : non-maskable interrupt input similar intr except nmi interrupt check interrupt enable flag logic 1 , i.e , nmi maskable internally software . nmi activated , interrupt input us interrupt vector 2. reset : reset input cause microprocessor reset . 8086 reset , restarts execution memory location ffff0h . reset signal active high must active least four clock cycle . clk : clock input : clock input signal provides basic timing input signal processor bus control operation . asymmetric square wave 33 % duty cycle . vcc ( +5v ) : power supply operation internal circuit gnd : ground internal circuit / mn mx : minimum/maximum mode signal select mode operation either minimum maximum mode configuration . logic 1 indicates minimum mode . minimum mode signal : following signal minimum mode operation 8086 . / io- memory/io / io signal selects either memory operation i/o operation . line indicates microprocessor address bus contains either memory address i/o port address . signal high pin indicates memory operation . line logically equivalent 2 maximum mode . inta- interrupt acknowledge : interrupt acknowledge signal response intr input signal . inta signal normally used gate interrupt vector number onto data bus response interrupt request . ale- address latch enable : output signal indicates availability valid address address/data bus , connected latch enable input latch . / dt r : data transmit/receive : output signal used decide direction date flow bi- directional buffer . / 1 dt r ÔÄΩ indicates transmitting / 0 dt r ÔÄΩ indicates receiving data . den data enable : data bus enable signal indicates availability valid data address/data line . ùëäùëÖ write : whenever write signal logic 0 , data bus transmits data memory i/o device connected system . hold : hold input request direct memory access ( dma ) . hold signal logic 1 , micro process stop normal execution place address , data control bus high impedance state .