// Seed: 1502872467
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
  module_2(
      id_3, id_3, id_1, id_3
  );
  wire id_5;
endmodule
module module_1 (
    input wire id_0,
    input tri  id_1
);
  always @(negedge id_1 or posedge ~id_0);
  assign id_3 = -id_3;
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_3, id_3
  );
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always @(negedge id_3) $display((id_3));
endmodule
