

================================================================
== Vitis HLS Report for 'Mat2AxiStream'
================================================================
* Date:           Fri Jan 22 14:16:56 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        erosion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.002 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+----------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max   | min |  max  |   Type   |
    +---------+---------+-----------+----------+-----+-------+----------+
    |        4|    16387| 40.000 ns | 0.164 ms |    4|  16387| dataflow |
    +---------+---------+-----------+----------+-----+-------+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 3, States = { 1 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_channel = alloca i64"   --->   Operation 4 'alloca' 'p_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 4> <Depth = 2> <FIFO>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_c_i = alloca i64" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 5 'alloca' 'cols_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_c_i = alloca i64" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1276->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 6 'alloca' 'rows_c_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%call_ln1282 = call void @last_blk_pxl_width31, i4 %p_channel, i32 %rows, i32 %cols, i32 %rows_c_i, i32 %cols_c_i" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1282->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 7 'call' 'call_ln1282' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ln1283 = call void @MatStream2AxiStream, i8 %imgOutput_418, i8 %ldata1, i32 %rows_c_i, i32 %cols_c_i, i4 %p_channel, void %call_ln1282, void %call_ln1282" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1283->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 8 'call' 'call_ln1283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln1274 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_21" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1274->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln1274' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ldata1, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %imgOutput_418, void @empty_0, i32, i32, void @empty_21, i32, i32, void @empty_21, void @empty_21, void @empty_21, i32, i32, i32, i32, void @empty_21, void @empty_21"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @rows_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %rows_c_i, i32 %rows_c_i" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1276->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 16 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln1276 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c_i, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1276->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 17 'specinterface' 'specinterface_ln1276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty_69 = specchannel i32 @_ssdm_op_SpecChannel, void @cols_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %cols_c_i, i32 %cols_c_i" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 18 'specchannel' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln1281 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c_i, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1281->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 19 'specinterface' 'specinterface_ln1281' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln1283 = call void @MatStream2AxiStream, i8 %imgOutput_418, i8 %ldata1, i32 %rows_c_i, i32 %cols_c_i, i4 %p_channel, void %call_ln1282, void %call_ln1282" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1283->F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 20 'call' 'call_ln1283' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln1333 = ret" [F:/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333]   --->   Operation 21 'ret' 'ret_ln1333' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
