{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709312415824 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709312415834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 18:00:15 2024 " "Processing started: Fri Mar 01 18:00:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709312415834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312415834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_ANNICK -c DE0_ANNICK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312415834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709312416645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709312416655 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "de0_annick.sv(145) " "Verilog HDL warning at de0_annick.sv(145): extended using \"x\" or \"z\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 145 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1709312426701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LC SERVO_LC de0_annick.sv(204) " "Verilog HDL Declaration information at de0_annick.sv(204): object \"servo_LC\" differs only in case from object \"SERVO_LC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 204 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709312426701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_LP SERVO_LP de0_annick.sv(204) " "Verilog HDL Declaration information at de0_annick.sv(204): object \"servo_LP\" differs only in case from object \"SERVO_LP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 204 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709312426701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RC SERVO_RC de0_annick.sv(204) " "Verilog HDL Declaration information at de0_annick.sv(204): object \"servo_RC\" differs only in case from object \"SERVO_RC\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 204 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709312426701 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "servo_RP SERVO_RP de0_annick.sv(204) " "Verilog HDL Declaration information at de0_annick.sv(204): object \"servo_RP\" differs only in case from object \"SERVO_RP\" in the same scope" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 204 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1709312426701 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_annick.sv 1 1 " "Using design file de0_annick.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_ANNICK " "Found entity 1: DE0_ANNICK" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312426701 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709312426701 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset de0_annick.sv(188) " "Verilog HDL Implicit Net warning at de0_annick.sv(188): created implicit net for \"reset\"" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312426701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_ANNICK " "Elaborating entity \"DE0_ANNICK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709312426711 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0_annick.sv(74) " "Output port \"LED\" at de0_annick.sv(74) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de0_annick.sv(83) " "Output port \"DRAM_ADDR\" at de0_annick.sv(83) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de0_annick.sv(84) " "Output port \"DRAM_BA\" at de0_annick.sv(84) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de0_annick.sv(90) " "Output port \"DRAM_DQM\" at de0_annick.sv(90) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de0_annick.sv(85) " "Output port \"DRAM_CAS_N\" at de0_annick.sv(85) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de0_annick.sv(86) " "Output port \"DRAM_CKE\" at de0_annick.sv(86) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de0_annick.sv(87) " "Output port \"DRAM_CLK\" at de0_annick.sv(87) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de0_annick.sv(88) " "Output port \"DRAM_CS_N\" at de0_annick.sv(88) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de0_annick.sv(91) " "Output port \"DRAM_RAS_N\" at de0_annick.sv(91) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de0_annick.sv(92) " "Output port \"DRAM_WE_N\" at de0_annick.sv(92) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_ASDO de0_annick.sv(95) " "Output port \"EPCS_ASDO\" at de0_annick.sv(95) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_DCLK de0_annick.sv(97) " "Output port \"EPCS_DCLK\" at de0_annick.sv(97) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 97 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EPCS_NCSO de0_annick.sv(98) " "Output port \"EPCS_NCSO\" at de0_annick.sv(98) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de0_annick.sv(101) " "Output port \"I2C_SCLK\" at de0_annick.sv(101) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N de0_annick.sv(105) " "Output port \"ADC_CS_N\" at de0_annick.sv(105) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SADDR de0_annick.sv(106) " "Output port \"ADC_SADDR\" at de0_annick.sv(106) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de0_annick.sv(107) " "Output port \"ADC_SCLK\" at de0_annick.sv(107) has no driver" {  } { { "de0_annick.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 107 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1709312426731 "|DE0_ANNICK"}
{ "Warning" "WSGN_SEARCH_FILE" "spi_slave.sv 1 1 " "Using design file spi_slave.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/spi_slave.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312426801 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709312426801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi_slave_inst " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi_slave_inst\"" {  } { { "de0_annick.sv" "spi_slave_inst" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312426801 ""}
{ "Warning" "WSGN_SEARCH_FILE" "odometer.sv 1 1 " "Using design file odometer.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 odometer " "Found entity 1: odometer" {  } { { "odometer.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/odometer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312426851 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709312426851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "odometer odometer:odoL " "Elaborating entity \"odometer\" for hierarchy \"odometer:odoL\"" {  } { { "de0_annick.sv" "odoL" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312426861 ""}
{ "Warning" "WSGN_SEARCH_FILE" "servo_pwm.sv 1 1 " "Using design file servo_pwm.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Servo_PWM " "Found entity 1: Servo_PWM" {  } { { "servo_pwm.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/servo_pwm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312426901 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709312426901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Servo_PWM Servo_PWM:SERVO_LC " "Elaborating entity \"Servo_PWM\" for hierarchy \"Servo_PWM:SERVO_LC\"" {  } { { "de0_annick.sv" "SERVO_LC" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312426901 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 servo_pwm.sv(37) " "Verilog HDL assignment warning at servo_pwm.sv(37): truncated value with size 32 to match size of target (20)" {  } { { "servo_pwm.sv" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/servo_pwm.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709312426901 "|DE0_ANNICK|Servo_PWM:SERVO_LC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "reset" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 188 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709312426951 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1709312426951 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "de0_annick.sv" "reset" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/de0_annick.sv" 188 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1709312426951 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1709312426951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4b24 " "Found entity 1: altsyncram_4b24" {  } { { "db/altsyncram_4b24.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/altsyncram_4b24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312429753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312429753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312430123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312430123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312430273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312430273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgi " "Found entity 1: cntr_mgi" {  } { { "db/cntr_mgi.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cntr_mgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312430543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312430543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312430613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312430613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312430733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312430733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312430873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312430873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312430943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312430943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312431043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312431043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709312431113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312431113 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312431603 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709312431743 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.01.18:00:36 Progress: Loading sld35059bdf/alt_sld_fab_wrapper_hw.tcl " "2024.03.01.18:00:36 Progress: Loading sld35059bdf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312436159 ""}
{ "Error" "ESCI_EXT_PROC_ERROR_MSG" "Factory com.altera.sopcmodel.components.tclmodule.TclModuleFactory reading C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab_wrapper_hw.tcl exception com.altera.utilities.FileUtilities\$AlteraIpException: C:\\Users\\kneip\\OneDrive\\Bureau\\Cours\\Projet Mécatro\\Code\\Bot_annick\\system_verilog\\DE0-ANNICK\\db\\ip\\sld35059bdf\\alt_sld_fab_wrapper_hw.tcl " "Factory com.altera.sopcmodel.components.tclmodule.TclModuleFactory reading C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab_wrapper_hw.tcl exception com.altera.utilities.FileUtilities\$AlteraIpException: C:\\Users\\kneip\\OneDrive\\Bureau\\Cours\\Projet Mécatro\\Code\\Bot_annick\\system_verilog\\DE0-ANNICK\\db\\ip\\sld35059bdf\\alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11176 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312436199 ""}
{ "Error" "ESCI_EXT_PROC_ERROR_MSG" "No component alt_sld_fab in C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab_wrapper_hw.tcl " "No component alt_sld_fab in C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/db/ip/sld35059bdf/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11176 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312436209 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1709312436864 ""}
{ "Error" "EVRFX_CANT_OPEN_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ " "Can't open VHDL or Verilog HDL file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\"" {  } {  } 0 10002 "Can't open VHDL or Verilog HDL file \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709312437024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312437024 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312437034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312437034 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312437034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312437034 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312437034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312437034 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312437044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312437044 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/ " "File \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" is a duplicate of already analyzed file \"C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1709312437044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" " 0 0 " "Found 0 design units, including 0 entities, in source file " {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312437044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg " "Generated suppressed messages file C:/Users/kneip/OneDrive/Bureau/Cours/Projet Mécatro/Code/Bot_annick/system_verilog/DE0-ANNICK/DE0_ANNICK.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312437149 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 28 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709312437708 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 18:00:37 2024 " "Processing ended: Fri Mar 01 18:00:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709312437708 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709312437708 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709312437708 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709312437708 ""}
