#pragma once

#include <stdint.h>

#include <Peripheral.h>

#define BITS_PER_CLOCK 10 //# of bits to be used in each PWM cycle. Effectively acts as a clock divisor for us, since the PWM clock is in bits/second
#define PWM_FIFO_SIZE 1 //The DMA transaction is paced through the PWM FIFO. The PWM FIFO consumes 1 word every N uS (set in clock settings). Once the fifo has fewer than PWM_FIFO_SIZE words available, it will request more data from DMA. Thus, a high buffer length will be more resistant to clock drift, but may occasionally request multiple frames in a short succession (faster than FRAME_PER_SEC) in the presence of bus contention, whereas a low buffer length will always space frames AT LEAST 1/FRAMES_PER_SEC seconds apart, but may experience clock drift.

#define PWM_CTL_USEFIFO2 (1<<13)
#define PWM_CTL_REPEATEMPTY2 (1<<10)
#define PWM_CTL_ENABLE2 (1<<8)
#define PWM_CTL_CLRFIFO (1<<6)
#define PWM_CTL_USEFIFO1 (1<<5)
#define PWM_CTL_REPEATEMPTY1 (1<<2)
#define PWM_CTL_ENABLE1 (1<<0)

#define PWM_STA_BUSERR (1<<8)
#define PWM_STA_GAPERRS (0xf << 4)
#define PWM_STA_FIFOREADERR (1<<3)
#define PWM_STA_FIFOWRITEERR (1<<2)
#define PWM_STA_ERRS PWM_STA_BUSERR | PWM_STA_GAPERRS | PWM_STA_FIFOREADERR | PWM_STA_FIFOWRITEERR

#define PWM_DMAC_EN (1<<31)
#define PWM_DMAC_PANIC(P) (((P)&0xff)<<8)
#define PWM_DMAC_DREQ(D) (((D)&0xff)<<0)

struct PwmRegisters
{
	uint32_t CTL; // PWM Control 
	uint32_t STA; // PWM Status 
	uint32_t DMAC; // PWM DMA Configuration
	uint32_t RNG1; // PWM Channel 1 Range 
	uint32_t DAT1; // PWM Channel 1 Data 
	uint32_t FIF1; // PWM FIFO Input
	uint32_t RNG2; // PWM Channel 2 Range 
	uint32_t DAT2; // PWM Channel 2 Data
};

typedef struct
{
	union
	{
		PeripheralInfo info;
		volatile PwmRegisters* Base;
	};
} PwmInfo;

class Pwm : public Peripheral
{
private:
	PwmInfo _pwm;

public:
	Pwm(const char* name);
	void virtual SysInit();
	void virtual SysUninit();

	void TestExample();
};
