Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 13:22:32 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/mul25/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  625         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (625)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (625)
5. checking no_input_delay (49)
6. checking no_output_delay (51)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (625)
--------------------------
 There are 625 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[12]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[12]/C
src13_reg[13]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[12]/C
src14_reg[13]/C
src14_reg[14]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[12]/C
src15_reg[13]/C
src15_reg[14]/C
src15_reg[15]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[12]/C
src16_reg[13]/C
src16_reg[14]/C
src16_reg[15]/C
src16_reg[16]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[12]/C
src17_reg[13]/C
src17_reg[14]/C
src17_reg[15]/C
src17_reg[16]/C
src17_reg[17]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[12]/C
src18_reg[13]/C
src18_reg[14]/C
src18_reg[15]/C
src18_reg[16]/C
src18_reg[17]/C
src18_reg[18]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[12]/C
src19_reg[13]/C
src19_reg[14]/C
src19_reg[15]/C
src19_reg[16]/C
src19_reg[17]/C
src19_reg[18]/C
src19_reg[19]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[1]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[12]/C
src20_reg[13]/C
src20_reg[14]/C
src20_reg[15]/C
src20_reg[16]/C
src20_reg[17]/C
src20_reg[18]/C
src20_reg[19]/C
src20_reg[1]/C
src20_reg[20]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[12]/C
src21_reg[13]/C
src21_reg[14]/C
src21_reg[15]/C
src21_reg[16]/C
src21_reg[17]/C
src21_reg[18]/C
src21_reg[19]/C
src21_reg[1]/C
src21_reg[20]/C
src21_reg[21]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[12]/C
src22_reg[13]/C
src22_reg[14]/C
src22_reg[15]/C
src22_reg[16]/C
src22_reg[17]/C
src22_reg[18]/C
src22_reg[19]/C
src22_reg[1]/C
src22_reg[20]/C
src22_reg[21]/C
src22_reg[22]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[12]/C
src23_reg[13]/C
src23_reg[14]/C
src23_reg[15]/C
src23_reg[16]/C
src23_reg[17]/C
src23_reg[18]/C
src23_reg[19]/C
src23_reg[1]/C
src23_reg[20]/C
src23_reg[21]/C
src23_reg[22]/C
src23_reg[23]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[12]/C
src24_reg[13]/C
src24_reg[14]/C
src24_reg[15]/C
src24_reg[16]/C
src24_reg[17]/C
src24_reg[18]/C
src24_reg[19]/C
src24_reg[1]/C
src24_reg[20]/C
src24_reg[21]/C
src24_reg[22]/C
src24_reg[23]/C
src24_reg[24]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[12]/C
src25_reg[13]/C
src25_reg[14]/C
src25_reg[15]/C
src25_reg[16]/C
src25_reg[17]/C
src25_reg[18]/C
src25_reg[19]/C
src25_reg[1]/C
src25_reg[20]/C
src25_reg[21]/C
src25_reg[22]/C
src25_reg[23]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[12]/C
src26_reg[13]/C
src26_reg[14]/C
src26_reg[15]/C
src26_reg[16]/C
src26_reg[17]/C
src26_reg[18]/C
src26_reg[19]/C
src26_reg[1]/C
src26_reg[20]/C
src26_reg[21]/C
src26_reg[22]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[12]/C
src27_reg[13]/C
src27_reg[14]/C
src27_reg[15]/C
src27_reg[16]/C
src27_reg[17]/C
src27_reg[18]/C
src27_reg[19]/C
src27_reg[1]/C
src27_reg[20]/C
src27_reg[21]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[12]/C
src28_reg[13]/C
src28_reg[14]/C
src28_reg[15]/C
src28_reg[16]/C
src28_reg[17]/C
src28_reg[18]/C
src28_reg[19]/C
src28_reg[1]/C
src28_reg[20]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[12]/C
src29_reg[13]/C
src29_reg[14]/C
src29_reg[15]/C
src29_reg[16]/C
src29_reg[17]/C
src29_reg[18]/C
src29_reg[19]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[12]/C
src30_reg[13]/C
src30_reg[14]/C
src30_reg[15]/C
src30_reg[16]/C
src30_reg[17]/C
src30_reg[18]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[12]/C
src31_reg[13]/C
src31_reg[14]/C
src31_reg[15]/C
src31_reg[16]/C
src31_reg[17]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[10]/C
src32_reg[11]/C
src32_reg[12]/C
src32_reg[13]/C
src32_reg[14]/C
src32_reg[15]/C
src32_reg[16]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src32_reg[9]/C
src33_reg[0]/C
src33_reg[10]/C
src33_reg[11]/C
src33_reg[12]/C
src33_reg[13]/C
src33_reg[14]/C
src33_reg[15]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src33_reg[8]/C
src33_reg[9]/C
src34_reg[0]/C
src34_reg[10]/C
src34_reg[11]/C
src34_reg[12]/C
src34_reg[13]/C
src34_reg[14]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src34_reg[7]/C
src34_reg[8]/C
src34_reg[9]/C
src35_reg[0]/C
src35_reg[10]/C
src35_reg[11]/C
src35_reg[12]/C
src35_reg[13]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src35_reg[6]/C
src35_reg[7]/C
src35_reg[8]/C
src35_reg[9]/C
src36_reg[0]/C
src36_reg[10]/C
src36_reg[11]/C
src36_reg[12]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src36_reg[5]/C
src36_reg[6]/C
src36_reg[7]/C
src36_reg[8]/C
src36_reg[9]/C
src37_reg[0]/C
src37_reg[10]/C
src37_reg[11]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src37_reg[4]/C
src37_reg[5]/C
src37_reg[6]/C
src37_reg[7]/C
src37_reg[8]/C
src37_reg[9]/C
src38_reg[0]/C
src38_reg[10]/C
src38_reg[1]/C
src38_reg[2]/C
src38_reg[3]/C
src38_reg[4]/C
src38_reg[5]/C
src38_reg[6]/C
src38_reg[7]/C
src38_reg[8]/C
src38_reg[9]/C
src39_reg[0]/C
src39_reg[1]/C
src39_reg[2]/C
src39_reg[3]/C
src39_reg[4]/C
src39_reg[5]/C
src39_reg[6]/C
src39_reg[7]/C
src39_reg[8]/C
src39_reg[9]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src40_reg[0]/C
src40_reg[1]/C
src40_reg[2]/C
src40_reg[3]/C
src40_reg[4]/C
src40_reg[5]/C
src40_reg[6]/C
src40_reg[7]/C
src40_reg[8]/C
src41_reg[0]/C
src41_reg[1]/C
src41_reg[2]/C
src41_reg[3]/C
src41_reg[4]/C
src41_reg[5]/C
src41_reg[6]/C
src41_reg[7]/C
src42_reg[0]/C
src42_reg[1]/C
src42_reg[2]/C
src42_reg[3]/C
src42_reg[4]/C
src42_reg[5]/C
src42_reg[6]/C
src43_reg[0]/C
src43_reg[1]/C
src43_reg[2]/C
src43_reg[3]/C
src43_reg[4]/C
src43_reg[5]/C
src44_reg[0]/C
src44_reg[1]/C
src44_reg[2]/C
src44_reg[3]/C
src44_reg[4]/C
src45_reg[0]/C
src45_reg[1]/C
src45_reg[2]/C
src45_reg[3]/C
src46_reg[0]/C
src46_reg[1]/C
src46_reg[2]/C
src47_reg[0]/C
src47_reg[1]/C
src48_reg[0]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (625)
--------------------------------------------------
 There are 625 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[12]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[12]/D
src13_reg[13]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[12]/D
src14_reg[13]/D
src14_reg[14]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[12]/D
src15_reg[13]/D
src15_reg[14]/D
src15_reg[15]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[12]/D
src16_reg[13]/D
src16_reg[14]/D
src16_reg[15]/D
src16_reg[16]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[12]/D
src17_reg[13]/D
src17_reg[14]/D
src17_reg[15]/D
src17_reg[16]/D
src17_reg[17]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[12]/D
src18_reg[13]/D
src18_reg[14]/D
src18_reg[15]/D
src18_reg[16]/D
src18_reg[17]/D
src18_reg[18]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[12]/D
src19_reg[13]/D
src19_reg[14]/D
src19_reg[15]/D
src19_reg[16]/D
src19_reg[17]/D
src19_reg[18]/D
src19_reg[19]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[1]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[12]/D
src20_reg[13]/D
src20_reg[14]/D
src20_reg[15]/D
src20_reg[16]/D
src20_reg[17]/D
src20_reg[18]/D
src20_reg[19]/D
src20_reg[1]/D
src20_reg[20]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[12]/D
src21_reg[13]/D
src21_reg[14]/D
src21_reg[15]/D
src21_reg[16]/D
src21_reg[17]/D
src21_reg[18]/D
src21_reg[19]/D
src21_reg[1]/D
src21_reg[20]/D
src21_reg[21]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[12]/D
src22_reg[13]/D
src22_reg[14]/D
src22_reg[15]/D
src22_reg[16]/D
src22_reg[17]/D
src22_reg[18]/D
src22_reg[19]/D
src22_reg[1]/D
src22_reg[20]/D
src22_reg[21]/D
src22_reg[22]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[12]/D
src23_reg[13]/D
src23_reg[14]/D
src23_reg[15]/D
src23_reg[16]/D
src23_reg[17]/D
src23_reg[18]/D
src23_reg[19]/D
src23_reg[1]/D
src23_reg[20]/D
src23_reg[21]/D
src23_reg[22]/D
src23_reg[23]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[12]/D
src24_reg[13]/D
src24_reg[14]/D
src24_reg[15]/D
src24_reg[16]/D
src24_reg[17]/D
src24_reg[18]/D
src24_reg[19]/D
src24_reg[1]/D
src24_reg[20]/D
src24_reg[21]/D
src24_reg[22]/D
src24_reg[23]/D
src24_reg[24]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[12]/D
src25_reg[13]/D
src25_reg[14]/D
src25_reg[15]/D
src25_reg[16]/D
src25_reg[17]/D
src25_reg[18]/D
src25_reg[19]/D
src25_reg[1]/D
src25_reg[20]/D
src25_reg[21]/D
src25_reg[22]/D
src25_reg[23]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[12]/D
src26_reg[13]/D
src26_reg[14]/D
src26_reg[15]/D
src26_reg[16]/D
src26_reg[17]/D
src26_reg[18]/D
src26_reg[19]/D
src26_reg[1]/D
src26_reg[20]/D
src26_reg[21]/D
src26_reg[22]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[12]/D
src27_reg[13]/D
src27_reg[14]/D
src27_reg[15]/D
src27_reg[16]/D
src27_reg[17]/D
src27_reg[18]/D
src27_reg[19]/D
src27_reg[1]/D
src27_reg[20]/D
src27_reg[21]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[12]/D
src28_reg[13]/D
src28_reg[14]/D
src28_reg[15]/D
src28_reg[16]/D
src28_reg[17]/D
src28_reg[18]/D
src28_reg[19]/D
src28_reg[1]/D
src28_reg[20]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[12]/D
src29_reg[13]/D
src29_reg[14]/D
src29_reg[15]/D
src29_reg[16]/D
src29_reg[17]/D
src29_reg[18]/D
src29_reg[19]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[12]/D
src30_reg[13]/D
src30_reg[14]/D
src30_reg[15]/D
src30_reg[16]/D
src30_reg[17]/D
src30_reg[18]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[12]/D
src31_reg[13]/D
src31_reg[14]/D
src31_reg[15]/D
src31_reg[16]/D
src31_reg[17]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[10]/D
src32_reg[11]/D
src32_reg[12]/D
src32_reg[13]/D
src32_reg[14]/D
src32_reg[15]/D
src32_reg[16]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src32_reg[9]/D
src33_reg[0]/D
src33_reg[10]/D
src33_reg[11]/D
src33_reg[12]/D
src33_reg[13]/D
src33_reg[14]/D
src33_reg[15]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src33_reg[8]/D
src33_reg[9]/D
src34_reg[0]/D
src34_reg[10]/D
src34_reg[11]/D
src34_reg[12]/D
src34_reg[13]/D
src34_reg[14]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src34_reg[7]/D
src34_reg[8]/D
src34_reg[9]/D
src35_reg[0]/D
src35_reg[10]/D
src35_reg[11]/D
src35_reg[12]/D
src35_reg[13]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src35_reg[6]/D
src35_reg[7]/D
src35_reg[8]/D
src35_reg[9]/D
src36_reg[0]/D
src36_reg[10]/D
src36_reg[11]/D
src36_reg[12]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src36_reg[5]/D
src36_reg[6]/D
src36_reg[7]/D
src36_reg[8]/D
src36_reg[9]/D
src37_reg[0]/D
src37_reg[10]/D
src37_reg[11]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src37_reg[4]/D
src37_reg[5]/D
src37_reg[6]/D
src37_reg[7]/D
src37_reg[8]/D
src37_reg[9]/D
src38_reg[0]/D
src38_reg[10]/D
src38_reg[1]/D
src38_reg[2]/D
src38_reg[3]/D
src38_reg[4]/D
src38_reg[5]/D
src38_reg[6]/D
src38_reg[7]/D
src38_reg[8]/D
src38_reg[9]/D
src39_reg[0]/D
src39_reg[1]/D
src39_reg[2]/D
src39_reg[3]/D
src39_reg[4]/D
src39_reg[5]/D
src39_reg[6]/D
src39_reg[7]/D
src39_reg[8]/D
src39_reg[9]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src40_reg[0]/D
src40_reg[1]/D
src40_reg[2]/D
src40_reg[3]/D
src40_reg[4]/D
src40_reg[5]/D
src40_reg[6]/D
src40_reg[7]/D
src40_reg[8]/D
src41_reg[0]/D
src41_reg[1]/D
src41_reg[2]/D
src41_reg[3]/D
src41_reg[4]/D
src41_reg[5]/D
src41_reg[6]/D
src41_reg[7]/D
src42_reg[0]/D
src42_reg[1]/D
src42_reg[2]/D
src42_reg[3]/D
src42_reg[4]/D
src42_reg[5]/D
src42_reg[6]/D
src43_reg[0]/D
src43_reg[1]/D
src43_reg[2]/D
src43_reg[3]/D
src43_reg[4]/D
src43_reg[5]/D
src44_reg[0]/D
src44_reg[1]/D
src44_reg[2]/D
src44_reg[3]/D
src44_reg[4]/D
src45_reg[0]/D
src45_reg[1]/D
src45_reg[2]/D
src45_reg[3]/D
src46_reg[0]/D
src46_reg[1]/D
src46_reg[2]/D
src47_reg[0]/D
src47_reg[1]/D
src48_reg[0]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (49)
-------------------------------
 There are 49 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src15_
src16_
src17_
src18_
src19_
src1_
src20_
src21_
src22_
src23_
src24_
src25_
src26_
src27_
src28_
src29_
src2_
src30_
src31_
src32_
src33_
src34_
src35_
src36_
src37_
src38_
src39_
src3_
src40_
src41_
src42_
src43_
src44_
src45_
src46_
src47_
src48_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (51)
--------------------------------
 There are 51 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst17[0]
dst18[0]
dst19[0]
dst1[0]
dst20[0]
dst21[0]
dst22[0]
dst23[0]
dst24[0]
dst25[0]
dst26[0]
dst27[0]
dst28[0]
dst29[0]
dst2[0]
dst30[0]
dst31[0]
dst32[0]
dst33[0]
dst34[0]
dst35[0]
dst36[0]
dst37[0]
dst38[0]
dst39[0]
dst3[0]
dst40[0]
dst41[0]
dst42[0]
dst43[0]
dst44[0]
dst45[0]
dst46[0]
dst47[0]
dst48[0]
dst49[0]
dst4[0]
dst50[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  676          inf        0.000                      0                  676           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           676 Endpoints
Min Delay           676 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.331ns  (logic 5.170ns (45.631%)  route 6.160ns (54.369%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.466 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/O[0]
                         net (fo=1, routed)           2.443     8.908    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    11.331 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.331    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst17[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.225ns  (logic 5.234ns (46.626%)  route 5.991ns (53.374%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.537 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/O[1]
                         net (fo=1, routed)           2.274     8.810    dst17_OBUF[0]
    V12                                                               r  dst17_OBUF[0]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    11.225 r  dst17_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.225    dst17[0]
    V12                                                               r  dst17[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.185ns  (logic 5.129ns (45.851%)  route 6.057ns (54.149%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.448 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/O[1]
                         net (fo=1, routed)           2.339     8.787    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    11.185 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.185    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst45[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.181ns  (logic 5.854ns (52.357%)  route 5.327ns (47.643%))
  Logic Levels:           18  (CARRY4=13 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.396 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.396    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[19]
    SLICE_X3Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CI
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.485 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.485    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[23]
    SLICE_X3Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CI
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.574 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.574    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[27]
    SLICE_X3Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CI
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.663 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.663    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[31]
    SLICE_X3Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst8/CI
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.752 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.001     6.752    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[35]
    SLICE_X3Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst9/CI
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.841 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     6.841    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[39]
    SLICE_X3Y101                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst10/CI
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.930 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst10/CO[3]
                         net (fo=1, routed)           0.000     6.930    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[43]
    SLICE_X3Y102                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst11/CI
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.160 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst11/O[1]
                         net (fo=1, routed)           1.609     8.769    dst45_OBUF[0]
    R12                                                               r  dst45_OBUF[0]_inst/I
    R12                  OBUF (Prop_obuf_I_O)         2.412    11.181 r  dst45_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.181    dst45[0]
    R12                                                               r  dst45[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst37[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.141ns  (logic 5.643ns (50.653%)  route 5.498ns (49.347%))
  Logic Levels:           16  (CARRY4=11 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.396 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.396    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[19]
    SLICE_X3Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CI
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.485 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.485    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[23]
    SLICE_X3Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CI
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.574 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.574    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[27]
    SLICE_X3Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CI
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.663 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.663    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[31]
    SLICE_X3Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst8/CI
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.752 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.001     6.752    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[35]
    SLICE_X3Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst9/CI
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.982 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst9/O[1]
                         net (fo=1, routed)           1.779     8.762    dst37_OBUF[0]
    P18                                                               r  dst37_OBUF[0]_inst/I
    P18                  OBUF (Prop_obuf_I_O)         2.379    11.141 r  dst37_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.141    dst37[0]
    P18                                                               r  dst37[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst28[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.123ns  (logic 5.413ns (48.663%)  route 5.710ns (51.337%))
  Logic Levels:           14  (CARRY4=9 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.396 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.396    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[19]
    SLICE_X3Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CI
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.485 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.485    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[23]
    SLICE_X3Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CI
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.574 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.574    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[27]
    SLICE_X3Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CI
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.733 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/O[0]
                         net (fo=1, routed)           1.992     8.725    dst28_OBUF[0]
    T15                                                               r  dst28_OBUF[0]_inst/I
    T15                  OBUF (Prop_obuf_I_O)         2.398    11.123 r  dst28_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.123    dst28[0]
    T15                                                               r  dst28[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst25[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.117ns  (logic 5.393ns (48.514%)  route 5.723ns (51.486%))
  Logic Levels:           13  (CARRY4=8 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.396 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.396    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[19]
    SLICE_X3Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CI
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.485 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.485    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[23]
    SLICE_X3Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CI
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.715 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/O[1]
                         net (fo=1, routed)           2.006     8.720    dst25_OBUF[0]
    V15                                                               r  dst25_OBUF[0]_inst/I
    V15                  OBUF (Prop_obuf_I_O)         2.396    11.117 r  dst25_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.117    dst25[0]
    V15                                                               r  dst25[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst41[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.116ns  (logic 5.749ns (51.719%)  route 5.367ns (48.281%))
  Logic Levels:           17  (CARRY4=12 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.396 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.396    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[19]
    SLICE_X3Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CI
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.485 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.485    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[23]
    SLICE_X3Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CI
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.574 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.574    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[27]
    SLICE_X3Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CI
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.663 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.663    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[31]
    SLICE_X3Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst8/CI
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.752 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.001     6.752    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[35]
    SLICE_X3Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst9/CI
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.841 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     6.841    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[39]
    SLICE_X3Y101                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst10/CI
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     7.071 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst10/O[1]
                         net (fo=1, routed)           1.649     8.720    dst41_OBUF[0]
    R18                                                               r  dst41_OBUF[0]_inst/I
    R18                  OBUF (Prop_obuf_I_O)         2.396    11.116 r  dst41_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.116    dst41[0]
    R18                                                               r  dst41[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst44[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.113ns  (logic 5.777ns (51.983%)  route 5.336ns (48.017%))
  Logic Levels:           18  (CARRY4=13 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.396 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.396    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[19]
    SLICE_X3Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CI
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.485 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CO[3]
                         net (fo=1, routed)           0.000     6.485    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[23]
    SLICE_X3Y97                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CI
    SLICE_X3Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.574 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst6/CO[3]
                         net (fo=1, routed)           0.000     6.574    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[27]
    SLICE_X3Y98                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CI
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.663 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst7/CO[3]
                         net (fo=1, routed)           0.000     6.663    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[31]
    SLICE_X3Y99                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst8/CI
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.752 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst8/CO[3]
                         net (fo=1, routed)           0.001     6.752    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[35]
    SLICE_X3Y100                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst9/CI
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.841 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst9/CO[3]
                         net (fo=1, routed)           0.000     6.841    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[39]
    SLICE_X3Y101                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst10/CI
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.930 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst10/CO[3]
                         net (fo=1, routed)           0.000     6.930    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[43]
    SLICE_X3Y102                                                      r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst11/CI
    SLICE_X3Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     7.089 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst11/O[0]
                         net (fo=1, routed)           1.618     8.707    dst44_OBUF[0]
    R13                                                               r  dst44_OBUF[0]_inst/I
    R13                  OBUF (Prop_obuf_I_O)         2.406    11.113 r  dst44_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.113    dst44[0]
    R13                                                               r  dst44[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst20[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.109ns  (logic 5.232ns (47.098%)  route 5.877ns (52.902%))
  Logic Levels:           12  (CARRY4=7 FDRE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src5_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src5_reg[0]/Q
                         net (fo=3, routed)           1.372     1.713    compressor/comp/gpc1/src5[0]
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/lut3_prop0/I2
    SLICE_X1Y94          LUT3 (Prop_lut3_I2_O)        0.097     1.810 r  compressor/comp/gpc1/lut3_prop0/O
                         net (fo=1, routed)           0.000     1.810    compressor/comp/gpc1/lut3_prop0_n_0
    SLICE_X1Y94                                                       r  compressor/comp/gpc1/carry4_inst0/S[0]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     1.997 r  compressor/comp/gpc1/carry4_inst0/O[0]
                         net (fo=4, routed)           1.136     3.133    compressor/comp/gpc147/lut6_2_inst1/I0
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/lut6_2_inst1/LUT6/I0
    SLICE_X1Y93          LUT6 (Prop_lut6_I0_O)        0.224     3.357 r  compressor/comp/gpc147/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     3.357    compressor/comp/gpc147/lut6_2_inst1_n_1
    SLICE_X1Y93                                                       r  compressor/comp/gpc147/carry4_inst0/S[1]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.834 r  compressor/comp/gpc147/carry4_inst0/O[3]
                         net (fo=2, routed)           0.605     4.438    compressor/comp/gpc227/dst[0]
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/lut4_prop0/I3
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.234     4.672 r  compressor/comp/gpc227/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.672    compressor/comp/gpc227/lut4_prop0_n_0
    SLICE_X4Y93                                                       r  compressor/comp/gpc227/carry4_inst0/S[0]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.975 r  compressor/comp/gpc227/carry4_inst0/O[1]
                         net (fo=1, routed)           0.605     5.581    compressor/ra/ra/rowadder_0/cascade_fa_50/lut2_gene12_0[1]
    SLICE_X3Y93                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/S[1]
    SLICE_X3Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.637     6.218 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     6.218    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[11]
    SLICE_X3Y94                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CI
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.307 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst3/CO[3]
                         net (fo=1, routed)           0.000     6.307    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[15]
    SLICE_X3Y95                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CI
    SLICE_X3Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.396 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst4/CO[3]
                         net (fo=1, routed)           0.000     6.396    compressor/ra/ra/rowadder_0/cascade_fa_50/carryout[19]
    SLICE_X3Y96                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/CI
    SLICE_X3Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.555 r  compressor/ra/ra/rowadder_0/cascade_fa_50/carry4_inst5/O[0]
                         net (fo=1, routed)           2.159     8.714    dst20_OBUF[0]
    V17                                                               r  dst20_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395    11.109 r  dst20_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.109    dst20[0]
    V17                                                               r  dst20[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src10_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  src10_reg[2]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[2]/Q
                         net (fo=5, routed)           0.066     0.207    src10[2]
    SLICE_X2Y95          FDRE                                         r  src10_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src30_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src30_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.045%)  route 0.066ns (31.955%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y103         FDRE                         0.000     0.000 r  src30_reg[10]/C
    SLICE_X9Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src30_reg[10]/Q
                         net (fo=5, routed)           0.066     0.207    src30[10]
    SLICE_X8Y103         FDRE                                         r  src30_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src13_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src13_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.128ns (54.423%)  route 0.107ns (45.577%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE                         0.000     0.000 r  src13_reg[1]/C
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src13_reg[1]/Q
                         net (fo=2, routed)           0.107     0.235    src13[1]
    SLICE_X3Y97          FDRE                                         r  src13_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src36_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src36_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.463%)  route 0.100ns (41.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y104         FDRE                         0.000     0.000 r  src36_reg[3]/C
    SLICE_X5Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src36_reg[3]/Q
                         net (fo=5, routed)           0.100     0.241    src36[3]
    SLICE_X7Y103         FDRE                                         r  src36_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.041%)  route 0.113ns (46.959%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  src4_reg[2]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[2]/Q
                         net (fo=5, routed)           0.113     0.241    src4[2]
    SLICE_X0Y92          FDRE                                         r  src4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.024%)  route 0.113ns (46.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  src4_reg[3]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[3]/Q
                         net (fo=2, routed)           0.113     0.241    src4[3]
    SLICE_X2Y92          FDRE                                         r  src4_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src20_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src20_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.815%)  route 0.114ns (47.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE                         0.000     0.000 r  src20_reg[18]/C
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src20_reg[18]/Q
                         net (fo=3, routed)           0.114     0.242    src20[18]
    SLICE_X11Y93         FDRE                                         r  src20_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src14_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src14_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.485%)  route 0.116ns (47.515%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE                         0.000     0.000 r  src14_reg[3]/C
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src14_reg[3]/Q
                         net (fo=3, routed)           0.116     0.244    src14[3]
    SLICE_X5Y96          FDRE                                         r  src14_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src26_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src26_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.956%)  route 0.118ns (48.044%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE                         0.000     0.000 r  src26_reg[2]/C
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src26_reg[2]/Q
                         net (fo=5, routed)           0.118     0.246    src26[2]
    SLICE_X15Y98         FDRE                                         r  src26_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src36_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src36_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.162%)  route 0.106ns (42.838%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y103         FDRE                         0.000     0.000 r  src36_reg[4]/C
    SLICE_X7Y103         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src36_reg[4]/Q
                         net (fo=5, routed)           0.106     0.247    src36[4]
    SLICE_X5Y103         FDRE                                         r  src36_reg[5]/D
  -------------------------------------------------------------------    -------------------





