Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Nov 05 16:54:25 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file m_main_control_sets_placed.rpt
| Design       : m_main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             102 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              77 |           22 |
| Yes          | No                    | No                     |              39 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              15 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------+---------------------------+------------------+----------------+
|      Clock Signal      |    Enable Signal    |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------+---------------------+---------------------------+------------------+----------------+
|  clk_wiz/inst/clk_out1 | m_7segcon/r_digit_0 | m_7segcon/r_an[5]_i_1_n_0 |                2 |              4 |
|  clk_wiz/inst/clk_out1 | m_7segcon/r_digit_0 |                           |                3 |              7 |
|  clk_wiz/inst/clk_out1 | vcnt[10]_i_1_n_0    | w_rst                     |                4 |             11 |
|  clk_wiz/inst/clk_out1 |                     | w_rst                     |                6 |             13 |
|  clk_wiz/inst/clk_out1 |                     | r_tcnt[0]_i_1_n_0         |                8 |             32 |
|  clk_wiz/inst/clk_out1 |                     | m_7segcon/clear           |                8 |             32 |
|  clk_wiz/inst/clk_out1 | rand_done           |                           |                7 |             32 |
|  clk_wiz/inst/clk_out1 |                     |                           |               25 |            102 |
+------------------------+---------------------+---------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 7      |                     1 |
| 11     |                     1 |
| 13     |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


