TRACE::2021-03-15.12:58:36::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:36::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:36::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:38::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:38::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:38::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:38::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-15.12:58:40::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-15.12:58:40::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw"
		}]
}
TRACE::2021-03-15.12:58:40::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-15.12:58:40::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.12:58:40::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.12:58:40::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.12:58:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:40::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-15.12:58:40::SCWPlatform::Generating the sources  .
TRACE::2021-03-15.12:58:40::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-15.12:58:40::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-15.12:58:40::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:40::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:40::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:40::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:40::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:40::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:40::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-15.12:58:40::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:40::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:40::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:40::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:40::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:40::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:40::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-15.12:58:40::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-15.12:58:40::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-15.12:58:40::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-15.12:58:49::SCWPlatform::Generating sources Done.
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-15.12:58:49::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-15.12:58:49::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-15.12:58:49::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-15.12:58:49::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-15.12:58:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.12:58:49::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:49::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:49::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-15.12:58:49::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.12:58:49::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.12:58:49::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:49::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:49::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:49::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:49::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:49::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-15.12:58:49::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-15.12:58:49::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-15.12:58:49::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-15.12:58:49::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-15.12:58:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:51::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-15.12:58:51::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-15.12:58:51::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-15.12:58:51::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-15.12:58:51::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.12:58:51::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-15.12:58:51::SCWPlatform::Started generating the artifacts platform simple_axis_dma_hw
TRACE::2021-03-15.12:58:51::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-15.12:58:51::SCWPlatform::Started generating the artifacts for system configuration simple_axis_dma_hw
LOG::2021-03-15.12:58:51::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-15.12:58:51::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-15.12:58:51::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-15.12:58:51::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-15.12:58:51::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-15.12:58:51::SCWSystem::Not a boot domain 
LOG::2021-03-15.12:58:51::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-15.12:58:51::SCWDomain::Generating domain artifcats
TRACE::2021-03-15.12:58:51::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-15.12:58:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/qemu/
TRACE::2021-03-15.12:58:51::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/standalone_domain/qemu/
TRACE::2021-03-15.12:58:51::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-15.12:58:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-15.12:58:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-15.12:58:51::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-15.12:58:51::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-15.12:58:51::SCWMssOS::Copying to export directory.
TRACE::2021-03-15.12:58:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-15.12:58:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-15.12:58:51::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-15.12:58:51::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-15.12:58:51::SCWSystem::Completed Processing the sysconfig simple_axis_dma_hw
LOG::2021-03-15.12:58:51::SCWPlatform::Completed generating the artifacts for system configuration simple_axis_dma_hw
TRACE::2021-03-15.12:58:51::SCWPlatform::Started preparing the platform 
TRACE::2021-03-15.12:58:51::SCWSystem::Writing the bif file for system config simple_axis_dma_hw
TRACE::2021-03-15.12:58:51::SCWSystem::dir created 
TRACE::2021-03-15.12:58:51::SCWSystem::Writing the bif 
TRACE::2021-03-15.12:58:51::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-15.12:58:51::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-15.12:58:51::SCWPlatform::Completed generating the platform
TRACE::2021-03-15.12:58:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-15.12:58:52::SCWPlatform::updated the xpfm file.
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-15.12:58:53::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:53::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:53::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:53::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:53::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.12:58:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-15.12:58:53::SCWPlatform::Clearing the existing platform
TRACE::2021-03-15.12:58:53::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-15.12:58:53::SCWBDomain::clearing the fsbl build
TRACE::2021-03-15.12:58:53::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:53::SCWSystem::Clearing the domains completed.
TRACE::2021-03-15.12:58:53::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:53::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-15.12:58:55::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWReader::Active system found as  simple_axis_dma_hw
TRACE::2021-03-15.12:58:55::SCWReader::Handling sysconfig simple_axis_dma_hw
TRACE::2021-03-15.12:58:55::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.12:58:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.12:58:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:55::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-15.12:58:55::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:55::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:55::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:55::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-15.12:58:55::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.12:58:55::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:55::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-15.12:58:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-15.12:58:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:56::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.12:58:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWReader::No isolation master present  
TRACE::2021-03-15.12:58:56::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.12:58:56::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.12:58:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:56::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.12:58:56::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.12:58:56::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:56::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:56::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:56::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.12:58:56::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:56::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:56::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:56::SCWReader::No isolation master present  
TRACE::2021-03-15.12:58:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:58::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:58::SCWMssOS::In reload Mss file.
TRACE::2021-03-15.12:58:58::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:58::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:58::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:58::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:58::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:58::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:58::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:58::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:58::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-15.12:58:58::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-15.12:58:58::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-15.12:58:58::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-15.12:58:58::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:58::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:58::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:58::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.12:58:59::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.12:58:59::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:58:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:58:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:58:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:58:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:58:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:58:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:58:59::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:58:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:58:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:58:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:58:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-03-15.12:59:05::SCWPlatform::Started generating the artifacts platform simple_axis_dma_hw
TRACE::2021-03-15.12:59:05::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-15.12:59:05::SCWPlatform::Started generating the artifacts for system configuration simple_axis_dma_hw
LOG::2021-03-15.12:59:05::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-15.12:59:05::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-15.12:59:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-15.12:59:05::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-15.12:59:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:59:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:59:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:59:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:59:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:59:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:59:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:59:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:59:05::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-15.12:59:05::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-15.12:59:05::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-15.12:59:05::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl & make 
TRACE::2021-03-15.12:59:05::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-15.12:59:05::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-15.12:59:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-15.12:59:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-15.12:59:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-15.12:59:05::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:05::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:05::SCWBDomain::9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-15.12:59:06::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-15.12:59:06::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-15.12:59:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-15.12:59:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-15.12:59:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-15.12:59:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-15.12:59:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-15.12:59:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-15.12:59:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-15.12:59:06::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-15.12:59:06::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-15.12:59:06::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-15.12:59:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-15.12:59:06::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-15.12:59:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-15.12:59:06::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:06::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-15.12:59:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-15.12:59:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-15.12:59:06::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:06::SCWBDomain::9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-15.12:59:06::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:06::SCWBDomain::_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-15.12:59:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-15.12:59:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:07::SCWBDomain::9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-15.12:59:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:07::SCWBDomain::_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-15.12:59:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-15.12:59:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:07::SCWBDomain::9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-15.12:59:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:07::SCWBDomain::_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-15.12:59:07::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-15.12:59:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:07::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:07::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:07::SCWBDomain::9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-15.12:59:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:07::SCWBDomain::_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-15.12:59:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-15.12:59:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-15.12:59:07::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-15.12:59:07::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:07::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:07::SCWBDomain::9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-15.12:59:07::SCWBDomain::"Compiling axidma"

TRACE::2021-03-15.12:59:07::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:07::SCWBDomain::_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-15.12:59:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-15.12:59:08::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-15.12:59:08::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:08::SCWBDomain::9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:08::SCWBDomain::_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-15.12:59:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-15.12:59:08::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-15.12:59:08::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:08::SCWBDomain::9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:08::SCWBDomain::_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-15.12:59:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-15.12:59:08::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-15.12:59:08::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:08::SCWBDomain::9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:08::SCWBDomain::_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-15.12:59:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:08::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:08::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:08::SCWBDomain::9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:08::SCWBDomain::_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-15.12:59:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-15.12:59:08::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-15.12:59:08::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:08::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:08::SCWBDomain::9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-15.12:59:08::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-15.12:59:09::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:09::SCWBDomain::_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-15.12:59:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-15.12:59:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-15.12:59:09::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-15.12:59:09::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:09::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:09::SCWBDomain::9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-15.12:59:09::SCWBDomain::"Compiling emacps"

TRACE::2021-03-15.12:59:10::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:10::SCWBDomain::_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-15.12:59:10::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-15.12:59:10::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:10::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:10::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:10::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:10::SCWBDomain::9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-15.12:59:10::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-15.12:59:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:11::SCWBDomain::_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-15.12:59:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-15.12:59:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:11::SCWBDomain::9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-15.12:59:11::SCWBDomain::"Compiling qspips"

TRACE::2021-03-15.12:59:11::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:11::SCWBDomain::_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-15.12:59:11::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-15.12:59:11::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:11::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:11::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:11::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:11::SCWBDomain::9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-15.12:59:11::SCWBDomain::"Compiling scugic"

TRACE::2021-03-15.12:59:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:12::SCWBDomain::_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-15.12:59:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-15.12:59:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-15.12:59:12::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-15.12:59:12::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:12::SCWBDomain::9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-15.12:59:12::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-15.12:59:12::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:12::SCWBDomain::_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-15.12:59:12::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-15.12:59:12::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:12::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:12::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:12::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:12::SCWBDomain::9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-15.12:59:12::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-15.12:59:13::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:13::SCWBDomain::_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-15.12:59:13::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-15.12:59:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-15.12:59:13::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-15.12:59:13::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-15.12:59:13::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:13::SCWBDomain::9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-15.12:59:13::SCWBDomain::"Compiling sdps"

TRACE::2021-03-15.12:59:14::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:14::SCWBDomain::_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-15.12:59:14::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-15.12:59:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-15.12:59:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-15.12:59:14::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:14::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:14::SCWBDomain::9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-15.12:59:14::SCWBDomain::"Compiling standalone"

TRACE::2021-03-15.12:59:16::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:16::SCWBDomain::9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-15.12:59:16::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:16::SCWBDomain::_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-15.12:59:16::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:16::SCWBDomain::_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-15.12:59:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-15.12:59:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:16::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:16::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:16::SCWBDomain::9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-15.12:59:16::SCWBDomain::"Compiling uartps"

TRACE::2021-03-15.12:59:17::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:17::SCWBDomain::_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-15.12:59:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-15.12:59:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-15.12:59:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-15.12:59:17::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:17::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:17::SCWBDomain::9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-15.12:59:17::SCWBDomain::"Compiling usbps"

TRACE::2021-03-15.12:59:18::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:18::SCWBDomain::_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-15.12:59:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-15.12:59:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:18::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:18::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:18::SCWBDomain::9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-15.12:59:18::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-15.12:59:19::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:19::SCWBDomain::_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-15.12:59:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-15.12:59:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:19::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:19::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:19::SCWBDomain::9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-15.12:59:19::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-15.12:59:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:20::SCWBDomain::_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-15.12:59:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-15.12:59:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:20::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:20::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa
TRACE::2021-03-15.12:59:20::SCWBDomain::9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-15.12:59:20::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9
TRACE::2021-03-15.12:59:20::SCWBDomain::_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-15.12:59:20::SCWBDomain::'Finished building libraries'

TRACE::2021-03-15.12:59:20::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-15.12:59:20::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-15.12:59:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-15.12:59:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-15.12:59:20::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-15.12:59:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-15.12:59:20::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-15.12:59:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-15.12:59:20::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-15.12:59:20::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-15.12:59:20::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-15.12:59:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-15.12:59:21::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-15.12:59:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-15.12:59:21::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-15.12:59:21::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-15.12:59:21::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-15.12:59:21::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-15.12:59:21::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-15.12:59:21::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-15.12:59:21::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-03-15.12:59:21::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-15.12:59:21::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-15.12:59:21::SCWSystem::Not a boot domain 
LOG::2021-03-15.12:59:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-15.12:59:21::SCWDomain::Generating domain artifcats
TRACE::2021-03-15.12:59:21::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-15.12:59:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/qemu/
TRACE::2021-03-15.12:59:21::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/standalone_domain/qemu/
TRACE::2021-03-15.12:59:21::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-15.12:59:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:59:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:59:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:59:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:59:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:59:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:59:21::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:21::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:21::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:21::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.12:59:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.12:59:21::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:21::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-15.12:59:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-15.12:59:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-15.12:59:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-15.12:59:21::SCWMssOS::doing bsp build ... 
TRACE::2021-03-15.12:59:21::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-15.12:59:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-15.12:59:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-15.12:59:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-15.12:59:21::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-15.12:59:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-15.12:59:21::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-15.12:59:21::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-15.12:59:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-15.12:59:21::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-15.12:59:21::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-15.12:59:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-15.12:59:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-15.12:59:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-15.12:59:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:21::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-15.12:59:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-15.12:59:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-15.12:59:21::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-15.12:59:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-15.12:59:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-15.12:59:22::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-15.12:59:22::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-15.12:59:22::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-15.12:59:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-15.12:59:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-15.12:59:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-15.12:59:22::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-15.12:59:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-15.12:59:22::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-15.12:59:22::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-15.12:59:22::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-15.12:59:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-15.12:59:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-15.12:59:22::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:22::SCWMssOS::"Compiling axidma"

TRACE::2021-03-15.12:59:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-15.12:59:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-15.12:59:23::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-15.12:59:23::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:23::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-15.12:59:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-15.12:59:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-15.12:59:23::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-15.12:59:23::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:23::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-15.12:59:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-15.12:59:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-15.12:59:23::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-15.12:59:23::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:23::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-15.12:59:23::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-15.12:59:23::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:23::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:23::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:23::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-15.12:59:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-15.12:59:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-15.12:59:24::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-15.12:59:24::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:24::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-15.12:59:24::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-15.12:59:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-15.12:59:24::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-15.12:59:24::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:24::SCWMssOS::"Compiling emacps"

TRACE::2021-03-15.12:59:25::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-15.12:59:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:25::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:25::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:25::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-15.12:59:26::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-15.12:59:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:26::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:26::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:26::SCWMssOS::"Compiling qspips"

TRACE::2021-03-15.12:59:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-15.12:59:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:27::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:27::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:27::SCWMssOS::"Compiling scugic"

TRACE::2021-03-15.12:59:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-15.12:59:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-15.12:59:27::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-15.12:59:27::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:27::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-15.12:59:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-15.12:59:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:28::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:28::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:28::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-15.12:59:28::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-15.12:59:28::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-15.12:59:28::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-15.12:59:28::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-15.12:59:28::SCWMssOS::"Compiling sdps"

TRACE::2021-03-15.12:59:29::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-15.12:59:29::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-15.12:59:29::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-15.12:59:29::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:29::SCWMssOS::"Compiling standalone"

TRACE::2021-03-15.12:59:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-15.12:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:32::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:32::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:32::SCWMssOS::"Compiling uartps"

TRACE::2021-03-15.12:59:32::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-15.12:59:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-15.12:59:32::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-15.12:59:32::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-15.12:59:32::SCWMssOS::"Compiling usbps"

TRACE::2021-03-15.12:59:33::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-15.12:59:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-15.12:59:33::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-15.12:59:33::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-15.12:59:33::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-15.12:59:34::SCWMssOS::'Finished building libraries'

TRACE::2021-03-15.12:59:34::SCWMssOS::Copying to export directory.
TRACE::2021-03-15.12:59:34::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-15.12:59:34::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-15.12:59:34::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-15.12:59:34::SCWSystem::Completed Processing the sysconfig simple_axis_dma_hw
LOG::2021-03-15.12:59:34::SCWPlatform::Completed generating the artifacts for system configuration simple_axis_dma_hw
TRACE::2021-03-15.12:59:34::SCWPlatform::Started preparing the platform 
TRACE::2021-03-15.12:59:34::SCWSystem::Writing the bif file for system config simple_axis_dma_hw
TRACE::2021-03-15.12:59:34::SCWSystem::dir created 
TRACE::2021-03-15.12:59:34::SCWSystem::Writing the bif 
TRACE::2021-03-15.12:59:34::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-15.12:59:34::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-15.12:59:34::SCWPlatform::Completed generating the platform
TRACE::2021-03-15.12:59:34::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:59:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:59:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:59:34::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:59:34::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.12:59:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.12:59:34::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.12:59:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:59:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:59:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:59:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:59:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:59:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:59:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:59:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.12:59:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:59:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:59:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:59:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:59:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:59:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:59:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:34::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-15.12:59:34::SCWPlatform::updated the xpfm file.
TRACE::2021-03-15.12:59:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.12:59:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.12:59:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.12:59:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.12:59:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.12:59:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.12:59:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.12:59:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.12:59:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-15.13:09:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWReader::Active system found as  simple_axis_dma_hw
TRACE::2021-03-15.13:09:17::SCWReader::Handling sysconfig simple_axis_dma_hw
TRACE::2021-03-15.13:09:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.13:09:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.13:09:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-15.13:09:17::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-15.13:09:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:09:17::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-15.13:09:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:09:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:09:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:09:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.13:09:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:17::SCWReader::No isolation master present  
TRACE::2021-03-15.13:09:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.13:09:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.13:09:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.13:09:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:18::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:18::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.13:09:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:09:18::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:09:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:09:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:09:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.13:09:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.13:09:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:18::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:18::SCWReader::No isolation master present  
LOG::2021-03-15.13:09:41::SCWPlatform::Started generating the artifacts platform simple_axis_dma_hw
TRACE::2021-03-15.13:09:41::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-15.13:09:41::SCWPlatform::Started generating the artifacts for system configuration simple_axis_dma_hw
LOG::2021-03-15.13:09:41::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-15.13:09:41::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-15.13:09:41::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-15.13:09:41::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-15.13:09:41::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-15.13:09:41::SCWSystem::Not a boot domain 
LOG::2021-03-15.13:09:41::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-15.13:09:41::SCWDomain::Generating domain artifcats
TRACE::2021-03-15.13:09:41::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-15.13:09:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/qemu/
TRACE::2021-03-15.13:09:41::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/standalone_domain/qemu/
TRACE::2021-03-15.13:09:41::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-15.13:09:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-15.13:09:41::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-15.13:09:41::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-15.13:09:41::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-15.13:09:41::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-15.13:09:41::SCWMssOS::Copying to export directory.
TRACE::2021-03-15.13:09:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-15.13:09:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-15.13:09:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-15.13:09:41::SCWSystem::Completed Processing the sysconfig simple_axis_dma_hw
LOG::2021-03-15.13:09:41::SCWPlatform::Completed generating the artifacts for system configuration simple_axis_dma_hw
TRACE::2021-03-15.13:09:41::SCWPlatform::Started preparing the platform 
TRACE::2021-03-15.13:09:41::SCWSystem::Writing the bif file for system config simple_axis_dma_hw
TRACE::2021-03-15.13:09:41::SCWSystem::dir created 
TRACE::2021-03-15.13:09:41::SCWSystem::Writing the bif 
TRACE::2021-03-15.13:09:41::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-15.13:09:41::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-15.13:09:41::SCWPlatform::Completed generating the platform
TRACE::2021-03-15.13:09:41::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:09:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:09:41::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:09:41::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:09:41::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:09:41::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:09:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-15.13:09:41::SCWPlatform::updated the xpfm file.
TRACE::2021-03-15.13:09:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:09:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:09:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:09:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-15.13:09:41::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-15.13:09:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:09:41::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:09:41::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:09:41::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:33:59::SCWPlatform::Clearing the existing platform
TRACE::2021-03-15.13:33:59::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-15.13:33:59::SCWBDomain::clearing the fsbl build
TRACE::2021-03-15.13:33:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:33:59::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:33:59::SCWSystem::Clearing the domains completed.
TRACE::2021-03-15.13:33:59::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-15.13:33:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:33:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:33:59::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:33:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:33:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:33:59::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:33:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:33:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:33:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:33:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:33:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:33:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:33:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWReader::Active system found as  simple_axis_dma_hw
TRACE::2021-03-15.13:34:01::SCWReader::Handling sysconfig simple_axis_dma_hw
TRACE::2021-03-15.13:34:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.13:34:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.13:34:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:01::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-15.13:34:01::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-15.13:34:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:34:01::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-15.13:34:01::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:34:01::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:34:01::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:34:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.13:34:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:01::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:01::SCWReader::No isolation master present  
TRACE::2021-03-15.13:34:01::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.13:34:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.13:34:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:02::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:02::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:02::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:02::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.13:34:02::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:34:02::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:02::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:34:02::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:34:02::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:34:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.13:34:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.13:34:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:02::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:02::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:02::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:02::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:02::SCWReader::No isolation master present  
TRACE::2021-03-15.13:34:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:05::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:05::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa
TRACE::2021-03-15.13:34:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:08::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa
TRACE::2021-03-15.13:34:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-03-15.13:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:08::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_3
TRACE::2021-03-15.13:34:08::SCWPlatform::Opened existing hwdb design_1_wrapper_3
TRACE::2021-03-15.13:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa
TRACE::2021-03-15.13:34:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:08::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-03-15.13:34:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:34:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:34:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:34:08::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-15.13:34:08::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:34:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:34:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:34:08::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-15.13:34:08::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-15.13:34:12::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2021-03-15.13:34:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-15.13:34:12::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-15.13:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-15.13:34:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-15.13:34:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:34:12::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:34:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:34:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:34:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.13:34:12::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:34:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-15.13:34:12::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-15.13:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-15.13:34:12::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-15.13:34:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:12::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-15.13:34:18::SCWPlatform::Started generating the artifacts platform simple_axis_dma_hw
TRACE::2021-03-15.13:34:18::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-15.13:34:18::SCWPlatform::Started generating the artifacts for system configuration simple_axis_dma_hw
LOG::2021-03-15.13:34:18::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-15.13:34:18::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-15.13:34:18::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-15.13:34:18::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-15.13:34:18::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-15.13:34:18::SCWSystem::Not a boot domain 
LOG::2021-03-15.13:34:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-15.13:34:18::SCWDomain::Generating domain artifcats
TRACE::2021-03-15.13:34:18::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-15.13:34:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/qemu/
TRACE::2021-03-15.13:34:18::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/standalone_domain/qemu/
TRACE::2021-03-15.13:34:18::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-15.13:34:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-15.13:34:18::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-15.13:34:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:18::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-15.13:34:18::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-15.13:34:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-15.13:34:18::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-15.13:34:18::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-15.13:34:18::SCWMssOS::Copying to export directory.
TRACE::2021-03-15.13:34:19::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-15.13:34:19::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-15.13:34:19::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-15.13:34:19::SCWSystem::Completed Processing the sysconfig simple_axis_dma_hw
LOG::2021-03-15.13:34:19::SCWPlatform::Completed generating the artifacts for system configuration simple_axis_dma_hw
TRACE::2021-03-15.13:34:19::SCWPlatform::Started preparing the platform 
TRACE::2021-03-15.13:34:19::SCWSystem::Writing the bif file for system config simple_axis_dma_hw
TRACE::2021-03-15.13:34:19::SCWSystem::dir created 
TRACE::2021-03-15.13:34:19::SCWSystem::Writing the bif 
TRACE::2021-03-15.13:34:19::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-15.13:34:19::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-15.13:34:19::SCWPlatform::Completed generating the platform
TRACE::2021-03-15.13:34:19::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:34:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:34:19::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:34:19::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:19::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:34:19::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:34:19::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:34:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-15.13:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-15.13:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:34:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-15.13:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-15.13:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:19::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-15.13:34:19::SCWPlatform::updated the xpfm file.
TRACE::2021-03-15.13:34:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:34:19::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:34:19::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:34:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-15.13:34:19::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-15.13:34:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:34:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:34:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:34:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:47::SCWPlatform::Clearing the existing platform
TRACE::2021-03-15.13:48:47::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-15.13:48:47::SCWBDomain::clearing the fsbl build
TRACE::2021-03-15.13:48:47::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:47::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:47::SCWSystem::Clearing the domains completed.
TRACE::2021-03-15.13:48:47::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-15.13:48:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:47::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:47::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:47::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-15.13:48:50::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2021-03-15.13:48:50::SCWReader::Active system found as  simple_axis_dma_hw
TRACE::2021-03-15.13:48:50::SCWReader::Handling sysconfig simple_axis_dma_hw
TRACE::2021-03-15.13:48:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.13:48:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.13:48:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-15.13:48:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-15.13:48:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:48:51::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:48:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:48:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-15.13:48:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:48:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:48:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:48:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.13:48:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:48:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWReader::No isolation master present  
TRACE::2021-03-15.13:48:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.13:48:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.13:48:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:48:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.13:48:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:48:51::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:48:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:48:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:48:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.13:48:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:51::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:48:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:48:51::SCWReader::No isolation master present  
TRACE::2021-03-15.13:48:56::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:56::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:48:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:48:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:48:56::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:48:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:48:56::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:56::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:56::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa
TRACE::2021-03-15.13:48:56::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:48:56::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:00::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:49:00::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:49:00::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:49:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2021-03-15.13:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:00::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:49:00::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-15.13:49:00::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-15.13:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:00::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:00::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:49:00::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:00::SCWPlatform::update - Opened existing hwdb design_1_wrapper_8
TRACE::2021-03-15.13:49:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:49:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:49:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:49:00::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-15.13:49:00::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:00::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:49:00::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:49:00::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:49:00::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-15.13:49:00::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:00::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:00::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:00::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-15.13:49:04::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2021-03-15.13:49:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-03-15.13:49:04::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-03-15.13:49:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-15.13:49:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-15.13:49:04::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:49:04::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:49:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:49:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:49:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.13:49:04::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:49:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-03-15.13:49:04::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-03-15.13:49:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:49:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-03-15.13:49:04::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-03-15.13:49:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:49:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:04::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-15.13:49:10::SCWPlatform::Started generating the artifacts platform simple_axis_dma_hw
TRACE::2021-03-15.13:49:10::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-15.13:49:10::SCWPlatform::Started generating the artifacts for system configuration simple_axis_dma_hw
LOG::2021-03-15.13:49:10::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-15.13:49:10::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-15.13:49:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-15.13:49:10::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-15.13:49:10::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-15.13:49:10::SCWSystem::Not a boot domain 
LOG::2021-03-15.13:49:10::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-15.13:49:10::SCWDomain::Generating domain artifcats
TRACE::2021-03-15.13:49:10::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-15.13:49:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/qemu/
TRACE::2021-03-15.13:49:10::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/standalone_domain/qemu/
TRACE::2021-03-15.13:49:10::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-15.13:49:10::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:10::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:10::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:10::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:10::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:10::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-03-15.13:49:10::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-03-15.13:49:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:10::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:10::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:49:10::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:10::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-15.13:49:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-15.13:49:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-15.13:49:10::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-15.13:49:10::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-15.13:49:10::SCWMssOS::Copying to export directory.
TRACE::2021-03-15.13:49:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-15.13:49:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-15.13:49:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-15.13:49:10::SCWSystem::Completed Processing the sysconfig simple_axis_dma_hw
LOG::2021-03-15.13:49:10::SCWPlatform::Completed generating the artifacts for system configuration simple_axis_dma_hw
TRACE::2021-03-15.13:49:10::SCWPlatform::Started preparing the platform 
TRACE::2021-03-15.13:49:10::SCWSystem::Writing the bif file for system config simple_axis_dma_hw
TRACE::2021-03-15.13:49:10::SCWSystem::dir created 
TRACE::2021-03-15.13:49:10::SCWSystem::Writing the bif 
TRACE::2021-03-15.13:49:10::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-15.13:49:10::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-15.13:49:10::SCWPlatform::Completed generating the platform
TRACE::2021-03-15.13:49:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:49:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:49:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:49:11::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:11::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:49:11::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:49:11::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:49:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-03-15.13:49:11::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-03-15.13:49:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:49:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:49:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-03-15.13:49:11::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-03-15.13:49:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:49:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:11::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-15.13:49:11::SCWPlatform::updated the xpfm file.
TRACE::2021-03-15.13:49:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:49:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:49:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:49:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2021-03-15.13:49:11::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2021-03-15.13:49:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:49:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:49:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:49:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWReader::Active system found as  simple_axis_dma_hw
TRACE::2021-03-15.13:57:22::SCWReader::Handling sysconfig simple_axis_dma_hw
TRACE::2021-03-15.13:57:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.13:57:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.13:57:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-15.13:57:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-15.13:57:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:57:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-15.13:57:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:57:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:57:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:57:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.13:57:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWReader::No isolation master present  
TRACE::2021-03-15.13:57:22::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-15.13:57:22::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-15.13:57:22::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:22::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-15.13:57:22::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-15.13:57:22::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:57:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:57:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:57:22::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-15.13:57:22::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:22::SCWReader::No isolation master present  
LOG::2021-03-15.13:57:22::SCWPlatform::Started generating the artifacts platform simple_axis_dma_hw
TRACE::2021-03-15.13:57:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-15.13:57:22::SCWPlatform::Started generating the artifacts for system configuration simple_axis_dma_hw
LOG::2021-03-15.13:57:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-15.13:57:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-15.13:57:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-15.13:57:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-15.13:57:22::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-15.13:57:22::SCWSystem::Not a boot domain 
LOG::2021-03-15.13:57:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-15.13:57:22::SCWDomain::Generating domain artifcats
TRACE::2021-03-15.13:57:22::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-15.13:57:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/qemu/
TRACE::2021-03-15.13:57:22::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/export/simple_axis_dma_hw/sw/simple_axis_dma_hw/standalone_domain/qemu/
TRACE::2021-03-15.13:57:22::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:22::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:22::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-15.13:57:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-15.13:57:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-15.13:57:23::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-15.13:57:23::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-15.13:57:23::SCWMssOS::Copying to export directory.
TRACE::2021-03-15.13:57:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-15.13:57:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-15.13:57:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-15.13:57:23::SCWSystem::Completed Processing the sysconfig simple_axis_dma_hw
LOG::2021-03-15.13:57:23::SCWPlatform::Completed generating the artifacts for system configuration simple_axis_dma_hw
TRACE::2021-03-15.13:57:23::SCWPlatform::Started preparing the platform 
TRACE::2021-03-15.13:57:23::SCWSystem::Writing the bif file for system config simple_axis_dma_hw
TRACE::2021-03-15.13:57:23::SCWSystem::dir created 
TRACE::2021-03-15.13:57:23::SCWSystem::Writing the bif 
TRACE::2021-03-15.13:57:23::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-15.13:57:23::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-15.13:57:23::SCWPlatform::Completed generating the platform
TRACE::2021-03-15.13:57:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:57:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:57:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:57:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-15.13:57:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-15.13:57:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-15.13:57:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWWriter::formatted JSON is {
	"platformName":	"simple_axis_dma_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"simple_axis_dma_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/simple_axis_dma/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"simple_axis_dma_hw",
	"systems":	[{
			"systemName":	"simple_axis_dma_hw",
			"systemDesc":	"simple_axis_dma_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"simple_axis_dma_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"e01375d93c86d432ee7b4a4fd268cc84",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"43b48698cd794b84077e2caf0de1dd6f",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-15.13:57:23::SCWPlatform::updated the xpfm file.
TRACE::2021-03-15.13:57:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw
TRACE::2021-03-15.13:57:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-15.13:57:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-15.13:57:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-15.13:57:23::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-15.13:57:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-15.13:57:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-15.13:57:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-15.13:57:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/simple_axis_dma_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
