// Seed: 1702033204
module module_0 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    output uwire id_4,
    output tri id_5,
    output wand id_6,
    output wire id_7,
    output uwire id_8,
    input uwire id_9,
    input supply0 id_10,
    output tri id_11
    , id_33,
    input tri id_12,
    input supply1 id_13,
    output wire id_14,
    output wire id_15,
    input tri1 id_16,
    input supply1 id_17,
    output wor id_18,
    input supply0 id_19,
    output supply1 id_20,
    input wand id_21,
    input supply1 id_22,
    input supply0 id_23,
    input supply1 id_24,
    output tri void id_25,
    input wor id_26,
    output tri1 id_27,
    input tri id_28,
    input wand id_29,
    input supply1 id_30,
    output wand id_31
);
  assign id_8 = id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    input supply0 id_2
    , id_18,
    output tri1 id_3,
    output uwire id_4,
    output supply1 id_5,
    inout tri0 id_6,
    input supply0 id_7,
    output supply1 id_8,
    output supply0 id_9,
    input supply0 id_10
    , id_19,
    input uwire id_11,
    input tri id_12,
    output wor id_13,
    output wand id_14,
    input supply0 id_15,
    input wor id_16
);
  assign id_13 = id_7;
  module_0(
      id_4,
      id_13,
      id_6,
      id_5,
      id_1,
      id_3,
      id_4,
      id_9,
      id_9,
      id_2,
      id_7,
      id_13,
      id_10,
      id_6,
      id_4,
      id_9,
      id_16,
      id_7,
      id_4,
      id_10,
      id_14,
      id_16,
      id_10,
      id_12,
      id_2,
      id_9,
      id_11,
      id_0,
      id_12,
      id_16,
      id_16,
      id_13
  );
  wire id_20;
  wire id_21;
endmodule
