<stg><name>AddRoundKey</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="3" to="4">
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="4" to="5">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="5" to="2">
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge3:0  %n_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge3:1  %tmp = shl i6 %n_read, 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:2  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %j = phi i3 [ 0, %._crit_edge3 ], [ %j_6, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="3">
<![CDATA[
:1  %j_cast1 = zext i3 %j to i6

]]></Node>
<StgValue><ssdm name="j_cast1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %exitcond = icmp eq i3 %j, -4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %j_6 = add i3 %j, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %2, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_s = add i6 %j_cast1, %tmp

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="6">
<![CDATA[
:1  %tmp_cast = zext i6 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="6">
<![CDATA[
:3  %tmp_cast_cast = zext i6 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %worda_addr = getelementptr [480 x i32]* @worda, i32 0, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="worda_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %tmp_98 = add i8 120, %tmp_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="8">
<![CDATA[
:6  %tmp_99_cast = zext i8 %tmp_98 to i32

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %worda_addr_10 = getelementptr [480 x i32]* @worda, i32 0, i32 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="worda_addr_10"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
:14  %worda_load = load i32* %worda_addr, align 4

]]></Node>
<StgValue><ssdm name="worda_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="3">
<![CDATA[
:15  %tmp_104 = trunc i3 %j to i2

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
:16  %tmp_37 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_104, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
:17  %tmp_84_cast = zext i4 %tmp_37 to i32

]]></Node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %statemt_addr = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_84_cast

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
:19  %statemt_load = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
:22  %worda_load_5 = load i32* %worda_addr_10, align 4

]]></Node>
<StgValue><ssdm name="worda_load_5"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:23  %tmp_39 = or i4 %tmp_37, 1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="4">
<![CDATA[
:24  %tmp_86_cast = zext i4 %tmp_39 to i32

]]></Node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %statemt_addr_23 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_86_cast

]]></Node>
<StgValue><ssdm name="statemt_addr_23"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
:26  %statemt_load_19 = load i32* %statemt_addr_23, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_19"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="6">
<![CDATA[
:2  %tmp_cast_cast1 = zext i6 %tmp_s to i9

]]></Node>
<StgValue><ssdm name="tmp_cast_cast1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_99 = add i9 240, %tmp_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="9">
<![CDATA[
:9  %tmp_100_cast = zext i9 %tmp_99 to i32

]]></Node>
<StgValue><ssdm name="tmp_100_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %worda_addr_11 = getelementptr [480 x i32]* @worda, i32 0, i32 %tmp_100_cast

]]></Node>
<StgValue><ssdm name="worda_addr_11"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:11  %tmp_100 = add i9 -152, %tmp_cast_cast1

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="9">
<![CDATA[
:12  %tmp_101_cast = zext i9 %tmp_100 to i32

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %worda_addr_12 = getelementptr [480 x i32]* @worda, i32 0, i32 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="worda_addr_12"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
:14  %worda_load = load i32* %worda_addr, align 4

]]></Node>
<StgValue><ssdm name="worda_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="5">
<![CDATA[
:19  %statemt_load = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_38 = xor i32 %statemt_load, %worda_load

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="9">
<![CDATA[
:22  %worda_load_5 = load i32* %worda_addr_10, align 4

]]></Node>
<StgValue><ssdm name="worda_load_5"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="5">
<![CDATA[
:26  %statemt_load_19 = load i32* %statemt_addr_23, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_19"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_40 = xor i32 %statemt_load_19, %worda_load_5

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
:29  %worda_load_6 = load i32* %worda_addr_11, align 4

]]></Node>
<StgValue><ssdm name="worda_load_6"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:30  %tmp_41 = or i4 %tmp_37, 2

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="4">
<![CDATA[
:31  %tmp_88_cast = zext i4 %tmp_41 to i32

]]></Node>
<StgValue><ssdm name="tmp_88_cast"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %statemt_addr_24 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_88_cast

]]></Node>
<StgValue><ssdm name="statemt_addr_24"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
:33  %statemt_load_20 = load i32* %statemt_addr_24, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_20"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="9">
<![CDATA[
:36  %worda_load_7 = load i32* %worda_addr_12, align 4

]]></Node>
<StgValue><ssdm name="worda_load_7"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:37  %tmp_43 = or i4 %tmp_37, 3

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
:38  %tmp_90_cast = zext i4 %tmp_43 to i32

]]></Node>
<StgValue><ssdm name="tmp_90_cast"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:39  %statemt_addr_25 = getelementptr [32 x i32]* %statemt, i32 0, i32 %tmp_90_cast

]]></Node>
<StgValue><ssdm name="statemt_addr_25"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:40  %statemt_load_21 = load i32* %statemt_addr_25, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_21"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:21  store i32 %tmp_38, i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:28  store i32 %tmp_40, i32* %statemt_addr_23, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="9">
<![CDATA[
:29  %worda_load_6 = load i32* %worda_addr_11, align 4

]]></Node>
<StgValue><ssdm name="worda_load_6"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="5">
<![CDATA[
:33  %statemt_load_20 = load i32* %statemt_addr_24, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_20"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_42 = xor i32 %statemt_load_20, %worda_load_6

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="9">
<![CDATA[
:36  %worda_load_7 = load i32* %worda_addr_12, align 4

]]></Node>
<StgValue><ssdm name="worda_load_7"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:40  %statemt_load_21 = load i32* %statemt_addr_25, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_21"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_44 = xor i32 %statemt_load_21, %worda_load_7

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:35  store i32 %tmp_42, i32* %statemt_addr_24, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:42  store i32 %tmp_44, i32* %statemt_addr_25, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
