Analysis & Elaboration report for alu_16bit
Wed Mar 06 08:23:51 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "subtractor_16bit:subtractor"
  6. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Mar 06 08:23:51 2024       ;
; Quartus Prime Version         ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                 ; alu_16bit                                   ;
; Top-level Entity Name         ; alu_16bit                                   ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; alu_16bit          ; alu_16bit          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor_16bit:subtractor"                                                                                                ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                     ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; diff ; Output ; Warning  ; Output or bidir port (17 bits) is wider than the port expression (16 bits) it drives; bit(s) "diff[16..16]" have no fanouts ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Mar 06 08:23:45 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_16bit -c alu_16bit --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file digitextractor.sv
    Info (12023): Found entity 1: DigitExtractor File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/DigitExtractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_16bit.sv
    Info (12023): Found entity 1: alu_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_16bit.sv
    Info (12023): Found entity 1: adder_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/adder_16bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_16bit_tb.sv
    Info (12023): Found entity 1: alu_16bit_tb File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_16bit.sv
    Info (12023): Found entity 1: and_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/and_16bit.sv Line: 1
Warning (10229): Verilog HDL Expression warning at divider_16bit.sv(17): truncated literal to match 8 bits File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/divider_16bit.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file divider_16bit.sv
    Info (12023): Found entity 1: divider_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/divider_16bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier_16bit.sv
    Info (12023): Found entity 1: multiplier_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/multiplier_16bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_16bit.sv
    Info (12023): Found entity 1: or_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/or_16bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file segmentoutput.sv
    Info (12023): Found entity 1: segmentOutput File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/segmentOutput.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftleft_16bit.sv
    Info (12023): Found entity 1: shiftLeft_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/shiftLeft_16bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file shiftright_16bit.sv
    Info (12023): Found entity 1: shiftRight_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/shiftRight_16bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file subtractor_16bit.sv
    Info (12023): Found entity 1: subtractor_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/subtractor_16bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_16bit.sv
    Info (12023): Found entity 1: xor_16bit File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/xor_16bit.sv Line: 1
Info (12127): Elaborating entity "alu_16bit" for the top level hierarchy
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(35): variable "op" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 35
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(37): variable "add_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 37
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(39): variable "add_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 39
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(40): variable "add_CFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 40
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(41): variable "add_VFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 41
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(44): variable "sub_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 44
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(45): variable "sub_NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 45
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(46): variable "sub_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 46
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(47): variable "sub_CFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 47
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(48): variable "sub_VFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 48
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(51): variable "mul_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 51
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(53): variable "mul_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 53
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(55): variable "mul_VFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 55
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(58): variable "div_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 58
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(60): variable "div_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 60
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(62): variable "div_VFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 62
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(65): variable "and_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 65
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(67): variable "and_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 67
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(72): variable "or_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 72
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(74): variable "or_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 74
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(79): variable "xor_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 79
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(81): variable "xor_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 81
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(86): variable "left_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 86
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(88): variable "left_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 88
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(89): variable "left_CFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 89
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(93): variable "right_result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 93
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(95): variable "right_ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 95
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(96): variable "right_CFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 96
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(109): variable "result" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(110): variable "NFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 110
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(111): variable "ZFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 111
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(112): variable "CFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 112
Warning (10235): Verilog HDL Always Construct warning at alu_16bit.sv(113): variable "VFlag" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 113
Warning (10240): Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable "result", which holds its previous value in one or more paths through the always construct File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 33
Warning (10240): Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable "NFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 33
Warning (10240): Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable "ZFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 33
Warning (10240): Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable "CFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 33
Warning (10240): Verilog HDL Always Construct warning at alu_16bit.sv(33): inferring latch(es) for variable "VFlag", which holds its previous value in one or more paths through the always construct File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 33
Info (10041): Inferred latch for "VFlag" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "CFlag" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "ZFlag" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "NFlag" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[0]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[1]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[2]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[3]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[4]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[5]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[6]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[7]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[8]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[9]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[10]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[11]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[12]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[13]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[14]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (10041): Inferred latch for "result[15]" at alu_16bit.sv(109) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 109
Info (12128): Elaborating entity "adder_16bit" for hierarchy "adder_16bit:adder" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 23
Warning (10030): Net "sum[4]" at adder_16bit.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/adder_16bit.sv Line: 4
Info (12128): Elaborating entity "subtractor_16bit" for hierarchy "subtractor_16bit:subtractor" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 24
Warning (10034): Output port "diff[16]" at subtractor_16bit.sv(4) has no driver File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/subtractor_16bit.sv Line: 4
Info (12128): Elaborating entity "multiplier_16bit" for hierarchy "multiplier_16bit:multiplier" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 25
Warning (10230): Verilog HDL assignment warning at multiplier_16bit.sv(17): truncated value with size 16 to match size of target (8) File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/multiplier_16bit.sv Line: 17
Info (12128): Elaborating entity "divider_16bit" for hierarchy "divider_16bit:divider" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 26
Info (12128): Elaborating entity "and_16bit" for hierarchy "and_16bit:andd" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 27
Info (12128): Elaborating entity "or_16bit" for hierarchy "or_16bit:orr" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 28
Info (12128): Elaborating entity "xor_16bit" for hierarchy "xor_16bit:xorr" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 29
Info (12128): Elaborating entity "shiftLeft_16bit" for hierarchy "shiftLeft_16bit:left" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 30
Info (12128): Elaborating entity "shiftRight_16bit" for hierarchy "shiftRight_16bit:right" File: C:/Users/nicva/PycharmProjects/nvalverdea_digital_design_lab_20242222/laboratorio2/Problema2/16bits/alu_16bit.sv Line: 31
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Wed Mar 06 08:23:51 2024
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:07


