<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmhal_lp8731.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_34f667cebd49ccbcf021744ef8851d49.html">pmic</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">pmhal_lp8731.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>The Power Management IC (PMIC) L8731 specific API definition.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpmhal_l_p8731_regulator_prop.html">pmhalLP8731RegulatorProp</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">LP8731 Regulator Property description structure.  <a href="structpmhal_l_p8731_regulator_prop.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a51f2a824167b59b0137f40d919eb69a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51f2a824167b59b0137f40d919eb69a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a51f2a824167b59b0137f40d919eb69a9">PMHAL_LP8731_CHIP_ADDRESS</a>&#160;&#160;&#160;(0x59U)</td></tr>
<tr class="memdesc:a51f2a824167b59b0137f40d919eb69a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Slave address of both LP8731 PMICs. <br /></td></tr>
<tr class="separator:a51f2a824167b59b0137f40d919eb69a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab11bdcd418ebcd3c2a04c2414805ab8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab11bdcd418ebcd3c2a04c2414805ab8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#aab11bdcd418ebcd3c2a04c2414805ab8">PMHAL_LP8731_I2C_NUM_1</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:aab11bdcd418ebcd3c2a04c2414805ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C number to which the voltage rail is connected. <br /></td></tr>
<tr class="separator:aab11bdcd418ebcd3c2a04c2414805ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb7075af2072310ca87b42a7d5bf84a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aceb7075af2072310ca87b42a7d5bf84a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#aceb7075af2072310ca87b42a7d5bf84a">PMHAL_LP8731_I2C_NUM_2</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:aceb7075af2072310ca87b42a7d5bf84a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C number to which the voltage rail is connected. <br /></td></tr>
<tr class="separator:aceb7075af2072310ca87b42a7d5bf84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f346de711d65a1f50279106635f775"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7f346de711d65a1f50279106635f775"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ae7f346de711d65a1f50279106635f775">PMHAL_PMIC_MAX_REV</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ae7f346de711d65a1f50279106635f775"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum Number of PMIC Revisions available. <br /></td></tr>
<tr class="separator:ae7f346de711d65a1f50279106635f775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a762ea84c89f70785f913fc9325b5c8bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a762ea84c89f70785f913fc9325b5c8bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a762ea84c89f70785f913fc9325b5c8bb">PMHAL_LP8731_BKLDOSR_BK1_OK_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a762ea84c89f70785f913fc9325b5c8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register BUCK 1 voltage OK shift. <br /></td></tr>
<tr class="separator:a762ea84c89f70785f913fc9325b5c8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78151541baa92f9da91ab84ceafe98ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78151541baa92f9da91ab84ceafe98ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a78151541baa92f9da91ab84ceafe98ca">PMHAL_LP8731_BKLDOSR_BK1_OK_MASK</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a78151541baa92f9da91ab84ceafe98ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register BUCK 1 voltage OK mask. <br /></td></tr>
<tr class="separator:a78151541baa92f9da91ab84ceafe98ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4423faf4a5a60d2550cb0e69b631bfdb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4423faf4a5a60d2550cb0e69b631bfdb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a4423faf4a5a60d2550cb0e69b631bfdb">PMHAL_LP8731_BKLDOSR_BK2_OK_SHIFT</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a4423faf4a5a60d2550cb0e69b631bfdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register BUCK 2 voltage OK shift. <br /></td></tr>
<tr class="separator:a4423faf4a5a60d2550cb0e69b631bfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45ff0edfa078540fef3a96d7bb08615"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af45ff0edfa078540fef3a96d7bb08615"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#af45ff0edfa078540fef3a96d7bb08615">PMHAL_LP8731_BKLDOSR_BK2_OK_MASK</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:af45ff0edfa078540fef3a96d7bb08615"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register BUCK 2 voltage OK mask. <br /></td></tr>
<tr class="separator:af45ff0edfa078540fef3a96d7bb08615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e846cfd3e61b5028cc74c726d3cf7b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e846cfd3e61b5028cc74c726d3cf7b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a0e846cfd3e61b5028cc74c726d3cf7b3">PMHAL_LP8731_BKLDOSR_LDO1_OK_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a0e846cfd3e61b5028cc74c726d3cf7b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register LDO 1 voltage OK shift. <br /></td></tr>
<tr class="separator:a0e846cfd3e61b5028cc74c726d3cf7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65086bab72e41de5c68ad66a66854053"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65086bab72e41de5c68ad66a66854053"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a65086bab72e41de5c68ad66a66854053">PMHAL_LP8731_BKLDOSR_LDO1_OK_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a65086bab72e41de5c68ad66a66854053"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register LDO 1 voltage OK mask. <br /></td></tr>
<tr class="separator:a65086bab72e41de5c68ad66a66854053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b62b69877e8c005a63a419952caf9b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b62b69877e8c005a63a419952caf9b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a2b62b69877e8c005a63a419952caf9b2">PMHAL_LP8731_BKLDOSR_LDO2_OK_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a2b62b69877e8c005a63a419952caf9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register LDO 2 voltage OK shift. <br /></td></tr>
<tr class="separator:a2b62b69877e8c005a63a419952caf9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac001d408b0f6dd3f99b8f304a5c1950"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac001d408b0f6dd3f99b8f304a5c1950"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#aac001d408b0f6dd3f99b8f304a5c1950">PMHAL_LP8731_BKLDOSR_LDO2_OK_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:aac001d408b0f6dd3f99b8f304a5c1950"><td class="mdescLeft">&#160;</td><td class="mdescRight">The BUCK LDO Status register LDO 2 voltage OK mask. <br /></td></tr>
<tr class="separator:aac001d408b0f6dd3f99b8f304a5c1950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f53cfdafb1a76d53a3e89bf255c3b0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f53cfdafb1a76d53a3e89bf255c3b0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a9f53cfdafb1a76d53a3e89bf255c3b0e">PMHAL_LP8731_VCCR_BUCK1_RAMP_CTRL_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a9f53cfdafb1a76d53a3e89bf255c3b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Ramp Control Shift. Program 0 to hold the voltage to its current value. Program 1 to ramp to the target voltage. <br /></td></tr>
<tr class="separator:a9f53cfdafb1a76d53a3e89bf255c3b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1db7419c3c2a97b97b411b5a7c86b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d1db7419c3c2a97b97b411b5a7c86b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a8d1db7419c3c2a97b97b411b5a7c86b5">PMHAL_LP8731_VCCR_BUCK1_RAMP_CTRL_MASK</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a8d1db7419c3c2a97b97b411b5a7c86b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Ramp Control Mask. Program 0 to hold the voltage to its current value. Program 1 to ramp to the target voltage. <br /></td></tr>
<tr class="separator:a8d1db7419c3c2a97b97b411b5a7c86b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ed69e6c00417162537e97c7fd565804"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ed69e6c00417162537e97c7fd565804"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a9ed69e6c00417162537e97c7fd565804">PMHAL_LP8731_VCCR_BUCK1_TARG_VOLT_SEL_SHIFT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a9ed69e6c00417162537e97c7fd565804"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Target Voltage Select Shift. Program 0 to ramp to voltage defined in Target Voltage register 1 Program 1 to ramp to voltage defined in Target Voltage register 2. <br /></td></tr>
<tr class="separator:a9ed69e6c00417162537e97c7fd565804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272d30d18950ebdad2538a092c209a0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a272d30d18950ebdad2538a092c209a0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a272d30d18950ebdad2538a092c209a0c">PMHAL_LP8731_VCCR_BUCK1_TARG_VOLT_SEL_MASK</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a272d30d18950ebdad2538a092c209a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Target Voltage Select Mask. Program 0 to ramp to voltage defined in Target Voltage register 1 Program 1 to ramp to voltage defined in Target Voltage register 2. <br /></td></tr>
<tr class="separator:a272d30d18950ebdad2538a092c209a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00093b464bf27e2c41c67b062f6bfc29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00093b464bf27e2c41c67b062f6bfc29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a00093b464bf27e2c41c67b062f6bfc29">PMHAL_LP8731_VCCR_BUCK2_RAMP_CTRL_SHIFT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a00093b464bf27e2c41c67b062f6bfc29"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 2 Ramp Control Shift. Program 0 to hold the voltage to its current value. Program 1 to ramp to the target voltage. <br /></td></tr>
<tr class="separator:a00093b464bf27e2c41c67b062f6bfc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5222120847a92c075dc069003905cc2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5222120847a92c075dc069003905cc2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a5222120847a92c075dc069003905cc2d">PMHAL_LP8731_VCCR_BUCK2_RAMP_CTRL_MASK</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a5222120847a92c075dc069003905cc2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 2 Ramp Control Mask. Program 0 to hold the voltage to its current value. Program 1 to ramp to the target voltage. <br /></td></tr>
<tr class="separator:a5222120847a92c075dc069003905cc2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e62197e6697aefbf3cbbcd4f6b237a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33e62197e6697aefbf3cbbcd4f6b237a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a33e62197e6697aefbf3cbbcd4f6b237a">PMHAL_LP8731_VCCR_BUCK2_TARG_VOLT_SEL_SHIFT</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a33e62197e6697aefbf3cbbcd4f6b237a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Target Voltage Select Shift. Program 0 to ramp to voltage defined in Target Voltage register 1 Program 1 to ramp to voltage defined in Target Voltage register 2. <br /></td></tr>
<tr class="separator:a33e62197e6697aefbf3cbbcd4f6b237a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11841ddf036098ec3017dbd6d25072c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad11841ddf036098ec3017dbd6d25072c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ad11841ddf036098ec3017dbd6d25072c">PMHAL_LP8731_VCCR_BUCK2_TARG_VOLT_SEL_MASK</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:ad11841ddf036098ec3017dbd6d25072c"><td class="mdescLeft">&#160;</td><td class="mdescRight">The VCCR register BUCK 1 Target Voltage Select Mask. Program 0 to ramp to voltage defined in Target Voltage register 1 Program 1 to ramp to voltage defined in Target Voltage register 2. <br /></td></tr>
<tr class="separator:ad11841ddf036098ec3017dbd6d25072c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7f0f80b186f30e23313ec1918ab496a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7f0f80b186f30e23313ec1918ab496a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ab7f0f80b186f30e23313ec1918ab496a">PMHAL_LP8731_TARG_VOLT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ab7f0f80b186f30e23313ec1918ab496a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Voltage Shift. <br /></td></tr>
<tr class="separator:ab7f0f80b186f30e23313ec1918ab496a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dffe36e8c9c3ba0dec98869bab9aee3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dffe36e8c9c3ba0dec98869bab9aee3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a4dffe36e8c9c3ba0dec98869bab9aee3">PMHAL_LP8731_TARG_VOLT_MASK</a>&#160;&#160;&#160;(0x3FU)</td></tr>
<tr class="memdesc:a4dffe36e8c9c3ba0dec98869bab9aee3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Target Voltage Mask. <br /></td></tr>
<tr class="separator:a4dffe36e8c9c3ba0dec98869bab9aee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f892f9ef1066d541d2315fe219ebff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83f892f9ef1066d541d2315fe219ebff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a83f892f9ef1066d541d2315fe219ebff">PMHAL_LP8731_RAMP_CTRL_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a83f892f9ef1066d541d2315fe219ebff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ramp Control register Shift. This determines the slew rate. Slew rate kept at default 8mv/us. Not programmed here. <br /></td></tr>
<tr class="separator:a83f892f9ef1066d541d2315fe219ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9331f5486ecc103f22e5ab34da0e7e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a9331f5486ecc103f22e5ab34da0e7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a3a9331f5486ecc103f22e5ab34da0e7e">PMHAL_LP8731_RAMP_CTRL_MASK</a>&#160;&#160;&#160;(0xFU)</td></tr>
<tr class="memdesc:a3a9331f5486ecc103f22e5ab34da0e7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ramp Control register Mask. This determines the slew rate. Slew rate kept at default 8mv/us. Not programmed here. <br /></td></tr>
<tr class="separator:a3a9331f5486ecc103f22e5ab34da0e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac276c6452e9c7f308d8e6ec0ba0299bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac276c6452e9c7f308d8e6ec0ba0299bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ac276c6452e9c7f308d8e6ec0ba0299bd">PMHAL_LP8731_LDO_OUT_VOLT_SHIFT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ac276c6452e9c7f308d8e6ec0ba0299bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">LDO voltage control register Shift. <br /></td></tr>
<tr class="separator:ac276c6452e9c7f308d8e6ec0ba0299bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91f6222a94f8a49cf9ec8c336f5eeb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae91f6222a94f8a49cf9ec8c336f5eeb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ae91f6222a94f8a49cf9ec8c336f5eeb2">PMHAL_LP8731_LDO_OUT_VOLT_MASK</a>&#160;&#160;&#160;(0x1FU)</td></tr>
<tr class="memdesc:ae91f6222a94f8a49cf9ec8c336f5eeb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LDO voltage control register Mask. <br /></td></tr>
<tr class="separator:ae91f6222a94f8a49cf9ec8c336f5eeb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040ae3dd87187e5fc53ddc5edcf44f9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a040ae3dd87187e5fc53ddc5edcf44f9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a040ae3dd87187e5fc53ddc5edcf44f9b">PMHAL_LP8731_SLAVE_ADDR_INVALID</a>&#160;&#160;&#160;(0xFFU)</td></tr>
<tr class="memdesc:a040ae3dd87187e5fc53ddc5edcf44f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid Page Address. <br /></td></tr>
<tr class="separator:a040ae3dd87187e5fc53ddc5edcf44f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7bfaf4feaf29e11546036f11f137d9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7bfaf4feaf29e11546036f11f137d9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ae7bfaf4feaf29e11546036f11f137d9e">PMHAL_LP8731_STATUS_OFF</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:ae7bfaf4feaf29e11546036f11f137d9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control Status Macro for Off. <br /></td></tr>
<tr class="separator:ae7bfaf4feaf29e11546036f11f137d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64638786959bd4243ff73c7caa77f721"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64638786959bd4243ff73c7caa77f721"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a64638786959bd4243ff73c7caa77f721">PMHAL_LP8731_BKLDOEN</a>&#160;&#160;&#160;(0x10U)</td></tr>
<tr class="memdesc:a64638786959bd4243ff73c7caa77f721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for BKLDOEN. <br /></td></tr>
<tr class="separator:a64638786959bd4243ff73c7caa77f721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c5441ed751cc2a58397ee0d54ff8ce4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c5441ed751cc2a58397ee0d54ff8ce4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a8c5441ed751cc2a58397ee0d54ff8ce4">PMHAL_LP8731_BKLDOSR</a>&#160;&#160;&#160;(0x11U)</td></tr>
<tr class="memdesc:a8c5441ed751cc2a58397ee0d54ff8ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for BKLDOSR. <br /></td></tr>
<tr class="separator:a8c5441ed751cc2a58397ee0d54ff8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a18079611751c2a2d5990eb6c084015"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a18079611751c2a2d5990eb6c084015"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a0a18079611751c2a2d5990eb6c084015">PMHAL_LP8731_BUCK_VCCR</a>&#160;&#160;&#160;(0x20U)</td></tr>
<tr class="memdesc:a0a18079611751c2a2d5990eb6c084015"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for BUCK_VCCR. <br /></td></tr>
<tr class="separator:a0a18079611751c2a2d5990eb6c084015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173c6cbd8b119378df343deb88eda25a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a173c6cbd8b119378df343deb88eda25a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a173c6cbd8b119378df343deb88eda25a">PMHAL_LP8731_B1TV1</a>&#160;&#160;&#160;(0x23U)</td></tr>
<tr class="memdesc:a173c6cbd8b119378df343deb88eda25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B1TV1. <br /></td></tr>
<tr class="separator:a173c6cbd8b119378df343deb88eda25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2c4093eaa4fa6c5c89a115a205ae0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade2c4093eaa4fa6c5c89a115a205ae0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ade2c4093eaa4fa6c5c89a115a205ae0c">PMHAL_LP8731_B1TV2</a>&#160;&#160;&#160;(0x24U)</td></tr>
<tr class="memdesc:ade2c4093eaa4fa6c5c89a115a205ae0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B1TV2. <br /></td></tr>
<tr class="separator:ade2c4093eaa4fa6c5c89a115a205ae0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cff36aee3acec32c14fef431e027fcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cff36aee3acec32c14fef431e027fcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a0cff36aee3acec32c14fef431e027fcc">PMHAL_LP8731_B1RC</a>&#160;&#160;&#160;(0x25U)</td></tr>
<tr class="memdesc:a0cff36aee3acec32c14fef431e027fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B1RC. <br /></td></tr>
<tr class="separator:a0cff36aee3acec32c14fef431e027fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bac35a1b6c85d45e41d9fa43769b114"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bac35a1b6c85d45e41d9fa43769b114"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a3bac35a1b6c85d45e41d9fa43769b114">PMHAL_LP8731_B2TV1</a>&#160;&#160;&#160;(0x29U)</td></tr>
<tr class="memdesc:a3bac35a1b6c85d45e41d9fa43769b114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B2TV1. <br /></td></tr>
<tr class="separator:a3bac35a1b6c85d45e41d9fa43769b114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1175a281d8223a9782de65dbc7e7502"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1175a281d8223a9782de65dbc7e7502"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#af1175a281d8223a9782de65dbc7e7502">PMHAL_LP8731_B2TV2</a>&#160;&#160;&#160;(0x2AU)</td></tr>
<tr class="memdesc:af1175a281d8223a9782de65dbc7e7502"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B2TV2. <br /></td></tr>
<tr class="separator:af1175a281d8223a9782de65dbc7e7502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d592c3960b6a087f8fc3d01748162e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d592c3960b6a087f8fc3d01748162e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a0d592c3960b6a087f8fc3d01748162e3">PMHAL_LP8731_B2RC</a>&#160;&#160;&#160;(0x2BU)</td></tr>
<tr class="memdesc:a0d592c3960b6a087f8fc3d01748162e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for B2RC. <br /></td></tr>
<tr class="separator:a0d592c3960b6a087f8fc3d01748162e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffd657e0f3a6063f575b6435c3136e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ffd657e0f3a6063f575b6435c3136e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a5ffd657e0f3a6063f575b6435c3136e3">PMHAL_LP8731_LDO1VCR</a>&#160;&#160;&#160;(0x39U)</td></tr>
<tr class="memdesc:a5ffd657e0f3a6063f575b6435c3136e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for LDO1VCR. <br /></td></tr>
<tr class="separator:a5ffd657e0f3a6063f575b6435c3136e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0894871111a4452083c5e874dff6b5f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0894871111a4452083c5e874dff6b5f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a0894871111a4452083c5e874dff6b5f8">PMHAL_LP8731_LDO2VCR</a>&#160;&#160;&#160;(0x3AU)</td></tr>
<tr class="memdesc:a0894871111a4452083c5e874dff6b5f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Register Physical Addresses for LDO2VCR. <br /></td></tr>
<tr class="separator:a0894871111a4452083c5e874dff6b5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8001bf1d8254fe282409541785703698"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8001bf1d8254fe282409541785703698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a8001bf1d8254fe282409541785703698">PMHAL_LP8731_PHYADDR_VENDOR_ID_LSB</a>&#160;&#160;&#160;(0x24FU)</td></tr>
<tr class="memdesc:a8001bf1d8254fe282409541785703698"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 vendor ID LSB. <br /></td></tr>
<tr class="separator:a8001bf1d8254fe282409541785703698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3914108fe961e0d367c6f28fa16c032"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3914108fe961e0d367c6f28fa16c032"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#aa3914108fe961e0d367c6f28fa16c032">PMHAL_LP8731_PHYADDR_VENDOR_ID_MSB</a>&#160;&#160;&#160;(0x250U)</td></tr>
<tr class="memdesc:aa3914108fe961e0d367c6f28fa16c032"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 vendor ID MSB. <br /></td></tr>
<tr class="separator:aa3914108fe961e0d367c6f28fa16c032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b91e9bf074827837eb3e55742589a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83b91e9bf074827837eb3e55742589a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a83b91e9bf074827837eb3e55742589a1">PMHAL_LP8731_PHYADDR_PRODUCT_ID_LSB</a>&#160;&#160;&#160;(0x251U)</td></tr>
<tr class="memdesc:a83b91e9bf074827837eb3e55742589a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 Product ID LSB. <br /></td></tr>
<tr class="separator:a83b91e9bf074827837eb3e55742589a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af451d929e73438bfeaf2d25f3e748b31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af451d929e73438bfeaf2d25f3e748b31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#af451d929e73438bfeaf2d25f3e748b31">PMHAL_LP8731_PHYADDR_PRODUCT_ID_MSB</a>&#160;&#160;&#160;(0x252U)</td></tr>
<tr class="memdesc:af451d929e73438bfeaf2d25f3e748b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 Product ID MSB. <br /></td></tr>
<tr class="separator:af451d929e73438bfeaf2d25f3e748b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3e25a7968aedb459d3527bf1e9fecfb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3e25a7968aedb459d3527bf1e9fecfb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ac3e25a7968aedb459d3527bf1e9fecfb">PMHAL_LP8731_VENDOR_ID</a>&#160;&#160;&#160;(0x0451U)</td></tr>
<tr class="memdesc:ac3e25a7968aedb459d3527bf1e9fecfb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expected vendor ID values for L8731. <br /></td></tr>
<tr class="separator:ac3e25a7968aedb459d3527bf1e9fecfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafa8f8a3373a31f03ee0dec20548f69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeafa8f8a3373a31f03ee0dec20548f69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#aeafa8f8a3373a31f03ee0dec20548f69">PMHAL_LP8731_1_0_PRODUCT_ID</a>&#160;&#160;&#160;(0x0917U)</td></tr>
<tr class="memdesc:aeafa8f8a3373a31f03ee0dec20548f69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expected product ID values for L8731 1.0. <br /></td></tr>
<tr class="separator:aeafa8f8a3373a31f03ee0dec20548f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02daf653505f90fde2cbc5f2647d46d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac02daf653505f90fde2cbc5f2647d46d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ac02daf653505f90fde2cbc5f2647d46d">PMHAL_LP8731_PHYADDR_CHIP_REVISION_ID</a>&#160;&#160;&#160;(0x357U)</td></tr>
<tr class="memdesc:ac02daf653505f90fde2cbc5f2647d46d"><td class="mdescLeft">&#160;</td><td class="mdescRight">L8731 device revision register physical address and the field definitions. <br /></td></tr>
<tr class="separator:ac02daf653505f90fde2cbc5f2647d46d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59792d499fc12f8be3235b39854aa925"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59792d499fc12f8be3235b39854aa925"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a59792d499fc12f8be3235b39854aa925">PMHAL_LP8731_CHIP_REVISION_ID_MASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="memdesc:a59792d499fc12f8be3235b39854aa925"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Revision ID mask. <br /></td></tr>
<tr class="separator:a59792d499fc12f8be3235b39854aa925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61fd8dfcf0e871a71d14c8eb92973627"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61fd8dfcf0e871a71d14c8eb92973627"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a61fd8dfcf0e871a71d14c8eb92973627">PMHAL_LP8731_CHIP_REVISION_ID_SHIFT</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:a61fd8dfcf0e871a71d14c8eb92973627"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Revision ID Shift. <br /></td></tr>
<tr class="separator:a61fd8dfcf0e871a71d14c8eb92973627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a668bbd28c5cb4aadbed8124d770bd292"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a668bbd28c5cb4aadbed8124d770bd292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a668bbd28c5cb4aadbed8124d770bd292">PMHAL_LP8731_RTYPE_BUCK</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a668bbd28c5cb4aadbed8124d770bd292"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Type for SMPS. <br /></td></tr>
<tr class="separator:a668bbd28c5cb4aadbed8124d770bd292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a79a38cb943960bf50a3a6f42ca576e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a79a38cb943960bf50a3a6f42ca576e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a3a79a38cb943960bf50a3a6f42ca576e">PMHAL_LP8731_RTYPE_LDO</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a3a79a38cb943960bf50a3a6f42ca576e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator Type for LDO. <br /></td></tr>
<tr class="separator:a3a79a38cb943960bf50a3a6f42ca576e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a36b5fe274ff6f5a8fcc8c823883ffd48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36b5fe274ff6f5a8fcc8c823883ffd48"></a>
typedef enum <a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afe">pmhalLP8731RegulatorId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a36b5fe274ff6f5a8fcc8c823883ffd48">pmhalLP8731RegulatorId_t</a></td></tr>
<tr class="memdesc:a36b5fe274ff6f5a8fcc8c823883ffd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract Enumeration for the Regulators. <br /></td></tr>
<tr class="separator:a36b5fe274ff6f5a8fcc8c823883ffd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6c5f177d427926295839fff8ccb1d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b6c5f177d427926295839fff8ccb1d2"></a>
typedef struct <a class="el" href="structpmhal_l_p8731_regulator_prop.html">pmhalLP8731RegulatorProp</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a2b6c5f177d427926295839fff8ccb1d2">pmhalLP8731RegulatorProp_t</a></td></tr>
<tr class="memdesc:a2b6c5f177d427926295839fff8ccb1d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">LP8731 Regulator Property description structure. <br /></td></tr>
<tr class="separator:a2b6c5f177d427926295839fff8ccb1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115447078dcdc34f430cf0d6f295dcb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a115447078dcdc34f430cf0d6f295dcb6"></a>
typedef const <a class="el" href="pmhal__lp8731_8h.html#a2b6c5f177d427926295839fff8ccb1d2">pmhalLP8731RegulatorProp_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a115447078dcdc34f430cf0d6f295dcb6">pmhalLP8731RegulatorPtr_t</a></td></tr>
<tr class="memdesc:a115447078dcdc34f430cf0d6f295dcb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to pmhalLP8731RegulatorProp_t structure. <br /></td></tr>
<tr class="separator:a115447078dcdc34f430cf0d6f295dcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71a3cdcd01cc0c4d0e05549c1ace0845"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71a3cdcd01cc0c4d0e05549c1ace0845"></a>
typedef pmhalLP8731RegulatorMap_t *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a71a3cdcd01cc0c4d0e05549c1ace0845">pmhalLP8731RegulatorMapPtr_t</a></td></tr>
<tr class="memdesc:a71a3cdcd01cc0c4d0e05549c1ace0845"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the structure pmhalLP8731RegulatorMap_t. <br /></td></tr>
<tr class="separator:a71a3cdcd01cc0c4d0e05549c1ace0845"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a67ac76bc3eb37aaa0967ba6d2a774afe"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afe">pmhalLP8731RegulatorId</a> { <br />
&#160;&#160;<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afea6e2bc9a6cc3492e956b77b51bbe60c11">PMHAL_LP8731_REGULATOR_INVALID</a> = (-(int32_t)1), 
<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afeacfd95983994c4dd6ccd7a34d5c8e979a">PMHAL_LP8731_REGULATOR_MIN</a> = 0, 
<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afea948ca28055b6082cd25713f9730d3d47">PMHAL_LP8731_REGULATOR_BUCK1</a> = PMHAL_PRCM_PMIC_REGULATOR_MIN, 
<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afea2f66bbca87df2d4408fa253c47ef7711">PMHAL_LP8731_REGULATOR_BUCK2</a> = 1, 
<br />
&#160;&#160;<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afea6091ac8887b2da5f0476041fe16b7358">PMHAL_LP8731_REGULATOR_LDO1</a> = 2, 
<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afeae6c415519abacea147c7c308e00e10e4">PMHAL_LP8731_REGULATOR_LDO2</a> = 3, 
<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afea6f95d4881550772369a1f79d5943968c">PMHAL_LP8731_REGULATOR_MAX</a> = (PMHAL_LP8731_REGULATOR_LDO2 + 1)
<br />
 }</td></tr>
<tr class="memdesc:a67ac76bc3eb37aaa0967ba6d2a774afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abstract Enumeration for the Regulators.  <a href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afe">More...</a><br /></td></tr>
<tr class="separator:a67ac76bc3eb37aaa0967ba6d2a774afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae9bb33a16f7dffb6ccc39aca3b490b2a"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="group___p_m___h_a_l___v_m.html#gac57178dd87d74f8dc367d5e346e1ea9d">pmhalPmicOperations_t</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#ae9bb33a16f7dffb6ccc39aca3b490b2a">PMHALLP8731GetPMICOps</a> (void)</td></tr>
<tr class="memdesc:ae9bb33a16f7dffb6ccc39aca3b490b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PMIC ops structure. All the other functions are accessed via function pointers whose array is exported by this function.  <a href="#ae9bb33a16f7dffb6ccc39aca3b490b2a">More...</a><br /></td></tr>
<tr class="separator:ae9bb33a16f7dffb6ccc39aca3b490b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46422c85e168ca5e45f713d35edc37a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a46422c85e168ca5e45f713d35edc37a6">PMHALLP8731ConfigureRegulatorMap</a> (<a class="el" href="pmhal__lp8731_8h.html#a71a3cdcd01cc0c4d0e05549c1ace0845">pmhalLP8731RegulatorMapPtr_t</a> regulatorMap)</td></tr>
<tr class="memdesc:a46422c85e168ca5e45f713d35edc37a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The PMIC regulator output to the device input mapping can be different on different boards. This API can be used to provide a different mapping to the PMIC driver if the mapping does not </p><h2>match the default. Example table is shown below: </h2>
<h2>| Device voltage Rail | Ptr to Regulator | </h2>
| PMHAL_PRCM_PMIC_REGULATOR_CORE | PMHAL_LP8731_REGULATOR_BUCK1 | | PMHAL_PRCM_PMIC_REGULATOR_DSPEVE| PMHAL_LP8731_REGULATOR_BUCK2 | | .... | | index (Refer | For index of the | | <a class="el" href="group___m_i_s_c.html#gaad27b65507a152c937ab53f2dcc277b8" title="The Abstract PMIC Voltage Regulator IDs used by the PMIC Interface. These abstract regulator IDs repr...">pmhalPrcmPmicRegulatorId_t</a>) | gPmhalLP8731Regulator | | | refer | </p><h2>| | <a class="el" href="pmhal__lp8731_8h.html#a36b5fe274ff6f5a8fcc8c823883ffd48" title="Abstract Enumeration for the Regulators. ">pmhalLP8731RegulatorId_t</a> | </h2>
This table when translated to code is as below: pmhalLP8731RegulatorMap_t regulatorMap[ PMHAL_PRCM_PMIC_REGULATOR_COUNT] = { { &amp;gPmhalLP8731Regulator[PMHAL_LP8731_REGULATOR_BUCK1], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, { &amp;gPmhalLP8731Regulator[PMHAL_LP8731_REGULATOR_BUCK2], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, ...... };.  <a href="#a46422c85e168ca5e45f713d35edc37a6">More...</a><br /></td></tr>
<tr class="separator:a46422c85e168ca5e45f713d35edc37a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a74373f8d237f59b565623f52298ba223"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="pmhal__lp8731_8h.html#a2b6c5f177d427926295839fff8ccb1d2">pmhalLP8731RegulatorProp_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmhal__lp8731_8h.html#a74373f8d237f59b565623f52298ba223">gPmhalLP8731Regulator</a> [<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afea6f95d4881550772369a1f79d5943968c">PMHAL_LP8731_REGULATOR_MAX</a>]</td></tr>
<tr class="separator:a74373f8d237f59b565623f52298ba223"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>The Power Management IC (PMIC) L8731 specific API definition. </p>
<p>The APIs defined here are to control the voltage of the PMIC rails and to query the status. </p>
</div><h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="a67ac76bc3eb37aaa0967ba6d2a774afe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afe">pmhalLP8731RegulatorId</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Abstract Enumeration for the Regulators. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="a67ac76bc3eb37aaa0967ba6d2a774afea6e2bc9a6cc3492e956b77b51bbe60c11"></a>PMHAL_LP8731_REGULATOR_INVALID&#160;</td><td class="fielddoc">
<p>Invalid PMIC regulator ID </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a67ac76bc3eb37aaa0967ba6d2a774afeacfd95983994c4dd6ccd7a34d5c8e979a"></a>PMHAL_LP8731_REGULATOR_MIN&#160;</td><td class="fielddoc">
<p>Minimum Abstracted PMIC Regulator ID </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a67ac76bc3eb37aaa0967ba6d2a774afea948ca28055b6082cd25713f9730d3d47"></a>PMHAL_LP8731_REGULATOR_BUCK1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LP8731 BUCK 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a67ac76bc3eb37aaa0967ba6d2a774afea2f66bbca87df2d4408fa253c47ef7711"></a>PMHAL_LP8731_REGULATOR_BUCK2&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LP8731 BUCK 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a67ac76bc3eb37aaa0967ba6d2a774afea6091ac8887b2da5f0476041fe16b7358"></a>PMHAL_LP8731_REGULATOR_LDO1&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LP8731 LDO 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a67ac76bc3eb37aaa0967ba6d2a774afeae6c415519abacea147c7c308e00e10e4"></a>PMHAL_LP8731_REGULATOR_LDO2&#160;</td><td class="fielddoc">
<p>Abstracted PMIC Regulator ID for LP8731 LDO 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="a67ac76bc3eb37aaa0967ba6d2a774afea6f95d4881550772369a1f79d5943968c"></a>PMHAL_LP8731_REGULATOR_MAX&#160;</td><td class="fielddoc">
<p>Maximum Abstracted PMIC Regulator ID </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="a46422c85e168ca5e45f713d35edc37a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void PMHALLP8731ConfigureRegulatorMap </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="pmhal__lp8731_8h.html#a71a3cdcd01cc0c4d0e05549c1ace0845">pmhalLP8731RegulatorMapPtr_t</a>&#160;</td>
          <td class="paramname"><em>regulatorMap</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The PMIC regulator output to the device input mapping can be different on different boards. This API can be used to provide a different mapping to the PMIC driver if the mapping does not </p><h2>match the default. Example table is shown below: </h2>
<h2>| Device voltage Rail | Ptr to Regulator | </h2>
| PMHAL_PRCM_PMIC_REGULATOR_CORE | PMHAL_LP8731_REGULATOR_BUCK1 | | PMHAL_PRCM_PMIC_REGULATOR_DSPEVE| PMHAL_LP8731_REGULATOR_BUCK2 | | .... | | index (Refer | For index of the | | <a class="el" href="group___m_i_s_c.html#gaad27b65507a152c937ab53f2dcc277b8" title="The Abstract PMIC Voltage Regulator IDs used by the PMIC Interface. These abstract regulator IDs repr...">pmhalPrcmPmicRegulatorId_t</a>) | gPmhalLP8731Regulator | | | refer | </p><h2>| | <a class="el" href="pmhal__lp8731_8h.html#a36b5fe274ff6f5a8fcc8c823883ffd48" title="Abstract Enumeration for the Regulators. ">pmhalLP8731RegulatorId_t</a> | </h2>
This table when translated to code is as below: pmhalLP8731RegulatorMap_t regulatorMap[ PMHAL_PRCM_PMIC_REGULATOR_COUNT] = { { &amp;gPmhalLP8731Regulator[PMHAL_LP8731_REGULATOR_BUCK1], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, { &amp;gPmhalLP8731Regulator[PMHAL_LP8731_REGULATOR_BUCK2], I2C_INSTANCE, PMIC_I2C_SLAVE_ADDRESS }, ...... };. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">regulatorMap</td><td>Pointer to the array of pointers which gives the mapping. The array is defined as above.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

</div>
</div>
<a class="anchor" id="ae9bb33a16f7dffb6ccc39aca3b490b2a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="group___p_m___h_a_l___v_m.html#gac57178dd87d74f8dc367d5e346e1ea9d">pmhalPmicOperations_t</a>* PMHALLP8731GetPMICOps </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get PMIC ops structure. All the other functions are accessed via function pointers whose array is exported by this function. </p>
<dl class="section return"><dt>Returns</dt><dd>Return pointer to the PMIC ops structure. </dd></dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a74373f8d237f59b565623f52298ba223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="pmhal__lp8731_8h.html#a2b6c5f177d427926295839fff8ccb1d2">pmhalLP8731RegulatorProp_t</a> gPmhalLP8731Regulator[<a class="el" href="pmhal__lp8731_8h.html#a67ac76bc3eb37aaa0967ba6d2a774afea6f95d4881550772369a1f79d5943968c">PMHAL_LP8731_REGULATOR_MAX</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Array of the properties of all the BUCK and LDO PMIC regulators </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
