#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_00000148b8eced80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000148b8e85680 .scope module, "tb_shift_add_multiplier" "tb_shift_add_multiplier" 3 1;
 .timescale 0 0;
v00000148b8f292c0_0 .var "aMultiplying", 7 0;
v00000148b8f28000_0 .var "bMultiplier", 7 0;
v00000148b8f29b80_0 .var "clk", 0 0;
v00000148b8f28be0_0 .net "endMultiplication", 0 0, v00000148b8f29180_0;  1 drivers
v00000148b8f29cc0_0 .net "result", 15 0, L_00000148b8f297c0;  1 drivers
v00000148b8f29540_0 .var "rst", 0 0;
E_00000148b8ebfa90 .event anyedge, v00000148b8f29180_0;
S_00000148b8e85810 .scope module, "dut" "shift_add_multiplier" 3 7, 4 1 0, S_00000148b8e85680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "aMultiplying";
    .port_info 3 /INPUT 8 "bMultiplier";
    .port_info 4 /OUTPUT 1 "endMultiplication";
    .port_info 5 /OUTPUT 16 "result";
enum00000148b8e27fa0 .enum4 (3)
   "IDLE" 3'b000,
   "LOAD" 3'b001,
   "CHECK" 3'b010,
   "SUM" 3'b011,
   "SHIFT" 3'b100,
   "DONE" 3'b101
 ;
v00000148b8f28fa0_0 .net "aMultiplying", 7 0, v00000148b8f292c0_0;  1 drivers
v00000148b8f294a0_0 .net "bMultiplier", 7 0, v00000148b8f28000_0;  1 drivers
v00000148b8f29040_0 .net "cOutALU", 0 0, L_00000148b8eb7350;  1 drivers
v00000148b8f28500_0 .net "clk", 0 0, v00000148b8f29b80_0;  1 drivers
v00000148b8f28460_0 .var "ctrlRegA", 1 0;
v00000148b8f290e0_0 .var "ctrlRegB", 1 0;
v00000148b8f28dc0_0 .var "ctrlRegQ", 1 0;
v00000148b8f28140_0 .var "currentState", 2 0;
v00000148b8f29ea0_0 .net "dataOutCounter", 7 0, L_00000148b8eb7c80;  1 drivers
v00000148b8f295e0_0 .var "enableCounter", 0 0;
v00000148b8f288c0_0 .net "endCountdown", 0 0, L_00000148b8f28780;  1 drivers
v00000148b8f29180_0 .var "endMultiplication", 0 0;
v00000148b8f29360_0 .var "loadCounter", 0 0;
v00000148b8f28e60_0 .var "nextState", 2 0;
v00000148b8f29400_0 .net "parallelOutRegA", 7 0, v00000148b8f27e90_0;  1 drivers
v00000148b8f28c80_0 .net "parallelOutRegB", 7 0, v00000148b8f268b0_0;  1 drivers
v00000148b8f285a0_0 .net "parallelOutRegQ", 7 0, v00000148b8f29900_0;  1 drivers
v00000148b8f28280_0 .net "result", 15 0, L_00000148b8f297c0;  alias, 1 drivers
v00000148b8f28f00_0 .net "rst", 0 0, v00000148b8f29540_0;  1 drivers
v00000148b8f28320_0 .net "serInReg", 0 0, v00000148b8f26e50_0;  1 drivers
v00000148b8f29220_0 .net "sum", 7 0, L_00000148b8f286e0;  1 drivers
E_00000148b8ebf350 .event anyedge, v00000148b8f28140_0, v00000148b8f275d0_0, v00000148b8f272b0_0;
L_00000148b8f297c0 .concat [ 8 8 0 0], v00000148b8f29900_0, v00000148b8f27e90_0;
S_00000148b8e2e610 .scope module, "alu" "alu_8_bit" 4 71, 5 1 0, S_00000148b8e85810;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 8 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
L_00000148b8eb7350 .functor BUFZ 1, v00000148b8eba4e0_0, C4<0>, C4<0>, C4<0>;
v00000148b8f27990_0 .net "a", 7 0, v00000148b8f27e90_0;  alias, 1 drivers
v00000148b8f27cb0_0 .net "a_eq_b", 0 0, L_00000148b8f29680;  1 drivers
v00000148b8f26d10_0 .net "b", 7 0, v00000148b8f268b0_0;  alias, 1 drivers
L_00000148b8f302c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000148b8f27a30_0 .net "c_in", 0 0, L_00000148b8f302c8;  1 drivers
v00000148b8f277b0_0 .net "c_out", 0 0, L_00000148b8eb7350;  alias, 1 drivers
v00000148b8f25ff0_0 .net "c_out_highest", 0 0, v00000148b8eba4e0_0;  1 drivers
v00000148b8f270d0_0 .net "c_out_lowest", 0 0, v00000148b8f278f0_0;  1 drivers
v00000148b8f26130_0 .net "f", 7 0, L_00000148b8f286e0;  alias, 1 drivers
v00000148b8f27170_0 .net "f_highest", 3 0, v00000148b8eb9680_0;  1 drivers
v00000148b8f27b70_0 .net "f_lowest", 3 0, v00000148b8f269f0_0;  1 drivers
L_00000148b8f30280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000148b8f26b30_0 .net "m", 0 0, L_00000148b8f30280;  1 drivers
L_00000148b8f30238 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v00000148b8f26090_0 .net "s", 3 0, L_00000148b8f30238;  1 drivers
L_00000148b8f280a0 .part v00000148b8f27e90_0, 0, 4;
L_00000148b8f283c0 .part v00000148b8f268b0_0, 0, 4;
L_00000148b8f29ae0 .part v00000148b8f27e90_0, 4, 4;
L_00000148b8f29720 .part v00000148b8f268b0_0, 4, 4;
L_00000148b8f286e0 .concat [ 4 4 0 0], v00000148b8f269f0_0, v00000148b8eb9680_0;
L_00000148b8f29680 .cmp/eq 8, v00000148b8f27e90_0, v00000148b8f268b0_0;
S_00000148b8e2e7a0 .scope module, "alu_highest" "alu_74181" 5 26, 6 1 0, S_00000148b8e2e610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 4 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
v00000148b8eba120_0 .net "a", 3 0, L_00000148b8f29ae0;  1 drivers
v00000148b8eba300_0 .var "a_eq_b", 0 0;
v00000148b8eb9860_0 .net "b", 3 0, L_00000148b8f29720;  1 drivers
v00000148b8eba1c0_0 .net "c_in", 0 0, v00000148b8f278f0_0;  alias, 1 drivers
v00000148b8eba4e0_0 .var "c_out", 0 0;
v00000148b8eb9680_0 .var "f", 3 0;
v00000148b8eb97c0_0 .var "full_calc", 4 0;
v00000148b8eb9900_0 .net "m", 0 0, L_00000148b8f30280;  alias, 1 drivers
v00000148b8eb9cc0_0 .net "s", 3 0, L_00000148b8f30238;  alias, 1 drivers
E_00000148b8ebfdd0/0 .event anyedge, v00000148b8eb9900_0, v00000148b8eb9cc0_0, v00000148b8eba120_0, v00000148b8eb9860_0;
E_00000148b8ebfdd0/1 .event anyedge, v00000148b8eb97c0_0, v00000148b8eba1c0_0, v00000148b8eb97c0_0;
E_00000148b8ebfdd0 .event/or E_00000148b8ebfdd0/0, E_00000148b8ebfdd0/1;
S_00000148b8e93810 .scope module, "alu_lowest" "alu_74181" 5 14, 6 1 0, S_00000148b8e2e610;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 4 "s";
    .port_info 3 /INPUT 1 "m";
    .port_info 4 /INPUT 1 "c_in";
    .port_info 5 /OUTPUT 4 "f";
    .port_info 6 /OUTPUT 1 "a_eq_b";
    .port_info 7 /OUTPUT 1 "c_out";
v00000148b8eb99a0_0 .net "a", 3 0, L_00000148b8f280a0;  1 drivers
v00000148b8eb9a40_0 .var "a_eq_b", 0 0;
v00000148b8eb9f40_0 .net "b", 3 0, L_00000148b8f283c0;  1 drivers
v00000148b8eb9ae0_0 .net "c_in", 0 0, L_00000148b8f302c8;  alias, 1 drivers
v00000148b8f278f0_0 .var "c_out", 0 0;
v00000148b8f269f0_0 .var "f", 3 0;
v00000148b8f27d50_0 .var "full_calc", 4 0;
v00000148b8f26a90_0 .net "m", 0 0, L_00000148b8f30280;  alias, 1 drivers
v00000148b8f26f90_0 .net "s", 3 0, L_00000148b8f30238;  alias, 1 drivers
E_00000148b8ebf610/0 .event anyedge, v00000148b8eb9900_0, v00000148b8eb9cc0_0, v00000148b8eb99a0_0, v00000148b8eb9f40_0;
E_00000148b8ebf610/1 .event anyedge, v00000148b8f27d50_0, v00000148b8eb9ae0_0, v00000148b8f27d50_0;
E_00000148b8ebf610 .event/or E_00000148b8ebf610/0, E_00000148b8ebf610/1;
S_00000148b8e939a0 .scope module, "counterRepeat" "counter" 4 59, 7 1 0, S_00000148b8e85810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "up_down";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 1 "endCountdown";
    .port_info 7 /OUTPUT 8 "data_out";
P_00000148b8ebf550 .param/l "SIZE" 0 7 1, +C4<00000000000000000000000000001000>;
L_00000148b8eb7c80 .functor BUFZ 8, v00000148b8f27350_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000148b8f27210_0 .net *"_ivl_2", 31 0, L_00000148b8f29a40;  1 drivers
L_00000148b8f30118 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148b8f27ad0_0 .net *"_ivl_5", 23 0, L_00000148b8f30118;  1 drivers
L_00000148b8f30160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000148b8f263b0_0 .net/2u *"_ivl_6", 31 0, L_00000148b8f30160;  1 drivers
v00000148b8f27710_0 .net "clk", 0 0, v00000148b8f29b80_0;  alias, 1 drivers
L_00000148b8f301f0 .functor BUFT 1, C4<00001000>, C4<0>, C4<0>, C4<0>;
v00000148b8f26590_0 .net "data_in", 7 0, L_00000148b8f301f0;  1 drivers
v00000148b8f26450_0 .net "data_out", 7 0, L_00000148b8eb7c80;  alias, 1 drivers
v00000148b8f27c10_0 .net "en", 0 0, v00000148b8f295e0_0;  1 drivers
v00000148b8f272b0_0 .net "endCountdown", 0 0, L_00000148b8f28780;  alias, 1 drivers
v00000148b8f26950_0 .net "load", 0 0, v00000148b8f29360_0;  1 drivers
v00000148b8f261d0_0 .net "rst", 0 0, v00000148b8f29540_0;  alias, 1 drivers
v00000148b8f27350_0 .var "tmp", 7 0;
L_00000148b8f301a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000148b8f273f0_0 .net "up_down", 0 0, L_00000148b8f301a8;  1 drivers
E_00000148b8ebf5d0 .event posedge, v00000148b8f261d0_0, v00000148b8f27710_0;
L_00000148b8f29a40 .concat [ 8 24 0 0], v00000148b8f27350_0, L_00000148b8f30118;
L_00000148b8f28780 .cmp/eq 32, L_00000148b8f29a40, L_00000148b8f30160;
S_00000148b8e968f0 .scope module, "registerA" "shift_register" 4 26, 8 1 0, S_00000148b8e85810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /INPUT 8 "parallel_in";
    .port_info 5 /OUTPUT 8 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_00000148b8ec0990 .param/l "PARALLEL_IN" 0 8 1, +C4<00000000000000000000000000001000>;
v00000148b8f26db0_0 .net "clk", 0 0, v00000148b8f29b80_0;  alias, 1 drivers
v00000148b8f27490_0 .net "ctrl", 1 0, v00000148b8f28460_0;  1 drivers
v00000148b8f27df0_0 .net "parallel_in", 7 0, L_00000148b8f286e0;  alias, 1 drivers
v00000148b8f26270_0 .net "parallel_out", 7 0, v00000148b8f27e90_0;  alias, 1 drivers
v00000148b8f26810_0 .net "rst", 0 0, v00000148b8f29540_0;  alias, 1 drivers
L_00000148b8f30088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000148b8f27850_0 .net "ser_in", 0 0, L_00000148b8f30088;  1 drivers
v00000148b8f26e50_0 .var "ser_out", 0 0;
v00000148b8f27e90_0 .var "tmp", 7 0;
E_00000148b8ec0b10 .event anyedge, v00000148b8f27490_0, v00000148b8f27e90_0, v00000148b8f27e90_0;
S_00000148b8e96a80 .scope module, "registerB" "shift_register" 4 37, 8 1 0, S_00000148b8e85810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /INPUT 8 "parallel_in";
    .port_info 5 /OUTPUT 8 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_00000148b8ec0710 .param/l "PARALLEL_IN" 0 8 1, +C4<00000000000000000000000000001000>;
v00000148b8f27030_0 .net "clk", 0 0, v00000148b8f29b80_0;  alias, 1 drivers
v00000148b8f26310_0 .net "ctrl", 1 0, v00000148b8f290e0_0;  1 drivers
v00000148b8f264f0_0 .net "parallel_in", 7 0, v00000148b8f292c0_0;  alias, 1 drivers
v00000148b8f26630_0 .net "parallel_out", 7 0, v00000148b8f268b0_0;  alias, 1 drivers
v00000148b8f266d0_0 .net "rst", 0 0, v00000148b8f29540_0;  alias, 1 drivers
L_00000148b8f300d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000148b8f26bd0_0 .net "ser_in", 0 0, L_00000148b8f300d0;  1 drivers
v00000148b8f26770_0 .var "ser_out", 0 0;
v00000148b8f268b0_0 .var "tmp", 7 0;
E_00000148b8ec0c90 .event anyedge, v00000148b8f26310_0, v00000148b8f268b0_0, v00000148b8f268b0_0;
S_00000148b8e264c0 .scope module, "registerQ" "shift_register" 4 48, 8 1 0, S_00000148b8e85810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /INPUT 2 "ctrl";
    .port_info 4 /INPUT 8 "parallel_in";
    .port_info 5 /OUTPUT 8 "parallel_out";
    .port_info 6 /OUTPUT 1 "ser_out";
P_00000148b8ec0750 .param/l "PARALLEL_IN" 0 8 1, +C4<00000000000000000000000000001000>;
v00000148b8f26c70_0 .net "clk", 0 0, v00000148b8f29b80_0;  alias, 1 drivers
v00000148b8f26ef0_0 .net "ctrl", 1 0, v00000148b8f28dc0_0;  1 drivers
v00000148b8f27530_0 .net "parallel_in", 7 0, v00000148b8f28000_0;  alias, 1 drivers
v00000148b8f275d0_0 .net "parallel_out", 7 0, v00000148b8f29900_0;  alias, 1 drivers
v00000148b8f27670_0 .net "rst", 0 0, v00000148b8f29540_0;  alias, 1 drivers
v00000148b8f28640_0 .net "ser_in", 0 0, v00000148b8f26e50_0;  alias, 1 drivers
v00000148b8f28aa0_0 .var "ser_out", 0 0;
v00000148b8f29900_0 .var "tmp", 7 0;
E_00000148b8ec0dd0 .event anyedge, v00000148b8f26ef0_0, v00000148b8f29900_0, v00000148b8f29900_0;
    .scope S_00000148b8e968f0;
T_0 ;
    %wait E_00000148b8ebf5d0;
    %load/vec4 v00000148b8f26810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000148b8f27e90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000148b8f27490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %load/vec4 v00000148b8f27e90_0;
    %assign/vec4 v00000148b8f27e90_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v00000148b8f27e90_0;
    %assign/vec4 v00000148b8f27e90_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v00000148b8f27850_0;
    %load/vec4 v00000148b8f27e90_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000148b8f27e90_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v00000148b8f27e90_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000148b8f27850_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000148b8f27e90_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v00000148b8f27df0_0;
    %assign/vec4 v00000148b8f27e90_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000148b8e968f0;
T_1 ;
Ewait_0 .event/or E_00000148b8ec0b10, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000148b8f27490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f26e50_0, 0, 1;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v00000148b8f27e90_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000148b8f26e50_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v00000148b8f27e90_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000148b8f26e50_0, 0, 1;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000148b8e96a80;
T_2 ;
    %wait E_00000148b8ebf5d0;
    %load/vec4 v00000148b8f266d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000148b8f268b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000148b8f26310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %load/vec4 v00000148b8f268b0_0;
    %assign/vec4 v00000148b8f268b0_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v00000148b8f268b0_0;
    %assign/vec4 v00000148b8f268b0_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v00000148b8f26bd0_0;
    %load/vec4 v00000148b8f268b0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000148b8f268b0_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v00000148b8f268b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000148b8f26bd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000148b8f268b0_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v00000148b8f264f0_0;
    %assign/vec4 v00000148b8f268b0_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000148b8e96a80;
T_3 ;
Ewait_1 .event/or E_00000148b8ec0c90, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000148b8f26310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f26770_0, 0, 1;
    %jmp T_3.3;
T_3.0 ;
    %load/vec4 v00000148b8f268b0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000148b8f26770_0, 0, 1;
    %jmp T_3.3;
T_3.1 ;
    %load/vec4 v00000148b8f268b0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000148b8f26770_0, 0, 1;
    %jmp T_3.3;
T_3.3 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000148b8e264c0;
T_4 ;
    %wait E_00000148b8ebf5d0;
    %load/vec4 v00000148b8f27670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000148b8f29900_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000148b8f26ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %load/vec4 v00000148b8f29900_0;
    %assign/vec4 v00000148b8f29900_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v00000148b8f29900_0;
    %assign/vec4 v00000148b8f29900_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v00000148b8f28640_0;
    %load/vec4 v00000148b8f29900_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000148b8f29900_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v00000148b8f29900_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000148b8f28640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000148b8f29900_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v00000148b8f27530_0;
    %assign/vec4 v00000148b8f29900_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000148b8e264c0;
T_5 ;
Ewait_2 .event/or E_00000148b8ec0dd0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000148b8f26ef0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f28aa0_0, 0, 1;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v00000148b8f29900_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000148b8f28aa0_0, 0, 1;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v00000148b8f29900_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000148b8f28aa0_0, 0, 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000148b8e939a0;
T_6 ;
    %wait E_00000148b8ebf5d0;
    %load/vec4 v00000148b8f261d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000148b8f27350_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000148b8f26950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000148b8f26590_0;
    %assign/vec4 v00000148b8f27350_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000148b8f27c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v00000148b8f273f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v00000148b8f27350_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000148b8f27350_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v00000148b8f27350_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000148b8f27350_0, 0;
T_6.7 ;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000148b8e93810;
T_7 ;
Ewait_3 .event/or E_00000148b8ebf610, E_0x0;
    %wait Ewait_3;
    %load/vec4 v00000148b8f26a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000148b8f26f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.2 ;
    %load/vec4 v00000148b8eb99a0_0;
    %inv;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.3 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %or;
    %inv;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.4 ;
    %load/vec4 v00000148b8eb99a0_0;
    %inv;
    %load/vec4 v00000148b8eb9f40_0;
    %and;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.6 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %and;
    %inv;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.7 ;
    %load/vec4 v00000148b8eb9f40_0;
    %inv;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.8 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %xor;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.9 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %inv;
    %and;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v00000148b8eb99a0_0;
    %inv;
    %load/vec4 v00000148b8eb9f40_0;
    %or;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %xor;
    %inv;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %load/vec4 v00000148b8eb9f40_0;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %and;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %inv;
    %or;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %or;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %load/vec4 v00000148b8eb99a0_0;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %load/vec4 v00000148b8f269f0_0;
    %pad/u 5;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %load/vec4 v00000148b8f27d50_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000148b8f278f0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000148b8f26f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.35, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.20 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.21 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %or;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.22 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.23 ;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.24 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %inv;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %and;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.25 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %or;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %inv;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %and;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.26 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %sub;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.27 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %inv;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %and;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.28 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %and;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.29 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.30 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %and;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.31 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %and;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.32 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.33 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %or;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.34 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9f40_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.35 ;
    %load/vec4 v00000148b8eb99a0_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9ae0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %store/vec4 v00000148b8f27d50_0, 0, 5;
    %jmp T_7.37;
T_7.37 ;
    %pop/vec4 1;
    %load/vec4 v00000148b8f27d50_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000148b8f269f0_0, 0, 4;
    %load/vec4 v00000148b8f27d50_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000148b8f278f0_0, 0, 1;
T_7.1 ;
    %load/vec4 v00000148b8eb99a0_0;
    %load/vec4 v00000148b8eb9f40_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_7.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_7.39, 8;
T_7.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.39, 8;
 ; End of false expr.
    %blend;
T_7.39;
    %store/vec4 v00000148b8eb9a40_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000148b8e2e7a0;
T_8 ;
Ewait_4 .event/or E_00000148b8ebfdd0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v00000148b8eb9900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000148b8eb9cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.2 ;
    %load/vec4 v00000148b8eba120_0;
    %inv;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.3 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %or;
    %inv;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.4 ;
    %load/vec4 v00000148b8eba120_0;
    %inv;
    %load/vec4 v00000148b8eb9860_0;
    %and;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.6 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %and;
    %inv;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.7 ;
    %load/vec4 v00000148b8eb9860_0;
    %inv;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.8 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %xor;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.9 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %inv;
    %and;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.10 ;
    %load/vec4 v00000148b8eba120_0;
    %inv;
    %load/vec4 v00000148b8eb9860_0;
    %or;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.11 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %xor;
    %inv;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.12 ;
    %load/vec4 v00000148b8eb9860_0;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.13 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %and;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.14 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.15 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %inv;
    %or;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.16 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %or;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.17 ;
    %load/vec4 v00000148b8eba120_0;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %jmp T_8.19;
T_8.19 ;
    %pop/vec4 1;
    %load/vec4 v00000148b8eb9680_0;
    %pad/u 5;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %load/vec4 v00000148b8eb97c0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000148b8eba4e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000148b8eb9cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.28, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.29, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.30, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.31, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.32, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.33, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.34, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.35, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.20 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.21 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %or;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.22 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.23 ;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %subi 1, 0, 5;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.24 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %inv;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %and;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.25 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %or;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %inv;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %and;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.26 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %sub;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.27 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %inv;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %and;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.28 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %and;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.29 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.30 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %and;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.31 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %and;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.32 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.33 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %or;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.34 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eb9860_0;
    %pad/u 5;
    %inv;
    %or;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %add;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.35 ;
    %load/vec4 v00000148b8eba120_0;
    %pad/u 5;
    %load/vec4 v00000148b8eba1c0_0;
    %pad/u 5;
    %add;
    %subi 1, 0, 5;
    %store/vec4 v00000148b8eb97c0_0, 0, 5;
    %jmp T_8.37;
T_8.37 ;
    %pop/vec4 1;
    %load/vec4 v00000148b8eb97c0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000148b8eb9680_0, 0, 4;
    %load/vec4 v00000148b8eb97c0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000148b8eba4e0_0, 0, 1;
T_8.1 ;
    %load/vec4 v00000148b8eba120_0;
    %load/vec4 v00000148b8eb9860_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_8.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.39, 8;
T_8.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.39, 8;
 ; End of false expr.
    %blend;
T_8.39;
    %store/vec4 v00000148b8eba300_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000148b8e85810;
T_9 ;
    %wait E_00000148b8ebf5d0;
    %load/vec4 v00000148b8f28f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000148b8f28140_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000148b8f28e60_0;
    %assign/vec4 v00000148b8f28140_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000148b8e85810;
T_10 ;
Ewait_5 .event/or E_00000148b8ebf350, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000148b8f28460_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000148b8f290e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000148b8f28dc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f29360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f295e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f29180_0, 0, 1;
    %load/vec4 v00000148b8f28140_0;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
    %load/vec4 v00000148b8f28140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
    %jmp T_10.6;
T_10.1 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000148b8f28460_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000148b8f290e0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000148b8f28dc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000148b8f29360_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000148b8f295e0_0, 0, 1;
    %load/vec4 v00000148b8f285a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
T_10.8 ;
    %jmp T_10.6;
T_10.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000148b8f28460_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
    %jmp T_10.6;
T_10.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000148b8f28460_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000148b8f28dc0_0, 0, 2;
    %load/vec4 v00000148b8f288c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
    %jmp T_10.10;
T_10.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
T_10.10 ;
    %jmp T_10.6;
T_10.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000148b8f29180_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000148b8f28e60_0, 0, 3;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000148b8e85680;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f29b80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000148b8e85680;
T_12 ;
    %delay 100, 0;
    %load/vec4 v00000148b8f29b80_0;
    %inv;
    %store/vec4 v00000148b8f29b80_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_00000148b8e85680;
T_13 ;
    %vpi_call/w 3 22 "$dumpfile", "shift_add_multiplier.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000148b8e85680 {0 0 0};
    %vpi_call/w 3 25 "$display", "Inicio da simulacao" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000148b8f29540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f29540_0, 0, 1;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000148b8f292c0_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000148b8f28000_0, 0, 8;
    %delay 10, 0;
T_13.0 ;
    %load/vec4 v00000148b8f28be0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.1, 6;
    %wait E_00000148b8ebfa90;
    %jmp T_13.0;
T_13.1 ;
    %vpi_call/w 3 34 "$display", "3 vezes 5 = %0d", v00000148b8f29cc0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000148b8f29540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f29540_0, 0, 1;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v00000148b8f292c0_0, 0, 8;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v00000148b8f28000_0, 0, 8;
    %delay 10, 0;
T_13.2 ;
    %load/vec4 v00000148b8f28be0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.3, 6;
    %wait E_00000148b8ebfa90;
    %jmp T_13.2;
T_13.3 ;
    %vpi_call/w 3 43 "$display", "10 vezes 12 = %0d", v00000148b8f29cc0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000148b8f29540_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000148b8f29540_0, 0, 1;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v00000148b8f292c0_0, 0, 8;
    %pushi/vec4 201, 0, 8;
    %store/vec4 v00000148b8f28000_0, 0, 8;
    %delay 10, 0;
T_13.4 ;
    %load/vec4 v00000148b8f28be0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.5, 6;
    %wait E_00000148b8ebfa90;
    %jmp T_13.4;
T_13.5 ;
    %vpi_call/w 3 52 "$display", "127 vezes 201 = %0d", v00000148b8f29cc0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "Fim da simulacao" {0 0 0};
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tb_shift_add_multiplier.sv";
    "shift_add_multiplier.sv";
    "alu_8_bit.sv";
    "alu_74181.sv";
    "counter.sv";
    "shift_register.sv";
