

================================================================
== Vivado HLS Report for 'sc_FIFO_DCT'
================================================================
* Date:           Sat Jan 14 22:16:08 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        DCT_base
* Solution:       DCT
* Product family: artix7
* Target device:  xc7a35ticpg236-1l


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.46|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    0|  3422|    1|  3423|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+------+------+------+------+---------+
        |                             |                  |   Latency   |   Interval  | Pipeline|
        |           Instance          |      Module      |  min |  max |  min |  max |   Type  |
        +-----------------------------+------------------+------+------+------+------+---------+
        |grp_sc_FIFO_DCT_Prc2_fu_86   |sc_FIFO_DCT_Prc2  |  3421|  3421|  3421|  3421|   none  |
        |grp_sc_FIFO_DCT_Prc1_fu_118  |sc_FIFO_DCT_Prc1  |     3|     3|     3|     3|   none  |
        +-----------------------------+------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        1|      2|    229|    306|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|      8|
|Register         |        -|      -|     13|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      2|    242|    314|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     90|  41600|  20800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        3|      2|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+-----+-----+
    |           Instance          |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------------+------------------+---------+-------+-----+-----+
    |grp_sc_FIFO_DCT_Prc1_fu_118  |sc_FIFO_DCT_Prc1  |        0|      0|   35|  140|
    |grp_sc_FIFO_DCT_Prc2_fu_86   |sc_FIFO_DCT_Prc2  |        1|      2|  194|  166|
    +-----------------------------+------------------+---------+-------+-----+-----+
    |Total                        |                  |        1|      2|  229|  306|
    +-----------------------------+------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sc_FIFO_DCT_mA_V_U  |sc_FIFO_DCT_sc_FIeOg  |        1|  0|   0|    64|   18|     1|         1152|
    |sc_FIFO_DCT_mB_V_U  |sc_FIFO_DCT_sc_FIfYi  |        1|  0|   0|    64|   18|     1|         1152|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|   128|   36|     2|         2304|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |s_start                    |   1|          2|    1|          2|
    |sc_FIFO_DCT_mA_V_address0  |   6|          3|    6|         18|
    |sc_FIFO_DCT_mA_V_ce0       |   1|          3|    1|          3|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |   8|          8|    8|         23|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |data_ok    |  1|   0|    1|          0|
    |done       |  1|   0|    1|          0|
    |dout       |  8|   0|    8|          0|
    |error      |  1|   0|    1|          0|
    |s_start    |  1|   0|    1|          0|
    |s_working  |  1|   0|    1|          0|
    +-----------+---+----+-----+-----------+
    |Total      | 13|   0|   13|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+----------+-----+-----+------------+--------------------------+--------------+
|clock     |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::sc_FIFO_DCT | return value |
|reset     |  in |    1| ap_ctrl_hs | sc_FIFO_DCT::sc_FIFO_DCT | return value |
|sync      |  in |    1|   ap_none  |           sync           |    pointer   |
|data_ok   | out |    1|   ap_vld   |          data_ok         |    pointer   |
|done      | out |    1|   ap_vld   |           done           |    pointer   |
|error     | out |    1|   ap_vld   |           error          |    pointer   |
|din       |  in |    8|   ap_none  |            din           |    pointer   |
|dout      | out |    8|   ap_vld   |           dout           |    pointer   |
+----------+-----+-----+------------+--------------------------+--------------+

