Loading plugins phase: Elapsed time ==> 0s.255ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj -d CY8C5868LTI-LP039 -s C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (Clock_4's accuracy range '20  Hz -50% +100%, (10  Hz - 40  Hz)' is not within the specified tolerance range '20  Hz +/- 5%, (19  Hz - 21  Hz)'.).
 * C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cydwr (Clock_4)
 * C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_4)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.308ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.077ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 04 13:35:53 2019


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 04 13:35:53 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 04 13:35:54 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 04 13:35:55 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_1:Net_260\
	Net_1735
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	Net_1734
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:lt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:gt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:gte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:lte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:neq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\UART_1:BUART:reset_sr\
	Net_1951
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_0\
	Net_1947
	\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_7:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_7:lt\
	\UART_1:BUART:sRX:MODULE_7:eq\
	\UART_1:BUART:sRX:MODULE_7:gt\
	\UART_1:BUART:sRX:MODULE_7:gte\
	\UART_1:BUART:sRX:MODULE_7:lte\
	\PWM_rw:PWMUDB:km_run\
	\PWM_rw:PWMUDB:ctrl_cmpmode2_2\
	\PWM_rw:PWMUDB:ctrl_cmpmode2_1\
	\PWM_rw:PWMUDB:ctrl_cmpmode2_0\
	\PWM_rw:PWMUDB:ctrl_cmpmode1_2\
	\PWM_rw:PWMUDB:ctrl_cmpmode1_1\
	\PWM_rw:PWMUDB:ctrl_cmpmode1_0\
	\PWM_rw:PWMUDB:capt_rising\
	\PWM_rw:PWMUDB:capt_falling\
	\PWM_rw:PWMUDB:trig_rise\
	\PWM_rw:PWMUDB:trig_fall\
	\PWM_rw:PWMUDB:sc_kill\
	\PWM_rw:PWMUDB:min_kill\
	\PWM_rw:PWMUDB:km_tc\
	\PWM_rw:PWMUDB:db_tc\
	\PWM_rw:PWMUDB:dith_sel\
	\PWM_rw:PWMUDB:compare2\
	Net_2158
	Net_2159
	\PWM_rw:PWMUDB:MODULE_8:b_31\
	\PWM_rw:PWMUDB:MODULE_8:b_30\
	\PWM_rw:PWMUDB:MODULE_8:b_29\
	\PWM_rw:PWMUDB:MODULE_8:b_28\
	\PWM_rw:PWMUDB:MODULE_8:b_27\
	\PWM_rw:PWMUDB:MODULE_8:b_26\
	\PWM_rw:PWMUDB:MODULE_8:b_25\
	\PWM_rw:PWMUDB:MODULE_8:b_24\
	\PWM_rw:PWMUDB:MODULE_8:b_23\
	\PWM_rw:PWMUDB:MODULE_8:b_22\
	\PWM_rw:PWMUDB:MODULE_8:b_21\
	\PWM_rw:PWMUDB:MODULE_8:b_20\
	\PWM_rw:PWMUDB:MODULE_8:b_19\
	\PWM_rw:PWMUDB:MODULE_8:b_18\
	\PWM_rw:PWMUDB:MODULE_8:b_17\
	\PWM_rw:PWMUDB:MODULE_8:b_16\
	\PWM_rw:PWMUDB:MODULE_8:b_15\
	\PWM_rw:PWMUDB:MODULE_8:b_14\
	\PWM_rw:PWMUDB:MODULE_8:b_13\
	\PWM_rw:PWMUDB:MODULE_8:b_12\
	\PWM_rw:PWMUDB:MODULE_8:b_11\
	\PWM_rw:PWMUDB:MODULE_8:b_10\
	\PWM_rw:PWMUDB:MODULE_8:b_9\
	\PWM_rw:PWMUDB:MODULE_8:b_8\
	\PWM_rw:PWMUDB:MODULE_8:b_7\
	\PWM_rw:PWMUDB:MODULE_8:b_6\
	\PWM_rw:PWMUDB:MODULE_8:b_5\
	\PWM_rw:PWMUDB:MODULE_8:b_4\
	\PWM_rw:PWMUDB:MODULE_8:b_3\
	\PWM_rw:PWMUDB:MODULE_8:b_2\
	\PWM_rw:PWMUDB:MODULE_8:b_1\
	\PWM_rw:PWMUDB:MODULE_8:b_0\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2160
	\PWM_rw:Net_113\
	\PWM_rw:Net_107\
	\PWM_rw:Net_114\
	\PWM_lw:PWMUDB:km_run\
	\PWM_lw:PWMUDB:ctrl_cmpmode2_2\
	\PWM_lw:PWMUDB:ctrl_cmpmode2_1\
	\PWM_lw:PWMUDB:ctrl_cmpmode2_0\
	\PWM_lw:PWMUDB:ctrl_cmpmode1_2\
	\PWM_lw:PWMUDB:ctrl_cmpmode1_1\
	\PWM_lw:PWMUDB:ctrl_cmpmode1_0\
	\PWM_lw:PWMUDB:capt_rising\
	\PWM_lw:PWMUDB:capt_falling\
	\PWM_lw:PWMUDB:trig_rise\
	\PWM_lw:PWMUDB:trig_fall\
	\PWM_lw:PWMUDB:sc_kill\
	\PWM_lw:PWMUDB:min_kill\
	\PWM_lw:PWMUDB:km_tc\
	\PWM_lw:PWMUDB:db_tc\
	\PWM_lw:PWMUDB:dith_sel\
	\PWM_lw:PWMUDB:compare2\
	Net_2217
	Net_2218
	\PWM_lw:PWMUDB:MODULE_9:b_31\
	\PWM_lw:PWMUDB:MODULE_9:b_30\
	\PWM_lw:PWMUDB:MODULE_9:b_29\
	\PWM_lw:PWMUDB:MODULE_9:b_28\
	\PWM_lw:PWMUDB:MODULE_9:b_27\
	\PWM_lw:PWMUDB:MODULE_9:b_26\
	\PWM_lw:PWMUDB:MODULE_9:b_25\
	\PWM_lw:PWMUDB:MODULE_9:b_24\
	\PWM_lw:PWMUDB:MODULE_9:b_23\
	\PWM_lw:PWMUDB:MODULE_9:b_22\
	\PWM_lw:PWMUDB:MODULE_9:b_21\
	\PWM_lw:PWMUDB:MODULE_9:b_20\
	\PWM_lw:PWMUDB:MODULE_9:b_19\
	\PWM_lw:PWMUDB:MODULE_9:b_18\
	\PWM_lw:PWMUDB:MODULE_9:b_17\
	\PWM_lw:PWMUDB:MODULE_9:b_16\
	\PWM_lw:PWMUDB:MODULE_9:b_15\
	\PWM_lw:PWMUDB:MODULE_9:b_14\
	\PWM_lw:PWMUDB:MODULE_9:b_13\
	\PWM_lw:PWMUDB:MODULE_9:b_12\
	\PWM_lw:PWMUDB:MODULE_9:b_11\
	\PWM_lw:PWMUDB:MODULE_9:b_10\
	\PWM_lw:PWMUDB:MODULE_9:b_9\
	\PWM_lw:PWMUDB:MODULE_9:b_8\
	\PWM_lw:PWMUDB:MODULE_9:b_7\
	\PWM_lw:PWMUDB:MODULE_9:b_6\
	\PWM_lw:PWMUDB:MODULE_9:b_5\
	\PWM_lw:PWMUDB:MODULE_9:b_4\
	\PWM_lw:PWMUDB:MODULE_9:b_3\
	\PWM_lw:PWMUDB:MODULE_9:b_2\
	\PWM_lw:PWMUDB:MODULE_9:b_1\
	\PWM_lw:PWMUDB:MODULE_9:b_0\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2219
	\PWM_lw:Net_113\
	\PWM_lw:Net_107\
	\PWM_lw:Net_114\
	Net_2267
	Net_2264
	\Counter_right:Net_49\
	\Counter_right:Net_82\
	\Counter_right:Net_95\
	\Counter_right:Net_91\
	\Counter_right:Net_102\
	\Counter_right:CounterUDB:ctrl_cmod_2\
	\Counter_right:CounterUDB:ctrl_cmod_1\
	\Counter_right:CounterUDB:ctrl_cmod_0\
	Net_2265
	Net_2279
	Net_2276
	\Counter_left:Net_49\
	\Counter_left:Net_82\
	\Counter_left:Net_95\
	\Counter_left:Net_91\
	\Counter_left:Net_102\
	\Counter_left:CounterUDB:ctrl_cmod_2\
	\Counter_left:CounterUDB:ctrl_cmod_1\
	\Counter_left:CounterUDB:ctrl_cmod_0\
	Net_2277
	Net_2292
	Net_2293
	Net_2294
	Net_2296
	Net_2297
	Net_2298
	Net_2299
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\IDAC8_1:Net_157\
	\PWM_lift:PWMUDB:km_run\
	\PWM_lift:PWMUDB:ctrl_cmpmode2_2\
	\PWM_lift:PWMUDB:ctrl_cmpmode2_1\
	\PWM_lift:PWMUDB:ctrl_cmpmode2_0\
	\PWM_lift:PWMUDB:ctrl_cmpmode1_2\
	\PWM_lift:PWMUDB:ctrl_cmpmode1_1\
	\PWM_lift:PWMUDB:ctrl_cmpmode1_0\
	\PWM_lift:PWMUDB:capt_rising\
	\PWM_lift:PWMUDB:capt_falling\
	\PWM_lift:PWMUDB:trig_rise\
	\PWM_lift:PWMUDB:trig_fall\
	\PWM_lift:PWMUDB:sc_kill\
	\PWM_lift:PWMUDB:min_kill\
	\PWM_lift:PWMUDB:km_tc\
	\PWM_lift:PWMUDB:db_tc\
	\PWM_lift:PWMUDB:dith_sel\
	\PWM_lift:PWMUDB:compare2\
	Net_2703
	Net_2704
	\PWM_lift:PWMUDB:MODULE_10:b_31\
	\PWM_lift:PWMUDB:MODULE_10:b_30\
	\PWM_lift:PWMUDB:MODULE_10:b_29\
	\PWM_lift:PWMUDB:MODULE_10:b_28\
	\PWM_lift:PWMUDB:MODULE_10:b_27\
	\PWM_lift:PWMUDB:MODULE_10:b_26\
	\PWM_lift:PWMUDB:MODULE_10:b_25\
	\PWM_lift:PWMUDB:MODULE_10:b_24\
	\PWM_lift:PWMUDB:MODULE_10:b_23\
	\PWM_lift:PWMUDB:MODULE_10:b_22\
	\PWM_lift:PWMUDB:MODULE_10:b_21\
	\PWM_lift:PWMUDB:MODULE_10:b_20\
	\PWM_lift:PWMUDB:MODULE_10:b_19\
	\PWM_lift:PWMUDB:MODULE_10:b_18\
	\PWM_lift:PWMUDB:MODULE_10:b_17\
	\PWM_lift:PWMUDB:MODULE_10:b_16\
	\PWM_lift:PWMUDB:MODULE_10:b_15\
	\PWM_lift:PWMUDB:MODULE_10:b_14\
	\PWM_lift:PWMUDB:MODULE_10:b_13\
	\PWM_lift:PWMUDB:MODULE_10:b_12\
	\PWM_lift:PWMUDB:MODULE_10:b_11\
	\PWM_lift:PWMUDB:MODULE_10:b_10\
	\PWM_lift:PWMUDB:MODULE_10:b_9\
	\PWM_lift:PWMUDB:MODULE_10:b_8\
	\PWM_lift:PWMUDB:MODULE_10:b_7\
	\PWM_lift:PWMUDB:MODULE_10:b_6\
	\PWM_lift:PWMUDB:MODULE_10:b_5\
	\PWM_lift:PWMUDB:MODULE_10:b_4\
	\PWM_lift:PWMUDB:MODULE_10:b_3\
	\PWM_lift:PWMUDB:MODULE_10:b_2\
	\PWM_lift:PWMUDB:MODULE_10:b_1\
	\PWM_lift:PWMUDB:MODULE_10:b_0\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2705
	\PWM_lift:Net_113\
	\PWM_lift:Net_107\
	\PWM_lift:Net_114\
	Net_2573
	Net_2571
	\Counter_lift:Net_49\
	\Counter_lift:Net_82\
	\Counter_lift:Net_95\
	\Counter_lift:Net_91\
	\Counter_lift:Net_102\
	\Counter_lift:CounterUDB:ctrl_cmod_2\
	\Counter_lift:CounterUDB:ctrl_cmod_1\
	\Counter_lift:CounterUDB:ctrl_cmod_0\
	Net_2572
	Net_2652
	Net_2653
	Net_2654
	Net_2656
	Net_2657
	Net_2658
	Net_2659
	Net_2921
	Net_2922
	Net_2923
	Net_2925
	Net_2926
	Net_2927
	Net_2928
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_4853
	Net_4854
	\PWM_1:PWMUDB:MODULE_11:b_31\
	\PWM_1:PWMUDB:MODULE_11:b_30\
	\PWM_1:PWMUDB:MODULE_11:b_29\
	\PWM_1:PWMUDB:MODULE_11:b_28\
	\PWM_1:PWMUDB:MODULE_11:b_27\
	\PWM_1:PWMUDB:MODULE_11:b_26\
	\PWM_1:PWMUDB:MODULE_11:b_25\
	\PWM_1:PWMUDB:MODULE_11:b_24\
	\PWM_1:PWMUDB:MODULE_11:b_23\
	\PWM_1:PWMUDB:MODULE_11:b_22\
	\PWM_1:PWMUDB:MODULE_11:b_21\
	\PWM_1:PWMUDB:MODULE_11:b_20\
	\PWM_1:PWMUDB:MODULE_11:b_19\
	\PWM_1:PWMUDB:MODULE_11:b_18\
	\PWM_1:PWMUDB:MODULE_11:b_17\
	\PWM_1:PWMUDB:MODULE_11:b_16\
	\PWM_1:PWMUDB:MODULE_11:b_15\
	\PWM_1:PWMUDB:MODULE_11:b_14\
	\PWM_1:PWMUDB:MODULE_11:b_13\
	\PWM_1:PWMUDB:MODULE_11:b_12\
	\PWM_1:PWMUDB:MODULE_11:b_11\
	\PWM_1:PWMUDB:MODULE_11:b_10\
	\PWM_1:PWMUDB:MODULE_11:b_9\
	\PWM_1:PWMUDB:MODULE_11:b_8\
	\PWM_1:PWMUDB:MODULE_11:b_7\
	\PWM_1:PWMUDB:MODULE_11:b_6\
	\PWM_1:PWMUDB:MODULE_11:b_5\
	\PWM_1:PWMUDB:MODULE_11:b_4\
	\PWM_1:PWMUDB:MODULE_11:b_3\
	\PWM_1:PWMUDB:MODULE_11:b_2\
	\PWM_1:PWMUDB:MODULE_11:b_1\
	\PWM_1:PWMUDB:MODULE_11:b_0\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_4855
	Net_4852
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	\Control_Reg_4:control_bus_7\
	\Control_Reg_4:control_bus_6\
	\Control_Reg_4:control_bus_5\
	\Control_Reg_4:control_bus_4\
	\Control_Reg_4:control_bus_3\
	\Control_Reg_4:control_bus_2\

    Synthesized names
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 652 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to one
Aliasing \Timer_1:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN3_1\ to \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN3_0\ to \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_1\ to \UART_1:BUART:sRX:s23Poll:MODIN4_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN5_0\ to \UART_1:BUART:sRX:s23Poll:MODIN4_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN6_1\ to \UART_1:BUART:sRX:s23Poll:MODIN4_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN6_0\ to \UART_1:BUART:sRX:s23Poll:MODIN4_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Echo_fl_net_0 to one
Aliasing tmpOE__Trigger_fl_net_0 to one
Aliasing \PWM_rw:PWMUDB:hwCapture\ to zero
Aliasing \PWM_rw:PWMUDB:trig_out\ to one
Aliasing \PWM_rw:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_rw:PWMUDB:ltch_kill_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_rw:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_rw:PWMUDB:min_kill_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_rw:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_rw:PWMUDB:final_kill\ to one
Aliasing \PWM_rw:PWMUDB:dith_count_1\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_rw:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_rw:PWMUDB:dith_count_0\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_rw:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_rw:PWMUDB:status_6\ to zero
Aliasing \PWM_rw:PWMUDB:status_4\ to zero
Aliasing \PWM_rw:PWMUDB:cmp2\ to zero
Aliasing \PWM_rw:PWMUDB:cmp1_status_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_rw:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_rw:PWMUDB:cmp2_status_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_rw:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_rw:PWMUDB:final_kill_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_rw:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_rw:PWMUDB:cs_addr_0\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_rw:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_rw:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__step_rw_net_0 to one
Aliasing \PWM_lw:PWMUDB:hwCapture\ to zero
Aliasing \PWM_lw:PWMUDB:trig_out\ to one
Aliasing \PWM_lw:PWMUDB:runmode_enable\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_lw:PWMUDB:ltch_kill_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_lw:PWMUDB:min_kill_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_lw:PWMUDB:final_kill\ to one
Aliasing \PWM_lw:PWMUDB:dith_count_1\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_lw:PWMUDB:dith_count_0\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_lw:PWMUDB:status_6\ to zero
Aliasing \PWM_lw:PWMUDB:status_4\ to zero
Aliasing \PWM_lw:PWMUDB:cmp2\ to zero
Aliasing \PWM_lw:PWMUDB:cmp1_status_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_lw:PWMUDB:cmp2_status_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_lw:PWMUDB:final_kill_reg\\R\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_lw:PWMUDB:cs_addr_0\ to \PWM_rw:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lw:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_lw:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__step_lw_net_0 to one
Aliasing tmpOE__dir_lw_net_0 to one
Aliasing tmpOE__dir_rw_net_0 to one
Aliasing \Counter_right:Net_89\ to one
Aliasing \Counter_right:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_right:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_right:CounterUDB:capt_rising\ to zero
Aliasing \Counter_right:CounterUDB:tc_i\ to \Counter_right:CounterUDB:reload_tc\
Aliasing \Counter_left:Net_89\ to one
Aliasing \Counter_left:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_left:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_left:CounterUDB:capt_rising\ to zero
Aliasing \Counter_left:CounterUDB:tc_i\ to \Counter_left:CounterUDB:reload_tc\
Aliasing \Control_Reg_1:clk\ to zero
Aliasing \Control_Reg_1:rst\ to zero
Aliasing tmpOE__Trigger_r_net_0 to one
Aliasing tmpOE__Trigger_l_net_0 to one
Aliasing tmpOE__Trigger_fr_net_0 to one
Aliasing tmpOE__Echo_l_net_0 to one
Aliasing tmpOE__Echo_fr_net_0 to one
Aliasing tmpOE__Echo_r_net_0 to one
Aliasing tmpOE__R_net_0 to one
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to one
Aliasing \TIA_1:Net_37\ to zero
Aliasing \TIA_1:Net_52\ to zero
Aliasing \TIA_1:Net_38\ to zero
Aliasing \TIA_1:Net_39\ to zero
Aliasing \IDAC8_1:Net_125\ to zero
Aliasing \IDAC8_1:Net_194\ to zero
Aliasing \IDAC8_1:Net_195\ to zero
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing tmpOE__Photodiode_net_0 to one
Aliasing tmpOE__step_lift_net_0 to one
Aliasing tmpOE__dir_lift_net_0 to one
Aliasing \PWM_lift:PWMUDB:hwCapture\ to zero
Aliasing \PWM_lift:PWMUDB:trig_out\ to one
Aliasing \PWM_lift:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_lift:PWMUDB:ltch_kill_reg\\R\ to \PWM_lift:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lift:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_lift:PWMUDB:min_kill_reg\\R\ to \PWM_lift:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lift:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_lift:PWMUDB:final_kill\ to one
Aliasing \PWM_lift:PWMUDB:dith_count_1\\R\ to \PWM_lift:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lift:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_lift:PWMUDB:dith_count_0\\R\ to \PWM_lift:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lift:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_lift:PWMUDB:status_6\ to zero
Aliasing \PWM_lift:PWMUDB:status_4\ to zero
Aliasing \PWM_lift:PWMUDB:cmp2\ to zero
Aliasing \PWM_lift:PWMUDB:cmp1_status_reg\\R\ to \PWM_lift:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lift:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_lift:PWMUDB:cmp2_status_reg\\R\ to \PWM_lift:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lift:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_lift:PWMUDB:final_kill_reg\\R\ to \PWM_lift:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lift:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_lift:PWMUDB:cs_addr_0\ to \PWM_lift:PWMUDB:runmode_enable\\R\
Aliasing \PWM_lift:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_lift:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Counter_lift:Net_89\ to one
Aliasing \Counter_lift:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Counter_lift:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Counter_lift:CounterUDB:capt_rising\ to zero
Aliasing \Counter_lift:CounterUDB:tc_i\ to \Counter_lift:CounterUDB:reload_tc\
Aliasing \Control_Reg_2:clk\ to zero
Aliasing \Control_Reg_2:rst\ to zero
Aliasing tmpOE__Start_switch_net_0 to one
Aliasing \Control_Reg_3:clk\ to zero
Aliasing \Control_Reg_3:rst\ to zero
Aliasing tmpOE__LED_net_0 to one
Aliasing tmpOE__servo_net_0 to one
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__B_net_0 to one
Aliasing tmpOE__G_net_0 to one
Aliasing \Control_Reg_4:clk\ to zero
Aliasing \Control_Reg_4:rst\ to zero
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Net_2877
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_rw:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_rw:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_rw:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_rw:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_rw:PWMUDB:prevCompare1\\D\ to \PWM_rw:PWMUDB:pwm_temp\
Aliasing \PWM_rw:PWMUDB:tc_i_reg\\D\ to \PWM_rw:PWMUDB:status_2\
Aliasing \PWM_lw:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_lw:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_lw:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_lw:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_lw:PWMUDB:prevCompare1\\D\ to \PWM_lw:PWMUDB:pwm_temp\
Aliasing \PWM_lw:PWMUDB:tc_i_reg\\D\ to \PWM_lw:PWMUDB:status_2\
Aliasing \Counter_right:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_right:CounterUDB:cmp_out_reg_i\\D\ to \Counter_right:CounterUDB:prevCompare\\D\
Aliasing \Counter_left:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_left:CounterUDB:cmp_out_reg_i\\D\ to \Counter_left:CounterUDB:prevCompare\\D\
Aliasing \PWM_lift:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_lift:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_lift:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_lift:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_lift:PWMUDB:prevCompare1\\D\ to \PWM_lift:PWMUDB:pwm_temp\
Aliasing \PWM_lift:PWMUDB:tc_i_reg\\D\ to \PWM_lift:PWMUDB:status_2\
Aliasing \Counter_lift:CounterUDB:prevCapture\\D\ to zero
Aliasing \Counter_lift:CounterUDB:cmp_out_reg_i\\D\ to \Counter_lift:CounterUDB:prevCompare\\D\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Rhs of wire Net_2877[7] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[4]
Removing Rhs of wire Net_304[12] = \Timer_1:Net_55\[14]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[32] = \Timer_1:TimerUDB:control_7\[24]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[34] = one[2]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_0\[35] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_1\[38] = \Timer_1:TimerUDB:control_1\[30]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_0\[39] = \Timer_1:TimerUDB:control_0\[31]
Removing Rhs of wire Net_307[41] = \mux_1:tmp__mux_1_reg\[2617]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[44] = \Timer_1:TimerUDB:runmode_enable\[118]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[45] = \Timer_1:TimerUDB:hwEnable_reg\[46]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[48] = one[2]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[50] = \Timer_1:TimerUDB:status_tc\[47]
Removing Rhs of wire Net_4882[56] = \mux_2:tmp__mux_2_reg\[2608]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\[57] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[96]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\[58] = \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[113]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\[60] = \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[114]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[62] = \Timer_1:TimerUDB:capt_int_temp\[61]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[63] = \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\[64]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\[64] = \Timer_1:TimerUDB:int_capt_count_1\[55]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[65] = \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\[66]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\[66] = \Timer_1:TimerUDB:int_capt_count_0\[59]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[67] = \Timer_1:TimerUDB:sIntCapCount:MODIN2_1\[68]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN2_1\[68] = \Timer_1:TimerUDB:control_1\[30]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[69] = \Timer_1:TimerUDB:sIntCapCount:MODIN2_0\[70]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN2_0\[70] = \Timer_1:TimerUDB:control_0\[31]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[71] = \Timer_1:TimerUDB:int_capt_count_1\[55]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[72] = \Timer_1:TimerUDB:int_capt_count_0\[59]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[73] = \Timer_1:TimerUDB:control_1\[30]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[74] = \Timer_1:TimerUDB:control_0\[31]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[75] = \Timer_1:TimerUDB:int_capt_count_1\[55]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[76] = \Timer_1:TimerUDB:int_capt_count_0\[59]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[77] = \Timer_1:TimerUDB:control_1\[30]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[78] = \Timer_1:TimerUDB:control_0\[31]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[81] = one[2]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[82] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[80]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[84] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[83]
Removing Rhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[96] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[85]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[107] = \Timer_1:TimerUDB:int_capt_count_1\[55]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN3_1\[108] = \Timer_1:TimerUDB:int_capt_count_1\[55]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[109] = \Timer_1:TimerUDB:int_capt_count_0\[59]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN3_0\[110] = \Timer_1:TimerUDB:int_capt_count_0\[59]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[116] = one[2]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[117] = one[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[121] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[122] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[123] = zero[23]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[124] = \Timer_1:TimerUDB:status_tc\[47]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[125] = \Timer_1:TimerUDB:capt_int_temp\[61]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[126] = \Timer_1:TimerUDB:fifo_full\[127]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[128] = \Timer_1:TimerUDB:fifo_nempty\[129]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[131] = Net_4882[56]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[132] = \Timer_1:TimerUDB:trig_reg\[120]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[133] = \Timer_1:TimerUDB:per_zero\[49]
Removing Lhs of wire tmpOE__Tx_1_net_0[218] = one[2]
Removing Lhs of wire tmpOE__Rx_1_net_0[225] = one[2]
Removing Lhs of wire \UART_1:Net_61\[232] = \UART_1:Net_9\[231]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[236] = zero[23]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[237] = zero[23]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[238] = zero[23]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[239] = zero[23]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[240] = zero[23]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[241] = zero[23]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[242] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[243] = zero[23]
Removing Rhs of wire Net_1952[249] = \UART_1:BUART:rx_interrupt_out\[250]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[254] = \UART_1:BUART:tx_bitclk_dp\[290]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[300] = \UART_1:BUART:tx_counter_dp\[291]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[301] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[302] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[303] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[305] = \UART_1:BUART:tx_fifo_empty\[268]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[307] = \UART_1:BUART:tx_fifo_notfull\[267]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[367] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_1\[374] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\[385]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_3_0\[376] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\[386]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[377] = \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[402]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_5\[378] = \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\[416]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_1\[379] = \UART_1:BUART:sRX:s23Poll:MODIN4_1\[380]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_1\[380] = \UART_1:BUART:pollcount_1\[373]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:a_0\[381] = \UART_1:BUART:sRX:s23Poll:MODIN4_0\[382]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN4_0\[382] = \UART_1:BUART:pollcount_0\[375]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[388] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[389] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[390] = \UART_1:BUART:pollcount_1\[373]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_1\[391] = \UART_1:BUART:pollcount_1\[373]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[392] = \UART_1:BUART:pollcount_0\[375]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN5_0\[393] = \UART_1:BUART:pollcount_0\[375]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[394] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[395] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[396] = \UART_1:BUART:pollcount_1\[373]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[397] = \UART_1:BUART:pollcount_0\[375]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[398] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[399] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_1\[404] = \UART_1:BUART:pollcount_1\[373]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN6_1\[405] = \UART_1:BUART:pollcount_1\[373]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newa_0\[406] = \UART_1:BUART:pollcount_0\[375]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN6_0\[407] = \UART_1:BUART:pollcount_0\[375]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_1\[408] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:newb_0\[409] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_1\[410] = \UART_1:BUART:pollcount_1\[373]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:dataa_0\[411] = \UART_1:BUART:pollcount_0\[375]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_1\[412] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:datab_0\[413] = zero[23]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[420] = zero[23]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[421] = \UART_1:BUART:rx_parity_error_status\[422]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[423] = \UART_1:BUART:rx_stop_bit_error\[424]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_6\[434] = \UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\[483]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_7\[438] = \UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\[505]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_6\[439] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_5\[440] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_4\[441] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_3\[442] = \UART_1:BUART:sRX:MODIN7_6\[443]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN7_6\[443] = \UART_1:BUART:rx_count_6\[362]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_2\[444] = \UART_1:BUART:sRX:MODIN7_5\[445]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN7_5\[445] = \UART_1:BUART:rx_count_5\[363]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_1\[446] = \UART_1:BUART:sRX:MODIN7_4\[447]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN7_4\[447] = \UART_1:BUART:rx_count_4\[364]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newa_0\[448] = \UART_1:BUART:sRX:MODIN7_3\[449]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN7_3\[449] = \UART_1:BUART:rx_count_3\[365]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_6\[450] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_5\[451] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_4\[452] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_3\[453] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_2\[454] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_1\[455] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:newb_0\[456] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_6\[457] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_5\[458] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_4\[459] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_3\[460] = \UART_1:BUART:rx_count_6\[362]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_2\[461] = \UART_1:BUART:rx_count_5\[363]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_1\[462] = \UART_1:BUART:rx_count_4\[364]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:dataa_0\[463] = \UART_1:BUART:rx_count_3\[365]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_6\[464] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_5\[465] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_4\[466] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_3\[467] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_2\[468] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_1\[469] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_6:g2:a0:datab_0\[470] = zero[23]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newa_0\[485] = \UART_1:BUART:rx_postpoll\[321]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:newb_0\[486] = \UART_1:BUART:rx_parity_bit\[437]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:dataa_0\[487] = \UART_1:BUART:rx_postpoll\[321]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:datab_0\[488] = \UART_1:BUART:rx_parity_bit\[437]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:a_0\[489] = \UART_1:BUART:rx_postpoll\[321]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:b_0\[490] = \UART_1:BUART:rx_parity_bit\[437]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_0\[492] = one[2]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eq_0\[493] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[491]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:eqi_0\[494] = \UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\[491]
Removing Lhs of wire tmpOE__Echo_fl_net_0[516] = one[2]
Removing Lhs of wire tmpOE__Trigger_fl_net_0[522] = one[2]
Removing Lhs of wire \PWM_rw:PWMUDB:ctrl_enable\[542] = \PWM_rw:PWMUDB:control_7\[534]
Removing Lhs of wire \PWM_rw:PWMUDB:hwCapture\[552] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:hwEnable\[553] = \PWM_rw:PWMUDB:control_7\[534]
Removing Lhs of wire \PWM_rw:PWMUDB:trig_out\[557] = one[2]
Removing Lhs of wire \PWM_rw:PWMUDB:runmode_enable\\R\[559] = Net_2155[560]
Removing Rhs of wire Net_2155[560] = \Control_Reg_1:control_out_0\[1513]
Removing Rhs of wire Net_2155[560] = \Control_Reg_1:control_0\[1536]
Removing Lhs of wire \PWM_rw:PWMUDB:runmode_enable\\S\[561] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:final_enable\[562] = \PWM_rw:PWMUDB:runmode_enable\[558]
Removing Lhs of wire \PWM_rw:PWMUDB:ltch_kill_reg\\R\[566] = Net_2155[560]
Removing Lhs of wire \PWM_rw:PWMUDB:ltch_kill_reg\\S\[567] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:min_kill_reg\\R\[568] = Net_2155[560]
Removing Lhs of wire \PWM_rw:PWMUDB:min_kill_reg\\S\[569] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:final_kill\[572] = one[2]
Removing Lhs of wire \PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_1\[576] = \PWM_rw:PWMUDB:MODULE_8:g2:a0:s_1\[815]
Removing Lhs of wire \PWM_rw:PWMUDB:add_vi_vv_MODGEN_8_0\[578] = \PWM_rw:PWMUDB:MODULE_8:g2:a0:s_0\[816]
Removing Lhs of wire \PWM_rw:PWMUDB:dith_count_1\\R\[579] = Net_2155[560]
Removing Lhs of wire \PWM_rw:PWMUDB:dith_count_1\\S\[580] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:dith_count_0\\R\[581] = Net_2155[560]
Removing Lhs of wire \PWM_rw:PWMUDB:dith_count_0\\S\[582] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:status_6\[585] = zero[23]
Removing Rhs of wire \PWM_rw:PWMUDB:status_5\[586] = \PWM_rw:PWMUDB:final_kill_reg\[600]
Removing Lhs of wire \PWM_rw:PWMUDB:status_4\[587] = zero[23]
Removing Rhs of wire \PWM_rw:PWMUDB:status_3\[588] = \PWM_rw:PWMUDB:fifo_full\[607]
Removing Rhs of wire \PWM_rw:PWMUDB:status_1\[590] = \PWM_rw:PWMUDB:cmp2_status_reg\[599]
Removing Rhs of wire \PWM_rw:PWMUDB:status_0\[591] = \PWM_rw:PWMUDB:cmp1_status_reg\[598]
Removing Lhs of wire \PWM_rw:PWMUDB:cmp2_status\[596] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:cmp2\[597] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:cmp1_status_reg\\R\[601] = Net_2155[560]
Removing Lhs of wire \PWM_rw:PWMUDB:cmp1_status_reg\\S\[602] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:cmp2_status_reg\\R\[603] = Net_2155[560]
Removing Lhs of wire \PWM_rw:PWMUDB:cmp2_status_reg\\S\[604] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:final_kill_reg\\R\[605] = Net_2155[560]
Removing Lhs of wire \PWM_rw:PWMUDB:final_kill_reg\\S\[606] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:cs_addr_2\[608] = \PWM_rw:PWMUDB:tc_i\[564]
Removing Lhs of wire \PWM_rw:PWMUDB:cs_addr_1\[609] = \PWM_rw:PWMUDB:runmode_enable\[558]
Removing Lhs of wire \PWM_rw:PWMUDB:cs_addr_0\[610] = Net_2155[560]
Removing Lhs of wire \PWM_rw:PWMUDB:compare1\[643] = \PWM_rw:PWMUDB:cmp1_less\[614]
Removing Lhs of wire \PWM_rw:PWMUDB:pwm1_i\[648] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:pwm2_i\[650] = zero[23]
Removing Rhs of wire \PWM_rw:Net_101\[652] = \PWM_rw:PWMUDB:tc_i_reg\[651]
Removing Rhs of wire \PWM_rw:Net_96\[653] = \PWM_rw:PWMUDB:pwm_i_reg\[645]
Removing Lhs of wire \PWM_rw:PWMUDB:pwm_temp\[656] = \PWM_rw:PWMUDB:cmp1\[594]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_23\[697] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_22\[698] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_21\[699] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_20\[700] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_19\[701] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_18\[702] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_17\[703] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_16\[704] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_15\[705] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_14\[706] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_13\[707] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_12\[708] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_11\[709] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_10\[710] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_9\[711] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_8\[712] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_7\[713] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_6\[714] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_5\[715] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_4\[716] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_3\[717] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_2\[718] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_1\[719] = \PWM_rw:PWMUDB:MODIN8_1\[720]
Removing Lhs of wire \PWM_rw:PWMUDB:MODIN8_1\[720] = \PWM_rw:PWMUDB:dith_count_1\[575]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:a_0\[721] = \PWM_rw:PWMUDB:MODIN8_0\[722]
Removing Lhs of wire \PWM_rw:PWMUDB:MODIN8_0\[722] = \PWM_rw:PWMUDB:dith_count_0\[577]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[854] = one[2]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[855] = one[2]
Removing Rhs of wire Net_2166[856] = \PWM_rw:Net_96\[653]
Removing Rhs of wire Net_2285[858] = \PWM_rw:Net_101\[652]
Removing Lhs of wire tmpOE__step_rw_net_0[863] = one[2]
Removing Lhs of wire \PWM_lw:PWMUDB:ctrl_enable\[881] = \PWM_lw:PWMUDB:control_7\[873]
Removing Lhs of wire \PWM_lw:PWMUDB:hwCapture\[891] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:hwEnable\[892] = \PWM_lw:PWMUDB:control_7\[873]
Removing Lhs of wire \PWM_lw:PWMUDB:trig_out\[896] = one[2]
Removing Lhs of wire \PWM_lw:PWMUDB:runmode_enable\\R\[898] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:runmode_enable\\S\[899] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:final_enable\[900] = \PWM_lw:PWMUDB:runmode_enable\[897]
Removing Lhs of wire \PWM_lw:PWMUDB:ltch_kill_reg\\R\[904] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:ltch_kill_reg\\S\[905] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:min_kill_reg\\R\[906] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:min_kill_reg\\S\[907] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:final_kill\[910] = one[2]
Removing Lhs of wire \PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_1\[914] = \PWM_lw:PWMUDB:MODULE_9:g2:a0:s_1\[1153]
Removing Lhs of wire \PWM_lw:PWMUDB:add_vi_vv_MODGEN_9_0\[916] = \PWM_lw:PWMUDB:MODULE_9:g2:a0:s_0\[1154]
Removing Lhs of wire \PWM_lw:PWMUDB:dith_count_1\\R\[917] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:dith_count_1\\S\[918] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:dith_count_0\\R\[919] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:dith_count_0\\S\[920] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:status_6\[923] = zero[23]
Removing Rhs of wire \PWM_lw:PWMUDB:status_5\[924] = \PWM_lw:PWMUDB:final_kill_reg\[938]
Removing Lhs of wire \PWM_lw:PWMUDB:status_4\[925] = zero[23]
Removing Rhs of wire \PWM_lw:PWMUDB:status_3\[926] = \PWM_lw:PWMUDB:fifo_full\[945]
Removing Rhs of wire \PWM_lw:PWMUDB:status_1\[928] = \PWM_lw:PWMUDB:cmp2_status_reg\[937]
Removing Rhs of wire \PWM_lw:PWMUDB:status_0\[929] = \PWM_lw:PWMUDB:cmp1_status_reg\[936]
Removing Lhs of wire \PWM_lw:PWMUDB:cmp2_status\[934] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:cmp2\[935] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:cmp1_status_reg\\R\[939] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:cmp1_status_reg\\S\[940] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:cmp2_status_reg\\R\[941] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:cmp2_status_reg\\S\[942] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:final_kill_reg\\R\[943] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:final_kill_reg\\S\[944] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:cs_addr_2\[946] = \PWM_lw:PWMUDB:tc_i\[902]
Removing Lhs of wire \PWM_lw:PWMUDB:cs_addr_1\[947] = \PWM_lw:PWMUDB:runmode_enable\[897]
Removing Lhs of wire \PWM_lw:PWMUDB:cs_addr_0\[948] = Net_2155[560]
Removing Lhs of wire \PWM_lw:PWMUDB:compare1\[981] = \PWM_lw:PWMUDB:cmp1_less\[952]
Removing Lhs of wire \PWM_lw:PWMUDB:pwm1_i\[986] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:pwm2_i\[988] = zero[23]
Removing Rhs of wire \PWM_lw:Net_101\[990] = \PWM_lw:PWMUDB:tc_i_reg\[989]
Removing Rhs of wire \PWM_lw:Net_96\[991] = \PWM_lw:PWMUDB:pwm_i_reg\[983]
Removing Lhs of wire \PWM_lw:PWMUDB:pwm_temp\[994] = \PWM_lw:PWMUDB:cmp1\[932]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_23\[1035] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_22\[1036] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_21\[1037] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_20\[1038] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_19\[1039] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_18\[1040] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_17\[1041] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_16\[1042] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_15\[1043] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_14\[1044] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_13\[1045] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_12\[1046] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_11\[1047] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_10\[1048] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_9\[1049] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_8\[1050] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_7\[1051] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_6\[1052] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_5\[1053] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_4\[1054] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_3\[1055] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_2\[1056] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_1\[1057] = \PWM_lw:PWMUDB:MODIN9_1\[1058]
Removing Lhs of wire \PWM_lw:PWMUDB:MODIN9_1\[1058] = \PWM_lw:PWMUDB:dith_count_1\[913]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:a_0\[1059] = \PWM_lw:PWMUDB:MODIN9_0\[1060]
Removing Lhs of wire \PWM_lw:PWMUDB:MODIN9_0\[1060] = \PWM_lw:PWMUDB:dith_count_0\[915]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1192] = one[2]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1193] = one[2]
Removing Rhs of wire Net_2225[1194] = \PWM_lw:Net_96\[991]
Removing Rhs of wire Net_2287[1196] = \PWM_lw:Net_101\[990]
Removing Lhs of wire tmpOE__step_lw_net_0[1202] = one[2]
Removing Lhs of wire tmpOE__dir_lw_net_0[1208] = one[2]
Removing Lhs of wire tmpOE__dir_rw_net_0[1214] = one[2]
Removing Lhs of wire \Counter_right:Net_89\[1224] = one[2]
Removing Lhs of wire \Counter_right:CounterUDB:ctrl_capmode_1\[1234] = zero[23]
Removing Lhs of wire \Counter_right:CounterUDB:ctrl_capmode_0\[1235] = zero[23]
Removing Lhs of wire \Counter_right:CounterUDB:ctrl_enable\[1247] = \Counter_right:CounterUDB:control_7\[1239]
Removing Lhs of wire \Counter_right:CounterUDB:capt_rising\[1249] = zero[23]
Removing Lhs of wire \Counter_right:CounterUDB:capt_falling\[1250] = \Counter_right:CounterUDB:prevCapture\[1248]
Removing Lhs of wire \Counter_right:CounterUDB:final_enable\[1255] = \Counter_right:CounterUDB:control_7\[1239]
Removing Lhs of wire \Counter_right:CounterUDB:counter_enable\[1256] = \Counter_right:CounterUDB:control_7\[1239]
Removing Rhs of wire \Counter_right:CounterUDB:status_0\[1257] = \Counter_right:CounterUDB:cmp_out_status\[1258]
Removing Rhs of wire \Counter_right:CounterUDB:status_1\[1259] = \Counter_right:CounterUDB:per_zero\[1260]
Removing Rhs of wire \Counter_right:CounterUDB:status_2\[1261] = \Counter_right:CounterUDB:overflow_status\[1262]
Removing Rhs of wire \Counter_right:CounterUDB:status_3\[1263] = \Counter_right:CounterUDB:underflow_status\[1264]
Removing Lhs of wire \Counter_right:CounterUDB:status_4\[1265] = \Counter_right:CounterUDB:hwCapture\[1252]
Removing Rhs of wire \Counter_right:CounterUDB:status_5\[1266] = \Counter_right:CounterUDB:fifo_full\[1267]
Removing Rhs of wire \Counter_right:CounterUDB:status_6\[1268] = \Counter_right:CounterUDB:fifo_nempty\[1269]
Removing Lhs of wire \Counter_right:CounterUDB:dp_dir\[1272] = one[2]
Removing Lhs of wire \Counter_right:CounterUDB:tc_i\[1277] = \Counter_right:CounterUDB:reload_tc\[1254]
Removing Rhs of wire \Counter_right:CounterUDB:cmp_out_i\[1279] = \Counter_right:CounterUDB:cmp_less\[1280]
Removing Lhs of wire \Counter_right:CounterUDB:cs_addr_2\[1286] = one[2]
Removing Lhs of wire \Counter_right:CounterUDB:cs_addr_1\[1287] = \Counter_right:CounterUDB:count_enable\[1285]
Removing Lhs of wire \Counter_right:CounterUDB:cs_addr_0\[1288] = \Counter_right:CounterUDB:reload\[1253]
Removing Lhs of wire \Counter_left:Net_89\[1370] = one[2]
Removing Lhs of wire \Counter_left:CounterUDB:ctrl_capmode_1\[1379] = zero[23]
Removing Lhs of wire \Counter_left:CounterUDB:ctrl_capmode_0\[1380] = zero[23]
Removing Lhs of wire \Counter_left:CounterUDB:ctrl_enable\[1392] = \Counter_left:CounterUDB:control_7\[1384]
Removing Lhs of wire \Counter_left:CounterUDB:capt_rising\[1394] = zero[23]
Removing Lhs of wire \Counter_left:CounterUDB:capt_falling\[1395] = \Counter_left:CounterUDB:prevCapture\[1393]
Removing Lhs of wire \Counter_left:CounterUDB:final_enable\[1400] = \Counter_left:CounterUDB:control_7\[1384]
Removing Lhs of wire \Counter_left:CounterUDB:counter_enable\[1401] = \Counter_left:CounterUDB:control_7\[1384]
Removing Rhs of wire \Counter_left:CounterUDB:status_0\[1402] = \Counter_left:CounterUDB:cmp_out_status\[1403]
Removing Rhs of wire \Counter_left:CounterUDB:status_1\[1404] = \Counter_left:CounterUDB:per_zero\[1405]
Removing Rhs of wire \Counter_left:CounterUDB:status_2\[1406] = \Counter_left:CounterUDB:overflow_status\[1407]
Removing Rhs of wire \Counter_left:CounterUDB:status_3\[1408] = \Counter_left:CounterUDB:underflow_status\[1409]
Removing Lhs of wire \Counter_left:CounterUDB:status_4\[1410] = \Counter_left:CounterUDB:hwCapture\[1397]
Removing Rhs of wire \Counter_left:CounterUDB:status_5\[1411] = \Counter_left:CounterUDB:fifo_full\[1412]
Removing Rhs of wire \Counter_left:CounterUDB:status_6\[1413] = \Counter_left:CounterUDB:fifo_nempty\[1414]
Removing Lhs of wire \Counter_left:CounterUDB:dp_dir\[1417] = one[2]
Removing Lhs of wire \Counter_left:CounterUDB:tc_i\[1422] = \Counter_left:CounterUDB:reload_tc\[1399]
Removing Rhs of wire \Counter_left:CounterUDB:cmp_out_i\[1424] = \Counter_left:CounterUDB:cmp_less\[1425]
Removing Lhs of wire \Counter_left:CounterUDB:cs_addr_2\[1431] = one[2]
Removing Lhs of wire \Counter_left:CounterUDB:cs_addr_1\[1432] = \Counter_left:CounterUDB:count_enable\[1430]
Removing Lhs of wire \Counter_left:CounterUDB:cs_addr_0\[1433] = \Counter_left:CounterUDB:reload\[1398]
Removing Lhs of wire \Control_Reg_1:clk\[1511] = zero[23]
Removing Lhs of wire \Control_Reg_1:rst\[1512] = zero[23]
Removing Lhs of wire tmpOE__Trigger_r_net_0[1538] = one[2]
Removing Lhs of wire tmpOE__Trigger_l_net_0[1544] = one[2]
Removing Lhs of wire tmpOE__Trigger_fr_net_0[1550] = one[2]
Removing Lhs of wire tmpOE__Echo_l_net_0[1556] = one[2]
Removing Lhs of wire tmpOE__Echo_fr_net_0[1562] = one[2]
Removing Lhs of wire tmpOE__Echo_r_net_0[1568] = one[2]
Removing Lhs of wire tmpOE__R_net_0[1574] = one[2]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[1596] = \ADC_DelSig_1:Net_250\[1633]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[1599] = zero[23]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[1600] = zero[23]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[1635] = zero[23]
Removing Lhs of wire \ADC_DelSig_1:soc\[1637] = one[2]
Removing Lhs of wire \TIA_1:Net_37\[1642] = zero[23]
Removing Lhs of wire \TIA_1:Net_52\[1643] = zero[23]
Removing Lhs of wire \TIA_1:Net_38\[1644] = zero[23]
Removing Lhs of wire \TIA_1:Net_39\[1645] = zero[23]
Removing Lhs of wire \IDAC8_1:Net_125\[1648] = zero[23]
Removing Lhs of wire \IDAC8_1:Net_158\[1649] = zero[23]
Removing Lhs of wire \IDAC8_1:Net_123\[1650] = zero[23]
Removing Lhs of wire \IDAC8_1:Net_194\[1654] = zero[23]
Removing Lhs of wire \IDAC8_1:Net_195\[1655] = zero[23]
Removing Lhs of wire tmpOE__Pin_3_net_0[1657] = one[2]
Removing Lhs of wire tmpOE__Pin_2_net_0[1664] = one[2]
Removing Lhs of wire tmpOE__Pin_1_net_0[1670] = one[2]
Removing Lhs of wire \VDAC8_1:Net_83\[1683] = zero[23]
Removing Lhs of wire \VDAC8_1:Net_81\[1684] = zero[23]
Removing Lhs of wire \VDAC8_1:Net_82\[1685] = zero[23]
Removing Lhs of wire tmpOE__Photodiode_net_0[1689] = one[2]
Removing Lhs of wire tmpOE__step_lift_net_0[1695] = one[2]
Removing Rhs of wire Net_2446[1696] = \PWM_lift:Net_96\[1831]
Removing Rhs of wire Net_2446[1696] = \PWM_lift:PWMUDB:pwm_i_reg\[1823]
Removing Lhs of wire tmpOE__dir_lift_net_0[1702] = one[2]
Removing Lhs of wire \PWM_lift:PWMUDB:ctrl_enable\[1720] = \PWM_lift:PWMUDB:control_7\[1712]
Removing Lhs of wire \PWM_lift:PWMUDB:hwCapture\[1730] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:hwEnable\[1731] = \PWM_lift:PWMUDB:control_7\[1712]
Removing Lhs of wire \PWM_lift:PWMUDB:trig_out\[1735] = one[2]
Removing Lhs of wire \PWM_lift:PWMUDB:runmode_enable\\R\[1737] = Net_2655[1738]
Removing Rhs of wire Net_2655[1738] = \Control_Reg_2:control_out_0\[2186]
Removing Rhs of wire Net_2655[1738] = \Control_Reg_2:control_0\[2209]
Removing Lhs of wire \PWM_lift:PWMUDB:runmode_enable\\S\[1739] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:final_enable\[1740] = \PWM_lift:PWMUDB:runmode_enable\[1736]
Removing Lhs of wire \PWM_lift:PWMUDB:ltch_kill_reg\\R\[1744] = Net_2655[1738]
Removing Lhs of wire \PWM_lift:PWMUDB:ltch_kill_reg\\S\[1745] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:min_kill_reg\\R\[1746] = Net_2655[1738]
Removing Lhs of wire \PWM_lift:PWMUDB:min_kill_reg\\S\[1747] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:final_kill\[1750] = one[2]
Removing Lhs of wire \PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_1\[1754] = \PWM_lift:PWMUDB:MODULE_10:g2:a0:s_1\[1993]
Removing Lhs of wire \PWM_lift:PWMUDB:add_vi_vv_MODGEN_10_0\[1756] = \PWM_lift:PWMUDB:MODULE_10:g2:a0:s_0\[1994]
Removing Lhs of wire \PWM_lift:PWMUDB:dith_count_1\\R\[1757] = Net_2655[1738]
Removing Lhs of wire \PWM_lift:PWMUDB:dith_count_1\\S\[1758] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:dith_count_0\\R\[1759] = Net_2655[1738]
Removing Lhs of wire \PWM_lift:PWMUDB:dith_count_0\\S\[1760] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:status_6\[1763] = zero[23]
Removing Rhs of wire \PWM_lift:PWMUDB:status_5\[1764] = \PWM_lift:PWMUDB:final_kill_reg\[1778]
Removing Lhs of wire \PWM_lift:PWMUDB:status_4\[1765] = zero[23]
Removing Rhs of wire \PWM_lift:PWMUDB:status_3\[1766] = \PWM_lift:PWMUDB:fifo_full\[1785]
Removing Rhs of wire \PWM_lift:PWMUDB:status_1\[1768] = \PWM_lift:PWMUDB:cmp2_status_reg\[1777]
Removing Rhs of wire \PWM_lift:PWMUDB:status_0\[1769] = \PWM_lift:PWMUDB:cmp1_status_reg\[1776]
Removing Lhs of wire \PWM_lift:PWMUDB:cmp2_status\[1774] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:cmp2\[1775] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:cmp1_status_reg\\R\[1779] = Net_2655[1738]
Removing Lhs of wire \PWM_lift:PWMUDB:cmp1_status_reg\\S\[1780] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:cmp2_status_reg\\R\[1781] = Net_2655[1738]
Removing Lhs of wire \PWM_lift:PWMUDB:cmp2_status_reg\\S\[1782] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:final_kill_reg\\R\[1783] = Net_2655[1738]
Removing Lhs of wire \PWM_lift:PWMUDB:final_kill_reg\\S\[1784] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:cs_addr_2\[1786] = \PWM_lift:PWMUDB:tc_i\[1742]
Removing Lhs of wire \PWM_lift:PWMUDB:cs_addr_1\[1787] = \PWM_lift:PWMUDB:runmode_enable\[1736]
Removing Lhs of wire \PWM_lift:PWMUDB:cs_addr_0\[1788] = Net_2655[1738]
Removing Lhs of wire \PWM_lift:PWMUDB:compare1\[1821] = \PWM_lift:PWMUDB:cmp1_less\[1792]
Removing Lhs of wire \PWM_lift:PWMUDB:pwm1_i\[1826] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:pwm2_i\[1828] = zero[23]
Removing Rhs of wire \PWM_lift:Net_101\[1830] = \PWM_lift:PWMUDB:tc_i_reg\[1829]
Removing Lhs of wire \PWM_lift:PWMUDB:pwm_temp\[1834] = \PWM_lift:PWMUDB:cmp1\[1772]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_23\[1875] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_22\[1876] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_21\[1877] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_20\[1878] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_19\[1879] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_18\[1880] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_17\[1881] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_16\[1882] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_15\[1883] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_14\[1884] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_13\[1885] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_12\[1886] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_11\[1887] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_10\[1888] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_9\[1889] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_8\[1890] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_7\[1891] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_6\[1892] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_5\[1893] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_4\[1894] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_3\[1895] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_2\[1896] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_1\[1897] = \PWM_lift:PWMUDB:MODIN10_1\[1898]
Removing Lhs of wire \PWM_lift:PWMUDB:MODIN10_1\[1898] = \PWM_lift:PWMUDB:dith_count_1\[1753]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:a_0\[1899] = \PWM_lift:PWMUDB:MODIN10_0\[1900]
Removing Lhs of wire \PWM_lift:PWMUDB:MODIN10_0\[1900] = \PWM_lift:PWMUDB:dith_count_0\[1755]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2032] = one[2]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2033] = one[2]
Removing Rhs of wire Net_2590[2035] = \PWM_lift:Net_101\[1830]
Removing Lhs of wire \Counter_lift:Net_89\[2044] = one[2]
Removing Lhs of wire \Counter_lift:CounterUDB:ctrl_capmode_1\[2053] = zero[23]
Removing Lhs of wire \Counter_lift:CounterUDB:ctrl_capmode_0\[2054] = zero[23]
Removing Lhs of wire \Counter_lift:CounterUDB:ctrl_enable\[2066] = \Counter_lift:CounterUDB:control_7\[2058]
Removing Lhs of wire \Counter_lift:CounterUDB:capt_rising\[2068] = zero[23]
Removing Lhs of wire \Counter_lift:CounterUDB:capt_falling\[2069] = \Counter_lift:CounterUDB:prevCapture\[2067]
Removing Lhs of wire \Counter_lift:CounterUDB:final_enable\[2074] = \Counter_lift:CounterUDB:control_7\[2058]
Removing Lhs of wire \Counter_lift:CounterUDB:counter_enable\[2075] = \Counter_lift:CounterUDB:control_7\[2058]
Removing Rhs of wire \Counter_lift:CounterUDB:status_0\[2076] = \Counter_lift:CounterUDB:cmp_out_status\[2077]
Removing Rhs of wire \Counter_lift:CounterUDB:status_1\[2078] = \Counter_lift:CounterUDB:per_zero\[2079]
Removing Rhs of wire \Counter_lift:CounterUDB:status_2\[2080] = \Counter_lift:CounterUDB:overflow_status\[2081]
Removing Rhs of wire \Counter_lift:CounterUDB:status_3\[2082] = \Counter_lift:CounterUDB:underflow_status\[2083]
Removing Lhs of wire \Counter_lift:CounterUDB:status_4\[2084] = \Counter_lift:CounterUDB:hwCapture\[2071]
Removing Rhs of wire \Counter_lift:CounterUDB:status_5\[2085] = \Counter_lift:CounterUDB:fifo_full\[2086]
Removing Rhs of wire \Counter_lift:CounterUDB:status_6\[2087] = \Counter_lift:CounterUDB:fifo_nempty\[2088]
Removing Lhs of wire \Counter_lift:CounterUDB:dp_dir\[2091] = one[2]
Removing Lhs of wire \Counter_lift:CounterUDB:tc_i\[2096] = \Counter_lift:CounterUDB:reload_tc\[2073]
Removing Rhs of wire \Counter_lift:CounterUDB:cmp_out_i\[2098] = \Counter_lift:CounterUDB:cmp_less\[2099]
Removing Lhs of wire \Counter_lift:CounterUDB:cs_addr_2\[2105] = one[2]
Removing Lhs of wire \Counter_lift:CounterUDB:cs_addr_1\[2106] = \Counter_lift:CounterUDB:count_enable\[2104]
Removing Lhs of wire \Counter_lift:CounterUDB:cs_addr_0\[2107] = \Counter_lift:CounterUDB:reload\[2072]
Removing Lhs of wire \Control_Reg_2:clk\[2184] = zero[23]
Removing Lhs of wire \Control_Reg_2:rst\[2185] = zero[23]
Removing Lhs of wire tmpOE__Start_switch_net_0[2212] = one[2]
Removing Rhs of wire Net_2931[2219] = \Control_Reg_3:control_out_0\[2222]
Removing Rhs of wire Net_2931[2219] = \Control_Reg_3:control_0\[2245]
Removing Lhs of wire \Control_Reg_3:clk\[2220] = zero[23]
Removing Lhs of wire \Control_Reg_3:rst\[2221] = zero[23]
Removing Lhs of wire tmpOE__LED_net_0[2247] = one[2]
Removing Lhs of wire tmpOE__servo_net_0[2253] = one[2]
Removing Rhs of wire Net_3071[2254] = \PWM_1:Net_96\[2385]
Removing Rhs of wire Net_3071[2254] = \PWM_1:PWMUDB:pwm_i_reg\[2377]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[2274] = \PWM_1:PWMUDB:control_7\[2266]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[2284] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[2285] = \PWM_1:PWMUDB:control_7\[2266]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[2289] = one[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[2291] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[2292] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[2293] = \PWM_1:PWMUDB:runmode_enable\[2290]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[2297] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[2298] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[2299] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[2300] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[2303] = one[2]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_11_1\[2307] = \PWM_1:PWMUDB:MODULE_11:g2:a0:s_1\[2547]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_11_0\[2309] = \PWM_1:PWMUDB:MODULE_11:g2:a0:s_0\[2548]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[2310] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[2311] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[2312] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[2313] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[2316] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[2317] = zero[23]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[2318] = \PWM_1:PWMUDB:final_kill_reg\[2332]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[2319] = zero[23]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[2320] = \PWM_1:PWMUDB:fifo_full\[2339]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[2322] = \PWM_1:PWMUDB:cmp2_status_reg\[2331]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[2323] = \PWM_1:PWMUDB:cmp1_status_reg\[2330]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[2328] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[2329] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[2333] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[2334] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[2335] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[2336] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[2337] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[2338] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[2340] = \PWM_1:PWMUDB:tc_i\[2295]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[2341] = \PWM_1:PWMUDB:runmode_enable\[2290]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[2342] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[2375] = \PWM_1:PWMUDB:cmp1_less\[2346]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[2380] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[2382] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[2388] = \PWM_1:PWMUDB:cmp1\[2326]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_23\[2429] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_22\[2430] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_21\[2431] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_20\[2432] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_19\[2433] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_18\[2434] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_17\[2435] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_16\[2436] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_15\[2437] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_14\[2438] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_13\[2439] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_12\[2440] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_11\[2441] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_10\[2442] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_9\[2443] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_8\[2444] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_7\[2445] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_6\[2446] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_5\[2447] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_4\[2448] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_3\[2449] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_2\[2450] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_1\[2451] = \PWM_1:PWMUDB:MODIN11_1\[2452]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN11_1\[2452] = \PWM_1:PWMUDB:dith_count_1\[2306]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:a_0\[2453] = \PWM_1:PWMUDB:MODIN11_0\[2454]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN11_0\[2454] = \PWM_1:PWMUDB:dith_count_0\[2308]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2586] = one[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2587] = one[2]
Removing Lhs of wire tmpOE__B_net_0[2603] = one[2]
Removing Rhs of wire Net_3674_1[2609] = \Control_Reg_4:control_out_1\[2632]
Removing Rhs of wire Net_3674_1[2609] = \Control_Reg_4:control_1\[2641]
Removing Rhs of wire Net_3674_0[2610] = \Control_Reg_4:control_out_0\[2633]
Removing Rhs of wire Net_3674_0[2610] = \Control_Reg_4:control_0\[2642]
Removing Lhs of wire tmpOE__G_net_0[2612] = one[2]
Removing Lhs of wire \Control_Reg_4:clk\[2618] = zero[23]
Removing Lhs of wire \Control_Reg_4:rst\[2619] = zero[23]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[2643] = Net_2911[5]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[2644] = Net_2877[7]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[2648] = Net_307[41]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[2649] = \Timer_1:TimerUDB:hwEnable\[52]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[2650] = \Timer_1:TimerUDB:status_tc\[47]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[2651] = \Timer_1:TimerUDB:capt_fifo_load\[43]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[2657] = zero[23]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[2672] = \UART_1:BUART:rx_bitclk_pre\[356]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[2681] = \UART_1:BUART:rx_parity_error_pre\[432]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[2682] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:min_kill_reg\\D\[2686] = one[2]
Removing Lhs of wire \PWM_rw:PWMUDB:prevCapture\\D\[2687] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:trig_last\\D\[2688] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:ltch_kill_reg\\D\[2691] = one[2]
Removing Lhs of wire \PWM_rw:PWMUDB:prevCompare1\\D\[2694] = \PWM_rw:PWMUDB:cmp1\[594]
Removing Lhs of wire \PWM_rw:PWMUDB:cmp1_status_reg\\D\[2695] = \PWM_rw:PWMUDB:cmp1_status\[595]
Removing Lhs of wire \PWM_rw:PWMUDB:cmp2_status_reg\\D\[2696] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:pwm_i_reg\\D\[2698] = \PWM_rw:PWMUDB:pwm_i\[646]
Removing Lhs of wire \PWM_rw:PWMUDB:pwm1_i_reg\\D\[2699] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:pwm2_i_reg\\D\[2700] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:tc_i_reg\\D\[2701] = \PWM_rw:PWMUDB:status_2\[589]
Removing Lhs of wire \PWM_lw:PWMUDB:min_kill_reg\\D\[2702] = one[2]
Removing Lhs of wire \PWM_lw:PWMUDB:prevCapture\\D\[2703] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:trig_last\\D\[2704] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:ltch_kill_reg\\D\[2707] = one[2]
Removing Lhs of wire \PWM_lw:PWMUDB:prevCompare1\\D\[2710] = \PWM_lw:PWMUDB:cmp1\[932]
Removing Lhs of wire \PWM_lw:PWMUDB:cmp1_status_reg\\D\[2711] = \PWM_lw:PWMUDB:cmp1_status\[933]
Removing Lhs of wire \PWM_lw:PWMUDB:cmp2_status_reg\\D\[2712] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:pwm_i_reg\\D\[2714] = \PWM_lw:PWMUDB:pwm_i\[984]
Removing Lhs of wire \PWM_lw:PWMUDB:pwm1_i_reg\\D\[2715] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:pwm2_i_reg\\D\[2716] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:tc_i_reg\\D\[2717] = \PWM_lw:PWMUDB:status_2\[927]
Removing Lhs of wire \Counter_right:CounterUDB:prevCapture\\D\[2718] = zero[23]
Removing Lhs of wire \Counter_right:CounterUDB:overflow_reg_i\\D\[2719] = \Counter_right:CounterUDB:overflow\[1271]
Removing Lhs of wire \Counter_right:CounterUDB:underflow_reg_i\\D\[2720] = \Counter_right:CounterUDB:underflow\[1274]
Removing Lhs of wire \Counter_right:CounterUDB:tc_reg_i\\D\[2721] = \Counter_right:CounterUDB:reload_tc\[1254]
Removing Lhs of wire \Counter_right:CounterUDB:prevCompare\\D\[2722] = \Counter_right:CounterUDB:cmp_out_i\[1279]
Removing Lhs of wire \Counter_right:CounterUDB:cmp_out_reg_i\\D\[2723] = \Counter_right:CounterUDB:cmp_out_i\[1279]
Removing Lhs of wire \Counter_right:CounterUDB:count_stored_i\\D\[2724] = Net_2285[858]
Removing Lhs of wire \Counter_left:CounterUDB:prevCapture\\D\[2725] = zero[23]
Removing Lhs of wire \Counter_left:CounterUDB:overflow_reg_i\\D\[2726] = \Counter_left:CounterUDB:overflow\[1416]
Removing Lhs of wire \Counter_left:CounterUDB:underflow_reg_i\\D\[2727] = \Counter_left:CounterUDB:underflow\[1419]
Removing Lhs of wire \Counter_left:CounterUDB:tc_reg_i\\D\[2728] = \Counter_left:CounterUDB:reload_tc\[1399]
Removing Lhs of wire \Counter_left:CounterUDB:prevCompare\\D\[2729] = \Counter_left:CounterUDB:cmp_out_i\[1424]
Removing Lhs of wire \Counter_left:CounterUDB:cmp_out_reg_i\\D\[2730] = \Counter_left:CounterUDB:cmp_out_i\[1424]
Removing Lhs of wire \Counter_left:CounterUDB:count_stored_i\\D\[2731] = Net_2287[1196]
Removing Lhs of wire \PWM_lift:PWMUDB:min_kill_reg\\D\[2732] = one[2]
Removing Lhs of wire \PWM_lift:PWMUDB:prevCapture\\D\[2733] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:trig_last\\D\[2734] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:ltch_kill_reg\\D\[2737] = one[2]
Removing Lhs of wire \PWM_lift:PWMUDB:prevCompare1\\D\[2740] = \PWM_lift:PWMUDB:cmp1\[1772]
Removing Lhs of wire \PWM_lift:PWMUDB:cmp1_status_reg\\D\[2741] = \PWM_lift:PWMUDB:cmp1_status\[1773]
Removing Lhs of wire \PWM_lift:PWMUDB:cmp2_status_reg\\D\[2742] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:pwm_i_reg\\D\[2744] = \PWM_lift:PWMUDB:pwm_i\[1824]
Removing Lhs of wire \PWM_lift:PWMUDB:pwm1_i_reg\\D\[2745] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:pwm2_i_reg\\D\[2746] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:tc_i_reg\\D\[2747] = \PWM_lift:PWMUDB:status_2\[1767]
Removing Lhs of wire \Counter_lift:CounterUDB:prevCapture\\D\[2748] = zero[23]
Removing Lhs of wire \Counter_lift:CounterUDB:overflow_reg_i\\D\[2749] = \Counter_lift:CounterUDB:overflow\[2090]
Removing Lhs of wire \Counter_lift:CounterUDB:underflow_reg_i\\D\[2750] = \Counter_lift:CounterUDB:underflow\[2093]
Removing Lhs of wire \Counter_lift:CounterUDB:tc_reg_i\\D\[2751] = \Counter_lift:CounterUDB:reload_tc\[2073]
Removing Lhs of wire \Counter_lift:CounterUDB:prevCompare\\D\[2752] = \Counter_lift:CounterUDB:cmp_out_i\[2098]
Removing Lhs of wire \Counter_lift:CounterUDB:cmp_out_reg_i\\D\[2753] = \Counter_lift:CounterUDB:cmp_out_i\[2098]
Removing Lhs of wire \Counter_lift:CounterUDB:count_stored_i\\D\[2754] = Net_2590[2035]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2755] = one[2]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2756] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2757] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2760] = one[2]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2763] = \PWM_1:PWMUDB:cmp1\[2326]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2764] = \PWM_1:PWMUDB:cmp1_status\[2327]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2765] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2767] = \PWM_1:PWMUDB:pwm_i\[2378]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2768] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2769] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2770] = \PWM_1:PWMUDB:status_2\[2321]

------------------------------------------------------
Aliased 0 equations, 629 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_307' (cost = 8):
Net_307 <= ((not Net_3674_1 and not Net_3674_0 and Net_2352)
	OR (not Net_3674_0 and Net_2353 and Net_3674_1)
	OR (not Net_3674_1 and Net_2351 and Net_3674_0)
	OR (Net_2354 and Net_3674_1 and Net_3674_0));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:hwEnable\' (cost = 8):
\Timer_1:TimerUDB:hwEnable\ <= ((not Net_3674_1 and not Net_3674_0 and \Timer_1:TimerUDB:control_7\ and Net_2352)
	OR (not Net_3674_0 and \Timer_1:TimerUDB:control_7\ and Net_2353 and Net_3674_1)
	OR (not Net_3674_1 and \Timer_1:TimerUDB:control_7\ and Net_2351 and Net_3674_0)
	OR (\Timer_1:TimerUDB:control_7\ and Net_2354 and Net_3674_1 and Net_3674_0));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:status_tc\' (cost = 9):
\Timer_1:TimerUDB:status_tc\ <= ((\Timer_1:TimerUDB:run_mode\ and \Timer_1:TimerUDB:per_zero\));

Note:  Virtual signal Net_4882 with ( cost: 608 or cost_inv: 4)  > 90 or with size: 4 > 102 has been made a (soft) node.
Net_4882 <= ((not Net_3674_1 and not Net_3674_0 and Net_2342)
	OR (not Net_3674_0 and Net_2345 and Net_3674_1)
	OR (not Net_3674_1 and Net_2343 and Net_3674_0)
	OR (Net_2346 and Net_3674_1 and Net_3674_0));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (\Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_1\ and not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_0\)
	OR (not \Timer_1:TimerUDB:control_0\ and not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (\Timer_1:TimerUDB:control_1\ and \Timer_1:TimerUDB:control_0\ and \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ <= (not \Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_6:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_6:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:cmp1\' (cost = 0):
\PWM_rw:PWMUDB:cmp1\ <= (\PWM_rw:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_rw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_rw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_rw:PWMUDB:dith_count_1\ and \PWM_rw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:cmp1\' (cost = 0):
\PWM_lw:PWMUDB:cmp1\ <= (\PWM_lw:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_lw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_lw:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_lw:PWMUDB:dith_count_1\ and \PWM_lw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_right:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_right:CounterUDB:capt_either_edge\ <= (\Counter_right:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_right:CounterUDB:overflow\' (cost = 0):
\Counter_right:CounterUDB:overflow\ <= (\Counter_right:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_right:CounterUDB:underflow\' (cost = 0):
\Counter_right:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_left:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_left:CounterUDB:capt_either_edge\ <= (\Counter_left:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_left:CounterUDB:overflow\' (cost = 0):
\Counter_left:CounterUDB:overflow\ <= (\Counter_left:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_left:CounterUDB:underflow\' (cost = 0):
\Counter_left:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:cmp1\' (cost = 0):
\PWM_lift:PWMUDB:cmp1\ <= (\PWM_lift:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_lift:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_lift:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_lift:PWMUDB:dith_count_1\ and \PWM_lift:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Counter_lift:CounterUDB:capt_either_edge\' (cost = 0):
\Counter_lift:CounterUDB:capt_either_edge\ <= (\Counter_lift:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Counter_lift:CounterUDB:overflow\' (cost = 0):
\Counter_lift:CounterUDB:overflow\ <= (\Counter_lift:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_lift:CounterUDB:underflow\' (cost = 0):
\Counter_lift:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_2917' (cost = 0):
Net_2917 <= (not Net_2877);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 4):
\Timer_1:TimerUDB:fifo_load_polarized\ <= ((not Net_2354 and \Timer_1:TimerUDB:capture_last\ and Net_3674_1 and Net_3674_0)
	OR (not Net_2353 and not Net_3674_0 and \Timer_1:TimerUDB:capture_last\ and Net_3674_1)
	OR (not Net_2351 and not Net_3674_1 and \Timer_1:TimerUDB:capture_last\ and Net_3674_0)
	OR (not Net_2352 and not Net_3674_1 and not Net_3674_0 and \Timer_1:TimerUDB:capture_last\));

Note:  Virtual signal \Timer_1:TimerUDB:capt_fifo_load\ with ( cost: 384 or cost_inv: 12)  > 90 or with size: 4 > 102 has been made a (soft) node.
\Timer_1:TimerUDB:capt_fifo_load\ <= ((not Net_2354 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_3674_1 and Net_3674_0)
	OR (not Net_2353 and not Net_3674_0 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_3674_1)
	OR (not Net_2351 and not Net_3674_1 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\ and Net_3674_0)
	OR (not Net_2352 and not Net_3674_1 and not Net_3674_0 and \Timer_1:TimerUDB:capture_last\ and \Timer_1:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\' (cost = 8):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ <= ((not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_5:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_rw:PWMUDB:dith_count_0\ and \PWM_rw:PWMUDB:dith_count_1\)
	OR (not \PWM_rw:PWMUDB:dith_count_1\ and \PWM_rw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_lw:PWMUDB:dith_count_0\ and \PWM_lw:PWMUDB:dith_count_1\)
	OR (not \PWM_lw:PWMUDB:dith_count_1\ and \PWM_lw:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_right:CounterUDB:reload_tc\' (cost = 0):
\Counter_right:CounterUDB:reload_tc\ <= (\Counter_right:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Counter_left:CounterUDB:reload_tc\' (cost = 0):
\Counter_left:CounterUDB:reload_tc\ <= (\Counter_left:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_lift:PWMUDB:dith_count_0\ and \PWM_lift:PWMUDB:dith_count_1\)
	OR (not \PWM_lift:PWMUDB:dith_count_1\ and \PWM_lift:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Counter_lift:CounterUDB:reload_tc\' (cost = 0):
\Counter_lift:CounterUDB:reload_tc\ <= (\Counter_lift:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_1725 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1725 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1725 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_7:g1:a0:gx:u0:aeqb_1\ <= ((not Net_1725 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1725 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 153 signals.
	Turned 2 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \PWM_rw:PWMUDB:final_capture\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_lw:PWMUDB:final_capture\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_right:CounterUDB:hwCapture\ to zero
Aliasing \Counter_right:CounterUDB:status_3\ to zero
Aliasing \Counter_right:CounterUDB:underflow\ to zero
Aliasing \Counter_left:CounterUDB:hwCapture\ to zero
Aliasing \Counter_left:CounterUDB:status_3\ to zero
Aliasing \Counter_left:CounterUDB:underflow\ to zero
Aliasing \PWM_lift:PWMUDB:final_capture\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Counter_lift:CounterUDB:hwCapture\ to zero
Aliasing \Counter_lift:CounterUDB:status_3\ to zero
Aliasing \Counter_lift:CounterUDB:underflow\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_rw:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_lw:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_lift:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[120] = \Timer_1:TimerUDB:timer_enable\[44]
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[320] = \UART_1:BUART:rx_bitclk\[368]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[418] = zero[23]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[427] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:final_capture\[612] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[825] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[835] = zero[23]
Removing Lhs of wire \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[845] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:final_capture\[950] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1163] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1173] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1183] = zero[23]
Removing Lhs of wire \Counter_right:CounterUDB:hwCapture\[1252] = zero[23]
Removing Lhs of wire \Counter_right:CounterUDB:status_3\[1263] = zero[23]
Removing Lhs of wire \Counter_right:CounterUDB:underflow\[1274] = zero[23]
Removing Lhs of wire \Counter_left:CounterUDB:hwCapture\[1397] = zero[23]
Removing Lhs of wire \Counter_left:CounterUDB:status_3\[1408] = zero[23]
Removing Lhs of wire \Counter_left:CounterUDB:underflow\[1419] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:final_capture\[1790] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2003] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2013] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2023] = zero[23]
Removing Lhs of wire \Counter_lift:CounterUDB:hwCapture\[2071] = zero[23]
Removing Lhs of wire \Counter_lift:CounterUDB:status_3\[2082] = zero[23]
Removing Lhs of wire \Counter_lift:CounterUDB:underflow\[2093] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[2344] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2557] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2567] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2577] = zero[23]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[2664] = \UART_1:BUART:tx_ctrl_mark_last\[311]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[2676] = zero[23]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[2677] = zero[23]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[2679] = zero[23]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[2680] = \UART_1:BUART:rx_markspace_pre\[431]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[2685] = \UART_1:BUART:rx_parity_bit\[437]
Removing Lhs of wire \PWM_rw:PWMUDB:runmode_enable\\D\[2689] = \PWM_rw:PWMUDB:control_7\[534]
Removing Lhs of wire \PWM_rw:PWMUDB:final_kill_reg\\D\[2697] = zero[23]
Removing Lhs of wire \PWM_lw:PWMUDB:runmode_enable\\D\[2705] = \PWM_lw:PWMUDB:control_7\[873]
Removing Lhs of wire \PWM_lw:PWMUDB:final_kill_reg\\D\[2713] = zero[23]
Removing Lhs of wire \PWM_lift:PWMUDB:runmode_enable\\D\[2735] = \PWM_lift:PWMUDB:control_7\[1712]
Removing Lhs of wire \PWM_lift:PWMUDB:final_kill_reg\\D\[2743] = zero[23]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2758] = \PWM_1:PWMUDB:control_7\[2266]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2766] = zero[23]

------------------------------------------------------
Aliased 0 equations, 43 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_7:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_1725 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_1725 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.332ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 04 October 2019 13:35:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\zhaoh\Downloads\bcd0926\bcd0904\bcd\Design01.cydsn\Design01.cyprj -d CY8C5868LTI-LP039 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_rw:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_lw:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_lift:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rw:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rw:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rw:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rw:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rw:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_rw:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lw:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lw:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lw:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lw:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lw:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lw:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_right:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_right:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Counter_left:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_left:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lift:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lift:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lift:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lift:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lift:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_lift:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Counter_lift:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Counter_lift:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=6, Signal=Net_2174
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_312
    Digital Clock 3: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_2603
    Digital Clock 5: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_3033
    Digital Clock 6: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_2912
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_rw:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PWM_lw:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_right:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Counter_right:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Counter_left:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Counter_left:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_lift:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Counter_lift:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Counter_lift:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: LED(0), Pin_1(0), Pin_2(0), Pin_3(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_1720 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_1725 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_fl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_fl(0)__PA ,
            fb => Net_2352 ,
            pad => Echo_fl(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_fl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_fl(0)__PA ,
            fb => Net_2342 ,
            pad => Trigger_fl(0)_PAD );
        Properties:
        {
        }

    Pin : Name = step_rw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => step_rw(0)__PA ,
            pin_input => Net_2166 ,
            pad => step_rw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = step_lw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => step_lw(0)__PA ,
            pin_input => Net_2225 ,
            pad => step_lw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dir_lw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dir_lw(0)__PA ,
            pad => dir_lw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dir_rw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dir_rw(0)__PA ,
            pad => dir_rw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_r(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_r(0)__PA ,
            fb => Net_2346 ,
            pad => Trigger_r(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_l(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_l(0)__PA ,
            fb => Net_2345 ,
            pad => Trigger_l(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Trigger_fr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Trigger_fr(0)__PA ,
            fb => Net_2343 ,
            pad => Trigger_fr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_l(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_l(0)__PA ,
            fb => Net_2353 ,
            pad => Echo_l(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_fr(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_fr(0)__PA ,
            fb => Net_2351 ,
            pad => Echo_fr(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Echo_r(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Echo_r(0)__PA ,
            fb => Net_2354 ,
            pad => Echo_r(0)_PAD );
        Properties:
        {
        }

    Pin : Name = R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => R(0)__PA ,
            annotation => Net_4563 ,
            pad => R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            annotation => Net_1754 ,
            pad => Pin_3(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            annotation => Net_1751 ,
            pad => Pin_2(0)_PAD );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            annotation => Net_1757 ,
            pad => Pin_1(0)_PAD );

    Pin : Name = Photodiode(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Photodiode(0)__PA ,
            analog_term => Net_1784 ,
            pad => Photodiode(0)_PAD );
        Properties:
        {
        }

    Pin : Name = step_lift(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => step_lift(0)__PA ,
            pin_input => Net_2446 ,
            pad => step_lift(0)_PAD );
        Properties:
        {
        }

    Pin : Name = dir_lift(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => dir_lift(0)__PA ,
            pad => dir_lift(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Start_switch(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Start_switch(0)__PA ,
            fb => Net_2911 ,
            pad => Start_switch(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_2917 ,
            pad => LED(0)_PAD );

    Pin : Name = servo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => servo(0)__PA ,
            pin_input => Net_3071 ,
            pad => servo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B(0)__PA ,
            annotation => Net_4567 ,
            pad => B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => G(0)__PA ,
            annotation => Net_4565 ,
            pad => G(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_2352 * !Net_3674_1 * 
              !Net_3674_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_2353 * Net_3674_1 * 
              !Net_3674_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_2351 * !Net_3674_1 * 
              Net_3674_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_2354 * Net_3674_1 * 
              Net_3674_0
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:run_mode\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_1720, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_1720 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1725 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_rw:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:runmode_enable\ * \PWM_rw:PWMUDB:tc_i\
        );
        Output = \PWM_rw:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_lw:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:runmode_enable\ * \PWM_lw:PWMUDB:tc_i\
        );
        Output = \PWM_lw:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_right:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2155 * !\Counter_right:CounterUDB:per_equal\
        );
        Output = \Counter_right:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Counter_right:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_right:CounterUDB:cmp_out_i\ * 
              !\Counter_right:CounterUDB:prevCompare\
        );
        Output = \Counter_right:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_right:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_right:CounterUDB:per_equal\ * 
              !\Counter_right:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_right:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_right:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2285 * \Counter_right:CounterUDB:control_7\ * 
              !\Counter_right:CounterUDB:count_stored_i\
        );
        Output = \Counter_right:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\Counter_left:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2155 * !\Counter_left:CounterUDB:per_equal\
        );
        Output = \Counter_left:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Counter_left:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_left:CounterUDB:cmp_out_i\ * 
              !\Counter_left:CounterUDB:prevCompare\
        );
        Output = \Counter_left:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_left:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_left:CounterUDB:per_equal\ * 
              !\Counter_left:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_left:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_left:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2287 * \Counter_left:CounterUDB:control_7\ * 
              !\Counter_left:CounterUDB:count_stored_i\
        );
        Output = \Counter_left:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\PWM_lift:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:runmode_enable\ * \PWM_lift:PWMUDB:tc_i\
        );
        Output = \PWM_lift:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_lift:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2655 * !\Counter_lift:CounterUDB:per_equal\
        );
        Output = \Counter_lift:CounterUDB:reload\ (fanout=2)

    MacroCell: Name=\Counter_lift:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_lift:CounterUDB:cmp_out_i\ * 
              !\Counter_lift:CounterUDB:prevCompare\
        );
        Output = \Counter_lift:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Counter_lift:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_lift:CounterUDB:per_equal\ * 
              !\Counter_lift:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_lift:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Counter_lift:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2590 * \Counter_lift:CounterUDB:control_7\ * 
              !\Counter_lift:CounterUDB:count_stored_i\
        );
        Output = \Counter_lift:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=Net_2917, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2877
        );
        Output = Net_2917 (fanout=1)

    MacroCell: Name=Net_2933, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2877 * Net_2931
        );
        Output = Net_2933 (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_4882, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_2342 * !Net_3674_1 * !Net_3674_0
            + Net_2346 * Net_3674_1 * Net_3674_0
            + Net_2345 * Net_3674_1 * !Net_3674_0
            + Net_2343 * !Net_3674_1 * Net_3674_0
        );
        Output = Net_4882 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)

    MacroCell: Name=Net_2877, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2912) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2911
        );
        Output = Net_2877 (fanout=2)

    MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_2352 * !Net_3674_1 * !Net_3674_0
            + Net_2353 * Net_3674_1 * !Net_3674_0
            + Net_2351 * !Net_3674_1 * Net_3674_0
            + Net_2354 * Net_3674_1 * Net_3674_0
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_1:TimerUDB:control_7\ * Net_2352 * !Net_3674_1 * 
              !Net_3674_0
            + \Timer_1:TimerUDB:control_7\ * Net_2353 * Net_3674_1 * 
              !Net_3674_0
            + \Timer_1:TimerUDB:control_7\ * Net_2351 * !Net_3674_1 * 
              Net_3674_0
            + \Timer_1:TimerUDB:control_7\ * Net_2354 * Net_3674_1 * 
              Net_3674_0
        );
        Output = \Timer_1:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 12
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\Timer_1:TimerUDB:control_7\
            + \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\
            + Net_4882
            + \Timer_1:TimerUDB:trig_disable\
            + !Net_2352 * !Net_3674_1 * !Net_3674_0
            + !Net_2353 * Net_3674_1 * !Net_3674_0
            + !Net_2351 * !Net_3674_1 * Net_3674_0
            + !Net_2354 * Net_3674_1 * Net_3674_0
        );
        Output = \Timer_1:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\Timer_1:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * !Net_4882
            + !Net_4882 * \Timer_1:TimerUDB:trig_disable\
        );
        Output = \Timer_1:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1725 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1725 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1725 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_1725 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1725 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_1725 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1725 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1725
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_rw:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2155)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:control_7\
        );
        Output = \PWM_rw:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_rw:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:cmp1_less\
        );
        Output = \PWM_rw:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_rw:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2155)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_rw:PWMUDB:prevCompare1\ * \PWM_rw:PWMUDB:cmp1_less\
        );
        Output = \PWM_rw:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2166, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:runmode_enable\ * \PWM_rw:PWMUDB:cmp1_less\
        );
        Output = Net_2166 (fanout=1)

    MacroCell: Name=Net_2285, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:runmode_enable\ * \PWM_rw:PWMUDB:tc_i\
        );
        Output = Net_2285 (fanout=2)

    MacroCell: Name=\PWM_lw:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2155)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:control_7\
        );
        Output = \PWM_lw:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_lw:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:cmp1_less\
        );
        Output = \PWM_lw:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_lw:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2155)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_lw:PWMUDB:prevCompare1\ * \PWM_lw:PWMUDB:cmp1_less\
        );
        Output = \PWM_lw:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2225, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:runmode_enable\ * \PWM_lw:PWMUDB:cmp1_less\
        );
        Output = Net_2225 (fanout=1)

    MacroCell: Name=Net_2287, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:runmode_enable\ * \PWM_lw:PWMUDB:tc_i\
        );
        Output = Net_2287 (fanout=2)

    MacroCell: Name=\Counter_right:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_right:CounterUDB:per_equal\
        );
        Output = \Counter_right:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_right:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_right:CounterUDB:cmp_out_i\
        );
        Output = \Counter_right:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_right:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2285
        );
        Output = \Counter_right:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\Counter_left:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_left:CounterUDB:per_equal\
        );
        Output = \Counter_left:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_left:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_left:CounterUDB:cmp_out_i\
        );
        Output = \Counter_left:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_left:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2287
        );
        Output = \Counter_left:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM_lift:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2655)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:control_7\
        );
        Output = \PWM_lift:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_lift:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:cmp1_less\
        );
        Output = \PWM_lift:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_lift:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2655)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_lift:PWMUDB:prevCompare1\ * \PWM_lift:PWMUDB:cmp1_less\
        );
        Output = \PWM_lift:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2446, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:runmode_enable\ * \PWM_lift:PWMUDB:cmp1_less\
        );
        Output = Net_2446 (fanout=1)

    MacroCell: Name=Net_2590, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:runmode_enable\ * \PWM_lift:PWMUDB:tc_i\
        );
        Output = Net_2590 (fanout=2)

    MacroCell: Name=\Counter_lift:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_lift:CounterUDB:per_equal\
        );
        Output = \Counter_lift:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Counter_lift:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_lift:CounterUDB:cmp_out_i\
        );
        Output = \Counter_lift:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Counter_lift:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2590
        );
        Output = \Counter_lift:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3071, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_3071 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_312 ,
            cs_addr_2 => Net_4882 ,
            cs_addr_1 => \Timer_1:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_312 ,
            cs_addr_2 => Net_4882 ,
            cs_addr_1 => \Timer_1:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_rw:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2603 ,
            cs_addr_2 => \PWM_rw:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_rw:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_2155 ,
            cl0_comb => \PWM_rw:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_rw:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_rw:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_lw:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2603 ,
            cs_addr_2 => \PWM_lw:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_lw:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_2155 ,
            cl0_comb => \PWM_lw:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_lw:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_lw:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter_right:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_2174 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_right:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_right:CounterUDB:reload\ ,
            chain_out => \Counter_right:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_right:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_right:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_2174 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_right:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_right:CounterUDB:reload\ ,
            ce0_comb => \Counter_right:CounterUDB:per_equal\ ,
            z0_comb => \Counter_right:CounterUDB:status_1\ ,
            cl1_comb => \Counter_right:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_right:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_right:CounterUDB:status_5\ ,
            chain_in => \Counter_right:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_right:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\Counter_left:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_2174 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_left:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_left:CounterUDB:reload\ ,
            chain_out => \Counter_left:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_left:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_left:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_2174 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_left:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_left:CounterUDB:reload\ ,
            ce0_comb => \Counter_left:CounterUDB:per_equal\ ,
            z0_comb => \Counter_left:CounterUDB:status_1\ ,
            cl1_comb => \Counter_left:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_left:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_left:CounterUDB:status_5\ ,
            chain_in => \Counter_left:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_left:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_lift:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_2603 ,
            cs_addr_2 => \PWM_lift:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_lift:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_2655 ,
            cl0_comb => \PWM_lift:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_lift:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_lift:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Counter_lift:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_2174 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_lift:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_lift:CounterUDB:reload\ ,
            chain_out => \Counter_lift:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Counter_lift:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Counter_lift:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_2174 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Counter_lift:CounterUDB:count_enable\ ,
            cs_addr_0 => \Counter_lift:CounterUDB:reload\ ,
            ce0_comb => \Counter_lift:CounterUDB:per_equal\ ,
            z0_comb => \Counter_lift:CounterUDB:status_1\ ,
            cl1_comb => \Counter_lift:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Counter_lift:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Counter_lift:CounterUDB:status_5\ ,
            chain_in => \Counter_lift:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Counter_lift:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_3033 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_4882 ,
            clock => Net_312 ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_304 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_1952 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_rw:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_2155 ,
            clock => Net_2603 ,
            status_3 => \PWM_rw:PWMUDB:status_3\ ,
            status_2 => \PWM_rw:PWMUDB:status_2\ ,
            status_0 => \PWM_rw:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_lw:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_2155 ,
            clock => Net_2603 ,
            status_3 => \PWM_lw:PWMUDB:status_3\ ,
            status_2 => \PWM_lw:PWMUDB:status_2\ ,
            status_0 => \PWM_lw:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_right:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_2155 ,
            clock => Net_2174 ,
            status_6 => \Counter_right:CounterUDB:status_6\ ,
            status_5 => \Counter_right:CounterUDB:status_5\ ,
            status_2 => \Counter_right:CounterUDB:status_2\ ,
            status_1 => \Counter_right:CounterUDB:status_1\ ,
            status_0 => \Counter_right:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_left:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_2155 ,
            clock => Net_2174 ,
            status_6 => \Counter_left:CounterUDB:status_6\ ,
            status_5 => \Counter_left:CounterUDB:status_5\ ,
            status_2 => \Counter_left:CounterUDB:status_2\ ,
            status_1 => \Counter_left:CounterUDB:status_1\ ,
            status_0 => \Counter_left:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_lift:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_2655 ,
            clock => Net_2603 ,
            status_3 => \PWM_lift:PWMUDB:status_3\ ,
            status_2 => \PWM_lift:PWMUDB:status_2\ ,
            status_0 => \PWM_lift:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Counter_lift:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_2655 ,
            clock => Net_2174 ,
            status_6 => \Counter_lift:CounterUDB:status_6\ ,
            status_5 => \Counter_lift:CounterUDB:status_5\ ,
            status_2 => \Counter_lift:CounterUDB:status_2\ ,
            status_1 => \Counter_lift:CounterUDB:status_1\ ,
            status_0 => \Counter_lift:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3033 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_312 ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_rw:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2603 ,
            control_7 => \PWM_rw:PWMUDB:control_7\ ,
            control_6 => \PWM_rw:PWMUDB:control_6\ ,
            control_5 => \PWM_rw:PWMUDB:control_5\ ,
            control_4 => \PWM_rw:PWMUDB:control_4\ ,
            control_3 => \PWM_rw:PWMUDB:control_3\ ,
            control_2 => \PWM_rw:PWMUDB:control_2\ ,
            control_1 => \PWM_rw:PWMUDB:control_1\ ,
            control_0 => \PWM_rw:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_lw:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2603 ,
            control_7 => \PWM_lw:PWMUDB:control_7\ ,
            control_6 => \PWM_lw:PWMUDB:control_6\ ,
            control_5 => \PWM_lw:PWMUDB:control_5\ ,
            control_4 => \PWM_lw:PWMUDB:control_4\ ,
            control_3 => \PWM_lw:PWMUDB:control_3\ ,
            control_2 => \PWM_lw:PWMUDB:control_2\ ,
            control_1 => \PWM_lw:PWMUDB:control_1\ ,
            control_0 => \PWM_lw:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_right:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2174 ,
            control_7 => \Counter_right:CounterUDB:control_7\ ,
            control_6 => \Counter_right:CounterUDB:control_6\ ,
            control_5 => \Counter_right:CounterUDB:control_5\ ,
            control_4 => \Counter_right:CounterUDB:control_4\ ,
            control_3 => \Counter_right:CounterUDB:control_3\ ,
            control_2 => \Counter_right:CounterUDB:control_2\ ,
            control_1 => \Counter_right:CounterUDB:control_1\ ,
            control_0 => \Counter_right:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_left:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2174 ,
            control_7 => \Counter_left:CounterUDB:control_7\ ,
            control_6 => \Counter_left:CounterUDB:control_6\ ,
            control_5 => \Counter_left:CounterUDB:control_5\ ,
            control_4 => \Counter_left:CounterUDB:control_4\ ,
            control_3 => \Counter_left:CounterUDB:control_3\ ,
            control_2 => \Counter_left:CounterUDB:control_2\ ,
            control_1 => \Counter_left:CounterUDB:control_1\ ,
            control_0 => \Counter_left:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_2155 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_lift:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2603 ,
            control_7 => \PWM_lift:PWMUDB:control_7\ ,
            control_6 => \PWM_lift:PWMUDB:control_6\ ,
            control_5 => \PWM_lift:PWMUDB:control_5\ ,
            control_4 => \PWM_lift:PWMUDB:control_4\ ,
            control_3 => \PWM_lift:PWMUDB:control_3\ ,
            control_2 => \PWM_lift:PWMUDB:control_2\ ,
            control_1 => \PWM_lift:PWMUDB:control_1\ ,
            control_0 => \PWM_lift:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Counter_lift:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_2174 ,
            control_7 => \Counter_lift:CounterUDB:control_7\ ,
            control_6 => \Counter_lift:CounterUDB:control_6\ ,
            control_5 => \Counter_lift:CounterUDB:control_5\ ,
            control_4 => \Counter_lift:CounterUDB:control_4\ ,
            control_3 => \Counter_lift:CounterUDB:control_3\ ,
            control_2 => \Counter_lift:CounterUDB:control_2\ ,
            control_1 => \Counter_lift:CounterUDB:control_1\ ,
            control_0 => \Counter_lift:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_2:control_7\ ,
            control_6 => \Control_Reg_2:control_6\ ,
            control_5 => \Control_Reg_2:control_5\ ,
            control_4 => \Control_Reg_2:control_4\ ,
            control_3 => \Control_Reg_2:control_3\ ,
            control_2 => \Control_Reg_2:control_2\ ,
            control_1 => \Control_Reg_2:control_1\ ,
            control_0 => Net_2655 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Control_Reg_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_3:control_7\ ,
            control_6 => \Control_Reg_3:control_6\ ,
            control_5 => \Control_Reg_3:control_5\ ,
            control_4 => \Control_Reg_3:control_4\ ,
            control_3 => \Control_Reg_3:control_3\ ,
            control_2 => \Control_Reg_3:control_2\ ,
            control_1 => \Control_Reg_3:control_1\ ,
            control_0 => Net_2931 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3033 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_4:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_4:control_7\ ,
            control_6 => \Control_Reg_4:control_6\ ,
            control_5 => \Control_Reg_4:control_5\ ,
            control_4 => \Control_Reg_4:control_4\ ,
            control_3 => \Control_Reg_4:control_3\ ,
            control_2 => \Control_Reg_4:control_2\ ,
            control_1 => Net_3674_1 ,
            control_0 => Net_3674_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_304 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_1952 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_2381 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_Key
        PORT MAP (
            interrupt => Net_2933 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   82 :  110 :  192 : 42.71 %
  Unique P-terms              :  128 :  256 :  384 : 33.33 %
  Total P-terms               :  140 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :   10 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   13 :   11 :   24 : 54.17 %
    Control Registers         :   12 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    1 :    3 :    4 : 25.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.301ms
Tech Mapping phase: Elapsed time ==> 0s.365ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : B(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Echo_fl(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Echo_fr(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Echo_l(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo_r(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : G(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Photodiode(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Start_switch(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Trigger_fl(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Trigger_fr(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Trigger_l(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Trigger_r(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : dir_lift(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : dir_lw(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : dir_rw(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : servo(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : step_lift(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : step_lw(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : step_rw(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
VIDAC[3]@[FFB(VIDAC,3)] : \IDAC8_1:viDAC8\
SC[0]@[FFB(SC,0)] : \TIA_1:SC\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 31% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 56% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : B(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : Echo_fl(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Echo_fr(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Echo_l(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Echo_r(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : G(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Photodiode(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Start_switch(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : Trigger_fl(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Trigger_fr(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Trigger_l(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Trigger_r(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : dir_lift(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : dir_lw(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : dir_rw(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : servo(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : step_lift(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : step_lw(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : step_rw(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
VIDAC[0]@[FFB(VIDAC,0)] : \IDAC8_1:viDAC8\
SC[2]@[FFB(SC,2)] : \TIA_1:SC\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.011ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1784 {
    sc_2_vin
    agl0_x_sc_2_vin
    agl0
    agl0_x_agr0
    agr0
    agr0_x_p1_4
    p1_4
    agl0_x_vidac_0_iout
    vidac_0_iout
  }
  Net: Net_2379 {
    sc_2_vout
    agl4_x_sc_2_vout
    agl4
    agl4_x_dsm_0_vplus
    dsm_0_vplus
  }
  Net: Net_1768 {
    vidac_2_vout
    agl5_x_vidac_2_vout
    agl5
    agl5_x_sc_2_vref
    sc_2_vref
    agl5_x_dsm_0_vminus
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: \IDAC8_1:Net_124\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
}
Map of item to net {
  sc_2_vin                                         -> Net_1784
  agl0_x_sc_2_vin                                  -> Net_1784
  agl0                                             -> Net_1784
  agl0_x_agr0                                      -> Net_1784
  agr0                                             -> Net_1784
  agr0_x_p1_4                                      -> Net_1784
  p1_4                                             -> Net_1784
  agl0_x_vidac_0_iout                              -> Net_1784
  vidac_0_iout                                     -> Net_1784
  sc_2_vout                                        -> Net_2379
  agl4_x_sc_2_vout                                 -> Net_2379
  agl4                                             -> Net_2379
  agl4_x_dsm_0_vplus                               -> Net_2379
  dsm_0_vplus                                      -> Net_2379
  vidac_2_vout                                     -> Net_1768
  agl5_x_vidac_2_vout                              -> Net_1768
  agl5                                             -> Net_1768
  agl5_x_sc_2_vref                                 -> Net_1768
  sc_2_vref                                        -> Net_1768
  agl5_x_dsm_0_vminus                              -> Net_1768
  dsm_0_vminus                                     -> Net_1768
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.211ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   36 :   12 :   48 :  75.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.69
                   Pterms :            3.78
               Macrocells :            2.28
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.151ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :       9.00 :       4.32
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_1725 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1720, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_1720 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1725
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1725 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_1725 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_1952 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_1725 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_1725 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_1725 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_2877, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2912) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2911
        );
        Output = Net_2877 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_1725 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1725 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_1\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:capt_fifo_load\ * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + \Timer_1:TimerUDB:control_0\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882 * 
              !\Timer_1:TimerUDB:int_capt_count_0\
            + !\Timer_1:TimerUDB:capt_fifo_load\ * 
              \Timer_1:TimerUDB:int_capt_count_1\ * !Net_4882
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_312 ,
        cs_addr_2 => Net_4882 ,
        cs_addr_1 => \Timer_1:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_312 ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\ * !Net_4882
            + !Net_4882 * \Timer_1:TimerUDB:trig_disable\
        );
        Output = \Timer_1:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2446, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:runmode_enable\ * \PWM_lift:PWMUDB:cmp1_less\
        );
        Output = Net_2446 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2917, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2877
        );
        Output = Net_2917 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_3033 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3033 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3071, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_3071 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3033) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_2590, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:runmode_enable\ * \PWM_lift:PWMUDB:tc_i\
        );
        Output = Net_2590 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_lift:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_2174 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_lift:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_lift:CounterUDB:reload\ ,
        chain_out => \Counter_lift:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_lift:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3033 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_4882 ,
        clock => Net_312 ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_304 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_1:TimerUDB:control_7\ * Net_2352 * !Net_3674_1 * 
              !Net_3674_0
            + \Timer_1:TimerUDB:control_7\ * Net_2353 * Net_3674_1 * 
              !Net_3674_0
            + \Timer_1:TimerUDB:control_7\ * Net_2351 * !Net_3674_1 * 
              Net_3674_0
            + \Timer_1:TimerUDB:control_7\ * Net_2354 * Net_3674_1 * 
              Net_3674_0
        );
        Output = \Timer_1:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\Timer_1:TimerUDB:control_7\
            + \Timer_1:TimerUDB:timer_enable\ * \Timer_1:TimerUDB:run_mode\ * 
              \Timer_1:TimerUDB:per_zero\
            + Net_4882
            + \Timer_1:TimerUDB:trig_disable\
            + !Net_2352 * !Net_3674_1 * !Net_3674_0
            + !Net_2353 * Net_3674_1 * !Net_3674_0
            + !Net_2351 * !Net_3674_1 * Net_3674_0
            + !Net_2354 * Net_3674_1 * Net_3674_0
        );
        Output = \Timer_1:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_left:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2174 ,
        control_7 => \Counter_left:CounterUDB:control_7\ ,
        control_6 => \Counter_left:CounterUDB:control_6\ ,
        control_5 => \Counter_left:CounterUDB:control_5\ ,
        control_4 => \Counter_left:CounterUDB:control_4\ ,
        control_3 => \Counter_left:CounterUDB:control_3\ ,
        control_2 => \Counter_left:CounterUDB:control_2\ ,
        control_1 => \Counter_left:CounterUDB:control_1\ ,
        control_0 => \Counter_left:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_4882, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_2342 * !Net_3674_1 * !Net_3674_0
            + Net_2346 * Net_3674_1 * Net_3674_0
            + Net_2345 * Net_3674_1 * !Net_3674_0
            + Net_2343 * !Net_3674_1 * Net_3674_0
        );
        Output = Net_4882 (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2225, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:runmode_enable\ * \PWM_lw:PWMUDB:cmp1_less\
        );
        Output = Net_2225 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_4:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_4:control_7\ ,
        control_6 => \Control_Reg_4:control_6\ ,
        control_5 => \Control_Reg_4:control_5\ ,
        control_4 => \Control_Reg_4:control_4\ ,
        control_3 => \Control_Reg_4:control_3\ ,
        control_2 => \Control_Reg_4:control_2\ ,
        control_1 => Net_3674_1 ,
        control_0 => Net_3674_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 4
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_2352 * !Net_3674_1 * 
              !Net_3674_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_2353 * Net_3674_1 * 
              !Net_3674_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_2351 * !Net_3674_1 * 
              Net_3674_0
            + \Timer_1:TimerUDB:capture_last\ * 
              \Timer_1:TimerUDB:timer_enable\ * !Net_2354 * Net_3674_1 * 
              Net_3674_0
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_312) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              Net_2352 * !Net_3674_1 * !Net_3674_0
            + Net_2353 * Net_3674_1 * !Net_3674_0
            + Net_2351 * !Net_3674_1 * Net_3674_0
            + Net_2354 * Net_3674_1 * Net_3674_0
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_312 ,
        cs_addr_2 => Net_4882 ,
        cs_addr_1 => \Timer_1:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

controlcell: Name =\PWM_lift:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2603 ,
        control_7 => \PWM_lift:PWMUDB:control_7\ ,
        control_6 => \PWM_lift:PWMUDB:control_6\ ,
        control_5 => \PWM_lift:PWMUDB:control_5\ ,
        control_4 => \PWM_lift:PWMUDB:control_4\ ,
        control_3 => \PWM_lift:PWMUDB:control_3\ ,
        control_2 => \PWM_lift:PWMUDB:control_2\ ,
        control_1 => \PWM_lift:PWMUDB:control_1\ ,
        control_0 => \PWM_lift:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:run_mode\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_lift:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:cmp1_less\
        );
        Output = \PWM_lift:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_lift:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2655)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:control_7\
        );
        Output = \PWM_lift:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_lw:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:cmp1_less\
        );
        Output = \PWM_lw:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_lift:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2655)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_lift:PWMUDB:prevCompare1\ * \PWM_lift:PWMUDB:cmp1_less\
        );
        Output = \PWM_lift:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_lift:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2603 ,
        cs_addr_2 => \PWM_lift:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_lift:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_2655 ,
        cl0_comb => \PWM_lift:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_lift:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_lift:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_lift:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_2655 ,
        clock => Net_2603 ,
        status_3 => \PWM_lift:PWMUDB:status_3\ ,
        status_2 => \PWM_lift:PWMUDB:status_2\ ,
        status_0 => \PWM_lift:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_2:control_7\ ,
        control_6 => \Control_Reg_2:control_6\ ,
        control_5 => \Control_Reg_2:control_5\ ,
        control_4 => \Control_Reg_2:control_4\ ,
        control_3 => \Control_Reg_2:control_3\ ,
        control_2 => \Control_Reg_2:control_2\ ,
        control_1 => \Control_Reg_2:control_1\ ,
        control_0 => Net_2655 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_lift:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2590 * \Counter_lift:CounterUDB:control_7\ * 
              !\Counter_lift:CounterUDB:count_stored_i\
        );
        Output = \Counter_lift:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_lift:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_lift:CounterUDB:cmp_out_i\ * 
              !\Counter_lift:CounterUDB:prevCompare\
        );
        Output = \Counter_lift:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_lift:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_lift:CounterUDB:per_equal\ * 
              !\Counter_lift:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_lift:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_lift:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lift:PWMUDB:runmode_enable\ * \PWM_lift:PWMUDB:tc_i\
        );
        Output = \PWM_lift:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_lift:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2590
        );
        Output = \Counter_lift:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Counter_lift:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_lift:CounterUDB:cmp_out_i\
        );
        Output = \Counter_lift:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_lift:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2655 * !\Counter_lift:CounterUDB:per_equal\
        );
        Output = \Counter_lift:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_lift:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_lift:CounterUDB:per_equal\
        );
        Output = \Counter_lift:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_lift:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_2174 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_lift:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_lift:CounterUDB:reload\ ,
        ce0_comb => \Counter_lift:CounterUDB:per_equal\ ,
        z0_comb => \Counter_lift:CounterUDB:status_1\ ,
        cl1_comb => \Counter_lift:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_lift:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_lift:CounterUDB:status_5\ ,
        chain_in => \Counter_lift:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_lift:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Counter_lift:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_2655 ,
        clock => Net_2174 ,
        status_6 => \Counter_lift:CounterUDB:status_6\ ,
        status_5 => \Counter_lift:CounterUDB:status_5\ ,
        status_2 => \Counter_lift:CounterUDB:status_2\ ,
        status_1 => \Counter_lift:CounterUDB:status_1\ ,
        status_0 => \Counter_lift:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_lift:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2174 ,
        control_7 => \Counter_lift:CounterUDB:control_7\ ,
        control_6 => \Counter_lift:CounterUDB:control_6\ ,
        control_5 => \Counter_lift:CounterUDB:control_5\ ,
        control_4 => \Counter_lift:CounterUDB:control_4\ ,
        control_3 => \Counter_lift:CounterUDB:control_3\ ,
        control_2 => \Counter_lift:CounterUDB:control_2\ ,
        control_1 => \Counter_lift:CounterUDB:control_1\ ,
        control_0 => \Counter_lift:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_left:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_left:CounterUDB:cmp_out_i\
        );
        Output = \Counter_left:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_right:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2155 * !\Counter_right:CounterUDB:per_equal\
        );
        Output = \Counter_right:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Counter_left:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_left:CounterUDB:cmp_out_i\ * 
              !\Counter_left:CounterUDB:prevCompare\
        );
        Output = \Counter_left:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_right:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_2174 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_right:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_right:CounterUDB:reload\ ,
        chain_out => \Counter_right:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_right:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\Counter_left:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_2155 ,
        clock => Net_2174 ,
        status_6 => \Counter_left:CounterUDB:status_6\ ,
        status_5 => \Counter_left:CounterUDB:status_5\ ,
        status_2 => \Counter_left:CounterUDB:status_2\ ,
        status_1 => \Counter_left:CounterUDB:status_1\ ,
        status_0 => \Counter_left:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Counter_left:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_left:CounterUDB:per_equal\
        );
        Output = \Counter_left:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_left:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2287 * \Counter_left:CounterUDB:control_7\ * 
              !\Counter_left:CounterUDB:count_stored_i\
        );
        Output = \Counter_left:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Counter_left:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2287
        );
        Output = \Counter_left:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Counter_left:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_left:CounterUDB:per_equal\ * 
              !\Counter_left:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_left:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_left:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_2174 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_left:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_left:CounterUDB:reload\ ,
        ce0_comb => \Counter_left:CounterUDB:per_equal\ ,
        z0_comb => \Counter_left:CounterUDB:status_1\ ,
        cl1_comb => \Counter_left:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_left:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_left:CounterUDB:status_5\ ,
        chain_in => \Counter_left:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_left:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\PWM_lw:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_2155 ,
        clock => Net_2603 ,
        status_3 => \PWM_lw:PWMUDB:status_3\ ,
        status_2 => \PWM_lw:PWMUDB:status_2\ ,
        status_0 => \PWM_lw:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_3:control_7\ ,
        control_6 => \Control_Reg_3:control_6\ ,
        control_5 => \Control_Reg_3:control_5\ ,
        control_4 => \Control_Reg_3:control_4\ ,
        control_3 => \Control_Reg_3:control_3\ ,
        control_2 => \Control_Reg_3:control_2\ ,
        control_1 => \Control_Reg_3:control_1\ ,
        control_0 => Net_2931 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2933, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2877 * Net_2931
        );
        Output = Net_2933 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Counter_left:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_2155 * !\Counter_left:CounterUDB:per_equal\
        );
        Output = \Counter_left:CounterUDB:reload\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_lw:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:runmode_enable\ * \PWM_lw:PWMUDB:tc_i\
        );
        Output = \PWM_lw:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_lw:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2155)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:control_7\
        );
        Output = \PWM_lw:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_lw:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2155)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_lw:PWMUDB:prevCompare1\ * \PWM_lw:PWMUDB:cmp1_less\
        );
        Output = \PWM_lw:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_lw:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2603 ,
        cs_addr_2 => \PWM_lw:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_lw:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_2155 ,
        cl0_comb => \PWM_lw:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_lw:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_lw:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_lw:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2603 ,
        control_7 => \PWM_lw:PWMUDB:control_7\ ,
        control_6 => \PWM_lw:PWMUDB:control_6\ ,
        control_5 => \PWM_lw:PWMUDB:control_5\ ,
        control_4 => \PWM_lw:PWMUDB:control_4\ ,
        control_3 => \PWM_lw:PWMUDB:control_3\ ,
        control_2 => \PWM_lw:PWMUDB:control_2\ ,
        control_1 => \PWM_lw:PWMUDB:control_1\ ,
        control_0 => \PWM_lw:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Counter_right:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_right:CounterUDB:cmp_out_i\ * 
              !\Counter_right:CounterUDB:prevCompare\
        );
        Output = \Counter_right:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_right:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_right:CounterUDB:per_equal\
        );
        Output = \Counter_right:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Counter_right:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_right:CounterUDB:per_equal\ * 
              !\Counter_right:CounterUDB:overflow_reg_i\
        );
        Output = \Counter_right:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Counter_right:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Counter_right:CounterUDB:cmp_out_i\
        );
        Output = \Counter_right:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Counter_right:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_2174 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_right:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_right:CounterUDB:reload\ ,
        ce0_comb => \Counter_right:CounterUDB:per_equal\ ,
        z0_comb => \Counter_right:CounterUDB:status_1\ ,
        cl1_comb => \Counter_right:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Counter_right:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Counter_right:CounterUDB:status_5\ ,
        chain_in => \Counter_right:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Counter_right:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Counter_right:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_2155 ,
        clock => Net_2174 ,
        status_6 => \Counter_right:CounterUDB:status_6\ ,
        status_5 => \Counter_right:CounterUDB:status_5\ ,
        status_2 => \Counter_right:CounterUDB:status_2\ ,
        status_1 => \Counter_right:CounterUDB:status_1\ ,
        status_0 => \Counter_right:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Counter_right:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_2174 ,
        control_7 => \Counter_right:CounterUDB:control_7\ ,
        control_6 => \Counter_right:CounterUDB:control_6\ ,
        control_5 => \Counter_right:CounterUDB:control_5\ ,
        control_4 => \Counter_right:CounterUDB:control_4\ ,
        control_3 => \Counter_right:CounterUDB:control_3\ ,
        control_2 => \Counter_right:CounterUDB:control_2\ ,
        control_1 => \Counter_right:CounterUDB:control_1\ ,
        control_0 => \Counter_right:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2166, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:runmode_enable\ * \PWM_rw:PWMUDB:cmp1_less\
        );
        Output = Net_2166 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2287, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_lw:PWMUDB:runmode_enable\ * \PWM_lw:PWMUDB:tc_i\
        );
        Output = Net_2287 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_right:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2285 * \Counter_right:CounterUDB:control_7\ * 
              !\Counter_right:CounterUDB:count_stored_i\
        );
        Output = \Counter_right:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_rw:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:runmode_enable\ * \PWM_rw:PWMUDB:tc_i\
        );
        Output = \PWM_rw:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Counter_right:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2174) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2285
        );
        Output = \Counter_right:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Counter_left:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_2174 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Counter_left:CounterUDB:count_enable\ ,
        cs_addr_0 => \Counter_left:CounterUDB:reload\ ,
        chain_out => \Counter_left:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Counter_left:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\PWM_rw:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2603 ,
        control_7 => \PWM_rw:PWMUDB:control_7\ ,
        control_6 => \PWM_rw:PWMUDB:control_6\ ,
        control_5 => \PWM_rw:PWMUDB:control_5\ ,
        control_4 => \PWM_rw:PWMUDB:control_4\ ,
        control_3 => \PWM_rw:PWMUDB:control_3\ ,
        control_2 => \PWM_rw:PWMUDB:control_2\ ,
        control_1 => \PWM_rw:PWMUDB:control_1\ ,
        control_0 => \PWM_rw:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_rw:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:cmp1_less\
        );
        Output = \PWM_rw:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_rw:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2155)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_rw:PWMUDB:prevCompare1\ * \PWM_rw:PWMUDB:cmp1_less\
        );
        Output = \PWM_rw:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PWM_rw:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Reset  = (Net_2155)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:control_7\
        );
        Output = \PWM_rw:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2285, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2603) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_rw:PWMUDB:runmode_enable\ * \PWM_rw:PWMUDB:tc_i\
        );
        Output = Net_2285 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_rw:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_2603 ,
        cs_addr_2 => \PWM_rw:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_rw:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_2155 ,
        cl0_comb => \PWM_rw:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_rw:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_rw:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_rw:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_2155 ,
        clock => Net_2603 ,
        status_3 => \PWM_rw:PWMUDB:status_3\ ,
        status_2 => \PWM_rw:PWMUDB:status_2\ ,
        status_0 => \PWM_rw:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_2155 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_304 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Key
        PORT MAP (
            interrupt => Net_2933 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_uart_rx
        PORT MAP (
            interrupt => Net_1952 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_2381 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Trigger_r(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_r(0)__PA ,
        fb => Net_2346 ,
        pad => Trigger_r(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo_r(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_r(0)__PA ,
        fb => Net_2354 ,
        pad => Echo_r(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => G(0)__PA ,
        annotation => Net_4565 ,
        pad => G(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B(0)__PA ,
        annotation => Net_4567 ,
        pad => B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => R(0)__PA ,
        annotation => Net_4563 ,
        pad => R(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Trigger_fr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_fr(0)__PA ,
        fb => Net_2343 ,
        pad => Trigger_fr(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Echo_fr(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_fr(0)__PA ,
        fb => Net_2351 ,
        pad => Echo_fr(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        annotation => Net_1751 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Trigger_l(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_l(0)__PA ,
        fb => Net_2345 ,
        pad => Trigger_l(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Photodiode(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Photodiode(0)__PA ,
        analog_term => Net_1784 ,
        pad => Photodiode(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = step_lw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => step_lw(0)__PA ,
        pin_input => Net_2225 ,
        pad => step_lw(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = dir_lw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dir_lw(0)__PA ,
        pad => dir_lw(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_2917 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = dir_lift(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dir_lift(0)__PA ,
        pad => dir_lift(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = step_lift(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => step_lift(0)__PA ,
        pin_input => Net_2446 ,
        pad => step_lift(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Start_switch(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Start_switch(0)__PA ,
        fb => Net_2911 ,
        pad => Start_switch(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        annotation => Net_1757 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = servo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => servo(0)__PA ,
        pin_input => Net_3071 ,
        pad => servo(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        annotation => Net_1754 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = dir_rw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => dir_rw(0)__PA ,
        pad => dir_rw(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = step_rw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => step_rw(0)__PA ,
        pin_input => Net_2166 ,
        pad => step_rw(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = Trigger_fl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Trigger_fl(0)__PA ,
        fb => Net_2342 ,
        pad => Trigger_fl(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Echo_fl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_fl(0)__PA ,
        fb => Net_2352 ,
        pad => Echo_fl(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Echo_l(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Echo_l(0)__PA ,
        fb => Net_2353 ,
        pad => Echo_l(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_1725 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_1720 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => Net_2174 ,
            dclk_1 => Net_2174_local ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_2 => Net_312 ,
            dclk_2 => Net_312_local ,
            dclk_glb_3 => \UART_1:Net_9\ ,
            dclk_3 => \UART_1:Net_9_local\ ,
            dclk_glb_4 => Net_2603 ,
            dclk_4 => Net_2603_local ,
            dclk_glb_5 => Net_3033 ,
            dclk_5 => Net_3033_local ,
            dclk_glb_6 => Net_2912 ,
            dclk_6 => Net_2912_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_2379 ,
            vminus => Net_1768 ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 20
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_2381 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: 
    SC Block @ F(SC,2): 
    sccell: Name =\TIA_1:SC\
        PORT MAP (
            vref => Net_1768 ,
            vin => Net_1784 ,
            modout => \TIA_1:Net_60\ ,
            vout => Net_2379 );
        Properties:
        {
            cy_registers = ""
        }
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\IDAC8_1:viDAC8\
        PORT MAP (
            vout => \IDAC8_1:Net_124\ ,
            iout => Net_1784 );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,2): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_1768 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |    Trigger_r(0) | FB(Net_2346)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |       Echo_r(0) | FB(Net_2354)
     |   2 |     * |      NONE |         CMOS_OUT |            G(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |            B(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |            R(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |   Trigger_fr(0) | FB(Net_2343)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      Echo_fr(0) | FB(Net_2351)
     |   7 |       |      NONE |      RES_PULL_UP |        Pin_2(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------
   1 |   2 |     * |      NONE |         CMOS_OUT |    Trigger_l(0) | FB(Net_2345)
     |   4 |     * |      NONE |      HI_Z_ANALOG |   Photodiode(0) | Analog(Net_1784)
     |   5 |     * |      NONE |         CMOS_OUT |      step_lw(0) | In(Net_2225)
     |   6 |     * |      NONE |         CMOS_OUT |       dir_lw(0) | 
     |   7 |       |      NONE |         CMOS_OUT |          LED(0) | In(Net_2917)
-----+-----+-------+-----------+------------------+-----------------+-----------------
   2 |   0 |     * |      NONE |         CMOS_OUT |     dir_lift(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |    step_lift(0) | In(Net_2446)
     |   2 |     * |      NONE |      RES_PULL_UP | Start_switch(0) | FB(Net_2911)
     |   3 |       |      NONE |      RES_PULL_UP |        Pin_1(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        servo(0) | In(Net_3071)
     |   5 |       |      NONE |      RES_PULL_UP |        Pin_3(0) | 
-----+-----+-------+-----------+------------------+-----------------+-----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |       dir_rw(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      step_rw(0) | In(Net_2166)
-----+-----+-------+-----------+------------------+-----------------+-----------------
  12 |   0 |     * |      NONE |         CMOS_OUT |   Trigger_fl(0) | FB(Net_2342)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |      Echo_fl(0) | FB(Net_2352)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |       Echo_l(0) | FB(Net_2353)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_1725)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_1720)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.130ms
Digital Placement phase: Elapsed time ==> 3s.910ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.548ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.155ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.511ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.222ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 12s.026ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 12s.031ms
API generation phase: Elapsed time ==> 2s.174ms
Dependency generation phase: Elapsed time ==> 0s.010ms
Cleanup phase: Elapsed time ==> 0s.001ms
