Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep 21 15:20:50 2021
| Host         : ROG-115-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          
TIMING-20  Warning   Non-clocked latch              28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Machine/display_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.619        0.000                      0                  217        0.196        0.000                      0                  217        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.619        0.000                      0                  169        0.196        0.000                      0                  169        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.882        0.000                      0                   48        0.623        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 1.616ns (19.354%)  route 6.734ns (80.646%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.113    10.114    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  Machine/COUNTER1/stopped[12]_i_2/O
                         net (fo=12, routed)          1.010    11.248    Machine/COUNTER1/stopped[12]_i_2_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  Machine/COUNTER1/stopped[14]_i_2/O
                         net (fo=5, routed)           0.968    12.340    Machine/COUNTER1/stopped[14]_i_2_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.152    12.492 r  Machine/COUNTER1/display[12]_i_2/O
                         net (fo=4, routed)           0.858    13.350    Machine/COUNTER1/display[12]_i_2_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I0_O)        0.326    13.676 r  Machine/COUNTER1/display[12]_i_1/O
                         net (fo=1, routed)           0.000    13.676    Machine/p_1_in[12]
    SLICE_X4Y88          FDRE                                         r  Machine/display_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.600    15.023    Machine/CLK
    SLICE_X4Y88          FDRE                                         r  Machine/display_reg[12]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.031    15.294    Machine/display_reg[12]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                         -13.676    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.853ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 1.616ns (19.944%)  route 6.487ns (80.056%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.113    10.114    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  Machine/COUNTER1/stopped[12]_i_2/O
                         net (fo=12, routed)          1.010    11.248    Machine/COUNTER1/stopped[12]_i_2_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  Machine/COUNTER1/stopped[14]_i_2/O
                         net (fo=5, routed)           0.968    12.340    Machine/COUNTER1/stopped[14]_i_2_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.152    12.492 r  Machine/COUNTER1/display[12]_i_2/O
                         net (fo=4, routed)           0.611    13.102    Machine/COUNTER1/display[12]_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I1_O)        0.326    13.428 r  Machine/COUNTER1/display[10]_i_1/O
                         net (fo=1, routed)           0.000    13.428    Machine/p_1_in[10]
    SLICE_X3Y89          FDRE                                         r  Machine/display_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    Machine/CLK
    SLICE_X3Y89          FDRE                                         r  Machine/display_reg[10]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.032    15.281    Machine/display_reg[10]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -13.428    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 1.616ns (19.982%)  route 6.471ns (80.018%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.113    10.114    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  Machine/COUNTER1/stopped[12]_i_2/O
                         net (fo=12, routed)          1.010    11.248    Machine/COUNTER1/stopped[12]_i_2_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  Machine/COUNTER1/stopped[14]_i_2/O
                         net (fo=5, routed)           0.968    12.340    Machine/COUNTER1/stopped[14]_i_2_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.152    12.492 r  Machine/COUNTER1/display[12]_i_2/O
                         net (fo=4, routed)           0.595    13.087    Machine/COUNTER1/display[12]_i_2_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I2_O)        0.326    13.413 r  Machine/COUNTER1/display[11]_i_1/O
                         net (fo=1, routed)           0.000    13.413    Machine/p_1_in[11]
    SLICE_X4Y88          FDRE                                         r  Machine/display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.600    15.023    Machine/CLK
    SLICE_X4Y88          FDRE                                         r  Machine/display_reg[11]/C
                         clock pessimism              0.276    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X4Y88          FDRE (Setup_fdre_C_D)        0.029    15.292    Machine/display_reg[11]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                         -13.413    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.013ns  (logic 1.616ns (20.167%)  route 6.397ns (79.833%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.113    10.114    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  Machine/COUNTER1/stopped[12]_i_2/O
                         net (fo=12, routed)          1.010    11.248    Machine/COUNTER1/stopped[12]_i_2_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  Machine/COUNTER1/stopped[14]_i_2/O
                         net (fo=5, routed)           0.968    12.340    Machine/COUNTER1/stopped[14]_i_2_n_0
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.152    12.492 r  Machine/COUNTER1/display[12]_i_2/O
                         net (fo=4, routed)           0.521    13.013    Machine/COUNTER1/display[12]_i_2_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.326    13.339 r  Machine/COUNTER1/display[9]_i_1/O
                         net (fo=1, routed)           0.000    13.339    Machine/p_1_in[9]
    SLICE_X3Y89          FDRE                                         r  Machine/display_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.603    15.026    Machine/CLK
    SLICE_X3Y89          FDRE                                         r  Machine/display_reg[9]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDRE (Setup_fdre_C_D)        0.029    15.278    Machine/display_reg[9]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/stopped_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.262ns (16.917%)  route 6.198ns (83.083%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.113    10.114    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  Machine/COUNTER1/stopped[12]_i_2/O
                         net (fo=12, routed)          1.010    11.248    Machine/COUNTER1/stopped[12]_i_2_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  Machine/COUNTER1/stopped[14]_i_2/O
                         net (fo=5, routed)           0.593    11.965    Machine/COUNTER1/stopped[14]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124    12.089 r  Machine/COUNTER1/stopped[14]_i_1/O
                         net (fo=2, routed)           0.697    12.786    Machine/decimal[14]
    SLICE_X5Y86          FDRE                                         r  Machine/stopped_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    15.021    Machine/CLK
    SLICE_X5Y86          FDRE                                         r  Machine/stopped_reg[14]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)       -0.062    15.199    Machine/stopped_reg[14]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.467ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/stopped_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.421ns  (logic 1.262ns (17.005%)  route 6.159ns (82.995%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.137    10.138    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.262 r  Machine/COUNTER1/stopped[12]_i_3/O
                         net (fo=10, routed)          0.959    11.220    Machine/COUNTER1/stopped[12]_i_3_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.344 r  Machine/COUNTER1/stopped[14]_i_3/O
                         net (fo=4, routed)           0.654    11.999    Machine/COUNTER1/stopped[14]_i_3_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124    12.123 r  Machine/COUNTER1/stopped[13]_i_2/O
                         net (fo=2, routed)           0.624    12.747    Machine/decimal[13]
    SLICE_X5Y86          FDRE                                         r  Machine/stopped_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    15.021    Machine/CLK
    SLICE_X5Y86          FDRE                                         r  Machine/stopped_reg[13]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)       -0.047    15.214    Machine/stopped_reg[13]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  2.467    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/stopped_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 1.262ns (17.189%)  route 6.080ns (82.811%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.113    10.114    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  Machine/COUNTER1/stopped[12]_i_2/O
                         net (fo=12, routed)          1.010    11.248    Machine/COUNTER1/stopped[12]_i_2_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  Machine/COUNTER1/stopped[14]_i_2/O
                         net (fo=5, routed)           0.466    11.838    Machine/COUNTER1/stopped[14]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124    11.962 r  Machine/COUNTER1/stopped[15]_i_3/O
                         net (fo=2, routed)           0.706    12.668    Machine/decimal[15]
    SLICE_X5Y86          FDRE                                         r  Machine/stopped_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    15.021    Machine/CLK
    SLICE_X5Y86          FDRE                                         r  Machine/stopped_reg[15]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X5Y86          FDRE (Setup_fdre_C_D)       -0.093    15.168    Machine/stopped_reg[15]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                         -12.668    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 1.386ns (18.744%)  route 6.008ns (81.256%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.137    10.138    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.262 r  Machine/COUNTER1/stopped[12]_i_3/O
                         net (fo=10, routed)          0.959    11.220    Machine/COUNTER1/stopped[12]_i_3_n_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124    11.344 r  Machine/COUNTER1/stopped[14]_i_3/O
                         net (fo=4, routed)           0.654    11.999    Machine/COUNTER1/stopped[14]_i_3_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I4_O)        0.124    12.123 r  Machine/COUNTER1/stopped[13]_i_2/O
                         net (fo=2, routed)           0.473    12.596    Machine/COUNTER1/decimal[11]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.124    12.720 r  Machine/COUNTER1/display[13]_i_1/O
                         net (fo=1, routed)           0.000    12.720    Machine/p_1_in[13]
    SLICE_X6Y86          FDRE                                         r  Machine/display_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    15.021    Machine/CLK
    SLICE_X6Y86          FDRE                                         r  Machine/display_reg[13]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDRE (Setup_fdre_C_D)        0.079    15.340    Machine/display_reg[13]
  -------------------------------------------------------------------
                         required time                         15.340    
                         arrival time                         -12.720    
  -------------------------------------------------------------------
                         slack                                  2.620    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.347ns  (logic 1.386ns (18.865%)  route 5.961ns (81.135%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.113    10.114    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  Machine/COUNTER1/stopped[12]_i_2/O
                         net (fo=12, routed)          1.010    11.248    Machine/COUNTER1/stopped[12]_i_2_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  Machine/COUNTER1/stopped[14]_i_2/O
                         net (fo=5, routed)           0.466    11.838    Machine/COUNTER1/stopped[14]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.124    11.962 r  Machine/COUNTER1/stopped[15]_i_3/O
                         net (fo=2, routed)           0.587    12.549    Machine/COUNTER1/decimal[13]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.124    12.673 r  Machine/COUNTER1/display[15]_i_2/O
                         net (fo=1, routed)           0.000    12.673    Machine/p_1_in[15]
    SLICE_X6Y86          FDRE                                         r  Machine/display_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    15.021    Machine/CLK
    SLICE_X6Y86          FDRE                                         r  Machine/display_reg[15]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDRE (Setup_fdre_C_D)        0.081    15.342    Machine/display_reg[15]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.342ns  (logic 1.386ns (18.878%)  route 5.956ns (81.122%))
  Logic Levels:           7  (LUT5=1 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.723     5.326    Machine/COUNTER1/CLK
    SLICE_X6Y91          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  Machine/COUNTER1/ms_ticks_reg[13]/Q
                         net (fo=15, routed)          1.329     7.173    Machine/COUNTER1/ms_ticks_reg_n_0_[13]
    SLICE_X9Y87          LUT6 (Prop_lut6_I3_O)        0.124     7.297 r  Machine/COUNTER1/stopped[12]_i_20/O
                         net (fo=4, routed)           0.746     8.042    Machine/COUNTER1/stopped[12]_i_20_n_0
    SLICE_X8Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  Machine/COUNTER1/stopped[12]_i_14/O
                         net (fo=11, routed)          0.710     8.877    Machine/COUNTER1/stopped[12]_i_14_n_0
    SLICE_X8Y88          LUT6 (Prop_lut6_I2_O)        0.124     9.001 r  Machine/COUNTER1/stopped[12]_i_8/O
                         net (fo=10, routed)          1.113    10.114    Machine/COUNTER1/stopped[12]_i_8_n_0
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124    10.238 r  Machine/COUNTER1/stopped[12]_i_2/O
                         net (fo=12, routed)          1.010    11.248    Machine/COUNTER1/stopped[12]_i_2_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.124    11.372 r  Machine/COUNTER1/stopped[14]_i_2/O
                         net (fo=5, routed)           0.593    11.965    Machine/COUNTER1/stopped[14]_i_2_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.124    12.089 r  Machine/COUNTER1/stopped[14]_i_1/O
                         net (fo=2, routed)           0.455    12.543    Machine/COUNTER1/decimal[12]
    SLICE_X6Y86          LUT5 (Prop_lut5_I0_O)        0.124    12.667 r  Machine/COUNTER1/display[14]_i_1/O
                         net (fo=1, routed)           0.000    12.667    Machine/p_1_in[14]
    SLICE_X6Y86          FDRE                                         r  Machine/display_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.598    15.021    Machine/CLK
    SLICE_X6Y86          FDRE                                         r  Machine/display_reg[14]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X6Y86          FDRE (Setup_fdre_C_D)        0.077    15.338    Machine/display_reg[14]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  2.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Machine/DB_BTND/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/DB_BTND/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    Machine/DB_BTND/CLK
    SLICE_X2Y88          FDCE                                         r  Machine/DB_BTND/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.148     1.669 r  Machine/DB_BTND/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.071     1.741    Machine/DB_BTND/state_reg[1]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.098     1.839 r  Machine/DB_BTND/FSM_sequential_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    Machine/DB_BTND/FSM_sequential_state_reg[2]_i_1__0_n_0
    SLICE_X2Y88          FDCE                                         r  Machine/DB_BTND/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    Machine/DB_BTND/CLK
    SLICE_X2Y88          FDCE                                         r  Machine/DB_BTND/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.121     1.642    Machine/DB_BTND/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Machine/DB_BTNU/FSM_sequential_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/timer_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.634%)  route 0.142ns (43.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    Machine/DB_BTNU/CLK
    SLICE_X3Y88          FDCE                                         r  Machine/DB_BTNU/FSM_sequential_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  Machine/DB_BTNU/FSM_sequential_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.142     1.805    Machine/DB_BTNU/btnu_db
    SLICE_X5Y88          LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  Machine/DB_BTNU/timer_rst_i_1/O
                         net (fo=1, routed)           0.000     1.850    Machine/DB_BTNU_n_0
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
                         clock pessimism             -0.479     1.557    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.091     1.648    Machine/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Machine/DB_BTNC/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/DB_BTNC/FSM_sequential_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    Machine/DB_BTNC/CLK
    SLICE_X3Y88          FDCE                                         r  Machine/DB_BTNC/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  Machine/DB_BTNC/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=3, routed)           0.068     1.717    Machine/DB_BTNC/state_reg[1]
    SLICE_X3Y88          LUT5 (Prop_lut5_I2_O)        0.099     1.816 r  Machine/DB_BTNC/FSM_sequential_state_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.816    Machine/DB_BTNC/FSM_sequential_state_reg[2]_i_1__1_n_0
    SLICE_X3Y88          FDCE                                         r  Machine/DB_BTNC/FSM_sequential_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    Machine/DB_BTNC/CLK
    SLICE_X3Y88          FDCE                                         r  Machine/DB_BTNC/FSM_sequential_state_reg_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.092     1.613    Machine/DB_BTNC/FSM_sequential_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Machine/DB_BTNC/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/DB_BTNC/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    Machine/DB_BTNC/CLK
    SLICE_X3Y88          FDCE                                         r  Machine/DB_BTNC/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  Machine/DB_BTNC/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=3, routed)           0.167     1.830    Machine/DB_BTNC/state_reg[0]
    SLICE_X3Y88          LUT5 (Prop_lut5_I3_O)        0.042     1.872 r  Machine/DB_BTNC/FSM_sequential_state_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.872    Machine/DB_BTNC/FSM_sequential_state_reg[1]_i_1__1_n_0
    SLICE_X3Y88          FDCE                                         r  Machine/DB_BTNC/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    Machine/DB_BTNC/CLK
    SLICE_X3Y88          FDCE                                         r  Machine/DB_BTNC/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.107     1.628    Machine/DB_BTNC/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Machine/stopped_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.555%)  route 0.142ns (40.445%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    Machine/CLK
    SLICE_X6Y87          FDRE                                         r  Machine/stopped_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Machine/stopped_reg[4]/Q
                         net (fo=1, routed)           0.142     1.825    Machine/COUNTER1/display_reg[15][4]
    SLICE_X4Y87          LUT5 (Prop_lut5_I4_O)        0.045     1.870 r  Machine/COUNTER1/display[4]_i_1/O
                         net (fo=1, routed)           0.000     1.870    Machine/p_1_in[4]
    SLICE_X4Y87          FDRE                                         r  Machine/display_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.870     2.035    Machine/CLK
    SLICE_X4Y87          FDRE                                         r  Machine/display_reg[4]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.092     1.626    Machine/display_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Machine/next_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (42.020%)  route 0.195ns (57.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.600     1.519    Machine/CLK
    SLICE_X3Y86          FDRE                                         r  Machine/next_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Machine/next_state_reg[2]/Q
                         net (fo=2, routed)           0.195     1.855    Machine/next_state_reg_n_0_[2]
    SLICE_X3Y87          FDCE                                         r  Machine/curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    Machine/CLK
    SLICE_X3Y87          FDCE                                         r  Machine/curr_state_reg[2]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X3Y87          FDCE (Hold_fdce_C_D)         0.070     1.605    Machine/curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Machine/COUNTER1/ms_ticks_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/COUNTER1/CLK
    SLICE_X6Y88          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  Machine/COUNTER1/ms_ticks_reg[0]/Q
                         net (fo=5, routed)           0.091     1.776    Machine/COUNTER1/decimal[0]
    SLICE_X6Y88          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.905 r  Machine/COUNTER1/ms_ticks_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.905    Machine/COUNTER1/ms_ticks_reg[3]_i_1_n_6
    SLICE_X6Y88          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    Machine/COUNTER1/CLK
    SLICE_X6Y88          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X6Y88          FDCE (Hold_fdce_C_D)         0.134     1.654    Machine/COUNTER1/ms_ticks_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Machine/curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/display_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.553%)  route 0.189ns (50.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X3Y87          FDCE                                         r  Machine/curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  Machine/curr_state_reg[0]/Q
                         net (fo=25, routed)          0.189     1.851    Machine/COUNTER1/Q[0]
    SLICE_X4Y86          LUT5 (Prop_lut5_I2_O)        0.045     1.896 r  Machine/COUNTER1/display[2]_i_1/O
                         net (fo=1, routed)           0.000     1.896    Machine/p_1_in[2]
    SLICE_X4Y86          FDRE                                         r  Machine/display_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.869     2.034    Machine/CLK
    SLICE_X4Y86          FDRE                                         r  Machine/display_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.091     1.645    Machine/display_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEGG/mycounter1/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGG/mycounter1/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.594     1.513    SEGG/mycounter1/CLK
    SLICE_X1Y78          FDRE                                         r  SEGG/mycounter1/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  SEGG/mycounter1/state_reg[3]/Q
                         net (fo=1, routed)           0.108     1.763    SEGG/mycounter1/state_reg_n_0_[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  SEGG/mycounter1/state_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    SEGG/mycounter1/state_reg[0]_i_1_n_4
    SLICE_X1Y78          FDRE                                         r  SEGG/mycounter1/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.865     2.030    SEGG/mycounter1/CLK
    SLICE_X1Y78          FDRE                                         r  SEGG/mycounter1/state_reg[3]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    SEGG/mycounter1/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEGG/mycounter1/state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGG/mycounter1/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.596     1.515    SEGG/mycounter1/CLK
    SLICE_X1Y80          FDRE                                         r  SEGG/mycounter1/state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  SEGG/mycounter1/state_reg[11]/Q
                         net (fo=1, routed)           0.108     1.765    SEGG/mycounter1/state_reg_n_0_[11]
    SLICE_X1Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  SEGG/mycounter1/state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    SEGG/mycounter1/state_reg[8]_i_1_n_4
    SLICE_X1Y80          FDRE                                         r  SEGG/mycounter1/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.867     2.032    SEGG/mycounter1/CLK
    SLICE_X1Y80          FDRE                                         r  SEGG/mycounter1/state_reg[11]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X1Y80          FDRE (Hold_fdre_C_D)         0.105     1.620    SEGG/mycounter1/state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     Machine/curr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     Machine/curr_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     Machine/curr_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y89     Machine/display_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y89     Machine/display_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     Machine/display_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     Machine/display_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     Machine/display_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     Machine/display_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     Machine/display_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     Machine/display_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     Machine/display_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     Machine/display_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     Machine/curr_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     Machine/display_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y89     Machine/display_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     Machine/display_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y89     Machine/display_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.882ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.456ns (17.806%)  route 2.105ns (82.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          2.105     7.885    Machine/COUNTER1/AR[0]
    SLICE_X11Y90         FDCE                                         f  Machine/COUNTER1/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.525    14.948    Machine/COUNTER1/CLK
    SLICE_X11Y90         FDCE                                         r  Machine/COUNTER1/count_reg[26]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    Machine/COUNTER1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.456ns (17.806%)  route 2.105ns (82.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          2.105     7.885    Machine/COUNTER1/AR[0]
    SLICE_X11Y90         FDCE                                         f  Machine/COUNTER1/count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.525    14.948    Machine/COUNTER1/CLK
    SLICE_X11Y90         FDCE                                         r  Machine/COUNTER1/count_reg[28]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    Machine/COUNTER1/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.456ns (17.806%)  route 2.105ns (82.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          2.105     7.885    Machine/COUNTER1/AR[0]
    SLICE_X11Y90         FDCE                                         f  Machine/COUNTER1/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.525    14.948    Machine/COUNTER1/CLK
    SLICE_X11Y90         FDCE                                         r  Machine/COUNTER1/count_reg[29]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    Machine/COUNTER1/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.456ns (17.806%)  route 2.105ns (82.194%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          2.105     7.885    Machine/COUNTER1/AR[0]
    SLICE_X11Y90         FDCE                                         f  Machine/COUNTER1/count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.525    14.948    Machine/COUNTER1/CLK
    SLICE_X11Y90         FDCE                                         r  Machine/COUNTER1/count_reg[31]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    Machine/COUNTER1/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.456ns (18.823%)  route 1.967ns (81.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          1.967     7.746    Machine/COUNTER1/AR[0]
    SLICE_X11Y89         FDCE                                         f  Machine/COUNTER1/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.525    14.948    Machine/COUNTER1/CLK
    SLICE_X11Y89         FDCE                                         r  Machine/COUNTER1/count_reg[21]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    Machine/COUNTER1/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.456ns (18.823%)  route 1.967ns (81.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          1.967     7.746    Machine/COUNTER1/AR[0]
    SLICE_X11Y89         FDCE                                         f  Machine/COUNTER1/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.525    14.948    Machine/COUNTER1/CLK
    SLICE_X11Y89         FDCE                                         r  Machine/COUNTER1/count_reg[22]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    Machine/COUNTER1/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.456ns (18.823%)  route 1.967ns (81.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          1.967     7.746    Machine/COUNTER1/AR[0]
    SLICE_X11Y89         FDCE                                         f  Machine/COUNTER1/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.525    14.948    Machine/COUNTER1/CLK
    SLICE_X11Y89         FDCE                                         r  Machine/COUNTER1/count_reg[23]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    Machine/COUNTER1/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.020ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.456ns (18.823%)  route 1.967ns (81.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          1.967     7.746    Machine/COUNTER1/AR[0]
    SLICE_X11Y89         FDCE                                         f  Machine/COUNTER1/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.525    14.948    Machine/COUNTER1/CLK
    SLICE_X11Y89         FDCE                                         r  Machine/COUNTER1/count_reg[24]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y89         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    Machine/COUNTER1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -7.746    
  -------------------------------------------------------------------
                         slack                                  7.020    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.456ns (20.051%)  route 1.818ns (79.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          1.818     7.598    Machine/COUNTER1/AR[0]
    SLICE_X11Y88         FDCE                                         f  Machine/COUNTER1/count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.524    14.947    Machine/COUNTER1/CLK
    SLICE_X11Y88         FDCE                                         r  Machine/COUNTER1/count_reg[17]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.765    Machine/COUNTER1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.274ns  (logic 0.456ns (20.051%)  route 1.818ns (79.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.721     5.324    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          1.818     7.598    Machine/COUNTER1/AR[0]
    SLICE_X11Y88         FDCE                                         f  Machine/COUNTER1/count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.524    14.947    Machine/COUNTER1/CLK
    SLICE_X11Y88         FDCE                                         r  Machine/COUNTER1/count_reg[19]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y88         FDCE (Recov_fdce_C_CLR)     -0.405    14.765    Machine/COUNTER1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.117%)  route 0.399ns (73.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.399     2.060    Machine/COUNTER1/AR[0]
    SLICE_X9Y88          FDCE                                         f  Machine/COUNTER1/count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.844     2.009    Machine/COUNTER1/CLK
    SLICE_X9Y88          FDCE                                         r  Machine/COUNTER1/count_reg[18]/C
                         clock pessimism             -0.479     1.529    
    SLICE_X9Y88          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    Machine/COUNTER1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.617%)  route 0.432ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.432     2.093    Machine/COUNTER1/AR[0]
    SLICE_X6Y89          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    Machine/COUNTER1/CLK
    SLICE_X6Y89          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[4]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    Machine/COUNTER1/ms_ticks_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.617%)  route 0.432ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.432     2.093    Machine/COUNTER1/AR[0]
    SLICE_X6Y89          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    Machine/COUNTER1/CLK
    SLICE_X6Y89          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[5]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    Machine/COUNTER1/ms_ticks_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.617%)  route 0.432ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.432     2.093    Machine/COUNTER1/AR[0]
    SLICE_X6Y89          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    Machine/COUNTER1/CLK
    SLICE_X6Y89          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[6]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    Machine/COUNTER1/ms_ticks_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.617%)  route 0.432ns (75.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.432     2.093    Machine/COUNTER1/AR[0]
    SLICE_X6Y89          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    Machine/COUNTER1/CLK
    SLICE_X6Y89          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[7]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    Machine/COUNTER1/ms_ticks_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.507%)  route 0.485ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.485     2.147    Machine/COUNTER1/AR[0]
    SLICE_X6Y90          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    Machine/COUNTER1/CLK
    SLICE_X6Y90          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[10]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    Machine/COUNTER1/ms_ticks_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.507%)  route 0.485ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.485     2.147    Machine/COUNTER1/AR[0]
    SLICE_X6Y90          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    Machine/COUNTER1/CLK
    SLICE_X6Y90          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[11]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    Machine/COUNTER1/ms_ticks_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.507%)  route 0.485ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.485     2.147    Machine/COUNTER1/AR[0]
    SLICE_X6Y90          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    Machine/COUNTER1/CLK
    SLICE_X6Y90          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[8]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    Machine/COUNTER1/ms_ticks_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.141ns (22.507%)  route 0.485ns (77.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.485     2.147    Machine/COUNTER1/AR[0]
    SLICE_X6Y90          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    Machine/COUNTER1/CLK
    SLICE_X6Y90          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[9]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    Machine/COUNTER1/ms_ticks_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 Machine/timer_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Machine/COUNTER1/ms_ticks_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.141ns (22.481%)  route 0.486ns (77.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.601     1.520    Machine/CLK
    SLICE_X5Y88          FDRE                                         r  Machine/timer_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  Machine/timer_rst_reg/Q
                         net (fo=49, routed)          0.486     2.148    Machine/COUNTER1/AR[0]
    SLICE_X6Y88          FDCE                                         f  Machine/COUNTER1/ms_ticks_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    Machine/COUNTER1/CLK
    SLICE_X6Y88          FDCE                                         r  Machine/COUNTER1/ms_ticks_reg[0]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          FDCE (Remov_fdce_C_CLR)     -0.067     1.469    Machine/COUNTER1/ms_ticks_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.678    





