# EE309_Project

## IITB-RISC implementation

TEAM MEMBERS: 

Aayush Rajesh   (200070001)

Kalp Vyas       (200070030)

Pulkit Paliwal  (20D100021)

Sidhant Bose    (200020140)

In order to test commands, write the instructions (as per format given in ISA) in the data array in memory.vhdl
TRACEFILE is used to initialise the processor with a reset, and provide a finite duration clock
Testbench in use is same as that used in EE214 Labs
