// Seed: 2703338242
module module_0 (
    id_1
);
  inout wor id_1;
  assign id_1 = id_1;
  assign module_1.id_1 = 0;
  logic id_2;
  ;
  assign id_1 = -1;
  wire id_3;
  wire id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd72
) (
    input  uwire id_0,
    output wor   id_1,
    input  wor   id_2,
    input  uwire id_3,
    input  uwire _id_4,
    output uwire id_5,
    input  uwire id_6,
    output tri   id_7
);
  logic [id_4 : -1 'b0] id_9;
  module_0 modCall_1 (id_9);
  assign id_5 = 1'b0;
endmodule
