# compile vhdl design source files
vhdl xil_defaultlib  \
"tutorial_tb_func_synth.vhd" \
"../../../../../LedSimple.srcs/sim_1/imports/Tutorial/tutorial_tb.vhd" \

# Do not sort compile order
nosort
