// Seed: 3751217915
module module_0 (
    output supply1 id_0,
    output tri id_1,
    input uwire id_2,
    input supply1 id_3
    , id_9,
    input wand id_4,
    input uwire id_5
    , id_10,
    input uwire id_6,
    input tri0 id_7
);
  if (id_6) begin
    always_ff begin
      id_9 = id_4;
    end
  end else begin
    wire id_11;
  end
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input uwire id_2,
    output uwire id_3,
    input wire id_4,
    input tri1 id_5,
    input wor id_6,
    input wor id_7,
    input wand id_8,
    input tri1 id_9,
    input wire id_10,
    output supply1 id_11,
    output tri1 id_12,
    output tri id_13,
    input supply1 id_14,
    input wor id_15,
    input wor id_16,
    output tri1 id_17,
    input wand id_18,
    output wire id_19,
    input supply1 id_20,
    output wor id_21
);
  tri0 id_23, id_24 = id_14;
  module_0(
      id_23, id_12, id_2, id_5, id_16, id_16, id_18, id_24
  );
endmodule
