// Seed: 4005747374
module module_0 (
    output tri0 id_0,
    input  tri0 id_1,
    input  wand id_2,
    input  tri0 id_3,
    output wor  id_4,
    input  tri  id_5
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3,
    output wor id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    input logic id_9,
    output logic id_10,
    input tri id_11,
    input tri1 id_12,
    output supply1 id_13
);
  always @(posedge 1 == id_6) begin
    id_10 <= id_9;
  end
  assign id_1 = 1;
  module_0(
      id_3, id_12, id_6, id_7, id_5, id_8
  );
endmodule
