{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1567281945055 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1567281945065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 31 14:05:44 2019 " "Processing started: Sat Aug 31 14:05:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1567281945065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281945065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Filter-GPU -c Filter-GPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Filter-GPU -c Filter-GPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281945065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1567281946075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1567281946075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/extendunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/extendunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extendUnit " "Found entity 1: extendUnit" {  } { { "CPU-Components/extendUnit.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/extendUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/vectormemorytb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/vectormemorytb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMemoryTB " "Found entity 1: vectorMemoryTB" {  } { { "TestBenchs/vectorMemoryTB.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/TestBenchs/vectorMemoryTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/datamemorytb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/datamemorytb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemoryTB " "Found entity 1: dataMemoryTB" {  } { { "TestBenchs/dataMemoryTB.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/TestBenchs/dataMemoryTB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/aluvectorial_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/aluvectorial_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluVectorial_tb " "Found entity 1: aluVectorial_tb" {  } { { "TestBenchs/aluVectorial_tb.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/TestBenchs/aluVectorial_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenchs/alumain_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenchs/alumain_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain_tb " "Found entity 1: aluMain_tb" {  } { { "TestBenchs/aluMain_tb.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/TestBenchs/aluMain_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "Pipeline/hazard_unit.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Pipeline/hazard_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mems/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mems/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Mems/imem.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Mems/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/datamemory/vectormemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/datamemory/vectormemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vectorMemory " "Found entity 1: vectorMemory" {  } { { "CPU-Steps/dataMemory/vectorMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/vectorMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(10) " "Verilog HDL warning at dataMemory.sv(10): extended using \"x\" or \"z\"" {  } { { "CPU-Steps/dataMemory/dataMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/dataMemory.sv" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1567281959552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(11) " "Verilog HDL warning at dataMemory.sv(11): extended using \"x\" or \"z\"" {  } { { "CPU-Steps/dataMemory/dataMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/dataMemory.sv" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1567281959552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "dataMemory.sv(12) " "Verilog HDL warning at dataMemory.sv(12): extended using \"x\" or \"z\"" {  } { { "CPU-Steps/dataMemory/dataMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/dataMemory.sv" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1567281959552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/datamemory/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/datamemory/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "CPU-Steps/dataMemory/dataMemory.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/dataMemory/dataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "CPU-Steps/Fetch.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Fetch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-steps/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-steps/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decode " "Found entity 1: Decode" {  } { { "CPU-Steps/Decode.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Steps/Decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/regfilevec.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/regfilevec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfileVec " "Found entity 1: regfileVec" {  } { { "CPU-Components/regfileVec.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/regfileVec.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/n_bit_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/n_bit_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_register " "Found entity 1: n_bit_register" {  } { { "CPU-Components/n_bit_register.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/n_bit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/n_bit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_bit_mux " "Found entity 1: n_bit_mux" {  } { { "CPU-Components/n_bit_mux.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/n_bit_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_3to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_3to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "CPU-Components/mux_3to1.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_3to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_2to1_esc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1_esc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_esc " "Found entity 1: mux_2to1_esc" {  } { { "CPU-Components/mux_2to1_esc.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_2to1_esc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "CPU-Components/mux_2to1.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu-components/extend_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu-components/extend_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend_module " "Found entity 1: extend_module" {  } { { "CPU-Components/extend_module.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/CPU-Components/extend_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "Control-Unit/main_decoder.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/main_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Control-Unit/decoder.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "Control-Unit/control_unit.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Control-Unit/condlogic.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "Control-Unit/condcheck.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control-unit/alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control-unit/alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "Control-Unit/alu_decoder.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Control-Unit/alu_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/writebackbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/writebackbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writebackBuffer " "Found entity 1: writebackBuffer" {  } { { "Buffers/writebackBuffer.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Buffers/writebackBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/registersbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/registersbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registersBuffer " "Found entity 1: registersBuffer" {  } { { "Buffers/registersBuffer.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Buffers/registersBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/instructionbuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/instructionbuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionBuffer " "Found entity 1: instructionBuffer" {  } { { "Buffers/instructionBuffer.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Buffers/instructionBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/alubuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buffers/alubuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUBuffer " "Found entity 1: ALUBuffer" {  } { { "Buffers/ALUBuffer.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Buffers/ALUBuffer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/aluscalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/aluscalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU-Vectorial/aluScalar.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluScalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu-vectorial/alumain.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu-vectorial/alumain.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aluMain " "Found entity 1: aluMain" {  } { { "ALU-Vectorial/aluMain.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/ALU-Vectorial/aluMain.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filtergpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file filtergpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 filterGPU " "Found entity 1: filterGPU" {  } { { "filterGPU.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/filterGPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1567281959742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "utils hazard_unit.sv(1) " "Verilog HDL error at hazard_unit.sv(1): object \"utils\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "Pipeline/hazard_unit.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/Pipeline/hazard_unit.sv" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcW DataPath.sv(13) " "Verilog HDL Implicit Net warning at DataPath.sv(13): created implicit net for \"PCSrcW\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteW DataPath.sv(15) " "Verilog HDL Implicit Net warning at DataPath.sv(15): created implicit net for \"RegWriteW\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wa3w DataPath.sv(15) " "Verilog HDL Implicit Net warning at DataPath.sv(15): created implicit net for \"wa3w\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegSrc DataPath.sv(15) " "Verilog HDL Implicit Net warning at DataPath.sv(15): created implicit net for \"RegSrc\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ExtImm DataPath.sv(15) " "Verilog HDL Implicit Net warning at DataPath.sv(15): created implicit net for \"ExtImm\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd1E DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"rd1E\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd2E DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"rd2E\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ExtImmE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"ExtImmE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"PCSrcE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"RegWriteE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"MemtoRegE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"MemWriteE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BranchE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"BranchE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrcE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"ALUSrcE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FlagWriteE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"FlagWriteE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUControlE DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"ALUControlE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WA3E DataPath.sv(21) " "Verilog HDL Implicit Net warning at DataPath.sv(21): created implicit net for \"WA3E\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ResultW DataPath.sv(25) " "Verilog HDL Implicit Net warning at DataPath.sv(25): created implicit net for \"ResultW\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUResultM DataPath.sv(25) " "Verilog HDL Implicit Net warning at DataPath.sv(25): created implicit net for \"ALUResultM\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardAE DataPath.sv(25) " "Verilog HDL Implicit Net warning at DataPath.sv(25): created implicit net for \"ForwardAE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SrcAE DataPath.sv(25) " "Verilog HDL Implicit Net warning at DataPath.sv(25): created implicit net for \"SrcAE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ForwardBE DataPath.sv(26) " "Verilog HDL Implicit Net warning at DataPath.sv(26): created implicit net for \"ForwardBE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out DataPath.sv(26) " "Verilog HDL Implicit Net warning at DataPath.sv(26): created implicit net for \"out\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SrcBE DataPath.sv(27) " "Verilog HDL Implicit Net warning at DataPath.sv(27): created implicit net for \"SrcBE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "res DataPath.sv(31) " "Verilog HDL Implicit Net warning at DataPath.sv(31): created implicit net for \"res\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AluResultE DataPath.sv(37) " "Verilog HDL Implicit Net warning at DataPath.sv(37): created implicit net for \"AluResultE\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writeDataM DataPath.sv(37) " "Verilog HDL Implicit Net warning at DataPath.sv(37): created implicit net for \"writeDataM\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WA3M DataPath.sv(37) " "Verilog HDL Implicit Net warning at DataPath.sv(37): created implicit net for \"WA3M\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrcM DataPath.sv(37) " "Verilog HDL Implicit Net warning at DataPath.sv(37): created implicit net for \"PCSrcM\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWriteM DataPath.sv(37) " "Verilog HDL Implicit Net warning at DataPath.sv(37): created implicit net for \"RegWriteM\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemtoRegM DataPath.sv(37) " "Verilog HDL Implicit Net warning at DataPath.sv(37): created implicit net for \"MemtoRegM\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWriteM DataPath.sv(37) " "Verilog HDL Implicit Net warning at DataPath.sv(37): created implicit net for \"MemWriteM\"" {  } { { "DataPath.sv" "" { Text "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/DataPath.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1567281959742 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/output_files/Filter-GPU.map.smsg " "Generated suppressed messages file C:/Users/Jose Rivera/Arqui1/Proyecto1/Filter-GPU/output_files/Filter-GPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959792 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 33 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1567281959892 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 31 14:05:59 2019 " "Processing ended: Sat Aug 31 14:05:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1567281959892 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1567281959892 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1567281959892 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1567281959892 ""}
