✔ [2/102] Built LeanRV64D.Sail.IntRange (1.5s)
✔ [3/102] Built LeanRV64D.Sail.BitVec (2.7s)
✔ [4/102] Built LeanRV64D.Sail.Sail (3.4s)
✔ [5/102] Built LeanRV64D.Defs (26s)
✔ [6/102] Built LeanRV64D.RiscvExtras (488ms)
✔ [7/102] Built LeanRV64D.FakeReal (502ms)
✔ [8/102] Built LeanRV64D.Specialization (682ms)
✔ [9/102] Built LeanRV64D.RiscvStepCommon (533ms)
✔ [10/102] Built LeanRV64D.RiscvStepExt (521ms)
✔ [11/102] Built LeanRV64D.RiscvInstsZawrs (648ms)
✔ [12/102] Built LeanRV64D.RiscvInstsZicond (679ms)
✔ [13/102] Built LeanRV64D.RiscvInstsZvknhab (860ms)
✔ [14/102] Built LeanRV64D.RiscvInstsVextRed (1.3s)
✔ [15/102] Built LeanRV64D.RiscvInstsVextFpVm (1.5s)
✔ [16/102] Built LeanRV64D.RiscvInstsZvkned (1.6s)
✔ [17/102] Built LeanRV64D.RiscvInstsVextMask (1.0s)
✔ [18/102] Built LeanRV64D.RiscvInstsMext (1.1s)
✔ [19/102] Built LeanRV64D.RiscvInstsZicbop (896ms)
✔ [20/102] Built LeanRV64D.RiscvInstsVextVm (3.7s)
✔ [21/102] Built LeanRV64D.RiscvZihintntlTypes (982ms)
✔ [22/102] Built LeanRV64D.RiscvVextTypes (1.3s)
✔ [23/102] Built LeanRV64D.RiscvInstRetire (587ms)
✔ [24/102] Built LeanRV64D.RiscvExtRegs (610ms)
✔ [25/102] Built LeanRV64D.ReadWriteV1 (914ms)
✔ [26/102] Built LeanRV64D.PreludeMemMetadata (699ms)
✔ [27/102] Built LeanRV64D.RiscvVmemTypes (647ms)
✔ [28/102] Built LeanRV64D.PreludeMemAddrtype (566ms)
✔ [29/102] Built LeanRV64D.RiscvInstsVextFp (6.4s)
✔ [30/102] Built LeanRV64D.Common (601ms)
✔ [31/102] Built LeanRV64D.RiscvVlen (574ms)
✔ [32/102] Built LeanRV64D.RiscvTypesExt (540ms)
✔ [33/102] Built LeanRV64D.RiscvFlen (564ms)
✔ [34/102] Built LeanRV64D.Arith (761ms)
✔ [35/102] Built LeanRV64D.DecBits (2.1s)
✔ [36/102] Built LeanRV64D.Mapping (774ms)
✔ [37/102] Built LeanRV64D.RiscvErrors (689ms)
✔ [38/102] Built LeanRV64D.RiscvInstsVextArith (11s)
✔ [39/102] Built LeanRV64D.RiscvXlen (566ms)
✔ [40/102] Built LeanRV64D.Flow (569ms)
✔ [41/102] Built LeanRV64D.RiscvVmemPtw (726ms)
✔ [42/102] Built LeanRV64D.RiscvInstsZalrsc (525ms)
✔ [43/102] Built LeanRV64D.Vector (713ms)
✔ [44/102] Built LeanRV64D.Prelude (1.2s)
✔ [45/102] Built LeanRV64D.Arithmetic (1.2s)
✔ [46/102] Built LeanRV64D.HexBits (8.8s)
✔ [47/102] Built LeanRV64D.HexBitsSigned (8.0s)
✔ [48/102] Built LeanRV64D.RiscvZkrControl (1.0s)
✔ [49/102] Built LeanRV64D.PreludeMem (1.8s)
✔ [50/102] Built LeanRV64D.RiscvFregType (2.5s)
✔ [51/102] Built LeanRV64D.RiscvRegType (646ms)
✔ [52/102] Built LeanRV64D.RiscvTypesKext (7.2s)
✔ [53/102] Built LeanRV64D.RiscvSoftfloatInterface (4.8s)
✔ [54/102] Built LeanRV64D.RvfiDii (4.1s)
✔ [55/102] Built LeanRV64D.RiscvExtensions (11s)
✔ [56/102] Built LeanRV64D.RiscvTypes (49s)
✔ [57/102] Built LeanRV64D.RiscvSmcntrpmf (1.2s)
✔ [58/102] Built LeanRV64D.RiscvInstsZaamo (1.2s)
✔ [59/102] Built LeanRV64D.RiscvVmemTlb (1.4s)
✔ [60/102] Built LeanRV64D.RiscvCallbacks (40s)
✔ [61/102] Built LeanRV64D.RiscvRegs (2.8s)
✔ [62/102] Built LeanRV64D.RiscvVextRegs (2.9s)
✔ [63/102] Built LeanRV64D.RiscvPcAccess (608ms)
✔ [64/102] Built LeanRV64D.RiscvAddrChecks (609ms)
✔ [65/102] Built LeanRV64D.RiscvInstsVextVset (1.3s)
✔ [66/102] Built LeanRV64D.RiscvZvkUtils (2.2s)
✔ [67/102] Built LeanRV64D.RiscvVextControl (2.5s)
✔ [68/102] Built LeanRV64D.RiscvFdextRegs (6.1s)
✔ [69/102] Built LeanRV64D.RiscvInstsBase (3.4s)
✔ [70/102] Built LeanRV64D.RiscvInstsFext (2.5s)
✔ [71/102] Built LeanRV64D.RiscvSysRegs (8.7s)
✔ [72/102] Built LeanRV64D.RiscvInstsVextUtils (4.9s)
✔ [73/102] Built LeanRV64D.RiscvInstsZfbfminUtils (664ms)
✔ [74/102] Built LeanRV64D.RiscvVmemPte (1.1s)
✔ [75/102] Built LeanRV64D.RiscvInstsZfh (2.2s)
✔ [76/102] Built LeanRV64D.RiscvInstsDext (2.4s)
✔ [77/102] Built LeanRV64D.RiscvInstsZicboz (570ms)
✔ [78/102] Built LeanRV64D.RiscvSysExceptions (940ms)
✔ [79/102] Built LeanRV64D.RiscvPmpRegs (1.9s)
✔ [80/102] Built LeanRV64D.RiscvInstsZfa (893ms)
✔ [81/102] Built LeanRV64D.RiscvPmpControl (1.2s)
✔ [82/102] Built LeanRV64D.RiscvPlatform (4.7s)
✔ [83/102] Built LeanRV64D.RiscvValidateConfig (880ms)
✔ [84/102] Built LeanRV64D.RiscvInstsVextFpUtils (5.6s)
✔ [85/102] Built LeanRV64D.RiscvSysControl (4.1s)
✔ [86/102] Built LeanRV64D.RiscvInstsVextFpRed (1.2s)
✔ [87/102] Built LeanRV64D.RiscvMem (1.4s)
✔ [88/102] Built LeanRV64D.RiscvVmem (1.9s)
✔ [89/102] Built LeanRV64D.RiscvFetchRvfi (1.5s)
✔ [90/102] Built LeanRV64D.RiscvInstsZicbom (2.1s)
✔ [91/102] Built LeanRV64D.RiscvVmemUtils (2.6s)
✔ [92/102] Built LeanRV64D.RiscvFetch (1.3s)
✔ [93/102] Built LeanRV64D.RiscvInstsVextMem (4.5s)
✔ [94/102] Built LeanRV64D.RiscvInstsZicsr (7.9s)
✔ [95/102] Built LeanRV64D.RiscvZihpm (383ms)
✔ [96/102] Built LeanRV64D.RiscvInstsEnd (203s)
✔ [97/102] Built LeanRV64D.RiscvDecodeExt (340ms)
✔ [98/102] Built LeanRV64D.RiscvStep (1.5s)
✔ [99/102] Built LeanRV64D.RiscvModel (429ms)
✔ [100/102] Built LeanRV64D.Main (416ms)
✔ [101/102] Built LeanRV64D (5.8s)
Build completed successfully (102 jobs).
