<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='595' type='bool llvm::PPC::isVMRGLShuffleMask(llvm::ShuffleVectorSDNode * N, unsigned int UnitSize, unsigned int ShuffleKind, llvm::SelectionDAG &amp; DAG)'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='593'>/// isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for
    /// a VRGL* instruction with the specified unit size (1,2 or 4 bytes).</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66248' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66256' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66264' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66344' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66352' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66360' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66416' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66424' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66432' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<def f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1804' ll='1821' type='bool llvm::PPC::isVMRGLShuffleMask(llvm::ShuffleVectorSDNode * N, unsigned int UnitSize, unsigned int ShuffleKind, llvm::SelectionDAG &amp; DAG)'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9429' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9430' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9431' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9450' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9451' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9452' u='c' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1798'>/// isVMRGLShuffleMask - Return true if this is a shuffle mask suitable for
/// a VMRGL* instruction with the specified unit size (1,2 or 4 bytes).
/// The ShuffleKind distinguishes between big-endian merges with two
/// different inputs (0), either-endian merges with two identical inputs (1),
/// and little-endian merges with two different inputs (2).  For the latter,
/// the input operands are swapped (see PPCInstrAltivec.td).</doc>
