Analysis & Elaboration report for Proyecto_Final2
Thu Aug 06 19:22:43 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated
  6. Source assignments for microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component|altsyncram_jvf1:auto_generated
  7. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32
  8. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|XOR_N:XOR_B
  9. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB
 10. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|OR_N:OR
 11. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|NOT_N:NOT
 12. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|XOR_N:XOR
 13. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|LSR_LSL_N:LSR_LSL
 14. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|ASR_ASL_N:ASR_ASL
 15. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux
 16. Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|Flags:Flag_Mod
 17. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod1
 18. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod2
 19. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod3
 20. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod4
 21. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod5
 22. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod6
 23. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod7
 24. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod8
 25. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod9
 26. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod10
 27. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod11
 28. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod12
 29. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod13
 30. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod14
 31. Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod15
 32. Parameter Settings for User Entity Instance: microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: microprocessor:microDUT|PCreg:PC_reg
 35. Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:PCSrcMux
 36. Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:MemToRegMux
 37. Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:RegSrcMux0
 38. Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:ALUSrcMux
 39. Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:RegSrcMux1
 40. altsyncram Parameter Settings by Entity Instance
 41. Analysis & Elaboration Settings
 42. Port Connectivity Checks: "microprocessor:microDUT|mux2_1:RegSrcMux1"
 43. Port Connectivity Checks: "microprocessor:microDUT|circmssg:message"
 44. Port Connectivity Checks: "microprocessor:microDUT|extend:extnd|mux4_31_3i:selE"
 45. Port Connectivity Checks: "microprocessor:microDUT|extend:extnd|circ_rot:circrot"
 46. Port Connectivity Checks: "microprocessor:microDUT|reg_file:regfile|deco4_16:deco0"
 47. Port Connectivity Checks: "microprocessor:microDUT|insmem:instrmemory"
 48. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Thu Aug 06 19:22:43 2020       ;
; Quartus Prime Version         ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                 ; Proyecto_Final2                             ;
; Top-level Entity Name         ; processor_tb                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |processor_tb|microprocessor:microDUT|dataMemory:dataMem ; dataMemory.v    ;
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |processor_tb|microprocessor:microDUT|circmssg:message   ; circmssg.v      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component|altsyncram_jvf1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|XOR_N:XOR_B ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|OR_N:OR ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|NOT_N:NOT ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|XOR_N:XOR ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|LSR_LSL_N:LSR_LSL ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|ASR_ASL_N:ASR_ASL ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|ALU_N_Bits:ALU32|Flags:Flag_Mod ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod5 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod6 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod7 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod8 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod9 ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod10 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod11 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod12 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod14 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod15 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                        ;
+------------------------------------+----------------------+-------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                     ;
; WIDTH_B                            ; 1                    ; Untyped                                                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                     ;
; CBXI_PARAMETER                     ; altsyncram_4dm1      ; Untyped                                                     ;
+------------------------------------+----------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; circ.mif             ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_jvf1      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|PCreg:PC_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; N              ; 13    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:PCSrcMux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; N              ; 13    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:MemToRegMux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:RegSrcMux0 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:ALUSrcMux ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; N              ; 32    ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: microprocessor:microDUT|mux2_1:RegSrcMux1 ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; N              ; 4     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                       ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Name                                      ; Value                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                          ;
; Entity Instance                           ; microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
; Entity Instance                           ; microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                                        ;
;     -- WIDTH_A                            ; 32                                                                         ;
;     -- NUMWORDS_A                         ; 256                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                               ;
;     -- WIDTH_B                            ; 1                                                                          ;
;     -- NUMWORDS_B                         ; 1                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; processor_tb       ; Proyecto_Final2    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "microprocessor:microDUT|mux2_1:RegSrcMux1" ;
+------+-------+----------+---------------------------------------------+
; Port ; Type  ; Severity ; Details                                     ;
+------+-------+----------+---------------------------------------------+
; b    ; Input ; Info     ; Stuck at VCC                                ;
+------+-------+----------+---------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "microprocessor:microDUT|circmssg:message" ;
+------------+-------+----------+--------------------------------------+
; Port       ; Type  ; Severity ; Details                              ;
+------------+-------+----------+--------------------------------------+
; address[7] ; Input ; Info     ; Stuck at GND                         ;
+------------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "microprocessor:microDUT|extend:extnd|mux4_31_3i:selE" ;
+---------------+-------+----------+-----------------------------------------------+
; Port          ; Type  ; Severity ; Details                                       ;
+---------------+-------+----------+-----------------------------------------------+
; zero[31..12]  ; Input ; Info     ; Stuck at GND                                  ;
; extsign[1..0] ; Input ; Info     ; Stuck at GND                                  ;
+---------------+-------+----------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microprocessor:microDUT|extend:extnd|circ_rot:circrot"                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                       ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; I    ; Input ; Warning  ; Input port expression (24 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "I[24..24]" will be connected to GND. ;
+------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "microprocessor:microDUT|reg_file:regfile|deco4_16:deco0"                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; R[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "microprocessor:microDUT|insmem:instrmemory" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; a[31..13] ; Input ; Info     ; Stuck at GND                            ;
+-----------+-------+----------+-----------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Aug 06 19:22:30 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_Final2 -c Proyecto_Final2 --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file circ_rot_alu.sv
    Info (12023): Found entity 1: circ_rot_ALU File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot_ALU.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_n.sv
    Info (12023): Found entity 1: XOR_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/XOR_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sum_sub_4_tb.sv
    Info (12023): Found entity 1: SUM_SUB_4_TB File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/SUM_SUB_4_TB.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.sv
    Info (12023): Found entity 1: reg_file File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_32bit.sv
    Info (12023): Found entity 1: reg_32bit File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_32bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.sv
    Info (12023): Found entity 1: processor_tb File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file plus4.sv
    Info (12023): Found entity 1: plus4 File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/plus4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pcreg.sv
    Info (12023): Found entity 1: PCreg File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/PCreg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_n.sv
    Info (12023): Found entity 1: OR_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/OR_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_n.sv
    Info (12023): Found entity 1: NOT_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NOT_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_a_n.sv
    Info (12023): Found entity 1: NOT_A_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NOT_A_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nand_n.sv
    Info (12023): Found entity 1: NAND_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/NAND_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_31_3i.sv
    Info (12023): Found entity 1: mux4_31_3i File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31_3i.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux4_31.sv
    Info (12023): Found entity 1: mux4_31 File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux4_31.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/mux2_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4_n.sv
    Info (12023): Found entity 1: MUX_4_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_4_1.sv
    Info (12023): Found entity 1: MUX_4_1 File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file microprocessor.sv
    Info (12023): Found entity 1: microprocessor File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lsr_lsl_n.sv
    Info (12023): Found entity 1: LSR_LSL_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/LSR_LSL_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full1bitadder.sv
    Info (12023): Found entity 1: full1BitAdder File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/full1BitAdder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flags.sv
    Info (12023): Found entity 1: Flags File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/Flags.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extend.sv
    Info (12023): Found entity 1: extend File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco4_16.sv
    Info (12023): Found entity 1: deco4_16 File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_16.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file deco4_4.sv
    Info (12023): Found entity 1: deco4_4 File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/deco4_4.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.sv
    Info (12023): Found entity 1: ControlUnit File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file circ_rotmod.sv
    Info (12023): Found entity 1: circ_rotmod File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rotmod.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file circ_rot.sv
    Info (12023): Found entity 1: circ_rot File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file asr_asl_n.sv
    Info (12023): Found entity 1: ASR_ASL_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ASR_ASL_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_n.sv
    Info (12023): Found entity 1: AND_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/AND_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_n_bits.sv
    Info (12023): Found entity 1: ALU_N_Bits File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_sub_n.sv
    Info (12023): Found entity 1: ADD_SUB_N File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ADD_SUB_N.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/instructionMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file flagcontrol.sv
    Info (12023): Found entity 1: FlagControl File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/FlagControl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_4bit.sv
    Info (12023): Found entity 1: reg_4bit File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_4bit.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_cond_en.sv
    Info (12023): Found entity 1: ALU_COND_En File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_COND_En.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alumux.sv
    Info (12023): Found entity 1: ALUMux File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALUMux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file messagetest.v
    Info (12023): Found entity 1: messageTest File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/messageTest.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file chipselect.sv
    Info (12023): Found entity 1: chipSelect File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/chipSelect.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file insmem.sv
    Info (12023): Found entity 1: insmem File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ram_output.sv
    Info (12023): Found entity 1: ram_output File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ram_output.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xormssg.v
    Info (12023): Found entity 1: xormssg File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/xormssg.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file notmssg.v
    Info (12023): Found entity 1: notmssg File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/notmssg.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file circmssg.v
    Info (12023): Found entity 1: circmssg File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v Line: 40
Info (12127): Elaborating entity "processor_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at processor_tb.sv(17): assignments to clk create a combinational loop File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv Line: 17
Info (12128): Elaborating entity "microprocessor" for hierarchy "microprocessor:microDUT" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv Line: 4
Info (12128): Elaborating entity "insmem" for hierarchy "microprocessor:microDUT|insmem:instrmemory" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 7
Warning (10850): Verilog HDL warning at insmem.sv(8): number of words (38) in memory file does not match the number of elements in the address range [0:256] File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv Line: 8
Warning (10030): Net "RAM.data_a" at insmem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv Line: 4
Warning (10030): Net "RAM.waddr_a" at insmem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv Line: 4
Warning (10030): Net "RAM.we_a" at insmem.sv(4) has no driver or initial value, using a default initial value '0' File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/insmem.sv Line: 4
Info (12128): Elaborating entity "reg_file" for hierarchy "microprocessor:microDUT|reg_file:regfile" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 8
Info (12128): Elaborating entity "deco4_16" for hierarchy "microprocessor:microDUT|reg_file:regfile|deco4_16:deco0" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv Line: 10
Info (12128): Elaborating entity "mux4_31" for hierarchy "microprocessor:microDUT|reg_file:regfile|mux4_31:muxA1" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv Line: 11
Info (12128): Elaborating entity "reg_32bit" for hierarchy "microprocessor:microDUT|reg_file:regfile|reg_32bit:reg0" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/reg_file.sv Line: 13
Info (12128): Elaborating entity "ALU_N_Bits" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 9
Info (12128): Elaborating entity "XOR_N" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|XOR_N:XOR_B" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 18
Info (12128): Elaborating entity "ADD_SUB_N" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 19
Info (12128): Elaborating entity "full1BitAdder" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|ADD_SUB_N:ADD_SUB|full1BitAdder:firstAdd" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ADD_SUB_N.sv Line: 5
Info (12128): Elaborating entity "circ_rot_ALU" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|circ_rot_ALU:circr" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 20
Info (12128): Elaborating entity "OR_N" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|OR_N:OR" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 21
Info (12128): Elaborating entity "NOT_N" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|NOT_N:NOT" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 22
Info (12128): Elaborating entity "LSR_LSL_N" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|LSR_LSL_N:LSR_LSL" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 24
Info (12128): Elaborating entity "ASR_ASL_N" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|ASR_ASL_N:ASR_ASL" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 25
Info (12128): Elaborating entity "MUX_4_N" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 28
Info (12128): Elaborating entity "MUX_4_1" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|MUX_4_N:controlMux|MUX_4_1:generate_MUX[0].Muxes" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/MUX_4_N.sv Line: 9
Info (12128): Elaborating entity "Flags" for hierarchy "microprocessor:microDUT|ALU_N_Bits:ALU32|Flags:Flag_Mod" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ALU_N_Bits.sv Line: 31
Info (12128): Elaborating entity "extend" for hierarchy "microprocessor:microDUT|extend:extnd" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 10
Info (12128): Elaborating entity "circ_rot" for hierarchy "microprocessor:microDUT|extend:extnd|circ_rot:circrot" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv Line: 8
Info (12128): Elaborating entity "circ_rotmod" for hierarchy "microprocessor:microDUT|extend:extnd|circ_rot:circrot|circ_rotmod:circ_rotmod1" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circ_rot.sv Line: 6
Info (12128): Elaborating entity "mux4_31_3i" for hierarchy "microprocessor:microDUT|extend:extnd|mux4_31_3i:selE" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/extend.sv Line: 9
Info (12128): Elaborating entity "dataMemory" for hierarchy "microprocessor:microDUT|dataMemory:dataMem" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 11
Info (12128): Elaborating entity "altsyncram" for hierarchy "microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v Line: 86
Info (12130): Elaborated megafunction instantiation "microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v Line: 86
Info (12133): Instantiated megafunction "microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/dataMemory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4dm1.tdf
    Info (12023): Found entity 1: altsyncram_4dm1 File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/db/altsyncram_4dm1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4dm1" for hierarchy "microprocessor:microDUT|dataMemory:dataMem|altsyncram:altsyncram_component|altsyncram_4dm1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "circmssg" for hierarchy "microprocessor:microDUT|circmssg:message" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 15
Info (12128): Elaborating entity "altsyncram" for hierarchy "microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v Line: 82
Info (12130): Elaborated megafunction instantiation "microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v Line: 82
Info (12133): Instantiated megafunction "microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/circmssg.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "circ.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jvf1.tdf
    Info (12023): Found entity 1: altsyncram_jvf1 File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/db/altsyncram_jvf1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jvf1" for hierarchy "microprocessor:microDUT|circmssg:message|altsyncram:altsyncram_component|altsyncram_jvf1:auto_generated" File: c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "PCreg" for hierarchy "microprocessor:microDUT|PCreg:PC_reg" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 16
Info (12128): Elaborating entity "plus4" for hierarchy "microprocessor:microDUT|plus4:PCp4" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 17
Info (12128): Elaborating entity "mux2_1" for hierarchy "microprocessor:microDUT|mux2_1:PCSrcMux" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 19
Info (12128): Elaborating entity "mux2_1" for hierarchy "microprocessor:microDUT|mux2_1:MemToRegMux" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 20
Info (12128): Elaborating entity "mux2_1" for hierarchy "microprocessor:microDUT|mux2_1:RegSrcMux0" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 21
Info (12128): Elaborating entity "chipSelect" for hierarchy "microprocessor:microDUT|chipSelect:ChipSel" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 24
Info (12128): Elaborating entity "ControlUnit" for hierarchy "microprocessor:microDUT|ControlUnit:ctrlunit" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/microprocessor.sv Line: 26
Info (12128): Elaborating entity "deco4_4" for hierarchy "microprocessor:microDUT|ControlUnit:ctrlunit|deco4_4:ALUdeco" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv Line: 19
Info (12128): Elaborating entity "FlagControl" for hierarchy "microprocessor:microDUT|ControlUnit:ctrlunit|FlagControl:FlagReg" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv Line: 20
Info (12128): Elaborating entity "reg_4bit" for hierarchy "microprocessor:microDUT|ControlUnit:ctrlunit|FlagControl:FlagReg|reg_4bit:FlagReg" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/FlagControl.sv Line: 4
Info (12128): Elaborating entity "ALUMux" for hierarchy "microprocessor:microDUT|ControlUnit:ctrlunit|ALUMux:ALUSel" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv Line: 21
Info (12128): Elaborating entity "ALU_COND_En" for hierarchy "microprocessor:microDUT|ControlUnit:ctrlunit|ALU_COND_En:eval" File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/ControlUnit.sv Line: 22
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/luisd/Documents/ProjectsFPGA/Proyecto_Final(2)/processor_tb.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Thu Aug 06 19:22:43 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:30


