

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Thu Jan 18 21:39:35 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|     6.508|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3261|  3261|  3261|  3261|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  3260|  3260|       652|          -|          -|     5|    no    |
        | + Col_Loop       |   650|   650|       130|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   128|   128|         2|          -|          -|    64|    no    |
        +------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    149|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      98|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      98|    236|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_208_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln14_2_fu_237_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln14_fu_180_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln15_1_fu_252_p2  |     +    |      0|  0|  13|          11|           1|
    |add_ln15_fu_198_p2    |     +    |      0|  0|  13|          11|           7|
    |c_fu_192_p2           |     +    |      0|  0|  12|           3|           1|
    |f_fu_227_p2           |     +    |      0|  0|  15|           7|           1|
    |i_fu_158_p2           |     +    |      0|  0|  13|          11|           9|
    |r_fu_152_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln12_fu_221_p2   |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln6_fu_146_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_186_p2    |   icmp   |      0|  0|   9|           3|           3|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 149|          83|          58|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |c_0_reg_113  |   9|          2|    3|          6|
    |f_0_reg_135  |   9|          2|    7|         14|
    |i_0_reg_90   |   9|          2|   11|         22|
    |i_1_reg_102  |   9|          2|   11|         22|
    |i_2_reg_124  |   9|          2|   11|         22|
    |r_0_reg_79   |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        |  87|         18|   47|         98|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln14_reg_271     |   6|   0|    6|          0|
    |add_ln15_reg_284     |  11|   0|   11|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |c_0_reg_113          |   3|   0|    3|          0|
    |c_reg_279            |   3|   0|    3|          0|
    |f_0_reg_135          |   7|   0|    7|          0|
    |f_reg_297            |   7|   0|    7|          0|
    |i_0_reg_90           |  11|   0|   11|          0|
    |i_1_reg_102          |  11|   0|   11|          0|
    |i_2_reg_124          |  11|   0|   11|          0|
    |i_reg_266            |  11|   0|   11|          0|
    |r_0_reg_79           |   3|   0|    3|          0|
    |r_reg_261            |   3|   0|    3|          0|
    |tmp_18_cast_reg_289  |   6|   0|   12|          6|
    +---------------------+----+----+-----+-----------+
    |Total                |  98|   0|  104|          6|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |      flat      | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |      flat      | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |      flat      | return value |
|ap_done                  | out |    1| ap_ctrl_hs |      flat      | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |      flat      | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |      flat      | return value |
|flat_array_address0      | out |   11|  ap_memory |   flat_array   |     array    |
|flat_array_ce0           | out |    1|  ap_memory |   flat_array   |     array    |
|flat_array_we0           | out |    1|  ap_memory |   flat_array   |     array    |
|flat_array_d0            | out |   32|  ap_memory |   flat_array   |     array    |
|max_pool_2_out_address0  | out |   11|  ap_memory | max_pool_2_out |     array    |
|max_pool_2_out_ce0       | out |    1|  ap_memory | max_pool_2_out |     array    |
|max_pool_2_out_q0        |  in |   32|  ap_memory | max_pool_2_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

