
MultipleADXL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077e8  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d4c0  08007980  08007980  00008980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08024e40  08024e40  0002605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08024e40  08024e40  00025e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08024e48  08024e48  0002605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08024e48  08024e48  00025e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08024e4c  08024e4c  00025e4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08024e50  00026000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000e864  2000005c  08024eac  0002605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000e8c0  08024eac  000268c0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d591  00000000  00000000  0002608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c46  00000000  00000000  0004361d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001008  00000000  00000000  00047268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b32  00000000  00000000  00048270  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001748e  00000000  00000000  00048da2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014a30  00000000  00000000  00060230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009241a  00000000  00000000  00074c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  0010707a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004780  00000000  00000000  00107138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000058  00000000  00000000  0010b8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003b93  00000000  00000000  0010b910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001d8  00000000  00000000  0010f4a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000005c 	.word	0x2000005c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08007968 	.word	0x08007968

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000060 	.word	0x20000060
 80001d4:	08007968 	.word	0x08007968

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_uldivmod>:
 8000b50:	b953      	cbnz	r3, 8000b68 <__aeabi_uldivmod+0x18>
 8000b52:	b94a      	cbnz	r2, 8000b68 <__aeabi_uldivmod+0x18>
 8000b54:	2900      	cmp	r1, #0
 8000b56:	bf08      	it	eq
 8000b58:	2800      	cmpeq	r0, #0
 8000b5a:	bf1c      	itt	ne
 8000b5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b60:	f04f 30ff 	movne.w	r0, #4294967295
 8000b64:	f000 b988 	b.w	8000e78 <__aeabi_idiv0>
 8000b68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b70:	f000 f806 	bl	8000b80 <__udivmoddi4>
 8000b74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b7c:	b004      	add	sp, #16
 8000b7e:	4770      	bx	lr

08000b80 <__udivmoddi4>:
 8000b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b84:	9d08      	ldr	r5, [sp, #32]
 8000b86:	468e      	mov	lr, r1
 8000b88:	4604      	mov	r4, r0
 8000b8a:	4688      	mov	r8, r1
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d14a      	bne.n	8000c26 <__udivmoddi4+0xa6>
 8000b90:	428a      	cmp	r2, r1
 8000b92:	4617      	mov	r7, r2
 8000b94:	d962      	bls.n	8000c5c <__udivmoddi4+0xdc>
 8000b96:	fab2 f682 	clz	r6, r2
 8000b9a:	b14e      	cbz	r6, 8000bb0 <__udivmoddi4+0x30>
 8000b9c:	f1c6 0320 	rsb	r3, r6, #32
 8000ba0:	fa01 f806 	lsl.w	r8, r1, r6
 8000ba4:	fa20 f303 	lsr.w	r3, r0, r3
 8000ba8:	40b7      	lsls	r7, r6
 8000baa:	ea43 0808 	orr.w	r8, r3, r8
 8000bae:	40b4      	lsls	r4, r6
 8000bb0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bb4:	fa1f fc87 	uxth.w	ip, r7
 8000bb8:	fbb8 f1fe 	udiv	r1, r8, lr
 8000bbc:	0c23      	lsrs	r3, r4, #16
 8000bbe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000bc2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000bc6:	fb01 f20c 	mul.w	r2, r1, ip
 8000bca:	429a      	cmp	r2, r3
 8000bcc:	d909      	bls.n	8000be2 <__udivmoddi4+0x62>
 8000bce:	18fb      	adds	r3, r7, r3
 8000bd0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000bd4:	f080 80ea 	bcs.w	8000dac <__udivmoddi4+0x22c>
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	f240 80e7 	bls.w	8000dac <__udivmoddi4+0x22c>
 8000bde:	3902      	subs	r1, #2
 8000be0:	443b      	add	r3, r7
 8000be2:	1a9a      	subs	r2, r3, r2
 8000be4:	b2a3      	uxth	r3, r4
 8000be6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000bea:	fb0e 2210 	mls	r2, lr, r0, r2
 8000bee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bf2:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bf6:	459c      	cmp	ip, r3
 8000bf8:	d909      	bls.n	8000c0e <__udivmoddi4+0x8e>
 8000bfa:	18fb      	adds	r3, r7, r3
 8000bfc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c00:	f080 80d6 	bcs.w	8000db0 <__udivmoddi4+0x230>
 8000c04:	459c      	cmp	ip, r3
 8000c06:	f240 80d3 	bls.w	8000db0 <__udivmoddi4+0x230>
 8000c0a:	443b      	add	r3, r7
 8000c0c:	3802      	subs	r0, #2
 8000c0e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c12:	eba3 030c 	sub.w	r3, r3, ip
 8000c16:	2100      	movs	r1, #0
 8000c18:	b11d      	cbz	r5, 8000c22 <__udivmoddi4+0xa2>
 8000c1a:	40f3      	lsrs	r3, r6
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d905      	bls.n	8000c36 <__udivmoddi4+0xb6>
 8000c2a:	b10d      	cbz	r5, 8000c30 <__udivmoddi4+0xb0>
 8000c2c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c30:	2100      	movs	r1, #0
 8000c32:	4608      	mov	r0, r1
 8000c34:	e7f5      	b.n	8000c22 <__udivmoddi4+0xa2>
 8000c36:	fab3 f183 	clz	r1, r3
 8000c3a:	2900      	cmp	r1, #0
 8000c3c:	d146      	bne.n	8000ccc <__udivmoddi4+0x14c>
 8000c3e:	4573      	cmp	r3, lr
 8000c40:	d302      	bcc.n	8000c48 <__udivmoddi4+0xc8>
 8000c42:	4282      	cmp	r2, r0
 8000c44:	f200 8105 	bhi.w	8000e52 <__udivmoddi4+0x2d2>
 8000c48:	1a84      	subs	r4, r0, r2
 8000c4a:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c4e:	2001      	movs	r0, #1
 8000c50:	4690      	mov	r8, r2
 8000c52:	2d00      	cmp	r5, #0
 8000c54:	d0e5      	beq.n	8000c22 <__udivmoddi4+0xa2>
 8000c56:	e9c5 4800 	strd	r4, r8, [r5]
 8000c5a:	e7e2      	b.n	8000c22 <__udivmoddi4+0xa2>
 8000c5c:	2a00      	cmp	r2, #0
 8000c5e:	f000 8090 	beq.w	8000d82 <__udivmoddi4+0x202>
 8000c62:	fab2 f682 	clz	r6, r2
 8000c66:	2e00      	cmp	r6, #0
 8000c68:	f040 80a4 	bne.w	8000db4 <__udivmoddi4+0x234>
 8000c6c:	1a8a      	subs	r2, r1, r2
 8000c6e:	0c03      	lsrs	r3, r0, #16
 8000c70:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c74:	b280      	uxth	r0, r0
 8000c76:	b2bc      	uxth	r4, r7
 8000c78:	2101      	movs	r1, #1
 8000c7a:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c7e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c86:	fb04 f20c 	mul.w	r2, r4, ip
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d907      	bls.n	8000c9e <__udivmoddi4+0x11e>
 8000c8e:	18fb      	adds	r3, r7, r3
 8000c90:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c94:	d202      	bcs.n	8000c9c <__udivmoddi4+0x11c>
 8000c96:	429a      	cmp	r2, r3
 8000c98:	f200 80e0 	bhi.w	8000e5c <__udivmoddi4+0x2dc>
 8000c9c:	46c4      	mov	ip, r8
 8000c9e:	1a9b      	subs	r3, r3, r2
 8000ca0:	fbb3 f2fe 	udiv	r2, r3, lr
 8000ca4:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ca8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000cac:	fb02 f404 	mul.w	r4, r2, r4
 8000cb0:	429c      	cmp	r4, r3
 8000cb2:	d907      	bls.n	8000cc4 <__udivmoddi4+0x144>
 8000cb4:	18fb      	adds	r3, r7, r3
 8000cb6:	f102 30ff 	add.w	r0, r2, #4294967295
 8000cba:	d202      	bcs.n	8000cc2 <__udivmoddi4+0x142>
 8000cbc:	429c      	cmp	r4, r3
 8000cbe:	f200 80ca 	bhi.w	8000e56 <__udivmoddi4+0x2d6>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	1b1b      	subs	r3, r3, r4
 8000cc6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000cca:	e7a5      	b.n	8000c18 <__udivmoddi4+0x98>
 8000ccc:	f1c1 0620 	rsb	r6, r1, #32
 8000cd0:	408b      	lsls	r3, r1
 8000cd2:	fa22 f706 	lsr.w	r7, r2, r6
 8000cd6:	431f      	orrs	r7, r3
 8000cd8:	fa0e f401 	lsl.w	r4, lr, r1
 8000cdc:	fa20 f306 	lsr.w	r3, r0, r6
 8000ce0:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ce4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ce8:	4323      	orrs	r3, r4
 8000cea:	fa00 f801 	lsl.w	r8, r0, r1
 8000cee:	fa1f fc87 	uxth.w	ip, r7
 8000cf2:	fbbe f0f9 	udiv	r0, lr, r9
 8000cf6:	0c1c      	lsrs	r4, r3, #16
 8000cf8:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cfc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d00:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d04:	45a6      	cmp	lr, r4
 8000d06:	fa02 f201 	lsl.w	r2, r2, r1
 8000d0a:	d909      	bls.n	8000d20 <__udivmoddi4+0x1a0>
 8000d0c:	193c      	adds	r4, r7, r4
 8000d0e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d12:	f080 809c 	bcs.w	8000e4e <__udivmoddi4+0x2ce>
 8000d16:	45a6      	cmp	lr, r4
 8000d18:	f240 8099 	bls.w	8000e4e <__udivmoddi4+0x2ce>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	443c      	add	r4, r7
 8000d20:	eba4 040e 	sub.w	r4, r4, lr
 8000d24:	fa1f fe83 	uxth.w	lr, r3
 8000d28:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d2c:	fb09 4413 	mls	r4, r9, r3, r4
 8000d30:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d34:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d38:	45a4      	cmp	ip, r4
 8000d3a:	d908      	bls.n	8000d4e <__udivmoddi4+0x1ce>
 8000d3c:	193c      	adds	r4, r7, r4
 8000d3e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d42:	f080 8082 	bcs.w	8000e4a <__udivmoddi4+0x2ca>
 8000d46:	45a4      	cmp	ip, r4
 8000d48:	d97f      	bls.n	8000e4a <__udivmoddi4+0x2ca>
 8000d4a:	3b02      	subs	r3, #2
 8000d4c:	443c      	add	r4, r7
 8000d4e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d52:	eba4 040c 	sub.w	r4, r4, ip
 8000d56:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d5a:	4564      	cmp	r4, ip
 8000d5c:	4673      	mov	r3, lr
 8000d5e:	46e1      	mov	r9, ip
 8000d60:	d362      	bcc.n	8000e28 <__udivmoddi4+0x2a8>
 8000d62:	d05f      	beq.n	8000e24 <__udivmoddi4+0x2a4>
 8000d64:	b15d      	cbz	r5, 8000d7e <__udivmoddi4+0x1fe>
 8000d66:	ebb8 0203 	subs.w	r2, r8, r3
 8000d6a:	eb64 0409 	sbc.w	r4, r4, r9
 8000d6e:	fa04 f606 	lsl.w	r6, r4, r6
 8000d72:	fa22 f301 	lsr.w	r3, r2, r1
 8000d76:	431e      	orrs	r6, r3
 8000d78:	40cc      	lsrs	r4, r1
 8000d7a:	e9c5 6400 	strd	r6, r4, [r5]
 8000d7e:	2100      	movs	r1, #0
 8000d80:	e74f      	b.n	8000c22 <__udivmoddi4+0xa2>
 8000d82:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d86:	0c01      	lsrs	r1, r0, #16
 8000d88:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d8c:	b280      	uxth	r0, r0
 8000d8e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d92:	463b      	mov	r3, r7
 8000d94:	4638      	mov	r0, r7
 8000d96:	463c      	mov	r4, r7
 8000d98:	46b8      	mov	r8, r7
 8000d9a:	46be      	mov	lr, r7
 8000d9c:	2620      	movs	r6, #32
 8000d9e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000da2:	eba2 0208 	sub.w	r2, r2, r8
 8000da6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000daa:	e766      	b.n	8000c7a <__udivmoddi4+0xfa>
 8000dac:	4601      	mov	r1, r0
 8000dae:	e718      	b.n	8000be2 <__udivmoddi4+0x62>
 8000db0:	4610      	mov	r0, r2
 8000db2:	e72c      	b.n	8000c0e <__udivmoddi4+0x8e>
 8000db4:	f1c6 0220 	rsb	r2, r6, #32
 8000db8:	fa2e f302 	lsr.w	r3, lr, r2
 8000dbc:	40b7      	lsls	r7, r6
 8000dbe:	40b1      	lsls	r1, r6
 8000dc0:	fa20 f202 	lsr.w	r2, r0, r2
 8000dc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	fbb3 f8fe 	udiv	r8, r3, lr
 8000dce:	b2bc      	uxth	r4, r7
 8000dd0:	fb0e 3318 	mls	r3, lr, r8, r3
 8000dd4:	0c11      	lsrs	r1, r2, #16
 8000dd6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dda:	fb08 f904 	mul.w	r9, r8, r4
 8000dde:	40b0      	lsls	r0, r6
 8000de0:	4589      	cmp	r9, r1
 8000de2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000de6:	b280      	uxth	r0, r0
 8000de8:	d93e      	bls.n	8000e68 <__udivmoddi4+0x2e8>
 8000dea:	1879      	adds	r1, r7, r1
 8000dec:	f108 3cff 	add.w	ip, r8, #4294967295
 8000df0:	d201      	bcs.n	8000df6 <__udivmoddi4+0x276>
 8000df2:	4589      	cmp	r9, r1
 8000df4:	d81f      	bhi.n	8000e36 <__udivmoddi4+0x2b6>
 8000df6:	eba1 0109 	sub.w	r1, r1, r9
 8000dfa:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dfe:	fb09 f804 	mul.w	r8, r9, r4
 8000e02:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e06:	b292      	uxth	r2, r2
 8000e08:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e0c:	4542      	cmp	r2, r8
 8000e0e:	d229      	bcs.n	8000e64 <__udivmoddi4+0x2e4>
 8000e10:	18ba      	adds	r2, r7, r2
 8000e12:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e16:	d2c4      	bcs.n	8000da2 <__udivmoddi4+0x222>
 8000e18:	4542      	cmp	r2, r8
 8000e1a:	d2c2      	bcs.n	8000da2 <__udivmoddi4+0x222>
 8000e1c:	f1a9 0102 	sub.w	r1, r9, #2
 8000e20:	443a      	add	r2, r7
 8000e22:	e7be      	b.n	8000da2 <__udivmoddi4+0x222>
 8000e24:	45f0      	cmp	r8, lr
 8000e26:	d29d      	bcs.n	8000d64 <__udivmoddi4+0x1e4>
 8000e28:	ebbe 0302 	subs.w	r3, lr, r2
 8000e2c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e30:	3801      	subs	r0, #1
 8000e32:	46e1      	mov	r9, ip
 8000e34:	e796      	b.n	8000d64 <__udivmoddi4+0x1e4>
 8000e36:	eba7 0909 	sub.w	r9, r7, r9
 8000e3a:	4449      	add	r1, r9
 8000e3c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e40:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e44:	fb09 f804 	mul.w	r8, r9, r4
 8000e48:	e7db      	b.n	8000e02 <__udivmoddi4+0x282>
 8000e4a:	4673      	mov	r3, lr
 8000e4c:	e77f      	b.n	8000d4e <__udivmoddi4+0x1ce>
 8000e4e:	4650      	mov	r0, sl
 8000e50:	e766      	b.n	8000d20 <__udivmoddi4+0x1a0>
 8000e52:	4608      	mov	r0, r1
 8000e54:	e6fd      	b.n	8000c52 <__udivmoddi4+0xd2>
 8000e56:	443b      	add	r3, r7
 8000e58:	3a02      	subs	r2, #2
 8000e5a:	e733      	b.n	8000cc4 <__udivmoddi4+0x144>
 8000e5c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e60:	443b      	add	r3, r7
 8000e62:	e71c      	b.n	8000c9e <__udivmoddi4+0x11e>
 8000e64:	4649      	mov	r1, r9
 8000e66:	e79c      	b.n	8000da2 <__udivmoddi4+0x222>
 8000e68:	eba1 0109 	sub.w	r1, r1, r9
 8000e6c:	46c4      	mov	ip, r8
 8000e6e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e72:	fb09 f804 	mul.w	r8, r9, r4
 8000e76:	e7c4      	b.n	8000e02 <__udivmoddi4+0x282>

08000e78 <__aeabi_idiv0>:
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	0000      	movs	r0, r0
	...

08000e80 <ADXL345_Init_Calib>:
float      main_2buf_freq;


// Инициализация SPI и CS
void ADXL345_Init_Calib(adxl345_ic_t *adxl345_ic)
{
 8000e80:	b5b0      	push	{r4, r5, r7, lr}
 8000e82:	b088      	sub	sp, #32
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
	uint8_t raw[6];

    if (ADXL345_ReadID( adxl345_ic)) {
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f000 fa17 	bl	80012bc <ADXL345_ReadID>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	d04e      	beq.n	8000f32 <ADXL345_Init_Calib+0xb2>
        ADXL345_SPI_WriteByte(adxl345_ic,ADXL345_DATA_FORMAT, ADXL345_FULL_RES | ADXL345_RANGE_16G);
 8000e94:	220b      	movs	r2, #11
 8000e96:	2131      	movs	r1, #49	@ 0x31
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f000 f958 	bl	800114e <ADXL345_SPI_WriteByte>
        ADXL345_SPI_WriteByte(adxl345_ic,ADXL345_BW_RATE, ADXL345_RATE_3200HZ);
 8000e9e:	220f      	movs	r2, #15
 8000ea0:	212c      	movs	r1, #44	@ 0x2c
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f000 f953 	bl	800114e <ADXL345_SPI_WriteByte>
        ADXL345_SPI_WriteByte(adxl345_ic,ADXL345_FIFO_CTL, ADXL345_FIFO_MODE_BYPASS);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	2138      	movs	r1, #56	@ 0x38
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f000 f94e 	bl	800114e <ADXL345_SPI_WriteByte>
        ADXL345_SPI_WriteByte(adxl345_ic,ADXL345_POWER_CTL, ADXL345_MEASURE_MODE);
 8000eb2:	2208      	movs	r2, #8
 8000eb4:	212d      	movs	r1, #45	@ 0x2d
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f000 f949 	bl	800114e <ADXL345_SPI_WriteByte>
    } else {
        while (1); // зависнуть или обработать ошибку
    }

	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // разрешаем использовать счётчик
 8000ebc:	4b84      	ldr	r3, [pc, #528]	@ (80010d0 <ADXL345_Init_Calib+0x250>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	4a83      	ldr	r2, [pc, #524]	@ (80010d0 <ADXL345_Init_Calib+0x250>)
 8000ec2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ec6:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // запускаем счётчик
 8000ec8:	4b82      	ldr	r3, [pc, #520]	@ (80010d4 <ADXL345_Init_Calib+0x254>)
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a81      	ldr	r2, [pc, #516]	@ (80010d4 <ADXL345_Init_Calib+0x254>)
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	6013      	str	r3, [r2, #0]


    adxl345_ic->ms1000 = DWT->CYCCNT;
 8000ed4:	4b7f      	ldr	r3, [pc, #508]	@ (80010d4 <ADXL345_Init_Calib+0x254>)
 8000ed6:	685a      	ldr	r2, [r3, #4]
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f8c3 2880 	str.w	r2, [r3, #2176]	@ 0x880
    HAL_Delay(1000);
 8000ede:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ee2:	f001 fabd 	bl	8002460 <HAL_Delay>
    adxl345_ic->ms1000 = DWT->CYCCNT - adxl345_ic->ms1000;  // если разделить число на ms1000 то получим время в секундах
 8000ee6:	4b7b      	ldr	r3, [pc, #492]	@ (80010d4 <ADXL345_Init_Calib+0x254>)
 8000ee8:	685a      	ldr	r2, [r3, #4]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
 8000ef0:	1ad2      	subs	r2, r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	f8c3 2880 	str.w	r2, [r3, #2176]	@ 0x880
    adxl345_ic->ticks_per_us = (float)adxl345_ic->ms1000/1000000.0;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f8d3 3880 	ldr.w	r3, [r3, #2176]	@ 0x880
 8000efe:	ee07 3a90 	vmov	s15, r3
 8000f02:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f06:	eddf 6a74 	vldr	s13, [pc, #464]	@ 80010d8 <ADXL345_Init_Calib+0x258>
 8000f0a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	f603 0384 	addw	r3, r3, #2180	@ 0x884
 8000f14:	edc3 7a00 	vstr	s15, [r3]

    adxl345_ic->dataindex =0;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	f8a3 280c 	strh.w	r2, [r3, #2060]	@ 0x80c

    int32_t sum_x = 0, sum_y = 0, sum_z = 0;
 8000f20:	2300      	movs	r3, #0
 8000f22:	61fb      	str	r3, [r7, #28]
 8000f24:	2300      	movs	r3, #0
 8000f26:	61bb      	str	r3, [r7, #24]
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]

    for (uint16_t i = 0; i < 100; i++) {
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	827b      	strh	r3, [r7, #18]
 8000f30:	e02e      	b.n	8000f90 <ADXL345_Init_Calib+0x110>
        while (1); // зависнуть или обработать ошибку
 8000f32:	e7fe      	b.n	8000f32 <ADXL345_Init_Calib+0xb2>
      ADXL345_SPI_ReadMulti(adxl345_ic, ADXL345_DATAX0, raw, 6);
 8000f34:	f107 020c 	add.w	r2, r7, #12
 8000f38:	2306      	movs	r3, #6
 8000f3a:	2132      	movs	r1, #50	@ 0x32
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f000 f93b 	bl	80011b8 <ADXL345_SPI_ReadMulti>
      sum_x += (int16_t)(raw[0] | (raw[1] << 8));
 8000f42:	7b3b      	ldrb	r3, [r7, #12]
 8000f44:	b21a      	sxth	r2, r3
 8000f46:	7b7b      	ldrb	r3, [r7, #13]
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	021b      	lsls	r3, r3, #8
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	461a      	mov	r2, r3
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	4413      	add	r3, r2
 8000f58:	61fb      	str	r3, [r7, #28]
      sum_y += (int16_t)(raw[2] | (raw[3] << 8));
 8000f5a:	7bbb      	ldrb	r3, [r7, #14]
 8000f5c:	b21a      	sxth	r2, r3
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	b21b      	sxth	r3, r3
 8000f62:	021b      	lsls	r3, r3, #8
 8000f64:	b21b      	sxth	r3, r3
 8000f66:	4313      	orrs	r3, r2
 8000f68:	b21b      	sxth	r3, r3
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	69bb      	ldr	r3, [r7, #24]
 8000f6e:	4413      	add	r3, r2
 8000f70:	61bb      	str	r3, [r7, #24]
      sum_z += (int16_t)(raw[4] | (raw[5] << 8));
 8000f72:	7c3b      	ldrb	r3, [r7, #16]
 8000f74:	b21a      	sxth	r2, r3
 8000f76:	7c7b      	ldrb	r3, [r7, #17]
 8000f78:	b21b      	sxth	r3, r3
 8000f7a:	021b      	lsls	r3, r3, #8
 8000f7c:	b21b      	sxth	r3, r3
 8000f7e:	4313      	orrs	r3, r2
 8000f80:	b21b      	sxth	r3, r3
 8000f82:	461a      	mov	r2, r3
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	4413      	add	r3, r2
 8000f88:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < 100; i++) {
 8000f8a:	8a7b      	ldrh	r3, [r7, #18]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	827b      	strh	r3, [r7, #18]
 8000f90:	8a7b      	ldrh	r3, [r7, #18]
 8000f92:	2b63      	cmp	r3, #99	@ 0x63
 8000f94:	d9ce      	bls.n	8000f34 <ADXL345_Init_Calib+0xb4>
    };

    adxl345_ic->offsetx = (float)sum_x / 100;
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	ee07 3a90 	vmov	s15, r3
 8000f9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fa0:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80010dc <ADXL345_Init_Calib+0x25c>
 8000fa4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	f603 0368 	addw	r3, r3, #2152	@ 0x868
 8000fae:	edc3 7a00 	vstr	s15, [r3]
    adxl345_ic->offsety = (float)sum_y / 100;
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	ee07 3a90 	vmov	s15, r3
 8000fb8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fbc:	eddf 6a47 	vldr	s13, [pc, #284]	@ 80010dc <ADXL345_Init_Calib+0x25c>
 8000fc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f603 036c 	addw	r3, r3, #2156	@ 0x86c
 8000fca:	edc3 7a00 	vstr	s15, [r3]
    adxl345_ic->offsetz = (float)sum_z / 100;
 8000fce:	697b      	ldr	r3, [r7, #20]
 8000fd0:	ee07 3a90 	vmov	s15, r3
 8000fd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fd8:	eddf 6a40 	vldr	s13, [pc, #256]	@ 80010dc <ADXL345_Init_Calib+0x25c>
 8000fdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8000fe6:	edc3 7a00 	vstr	s15, [r3]

    adxl345_ic->scale =9.81 * (1/sqrt(pow(adxl345_ic->offsetx,2)+pow(adxl345_ic->offsetz,2)+pow(adxl345_ic->offsetz,2)));
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	f603 0368 	addw	r3, r3, #2152	@ 0x868
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fa54 	bl	80004a0 <__aeabi_f2d>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	460b      	mov	r3, r1
 8000ffc:	ed9f 1b30 	vldr	d1, [pc, #192]	@ 80010c0 <ADXL345_Init_Calib+0x240>
 8001000:	ec43 2b10 	vmov	d0, r2, r3
 8001004:	f005 fd02 	bl	8006a0c <pow>
 8001008:	ec55 4b10 	vmov	r4, r5, d0
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff fa43 	bl	80004a0 <__aeabi_f2d>
 800101a:	4602      	mov	r2, r0
 800101c:	460b      	mov	r3, r1
 800101e:	ed9f 1b28 	vldr	d1, [pc, #160]	@ 80010c0 <ADXL345_Init_Calib+0x240>
 8001022:	ec43 2b10 	vmov	d0, r2, r3
 8001026:	f005 fcf1 	bl	8006a0c <pow>
 800102a:	ec53 2b10 	vmov	r2, r3, d0
 800102e:	4620      	mov	r0, r4
 8001030:	4629      	mov	r1, r5
 8001032:	f7ff f8d7 	bl	80001e4 <__adddf3>
 8001036:	4602      	mov	r2, r0
 8001038:	460b      	mov	r3, r1
 800103a:	4614      	mov	r4, r2
 800103c:	461d      	mov	r5, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa2a 	bl	80004a0 <__aeabi_f2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	ed9f 1b1b 	vldr	d1, [pc, #108]	@ 80010c0 <ADXL345_Init_Calib+0x240>
 8001054:	ec43 2b10 	vmov	d0, r2, r3
 8001058:	f005 fcd8 	bl	8006a0c <pow>
 800105c:	ec53 2b10 	vmov	r2, r3, d0
 8001060:	4620      	mov	r0, r4
 8001062:	4629      	mov	r1, r5
 8001064:	f7ff f8be 	bl	80001e4 <__adddf3>
 8001068:	4602      	mov	r2, r0
 800106a:	460b      	mov	r3, r1
 800106c:	ec43 2b17 	vmov	d7, r2, r3
 8001070:	eeb0 0a47 	vmov.f32	s0, s14
 8001074:	eef0 0a67 	vmov.f32	s1, s15
 8001078:	f005 fd38 	bl	8006aec <sqrt>
 800107c:	ec53 2b10 	vmov	r2, r3, d0
 8001080:	f04f 0000 	mov.w	r0, #0
 8001084:	4916      	ldr	r1, [pc, #88]	@ (80010e0 <ADXL345_Init_Calib+0x260>)
 8001086:	f7ff fb8d 	bl	80007a4 <__aeabi_ddiv>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4610      	mov	r0, r2
 8001090:	4619      	mov	r1, r3
 8001092:	a30d      	add	r3, pc, #52	@ (adr r3, 80010c8 <ADXL345_Init_Calib+0x248>)
 8001094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001098:	f7ff fa5a 	bl	8000550 <__aeabi_dmul>
 800109c:	4602      	mov	r2, r0
 800109e:	460b      	mov	r3, r1
 80010a0:	4610      	mov	r0, r2
 80010a2:	4619      	mov	r1, r3
 80010a4:	f7ff fd04 	bl	8000ab0 <__aeabi_d2f>
 80010a8:	4602      	mov	r2, r0
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	f603 0374 	addw	r3, r3, #2164	@ 0x874
 80010b0:	601a      	str	r2, [r3, #0]

}
 80010b2:	bf00      	nop
 80010b4:	3720      	adds	r7, #32
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bdb0      	pop	{r4, r5, r7, pc}
 80010ba:	bf00      	nop
 80010bc:	f3af 8000 	nop.w
 80010c0:	00000000 	.word	0x00000000
 80010c4:	40000000 	.word	0x40000000
 80010c8:	51eb851f 	.word	0x51eb851f
 80010cc:	40239eb8 	.word	0x40239eb8
 80010d0:	e000edf0 	.word	0xe000edf0
 80010d4:	e0001000 	.word	0xe0001000
 80010d8:	49742400 	.word	0x49742400
 80010dc:	42c80000 	.word	0x42c80000
 80010e0:	3ff00000 	.word	0x3ff00000

080010e4 <ADXL345_SPI_ReadByte>:
}


// Чтение одного байта
uint8_t ADXL345_SPI_ReadByte(adxl345_ic_t *adxl345_ic, uint8_t reg_addr)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af02      	add	r7, sp, #8
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	460b      	mov	r3, r1
 80010ee:	70fb      	strb	r3, [r7, #3]
    uint8_t tx_buf[2] = { (reg_addr | 0x80), 0x00 };
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	733b      	strb	r3, [r7, #12]
 80010fa:	2300      	movs	r3, #0
 80010fc:	737b      	strb	r3, [r7, #13]
    uint8_t rx_buf[2] = { 0 };
 80010fe:	2300      	movs	r3, #0
 8001100:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_RESET);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f8d3 0878 	ldr.w	r0, [r3, #2168]	@ 0x878
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f8b3 387c 	ldrh.w	r3, [r3, #2172]	@ 0x87c
 800110e:	2200      	movs	r2, #0
 8001110:	4619      	mov	r1, r3
 8001112:	f001 ffcf 	bl	80030b4 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&adxl345_ic->hspi, tx_buf, rx_buf, 2, HAL_MAX_DELAY);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	f503 6001 	add.w	r0, r3, #2064	@ 0x810
 800111c:	f107 0208 	add.w	r2, r7, #8
 8001120:	f107 010c 	add.w	r1, r7, #12
 8001124:	f04f 33ff 	mov.w	r3, #4294967295
 8001128:	9300      	str	r3, [sp, #0]
 800112a:	2302      	movs	r3, #2
 800112c:	f003 fb8f 	bl	800484e <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_SET);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f8d3 0878 	ldr.w	r0, [r3, #2168]	@ 0x878
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	f8b3 387c 	ldrh.w	r3, [r3, #2172]	@ 0x87c
 800113c:	2201      	movs	r2, #1
 800113e:	4619      	mov	r1, r3
 8001140:	f001 ffb8 	bl	80030b4 <HAL_GPIO_WritePin>

    return rx_buf[1];
 8001144:	7a7b      	ldrb	r3, [r7, #9]
}
 8001146:	4618      	mov	r0, r3
 8001148:	3710      	adds	r7, #16
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <ADXL345_SPI_WriteByte>:

// Запись одного байта
void ADXL345_SPI_WriteByte(adxl345_ic_t *adxl345_ic, uint8_t reg_addr, uint8_t data)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b086      	sub	sp, #24
 8001152:	af02      	add	r7, sp, #8
 8001154:	6078      	str	r0, [r7, #4]
 8001156:	460b      	mov	r3, r1
 8001158:	70fb      	strb	r3, [r7, #3]
 800115a:	4613      	mov	r3, r2
 800115c:	70bb      	strb	r3, [r7, #2]
    uint8_t tx_buf[2] = { (reg_addr & 0x7F), data };
 800115e:	78fb      	ldrb	r3, [r7, #3]
 8001160:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001164:	b2db      	uxtb	r3, r3
 8001166:	733b      	strb	r3, [r7, #12]
 8001168:	78bb      	ldrb	r3, [r7, #2]
 800116a:	737b      	strb	r3, [r7, #13]
    uint8_t rx_dummy[2];

    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_RESET);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	f8d3 0878 	ldr.w	r0, [r3, #2168]	@ 0x878
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	f8b3 387c 	ldrh.w	r3, [r3, #2172]	@ 0x87c
 8001178:	2200      	movs	r2, #0
 800117a:	4619      	mov	r1, r3
 800117c:	f001 ff9a 	bl	80030b4 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&adxl345_ic->hspi, tx_buf, rx_dummy, 2, HAL_MAX_DELAY);
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f503 6001 	add.w	r0, r3, #2064	@ 0x810
 8001186:	f107 0208 	add.w	r2, r7, #8
 800118a:	f107 010c 	add.w	r1, r7, #12
 800118e:	f04f 33ff 	mov.w	r3, #4294967295
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2302      	movs	r3, #2
 8001196:	f003 fb5a 	bl	800484e <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_SET);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	f8d3 0878 	ldr.w	r0, [r3, #2168]	@ 0x878
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f8b3 387c 	ldrh.w	r3, [r3, #2172]	@ 0x87c
 80011a6:	2201      	movs	r2, #1
 80011a8:	4619      	mov	r1, r3
 80011aa:	f001 ff83 	bl	80030b4 <HAL_GPIO_WritePin>
}
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
	...

080011b8 <ADXL345_SPI_ReadMulti>:

// Чтение нескольких байт — ТОЛЬКО статический буфер
void ADXL345_SPI_ReadMulti(adxl345_ic_t *adxl345_ic, uint8_t reg_addr, uint8_t *data, uint8_t count)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b088      	sub	sp, #32
 80011bc:	af02      	add	r7, sp, #8
 80011be:	60f8      	str	r0, [r7, #12]
 80011c0:	607a      	str	r2, [r7, #4]
 80011c2:	461a      	mov	r2, r3
 80011c4:	460b      	mov	r3, r1
 80011c6:	72fb      	strb	r3, [r7, #11]
 80011c8:	4613      	mov	r3, r2
 80011ca:	72bb      	strb	r3, [r7, #10]
    if (count == 0 || count > 32) return; // защита от переполнения
 80011cc:	7abb      	ldrb	r3, [r7, #10]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d03d      	beq.n	800124e <ADXL345_SPI_ReadMulti+0x96>
 80011d2:	7abb      	ldrb	r3, [r7, #10]
 80011d4:	2b20      	cmp	r3, #32
 80011d6:	d83a      	bhi.n	800124e <ADXL345_SPI_ReadMulti+0x96>

    static uint8_t tx_buf[33];
    static uint8_t rx_buf[33];

    tx_buf[0] = reg_addr | ADXL345_READ | ADXL345_MULTIBYTE; // мультичтение
 80011d8:	7afb      	ldrb	r3, [r7, #11]
 80011da:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80011de:	b2da      	uxtb	r2, r3
 80011e0:	4b1d      	ldr	r3, [pc, #116]	@ (8001258 <ADXL345_SPI_ReadMulti+0xa0>)
 80011e2:	701a      	strb	r2, [r3, #0]


    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_RESET);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f8d3 0878 	ldr.w	r0, [r3, #2168]	@ 0x878
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	f8b3 387c 	ldrh.w	r3, [r3, #2172]	@ 0x87c
 80011f0:	2200      	movs	r2, #0
 80011f2:	4619      	mov	r1, r3
 80011f4:	f001 ff5e 	bl	80030b4 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&adxl345_ic->hspi, tx_buf, rx_buf, count + 1, HAL_MAX_DELAY);
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	f503 6001 	add.w	r0, r3, #2064	@ 0x810
 80011fe:	7abb      	ldrb	r3, [r7, #10]
 8001200:	b29b      	uxth	r3, r3
 8001202:	3301      	adds	r3, #1
 8001204:	b29b      	uxth	r3, r3
 8001206:	f04f 32ff 	mov.w	r2, #4294967295
 800120a:	9200      	str	r2, [sp, #0]
 800120c:	4a13      	ldr	r2, [pc, #76]	@ (800125c <ADXL345_SPI_ReadMulti+0xa4>)
 800120e:	4912      	ldr	r1, [pc, #72]	@ (8001258 <ADXL345_SPI_ReadMulti+0xa0>)
 8001210:	f003 fb1d 	bl	800484e <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin( adxl345_ic->cs_port,  adxl345_ic->cs_pin, GPIO_PIN_SET);
 8001214:	68fb      	ldr	r3, [r7, #12]
 8001216:	f8d3 0878 	ldr.w	r0, [r3, #2168]	@ 0x878
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	f8b3 387c 	ldrh.w	r3, [r3, #2172]	@ 0x87c
 8001220:	2201      	movs	r2, #1
 8001222:	4619      	mov	r1, r3
 8001224:	f001 ff46 	bl	80030b4 <HAL_GPIO_WritePin>

    // Копируем принятые данные (начиная с rx_buf[1])
    for (uint8_t i = 0; i < count; i++) {
 8001228:	2300      	movs	r3, #0
 800122a:	75fb      	strb	r3, [r7, #23]
 800122c:	e00a      	b.n	8001244 <ADXL345_SPI_ReadMulti+0x8c>
        data[i] = rx_buf[i + 1];
 800122e:	7dfb      	ldrb	r3, [r7, #23]
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	7dfb      	ldrb	r3, [r7, #23]
 8001234:	6879      	ldr	r1, [r7, #4]
 8001236:	440b      	add	r3, r1
 8001238:	4908      	ldr	r1, [pc, #32]	@ (800125c <ADXL345_SPI_ReadMulti+0xa4>)
 800123a:	5c8a      	ldrb	r2, [r1, r2]
 800123c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < count; i++) {
 800123e:	7dfb      	ldrb	r3, [r7, #23]
 8001240:	3301      	adds	r3, #1
 8001242:	75fb      	strb	r3, [r7, #23]
 8001244:	7dfa      	ldrb	r2, [r7, #23]
 8001246:	7abb      	ldrb	r3, [r7, #10]
 8001248:	429a      	cmp	r2, r3
 800124a:	d3f0      	bcc.n	800122e <ADXL345_SPI_ReadMulti+0x76>
 800124c:	e000      	b.n	8001250 <ADXL345_SPI_ReadMulti+0x98>
    if (count == 0 || count > 32) return; // защита от переполнения
 800124e:	bf00      	nop
    }
}
 8001250:	3718      	adds	r7, #24
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000078 	.word	0x20000078
 800125c:	2000009c 	.word	0x2000009c

08001260 <ADXL345_ReadXYZ>:

// Чтение данных X, Y, Z
void ADXL345_ReadXYZ(adxl345_ic_t *adxl345_ic )
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b084      	sub	sp, #16
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
    uint8_t raw[6];
    ADXL345_SPI_ReadMulti(adxl345_ic, ADXL345_DATAZ0, raw, 2);
 8001268:	f107 0208 	add.w	r2, r7, #8
 800126c:	2302      	movs	r3, #2
 800126e:	2136      	movs	r1, #54	@ 0x36
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f7ff ffa1 	bl	80011b8 <ADXL345_SPI_ReadMulti>

    adxl345_ic->zdata[adxl345_ic->dataindex]= (int16_t)(raw[0] | (raw[1] << 8));
 8001276:	7a3b      	ldrb	r3, [r7, #8]
 8001278:	b21a      	sxth	r2, r3
 800127a:	7a7b      	ldrb	r3, [r7, #9]
 800127c:	b21b      	sxth	r3, r3
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	b21b      	sxth	r3, r3
 8001282:	6879      	ldr	r1, [r7, #4]
 8001284:	f8b1 180c 	ldrh.w	r1, [r1, #2060]	@ 0x80c
 8001288:	4313      	orrs	r3, r2
 800128a:	b21a      	sxth	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]

    adxl345_ic->dataindex++;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f8b3 380c 	ldrh.w	r3, [r3, #2060]	@ 0x80c
 8001298:	3301      	adds	r3, #1
 800129a:	b29a      	uxth	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	f8a3 280c 	strh.w	r2, [r3, #2060]	@ 0x80c
    adxl345_ic->dataindex = adxl345_ic->dataindex % ADXL345DATA_DATALENGTH;
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	f8b3 380c 	ldrh.w	r3, [r3, #2060]	@ 0x80c
 80012a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	f8a3 280c 	strh.w	r2, [r3, #2060]	@ 0x80c
}
 80012b4:	bf00      	nop
 80012b6:	3710      	adds	r7, #16
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}

080012bc <ADXL345_ReadID>:

uint8_t ADXL345_ReadID(adxl345_ic_t *adxl345_ic)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b082      	sub	sp, #8
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
    return (ADXL345_SPI_ReadByte(adxl345_ic, 0x00)==ADXL345_DEVID_VAL);
 80012c4:	2100      	movs	r1, #0
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff ff0c 	bl	80010e4 <ADXL345_SPI_ReadByte>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2be5      	cmp	r3, #229	@ 0xe5
 80012d0:	bf0c      	ite	eq
 80012d2:	2301      	moveq	r3, #1
 80012d4:	2300      	movne	r3, #0
 80012d6:	b2db      	uxtb	r3, r3
}
 80012d8:	4618      	mov	r0, r3
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}

080012e0 <ADXL345_FFT>:





void ADXL345_FFT(adxl345_ic_t *adxl345_ic)  {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	f6ad 0d38 	subw	sp, sp, #2104	@ 0x838
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 80012ec:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 80012f0:	6018      	str	r0, [r3, #0]
//void OPM_compute_fft_magnitude(uint16_t* input_buffer, uint32_t length, float32_t* magnitude_buffer) {
    // Проверка: длина должна быть степенью двойки

	uint32_t length = ADXL345DATA_DATALENGTH;
 80012f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80012f6:	f8c7 3828 	str.w	r3, [r7, #2088]	@ 0x828

    if ((length & (length - 1)) != 0) {
 80012fa:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 80012fe:	1e5a      	subs	r2, r3, #1
 8001300:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8001304:	4013      	ands	r3, r2
 8001306:	2b00      	cmp	r3, #0
 8001308:	f040 80f1 	bne.w	80014ee <ADXL345_FFT+0x20e>
        return;
    }

    // Максимальный размер FFT в CMSIS-DSP зависит от библиотеки
    // Поддерживаемые размеры: 16, 32, 64, ..., 2048, 4096
    uint32_t fft_size = length;
 800130c:	f8d7 3828 	ldr.w	r3, [r7, #2088]	@ 0x828
 8001310:	f8c7 3824 	str.w	r3, [r7, #2084]	@ 0x824
    // Инициализация FFT
    arm_rfft_fast_instance_f32 fft_instance;
    arm_status status;

    // Преобразуем uint16_t -> float32_t, вычитаем offsetz
    for (int i = 0; i < length; i++) {
 8001314:	2300      	movs	r3, #0
 8001316:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 800131a:	e02e      	b.n	800137a <ADXL345_FFT+0x9a>
        fft_input_buffer[i] = ((float32_t)( adxl345_ic->zdata[i] - adxl345_ic->offsetz ))*adxl345_ic->scale;
 800131c:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001320:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f8d7 2834 	ldr.w	r2, [r7, #2100]	@ 0x834
 800132a:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 800132e:	ee07 3a90 	vmov	s15, r3
 8001332:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001336:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 800133a:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	ee37 7a67 	vsub.f32	s14, s14, s15
 800134c:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001350:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f603 0374 	addw	r3, r3, #2164	@ 0x874
 800135a:	edd3 7a00 	vldr	s15, [r3]
 800135e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001362:	4a66      	ldr	r2, [pc, #408]	@ (80014fc <ADXL345_FFT+0x21c>)
 8001364:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8001368:	009b      	lsls	r3, r3, #2
 800136a:	4413      	add	r3, r2
 800136c:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < length; i++) {
 8001370:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 8001374:	3301      	adds	r3, #1
 8001376:	f8c7 3834 	str.w	r3, [r7, #2100]	@ 0x834
 800137a:	f8d7 3834 	ldr.w	r3, [r7, #2100]	@ 0x834
 800137e:	f8d7 2828 	ldr.w	r2, [r7, #2088]	@ 0x828
 8001382:	429a      	cmp	r2, r3
 8001384:	d8ca      	bhi.n	800131c <ADXL345_FFT+0x3c>
    }

    // Инициализация RFFT (для вещественного входа)
    status = arm_rfft_fast_init_f32(&fft_instance, fft_size);
 8001386:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 800138a:	b29a      	uxth	r2, r3
 800138c:	f107 0308 	add.w	r3, r7, #8
 8001390:	4611      	mov	r1, r2
 8001392:	4618      	mov	r0, r3
 8001394:	f004 f9ac 	bl	80056f0 <arm_rfft_fast_init_f32>
 8001398:	4603      	mov	r3, r0
 800139a:	f887 3823 	strb.w	r3, [r7, #2083]	@ 0x823
    if (status != ARM_MATH_SUCCESS) {
 800139e:	f997 3823 	ldrsb.w	r3, [r7, #2083]	@ 0x823
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	f040 80a5 	bne.w	80014f2 <ADXL345_FFT+0x212>
        return; // Ошибка инициализации
    }

    // Выполнение прямого FFT
    arm_rfft_fast_f32(&fft_instance, fft_input_buffer, fft_output_buffer, 0); // 0 = прямое преобразование
 80013a8:	f107 0220 	add.w	r2, r7, #32
 80013ac:	f107 0008 	add.w	r0, r7, #8
 80013b0:	2300      	movs	r3, #0
 80013b2:	4952      	ldr	r1, [pc, #328]	@ (80014fc <ADXL345_FFT+0x21c>)
 80013b4:	f004 fa86 	bl	80058c4 <arm_rfft_fast_f32>

    // Вычисление магнитуд
    // Для RFFT результат — комплексный вектор длины fft_size, но симметричный
    // Нам нужны только первые (length/2 + 1) точек (от 0 до Nyquist)
    arm_cmplx_mag_f32(fft_output_buffer,adxl345_ic->fft_result, fft_size / 2 + 1);
 80013b8:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 80013bc:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f503 6180 	add.w	r1, r3, #1024	@ 0x400
 80013c6:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80013ca:	085b      	lsrs	r3, r3, #1
 80013cc:	1c5a      	adds	r2, r3, #1
 80013ce:	f107 0320 	add.w	r3, r7, #32
 80013d2:	4618      	mov	r0, r3
 80013d4:	f004 fe52 	bl	800607c <arm_cmplx_mag_f32>

    // Опционально: нормализация (деление на длину)
    arm_scale_f32(adxl345_ic->fft_result, 1.0f / fft_size, adxl345_ic->fft_result, fft_size / 2 + 1);
 80013d8:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 80013dc:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f503 6080 	add.w	r0, r3, #1024	@ 0x400
 80013e6:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80013f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80013fa:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 80013fe:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f503 6180 	add.w	r1, r3, #1024	@ 0x400
 8001408:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 800140c:	085b      	lsrs	r3, r3, #1
 800140e:	3301      	adds	r3, #1
 8001410:	461a      	mov	r2, r3
 8001412:	eeb0 0a47 	vmov.f32	s0, s14
 8001416:	f004 ff55 	bl	80062c4 <arm_scale_f32>
 //   };




    float max_val = adxl345_ic->fft_result[1];
 800141a:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 800141e:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 800142e:	6013      	str	r3, [r2, #0]
    for (int i = 1; i <  fft_size / 2 + 1  ; i++) {
 8001430:	2301      	movs	r3, #1
 8001432:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 8001436:	e051      	b.n	80014dc <ADXL345_FFT+0x1fc>
      if (adxl345_ic->fft_result[i]  > max_val) {
 8001438:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 800143c:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 8001440:	681a      	ldr	r2, [r3, #0]
 8001442:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8001446:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	4413      	add	r3, r2
 800144e:	edd3 7a00 	vldr	s15, [r3]
 8001452:	f507 6303 	add.w	r3, r7, #2096	@ 0x830
 8001456:	ed93 7a00 	vldr	s14, [r3]
 800145a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001462:	d536      	bpl.n	80014d2 <ADXL345_FFT+0x1f2>
    	  max_val = adxl345_ic->fft_result[i];
 8001464:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001468:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 8001472:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f507 6203 	add.w	r2, r7, #2096	@ 0x830
 8001480:	6013      	str	r3, [r2, #0]
    	  adxl345_ic->main_freq =  ((adxl345_ic->fft_samples/2) * i/(fft_size / 2 + 1)) ;
 8001482:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 8001486:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f603 0304 	addw	r3, r3, #2052	@ 0x804
 8001490:	edd3 7a00 	vldr	s15, [r3]
 8001494:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001498:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800149c:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80014a0:	ee07 3a90 	vmov	s15, r3
 80014a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80014a8:	ee67 6a27 	vmul.f32	s13, s14, s15
 80014ac:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80014b0:	085b      	lsrs	r3, r3, #1
 80014b2:	3301      	adds	r3, #1
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014c0:	f607 0338 	addw	r3, r7, #2104	@ 0x838
 80014c4:	f6a3 0334 	subw	r3, r3, #2100	@ 0x834
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f603 0308 	addw	r3, r3, #2056	@ 0x808
 80014ce:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 1; i <  fft_size / 2 + 1  ; i++) {
 80014d2:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80014d6:	3301      	adds	r3, #1
 80014d8:	f8c7 382c 	str.w	r3, [r7, #2092]	@ 0x82c
 80014dc:	f8d7 3824 	ldr.w	r3, [r7, #2084]	@ 0x824
 80014e0:	085b      	lsrs	r3, r3, #1
 80014e2:	1c5a      	adds	r2, r3, #1
 80014e4:	f8d7 382c 	ldr.w	r3, [r7, #2092]	@ 0x82c
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d8a5      	bhi.n	8001438 <ADXL345_FFT+0x158>
 80014ec:	e002      	b.n	80014f4 <ADXL345_FFT+0x214>
        return;
 80014ee:	bf00      	nop
 80014f0:	e000      	b.n	80014f4 <ADXL345_FFT+0x214>
        return; // Ошибка инициализации
 80014f2:	bf00      	nop
      }

    }


}
 80014f4:	f607 0738 	addw	r7, r7, #2104	@ 0x838
 80014f8:	46bd      	mov	sp, r7
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	200000c0 	.word	0x200000c0

08001500 <ADXL345_FFT_qwen>:
}




float32_t ADXL345_FFT_qwen(int16_t* input_buffer, uint32_t length, float32_t sample_rate_hz) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b090      	sub	sp, #64	@ 0x40
 8001504:	af00      	add	r7, sp, #0
 8001506:	60f8      	str	r0, [r7, #12]
 8001508:	60b9      	str	r1, [r7, #8]
 800150a:	ed87 0a01 	vstr	s0, [r7, #4]
    // Проверка: длина — степень двойки и в допустимом диапазоне
    if (length < 16 || length > 4096 || (length & (length - 1)) != 0) {
 800150e:	68bb      	ldr	r3, [r7, #8]
 8001510:	2b0f      	cmp	r3, #15
 8001512:	d909      	bls.n	8001528 <ADXL345_FFT_qwen+0x28>
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800151a:	d805      	bhi.n	8001528 <ADXL345_FFT_qwen+0x28>
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	4013      	ands	r3, r2
 8001524:	2b00      	cmp	r3, #0
 8001526:	d002      	beq.n	800152e <ADXL345_FFT_qwen+0x2e>
        return 0.0f; // ошибка
 8001528:	f04f 0300 	mov.w	r3, #0
 800152c:	e07e      	b.n	800162c <ADXL345_FFT_qwen+0x12c>
    static float32_t fft_input[4096];
    static float32_t fft_output[4096];
    static float32_t magnitude[2049]; // длина = 4096/2 + 1

    // Преобразуем вход: вычитаем смещение, применяем масштаб
    for (uint32_t i = 0; i < length; i++) {
 800152e:	2300      	movs	r3, #0
 8001530:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001532:	e012      	b.n	800155a <ADXL345_FFT_qwen+0x5a>
        fft_input[i] = (float32_t)(input_buffer[i] );
 8001534:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	68fa      	ldr	r2, [r7, #12]
 800153a:	4413      	add	r3, r2
 800153c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001540:	ee07 3a90 	vmov	s15, r3
 8001544:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001548:	4a3c      	ldr	r2, [pc, #240]	@ (800163c <ADXL345_FFT_qwen+0x13c>)
 800154a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < length; i++) {
 8001554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001556:	3301      	adds	r3, #1
 8001558:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800155a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	429a      	cmp	r2, r3
 8001560:	d3e8      	bcc.n	8001534 <ADXL345_FFT_qwen+0x34>
    }

    // Инициализация FFT
    arm_rfft_fast_instance_f32 fft_inst;
    if (arm_rfft_fast_init_f32(&fft_inst, length) != ARM_MATH_SUCCESS) {
 8001562:	68bb      	ldr	r3, [r7, #8]
 8001564:	b29a      	uxth	r2, r3
 8001566:	f107 0310 	add.w	r3, r7, #16
 800156a:	4611      	mov	r1, r2
 800156c:	4618      	mov	r0, r3
 800156e:	f004 f8bf 	bl	80056f0 <arm_rfft_fast_init_f32>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d002      	beq.n	800157e <ADXL345_FFT_qwen+0x7e>
        return 0.0f;
 8001578:	f04f 0300 	mov.w	r3, #0
 800157c:	e056      	b.n	800162c <ADXL345_FFT_qwen+0x12c>
    }

    // Прямое FFT
    arm_rfft_fast_f32(&fft_inst, fft_input, fft_output, 0);
 800157e:	f107 0010 	add.w	r0, r7, #16
 8001582:	2300      	movs	r3, #0
 8001584:	4a2e      	ldr	r2, [pc, #184]	@ (8001640 <ADXL345_FFT_qwen+0x140>)
 8001586:	492d      	ldr	r1, [pc, #180]	@ (800163c <ADXL345_FFT_qwen+0x13c>)
 8001588:	f004 f99c 	bl	80058c4 <arm_rfft_fast_f32>

    // Магнитуда (только первые length/2 + 1 точек)
    uint32_t mag_len = length / 2 + 1;
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	085b      	lsrs	r3, r3, #1
 8001590:	3301      	adds	r3, #1
 8001592:	62fb      	str	r3, [r7, #44]	@ 0x2c
    arm_cmplx_mag_f32(fft_output, magnitude, mag_len);
 8001594:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001596:	492b      	ldr	r1, [pc, #172]	@ (8001644 <ADXL345_FFT_qwen+0x144>)
 8001598:	4829      	ldr	r0, [pc, #164]	@ (8001640 <ADXL345_FFT_qwen+0x140>)
 800159a:	f004 fd6f 	bl	800607c <arm_cmplx_mag_f32>

    // Нормализация (опционально, но помогает при сравнении)
    arm_scale_f32(magnitude, 1.0f / (float32_t)length, magnitude, mag_len);
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	ee07 3a90 	vmov	s15, r3
 80015a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80015ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80015b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80015b2:	4924      	ldr	r1, [pc, #144]	@ (8001644 <ADXL345_FFT_qwen+0x144>)
 80015b4:	eeb0 0a47 	vmov.f32	s0, s14
 80015b8:	4822      	ldr	r0, [pc, #136]	@ (8001644 <ADXL345_FFT_qwen+0x144>)
 80015ba:	f004 fe83 	bl	80062c4 <arm_scale_f32>

    // Поиск максимума (игнорируем DC-компонент на индексе 0)
    uint32_t max_idx = 1;
 80015be:	2301      	movs	r3, #1
 80015c0:	63bb      	str	r3, [r7, #56]	@ 0x38
    float32_t max_val = magnitude[1];
 80015c2:	4b20      	ldr	r3, [pc, #128]	@ (8001644 <ADXL345_FFT_qwen+0x144>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	637b      	str	r3, [r7, #52]	@ 0x34

    for (uint32_t i = 2; i < mag_len; i++) {
 80015c8:	2302      	movs	r3, #2
 80015ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80015cc:	e017      	b.n	80015fe <ADXL345_FFT_qwen+0xfe>
        if (magnitude[i] > max_val) {
 80015ce:	4a1d      	ldr	r2, [pc, #116]	@ (8001644 <ADXL345_FFT_qwen+0x144>)
 80015d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	edd3 7a00 	vldr	s15, [r3]
 80015da:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 80015de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e6:	d507      	bpl.n	80015f8 <ADXL345_FFT_qwen+0xf8>
            max_val = magnitude[i];
 80015e8:	4a16      	ldr	r2, [pc, #88]	@ (8001644 <ADXL345_FFT_qwen+0x144>)
 80015ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015ec:	009b      	lsls	r3, r3, #2
 80015ee:	4413      	add	r3, r2
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	637b      	str	r3, [r7, #52]	@ 0x34
            max_idx = i;
 80015f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (uint32_t i = 2; i < mag_len; i++) {
 80015f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80015fa:	3301      	adds	r3, #1
 80015fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80015fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001602:	429a      	cmp	r2, r3
 8001604:	d3e3      	bcc.n	80015ce <ADXL345_FFT_qwen+0xce>
        }
    }

    // Расчёт доминирующей частоты
    float32_t dominant_freq = (float32_t)max_idx * sample_rate_hz / (float32_t)length;
 8001606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001608:	ee07 3a90 	vmov	s15, r3
 800160c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001610:	edd7 7a01 	vldr	s15, [r7, #4]
 8001614:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	ee07 3a90 	vmov	s15, r3
 800161e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001622:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001626:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    return dominant_freq;
 800162a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
}
 800162c:	ee07 3a90 	vmov	s15, r3
 8001630:	eeb0 0a67 	vmov.f32	s0, s15
 8001634:	3740      	adds	r7, #64	@ 0x40
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200008c0 	.word	0x200008c0
 8001640:	200048c0 	.word	0x200048c0
 8001644:	200088c0 	.word	0x200088c0

08001648 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001648:	b580      	push	{r7, lr}
 800164a:	b082      	sub	sp, #8
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a0e      	ldr	r2, [pc, #56]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001656:	4293      	cmp	r3, r2
 8001658:	d116      	bne.n	8001688 <HAL_TIM_PeriodElapsedCallback+0x40>
    {
       if (adxl345_selector%2==0) {ADXL345_ReadXYZ(&adxl345spi1);};
 800165a:	4b0e      	ldr	r3, [pc, #56]	@ (8001694 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0301 	and.w	r3, r3, #1
 8001662:	2b00      	cmp	r3, #0
 8001664:	d102      	bne.n	800166c <HAL_TIM_PeriodElapsedCallback+0x24>
 8001666:	480c      	ldr	r0, [pc, #48]	@ (8001698 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001668:	f7ff fdfa 	bl	8001260 <ADXL345_ReadXYZ>
       if (adxl345_selector%2==1) {ADXL345_ReadXYZ(&adxl345spi2);};
 800166c:	4b09      	ldr	r3, [pc, #36]	@ (8001694 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	2b00      	cmp	r3, #0
 8001676:	d002      	beq.n	800167e <HAL_TIM_PeriodElapsedCallback+0x36>
 8001678:	4808      	ldr	r0, [pc, #32]	@ (800169c <HAL_TIM_PeriodElapsedCallback+0x54>)
 800167a:	f7ff fdf1 	bl	8001260 <ADXL345_ReadXYZ>

       adxl345_selector++;
 800167e:	4b05      	ldr	r3, [pc, #20]	@ (8001694 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	3301      	adds	r3, #1
 8001684:	4a03      	ldr	r2, [pc, #12]	@ (8001694 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001686:	6013      	str	r3, [r2, #0]
    }
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	40000400 	.word	0x40000400
 8001694:	2000cf78 	.word	0x2000cf78
 8001698:	2000be68 	.word	0x2000be68
 800169c:	2000c6f0 	.word	0x2000c6f0

080016a0 <HAL_I2S_RxCpltCallback>:


void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < 1000; i += 2) {
 80016a8:	2300      	movs	r3, #0
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	e00e      	b.n	80016cc <HAL_I2S_RxCpltCallback+0x2c>
	  buf2[i / 2]=i2s_buf[i];
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	0fda      	lsrs	r2, r3, #31
 80016b2:	4413      	add	r3, r2
 80016b4:	105b      	asrs	r3, r3, #1
 80016b6:	4619      	mov	r1, r3
 80016b8:	4a0a      	ldr	r2, [pc, #40]	@ (80016e4 <HAL_I2S_RxCpltCallback+0x44>)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 80016c0:	4b09      	ldr	r3, [pc, #36]	@ (80016e8 <HAL_I2S_RxCpltCallback+0x48>)
 80016c2:	f823 2011 	strh.w	r2, [r3, r1, lsl #1]
	for (int i = 0; i < 1000; i += 2) {
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	3302      	adds	r3, #2
 80016ca:	60fb      	str	r3, [r7, #12]
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80016d2:	dbec      	blt.n	80016ae <HAL_I2S_RxCpltCallback+0xe>
	};

}
 80016d4:	bf00      	nop
 80016d6:	bf00      	nop
 80016d8:	3714      	adds	r7, #20
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	2000aa64 	.word	0x2000aa64
 80016e8:	2000b264 	.word	0x2000b264

080016ec <ICS43434_FFT>:



float ICS43434_FFT(int16_t *in_buf,float fft_samples)  {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	f5ad 5d82 	sub.w	sp, sp, #4160	@ 0x1040
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80016f8:	f843 0c3c 	str.w	r0, [r3, #-60]
 80016fc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001700:	ed03 0a10 	vstr	s0, [r3, #-64]	@ 0xffffffc0
//void OPM_compute_fft_magnitude(uint16_t* input_buffer, uint32_t length, float32_t* magnitude_buffer) {
    // Проверка: длина должна быть степенью двойки

	uint32_t length = 1024;
 8001704:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001708:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800170c:	f102 020c 	add.w	r2, r2, #12
 8001710:	6013      	str	r3, [r2, #0]

    if ((length & (length - 1)) != 0) {
 8001712:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001716:	f103 030c 	add.w	r3, r3, #12
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	1e5a      	subs	r2, r3, #1
 800171e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001722:	f103 030c 	add.w	r3, r3, #12
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4013      	ands	r3, r2
 800172a:	2b00      	cmp	r3, #0
 800172c:	d002      	beq.n	8001734 <ICS43434_FFT+0x48>
        // Ошибка: длина не степень двойки
        return 0;
 800172e:	f04f 0300 	mov.w	r3, #0
 8001732:	e10f      	b.n	8001954 <ICS43434_FFT+0x268>
    }

    // Максимальный размер FFT в CMSIS-DSP зависит от библиотеки
    // Поддерживаемые размеры: 16, 32, 64, ..., 2048, 4096
    uint32_t fft_size = length;
 8001734:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001738:	f103 030c 	add.w	r3, r3, #12
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001742:	f102 0208 	add.w	r2, r2, #8
 8001746:	6013      	str	r3, [r2, #0]
    // Инициализация FFT
    arm_rfft_fast_instance_f32 fft_instance;
    arm_status status;

    // Преобразуем uint16_t -> float32_t, вычитаем offsetz
    for (int i = 0; i < length; i++) {
 8001748:	2300      	movs	r3, #0
 800174a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800174e:	f102 021c 	add.w	r2, r2, #28
 8001752:	6013      	str	r3, [r2, #0]
 8001754:	e025      	b.n	80017a2 <ICS43434_FFT+0xb6>
        fft_input_buffer[i] = (float32_t)(in_buf[i]);
 8001756:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800175a:	f103 031c 	add.w	r3, r3, #28
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8001766:	f852 2c3c 	ldr.w	r2, [r2, #-60]
 800176a:	4413      	add	r3, r2
 800176c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001770:	ee07 3a90 	vmov	s15, r3
 8001774:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001778:	4a7a      	ldr	r2, [pc, #488]	@ (8001964 <ICS43434_FFT+0x278>)
 800177a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800177e:	f103 031c 	add.w	r3, r3, #28
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	4413      	add	r3, r2
 8001788:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < length; i++) {
 800178c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001790:	f103 031c 	add.w	r3, r3, #28
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	3301      	adds	r3, #1
 8001798:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800179c:	f102 021c 	add.w	r2, r2, #28
 80017a0:	6013      	str	r3, [r2, #0]
 80017a2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80017a6:	f103 031c 	add.w	r3, r3, #28
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80017b0:	f102 020c 	add.w	r2, r2, #12
 80017b4:	6812      	ldr	r2, [r2, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d8cd      	bhi.n	8001756 <ICS43434_FFT+0x6a>
    }

    // Инициализация RFFT (для вещественного входа)
    status = arm_rfft_fast_init_f32(&fft_instance, fft_size);
 80017ba:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80017be:	f103 0308 	add.w	r3, r3, #8
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	b29a      	uxth	r2, r3
 80017c6:	f107 0320 	add.w	r3, r7, #32
 80017ca:	3b14      	subs	r3, #20
 80017cc:	4611      	mov	r1, r2
 80017ce:	4618      	mov	r0, r3
 80017d0:	f003 ff8e 	bl	80056f0 <arm_rfft_fast_init_f32>
 80017d4:	4603      	mov	r3, r0
 80017d6:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80017da:	f102 0207 	add.w	r2, r2, #7
 80017de:	7013      	strb	r3, [r2, #0]
    if (status != ARM_MATH_SUCCESS) {
 80017e0:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80017e4:	f103 0307 	add.w	r3, r3, #7
 80017e8:	f993 3000 	ldrsb.w	r3, [r3]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d002      	beq.n	80017f6 <ICS43434_FFT+0x10a>
        return 0; // Ошибка инициализации
 80017f0:	f04f 0300 	mov.w	r3, #0
 80017f4:	e0ae      	b.n	8001954 <ICS43434_FFT+0x268>
    }

    // Выполнение прямого FFT
    arm_rfft_fast_f32(&fft_instance, fft_input_buffer, fft_output_buffer, 0); // 0 = прямое преобразование
 80017f6:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 80017fa:	3a1c      	subs	r2, #28
 80017fc:	f107 0020 	add.w	r0, r7, #32
 8001800:	3814      	subs	r0, #20
 8001802:	2300      	movs	r3, #0
 8001804:	4957      	ldr	r1, [pc, #348]	@ (8001964 <ICS43434_FFT+0x278>)
 8001806:	f004 f85d 	bl	80058c4 <arm_rfft_fast_f32>

    // Вычисление магнитуд
    // Для RFFT результат — комплексный вектор длины fft_size, но симметричный
    // Нам нужны только первые (length/2 + 1) точек (от 0 до Nyquist)
    arm_cmplx_mag_f32(fft_output_buffer,fft_result, fft_size / 2 + 1);
 800180a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800180e:	f103 0308 	add.w	r3, r3, #8
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	085b      	lsrs	r3, r3, #1
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800181c:	3b1c      	subs	r3, #28
 800181e:	4952      	ldr	r1, [pc, #328]	@ (8001968 <ICS43434_FFT+0x27c>)
 8001820:	4618      	mov	r0, r3
 8001822:	f004 fc2b 	bl	800607c <arm_cmplx_mag_f32>

    // Опционально: нормализация (деление на длину)
    arm_scale_f32(fft_result, 1.0f / fft_size, fft_result, fft_size / 2 + 1);
 8001826:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800182a:	f103 0308 	add.w	r3, r3, #8
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	ee07 3a90 	vmov	s15, r3
 8001834:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001838:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800183c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001840:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001844:	f103 0308 	add.w	r3, r3, #8
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	085b      	lsrs	r3, r3, #1
 800184c:	3301      	adds	r3, #1
 800184e:	461a      	mov	r2, r3
 8001850:	4945      	ldr	r1, [pc, #276]	@ (8001968 <ICS43434_FFT+0x27c>)
 8001852:	eeb0 0a47 	vmov.f32	s0, s14
 8001856:	4844      	ldr	r0, [pc, #272]	@ (8001968 <ICS43434_FFT+0x27c>)
 8001858:	f004 fd34 	bl	80062c4 <arm_scale_f32>

 //   };

    float main_freq = 0;
 800185c:	f04f 0300 	mov.w	r3, #0
 8001860:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001864:	f102 0218 	add.w	r2, r2, #24
 8001868:	6013      	str	r3, [r2, #0]


    float max_val = fft_result[1];
 800186a:	4b3f      	ldr	r3, [pc, #252]	@ (8001968 <ICS43434_FFT+0x27c>)
 800186c:	685b      	ldr	r3, [r3, #4]
 800186e:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001872:	f102 0214 	add.w	r2, r2, #20
 8001876:	6013      	str	r3, [r2, #0]
    for (int i = 2; i <  fft_size / 2 + 1  ; i++) {
 8001878:	2302      	movs	r3, #2
 800187a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800187e:	f102 0210 	add.w	r2, r2, #16
 8001882:	6013      	str	r3, [r2, #0]
 8001884:	e053      	b.n	800192e <ICS43434_FFT+0x242>
      if (fft_result[i]  > max_val) {
 8001886:	4a38      	ldr	r2, [pc, #224]	@ (8001968 <ICS43434_FFT+0x27c>)
 8001888:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800188c:	f103 0310 	add.w	r3, r3, #16
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	4413      	add	r3, r2
 8001896:	edd3 7a00 	vldr	s15, [r3]
 800189a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800189e:	f103 0314 	add.w	r3, r3, #20
 80018a2:	ed93 7a00 	vldr	s14, [r3]
 80018a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ae:	d533      	bpl.n	8001918 <ICS43434_FFT+0x22c>
    	  max_val = fft_result[i];
 80018b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001968 <ICS43434_FFT+0x27c>)
 80018b2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80018b6:	f103 0310 	add.w	r3, r3, #16
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	009b      	lsls	r3, r3, #2
 80018be:	4413      	add	r3, r2
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80018c6:	f102 0214 	add.w	r2, r2, #20
 80018ca:	6013      	str	r3, [r2, #0]
    	  main_freq =  ((fft_samples/2) * i/(fft_size / 2 + 1)) ;
 80018cc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018d0:	ed53 7a10 	vldr	s15, [r3, #-64]	@ 0xffffffc0
 80018d4:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80018d8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80018dc:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80018e0:	f103 0310 	add.w	r3, r3, #16
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	ee07 3a90 	vmov	s15, r3
 80018ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018ee:	ee67 6a27 	vmul.f32	s13, s14, s15
 80018f2:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80018f6:	f103 0308 	add.w	r3, r3, #8
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	085b      	lsrs	r3, r3, #1
 80018fe:	3301      	adds	r3, #1
 8001900:	ee07 3a90 	vmov	s15, r3
 8001904:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001908:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800190c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001910:	f103 0318 	add.w	r3, r3, #24
 8001914:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 2; i <  fft_size / 2 + 1  ; i++) {
 8001918:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800191c:	f103 0310 	add.w	r3, r3, #16
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	3301      	adds	r3, #1
 8001924:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001928:	f102 0210 	add.w	r2, r2, #16
 800192c:	6013      	str	r3, [r2, #0]
 800192e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001932:	f103 0308 	add.w	r3, r3, #8
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	085b      	lsrs	r3, r3, #1
 800193a:	1c5a      	adds	r2, r3, #1
 800193c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001940:	f103 0310 	add.w	r3, r3, #16
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	429a      	cmp	r2, r3
 8001948:	d89d      	bhi.n	8001886 <ICS43434_FFT+0x19a>
      }

    }

    return  main_freq;
 800194a:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800194e:	f103 0318 	add.w	r3, r3, #24
 8001952:	681b      	ldr	r3, [r3, #0]

}
 8001954:	ee07 3a90 	vmov	s15, r3
 8001958:	eeb0 0a67 	vmov.f32	s0, s15
 800195c:	f507 5782 	add.w	r7, r7, #4160	@ 0x1040
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	2000d784 	.word	0x2000d784
 8001968:	2000b664 	.word	0x2000b664

0800196c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001972:	f000 fd03 	bl	800237c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001976:	f000 f8e5 	bl	8001b44 <SystemClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800197a:	f000 fa55 	bl	8001e28 <MX_GPIO_Init>
  MX_DMA_Init();
 800197e:	f000 fa33 	bl	8001de8 <MX_DMA_Init>
  MX_SPI1_Init();
 8001982:	f000 f979 	bl	8001c78 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001986:	f000 f9ad 	bl	8001ce4 <MX_SPI2_Init>
  MX_TIM3_Init();
 800198a:	f000 f9e1 	bl	8001d50 <MX_TIM3_Init>
  MX_I2S3_Init();
 800198e:	f000 f945 	bl	8001c1c <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */



  adxl345spi1.dataindex = 0;
 8001992:	4b5b      	ldr	r3, [pc, #364]	@ (8001b00 <main+0x194>)
 8001994:	2200      	movs	r2, #0
 8001996:	f8a3 280c 	strh.w	r2, [r3, #2060]	@ 0x80c
  adxl345spi1.hspi = hspi1;
 800199a:	4b59      	ldr	r3, [pc, #356]	@ (8001b00 <main+0x194>)
 800199c:	4a59      	ldr	r2, [pc, #356]	@ (8001b04 <main+0x198>)
 800199e:	f503 6301 	add.w	r3, r3, #2064	@ 0x810
 80019a2:	4611      	mov	r1, r2
 80019a4:	2258      	movs	r2, #88	@ 0x58
 80019a6:	4618      	mov	r0, r3
 80019a8:	f005 f822 	bl	80069f0 <memcpy>
  adxl345spi1.cs_port = GPIOA;
 80019ac:	4b54      	ldr	r3, [pc, #336]	@ (8001b00 <main+0x194>)
 80019ae:	4a56      	ldr	r2, [pc, #344]	@ (8001b08 <main+0x19c>)
 80019b0:	f8c3 2878 	str.w	r2, [r3, #2168]	@ 0x878
  adxl345spi1.cs_pin = GPIO_PIN_10;
 80019b4:	4b52      	ldr	r3, [pc, #328]	@ (8001b00 <main+0x194>)
 80019b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019ba:	f8a3 287c 	strh.w	r2, [r3, #2172]	@ 0x87c
  adxl345spi1.fft_samples = 3200;
 80019be:	4b50      	ldr	r3, [pc, #320]	@ (8001b00 <main+0x194>)
 80019c0:	f603 0304 	addw	r3, r3, #2052	@ 0x804
 80019c4:	4a51      	ldr	r2, [pc, #324]	@ (8001b0c <main+0x1a0>)
 80019c6:	601a      	str	r2, [r3, #0]

  adxl345spi2.dataindex = 0;
 80019c8:	4b51      	ldr	r3, [pc, #324]	@ (8001b10 <main+0x1a4>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	f8a3 280c 	strh.w	r2, [r3, #2060]	@ 0x80c
  adxl345spi2.hspi = hspi2;
 80019d0:	4b4f      	ldr	r3, [pc, #316]	@ (8001b10 <main+0x1a4>)
 80019d2:	4a50      	ldr	r2, [pc, #320]	@ (8001b14 <main+0x1a8>)
 80019d4:	f503 6301 	add.w	r3, r3, #2064	@ 0x810
 80019d8:	4611      	mov	r1, r2
 80019da:	2258      	movs	r2, #88	@ 0x58
 80019dc:	4618      	mov	r0, r3
 80019de:	f005 f807 	bl	80069f0 <memcpy>
  adxl345spi2.cs_port = GPIOB;
 80019e2:	4b4b      	ldr	r3, [pc, #300]	@ (8001b10 <main+0x1a4>)
 80019e4:	4a4c      	ldr	r2, [pc, #304]	@ (8001b18 <main+0x1ac>)
 80019e6:	f8c3 2878 	str.w	r2, [r3, #2168]	@ 0x878
  adxl345spi2.cs_pin = GPIO_PIN_7;
 80019ea:	4b49      	ldr	r3, [pc, #292]	@ (8001b10 <main+0x1a4>)
 80019ec:	2280      	movs	r2, #128	@ 0x80
 80019ee:	f8a3 287c 	strh.w	r2, [r3, #2172]	@ 0x87c
  adxl345spi2.fft_samples = 3200;
 80019f2:	4b47      	ldr	r3, [pc, #284]	@ (8001b10 <main+0x1a4>)
 80019f4:	f603 0304 	addw	r3, r3, #2052	@ 0x804
 80019f8:	4a44      	ldr	r2, [pc, #272]	@ (8001b0c <main+0x1a0>)
 80019fa:	601a      	str	r2, [r3, #0]


  ADXL345_Init_Calib(&adxl345spi1);
 80019fc:	4840      	ldr	r0, [pc, #256]	@ (8001b00 <main+0x194>)
 80019fe:	f7ff fa3f 	bl	8000e80 <ADXL345_Init_Calib>
  ADXL345_Init_Calib(&adxl345spi2);
 8001a02:	4843      	ldr	r0, [pc, #268]	@ (8001b10 <main+0x1a4>)
 8001a04:	f7ff fa3c 	bl	8000e80 <ADXL345_Init_Calib>

  HAL_TIM_Base_Start_IT(&htim3);
 8001a08:	4844      	ldr	r0, [pc, #272]	@ (8001b1c <main+0x1b0>)
 8001a0a:	f003 f9f5 	bl	8004df8 <HAL_TIM_Base_Start_IT>



   rdma = HAL_I2S_Receive_DMA(&hi2s3,  i2s_buf, 1024);
 8001a0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a12:	4943      	ldr	r1, [pc, #268]	@ (8001b20 <main+0x1b4>)
 8001a14:	4843      	ldr	r0, [pc, #268]	@ (8001b24 <main+0x1b8>)
 8001a16:	f001 fca7 	bl	8003368 <HAL_I2S_Receive_DMA>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	4b42      	ldr	r3, [pc, #264]	@ (8001b28 <main+0x1bc>)
 8001a20:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  HAL_Delay(1000);
 8001a22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a26:	f000 fd1b 	bl	8002460 <HAL_Delay>

	  main_freq = ICS43434_FFT(buf2,22000);
 8001a2a:	ed9f 0a40 	vldr	s0, [pc, #256]	@ 8001b2c <main+0x1c0>
 8001a2e:	4840      	ldr	r0, [pc, #256]	@ (8001b30 <main+0x1c4>)
 8001a30:	f7ff fe5c 	bl	80016ec <ICS43434_FFT>
 8001a34:	eef0 7a40 	vmov.f32	s15, s0
 8001a38:	4b3e      	ldr	r3, [pc, #248]	@ (8001b34 <main+0x1c8>)
 8001a3a:	edc3 7a00 	vstr	s15, [r3]

	  ADXL345_FFT(&adxl345spi1);
 8001a3e:	4830      	ldr	r0, [pc, #192]	@ (8001b00 <main+0x194>)
 8001a40:	f7ff fc4e 	bl	80012e0 <ADXL345_FFT>
	  ADXL345_FFT(&adxl345spi2);
 8001a44:	4832      	ldr	r0, [pc, #200]	@ (8001b10 <main+0x1a4>)
 8001a46:	f7ff fc4b 	bl	80012e0 <ADXL345_FFT>

	  //ADXL345_2buf_FFT(&adxl345spi1,&adxl345spi2);
	//  ADXL345_FFT2buf() ;

	    for (int i = 0; i < ADXL345DATA_DATALENGTH; i++) {
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	e043      	b.n	8001ad8 <main+0x16c>
	    	b2zdata[2*i]     =  ((float32_t)( adxl345spi1.zdata[i] - adxl345spi1.offsetz ))*adxl345spi1.scale;
 8001a50:	4a2b      	ldr	r2, [pc, #172]	@ (8001b00 <main+0x194>)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a58:	ee07 3a90 	vmov	s15, r3
 8001a5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a60:	4b27      	ldr	r3, [pc, #156]	@ (8001b00 <main+0x194>)
 8001a62:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8001a66:	edd3 7a00 	vldr	s15, [r3]
 8001a6a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a6e:	4b24      	ldr	r3, [pc, #144]	@ (8001b00 <main+0x194>)
 8001a70:	f603 0374 	addw	r3, r3, #2164	@ 0x874
 8001a74:	edd3 7a00 	vldr	s15, [r3]
 8001a78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	005b      	lsls	r3, r3, #1
 8001a80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a84:	ee17 2a90 	vmov	r2, s15
 8001a88:	b211      	sxth	r1, r2
 8001a8a:	4a2b      	ldr	r2, [pc, #172]	@ (8001b38 <main+0x1cc>)
 8001a8c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    	b2zdata[2*i+1] =  ((float32_t)( adxl345spi2.zdata[i] - adxl345spi2.offsetz ))*adxl345spi2.scale;
 8001a90:	4a1f      	ldr	r2, [pc, #124]	@ (8001b10 <main+0x1a4>)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001a98:	ee07 3a90 	vmov	s15, r3
 8001a9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8001b10 <main+0x1a4>)
 8001aa2:	f503 6307 	add.w	r3, r3, #2160	@ 0x870
 8001aa6:	edd3 7a00 	vldr	s15, [r3]
 8001aaa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001aae:	4b18      	ldr	r3, [pc, #96]	@ (8001b10 <main+0x1a4>)
 8001ab0:	f603 0374 	addw	r3, r3, #2164	@ 0x874
 8001ab4:	edd3 7a00 	vldr	s15, [r3]
 8001ab8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001ac6:	ee17 2a90 	vmov	r2, s15
 8001aca:	b211      	sxth	r1, r2
 8001acc:	4a1a      	ldr	r2, [pc, #104]	@ (8001b38 <main+0x1cc>)
 8001ace:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	    for (int i = 0; i < ADXL345DATA_DATALENGTH; i++) {
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ade:	dbb7      	blt.n	8001a50 <main+0xe4>
	    }

	   domfreq = ADXL345_FFT_qwen(b2zdata,2048, 6400);
 8001ae0:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8001b3c <main+0x1d0>
 8001ae4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001ae8:	4813      	ldr	r0, [pc, #76]	@ (8001b38 <main+0x1cc>)
 8001aea:	f7ff fd09 	bl	8001500 <ADXL345_FFT_qwen>
 8001aee:	eef0 7a40 	vmov.f32	s15, s0
 8001af2:	4b13      	ldr	r3, [pc, #76]	@ (8001b40 <main+0x1d4>)
 8001af4:	edc3 7a00 	vstr	s15, [r3]

	  HAL_Delay(1);
 8001af8:	2001      	movs	r0, #1
 8001afa:	f000 fcb1 	bl	8002460 <HAL_Delay>
	  HAL_Delay(1000);
 8001afe:	e790      	b.n	8001a22 <main+0xb6>
 8001b00:	2000be68 	.word	0x2000be68
 8001b04:	2000a96c 	.word	0x2000a96c
 8001b08:	40020000 	.word	0x40020000
 8001b0c:	45480000 	.word	0x45480000
 8001b10:	2000c6f0 	.word	0x2000c6f0
 8001b14:	2000a9c4 	.word	0x2000a9c4
 8001b18:	40020400 	.word	0x40020400
 8001b1c:	2000aa1c 	.word	0x2000aa1c
 8001b20:	2000aa64 	.word	0x2000aa64
 8001b24:	2000a8c4 	.word	0x2000a8c4
 8001b28:	2000d780 	.word	0x2000d780
 8001b2c:	46abe000 	.word	0x46abe000
 8001b30:	2000b264 	.word	0x2000b264
 8001b34:	2000be64 	.word	0x2000be64
 8001b38:	2000cf80 	.word	0x2000cf80
 8001b3c:	45c80000 	.word	0x45c80000
 8001b40:	2000cf7c 	.word	0x2000cf7c

08001b44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b094      	sub	sp, #80	@ 0x50
 8001b48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b4a:	f107 0320 	add.w	r3, r7, #32
 8001b4e:	2230      	movs	r2, #48	@ 0x30
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f004 ff1a 	bl	800698c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b58:	f107 030c 	add.w	r3, r7, #12
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b68:	2300      	movs	r3, #0
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	4b29      	ldr	r3, [pc, #164]	@ (8001c14 <SystemClock_Config+0xd0>)
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	4a28      	ldr	r2, [pc, #160]	@ (8001c14 <SystemClock_Config+0xd0>)
 8001b72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b76:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b78:	4b26      	ldr	r3, [pc, #152]	@ (8001c14 <SystemClock_Config+0xd0>)
 8001b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b80:	60bb      	str	r3, [r7, #8]
 8001b82:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001b84:	2300      	movs	r3, #0
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	4b23      	ldr	r3, [pc, #140]	@ (8001c18 <SystemClock_Config+0xd4>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001b90:	4a21      	ldr	r2, [pc, #132]	@ (8001c18 <SystemClock_Config+0xd4>)
 8001b92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001b96:	6013      	str	r3, [r2, #0]
 8001b98:	4b1f      	ldr	r3, [pc, #124]	@ (8001c18 <SystemClock_Config+0xd4>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ba0:	607b      	str	r3, [r7, #4]
 8001ba2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ba8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001bb2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001bb8:	2319      	movs	r3, #25
 8001bba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001bbc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001bc0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001bc2:	2304      	movs	r3, #4
 8001bc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001bc6:	2307      	movs	r3, #7
 8001bc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bca:	f107 0320 	add.w	r3, r7, #32
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f002 f842 	bl	8003c58 <HAL_RCC_OscConfig>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001bda:	f000 f9b1 	bl	8001f40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001bde:	230f      	movs	r3, #15
 8001be0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001be2:	2302      	movs	r3, #2
 8001be4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001be6:	2300      	movs	r3, #0
 8001be8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001bea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001bf0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bf4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bf6:	f107 030c 	add.w	r3, r7, #12
 8001bfa:	2102      	movs	r1, #2
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f002 faa3 	bl	8004148 <HAL_RCC_ClockConfig>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001c08:	f000 f99a 	bl	8001f40 <Error_Handler>
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	3750      	adds	r7, #80	@ 0x50
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40007000 	.word	0x40007000

08001c1c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001c20:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c22:	4a14      	ldr	r2, [pc, #80]	@ (8001c74 <MX_I2S3_Init+0x58>)
 8001c24:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_RX;
 8001c26:	4b12      	ldr	r3, [pc, #72]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c28:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8001c2c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001c2e:	4b10      	ldr	r3, [pc, #64]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001c34:	4b0e      	ldr	r3, [pc, #56]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001c3a:	4b0d      	ldr	r3, [pc, #52]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8001c40:	4b0b      	ldr	r3, [pc, #44]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c42:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8001c46:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001c48:	4b09      	ldr	r3, [pc, #36]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001c4e:	4b08      	ldr	r3, [pc, #32]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001c54:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001c5a:	4805      	ldr	r0, [pc, #20]	@ (8001c70 <MX_I2S3_Init+0x54>)
 8001c5c:	f001 fa44 	bl	80030e8 <HAL_I2S_Init>
 8001c60:	4603      	mov	r3, r0
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d001      	beq.n	8001c6a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001c66:	f000 f96b 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	2000a8c4 	.word	0x2000a8c4
 8001c74:	40003c00 	.word	0x40003c00

08001c78 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c7c:	4b17      	ldr	r3, [pc, #92]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c7e:	4a18      	ldr	r2, [pc, #96]	@ (8001ce0 <MX_SPI1_Init+0x68>)
 8001c80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c82:	4b16      	ldr	r3, [pc, #88]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c84:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c88:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c8a:	4b14      	ldr	r3, [pc, #80]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c90:	4b12      	ldr	r3, [pc, #72]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001c96:	4b11      	ldr	r3, [pc, #68]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c98:	2202      	movs	r2, #2
 8001c9a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001c9e:	2201      	movs	r2, #1
 8001ca0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001ca4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ca8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001caa:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cac:	2218      	movs	r2, #24
 8001cae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cb6:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cbc:	4b07      	ldr	r3, [pc, #28]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001cc2:	4b06      	ldr	r3, [pc, #24]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cc4:	220a      	movs	r2, #10
 8001cc6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cc8:	4804      	ldr	r0, [pc, #16]	@ (8001cdc <MX_SPI1_Init+0x64>)
 8001cca:	f002 fd37 	bl	800473c <HAL_SPI_Init>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001cd4:	f000 f934 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cd8:	bf00      	nop
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	2000a96c 	.word	0x2000a96c
 8001ce0:	40013000 	.word	0x40013000

08001ce4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ce8:	4b17      	ldr	r3, [pc, #92]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001cea:	4a18      	ldr	r2, [pc, #96]	@ (8001d4c <MX_SPI2_Init+0x68>)
 8001cec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001cee:	4b16      	ldr	r3, [pc, #88]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001cf0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001cf4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001cf6:	4b14      	ldr	r3, [pc, #80]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001cfc:	4b12      	ldr	r3, [pc, #72]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001d02:	4b11      	ldr	r3, [pc, #68]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d04:	2202      	movs	r2, #2
 8001d06:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001d08:	4b0f      	ldr	r3, [pc, #60]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001d0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001d14:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d18:	2218      	movs	r2, #24
 8001d1a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001d22:	4b09      	ldr	r3, [pc, #36]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001d28:	4b07      	ldr	r3, [pc, #28]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001d2e:	4b06      	ldr	r3, [pc, #24]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d30:	220a      	movs	r2, #10
 8001d32:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001d34:	4804      	ldr	r0, [pc, #16]	@ (8001d48 <MX_SPI2_Init+0x64>)
 8001d36:	f002 fd01 	bl	800473c <HAL_SPI_Init>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001d40:	f000 f8fe 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d44:	bf00      	nop
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	2000a9c4 	.word	0x2000a9c4
 8001d4c:	40003800 	.word	0x40003800

08001d50 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d56:	f107 0308 	add.w	r3, r7, #8
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d64:	463b      	mov	r3, r7
 8001d66:	2200      	movs	r2, #0
 8001d68:	601a      	str	r2, [r3, #0]
 8001d6a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001d6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001d6e:	4a1d      	ldr	r2, [pc, #116]	@ (8001de4 <MX_TIM3_Init+0x94>)
 8001d70:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001d72:	4b1b      	ldr	r3, [pc, #108]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001d74:	2253      	movs	r2, #83	@ 0x53
 8001d76:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d78:	4b19      	ldr	r3, [pc, #100]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 155;
 8001d7e:	4b18      	ldr	r3, [pc, #96]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001d80:	229b      	movs	r2, #155	@ 0x9b
 8001d82:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d84:	4b16      	ldr	r3, [pc, #88]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d8a:	4b15      	ldr	r3, [pc, #84]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d90:	4813      	ldr	r0, [pc, #76]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001d92:	f002 ffe1 	bl	8004d58 <HAL_TIM_Base_Init>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d001      	beq.n	8001da0 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001d9c:	f000 f8d0 	bl	8001f40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001da0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001da4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001da6:	f107 0308 	add.w	r3, r7, #8
 8001daa:	4619      	mov	r1, r3
 8001dac:	480c      	ldr	r0, [pc, #48]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001dae:	f003 f975 	bl	800509c <HAL_TIM_ConfigClockSource>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d001      	beq.n	8001dbc <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001db8:	f000 f8c2 	bl	8001f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001dc4:	463b      	mov	r3, r7
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4805      	ldr	r0, [pc, #20]	@ (8001de0 <MX_TIM3_Init+0x90>)
 8001dca:	f003 fb77 	bl	80054bc <HAL_TIMEx_MasterConfigSynchronization>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001dd4:	f000 f8b4 	bl	8001f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001dd8:	bf00      	nop
 8001dda:	3718      	adds	r7, #24
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	2000aa1c 	.word	0x2000aa1c
 8001de4:	40000400 	.word	0x40000400

08001de8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dee:	2300      	movs	r3, #0
 8001df0:	607b      	str	r3, [r7, #4]
 8001df2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e24 <MX_DMA_Init+0x3c>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df6:	4a0b      	ldr	r2, [pc, #44]	@ (8001e24 <MX_DMA_Init+0x3c>)
 8001df8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001dfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfe:	4b09      	ldr	r3, [pc, #36]	@ (8001e24 <MX_DMA_Init+0x3c>)
 8001e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e02:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	200b      	movs	r0, #11
 8001e10:	f000 fc25 	bl	800265e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001e14:	200b      	movs	r0, #11
 8001e16:	f000 fc3e 	bl	8002696 <HAL_NVIC_EnableIRQ>

}
 8001e1a:	bf00      	nop
 8001e1c:	3708      	adds	r7, #8
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023800 	.word	0x40023800

08001e28 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b08a      	sub	sp, #40	@ 0x28
 8001e2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e2e:	f107 0314 	add.w	r3, r7, #20
 8001e32:	2200      	movs	r2, #0
 8001e34:	601a      	str	r2, [r3, #0]
 8001e36:	605a      	str	r2, [r3, #4]
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	60da      	str	r2, [r3, #12]
 8001e3c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	613b      	str	r3, [r7, #16]
 8001e42:	4b3b      	ldr	r3, [pc, #236]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e46:	4a3a      	ldr	r2, [pc, #232]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e48:	f043 0304 	orr.w	r3, r3, #4
 8001e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e4e:	4b38      	ldr	r3, [pc, #224]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e52:	f003 0304 	and.w	r3, r3, #4
 8001e56:	613b      	str	r3, [r7, #16]
 8001e58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	4b34      	ldr	r3, [pc, #208]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	4a33      	ldr	r2, [pc, #204]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e6a:	4b31      	ldr	r3, [pc, #196]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e76:	2300      	movs	r3, #0
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e7e:	4a2c      	ldr	r2, [pc, #176]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e80:	f043 0301 	orr.w	r3, r3, #1
 8001e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e86:	4b2a      	ldr	r3, [pc, #168]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8a:	f003 0301 	and.w	r3, r3, #1
 8001e8e:	60bb      	str	r3, [r7, #8]
 8001e90:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	607b      	str	r3, [r7, #4]
 8001e96:	4b26      	ldr	r3, [pc, #152]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	4a25      	ldr	r2, [pc, #148]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001e9c:	f043 0302 	orr.w	r3, r3, #2
 8001ea0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ea2:	4b23      	ldr	r3, [pc, #140]	@ (8001f30 <MX_GPIO_Init+0x108>)
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea6:	f003 0302 	and.w	r3, r3, #2
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001eb4:	481f      	ldr	r0, [pc, #124]	@ (8001f34 <MX_GPIO_Init+0x10c>)
 8001eb6:	f001 f8fd 	bl	80030b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);
 8001eba:	2201      	movs	r2, #1
 8001ebc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001ec0:	481d      	ldr	r0, [pc, #116]	@ (8001f38 <MX_GPIO_Init+0x110>)
 8001ec2:	f001 f8f7 	bl	80030b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, GPIO_PIN_RESET);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2180      	movs	r1, #128	@ 0x80
 8001eca:	481c      	ldr	r0, [pc, #112]	@ (8001f3c <MX_GPIO_Init+0x114>)
 8001ecc:	f001 f8f2 	bl	80030b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001ed0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ed4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eda:	2300      	movs	r3, #0
 8001edc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee2:	f107 0314 	add.w	r3, r7, #20
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	4812      	ldr	r0, [pc, #72]	@ (8001f34 <MX_GPIO_Init+0x10c>)
 8001eea:	f000 ff5f 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001eee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ef2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001efc:	2303      	movs	r3, #3
 8001efe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f00:	f107 0314 	add.w	r3, r7, #20
 8001f04:	4619      	mov	r1, r3
 8001f06:	480c      	ldr	r0, [pc, #48]	@ (8001f38 <MX_GPIO_Init+0x110>)
 8001f08:	f000 ff50 	bl	8002dac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f0c:	2380      	movs	r3, #128	@ 0x80
 8001f0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f10:	2301      	movs	r3, #1
 8001f12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f1c:	f107 0314 	add.w	r3, r7, #20
 8001f20:	4619      	mov	r1, r3
 8001f22:	4806      	ldr	r0, [pc, #24]	@ (8001f3c <MX_GPIO_Init+0x114>)
 8001f24:	f000 ff42 	bl	8002dac <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001f28:	bf00      	nop
 8001f2a:	3728      	adds	r7, #40	@ 0x28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	40023800 	.word	0x40023800
 8001f34:	40020800 	.word	0x40020800
 8001f38:	40020000 	.word	0x40020000
 8001f3c:	40020400 	.word	0x40020400

08001f40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f44:	b672      	cpsid	i
}
 8001f46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f48:	bf00      	nop
 8001f4a:	e7fd      	b.n	8001f48 <Error_Handler+0x8>

08001f4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	607b      	str	r3, [r7, #4]
 8001f56:	4b10      	ldr	r3, [pc, #64]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5a:	4a0f      	ldr	r2, [pc, #60]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f60:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f62:	4b0d      	ldr	r3, [pc, #52]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f6a:	607b      	str	r3, [r7, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	603b      	str	r3, [r7, #0]
 8001f72:	4b09      	ldr	r3, [pc, #36]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f76:	4a08      	ldr	r2, [pc, #32]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_MspInit+0x4c>)
 8001f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f86:	603b      	str	r3, [r7, #0]
 8001f88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800

08001f9c <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b090      	sub	sp, #64	@ 0x40
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fa4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001fa8:	2200      	movs	r2, #0
 8001faa:	601a      	str	r2, [r3, #0]
 8001fac:	605a      	str	r2, [r3, #4]
 8001fae:	609a      	str	r2, [r3, #8]
 8001fb0:	60da      	str	r2, [r3, #12]
 8001fb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001fb4:	f107 0318 	add.w	r3, r7, #24
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a4e      	ldr	r2, [pc, #312]	@ (8002104 <HAL_I2S_MspInit+0x168>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	f040 8095 	bne.w	80020fa <HAL_I2S_MspInit+0x15e>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 345;
 8001fd4:	f240 1359 	movw	r3, #345	@ 0x159
 8001fd8:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001fda:	2302      	movs	r3, #2
 8001fdc:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fde:	f107 0318 	add.w	r3, r7, #24
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f002 fa5c 	bl	80044a0 <HAL_RCCEx_PeriphCLKConfig>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <HAL_I2S_MspInit+0x56>
    {
      Error_Handler();
 8001fee:	f7ff ffa7 	bl	8001f40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	617b      	str	r3, [r7, #20]
 8001ff6:	4b44      	ldr	r3, [pc, #272]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 8001ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ffa:	4a43      	ldr	r2, [pc, #268]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 8001ffc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002000:	6413      	str	r3, [r2, #64]	@ 0x40
 8002002:	4b41      	ldr	r3, [pc, #260]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 8002004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002006:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800200a:	617b      	str	r3, [r7, #20]
 800200c:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	4b3d      	ldr	r3, [pc, #244]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 8002014:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002016:	4a3c      	ldr	r2, [pc, #240]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 8002018:	f043 0301 	orr.w	r3, r3, #1
 800201c:	6313      	str	r3, [r2, #48]	@ 0x30
 800201e:	4b3a      	ldr	r3, [pc, #232]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 8002020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	60fb      	str	r3, [r7, #12]
 800202e:	4b36      	ldr	r3, [pc, #216]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 8002030:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002032:	4a35      	ldr	r2, [pc, #212]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 8002034:	f043 0302 	orr.w	r3, r3, #2
 8002038:	6313      	str	r3, [r2, #48]	@ 0x30
 800203a:	4b33      	ldr	r3, [pc, #204]	@ (8002108 <HAL_I2S_MspInit+0x16c>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]
    /**I2S3 GPIO Configuration
    PA15     ------> I2S3_WS
    PB3     ------> I2S3_CK
    PB5     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002046:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800204a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800204c:	2302      	movs	r3, #2
 800204e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002050:	2300      	movs	r3, #0
 8002052:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002054:	2303      	movs	r3, #3
 8002056:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002058:	2306      	movs	r3, #6
 800205a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800205c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002060:	4619      	mov	r1, r3
 8002062:	482a      	ldr	r0, [pc, #168]	@ (800210c <HAL_I2S_MspInit+0x170>)
 8002064:	f000 fea2 	bl	8002dac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002068:	2328      	movs	r3, #40	@ 0x28
 800206a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	2302      	movs	r3, #2
 800206e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002074:	2303      	movs	r3, #3
 8002076:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002078:	2306      	movs	r3, #6
 800207a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002080:	4619      	mov	r1, r3
 8002082:	4823      	ldr	r0, [pc, #140]	@ (8002110 <HAL_I2S_MspInit+0x174>)
 8002084:	f000 fe92 	bl	8002dac <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA1_Stream0;
 8002088:	4b22      	ldr	r3, [pc, #136]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 800208a:	4a23      	ldr	r2, [pc, #140]	@ (8002118 <HAL_I2S_MspInit+0x17c>)
 800208c:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 800208e:	4b21      	ldr	r3, [pc, #132]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 8002090:	2200      	movs	r2, #0
 8002092:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002094:	4b1f      	ldr	r3, [pc, #124]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800209a:	4b1e      	ldr	r3, [pc, #120]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 800209c:	2200      	movs	r2, #0
 800209e:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80020a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020a2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020a6:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80020ae:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020b0:	4b18      	ldr	r3, [pc, #96]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020b2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020b6:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 80020b8:	4b16      	ldr	r3, [pc, #88]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80020be:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80020c0:	4b14      	ldr	r3, [pc, #80]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020c2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020c6:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020c8:	4b12      	ldr	r3, [pc, #72]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 80020ce:	4811      	ldr	r0, [pc, #68]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020d0:	f000 fafc 	bl	80026cc <HAL_DMA_Init>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <HAL_I2S_MspInit+0x142>
    {
      Error_Handler();
 80020da:	f7ff ff31 	bl	8001f40 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi3_rx);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a0c      	ldr	r2, [pc, #48]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020e2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80020e4:	4a0b      	ldr	r2, [pc, #44]	@ (8002114 <HAL_I2S_MspInit+0x178>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2S3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 80020ea:	2200      	movs	r2, #0
 80020ec:	2100      	movs	r1, #0
 80020ee:	2033      	movs	r0, #51	@ 0x33
 80020f0:	f000 fab5 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 80020f4:	2033      	movs	r0, #51	@ 0x33
 80020f6:	f000 face 	bl	8002696 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 80020fa:	bf00      	nop
 80020fc:	3740      	adds	r7, #64	@ 0x40
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	40003c00 	.word	0x40003c00
 8002108:	40023800 	.word	0x40023800
 800210c:	40020000 	.word	0x40020000
 8002110:	40020400 	.word	0x40020400
 8002114:	2000a90c 	.word	0x2000a90c
 8002118:	40026010 	.word	0x40026010

0800211c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b08c      	sub	sp, #48	@ 0x30
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002124:	f107 031c 	add.w	r3, r7, #28
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	605a      	str	r2, [r3, #4]
 800212e:	609a      	str	r2, [r3, #8]
 8002130:	60da      	str	r2, [r3, #12]
 8002132:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	4a32      	ldr	r2, [pc, #200]	@ (8002204 <HAL_SPI_MspInit+0xe8>)
 800213a:	4293      	cmp	r3, r2
 800213c:	d12c      	bne.n	8002198 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800213e:	2300      	movs	r3, #0
 8002140:	61bb      	str	r3, [r7, #24]
 8002142:	4b31      	ldr	r3, [pc, #196]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 8002144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002146:	4a30      	ldr	r2, [pc, #192]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 8002148:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800214c:	6453      	str	r3, [r2, #68]	@ 0x44
 800214e:	4b2e      	ldr	r3, [pc, #184]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 8002150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002152:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002156:	61bb      	str	r3, [r7, #24]
 8002158:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	4b2a      	ldr	r3, [pc, #168]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 8002160:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002162:	4a29      	ldr	r2, [pc, #164]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 8002164:	f043 0301 	orr.w	r3, r3, #1
 8002168:	6313      	str	r3, [r2, #48]	@ 0x30
 800216a:	4b27      	ldr	r3, [pc, #156]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	f003 0301 	and.w	r3, r3, #1
 8002172:	617b      	str	r3, [r7, #20]
 8002174:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002176:	23e0      	movs	r3, #224	@ 0xe0
 8002178:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217a:	2302      	movs	r3, #2
 800217c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002182:	2303      	movs	r3, #3
 8002184:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002186:	2305      	movs	r3, #5
 8002188:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218a:	f107 031c 	add.w	r3, r7, #28
 800218e:	4619      	mov	r1, r3
 8002190:	481e      	ldr	r0, [pc, #120]	@ (800220c <HAL_SPI_MspInit+0xf0>)
 8002192:	f000 fe0b 	bl	8002dac <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002196:	e031      	b.n	80021fc <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a1c      	ldr	r2, [pc, #112]	@ (8002210 <HAL_SPI_MspInit+0xf4>)
 800219e:	4293      	cmp	r3, r2
 80021a0:	d12c      	bne.n	80021fc <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	613b      	str	r3, [r7, #16]
 80021a6:	4b18      	ldr	r3, [pc, #96]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021aa:	4a17      	ldr	r2, [pc, #92]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 80021ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80021b2:	4b15      	ldr	r3, [pc, #84]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ba:	613b      	str	r3, [r7, #16]
 80021bc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	4b11      	ldr	r3, [pc, #68]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	4a10      	ldr	r2, [pc, #64]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ce:	4b0e      	ldr	r3, [pc, #56]	@ (8002208 <HAL_SPI_MspInit+0xec>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
 80021da:	f44f 4344 	mov.w	r3, #50176	@ 0xc400
 80021de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e0:	2302      	movs	r3, #2
 80021e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e4:	2300      	movs	r3, #0
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e8:	2303      	movs	r3, #3
 80021ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021ec:	2305      	movs	r3, #5
 80021ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f0:	f107 031c 	add.w	r3, r7, #28
 80021f4:	4619      	mov	r1, r3
 80021f6:	4807      	ldr	r0, [pc, #28]	@ (8002214 <HAL_SPI_MspInit+0xf8>)
 80021f8:	f000 fdd8 	bl	8002dac <HAL_GPIO_Init>
}
 80021fc:	bf00      	nop
 80021fe:	3730      	adds	r7, #48	@ 0x30
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40013000 	.word	0x40013000
 8002208:	40023800 	.word	0x40023800
 800220c:	40020000 	.word	0x40020000
 8002210:	40003800 	.word	0x40003800
 8002214:	40020400 	.word	0x40020400

08002218 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a0e      	ldr	r2, [pc, #56]	@ (8002260 <HAL_TIM_Base_MspInit+0x48>)
 8002226:	4293      	cmp	r3, r2
 8002228:	d115      	bne.n	8002256 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800222a:	2300      	movs	r3, #0
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	4b0d      	ldr	r3, [pc, #52]	@ (8002264 <HAL_TIM_Base_MspInit+0x4c>)
 8002230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002232:	4a0c      	ldr	r2, [pc, #48]	@ (8002264 <HAL_TIM_Base_MspInit+0x4c>)
 8002234:	f043 0302 	orr.w	r3, r3, #2
 8002238:	6413      	str	r3, [r2, #64]	@ 0x40
 800223a:	4b0a      	ldr	r3, [pc, #40]	@ (8002264 <HAL_TIM_Base_MspInit+0x4c>)
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	f003 0302 	and.w	r3, r3, #2
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002246:	2200      	movs	r2, #0
 8002248:	2100      	movs	r1, #0
 800224a:	201d      	movs	r0, #29
 800224c:	f000 fa07 	bl	800265e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002250:	201d      	movs	r0, #29
 8002252:	f000 fa20 	bl	8002696 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}
 800225e:	bf00      	nop
 8002260:	40000400 	.word	0x40000400
 8002264:	40023800 	.word	0x40023800

08002268 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002268:	b480      	push	{r7}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800226c:	bf00      	nop
 800226e:	e7fd      	b.n	800226c <NMI_Handler+0x4>

08002270 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002274:	bf00      	nop
 8002276:	e7fd      	b.n	8002274 <HardFault_Handler+0x4>

08002278 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800227c:	bf00      	nop
 800227e:	e7fd      	b.n	800227c <MemManage_Handler+0x4>

08002280 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002284:	bf00      	nop
 8002286:	e7fd      	b.n	8002284 <BusFault_Handler+0x4>

08002288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800228c:	bf00      	nop
 800228e:	e7fd      	b.n	800228c <UsageFault_Handler+0x4>

08002290 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002294:	bf00      	nop
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800229e:	b480      	push	{r7}
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022a2:	bf00      	nop
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr

080022ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022b0:	bf00      	nop
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr

080022ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022ba:	b580      	push	{r7, lr}
 80022bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022be:	f000 f8af 	bl	8002420 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 80022cc:	4802      	ldr	r0, [pc, #8]	@ (80022d8 <DMA1_Stream0_IRQHandler+0x10>)
 80022ce:	f000 fb03 	bl	80028d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	2000a90c 	.word	0x2000a90c

080022dc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80022e0:	4802      	ldr	r0, [pc, #8]	@ (80022ec <TIM3_IRQHandler+0x10>)
 80022e2:	f002 fdeb 	bl	8004ebc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	2000aa1c 	.word	0x2000aa1c

080022f0 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s3);
 80022f4:	4802      	ldr	r0, [pc, #8]	@ (8002300 <SPI3_IRQHandler+0x10>)
 80022f6:	f001 f8ef 	bl	80034d8 <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	2000a8c4 	.word	0x2000a8c4

08002304 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002304:	b480      	push	{r7}
 8002306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002308:	4b06      	ldr	r3, [pc, #24]	@ (8002324 <SystemInit+0x20>)
 800230a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800230e:	4a05      	ldr	r2, [pc, #20]	@ (8002324 <SystemInit+0x20>)
 8002310:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002314:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr
 8002322:	bf00      	nop
 8002324:	e000ed00 	.word	0xe000ed00

08002328 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002328:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002360 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800232c:	f7ff ffea 	bl	8002304 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002330:	480c      	ldr	r0, [pc, #48]	@ (8002364 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002332:	490d      	ldr	r1, [pc, #52]	@ (8002368 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002334:	4a0d      	ldr	r2, [pc, #52]	@ (800236c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002336:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002338:	e002      	b.n	8002340 <LoopCopyDataInit>

0800233a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800233a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800233c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800233e:	3304      	adds	r3, #4

08002340 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002340:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002342:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002344:	d3f9      	bcc.n	800233a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002346:	4a0a      	ldr	r2, [pc, #40]	@ (8002370 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002348:	4c0a      	ldr	r4, [pc, #40]	@ (8002374 <LoopFillZerobss+0x22>)
  movs r3, #0
 800234a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800234c:	e001      	b.n	8002352 <LoopFillZerobss>

0800234e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800234e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002350:	3204      	adds	r2, #4

08002352 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002352:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002354:	d3fb      	bcc.n	800234e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002356:	f004 fb27 	bl	80069a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800235a:	f7ff fb07 	bl	800196c <main>
  bx  lr    
 800235e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002360:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002364:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002368:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800236c:	08024e50 	.word	0x08024e50
  ldr r2, =_sbss
 8002370:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8002374:	2000e8c0 	.word	0x2000e8c0

08002378 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002378:	e7fe      	b.n	8002378 <ADC_IRQHandler>
	...

0800237c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002380:	4b0e      	ldr	r3, [pc, #56]	@ (80023bc <HAL_Init+0x40>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a0d      	ldr	r2, [pc, #52]	@ (80023bc <HAL_Init+0x40>)
 8002386:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800238a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800238c:	4b0b      	ldr	r3, [pc, #44]	@ (80023bc <HAL_Init+0x40>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a0a      	ldr	r2, [pc, #40]	@ (80023bc <HAL_Init+0x40>)
 8002392:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002396:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002398:	4b08      	ldr	r3, [pc, #32]	@ (80023bc <HAL_Init+0x40>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a07      	ldr	r2, [pc, #28]	@ (80023bc <HAL_Init+0x40>)
 800239e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023a4:	2003      	movs	r0, #3
 80023a6:	f000 f94f 	bl	8002648 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023aa:	200f      	movs	r0, #15
 80023ac:	f000 f808 	bl	80023c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023b0:	f7ff fdcc 	bl	8001f4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023b4:	2300      	movs	r3, #0
}
 80023b6:	4618      	mov	r0, r3
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40023c00 	.word	0x40023c00

080023c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023c8:	4b12      	ldr	r3, [pc, #72]	@ (8002414 <HAL_InitTick+0x54>)
 80023ca:	681a      	ldr	r2, [r3, #0]
 80023cc:	4b12      	ldr	r3, [pc, #72]	@ (8002418 <HAL_InitTick+0x58>)
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	4619      	mov	r1, r3
 80023d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023da:	fbb2 f3f3 	udiv	r3, r2, r3
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 f967 	bl	80026b2 <HAL_SYSTICK_Config>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e00e      	b.n	800240c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	2b0f      	cmp	r3, #15
 80023f2:	d80a      	bhi.n	800240a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80023f4:	2200      	movs	r2, #0
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	f04f 30ff 	mov.w	r0, #4294967295
 80023fc:	f000 f92f 	bl	800265e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002400:	4a06      	ldr	r2, [pc, #24]	@ (800241c <HAL_InitTick+0x5c>)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002406:	2300      	movs	r3, #0
 8002408:	e000      	b.n	800240c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800240a:	2301      	movs	r3, #1
}
 800240c:	4618      	mov	r0, r3
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	20000000 	.word	0x20000000
 8002418:	20000008 	.word	0x20000008
 800241c:	20000004 	.word	0x20000004

08002420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002424:	4b06      	ldr	r3, [pc, #24]	@ (8002440 <HAL_IncTick+0x20>)
 8002426:	781b      	ldrb	r3, [r3, #0]
 8002428:	461a      	mov	r2, r3
 800242a:	4b06      	ldr	r3, [pc, #24]	@ (8002444 <HAL_IncTick+0x24>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4413      	add	r3, r2
 8002430:	4a04      	ldr	r2, [pc, #16]	@ (8002444 <HAL_IncTick+0x24>)
 8002432:	6013      	str	r3, [r2, #0]
}
 8002434:	bf00      	nop
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	20000008 	.word	0x20000008
 8002444:	2000e784 	.word	0x2000e784

08002448 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  return uwTick;
 800244c:	4b03      	ldr	r3, [pc, #12]	@ (800245c <HAL_GetTick+0x14>)
 800244e:	681b      	ldr	r3, [r3, #0]
}
 8002450:	4618      	mov	r0, r3
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	2000e784 	.word	0x2000e784

08002460 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b084      	sub	sp, #16
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002468:	f7ff ffee 	bl	8002448 <HAL_GetTick>
 800246c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002478:	d005      	beq.n	8002486 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800247a:	4b0a      	ldr	r3, [pc, #40]	@ (80024a4 <HAL_Delay+0x44>)
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	461a      	mov	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	4413      	add	r3, r2
 8002484:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002486:	bf00      	nop
 8002488:	f7ff ffde 	bl	8002448 <HAL_GetTick>
 800248c:	4602      	mov	r2, r0
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	429a      	cmp	r2, r3
 8002496:	d8f7      	bhi.n	8002488 <HAL_Delay+0x28>
  {
  }
}
 8002498:	bf00      	nop
 800249a:	bf00      	nop
 800249c:	3710      	adds	r7, #16
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	20000008 	.word	0x20000008

080024a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f003 0307 	and.w	r3, r3, #7
 80024b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b8:	4b0c      	ldr	r3, [pc, #48]	@ (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024be:	68ba      	ldr	r2, [r7, #8]
 80024c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024c4:	4013      	ands	r3, r2
 80024c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024da:	4a04      	ldr	r2, [pc, #16]	@ (80024ec <__NVIC_SetPriorityGrouping+0x44>)
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	60d3      	str	r3, [r2, #12]
}
 80024e0:	bf00      	nop
 80024e2:	3714      	adds	r7, #20
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr
 80024ec:	e000ed00 	.word	0xe000ed00

080024f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024f4:	4b04      	ldr	r3, [pc, #16]	@ (8002508 <__NVIC_GetPriorityGrouping+0x18>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	0a1b      	lsrs	r3, r3, #8
 80024fa:	f003 0307 	and.w	r3, r3, #7
}
 80024fe:	4618      	mov	r0, r3
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr
 8002508:	e000ed00 	.word	0xe000ed00

0800250c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	4603      	mov	r3, r0
 8002514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251a:	2b00      	cmp	r3, #0
 800251c:	db0b      	blt.n	8002536 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	f003 021f 	and.w	r2, r3, #31
 8002524:	4907      	ldr	r1, [pc, #28]	@ (8002544 <__NVIC_EnableIRQ+0x38>)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	095b      	lsrs	r3, r3, #5
 800252c:	2001      	movs	r0, #1
 800252e:	fa00 f202 	lsl.w	r2, r0, r2
 8002532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002536:	bf00      	nop
 8002538:	370c      	adds	r7, #12
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000e100 	.word	0xe000e100

08002548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	6039      	str	r1, [r7, #0]
 8002552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002558:	2b00      	cmp	r3, #0
 800255a:	db0a      	blt.n	8002572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	b2da      	uxtb	r2, r3
 8002560:	490c      	ldr	r1, [pc, #48]	@ (8002594 <__NVIC_SetPriority+0x4c>)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	0112      	lsls	r2, r2, #4
 8002568:	b2d2      	uxtb	r2, r2
 800256a:	440b      	add	r3, r1
 800256c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002570:	e00a      	b.n	8002588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	b2da      	uxtb	r2, r3
 8002576:	4908      	ldr	r1, [pc, #32]	@ (8002598 <__NVIC_SetPriority+0x50>)
 8002578:	79fb      	ldrb	r3, [r7, #7]
 800257a:	f003 030f 	and.w	r3, r3, #15
 800257e:	3b04      	subs	r3, #4
 8002580:	0112      	lsls	r2, r2, #4
 8002582:	b2d2      	uxtb	r2, r2
 8002584:	440b      	add	r3, r1
 8002586:	761a      	strb	r2, [r3, #24]
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	e000e100 	.word	0xe000e100
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800259c:	b480      	push	{r7}
 800259e:	b089      	sub	sp, #36	@ 0x24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	f003 0307 	and.w	r3, r3, #7
 80025ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025b0:	69fb      	ldr	r3, [r7, #28]
 80025b2:	f1c3 0307 	rsb	r3, r3, #7
 80025b6:	2b04      	cmp	r3, #4
 80025b8:	bf28      	it	cs
 80025ba:	2304      	movcs	r3, #4
 80025bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3304      	adds	r3, #4
 80025c2:	2b06      	cmp	r3, #6
 80025c4:	d902      	bls.n	80025cc <NVIC_EncodePriority+0x30>
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	3b03      	subs	r3, #3
 80025ca:	e000      	b.n	80025ce <NVIC_EncodePriority+0x32>
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d0:	f04f 32ff 	mov.w	r2, #4294967295
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	fa02 f303 	lsl.w	r3, r2, r3
 80025da:	43da      	mvns	r2, r3
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	401a      	ands	r2, r3
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025e4:	f04f 31ff 	mov.w	r1, #4294967295
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	fa01 f303 	lsl.w	r3, r1, r3
 80025ee:	43d9      	mvns	r1, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f4:	4313      	orrs	r3, r2
         );
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3724      	adds	r7, #36	@ 0x24
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr
	...

08002604 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	3b01      	subs	r3, #1
 8002610:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002614:	d301      	bcc.n	800261a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002616:	2301      	movs	r3, #1
 8002618:	e00f      	b.n	800263a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800261a:	4a0a      	ldr	r2, [pc, #40]	@ (8002644 <SysTick_Config+0x40>)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002622:	210f      	movs	r1, #15
 8002624:	f04f 30ff 	mov.w	r0, #4294967295
 8002628:	f7ff ff8e 	bl	8002548 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800262c:	4b05      	ldr	r3, [pc, #20]	@ (8002644 <SysTick_Config+0x40>)
 800262e:	2200      	movs	r2, #0
 8002630:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002632:	4b04      	ldr	r3, [pc, #16]	@ (8002644 <SysTick_Config+0x40>)
 8002634:	2207      	movs	r2, #7
 8002636:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002638:	2300      	movs	r3, #0
}
 800263a:	4618      	mov	r0, r3
 800263c:	3708      	adds	r7, #8
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	e000e010 	.word	0xe000e010

08002648 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002650:	6878      	ldr	r0, [r7, #4]
 8002652:	f7ff ff29 	bl	80024a8 <__NVIC_SetPriorityGrouping>
}
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}

0800265e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800265e:	b580      	push	{r7, lr}
 8002660:	b086      	sub	sp, #24
 8002662:	af00      	add	r7, sp, #0
 8002664:	4603      	mov	r3, r0
 8002666:	60b9      	str	r1, [r7, #8]
 8002668:	607a      	str	r2, [r7, #4]
 800266a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800266c:	2300      	movs	r3, #0
 800266e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002670:	f7ff ff3e 	bl	80024f0 <__NVIC_GetPriorityGrouping>
 8002674:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	68b9      	ldr	r1, [r7, #8]
 800267a:	6978      	ldr	r0, [r7, #20]
 800267c:	f7ff ff8e 	bl	800259c <NVIC_EncodePriority>
 8002680:	4602      	mov	r2, r0
 8002682:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002686:	4611      	mov	r1, r2
 8002688:	4618      	mov	r0, r3
 800268a:	f7ff ff5d 	bl	8002548 <__NVIC_SetPriority>
}
 800268e:	bf00      	nop
 8002690:	3718      	adds	r7, #24
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	4603      	mov	r3, r0
 800269e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	4618      	mov	r0, r3
 80026a6:	f7ff ff31 	bl	800250c <__NVIC_EnableIRQ>
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}

080026b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026b2:	b580      	push	{r7, lr}
 80026b4:	b082      	sub	sp, #8
 80026b6:	af00      	add	r7, sp, #0
 80026b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7ff ffa2 	bl	8002604 <SysTick_Config>
 80026c0:	4603      	mov	r3, r0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
	...

080026cc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80026d8:	f7ff feb6 	bl	8002448 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e099      	b.n	800281c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	2202      	movs	r2, #2
 80026ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f022 0201 	bic.w	r2, r2, #1
 8002706:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002708:	e00f      	b.n	800272a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800270a:	f7ff fe9d 	bl	8002448 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b05      	cmp	r3, #5
 8002716:	d908      	bls.n	800272a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2220      	movs	r2, #32
 800271c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2203      	movs	r2, #3
 8002722:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002726:	2303      	movs	r3, #3
 8002728:	e078      	b.n	800281c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0301 	and.w	r3, r3, #1
 8002734:	2b00      	cmp	r3, #0
 8002736:	d1e8      	bne.n	800270a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002740:	697a      	ldr	r2, [r7, #20]
 8002742:	4b38      	ldr	r3, [pc, #224]	@ (8002824 <HAL_DMA_Init+0x158>)
 8002744:	4013      	ands	r3, r2
 8002746:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002756:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	691b      	ldr	r3, [r3, #16]
 800275c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002762:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	699b      	ldr	r3, [r3, #24]
 8002768:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800276e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6a1b      	ldr	r3, [r3, #32]
 8002774:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002776:	697a      	ldr	r2, [r7, #20]
 8002778:	4313      	orrs	r3, r2
 800277a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002780:	2b04      	cmp	r3, #4
 8002782:	d107      	bne.n	8002794 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278c:	4313      	orrs	r3, r2
 800278e:	697a      	ldr	r2, [r7, #20]
 8002790:	4313      	orrs	r3, r2
 8002792:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	697a      	ldr	r2, [r7, #20]
 800279a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	695b      	ldr	r3, [r3, #20]
 80027a2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	f023 0307 	bic.w	r3, r3, #7
 80027aa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027b0:	697a      	ldr	r2, [r7, #20]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	2b04      	cmp	r3, #4
 80027bc:	d117      	bne.n	80027ee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	4313      	orrs	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d00e      	beq.n	80027ee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80027d0:	6878      	ldr	r0, [r7, #4]
 80027d2:	f000 fa6f 	bl	8002cb4 <DMA_CheckFifoParam>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d008      	beq.n	80027ee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2240      	movs	r2, #64	@ 0x40
 80027e0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2201      	movs	r2, #1
 80027e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80027ea:	2301      	movs	r3, #1
 80027ec:	e016      	b.n	800281c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	697a      	ldr	r2, [r7, #20]
 80027f4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f000 fa26 	bl	8002c48 <DMA_CalcBaseAndBitshift>
 80027fc:	4603      	mov	r3, r0
 80027fe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002804:	223f      	movs	r2, #63	@ 0x3f
 8002806:	409a      	lsls	r2, r3
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2200      	movs	r2, #0
 8002810:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	3718      	adds	r7, #24
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	f010803f 	.word	0xf010803f

08002828 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	60f8      	str	r0, [r7, #12]
 8002830:	60b9      	str	r1, [r7, #8]
 8002832:	607a      	str	r2, [r7, #4]
 8002834:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002846:	2b01      	cmp	r3, #1
 8002848:	d101      	bne.n	800284e <HAL_DMA_Start_IT+0x26>
 800284a:	2302      	movs	r3, #2
 800284c:	e040      	b.n	80028d0 <HAL_DMA_Start_IT+0xa8>
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800285c:	b2db      	uxtb	r3, r3
 800285e:	2b01      	cmp	r3, #1
 8002860:	d12f      	bne.n	80028c2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	2202      	movs	r2, #2
 8002866:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2200      	movs	r2, #0
 800286e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	68b9      	ldr	r1, [r7, #8]
 8002876:	68f8      	ldr	r0, [r7, #12]
 8002878:	f000 f9b8 	bl	8002bec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002880:	223f      	movs	r2, #63	@ 0x3f
 8002882:	409a      	lsls	r2, r3
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0216 	orr.w	r2, r2, #22
 8002896:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289c:	2b00      	cmp	r3, #0
 800289e:	d007      	beq.n	80028b0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0208 	orr.w	r2, r2, #8
 80028ae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0201 	orr.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]
 80028c0:	e005      	b.n	80028ce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	2200      	movs	r2, #0
 80028c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80028ca:	2302      	movs	r3, #2
 80028cc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80028ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b086      	sub	sp, #24
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80028e0:	2300      	movs	r3, #0
 80028e2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80028e4:	4b8e      	ldr	r3, [pc, #568]	@ (8002b20 <HAL_DMA_IRQHandler+0x248>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a8e      	ldr	r2, [pc, #568]	@ (8002b24 <HAL_DMA_IRQHandler+0x24c>)
 80028ea:	fba2 2303 	umull	r2, r3, r2, r3
 80028ee:	0a9b      	lsrs	r3, r3, #10
 80028f0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002902:	2208      	movs	r2, #8
 8002904:	409a      	lsls	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	4013      	ands	r3, r2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d01a      	beq.n	8002944 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0304 	and.w	r3, r3, #4
 8002918:	2b00      	cmp	r3, #0
 800291a:	d013      	beq.n	8002944 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f022 0204 	bic.w	r2, r2, #4
 800292a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002930:	2208      	movs	r2, #8
 8002932:	409a      	lsls	r2, r3
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293c:	f043 0201 	orr.w	r2, r3, #1
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002948:	2201      	movs	r2, #1
 800294a:	409a      	lsls	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	4013      	ands	r3, r2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d012      	beq.n	800297a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	695b      	ldr	r3, [r3, #20]
 800295a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00b      	beq.n	800297a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002966:	2201      	movs	r2, #1
 8002968:	409a      	lsls	r2, r3
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002972:	f043 0202 	orr.w	r2, r3, #2
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800297e:	2204      	movs	r2, #4
 8002980:	409a      	lsls	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	4013      	ands	r3, r2
 8002986:	2b00      	cmp	r3, #0
 8002988:	d012      	beq.n	80029b0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f003 0302 	and.w	r3, r3, #2
 8002994:	2b00      	cmp	r3, #0
 8002996:	d00b      	beq.n	80029b0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800299c:	2204      	movs	r2, #4
 800299e:	409a      	lsls	r2, r3
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029a8:	f043 0204 	orr.w	r2, r3, #4
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029b4:	2210      	movs	r2, #16
 80029b6:	409a      	lsls	r2, r3
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	4013      	ands	r3, r2
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d043      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0308 	and.w	r3, r3, #8
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d03c      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d2:	2210      	movs	r2, #16
 80029d4:	409a      	lsls	r2, r3
 80029d6:	693b      	ldr	r3, [r7, #16]
 80029d8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d018      	beq.n	8002a1a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d108      	bne.n	8002a08 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d024      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	4798      	blx	r3
 8002a06:	e01f      	b.n	8002a48 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d01b      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	4798      	blx	r3
 8002a18:	e016      	b.n	8002a48 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d107      	bne.n	8002a38 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	681a      	ldr	r2, [r3, #0]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f022 0208 	bic.w	r2, r2, #8
 8002a36:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d003      	beq.n	8002a48 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	409a      	lsls	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	4013      	ands	r3, r2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f000 808f 	beq.w	8002b78 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0310 	and.w	r3, r3, #16
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	f000 8087 	beq.w	8002b78 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002a6e:	2220      	movs	r2, #32
 8002a70:	409a      	lsls	r2, r3
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	2b05      	cmp	r3, #5
 8002a80:	d136      	bne.n	8002af0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681a      	ldr	r2, [r3, #0]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f022 0216 	bic.w	r2, r2, #22
 8002a90:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	695a      	ldr	r2, [r3, #20]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002aa0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d103      	bne.n	8002ab2 <HAL_DMA_IRQHandler+0x1da>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d007      	beq.n	8002ac2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681a      	ldr	r2, [r3, #0]
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	f022 0208 	bic.w	r2, r2, #8
 8002ac0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ac6:	223f      	movs	r2, #63	@ 0x3f
 8002ac8:	409a      	lsls	r2, r3
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d07e      	beq.n	8002be4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	4798      	blx	r3
        }
        return;
 8002aee:	e079      	b.n	8002be4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d01d      	beq.n	8002b3a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10d      	bne.n	8002b28 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d031      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	4798      	blx	r3
 8002b1c:	e02c      	b.n	8002b78 <HAL_DMA_IRQHandler+0x2a0>
 8002b1e:	bf00      	nop
 8002b20:	20000000 	.word	0x20000000
 8002b24:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d023      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	4798      	blx	r3
 8002b38:	e01e      	b.n	8002b78 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d10f      	bne.n	8002b68 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f022 0210 	bic.w	r2, r2, #16
 8002b56:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d003      	beq.n	8002b78 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b74:	6878      	ldr	r0, [r7, #4]
 8002b76:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d032      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b84:	f003 0301 	and.w	r3, r3, #1
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d022      	beq.n	8002bd2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2205      	movs	r2, #5
 8002b90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0201 	bic.w	r2, r2, #1
 8002ba2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	60bb      	str	r3, [r7, #8]
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d307      	bcc.n	8002bc0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f003 0301 	and.w	r3, r3, #1
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f2      	bne.n	8002ba4 <HAL_DMA_IRQHandler+0x2cc>
 8002bbe:	e000      	b.n	8002bc2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002bc0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d005      	beq.n	8002be6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bde:	6878      	ldr	r0, [r7, #4]
 8002be0:	4798      	blx	r3
 8002be2:	e000      	b.n	8002be6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002be4:	bf00      	nop
    }
  }
}
 8002be6:	3718      	adds	r7, #24
 8002be8:	46bd      	mov	sp, r7
 8002bea:	bd80      	pop	{r7, pc}

08002bec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b085      	sub	sp, #20
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	60f8      	str	r0, [r7, #12]
 8002bf4:	60b9      	str	r1, [r7, #8]
 8002bf6:	607a      	str	r2, [r7, #4]
 8002bf8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002c08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	683a      	ldr	r2, [r7, #0]
 8002c10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2b40      	cmp	r3, #64	@ 0x40
 8002c18:	d108      	bne.n	8002c2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002c2a:	e007      	b.n	8002c3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	687a      	ldr	r2, [r7, #4]
 8002c3a:	60da      	str	r2, [r3, #12]
}
 8002c3c:	bf00      	nop
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b085      	sub	sp, #20
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	3b10      	subs	r3, #16
 8002c58:	4a14      	ldr	r2, [pc, #80]	@ (8002cac <DMA_CalcBaseAndBitshift+0x64>)
 8002c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c5e:	091b      	lsrs	r3, r3, #4
 8002c60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002c62:	4a13      	ldr	r2, [pc, #76]	@ (8002cb0 <DMA_CalcBaseAndBitshift+0x68>)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	4413      	add	r3, r2
 8002c68:	781b      	ldrb	r3, [r3, #0]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	2b03      	cmp	r3, #3
 8002c74:	d909      	bls.n	8002c8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c7e:	f023 0303 	bic.w	r3, r3, #3
 8002c82:	1d1a      	adds	r2, r3, #4
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	659a      	str	r2, [r3, #88]	@ 0x58
 8002c88:	e007      	b.n	8002c9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002c92:	f023 0303 	bic.w	r3, r3, #3
 8002c96:	687a      	ldr	r2, [r7, #4]
 8002c98:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3714      	adds	r7, #20
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	aaaaaaab 	.word	0xaaaaaaab
 8002cb0:	08007990 	.word	0x08007990

08002cb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b085      	sub	sp, #20
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	699b      	ldr	r3, [r3, #24]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d11f      	bne.n	8002d0e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	2b03      	cmp	r3, #3
 8002cd2:	d856      	bhi.n	8002d82 <DMA_CheckFifoParam+0xce>
 8002cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8002cdc <DMA_CheckFifoParam+0x28>)
 8002cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cda:	bf00      	nop
 8002cdc:	08002ced 	.word	0x08002ced
 8002ce0:	08002cff 	.word	0x08002cff
 8002ce4:	08002ced 	.word	0x08002ced
 8002ce8:	08002d83 	.word	0x08002d83
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cf0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d046      	beq.n	8002d86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cfc:	e043      	b.n	8002d86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d02:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d06:	d140      	bne.n	8002d8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d0c:	e03d      	b.n	8002d8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d16:	d121      	bne.n	8002d5c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2b03      	cmp	r3, #3
 8002d1c:	d837      	bhi.n	8002d8e <DMA_CheckFifoParam+0xda>
 8002d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d24 <DMA_CheckFifoParam+0x70>)
 8002d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d24:	08002d35 	.word	0x08002d35
 8002d28:	08002d3b 	.word	0x08002d3b
 8002d2c:	08002d35 	.word	0x08002d35
 8002d30:	08002d4d 	.word	0x08002d4d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	73fb      	strb	r3, [r7, #15]
      break;
 8002d38:	e030      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d3e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d025      	beq.n	8002d92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002d46:	2301      	movs	r3, #1
 8002d48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002d4a:	e022      	b.n	8002d92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d50:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002d54:	d11f      	bne.n	8002d96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002d5a:	e01c      	b.n	8002d96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002d5c:	68bb      	ldr	r3, [r7, #8]
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d903      	bls.n	8002d6a <DMA_CheckFifoParam+0xb6>
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b03      	cmp	r3, #3
 8002d66:	d003      	beq.n	8002d70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002d68:	e018      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	73fb      	strb	r3, [r7, #15]
      break;
 8002d6e:	e015      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d74:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d00e      	beq.n	8002d9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	73fb      	strb	r3, [r7, #15]
      break;
 8002d80:	e00b      	b.n	8002d9a <DMA_CheckFifoParam+0xe6>
      break;
 8002d82:	bf00      	nop
 8002d84:	e00a      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
      break;
 8002d86:	bf00      	nop
 8002d88:	e008      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
      break;
 8002d8a:	bf00      	nop
 8002d8c:	e006      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
      break;
 8002d8e:	bf00      	nop
 8002d90:	e004      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
      break;
 8002d92:	bf00      	nop
 8002d94:	e002      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
      break;   
 8002d96:	bf00      	nop
 8002d98:	e000      	b.n	8002d9c <DMA_CheckFifoParam+0xe8>
      break;
 8002d9a:	bf00      	nop
    }
  } 
  
  return status; 
 8002d9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop

08002dac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b089      	sub	sp, #36	@ 0x24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
 8002db4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002db6:	2300      	movs	r3, #0
 8002db8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	61fb      	str	r3, [r7, #28]
 8002dc6:	e159      	b.n	800307c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002dc8:	2201      	movs	r2, #1
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ddc:	693a      	ldr	r2, [r7, #16]
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	429a      	cmp	r2, r3
 8002de2:	f040 8148 	bne.w	8003076 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f003 0303 	and.w	r3, r3, #3
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d005      	beq.n	8002dfe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d130      	bne.n	8002e60 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	2203      	movs	r2, #3
 8002e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0e:	43db      	mvns	r3, r3
 8002e10:	69ba      	ldr	r2, [r7, #24]
 8002e12:	4013      	ands	r3, r2
 8002e14:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	68da      	ldr	r2, [r3, #12]
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	69ba      	ldr	r2, [r7, #24]
 8002e2c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e34:	2201      	movs	r2, #1
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	43db      	mvns	r3, r3
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	4013      	ands	r3, r2
 8002e42:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	091b      	lsrs	r3, r3, #4
 8002e4a:	f003 0201 	and.w	r2, r3, #1
 8002e4e:	69fb      	ldr	r3, [r7, #28]
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	69ba      	ldr	r2, [r7, #24]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	69ba      	ldr	r2, [r7, #24]
 8002e5e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f003 0303 	and.w	r3, r3, #3
 8002e68:	2b03      	cmp	r3, #3
 8002e6a:	d017      	beq.n	8002e9c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	68db      	ldr	r3, [r3, #12]
 8002e70:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	2203      	movs	r2, #3
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4013      	ands	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	69fb      	ldr	r3, [r7, #28]
 8002e8a:	005b      	lsls	r3, r3, #1
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	69ba      	ldr	r2, [r7, #24]
 8002e92:	4313      	orrs	r3, r2
 8002e94:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	69ba      	ldr	r2, [r7, #24]
 8002e9a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	f003 0303 	and.w	r3, r3, #3
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d123      	bne.n	8002ef0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	08da      	lsrs	r2, r3, #3
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	3208      	adds	r2, #8
 8002eb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	f003 0307 	and.w	r3, r3, #7
 8002ebc:	009b      	lsls	r3, r3, #2
 8002ebe:	220f      	movs	r2, #15
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	691a      	ldr	r2, [r3, #16]
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4313      	orrs	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	08da      	lsrs	r2, r3, #3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	3208      	adds	r2, #8
 8002eea:	69b9      	ldr	r1, [r7, #24]
 8002eec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ef6:	69fb      	ldr	r3, [r7, #28]
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	2203      	movs	r2, #3
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	43db      	mvns	r3, r3
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	4013      	ands	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 0203 	and.w	r2, r3, #3
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	69ba      	ldr	r2, [r7, #24]
 8002f22:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	f000 80a2 	beq.w	8003076 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f32:	2300      	movs	r3, #0
 8002f34:	60fb      	str	r3, [r7, #12]
 8002f36:	4b57      	ldr	r3, [pc, #348]	@ (8003094 <HAL_GPIO_Init+0x2e8>)
 8002f38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f3a:	4a56      	ldr	r2, [pc, #344]	@ (8003094 <HAL_GPIO_Init+0x2e8>)
 8002f3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f40:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f42:	4b54      	ldr	r3, [pc, #336]	@ (8003094 <HAL_GPIO_Init+0x2e8>)
 8002f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f4e:	4a52      	ldr	r2, [pc, #328]	@ (8003098 <HAL_GPIO_Init+0x2ec>)
 8002f50:	69fb      	ldr	r3, [r7, #28]
 8002f52:	089b      	lsrs	r3, r3, #2
 8002f54:	3302      	adds	r3, #2
 8002f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	f003 0303 	and.w	r3, r3, #3
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	220f      	movs	r2, #15
 8002f66:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6a:	43db      	mvns	r3, r3
 8002f6c:	69ba      	ldr	r2, [r7, #24]
 8002f6e:	4013      	ands	r3, r2
 8002f70:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4a49      	ldr	r2, [pc, #292]	@ (800309c <HAL_GPIO_Init+0x2f0>)
 8002f76:	4293      	cmp	r3, r2
 8002f78:	d019      	beq.n	8002fae <HAL_GPIO_Init+0x202>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	4a48      	ldr	r2, [pc, #288]	@ (80030a0 <HAL_GPIO_Init+0x2f4>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d013      	beq.n	8002faa <HAL_GPIO_Init+0x1fe>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	4a47      	ldr	r2, [pc, #284]	@ (80030a4 <HAL_GPIO_Init+0x2f8>)
 8002f86:	4293      	cmp	r3, r2
 8002f88:	d00d      	beq.n	8002fa6 <HAL_GPIO_Init+0x1fa>
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a46      	ldr	r2, [pc, #280]	@ (80030a8 <HAL_GPIO_Init+0x2fc>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d007      	beq.n	8002fa2 <HAL_GPIO_Init+0x1f6>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	4a45      	ldr	r2, [pc, #276]	@ (80030ac <HAL_GPIO_Init+0x300>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d101      	bne.n	8002f9e <HAL_GPIO_Init+0x1f2>
 8002f9a:	2304      	movs	r3, #4
 8002f9c:	e008      	b.n	8002fb0 <HAL_GPIO_Init+0x204>
 8002f9e:	2307      	movs	r3, #7
 8002fa0:	e006      	b.n	8002fb0 <HAL_GPIO_Init+0x204>
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e004      	b.n	8002fb0 <HAL_GPIO_Init+0x204>
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	e002      	b.n	8002fb0 <HAL_GPIO_Init+0x204>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e000      	b.n	8002fb0 <HAL_GPIO_Init+0x204>
 8002fae:	2300      	movs	r3, #0
 8002fb0:	69fa      	ldr	r2, [r7, #28]
 8002fb2:	f002 0203 	and.w	r2, r2, #3
 8002fb6:	0092      	lsls	r2, r2, #2
 8002fb8:	4093      	lsls	r3, r2
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002fc0:	4935      	ldr	r1, [pc, #212]	@ (8003098 <HAL_GPIO_Init+0x2ec>)
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	089b      	lsrs	r3, r3, #2
 8002fc6:	3302      	adds	r3, #2
 8002fc8:	69ba      	ldr	r2, [r7, #24]
 8002fca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fce:	4b38      	ldr	r3, [pc, #224]	@ (80030b0 <HAL_GPIO_Init+0x304>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	69ba      	ldr	r2, [r7, #24]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d003      	beq.n	8002ff2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002fea:	69ba      	ldr	r2, [r7, #24]
 8002fec:	693b      	ldr	r3, [r7, #16]
 8002fee:	4313      	orrs	r3, r2
 8002ff0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ff2:	4a2f      	ldr	r2, [pc, #188]	@ (80030b0 <HAL_GPIO_Init+0x304>)
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ff8:	4b2d      	ldr	r3, [pc, #180]	@ (80030b0 <HAL_GPIO_Init+0x304>)
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	43db      	mvns	r3, r3
 8003002:	69ba      	ldr	r2, [r7, #24]
 8003004:	4013      	ands	r3, r2
 8003006:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d003      	beq.n	800301c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003014:	69ba      	ldr	r2, [r7, #24]
 8003016:	693b      	ldr	r3, [r7, #16]
 8003018:	4313      	orrs	r3, r2
 800301a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800301c:	4a24      	ldr	r2, [pc, #144]	@ (80030b0 <HAL_GPIO_Init+0x304>)
 800301e:	69bb      	ldr	r3, [r7, #24]
 8003020:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003022:	4b23      	ldr	r3, [pc, #140]	@ (80030b0 <HAL_GPIO_Init+0x304>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	43db      	mvns	r3, r3
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	4013      	ands	r3, r2
 8003030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d003      	beq.n	8003046 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	4313      	orrs	r3, r2
 8003044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003046:	4a1a      	ldr	r2, [pc, #104]	@ (80030b0 <HAL_GPIO_Init+0x304>)
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800304c:	4b18      	ldr	r3, [pc, #96]	@ (80030b0 <HAL_GPIO_Init+0x304>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	43db      	mvns	r3, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4013      	ands	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003070:	4a0f      	ldr	r2, [pc, #60]	@ (80030b0 <HAL_GPIO_Init+0x304>)
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	3301      	adds	r3, #1
 800307a:	61fb      	str	r3, [r7, #28]
 800307c:	69fb      	ldr	r3, [r7, #28]
 800307e:	2b0f      	cmp	r3, #15
 8003080:	f67f aea2 	bls.w	8002dc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003084:	bf00      	nop
 8003086:	bf00      	nop
 8003088:	3724      	adds	r7, #36	@ 0x24
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	40023800 	.word	0x40023800
 8003098:	40013800 	.word	0x40013800
 800309c:	40020000 	.word	0x40020000
 80030a0:	40020400 	.word	0x40020400
 80030a4:	40020800 	.word	0x40020800
 80030a8:	40020c00 	.word	0x40020c00
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40013c00 	.word	0x40013c00

080030b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030b4:	b480      	push	{r7}
 80030b6:	b083      	sub	sp, #12
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	460b      	mov	r3, r1
 80030be:	807b      	strh	r3, [r7, #2]
 80030c0:	4613      	mov	r3, r2
 80030c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030c4:	787b      	ldrb	r3, [r7, #1]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030ca:	887a      	ldrh	r2, [r7, #2]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030d0:	e003      	b.n	80030da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030d2:	887b      	ldrh	r3, [r7, #2]
 80030d4:	041a      	lsls	r2, r3, #16
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	619a      	str	r2, [r3, #24]
}
 80030da:	bf00      	nop
 80030dc:	370c      	adds	r7, #12
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
	...

080030e8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b088      	sub	sp, #32
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e128      	b.n	800334c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b00      	cmp	r3, #0
 8003104:	d109      	bne.n	800311a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4a90      	ldr	r2, [pc, #576]	@ (8003354 <HAL_I2S_Init+0x26c>)
 8003112:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003114:	6878      	ldr	r0, [r7, #4]
 8003116:	f7fe ff41 	bl	8001f9c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2202      	movs	r2, #2
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	69db      	ldr	r3, [r3, #28]
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6812      	ldr	r2, [r2, #0]
 800312c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003130:	f023 030f 	bic.w	r3, r3, #15
 8003134:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	2202      	movs	r2, #2
 800313c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	695b      	ldr	r3, [r3, #20]
 8003142:	2b02      	cmp	r3, #2
 8003144:	d060      	beq.n	8003208 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	68db      	ldr	r3, [r3, #12]
 800314a:	2b00      	cmp	r3, #0
 800314c:	d102      	bne.n	8003154 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800314e:	2310      	movs	r3, #16
 8003150:	617b      	str	r3, [r7, #20]
 8003152:	e001      	b.n	8003158 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003154:	2320      	movs	r3, #32
 8003156:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	689b      	ldr	r3, [r3, #8]
 800315c:	2b20      	cmp	r3, #32
 800315e:	d802      	bhi.n	8003166 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003166:	2001      	movs	r0, #1
 8003168:	f001 fa88 	bl	800467c <HAL_RCCEx_GetPeriphCLKFreq>
 800316c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003176:	d125      	bne.n	80031c4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d010      	beq.n	80031a2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	68fa      	ldr	r2, [r7, #12]
 8003186:	fbb2 f2f3 	udiv	r2, r2, r3
 800318a:	4613      	mov	r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	4413      	add	r3, r2
 8003190:	005b      	lsls	r3, r3, #1
 8003192:	461a      	mov	r2, r3
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	fbb2 f3f3 	udiv	r3, r2, r3
 800319c:	3305      	adds	r3, #5
 800319e:	613b      	str	r3, [r7, #16]
 80031a0:	e01f      	b.n	80031e2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	00db      	lsls	r3, r3, #3
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031ac:	4613      	mov	r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4413      	add	r3, r2
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	461a      	mov	r2, r3
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80031be:	3305      	adds	r3, #5
 80031c0:	613b      	str	r3, [r7, #16]
 80031c2:	e00e      	b.n	80031e2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80031c4:	68fa      	ldr	r2, [r7, #12]
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80031cc:	4613      	mov	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	4413      	add	r3, r2
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	461a      	mov	r2, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	fbb2 f3f3 	udiv	r3, r2, r3
 80031de:	3305      	adds	r3, #5
 80031e0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	4a5c      	ldr	r2, [pc, #368]	@ (8003358 <HAL_I2S_Init+0x270>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	08db      	lsrs	r3, r3, #3
 80031ec:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	f003 0301 	and.w	r3, r3, #1
 80031f4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	69bb      	ldr	r3, [r7, #24]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	085b      	lsrs	r3, r3, #1
 80031fe:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003200:	69bb      	ldr	r3, [r7, #24]
 8003202:	021b      	lsls	r3, r3, #8
 8003204:	61bb      	str	r3, [r7, #24]
 8003206:	e003      	b.n	8003210 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003208:	2302      	movs	r3, #2
 800320a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800320c:	2300      	movs	r3, #0
 800320e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003210:	69fb      	ldr	r3, [r7, #28]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d902      	bls.n	800321c <HAL_I2S_Init+0x134>
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	2bff      	cmp	r3, #255	@ 0xff
 800321a:	d907      	bls.n	800322c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003220:	f043 0210 	orr.w	r2, r3, #16
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e08f      	b.n	800334c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	691a      	ldr	r2, [r3, #16]
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	ea42 0103 	orr.w	r1, r2, r3
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	69fa      	ldr	r2, [r7, #28]
 800323c:	430a      	orrs	r2, r1
 800323e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800324a:	f023 030f 	bic.w	r3, r3, #15
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	6851      	ldr	r1, [r2, #4]
 8003252:	687a      	ldr	r2, [r7, #4]
 8003254:	6892      	ldr	r2, [r2, #8]
 8003256:	4311      	orrs	r1, r2
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	68d2      	ldr	r2, [r2, #12]
 800325c:	4311      	orrs	r1, r2
 800325e:	687a      	ldr	r2, [r7, #4]
 8003260:	6992      	ldr	r2, [r2, #24]
 8003262:	430a      	orrs	r2, r1
 8003264:	431a      	orrs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800326e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	2b01      	cmp	r3, #1
 8003276:	d161      	bne.n	800333c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a38      	ldr	r2, [pc, #224]	@ (800335c <HAL_I2S_Init+0x274>)
 800327c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a37      	ldr	r2, [pc, #220]	@ (8003360 <HAL_I2S_Init+0x278>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d101      	bne.n	800328c <HAL_I2S_Init+0x1a4>
 8003288:	4b36      	ldr	r3, [pc, #216]	@ (8003364 <HAL_I2S_Init+0x27c>)
 800328a:	e001      	b.n	8003290 <HAL_I2S_Init+0x1a8>
 800328c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	4932      	ldr	r1, [pc, #200]	@ (8003360 <HAL_I2S_Init+0x278>)
 8003298:	428a      	cmp	r2, r1
 800329a:	d101      	bne.n	80032a0 <HAL_I2S_Init+0x1b8>
 800329c:	4a31      	ldr	r2, [pc, #196]	@ (8003364 <HAL_I2S_Init+0x27c>)
 800329e:	e001      	b.n	80032a4 <HAL_I2S_Init+0x1bc>
 80032a0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80032a4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80032a8:	f023 030f 	bic.w	r3, r3, #15
 80032ac:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a2b      	ldr	r2, [pc, #172]	@ (8003360 <HAL_I2S_Init+0x278>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d101      	bne.n	80032bc <HAL_I2S_Init+0x1d4>
 80032b8:	4b2a      	ldr	r3, [pc, #168]	@ (8003364 <HAL_I2S_Init+0x27c>)
 80032ba:	e001      	b.n	80032c0 <HAL_I2S_Init+0x1d8>
 80032bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032c0:	2202      	movs	r2, #2
 80032c2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	4a25      	ldr	r2, [pc, #148]	@ (8003360 <HAL_I2S_Init+0x278>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d101      	bne.n	80032d2 <HAL_I2S_Init+0x1ea>
 80032ce:	4b25      	ldr	r3, [pc, #148]	@ (8003364 <HAL_I2S_Init+0x27c>)
 80032d0:	e001      	b.n	80032d6 <HAL_I2S_Init+0x1ee>
 80032d2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032d6:	69db      	ldr	r3, [r3, #28]
 80032d8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80032e2:	d003      	beq.n	80032ec <HAL_I2S_Init+0x204>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d103      	bne.n	80032f4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80032ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80032f0:	613b      	str	r3, [r7, #16]
 80032f2:	e001      	b.n	80032f8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80032f4:	2300      	movs	r3, #0
 80032f6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	689b      	ldr	r3, [r3, #8]
 8003300:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003302:	4313      	orrs	r3, r2
 8003304:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800330c:	4313      	orrs	r3, r2
 800330e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003316:	4313      	orrs	r3, r2
 8003318:	b29a      	uxth	r2, r3
 800331a:	897b      	ldrh	r3, [r7, #10]
 800331c:	4313      	orrs	r3, r2
 800331e:	b29b      	uxth	r3, r3
 8003320:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003324:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4a0d      	ldr	r2, [pc, #52]	@ (8003360 <HAL_I2S_Init+0x278>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d101      	bne.n	8003334 <HAL_I2S_Init+0x24c>
 8003330:	4b0c      	ldr	r3, [pc, #48]	@ (8003364 <HAL_I2S_Init+0x27c>)
 8003332:	e001      	b.n	8003338 <HAL_I2S_Init+0x250>
 8003334:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003338:	897a      	ldrh	r2, [r7, #10]
 800333a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2201      	movs	r2, #1
 8003346:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 800334a:	2300      	movs	r3, #0
}
 800334c:	4618      	mov	r0, r3
 800334e:	3720      	adds	r7, #32
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	08003691 	.word	0x08003691
 8003358:	cccccccd 	.word	0xcccccccd
 800335c:	080037a5 	.word	0x080037a5
 8003360:	40003800 	.word	0x40003800
 8003364:	40003400 	.word	0x40003400

08003368 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	4613      	mov	r3, r2
 8003374:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d002      	beq.n	8003382 <HAL_I2S_Receive_DMA+0x1a>
 800337c:	88fb      	ldrh	r3, [r7, #6]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d101      	bne.n	8003386 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8003382:	2301      	movs	r3, #1
 8003384:	e09d      	b.n	80034c2 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800338c:	b2db      	uxtb	r3, r3
 800338e:	2b01      	cmp	r3, #1
 8003390:	d001      	beq.n	8003396 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8003392:	2302      	movs	r3, #2
 8003394:	e095      	b.n	80034c2 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b01      	cmp	r3, #1
 80033a0:	d101      	bne.n	80033a6 <HAL_I2S_Receive_DMA+0x3e>
 80033a2:	2302      	movs	r3, #2
 80033a4:	e08d      	b.n	80034c2 <HAL_I2S_Receive_DMA+0x15a>
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2201      	movs	r2, #1
 80033aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2204      	movs	r2, #4
 80033b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	68ba      	ldr	r2, [r7, #8]
 80033c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	69db      	ldr	r3, [r3, #28]
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	2b03      	cmp	r3, #3
 80033d2:	d002      	beq.n	80033da <HAL_I2S_Receive_DMA+0x72>
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	2b05      	cmp	r3, #5
 80033d8:	d10a      	bne.n	80033f0 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 80033da:	88fb      	ldrh	r3, [r7, #6]
 80033dc:	005b      	lsls	r3, r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 80033e4:	88fb      	ldrh	r3, [r7, #6]
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	b29a      	uxth	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	865a      	strh	r2, [r3, #50]	@ 0x32
 80033ee:	e005      	b.n	80033fc <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	88fa      	ldrh	r2, [r7, #6]
 80033f4:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	88fa      	ldrh	r2, [r7, #6]
 80033fa:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003400:	4a32      	ldr	r2, [pc, #200]	@ (80034cc <HAL_I2S_Receive_DMA+0x164>)
 8003402:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003408:	4a31      	ldr	r2, [pc, #196]	@ (80034d0 <HAL_I2S_Receive_DMA+0x168>)
 800340a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003410:	4a30      	ldr	r2, [pc, #192]	@ (80034d4 <HAL_I2S_Receive_DMA+0x16c>)
 8003412:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	69db      	ldr	r3, [r3, #28]
 800341a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800341e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003422:	d10a      	bne.n	800343a <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003424:	2300      	movs	r3, #0
 8003426:	613b      	str	r3, [r7, #16]
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	68db      	ldr	r3, [r3, #12]
 800342e:	613b      	str	r3, [r7, #16]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	613b      	str	r3, [r7, #16]
 8003438:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	330c      	adds	r3, #12
 8003444:	4619      	mov	r1, r3
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800344a:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8003450:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8003452:	f7ff f9e9 	bl	8002828 <HAL_DMA_Start_IT>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d00f      	beq.n	800347c <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003460:	f043 0208 	orr.w	r2, r3, #8
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e022      	b.n	80034c2 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d107      	bne.n	80034a2 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f042 0201 	orr.w	r2, r2, #1
 80034a0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d107      	bne.n	80034c0 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	69da      	ldr	r2, [r3, #28]
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80034be:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	0800356f 	.word	0x0800356f
 80034d0:	0800352d 	.word	0x0800352d
 80034d4:	0800358b 	.word	0x0800358b

080034d8 <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b082      	sub	sp, #8
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
  /* Call the IrqHandler ISR set during HAL_I2S_INIT */
  hi2s->IrqHandlerISR(hi2s);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	4798      	blx	r3
}
 80034e8:	bf00      	nop
 80034ea:	3708      	adds	r7, #8
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd80      	pop	{r7, pc}

080034f0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003502:	4770      	bx	lr

08003504 <HAL_I2S_RxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003504:	b480      	push	{r7}
 8003506:	b083      	sub	sp, #12
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxHalfCpltCallback could be implemented in the user file
   */
}
 800350c:	bf00      	nop
 800350e:	370c      	adds	r7, #12
 8003510:	46bd      	mov	sp, r7
 8003512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003516:	4770      	bx	lr

08003518 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003518:	b480      	push	{r7}
 800351a:	b083      	sub	sp, #12
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003520:	bf00      	nop
 8003522:	370c      	adds	r7, #12
 8003524:	46bd      	mov	sp, r7
 8003526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352a:	4770      	bx	lr

0800352c <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b084      	sub	sp, #16
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003538:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d10e      	bne.n	8003560 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f022 0201 	bic.w	r2, r2, #1
 8003550:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	2200      	movs	r2, #0
 8003556:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8003560:	68f8      	ldr	r0, [r7, #12]
 8003562:	f7fe f89d 	bl	80016a0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003566:	bf00      	nop
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800356e:	b580      	push	{r7, lr}
 8003570:	b084      	sub	sp, #16
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800357a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f7ff ffc1 	bl	8003504 <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003582:	bf00      	nop
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b084      	sub	sp, #16
 800358e:	af00      	add	r7, sp, #0
 8003590:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003596:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	685a      	ldr	r2, [r3, #4]
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f022 0203 	bic.w	r2, r2, #3
 80035a6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2200      	movs	r2, #0
 80035ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c0:	f043 0208 	orr.w	r2, r3, #8
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f7ff ffa5 	bl	8003518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80035ce:	bf00      	nop
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}

080035d6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80035d6:	b580      	push	{r7, lr}
 80035d8:	b082      	sub	sp, #8
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035e2:	881a      	ldrh	r2, [r3, #0]
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	1c9a      	adds	r2, r3, #2
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f8:	b29b      	uxth	r3, r3
 80035fa:	3b01      	subs	r3, #1
 80035fc:	b29a      	uxth	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003606:	b29b      	uxth	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d10e      	bne.n	800362a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	685a      	ldr	r2, [r3, #4]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800361a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	f7ff ff63 	bl	80034f0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800362a:	bf00      	nop
 800362c:	3708      	adds	r7, #8
 800362e:	46bd      	mov	sp, r7
 8003630:	bd80      	pop	{r7, pc}

08003632 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003632:	b580      	push	{r7, lr}
 8003634:	b082      	sub	sp, #8
 8003636:	af00      	add	r7, sp, #0
 8003638:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68da      	ldr	r2, [r3, #12]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003644:	b292      	uxth	r2, r2
 8003646:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800364c:	1c9a      	adds	r2, r3, #2
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003664:	b29b      	uxth	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10e      	bne.n	8003688 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	685a      	ldr	r2, [r3, #4]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003678:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2201      	movs	r2, #1
 800367e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f7fe f80c 	bl	80016a0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003688:	bf00      	nop
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b086      	sub	sp, #24
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b04      	cmp	r3, #4
 80036aa:	d13a      	bne.n	8003722 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d109      	bne.n	80036ca <I2S_IRQHandler+0x3a>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036c0:	2b40      	cmp	r3, #64	@ 0x40
 80036c2:	d102      	bne.n	80036ca <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80036c4:	6878      	ldr	r0, [r7, #4]
 80036c6:	f7ff ffb4 	bl	8003632 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036d0:	2b40      	cmp	r3, #64	@ 0x40
 80036d2:	d126      	bne.n	8003722 <I2S_IRQHandler+0x92>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	f003 0320 	and.w	r3, r3, #32
 80036de:	2b20      	cmp	r3, #32
 80036e0:	d11f      	bne.n	8003722 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685a      	ldr	r2, [r3, #4]
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80036f0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80036f2:	2300      	movs	r3, #0
 80036f4:	613b      	str	r3, [r7, #16]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	613b      	str	r3, [r7, #16]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2201      	movs	r2, #1
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003714:	f043 0202 	orr.w	r2, r3, #2
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800371c:	6878      	ldr	r0, [r7, #4]
 800371e:	f7ff fefb 	bl	8003518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b03      	cmp	r3, #3
 800372c:	d136      	bne.n	800379c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f003 0302 	and.w	r3, r3, #2
 8003734:	2b02      	cmp	r3, #2
 8003736:	d109      	bne.n	800374c <I2S_IRQHandler+0xbc>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003742:	2b80      	cmp	r3, #128	@ 0x80
 8003744:	d102      	bne.n	800374c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003746:	6878      	ldr	r0, [r7, #4]
 8003748:	f7ff ff45 	bl	80035d6 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f003 0308 	and.w	r3, r3, #8
 8003752:	2b08      	cmp	r3, #8
 8003754:	d122      	bne.n	800379c <I2S_IRQHandler+0x10c>
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f003 0320 	and.w	r3, r3, #32
 8003760:	2b20      	cmp	r3, #32
 8003762:	d11b      	bne.n	800379c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	685a      	ldr	r2, [r3, #4]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003772:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003774:	2300      	movs	r3, #0
 8003776:	60fb      	str	r3, [r7, #12]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689b      	ldr	r3, [r3, #8]
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	f043 0204 	orr.w	r2, r3, #4
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f7ff febe 	bl	8003518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800379c:	bf00      	nop
 800379e:	3718      	adds	r7, #24
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}

080037a4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b088      	sub	sp, #32
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a92      	ldr	r2, [pc, #584]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d101      	bne.n	80037c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80037be:	4b92      	ldr	r3, [pc, #584]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037c0:	e001      	b.n	80037c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80037c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a8b      	ldr	r2, [pc, #556]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d101      	bne.n	80037e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80037dc:	4b8a      	ldr	r3, [pc, #552]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80037de:	e001      	b.n	80037e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80037e0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037f0:	d004      	beq.n	80037fc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	f040 8099 	bne.w	800392e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80037fc:	69fb      	ldr	r3, [r7, #28]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b02      	cmp	r3, #2
 8003804:	d107      	bne.n	8003816 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800380c:	2b00      	cmp	r3, #0
 800380e:	d002      	beq.n	8003816 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003810:	6878      	ldr	r0, [r7, #4]
 8003812:	f000 f925 	bl	8003a60 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b01      	cmp	r3, #1
 800381e:	d107      	bne.n	8003830 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003826:	2b00      	cmp	r3, #0
 8003828:	d002      	beq.n	8003830 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800382a:	6878      	ldr	r0, [r7, #4]
 800382c:	f000 f9c8 	bl	8003bc0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003830:	69bb      	ldr	r3, [r7, #24]
 8003832:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003836:	2b40      	cmp	r3, #64	@ 0x40
 8003838:	d13a      	bne.n	80038b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	f003 0320 	and.w	r3, r3, #32
 8003840:	2b00      	cmp	r3, #0
 8003842:	d035      	beq.n	80038b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a6e      	ldr	r2, [pc, #440]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d101      	bne.n	8003852 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800384e:	4b6e      	ldr	r3, [pc, #440]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003850:	e001      	b.n	8003856 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003852:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003856:	685a      	ldr	r2, [r3, #4]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4969      	ldr	r1, [pc, #420]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800385e:	428b      	cmp	r3, r1
 8003860:	d101      	bne.n	8003866 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003862:	4b69      	ldr	r3, [pc, #420]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003864:	e001      	b.n	800386a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003866:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800386a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800386e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	685a      	ldr	r2, [r3, #4]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800387e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003880:	2300      	movs	r3, #0
 8003882:	60fb      	str	r3, [r7, #12]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	68db      	ldr	r3, [r3, #12]
 800388a:	60fb      	str	r3, [r7, #12]
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	60fb      	str	r3, [r7, #12]
 8003894:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80038a2:	f043 0202 	orr.w	r2, r3, #2
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f7ff fe34 	bl	8003518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	f003 0308 	and.w	r3, r3, #8
 80038b6:	2b08      	cmp	r3, #8
 80038b8:	f040 80c3 	bne.w	8003a42 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80038bc:	697b      	ldr	r3, [r7, #20]
 80038be:	f003 0320 	and.w	r3, r3, #32
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	f000 80bd 	beq.w	8003a42 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	685a      	ldr	r2, [r3, #4]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80038d6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a49      	ldr	r2, [pc, #292]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d101      	bne.n	80038e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80038e2:	4b49      	ldr	r3, [pc, #292]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038e4:	e001      	b.n	80038ea <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80038e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038ea:	685a      	ldr	r2, [r3, #4]
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4944      	ldr	r1, [pc, #272]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80038f2:	428b      	cmp	r3, r1
 80038f4:	d101      	bne.n	80038fa <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80038f6:	4b44      	ldr	r3, [pc, #272]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80038f8:	e001      	b.n	80038fe <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80038fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80038fe:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003902:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003904:	2300      	movs	r3, #0
 8003906:	60bb      	str	r3, [r7, #8]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	60bb      	str	r3, [r7, #8]
 8003910:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2201      	movs	r2, #1
 8003916:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391e:	f043 0204 	orr.w	r2, r3, #4
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7ff fdf6 	bl	8003518 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800392c:	e089      	b.n	8003a42 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800392e:	69bb      	ldr	r3, [r7, #24]
 8003930:	f003 0302 	and.w	r3, r3, #2
 8003934:	2b02      	cmp	r3, #2
 8003936:	d107      	bne.n	8003948 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800393e:	2b00      	cmp	r3, #0
 8003940:	d002      	beq.n	8003948 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 f8be 	bl	8003ac4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003948:	69fb      	ldr	r3, [r7, #28]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b01      	cmp	r3, #1
 8003950:	d107      	bne.n	8003962 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003958:	2b00      	cmp	r3, #0
 800395a:	d002      	beq.n	8003962 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800395c:	6878      	ldr	r0, [r7, #4]
 800395e:	f000 f8fd 	bl	8003b5c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003968:	2b40      	cmp	r3, #64	@ 0x40
 800396a:	d12f      	bne.n	80039cc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f003 0320 	and.w	r3, r3, #32
 8003972:	2b00      	cmp	r3, #0
 8003974:	d02a      	beq.n	80039cc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685a      	ldr	r2, [r3, #4]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003984:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a1e      	ldr	r2, [pc, #120]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d101      	bne.n	8003994 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003990:	4b1d      	ldr	r3, [pc, #116]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003992:	e001      	b.n	8003998 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003994:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	4919      	ldr	r1, [pc, #100]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039a0:	428b      	cmp	r3, r1
 80039a2:	d101      	bne.n	80039a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80039a4:	4b18      	ldr	r3, [pc, #96]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039a6:	e001      	b.n	80039ac <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80039a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80039b0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	2201      	movs	r2, #1
 80039b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039be:	f043 0202 	orr.w	r2, r3, #2
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f7ff fda6 	bl	8003518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	f003 0308 	and.w	r3, r3, #8
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d136      	bne.n	8003a44 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	f003 0320 	and.w	r3, r3, #32
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d031      	beq.n	8003a44 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a07      	ldr	r2, [pc, #28]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d101      	bne.n	80039ee <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80039ea:	4b07      	ldr	r3, [pc, #28]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80039ec:	e001      	b.n	80039f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80039ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4902      	ldr	r1, [pc, #8]	@ (8003a04 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80039fa:	428b      	cmp	r3, r1
 80039fc:	d106      	bne.n	8003a0c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80039fe:	4b02      	ldr	r3, [pc, #8]	@ (8003a08 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003a00:	e006      	b.n	8003a10 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003a02:	bf00      	nop
 8003a04:	40003800 	.word	0x40003800
 8003a08:	40003400 	.word	0x40003400
 8003a0c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003a10:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003a14:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	685a      	ldr	r2, [r3, #4]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003a24:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a32:	f043 0204 	orr.w	r2, r3, #4
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7ff fd6c 	bl	8003518 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003a40:	e000      	b.n	8003a44 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003a42:	bf00      	nop
}
 8003a44:	bf00      	nop
 8003a46:	3720      	adds	r7, #32
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6c:	1c99      	adds	r1, r3, #2
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	6251      	str	r1, [r2, #36]	@ 0x24
 8003a72:	881a      	ldrh	r2, [r3, #0]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	3b01      	subs	r3, #1
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d113      	bne.n	8003aba <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685a      	ldr	r2, [r3, #4]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003aa0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003aa6:	b29b      	uxth	r3, r3
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d106      	bne.n	8003aba <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003ab4:	6878      	ldr	r0, [r7, #4]
 8003ab6:	f7ff ffc9 	bl	8003a4c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003aba:	bf00      	nop
 8003abc:	3708      	adds	r7, #8
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}
	...

08003ac4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad0:	1c99      	adds	r1, r3, #2
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6251      	str	r1, [r2, #36]	@ 0x24
 8003ad6:	8819      	ldrh	r1, [r3, #0]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a1d      	ldr	r2, [pc, #116]	@ (8003b54 <I2SEx_TxISR_I2SExt+0x90>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d101      	bne.n	8003ae6 <I2SEx_TxISR_I2SExt+0x22>
 8003ae2:	4b1d      	ldr	r3, [pc, #116]	@ (8003b58 <I2SEx_TxISR_I2SExt+0x94>)
 8003ae4:	e001      	b.n	8003aea <I2SEx_TxISR_I2SExt+0x26>
 8003ae6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003aea:	460a      	mov	r2, r1
 8003aec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	3b01      	subs	r3, #1
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b00:	b29b      	uxth	r3, r3
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d121      	bne.n	8003b4a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a12      	ldr	r2, [pc, #72]	@ (8003b54 <I2SEx_TxISR_I2SExt+0x90>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d101      	bne.n	8003b14 <I2SEx_TxISR_I2SExt+0x50>
 8003b10:	4b11      	ldr	r3, [pc, #68]	@ (8003b58 <I2SEx_TxISR_I2SExt+0x94>)
 8003b12:	e001      	b.n	8003b18 <I2SEx_TxISR_I2SExt+0x54>
 8003b14:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	490d      	ldr	r1, [pc, #52]	@ (8003b54 <I2SEx_TxISR_I2SExt+0x90>)
 8003b20:	428b      	cmp	r3, r1
 8003b22:	d101      	bne.n	8003b28 <I2SEx_TxISR_I2SExt+0x64>
 8003b24:	4b0c      	ldr	r3, [pc, #48]	@ (8003b58 <I2SEx_TxISR_I2SExt+0x94>)
 8003b26:	e001      	b.n	8003b2c <I2SEx_TxISR_I2SExt+0x68>
 8003b28:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003b2c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003b30:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d106      	bne.n	8003b4a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	f7ff ff81 	bl	8003a4c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003b4a:	bf00      	nop
 8003b4c:	3708      	adds	r7, #8
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	40003800 	.word	0x40003800
 8003b58:	40003400 	.word	0x40003400

08003b5c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b082      	sub	sp, #8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	68d8      	ldr	r0, [r3, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6e:	1c99      	adds	r1, r3, #2
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003b74:	b282      	uxth	r2, r0
 8003b76:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003b7c:	b29b      	uxth	r3, r3
 8003b7e:	3b01      	subs	r3, #1
 8003b80:	b29a      	uxth	r2, r3
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003b8a:	b29b      	uxth	r3, r3
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d113      	bne.n	8003bb8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003b9e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d106      	bne.n	8003bb8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2201      	movs	r2, #1
 8003bae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f7ff ff4a 	bl	8003a4c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003bb8:	bf00      	nop
 8003bba:	3708      	adds	r7, #8
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b082      	sub	sp, #8
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	4a20      	ldr	r2, [pc, #128]	@ (8003c50 <I2SEx_RxISR_I2SExt+0x90>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d101      	bne.n	8003bd6 <I2SEx_RxISR_I2SExt+0x16>
 8003bd2:	4b20      	ldr	r3, [pc, #128]	@ (8003c54 <I2SEx_RxISR_I2SExt+0x94>)
 8003bd4:	e001      	b.n	8003bda <I2SEx_RxISR_I2SExt+0x1a>
 8003bd6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003bda:	68d8      	ldr	r0, [r3, #12]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be0:	1c99      	adds	r1, r3, #2
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8003be6:	b282      	uxth	r2, r0
 8003be8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d121      	bne.n	8003c46 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a12      	ldr	r2, [pc, #72]	@ (8003c50 <I2SEx_RxISR_I2SExt+0x90>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d101      	bne.n	8003c10 <I2SEx_RxISR_I2SExt+0x50>
 8003c0c:	4b11      	ldr	r3, [pc, #68]	@ (8003c54 <I2SEx_RxISR_I2SExt+0x94>)
 8003c0e:	e001      	b.n	8003c14 <I2SEx_RxISR_I2SExt+0x54>
 8003c10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c14:	685a      	ldr	r2, [r3, #4]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	490d      	ldr	r1, [pc, #52]	@ (8003c50 <I2SEx_RxISR_I2SExt+0x90>)
 8003c1c:	428b      	cmp	r3, r1
 8003c1e:	d101      	bne.n	8003c24 <I2SEx_RxISR_I2SExt+0x64>
 8003c20:	4b0c      	ldr	r3, [pc, #48]	@ (8003c54 <I2SEx_RxISR_I2SExt+0x94>)
 8003c22:	e001      	b.n	8003c28 <I2SEx_RxISR_I2SExt+0x68>
 8003c24:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003c28:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003c2c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c32:	b29b      	uxth	r3, r3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d106      	bne.n	8003c46 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003c40:	6878      	ldr	r0, [r7, #4]
 8003c42:	f7ff ff03 	bl	8003a4c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003c46:	bf00      	nop
 8003c48:	3708      	adds	r7, #8
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop
 8003c50:	40003800 	.word	0x40003800
 8003c54:	40003400 	.word	0x40003400

08003c58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b086      	sub	sp, #24
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d101      	bne.n	8003c6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e267      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d075      	beq.n	8003d62 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c76:	4b88      	ldr	r3, [pc, #544]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	f003 030c 	and.w	r3, r3, #12
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d00c      	beq.n	8003c9c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c82:	4b85      	ldr	r3, [pc, #532]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003c8a:	2b08      	cmp	r3, #8
 8003c8c:	d112      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c8e:	4b82      	ldr	r3, [pc, #520]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c9a:	d10b      	bne.n	8003cb4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c9c:	4b7e      	ldr	r3, [pc, #504]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d05b      	beq.n	8003d60 <HAL_RCC_OscConfig+0x108>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d157      	bne.n	8003d60 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e242      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cbc:	d106      	bne.n	8003ccc <HAL_RCC_OscConfig+0x74>
 8003cbe:	4b76      	ldr	r3, [pc, #472]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a75      	ldr	r2, [pc, #468]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cc8:	6013      	str	r3, [r2, #0]
 8003cca:	e01d      	b.n	8003d08 <HAL_RCC_OscConfig+0xb0>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003cd4:	d10c      	bne.n	8003cf0 <HAL_RCC_OscConfig+0x98>
 8003cd6:	4b70      	ldr	r3, [pc, #448]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4a6f      	ldr	r2, [pc, #444]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003cdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ce0:	6013      	str	r3, [r2, #0]
 8003ce2:	4b6d      	ldr	r3, [pc, #436]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a6c      	ldr	r2, [pc, #432]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003cec:	6013      	str	r3, [r2, #0]
 8003cee:	e00b      	b.n	8003d08 <HAL_RCC_OscConfig+0xb0>
 8003cf0:	4b69      	ldr	r3, [pc, #420]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	4a68      	ldr	r2, [pc, #416]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003cf6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003cfa:	6013      	str	r3, [r2, #0]
 8003cfc:	4b66      	ldr	r3, [pc, #408]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a65      	ldr	r2, [pc, #404]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003d02:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d06:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	685b      	ldr	r3, [r3, #4]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d013      	beq.n	8003d38 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d10:	f7fe fb9a 	bl	8002448 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d18:	f7fe fb96 	bl	8002448 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b64      	cmp	r3, #100	@ 0x64
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e207      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d2a:	4b5b      	ldr	r3, [pc, #364]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCC_OscConfig+0xc0>
 8003d36:	e014      	b.n	8003d62 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d38:	f7fe fb86 	bl	8002448 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d40:	f7fe fb82 	bl	8002448 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b64      	cmp	r3, #100	@ 0x64
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e1f3      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d52:	4b51      	ldr	r3, [pc, #324]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d1f0      	bne.n	8003d40 <HAL_RCC_OscConfig+0xe8>
 8003d5e:	e000      	b.n	8003d62 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0302 	and.w	r3, r3, #2
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d063      	beq.n	8003e36 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d6e:	4b4a      	ldr	r3, [pc, #296]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f003 030c 	and.w	r3, r3, #12
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00b      	beq.n	8003d92 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d7a:	4b47      	ldr	r3, [pc, #284]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003d82:	2b08      	cmp	r3, #8
 8003d84:	d11c      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d86:	4b44      	ldr	r3, [pc, #272]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d116      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d92:	4b41      	ldr	r3, [pc, #260]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f003 0302 	and.w	r3, r3, #2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d005      	beq.n	8003daa <HAL_RCC_OscConfig+0x152>
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	68db      	ldr	r3, [r3, #12]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	d001      	beq.n	8003daa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e1c7      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003daa:	4b3b      	ldr	r3, [pc, #236]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	691b      	ldr	r3, [r3, #16]
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	4937      	ldr	r1, [pc, #220]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dbe:	e03a      	b.n	8003e36 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d020      	beq.n	8003e0a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003dc8:	4b34      	ldr	r3, [pc, #208]	@ (8003e9c <HAL_RCC_OscConfig+0x244>)
 8003dca:	2201      	movs	r2, #1
 8003dcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dce:	f7fe fb3b 	bl	8002448 <HAL_GetTick>
 8003dd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd4:	e008      	b.n	8003de8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003dd6:	f7fe fb37 	bl	8002448 <HAL_GetTick>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	1ad3      	subs	r3, r2, r3
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d901      	bls.n	8003de8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e1a8      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003de8:	4b2b      	ldr	r3, [pc, #172]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0f0      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003df4:	4b28      	ldr	r3, [pc, #160]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	691b      	ldr	r3, [r3, #16]
 8003e00:	00db      	lsls	r3, r3, #3
 8003e02:	4925      	ldr	r1, [pc, #148]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003e04:	4313      	orrs	r3, r2
 8003e06:	600b      	str	r3, [r1, #0]
 8003e08:	e015      	b.n	8003e36 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e0a:	4b24      	ldr	r3, [pc, #144]	@ (8003e9c <HAL_RCC_OscConfig+0x244>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e10:	f7fe fb1a 	bl	8002448 <HAL_GetTick>
 8003e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e16:	e008      	b.n	8003e2a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e18:	f7fe fb16 	bl	8002448 <HAL_GetTick>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d901      	bls.n	8003e2a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e26:	2303      	movs	r3, #3
 8003e28:	e187      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f003 0302 	and.w	r3, r3, #2
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d1f0      	bne.n	8003e18 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0308 	and.w	r3, r3, #8
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d036      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	695b      	ldr	r3, [r3, #20]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d016      	beq.n	8003e78 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e4a:	4b15      	ldr	r3, [pc, #84]	@ (8003ea0 <HAL_RCC_OscConfig+0x248>)
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e50:	f7fe fafa 	bl	8002448 <HAL_GetTick>
 8003e54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e56:	e008      	b.n	8003e6a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e58:	f7fe faf6 	bl	8002448 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	2b02      	cmp	r3, #2
 8003e64:	d901      	bls.n	8003e6a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e66:	2303      	movs	r3, #3
 8003e68:	e167      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e6a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e98 <HAL_RCC_OscConfig+0x240>)
 8003e6c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d0f0      	beq.n	8003e58 <HAL_RCC_OscConfig+0x200>
 8003e76:	e01b      	b.n	8003eb0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e78:	4b09      	ldr	r3, [pc, #36]	@ (8003ea0 <HAL_RCC_OscConfig+0x248>)
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003e7e:	f7fe fae3 	bl	8002448 <HAL_GetTick>
 8003e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e84:	e00e      	b.n	8003ea4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e86:	f7fe fadf 	bl	8002448 <HAL_GetTick>
 8003e8a:	4602      	mov	r2, r0
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	1ad3      	subs	r3, r2, r3
 8003e90:	2b02      	cmp	r3, #2
 8003e92:	d907      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003e94:	2303      	movs	r3, #3
 8003e96:	e150      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
 8003e98:	40023800 	.word	0x40023800
 8003e9c:	42470000 	.word	0x42470000
 8003ea0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ea4:	4b88      	ldr	r3, [pc, #544]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003ea6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d1ea      	bne.n	8003e86 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	f000 8097 	beq.w	8003fec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ec2:	4b81      	ldr	r3, [pc, #516]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ec6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10f      	bne.n	8003eee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ece:	2300      	movs	r3, #0
 8003ed0:	60bb      	str	r3, [r7, #8]
 8003ed2:	4b7d      	ldr	r3, [pc, #500]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ed6:	4a7c      	ldr	r2, [pc, #496]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003ed8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003edc:	6413      	str	r3, [r2, #64]	@ 0x40
 8003ede:	4b7a      	ldr	r3, [pc, #488]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ee6:	60bb      	str	r3, [r7, #8]
 8003ee8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003eea:	2301      	movs	r3, #1
 8003eec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eee:	4b77      	ldr	r3, [pc, #476]	@ (80040cc <HAL_RCC_OscConfig+0x474>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d118      	bne.n	8003f2c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003efa:	4b74      	ldr	r3, [pc, #464]	@ (80040cc <HAL_RCC_OscConfig+0x474>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a73      	ldr	r2, [pc, #460]	@ (80040cc <HAL_RCC_OscConfig+0x474>)
 8003f00:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f04:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f06:	f7fe fa9f 	bl	8002448 <HAL_GetTick>
 8003f0a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0c:	e008      	b.n	8003f20 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f0e:	f7fe fa9b 	bl	8002448 <HAL_GetTick>
 8003f12:	4602      	mov	r2, r0
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	1ad3      	subs	r3, r2, r3
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d901      	bls.n	8003f20 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e10c      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f20:	4b6a      	ldr	r3, [pc, #424]	@ (80040cc <HAL_RCC_OscConfig+0x474>)
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d0f0      	beq.n	8003f0e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d106      	bne.n	8003f42 <HAL_RCC_OscConfig+0x2ea>
 8003f34:	4b64      	ldr	r3, [pc, #400]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f38:	4a63      	ldr	r2, [pc, #396]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f3a:	f043 0301 	orr.w	r3, r3, #1
 8003f3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f40:	e01c      	b.n	8003f7c <HAL_RCC_OscConfig+0x324>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	2b05      	cmp	r3, #5
 8003f48:	d10c      	bne.n	8003f64 <HAL_RCC_OscConfig+0x30c>
 8003f4a:	4b5f      	ldr	r3, [pc, #380]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f4e:	4a5e      	ldr	r2, [pc, #376]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f50:	f043 0304 	orr.w	r3, r3, #4
 8003f54:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f56:	4b5c      	ldr	r3, [pc, #368]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f5a:	4a5b      	ldr	r2, [pc, #364]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f5c:	f043 0301 	orr.w	r3, r3, #1
 8003f60:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f62:	e00b      	b.n	8003f7c <HAL_RCC_OscConfig+0x324>
 8003f64:	4b58      	ldr	r3, [pc, #352]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f68:	4a57      	ldr	r2, [pc, #348]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f6a:	f023 0301 	bic.w	r3, r3, #1
 8003f6e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003f70:	4b55      	ldr	r3, [pc, #340]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f74:	4a54      	ldr	r2, [pc, #336]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003f76:	f023 0304 	bic.w	r3, r3, #4
 8003f7a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d015      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f84:	f7fe fa60 	bl	8002448 <HAL_GetTick>
 8003f88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f8a:	e00a      	b.n	8003fa2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f8c:	f7fe fa5c 	bl	8002448 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	693b      	ldr	r3, [r7, #16]
 8003f94:	1ad3      	subs	r3, r2, r3
 8003f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e0cb      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fa2:	4b49      	ldr	r3, [pc, #292]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d0ee      	beq.n	8003f8c <HAL_RCC_OscConfig+0x334>
 8003fae:	e014      	b.n	8003fda <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fb0:	f7fe fa4a 	bl	8002448 <HAL_GetTick>
 8003fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fb6:	e00a      	b.n	8003fce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fb8:	f7fe fa46 	bl	8002448 <HAL_GetTick>
 8003fbc:	4602      	mov	r2, r0
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d901      	bls.n	8003fce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003fca:	2303      	movs	r3, #3
 8003fcc:	e0b5      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fce:	4b3e      	ldr	r3, [pc, #248]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fd2:	f003 0302 	and.w	r3, r3, #2
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d1ee      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003fda:	7dfb      	ldrb	r3, [r7, #23]
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d105      	bne.n	8003fec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fe0:	4b39      	ldr	r3, [pc, #228]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe4:	4a38      	ldr	r2, [pc, #224]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003fe6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003fea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	699b      	ldr	r3, [r3, #24]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 80a1 	beq.w	8004138 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003ff6:	4b34      	ldr	r3, [pc, #208]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	f003 030c 	and.w	r3, r3, #12
 8003ffe:	2b08      	cmp	r3, #8
 8004000:	d05c      	beq.n	80040bc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	2b02      	cmp	r3, #2
 8004008:	d141      	bne.n	800408e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800400a:	4b31      	ldr	r3, [pc, #196]	@ (80040d0 <HAL_RCC_OscConfig+0x478>)
 800400c:	2200      	movs	r2, #0
 800400e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004010:	f7fe fa1a 	bl	8002448 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004018:	f7fe fa16 	bl	8002448 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b02      	cmp	r3, #2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e087      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800402a:	4b27      	ldr	r3, [pc, #156]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1f0      	bne.n	8004018 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	69da      	ldr	r2, [r3, #28]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004044:	019b      	lsls	r3, r3, #6
 8004046:	431a      	orrs	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800404c:	085b      	lsrs	r3, r3, #1
 800404e:	3b01      	subs	r3, #1
 8004050:	041b      	lsls	r3, r3, #16
 8004052:	431a      	orrs	r2, r3
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004058:	061b      	lsls	r3, r3, #24
 800405a:	491b      	ldr	r1, [pc, #108]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 800405c:	4313      	orrs	r3, r2
 800405e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004060:	4b1b      	ldr	r3, [pc, #108]	@ (80040d0 <HAL_RCC_OscConfig+0x478>)
 8004062:	2201      	movs	r2, #1
 8004064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004066:	f7fe f9ef 	bl	8002448 <HAL_GetTick>
 800406a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800406c:	e008      	b.n	8004080 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800406e:	f7fe f9eb 	bl	8002448 <HAL_GetTick>
 8004072:	4602      	mov	r2, r0
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	1ad3      	subs	r3, r2, r3
 8004078:	2b02      	cmp	r3, #2
 800407a:	d901      	bls.n	8004080 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e05c      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004080:	4b11      	ldr	r3, [pc, #68]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d0f0      	beq.n	800406e <HAL_RCC_OscConfig+0x416>
 800408c:	e054      	b.n	8004138 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408e:	4b10      	ldr	r3, [pc, #64]	@ (80040d0 <HAL_RCC_OscConfig+0x478>)
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004094:	f7fe f9d8 	bl	8002448 <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800409a:	e008      	b.n	80040ae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800409c:	f7fe f9d4 	bl	8002448 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	2b02      	cmp	r3, #2
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e045      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040ae:	4b06      	ldr	r3, [pc, #24]	@ (80040c8 <HAL_RCC_OscConfig+0x470>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d1f0      	bne.n	800409c <HAL_RCC_OscConfig+0x444>
 80040ba:	e03d      	b.n	8004138 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	699b      	ldr	r3, [r3, #24]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d107      	bne.n	80040d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e038      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
 80040c8:	40023800 	.word	0x40023800
 80040cc:	40007000 	.word	0x40007000
 80040d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004144 <HAL_RCC_OscConfig+0x4ec>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	699b      	ldr	r3, [r3, #24]
 80040de:	2b01      	cmp	r3, #1
 80040e0:	d028      	beq.n	8004134 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d121      	bne.n	8004134 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040fa:	429a      	cmp	r2, r3
 80040fc:	d11a      	bne.n	8004134 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040fe:	68fa      	ldr	r2, [r7, #12]
 8004100:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004104:	4013      	ands	r3, r2
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800410a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800410c:	4293      	cmp	r3, r2
 800410e:	d111      	bne.n	8004134 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411a:	085b      	lsrs	r3, r3, #1
 800411c:	3b01      	subs	r3, #1
 800411e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004120:	429a      	cmp	r2, r3
 8004122:	d107      	bne.n	8004134 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004130:	429a      	cmp	r2, r3
 8004132:	d001      	beq.n	8004138 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e000      	b.n	800413a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004138:	2300      	movs	r3, #0
}
 800413a:	4618      	mov	r0, r3
 800413c:	3718      	adds	r7, #24
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}
 8004142:	bf00      	nop
 8004144:	40023800 	.word	0x40023800

08004148 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d101      	bne.n	800415c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e0cc      	b.n	80042f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800415c:	4b68      	ldr	r3, [pc, #416]	@ (8004300 <HAL_RCC_ClockConfig+0x1b8>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d90c      	bls.n	8004184 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800416a:	4b65      	ldr	r3, [pc, #404]	@ (8004300 <HAL_RCC_ClockConfig+0x1b8>)
 800416c:	683a      	ldr	r2, [r7, #0]
 800416e:	b2d2      	uxtb	r2, r2
 8004170:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004172:	4b63      	ldr	r3, [pc, #396]	@ (8004300 <HAL_RCC_ClockConfig+0x1b8>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0307 	and.w	r3, r3, #7
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	429a      	cmp	r2, r3
 800417e:	d001      	beq.n	8004184 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e0b8      	b.n	80042f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d020      	beq.n	80041d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	d005      	beq.n	80041a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800419c:	4b59      	ldr	r3, [pc, #356]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	4a58      	ldr	r2, [pc, #352]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80041a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80041a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0308 	and.w	r3, r3, #8
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d005      	beq.n	80041c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041b4:	4b53      	ldr	r3, [pc, #332]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80041b6:	689b      	ldr	r3, [r3, #8]
 80041b8:	4a52      	ldr	r2, [pc, #328]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80041ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80041be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041c0:	4b50      	ldr	r3, [pc, #320]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	494d      	ldr	r1, [pc, #308]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80041ce:	4313      	orrs	r3, r2
 80041d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0301 	and.w	r3, r3, #1
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d044      	beq.n	8004268 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	d107      	bne.n	80041f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e6:	4b47      	ldr	r3, [pc, #284]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d119      	bne.n	8004226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041f2:	2301      	movs	r3, #1
 80041f4:	e07f      	b.n	80042f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d003      	beq.n	8004206 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004202:	2b03      	cmp	r3, #3
 8004204:	d107      	bne.n	8004216 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004206:	4b3f      	ldr	r3, [pc, #252]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800420e:	2b00      	cmp	r3, #0
 8004210:	d109      	bne.n	8004226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004212:	2301      	movs	r3, #1
 8004214:	e06f      	b.n	80042f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004216:	4b3b      	ldr	r3, [pc, #236]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f003 0302 	and.w	r3, r3, #2
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e067      	b.n	80042f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004226:	4b37      	ldr	r3, [pc, #220]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	f023 0203 	bic.w	r2, r3, #3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	4934      	ldr	r1, [pc, #208]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 8004234:	4313      	orrs	r3, r2
 8004236:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004238:	f7fe f906 	bl	8002448 <HAL_GetTick>
 800423c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800423e:	e00a      	b.n	8004256 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004240:	f7fe f902 	bl	8002448 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800424e:	4293      	cmp	r3, r2
 8004250:	d901      	bls.n	8004256 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004252:	2303      	movs	r3, #3
 8004254:	e04f      	b.n	80042f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004256:	4b2b      	ldr	r3, [pc, #172]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 8004258:	689b      	ldr	r3, [r3, #8]
 800425a:	f003 020c 	and.w	r2, r3, #12
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	429a      	cmp	r2, r3
 8004266:	d1eb      	bne.n	8004240 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004268:	4b25      	ldr	r3, [pc, #148]	@ (8004300 <HAL_RCC_ClockConfig+0x1b8>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 0307 	and.w	r3, r3, #7
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	429a      	cmp	r2, r3
 8004274:	d20c      	bcs.n	8004290 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004276:	4b22      	ldr	r3, [pc, #136]	@ (8004300 <HAL_RCC_ClockConfig+0x1b8>)
 8004278:	683a      	ldr	r2, [r7, #0]
 800427a:	b2d2      	uxtb	r2, r2
 800427c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800427e:	4b20      	ldr	r3, [pc, #128]	@ (8004300 <HAL_RCC_ClockConfig+0x1b8>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f003 0307 	and.w	r3, r3, #7
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	429a      	cmp	r2, r3
 800428a:	d001      	beq.n	8004290 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e032      	b.n	80042f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 0304 	and.w	r3, r3, #4
 8004298:	2b00      	cmp	r3, #0
 800429a:	d008      	beq.n	80042ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800429c:	4b19      	ldr	r3, [pc, #100]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68db      	ldr	r3, [r3, #12]
 80042a8:	4916      	ldr	r1, [pc, #88]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80042aa:	4313      	orrs	r3, r2
 80042ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f003 0308 	and.w	r3, r3, #8
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d009      	beq.n	80042ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042ba:	4b12      	ldr	r3, [pc, #72]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	490e      	ldr	r1, [pc, #56]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80042ce:	f000 f821 	bl	8004314 <HAL_RCC_GetSysClockFreq>
 80042d2:	4602      	mov	r2, r0
 80042d4:	4b0b      	ldr	r3, [pc, #44]	@ (8004304 <HAL_RCC_ClockConfig+0x1bc>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	091b      	lsrs	r3, r3, #4
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	490a      	ldr	r1, [pc, #40]	@ (8004308 <HAL_RCC_ClockConfig+0x1c0>)
 80042e0:	5ccb      	ldrb	r3, [r1, r3]
 80042e2:	fa22 f303 	lsr.w	r3, r2, r3
 80042e6:	4a09      	ldr	r2, [pc, #36]	@ (800430c <HAL_RCC_ClockConfig+0x1c4>)
 80042e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80042ea:	4b09      	ldr	r3, [pc, #36]	@ (8004310 <HAL_RCC_ClockConfig+0x1c8>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fe f866 	bl	80023c0 <HAL_InitTick>

  return HAL_OK;
 80042f4:	2300      	movs	r3, #0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3710      	adds	r7, #16
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	bf00      	nop
 8004300:	40023c00 	.word	0x40023c00
 8004304:	40023800 	.word	0x40023800
 8004308:	08007980 	.word	0x08007980
 800430c:	20000000 	.word	0x20000000
 8004310:	20000004 	.word	0x20000004

08004314 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004314:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004318:	b090      	sub	sp, #64	@ 0x40
 800431a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800431c:	2300      	movs	r3, #0
 800431e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004320:	2300      	movs	r3, #0
 8004322:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004324:	2300      	movs	r3, #0
 8004326:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800432c:	4b59      	ldr	r3, [pc, #356]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x180>)
 800432e:	689b      	ldr	r3, [r3, #8]
 8004330:	f003 030c 	and.w	r3, r3, #12
 8004334:	2b08      	cmp	r3, #8
 8004336:	d00d      	beq.n	8004354 <HAL_RCC_GetSysClockFreq+0x40>
 8004338:	2b08      	cmp	r3, #8
 800433a:	f200 80a1 	bhi.w	8004480 <HAL_RCC_GetSysClockFreq+0x16c>
 800433e:	2b00      	cmp	r3, #0
 8004340:	d002      	beq.n	8004348 <HAL_RCC_GetSysClockFreq+0x34>
 8004342:	2b04      	cmp	r3, #4
 8004344:	d003      	beq.n	800434e <HAL_RCC_GetSysClockFreq+0x3a>
 8004346:	e09b      	b.n	8004480 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004348:	4b53      	ldr	r3, [pc, #332]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x184>)
 800434a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800434c:	e09b      	b.n	8004486 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800434e:	4b53      	ldr	r3, [pc, #332]	@ (800449c <HAL_RCC_GetSysClockFreq+0x188>)
 8004350:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004352:	e098      	b.n	8004486 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004354:	4b4f      	ldr	r3, [pc, #316]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x180>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800435c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800435e:	4b4d      	ldr	r3, [pc, #308]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x180>)
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004366:	2b00      	cmp	r3, #0
 8004368:	d028      	beq.n	80043bc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800436a:	4b4a      	ldr	r3, [pc, #296]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x180>)
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	099b      	lsrs	r3, r3, #6
 8004370:	2200      	movs	r2, #0
 8004372:	623b      	str	r3, [r7, #32]
 8004374:	627a      	str	r2, [r7, #36]	@ 0x24
 8004376:	6a3b      	ldr	r3, [r7, #32]
 8004378:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800437c:	2100      	movs	r1, #0
 800437e:	4b47      	ldr	r3, [pc, #284]	@ (800449c <HAL_RCC_GetSysClockFreq+0x188>)
 8004380:	fb03 f201 	mul.w	r2, r3, r1
 8004384:	2300      	movs	r3, #0
 8004386:	fb00 f303 	mul.w	r3, r0, r3
 800438a:	4413      	add	r3, r2
 800438c:	4a43      	ldr	r2, [pc, #268]	@ (800449c <HAL_RCC_GetSysClockFreq+0x188>)
 800438e:	fba0 1202 	umull	r1, r2, r0, r2
 8004392:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004394:	460a      	mov	r2, r1
 8004396:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004398:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800439a:	4413      	add	r3, r2
 800439c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800439e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043a0:	2200      	movs	r2, #0
 80043a2:	61bb      	str	r3, [r7, #24]
 80043a4:	61fa      	str	r2, [r7, #28]
 80043a6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80043aa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 80043ae:	f7fc fbcf 	bl	8000b50 <__aeabi_uldivmod>
 80043b2:	4602      	mov	r2, r0
 80043b4:	460b      	mov	r3, r1
 80043b6:	4613      	mov	r3, r2
 80043b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043ba:	e053      	b.n	8004464 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043bc:	4b35      	ldr	r3, [pc, #212]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x180>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	099b      	lsrs	r3, r3, #6
 80043c2:	2200      	movs	r2, #0
 80043c4:	613b      	str	r3, [r7, #16]
 80043c6:	617a      	str	r2, [r7, #20]
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80043ce:	f04f 0b00 	mov.w	fp, #0
 80043d2:	4652      	mov	r2, sl
 80043d4:	465b      	mov	r3, fp
 80043d6:	f04f 0000 	mov.w	r0, #0
 80043da:	f04f 0100 	mov.w	r1, #0
 80043de:	0159      	lsls	r1, r3, #5
 80043e0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043e4:	0150      	lsls	r0, r2, #5
 80043e6:	4602      	mov	r2, r0
 80043e8:	460b      	mov	r3, r1
 80043ea:	ebb2 080a 	subs.w	r8, r2, sl
 80043ee:	eb63 090b 	sbc.w	r9, r3, fp
 80043f2:	f04f 0200 	mov.w	r2, #0
 80043f6:	f04f 0300 	mov.w	r3, #0
 80043fa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80043fe:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004402:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004406:	ebb2 0408 	subs.w	r4, r2, r8
 800440a:	eb63 0509 	sbc.w	r5, r3, r9
 800440e:	f04f 0200 	mov.w	r2, #0
 8004412:	f04f 0300 	mov.w	r3, #0
 8004416:	00eb      	lsls	r3, r5, #3
 8004418:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800441c:	00e2      	lsls	r2, r4, #3
 800441e:	4614      	mov	r4, r2
 8004420:	461d      	mov	r5, r3
 8004422:	eb14 030a 	adds.w	r3, r4, sl
 8004426:	603b      	str	r3, [r7, #0]
 8004428:	eb45 030b 	adc.w	r3, r5, fp
 800442c:	607b      	str	r3, [r7, #4]
 800442e:	f04f 0200 	mov.w	r2, #0
 8004432:	f04f 0300 	mov.w	r3, #0
 8004436:	e9d7 4500 	ldrd	r4, r5, [r7]
 800443a:	4629      	mov	r1, r5
 800443c:	028b      	lsls	r3, r1, #10
 800443e:	4621      	mov	r1, r4
 8004440:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004444:	4621      	mov	r1, r4
 8004446:	028a      	lsls	r2, r1, #10
 8004448:	4610      	mov	r0, r2
 800444a:	4619      	mov	r1, r3
 800444c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800444e:	2200      	movs	r2, #0
 8004450:	60bb      	str	r3, [r7, #8]
 8004452:	60fa      	str	r2, [r7, #12]
 8004454:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004458:	f7fc fb7a 	bl	8000b50 <__aeabi_uldivmod>
 800445c:	4602      	mov	r2, r0
 800445e:	460b      	mov	r3, r1
 8004460:	4613      	mov	r3, r2
 8004462:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004464:	4b0b      	ldr	r3, [pc, #44]	@ (8004494 <HAL_RCC_GetSysClockFreq+0x180>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	0c1b      	lsrs	r3, r3, #16
 800446a:	f003 0303 	and.w	r3, r3, #3
 800446e:	3301      	adds	r3, #1
 8004470:	005b      	lsls	r3, r3, #1
 8004472:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004474:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004478:	fbb2 f3f3 	udiv	r3, r2, r3
 800447c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800447e:	e002      	b.n	8004486 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004480:	4b05      	ldr	r3, [pc, #20]	@ (8004498 <HAL_RCC_GetSysClockFreq+0x184>)
 8004482:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004484:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004486:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004488:	4618      	mov	r0, r3
 800448a:	3740      	adds	r7, #64	@ 0x40
 800448c:	46bd      	mov	sp, r7
 800448e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004492:	bf00      	nop
 8004494:	40023800 	.word	0x40023800
 8004498:	00f42400 	.word	0x00f42400
 800449c:	017d7840 	.word	0x017d7840

080044a0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80044a0:	b580      	push	{r7, lr}
 80044a2:	b086      	sub	sp, #24
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044a8:	2300      	movs	r3, #0
 80044aa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80044ac:	2300      	movs	r3, #0
 80044ae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f003 0301 	and.w	r3, r3, #1
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d105      	bne.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d035      	beq.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80044c8:	4b67      	ldr	r3, [pc, #412]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80044ce:	f7fd ffbb 	bl	8002448 <HAL_GetTick>
 80044d2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044d4:	e008      	b.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80044d6:	f7fd ffb7 	bl	8002448 <HAL_GetTick>
 80044da:	4602      	mov	r2, r0
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	1ad3      	subs	r3, r2, r3
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d901      	bls.n	80044e8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80044e4:	2303      	movs	r3, #3
 80044e6:	e0ba      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80044e8:	4b60      	ldr	r3, [pc, #384]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d1f0      	bne.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	019a      	lsls	r2, r3, #6
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	689b      	ldr	r3, [r3, #8]
 80044fe:	071b      	lsls	r3, r3, #28
 8004500:	495a      	ldr	r1, [pc, #360]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004502:	4313      	orrs	r3, r2
 8004504:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004508:	4b57      	ldr	r3, [pc, #348]	@ (8004668 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800450a:	2201      	movs	r2, #1
 800450c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800450e:	f7fd ff9b 	bl	8002448 <HAL_GetTick>
 8004512:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004514:	e008      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004516:	f7fd ff97 	bl	8002448 <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	2b02      	cmp	r3, #2
 8004522:	d901      	bls.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004524:	2303      	movs	r3, #3
 8004526:	e09a      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004528:	4b50      	ldr	r3, [pc, #320]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d0f0      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0302 	and.w	r3, r3, #2
 800453c:	2b00      	cmp	r3, #0
 800453e:	f000 8083 	beq.w	8004648 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	60fb      	str	r3, [r7, #12]
 8004546:	4b49      	ldr	r3, [pc, #292]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	4a48      	ldr	r2, [pc, #288]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800454c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004550:	6413      	str	r3, [r2, #64]	@ 0x40
 8004552:	4b46      	ldr	r3, [pc, #280]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455a:	60fb      	str	r3, [r7, #12]
 800455c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800455e:	4b44      	ldr	r3, [pc, #272]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a43      	ldr	r2, [pc, #268]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004564:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004568:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800456a:	f7fd ff6d 	bl	8002448 <HAL_GetTick>
 800456e:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004570:	e008      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004572:	f7fd ff69 	bl	8002448 <HAL_GetTick>
 8004576:	4602      	mov	r2, r0
 8004578:	697b      	ldr	r3, [r7, #20]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	2b02      	cmp	r3, #2
 800457e:	d901      	bls.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004580:	2303      	movs	r3, #3
 8004582:	e06c      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004584:	4b3a      	ldr	r3, [pc, #232]	@ (8004670 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800458c:	2b00      	cmp	r3, #0
 800458e:	d0f0      	beq.n	8004572 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004590:	4b36      	ldr	r3, [pc, #216]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004592:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004594:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004598:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d02f      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d028      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045ae:	4b2f      	ldr	r3, [pc, #188]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80045b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045b6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80045b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80045ba:	2201      	movs	r2, #1
 80045bc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80045be:	4b2d      	ldr	r3, [pc, #180]	@ (8004674 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80045c4:	4a29      	ldr	r2, [pc, #164]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80045ca:	4b28      	ldr	r3, [pc, #160]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80045cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b01      	cmp	r3, #1
 80045d4:	d114      	bne.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80045d6:	f7fd ff37 	bl	8002448 <HAL_GetTick>
 80045da:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045dc:	e00a      	b.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045de:	f7fd ff33 	bl	8002448 <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	1ad3      	subs	r3, r2, r3
 80045e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d901      	bls.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80045f0:	2303      	movs	r3, #3
 80045f2:	e034      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045f4:	4b1d      	ldr	r3, [pc, #116]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80045f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045f8:	f003 0302 	and.w	r3, r3, #2
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d0ee      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004608:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800460c:	d10d      	bne.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800460e:	4b17      	ldr	r3, [pc, #92]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	68db      	ldr	r3, [r3, #12]
 800461a:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800461e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004622:	4912      	ldr	r1, [pc, #72]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004624:	4313      	orrs	r3, r2
 8004626:	608b      	str	r3, [r1, #8]
 8004628:	e005      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800462a:	4b10      	ldr	r3, [pc, #64]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	4a0f      	ldr	r2, [pc, #60]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004630:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004634:	6093      	str	r3, [r2, #8]
 8004636:	4b0d      	ldr	r3, [pc, #52]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004638:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004642:	490a      	ldr	r1, [pc, #40]	@ (800466c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004644:	4313      	orrs	r3, r2
 8004646:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0308 	and.w	r3, r3, #8
 8004650:	2b00      	cmp	r3, #0
 8004652:	d003      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	7c1a      	ldrb	r2, [r3, #16]
 8004658:	4b07      	ldr	r3, [pc, #28]	@ (8004678 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800465a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800465c:	2300      	movs	r3, #0
}
 800465e:	4618      	mov	r0, r3
 8004660:	3718      	adds	r7, #24
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	42470068 	.word	0x42470068
 800466c:	40023800 	.word	0x40023800
 8004670:	40007000 	.word	0x40007000
 8004674:	42470e40 	.word	0x42470e40
 8004678:	424711e0 	.word	0x424711e0

0800467c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800467c:	b480      	push	{r7}
 800467e:	b087      	sub	sp, #28
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004688:	2300      	movs	r3, #0
 800468a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800468c:	2300      	movs	r3, #0
 800468e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004690:	2300      	movs	r3, #0
 8004692:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d13f      	bne.n	800471a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800469a:	4b24      	ldr	r3, [pc, #144]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046a2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d006      	beq.n	80046b8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046b0:	d12f      	bne.n	8004712 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80046b2:	4b1f      	ldr	r3, [pc, #124]	@ (8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80046b4:	617b      	str	r3, [r7, #20]
          break;
 80046b6:	e02f      	b.n	8004718 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80046b8:	4b1c      	ldr	r3, [pc, #112]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046c4:	d108      	bne.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80046c6:	4b19      	ldr	r3, [pc, #100]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046ce:	4a19      	ldr	r2, [pc, #100]	@ (8004734 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80046d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80046d4:	613b      	str	r3, [r7, #16]
 80046d6:	e007      	b.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80046d8:	4b14      	ldr	r3, [pc, #80]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80046e0:	4a15      	ldr	r2, [pc, #84]	@ (8004738 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80046e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80046e6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80046e8:	4b10      	ldr	r3, [pc, #64]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046ee:	099b      	lsrs	r3, r3, #6
 80046f0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046f4:	693b      	ldr	r3, [r7, #16]
 80046f6:	fb02 f303 	mul.w	r3, r2, r3
 80046fa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80046fc:	4b0b      	ldr	r3, [pc, #44]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80046fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004702:	0f1b      	lsrs	r3, r3, #28
 8004704:	f003 0307 	and.w	r3, r3, #7
 8004708:	68ba      	ldr	r2, [r7, #8]
 800470a:	fbb2 f3f3 	udiv	r3, r2, r3
 800470e:	617b      	str	r3, [r7, #20]
          break;
 8004710:	e002      	b.n	8004718 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004712:	2300      	movs	r3, #0
 8004714:	617b      	str	r3, [r7, #20]
          break;
 8004716:	bf00      	nop
        }
      }
      break;
 8004718:	e000      	b.n	800471c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800471a:	bf00      	nop
    }
  }
  return frequency;
 800471c:	697b      	ldr	r3, [r7, #20]
}
 800471e:	4618      	mov	r0, r3
 8004720:	371c      	adds	r7, #28
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	40023800 	.word	0x40023800
 8004730:	00bb8000 	.word	0x00bb8000
 8004734:	017d7840 	.word	0x017d7840
 8004738:	00f42400 	.word	0x00f42400

0800473c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b082      	sub	sp, #8
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e07b      	b.n	8004846 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004752:	2b00      	cmp	r3, #0
 8004754:	d108      	bne.n	8004768 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	685b      	ldr	r3, [r3, #4]
 800475a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800475e:	d009      	beq.n	8004774 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	61da      	str	r2, [r3, #28]
 8004766:	e005      	b.n	8004774 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2200      	movs	r2, #0
 8004778:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004780:	b2db      	uxtb	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d106      	bne.n	8004794 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2200      	movs	r2, #0
 800478a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	f7fd fcc4 	bl	800211c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2202      	movs	r2, #2
 8004798:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	689b      	ldr	r3, [r3, #8]
 80047b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80047bc:	431a      	orrs	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	68db      	ldr	r3, [r3, #12]
 80047c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047c6:	431a      	orrs	r2, r3
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	f003 0302 	and.w	r3, r3, #2
 80047d0:	431a      	orrs	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	f003 0301 	and.w	r3, r3, #1
 80047da:	431a      	orrs	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	699b      	ldr	r3, [r3, #24]
 80047e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047e4:	431a      	orrs	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80047ee:	431a      	orrs	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6a1b      	ldr	r3, [r3, #32]
 80047f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f8:	ea42 0103 	orr.w	r1, r2, r3
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004800:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	430a      	orrs	r2, r1
 800480a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	699b      	ldr	r3, [r3, #24]
 8004810:	0c1b      	lsrs	r3, r3, #16
 8004812:	f003 0104 	and.w	r1, r3, #4
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800481a:	f003 0210 	and.w	r2, r3, #16
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	430a      	orrs	r2, r1
 8004824:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69da      	ldr	r2, [r3, #28]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004834:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3708      	adds	r7, #8
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b08a      	sub	sp, #40	@ 0x28
 8004852:	af00      	add	r7, sp, #0
 8004854:	60f8      	str	r0, [r7, #12]
 8004856:	60b9      	str	r1, [r7, #8]
 8004858:	607a      	str	r2, [r7, #4]
 800485a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800485c:	2301      	movs	r3, #1
 800485e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004860:	f7fd fdf2 	bl	8002448 <HAL_GetTick>
 8004864:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800486c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	685b      	ldr	r3, [r3, #4]
 8004872:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004874:	887b      	ldrh	r3, [r7, #2]
 8004876:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004878:	7ffb      	ldrb	r3, [r7, #31]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d00c      	beq.n	8004898 <HAL_SPI_TransmitReceive+0x4a>
 800487e:	69bb      	ldr	r3, [r7, #24]
 8004880:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004884:	d106      	bne.n	8004894 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d102      	bne.n	8004894 <HAL_SPI_TransmitReceive+0x46>
 800488e:	7ffb      	ldrb	r3, [r7, #31]
 8004890:	2b04      	cmp	r3, #4
 8004892:	d001      	beq.n	8004898 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004894:	2302      	movs	r3, #2
 8004896:	e17f      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004898:	68bb      	ldr	r3, [r7, #8]
 800489a:	2b00      	cmp	r3, #0
 800489c:	d005      	beq.n	80048aa <HAL_SPI_TransmitReceive+0x5c>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d002      	beq.n	80048aa <HAL_SPI_TransmitReceive+0x5c>
 80048a4:	887b      	ldrh	r3, [r7, #2]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d101      	bne.n	80048ae <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80048aa:	2301      	movs	r3, #1
 80048ac:	e174      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80048b4:	2b01      	cmp	r3, #1
 80048b6:	d101      	bne.n	80048bc <HAL_SPI_TransmitReceive+0x6e>
 80048b8:	2302      	movs	r3, #2
 80048ba:	e16d      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x34a>
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b04      	cmp	r3, #4
 80048ce:	d003      	beq.n	80048d8 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2205      	movs	r2, #5
 80048d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2200      	movs	r2, #0
 80048dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	887a      	ldrh	r2, [r7, #2]
 80048e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	887a      	ldrh	r2, [r7, #2]
 80048ee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	68ba      	ldr	r2, [r7, #8]
 80048f4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	887a      	ldrh	r2, [r7, #2]
 80048fa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	887a      	ldrh	r2, [r7, #2]
 8004900:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2200      	movs	r2, #0
 8004906:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004918:	2b40      	cmp	r3, #64	@ 0x40
 800491a:	d007      	beq.n	800492c <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	681a      	ldr	r2, [r3, #0]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800492a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004934:	d17e      	bne.n	8004a34 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <HAL_SPI_TransmitReceive+0xf6>
 800493e:	8afb      	ldrh	r3, [r7, #22]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d16c      	bne.n	8004a1e <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004948:	881a      	ldrh	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004954:	1c9a      	adds	r2, r3, #2
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800495e:	b29b      	uxth	r3, r3
 8004960:	3b01      	subs	r3, #1
 8004962:	b29a      	uxth	r2, r3
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004968:	e059      	b.n	8004a1e <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f003 0302 	and.w	r3, r3, #2
 8004974:	2b02      	cmp	r3, #2
 8004976:	d11b      	bne.n	80049b0 <HAL_SPI_TransmitReceive+0x162>
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800497c:	b29b      	uxth	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d016      	beq.n	80049b0 <HAL_SPI_TransmitReceive+0x162>
 8004982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004984:	2b01      	cmp	r3, #1
 8004986:	d113      	bne.n	80049b0 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800498c:	881a      	ldrh	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004998:	1c9a      	adds	r2, r3, #2
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	3b01      	subs	r3, #1
 80049a6:	b29a      	uxth	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049ac:	2300      	movs	r3, #0
 80049ae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f003 0301 	and.w	r3, r3, #1
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d119      	bne.n	80049f2 <HAL_SPI_TransmitReceive+0x1a4>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d014      	beq.n	80049f2 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68da      	ldr	r2, [r3, #12]
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049d2:	b292      	uxth	r2, r2
 80049d4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049da:	1c9a      	adds	r2, r3, #2
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80049e4:	b29b      	uxth	r3, r3
 80049e6:	3b01      	subs	r3, #1
 80049e8:	b29a      	uxth	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80049ee:	2301      	movs	r3, #1
 80049f0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80049f2:	f7fd fd29 	bl	8002448 <HAL_GetTick>
 80049f6:	4602      	mov	r2, r0
 80049f8:	6a3b      	ldr	r3, [r7, #32]
 80049fa:	1ad3      	subs	r3, r2, r3
 80049fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d80d      	bhi.n	8004a1e <HAL_SPI_TransmitReceive+0x1d0>
 8004a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a08:	d009      	beq.n	8004a1e <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2201      	movs	r2, #1
 8004a0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e0bc      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1a0      	bne.n	800496a <HAL_SPI_TransmitReceive+0x11c>
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d19b      	bne.n	800496a <HAL_SPI_TransmitReceive+0x11c>
 8004a32:	e082      	b.n	8004b3a <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d002      	beq.n	8004a42 <HAL_SPI_TransmitReceive+0x1f4>
 8004a3c:	8afb      	ldrh	r3, [r7, #22]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d171      	bne.n	8004b26 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	330c      	adds	r3, #12
 8004a4c:	7812      	ldrb	r2, [r2, #0]
 8004a4e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a54:	1c5a      	adds	r2, r3, #1
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a5e:	b29b      	uxth	r3, r3
 8004a60:	3b01      	subs	r3, #1
 8004a62:	b29a      	uxth	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a68:	e05d      	b.n	8004b26 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d11c      	bne.n	8004ab2 <HAL_SPI_TransmitReceive+0x264>
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a7c:	b29b      	uxth	r3, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d017      	beq.n	8004ab2 <HAL_SPI_TransmitReceive+0x264>
 8004a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d114      	bne.n	8004ab2 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	330c      	adds	r3, #12
 8004a92:	7812      	ldrb	r2, [r2, #0]
 8004a94:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a9a:	1c5a      	adds	r2, r3, #1
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	b29a      	uxth	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d119      	bne.n	8004af4 <HAL_SPI_TransmitReceive+0x2a6>
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d014      	beq.n	8004af4 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68da      	ldr	r2, [r3, #12]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004adc:	1c5a      	adds	r2, r3, #1
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	b29a      	uxth	r2, r3
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004af0:	2301      	movs	r3, #1
 8004af2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004af4:	f7fd fca8 	bl	8002448 <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	6a3b      	ldr	r3, [r7, #32]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d803      	bhi.n	8004b0c <HAL_SPI_TransmitReceive+0x2be>
 8004b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0a:	d102      	bne.n	8004b12 <HAL_SPI_TransmitReceive+0x2c4>
 8004b0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d109      	bne.n	8004b26 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	2201      	movs	r2, #1
 8004b16:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e038      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d19c      	bne.n	8004a6a <HAL_SPI_TransmitReceive+0x21c>
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d197      	bne.n	8004a6a <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b3a:	6a3a      	ldr	r2, [r7, #32]
 8004b3c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 f8b6 	bl	8004cb0 <SPI_EndRxTxTransaction>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d008      	beq.n	8004b5c <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2220      	movs	r2, #32
 8004b4e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e01d      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10a      	bne.n	8004b7a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b64:	2300      	movs	r3, #0
 8004b66:	613b      	str	r3, [r7, #16]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	613b      	str	r3, [r7, #16]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	613b      	str	r3, [r7, #16]
 8004b78:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d001      	beq.n	8004b96 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e000      	b.n	8004b98 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004b96:	2300      	movs	r3, #0
  }
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3728      	adds	r7, #40	@ 0x28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b088      	sub	sp, #32
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	603b      	str	r3, [r7, #0]
 8004bac:	4613      	mov	r3, r2
 8004bae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004bb0:	f7fd fc4a 	bl	8002448 <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bb8:	1a9b      	subs	r3, r3, r2
 8004bba:	683a      	ldr	r2, [r7, #0]
 8004bbc:	4413      	add	r3, r2
 8004bbe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004bc0:	f7fd fc42 	bl	8002448 <HAL_GetTick>
 8004bc4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004bc6:	4b39      	ldr	r3, [pc, #228]	@ (8004cac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	015b      	lsls	r3, r3, #5
 8004bcc:	0d1b      	lsrs	r3, r3, #20
 8004bce:	69fa      	ldr	r2, [r7, #28]
 8004bd0:	fb02 f303 	mul.w	r3, r2, r3
 8004bd4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bd6:	e055      	b.n	8004c84 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bde:	d051      	beq.n	8004c84 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004be0:	f7fd fc32 	bl	8002448 <HAL_GetTick>
 8004be4:	4602      	mov	r2, r0
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	69fa      	ldr	r2, [r7, #28]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d902      	bls.n	8004bf6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d13d      	bne.n	8004c72 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c0e:	d111      	bne.n	8004c34 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c18:	d004      	beq.n	8004c24 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	689b      	ldr	r3, [r3, #8]
 8004c1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c22:	d107      	bne.n	8004c34 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c3c:	d10f      	bne.n	8004c5e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004c4c:	601a      	str	r2, [r3, #0]
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004c5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2201      	movs	r2, #1
 8004c62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e018      	b.n	8004ca4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d102      	bne.n	8004c7e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	61fb      	str	r3, [r7, #28]
 8004c7c:	e002      	b.n	8004c84 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	3b01      	subs	r3, #1
 8004c82:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689a      	ldr	r2, [r3, #8]
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	bf0c      	ite	eq
 8004c94:	2301      	moveq	r3, #1
 8004c96:	2300      	movne	r3, #0
 8004c98:	b2db      	uxtb	r3, r3
 8004c9a:	461a      	mov	r2, r3
 8004c9c:	79fb      	ldrb	r3, [r7, #7]
 8004c9e:	429a      	cmp	r2, r3
 8004ca0:	d19a      	bne.n	8004bd8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004ca2:	2300      	movs	r3, #0
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3720      	adds	r7, #32
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	20000000 	.word	0x20000000

08004cb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b088      	sub	sp, #32
 8004cb4:	af02      	add	r7, sp, #8
 8004cb6:	60f8      	str	r0, [r7, #12]
 8004cb8:	60b9      	str	r1, [r7, #8]
 8004cba:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	2102      	movs	r1, #2
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f7ff ff6a 	bl	8004ba0 <SPI_WaitFlagStateUntilTimeout>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d007      	beq.n	8004ce2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cd6:	f043 0220 	orr.w	r2, r3, #32
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e032      	b.n	8004d48 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8004d50 <SPI_EndRxTxTransaction+0xa0>)
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	4a1b      	ldr	r2, [pc, #108]	@ (8004d54 <SPI_EndRxTxTransaction+0xa4>)
 8004ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8004cec:	0d5b      	lsrs	r3, r3, #21
 8004cee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004cf2:	fb02 f303 	mul.w	r3, r2, r3
 8004cf6:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d00:	d112      	bne.n	8004d28 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	9300      	str	r3, [sp, #0]
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	2180      	movs	r1, #128	@ 0x80
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f7ff ff47 	bl	8004ba0 <SPI_WaitFlagStateUntilTimeout>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d016      	beq.n	8004d46 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d1c:	f043 0220 	orr.w	r2, r3, #32
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d24:	2303      	movs	r3, #3
 8004d26:	e00f      	b.n	8004d48 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00a      	beq.n	8004d44 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	3b01      	subs	r3, #1
 8004d32:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d3e:	2b80      	cmp	r3, #128	@ 0x80
 8004d40:	d0f2      	beq.n	8004d28 <SPI_EndRxTxTransaction+0x78>
 8004d42:	e000      	b.n	8004d46 <SPI_EndRxTxTransaction+0x96>
        break;
 8004d44:	bf00      	nop
  }

  return HAL_OK;
 8004d46:	2300      	movs	r3, #0
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3718      	adds	r7, #24
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	20000000 	.word	0x20000000
 8004d54:	165e9f81 	.word	0x165e9f81

08004d58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d101      	bne.n	8004d6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d66:	2301      	movs	r3, #1
 8004d68:	e041      	b.n	8004dee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d70:	b2db      	uxtb	r3, r3
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d106      	bne.n	8004d84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f7fd fa4a 	bl	8002218 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2202      	movs	r2, #2
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	3304      	adds	r3, #4
 8004d94:	4619      	mov	r1, r3
 8004d96:	4610      	mov	r0, r2
 8004d98:	f000 fa70 	bl	800527c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	2201      	movs	r2, #1
 8004da0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004dec:	2300      	movs	r3, #0
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3708      	adds	r7, #8
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
	...

08004df8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004df8:	b480      	push	{r7}
 8004dfa:	b085      	sub	sp, #20
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e06:	b2db      	uxtb	r3, r3
 8004e08:	2b01      	cmp	r3, #1
 8004e0a:	d001      	beq.n	8004e10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e044      	b.n	8004e9a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2202      	movs	r2, #2
 8004e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f042 0201 	orr.w	r2, r2, #1
 8004e26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a1e      	ldr	r2, [pc, #120]	@ (8004ea8 <HAL_TIM_Base_Start_IT+0xb0>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d018      	beq.n	8004e64 <HAL_TIM_Base_Start_IT+0x6c>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e3a:	d013      	beq.n	8004e64 <HAL_TIM_Base_Start_IT+0x6c>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a1a      	ldr	r2, [pc, #104]	@ (8004eac <HAL_TIM_Base_Start_IT+0xb4>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d00e      	beq.n	8004e64 <HAL_TIM_Base_Start_IT+0x6c>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a19      	ldr	r2, [pc, #100]	@ (8004eb0 <HAL_TIM_Base_Start_IT+0xb8>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d009      	beq.n	8004e64 <HAL_TIM_Base_Start_IT+0x6c>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a17      	ldr	r2, [pc, #92]	@ (8004eb4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d004      	beq.n	8004e64 <HAL_TIM_Base_Start_IT+0x6c>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a16      	ldr	r2, [pc, #88]	@ (8004eb8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d111      	bne.n	8004e88 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f003 0307 	and.w	r3, r3, #7
 8004e6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b06      	cmp	r3, #6
 8004e74:	d010      	beq.n	8004e98 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0201 	orr.w	r2, r2, #1
 8004e84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e86:	e007      	b.n	8004e98 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681a      	ldr	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f042 0201 	orr.w	r2, r2, #1
 8004e96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	3714      	adds	r7, #20
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
 8004ea6:	bf00      	nop
 8004ea8:	40010000 	.word	0x40010000
 8004eac:	40000400 	.word	0x40000400
 8004eb0:	40000800 	.word	0x40000800
 8004eb4:	40000c00 	.word	0x40000c00
 8004eb8:	40014000 	.word	0x40014000

08004ebc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d020      	beq.n	8004f20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	f003 0302 	and.w	r3, r3, #2
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01b      	beq.n	8004f20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f06f 0202 	mvn.w	r2, #2
 8004ef0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	699b      	ldr	r3, [r3, #24]
 8004efe:	f003 0303 	and.w	r3, r3, #3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d003      	beq.n	8004f0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f06:	6878      	ldr	r0, [r7, #4]
 8004f08:	f000 f999 	bl	800523e <HAL_TIM_IC_CaptureCallback>
 8004f0c:	e005      	b.n	8004f1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f98b 	bl	800522a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f000 f99c 	bl	8005252 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f003 0304 	and.w	r3, r3, #4
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d020      	beq.n	8004f6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f003 0304 	and.w	r3, r3, #4
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d01b      	beq.n	8004f6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f06f 0204 	mvn.w	r2, #4
 8004f3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2202      	movs	r2, #2
 8004f42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f973 	bl	800523e <HAL_TIM_IC_CaptureCallback>
 8004f58:	e005      	b.n	8004f66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f965 	bl	800522a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 f976 	bl	8005252 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	f003 0308 	and.w	r3, r3, #8
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d020      	beq.n	8004fb8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f003 0308 	and.w	r3, r3, #8
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d01b      	beq.n	8004fb8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f06f 0208 	mvn.w	r2, #8
 8004f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2204      	movs	r2, #4
 8004f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	69db      	ldr	r3, [r3, #28]
 8004f96:	f003 0303 	and.w	r3, r3, #3
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d003      	beq.n	8004fa6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 f94d 	bl	800523e <HAL_TIM_IC_CaptureCallback>
 8004fa4:	e005      	b.n	8004fb2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f93f 	bl	800522a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 f950 	bl	8005252 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f003 0310 	and.w	r3, r3, #16
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d020      	beq.n	8005004 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f003 0310 	and.w	r3, r3, #16
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d01b      	beq.n	8005004 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f06f 0210 	mvn.w	r2, #16
 8004fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2208      	movs	r2, #8
 8004fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f927 	bl	800523e <HAL_TIM_IC_CaptureCallback>
 8004ff0:	e005      	b.n	8004ffe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 f919 	bl	800522a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 f92a 	bl	8005252 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	f003 0301 	and.w	r3, r3, #1
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00c      	beq.n	8005028 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f003 0301 	and.w	r3, r3, #1
 8005014:	2b00      	cmp	r3, #0
 8005016:	d007      	beq.n	8005028 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f06f 0201 	mvn.w	r2, #1
 8005020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f7fc fb10 	bl	8001648 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800502e:	2b00      	cmp	r3, #0
 8005030:	d00c      	beq.n	800504c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005038:	2b00      	cmp	r3, #0
 800503a:	d007      	beq.n	800504c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005044:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 fab0 	bl	80055ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800504c:	68bb      	ldr	r3, [r7, #8]
 800504e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00c      	beq.n	8005070 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	d007      	beq.n	8005070 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005068:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f000 f8fb 	bl	8005266 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f003 0320 	and.w	r3, r3, #32
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00c      	beq.n	8005094 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f003 0320 	and.w	r3, r3, #32
 8005080:	2b00      	cmp	r3, #0
 8005082:	d007      	beq.n	8005094 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f06f 0220 	mvn.w	r2, #32
 800508c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 fa82 	bl	8005598 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005094:	bf00      	nop
 8005096:	3710      	adds	r7, #16
 8005098:	46bd      	mov	sp, r7
 800509a:	bd80      	pop	{r7, pc}

0800509c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
 80050a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050a6:	2300      	movs	r3, #0
 80050a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d101      	bne.n	80050b8 <HAL_TIM_ConfigClockSource+0x1c>
 80050b4:	2302      	movs	r3, #2
 80050b6:	e0b4      	b.n	8005222 <HAL_TIM_ConfigClockSource+0x186>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2201      	movs	r2, #1
 80050bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2202      	movs	r2, #2
 80050c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	68ba      	ldr	r2, [r7, #8]
 80050e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050f0:	d03e      	beq.n	8005170 <HAL_TIM_ConfigClockSource+0xd4>
 80050f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050f6:	f200 8087 	bhi.w	8005208 <HAL_TIM_ConfigClockSource+0x16c>
 80050fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050fe:	f000 8086 	beq.w	800520e <HAL_TIM_ConfigClockSource+0x172>
 8005102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005106:	d87f      	bhi.n	8005208 <HAL_TIM_ConfigClockSource+0x16c>
 8005108:	2b70      	cmp	r3, #112	@ 0x70
 800510a:	d01a      	beq.n	8005142 <HAL_TIM_ConfigClockSource+0xa6>
 800510c:	2b70      	cmp	r3, #112	@ 0x70
 800510e:	d87b      	bhi.n	8005208 <HAL_TIM_ConfigClockSource+0x16c>
 8005110:	2b60      	cmp	r3, #96	@ 0x60
 8005112:	d050      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x11a>
 8005114:	2b60      	cmp	r3, #96	@ 0x60
 8005116:	d877      	bhi.n	8005208 <HAL_TIM_ConfigClockSource+0x16c>
 8005118:	2b50      	cmp	r3, #80	@ 0x50
 800511a:	d03c      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0xfa>
 800511c:	2b50      	cmp	r3, #80	@ 0x50
 800511e:	d873      	bhi.n	8005208 <HAL_TIM_ConfigClockSource+0x16c>
 8005120:	2b40      	cmp	r3, #64	@ 0x40
 8005122:	d058      	beq.n	80051d6 <HAL_TIM_ConfigClockSource+0x13a>
 8005124:	2b40      	cmp	r3, #64	@ 0x40
 8005126:	d86f      	bhi.n	8005208 <HAL_TIM_ConfigClockSource+0x16c>
 8005128:	2b30      	cmp	r3, #48	@ 0x30
 800512a:	d064      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x15a>
 800512c:	2b30      	cmp	r3, #48	@ 0x30
 800512e:	d86b      	bhi.n	8005208 <HAL_TIM_ConfigClockSource+0x16c>
 8005130:	2b20      	cmp	r3, #32
 8005132:	d060      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x15a>
 8005134:	2b20      	cmp	r3, #32
 8005136:	d867      	bhi.n	8005208 <HAL_TIM_ConfigClockSource+0x16c>
 8005138:	2b00      	cmp	r3, #0
 800513a:	d05c      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x15a>
 800513c:	2b10      	cmp	r3, #16
 800513e:	d05a      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x15a>
 8005140:	e062      	b.n	8005208 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005152:	f000 f993 	bl	800547c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	689b      	ldr	r3, [r3, #8]
 800515c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005164:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68ba      	ldr	r2, [r7, #8]
 800516c:	609a      	str	r2, [r3, #8]
      break;
 800516e:	e04f      	b.n	8005210 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005180:	f000 f97c 	bl	800547c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	689a      	ldr	r2, [r3, #8]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005192:	609a      	str	r2, [r3, #8]
      break;
 8005194:	e03c      	b.n	8005210 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a2:	461a      	mov	r2, r3
 80051a4:	f000 f8f0 	bl	8005388 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2150      	movs	r1, #80	@ 0x50
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 f949 	bl	8005446 <TIM_ITRx_SetConfig>
      break;
 80051b4:	e02c      	b.n	8005210 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051c2:	461a      	mov	r2, r3
 80051c4:	f000 f90f 	bl	80053e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2160      	movs	r1, #96	@ 0x60
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 f939 	bl	8005446 <TIM_ITRx_SetConfig>
      break;
 80051d4:	e01c      	b.n	8005210 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051e2:	461a      	mov	r2, r3
 80051e4:	f000 f8d0 	bl	8005388 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2140      	movs	r1, #64	@ 0x40
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 f929 	bl	8005446 <TIM_ITRx_SetConfig>
      break;
 80051f4:	e00c      	b.n	8005210 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681a      	ldr	r2, [r3, #0]
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4619      	mov	r1, r3
 8005200:	4610      	mov	r0, r2
 8005202:	f000 f920 	bl	8005446 <TIM_ITRx_SetConfig>
      break;
 8005206:	e003      	b.n	8005210 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	73fb      	strb	r3, [r7, #15]
      break;
 800520c:	e000      	b.n	8005210 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800520e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005220:	7bfb      	ldrb	r3, [r7, #15]
}
 8005222:	4618      	mov	r0, r3
 8005224:	3710      	adds	r7, #16
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800522a:	b480      	push	{r7}
 800522c:	b083      	sub	sp, #12
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr

0800523e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800523e:	b480      	push	{r7}
 8005240:	b083      	sub	sp, #12
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005246:	bf00      	nop
 8005248:	370c      	adds	r7, #12
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005252:	b480      	push	{r7}
 8005254:	b083      	sub	sp, #12
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800525a:	bf00      	nop
 800525c:	370c      	adds	r7, #12
 800525e:	46bd      	mov	sp, r7
 8005260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005264:	4770      	bx	lr

08005266 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005266:	b480      	push	{r7}
 8005268:	b083      	sub	sp, #12
 800526a:	af00      	add	r7, sp, #0
 800526c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800526e:	bf00      	nop
 8005270:	370c      	adds	r7, #12
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr
	...

0800527c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
 8005284:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a37      	ldr	r2, [pc, #220]	@ (800536c <TIM_Base_SetConfig+0xf0>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d00f      	beq.n	80052b4 <TIM_Base_SetConfig+0x38>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800529a:	d00b      	beq.n	80052b4 <TIM_Base_SetConfig+0x38>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	4a34      	ldr	r2, [pc, #208]	@ (8005370 <TIM_Base_SetConfig+0xf4>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d007      	beq.n	80052b4 <TIM_Base_SetConfig+0x38>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a33      	ldr	r2, [pc, #204]	@ (8005374 <TIM_Base_SetConfig+0xf8>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d003      	beq.n	80052b4 <TIM_Base_SetConfig+0x38>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a32      	ldr	r2, [pc, #200]	@ (8005378 <TIM_Base_SetConfig+0xfc>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d108      	bne.n	80052c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	68fa      	ldr	r2, [r7, #12]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	4a28      	ldr	r2, [pc, #160]	@ (800536c <TIM_Base_SetConfig+0xf0>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d01b      	beq.n	8005306 <TIM_Base_SetConfig+0x8a>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052d4:	d017      	beq.n	8005306 <TIM_Base_SetConfig+0x8a>
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	4a25      	ldr	r2, [pc, #148]	@ (8005370 <TIM_Base_SetConfig+0xf4>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d013      	beq.n	8005306 <TIM_Base_SetConfig+0x8a>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	4a24      	ldr	r2, [pc, #144]	@ (8005374 <TIM_Base_SetConfig+0xf8>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d00f      	beq.n	8005306 <TIM_Base_SetConfig+0x8a>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	4a23      	ldr	r2, [pc, #140]	@ (8005378 <TIM_Base_SetConfig+0xfc>)
 80052ea:	4293      	cmp	r3, r2
 80052ec:	d00b      	beq.n	8005306 <TIM_Base_SetConfig+0x8a>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a22      	ldr	r2, [pc, #136]	@ (800537c <TIM_Base_SetConfig+0x100>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d007      	beq.n	8005306 <TIM_Base_SetConfig+0x8a>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a21      	ldr	r2, [pc, #132]	@ (8005380 <TIM_Base_SetConfig+0x104>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d003      	beq.n	8005306 <TIM_Base_SetConfig+0x8a>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a20      	ldr	r2, [pc, #128]	@ (8005384 <TIM_Base_SetConfig+0x108>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d108      	bne.n	8005318 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800530c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800530e:	683b      	ldr	r3, [r7, #0]
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	68fa      	ldr	r2, [r7, #12]
 8005314:	4313      	orrs	r3, r2
 8005316:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	4313      	orrs	r3, r2
 8005324:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	689a      	ldr	r2, [r3, #8]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a0c      	ldr	r2, [pc, #48]	@ (800536c <TIM_Base_SetConfig+0xf0>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d103      	bne.n	8005346 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	691a      	ldr	r2, [r3, #16]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f043 0204 	orr.w	r2, r3, #4
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2201      	movs	r2, #1
 8005356:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	601a      	str	r2, [r3, #0]
}
 800535e:	bf00      	nop
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	40010000 	.word	0x40010000
 8005370:	40000400 	.word	0x40000400
 8005374:	40000800 	.word	0x40000800
 8005378:	40000c00 	.word	0x40000c00
 800537c:	40014000 	.word	0x40014000
 8005380:	40014400 	.word	0x40014400
 8005384:	40014800 	.word	0x40014800

08005388 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005388:	b480      	push	{r7}
 800538a:	b087      	sub	sp, #28
 800538c:	af00      	add	r7, sp, #0
 800538e:	60f8      	str	r0, [r7, #12]
 8005390:	60b9      	str	r1, [r7, #8]
 8005392:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	6a1b      	ldr	r3, [r3, #32]
 8005398:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	6a1b      	ldr	r3, [r3, #32]
 800539e:	f023 0201 	bic.w	r2, r3, #1
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80053b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	011b      	lsls	r3, r3, #4
 80053b8:	693a      	ldr	r2, [r7, #16]
 80053ba:	4313      	orrs	r3, r2
 80053bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f023 030a 	bic.w	r3, r3, #10
 80053c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80053c6:	697a      	ldr	r2, [r7, #20]
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	4313      	orrs	r3, r2
 80053cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	693a      	ldr	r2, [r7, #16]
 80053d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	697a      	ldr	r2, [r7, #20]
 80053d8:	621a      	str	r2, [r3, #32]
}
 80053da:	bf00      	nop
 80053dc:	371c      	adds	r7, #28
 80053de:	46bd      	mov	sp, r7
 80053e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e4:	4770      	bx	lr

080053e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053e6:	b480      	push	{r7}
 80053e8:	b087      	sub	sp, #28
 80053ea:	af00      	add	r7, sp, #0
 80053ec:	60f8      	str	r0, [r7, #12]
 80053ee:	60b9      	str	r1, [r7, #8]
 80053f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	6a1b      	ldr	r3, [r3, #32]
 80053fc:	f023 0210 	bic.w	r2, r3, #16
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	699b      	ldr	r3, [r3, #24]
 8005408:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005410:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	031b      	lsls	r3, r3, #12
 8005416:	693a      	ldr	r2, [r7, #16]
 8005418:	4313      	orrs	r3, r2
 800541a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005422:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	011b      	lsls	r3, r3, #4
 8005428:	697a      	ldr	r2, [r7, #20]
 800542a:	4313      	orrs	r3, r2
 800542c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	697a      	ldr	r2, [r7, #20]
 8005438:	621a      	str	r2, [r3, #32]
}
 800543a:	bf00      	nop
 800543c:	371c      	adds	r7, #28
 800543e:	46bd      	mov	sp, r7
 8005440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005444:	4770      	bx	lr

08005446 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005446:	b480      	push	{r7}
 8005448:	b085      	sub	sp, #20
 800544a:	af00      	add	r7, sp, #0
 800544c:	6078      	str	r0, [r7, #4]
 800544e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800545c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800545e:	683a      	ldr	r2, [r7, #0]
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	4313      	orrs	r3, r2
 8005464:	f043 0307 	orr.w	r3, r3, #7
 8005468:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	609a      	str	r2, [r3, #8]
}
 8005470:	bf00      	nop
 8005472:	3714      	adds	r7, #20
 8005474:	46bd      	mov	sp, r7
 8005476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800547a:	4770      	bx	lr

0800547c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800547c:	b480      	push	{r7}
 800547e:	b087      	sub	sp, #28
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	689b      	ldr	r3, [r3, #8]
 800548e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005496:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	021a      	lsls	r2, r3, #8
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	431a      	orrs	r2, r3
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	697a      	ldr	r2, [r7, #20]
 80054a6:	4313      	orrs	r3, r2
 80054a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	697a      	ldr	r2, [r7, #20]
 80054ae:	609a      	str	r2, [r3, #8]
}
 80054b0:	bf00      	nop
 80054b2:	371c      	adds	r7, #28
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054cc:	2b01      	cmp	r3, #1
 80054ce:	d101      	bne.n	80054d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054d0:	2302      	movs	r3, #2
 80054d2:	e050      	b.n	8005576 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2201      	movs	r2, #1
 80054d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2202      	movs	r2, #2
 80054e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	689b      	ldr	r3, [r3, #8]
 80054f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	4313      	orrs	r3, r2
 8005504:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4a1c      	ldr	r2, [pc, #112]	@ (8005584 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d018      	beq.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005520:	d013      	beq.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a18      	ldr	r2, [pc, #96]	@ (8005588 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005528:	4293      	cmp	r3, r2
 800552a:	d00e      	beq.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	4a16      	ldr	r2, [pc, #88]	@ (800558c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d009      	beq.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a15      	ldr	r2, [pc, #84]	@ (8005590 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d004      	beq.n	800554a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a13      	ldr	r2, [pc, #76]	@ (8005594 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d10c      	bne.n	8005564 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005550:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	685b      	ldr	r3, [r3, #4]
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	4313      	orrs	r3, r2
 800555a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	68ba      	ldr	r2, [r7, #8]
 8005562:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005574:	2300      	movs	r3, #0
}
 8005576:	4618      	mov	r0, r3
 8005578:	3714      	adds	r7, #20
 800557a:	46bd      	mov	sp, r7
 800557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005580:	4770      	bx	lr
 8005582:	bf00      	nop
 8005584:	40010000 	.word	0x40010000
 8005588:	40000400 	.word	0x40000400
 800558c:	40000800 	.word	0x40000800
 8005590:	40000c00 	.word	0x40000c00
 8005594:	40014000 	.word	0x40014000

08005598 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055a0:	bf00      	nop
 80055a2:	370c      	adds	r7, #12
 80055a4:	46bd      	mov	sp, r7
 80055a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055aa:	4770      	bx	lr

080055ac <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055ac:	b480      	push	{r7}
 80055ae:	b083      	sub	sp, #12
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055b4:	bf00      	nop
 80055b6:	370c      	adds	r7, #12
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr

080055c0 <arm_rfft_32_fast_init_f32>:
 80055c0:	b150      	cbz	r0, 80055d8 <arm_rfft_32_fast_init_f32+0x18>
 80055c2:	b510      	push	{r4, lr}
 80055c4:	2110      	movs	r1, #16
 80055c6:	4604      	mov	r4, r0
 80055c8:	f000 fec2 	bl	8006350 <arm_cfft_init_f32>
 80055cc:	b918      	cbnz	r0, 80055d6 <arm_rfft_32_fast_init_f32+0x16>
 80055ce:	4b04      	ldr	r3, [pc, #16]	@ (80055e0 <arm_rfft_32_fast_init_f32+0x20>)
 80055d0:	6163      	str	r3, [r4, #20]
 80055d2:	2220      	movs	r2, #32
 80055d4:	8222      	strh	r2, [r4, #16]
 80055d6:	bd10      	pop	{r4, pc}
 80055d8:	f04f 30ff 	mov.w	r0, #4294967295
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	080203f0 	.word	0x080203f0

080055e4 <arm_rfft_64_fast_init_f32>:
 80055e4:	b150      	cbz	r0, 80055fc <arm_rfft_64_fast_init_f32+0x18>
 80055e6:	b510      	push	{r4, lr}
 80055e8:	2120      	movs	r1, #32
 80055ea:	4604      	mov	r4, r0
 80055ec:	f000 feb0 	bl	8006350 <arm_cfft_init_f32>
 80055f0:	b918      	cbnz	r0, 80055fa <arm_rfft_64_fast_init_f32+0x16>
 80055f2:	4b04      	ldr	r3, [pc, #16]	@ (8005604 <arm_rfft_64_fast_init_f32+0x20>)
 80055f4:	6163      	str	r3, [r4, #20]
 80055f6:	2240      	movs	r2, #64	@ 0x40
 80055f8:	8222      	strh	r2, [r4, #16]
 80055fa:	bd10      	pop	{r4, pc}
 80055fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005600:	4770      	bx	lr
 8005602:	bf00      	nop
 8005604:	08024c70 	.word	0x08024c70

08005608 <arm_rfft_128_fast_init_f32>:
 8005608:	b150      	cbz	r0, 8005620 <arm_rfft_128_fast_init_f32+0x18>
 800560a:	b510      	push	{r4, lr}
 800560c:	2140      	movs	r1, #64	@ 0x40
 800560e:	4604      	mov	r4, r0
 8005610:	f000 fe9e 	bl	8006350 <arm_cfft_init_f32>
 8005614:	b918      	cbnz	r0, 800561e <arm_rfft_128_fast_init_f32+0x16>
 8005616:	4b04      	ldr	r3, [pc, #16]	@ (8005628 <arm_rfft_128_fast_init_f32+0x20>)
 8005618:	6163      	str	r3, [r4, #20]
 800561a:	2280      	movs	r2, #128	@ 0x80
 800561c:	8222      	strh	r2, [r4, #16]
 800561e:	bd10      	pop	{r4, pc}
 8005620:	f04f 30ff 	mov.w	r0, #4294967295
 8005624:	4770      	bx	lr
 8005626:	bf00      	nop
 8005628:	0801ddf0 	.word	0x0801ddf0

0800562c <arm_rfft_256_fast_init_f32>:
 800562c:	b158      	cbz	r0, 8005646 <arm_rfft_256_fast_init_f32+0x1a>
 800562e:	b510      	push	{r4, lr}
 8005630:	2180      	movs	r1, #128	@ 0x80
 8005632:	4604      	mov	r4, r0
 8005634:	f000 fe8c 	bl	8006350 <arm_cfft_init_f32>
 8005638:	b920      	cbnz	r0, 8005644 <arm_rfft_256_fast_init_f32+0x18>
 800563a:	4b04      	ldr	r3, [pc, #16]	@ (800564c <arm_rfft_256_fast_init_f32+0x20>)
 800563c:	6163      	str	r3, [r4, #20]
 800563e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005642:	8222      	strh	r2, [r4, #16]
 8005644:	bd10      	pop	{r4, pc}
 8005646:	f04f 30ff 	mov.w	r0, #4294967295
 800564a:	4770      	bx	lr
 800564c:	0801fff0 	.word	0x0801fff0

08005650 <arm_rfft_512_fast_init_f32>:
 8005650:	b160      	cbz	r0, 800566c <arm_rfft_512_fast_init_f32+0x1c>
 8005652:	b510      	push	{r4, lr}
 8005654:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8005658:	4604      	mov	r4, r0
 800565a:	f000 fe79 	bl	8006350 <arm_cfft_init_f32>
 800565e:	b920      	cbnz	r0, 800566a <arm_rfft_512_fast_init_f32+0x1a>
 8005660:	4b04      	ldr	r3, [pc, #16]	@ (8005674 <arm_rfft_512_fast_init_f32+0x24>)
 8005662:	6163      	str	r3, [r4, #20]
 8005664:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005668:	8222      	strh	r2, [r4, #16]
 800566a:	bd10      	pop	{r4, pc}
 800566c:	f04f 30ff 	mov.w	r0, #4294967295
 8005670:	4770      	bx	lr
 8005672:	bf00      	nop
 8005674:	08024470 	.word	0x08024470

08005678 <arm_rfft_1024_fast_init_f32>:
 8005678:	b160      	cbz	r0, 8005694 <arm_rfft_1024_fast_init_f32+0x1c>
 800567a:	b510      	push	{r4, lr}
 800567c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005680:	4604      	mov	r4, r0
 8005682:	f000 fe65 	bl	8006350 <arm_cfft_init_f32>
 8005686:	b920      	cbnz	r0, 8005692 <arm_rfft_1024_fast_init_f32+0x1a>
 8005688:	4b04      	ldr	r3, [pc, #16]	@ (800569c <arm_rfft_1024_fast_init_f32+0x24>)
 800568a:	6163      	str	r3, [r4, #20]
 800568c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005690:	8222      	strh	r2, [r4, #16]
 8005692:	bd10      	pop	{r4, pc}
 8005694:	f04f 30ff 	mov.w	r0, #4294967295
 8005698:	4770      	bx	lr
 800569a:	bf00      	nop
 800569c:	0801cdf0 	.word	0x0801cdf0

080056a0 <arm_rfft_2048_fast_init_f32>:
 80056a0:	b160      	cbz	r0, 80056bc <arm_rfft_2048_fast_init_f32+0x1c>
 80056a2:	b510      	push	{r4, lr}
 80056a4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80056a8:	4604      	mov	r4, r0
 80056aa:	f000 fe51 	bl	8006350 <arm_cfft_init_f32>
 80056ae:	b920      	cbnz	r0, 80056ba <arm_rfft_2048_fast_init_f32+0x1a>
 80056b0:	4b04      	ldr	r3, [pc, #16]	@ (80056c4 <arm_rfft_2048_fast_init_f32+0x24>)
 80056b2:	6163      	str	r3, [r4, #20]
 80056b4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80056b8:	8222      	strh	r2, [r4, #16]
 80056ba:	bd10      	pop	{r4, pc}
 80056bc:	f04f 30ff 	mov.w	r0, #4294967295
 80056c0:	4770      	bx	lr
 80056c2:	bf00      	nop
 80056c4:	0801dff0 	.word	0x0801dff0

080056c8 <arm_rfft_4096_fast_init_f32>:
 80056c8:	b160      	cbz	r0, 80056e4 <arm_rfft_4096_fast_init_f32+0x1c>
 80056ca:	b510      	push	{r4, lr}
 80056cc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80056d0:	4604      	mov	r4, r0
 80056d2:	f000 fe3d 	bl	8006350 <arm_cfft_init_f32>
 80056d6:	b920      	cbnz	r0, 80056e2 <arm_rfft_4096_fast_init_f32+0x1a>
 80056d8:	4b04      	ldr	r3, [pc, #16]	@ (80056ec <arm_rfft_4096_fast_init_f32+0x24>)
 80056da:	6163      	str	r3, [r4, #20]
 80056dc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80056e0:	8222      	strh	r2, [r4, #16]
 80056e2:	bd10      	pop	{r4, pc}
 80056e4:	f04f 30ff 	mov.w	r0, #4294967295
 80056e8:	4770      	bx	lr
 80056ea:	bf00      	nop
 80056ec:	08020470 	.word	0x08020470

080056f0 <arm_rfft_fast_init_f32>:
 80056f0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80056f4:	d024      	beq.n	8005740 <arm_rfft_fast_init_f32+0x50>
 80056f6:	d807      	bhi.n	8005708 <arm_rfft_fast_init_f32+0x18>
 80056f8:	2980      	cmp	r1, #128	@ 0x80
 80056fa:	d01c      	beq.n	8005736 <arm_rfft_fast_init_f32+0x46>
 80056fc:	d90c      	bls.n	8005718 <arm_rfft_fast_init_f32+0x28>
 80056fe:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8005702:	d11a      	bne.n	800573a <arm_rfft_fast_init_f32+0x4a>
 8005704:	4b0f      	ldr	r3, [pc, #60]	@ (8005744 <arm_rfft_fast_init_f32+0x54>)
 8005706:	4718      	bx	r3
 8005708:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800570c:	d011      	beq.n	8005732 <arm_rfft_fast_init_f32+0x42>
 800570e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8005712:	d107      	bne.n	8005724 <arm_rfft_fast_init_f32+0x34>
 8005714:	4b0c      	ldr	r3, [pc, #48]	@ (8005748 <arm_rfft_fast_init_f32+0x58>)
 8005716:	4718      	bx	r3
 8005718:	2920      	cmp	r1, #32
 800571a:	d008      	beq.n	800572e <arm_rfft_fast_init_f32+0x3e>
 800571c:	2940      	cmp	r1, #64	@ 0x40
 800571e:	d10c      	bne.n	800573a <arm_rfft_fast_init_f32+0x4a>
 8005720:	4b0a      	ldr	r3, [pc, #40]	@ (800574c <arm_rfft_fast_init_f32+0x5c>)
 8005722:	e7f0      	b.n	8005706 <arm_rfft_fast_init_f32+0x16>
 8005724:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005728:	d107      	bne.n	800573a <arm_rfft_fast_init_f32+0x4a>
 800572a:	4b09      	ldr	r3, [pc, #36]	@ (8005750 <arm_rfft_fast_init_f32+0x60>)
 800572c:	e7eb      	b.n	8005706 <arm_rfft_fast_init_f32+0x16>
 800572e:	4b09      	ldr	r3, [pc, #36]	@ (8005754 <arm_rfft_fast_init_f32+0x64>)
 8005730:	e7e9      	b.n	8005706 <arm_rfft_fast_init_f32+0x16>
 8005732:	4b09      	ldr	r3, [pc, #36]	@ (8005758 <arm_rfft_fast_init_f32+0x68>)
 8005734:	e7e7      	b.n	8005706 <arm_rfft_fast_init_f32+0x16>
 8005736:	4b09      	ldr	r3, [pc, #36]	@ (800575c <arm_rfft_fast_init_f32+0x6c>)
 8005738:	e7e5      	b.n	8005706 <arm_rfft_fast_init_f32+0x16>
 800573a:	f04f 30ff 	mov.w	r0, #4294967295
 800573e:	4770      	bx	lr
 8005740:	4b07      	ldr	r3, [pc, #28]	@ (8005760 <arm_rfft_fast_init_f32+0x70>)
 8005742:	e7e0      	b.n	8005706 <arm_rfft_fast_init_f32+0x16>
 8005744:	0800562d 	.word	0x0800562d
 8005748:	080056c9 	.word	0x080056c9
 800574c:	080055e5 	.word	0x080055e5
 8005750:	08005679 	.word	0x08005679
 8005754:	080055c1 	.word	0x080055c1
 8005758:	080056a1 	.word	0x080056a1
 800575c:	08005609 	.word	0x08005609
 8005760:	08005651 	.word	0x08005651

08005764 <stage_rfft_f32>:
 8005764:	b410      	push	{r4}
 8005766:	edd1 7a00 	vldr	s15, [r1]
 800576a:	ed91 7a01 	vldr	s14, [r1, #4]
 800576e:	8804      	ldrh	r4, [r0, #0]
 8005770:	6940      	ldr	r0, [r0, #20]
 8005772:	ee37 7a07 	vadd.f32	s14, s14, s14
 8005776:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800577a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800577e:	ee77 6a87 	vadd.f32	s13, s15, s14
 8005782:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005786:	3c01      	subs	r4, #1
 8005788:	ee26 7a84 	vmul.f32	s14, s13, s8
 800578c:	ee67 7a84 	vmul.f32	s15, s15, s8
 8005790:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8005794:	ed82 7a00 	vstr	s14, [r2]
 8005798:	edc2 7a01 	vstr	s15, [r2, #4]
 800579c:	3010      	adds	r0, #16
 800579e:	3210      	adds	r2, #16
 80057a0:	3b08      	subs	r3, #8
 80057a2:	3110      	adds	r1, #16
 80057a4:	ed11 5a02 	vldr	s10, [r1, #-8]
 80057a8:	ed93 7a02 	vldr	s14, [r3, #8]
 80057ac:	ed50 6a02 	vldr	s13, [r0, #-8]
 80057b0:	edd3 4a03 	vldr	s9, [r3, #12]
 80057b4:	ed51 7a01 	vldr	s15, [r1, #-4]
 80057b8:	ed10 6a01 	vldr	s12, [r0, #-4]
 80057bc:	ee77 5a45 	vsub.f32	s11, s14, s10
 80057c0:	ee37 7a05 	vadd.f32	s14, s14, s10
 80057c4:	ee66 3aa5 	vmul.f32	s7, s13, s11
 80057c8:	ee34 5aa7 	vadd.f32	s10, s9, s15
 80057cc:	ee66 5a25 	vmul.f32	s11, s12, s11
 80057d0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80057d4:	ee37 7a23 	vadd.f32	s14, s14, s7
 80057d8:	ee66 6a85 	vmul.f32	s13, s13, s10
 80057dc:	ee26 6a05 	vmul.f32	s12, s12, s10
 80057e0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80057e4:	ee37 7a06 	vadd.f32	s14, s14, s12
 80057e8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80057ec:	ee27 7a04 	vmul.f32	s14, s14, s8
 80057f0:	ee67 7a84 	vmul.f32	s15, s15, s8
 80057f4:	3c01      	subs	r4, #1
 80057f6:	ed02 7a02 	vstr	s14, [r2, #-8]
 80057fa:	ed42 7a01 	vstr	s15, [r2, #-4]
 80057fe:	f1a3 0308 	sub.w	r3, r3, #8
 8005802:	f101 0108 	add.w	r1, r1, #8
 8005806:	f100 0008 	add.w	r0, r0, #8
 800580a:	f102 0208 	add.w	r2, r2, #8
 800580e:	d1c9      	bne.n	80057a4 <stage_rfft_f32+0x40>
 8005810:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005814:	4770      	bx	lr
 8005816:	bf00      	nop

08005818 <merge_rfft_f32>:
 8005818:	b410      	push	{r4}
 800581a:	edd1 7a00 	vldr	s15, [r1]
 800581e:	edd1 6a01 	vldr	s13, [r1, #4]
 8005822:	8804      	ldrh	r4, [r0, #0]
 8005824:	6940      	ldr	r0, [r0, #20]
 8005826:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800582a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800582e:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 8005832:	ee27 7a04 	vmul.f32	s14, s14, s8
 8005836:	ee67 7a84 	vmul.f32	s15, s15, s8
 800583a:	3c01      	subs	r4, #1
 800583c:	ed82 7a00 	vstr	s14, [r2]
 8005840:	edc2 7a01 	vstr	s15, [r2, #4]
 8005844:	b3dc      	cbz	r4, 80058be <merge_rfft_f32+0xa6>
 8005846:	00e3      	lsls	r3, r4, #3
 8005848:	3b08      	subs	r3, #8
 800584a:	440b      	add	r3, r1
 800584c:	3010      	adds	r0, #16
 800584e:	3210      	adds	r2, #16
 8005850:	3110      	adds	r1, #16
 8005852:	ed11 5a02 	vldr	s10, [r1, #-8]
 8005856:	ed93 7a02 	vldr	s14, [r3, #8]
 800585a:	ed50 6a02 	vldr	s13, [r0, #-8]
 800585e:	edd3 4a03 	vldr	s9, [r3, #12]
 8005862:	ed51 7a01 	vldr	s15, [r1, #-4]
 8005866:	ed10 6a01 	vldr	s12, [r0, #-4]
 800586a:	ee75 5a47 	vsub.f32	s11, s10, s14
 800586e:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005872:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8005876:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800587a:	ee66 5a25 	vmul.f32	s11, s12, s11
 800587e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8005882:	ee37 7a63 	vsub.f32	s14, s14, s7
 8005886:	ee66 6a85 	vmul.f32	s13, s13, s10
 800588a:	ee26 6a05 	vmul.f32	s12, s12, s10
 800588e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8005892:	ee37 7a46 	vsub.f32	s14, s14, s12
 8005896:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800589a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800589e:	ee67 7a84 	vmul.f32	s15, s15, s8
 80058a2:	3c01      	subs	r4, #1
 80058a4:	ed02 7a02 	vstr	s14, [r2, #-8]
 80058a8:	ed42 7a01 	vstr	s15, [r2, #-4]
 80058ac:	f1a3 0308 	sub.w	r3, r3, #8
 80058b0:	f101 0108 	add.w	r1, r1, #8
 80058b4:	f100 0008 	add.w	r0, r0, #8
 80058b8:	f102 0208 	add.w	r2, r2, #8
 80058bc:	d1c9      	bne.n	8005852 <merge_rfft_f32+0x3a>
 80058be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <arm_rfft_fast_f32>:
 80058c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058c8:	461c      	mov	r4, r3
 80058ca:	4605      	mov	r5, r0
 80058cc:	4616      	mov	r6, r2
 80058ce:	b14b      	cbz	r3, 80058e4 <arm_rfft_fast_f32+0x20>
 80058d0:	f7ff ffa2 	bl	8005818 <merge_rfft_f32>
 80058d4:	4622      	mov	r2, r4
 80058d6:	4631      	mov	r1, r6
 80058d8:	4628      	mov	r0, r5
 80058da:	2301      	movs	r3, #1
 80058dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058e0:	f000 bb34 	b.w	8005f4c <arm_cfft_f32>
 80058e4:	460f      	mov	r7, r1
 80058e6:	461a      	mov	r2, r3
 80058e8:	2301      	movs	r3, #1
 80058ea:	f000 fb2f 	bl	8005f4c <arm_cfft_f32>
 80058ee:	4632      	mov	r2, r6
 80058f0:	4639      	mov	r1, r7
 80058f2:	4628      	mov	r0, r5
 80058f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058f8:	f7ff bf34 	b.w	8005764 <stage_rfft_f32>

080058fc <arm_cfft_radix8by2_f32>:
 80058fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005900:	ed2d 8b08 	vpush	{d8-d11}
 8005904:	f8b0 c000 	ldrh.w	ip, [r0]
 8005908:	6842      	ldr	r2, [r0, #4]
 800590a:	4607      	mov	r7, r0
 800590c:	4608      	mov	r0, r1
 800590e:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005912:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8005916:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800591a:	b082      	sub	sp, #8
 800591c:	f000 80b0 	beq.w	8005a80 <arm_cfft_radix8by2_f32+0x184>
 8005920:	008c      	lsls	r4, r1, #2
 8005922:	3410      	adds	r4, #16
 8005924:	f100 0310 	add.w	r3, r0, #16
 8005928:	1906      	adds	r6, r0, r4
 800592a:	3210      	adds	r2, #16
 800592c:	4444      	add	r4, r8
 800592e:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005932:	f108 0510 	add.w	r5, r8, #16
 8005936:	ed15 2a04 	vldr	s4, [r5, #-16]
 800593a:	ed55 2a03 	vldr	s5, [r5, #-12]
 800593e:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005942:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005946:	ed14 6a02 	vldr	s12, [r4, #-8]
 800594a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800594e:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005952:	ed15 0a02 	vldr	s0, [r5, #-8]
 8005956:	ed55 0a01 	vldr	s1, [r5, #-4]
 800595a:	ed56 6a04 	vldr	s13, [r6, #-16]
 800595e:	ed16 3a03 	vldr	s6, [r6, #-12]
 8005962:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005966:	ed13 5a02 	vldr	s10, [r3, #-8]
 800596a:	ed53 7a01 	vldr	s15, [r3, #-4]
 800596e:	ed16 1a02 	vldr	s2, [r6, #-8]
 8005972:	ed56 1a01 	vldr	s3, [r6, #-4]
 8005976:	ee73 ba82 	vadd.f32	s23, s7, s4
 800597a:	ee37 ba22 	vadd.f32	s22, s14, s5
 800597e:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8005982:	ee33 9a04 	vadd.f32	s18, s6, s8
 8005986:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800598a:	ee75 aa00 	vadd.f32	s21, s10, s0
 800598e:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8005992:	ee71 8a06 	vadd.f32	s17, s2, s12
 8005996:	ed43 ba04 	vstr	s23, [r3, #-16]
 800599a:	ed03 ba03 	vstr	s22, [r3, #-12]
 800599e:	ed43 aa02 	vstr	s21, [r3, #-8]
 80059a2:	ed03 aa01 	vstr	s20, [r3, #-4]
 80059a6:	ed06 8a01 	vstr	s16, [r6, #-4]
 80059aa:	ed46 9a04 	vstr	s19, [r6, #-16]
 80059ae:	ed06 9a03 	vstr	s18, [r6, #-12]
 80059b2:	ed46 8a02 	vstr	s17, [r6, #-8]
 80059b6:	ee37 7a62 	vsub.f32	s14, s14, s5
 80059ba:	ee74 4ae6 	vsub.f32	s9, s9, s13
 80059be:	ee34 4a43 	vsub.f32	s8, s8, s6
 80059c2:	ed52 6a03 	vldr	s13, [r2, #-12]
 80059c6:	ed12 3a04 	vldr	s6, [r2, #-16]
 80059ca:	ee73 3ac2 	vsub.f32	s7, s7, s4
 80059ce:	ee27 8a26 	vmul.f32	s16, s14, s13
 80059d2:	ee64 2aa6 	vmul.f32	s5, s9, s13
 80059d6:	ee23 2a83 	vmul.f32	s4, s7, s6
 80059da:	ee64 4a83 	vmul.f32	s9, s9, s6
 80059de:	ee63 3aa6 	vmul.f32	s7, s7, s13
 80059e2:	ee27 7a03 	vmul.f32	s14, s14, s6
 80059e6:	ee64 6a26 	vmul.f32	s13, s8, s13
 80059ea:	ee24 4a03 	vmul.f32	s8, s8, s6
 80059ee:	ee37 7a63 	vsub.f32	s14, s14, s7
 80059f2:	ee76 6aa4 	vadd.f32	s13, s13, s9
 80059f6:	ee32 4ac4 	vsub.f32	s8, s5, s8
 80059fa:	ee32 3a08 	vadd.f32	s6, s4, s16
 80059fe:	ed05 7a03 	vstr	s14, [r5, #-12]
 8005a02:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005a06:	ed04 4a04 	vstr	s8, [r4, #-16]
 8005a0a:	ed44 6a03 	vstr	s13, [r4, #-12]
 8005a0e:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005a12:	ee76 6a41 	vsub.f32	s13, s12, s2
 8005a16:	ee35 5a40 	vsub.f32	s10, s10, s0
 8005a1a:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8005a1e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005a22:	ed52 5a02 	vldr	s11, [r2, #-8]
 8005a26:	ee67 3a87 	vmul.f32	s7, s15, s14
 8005a2a:	ee66 4a87 	vmul.f32	s9, s13, s14
 8005a2e:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005a32:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005a36:	ee25 5a07 	vmul.f32	s10, s10, s14
 8005a3a:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8005a3e:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005a42:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005a46:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8005a4a:	ee74 5a23 	vadd.f32	s11, s8, s7
 8005a4e:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005a52:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005a56:	3310      	adds	r3, #16
 8005a58:	4563      	cmp	r3, ip
 8005a5a:	ed45 5a02 	vstr	s11, [r5, #-8]
 8005a5e:	f106 0610 	add.w	r6, r6, #16
 8005a62:	ed45 7a01 	vstr	s15, [r5, #-4]
 8005a66:	f102 0210 	add.w	r2, r2, #16
 8005a6a:	ed04 6a02 	vstr	s12, [r4, #-8]
 8005a6e:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005a72:	f105 0510 	add.w	r5, r5, #16
 8005a76:	f104 0410 	add.w	r4, r4, #16
 8005a7a:	f47f af5c 	bne.w	8005936 <arm_cfft_radix8by2_f32+0x3a>
 8005a7e:	687a      	ldr	r2, [r7, #4]
 8005a80:	b289      	uxth	r1, r1
 8005a82:	2302      	movs	r3, #2
 8005a84:	9101      	str	r1, [sp, #4]
 8005a86:	f000 fcb5 	bl	80063f4 <arm_radix8_butterfly_f32>
 8005a8a:	9901      	ldr	r1, [sp, #4]
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	4640      	mov	r0, r8
 8005a90:	2302      	movs	r3, #2
 8005a92:	b002      	add	sp, #8
 8005a94:	ecbd 8b08 	vpop	{d8-d11}
 8005a98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a9c:	f000 bcaa 	b.w	80063f4 <arm_radix8_butterfly_f32>

08005aa0 <arm_cfft_radix8by4_f32>:
 8005aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aa4:	ed2d 8b0a 	vpush	{d8-d12}
 8005aa8:	8803      	ldrh	r3, [r0, #0]
 8005aaa:	6842      	ldr	r2, [r0, #4]
 8005aac:	b08d      	sub	sp, #52	@ 0x34
 8005aae:	085b      	lsrs	r3, r3, #1
 8005ab0:	900a      	str	r0, [sp, #40]	@ 0x28
 8005ab2:	4608      	mov	r0, r1
 8005ab4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005ab8:	edd1 5a00 	vldr	s11, [r1]
 8005abc:	edd0 7a00 	vldr	s15, [r0]
 8005ac0:	edd1 3a01 	vldr	s7, [r1, #4]
 8005ac4:	ed90 5a01 	vldr	s10, [r0, #4]
 8005ac8:	9108      	str	r1, [sp, #32]
 8005aca:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 8005ace:	ed96 7a00 	vldr	s14, [r6]
 8005ad2:	ed96 4a01 	vldr	s8, [r6, #4]
 8005ad6:	9607      	str	r6, [sp, #28]
 8005ad8:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8005adc:	eb01 0883 	add.w	r8, r1, r3, lsl #2
 8005ae0:	edd8 4a00 	vldr	s9, [r8]
 8005ae4:	ed98 3a01 	vldr	s6, [r8, #4]
 8005ae8:	ee77 6a06 	vadd.f32	s13, s14, s12
 8005aec:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005af0:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005af4:	4604      	mov	r4, r0
 8005af6:	edc0 6a00 	vstr	s13, [r0]
 8005afa:	edd6 5a01 	vldr	s11, [r6, #4]
 8005afe:	edd8 2a01 	vldr	s5, [r8, #4]
 8005b02:	ee75 6a23 	vadd.f32	s13, s10, s7
 8005b06:	ee35 5a63 	vsub.f32	s10, s10, s7
 8005b0a:	ee36 6a47 	vsub.f32	s12, s12, s14
 8005b0e:	ee74 3a27 	vadd.f32	s7, s8, s15
 8005b12:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8005b16:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8005b1a:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8005b1e:	3408      	adds	r4, #8
 8005b20:	ee35 4a47 	vsub.f32	s8, s10, s14
 8005b24:	460d      	mov	r5, r1
 8005b26:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005b2a:	4637      	mov	r7, r6
 8005b2c:	9402      	str	r4, [sp, #8]
 8005b2e:	3708      	adds	r7, #8
 8005b30:	460c      	mov	r4, r1
 8005b32:	3508      	adds	r5, #8
 8005b34:	0859      	lsrs	r1, r3, #1
 8005b36:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b38:	9706      	str	r7, [sp, #24]
 8005b3a:	9505      	str	r5, [sp, #20]
 8005b3c:	f102 0708 	add.w	r7, r2, #8
 8005b40:	ee36 6a64 	vsub.f32	s12, s12, s9
 8005b44:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005b48:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8005b4c:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8005b50:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005b54:	ee34 5a24 	vadd.f32	s10, s8, s9
 8005b58:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005b5c:	3902      	subs	r1, #2
 8005b5e:	4645      	mov	r5, r8
 8005b60:	9701      	str	r7, [sp, #4]
 8005b62:	f102 0c18 	add.w	ip, r2, #24
 8005b66:	f102 0710 	add.w	r7, r2, #16
 8005b6a:	3508      	adds	r5, #8
 8005b6c:	0849      	lsrs	r1, r1, #1
 8005b6e:	edc0 5a01 	vstr	s11, [r0, #4]
 8005b72:	9703      	str	r7, [sp, #12]
 8005b74:	edc6 3a00 	vstr	s7, [r6]
 8005b78:	ed86 5a01 	vstr	s10, [r6, #4]
 8005b7c:	f8cd c000 	str.w	ip, [sp]
 8005b80:	ed84 6a00 	vstr	s12, [r4]
 8005b84:	edc4 6a01 	vstr	s13, [r4, #4]
 8005b88:	9504      	str	r5, [sp, #16]
 8005b8a:	edc8 7a00 	vstr	s15, [r8]
 8005b8e:	ed88 7a01 	vstr	s14, [r8, #4]
 8005b92:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005b94:	f000 8138 	beq.w	8005e08 <arm_cfft_radix8by4_f32+0x368>
 8005b98:	009b      	lsls	r3, r3, #2
 8005b9a:	3b0c      	subs	r3, #12
 8005b9c:	f1a6 0c0c 	sub.w	ip, r6, #12
 8005ba0:	f106 0510 	add.w	r5, r6, #16
 8005ba4:	4626      	mov	r6, r4
 8005ba6:	46bb      	mov	fp, r7
 8005ba8:	f102 0a20 	add.w	sl, r2, #32
 8005bac:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 8005bb0:	f106 0710 	add.w	r7, r6, #16
 8005bb4:	4443      	add	r3, r8
 8005bb6:	f100 0e10 	add.w	lr, r0, #16
 8005bba:	3c0c      	subs	r4, #12
 8005bbc:	f1a8 060c 	sub.w	r6, r8, #12
 8005bc0:	f108 0210 	add.w	r2, r8, #16
 8005bc4:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8005bc8:	ed57 5a02 	vldr	s11, [r7, #-8]
 8005bcc:	ed55 7a02 	vldr	s15, [r5, #-8]
 8005bd0:	ed52 1a02 	vldr	s3, [r2, #-8]
 8005bd4:	ed57 6a01 	vldr	s13, [r7, #-4]
 8005bd8:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8005bdc:	ed12 1a01 	vldr	s2, [r2, #-4]
 8005be0:	ed15 8a01 	vldr	s16, [r5, #-4]
 8005be4:	ee35 4a25 	vadd.f32	s8, s10, s11
 8005be8:	ee30 6a26 	vadd.f32	s12, s0, s13
 8005bec:	ee37 7a84 	vadd.f32	s14, s15, s8
 8005bf0:	ee30 0a66 	vsub.f32	s0, s0, s13
 8005bf4:	ee37 7a21 	vadd.f32	s14, s14, s3
 8005bf8:	ee75 5a65 	vsub.f32	s11, s10, s11
 8005bfc:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8005c00:	ed15 7a01 	vldr	s14, [r5, #-4]
 8005c04:	ed52 6a01 	vldr	s13, [r2, #-4]
 8005c08:	ee36 7a07 	vadd.f32	s14, s12, s14
 8005c0c:	ee78 aa25 	vadd.f32	s21, s16, s11
 8005c10:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005c14:	ee70 3a67 	vsub.f32	s7, s0, s15
 8005c18:	ed0e 7a01 	vstr	s14, [lr, #-4]
 8005c1c:	ed96 7a02 	vldr	s14, [r6, #8]
 8005c20:	ed9c 2a02 	vldr	s4, [ip, #8]
 8005c24:	ed94 ba02 	vldr	s22, [r4, #8]
 8005c28:	edd3 9a02 	vldr	s19, [r3, #8]
 8005c2c:	edd6 2a01 	vldr	s5, [r6, #4]
 8005c30:	ed9c 9a01 	vldr	s18, [ip, #4]
 8005c34:	ed93 5a01 	vldr	s10, [r3, #4]
 8005c38:	edd4 0a01 	vldr	s1, [r4, #4]
 8005c3c:	ee72 6a07 	vadd.f32	s13, s4, s14
 8005c40:	ee32 2a47 	vsub.f32	s4, s4, s14
 8005c44:	ee7b 8a26 	vadd.f32	s17, s22, s13
 8005c48:	ee79 4a22 	vadd.f32	s9, s18, s5
 8005c4c:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8005c50:	ee79 2a62 	vsub.f32	s5, s18, s5
 8005c54:	ed8c 7a02 	vstr	s14, [ip, #8]
 8005c58:	ed94 7a01 	vldr	s14, [r4, #4]
 8005c5c:	edd3 8a01 	vldr	s17, [r3, #4]
 8005c60:	ee34 7a87 	vadd.f32	s14, s9, s14
 8005c64:	ee3b 3a69 	vsub.f32	s6, s22, s19
 8005c68:	ee37 7a28 	vadd.f32	s14, s14, s17
 8005c6c:	ee32 9a60 	vsub.f32	s18, s4, s1
 8005c70:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005c74:	ed1b 7a01 	vldr	s14, [fp, #-4]
 8005c78:	ed1b aa02 	vldr	s20, [fp, #-8]
 8005c7c:	ee73 8a22 	vadd.f32	s17, s6, s5
 8005c80:	ee39 9a05 	vadd.f32	s18, s18, s10
 8005c84:	ee7a aac1 	vsub.f32	s21, s21, s2
 8005c88:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8005c8c:	ee2a ca8a 	vmul.f32	s24, s21, s20
 8005c90:	ee69 ba07 	vmul.f32	s23, s18, s14
 8005c94:	ee6a aa87 	vmul.f32	s21, s21, s14
 8005c98:	ee29 9a0a 	vmul.f32	s18, s18, s20
 8005c9c:	ee63 ca87 	vmul.f32	s25, s7, s14
 8005ca0:	ee63 3a8a 	vmul.f32	s7, s7, s20
 8005ca4:	ee28 aa8a 	vmul.f32	s20, s17, s20
 8005ca8:	ee68 8a87 	vmul.f32	s17, s17, s14
 8005cac:	ee73 3aea 	vsub.f32	s7, s7, s21
 8005cb0:	ee78 8a89 	vadd.f32	s17, s17, s18
 8005cb4:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 8005cb8:	ee3b aaca 	vsub.f32	s20, s23, s20
 8005cbc:	ee34 4a67 	vsub.f32	s8, s8, s15
 8005cc0:	ee76 6acb 	vsub.f32	s13, s13, s22
 8005cc4:	ee36 6a48 	vsub.f32	s12, s12, s16
 8005cc8:	ee74 4ae0 	vsub.f32	s9, s9, s1
 8005ccc:	ed05 7a02 	vstr	s14, [r5, #-8]
 8005cd0:	ed45 3a01 	vstr	s7, [r5, #-4]
 8005cd4:	edc4 8a01 	vstr	s17, [r4, #4]
 8005cd8:	ed84 aa02 	vstr	s20, [r4, #8]
 8005cdc:	ed5a 3a04 	vldr	s7, [sl, #-16]
 8005ce0:	ee36 7ae9 	vsub.f32	s14, s13, s19
 8005ce4:	ee74 4ac5 	vsub.f32	s9, s9, s10
 8005ce8:	ed5a 6a03 	vldr	s13, [sl, #-12]
 8005cec:	ee34 4a61 	vsub.f32	s8, s8, s3
 8005cf0:	ee36 6a41 	vsub.f32	s12, s12, s2
 8005cf4:	ee67 8a63 	vnmul.f32	s17, s14, s7
 8005cf8:	ee66 9a26 	vmul.f32	s19, s12, s13
 8005cfc:	ee24 9a23 	vmul.f32	s18, s8, s7
 8005d00:	ee26 6a23 	vmul.f32	s12, s12, s7
 8005d04:	ee24 4a26 	vmul.f32	s8, s8, s13
 8005d08:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005d0c:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8005d10:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8005d14:	ee36 6a44 	vsub.f32	s12, s12, s8
 8005d18:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005d1c:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8005d20:	ee79 3a29 	vadd.f32	s7, s18, s19
 8005d24:	ee75 6a60 	vsub.f32	s13, s10, s1
 8005d28:	ee75 5ac8 	vsub.f32	s11, s11, s16
 8005d2c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005d30:	ed47 3a02 	vstr	s7, [r7, #-8]
 8005d34:	ed07 6a01 	vstr	s12, [r7, #-4]
 8005d38:	ed86 7a01 	vstr	s14, [r6, #4]
 8005d3c:	ed86 4a02 	vstr	s8, [r6, #8]
 8005d40:	ee35 6a81 	vadd.f32	s12, s11, s2
 8005d44:	ee36 7ac2 	vsub.f32	s14, s13, s4
 8005d48:	ed59 5a06 	vldr	s11, [r9, #-24]	@ 0xffffffe8
 8005d4c:	ed59 6a05 	vldr	s13, [r9, #-20]	@ 0xffffffec
 8005d50:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005d54:	ee77 7ae1 	vsub.f32	s15, s15, s3
 8005d58:	ee67 2a26 	vmul.f32	s5, s14, s13
 8005d5c:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8005d60:	ee26 5a25 	vmul.f32	s10, s12, s11
 8005d64:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005d68:	ee26 6a26 	vmul.f32	s12, s12, s13
 8005d6c:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005d70:	ee63 6a26 	vmul.f32	s13, s6, s13
 8005d74:	ee23 3a25 	vmul.f32	s6, s6, s11
 8005d78:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005d7c:	ee75 5a24 	vadd.f32	s11, s10, s9
 8005d80:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8005d84:	ee36 7a87 	vadd.f32	s14, s13, s14
 8005d88:	3901      	subs	r1, #1
 8005d8a:	ed42 5a02 	vstr	s11, [r2, #-8]
 8005d8e:	ed42 7a01 	vstr	s15, [r2, #-4]
 8005d92:	f10e 0e08 	add.w	lr, lr, #8
 8005d96:	ed83 3a02 	vstr	s6, [r3, #8]
 8005d9a:	ed83 7a01 	vstr	s14, [r3, #4]
 8005d9e:	f1ac 0c08 	sub.w	ip, ip, #8
 8005da2:	f10b 0b08 	add.w	fp, fp, #8
 8005da6:	f105 0508 	add.w	r5, r5, #8
 8005daa:	f1a4 0408 	sub.w	r4, r4, #8
 8005dae:	f10a 0a10 	add.w	sl, sl, #16
 8005db2:	f107 0708 	add.w	r7, r7, #8
 8005db6:	f1a6 0608 	sub.w	r6, r6, #8
 8005dba:	f109 0918 	add.w	r9, r9, #24
 8005dbe:	f102 0208 	add.w	r2, r2, #8
 8005dc2:	f1a3 0308 	sub.w	r3, r3, #8
 8005dc6:	f47f aefd 	bne.w	8005bc4 <arm_cfft_radix8by4_f32+0x124>
 8005dca:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005dcc:	9902      	ldr	r1, [sp, #8]
 8005dce:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005dd2:	9102      	str	r1, [sp, #8]
 8005dd4:	9901      	ldr	r1, [sp, #4]
 8005dd6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005dda:	9101      	str	r1, [sp, #4]
 8005ddc:	9906      	ldr	r1, [sp, #24]
 8005dde:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005de2:	9106      	str	r1, [sp, #24]
 8005de4:	9903      	ldr	r1, [sp, #12]
 8005de6:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8005dea:	9103      	str	r1, [sp, #12]
 8005dec:	9905      	ldr	r1, [sp, #20]
 8005dee:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8005df2:	9105      	str	r1, [sp, #20]
 8005df4:	9904      	ldr	r1, [sp, #16]
 8005df6:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8005dfa:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8005dfe:	9204      	str	r2, [sp, #16]
 8005e00:	9a00      	ldr	r2, [sp, #0]
 8005e02:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	9902      	ldr	r1, [sp, #8]
 8005e0a:	9d05      	ldr	r5, [sp, #20]
 8005e0c:	ed91 4a00 	vldr	s8, [r1]
 8005e10:	edd5 6a00 	vldr	s13, [r5]
 8005e14:	9b06      	ldr	r3, [sp, #24]
 8005e16:	9c04      	ldr	r4, [sp, #16]
 8005e18:	edd3 7a00 	vldr	s15, [r3]
 8005e1c:	ed94 3a00 	vldr	s6, [r4]
 8005e20:	edd5 4a01 	vldr	s9, [r5, #4]
 8005e24:	edd1 3a01 	vldr	s7, [r1, #4]
 8005e28:	ed94 2a01 	vldr	s4, [r4, #4]
 8005e2c:	ed93 7a01 	vldr	s14, [r3, #4]
 8005e30:	9a01      	ldr	r2, [sp, #4]
 8005e32:	ee34 6a26 	vadd.f32	s12, s8, s13
 8005e36:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8005e3a:	ee37 5a86 	vadd.f32	s10, s15, s12
 8005e3e:	ee73 3ae4 	vsub.f32	s7, s7, s9
 8005e42:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005e46:	ee74 6a66 	vsub.f32	s13, s8, s13
 8005e4a:	ed81 5a00 	vstr	s10, [r1]
 8005e4e:	ed93 5a01 	vldr	s10, [r3, #4]
 8005e52:	edd4 4a01 	vldr	s9, [r4, #4]
 8005e56:	ee35 5a85 	vadd.f32	s10, s11, s10
 8005e5a:	ee37 4a26 	vadd.f32	s8, s14, s13
 8005e5e:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005e62:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8005e66:	ed81 5a01 	vstr	s10, [r1, #4]
 8005e6a:	edd2 1a00 	vldr	s3, [r2]
 8005e6e:	edd2 2a01 	vldr	s5, [r2, #4]
 8005e72:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 8005e76:	ee34 5a83 	vadd.f32	s10, s9, s6
 8005e7a:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005e7e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8005e82:	ee64 4a21 	vmul.f32	s9, s8, s3
 8005e86:	ee24 4a22 	vmul.f32	s8, s8, s5
 8005e8a:	ee65 2a22 	vmul.f32	s5, s10, s5
 8005e8e:	ee25 5a21 	vmul.f32	s10, s10, s3
 8005e92:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8005e96:	ee35 5a44 	vsub.f32	s10, s10, s8
 8005e9a:	edc3 2a00 	vstr	s5, [r3]
 8005e9e:	ed83 5a01 	vstr	s10, [r3, #4]
 8005ea2:	ee75 5ac7 	vsub.f32	s11, s11, s14
 8005ea6:	9b03      	ldr	r3, [sp, #12]
 8005ea8:	ee36 6a43 	vsub.f32	s12, s12, s6
 8005eac:	ed93 4a01 	vldr	s8, [r3, #4]
 8005eb0:	ed93 5a00 	vldr	s10, [r3]
 8005eb4:	9b00      	ldr	r3, [sp, #0]
 8005eb6:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8005eba:	ee66 4a05 	vmul.f32	s9, s12, s10
 8005ebe:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005ec2:	ee26 6a04 	vmul.f32	s12, s12, s8
 8005ec6:	ee65 5a84 	vmul.f32	s11, s11, s8
 8005eca:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005ece:	ee74 5aa5 	vadd.f32	s11, s9, s11
 8005ed2:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8005ed6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005eda:	ed85 6a01 	vstr	s12, [r5, #4]
 8005ede:	edc5 5a00 	vstr	s11, [r5]
 8005ee2:	edd3 5a01 	vldr	s11, [r3, #4]
 8005ee6:	edd3 6a00 	vldr	s13, [r3]
 8005eea:	ee37 7a02 	vadd.f32	s14, s14, s4
 8005eee:	ee77 7ac3 	vsub.f32	s15, s15, s6
 8005ef2:	ee27 6a26 	vmul.f32	s12, s14, s13
 8005ef6:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8005efa:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005efe:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005f02:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8005f06:	ee76 7a27 	vadd.f32	s15, s12, s15
 8005f0a:	ed84 7a01 	vstr	s14, [r4, #4]
 8005f0e:	edc4 7a00 	vstr	s15, [r4]
 8005f12:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f14:	9100      	str	r1, [sp, #0]
 8005f16:	6862      	ldr	r2, [r4, #4]
 8005f18:	2304      	movs	r3, #4
 8005f1a:	f000 fa6b 	bl	80063f4 <arm_radix8_butterfly_f32>
 8005f1e:	9807      	ldr	r0, [sp, #28]
 8005f20:	9900      	ldr	r1, [sp, #0]
 8005f22:	6862      	ldr	r2, [r4, #4]
 8005f24:	2304      	movs	r3, #4
 8005f26:	f000 fa65 	bl	80063f4 <arm_radix8_butterfly_f32>
 8005f2a:	9808      	ldr	r0, [sp, #32]
 8005f2c:	9900      	ldr	r1, [sp, #0]
 8005f2e:	6862      	ldr	r2, [r4, #4]
 8005f30:	2304      	movs	r3, #4
 8005f32:	f000 fa5f 	bl	80063f4 <arm_radix8_butterfly_f32>
 8005f36:	9900      	ldr	r1, [sp, #0]
 8005f38:	6862      	ldr	r2, [r4, #4]
 8005f3a:	4640      	mov	r0, r8
 8005f3c:	2304      	movs	r3, #4
 8005f3e:	b00d      	add	sp, #52	@ 0x34
 8005f40:	ecbd 8b0a 	vpop	{d8-d12}
 8005f44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f48:	f000 ba54 	b.w	80063f4 <arm_radix8_butterfly_f32>

08005f4c <arm_cfft_f32>:
 8005f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f50:	2a01      	cmp	r2, #1
 8005f52:	8805      	ldrh	r5, [r0, #0]
 8005f54:	4607      	mov	r7, r0
 8005f56:	4690      	mov	r8, r2
 8005f58:	460c      	mov	r4, r1
 8005f5a:	4699      	mov	r9, r3
 8005f5c:	d05c      	beq.n	8006018 <arm_cfft_f32+0xcc>
 8005f5e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8005f62:	d054      	beq.n	800600e <arm_cfft_f32+0xc2>
 8005f64:	d810      	bhi.n	8005f88 <arm_cfft_f32+0x3c>
 8005f66:	2d40      	cmp	r5, #64	@ 0x40
 8005f68:	d015      	beq.n	8005f96 <arm_cfft_f32+0x4a>
 8005f6a:	d94c      	bls.n	8006006 <arm_cfft_f32+0xba>
 8005f6c:	2d80      	cmp	r5, #128	@ 0x80
 8005f6e:	d103      	bne.n	8005f78 <arm_cfft_f32+0x2c>
 8005f70:	4621      	mov	r1, r4
 8005f72:	4638      	mov	r0, r7
 8005f74:	f7ff fcc2 	bl	80058fc <arm_cfft_radix8by2_f32>
 8005f78:	f1b9 0f00 	cmp.w	r9, #0
 8005f7c:	d114      	bne.n	8005fa8 <arm_cfft_f32+0x5c>
 8005f7e:	f1b8 0f01 	cmp.w	r8, #1
 8005f82:	d019      	beq.n	8005fb8 <arm_cfft_f32+0x6c>
 8005f84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f88:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8005f8c:	d03f      	beq.n	800600e <arm_cfft_f32+0xc2>
 8005f8e:	d933      	bls.n	8005ff8 <arm_cfft_f32+0xac>
 8005f90:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8005f94:	d1f0      	bne.n	8005f78 <arm_cfft_f32+0x2c>
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	2301      	movs	r3, #1
 8005f9a:	4629      	mov	r1, r5
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	f000 fa29 	bl	80063f4 <arm_radix8_butterfly_f32>
 8005fa2:	f1b9 0f00 	cmp.w	r9, #0
 8005fa6:	d0ea      	beq.n	8005f7e <arm_cfft_f32+0x32>
 8005fa8:	68ba      	ldr	r2, [r7, #8]
 8005faa:	89b9      	ldrh	r1, [r7, #12]
 8005fac:	4620      	mov	r0, r4
 8005fae:	f000 f845 	bl	800603c <arm_bitreversal_32>
 8005fb2:	f1b8 0f01 	cmp.w	r8, #1
 8005fb6:	d1e5      	bne.n	8005f84 <arm_cfft_f32+0x38>
 8005fb8:	ee07 5a90 	vmov	s15, r5
 8005fbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fc0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005fc4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005fc8:	2d00      	cmp	r5, #0
 8005fca:	d0db      	beq.n	8005f84 <arm_cfft_f32+0x38>
 8005fcc:	f104 0108 	add.w	r1, r4, #8
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	429d      	cmp	r5, r3
 8005fd6:	f101 0108 	add.w	r1, r1, #8
 8005fda:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005fde:	ed51 7a03 	vldr	s15, [r1, #-12]
 8005fe2:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005fe6:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8005fea:	ed01 7a04 	vstr	s14, [r1, #-16]
 8005fee:	ed41 7a03 	vstr	s15, [r1, #-12]
 8005ff2:	d1ee      	bne.n	8005fd2 <arm_cfft_f32+0x86>
 8005ff4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ff8:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8005ffc:	d0cb      	beq.n	8005f96 <arm_cfft_f32+0x4a>
 8005ffe:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8006002:	d0b5      	beq.n	8005f70 <arm_cfft_f32+0x24>
 8006004:	e7b8      	b.n	8005f78 <arm_cfft_f32+0x2c>
 8006006:	2d10      	cmp	r5, #16
 8006008:	d0b2      	beq.n	8005f70 <arm_cfft_f32+0x24>
 800600a:	2d20      	cmp	r5, #32
 800600c:	d1b4      	bne.n	8005f78 <arm_cfft_f32+0x2c>
 800600e:	4621      	mov	r1, r4
 8006010:	4638      	mov	r0, r7
 8006012:	f7ff fd45 	bl	8005aa0 <arm_cfft_radix8by4_f32>
 8006016:	e7af      	b.n	8005f78 <arm_cfft_f32+0x2c>
 8006018:	b16d      	cbz	r5, 8006036 <arm_cfft_f32+0xea>
 800601a:	310c      	adds	r1, #12
 800601c:	2600      	movs	r6, #0
 800601e:	ed51 7a02 	vldr	s15, [r1, #-8]
 8006022:	3601      	adds	r6, #1
 8006024:	eef1 7a67 	vneg.f32	s15, s15
 8006028:	42b5      	cmp	r5, r6
 800602a:	ed41 7a02 	vstr	s15, [r1, #-8]
 800602e:	f101 0108 	add.w	r1, r1, #8
 8006032:	d1f4      	bne.n	800601e <arm_cfft_f32+0xd2>
 8006034:	e793      	b.n	8005f5e <arm_cfft_f32+0x12>
 8006036:	2b00      	cmp	r3, #0
 8006038:	d0a4      	beq.n	8005f84 <arm_cfft_f32+0x38>
 800603a:	e7b5      	b.n	8005fa8 <arm_cfft_f32+0x5c>

0800603c <arm_bitreversal_32>:
 800603c:	b1e9      	cbz	r1, 800607a <arm_bitreversal_32+0x3e>
 800603e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006040:	2500      	movs	r5, #0
 8006042:	f102 0e02 	add.w	lr, r2, #2
 8006046:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800604a:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800604e:	08a4      	lsrs	r4, r4, #2
 8006050:	089b      	lsrs	r3, r3, #2
 8006052:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 8006056:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800605a:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800605e:	00a6      	lsls	r6, r4, #2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 8006066:	3304      	adds	r3, #4
 8006068:	1d34      	adds	r4, r6, #4
 800606a:	3502      	adds	r5, #2
 800606c:	58c6      	ldr	r6, [r0, r3]
 800606e:	5907      	ldr	r7, [r0, r4]
 8006070:	50c7      	str	r7, [r0, r3]
 8006072:	428d      	cmp	r5, r1
 8006074:	5106      	str	r6, [r0, r4]
 8006076:	d3e6      	bcc.n	8006046 <arm_bitreversal_32+0xa>
 8006078:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800607a:	4770      	bx	lr

0800607c <arm_cmplx_mag_f32>:
 800607c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006080:	ed2d 8b02 	vpush	{d8}
 8006084:	0897      	lsrs	r7, r2, #2
 8006086:	b084      	sub	sp, #16
 8006088:	d077      	beq.n	800617a <arm_cmplx_mag_f32+0xfe>
 800608a:	f04f 0800 	mov.w	r8, #0
 800608e:	f100 0420 	add.w	r4, r0, #32
 8006092:	f101 0510 	add.w	r5, r1, #16
 8006096:	463e      	mov	r6, r7
 8006098:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 800609c:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 80060a0:	ee20 0a00 	vmul.f32	s0, s0, s0
 80060a4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80060a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 80060ac:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80060b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060b4:	f2c0 80c5 	blt.w	8006242 <arm_cmplx_mag_f32+0x1c6>
 80060b8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80060bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060c0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80060c4:	f100 80cb 	bmi.w	800625e <arm_cmplx_mag_f32+0x1e2>
 80060c8:	ed05 8a04 	vstr	s16, [r5, #-16]
 80060cc:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 80060d0:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 80060d4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80060d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80060dc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80060e0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80060e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060e8:	f2c0 80a8 	blt.w	800623c <arm_cmplx_mag_f32+0x1c0>
 80060ec:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80060f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060f4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80060f8:	f100 80a8 	bmi.w	800624c <arm_cmplx_mag_f32+0x1d0>
 80060fc:	ed05 8a03 	vstr	s16, [r5, #-12]
 8006100:	ed14 0a04 	vldr	s0, [r4, #-16]
 8006104:	ed54 7a03 	vldr	s15, [r4, #-12]
 8006108:	ee20 0a00 	vmul.f32	s0, s0, s0
 800610c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006110:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006114:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800611c:	f2c0 808b 	blt.w	8006236 <arm_cmplx_mag_f32+0x1ba>
 8006120:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006124:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006128:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800612c:	f100 80a9 	bmi.w	8006282 <arm_cmplx_mag_f32+0x206>
 8006130:	ed05 8a02 	vstr	s16, [r5, #-8]
 8006134:	ed14 0a02 	vldr	s0, [r4, #-8]
 8006138:	ed54 7a01 	vldr	s15, [r4, #-4]
 800613c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006140:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006144:	ee30 0a27 	vadd.f32	s0, s0, s15
 8006148:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800614c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006150:	db6e      	blt.n	8006230 <arm_cmplx_mag_f32+0x1b4>
 8006152:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800615a:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800615e:	f100 8087 	bmi.w	8006270 <arm_cmplx_mag_f32+0x1f4>
 8006162:	ed05 8a01 	vstr	s16, [r5, #-4]
 8006166:	3e01      	subs	r6, #1
 8006168:	f104 0420 	add.w	r4, r4, #32
 800616c:	f105 0510 	add.w	r5, r5, #16
 8006170:	d192      	bne.n	8006098 <arm_cmplx_mag_f32+0x1c>
 8006172:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 8006176:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800617a:	f012 0203 	ands.w	r2, r2, #3
 800617e:	d052      	beq.n	8006226 <arm_cmplx_mag_f32+0x1aa>
 8006180:	ed90 0a00 	vldr	s0, [r0]
 8006184:	edd0 7a01 	vldr	s15, [r0, #4]
 8006188:	ee20 0a00 	vmul.f32	s0, s0, s0
 800618c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006190:	2300      	movs	r3, #0
 8006192:	ee37 0a80 	vadd.f32	s0, s15, s0
 8006196:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800619a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800619e:	bfb8      	it	lt
 80061a0:	600b      	strlt	r3, [r1, #0]
 80061a2:	db08      	blt.n	80061b6 <arm_cmplx_mag_f32+0x13a>
 80061a4:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80061a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061ac:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80061b0:	d479      	bmi.n	80062a6 <arm_cmplx_mag_f32+0x22a>
 80061b2:	ed81 8a00 	vstr	s16, [r1]
 80061b6:	3a01      	subs	r2, #1
 80061b8:	d035      	beq.n	8006226 <arm_cmplx_mag_f32+0x1aa>
 80061ba:	ed90 0a02 	vldr	s0, [r0, #8]
 80061be:	edd0 7a03 	vldr	s15, [r0, #12]
 80061c2:	ee20 0a00 	vmul.f32	s0, s0, s0
 80061c6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80061ca:	2300      	movs	r3, #0
 80061cc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80061d0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80061d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061d8:	bfb8      	it	lt
 80061da:	604b      	strlt	r3, [r1, #4]
 80061dc:	db08      	blt.n	80061f0 <arm_cmplx_mag_f32+0x174>
 80061de:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80061e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061e6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 80061ea:	d453      	bmi.n	8006294 <arm_cmplx_mag_f32+0x218>
 80061ec:	ed81 8a01 	vstr	s16, [r1, #4]
 80061f0:	2a01      	cmp	r2, #1
 80061f2:	d018      	beq.n	8006226 <arm_cmplx_mag_f32+0x1aa>
 80061f4:	ed90 0a04 	vldr	s0, [r0, #16]
 80061f8:	edd0 7a05 	vldr	s15, [r0, #20]
 80061fc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8006200:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8006204:	2300      	movs	r3, #0
 8006206:	ee30 0a27 	vadd.f32	s0, s0, s15
 800620a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800620e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006212:	db19      	blt.n	8006248 <arm_cmplx_mag_f32+0x1cc>
 8006214:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800621c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 8006220:	d44a      	bmi.n	80062b8 <arm_cmplx_mag_f32+0x23c>
 8006222:	ed81 8a02 	vstr	s16, [r1, #8]
 8006226:	b004      	add	sp, #16
 8006228:	ecbd 8b02 	vpop	{d8}
 800622c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006230:	f845 8c04 	str.w	r8, [r5, #-4]
 8006234:	e797      	b.n	8006166 <arm_cmplx_mag_f32+0xea>
 8006236:	f845 8c08 	str.w	r8, [r5, #-8]
 800623a:	e77b      	b.n	8006134 <arm_cmplx_mag_f32+0xb8>
 800623c:	f845 8c0c 	str.w	r8, [r5, #-12]
 8006240:	e75e      	b.n	8006100 <arm_cmplx_mag_f32+0x84>
 8006242:	f845 8c10 	str.w	r8, [r5, #-16]
 8006246:	e741      	b.n	80060cc <arm_cmplx_mag_f32+0x50>
 8006248:	608b      	str	r3, [r1, #8]
 800624a:	e7ec      	b.n	8006226 <arm_cmplx_mag_f32+0x1aa>
 800624c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006250:	9001      	str	r0, [sp, #4]
 8006252:	f000 fc77 	bl	8006b44 <sqrtf>
 8006256:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800625a:	9801      	ldr	r0, [sp, #4]
 800625c:	e74e      	b.n	80060fc <arm_cmplx_mag_f32+0x80>
 800625e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006262:	9001      	str	r0, [sp, #4]
 8006264:	f000 fc6e 	bl	8006b44 <sqrtf>
 8006268:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800626c:	9801      	ldr	r0, [sp, #4]
 800626e:	e72b      	b.n	80060c8 <arm_cmplx_mag_f32+0x4c>
 8006270:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006274:	9001      	str	r0, [sp, #4]
 8006276:	f000 fc65 	bl	8006b44 <sqrtf>
 800627a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800627e:	9801      	ldr	r0, [sp, #4]
 8006280:	e76f      	b.n	8006162 <arm_cmplx_mag_f32+0xe6>
 8006282:	e9cd 1202 	strd	r1, r2, [sp, #8]
 8006286:	9001      	str	r0, [sp, #4]
 8006288:	f000 fc5c 	bl	8006b44 <sqrtf>
 800628c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8006290:	9801      	ldr	r0, [sp, #4]
 8006292:	e74d      	b.n	8006130 <arm_cmplx_mag_f32+0xb4>
 8006294:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006298:	9201      	str	r2, [sp, #4]
 800629a:	f000 fc53 	bl	8006b44 <sqrtf>
 800629e:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80062a2:	9903      	ldr	r1, [sp, #12]
 80062a4:	e7a2      	b.n	80061ec <arm_cmplx_mag_f32+0x170>
 80062a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80062aa:	9201      	str	r2, [sp, #4]
 80062ac:	f000 fc4a 	bl	8006b44 <sqrtf>
 80062b0:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 80062b4:	9903      	ldr	r1, [sp, #12]
 80062b6:	e77c      	b.n	80061b2 <arm_cmplx_mag_f32+0x136>
 80062b8:	9101      	str	r1, [sp, #4]
 80062ba:	f000 fc43 	bl	8006b44 <sqrtf>
 80062be:	9901      	ldr	r1, [sp, #4]
 80062c0:	e7af      	b.n	8006222 <arm_cmplx_mag_f32+0x1a6>
 80062c2:	bf00      	nop

080062c4 <arm_scale_f32>:
 80062c4:	b470      	push	{r4, r5, r6}
 80062c6:	0896      	lsrs	r6, r2, #2
 80062c8:	d026      	beq.n	8006318 <arm_scale_f32+0x54>
 80062ca:	f100 0410 	add.w	r4, r0, #16
 80062ce:	f101 0310 	add.w	r3, r1, #16
 80062d2:	4635      	mov	r5, r6
 80062d4:	ed14 6a03 	vldr	s12, [r4, #-12]
 80062d8:	ed54 6a02 	vldr	s13, [r4, #-8]
 80062dc:	ed14 7a01 	vldr	s14, [r4, #-4]
 80062e0:	ed54 7a04 	vldr	s15, [r4, #-16]
 80062e4:	ee20 6a06 	vmul.f32	s12, s0, s12
 80062e8:	ee60 6a26 	vmul.f32	s13, s0, s13
 80062ec:	ee20 7a07 	vmul.f32	s14, s0, s14
 80062f0:	ee67 7a80 	vmul.f32	s15, s15, s0
 80062f4:	3d01      	subs	r5, #1
 80062f6:	ed03 6a03 	vstr	s12, [r3, #-12]
 80062fa:	ed43 6a02 	vstr	s13, [r3, #-8]
 80062fe:	ed03 7a01 	vstr	s14, [r3, #-4]
 8006302:	ed43 7a04 	vstr	s15, [r3, #-16]
 8006306:	f104 0410 	add.w	r4, r4, #16
 800630a:	f103 0310 	add.w	r3, r3, #16
 800630e:	d1e1      	bne.n	80062d4 <arm_scale_f32+0x10>
 8006310:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 8006314:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 8006318:	f012 0203 	ands.w	r2, r2, #3
 800631c:	d015      	beq.n	800634a <arm_scale_f32+0x86>
 800631e:	edd0 7a00 	vldr	s15, [r0]
 8006322:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006326:	3a01      	subs	r2, #1
 8006328:	edc1 7a00 	vstr	s15, [r1]
 800632c:	d00d      	beq.n	800634a <arm_scale_f32+0x86>
 800632e:	edd0 7a01 	vldr	s15, [r0, #4]
 8006332:	ee67 7a80 	vmul.f32	s15, s15, s0
 8006336:	2a01      	cmp	r2, #1
 8006338:	edc1 7a01 	vstr	s15, [r1, #4]
 800633c:	d005      	beq.n	800634a <arm_scale_f32+0x86>
 800633e:	edd0 7a02 	vldr	s15, [r0, #8]
 8006342:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006346:	ed81 0a02 	vstr	s0, [r1, #8]
 800634a:	bc70      	pop	{r4, r5, r6}
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop

08006350 <arm_cfft_init_f32>:
 8006350:	4603      	mov	r3, r0
 8006352:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8006356:	f04f 0000 	mov.w	r0, #0
 800635a:	b410      	push	{r4}
 800635c:	8019      	strh	r1, [r3, #0]
 800635e:	6058      	str	r0, [r3, #4]
 8006360:	d033      	beq.n	80063ca <arm_cfft_init_f32+0x7a>
 8006362:	d918      	bls.n	8006396 <arm_cfft_init_f32+0x46>
 8006364:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 8006368:	d027      	beq.n	80063ba <arm_cfft_init_f32+0x6a>
 800636a:	d90c      	bls.n	8006386 <arm_cfft_init_f32+0x36>
 800636c:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8006370:	d11e      	bne.n	80063b0 <arm_cfft_init_f32+0x60>
 8006372:	4a17      	ldr	r2, [pc, #92]	@ (80063d0 <arm_cfft_init_f32+0x80>)
 8006374:	8994      	ldrh	r4, [r2, #12]
 8006376:	819c      	strh	r4, [r3, #12]
 8006378:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 800637c:	e9c3 2101 	strd	r2, r1, [r3, #4]
 8006380:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800638a:	d018      	beq.n	80063be <arm_cfft_init_f32+0x6e>
 800638c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006390:	d10e      	bne.n	80063b0 <arm_cfft_init_f32+0x60>
 8006392:	4a10      	ldr	r2, [pc, #64]	@ (80063d4 <arm_cfft_init_f32+0x84>)
 8006394:	e7ee      	b.n	8006374 <arm_cfft_init_f32+0x24>
 8006396:	2940      	cmp	r1, #64	@ 0x40
 8006398:	d013      	beq.n	80063c2 <arm_cfft_init_f32+0x72>
 800639a:	d903      	bls.n	80063a4 <arm_cfft_init_f32+0x54>
 800639c:	2980      	cmp	r1, #128	@ 0x80
 800639e:	d107      	bne.n	80063b0 <arm_cfft_init_f32+0x60>
 80063a0:	4a0d      	ldr	r2, [pc, #52]	@ (80063d8 <arm_cfft_init_f32+0x88>)
 80063a2:	e7e7      	b.n	8006374 <arm_cfft_init_f32+0x24>
 80063a4:	2910      	cmp	r1, #16
 80063a6:	d00e      	beq.n	80063c6 <arm_cfft_init_f32+0x76>
 80063a8:	2920      	cmp	r1, #32
 80063aa:	d101      	bne.n	80063b0 <arm_cfft_init_f32+0x60>
 80063ac:	4a0b      	ldr	r2, [pc, #44]	@ (80063dc <arm_cfft_init_f32+0x8c>)
 80063ae:	e7e1      	b.n	8006374 <arm_cfft_init_f32+0x24>
 80063b0:	f04f 30ff 	mov.w	r0, #4294967295
 80063b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80063b8:	4770      	bx	lr
 80063ba:	4a09      	ldr	r2, [pc, #36]	@ (80063e0 <arm_cfft_init_f32+0x90>)
 80063bc:	e7da      	b.n	8006374 <arm_cfft_init_f32+0x24>
 80063be:	4a09      	ldr	r2, [pc, #36]	@ (80063e4 <arm_cfft_init_f32+0x94>)
 80063c0:	e7d8      	b.n	8006374 <arm_cfft_init_f32+0x24>
 80063c2:	4a09      	ldr	r2, [pc, #36]	@ (80063e8 <arm_cfft_init_f32+0x98>)
 80063c4:	e7d6      	b.n	8006374 <arm_cfft_init_f32+0x24>
 80063c6:	4a09      	ldr	r2, [pc, #36]	@ (80063ec <arm_cfft_init_f32+0x9c>)
 80063c8:	e7d4      	b.n	8006374 <arm_cfft_init_f32+0x24>
 80063ca:	4a09      	ldr	r2, [pc, #36]	@ (80063f0 <arm_cfft_init_f32+0xa0>)
 80063cc:	e7d2      	b.n	8006374 <arm_cfft_init_f32+0x24>
 80063ce:	bf00      	nop
 80063d0:	08024dd0 	.word	0x08024dd0
 80063d4:	08024d70 	.word	0x08024d70
 80063d8:	08024d80 	.word	0x08024d80
 80063dc:	08024dc0 	.word	0x08024dc0
 80063e0:	08024da0 	.word	0x08024da0
 80063e4:	08024de0 	.word	0x08024de0
 80063e8:	08024df0 	.word	0x08024df0
 80063ec:	08024d90 	.word	0x08024d90
 80063f0:	08024db0 	.word	0x08024db0

080063f4 <arm_radix8_butterfly_f32>:
 80063f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063f8:	ed2d 8b10 	vpush	{d8-d15}
 80063fc:	b093      	sub	sp, #76	@ 0x4c
 80063fe:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 8006402:	4603      	mov	r3, r0
 8006404:	3304      	adds	r3, #4
 8006406:	ed9f bac0 	vldr	s22, [pc, #768]	@ 8006708 <arm_radix8_butterfly_f32+0x314>
 800640a:	9010      	str	r0, [sp, #64]	@ 0x40
 800640c:	468b      	mov	fp, r1
 800640e:	9311      	str	r3, [sp, #68]	@ 0x44
 8006410:	4689      	mov	r9, r1
 8006412:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 8006414:	ea4f 05db 	mov.w	r5, fp, lsr #3
 8006418:	eb04 1245 	add.w	r2, r4, r5, lsl #5
 800641c:	eb02 1105 	add.w	r1, r2, r5, lsl #4
 8006420:	eba5 0385 	sub.w	r3, r5, r5, lsl #2
 8006424:	ea4f 08c5 	mov.w	r8, r5, lsl #3
 8006428:	ea4f 1e05 	mov.w	lr, r5, lsl #4
 800642c:	eb05 0a85 	add.w	sl, r5, r5, lsl #2
 8006430:	9100      	str	r1, [sp, #0]
 8006432:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8006436:	f108 0004 	add.w	r0, r8, #4
 800643a:	f10e 0104 	add.w	r1, lr, #4
 800643e:	462e      	mov	r6, r5
 8006440:	4420      	add	r0, r4
 8006442:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006446:	4421      	add	r1, r4
 8006448:	ea4f 04ca 	mov.w	r4, sl, lsl #3
 800644c:	960d      	str	r6, [sp, #52]	@ 0x34
 800644e:	9402      	str	r4, [sp, #8]
 8006450:	012c      	lsls	r4, r5, #4
 8006452:	ebc6 0cc6 	rsb	ip, r6, r6, lsl #3
 8006456:	9403      	str	r4, [sp, #12]
 8006458:	00ec      	lsls	r4, r5, #3
 800645a:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800645c:	9404      	str	r4, [sp, #16]
 800645e:	ea4f 04cc 	mov.w	r4, ip, lsl #3
 8006462:	9405      	str	r4, [sp, #20]
 8006464:	016c      	lsls	r4, r5, #5
 8006466:	9401      	str	r4, [sp, #4]
 8006468:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 800646a:	9c00      	ldr	r4, [sp, #0]
 800646c:	eb03 1746 	add.w	r7, r3, r6, lsl #5
 8006470:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8006474:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006478:	f04f 0c00 	mov.w	ip, #0
 800647c:	edd6 6a00 	vldr	s13, [r6]
 8006480:	edd7 1a00 	vldr	s3, [r7]
 8006484:	ed15 aa01 	vldr	s20, [r5, #-4]
 8006488:	edd2 5a00 	vldr	s11, [r2]
 800648c:	ed51 9a01 	vldr	s19, [r1, #-4]
 8006490:	ed94 6a00 	vldr	s12, [r4]
 8006494:	ed50 7a01 	vldr	s15, [r0, #-4]
 8006498:	ed93 3a00 	vldr	s6, [r3]
 800649c:	ee39 0a86 	vadd.f32	s0, s19, s12
 80064a0:	ee33 2a21 	vadd.f32	s4, s6, s3
 80064a4:	ee37 5aa6 	vadd.f32	s10, s15, s13
 80064a8:	ee7a 4a25 	vadd.f32	s9, s20, s11
 80064ac:	ee35 7a02 	vadd.f32	s14, s10, s4
 80064b0:	ee34 4a80 	vadd.f32	s8, s9, s0
 80064b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80064b8:	ee74 6a07 	vadd.f32	s13, s8, s14
 80064bc:	ee34 4a47 	vsub.f32	s8, s8, s14
 80064c0:	ed45 6a01 	vstr	s13, [r5, #-4]
 80064c4:	ed82 4a00 	vstr	s8, [r2]
 80064c8:	edd0 6a00 	vldr	s13, [r0]
 80064cc:	ed96 9a01 	vldr	s18, [r6, #4]
 80064d0:	edd3 2a01 	vldr	s5, [r3, #4]
 80064d4:	edd7 8a01 	vldr	s17, [r7, #4]
 80064d8:	edd5 0a00 	vldr	s1, [r5]
 80064dc:	edd2 3a01 	vldr	s7, [r2, #4]
 80064e0:	ed94 8a01 	vldr	s16, [r4, #4]
 80064e4:	ed91 7a00 	vldr	s14, [r1]
 80064e8:	ee33 3a61 	vsub.f32	s6, s6, s3
 80064ec:	ee36 4ac9 	vsub.f32	s8, s13, s18
 80064f0:	ee72 aae8 	vsub.f32	s21, s5, s17
 80064f4:	ee77 1ac3 	vsub.f32	s3, s15, s6
 80064f8:	ee34 1a2a 	vadd.f32	s2, s8, s21
 80064fc:	ee77 7a83 	vadd.f32	s15, s15, s6
 8006500:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8006504:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8006508:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800650c:	ee70 3ae3 	vsub.f32	s7, s1, s7
 8006510:	ee72 2aa8 	vadd.f32	s5, s5, s17
 8006514:	ee77 0a08 	vadd.f32	s1, s14, s16
 8006518:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800651c:	ee37 7a48 	vsub.f32	s14, s14, s16
 8006520:	ee61 1a8b 	vmul.f32	s3, s3, s22
 8006524:	ee7a 5a65 	vsub.f32	s11, s20, s11
 8006528:	ee76 6a89 	vadd.f32	s13, s13, s18
 800652c:	ee24 4a0b 	vmul.f32	s8, s8, s22
 8006530:	ee67 7a8b 	vmul.f32	s15, s15, s22
 8006534:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8006538:	ee35 5a42 	vsub.f32	s10, s10, s4
 800653c:	ee36 0aa2 	vadd.f32	s0, s13, s5
 8006540:	ee33 2a20 	vadd.f32	s4, s6, s1
 8006544:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8006548:	ee33 3a60 	vsub.f32	s6, s6, s1
 800654c:	ee75 2aa1 	vadd.f32	s5, s11, s3
 8006550:	ee77 0a01 	vadd.f32	s1, s14, s2
 8006554:	ee75 5ae1 	vsub.f32	s11, s11, s3
 8006558:	ee37 7a41 	vsub.f32	s14, s14, s2
 800655c:	ee73 1a84 	vadd.f32	s3, s7, s8
 8006560:	ee33 4ac4 	vsub.f32	s8, s7, s8
 8006564:	ee76 3a27 	vadd.f32	s7, s12, s15
 8006568:	ee76 7a67 	vsub.f32	s15, s12, s15
 800656c:	ee32 8a00 	vadd.f32	s16, s4, s0
 8006570:	ee33 1a45 	vsub.f32	s2, s6, s10
 8006574:	ee32 2a40 	vsub.f32	s4, s4, s0
 8006578:	ee35 5a03 	vadd.f32	s10, s10, s6
 800657c:	ee34 0aa6 	vadd.f32	s0, s9, s13
 8006580:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8006584:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8006588:	ee34 6a67 	vsub.f32	s12, s8, s15
 800658c:	ee75 4a87 	vadd.f32	s9, s11, s14
 8006590:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8006594:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8006598:	ee77 7a84 	vadd.f32	s15, s15, s8
 800659c:	ee71 5ae3 	vsub.f32	s11, s3, s7
 80065a0:	44dc      	add	ip, fp
 80065a2:	ee73 3aa1 	vadd.f32	s7, s7, s3
 80065a6:	45e1      	cmp	r9, ip
 80065a8:	ed85 8a00 	vstr	s16, [r5]
 80065ac:	ed82 2a01 	vstr	s4, [r2, #4]
 80065b0:	4455      	add	r5, sl
 80065b2:	ed01 0a01 	vstr	s0, [r1, #-4]
 80065b6:	4452      	add	r2, sl
 80065b8:	edc4 6a00 	vstr	s13, [r4]
 80065bc:	ed81 1a00 	vstr	s2, [r1]
 80065c0:	ed84 5a01 	vstr	s10, [r4, #4]
 80065c4:	4451      	add	r1, sl
 80065c6:	ed00 3a01 	vstr	s6, [r0, #-4]
 80065ca:	4454      	add	r4, sl
 80065cc:	edc7 2a00 	vstr	s5, [r7]
 80065d0:	edc6 4a00 	vstr	s9, [r6]
 80065d4:	ed83 7a00 	vstr	s14, [r3]
 80065d8:	edc0 5a00 	vstr	s11, [r0]
 80065dc:	edc7 3a01 	vstr	s7, [r7, #4]
 80065e0:	4450      	add	r0, sl
 80065e2:	ed86 6a01 	vstr	s12, [r6, #4]
 80065e6:	4457      	add	r7, sl
 80065e8:	edc3 7a01 	vstr	s15, [r3, #4]
 80065ec:	4456      	add	r6, sl
 80065ee:	4453      	add	r3, sl
 80065f0:	f63f af44 	bhi.w	800647c <arm_radix8_butterfly_f32+0x88>
 80065f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80065f6:	2b07      	cmp	r3, #7
 80065f8:	f240 81c3 	bls.w	8006982 <arm_radix8_butterfly_f32+0x58e>
 80065fc:	9805      	ldr	r0, [sp, #20]
 80065fe:	9a01      	ldr	r2, [sp, #4]
 8006600:	9b03      	ldr	r3, [sp, #12]
 8006602:	9d04      	ldr	r5, [sp, #16]
 8006604:	9902      	ldr	r1, [sp, #8]
 8006606:	f100 0c08 	add.w	ip, r0, #8
 800660a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800660c:	3208      	adds	r2, #8
 800660e:	1882      	adds	r2, r0, r2
 8006610:	3308      	adds	r3, #8
 8006612:	920a      	str	r2, [sp, #40]	@ 0x28
 8006614:	4602      	mov	r2, r0
 8006616:	18d3      	adds	r3, r2, r3
 8006618:	3108      	adds	r1, #8
 800661a:	3508      	adds	r5, #8
 800661c:	1851      	adds	r1, r2, r1
 800661e:	9307      	str	r3, [sp, #28]
 8006620:	4613      	mov	r3, r2
 8006622:	442a      	add	r2, r5
 8006624:	9206      	str	r2, [sp, #24]
 8006626:	461a      	mov	r2, r3
 8006628:	4462      	add	r2, ip
 800662a:	f10e 0e0c 	add.w	lr, lr, #12
 800662e:	9205      	str	r2, [sp, #20]
 8006630:	461a      	mov	r2, r3
 8006632:	4472      	add	r2, lr
 8006634:	f108 0808 	add.w	r8, r8, #8
 8006638:	330c      	adds	r3, #12
 800663a:	4440      	add	r0, r8
 800663c:	f04f 0e00 	mov.w	lr, #0
 8006640:	9203      	str	r2, [sp, #12]
 8006642:	9304      	str	r3, [sp, #16]
 8006644:	465a      	mov	r2, fp
 8006646:	464b      	mov	r3, r9
 8006648:	46f3      	mov	fp, lr
 800664a:	46d1      	mov	r9, sl
 800664c:	9009      	str	r0, [sp, #36]	@ 0x24
 800664e:	9108      	str	r1, [sp, #32]
 8006650:	f04f 0801 	mov.w	r8, #1
 8006654:	469a      	mov	sl, r3
 8006656:	4696      	mov	lr, r2
 8006658:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800665a:	449b      	add	fp, r3
 800665c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800665e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006662:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8006666:	eb02 00cb 	add.w	r0, r2, fp, lsl #3
 800666a:	eb00 04cb 	add.w	r4, r0, fp, lsl #3
 800666e:	eb04 05cb 	add.w	r5, r4, fp, lsl #3
 8006672:	eb05 06cb 	add.w	r6, r5, fp, lsl #3
 8006676:	930c      	str	r3, [sp, #48]	@ 0x30
 8006678:	eb06 07cb 	add.w	r7, r6, fp, lsl #3
 800667c:	ebab 038b 	sub.w	r3, fp, fp, lsl #2
 8006680:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006682:	eb07 1203 	add.w	r2, r7, r3, lsl #4
 8006686:	eb02 0ccb 	add.w	ip, r2, fp, lsl #3
 800668a:	eb0c 03cb 	add.w	r3, ip, fp, lsl #3
 800668e:	9202      	str	r2, [sp, #8]
 8006690:	eb03 02cb 	add.w	r2, r3, fp, lsl #3
 8006694:	9301      	str	r3, [sp, #4]
 8006696:	4613      	mov	r3, r2
 8006698:	edd3 da01 	vldr	s27, [r3, #4]
 800669c:	9b01      	ldr	r3, [sp, #4]
 800669e:	edd0 7a00 	vldr	s15, [r0]
 80066a2:	ed93 da01 	vldr	s26, [r3, #4]
 80066a6:	9b02      	ldr	r3, [sp, #8]
 80066a8:	edcd 7a02 	vstr	s15, [sp, #8]
 80066ac:	ed93 ca01 	vldr	s24, [r3, #4]
 80066b0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066b2:	eddc ca01 	vldr	s25, [ip, #4]
 80066b6:	edd3 7a00 	vldr	s15, [r3]
 80066ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80066bc:	edcd 7a01 	vstr	s15, [sp, #4]
 80066c0:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 80066c4:	eb02 01cb 	add.w	r1, r2, fp, lsl #3
 80066c8:	9200      	str	r2, [sp, #0]
 80066ca:	eb01 02cb 	add.w	r2, r1, fp, lsl #3
 80066ce:	edd3 7a00 	vldr	s15, [r3]
 80066d2:	ed92 fa01 	vldr	s30, [r2, #4]
 80066d6:	9a00      	ldr	r2, [sp, #0]
 80066d8:	edd1 ea01 	vldr	s29, [r1, #4]
 80066dc:	ed92 ea01 	vldr	s28, [r2, #4]
 80066e0:	edd7 ba00 	vldr	s23, [r7]
 80066e4:	edd6 aa00 	vldr	s21, [r6]
 80066e8:	ed95 aa00 	vldr	s20, [r5]
 80066ec:	edd4 9a00 	vldr	s19, [r4]
 80066f0:	edcd 7a00 	vstr	s15, [sp]
 80066f4:	e9dd 7603 	ldrd	r7, r6, [sp, #12]
 80066f8:	e9dd 5405 	ldrd	r5, r4, [sp, #20]
 80066fc:	e9dd 0107 	ldrd	r0, r1, [sp, #28]
 8006700:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	@ 0x24
 8006704:	46c4      	mov	ip, r8
 8006706:	e001      	b.n	800670c <arm_radix8_butterfly_f32+0x318>
 8006708:	3f3504f3 	.word	0x3f3504f3
 800670c:	ed91 6a00 	vldr	s12, [r1]
 8006710:	ed93 5a00 	vldr	s10, [r3]
 8006714:	edd0 fa00 	vldr	s31, [r0]
 8006718:	edd4 7a00 	vldr	s15, [r4]
 800671c:	ed95 7a00 	vldr	s14, [r5]
 8006720:	ed56 3a01 	vldr	s7, [r6, #-4]
 8006724:	ed17 3a01 	vldr	s6, [r7, #-4]
 8006728:	ed92 2a00 	vldr	s4, [r2]
 800672c:	ed96 0a00 	vldr	s0, [r6]
 8006730:	ee33 8a85 	vadd.f32	s16, s7, s10
 8006734:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006738:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800673c:	ee77 4a87 	vadd.f32	s9, s15, s14
 8006740:	ee78 1a04 	vadd.f32	s3, s16, s8
 8006744:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006748:	ee32 2a46 	vsub.f32	s4, s4, s12
 800674c:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8006750:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006754:	ed06 6a01 	vstr	s12, [r6, #-4]
 8006758:	edd4 8a01 	vldr	s17, [r4, #4]
 800675c:	ed92 9a01 	vldr	s18, [r2, #4]
 8006760:	edd7 0a00 	vldr	s1, [r7]
 8006764:	edd1 2a01 	vldr	s5, [r1, #4]
 8006768:	ed95 7a01 	vldr	s14, [r5, #4]
 800676c:	ed93 6a01 	vldr	s12, [r3, #4]
 8006770:	edd0 5a01 	vldr	s11, [r0, #4]
 8006774:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006778:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800677c:	ee39 5a62 	vsub.f32	s10, s18, s5
 8006780:	ee78 fac7 	vsub.f32	s31, s17, s14
 8006784:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006788:	ee38 7a87 	vadd.f32	s14, s17, s14
 800678c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006790:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006794:	ee32 9a27 	vadd.f32	s18, s4, s15
 8006798:	ee72 7a67 	vsub.f32	s15, s4, s15
 800679c:	ee30 2a06 	vadd.f32	s4, s0, s12
 80067a0:	ee75 8a6f 	vsub.f32	s17, s10, s31
 80067a4:	ee71 4a64 	vsub.f32	s9, s2, s9
 80067a8:	ee35 5a2f 	vadd.f32	s10, s10, s31
 80067ac:	ee32 1a08 	vadd.f32	s2, s4, s16
 80067b0:	ee72 fa87 	vadd.f32	s31, s5, s14
 80067b4:	ee32 2a48 	vsub.f32	s4, s4, s16
 80067b8:	ee68 8a8b 	vmul.f32	s17, s17, s22
 80067bc:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80067c0:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80067c4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80067c8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80067cc:	ee29 9a0b 	vmul.f32	s18, s18, s22
 80067d0:	ee71 1a6f 	vsub.f32	s3, s2, s31
 80067d4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80067d8:	ee30 6a46 	vsub.f32	s12, s0, s12
 80067dc:	ee74 0a22 	vadd.f32	s1, s8, s5
 80067e0:	ee36 0a28 	vadd.f32	s0, s12, s17
 80067e4:	ee74 2a62 	vsub.f32	s5, s8, s5
 80067e8:	ee36 6a68 	vsub.f32	s12, s12, s17
 80067ec:	ee32 4a64 	vsub.f32	s8, s4, s9
 80067f0:	ee73 8a09 	vadd.f32	s17, s6, s18
 80067f4:	ee74 4a82 	vadd.f32	s9, s9, s4
 80067f8:	ee33 9a49 	vsub.f32	s18, s6, s18
 80067fc:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8006800:	ee35 3a85 	vadd.f32	s6, s11, s10
 8006804:	ee75 5ac5 	vsub.f32	s11, s11, s10
 8006808:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800680c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8006810:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8006814:	ee30 7a68 	vsub.f32	s14, s0, s17
 8006818:	ee35 8a03 	vadd.f32	s16, s10, s6
 800681c:	ee38 0a80 	vadd.f32	s0, s17, s0
 8006820:	ee73 3a82 	vadd.f32	s7, s7, s4
 8006824:	ee69 8aa1 	vmul.f32	s17, s19, s3
 8006828:	ed9d 2a00 	vldr	s4, [sp]
 800682c:	eddd 1a01 	vldr	s3, [sp, #4]
 8006830:	ee35 5a43 	vsub.f32	s10, s10, s6
 8006834:	ee71 fa2f 	vadd.f32	s31, s2, s31
 8006838:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800683c:	ee21 1aa0 	vmul.f32	s2, s3, s1
 8006840:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8006844:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 8006848:	ee76 5a49 	vsub.f32	s11, s12, s18
 800684c:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 8006850:	ee39 6a06 	vadd.f32	s12, s18, s12
 8006854:	ee2c 9a84 	vmul.f32	s18, s25, s8
 8006858:	ee21 4a84 	vmul.f32	s8, s3, s8
 800685c:	ee6c 1a07 	vmul.f32	s3, s24, s14
 8006860:	ee22 7a07 	vmul.f32	s14, s4, s14
 8006864:	ee22 2a08 	vmul.f32	s4, s4, s16
 8006868:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800686c:	ee78 6ae6 	vsub.f32	s13, s17, s13
 8006870:	ee31 1a09 	vadd.f32	s2, s2, s18
 8006874:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 8006878:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800687c:	ee74 0a60 	vsub.f32	s1, s8, s1
 8006880:	ee37 7a48 	vsub.f32	s14, s14, s16
 8006884:	ee2f 4a00 	vmul.f32	s8, s30, s0
 8006888:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800688c:	ee72 1a21 	vadd.f32	s3, s4, s3
 8006890:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8006894:	ee38 2a89 	vadd.f32	s4, s17, s18
 8006898:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800689c:	ee38 8a04 	vadd.f32	s16, s16, s8
 80068a0:	ee2e 9a25 	vmul.f32	s18, s28, s11
 80068a4:	ee2a 4a25 	vmul.f32	s8, s20, s11
 80068a8:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 80068ac:	eddd 5a02 	vldr	s11, [sp, #8]
 80068b0:	edc6 fa00 	vstr	s31, [r6]
 80068b4:	ee2b 0a80 	vmul.f32	s0, s23, s0
 80068b8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80068bc:	ee30 0a45 	vsub.f32	s0, s0, s10
 80068c0:	ee6a 4a03 	vmul.f32	s9, s20, s6
 80068c4:	ee65 8aa7 	vmul.f32	s17, s11, s15
 80068c8:	ee2d 5a06 	vmul.f32	s10, s26, s12
 80068cc:	ee2e 3a03 	vmul.f32	s6, s28, s6
 80068d0:	ee6d 7a27 	vmul.f32	s15, s26, s15
 80068d4:	ee25 6a86 	vmul.f32	s12, s11, s12
 80068d8:	ee74 4a89 	vadd.f32	s9, s9, s18
 80068dc:	ee34 3a43 	vsub.f32	s6, s8, s6
 80068e0:	ee78 8a85 	vadd.f32	s17, s17, s10
 80068e4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80068e8:	44f4      	add	ip, lr
 80068ea:	45e2      	cmp	sl, ip
 80068ec:	edc3 3a00 	vstr	s7, [r3]
 80068f0:	edc3 6a01 	vstr	s13, [r3, #4]
 80068f4:	444e      	add	r6, r9
 80068f6:	ed07 1a01 	vstr	s2, [r7, #-4]
 80068fa:	edc7 0a00 	vstr	s1, [r7]
 80068fe:	444b      	add	r3, r9
 8006900:	ed80 2a00 	vstr	s4, [r0]
 8006904:	edc0 2a01 	vstr	s5, [r0, #4]
 8006908:	444f      	add	r7, r9
 800690a:	edc2 1a00 	vstr	s3, [r2]
 800690e:	ed82 7a01 	vstr	s14, [r2, #4]
 8006912:	4448      	add	r0, r9
 8006914:	ed85 8a00 	vstr	s16, [r5]
 8006918:	ed85 0a01 	vstr	s0, [r5, #4]
 800691c:	444a      	add	r2, r9
 800691e:	edc1 4a00 	vstr	s9, [r1]
 8006922:	444d      	add	r5, r9
 8006924:	ed81 3a01 	vstr	s6, [r1, #4]
 8006928:	edc4 8a00 	vstr	s17, [r4]
 800692c:	ed84 6a01 	vstr	s12, [r4, #4]
 8006930:	4449      	add	r1, r9
 8006932:	444c      	add	r4, r9
 8006934:	f63f aeea 	bhi.w	800670c <arm_radix8_butterfly_f32+0x318>
 8006938:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800693a:	3308      	adds	r3, #8
 800693c:	930a      	str	r3, [sp, #40]	@ 0x28
 800693e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006940:	3308      	adds	r3, #8
 8006942:	9309      	str	r3, [sp, #36]	@ 0x24
 8006944:	9b08      	ldr	r3, [sp, #32]
 8006946:	3308      	adds	r3, #8
 8006948:	9308      	str	r3, [sp, #32]
 800694a:	9b07      	ldr	r3, [sp, #28]
 800694c:	3308      	adds	r3, #8
 800694e:	9307      	str	r3, [sp, #28]
 8006950:	9b06      	ldr	r3, [sp, #24]
 8006952:	3308      	adds	r3, #8
 8006954:	9306      	str	r3, [sp, #24]
 8006956:	9b05      	ldr	r3, [sp, #20]
 8006958:	3308      	adds	r3, #8
 800695a:	9305      	str	r3, [sp, #20]
 800695c:	9b04      	ldr	r3, [sp, #16]
 800695e:	3308      	adds	r3, #8
 8006960:	9304      	str	r3, [sp, #16]
 8006962:	9b03      	ldr	r3, [sp, #12]
 8006964:	3308      	adds	r3, #8
 8006966:	9303      	str	r3, [sp, #12]
 8006968:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800696a:	f108 0801 	add.w	r8, r8, #1
 800696e:	4543      	cmp	r3, r8
 8006970:	f47f ae72 	bne.w	8006658 <arm_radix8_butterfly_f32+0x264>
 8006974:	469b      	mov	fp, r3
 8006976:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006978:	00db      	lsls	r3, r3, #3
 800697a:	b29b      	uxth	r3, r3
 800697c:	46d1      	mov	r9, sl
 800697e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006980:	e547      	b.n	8006412 <arm_radix8_butterfly_f32+0x1e>
 8006982:	b013      	add	sp, #76	@ 0x4c
 8006984:	ecbd 8b10 	vpop	{d8-d15}
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800698c <memset>:
 800698c:	4402      	add	r2, r0
 800698e:	4603      	mov	r3, r0
 8006990:	4293      	cmp	r3, r2
 8006992:	d100      	bne.n	8006996 <memset+0xa>
 8006994:	4770      	bx	lr
 8006996:	f803 1b01 	strb.w	r1, [r3], #1
 800699a:	e7f9      	b.n	8006990 <memset+0x4>

0800699c <__errno>:
 800699c:	4b01      	ldr	r3, [pc, #4]	@ (80069a4 <__errno+0x8>)
 800699e:	6818      	ldr	r0, [r3, #0]
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	2000000c 	.word	0x2000000c

080069a8 <__libc_init_array>:
 80069a8:	b570      	push	{r4, r5, r6, lr}
 80069aa:	4d0d      	ldr	r5, [pc, #52]	@ (80069e0 <__libc_init_array+0x38>)
 80069ac:	4c0d      	ldr	r4, [pc, #52]	@ (80069e4 <__libc_init_array+0x3c>)
 80069ae:	1b64      	subs	r4, r4, r5
 80069b0:	10a4      	asrs	r4, r4, #2
 80069b2:	2600      	movs	r6, #0
 80069b4:	42a6      	cmp	r6, r4
 80069b6:	d109      	bne.n	80069cc <__libc_init_array+0x24>
 80069b8:	4d0b      	ldr	r5, [pc, #44]	@ (80069e8 <__libc_init_array+0x40>)
 80069ba:	4c0c      	ldr	r4, [pc, #48]	@ (80069ec <__libc_init_array+0x44>)
 80069bc:	f000 ffd4 	bl	8007968 <_init>
 80069c0:	1b64      	subs	r4, r4, r5
 80069c2:	10a4      	asrs	r4, r4, #2
 80069c4:	2600      	movs	r6, #0
 80069c6:	42a6      	cmp	r6, r4
 80069c8:	d105      	bne.n	80069d6 <__libc_init_array+0x2e>
 80069ca:	bd70      	pop	{r4, r5, r6, pc}
 80069cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80069d0:	4798      	blx	r3
 80069d2:	3601      	adds	r6, #1
 80069d4:	e7ee      	b.n	80069b4 <__libc_init_array+0xc>
 80069d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80069da:	4798      	blx	r3
 80069dc:	3601      	adds	r6, #1
 80069de:	e7f2      	b.n	80069c6 <__libc_init_array+0x1e>
 80069e0:	08024e48 	.word	0x08024e48
 80069e4:	08024e48 	.word	0x08024e48
 80069e8:	08024e48 	.word	0x08024e48
 80069ec:	08024e4c 	.word	0x08024e4c

080069f0 <memcpy>:
 80069f0:	440a      	add	r2, r1
 80069f2:	4291      	cmp	r1, r2
 80069f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80069f8:	d100      	bne.n	80069fc <memcpy+0xc>
 80069fa:	4770      	bx	lr
 80069fc:	b510      	push	{r4, lr}
 80069fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a06:	4291      	cmp	r1, r2
 8006a08:	d1f9      	bne.n	80069fe <memcpy+0xe>
 8006a0a:	bd10      	pop	{r4, pc}

08006a0c <pow>:
 8006a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a0e:	ed2d 8b02 	vpush	{d8}
 8006a12:	eeb0 8a40 	vmov.f32	s16, s0
 8006a16:	eef0 8a60 	vmov.f32	s17, s1
 8006a1a:	ec55 4b11 	vmov	r4, r5, d1
 8006a1e:	f000 f997 	bl	8006d50 <__ieee754_pow>
 8006a22:	4622      	mov	r2, r4
 8006a24:	462b      	mov	r3, r5
 8006a26:	4620      	mov	r0, r4
 8006a28:	4629      	mov	r1, r5
 8006a2a:	ec57 6b10 	vmov	r6, r7, d0
 8006a2e:	f7fa f829 	bl	8000a84 <__aeabi_dcmpun>
 8006a32:	2800      	cmp	r0, #0
 8006a34:	d13b      	bne.n	8006aae <pow+0xa2>
 8006a36:	ec51 0b18 	vmov	r0, r1, d8
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	f7f9 ffef 	bl	8000a20 <__aeabi_dcmpeq>
 8006a42:	b1b8      	cbz	r0, 8006a74 <pow+0x68>
 8006a44:	2200      	movs	r2, #0
 8006a46:	2300      	movs	r3, #0
 8006a48:	4620      	mov	r0, r4
 8006a4a:	4629      	mov	r1, r5
 8006a4c:	f7f9 ffe8 	bl	8000a20 <__aeabi_dcmpeq>
 8006a50:	2800      	cmp	r0, #0
 8006a52:	d146      	bne.n	8006ae2 <pow+0xd6>
 8006a54:	ec45 4b10 	vmov	d0, r4, r5
 8006a58:	f000 f892 	bl	8006b80 <finite>
 8006a5c:	b338      	cbz	r0, 8006aae <pow+0xa2>
 8006a5e:	2200      	movs	r2, #0
 8006a60:	2300      	movs	r3, #0
 8006a62:	4620      	mov	r0, r4
 8006a64:	4629      	mov	r1, r5
 8006a66:	f7f9 ffe5 	bl	8000a34 <__aeabi_dcmplt>
 8006a6a:	b300      	cbz	r0, 8006aae <pow+0xa2>
 8006a6c:	f7ff ff96 	bl	800699c <__errno>
 8006a70:	2322      	movs	r3, #34	@ 0x22
 8006a72:	e01b      	b.n	8006aac <pow+0xa0>
 8006a74:	ec47 6b10 	vmov	d0, r6, r7
 8006a78:	f000 f882 	bl	8006b80 <finite>
 8006a7c:	b9e0      	cbnz	r0, 8006ab8 <pow+0xac>
 8006a7e:	eeb0 0a48 	vmov.f32	s0, s16
 8006a82:	eef0 0a68 	vmov.f32	s1, s17
 8006a86:	f000 f87b 	bl	8006b80 <finite>
 8006a8a:	b1a8      	cbz	r0, 8006ab8 <pow+0xac>
 8006a8c:	ec45 4b10 	vmov	d0, r4, r5
 8006a90:	f000 f876 	bl	8006b80 <finite>
 8006a94:	b180      	cbz	r0, 8006ab8 <pow+0xac>
 8006a96:	4632      	mov	r2, r6
 8006a98:	463b      	mov	r3, r7
 8006a9a:	4630      	mov	r0, r6
 8006a9c:	4639      	mov	r1, r7
 8006a9e:	f7f9 fff1 	bl	8000a84 <__aeabi_dcmpun>
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	d0e2      	beq.n	8006a6c <pow+0x60>
 8006aa6:	f7ff ff79 	bl	800699c <__errno>
 8006aaa:	2321      	movs	r3, #33	@ 0x21
 8006aac:	6003      	str	r3, [r0, #0]
 8006aae:	ecbd 8b02 	vpop	{d8}
 8006ab2:	ec47 6b10 	vmov	d0, r6, r7
 8006ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ab8:	2200      	movs	r2, #0
 8006aba:	2300      	movs	r3, #0
 8006abc:	4630      	mov	r0, r6
 8006abe:	4639      	mov	r1, r7
 8006ac0:	f7f9 ffae 	bl	8000a20 <__aeabi_dcmpeq>
 8006ac4:	2800      	cmp	r0, #0
 8006ac6:	d0f2      	beq.n	8006aae <pow+0xa2>
 8006ac8:	eeb0 0a48 	vmov.f32	s0, s16
 8006acc:	eef0 0a68 	vmov.f32	s1, s17
 8006ad0:	f000 f856 	bl	8006b80 <finite>
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	d0ea      	beq.n	8006aae <pow+0xa2>
 8006ad8:	ec45 4b10 	vmov	d0, r4, r5
 8006adc:	f000 f850 	bl	8006b80 <finite>
 8006ae0:	e7c3      	b.n	8006a6a <pow+0x5e>
 8006ae2:	4f01      	ldr	r7, [pc, #4]	@ (8006ae8 <pow+0xdc>)
 8006ae4:	2600      	movs	r6, #0
 8006ae6:	e7e2      	b.n	8006aae <pow+0xa2>
 8006ae8:	3ff00000 	.word	0x3ff00000

08006aec <sqrt>:
 8006aec:	b538      	push	{r3, r4, r5, lr}
 8006aee:	ed2d 8b02 	vpush	{d8}
 8006af2:	ec55 4b10 	vmov	r4, r5, d0
 8006af6:	f000 f84f 	bl	8006b98 <__ieee754_sqrt>
 8006afa:	4622      	mov	r2, r4
 8006afc:	462b      	mov	r3, r5
 8006afe:	4620      	mov	r0, r4
 8006b00:	4629      	mov	r1, r5
 8006b02:	eeb0 8a40 	vmov.f32	s16, s0
 8006b06:	eef0 8a60 	vmov.f32	s17, s1
 8006b0a:	f7f9 ffbb 	bl	8000a84 <__aeabi_dcmpun>
 8006b0e:	b990      	cbnz	r0, 8006b36 <sqrt+0x4a>
 8006b10:	2200      	movs	r2, #0
 8006b12:	2300      	movs	r3, #0
 8006b14:	4620      	mov	r0, r4
 8006b16:	4629      	mov	r1, r5
 8006b18:	f7f9 ff8c 	bl	8000a34 <__aeabi_dcmplt>
 8006b1c:	b158      	cbz	r0, 8006b36 <sqrt+0x4a>
 8006b1e:	f7ff ff3d 	bl	800699c <__errno>
 8006b22:	2321      	movs	r3, #33	@ 0x21
 8006b24:	6003      	str	r3, [r0, #0]
 8006b26:	2200      	movs	r2, #0
 8006b28:	2300      	movs	r3, #0
 8006b2a:	4610      	mov	r0, r2
 8006b2c:	4619      	mov	r1, r3
 8006b2e:	f7f9 fe39 	bl	80007a4 <__aeabi_ddiv>
 8006b32:	ec41 0b18 	vmov	d8, r0, r1
 8006b36:	eeb0 0a48 	vmov.f32	s0, s16
 8006b3a:	eef0 0a68 	vmov.f32	s1, s17
 8006b3e:	ecbd 8b02 	vpop	{d8}
 8006b42:	bd38      	pop	{r3, r4, r5, pc}

08006b44 <sqrtf>:
 8006b44:	b508      	push	{r3, lr}
 8006b46:	ed2d 8b02 	vpush	{d8}
 8006b4a:	eeb0 8a40 	vmov.f32	s16, s0
 8006b4e:	f000 f8f9 	bl	8006d44 <__ieee754_sqrtf>
 8006b52:	eeb4 8a48 	vcmp.f32	s16, s16
 8006b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b5a:	d60c      	bvs.n	8006b76 <sqrtf+0x32>
 8006b5c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8006b7c <sqrtf+0x38>
 8006b60:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8006b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b68:	d505      	bpl.n	8006b76 <sqrtf+0x32>
 8006b6a:	f7ff ff17 	bl	800699c <__errno>
 8006b6e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006b72:	2321      	movs	r3, #33	@ 0x21
 8006b74:	6003      	str	r3, [r0, #0]
 8006b76:	ecbd 8b02 	vpop	{d8}
 8006b7a:	bd08      	pop	{r3, pc}
 8006b7c:	00000000 	.word	0x00000000

08006b80 <finite>:
 8006b80:	b082      	sub	sp, #8
 8006b82:	ed8d 0b00 	vstr	d0, [sp]
 8006b86:	9801      	ldr	r0, [sp, #4]
 8006b88:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8006b8c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8006b90:	0fc0      	lsrs	r0, r0, #31
 8006b92:	b002      	add	sp, #8
 8006b94:	4770      	bx	lr
	...

08006b98 <__ieee754_sqrt>:
 8006b98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b9c:	4a66      	ldr	r2, [pc, #408]	@ (8006d38 <__ieee754_sqrt+0x1a0>)
 8006b9e:	ec55 4b10 	vmov	r4, r5, d0
 8006ba2:	43aa      	bics	r2, r5
 8006ba4:	462b      	mov	r3, r5
 8006ba6:	4621      	mov	r1, r4
 8006ba8:	d110      	bne.n	8006bcc <__ieee754_sqrt+0x34>
 8006baa:	4622      	mov	r2, r4
 8006bac:	4620      	mov	r0, r4
 8006bae:	4629      	mov	r1, r5
 8006bb0:	f7f9 fcce 	bl	8000550 <__aeabi_dmul>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	4620      	mov	r0, r4
 8006bba:	4629      	mov	r1, r5
 8006bbc:	f7f9 fb12 	bl	80001e4 <__adddf3>
 8006bc0:	4604      	mov	r4, r0
 8006bc2:	460d      	mov	r5, r1
 8006bc4:	ec45 4b10 	vmov	d0, r4, r5
 8006bc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bcc:	2d00      	cmp	r5, #0
 8006bce:	dc0e      	bgt.n	8006bee <__ieee754_sqrt+0x56>
 8006bd0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8006bd4:	4322      	orrs	r2, r4
 8006bd6:	d0f5      	beq.n	8006bc4 <__ieee754_sqrt+0x2c>
 8006bd8:	b19d      	cbz	r5, 8006c02 <__ieee754_sqrt+0x6a>
 8006bda:	4622      	mov	r2, r4
 8006bdc:	4620      	mov	r0, r4
 8006bde:	4629      	mov	r1, r5
 8006be0:	f7f9 fafe 	bl	80001e0 <__aeabi_dsub>
 8006be4:	4602      	mov	r2, r0
 8006be6:	460b      	mov	r3, r1
 8006be8:	f7f9 fddc 	bl	80007a4 <__aeabi_ddiv>
 8006bec:	e7e8      	b.n	8006bc0 <__ieee754_sqrt+0x28>
 8006bee:	152a      	asrs	r2, r5, #20
 8006bf0:	d115      	bne.n	8006c1e <__ieee754_sqrt+0x86>
 8006bf2:	2000      	movs	r0, #0
 8006bf4:	e009      	b.n	8006c0a <__ieee754_sqrt+0x72>
 8006bf6:	0acb      	lsrs	r3, r1, #11
 8006bf8:	3a15      	subs	r2, #21
 8006bfa:	0549      	lsls	r1, r1, #21
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d0fa      	beq.n	8006bf6 <__ieee754_sqrt+0x5e>
 8006c00:	e7f7      	b.n	8006bf2 <__ieee754_sqrt+0x5a>
 8006c02:	462a      	mov	r2, r5
 8006c04:	e7fa      	b.n	8006bfc <__ieee754_sqrt+0x64>
 8006c06:	005b      	lsls	r3, r3, #1
 8006c08:	3001      	adds	r0, #1
 8006c0a:	02dc      	lsls	r4, r3, #11
 8006c0c:	d5fb      	bpl.n	8006c06 <__ieee754_sqrt+0x6e>
 8006c0e:	1e44      	subs	r4, r0, #1
 8006c10:	1b12      	subs	r2, r2, r4
 8006c12:	f1c0 0420 	rsb	r4, r0, #32
 8006c16:	fa21 f404 	lsr.w	r4, r1, r4
 8006c1a:	4323      	orrs	r3, r4
 8006c1c:	4081      	lsls	r1, r0
 8006c1e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c22:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8006c26:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c2a:	07d2      	lsls	r2, r2, #31
 8006c2c:	bf5c      	itt	pl
 8006c2e:	005b      	lslpl	r3, r3, #1
 8006c30:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8006c34:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8006c38:	bf58      	it	pl
 8006c3a:	0049      	lslpl	r1, r1, #1
 8006c3c:	2600      	movs	r6, #0
 8006c3e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8006c42:	107f      	asrs	r7, r7, #1
 8006c44:	0049      	lsls	r1, r1, #1
 8006c46:	2016      	movs	r0, #22
 8006c48:	4632      	mov	r2, r6
 8006c4a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8006c4e:	1915      	adds	r5, r2, r4
 8006c50:	429d      	cmp	r5, r3
 8006c52:	bfde      	ittt	le
 8006c54:	192a      	addle	r2, r5, r4
 8006c56:	1b5b      	suble	r3, r3, r5
 8006c58:	1936      	addle	r6, r6, r4
 8006c5a:	0fcd      	lsrs	r5, r1, #31
 8006c5c:	3801      	subs	r0, #1
 8006c5e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8006c62:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006c66:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8006c6a:	d1f0      	bne.n	8006c4e <__ieee754_sqrt+0xb6>
 8006c6c:	4605      	mov	r5, r0
 8006c6e:	2420      	movs	r4, #32
 8006c70:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8006c74:	4293      	cmp	r3, r2
 8006c76:	eb0c 0e00 	add.w	lr, ip, r0
 8006c7a:	dc02      	bgt.n	8006c82 <__ieee754_sqrt+0xea>
 8006c7c:	d113      	bne.n	8006ca6 <__ieee754_sqrt+0x10e>
 8006c7e:	458e      	cmp	lr, r1
 8006c80:	d811      	bhi.n	8006ca6 <__ieee754_sqrt+0x10e>
 8006c82:	f1be 0f00 	cmp.w	lr, #0
 8006c86:	eb0e 000c 	add.w	r0, lr, ip
 8006c8a:	da3f      	bge.n	8006d0c <__ieee754_sqrt+0x174>
 8006c8c:	2800      	cmp	r0, #0
 8006c8e:	db3d      	blt.n	8006d0c <__ieee754_sqrt+0x174>
 8006c90:	f102 0801 	add.w	r8, r2, #1
 8006c94:	1a9b      	subs	r3, r3, r2
 8006c96:	458e      	cmp	lr, r1
 8006c98:	bf88      	it	hi
 8006c9a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006c9e:	eba1 010e 	sub.w	r1, r1, lr
 8006ca2:	4465      	add	r5, ip
 8006ca4:	4642      	mov	r2, r8
 8006ca6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8006caa:	3c01      	subs	r4, #1
 8006cac:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8006cb0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8006cb4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8006cb8:	d1dc      	bne.n	8006c74 <__ieee754_sqrt+0xdc>
 8006cba:	4319      	orrs	r1, r3
 8006cbc:	d01b      	beq.n	8006cf6 <__ieee754_sqrt+0x15e>
 8006cbe:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8006d3c <__ieee754_sqrt+0x1a4>
 8006cc2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8006d40 <__ieee754_sqrt+0x1a8>
 8006cc6:	e9da 0100 	ldrd	r0, r1, [sl]
 8006cca:	e9db 2300 	ldrd	r2, r3, [fp]
 8006cce:	f7f9 fa87 	bl	80001e0 <__aeabi_dsub>
 8006cd2:	e9da 8900 	ldrd	r8, r9, [sl]
 8006cd6:	4602      	mov	r2, r0
 8006cd8:	460b      	mov	r3, r1
 8006cda:	4640      	mov	r0, r8
 8006cdc:	4649      	mov	r1, r9
 8006cde:	f7f9 feb3 	bl	8000a48 <__aeabi_dcmple>
 8006ce2:	b140      	cbz	r0, 8006cf6 <__ieee754_sqrt+0x15e>
 8006ce4:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006ce8:	e9da 0100 	ldrd	r0, r1, [sl]
 8006cec:	e9db 2300 	ldrd	r2, r3, [fp]
 8006cf0:	d10e      	bne.n	8006d10 <__ieee754_sqrt+0x178>
 8006cf2:	3601      	adds	r6, #1
 8006cf4:	4625      	mov	r5, r4
 8006cf6:	1073      	asrs	r3, r6, #1
 8006cf8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 8006cfc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8006d00:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8006d04:	086b      	lsrs	r3, r5, #1
 8006d06:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 8006d0a:	e759      	b.n	8006bc0 <__ieee754_sqrt+0x28>
 8006d0c:	4690      	mov	r8, r2
 8006d0e:	e7c1      	b.n	8006c94 <__ieee754_sqrt+0xfc>
 8006d10:	f7f9 fa68 	bl	80001e4 <__adddf3>
 8006d14:	e9da 8900 	ldrd	r8, r9, [sl]
 8006d18:	4602      	mov	r2, r0
 8006d1a:	460b      	mov	r3, r1
 8006d1c:	4640      	mov	r0, r8
 8006d1e:	4649      	mov	r1, r9
 8006d20:	f7f9 fe88 	bl	8000a34 <__aeabi_dcmplt>
 8006d24:	b120      	cbz	r0, 8006d30 <__ieee754_sqrt+0x198>
 8006d26:	1cab      	adds	r3, r5, #2
 8006d28:	bf08      	it	eq
 8006d2a:	3601      	addeq	r6, #1
 8006d2c:	3502      	adds	r5, #2
 8006d2e:	e7e2      	b.n	8006cf6 <__ieee754_sqrt+0x15e>
 8006d30:	1c6b      	adds	r3, r5, #1
 8006d32:	f023 0501 	bic.w	r5, r3, #1
 8006d36:	e7de      	b.n	8006cf6 <__ieee754_sqrt+0x15e>
 8006d38:	7ff00000 	.word	0x7ff00000
 8006d3c:	08024e08 	.word	0x08024e08
 8006d40:	08024e00 	.word	0x08024e00

08006d44 <__ieee754_sqrtf>:
 8006d44:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8006d48:	4770      	bx	lr
 8006d4a:	0000      	movs	r0, r0
 8006d4c:	0000      	movs	r0, r0
	...

08006d50 <__ieee754_pow>:
 8006d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d54:	b091      	sub	sp, #68	@ 0x44
 8006d56:	ed8d 1b00 	vstr	d1, [sp]
 8006d5a:	e9dd 1900 	ldrd	r1, r9, [sp]
 8006d5e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8006d62:	ea5a 0001 	orrs.w	r0, sl, r1
 8006d66:	ec57 6b10 	vmov	r6, r7, d0
 8006d6a:	d113      	bne.n	8006d94 <__ieee754_pow+0x44>
 8006d6c:	19b3      	adds	r3, r6, r6
 8006d6e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8006d72:	4152      	adcs	r2, r2
 8006d74:	4298      	cmp	r0, r3
 8006d76:	4b9a      	ldr	r3, [pc, #616]	@ (8006fe0 <__ieee754_pow+0x290>)
 8006d78:	4193      	sbcs	r3, r2
 8006d7a:	f080 84ee 	bcs.w	800775a <__ieee754_pow+0xa0a>
 8006d7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d82:	4630      	mov	r0, r6
 8006d84:	4639      	mov	r1, r7
 8006d86:	f7f9 fa2d 	bl	80001e4 <__adddf3>
 8006d8a:	ec41 0b10 	vmov	d0, r0, r1
 8006d8e:	b011      	add	sp, #68	@ 0x44
 8006d90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d94:	4a93      	ldr	r2, [pc, #588]	@ (8006fe4 <__ieee754_pow+0x294>)
 8006d96:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 8006d9a:	4295      	cmp	r5, r2
 8006d9c:	46b8      	mov	r8, r7
 8006d9e:	4633      	mov	r3, r6
 8006da0:	d80a      	bhi.n	8006db8 <__ieee754_pow+0x68>
 8006da2:	d104      	bne.n	8006dae <__ieee754_pow+0x5e>
 8006da4:	2e00      	cmp	r6, #0
 8006da6:	d1ea      	bne.n	8006d7e <__ieee754_pow+0x2e>
 8006da8:	45aa      	cmp	sl, r5
 8006daa:	d8e8      	bhi.n	8006d7e <__ieee754_pow+0x2e>
 8006dac:	e001      	b.n	8006db2 <__ieee754_pow+0x62>
 8006dae:	4592      	cmp	sl, r2
 8006db0:	d802      	bhi.n	8006db8 <__ieee754_pow+0x68>
 8006db2:	4592      	cmp	sl, r2
 8006db4:	d10f      	bne.n	8006dd6 <__ieee754_pow+0x86>
 8006db6:	b171      	cbz	r1, 8006dd6 <__ieee754_pow+0x86>
 8006db8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 8006dbc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 8006dc0:	ea58 0803 	orrs.w	r8, r8, r3
 8006dc4:	d1db      	bne.n	8006d7e <__ieee754_pow+0x2e>
 8006dc6:	e9dd 3200 	ldrd	r3, r2, [sp]
 8006dca:	18db      	adds	r3, r3, r3
 8006dcc:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8006dd0:	4152      	adcs	r2, r2
 8006dd2:	4598      	cmp	r8, r3
 8006dd4:	e7cf      	b.n	8006d76 <__ieee754_pow+0x26>
 8006dd6:	f1b8 0f00 	cmp.w	r8, #0
 8006dda:	46ab      	mov	fp, r5
 8006ddc:	da43      	bge.n	8006e66 <__ieee754_pow+0x116>
 8006dde:	4a82      	ldr	r2, [pc, #520]	@ (8006fe8 <__ieee754_pow+0x298>)
 8006de0:	4592      	cmp	sl, r2
 8006de2:	d856      	bhi.n	8006e92 <__ieee754_pow+0x142>
 8006de4:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 8006de8:	4592      	cmp	sl, r2
 8006dea:	f240 84c5 	bls.w	8007778 <__ieee754_pow+0xa28>
 8006dee:	ea4f 522a 	mov.w	r2, sl, asr #20
 8006df2:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 8006df6:	2a14      	cmp	r2, #20
 8006df8:	dd18      	ble.n	8006e2c <__ieee754_pow+0xdc>
 8006dfa:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 8006dfe:	fa21 f402 	lsr.w	r4, r1, r2
 8006e02:	fa04 f202 	lsl.w	r2, r4, r2
 8006e06:	428a      	cmp	r2, r1
 8006e08:	f040 84b6 	bne.w	8007778 <__ieee754_pow+0xa28>
 8006e0c:	f004 0401 	and.w	r4, r4, #1
 8006e10:	f1c4 0402 	rsb	r4, r4, #2
 8006e14:	2900      	cmp	r1, #0
 8006e16:	d159      	bne.n	8006ecc <__ieee754_pow+0x17c>
 8006e18:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8006e1c:	d148      	bne.n	8006eb0 <__ieee754_pow+0x160>
 8006e1e:	4632      	mov	r2, r6
 8006e20:	463b      	mov	r3, r7
 8006e22:	4630      	mov	r0, r6
 8006e24:	4639      	mov	r1, r7
 8006e26:	f7f9 fb93 	bl	8000550 <__aeabi_dmul>
 8006e2a:	e7ae      	b.n	8006d8a <__ieee754_pow+0x3a>
 8006e2c:	2900      	cmp	r1, #0
 8006e2e:	d14c      	bne.n	8006eca <__ieee754_pow+0x17a>
 8006e30:	f1c2 0214 	rsb	r2, r2, #20
 8006e34:	fa4a f402 	asr.w	r4, sl, r2
 8006e38:	fa04 f202 	lsl.w	r2, r4, r2
 8006e3c:	4552      	cmp	r2, sl
 8006e3e:	f040 8498 	bne.w	8007772 <__ieee754_pow+0xa22>
 8006e42:	f004 0401 	and.w	r4, r4, #1
 8006e46:	f1c4 0402 	rsb	r4, r4, #2
 8006e4a:	4a68      	ldr	r2, [pc, #416]	@ (8006fec <__ieee754_pow+0x29c>)
 8006e4c:	4592      	cmp	sl, r2
 8006e4e:	d1e3      	bne.n	8006e18 <__ieee754_pow+0xc8>
 8006e50:	f1b9 0f00 	cmp.w	r9, #0
 8006e54:	f280 8489 	bge.w	800776a <__ieee754_pow+0xa1a>
 8006e58:	4964      	ldr	r1, [pc, #400]	@ (8006fec <__ieee754_pow+0x29c>)
 8006e5a:	4632      	mov	r2, r6
 8006e5c:	463b      	mov	r3, r7
 8006e5e:	2000      	movs	r0, #0
 8006e60:	f7f9 fca0 	bl	80007a4 <__aeabi_ddiv>
 8006e64:	e791      	b.n	8006d8a <__ieee754_pow+0x3a>
 8006e66:	2400      	movs	r4, #0
 8006e68:	bb81      	cbnz	r1, 8006ecc <__ieee754_pow+0x17c>
 8006e6a:	4a5e      	ldr	r2, [pc, #376]	@ (8006fe4 <__ieee754_pow+0x294>)
 8006e6c:	4592      	cmp	sl, r2
 8006e6e:	d1ec      	bne.n	8006e4a <__ieee754_pow+0xfa>
 8006e70:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 8006e74:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8006e78:	431a      	orrs	r2, r3
 8006e7a:	f000 846e 	beq.w	800775a <__ieee754_pow+0xa0a>
 8006e7e:	4b5c      	ldr	r3, [pc, #368]	@ (8006ff0 <__ieee754_pow+0x2a0>)
 8006e80:	429d      	cmp	r5, r3
 8006e82:	d908      	bls.n	8006e96 <__ieee754_pow+0x146>
 8006e84:	f1b9 0f00 	cmp.w	r9, #0
 8006e88:	f280 846b 	bge.w	8007762 <__ieee754_pow+0xa12>
 8006e8c:	2000      	movs	r0, #0
 8006e8e:	2100      	movs	r1, #0
 8006e90:	e77b      	b.n	8006d8a <__ieee754_pow+0x3a>
 8006e92:	2402      	movs	r4, #2
 8006e94:	e7e8      	b.n	8006e68 <__ieee754_pow+0x118>
 8006e96:	f1b9 0f00 	cmp.w	r9, #0
 8006e9a:	f04f 0000 	mov.w	r0, #0
 8006e9e:	f04f 0100 	mov.w	r1, #0
 8006ea2:	f6bf af72 	bge.w	8006d8a <__ieee754_pow+0x3a>
 8006ea6:	e9dd 0300 	ldrd	r0, r3, [sp]
 8006eaa:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8006eae:	e76c      	b.n	8006d8a <__ieee754_pow+0x3a>
 8006eb0:	4a50      	ldr	r2, [pc, #320]	@ (8006ff4 <__ieee754_pow+0x2a4>)
 8006eb2:	4591      	cmp	r9, r2
 8006eb4:	d10a      	bne.n	8006ecc <__ieee754_pow+0x17c>
 8006eb6:	f1b8 0f00 	cmp.w	r8, #0
 8006eba:	db07      	blt.n	8006ecc <__ieee754_pow+0x17c>
 8006ebc:	ec47 6b10 	vmov	d0, r6, r7
 8006ec0:	b011      	add	sp, #68	@ 0x44
 8006ec2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ec6:	f7ff be67 	b.w	8006b98 <__ieee754_sqrt>
 8006eca:	2400      	movs	r4, #0
 8006ecc:	ec47 6b10 	vmov	d0, r6, r7
 8006ed0:	9302      	str	r3, [sp, #8]
 8006ed2:	f000 fc87 	bl	80077e4 <fabs>
 8006ed6:	9b02      	ldr	r3, [sp, #8]
 8006ed8:	ec51 0b10 	vmov	r0, r1, d0
 8006edc:	bb43      	cbnz	r3, 8006f30 <__ieee754_pow+0x1e0>
 8006ede:	4b43      	ldr	r3, [pc, #268]	@ (8006fec <__ieee754_pow+0x29c>)
 8006ee0:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d000      	beq.n	8006eea <__ieee754_pow+0x19a>
 8006ee8:	bb15      	cbnz	r5, 8006f30 <__ieee754_pow+0x1e0>
 8006eea:	f1b9 0f00 	cmp.w	r9, #0
 8006eee:	da05      	bge.n	8006efc <__ieee754_pow+0x1ac>
 8006ef0:	4602      	mov	r2, r0
 8006ef2:	460b      	mov	r3, r1
 8006ef4:	2000      	movs	r0, #0
 8006ef6:	493d      	ldr	r1, [pc, #244]	@ (8006fec <__ieee754_pow+0x29c>)
 8006ef8:	f7f9 fc54 	bl	80007a4 <__aeabi_ddiv>
 8006efc:	f1b8 0f00 	cmp.w	r8, #0
 8006f00:	f6bf af43 	bge.w	8006d8a <__ieee754_pow+0x3a>
 8006f04:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8006f08:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8006f0c:	4325      	orrs	r5, r4
 8006f0e:	d108      	bne.n	8006f22 <__ieee754_pow+0x1d2>
 8006f10:	4602      	mov	r2, r0
 8006f12:	460b      	mov	r3, r1
 8006f14:	4610      	mov	r0, r2
 8006f16:	4619      	mov	r1, r3
 8006f18:	f7f9 f962 	bl	80001e0 <__aeabi_dsub>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	460b      	mov	r3, r1
 8006f20:	e79e      	b.n	8006e60 <__ieee754_pow+0x110>
 8006f22:	2c01      	cmp	r4, #1
 8006f24:	f47f af31 	bne.w	8006d8a <__ieee754_pow+0x3a>
 8006f28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	e72c      	b.n	8006d8a <__ieee754_pow+0x3a>
 8006f30:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8006f34:	3b01      	subs	r3, #1
 8006f36:	ea53 0204 	orrs.w	r2, r3, r4
 8006f3a:	d102      	bne.n	8006f42 <__ieee754_pow+0x1f2>
 8006f3c:	4632      	mov	r2, r6
 8006f3e:	463b      	mov	r3, r7
 8006f40:	e7e8      	b.n	8006f14 <__ieee754_pow+0x1c4>
 8006f42:	3c01      	subs	r4, #1
 8006f44:	431c      	orrs	r4, r3
 8006f46:	d016      	beq.n	8006f76 <__ieee754_pow+0x226>
 8006f48:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8006fd0 <__ieee754_pow+0x280>
 8006f4c:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8006f50:	ed8d 7b02 	vstr	d7, [sp, #8]
 8006f54:	f240 8110 	bls.w	8007178 <__ieee754_pow+0x428>
 8006f58:	4b27      	ldr	r3, [pc, #156]	@ (8006ff8 <__ieee754_pow+0x2a8>)
 8006f5a:	459a      	cmp	sl, r3
 8006f5c:	4b24      	ldr	r3, [pc, #144]	@ (8006ff0 <__ieee754_pow+0x2a0>)
 8006f5e:	d916      	bls.n	8006f8e <__ieee754_pow+0x23e>
 8006f60:	429d      	cmp	r5, r3
 8006f62:	d80b      	bhi.n	8006f7c <__ieee754_pow+0x22c>
 8006f64:	f1b9 0f00 	cmp.w	r9, #0
 8006f68:	da0b      	bge.n	8006f82 <__ieee754_pow+0x232>
 8006f6a:	2000      	movs	r0, #0
 8006f6c:	b011      	add	sp, #68	@ 0x44
 8006f6e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f72:	f000 bcf1 	b.w	8007958 <__math_oflow>
 8006f76:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 8006fd8 <__ieee754_pow+0x288>
 8006f7a:	e7e7      	b.n	8006f4c <__ieee754_pow+0x1fc>
 8006f7c:	f1b9 0f00 	cmp.w	r9, #0
 8006f80:	dcf3      	bgt.n	8006f6a <__ieee754_pow+0x21a>
 8006f82:	2000      	movs	r0, #0
 8006f84:	b011      	add	sp, #68	@ 0x44
 8006f86:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f8a:	f000 bcdd 	b.w	8007948 <__math_uflow>
 8006f8e:	429d      	cmp	r5, r3
 8006f90:	d20c      	bcs.n	8006fac <__ieee754_pow+0x25c>
 8006f92:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006f96:	2200      	movs	r2, #0
 8006f98:	2300      	movs	r3, #0
 8006f9a:	f7f9 fd4b 	bl	8000a34 <__aeabi_dcmplt>
 8006f9e:	3800      	subs	r0, #0
 8006fa0:	bf18      	it	ne
 8006fa2:	2001      	movne	r0, #1
 8006fa4:	f1b9 0f00 	cmp.w	r9, #0
 8006fa8:	daec      	bge.n	8006f84 <__ieee754_pow+0x234>
 8006faa:	e7df      	b.n	8006f6c <__ieee754_pow+0x21c>
 8006fac:	4b0f      	ldr	r3, [pc, #60]	@ (8006fec <__ieee754_pow+0x29c>)
 8006fae:	429d      	cmp	r5, r3
 8006fb0:	f04f 0200 	mov.w	r2, #0
 8006fb4:	d922      	bls.n	8006ffc <__ieee754_pow+0x2ac>
 8006fb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fba:	2300      	movs	r3, #0
 8006fbc:	f7f9 fd3a 	bl	8000a34 <__aeabi_dcmplt>
 8006fc0:	3800      	subs	r0, #0
 8006fc2:	bf18      	it	ne
 8006fc4:	2001      	movne	r0, #1
 8006fc6:	f1b9 0f00 	cmp.w	r9, #0
 8006fca:	dccf      	bgt.n	8006f6c <__ieee754_pow+0x21c>
 8006fcc:	e7da      	b.n	8006f84 <__ieee754_pow+0x234>
 8006fce:	bf00      	nop
 8006fd0:	00000000 	.word	0x00000000
 8006fd4:	3ff00000 	.word	0x3ff00000
 8006fd8:	00000000 	.word	0x00000000
 8006fdc:	bff00000 	.word	0xbff00000
 8006fe0:	fff00000 	.word	0xfff00000
 8006fe4:	7ff00000 	.word	0x7ff00000
 8006fe8:	433fffff 	.word	0x433fffff
 8006fec:	3ff00000 	.word	0x3ff00000
 8006ff0:	3fefffff 	.word	0x3fefffff
 8006ff4:	3fe00000 	.word	0x3fe00000
 8006ff8:	43f00000 	.word	0x43f00000
 8006ffc:	4b5a      	ldr	r3, [pc, #360]	@ (8007168 <__ieee754_pow+0x418>)
 8006ffe:	f7f9 f8ef 	bl	80001e0 <__aeabi_dsub>
 8007002:	a351      	add	r3, pc, #324	@ (adr r3, 8007148 <__ieee754_pow+0x3f8>)
 8007004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007008:	4604      	mov	r4, r0
 800700a:	460d      	mov	r5, r1
 800700c:	f7f9 faa0 	bl	8000550 <__aeabi_dmul>
 8007010:	a34f      	add	r3, pc, #316	@ (adr r3, 8007150 <__ieee754_pow+0x400>)
 8007012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007016:	4606      	mov	r6, r0
 8007018:	460f      	mov	r7, r1
 800701a:	4620      	mov	r0, r4
 800701c:	4629      	mov	r1, r5
 800701e:	f7f9 fa97 	bl	8000550 <__aeabi_dmul>
 8007022:	4b52      	ldr	r3, [pc, #328]	@ (800716c <__ieee754_pow+0x41c>)
 8007024:	4682      	mov	sl, r0
 8007026:	468b      	mov	fp, r1
 8007028:	2200      	movs	r2, #0
 800702a:	4620      	mov	r0, r4
 800702c:	4629      	mov	r1, r5
 800702e:	f7f9 fa8f 	bl	8000550 <__aeabi_dmul>
 8007032:	4602      	mov	r2, r0
 8007034:	460b      	mov	r3, r1
 8007036:	a148      	add	r1, pc, #288	@ (adr r1, 8007158 <__ieee754_pow+0x408>)
 8007038:	e9d1 0100 	ldrd	r0, r1, [r1]
 800703c:	f7f9 f8d0 	bl	80001e0 <__aeabi_dsub>
 8007040:	4622      	mov	r2, r4
 8007042:	462b      	mov	r3, r5
 8007044:	f7f9 fa84 	bl	8000550 <__aeabi_dmul>
 8007048:	4602      	mov	r2, r0
 800704a:	460b      	mov	r3, r1
 800704c:	2000      	movs	r0, #0
 800704e:	4948      	ldr	r1, [pc, #288]	@ (8007170 <__ieee754_pow+0x420>)
 8007050:	f7f9 f8c6 	bl	80001e0 <__aeabi_dsub>
 8007054:	4622      	mov	r2, r4
 8007056:	4680      	mov	r8, r0
 8007058:	4689      	mov	r9, r1
 800705a:	462b      	mov	r3, r5
 800705c:	4620      	mov	r0, r4
 800705e:	4629      	mov	r1, r5
 8007060:	f7f9 fa76 	bl	8000550 <__aeabi_dmul>
 8007064:	4602      	mov	r2, r0
 8007066:	460b      	mov	r3, r1
 8007068:	4640      	mov	r0, r8
 800706a:	4649      	mov	r1, r9
 800706c:	f7f9 fa70 	bl	8000550 <__aeabi_dmul>
 8007070:	a33b      	add	r3, pc, #236	@ (adr r3, 8007160 <__ieee754_pow+0x410>)
 8007072:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007076:	f7f9 fa6b 	bl	8000550 <__aeabi_dmul>
 800707a:	4602      	mov	r2, r0
 800707c:	460b      	mov	r3, r1
 800707e:	4650      	mov	r0, sl
 8007080:	4659      	mov	r1, fp
 8007082:	f7f9 f8ad 	bl	80001e0 <__aeabi_dsub>
 8007086:	4602      	mov	r2, r0
 8007088:	460b      	mov	r3, r1
 800708a:	4680      	mov	r8, r0
 800708c:	4689      	mov	r9, r1
 800708e:	4630      	mov	r0, r6
 8007090:	4639      	mov	r1, r7
 8007092:	f7f9 f8a7 	bl	80001e4 <__adddf3>
 8007096:	2400      	movs	r4, #0
 8007098:	4632      	mov	r2, r6
 800709a:	463b      	mov	r3, r7
 800709c:	4620      	mov	r0, r4
 800709e:	460d      	mov	r5, r1
 80070a0:	f7f9 f89e 	bl	80001e0 <__aeabi_dsub>
 80070a4:	4602      	mov	r2, r0
 80070a6:	460b      	mov	r3, r1
 80070a8:	4640      	mov	r0, r8
 80070aa:	4649      	mov	r1, r9
 80070ac:	f7f9 f898 	bl	80001e0 <__aeabi_dsub>
 80070b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070b4:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070b8:	2300      	movs	r3, #0
 80070ba:	9304      	str	r3, [sp, #16]
 80070bc:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80070c0:	4606      	mov	r6, r0
 80070c2:	460f      	mov	r7, r1
 80070c4:	465b      	mov	r3, fp
 80070c6:	4652      	mov	r2, sl
 80070c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80070cc:	f7f9 f888 	bl	80001e0 <__aeabi_dsub>
 80070d0:	4622      	mov	r2, r4
 80070d2:	462b      	mov	r3, r5
 80070d4:	f7f9 fa3c 	bl	8000550 <__aeabi_dmul>
 80070d8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80070dc:	4680      	mov	r8, r0
 80070de:	4689      	mov	r9, r1
 80070e0:	4630      	mov	r0, r6
 80070e2:	4639      	mov	r1, r7
 80070e4:	f7f9 fa34 	bl	8000550 <__aeabi_dmul>
 80070e8:	4602      	mov	r2, r0
 80070ea:	460b      	mov	r3, r1
 80070ec:	4640      	mov	r0, r8
 80070ee:	4649      	mov	r1, r9
 80070f0:	f7f9 f878 	bl	80001e4 <__adddf3>
 80070f4:	465b      	mov	r3, fp
 80070f6:	4606      	mov	r6, r0
 80070f8:	460f      	mov	r7, r1
 80070fa:	4652      	mov	r2, sl
 80070fc:	4620      	mov	r0, r4
 80070fe:	4629      	mov	r1, r5
 8007100:	f7f9 fa26 	bl	8000550 <__aeabi_dmul>
 8007104:	460b      	mov	r3, r1
 8007106:	4602      	mov	r2, r0
 8007108:	4680      	mov	r8, r0
 800710a:	4689      	mov	r9, r1
 800710c:	4630      	mov	r0, r6
 800710e:	4639      	mov	r1, r7
 8007110:	f7f9 f868 	bl	80001e4 <__adddf3>
 8007114:	4b17      	ldr	r3, [pc, #92]	@ (8007174 <__ieee754_pow+0x424>)
 8007116:	4299      	cmp	r1, r3
 8007118:	4604      	mov	r4, r0
 800711a:	460d      	mov	r5, r1
 800711c:	468b      	mov	fp, r1
 800711e:	f340 820b 	ble.w	8007538 <__ieee754_pow+0x7e8>
 8007122:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8007126:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800712a:	4303      	orrs	r3, r0
 800712c:	f000 81ea 	beq.w	8007504 <__ieee754_pow+0x7b4>
 8007130:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007134:	2200      	movs	r2, #0
 8007136:	2300      	movs	r3, #0
 8007138:	f7f9 fc7c 	bl	8000a34 <__aeabi_dcmplt>
 800713c:	3800      	subs	r0, #0
 800713e:	bf18      	it	ne
 8007140:	2001      	movne	r0, #1
 8007142:	e713      	b.n	8006f6c <__ieee754_pow+0x21c>
 8007144:	f3af 8000 	nop.w
 8007148:	60000000 	.word	0x60000000
 800714c:	3ff71547 	.word	0x3ff71547
 8007150:	f85ddf44 	.word	0xf85ddf44
 8007154:	3e54ae0b 	.word	0x3e54ae0b
 8007158:	55555555 	.word	0x55555555
 800715c:	3fd55555 	.word	0x3fd55555
 8007160:	652b82fe 	.word	0x652b82fe
 8007164:	3ff71547 	.word	0x3ff71547
 8007168:	3ff00000 	.word	0x3ff00000
 800716c:	3fd00000 	.word	0x3fd00000
 8007170:	3fe00000 	.word	0x3fe00000
 8007174:	408fffff 	.word	0x408fffff
 8007178:	4bd5      	ldr	r3, [pc, #852]	@ (80074d0 <__ieee754_pow+0x780>)
 800717a:	ea08 0303 	and.w	r3, r8, r3
 800717e:	2200      	movs	r2, #0
 8007180:	b92b      	cbnz	r3, 800718e <__ieee754_pow+0x43e>
 8007182:	4bd4      	ldr	r3, [pc, #848]	@ (80074d4 <__ieee754_pow+0x784>)
 8007184:	f7f9 f9e4 	bl	8000550 <__aeabi_dmul>
 8007188:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800718c:	468b      	mov	fp, r1
 800718e:	ea4f 532b 	mov.w	r3, fp, asr #20
 8007192:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007196:	4413      	add	r3, r2
 8007198:	930a      	str	r3, [sp, #40]	@ 0x28
 800719a:	4bcf      	ldr	r3, [pc, #828]	@ (80074d8 <__ieee754_pow+0x788>)
 800719c:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 80071a0:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 80071a4:	459b      	cmp	fp, r3
 80071a6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80071aa:	dd08      	ble.n	80071be <__ieee754_pow+0x46e>
 80071ac:	4bcb      	ldr	r3, [pc, #812]	@ (80074dc <__ieee754_pow+0x78c>)
 80071ae:	459b      	cmp	fp, r3
 80071b0:	f340 81a5 	ble.w	80074fe <__ieee754_pow+0x7ae>
 80071b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80071b6:	3301      	adds	r3, #1
 80071b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80071ba:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 80071be:	f04f 0a00 	mov.w	sl, #0
 80071c2:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 80071c6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071c8:	4bc5      	ldr	r3, [pc, #788]	@ (80074e0 <__ieee754_pow+0x790>)
 80071ca:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80071ce:	ed93 7b00 	vldr	d7, [r3]
 80071d2:	4629      	mov	r1, r5
 80071d4:	ec53 2b17 	vmov	r2, r3, d7
 80071d8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80071dc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80071e0:	f7f8 fffe 	bl	80001e0 <__aeabi_dsub>
 80071e4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80071e8:	4606      	mov	r6, r0
 80071ea:	460f      	mov	r7, r1
 80071ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071f0:	f7f8 fff8 	bl	80001e4 <__adddf3>
 80071f4:	4602      	mov	r2, r0
 80071f6:	460b      	mov	r3, r1
 80071f8:	2000      	movs	r0, #0
 80071fa:	49ba      	ldr	r1, [pc, #744]	@ (80074e4 <__ieee754_pow+0x794>)
 80071fc:	f7f9 fad2 	bl	80007a4 <__aeabi_ddiv>
 8007200:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8007204:	4602      	mov	r2, r0
 8007206:	460b      	mov	r3, r1
 8007208:	4630      	mov	r0, r6
 800720a:	4639      	mov	r1, r7
 800720c:	f7f9 f9a0 	bl	8000550 <__aeabi_dmul>
 8007210:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007214:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8007218:	106d      	asrs	r5, r5, #1
 800721a:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800721e:	f04f 0b00 	mov.w	fp, #0
 8007222:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8007226:	4661      	mov	r1, ip
 8007228:	2200      	movs	r2, #0
 800722a:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800722e:	4658      	mov	r0, fp
 8007230:	46e1      	mov	r9, ip
 8007232:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8007236:	4614      	mov	r4, r2
 8007238:	461d      	mov	r5, r3
 800723a:	f7f9 f989 	bl	8000550 <__aeabi_dmul>
 800723e:	4602      	mov	r2, r0
 8007240:	460b      	mov	r3, r1
 8007242:	4630      	mov	r0, r6
 8007244:	4639      	mov	r1, r7
 8007246:	f7f8 ffcb 	bl	80001e0 <__aeabi_dsub>
 800724a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800724e:	4606      	mov	r6, r0
 8007250:	460f      	mov	r7, r1
 8007252:	4620      	mov	r0, r4
 8007254:	4629      	mov	r1, r5
 8007256:	f7f8 ffc3 	bl	80001e0 <__aeabi_dsub>
 800725a:	4602      	mov	r2, r0
 800725c:	460b      	mov	r3, r1
 800725e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007262:	f7f8 ffbd 	bl	80001e0 <__aeabi_dsub>
 8007266:	465a      	mov	r2, fp
 8007268:	464b      	mov	r3, r9
 800726a:	f7f9 f971 	bl	8000550 <__aeabi_dmul>
 800726e:	4602      	mov	r2, r0
 8007270:	460b      	mov	r3, r1
 8007272:	4630      	mov	r0, r6
 8007274:	4639      	mov	r1, r7
 8007276:	f7f8 ffb3 	bl	80001e0 <__aeabi_dsub>
 800727a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800727e:	f7f9 f967 	bl	8000550 <__aeabi_dmul>
 8007282:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007286:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800728a:	4610      	mov	r0, r2
 800728c:	4619      	mov	r1, r3
 800728e:	f7f9 f95f 	bl	8000550 <__aeabi_dmul>
 8007292:	a37d      	add	r3, pc, #500	@ (adr r3, 8007488 <__ieee754_pow+0x738>)
 8007294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007298:	4604      	mov	r4, r0
 800729a:	460d      	mov	r5, r1
 800729c:	f7f9 f958 	bl	8000550 <__aeabi_dmul>
 80072a0:	a37b      	add	r3, pc, #492	@ (adr r3, 8007490 <__ieee754_pow+0x740>)
 80072a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a6:	f7f8 ff9d 	bl	80001e4 <__adddf3>
 80072aa:	4622      	mov	r2, r4
 80072ac:	462b      	mov	r3, r5
 80072ae:	f7f9 f94f 	bl	8000550 <__aeabi_dmul>
 80072b2:	a379      	add	r3, pc, #484	@ (adr r3, 8007498 <__ieee754_pow+0x748>)
 80072b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072b8:	f7f8 ff94 	bl	80001e4 <__adddf3>
 80072bc:	4622      	mov	r2, r4
 80072be:	462b      	mov	r3, r5
 80072c0:	f7f9 f946 	bl	8000550 <__aeabi_dmul>
 80072c4:	a376      	add	r3, pc, #472	@ (adr r3, 80074a0 <__ieee754_pow+0x750>)
 80072c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ca:	f7f8 ff8b 	bl	80001e4 <__adddf3>
 80072ce:	4622      	mov	r2, r4
 80072d0:	462b      	mov	r3, r5
 80072d2:	f7f9 f93d 	bl	8000550 <__aeabi_dmul>
 80072d6:	a374      	add	r3, pc, #464	@ (adr r3, 80074a8 <__ieee754_pow+0x758>)
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	f7f8 ff82 	bl	80001e4 <__adddf3>
 80072e0:	4622      	mov	r2, r4
 80072e2:	462b      	mov	r3, r5
 80072e4:	f7f9 f934 	bl	8000550 <__aeabi_dmul>
 80072e8:	a371      	add	r3, pc, #452	@ (adr r3, 80074b0 <__ieee754_pow+0x760>)
 80072ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ee:	f7f8 ff79 	bl	80001e4 <__adddf3>
 80072f2:	4622      	mov	r2, r4
 80072f4:	4606      	mov	r6, r0
 80072f6:	460f      	mov	r7, r1
 80072f8:	462b      	mov	r3, r5
 80072fa:	4620      	mov	r0, r4
 80072fc:	4629      	mov	r1, r5
 80072fe:	f7f9 f927 	bl	8000550 <__aeabi_dmul>
 8007302:	4602      	mov	r2, r0
 8007304:	460b      	mov	r3, r1
 8007306:	4630      	mov	r0, r6
 8007308:	4639      	mov	r1, r7
 800730a:	f7f9 f921 	bl	8000550 <__aeabi_dmul>
 800730e:	465a      	mov	r2, fp
 8007310:	4604      	mov	r4, r0
 8007312:	460d      	mov	r5, r1
 8007314:	464b      	mov	r3, r9
 8007316:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800731a:	f7f8 ff63 	bl	80001e4 <__adddf3>
 800731e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007322:	f7f9 f915 	bl	8000550 <__aeabi_dmul>
 8007326:	4622      	mov	r2, r4
 8007328:	462b      	mov	r3, r5
 800732a:	f7f8 ff5b 	bl	80001e4 <__adddf3>
 800732e:	465a      	mov	r2, fp
 8007330:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007334:	464b      	mov	r3, r9
 8007336:	4658      	mov	r0, fp
 8007338:	4649      	mov	r1, r9
 800733a:	f7f9 f909 	bl	8000550 <__aeabi_dmul>
 800733e:	4b6a      	ldr	r3, [pc, #424]	@ (80074e8 <__ieee754_pow+0x798>)
 8007340:	2200      	movs	r2, #0
 8007342:	4606      	mov	r6, r0
 8007344:	460f      	mov	r7, r1
 8007346:	f7f8 ff4d 	bl	80001e4 <__adddf3>
 800734a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800734e:	f7f8 ff49 	bl	80001e4 <__adddf3>
 8007352:	46d8      	mov	r8, fp
 8007354:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8007358:	460d      	mov	r5, r1
 800735a:	465a      	mov	r2, fp
 800735c:	460b      	mov	r3, r1
 800735e:	4640      	mov	r0, r8
 8007360:	4649      	mov	r1, r9
 8007362:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8007366:	f7f9 f8f3 	bl	8000550 <__aeabi_dmul>
 800736a:	465c      	mov	r4, fp
 800736c:	4680      	mov	r8, r0
 800736e:	4689      	mov	r9, r1
 8007370:	4b5d      	ldr	r3, [pc, #372]	@ (80074e8 <__ieee754_pow+0x798>)
 8007372:	2200      	movs	r2, #0
 8007374:	4620      	mov	r0, r4
 8007376:	4629      	mov	r1, r5
 8007378:	f7f8 ff32 	bl	80001e0 <__aeabi_dsub>
 800737c:	4632      	mov	r2, r6
 800737e:	463b      	mov	r3, r7
 8007380:	f7f8 ff2e 	bl	80001e0 <__aeabi_dsub>
 8007384:	4602      	mov	r2, r0
 8007386:	460b      	mov	r3, r1
 8007388:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800738c:	f7f8 ff28 	bl	80001e0 <__aeabi_dsub>
 8007390:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007394:	f7f9 f8dc 	bl	8000550 <__aeabi_dmul>
 8007398:	4622      	mov	r2, r4
 800739a:	4606      	mov	r6, r0
 800739c:	460f      	mov	r7, r1
 800739e:	462b      	mov	r3, r5
 80073a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80073a4:	f7f9 f8d4 	bl	8000550 <__aeabi_dmul>
 80073a8:	4602      	mov	r2, r0
 80073aa:	460b      	mov	r3, r1
 80073ac:	4630      	mov	r0, r6
 80073ae:	4639      	mov	r1, r7
 80073b0:	f7f8 ff18 	bl	80001e4 <__adddf3>
 80073b4:	4606      	mov	r6, r0
 80073b6:	460f      	mov	r7, r1
 80073b8:	4602      	mov	r2, r0
 80073ba:	460b      	mov	r3, r1
 80073bc:	4640      	mov	r0, r8
 80073be:	4649      	mov	r1, r9
 80073c0:	f7f8 ff10 	bl	80001e4 <__adddf3>
 80073c4:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 80073c8:	a33b      	add	r3, pc, #236	@ (adr r3, 80074b8 <__ieee754_pow+0x768>)
 80073ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ce:	4658      	mov	r0, fp
 80073d0:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80073d4:	460d      	mov	r5, r1
 80073d6:	f7f9 f8bb 	bl	8000550 <__aeabi_dmul>
 80073da:	465c      	mov	r4, fp
 80073dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80073e0:	4642      	mov	r2, r8
 80073e2:	464b      	mov	r3, r9
 80073e4:	4620      	mov	r0, r4
 80073e6:	4629      	mov	r1, r5
 80073e8:	f7f8 fefa 	bl	80001e0 <__aeabi_dsub>
 80073ec:	4602      	mov	r2, r0
 80073ee:	460b      	mov	r3, r1
 80073f0:	4630      	mov	r0, r6
 80073f2:	4639      	mov	r1, r7
 80073f4:	f7f8 fef4 	bl	80001e0 <__aeabi_dsub>
 80073f8:	a331      	add	r3, pc, #196	@ (adr r3, 80074c0 <__ieee754_pow+0x770>)
 80073fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073fe:	f7f9 f8a7 	bl	8000550 <__aeabi_dmul>
 8007402:	a331      	add	r3, pc, #196	@ (adr r3, 80074c8 <__ieee754_pow+0x778>)
 8007404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007408:	4606      	mov	r6, r0
 800740a:	460f      	mov	r7, r1
 800740c:	4620      	mov	r0, r4
 800740e:	4629      	mov	r1, r5
 8007410:	f7f9 f89e 	bl	8000550 <__aeabi_dmul>
 8007414:	4602      	mov	r2, r0
 8007416:	460b      	mov	r3, r1
 8007418:	4630      	mov	r0, r6
 800741a:	4639      	mov	r1, r7
 800741c:	f7f8 fee2 	bl	80001e4 <__adddf3>
 8007420:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007422:	4b32      	ldr	r3, [pc, #200]	@ (80074ec <__ieee754_pow+0x79c>)
 8007424:	4413      	add	r3, r2
 8007426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800742a:	f7f8 fedb 	bl	80001e4 <__adddf3>
 800742e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007432:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007434:	f7f9 f822 	bl	800047c <__aeabi_i2d>
 8007438:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800743a:	4b2d      	ldr	r3, [pc, #180]	@ (80074f0 <__ieee754_pow+0x7a0>)
 800743c:	4413      	add	r3, r2
 800743e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007442:	4606      	mov	r6, r0
 8007444:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007448:	460f      	mov	r7, r1
 800744a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800744e:	f7f8 fec9 	bl	80001e4 <__adddf3>
 8007452:	4642      	mov	r2, r8
 8007454:	464b      	mov	r3, r9
 8007456:	f7f8 fec5 	bl	80001e4 <__adddf3>
 800745a:	4632      	mov	r2, r6
 800745c:	463b      	mov	r3, r7
 800745e:	f7f8 fec1 	bl	80001e4 <__adddf3>
 8007462:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8007466:	4632      	mov	r2, r6
 8007468:	463b      	mov	r3, r7
 800746a:	4658      	mov	r0, fp
 800746c:	460d      	mov	r5, r1
 800746e:	f7f8 feb7 	bl	80001e0 <__aeabi_dsub>
 8007472:	4642      	mov	r2, r8
 8007474:	464b      	mov	r3, r9
 8007476:	f7f8 feb3 	bl	80001e0 <__aeabi_dsub>
 800747a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800747e:	f7f8 feaf 	bl	80001e0 <__aeabi_dsub>
 8007482:	465c      	mov	r4, fp
 8007484:	e036      	b.n	80074f4 <__ieee754_pow+0x7a4>
 8007486:	bf00      	nop
 8007488:	4a454eef 	.word	0x4a454eef
 800748c:	3fca7e28 	.word	0x3fca7e28
 8007490:	93c9db65 	.word	0x93c9db65
 8007494:	3fcd864a 	.word	0x3fcd864a
 8007498:	a91d4101 	.word	0xa91d4101
 800749c:	3fd17460 	.word	0x3fd17460
 80074a0:	518f264d 	.word	0x518f264d
 80074a4:	3fd55555 	.word	0x3fd55555
 80074a8:	db6fabff 	.word	0xdb6fabff
 80074ac:	3fdb6db6 	.word	0x3fdb6db6
 80074b0:	33333303 	.word	0x33333303
 80074b4:	3fe33333 	.word	0x3fe33333
 80074b8:	e0000000 	.word	0xe0000000
 80074bc:	3feec709 	.word	0x3feec709
 80074c0:	dc3a03fd 	.word	0xdc3a03fd
 80074c4:	3feec709 	.word	0x3feec709
 80074c8:	145b01f5 	.word	0x145b01f5
 80074cc:	be3e2fe0 	.word	0xbe3e2fe0
 80074d0:	7ff00000 	.word	0x7ff00000
 80074d4:	43400000 	.word	0x43400000
 80074d8:	0003988e 	.word	0x0003988e
 80074dc:	000bb679 	.word	0x000bb679
 80074e0:	08024e30 	.word	0x08024e30
 80074e4:	3ff00000 	.word	0x3ff00000
 80074e8:	40080000 	.word	0x40080000
 80074ec:	08024e10 	.word	0x08024e10
 80074f0:	08024e20 	.word	0x08024e20
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80074fc:	e5d6      	b.n	80070ac <__ieee754_pow+0x35c>
 80074fe:	f04f 0a01 	mov.w	sl, #1
 8007502:	e65e      	b.n	80071c2 <__ieee754_pow+0x472>
 8007504:	a3b5      	add	r3, pc, #724	@ (adr r3, 80077dc <__ieee754_pow+0xa8c>)
 8007506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750a:	4630      	mov	r0, r6
 800750c:	4639      	mov	r1, r7
 800750e:	f7f8 fe69 	bl	80001e4 <__adddf3>
 8007512:	4642      	mov	r2, r8
 8007514:	e9cd 0100 	strd	r0, r1, [sp]
 8007518:	464b      	mov	r3, r9
 800751a:	4620      	mov	r0, r4
 800751c:	4629      	mov	r1, r5
 800751e:	f7f8 fe5f 	bl	80001e0 <__aeabi_dsub>
 8007522:	4602      	mov	r2, r0
 8007524:	460b      	mov	r3, r1
 8007526:	e9dd 0100 	ldrd	r0, r1, [sp]
 800752a:	f7f9 faa1 	bl	8000a70 <__aeabi_dcmpgt>
 800752e:	2800      	cmp	r0, #0
 8007530:	f47f adfe 	bne.w	8007130 <__ieee754_pow+0x3e0>
 8007534:	4ba2      	ldr	r3, [pc, #648]	@ (80077c0 <__ieee754_pow+0xa70>)
 8007536:	e022      	b.n	800757e <__ieee754_pow+0x82e>
 8007538:	4ca2      	ldr	r4, [pc, #648]	@ (80077c4 <__ieee754_pow+0xa74>)
 800753a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800753e:	42a3      	cmp	r3, r4
 8007540:	d919      	bls.n	8007576 <__ieee754_pow+0x826>
 8007542:	4ba1      	ldr	r3, [pc, #644]	@ (80077c8 <__ieee754_pow+0xa78>)
 8007544:	440b      	add	r3, r1
 8007546:	4303      	orrs	r3, r0
 8007548:	d009      	beq.n	800755e <__ieee754_pow+0x80e>
 800754a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800754e:	2200      	movs	r2, #0
 8007550:	2300      	movs	r3, #0
 8007552:	f7f9 fa6f 	bl	8000a34 <__aeabi_dcmplt>
 8007556:	3800      	subs	r0, #0
 8007558:	bf18      	it	ne
 800755a:	2001      	movne	r0, #1
 800755c:	e512      	b.n	8006f84 <__ieee754_pow+0x234>
 800755e:	4642      	mov	r2, r8
 8007560:	464b      	mov	r3, r9
 8007562:	f7f8 fe3d 	bl	80001e0 <__aeabi_dsub>
 8007566:	4632      	mov	r2, r6
 8007568:	463b      	mov	r3, r7
 800756a:	f7f9 fa77 	bl	8000a5c <__aeabi_dcmpge>
 800756e:	2800      	cmp	r0, #0
 8007570:	d1eb      	bne.n	800754a <__ieee754_pow+0x7fa>
 8007572:	4b96      	ldr	r3, [pc, #600]	@ (80077cc <__ieee754_pow+0xa7c>)
 8007574:	e003      	b.n	800757e <__ieee754_pow+0x82e>
 8007576:	4a96      	ldr	r2, [pc, #600]	@ (80077d0 <__ieee754_pow+0xa80>)
 8007578:	4293      	cmp	r3, r2
 800757a:	f240 80e7 	bls.w	800774c <__ieee754_pow+0x9fc>
 800757e:	151b      	asrs	r3, r3, #20
 8007580:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 8007584:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 8007588:	fa4a fa03 	asr.w	sl, sl, r3
 800758c:	44da      	add	sl, fp
 800758e:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8007592:	4890      	ldr	r0, [pc, #576]	@ (80077d4 <__ieee754_pow+0xa84>)
 8007594:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8007598:	4108      	asrs	r0, r1
 800759a:	ea00 030a 	and.w	r3, r0, sl
 800759e:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 80075a2:	f1c1 0114 	rsb	r1, r1, #20
 80075a6:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 80075aa:	fa4a fa01 	asr.w	sl, sl, r1
 80075ae:	f1bb 0f00 	cmp.w	fp, #0
 80075b2:	4640      	mov	r0, r8
 80075b4:	4649      	mov	r1, r9
 80075b6:	f04f 0200 	mov.w	r2, #0
 80075ba:	bfb8      	it	lt
 80075bc:	f1ca 0a00 	rsblt	sl, sl, #0
 80075c0:	f7f8 fe0e 	bl	80001e0 <__aeabi_dsub>
 80075c4:	4680      	mov	r8, r0
 80075c6:	4689      	mov	r9, r1
 80075c8:	4632      	mov	r2, r6
 80075ca:	463b      	mov	r3, r7
 80075cc:	4640      	mov	r0, r8
 80075ce:	4649      	mov	r1, r9
 80075d0:	f7f8 fe08 	bl	80001e4 <__adddf3>
 80075d4:	2400      	movs	r4, #0
 80075d6:	a36a      	add	r3, pc, #424	@ (adr r3, 8007780 <__ieee754_pow+0xa30>)
 80075d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075dc:	4620      	mov	r0, r4
 80075de:	460d      	mov	r5, r1
 80075e0:	f7f8 ffb6 	bl	8000550 <__aeabi_dmul>
 80075e4:	4642      	mov	r2, r8
 80075e6:	e9cd 0100 	strd	r0, r1, [sp]
 80075ea:	464b      	mov	r3, r9
 80075ec:	4620      	mov	r0, r4
 80075ee:	4629      	mov	r1, r5
 80075f0:	f7f8 fdf6 	bl	80001e0 <__aeabi_dsub>
 80075f4:	4602      	mov	r2, r0
 80075f6:	460b      	mov	r3, r1
 80075f8:	4630      	mov	r0, r6
 80075fa:	4639      	mov	r1, r7
 80075fc:	f7f8 fdf0 	bl	80001e0 <__aeabi_dsub>
 8007600:	a361      	add	r3, pc, #388	@ (adr r3, 8007788 <__ieee754_pow+0xa38>)
 8007602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007606:	f7f8 ffa3 	bl	8000550 <__aeabi_dmul>
 800760a:	a361      	add	r3, pc, #388	@ (adr r3, 8007790 <__ieee754_pow+0xa40>)
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	4680      	mov	r8, r0
 8007612:	4689      	mov	r9, r1
 8007614:	4620      	mov	r0, r4
 8007616:	4629      	mov	r1, r5
 8007618:	f7f8 ff9a 	bl	8000550 <__aeabi_dmul>
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	4640      	mov	r0, r8
 8007622:	4649      	mov	r1, r9
 8007624:	f7f8 fdde 	bl	80001e4 <__adddf3>
 8007628:	4604      	mov	r4, r0
 800762a:	460d      	mov	r5, r1
 800762c:	4602      	mov	r2, r0
 800762e:	460b      	mov	r3, r1
 8007630:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007634:	f7f8 fdd6 	bl	80001e4 <__adddf3>
 8007638:	e9dd 2300 	ldrd	r2, r3, [sp]
 800763c:	4680      	mov	r8, r0
 800763e:	4689      	mov	r9, r1
 8007640:	f7f8 fdce 	bl	80001e0 <__aeabi_dsub>
 8007644:	4602      	mov	r2, r0
 8007646:	460b      	mov	r3, r1
 8007648:	4620      	mov	r0, r4
 800764a:	4629      	mov	r1, r5
 800764c:	f7f8 fdc8 	bl	80001e0 <__aeabi_dsub>
 8007650:	4642      	mov	r2, r8
 8007652:	4606      	mov	r6, r0
 8007654:	460f      	mov	r7, r1
 8007656:	464b      	mov	r3, r9
 8007658:	4640      	mov	r0, r8
 800765a:	4649      	mov	r1, r9
 800765c:	f7f8 ff78 	bl	8000550 <__aeabi_dmul>
 8007660:	a34d      	add	r3, pc, #308	@ (adr r3, 8007798 <__ieee754_pow+0xa48>)
 8007662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007666:	4604      	mov	r4, r0
 8007668:	460d      	mov	r5, r1
 800766a:	f7f8 ff71 	bl	8000550 <__aeabi_dmul>
 800766e:	a34c      	add	r3, pc, #304	@ (adr r3, 80077a0 <__ieee754_pow+0xa50>)
 8007670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007674:	f7f8 fdb4 	bl	80001e0 <__aeabi_dsub>
 8007678:	4622      	mov	r2, r4
 800767a:	462b      	mov	r3, r5
 800767c:	f7f8 ff68 	bl	8000550 <__aeabi_dmul>
 8007680:	a349      	add	r3, pc, #292	@ (adr r3, 80077a8 <__ieee754_pow+0xa58>)
 8007682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007686:	f7f8 fdad 	bl	80001e4 <__adddf3>
 800768a:	4622      	mov	r2, r4
 800768c:	462b      	mov	r3, r5
 800768e:	f7f8 ff5f 	bl	8000550 <__aeabi_dmul>
 8007692:	a347      	add	r3, pc, #284	@ (adr r3, 80077b0 <__ieee754_pow+0xa60>)
 8007694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007698:	f7f8 fda2 	bl	80001e0 <__aeabi_dsub>
 800769c:	4622      	mov	r2, r4
 800769e:	462b      	mov	r3, r5
 80076a0:	f7f8 ff56 	bl	8000550 <__aeabi_dmul>
 80076a4:	a344      	add	r3, pc, #272	@ (adr r3, 80077b8 <__ieee754_pow+0xa68>)
 80076a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076aa:	f7f8 fd9b 	bl	80001e4 <__adddf3>
 80076ae:	4622      	mov	r2, r4
 80076b0:	462b      	mov	r3, r5
 80076b2:	f7f8 ff4d 	bl	8000550 <__aeabi_dmul>
 80076b6:	4602      	mov	r2, r0
 80076b8:	460b      	mov	r3, r1
 80076ba:	4640      	mov	r0, r8
 80076bc:	4649      	mov	r1, r9
 80076be:	f7f8 fd8f 	bl	80001e0 <__aeabi_dsub>
 80076c2:	4604      	mov	r4, r0
 80076c4:	460d      	mov	r5, r1
 80076c6:	4602      	mov	r2, r0
 80076c8:	460b      	mov	r3, r1
 80076ca:	4640      	mov	r0, r8
 80076cc:	4649      	mov	r1, r9
 80076ce:	f7f8 ff3f 	bl	8000550 <__aeabi_dmul>
 80076d2:	2200      	movs	r2, #0
 80076d4:	e9cd 0100 	strd	r0, r1, [sp]
 80076d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80076dc:	4620      	mov	r0, r4
 80076de:	4629      	mov	r1, r5
 80076e0:	f7f8 fd7e 	bl	80001e0 <__aeabi_dsub>
 80076e4:	4602      	mov	r2, r0
 80076e6:	460b      	mov	r3, r1
 80076e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076ec:	f7f9 f85a 	bl	80007a4 <__aeabi_ddiv>
 80076f0:	4632      	mov	r2, r6
 80076f2:	4604      	mov	r4, r0
 80076f4:	460d      	mov	r5, r1
 80076f6:	463b      	mov	r3, r7
 80076f8:	4640      	mov	r0, r8
 80076fa:	4649      	mov	r1, r9
 80076fc:	f7f8 ff28 	bl	8000550 <__aeabi_dmul>
 8007700:	4632      	mov	r2, r6
 8007702:	463b      	mov	r3, r7
 8007704:	f7f8 fd6e 	bl	80001e4 <__adddf3>
 8007708:	4602      	mov	r2, r0
 800770a:	460b      	mov	r3, r1
 800770c:	4620      	mov	r0, r4
 800770e:	4629      	mov	r1, r5
 8007710:	f7f8 fd66 	bl	80001e0 <__aeabi_dsub>
 8007714:	4642      	mov	r2, r8
 8007716:	464b      	mov	r3, r9
 8007718:	f7f8 fd62 	bl	80001e0 <__aeabi_dsub>
 800771c:	460b      	mov	r3, r1
 800771e:	4602      	mov	r2, r0
 8007720:	492d      	ldr	r1, [pc, #180]	@ (80077d8 <__ieee754_pow+0xa88>)
 8007722:	2000      	movs	r0, #0
 8007724:	f7f8 fd5c 	bl	80001e0 <__aeabi_dsub>
 8007728:	ec41 0b10 	vmov	d0, r0, r1
 800772c:	ee10 3a90 	vmov	r3, s1
 8007730:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007734:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007738:	da0b      	bge.n	8007752 <__ieee754_pow+0xa02>
 800773a:	4650      	mov	r0, sl
 800773c:	f000 f85c 	bl	80077f8 <scalbn>
 8007740:	ec51 0b10 	vmov	r0, r1, d0
 8007744:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007748:	f7ff bb6d 	b.w	8006e26 <__ieee754_pow+0xd6>
 800774c:	f8dd a010 	ldr.w	sl, [sp, #16]
 8007750:	e73a      	b.n	80075c8 <__ieee754_pow+0x878>
 8007752:	ec51 0b10 	vmov	r0, r1, d0
 8007756:	4619      	mov	r1, r3
 8007758:	e7f4      	b.n	8007744 <__ieee754_pow+0x9f4>
 800775a:	491f      	ldr	r1, [pc, #124]	@ (80077d8 <__ieee754_pow+0xa88>)
 800775c:	2000      	movs	r0, #0
 800775e:	f7ff bb14 	b.w	8006d8a <__ieee754_pow+0x3a>
 8007762:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007766:	f7ff bb10 	b.w	8006d8a <__ieee754_pow+0x3a>
 800776a:	4630      	mov	r0, r6
 800776c:	4639      	mov	r1, r7
 800776e:	f7ff bb0c 	b.w	8006d8a <__ieee754_pow+0x3a>
 8007772:	460c      	mov	r4, r1
 8007774:	f7ff bb69 	b.w	8006e4a <__ieee754_pow+0xfa>
 8007778:	2400      	movs	r4, #0
 800777a:	f7ff bb4b 	b.w	8006e14 <__ieee754_pow+0xc4>
 800777e:	bf00      	nop
 8007780:	00000000 	.word	0x00000000
 8007784:	3fe62e43 	.word	0x3fe62e43
 8007788:	fefa39ef 	.word	0xfefa39ef
 800778c:	3fe62e42 	.word	0x3fe62e42
 8007790:	0ca86c39 	.word	0x0ca86c39
 8007794:	be205c61 	.word	0xbe205c61
 8007798:	72bea4d0 	.word	0x72bea4d0
 800779c:	3e663769 	.word	0x3e663769
 80077a0:	c5d26bf1 	.word	0xc5d26bf1
 80077a4:	3ebbbd41 	.word	0x3ebbbd41
 80077a8:	af25de2c 	.word	0xaf25de2c
 80077ac:	3f11566a 	.word	0x3f11566a
 80077b0:	16bebd93 	.word	0x16bebd93
 80077b4:	3f66c16c 	.word	0x3f66c16c
 80077b8:	5555553e 	.word	0x5555553e
 80077bc:	3fc55555 	.word	0x3fc55555
 80077c0:	40900000 	.word	0x40900000
 80077c4:	4090cbff 	.word	0x4090cbff
 80077c8:	3f6f3400 	.word	0x3f6f3400
 80077cc:	4090cc00 	.word	0x4090cc00
 80077d0:	3fe00000 	.word	0x3fe00000
 80077d4:	fff00000 	.word	0xfff00000
 80077d8:	3ff00000 	.word	0x3ff00000
 80077dc:	652b82fe 	.word	0x652b82fe
 80077e0:	3c971547 	.word	0x3c971547

080077e4 <fabs>:
 80077e4:	ec51 0b10 	vmov	r0, r1, d0
 80077e8:	4602      	mov	r2, r0
 80077ea:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80077ee:	ec43 2b10 	vmov	d0, r2, r3
 80077f2:	4770      	bx	lr
 80077f4:	0000      	movs	r0, r0
	...

080077f8 <scalbn>:
 80077f8:	b570      	push	{r4, r5, r6, lr}
 80077fa:	ec55 4b10 	vmov	r4, r5, d0
 80077fe:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8007802:	4606      	mov	r6, r0
 8007804:	462b      	mov	r3, r5
 8007806:	b991      	cbnz	r1, 800782e <scalbn+0x36>
 8007808:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800780c:	4323      	orrs	r3, r4
 800780e:	d03b      	beq.n	8007888 <scalbn+0x90>
 8007810:	4b33      	ldr	r3, [pc, #204]	@ (80078e0 <scalbn+0xe8>)
 8007812:	4620      	mov	r0, r4
 8007814:	4629      	mov	r1, r5
 8007816:	2200      	movs	r2, #0
 8007818:	f7f8 fe9a 	bl	8000550 <__aeabi_dmul>
 800781c:	4b31      	ldr	r3, [pc, #196]	@ (80078e4 <scalbn+0xec>)
 800781e:	429e      	cmp	r6, r3
 8007820:	4604      	mov	r4, r0
 8007822:	460d      	mov	r5, r1
 8007824:	da0f      	bge.n	8007846 <scalbn+0x4e>
 8007826:	a326      	add	r3, pc, #152	@ (adr r3, 80078c0 <scalbn+0xc8>)
 8007828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782c:	e01e      	b.n	800786c <scalbn+0x74>
 800782e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8007832:	4291      	cmp	r1, r2
 8007834:	d10b      	bne.n	800784e <scalbn+0x56>
 8007836:	4622      	mov	r2, r4
 8007838:	4620      	mov	r0, r4
 800783a:	4629      	mov	r1, r5
 800783c:	f7f8 fcd2 	bl	80001e4 <__adddf3>
 8007840:	4604      	mov	r4, r0
 8007842:	460d      	mov	r5, r1
 8007844:	e020      	b.n	8007888 <scalbn+0x90>
 8007846:	460b      	mov	r3, r1
 8007848:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800784c:	3936      	subs	r1, #54	@ 0x36
 800784e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8007852:	4296      	cmp	r6, r2
 8007854:	dd0d      	ble.n	8007872 <scalbn+0x7a>
 8007856:	2d00      	cmp	r5, #0
 8007858:	a11b      	add	r1, pc, #108	@ (adr r1, 80078c8 <scalbn+0xd0>)
 800785a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800785e:	da02      	bge.n	8007866 <scalbn+0x6e>
 8007860:	a11b      	add	r1, pc, #108	@ (adr r1, 80078d0 <scalbn+0xd8>)
 8007862:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007866:	a318      	add	r3, pc, #96	@ (adr r3, 80078c8 <scalbn+0xd0>)
 8007868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800786c:	f7f8 fe70 	bl	8000550 <__aeabi_dmul>
 8007870:	e7e6      	b.n	8007840 <scalbn+0x48>
 8007872:	1872      	adds	r2, r6, r1
 8007874:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8007878:	428a      	cmp	r2, r1
 800787a:	dcec      	bgt.n	8007856 <scalbn+0x5e>
 800787c:	2a00      	cmp	r2, #0
 800787e:	dd06      	ble.n	800788e <scalbn+0x96>
 8007880:	f36f 531e 	bfc	r3, #20, #11
 8007884:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007888:	ec45 4b10 	vmov	d0, r4, r5
 800788c:	bd70      	pop	{r4, r5, r6, pc}
 800788e:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8007892:	da08      	bge.n	80078a6 <scalbn+0xae>
 8007894:	2d00      	cmp	r5, #0
 8007896:	a10a      	add	r1, pc, #40	@ (adr r1, 80078c0 <scalbn+0xc8>)
 8007898:	e9d1 0100 	ldrd	r0, r1, [r1]
 800789c:	dac3      	bge.n	8007826 <scalbn+0x2e>
 800789e:	a10e      	add	r1, pc, #56	@ (adr r1, 80078d8 <scalbn+0xe0>)
 80078a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80078a4:	e7bf      	b.n	8007826 <scalbn+0x2e>
 80078a6:	3236      	adds	r2, #54	@ 0x36
 80078a8:	f36f 531e 	bfc	r3, #20, #11
 80078ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80078b0:	4620      	mov	r0, r4
 80078b2:	4b0d      	ldr	r3, [pc, #52]	@ (80078e8 <scalbn+0xf0>)
 80078b4:	4629      	mov	r1, r5
 80078b6:	2200      	movs	r2, #0
 80078b8:	e7d8      	b.n	800786c <scalbn+0x74>
 80078ba:	bf00      	nop
 80078bc:	f3af 8000 	nop.w
 80078c0:	c2f8f359 	.word	0xc2f8f359
 80078c4:	01a56e1f 	.word	0x01a56e1f
 80078c8:	8800759c 	.word	0x8800759c
 80078cc:	7e37e43c 	.word	0x7e37e43c
 80078d0:	8800759c 	.word	0x8800759c
 80078d4:	fe37e43c 	.word	0xfe37e43c
 80078d8:	c2f8f359 	.word	0xc2f8f359
 80078dc:	81a56e1f 	.word	0x81a56e1f
 80078e0:	43500000 	.word	0x43500000
 80078e4:	ffff3cb0 	.word	0xffff3cb0
 80078e8:	3c900000 	.word	0x3c900000

080078ec <with_errno>:
 80078ec:	b510      	push	{r4, lr}
 80078ee:	ed2d 8b02 	vpush	{d8}
 80078f2:	eeb0 8a40 	vmov.f32	s16, s0
 80078f6:	eef0 8a60 	vmov.f32	s17, s1
 80078fa:	4604      	mov	r4, r0
 80078fc:	f7ff f84e 	bl	800699c <__errno>
 8007900:	eeb0 0a48 	vmov.f32	s0, s16
 8007904:	eef0 0a68 	vmov.f32	s1, s17
 8007908:	ecbd 8b02 	vpop	{d8}
 800790c:	6004      	str	r4, [r0, #0]
 800790e:	bd10      	pop	{r4, pc}

08007910 <xflow>:
 8007910:	4603      	mov	r3, r0
 8007912:	b507      	push	{r0, r1, r2, lr}
 8007914:	ec51 0b10 	vmov	r0, r1, d0
 8007918:	b183      	cbz	r3, 800793c <xflow+0x2c>
 800791a:	4602      	mov	r2, r0
 800791c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007920:	e9cd 2300 	strd	r2, r3, [sp]
 8007924:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007928:	f7f8 fe12 	bl	8000550 <__aeabi_dmul>
 800792c:	ec41 0b10 	vmov	d0, r0, r1
 8007930:	2022      	movs	r0, #34	@ 0x22
 8007932:	b003      	add	sp, #12
 8007934:	f85d eb04 	ldr.w	lr, [sp], #4
 8007938:	f7ff bfd8 	b.w	80078ec <with_errno>
 800793c:	4602      	mov	r2, r0
 800793e:	460b      	mov	r3, r1
 8007940:	e7ee      	b.n	8007920 <xflow+0x10>
 8007942:	0000      	movs	r0, r0
 8007944:	0000      	movs	r0, r0
	...

08007948 <__math_uflow>:
 8007948:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007950 <__math_uflow+0x8>
 800794c:	f7ff bfe0 	b.w	8007910 <xflow>
 8007950:	00000000 	.word	0x00000000
 8007954:	10000000 	.word	0x10000000

08007958 <__math_oflow>:
 8007958:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8007960 <__math_oflow+0x8>
 800795c:	f7ff bfd8 	b.w	8007910 <xflow>
 8007960:	00000000 	.word	0x00000000
 8007964:	70000000 	.word	0x70000000

08007968 <_init>:
 8007968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800796a:	bf00      	nop
 800796c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800796e:	bc08      	pop	{r3}
 8007970:	469e      	mov	lr, r3
 8007972:	4770      	bx	lr

08007974 <_fini>:
 8007974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007976:	bf00      	nop
 8007978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800797a:	bc08      	pop	{r3}
 800797c:	469e      	mov	lr, r3
 800797e:	4770      	bx	lr
