
*** Running vivado
    with args -log Basys3.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Basys3.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Basys3.tcl -notrace
Command: synth_design -top Basys3 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 244.324 ; gain = 67.578
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port word2 is neither a static name nor a globally static expression [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/SUS16b.vhd:55]
ERROR: [Synth 8-2032] formal alustatus is not declared [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:209]
ERROR: [Synth 8-2029] formal actstatus has no actual or default value [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:207]
INFO: [Synth 8-994] actstatus is declared here [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:76]
ERROR: [Synth 8-1031] selrega is not declared [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:236]
ERROR: [Synth 8-1031] numa is not declared [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:240]
ERROR: [Synth 8-1568] actual of formal out port dataout cannot be an expression [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:240]
ERROR: [Synth 8-1031] selregb is not declared [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:244]
ERROR: [Synth 8-1031] numb is not declared [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:248]
ERROR: [Synth 8-1568] actual of formal out port dataout cannot be an expression [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:248]
ERROR: [Synth 8-1031] numa is not declared [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:255]
ERROR: [Synth 8-1031] numb is not declared [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:263]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [C:/Users/Nacosta/Documents/DEV/Arqui/ArquiProyectos/Entrega 2/Proyecto Base.srcs/sources_1/new/Basys3.vhd:30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 278.496 ; gain = 101.750
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 1 Warnings, 0 Critical Warnings and 11 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Oct 02 18:21:05 2015...
