============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 23 2025  09:42:48 am
  Module:                 otbn
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                   Instance                                                                         Module                        Cell Count  Cell Area   Net Area   Total Area 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
otbn                                                                                                                                                                  152500 295526.102 130755.508   426281.610 
  g_dmem_intg_check[0].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_17725                            148    273.404     83.267      356.671 
  g_dmem_intg_check[1].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_17726                            139    258.474     79.507      337.981 
  g_dmem_intg_check[2].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_17727                            116    230.481     66.092      296.572 
  g_dmem_intg_check[3].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_17728                            137    252.176     77.538      329.713 
  g_dmem_intg_check[4].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_17729                            132    241.678     74.072      315.750 
  g_dmem_intg_check[5].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_17730                            125    236.779     69.852      306.631 
  g_dmem_intg_check[6].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec_17731                            127    239.112     72.064      311.176 
  g_dmem_intg_check[7].u_dmem_intg_check                                                                      prim_secded_inv_39_32_dec                                  123    236.313     67.153      303.466 
  gen_alert_tx[0].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal1                        136    275.270     96.721      371.991 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_22009                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_22040                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_22039                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_22006                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_22029                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_22028                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1                                   41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_22042                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_22041                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0                           4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_22031                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_22030                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2                      4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2                                 4     13.530      0.998       14.528 
  gen_alert_tx[1].u_prim_alert_sender                                                                         prim_alert_sender_AsyncOn1_IsFatal0                        140    279.936     98.959      378.895 
    u_decode_ack_gen_async.i_sync_n                                                                           prim_flop_2sync_Width1_ResetValue1_22007                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue1_22036                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue1_22035                           2      6.765      0.499        7.264 
    u_decode_ack_gen_async.i_sync_p                                                                           prim_flop_2sync_Width1_ResetValue0_22004                     4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_22025                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_22024                           2      6.765      0.499        7.264 
    u_decode_ping                                                                                             prim_diff_decode_AsyncOn1_10572                             41     85.614     27.956      113.570 
      gen_async.i_sync_n                                                                                      prim_flop_2sync_Width1_ResetValue1_22008                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue1_22038                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue1_22037                           2      6.765      0.499        7.264 
      gen_async.i_sync_p                                                                                      prim_flop_2sync_Width1_ResetValue0_22005                     4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_22027                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_22026                           2      6.765      0.499        7.264 
    u_prim_flop_alert                                                                                         prim_sec_anchor_flop_Width2_ResetValue2_22089                4     13.530      0.998       14.528 
      u_secure_anchor_flop                                                                                    prim_flop_Width2_ResetValue2_22048                           4     13.530      0.998       14.528 
  u_dmem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_22072                           8     27.060      1.995       29.056 
  u_dmem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_22070                           3     12.830      0.499       13.329 
  u_dmem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9_22073                           3     12.830      0.499       13.329 
  u_dmem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_22071                           8     27.060      1.995       29.056 
  u_imem_u_addr_collision_flop                                                                                prim_flop_Width4_ResetValue9_22076                           8     27.060      1.995       29.056 
  u_imem_u_rvalid_flop                                                                                        prim_flop_Width4_ResetValue9_22074                           3     12.830      0.499       13.329 
  u_imem_u_write_en_flop                                                                                      prim_flop_Width4_ResetValue9                                 3     12.830      0.499       13.329 
  u_imem_u_write_pending_flop                                                                                 prim_flop_Width4_ResetValue9_22075                           8     27.060      1.995       29.056 
  u_intr_hw_done                                                                                              prim_intr_hw_Width1                                          7     14.697      2.238       16.935 
  u_lc_escalate_en_sync                                                                                       prim_lc_sync_NumCopies2                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10                         16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10                                8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_22066                          8     27.060      1.995       29.056 
  u_lc_rma_req_sync                                                                                           prim_lc_sync_NumCopies1                                     16     54.121      5.985       60.106 
    gen_flops.u_prim_flop_2sync                                                                               prim_flop_2sync_Width4_ResetValue10_22010                   16     54.121      5.985       60.106 
      u_sync_1                                                                                                prim_flop_Width4_ResetValue10_22065                          8     27.060      1.995       29.056 
      u_sync_2                                                                                                prim_flop_Width4_ResetValue10_22064                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22109                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22110                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22111                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22112                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22113                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22114                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22115                          76    159.564     37.330      196.894 
  u_otbn_core_u_otbn_alu_bignum_g_mod_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22116                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22117                          77    165.629     37.586      203.215 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22118                          74    159.330     36.576      195.906 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22119                          76    166.795     37.087      203.882 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22120                          75    164.696     37.074      201.770 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22121                          77    179.859     38.072      217.931 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22122                          84    191.756     42.292      234.048 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22123                          77    172.161     37.829      209.990 
  u_otbn_core_u_otbn_alu_bignum_g_rdata_enc[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22124                          79    187.091     39.555      226.646 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[0].u_mac_z_flag_en_blanker                               prim_blanker_Width1                                          1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1                                             1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_alu_bignum_g_update_flag_groups[1].u_mac_z_flag_en_blanker                               prim_blanker_Width1_21998                                    1      1.400      0.000        1.400 
    u_blank_and                                                                                               prim_and2_Width1_21994                                       1      1.400      0.000        1.400 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_rd_en_enc                                                     prim_onehot_enc_OneHotWidth9_22087                          16     20.062      6.650       26.712 
  u_otbn_core_u_otbn_alu_bignum_u_expected_ispr_wr_en_enc                                                     prim_onehot_enc_OneHotWidth9_22086                          16     19.362      7.865       27.227 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[0].u_mux_bit_and                                 prim_and2_Width2                                             2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[1].u_mux_bit_and                                 prim_and2_Width2_21997                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[2].u_mux_bit_and                                 prim_and2_Width2_21996                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_alu_bignum_u_flags_q_mux_g_in_mux_outer[3].u_mux_bit_and                                 prim_and2_Width2_21995                                       2      2.799      0.000        2.799 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[0].i_secded_enc                                       prim_secded_inv_39_32_enc_47_22092                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[1].i_secded_enc                                       prim_secded_inv_39_32_enc_47_22093                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[2].i_secded_enc                                       prim_secded_inv_39_32_enc_47_22094                          77    161.663     37.343      199.006 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[3].i_secded_enc                                       prim_secded_inv_39_32_enc_47_22095                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[4].i_secded_enc                                       prim_secded_inv_39_32_enc_47_22096                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[5].i_secded_enc                                       prim_secded_inv_39_32_enc_47_22097                          78    163.763     37.599      201.361 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[6].i_secded_enc                                       prim_secded_inv_39_32_enc_47_22098                          75    157.464     36.831      194.295 
  u_otbn_core_u_otbn_controller_g_ispr_bignum_wdata_enc[7].i_secded_enc                                       prim_secded_inv_39_32_enc_47_22099                          78    163.763     37.599      201.361 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_a_idirect_onehot__enc                                            prim_onehot_enc_OneHotWidth32_22082                         50     69.751     26.716       96.466 
  u_otbn_core_u_otbn_controller_rf_bignum_rd_b_indirect_onehot_enc                                            prim_onehot_enc_OneHotWidth32_22081                         50     69.751     26.716       96.466 
  u_otbn_core_u_otbn_controller_rf_bignum_wr_indirect_onehot_enc                                              prim_onehot_enc_OneHotWidth32_22080                         50     69.751     26.716       96.466 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1                              64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[0].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0                               64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_22062                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[1].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_22055                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_22061                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[2].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_22054                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_22060                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[3].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_22053                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_22059                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[4].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_22052                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_22058                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[5].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_22051                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_22057                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[6].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_22050                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[0].u_cnt_flop prim_flop_Width32_ResetValuen1_22056                        64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_g_loop_counters[7].u_loop_count_gen_cnts[1].u_cnt_flop prim_flop_Width32_ResetValue0_22049                         64    216.484     15.960      232.444 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_cnt_err_flop                         prim_flop_Width1_ResetValue0_22014                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[0].u_cnt_flop  prim_flop_Width4_ResetValue0                                 8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_loop_info_stack_u_stack_wr_ptr_gen_cnts[1].u_cnt_flop  prim_flop_Width4_ResetValue15                                8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_loop_counter_err_flop                                prim_flop_Width8_ResetValue0                                16     54.121      3.990       58.111 
  u_otbn_core_u_otbn_controller_u_otbn_loop_controller_u_new_loop_addrs_intg_enc                              prim_secded_inv_39_32_enc_6                                 69    148.133     33.596      181.729 
  u_otbn_core_u_otbn_controller_u_state_error_flop                                                            prim_flop_Width1_ResetValue0_22013                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_controller_u_state_regs                                                                  prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue4                                10     33.826      2.494       36.319 
  u_otbn_core_u_otbn_instruction_fetch_rf_we_bignum_sec_wipe_onehot_enc                                       prim_onehot_enc_OneHotWidth32_22083                         56     67.185     34.568      101.752 
  u_otbn_core_u_otbn_instruction_fetch_u_alu_predec_bignum_flop                                               prim_flop_Width38_ResetValuex0000000000                     98    303.264     29.925      333.189 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_predec_flop                                                prim_flop_Width6_ResetValue0                                13     41.990      3.491       45.482 
  u_otbn_core_u_otbn_instruction_fetch_u_ctrl_flow_target_predec_flop                                         prim_flop_Width15_ResetValue0                               30    101.477      7.481      108.958 
  u_otbn_core_u_otbn_instruction_fetch_u_insn_fetch_resp_data_intg_flop                                       prim_flop_Width39_ResetValuex0000000000                     80    268.039     20.449      288.488 
  u_otbn_core_u_otbn_instruction_fetch_u_ispr_predec_bignum_flop                                              prim_flop_Width18_ResetValue0                               46    137.635     13.965      151.600 
  u_otbn_core_u_otbn_instruction_fetch_u_lsu_addr_en_predec_flop                                              prim_flop_Width1_ResetValue0_22015                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_instruction_fetch_u_mac_predec_bignum_flop                                               prim_flop_Width2_ResetValue0                                 6     20.062      1.995       22.057 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_rd_en_onehot_enc                                 prim_onehot_enc_OneHotWidth9                                16     20.062      6.650       26.712 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_ispr_wr_en_onehot_enc                                 prim_onehot_enc_OneHotWidth9_22088                          16     20.062      6.650       26.712 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_a_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32                               56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_ren_b_bignum_onehot_enc                            prim_onehot_enc_OneHotWidth32_22085                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_otbn_predecode_rf_we_bignum_onehot_enc                               prim_onehot_enc_OneHotWidth32_22084                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_instruction_fetch_u_rf_predec_bignum_flop                                                prim_flop_Width96_ResetValuex000000000000000000000         288    853.805     95.762      949.566 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[0].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22125                          86    202.720     44.019      246.739 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[1].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22126                          86    202.720     44.019      246.739 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[2].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22127                          86    202.720     44.019      246.739 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[3].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22128                          86    202.720     44.019      246.739 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[4].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22129                          86    202.720     44.019      246.739 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[5].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22130                          86    202.720     44.019      246.739 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[6].i_secded_enc                                                   prim_secded_inv_39_32_enc_47_22131                          86    202.720     44.019      246.739 
  u_otbn_core_u_otbn_mac_bignum_g_acc_words[7].i_secded_enc                                                   prim_secded_inv_39_32_enc_47                                86    202.720     44.019      246.739 
  u_otbn_core_u_otbn_rf_base_gen_rf_base_ff.u_otbn_rf_base_inner_u_prim_onehot_check                          prim_onehot_check_AddrWidth5_AddrCheck1_EnableChec          95    141.368     62.434      203.802 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_cnt_err_flop                                                      prim_flop_Width1_ResetValue0_22012                           2      6.765      0.499        7.264 
  u_otbn_core_u_otbn_rf_base_u_call_stack_u_stack_wr_ptr                                                      prim_count_Width4_1                                        111    191.756     74.980      266.736 
    gen_cnts[0].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue0_22063                           8     27.060      1.995       29.056 
    gen_cnts[1].u_cnt_flop                                                                                    prim_flop_Width4_ResetValue15_22067                          8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_rf_base_u_wr_data_intg_enc                                                               prim_secded_inv_39_32_enc_47_22100                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[0].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_47_22101                          77    161.663     37.586      199.249 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[1].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_47_22102                          75    158.864     36.831      195.695 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[2].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_47_22103                          82    196.188     40.566      236.754 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[3].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_47_22104                          75    190.823     37.317      228.140 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[4].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_47_22105                          87    200.854     44.517      245.371 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[5].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_47_22106                          90    209.485     45.771      255.256 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[6].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_47_22107                          81    191.523     40.310      231.833 
  u_otbn_core_u_otbn_rf_bignum_g_rf_intg_calc[7].u_wr_data_intg_enc                                           prim_secded_inv_39_32_enc_47_22108                          93    203.887     47.024      250.911 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_prim_onehot_check                    prim_onehot_check_AddrWidth5_OneHotWidth32_AddrChe          99    140.201     62.971      203.173 
  u_otbn_core_u_otbn_rf_bignum_gen_rf_bignum_ff.u_otbn_rf_bignum_inner_u_we_err_flop                          prim_flop_Width1_ResetValue0_22011                           2      6.998      0.499        7.497 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_a_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_22079                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_rf_bignum_u_rf_ren_b_onehot_enc                                                          prim_onehot_enc_OneHotWidth32_22078                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_rf_bignum_u_rf_we_onehot_enc                                                             prim_onehot_enc_OneHotWidth32_22077                         56     66.718     34.568      101.286 
  u_otbn_core_u_otbn_start_stop_control_u_prim_mubi4_sender_rma_ack                                           prim_mubi4_sender_AsyncOn1_EnSecBuf1_ResetValue9             8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_22069                           8     27.060      1.995       29.056 
  u_otbn_core_u_otbn_start_stop_control_u_state_regs                                                          prim_sparse_fsm_flop_Width7_StateEnumTtype_otbn_pk          14     47.356      3.491       50.847 
    u_state_flop                                                                                              prim_flop_Width7_ResetValue83                               14     47.356      3.491       50.847 
  u_otbn_core_u_otbn_start_stop_control_u_wipe_after_urnd_refresh_flop                                        prim_mubi4_sender_AsyncOn1_ResetValue9                       8     27.060      1.995       29.056 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue9_22068                           8     27.060      1.995       29.056 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                     prim_flop_2sync_Width1_22003                                 4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0_22033                           2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_22032                           2      6.765      0.499        7.264 
  u_otbn_scramble_ctrl_u_otp_key_req_sync_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                     prim_flop_2sync_Width1                                       4     13.530      1.496       15.027 
    u_sync_1                                                                                                  prim_flop_Width1_ResetValue0                                 2      6.765      0.499        7.264 
    u_sync_2                                                                                                  prim_flop_Width1_ResetValue0_22034                           2      6.765      0.499        7.264 
  u_otbn_scramble_ctrl_u_state_regs                                                                           prim_sparse_fsm_flop_Width5_StateEnumTtype_otbn_pk          10     33.826      2.494       36.319 
    u_state_flop                                                                                              prim_flop_Width5_ResetValue19                               10     33.826      2.494       36.319 
  u_prim_edn_rnd_req                                                                                          prim_edn_req_OutWidth256_RepCheck1_EnRstChks1             1190   3204.101    892.713     4096.814 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0               1044   2828.520    794.176     3622.696 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                   prim_flop_2sync_Width1_22001                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_22021                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_22020                           2      6.765      0.499        7.264 
    u_prim_sync_reqack_data_u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                   prim_flop_2sync_Width1_22002                                 4     13.530      1.496       15.027 
      u_sync_1                                                                                                prim_flop_Width1_ResetValue0_22023                           2      6.765      0.499        7.264 
      u_sync_2                                                                                                prim_flop_Width1_ResetValue0_22022                           2      6.765      0.499        7.264 
  u_prim_edn_urnd_req                                                                                         prim_edn_req_OutWidth256_EnRstChks1                       1071   2898.737    809.574     3708.311 
    u_prim_packer_fifo                                                                                        prim_packer_fifo_InW32_OutW256_ClearOnRead0_10668         1044   2828.520    794.176     3622.696 
    u_prim_sync_reqack_data                                                                                   prim_sync_reqack_data_Width33_EnRstChks1_DataSrc2D          25     68.584     13.415       82.000 
      u_prim_sync_reqack_gen_nrz_hs_protocol.ack_sync                                                         prim_flop_2sync_Width1_21999                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_22017                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_22016                           2      6.765      0.499        7.264 
      u_prim_sync_reqack_gen_nrz_hs_protocol.req_sync                                                         prim_flop_2sync_Width1_22000                                 4     13.530      1.496       15.027 
        u_sync_1                                                                                              prim_flop_Width1_ResetValue0_22019                           2      6.765      0.499        7.264 
        u_sync_2                                                                                              prim_flop_Width1_ResetValue0_22018                           2      6.765      0.499        7.264 
  u_prim_mubi4_sender                                                                                         prim_mubi4_sender_ResetValue6                                3     12.830      0.499       13.329 
    gen_flops.u_prim_flop                                                                                     prim_flop_Width4_ResetValue6                                 3     12.830      0.499       13.329 
  u_reg_u_chk                                                                                                 tlul_cmd_intg_chk                                          225    491.521    117.796      609.317 
    u_tlul_data_integ_dec                                                                                     tlul_data_integ_dec                                         94    198.521     47.599      246.121 
  u_reg_u_fatal_alert_cause_bad_internal_state                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_22135                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_bus_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_22136                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_dmem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_22138                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_fatal_software                                                                    prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_22132                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_illegal_bus_access                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_22134                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_imem_intg_violation                                                               prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0                      2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_lifecycle_escalation                                                              prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_22133                2      6.998      0.499        7.497 
  u_reg_u_fatal_alert_cause_reg_intg_violation                                                                prim_subreg_DW1_SwAccess1_RESVAL0_Mubi0_22137                2      6.998      0.499        7.497 
  u_reg_u_intr_state                                                                                          prim_subreg_DW1_SwAccess3_RESVAL0_Mubi0                      8     17.029      3.734       20.764 
    wr_en_data_arb                                                                                            prim_subreg_arb_DW1_SwAccess3_Mubi0                          5      7.698      1.496        9.195 
  u_reg_u_prim_reg_we_check                                                                                   prim_reg_we_check_OneHotWidth11                             12     16.330      6.944       23.274 
    u_prim_onehot_check                                                                                       prim_onehot_check_AddrWidth4_OneHotWidth11_AddrChe          12     16.330      6.944       23.274 
  u_reg_u_reg_if_u_err                                                                                        tlul_err_10795                                              41     46.656     23.109       69.765 
  u_reg_u_reg_if_u_rsp_intg_gen                                                                               tlul_rsp_intg_gen_EnableRspIntgGen0_EnableDataIntg          77    161.663     37.586      199.249 
    gen_data_intg.u_tlul_data_integ_enc                                                                       tlul_data_integ_enc_5                                       77    161.663     37.586      199.249 
      u_data_gen                                                                                              prim_secded_inv_39_32_enc_47_22091                          77    161.663     37.586      199.249 
  u_reg_u_rsp_intg_gen                                                                                        tlul_rsp_intg_gen_EnableRspIntgGen1_EnableDataIntg           3      6.299      0.998        7.296 
    gen_rsp_intg.u_rsp_gen                                                                                    prim_secded_inv_64_57_enc                                    3      6.299      0.998        7.296 
  u_reg_u_status                                                                                              prim_subreg_DW8_SwAccess1_RESVAL4_Mubi0                      8     27.060      1.995       29.056 
  u_tlul_adapter_sram_dmem_u_err                                                                              tlul_err_10796                                              46     50.622     26.089       76.711 
  u_tlul_adapter_sram_dmem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_22044                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_22043                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_dmem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_22045                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_err                                                                              tlul_err                                                    43     54.821     24.836       79.656 
  u_tlul_adapter_sram_imem_u_reqfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1                                 2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_rspfifo_gen_singleton_fifo.gen_secure.u_inv_full                                 prim_flop_Width1_ResetValue1_22046                           2      6.765      0.499        7.264 
  u_tlul_adapter_sram_imem_u_sramreqfifo_gen_singleton_fifo.gen_secure.u_inv_full                             prim_flop_Width1_ResetValue1_22047                           2      6.765      0.499        7.264 
