Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Apr  9 17:37:25 2022
| Host         : surya-Legion running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_methodology -file Top_methodology_drc_routed.rpt -pb Top_methodology_drc_routed.pb -rpx Top_methodology_drc_routed.rpx
| Design       : Top
| Device       : xc7k160tfbg676-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 65
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 65         |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between M/aes__counter_reg[0]_rep__2/C (clocked by clk_out1_clk_wiz_0) and M/aes__key_reg[49]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_1_reg[10]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_2_reg[17]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_3_reg[24]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between M/aes__kg_rg_state_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_prev_key0_reg[30]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between M/aes__kg_rg_state_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_prev_key1_reg[30]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between M/aes__kg_rg_state_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_prev_key2_reg[30]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between M/aes__kg_rg_state_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_prev_key3_reg[30]/R (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_0_reg[30]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_0_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_0_reg[21]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_0_reg[23]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key1_5_reg[26]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key1_5_reg[5]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key2_5_reg[26]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key2_5_reg[5]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key3_5_reg[14]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key3_5_reg[5]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between M/aes__dr_last_round_reg/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col1mix_reg[25]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_2_reg[12]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_2_reg[22]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_2_reg[25]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_3_reg[20]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_3_reg[26]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_3_reg[27]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_1_reg[12]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_1_reg[20]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_1_reg[28]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between M/aes__counter_reg[0]_rep/C (clocked by clk_out1_clk_wiz_0) and M/aes__key_reg[46]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_1_reg[3]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_2_reg[13]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.098 ns between M/aes__kg_rg_state_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__key_reg[12]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key2_5_reg[13]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key3_5_reg[15]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key3_5_reg[17]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key3_5_reg[19]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key3_5_reg[23]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.099 ns between M/aes__kg_round_number_reg[0]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_save_key3_5_reg[31]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_0_reg[22]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col_1_reg[6]/CE (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.125 ns between M/aes__dr_last_round_reg/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_col1mix_reg[13]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -2.573 ns between M/aes__kg_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_sbox_out_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -2.737 ns between M/aes__kg_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_sbox_out_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -2.789 ns between M/aes__kg_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_sbox_out_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -2.855 ns between M/aes__kg_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_sbox_out_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -2.906 ns between M/aes__kg_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_sbox_out_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -2.915 ns between M/aes__kg_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_sbox_out_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.049 ns between M/aes__kg_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_sbox_out_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.055 ns between M/aes__kg_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__kg_sbox_out_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.090 ns between M/aes__dr_counter_reg[4]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_sbox_out_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.225 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_sbox_out_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.231 ns between M/aes__dr_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_i_sbox_out_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.235 ns between M/aes__dr_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_i_sbox_out_reg[1]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.245 ns between M/aes__dr_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_i_sbox_out_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.250 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_sbox_out_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.251 ns between M/aes__dr_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_i_sbox_out_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.310 ns between M/aes__dr_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_i_sbox_out_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.318 ns between M/aes__dr_counter_reg[4]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_sbox_out_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.334 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_sbox_out_reg[0]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.334 ns between M/aes__dr_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_i_sbox_out_reg[2]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.357 ns between M/aes__dr_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_i_sbox_out_reg[6]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.394 ns between M/aes__dr_counter_reg[1]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_i_sbox_out_reg[3]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.407 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_sbox_out_reg[7]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.418 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_sbox_out_reg[4]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.421 ns between M/aes__counter_reg[3]/C (clocked by clk_out1_clk_wiz_0) and M/aes__dr_sbox_out_reg[5]/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


