// Seed: 2612918050
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6,
    output id_7
);
  assign id_5[1] = 1;
  logic id_8;
  type_12(
      id_7, id_6 - 1, 1
  );
endmodule
