0.7
2020.2
May 22 2024
18:54:44
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/compositor.vhdl,1734035765,vhdl2008,,,,compositor,,,,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/compositor_tb.vhdl,1734034546,vhdl2008,,,,compositor_tb,,,,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/debug_tb.vhdl,1733920516,vhdl2008,,,,test_bench,,,,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/dsd_prj_pkg.vhdl,1734035717,vhdl,/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/compositor.vhdl,,,dsd_prj_pkg,,,,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/mandelbrot.vhdl,1733932940,vhdl2008,,,,mandelbrot,,,,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/mandelbrot_top.vhdl,1734032015,vhdl2008,,,,mandelbrot_top,,,,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/pong_fsm.vhdl,1733920516,vhdl2008,,,,pong_fsm,,,,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/src/vga_controller.vhdl,1733920516,vhdl2008,,,,vga_controller,,,,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/vivado_project/vivado_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1733917156,verilog,,/home/filip/src/dsd-project-ba5/lab08_mandelbrot/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,blk_mem_gen_0,,,../../../../vivado_project.ip_user_files/ipstatic,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/vivado_project/vivado_project.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,1734035352,verilog,,/home/filip/src/dsd-project-ba5/lab08_mandelbrot/vivado_project/vivado_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,,blk_mem_gen_1,,,../../../../vivado_project.ip_user_files/ipstatic,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1733917012,verilog,,,,clk_wiz_0,,,../../../../vivado_project.ip_user_files/ipstatic,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1733917012,verilog,,/home/filip/src/dsd-project-ba5/lab08_mandelbrot/vivado_project/vivado_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../vivado_project.ip_user_files/ipstatic,,,,,
/home/filip/src/dsd-project-ba5/lab08_mandelbrot/vivado_project/vivado_project.sim/sim_1/behav/xsim/glbl.v,1727199698,verilog,,,,glbl,,,,,,,,
