{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 17:04:30 2015 " "Info: Processing started: Sun Apr 05 17:04:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g48_Lab_4 -c g48_Lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g48_Lab_4 -c g48_Lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_50 " "Info: Assuming node \"clk_50\" is an undefined clock" {  } { { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_50 register g48_flash_read_control:readFlash\|data_size\[2\] register g48_flash_read_control:readFlash\|sample_address\[24\] 134.39 MHz 7.441 ns Internal " "Info: Clock \"clk_50\" has Internal fmax of 134.39 MHz between source register \"g48_flash_read_control:readFlash\|data_size\[2\]\" and destination register \"g48_flash_read_control:readFlash\|sample_address\[24\]\" (period= 7.441 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.202 ns + Longest register register " "Info: + Longest register to register delay is 7.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g48_flash_read_control:readFlash\|data_size\[2\] 1 REG LCFF_X34_Y13_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N9; Fanout = 3; REG Node = 'g48_flash_read_control:readFlash\|data_size\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g48_flash_read_control:readFlash|data_size[2] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.495 ns) 0.860 ns g48_flash_read_control:readFlash\|sample_data_end\[2\]~1 2 COMB LCCOMB_X34_Y13_N12 2 " "Info: 2: + IC(0.365 ns) + CELL(0.495 ns) = 0.860 ns; Loc. = LCCOMB_X34_Y13_N12; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { g48_flash_read_control:readFlash|data_size[2] g48_flash_read_control:readFlash|sample_data_end[2]~1 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.034 ns g48_flash_read_control:readFlash\|sample_data_end\[3\]~3 3 COMB LCCOMB_X34_Y13_N14 2 " "Info: 3: + IC(0.000 ns) + CELL(0.174 ns) = 1.034 ns; Loc. = LCCOMB_X34_Y13_N14; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g48_flash_read_control:readFlash|sample_data_end[2]~1 g48_flash_read_control:readFlash|sample_data_end[3]~3 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.114 ns g48_flash_read_control:readFlash\|sample_data_end\[4\]~5 4 COMB LCCOMB_X34_Y13_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.114 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_data_end[3]~3 g48_flash_read_control:readFlash|sample_data_end[4]~5 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.194 ns g48_flash_read_control:readFlash\|sample_data_end\[5\]~7 5 COMB LCCOMB_X34_Y13_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.194 ns; Loc. = LCCOMB_X34_Y13_N18; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[5\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_data_end[4]~5 g48_flash_read_control:readFlash|sample_data_end[5]~7 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.274 ns g48_flash_read_control:readFlash\|sample_data_end\[6\]~9 6 COMB LCCOMB_X34_Y13_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.274 ns; Loc. = LCCOMB_X34_Y13_N20; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[6\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_data_end[5]~7 g48_flash_read_control:readFlash|sample_data_end[6]~9 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.354 ns g48_flash_read_control:readFlash\|sample_data_end\[7\]~11 7 COMB LCCOMB_X34_Y13_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.354 ns; Loc. = LCCOMB_X34_Y13_N22; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[7\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_data_end[6]~9 g48_flash_read_control:readFlash|sample_data_end[7]~11 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.434 ns g48_flash_read_control:readFlash\|sample_data_end\[8\]~13 8 COMB LCCOMB_X34_Y13_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.434 ns; Loc. = LCCOMB_X34_Y13_N24; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[8\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_data_end[7]~11 g48_flash_read_control:readFlash|sample_data_end[8]~13 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.514 ns g48_flash_read_control:readFlash\|sample_data_end\[9\]~15 9 COMB LCCOMB_X34_Y13_N26 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.514 ns; Loc. = LCCOMB_X34_Y13_N26; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[9\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_data_end[8]~13 g48_flash_read_control:readFlash|sample_data_end[9]~15 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.594 ns g48_flash_read_control:readFlash\|sample_data_end\[10\]~17 10 COMB LCCOMB_X34_Y13_N28 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.594 ns; Loc. = LCCOMB_X34_Y13_N28; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[10\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_data_end[9]~15 g48_flash_read_control:readFlash|sample_data_end[10]~17 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.052 ns g48_flash_read_control:readFlash\|sample_data_end\[11\]~18 11 COMB LCCOMB_X34_Y13_N30 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 2.052 ns; Loc. = LCCOMB_X34_Y13_N30; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|sample_data_end\[11\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g48_flash_read_control:readFlash|sample_data_end[10]~17 g48_flash_read_control:readFlash|sample_data_end[11]~18 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.517 ns) 3.463 ns g48_flash_read_control:readFlash\|LessThan0~23 12 COMB LCCOMB_X35_Y12_N0 1 " "Info: 12: + IC(0.894 ns) + CELL(0.517 ns) = 3.463 ns; Loc. = LCCOMB_X35_Y12_N0; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.411 ns" { g48_flash_read_control:readFlash|sample_data_end[11]~18 g48_flash_read_control:readFlash|LessThan0~23 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.543 ns g48_flash_read_control:readFlash\|LessThan0~25 13 COMB LCCOMB_X35_Y12_N2 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.543 ns; Loc. = LCCOMB_X35_Y12_N2; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|LessThan0~23 g48_flash_read_control:readFlash|LessThan0~25 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.623 ns g48_flash_read_control:readFlash\|LessThan0~27 14 COMB LCCOMB_X35_Y12_N4 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.623 ns; Loc. = LCCOMB_X35_Y12_N4; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|LessThan0~25 g48_flash_read_control:readFlash|LessThan0~27 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.703 ns g48_flash_read_control:readFlash\|LessThan0~29 15 COMB LCCOMB_X35_Y12_N6 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.703 ns; Loc. = LCCOMB_X35_Y12_N6; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|LessThan0~27 g48_flash_read_control:readFlash|LessThan0~29 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.783 ns g48_flash_read_control:readFlash\|LessThan0~31 16 COMB LCCOMB_X35_Y12_N8 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.783 ns; Loc. = LCCOMB_X35_Y12_N8; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|LessThan0~29 g48_flash_read_control:readFlash|LessThan0~31 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.863 ns g48_flash_read_control:readFlash\|LessThan0~33 17 COMB LCCOMB_X35_Y12_N10 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.863 ns; Loc. = LCCOMB_X35_Y12_N10; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|LessThan0~31 g48_flash_read_control:readFlash|LessThan0~33 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.943 ns g48_flash_read_control:readFlash\|LessThan0~35 18 COMB LCCOMB_X35_Y12_N12 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 3.943 ns; Loc. = LCCOMB_X35_Y12_N12; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|LessThan0~33 g48_flash_read_control:readFlash|LessThan0~35 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.117 ns g48_flash_read_control:readFlash\|LessThan0~37 19 COMB LCCOMB_X35_Y12_N14 1 " "Info: 19: + IC(0.000 ns) + CELL(0.174 ns) = 4.117 ns; Loc. = LCCOMB_X35_Y12_N14; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g48_flash_read_control:readFlash|LessThan0~35 g48_flash_read_control:readFlash|LessThan0~37 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.197 ns g48_flash_read_control:readFlash\|LessThan0~39 20 COMB LCCOMB_X35_Y12_N16 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 4.197 ns; Loc. = LCCOMB_X35_Y12_N16; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|LessThan0~37 g48_flash_read_control:readFlash|LessThan0~39 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.277 ns g48_flash_read_control:readFlash\|LessThan0~41 21 COMB LCCOMB_X35_Y12_N18 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 4.277 ns; Loc. = LCCOMB_X35_Y12_N18; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|LessThan0~39 g48_flash_read_control:readFlash|LessThan0~41 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.735 ns g48_flash_read_control:readFlash\|LessThan0~42 22 COMB LCCOMB_X35_Y12_N20 1 " "Info: 22: + IC(0.000 ns) + CELL(0.458 ns) = 4.735 ns; Loc. = LCCOMB_X35_Y12_N20; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|LessThan0~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g48_flash_read_control:readFlash|LessThan0~41 g48_flash_read_control:readFlash|LessThan0~42 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.521 ns) + CELL(0.319 ns) 5.575 ns g48_flash_read_control:readFlash\|sample_address\[18\]~95 23 COMB LCCOMB_X36_Y12_N30 45 " "Info: 23: + IC(0.521 ns) + CELL(0.319 ns) = 5.575 ns; Loc. = LCCOMB_X36_Y12_N30; Fanout = 45; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[18\]~95'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { g48_flash_read_control:readFlash|LessThan0~42 g48_flash_read_control:readFlash|sample_address[18]~95 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.758 ns) 7.202 ns g48_flash_read_control:readFlash\|sample_address\[24\] 24 REG LCFF_X36_Y13_N21 4 " "Info: 24: + IC(0.869 ns) + CELL(0.758 ns) = 7.202 ns; Loc. = LCFF_X36_Y13_N21; Fanout = 4; REG Node = 'g48_flash_read_control:readFlash\|sample_address\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { g48_flash_read_control:readFlash|sample_address[18]~95 g48_flash_read_control:readFlash|sample_address[24] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.553 ns ( 63.22 % ) " "Info: Total cell delay = 4.553 ns ( 63.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.649 ns ( 36.78 % ) " "Info: Total interconnect delay = 2.649 ns ( 36.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.202 ns" { g48_flash_read_control:readFlash|data_size[2] g48_flash_read_control:readFlash|sample_data_end[2]~1 g48_flash_read_control:readFlash|sample_data_end[3]~3 g48_flash_read_control:readFlash|sample_data_end[4]~5 g48_flash_read_control:readFlash|sample_data_end[5]~7 g48_flash_read_control:readFlash|sample_data_end[6]~9 g48_flash_read_control:readFlash|sample_data_end[7]~11 g48_flash_read_control:readFlash|sample_data_end[8]~13 g48_flash_read_control:readFlash|sample_data_end[9]~15 g48_flash_read_control:readFlash|sample_data_end[10]~17 g48_flash_read_control:readFlash|sample_data_end[11]~18 g48_flash_read_control:readFlash|LessThan0~23 g48_flash_read_control:readFlash|LessThan0~25 g48_flash_read_control:readFlash|LessThan0~27 g48_flash_read_control:readFlash|LessThan0~29 g48_flash_read_control:readFlash|LessThan0~31 g48_flash_read_control:readFlash|LessThan0~33 g48_flash_read_control:readFlash|LessThan0~35 g48_flash_read_control:readFlash|LessThan0~37 g48_flash_read_control:readFlash|LessThan0~39 g48_flash_read_control:readFlash|LessThan0~41 g48_flash_read_control:readFlash|LessThan0~42 g48_flash_read_control:readFlash|sample_address[18]~95 g48_flash_read_control:readFlash|sample_address[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.202 ns" { g48_flash_read_control:readFlash|data_size[2] {} g48_flash_read_control:readFlash|sample_data_end[2]~1 {} g48_flash_read_control:readFlash|sample_data_end[3]~3 {} g48_flash_read_control:readFlash|sample_data_end[4]~5 {} g48_flash_read_control:readFlash|sample_data_end[5]~7 {} g48_flash_read_control:readFlash|sample_data_end[6]~9 {} g48_flash_read_control:readFlash|sample_data_end[7]~11 {} g48_flash_read_control:readFlash|sample_data_end[8]~13 {} g48_flash_read_control:readFlash|sample_data_end[9]~15 {} g48_flash_read_control:readFlash|sample_data_end[10]~17 {} g48_flash_read_control:readFlash|sample_data_end[11]~18 {} g48_flash_read_control:readFlash|LessThan0~23 {} g48_flash_read_control:readFlash|LessThan0~25 {} g48_flash_read_control:readFlash|LessThan0~27 {} g48_flash_read_control:readFlash|LessThan0~29 {} g48_flash_read_control:readFlash|LessThan0~31 {} g48_flash_read_control:readFlash|LessThan0~33 {} g48_flash_read_control:readFlash|LessThan0~35 {} g48_flash_read_control:readFlash|LessThan0~37 {} g48_flash_read_control:readFlash|LessThan0~39 {} g48_flash_read_control:readFlash|LessThan0~41 {} g48_flash_read_control:readFlash|LessThan0~42 {} g48_flash_read_control:readFlash|sample_address[18]~95 {} g48_flash_read_control:readFlash|sample_address[24] {} } { 0.000ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.894ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.521ns 0.869ns } { 0.000ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.319ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.865 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_50\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 309 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 309; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns g48_flash_read_control:readFlash\|sample_address\[24\] 3 REG LCFF_X36_Y13_N21 4 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X36_Y13_N21; Fanout = 4; REG Node = 'g48_flash_read_control:readFlash\|sample_address\[24\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[24] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|sample_address[24] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.865 ns - Longest register " "Info: - Longest clock path from clock \"clk_50\" to source register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 309 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 309; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns g48_flash_read_control:readFlash\|data_size\[2\] 3 REG LCFF_X34_Y13_N9 3 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X34_Y13_N9; Fanout = 3; REG Node = 'g48_flash_read_control:readFlash\|data_size\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk_50~clkctrl g48_flash_read_control:readFlash|data_size[2] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|data_size[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|data_size[2] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|sample_address[24] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|data_size[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|data_size[2] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.202 ns" { g48_flash_read_control:readFlash|data_size[2] g48_flash_read_control:readFlash|sample_data_end[2]~1 g48_flash_read_control:readFlash|sample_data_end[3]~3 g48_flash_read_control:readFlash|sample_data_end[4]~5 g48_flash_read_control:readFlash|sample_data_end[5]~7 g48_flash_read_control:readFlash|sample_data_end[6]~9 g48_flash_read_control:readFlash|sample_data_end[7]~11 g48_flash_read_control:readFlash|sample_data_end[8]~13 g48_flash_read_control:readFlash|sample_data_end[9]~15 g48_flash_read_control:readFlash|sample_data_end[10]~17 g48_flash_read_control:readFlash|sample_data_end[11]~18 g48_flash_read_control:readFlash|LessThan0~23 g48_flash_read_control:readFlash|LessThan0~25 g48_flash_read_control:readFlash|LessThan0~27 g48_flash_read_control:readFlash|LessThan0~29 g48_flash_read_control:readFlash|LessThan0~31 g48_flash_read_control:readFlash|LessThan0~33 g48_flash_read_control:readFlash|LessThan0~35 g48_flash_read_control:readFlash|LessThan0~37 g48_flash_read_control:readFlash|LessThan0~39 g48_flash_read_control:readFlash|LessThan0~41 g48_flash_read_control:readFlash|LessThan0~42 g48_flash_read_control:readFlash|sample_address[18]~95 g48_flash_read_control:readFlash|sample_address[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.202 ns" { g48_flash_read_control:readFlash|data_size[2] {} g48_flash_read_control:readFlash|sample_data_end[2]~1 {} g48_flash_read_control:readFlash|sample_data_end[3]~3 {} g48_flash_read_control:readFlash|sample_data_end[4]~5 {} g48_flash_read_control:readFlash|sample_data_end[5]~7 {} g48_flash_read_control:readFlash|sample_data_end[6]~9 {} g48_flash_read_control:readFlash|sample_data_end[7]~11 {} g48_flash_read_control:readFlash|sample_data_end[8]~13 {} g48_flash_read_control:readFlash|sample_data_end[9]~15 {} g48_flash_read_control:readFlash|sample_data_end[10]~17 {} g48_flash_read_control:readFlash|sample_data_end[11]~18 {} g48_flash_read_control:readFlash|LessThan0~23 {} g48_flash_read_control:readFlash|LessThan0~25 {} g48_flash_read_control:readFlash|LessThan0~27 {} g48_flash_read_control:readFlash|LessThan0~29 {} g48_flash_read_control:readFlash|LessThan0~31 {} g48_flash_read_control:readFlash|LessThan0~33 {} g48_flash_read_control:readFlash|LessThan0~35 {} g48_flash_read_control:readFlash|LessThan0~37 {} g48_flash_read_control:readFlash|LessThan0~39 {} g48_flash_read_control:readFlash|LessThan0~41 {} g48_flash_read_control:readFlash|LessThan0~42 {} g48_flash_read_control:readFlash|sample_address[18]~95 {} g48_flash_read_control:readFlash|sample_address[24] {} } { 0.000ns 0.365ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.894ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.521ns 0.869ns } { 0.000ns 0.495ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.319ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[24] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|sample_address[24] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|data_size[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|data_size[2] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g48_flash_read_control:readFlash\|sample_address\[44\] note\[0\] clk_50 10.233 ns register " "Info: tsu for register \"g48_flash_read_control:readFlash\|sample_address\[44\]\" (data pin = \"note\[0\]\", clock pin = \"clk_50\") is 10.233 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.135 ns + Longest pin register " "Info: + Longest pin to register delay is 13.135 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns note\[0\] 1 PIN PIN_U11 19 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 19; PIN Node = 'note\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { note[0] } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.336 ns) + CELL(0.322 ns) 3.664 ns g48_flash_read_control:readFlash\|Mux78~0 2 COMB LCCOMB_X39_Y13_N0 4 " "Info: 2: + IC(2.336 ns) + CELL(0.322 ns) = 3.664 ns; Loc. = LCCOMB_X39_Y13_N0; Fanout = 4; COMB Node = 'g48_flash_read_control:readFlash\|Mux78~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { note[0] g48_flash_read_control:readFlash|Mux78~0 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.516 ns) 5.139 ns g48_flash_read_control:readFlash\|Mux86~17 3 COMB LCCOMB_X38_Y14_N0 1 " "Info: 3: + IC(0.959 ns) + CELL(0.516 ns) = 5.139 ns; Loc. = LCCOMB_X38_Y14_N0; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|Mux86~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { g48_flash_read_control:readFlash|Mux78~0 g48_flash_read_control:readFlash|Mux86~17 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.521 ns) 5.979 ns g48_flash_read_control:readFlash\|Mux86~18 4 COMB LCCOMB_X38_Y14_N26 2 " "Info: 4: + IC(0.319 ns) + CELL(0.521 ns) = 5.979 ns; Loc. = LCCOMB_X38_Y14_N26; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|Mux86~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.840 ns" { g48_flash_read_control:readFlash|Mux86~17 g48_flash_read_control:readFlash|Mux86~18 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.545 ns) 7.374 ns g48_flash_read_control:readFlash\|Mux104~2 5 COMB LCCOMB_X36_Y14_N2 2 " "Info: 5: + IC(0.850 ns) + CELL(0.545 ns) = 7.374 ns; Loc. = LCCOMB_X36_Y14_N2; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|Mux104~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { g48_flash_read_control:readFlash|Mux86~18 g48_flash_read_control:readFlash|Mux104~2 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.806 ns) + CELL(0.517 ns) 8.697 ns g48_flash_read_control:readFlash\|sample_address\[0\]~46 6 COMB LCCOMB_X36_Y14_N4 2 " "Info: 6: + IC(0.806 ns) + CELL(0.517 ns) = 8.697 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[0\]~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { g48_flash_read_control:readFlash|Mux104~2 g48_flash_read_control:readFlash|sample_address[0]~46 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.777 ns g48_flash_read_control:readFlash\|sample_address\[1\]~48 7 COMB LCCOMB_X36_Y14_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 8.777 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[1\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[0]~46 g48_flash_read_control:readFlash|sample_address[1]~48 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.857 ns g48_flash_read_control:readFlash\|sample_address\[2\]~50 8 COMB LCCOMB_X36_Y14_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 8.857 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[2\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[1]~48 g48_flash_read_control:readFlash|sample_address[2]~50 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 8.937 ns g48_flash_read_control:readFlash\|sample_address\[3\]~52 9 COMB LCCOMB_X36_Y14_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 8.937 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[3\]~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[2]~50 g48_flash_read_control:readFlash|sample_address[3]~52 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.017 ns g48_flash_read_control:readFlash\|sample_address\[4\]~54 10 COMB LCCOMB_X36_Y14_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.017 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[4\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[3]~52 g48_flash_read_control:readFlash|sample_address[4]~54 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 9.191 ns g48_flash_read_control:readFlash\|sample_address\[5\]~56 11 COMB LCCOMB_X36_Y14_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 9.191 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[5\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g48_flash_read_control:readFlash|sample_address[4]~54 g48_flash_read_control:readFlash|sample_address[5]~56 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.271 ns g48_flash_read_control:readFlash\|sample_address\[6\]~58 12 COMB LCCOMB_X36_Y14_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 9.271 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[6\]~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[5]~56 g48_flash_read_control:readFlash|sample_address[6]~58 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.351 ns g48_flash_read_control:readFlash\|sample_address\[7\]~60 13 COMB LCCOMB_X36_Y14_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.351 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[7\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[6]~58 g48_flash_read_control:readFlash|sample_address[7]~60 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.431 ns g48_flash_read_control:readFlash\|sample_address\[8\]~62 14 COMB LCCOMB_X36_Y14_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.431 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[8\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[7]~60 g48_flash_read_control:readFlash|sample_address[8]~62 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.511 ns g48_flash_read_control:readFlash\|sample_address\[9\]~64 15 COMB LCCOMB_X36_Y14_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.511 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[9\]~64'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[8]~62 g48_flash_read_control:readFlash|sample_address[9]~64 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.591 ns g48_flash_read_control:readFlash\|sample_address\[10\]~66 16 COMB LCCOMB_X36_Y14_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.591 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[10\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[9]~64 g48_flash_read_control:readFlash|sample_address[10]~66 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.671 ns g48_flash_read_control:readFlash\|sample_address\[11\]~68 17 COMB LCCOMB_X36_Y14_N26 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 9.671 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[11\]~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[10]~66 g48_flash_read_control:readFlash|sample_address[11]~68 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.751 ns g48_flash_read_control:readFlash\|sample_address\[12\]~70 18 COMB LCCOMB_X36_Y14_N28 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.751 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[12\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[11]~68 g48_flash_read_control:readFlash|sample_address[12]~70 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 9.912 ns g48_flash_read_control:readFlash\|sample_address\[13\]~72 19 COMB LCCOMB_X36_Y14_N30 2 " "Info: 19: + IC(0.000 ns) + CELL(0.161 ns) = 9.912 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[13\]~72'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { g48_flash_read_control:readFlash|sample_address[12]~70 g48_flash_read_control:readFlash|sample_address[13]~72 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.992 ns g48_flash_read_control:readFlash\|sample_address\[14\]~74 20 COMB LCCOMB_X36_Y13_N0 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.992 ns; Loc. = LCCOMB_X36_Y13_N0; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[14\]~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[13]~72 g48_flash_read_control:readFlash|sample_address[14]~74 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.072 ns g48_flash_read_control:readFlash\|sample_address\[15\]~76 21 COMB LCCOMB_X36_Y13_N2 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 10.072 ns; Loc. = LCCOMB_X36_Y13_N2; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[15\]~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[14]~74 g48_flash_read_control:readFlash|sample_address[15]~76 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.152 ns g48_flash_read_control:readFlash\|sample_address\[16\]~78 22 COMB LCCOMB_X36_Y13_N4 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 10.152 ns; Loc. = LCCOMB_X36_Y13_N4; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[16\]~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[15]~76 g48_flash_read_control:readFlash|sample_address[16]~78 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.232 ns g48_flash_read_control:readFlash\|sample_address\[17\]~80 23 COMB LCCOMB_X36_Y13_N6 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 10.232 ns; Loc. = LCCOMB_X36_Y13_N6; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[17\]~80'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[16]~78 g48_flash_read_control:readFlash|sample_address[17]~80 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.312 ns g48_flash_read_control:readFlash\|sample_address\[18\]~82 24 COMB LCCOMB_X36_Y13_N8 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 10.312 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[18\]~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[17]~80 g48_flash_read_control:readFlash|sample_address[18]~82 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.392 ns g48_flash_read_control:readFlash\|sample_address\[19\]~84 25 COMB LCCOMB_X36_Y13_N10 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 10.392 ns; Loc. = LCCOMB_X36_Y13_N10; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[19\]~84'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[18]~82 g48_flash_read_control:readFlash|sample_address[19]~84 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.472 ns g48_flash_read_control:readFlash\|sample_address\[20\]~86 26 COMB LCCOMB_X36_Y13_N12 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.472 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[20\]~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[19]~84 g48_flash_read_control:readFlash|sample_address[20]~86 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 10.646 ns g48_flash_read_control:readFlash\|sample_address\[21\]~88 27 COMB LCCOMB_X36_Y13_N14 2 " "Info: 27: + IC(0.000 ns) + CELL(0.174 ns) = 10.646 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[21\]~88'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g48_flash_read_control:readFlash|sample_address[20]~86 g48_flash_read_control:readFlash|sample_address[21]~88 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.726 ns g48_flash_read_control:readFlash\|sample_address\[22\]~90 28 COMB LCCOMB_X36_Y13_N16 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.726 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[22\]~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[21]~88 g48_flash_read_control:readFlash|sample_address[22]~90 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.806 ns g48_flash_read_control:readFlash\|sample_address\[23\]~92 29 COMB LCCOMB_X36_Y13_N18 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.806 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[23\]~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[22]~90 g48_flash_read_control:readFlash|sample_address[23]~92 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.886 ns g48_flash_read_control:readFlash\|sample_address\[24\]~94 30 COMB LCCOMB_X36_Y13_N20 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.886 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[24\]~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[23]~92 g48_flash_read_control:readFlash|sample_address[24]~94 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.966 ns g48_flash_read_control:readFlash\|sample_address\[25\]~97 31 COMB LCCOMB_X36_Y13_N22 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 10.966 ns; Loc. = LCCOMB_X36_Y13_N22; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[25\]~97'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[24]~94 g48_flash_read_control:readFlash|sample_address[25]~97 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.046 ns g48_flash_read_control:readFlash\|sample_address\[26\]~99 32 COMB LCCOMB_X36_Y13_N24 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 11.046 ns; Loc. = LCCOMB_X36_Y13_N24; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[26\]~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[25]~97 g48_flash_read_control:readFlash|sample_address[26]~99 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.126 ns g48_flash_read_control:readFlash\|sample_address\[27\]~101 33 COMB LCCOMB_X36_Y13_N26 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 11.126 ns; Loc. = LCCOMB_X36_Y13_N26; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[27\]~101'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[26]~99 g48_flash_read_control:readFlash|sample_address[27]~101 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.206 ns g48_flash_read_control:readFlash\|sample_address\[28\]~103 34 COMB LCCOMB_X36_Y13_N28 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 11.206 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[28\]~103'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[27]~101 g48_flash_read_control:readFlash|sample_address[28]~103 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 11.367 ns g48_flash_read_control:readFlash\|sample_address\[29\]~105 35 COMB LCCOMB_X36_Y13_N30 2 " "Info: 35: + IC(0.000 ns) + CELL(0.161 ns) = 11.367 ns; Loc. = LCCOMB_X36_Y13_N30; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[29\]~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { g48_flash_read_control:readFlash|sample_address[28]~103 g48_flash_read_control:readFlash|sample_address[29]~105 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.447 ns g48_flash_read_control:readFlash\|sample_address\[30\]~107 36 COMB LCCOMB_X36_Y12_N0 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 11.447 ns; Loc. = LCCOMB_X36_Y12_N0; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[30\]~107'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[29]~105 g48_flash_read_control:readFlash|sample_address[30]~107 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.527 ns g48_flash_read_control:readFlash\|sample_address\[31\]~109 37 COMB LCCOMB_X36_Y12_N2 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 11.527 ns; Loc. = LCCOMB_X36_Y12_N2; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[31\]~109'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[30]~107 g48_flash_read_control:readFlash|sample_address[31]~109 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.607 ns g48_flash_read_control:readFlash\|sample_address\[32\]~111 38 COMB LCCOMB_X36_Y12_N4 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 11.607 ns; Loc. = LCCOMB_X36_Y12_N4; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[32\]~111'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[31]~109 g48_flash_read_control:readFlash|sample_address[32]~111 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.687 ns g48_flash_read_control:readFlash\|sample_address\[33\]~113 39 COMB LCCOMB_X36_Y12_N6 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 11.687 ns; Loc. = LCCOMB_X36_Y12_N6; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[33\]~113'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[32]~111 g48_flash_read_control:readFlash|sample_address[33]~113 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.767 ns g48_flash_read_control:readFlash\|sample_address\[34\]~115 40 COMB LCCOMB_X36_Y12_N8 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 11.767 ns; Loc. = LCCOMB_X36_Y12_N8; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[34\]~115'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[33]~113 g48_flash_read_control:readFlash|sample_address[34]~115 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.847 ns g48_flash_read_control:readFlash\|sample_address\[35\]~117 41 COMB LCCOMB_X36_Y12_N10 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 11.847 ns; Loc. = LCCOMB_X36_Y12_N10; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[35\]~117'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[34]~115 g48_flash_read_control:readFlash|sample_address[35]~117 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.927 ns g48_flash_read_control:readFlash\|sample_address\[36\]~119 42 COMB LCCOMB_X36_Y12_N12 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 11.927 ns; Loc. = LCCOMB_X36_Y12_N12; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[36\]~119'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[35]~117 g48_flash_read_control:readFlash|sample_address[36]~119 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 12.101 ns g48_flash_read_control:readFlash\|sample_address\[37\]~121 43 COMB LCCOMB_X36_Y12_N14 2 " "Info: 43: + IC(0.000 ns) + CELL(0.174 ns) = 12.101 ns; Loc. = LCCOMB_X36_Y12_N14; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[37\]~121'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { g48_flash_read_control:readFlash|sample_address[36]~119 g48_flash_read_control:readFlash|sample_address[37]~121 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.181 ns g48_flash_read_control:readFlash\|sample_address\[38\]~123 44 COMB LCCOMB_X36_Y12_N16 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 12.181 ns; Loc. = LCCOMB_X36_Y12_N16; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[38\]~123'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[37]~121 g48_flash_read_control:readFlash|sample_address[38]~123 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.261 ns g48_flash_read_control:readFlash\|sample_address\[39\]~125 45 COMB LCCOMB_X36_Y12_N18 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 12.261 ns; Loc. = LCCOMB_X36_Y12_N18; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[39\]~125'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[38]~123 g48_flash_read_control:readFlash|sample_address[39]~125 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.341 ns g48_flash_read_control:readFlash\|sample_address\[40\]~127 46 COMB LCCOMB_X36_Y12_N20 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 12.341 ns; Loc. = LCCOMB_X36_Y12_N20; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[40\]~127'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[39]~125 g48_flash_read_control:readFlash|sample_address[40]~127 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.421 ns g48_flash_read_control:readFlash\|sample_address\[41\]~129 47 COMB LCCOMB_X36_Y12_N22 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 12.421 ns; Loc. = LCCOMB_X36_Y12_N22; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[41\]~129'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[40]~127 g48_flash_read_control:readFlash|sample_address[41]~129 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.501 ns g48_flash_read_control:readFlash\|sample_address\[42\]~131 48 COMB LCCOMB_X36_Y12_N24 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 12.501 ns; Loc. = LCCOMB_X36_Y12_N24; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[42\]~131'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[41]~129 g48_flash_read_control:readFlash|sample_address[42]~131 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.581 ns g48_flash_read_control:readFlash\|sample_address\[43\]~133 49 COMB LCCOMB_X36_Y12_N26 1 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 12.581 ns; Loc. = LCCOMB_X36_Y12_N26; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[43\]~133'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g48_flash_read_control:readFlash|sample_address[42]~131 g48_flash_read_control:readFlash|sample_address[43]~133 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 13.039 ns g48_flash_read_control:readFlash\|sample_address\[44\]~134 50 COMB LCCOMB_X36_Y12_N28 1 " "Info: 50: + IC(0.000 ns) + CELL(0.458 ns) = 13.039 ns; Loc. = LCCOMB_X36_Y12_N28; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[44\]~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g48_flash_read_control:readFlash|sample_address[43]~133 g48_flash_read_control:readFlash|sample_address[44]~134 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 13.135 ns g48_flash_read_control:readFlash\|sample_address\[44\] 51 REG LCFF_X36_Y12_N29 3 " "Info: 51: + IC(0.000 ns) + CELL(0.096 ns) = 13.135 ns; Loc. = LCFF_X36_Y12_N29; Fanout = 3; REG Node = 'g48_flash_read_control:readFlash\|sample_address\[44\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g48_flash_read_control:readFlash|sample_address[44]~134 g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.865 ns ( 59.88 % ) " "Info: Total cell delay = 7.865 ns ( 59.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.270 ns ( 40.12 % ) " "Info: Total interconnect delay = 5.270 ns ( 40.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.135 ns" { note[0] g48_flash_read_control:readFlash|Mux78~0 g48_flash_read_control:readFlash|Mux86~17 g48_flash_read_control:readFlash|Mux86~18 g48_flash_read_control:readFlash|Mux104~2 g48_flash_read_control:readFlash|sample_address[0]~46 g48_flash_read_control:readFlash|sample_address[1]~48 g48_flash_read_control:readFlash|sample_address[2]~50 g48_flash_read_control:readFlash|sample_address[3]~52 g48_flash_read_control:readFlash|sample_address[4]~54 g48_flash_read_control:readFlash|sample_address[5]~56 g48_flash_read_control:readFlash|sample_address[6]~58 g48_flash_read_control:readFlash|sample_address[7]~60 g48_flash_read_control:readFlash|sample_address[8]~62 g48_flash_read_control:readFlash|sample_address[9]~64 g48_flash_read_control:readFlash|sample_address[10]~66 g48_flash_read_control:readFlash|sample_address[11]~68 g48_flash_read_control:readFlash|sample_address[12]~70 g48_flash_read_control:readFlash|sample_address[13]~72 g48_flash_read_control:readFlash|sample_address[14]~74 g48_flash_read_control:readFlash|sample_address[15]~76 g48_flash_read_control:readFlash|sample_address[16]~78 g48_flash_read_control:readFlash|sample_address[17]~80 g48_flash_read_control:readFlash|sample_address[18]~82 g48_flash_read_control:readFlash|sample_address[19]~84 g48_flash_read_control:readFlash|sample_address[20]~86 g48_flash_read_control:readFlash|sample_address[21]~88 g48_flash_read_control:readFlash|sample_address[22]~90 g48_flash_read_control:readFlash|sample_address[23]~92 g48_flash_read_control:readFlash|sample_address[24]~94 g48_flash_read_control:readFlash|sample_address[25]~97 g48_flash_read_control:readFlash|sample_address[26]~99 g48_flash_read_control:readFlash|sample_address[27]~101 g48_flash_read_control:readFlash|sample_address[28]~103 g48_flash_read_control:readFlash|sample_address[29]~105 g48_flash_read_control:readFlash|sample_address[30]~107 g48_flash_read_control:readFlash|sample_address[31]~109 g48_flash_read_control:readFlash|sample_address[32]~111 g48_flash_read_control:readFlash|sample_address[33]~113 g48_flash_read_control:readFlash|sample_address[34]~115 g48_flash_read_control:readFlash|sample_address[35]~117 g48_flash_read_control:readFlash|sample_address[36]~119 g48_flash_read_control:readFlash|sample_address[37]~121 g48_flash_read_control:readFlash|sample_address[38]~123 g48_flash_read_control:readFlash|sample_address[39]~125 g48_flash_read_control:readFlash|sample_address[40]~127 g48_flash_read_control:readFlash|sample_address[41]~129 g48_flash_read_control:readFlash|sample_address[42]~131 g48_flash_read_control:readFlash|sample_address[43]~133 g48_flash_read_control:readFlash|sample_address[44]~134 g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.135 ns" { note[0] {} note[0]~combout {} g48_flash_read_control:readFlash|Mux78~0 {} g48_flash_read_control:readFlash|Mux86~17 {} g48_flash_read_control:readFlash|Mux86~18 {} g48_flash_read_control:readFlash|Mux104~2 {} g48_flash_read_control:readFlash|sample_address[0]~46 {} g48_flash_read_control:readFlash|sample_address[1]~48 {} g48_flash_read_control:readFlash|sample_address[2]~50 {} g48_flash_read_control:readFlash|sample_address[3]~52 {} g48_flash_read_control:readFlash|sample_address[4]~54 {} g48_flash_read_control:readFlash|sample_address[5]~56 {} g48_flash_read_control:readFlash|sample_address[6]~58 {} g48_flash_read_control:readFlash|sample_address[7]~60 {} g48_flash_read_control:readFlash|sample_address[8]~62 {} g48_flash_read_control:readFlash|sample_address[9]~64 {} g48_flash_read_control:readFlash|sample_address[10]~66 {} g48_flash_read_control:readFlash|sample_address[11]~68 {} g48_flash_read_control:readFlash|sample_address[12]~70 {} g48_flash_read_control:readFlash|sample_address[13]~72 {} g48_flash_read_control:readFlash|sample_address[14]~74 {} g48_flash_read_control:readFlash|sample_address[15]~76 {} g48_flash_read_control:readFlash|sample_address[16]~78 {} g48_flash_read_control:readFlash|sample_address[17]~80 {} g48_flash_read_control:readFlash|sample_address[18]~82 {} g48_flash_read_control:readFlash|sample_address[19]~84 {} g48_flash_read_control:readFlash|sample_address[20]~86 {} g48_flash_read_control:readFlash|sample_address[21]~88 {} g48_flash_read_control:readFlash|sample_address[22]~90 {} g48_flash_read_control:readFlash|sample_address[23]~92 {} g48_flash_read_control:readFlash|sample_address[24]~94 {} g48_flash_read_control:readFlash|sample_address[25]~97 {} g48_flash_read_control:readFlash|sample_address[26]~99 {} g48_flash_read_control:readFlash|sample_address[27]~101 {} g48_flash_read_control:readFlash|sample_address[28]~103 {} g48_flash_read_control:readFlash|sample_address[29]~105 {} g48_flash_read_control:readFlash|sample_address[30]~107 {} g48_flash_read_control:readFlash|sample_address[31]~109 {} g48_flash_read_control:readFlash|sample_address[32]~111 {} g48_flash_read_control:readFlash|sample_address[33]~113 {} g48_flash_read_control:readFlash|sample_address[34]~115 {} g48_flash_read_control:readFlash|sample_address[35]~117 {} g48_flash_read_control:readFlash|sample_address[36]~119 {} g48_flash_read_control:readFlash|sample_address[37]~121 {} g48_flash_read_control:readFlash|sample_address[38]~123 {} g48_flash_read_control:readFlash|sample_address[39]~125 {} g48_flash_read_control:readFlash|sample_address[40]~127 {} g48_flash_read_control:readFlash|sample_address[41]~129 {} g48_flash_read_control:readFlash|sample_address[42]~131 {} g48_flash_read_control:readFlash|sample_address[43]~133 {} g48_flash_read_control:readFlash|sample_address[44]~134 {} g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 0.000ns 2.336ns 0.959ns 0.319ns 0.850ns 0.806ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.006ns 0.322ns 0.516ns 0.521ns 0.545ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.864 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_50\" to destination register is 2.864 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 309 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 309; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 2.864 ns g48_flash_read_control:readFlash\|sample_address\[44\] 3 REG LCFF_X36_Y12_N29 3 " "Info: 3: + IC(0.998 ns) + CELL(0.602 ns) = 2.864 ns; Loc. = LCFF_X36_Y12_N29; Fanout = 3; REG Node = 'g48_flash_read_control:readFlash\|sample_address\[44\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.84 % ) " "Info: Total cell delay = 1.628 ns ( 56.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.236 ns ( 43.16 % ) " "Info: Total interconnect delay = 1.236 ns ( 43.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.135 ns" { note[0] g48_flash_read_control:readFlash|Mux78~0 g48_flash_read_control:readFlash|Mux86~17 g48_flash_read_control:readFlash|Mux86~18 g48_flash_read_control:readFlash|Mux104~2 g48_flash_read_control:readFlash|sample_address[0]~46 g48_flash_read_control:readFlash|sample_address[1]~48 g48_flash_read_control:readFlash|sample_address[2]~50 g48_flash_read_control:readFlash|sample_address[3]~52 g48_flash_read_control:readFlash|sample_address[4]~54 g48_flash_read_control:readFlash|sample_address[5]~56 g48_flash_read_control:readFlash|sample_address[6]~58 g48_flash_read_control:readFlash|sample_address[7]~60 g48_flash_read_control:readFlash|sample_address[8]~62 g48_flash_read_control:readFlash|sample_address[9]~64 g48_flash_read_control:readFlash|sample_address[10]~66 g48_flash_read_control:readFlash|sample_address[11]~68 g48_flash_read_control:readFlash|sample_address[12]~70 g48_flash_read_control:readFlash|sample_address[13]~72 g48_flash_read_control:readFlash|sample_address[14]~74 g48_flash_read_control:readFlash|sample_address[15]~76 g48_flash_read_control:readFlash|sample_address[16]~78 g48_flash_read_control:readFlash|sample_address[17]~80 g48_flash_read_control:readFlash|sample_address[18]~82 g48_flash_read_control:readFlash|sample_address[19]~84 g48_flash_read_control:readFlash|sample_address[20]~86 g48_flash_read_control:readFlash|sample_address[21]~88 g48_flash_read_control:readFlash|sample_address[22]~90 g48_flash_read_control:readFlash|sample_address[23]~92 g48_flash_read_control:readFlash|sample_address[24]~94 g48_flash_read_control:readFlash|sample_address[25]~97 g48_flash_read_control:readFlash|sample_address[26]~99 g48_flash_read_control:readFlash|sample_address[27]~101 g48_flash_read_control:readFlash|sample_address[28]~103 g48_flash_read_control:readFlash|sample_address[29]~105 g48_flash_read_control:readFlash|sample_address[30]~107 g48_flash_read_control:readFlash|sample_address[31]~109 g48_flash_read_control:readFlash|sample_address[32]~111 g48_flash_read_control:readFlash|sample_address[33]~113 g48_flash_read_control:readFlash|sample_address[34]~115 g48_flash_read_control:readFlash|sample_address[35]~117 g48_flash_read_control:readFlash|sample_address[36]~119 g48_flash_read_control:readFlash|sample_address[37]~121 g48_flash_read_control:readFlash|sample_address[38]~123 g48_flash_read_control:readFlash|sample_address[39]~125 g48_flash_read_control:readFlash|sample_address[40]~127 g48_flash_read_control:readFlash|sample_address[41]~129 g48_flash_read_control:readFlash|sample_address[42]~131 g48_flash_read_control:readFlash|sample_address[43]~133 g48_flash_read_control:readFlash|sample_address[44]~134 g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.135 ns" { note[0] {} note[0]~combout {} g48_flash_read_control:readFlash|Mux78~0 {} g48_flash_read_control:readFlash|Mux86~17 {} g48_flash_read_control:readFlash|Mux86~18 {} g48_flash_read_control:readFlash|Mux104~2 {} g48_flash_read_control:readFlash|sample_address[0]~46 {} g48_flash_read_control:readFlash|sample_address[1]~48 {} g48_flash_read_control:readFlash|sample_address[2]~50 {} g48_flash_read_control:readFlash|sample_address[3]~52 {} g48_flash_read_control:readFlash|sample_address[4]~54 {} g48_flash_read_control:readFlash|sample_address[5]~56 {} g48_flash_read_control:readFlash|sample_address[6]~58 {} g48_flash_read_control:readFlash|sample_address[7]~60 {} g48_flash_read_control:readFlash|sample_address[8]~62 {} g48_flash_read_control:readFlash|sample_address[9]~64 {} g48_flash_read_control:readFlash|sample_address[10]~66 {} g48_flash_read_control:readFlash|sample_address[11]~68 {} g48_flash_read_control:readFlash|sample_address[12]~70 {} g48_flash_read_control:readFlash|sample_address[13]~72 {} g48_flash_read_control:readFlash|sample_address[14]~74 {} g48_flash_read_control:readFlash|sample_address[15]~76 {} g48_flash_read_control:readFlash|sample_address[16]~78 {} g48_flash_read_control:readFlash|sample_address[17]~80 {} g48_flash_read_control:readFlash|sample_address[18]~82 {} g48_flash_read_control:readFlash|sample_address[19]~84 {} g48_flash_read_control:readFlash|sample_address[20]~86 {} g48_flash_read_control:readFlash|sample_address[21]~88 {} g48_flash_read_control:readFlash|sample_address[22]~90 {} g48_flash_read_control:readFlash|sample_address[23]~92 {} g48_flash_read_control:readFlash|sample_address[24]~94 {} g48_flash_read_control:readFlash|sample_address[25]~97 {} g48_flash_read_control:readFlash|sample_address[26]~99 {} g48_flash_read_control:readFlash|sample_address[27]~101 {} g48_flash_read_control:readFlash|sample_address[28]~103 {} g48_flash_read_control:readFlash|sample_address[29]~105 {} g48_flash_read_control:readFlash|sample_address[30]~107 {} g48_flash_read_control:readFlash|sample_address[31]~109 {} g48_flash_read_control:readFlash|sample_address[32]~111 {} g48_flash_read_control:readFlash|sample_address[33]~113 {} g48_flash_read_control:readFlash|sample_address[34]~115 {} g48_flash_read_control:readFlash|sample_address[35]~117 {} g48_flash_read_control:readFlash|sample_address[36]~119 {} g48_flash_read_control:readFlash|sample_address[37]~121 {} g48_flash_read_control:readFlash|sample_address[38]~123 {} g48_flash_read_control:readFlash|sample_address[39]~125 {} g48_flash_read_control:readFlash|sample_address[40]~127 {} g48_flash_read_control:readFlash|sample_address[41]~129 {} g48_flash_read_control:readFlash|sample_address[42]~131 {} g48_flash_read_control:readFlash|sample_address[43]~133 {} g48_flash_read_control:readFlash|sample_address[44]~134 {} g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 0.000ns 2.336ns 0.959ns 0.319ns 0.850ns 0.806ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.006ns 0.322ns 0.516ns 0.521ns 0.545ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.864 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[44] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.864 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|sample_address[44] {} } { 0.000ns 0.000ns 0.238ns 0.998ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_50 data_size_o\[8\] g48_flash_read_control:readFlash\|data_size\[8\] 9.795 ns register " "Info: tco from clock \"clk_50\" to destination pin \"data_size_o\[8\]\" through register \"g48_flash_read_control:readFlash\|data_size\[8\]\" is 9.795 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 source 2.865 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to source register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 309 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 309; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns g48_flash_read_control:readFlash\|data_size\[8\] 3 REG LCFF_X34_Y13_N25 3 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X34_Y13_N25; Fanout = 3; REG Node = 'g48_flash_read_control:readFlash\|data_size\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk_50~clkctrl g48_flash_read_control:readFlash|data_size[8] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|data_size[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|data_size[8] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 87 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.653 ns + Longest register pin " "Info: + Longest register to pin delay is 6.653 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g48_flash_read_control:readFlash\|data_size\[8\] 1 REG LCFF_X34_Y13_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y13_N25; Fanout = 3; REG Node = 'g48_flash_read_control:readFlash\|data_size\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { g48_flash_read_control:readFlash|data_size[8] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.823 ns) + CELL(2.830 ns) 6.653 ns data_size_o\[8\] 2 PIN PIN_J4 0 " "Info: 2: + IC(3.823 ns) + CELL(2.830 ns) = 6.653 ns; Loc. = PIN_J4; Fanout = 0; PIN Node = 'data_size_o\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.653 ns" { g48_flash_read_control:readFlash|data_size[8] data_size_o[8] } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 42.54 % ) " "Info: Total cell delay = 2.830 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.823 ns ( 57.46 % ) " "Info: Total interconnect delay = 3.823 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.653 ns" { g48_flash_read_control:readFlash|data_size[8] data_size_o[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.653 ns" { g48_flash_read_control:readFlash|data_size[8] {} data_size_o[8] {} } { 0.000ns 3.823ns } { 0.000ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|data_size[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|data_size[8] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.653 ns" { g48_flash_read_control:readFlash|data_size[8] data_size_o[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.653 ns" { g48_flash_read_control:readFlash|data_size[8] {} data_size_o[8] {} } { 0.000ns 3.823ns } { 0.000ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g48_flash_read_control:readFlash\|sample_address\[4\] octave\[2\] clk_50 -0.159 ns register " "Info: th for register \"g48_flash_read_control:readFlash\|sample_address\[4\]\" (data pin = \"octave\[2\]\", clock pin = \"clk_50\") is -0.159 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_50 destination 2.865 ns + Longest register " "Info: + Longest clock path from clock \"clk_50\" to destination register is 2.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk_50 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_50 } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk_50~clkctrl 2 COMB CLKCTRL_G2 309 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 309; COMB Node = 'clk_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk_50 clk_50~clkctrl } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 2.865 ns g48_flash_read_control:readFlash\|sample_address\[4\] 3 REG LCFF_X36_Y14_N13 2 " "Info: 3: + IC(0.999 ns) + CELL(0.602 ns) = 2.865 ns; Loc. = LCFF_X36_Y14_N13; Fanout = 2; REG Node = 'g48_flash_read_control:readFlash\|sample_address\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[4] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.82 % ) " "Info: Total cell delay = 1.628 ns ( 56.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 43.18 % ) " "Info: Total interconnect delay = 1.237 ns ( 43.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|sample_address[4] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.310 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.310 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns octave\[2\] 1 PIN PIN_M22 34 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 34; PIN Node = 'octave\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { octave[2] } "NODE_NAME" } } { "g48_Sound_Testbed.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_Sound_Testbed.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.179 ns) + CELL(0.178 ns) 2.393 ns g48_flash_read_control:readFlash\|Mux100~0 2 COMB LCCOMB_X36_Y14_N0 2 " "Info: 2: + IC(1.179 ns) + CELL(0.178 ns) = 2.393 ns; Loc. = LCCOMB_X36_Y14_N0; Fanout = 2; COMB Node = 'g48_flash_read_control:readFlash\|Mux100~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { octave[2] g48_flash_read_control:readFlash|Mux100~0 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.521 ns) 3.214 ns g48_flash_read_control:readFlash\|sample_address\[4\]~53 3 COMB LCCOMB_X36_Y14_N12 1 " "Info: 3: + IC(0.300 ns) + CELL(0.521 ns) = 3.214 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 1; COMB Node = 'g48_flash_read_control:readFlash\|sample_address\[4\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { g48_flash_read_control:readFlash|Mux100~0 g48_flash_read_control:readFlash|sample_address[4]~53 } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.310 ns g48_flash_read_control:readFlash\|sample_address\[4\] 4 REG LCFF_X36_Y14_N13 2 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 3.310 ns; Loc. = LCFF_X36_Y14_N13; Fanout = 2; REG Node = 'g48_flash_read_control:readFlash\|sample_address\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g48_flash_read_control:readFlash|sample_address[4]~53 g48_flash_read_control:readFlash|sample_address[4] } "NODE_NAME" } } { "g48_flash_read_control.vhd" "" { Text "P:/DSD/Projects/g48_Lab_4/g48_flash_read_control.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 55.32 % ) " "Info: Total cell delay = 1.831 ns ( 55.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.479 ns ( 44.68 % ) " "Info: Total interconnect delay = 1.479 ns ( 44.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { octave[2] g48_flash_read_control:readFlash|Mux100~0 g48_flash_read_control:readFlash|sample_address[4]~53 g48_flash_read_control:readFlash|sample_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { octave[2] {} octave[2]~combout {} g48_flash_read_control:readFlash|Mux100~0 {} g48_flash_read_control:readFlash|sample_address[4]~53 {} g48_flash_read_control:readFlash|sample_address[4] {} } { 0.000ns 0.000ns 1.179ns 0.300ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { clk_50 clk_50~clkctrl g48_flash_read_control:readFlash|sample_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.865 ns" { clk_50 {} clk_50~combout {} clk_50~clkctrl {} g48_flash_read_control:readFlash|sample_address[4] {} } { 0.000ns 0.000ns 0.238ns 0.999ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.310 ns" { octave[2] g48_flash_read_control:readFlash|Mux100~0 g48_flash_read_control:readFlash|sample_address[4]~53 g48_flash_read_control:readFlash|sample_address[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.310 ns" { octave[2] {} octave[2]~combout {} g48_flash_read_control:readFlash|Mux100~0 {} g48_flash_read_control:readFlash|sample_address[4]~53 {} g48_flash_read_control:readFlash|sample_address[4] {} } { 0.000ns 0.000ns 1.179ns 0.300ns 0.000ns } { 0.000ns 1.036ns 0.178ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 17:04:31 2015 " "Info: Processing ended: Sun Apr 05 17:04:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
