
2526_ChaSouRo_firmware_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d8c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b0  08009f6c  08009f6c  0000af6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a41c  0800a41c  0000c06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a41c  0800a41c  0000b41c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a424  0800a424  0000c06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a424  0800a424  0000b424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a428  0800a428  0000b428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800a42c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000073d0  2000006c  0800a498  0000c06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000743c  0800a498  0000c43c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e939  00000000  00000000  0000c09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004890  00000000  00000000  0002a9d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab0  00000000  00000000  0002f268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014ed  00000000  00000000  00030d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023af3  00000000  00000000  00032205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022c8b  00000000  00000000  00055cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d436f  00000000  00000000  00078983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014ccf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000792c  00000000  00000000  0014cd38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  00154664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009f54 	.word	0x08009f54

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	08009f54 	.word	0x08009f54

08000220 <__aeabi_drsub>:
 8000220:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000224:	e002      	b.n	800022c <__adddf3>
 8000226:	bf00      	nop

08000228 <__aeabi_dsub>:
 8000228:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800022c <__adddf3>:
 800022c:	b530      	push	{r4, r5, lr}
 800022e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000232:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000236:	ea94 0f05 	teq	r4, r5
 800023a:	bf08      	it	eq
 800023c:	ea90 0f02 	teqeq	r0, r2
 8000240:	bf1f      	itttt	ne
 8000242:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000246:	ea55 0c02 	orrsne.w	ip, r5, r2
 800024a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800024e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000252:	f000 80e2 	beq.w	800041a <__adddf3+0x1ee>
 8000256:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800025a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800025e:	bfb8      	it	lt
 8000260:	426d      	neglt	r5, r5
 8000262:	dd0c      	ble.n	800027e <__adddf3+0x52>
 8000264:	442c      	add	r4, r5
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	ea82 0000 	eor.w	r0, r2, r0
 8000272:	ea83 0101 	eor.w	r1, r3, r1
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	2d36      	cmp	r5, #54	@ 0x36
 8000280:	bf88      	it	hi
 8000282:	bd30      	pophi	{r4, r5, pc}
 8000284:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000288:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800028c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000290:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000294:	d002      	beq.n	800029c <__adddf3+0x70>
 8000296:	4240      	negs	r0, r0
 8000298:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800029c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a8:	d002      	beq.n	80002b0 <__adddf3+0x84>
 80002aa:	4252      	negs	r2, r2
 80002ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b0:	ea94 0f05 	teq	r4, r5
 80002b4:	f000 80a7 	beq.w	8000406 <__adddf3+0x1da>
 80002b8:	f1a4 0401 	sub.w	r4, r4, #1
 80002bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c0:	db0d      	blt.n	80002de <__adddf3+0xb2>
 80002c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002c6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ca:	1880      	adds	r0, r0, r2
 80002cc:	f141 0100 	adc.w	r1, r1, #0
 80002d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002d4:	1880      	adds	r0, r0, r2
 80002d6:	fa43 f305 	asr.w	r3, r3, r5
 80002da:	4159      	adcs	r1, r3
 80002dc:	e00e      	b.n	80002fc <__adddf3+0xd0>
 80002de:	f1a5 0520 	sub.w	r5, r5, #32
 80002e2:	f10e 0e20 	add.w	lr, lr, #32
 80002e6:	2a01      	cmp	r2, #1
 80002e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002ec:	bf28      	it	cs
 80002ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002f2:	fa43 f305 	asr.w	r3, r3, r5
 80002f6:	18c0      	adds	r0, r0, r3
 80002f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000300:	d507      	bpl.n	8000312 <__adddf3+0xe6>
 8000302:	f04f 0e00 	mov.w	lr, #0
 8000306:	f1dc 0c00 	rsbs	ip, ip, #0
 800030a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800030e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000312:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000316:	d31b      	bcc.n	8000350 <__adddf3+0x124>
 8000318:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800031c:	d30c      	bcc.n	8000338 <__adddf3+0x10c>
 800031e:	0849      	lsrs	r1, r1, #1
 8000320:	ea5f 0030 	movs.w	r0, r0, rrx
 8000324:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000328:	f104 0401 	add.w	r4, r4, #1
 800032c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000330:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000334:	f080 809a 	bcs.w	800046c <__adddf3+0x240>
 8000338:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800033c:	bf08      	it	eq
 800033e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000342:	f150 0000 	adcs.w	r0, r0, #0
 8000346:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800034a:	ea41 0105 	orr.w	r1, r1, r5
 800034e:	bd30      	pop	{r4, r5, pc}
 8000350:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000354:	4140      	adcs	r0, r0
 8000356:	eb41 0101 	adc.w	r1, r1, r1
 800035a:	3c01      	subs	r4, #1
 800035c:	bf28      	it	cs
 800035e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000362:	d2e9      	bcs.n	8000338 <__adddf3+0x10c>
 8000364:	f091 0f00 	teq	r1, #0
 8000368:	bf04      	itt	eq
 800036a:	4601      	moveq	r1, r0
 800036c:	2000      	moveq	r0, #0
 800036e:	fab1 f381 	clz	r3, r1
 8000372:	bf08      	it	eq
 8000374:	3320      	addeq	r3, #32
 8000376:	f1a3 030b 	sub.w	r3, r3, #11
 800037a:	f1b3 0220 	subs.w	r2, r3, #32
 800037e:	da0c      	bge.n	800039a <__adddf3+0x16e>
 8000380:	320c      	adds	r2, #12
 8000382:	dd08      	ble.n	8000396 <__adddf3+0x16a>
 8000384:	f102 0c14 	add.w	ip, r2, #20
 8000388:	f1c2 020c 	rsb	r2, r2, #12
 800038c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000390:	fa21 f102 	lsr.w	r1, r1, r2
 8000394:	e00c      	b.n	80003b0 <__adddf3+0x184>
 8000396:	f102 0214 	add.w	r2, r2, #20
 800039a:	bfd8      	it	le
 800039c:	f1c2 0c20 	rsble	ip, r2, #32
 80003a0:	fa01 f102 	lsl.w	r1, r1, r2
 80003a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a8:	bfdc      	itt	le
 80003aa:	ea41 010c 	orrle.w	r1, r1, ip
 80003ae:	4090      	lslle	r0, r2
 80003b0:	1ae4      	subs	r4, r4, r3
 80003b2:	bfa2      	ittt	ge
 80003b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b8:	4329      	orrge	r1, r5
 80003ba:	bd30      	popge	{r4, r5, pc}
 80003bc:	ea6f 0404 	mvn.w	r4, r4
 80003c0:	3c1f      	subs	r4, #31
 80003c2:	da1c      	bge.n	80003fe <__adddf3+0x1d2>
 80003c4:	340c      	adds	r4, #12
 80003c6:	dc0e      	bgt.n	80003e6 <__adddf3+0x1ba>
 80003c8:	f104 0414 	add.w	r4, r4, #20
 80003cc:	f1c4 0220 	rsb	r2, r4, #32
 80003d0:	fa20 f004 	lsr.w	r0, r0, r4
 80003d4:	fa01 f302 	lsl.w	r3, r1, r2
 80003d8:	ea40 0003 	orr.w	r0, r0, r3
 80003dc:	fa21 f304 	lsr.w	r3, r1, r4
 80003e0:	ea45 0103 	orr.w	r1, r5, r3
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f1c4 040c 	rsb	r4, r4, #12
 80003ea:	f1c4 0220 	rsb	r2, r4, #32
 80003ee:	fa20 f002 	lsr.w	r0, r0, r2
 80003f2:	fa01 f304 	lsl.w	r3, r1, r4
 80003f6:	ea40 0003 	orr.w	r0, r0, r3
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f094 0f00 	teq	r4, #0
 800040a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800040e:	bf06      	itte	eq
 8000410:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000414:	3401      	addeq	r4, #1
 8000416:	3d01      	subne	r5, #1
 8000418:	e74e      	b.n	80002b8 <__adddf3+0x8c>
 800041a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800041e:	bf18      	it	ne
 8000420:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000424:	d029      	beq.n	800047a <__adddf3+0x24e>
 8000426:	ea94 0f05 	teq	r4, r5
 800042a:	bf08      	it	eq
 800042c:	ea90 0f02 	teqeq	r0, r2
 8000430:	d005      	beq.n	800043e <__adddf3+0x212>
 8000432:	ea54 0c00 	orrs.w	ip, r4, r0
 8000436:	bf04      	itt	eq
 8000438:	4619      	moveq	r1, r3
 800043a:	4610      	moveq	r0, r2
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	ea91 0f03 	teq	r1, r3
 8000442:	bf1e      	ittt	ne
 8000444:	2100      	movne	r1, #0
 8000446:	2000      	movne	r0, #0
 8000448:	bd30      	popne	{r4, r5, pc}
 800044a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800044e:	d105      	bne.n	800045c <__adddf3+0x230>
 8000450:	0040      	lsls	r0, r0, #1
 8000452:	4149      	adcs	r1, r1
 8000454:	bf28      	it	cs
 8000456:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800045a:	bd30      	pop	{r4, r5, pc}
 800045c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000460:	bf3c      	itt	cc
 8000462:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000466:	bd30      	popcc	{r4, r5, pc}
 8000468:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800046c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000470:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000474:	f04f 0000 	mov.w	r0, #0
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf1a      	itte	ne
 8000480:	4619      	movne	r1, r3
 8000482:	4610      	movne	r0, r2
 8000484:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000488:	bf1c      	itt	ne
 800048a:	460b      	movne	r3, r1
 800048c:	4602      	movne	r2, r0
 800048e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000492:	bf06      	itte	eq
 8000494:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000498:	ea91 0f03 	teqeq	r1, r3
 800049c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004a0:	bd30      	pop	{r4, r5, pc}
 80004a2:	bf00      	nop

080004a4 <__aeabi_ui2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b8:	f04f 0500 	mov.w	r5, #0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e750      	b.n	8000364 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_i2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004dc:	bf48      	it	mi
 80004de:	4240      	negmi	r0, r0
 80004e0:	f04f 0100 	mov.w	r1, #0
 80004e4:	e73e      	b.n	8000364 <__adddf3+0x138>
 80004e6:	bf00      	nop

080004e8 <__aeabi_f2d>:
 80004e8:	0042      	lsls	r2, r0, #1
 80004ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80004f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004f6:	bf1f      	itttt	ne
 80004f8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004fc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000500:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000504:	4770      	bxne	lr
 8000506:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800050a:	bf08      	it	eq
 800050c:	4770      	bxeq	lr
 800050e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000512:	bf04      	itt	eq
 8000514:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000528:	e71c      	b.n	8000364 <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aed8 	beq.w	8000312 <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6bd      	b.n	8000312 <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__gedf2>:
 8000598:	f04f 3cff 	mov.w	ip, #4294967295
 800059c:	e006      	b.n	80005ac <__cmpdf2+0x4>
 800059e:	bf00      	nop

080005a0 <__ledf2>:
 80005a0:	f04f 0c01 	mov.w	ip, #1
 80005a4:	e002      	b.n	80005ac <__cmpdf2+0x4>
 80005a6:	bf00      	nop

080005a8 <__cmpdf2>:
 80005a8:	f04f 0c01 	mov.w	ip, #1
 80005ac:	f84d cd04 	str.w	ip, [sp, #-4]!
 80005b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005bc:	bf18      	it	ne
 80005be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80005c2:	d01b      	beq.n	80005fc <__cmpdf2+0x54>
 80005c4:	b001      	add	sp, #4
 80005c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80005ca:	bf0c      	ite	eq
 80005cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80005d0:	ea91 0f03 	teqne	r1, r3
 80005d4:	bf02      	ittt	eq
 80005d6:	ea90 0f02 	teqeq	r0, r2
 80005da:	2000      	moveq	r0, #0
 80005dc:	4770      	bxeq	lr
 80005de:	f110 0f00 	cmn.w	r0, #0
 80005e2:	ea91 0f03 	teq	r1, r3
 80005e6:	bf58      	it	pl
 80005e8:	4299      	cmppl	r1, r3
 80005ea:	bf08      	it	eq
 80005ec:	4290      	cmpeq	r0, r2
 80005ee:	bf2c      	ite	cs
 80005f0:	17d8      	asrcs	r0, r3, #31
 80005f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005f6:	f040 0001 	orr.w	r0, r0, #1
 80005fa:	4770      	bx	lr
 80005fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000600:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000604:	d102      	bne.n	800060c <__cmpdf2+0x64>
 8000606:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800060a:	d107      	bne.n	800061c <__cmpdf2+0x74>
 800060c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000610:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000614:	d1d6      	bne.n	80005c4 <__cmpdf2+0x1c>
 8000616:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800061a:	d0d3      	beq.n	80005c4 <__cmpdf2+0x1c>
 800061c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop

08000624 <__aeabi_cdrcmple>:
 8000624:	4684      	mov	ip, r0
 8000626:	4610      	mov	r0, r2
 8000628:	4662      	mov	r2, ip
 800062a:	468c      	mov	ip, r1
 800062c:	4619      	mov	r1, r3
 800062e:	4663      	mov	r3, ip
 8000630:	e000      	b.n	8000634 <__aeabi_cdcmpeq>
 8000632:	bf00      	nop

08000634 <__aeabi_cdcmpeq>:
 8000634:	b501      	push	{r0, lr}
 8000636:	f7ff ffb7 	bl	80005a8 <__cmpdf2>
 800063a:	2800      	cmp	r0, #0
 800063c:	bf48      	it	mi
 800063e:	f110 0f00 	cmnmi.w	r0, #0
 8000642:	bd01      	pop	{r0, pc}

08000644 <__aeabi_dcmpeq>:
 8000644:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000648:	f7ff fff4 	bl	8000634 <__aeabi_cdcmpeq>
 800064c:	bf0c      	ite	eq
 800064e:	2001      	moveq	r0, #1
 8000650:	2000      	movne	r0, #0
 8000652:	f85d fb08 	ldr.w	pc, [sp], #8
 8000656:	bf00      	nop

08000658 <__aeabi_dcmplt>:
 8000658:	f84d ed08 	str.w	lr, [sp, #-8]!
 800065c:	f7ff ffea 	bl	8000634 <__aeabi_cdcmpeq>
 8000660:	bf34      	ite	cc
 8000662:	2001      	movcc	r0, #1
 8000664:	2000      	movcs	r0, #0
 8000666:	f85d fb08 	ldr.w	pc, [sp], #8
 800066a:	bf00      	nop

0800066c <__aeabi_dcmple>:
 800066c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000670:	f7ff ffe0 	bl	8000634 <__aeabi_cdcmpeq>
 8000674:	bf94      	ite	ls
 8000676:	2001      	movls	r0, #1
 8000678:	2000      	movhi	r0, #0
 800067a:	f85d fb08 	ldr.w	pc, [sp], #8
 800067e:	bf00      	nop

08000680 <__aeabi_dcmpge>:
 8000680:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000684:	f7ff ffce 	bl	8000624 <__aeabi_cdrcmple>
 8000688:	bf94      	ite	ls
 800068a:	2001      	movls	r0, #1
 800068c:	2000      	movhi	r0, #0
 800068e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000692:	bf00      	nop

08000694 <__aeabi_dcmpgt>:
 8000694:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000698:	f7ff ffc4 	bl	8000624 <__aeabi_cdrcmple>
 800069c:	bf34      	ite	cc
 800069e:	2001      	movcc	r0, #1
 80006a0:	2000      	movcs	r0, #0
 80006a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a6:	bf00      	nop

080006a8 <__aeabi_d2f>:
 80006a8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80006ac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80006b0:	bf24      	itt	cs
 80006b2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80006b6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80006ba:	d90d      	bls.n	80006d8 <__aeabi_d2f+0x30>
 80006bc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80006c0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80006c4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80006c8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80006cc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80006d0:	bf08      	it	eq
 80006d2:	f020 0001 	biceq.w	r0, r0, #1
 80006d6:	4770      	bx	lr
 80006d8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80006dc:	d121      	bne.n	8000722 <__aeabi_d2f+0x7a>
 80006de:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80006e2:	bfbc      	itt	lt
 80006e4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80006e8:	4770      	bxlt	lr
 80006ea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006ee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80006f2:	f1c2 0218 	rsb	r2, r2, #24
 80006f6:	f1c2 0c20 	rsb	ip, r2, #32
 80006fa:	fa10 f30c 	lsls.w	r3, r0, ip
 80006fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000702:	bf18      	it	ne
 8000704:	f040 0001 	orrne.w	r0, r0, #1
 8000708:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800070c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000710:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000714:	ea40 000c 	orr.w	r0, r0, ip
 8000718:	fa23 f302 	lsr.w	r3, r3, r2
 800071c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000720:	e7cc      	b.n	80006bc <__aeabi_d2f+0x14>
 8000722:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000726:	d107      	bne.n	8000738 <__aeabi_d2f+0x90>
 8000728:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800072c:	bf1e      	ittt	ne
 800072e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000732:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000736:	4770      	bxne	lr
 8000738:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 800073c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000740:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop

08000748 <__aeabi_uldivmod>:
 8000748:	b953      	cbnz	r3, 8000760 <__aeabi_uldivmod+0x18>
 800074a:	b94a      	cbnz	r2, 8000760 <__aeabi_uldivmod+0x18>
 800074c:	2900      	cmp	r1, #0
 800074e:	bf08      	it	eq
 8000750:	2800      	cmpeq	r0, #0
 8000752:	bf1c      	itt	ne
 8000754:	f04f 31ff 	movne.w	r1, #4294967295
 8000758:	f04f 30ff 	movne.w	r0, #4294967295
 800075c:	f000 b988 	b.w	8000a70 <__aeabi_idiv0>
 8000760:	f1ad 0c08 	sub.w	ip, sp, #8
 8000764:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000768:	f000 f806 	bl	8000778 <__udivmoddi4>
 800076c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000770:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000774:	b004      	add	sp, #16
 8000776:	4770      	bx	lr

08000778 <__udivmoddi4>:
 8000778:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800077c:	9d08      	ldr	r5, [sp, #32]
 800077e:	468e      	mov	lr, r1
 8000780:	4604      	mov	r4, r0
 8000782:	4688      	mov	r8, r1
 8000784:	2b00      	cmp	r3, #0
 8000786:	d14a      	bne.n	800081e <__udivmoddi4+0xa6>
 8000788:	428a      	cmp	r2, r1
 800078a:	4617      	mov	r7, r2
 800078c:	d962      	bls.n	8000854 <__udivmoddi4+0xdc>
 800078e:	fab2 f682 	clz	r6, r2
 8000792:	b14e      	cbz	r6, 80007a8 <__udivmoddi4+0x30>
 8000794:	f1c6 0320 	rsb	r3, r6, #32
 8000798:	fa01 f806 	lsl.w	r8, r1, r6
 800079c:	fa20 f303 	lsr.w	r3, r0, r3
 80007a0:	40b7      	lsls	r7, r6
 80007a2:	ea43 0808 	orr.w	r8, r3, r8
 80007a6:	40b4      	lsls	r4, r6
 80007a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007ac:	fa1f fc87 	uxth.w	ip, r7
 80007b0:	fbb8 f1fe 	udiv	r1, r8, lr
 80007b4:	0c23      	lsrs	r3, r4, #16
 80007b6:	fb0e 8811 	mls	r8, lr, r1, r8
 80007ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80007be:	fb01 f20c 	mul.w	r2, r1, ip
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d909      	bls.n	80007da <__udivmoddi4+0x62>
 80007c6:	18fb      	adds	r3, r7, r3
 80007c8:	f101 30ff 	add.w	r0, r1, #4294967295
 80007cc:	f080 80ea 	bcs.w	80009a4 <__udivmoddi4+0x22c>
 80007d0:	429a      	cmp	r2, r3
 80007d2:	f240 80e7 	bls.w	80009a4 <__udivmoddi4+0x22c>
 80007d6:	3902      	subs	r1, #2
 80007d8:	443b      	add	r3, r7
 80007da:	1a9a      	subs	r2, r3, r2
 80007dc:	b2a3      	uxth	r3, r4
 80007de:	fbb2 f0fe 	udiv	r0, r2, lr
 80007e2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007ea:	fb00 fc0c 	mul.w	ip, r0, ip
 80007ee:	459c      	cmp	ip, r3
 80007f0:	d909      	bls.n	8000806 <__udivmoddi4+0x8e>
 80007f2:	18fb      	adds	r3, r7, r3
 80007f4:	f100 32ff 	add.w	r2, r0, #4294967295
 80007f8:	f080 80d6 	bcs.w	80009a8 <__udivmoddi4+0x230>
 80007fc:	459c      	cmp	ip, r3
 80007fe:	f240 80d3 	bls.w	80009a8 <__udivmoddi4+0x230>
 8000802:	443b      	add	r3, r7
 8000804:	3802      	subs	r0, #2
 8000806:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800080a:	eba3 030c 	sub.w	r3, r3, ip
 800080e:	2100      	movs	r1, #0
 8000810:	b11d      	cbz	r5, 800081a <__udivmoddi4+0xa2>
 8000812:	40f3      	lsrs	r3, r6
 8000814:	2200      	movs	r2, #0
 8000816:	e9c5 3200 	strd	r3, r2, [r5]
 800081a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800081e:	428b      	cmp	r3, r1
 8000820:	d905      	bls.n	800082e <__udivmoddi4+0xb6>
 8000822:	b10d      	cbz	r5, 8000828 <__udivmoddi4+0xb0>
 8000824:	e9c5 0100 	strd	r0, r1, [r5]
 8000828:	2100      	movs	r1, #0
 800082a:	4608      	mov	r0, r1
 800082c:	e7f5      	b.n	800081a <__udivmoddi4+0xa2>
 800082e:	fab3 f183 	clz	r1, r3
 8000832:	2900      	cmp	r1, #0
 8000834:	d146      	bne.n	80008c4 <__udivmoddi4+0x14c>
 8000836:	4573      	cmp	r3, lr
 8000838:	d302      	bcc.n	8000840 <__udivmoddi4+0xc8>
 800083a:	4282      	cmp	r2, r0
 800083c:	f200 8105 	bhi.w	8000a4a <__udivmoddi4+0x2d2>
 8000840:	1a84      	subs	r4, r0, r2
 8000842:	eb6e 0203 	sbc.w	r2, lr, r3
 8000846:	2001      	movs	r0, #1
 8000848:	4690      	mov	r8, r2
 800084a:	2d00      	cmp	r5, #0
 800084c:	d0e5      	beq.n	800081a <__udivmoddi4+0xa2>
 800084e:	e9c5 4800 	strd	r4, r8, [r5]
 8000852:	e7e2      	b.n	800081a <__udivmoddi4+0xa2>
 8000854:	2a00      	cmp	r2, #0
 8000856:	f000 8090 	beq.w	800097a <__udivmoddi4+0x202>
 800085a:	fab2 f682 	clz	r6, r2
 800085e:	2e00      	cmp	r6, #0
 8000860:	f040 80a4 	bne.w	80009ac <__udivmoddi4+0x234>
 8000864:	1a8a      	subs	r2, r1, r2
 8000866:	0c03      	lsrs	r3, r0, #16
 8000868:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800086c:	b280      	uxth	r0, r0
 800086e:	b2bc      	uxth	r4, r7
 8000870:	2101      	movs	r1, #1
 8000872:	fbb2 fcfe 	udiv	ip, r2, lr
 8000876:	fb0e 221c 	mls	r2, lr, ip, r2
 800087a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800087e:	fb04 f20c 	mul.w	r2, r4, ip
 8000882:	429a      	cmp	r2, r3
 8000884:	d907      	bls.n	8000896 <__udivmoddi4+0x11e>
 8000886:	18fb      	adds	r3, r7, r3
 8000888:	f10c 38ff 	add.w	r8, ip, #4294967295
 800088c:	d202      	bcs.n	8000894 <__udivmoddi4+0x11c>
 800088e:	429a      	cmp	r2, r3
 8000890:	f200 80e0 	bhi.w	8000a54 <__udivmoddi4+0x2dc>
 8000894:	46c4      	mov	ip, r8
 8000896:	1a9b      	subs	r3, r3, r2
 8000898:	fbb3 f2fe 	udiv	r2, r3, lr
 800089c:	fb0e 3312 	mls	r3, lr, r2, r3
 80008a0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008a4:	fb02 f404 	mul.w	r4, r2, r4
 80008a8:	429c      	cmp	r4, r3
 80008aa:	d907      	bls.n	80008bc <__udivmoddi4+0x144>
 80008ac:	18fb      	adds	r3, r7, r3
 80008ae:	f102 30ff 	add.w	r0, r2, #4294967295
 80008b2:	d202      	bcs.n	80008ba <__udivmoddi4+0x142>
 80008b4:	429c      	cmp	r4, r3
 80008b6:	f200 80ca 	bhi.w	8000a4e <__udivmoddi4+0x2d6>
 80008ba:	4602      	mov	r2, r0
 80008bc:	1b1b      	subs	r3, r3, r4
 80008be:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80008c2:	e7a5      	b.n	8000810 <__udivmoddi4+0x98>
 80008c4:	f1c1 0620 	rsb	r6, r1, #32
 80008c8:	408b      	lsls	r3, r1
 80008ca:	fa22 f706 	lsr.w	r7, r2, r6
 80008ce:	431f      	orrs	r7, r3
 80008d0:	fa0e f401 	lsl.w	r4, lr, r1
 80008d4:	fa20 f306 	lsr.w	r3, r0, r6
 80008d8:	fa2e fe06 	lsr.w	lr, lr, r6
 80008dc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008e0:	4323      	orrs	r3, r4
 80008e2:	fa00 f801 	lsl.w	r8, r0, r1
 80008e6:	fa1f fc87 	uxth.w	ip, r7
 80008ea:	fbbe f0f9 	udiv	r0, lr, r9
 80008ee:	0c1c      	lsrs	r4, r3, #16
 80008f0:	fb09 ee10 	mls	lr, r9, r0, lr
 80008f4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008f8:	fb00 fe0c 	mul.w	lr, r0, ip
 80008fc:	45a6      	cmp	lr, r4
 80008fe:	fa02 f201 	lsl.w	r2, r2, r1
 8000902:	d909      	bls.n	8000918 <__udivmoddi4+0x1a0>
 8000904:	193c      	adds	r4, r7, r4
 8000906:	f100 3aff 	add.w	sl, r0, #4294967295
 800090a:	f080 809c 	bcs.w	8000a46 <__udivmoddi4+0x2ce>
 800090e:	45a6      	cmp	lr, r4
 8000910:	f240 8099 	bls.w	8000a46 <__udivmoddi4+0x2ce>
 8000914:	3802      	subs	r0, #2
 8000916:	443c      	add	r4, r7
 8000918:	eba4 040e 	sub.w	r4, r4, lr
 800091c:	fa1f fe83 	uxth.w	lr, r3
 8000920:	fbb4 f3f9 	udiv	r3, r4, r9
 8000924:	fb09 4413 	mls	r4, r9, r3, r4
 8000928:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800092c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000930:	45a4      	cmp	ip, r4
 8000932:	d908      	bls.n	8000946 <__udivmoddi4+0x1ce>
 8000934:	193c      	adds	r4, r7, r4
 8000936:	f103 3eff 	add.w	lr, r3, #4294967295
 800093a:	f080 8082 	bcs.w	8000a42 <__udivmoddi4+0x2ca>
 800093e:	45a4      	cmp	ip, r4
 8000940:	d97f      	bls.n	8000a42 <__udivmoddi4+0x2ca>
 8000942:	3b02      	subs	r3, #2
 8000944:	443c      	add	r4, r7
 8000946:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800094a:	eba4 040c 	sub.w	r4, r4, ip
 800094e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000952:	4564      	cmp	r4, ip
 8000954:	4673      	mov	r3, lr
 8000956:	46e1      	mov	r9, ip
 8000958:	d362      	bcc.n	8000a20 <__udivmoddi4+0x2a8>
 800095a:	d05f      	beq.n	8000a1c <__udivmoddi4+0x2a4>
 800095c:	b15d      	cbz	r5, 8000976 <__udivmoddi4+0x1fe>
 800095e:	ebb8 0203 	subs.w	r2, r8, r3
 8000962:	eb64 0409 	sbc.w	r4, r4, r9
 8000966:	fa04 f606 	lsl.w	r6, r4, r6
 800096a:	fa22 f301 	lsr.w	r3, r2, r1
 800096e:	431e      	orrs	r6, r3
 8000970:	40cc      	lsrs	r4, r1
 8000972:	e9c5 6400 	strd	r6, r4, [r5]
 8000976:	2100      	movs	r1, #0
 8000978:	e74f      	b.n	800081a <__udivmoddi4+0xa2>
 800097a:	fbb1 fcf2 	udiv	ip, r1, r2
 800097e:	0c01      	lsrs	r1, r0, #16
 8000980:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000984:	b280      	uxth	r0, r0
 8000986:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800098a:	463b      	mov	r3, r7
 800098c:	4638      	mov	r0, r7
 800098e:	463c      	mov	r4, r7
 8000990:	46b8      	mov	r8, r7
 8000992:	46be      	mov	lr, r7
 8000994:	2620      	movs	r6, #32
 8000996:	fbb1 f1f7 	udiv	r1, r1, r7
 800099a:	eba2 0208 	sub.w	r2, r2, r8
 800099e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009a2:	e766      	b.n	8000872 <__udivmoddi4+0xfa>
 80009a4:	4601      	mov	r1, r0
 80009a6:	e718      	b.n	80007da <__udivmoddi4+0x62>
 80009a8:	4610      	mov	r0, r2
 80009aa:	e72c      	b.n	8000806 <__udivmoddi4+0x8e>
 80009ac:	f1c6 0220 	rsb	r2, r6, #32
 80009b0:	fa2e f302 	lsr.w	r3, lr, r2
 80009b4:	40b7      	lsls	r7, r6
 80009b6:	40b1      	lsls	r1, r6
 80009b8:	fa20 f202 	lsr.w	r2, r0, r2
 80009bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009c0:	430a      	orrs	r2, r1
 80009c2:	fbb3 f8fe 	udiv	r8, r3, lr
 80009c6:	b2bc      	uxth	r4, r7
 80009c8:	fb0e 3318 	mls	r3, lr, r8, r3
 80009cc:	0c11      	lsrs	r1, r2, #16
 80009ce:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80009d2:	fb08 f904 	mul.w	r9, r8, r4
 80009d6:	40b0      	lsls	r0, r6
 80009d8:	4589      	cmp	r9, r1
 80009da:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80009de:	b280      	uxth	r0, r0
 80009e0:	d93e      	bls.n	8000a60 <__udivmoddi4+0x2e8>
 80009e2:	1879      	adds	r1, r7, r1
 80009e4:	f108 3cff 	add.w	ip, r8, #4294967295
 80009e8:	d201      	bcs.n	80009ee <__udivmoddi4+0x276>
 80009ea:	4589      	cmp	r9, r1
 80009ec:	d81f      	bhi.n	8000a2e <__udivmoddi4+0x2b6>
 80009ee:	eba1 0109 	sub.w	r1, r1, r9
 80009f2:	fbb1 f9fe 	udiv	r9, r1, lr
 80009f6:	fb09 f804 	mul.w	r8, r9, r4
 80009fa:	fb0e 1119 	mls	r1, lr, r9, r1
 80009fe:	b292      	uxth	r2, r2
 8000a00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a04:	4542      	cmp	r2, r8
 8000a06:	d229      	bcs.n	8000a5c <__udivmoddi4+0x2e4>
 8000a08:	18ba      	adds	r2, r7, r2
 8000a0a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a0e:	d2c4      	bcs.n	800099a <__udivmoddi4+0x222>
 8000a10:	4542      	cmp	r2, r8
 8000a12:	d2c2      	bcs.n	800099a <__udivmoddi4+0x222>
 8000a14:	f1a9 0102 	sub.w	r1, r9, #2
 8000a18:	443a      	add	r2, r7
 8000a1a:	e7be      	b.n	800099a <__udivmoddi4+0x222>
 8000a1c:	45f0      	cmp	r8, lr
 8000a1e:	d29d      	bcs.n	800095c <__udivmoddi4+0x1e4>
 8000a20:	ebbe 0302 	subs.w	r3, lr, r2
 8000a24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a28:	3801      	subs	r0, #1
 8000a2a:	46e1      	mov	r9, ip
 8000a2c:	e796      	b.n	800095c <__udivmoddi4+0x1e4>
 8000a2e:	eba7 0909 	sub.w	r9, r7, r9
 8000a32:	4449      	add	r1, r9
 8000a34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a3c:	fb09 f804 	mul.w	r8, r9, r4
 8000a40:	e7db      	b.n	80009fa <__udivmoddi4+0x282>
 8000a42:	4673      	mov	r3, lr
 8000a44:	e77f      	b.n	8000946 <__udivmoddi4+0x1ce>
 8000a46:	4650      	mov	r0, sl
 8000a48:	e766      	b.n	8000918 <__udivmoddi4+0x1a0>
 8000a4a:	4608      	mov	r0, r1
 8000a4c:	e6fd      	b.n	800084a <__udivmoddi4+0xd2>
 8000a4e:	443b      	add	r3, r7
 8000a50:	3a02      	subs	r2, #2
 8000a52:	e733      	b.n	80008bc <__udivmoddi4+0x144>
 8000a54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a58:	443b      	add	r3, r7
 8000a5a:	e71c      	b.n	8000896 <__udivmoddi4+0x11e>
 8000a5c:	4649      	mov	r1, r9
 8000a5e:	e79c      	b.n	800099a <__udivmoddi4+0x222>
 8000a60:	eba1 0109 	sub.w	r1, r1, r9
 8000a64:	46c4      	mov	ip, r8
 8000a66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a6a:	fb09 f804 	mul.w	r8, r9, r4
 8000a6e:	e7c4      	b.n	80009fa <__udivmoddi4+0x282>

08000a70 <__aeabi_idiv0>:
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <LIDAR_Init>:


////////////////////////////////////////////////////////////////////////
// INIT
////////////////////////////////////////////////////////////////////////
void LIDAR_Init(void) {
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&LID_huartx, LIDAR_dma_buf, LIDAR_DMA_BUF_SIZE);
 8000a78:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a7c:	4905      	ldr	r1, [pc, #20]	@ (8000a94 <LIDAR_Init+0x20>)
 8000a7e:	4806      	ldr	r0, [pc, #24]	@ (8000a98 <LIDAR_Init+0x24>)
 8000a80:	f005 fba6 	bl	80061d0 <HAL_UART_Receive_DMA>
	LID_TIMX_SetDuty(LID_SPEED);
 8000a84:	2032      	movs	r0, #50	@ 0x32
 8000a86:	f000 f84f 	bl	8000b28 <LID_TIMX_SetDuty>
	LIDAR_Tasks_Create();
 8000a8a:	f000 f82b 	bl	8000ae4 <LIDAR_Tasks_Create>
}
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	20000088 	.word	0x20000088
 8000a98:	200021f0 	.word	0x200021f0

08000a9c <task_LIDAR_Update>:
////////////////////////////////////////////////////////////////////////
//Définition des tasks

///////////////////////////NE PAS OUBLIER D'AJUSTER LA TAILLE DE LA PILE !!!

void task_LIDAR_Update(void *unused) {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	6078      	str	r0, [r7, #4]
	(void)unused;
	for (;;) {
		LIDAR_ProcessDMA();
 8000aa4:	f000 f8b0 	bl	8000c08 <LIDAR_ProcessDMA>
		if (buffer_fill_ratio>SATISFYING_BUFFER_FILL_RATIO){ //traiter le buffer et le vider
 8000aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <task_LIDAR_Update+0x3c>)
 8000aaa:	edd3 7a00 	vldr	s15, [r3]
 8000aae:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8000adc <task_LIDAR_Update+0x40>
 8000ab2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ab6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000aba:	dd0b      	ble.n	8000ad4 <task_LIDAR_Update+0x38>
			LIDAR_ApplyMedianFilter(LIDAR_view, LIDAR_N_ANGLES);
 8000abc:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8000ac0:	4807      	ldr	r0, [pc, #28]	@ (8000ae0 <task_LIDAR_Update+0x44>)
 8000ac2:	f000 fb7c 	bl	80011be <LIDAR_ApplyMedianFilter>
			LIDAR_FindClusters();
 8000ac6:	f000 fbb7 	bl	8001238 <LIDAR_FindClusters>
			LIDAR_clear_view_buffer();
 8000aca:	f000 fafd 	bl	80010c8 <LIDAR_clear_view_buffer>
			vTaskDelay(pdMS_TO_TICKS(5));
 8000ace:	2005      	movs	r0, #5
 8000ad0:	f006 fe02 	bl	80076d8 <vTaskDelay>
		LIDAR_ProcessDMA();
 8000ad4:	e7e6      	b.n	8000aa4 <task_LIDAR_Update+0x8>
 8000ad6:	bf00      	nop
 8000ad8:	20001d14 	.word	0x20001d14
 8000adc:	3f333333 	.word	0x3f333333
 8000ae0:	20000690 	.word	0x20000690

08000ae4 <LIDAR_Tasks_Create>:
//		vTaskDelay(pdMS_TO_TICKS(500));
//	}
//}

//Création des tasks
static void LIDAR_Tasks_Create(void) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b082      	sub	sp, #8
 8000ae8:	af02      	add	r7, sp, #8
	if(xTaskCreate(task_LIDAR_Update, "update du LIDAR",1024 ,NULL, 1, &htask_LIDAR_Update) != pdPASS){
 8000aea:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <LIDAR_Tasks_Create+0x34>)
 8000aec:	9301      	str	r3, [sp, #4]
 8000aee:	2301      	movs	r3, #1
 8000af0:	9300      	str	r3, [sp, #0]
 8000af2:	2300      	movs	r3, #0
 8000af4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000af8:	4908      	ldr	r1, [pc, #32]	@ (8000b1c <LIDAR_Tasks_Create+0x38>)
 8000afa:	4809      	ldr	r0, [pc, #36]	@ (8000b20 <LIDAR_Tasks_Create+0x3c>)
 8000afc:	f006 fcb8 	bl	8007470 <xTaskCreate>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b01      	cmp	r3, #1
 8000b04:	d004      	beq.n	8000b10 <LIDAR_Tasks_Create+0x2c>
		printf("Error task_LIDAR_Update \r\n");
 8000b06:	4807      	ldr	r0, [pc, #28]	@ (8000b24 <LIDAR_Tasks_Create+0x40>)
 8000b08:	f007 ff76 	bl	80089f8 <puts>
		Error_Handler();
 8000b0c:	f001 fb34 	bl	8002178 <Error_Handler>
	}
//	if(xTaskCreate(task_test, "test",512 ,NULL, 2, &htask_test) != pdPASS){
//		printf("Error task_test \r\n");
//		Error_Handler();
//	}
}
 8000b10:	bf00      	nop
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	20001e1c 	.word	0x20001e1c
 8000b1c:	08009f6c 	.word	0x08009f6c
 8000b20:	08000a9d 	.word	0x08000a9d
 8000b24:	08009f7c 	.word	0x08009f7c

08000b28 <LID_TIMX_SetDuty>:

////////////////////////////////////////////////////////////////////////
// SET DUTY
////////////////////////////////////////////////////////////////////////
static void LID_TIMX_SetDuty(uint8_t duty_percent) {
 8000b28:	b480      	push	{r7}
 8000b2a:	b085      	sub	sp, #20
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
	if (duty_percent > 100) duty_percent = 100;
 8000b32:	79fb      	ldrb	r3, [r7, #7]
 8000b34:	2b64      	cmp	r3, #100	@ 0x64
 8000b36:	d901      	bls.n	8000b3c <LID_TIMX_SetDuty+0x14>
 8000b38:	2364      	movs	r3, #100	@ 0x64
 8000b3a:	71fb      	strb	r3, [r7, #7]
	uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&LID_htimx);
 8000b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8000b6c <LID_TIMX_SetDuty+0x44>)
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b42:	60fb      	str	r3, [r7, #12]
	uint32_t ccr = (duty_percent * (arr + 1)) / 100;
 8000b44:	79fb      	ldrb	r3, [r7, #7]
 8000b46:	68fa      	ldr	r2, [r7, #12]
 8000b48:	3201      	adds	r2, #1
 8000b4a:	fb02 f303 	mul.w	r3, r2, r3
 8000b4e:	4a08      	ldr	r2, [pc, #32]	@ (8000b70 <LID_TIMX_SetDuty+0x48>)
 8000b50:	fba2 2303 	umull	r2, r3, r2, r3
 8000b54:	095b      	lsrs	r3, r3, #5
 8000b56:	60bb      	str	r3, [r7, #8]
	__HAL_TIM_SET_COMPARE(&LID_htimx, LID_TIM_CHANNEL_X, ccr);
 8000b58:	4b04      	ldr	r3, [pc, #16]	@ (8000b6c <LID_TIMX_SetDuty+0x44>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	68ba      	ldr	r2, [r7, #8]
 8000b5e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8000b60:	bf00      	nop
 8000b62:	3714      	adds	r7, #20
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr
 8000b6c:	20002078 	.word	0x20002078
 8000b70:	51eb851f 	.word	0x51eb851f

08000b74 <verify_checksum>:


////////////////////////////////////////////////////////////////////////
// CHECKSUM
////////////////////////////////////////////////////////////////////////
static bool verify_checksum(const uint8_t *buf, uint16_t len) {
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	807b      	strh	r3, [r7, #2]
	if (len % 2 != 0) return false;
 8000b80:	887b      	ldrh	r3, [r7, #2]
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d001      	beq.n	8000b90 <verify_checksum+0x1c>
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	e025      	b.n	8000bdc <verify_checksum+0x68>
	uint16_t acc = 0;
 8000b90:	2300      	movs	r3, #0
 8000b92:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < len; i += 2) {
 8000b94:	2300      	movs	r3, #0
 8000b96:	81bb      	strh	r3, [r7, #12]
 8000b98:	e016      	b.n	8000bc8 <verify_checksum+0x54>
		uint16_t w = (uint16_t)buf[i] | ((uint16_t)buf[i + 1] << 8);
 8000b9a:	89bb      	ldrh	r3, [r7, #12]
 8000b9c:	687a      	ldr	r2, [r7, #4]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	781b      	ldrb	r3, [r3, #0]
 8000ba2:	b21a      	sxth	r2, r3
 8000ba4:	89bb      	ldrh	r3, [r7, #12]
 8000ba6:	3301      	adds	r3, #1
 8000ba8:	6879      	ldr	r1, [r7, #4]
 8000baa:	440b      	add	r3, r1
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b21b      	sxth	r3, r3
 8000bb0:	021b      	lsls	r3, r3, #8
 8000bb2:	b21b      	sxth	r3, r3
 8000bb4:	4313      	orrs	r3, r2
 8000bb6:	b21b      	sxth	r3, r3
 8000bb8:	817b      	strh	r3, [r7, #10]
		acc ^= w;
 8000bba:	89fa      	ldrh	r2, [r7, #14]
 8000bbc:	897b      	ldrh	r3, [r7, #10]
 8000bbe:	4053      	eors	r3, r2
 8000bc0:	81fb      	strh	r3, [r7, #14]
	for (uint16_t i = 0; i < len; i += 2) {
 8000bc2:	89bb      	ldrh	r3, [r7, #12]
 8000bc4:	3302      	adds	r3, #2
 8000bc6:	81bb      	strh	r3, [r7, #12]
 8000bc8:	89ba      	ldrh	r2, [r7, #12]
 8000bca:	887b      	ldrh	r3, [r7, #2]
 8000bcc:	429a      	cmp	r2, r3
 8000bce:	d3e4      	bcc.n	8000b9a <verify_checksum+0x26>
	}
	return (acc == 0);
 8000bd0:	89fb      	ldrh	r3, [r7, #14]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	bf0c      	ite	eq
 8000bd6:	2301      	moveq	r3, #1
 8000bd8:	2300      	movne	r3, #0
 8000bda:	b2db      	uxtb	r3, r3
}
 8000bdc:	4618      	mov	r0, r3
 8000bde:	3714      	adds	r7, #20
 8000be0:	46bd      	mov	sp, r7
 8000be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be6:	4770      	bx	lr

08000be8 <get_dma_write_index>:

////////////////////////////////////////////////////////////////////////
// PROCESS DMA
////////////////////////////////////////////////////////////////////////

static uint32_t get_dma_write_index(void) {
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
	return (LIDAR_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(&LID_hdma_uartx_rx)) % LIDAR_DMA_BUF_SIZE;
 8000bec:	4b05      	ldr	r3, [pc, #20]	@ (8000c04 <get_dma_write_index+0x1c>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8000bf6:	f3c3 0309 	ubfx	r3, r3, #0, #10
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	20002318 	.word	0x20002318

08000c08 <LIDAR_ProcessDMA>:

static void LIDAR_ProcessDMA(void) {
 8000c08:	b590      	push	{r4, r7, lr}
 8000c0a:	b0c5      	sub	sp, #276	@ 0x114
 8000c0c:	af3e      	add	r7, sp, #248	@ 0xf8
	uint32_t write_idx = get_dma_write_index();
 8000c0e:	f7ff ffeb 	bl	8000be8 <get_dma_write_index>
 8000c12:	6138      	str	r0, [r7, #16]

	while (LIDAR_dma_read_idx != write_idx) {
 8000c14:	e0a0      	b.n	8000d58 <LIDAR_ProcessDMA+0x150>
		uint32_t available = (write_idx + LIDAR_DMA_BUF_SIZE - LIDAR_dma_read_idx) % LIDAR_DMA_BUF_SIZE;
 8000c16:	4b58      	ldr	r3, [pc, #352]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	1ad3      	subs	r3, r2, r3
 8000c1e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8000c22:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c26:	60fb      	str	r3, [r7, #12]
		if (available < 10) break;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	2b09      	cmp	r3, #9
 8000c2c:	f240 809b 	bls.w	8000d66 <LIDAR_ProcessDMA+0x15e>

		uint8_t b0 = LIDAR_dma_buf[LIDAR_dma_read_idx];
 8000c30:	4b51      	ldr	r3, [pc, #324]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a51      	ldr	r2, [pc, #324]	@ (8000d7c <LIDAR_ProcessDMA+0x174>)
 8000c36:	5cd3      	ldrb	r3, [r2, r3]
 8000c38:	72fb      	strb	r3, [r7, #11]
		uint8_t b1 = LIDAR_dma_buf[(LIDAR_dma_read_idx + 1) % LIDAR_DMA_BUF_SIZE];
 8000c3a:	4b4f      	ldr	r3, [pc, #316]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c44:	4a4d      	ldr	r2, [pc, #308]	@ (8000d7c <LIDAR_ProcessDMA+0x174>)
 8000c46:	5cd3      	ldrb	r3, [r2, r3]
 8000c48:	72bb      	strb	r3, [r7, #10]

		if (b0 != 0xAA || b1 != 0x55) {
 8000c4a:	7afb      	ldrb	r3, [r7, #11]
 8000c4c:	2baa      	cmp	r3, #170	@ 0xaa
 8000c4e:	d102      	bne.n	8000c56 <LIDAR_ProcessDMA+0x4e>
 8000c50:	7abb      	ldrb	r3, [r7, #10]
 8000c52:	2b55      	cmp	r3, #85	@ 0x55
 8000c54:	d007      	beq.n	8000c66 <LIDAR_ProcessDMA+0x5e>
			LIDAR_dma_read_idx = (LIDAR_dma_read_idx + 1) % LIDAR_DMA_BUF_SIZE;
 8000c56:	4b48      	ldr	r3, [pc, #288]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c60:	4a45      	ldr	r2, [pc, #276]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000c62:	6013      	str	r3, [r2, #0]
			continue;
 8000c64:	e078      	b.n	8000d58 <LIDAR_ProcessDMA+0x150>
		}

		if (available < 4) break;
 8000c66:	68fb      	ldr	r3, [r7, #12]
 8000c68:	2b03      	cmp	r3, #3
 8000c6a:	d97e      	bls.n	8000d6a <LIDAR_ProcessDMA+0x162>

		uint8_t lsn = LIDAR_dma_buf[(LIDAR_dma_read_idx + 3) % LIDAR_DMA_BUF_SIZE];
 8000c6c:	4b42      	ldr	r3, [pc, #264]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	3303      	adds	r3, #3
 8000c72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c76:	4a41      	ldr	r2, [pc, #260]	@ (8000d7c <LIDAR_ProcessDMA+0x174>)
 8000c78:	5cd3      	ldrb	r3, [r2, r3]
 8000c7a:	727b      	strb	r3, [r7, #9]
		if (lsn == 0 || lsn > LIDAR_MAX_SAMPLES_PKT) {
 8000c7c:	7a7b      	ldrb	r3, [r7, #9]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d002      	beq.n	8000c88 <LIDAR_ProcessDMA+0x80>
 8000c82:	7a7b      	ldrb	r3, [r7, #9]
 8000c84:	2bc8      	cmp	r3, #200	@ 0xc8
 8000c86:	d907      	bls.n	8000c98 <LIDAR_ProcessDMA+0x90>
			LIDAR_dma_read_idx = (LIDAR_dma_read_idx + 2) % LIDAR_DMA_BUF_SIZE;
 8000c88:	4b3b      	ldr	r3, [pc, #236]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	3302      	adds	r3, #2
 8000c8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c92:	4a39      	ldr	r2, [pc, #228]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000c94:	6013      	str	r3, [r2, #0]
			continue;
 8000c96:	e05f      	b.n	8000d58 <LIDAR_ProcessDMA+0x150>
		}

		uint16_t expected_len = (uint16_t)(10 + lsn * 2);
 8000c98:	7a7b      	ldrb	r3, [r7, #9]
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	3305      	adds	r3, #5
 8000c9e:	b29b      	uxth	r3, r3
 8000ca0:	005b      	lsls	r3, r3, #1
 8000ca2:	80fb      	strh	r3, [r7, #6]
		if (expected_len > sizeof(current_frame.data)) {
 8000ca4:	88fb      	ldrh	r3, [r7, #6]
 8000ca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000caa:	d907      	bls.n	8000cbc <LIDAR_ProcessDMA+0xb4>
			LIDAR_dma_read_idx = (LIDAR_dma_read_idx + 2) % LIDAR_DMA_BUF_SIZE;
 8000cac:	4b32      	ldr	r3, [pc, #200]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	3302      	adds	r3, #2
 8000cb2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cb6:	4a30      	ldr	r2, [pc, #192]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000cb8:	6013      	str	r3, [r2, #0]
			continue;
 8000cba:	e04d      	b.n	8000d58 <LIDAR_ProcessDMA+0x150>
		}

		if (available < expected_len) break;
 8000cbc:	88fb      	ldrh	r3, [r7, #6]
 8000cbe:	68fa      	ldr	r2, [r7, #12]
 8000cc0:	429a      	cmp	r2, r3
 8000cc2:	d354      	bcc.n	8000d6e <LIDAR_ProcessDMA+0x166>
		current_frame.length = expected_len;
 8000cc4:	4a2e      	ldr	r2, [pc, #184]	@ (8000d80 <LIDAR_ProcessDMA+0x178>)
 8000cc6:	88fb      	ldrh	r3, [r7, #6]
 8000cc8:	f8a2 3100 	strh.w	r3, [r2, #256]	@ 0x100

		for (uint16_t i = 0; i < current_frame.length; i++) {
 8000ccc:	2300      	movs	r3, #0
 8000cce:	82fb      	strh	r3, [r7, #22]
 8000cd0:	e00d      	b.n	8000cee <LIDAR_ProcessDMA+0xe6>
			current_frame.data[i] = LIDAR_dma_buf[(LIDAR_dma_read_idx + i) % LIDAR_DMA_BUF_SIZE];
 8000cd2:	8afa      	ldrh	r2, [r7, #22]
 8000cd4:	4b28      	ldr	r3, [pc, #160]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4413      	add	r3, r2
 8000cda:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8000cde:	8afb      	ldrh	r3, [r7, #22]
 8000ce0:	4926      	ldr	r1, [pc, #152]	@ (8000d7c <LIDAR_ProcessDMA+0x174>)
 8000ce2:	5c89      	ldrb	r1, [r1, r2]
 8000ce4:	4a26      	ldr	r2, [pc, #152]	@ (8000d80 <LIDAR_ProcessDMA+0x178>)
 8000ce6:	54d1      	strb	r1, [r2, r3]
		for (uint16_t i = 0; i < current_frame.length; i++) {
 8000ce8:	8afb      	ldrh	r3, [r7, #22]
 8000cea:	3301      	adds	r3, #1
 8000cec:	82fb      	strh	r3, [r7, #22]
 8000cee:	4b24      	ldr	r3, [pc, #144]	@ (8000d80 <LIDAR_ProcessDMA+0x178>)
 8000cf0:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000cf4:	8afa      	ldrh	r2, [r7, #22]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	d3eb      	bcc.n	8000cd2 <LIDAR_ProcessDMA+0xca>
		}

		if (!verify_checksum(current_frame.data, current_frame.length)) {
 8000cfa:	4b21      	ldr	r3, [pc, #132]	@ (8000d80 <LIDAR_ProcessDMA+0x178>)
 8000cfc:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000d00:	4619      	mov	r1, r3
 8000d02:	481f      	ldr	r0, [pc, #124]	@ (8000d80 <LIDAR_ProcessDMA+0x178>)
 8000d04:	f7ff ff36 	bl	8000b74 <verify_checksum>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	f083 0301 	eor.w	r3, r3, #1
 8000d0e:	b2db      	uxtb	r3, r3
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d007      	beq.n	8000d24 <LIDAR_ProcessDMA+0x11c>
			LIDAR_dma_read_idx = (LIDAR_dma_read_idx + 1) % LIDAR_DMA_BUF_SIZE;
 8000d14:	4b18      	ldr	r3, [pc, #96]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d1e:	4a16      	ldr	r2, [pc, #88]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000d20:	6013      	str	r3, [r2, #0]
			continue;
 8000d22:	e019      	b.n	8000d58 <LIDAR_ProcessDMA+0x150>
		}

		LIDAR_ManageFrame(current_frame, lsn);
 8000d24:	7a7b      	ldrb	r3, [r7, #9]
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	4c15      	ldr	r4, [pc, #84]	@ (8000d80 <LIDAR_ProcessDMA+0x178>)
 8000d2a:	933d      	str	r3, [sp, #244]	@ 0xf4
 8000d2c:	4668      	mov	r0, sp
 8000d2e:	f104 0310 	add.w	r3, r4, #16
 8000d32:	22f2      	movs	r2, #242	@ 0xf2
 8000d34:	4619      	mov	r1, r3
 8000d36:	f007 ffba 	bl	8008cae <memcpy>
 8000d3a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8000d3e:	f000 f821 	bl	8000d84 <LIDAR_ManageFrame>
		LIDAR_dma_read_idx = (LIDAR_dma_read_idx + current_frame.length) % LIDAR_DMA_BUF_SIZE;
 8000d42:	4b0f      	ldr	r3, [pc, #60]	@ (8000d80 <LIDAR_ProcessDMA+0x178>)
 8000d44:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000d48:	461a      	mov	r2, r3
 8000d4a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4413      	add	r3, r2
 8000d50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d54:	4a08      	ldr	r2, [pc, #32]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000d56:	6013      	str	r3, [r2, #0]
	while (LIDAR_dma_read_idx != write_idx) {
 8000d58:	4b07      	ldr	r3, [pc, #28]	@ (8000d78 <LIDAR_ProcessDMA+0x170>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	693a      	ldr	r2, [r7, #16]
 8000d5e:	429a      	cmp	r2, r3
 8000d60:	f47f af59 	bne.w	8000c16 <LIDAR_ProcessDMA+0xe>
	}
}
 8000d64:	e004      	b.n	8000d70 <LIDAR_ProcessDMA+0x168>
		if (available < 10) break;
 8000d66:	bf00      	nop
 8000d68:	e002      	b.n	8000d70 <LIDAR_ProcessDMA+0x168>
		if (available < 4) break;
 8000d6a:	bf00      	nop
 8000d6c:	e000      	b.n	8000d70 <LIDAR_ProcessDMA+0x168>
		if (available < expected_len) break;
 8000d6e:	bf00      	nop
}
 8000d70:	bf00      	nop
 8000d72:	371c      	adds	r7, #28
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd90      	pop	{r4, r7, pc}
 8000d78:	20000488 	.word	0x20000488
 8000d7c:	20000088 	.word	0x20000088
 8000d80:	20001d18 	.word	0x20001d18

08000d84 <LIDAR_ManageFrame>:

////////////////////////////////////////////////////////////////////////
// MANAGE CURRENT FRAME
////////////////////////////////////////////////////////////////////////

static void LIDAR_ManageFrame(LIDAR_Frame frame, uint16_t sample_count) {
 8000d84:	b084      	sub	sp, #16
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b08e      	sub	sp, #56	@ 0x38
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	f107 0c40 	add.w	ip, r7, #64	@ 0x40
 8000d90:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	if (frame.length < 10) return;
 8000d94:	f8b7 3140 	ldrh.w	r3, [r7, #320]	@ 0x140
 8000d98:	2b09      	cmp	r3, #9
 8000d9a:	f240 812e 	bls.w	8000ffa <LIDAR_ManageFrame+0x276>

	uint16_t FSA = (uint16_t)frame.data[4] | ((uint16_t)frame.data[5] << 8);
 8000d9e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000da2:	b21a      	sxth	r2, r3
 8000da4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8000da8:	b21b      	sxth	r3, r3
 8000daa:	021b      	lsls	r3, r3, #8
 8000dac:	b21b      	sxth	r3, r3
 8000dae:	4313      	orrs	r3, r2
 8000db0:	b21b      	sxth	r3, r3
 8000db2:	84fb      	strh	r3, [r7, #38]	@ 0x26
	uint16_t LSA = (uint16_t)frame.data[6] | ((uint16_t)frame.data[7] << 8);
 8000db4:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8000db8:	b21a      	sxth	r2, r3
 8000dba:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000dbe:	b21b      	sxth	r3, r3
 8000dc0:	021b      	lsls	r3, r3, #8
 8000dc2:	b21b      	sxth	r3, r3
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	b21b      	sxth	r3, r3
 8000dc8:	84bb      	strh	r3, [r7, #36]	@ 0x24

	float angle_fsa = (float)(FSA >> 1) / 64.0f;
 8000dca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8000dcc:	085b      	lsrs	r3, r3, #1
 8000dce:	b29b      	uxth	r3, r3
 8000dd0:	ee07 3a90 	vmov	s15, r3
 8000dd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dd8:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800100c <LIDAR_ManageFrame+0x288>
 8000ddc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000de0:	edc7 7a08 	vstr	s15, [r7, #32]
	float angle_lsa = (float)(LSA >> 1) / 64.0f;
 8000de4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000de6:	085b      	lsrs	r3, r3, #1
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	ee07 3a90 	vmov	s15, r3
 8000dee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000df2:	eddf 6a86 	vldr	s13, [pc, #536]	@ 800100c <LIDAR_ManageFrame+0x288>
 8000df6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dfa:	edc7 7a07 	vstr	s15, [r7, #28]
	float diff_angle = angle_lsa - angle_fsa;
 8000dfe:	ed97 7a07 	vldr	s14, [r7, #28]
 8000e02:	edd7 7a08 	vldr	s15, [r7, #32]
 8000e06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e0a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	if (diff_angle < 0.0f) diff_angle += 360.0f;
 8000e0e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000e12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e1a:	d507      	bpl.n	8000e2c <LIDAR_ManageFrame+0xa8>
 8000e1c:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000e20:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8001010 <LIDAR_ManageFrame+0x28c>
 8000e24:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e28:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	for (uint16_t s = 0; s < sample_count; s++) {
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	867b      	strh	r3, [r7, #50]	@ 0x32
 8000e30:	e0dc      	b.n	8000fec <LIDAR_ManageFrame+0x268>
		uint16_t offset = 10 + 2 * s;
 8000e32:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000e34:	3305      	adds	r3, #5
 8000e36:	b29b      	uxth	r3, r3
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	837b      	strh	r3, [r7, #26]
		if ((offset + 1) >= frame.length) break;
 8000e3c:	8b7b      	ldrh	r3, [r7, #26]
 8000e3e:	3301      	adds	r3, #1
 8000e40:	f8b7 2140 	ldrh.w	r2, [r7, #320]	@ 0x140
 8000e44:	4293      	cmp	r3, r2
 8000e46:	f280 80da 	bge.w	8000ffe <LIDAR_ManageFrame+0x27a>

		uint16_t S_i = (uint16_t)frame.data[offset] | ((uint16_t)frame.data[offset + 1] << 8);
 8000e4a:	8b7b      	ldrh	r3, [r7, #26]
 8000e4c:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000e50:	5cd3      	ldrb	r3, [r2, r3]
 8000e52:	b21a      	sxth	r2, r3
 8000e54:	8b7b      	ldrh	r3, [r7, #26]
 8000e56:	3301      	adds	r3, #1
 8000e58:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8000e5c:	5ccb      	ldrb	r3, [r1, r3]
 8000e5e:	b21b      	sxth	r3, r3
 8000e60:	021b      	lsls	r3, r3, #8
 8000e62:	b21b      	sxth	r3, r3
 8000e64:	4313      	orrs	r3, r2
 8000e66:	b21b      	sxth	r3, r3
 8000e68:	833b      	strh	r3, [r7, #24]

		float dist = (float)(S_i >> 2);
 8000e6a:	8b3b      	ldrh	r3, [r7, #24]
 8000e6c:	089b      	lsrs	r3, r3, #2
 8000e6e:	b29b      	uxth	r3, r3
 8000e70:	ee07 3a90 	vmov	s15, r3
 8000e74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e78:	edc7 7a05 	vstr	s15, [r7, #20]
		float angle = (sample_count == 1) ? angle_fsa : angle_fsa + diff_angle * s / (sample_count - 1);
 8000e7c:	f8b7 3144 	ldrh.w	r3, [r7, #324]	@ 0x144
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d016      	beq.n	8000eb2 <LIDAR_ManageFrame+0x12e>
 8000e84:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000e86:	ee07 3a90 	vmov	s15, r3
 8000e8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e8e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000e92:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000e96:	f8b7 3144 	ldrh.w	r3, [r7, #324]	@ 0x144
 8000e9a:	3b01      	subs	r3, #1
 8000e9c:	ee07 3a90 	vmov	s15, r3
 8000ea0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ea4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000ea8:	edd7 7a08 	vldr	s15, [r7, #32]
 8000eac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eb0:	e001      	b.n	8000eb6 <LIDAR_ManageFrame+0x132>
 8000eb2:	edd7 7a08 	vldr	s15, [r7, #32]
 8000eb6:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		if (dist > 0.0f) {
 8000eba:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ebe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ec6:	dc00      	bgt.n	8000eca <LIDAR_ManageFrame+0x146>
			float ratio = 21.8f * (155.3f - dist) / (155.3f * dist);
			angle += atanf(ratio) * RAD_TO_DEG;
		}
		else{
			continue;
 8000ec8:	e08d      	b.n	8000fe6 <LIDAR_ManageFrame+0x262>
			float ratio = 21.8f * (155.3f - dist) / (155.3f * dist);
 8000eca:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 8001014 <LIDAR_ManageFrame+0x290>
 8000ece:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ed2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ed6:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001018 <LIDAR_ManageFrame+0x294>
 8000eda:	ee67 6a87 	vmul.f32	s13, s15, s14
 8000ede:	edd7 7a05 	vldr	s15, [r7, #20]
 8000ee2:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001014 <LIDAR_ManageFrame+0x290>
 8000ee6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000eea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000eee:	edc7 7a04 	vstr	s15, [r7, #16]
			angle += atanf(ratio) * RAD_TO_DEG;
 8000ef2:	ed97 0a04 	vldr	s0, [r7, #16]
 8000ef6:	f008 f95f 	bl	80091b8 <atanf>
 8000efa:	eef0 7a40 	vmov.f32	s15, s0
 8000efe:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 800101c <LIDAR_ManageFrame+0x298>
 8000f02:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f06:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000f0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f0e:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		}

		angle = fmodf(angle, 360.0f);
 8000f12:	eddf 0a3f 	vldr	s1, [pc, #252]	@ 8001010 <LIDAR_ManageFrame+0x28c>
 8000f16:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8000f1a:	f008 f90f 	bl	800913c <fmodf>
 8000f1e:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
		if (angle < 0.0f) angle += 360.0f;
 8000f22:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f2e:	d507      	bpl.n	8000f40 <LIDAR_ManageFrame+0x1bc>
 8000f30:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f34:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8001010 <LIDAR_ManageFrame+0x28c>
 8000f38:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f3c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		if (angle < 0.0f) angle += 360.0f;
 8000f40:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f44:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4c:	d507      	bpl.n	8000f5e <LIDAR_ManageFrame+0x1da>
 8000f4e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f52:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001010 <LIDAR_ManageFrame+0x28c>
 8000f56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f5a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		int idx = (int)(angle * (float)LIDAR_N_ANGLES / 360.0f + 0.5f);
 8000f5e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000f62:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001010 <LIDAR_ManageFrame+0x28c>
 8000f66:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000f6a:	eddf 6a29 	vldr	s13, [pc, #164]	@ 8001010 <LIDAR_ManageFrame+0x28c>
 8000f6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f72:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000f76:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f7e:	ee17 3a90 	vmov	r3, s15
 8000f82:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (idx < 0) idx = 0;
 8000f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	da01      	bge.n	8000f8e <LIDAR_ManageFrame+0x20a>
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (idx >= LIDAR_N_ANGLES) idx = LIDAR_N_ANGLES - 1;
 8000f8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f90:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8000f94:	db02      	blt.n	8000f9c <LIDAR_ManageFrame+0x218>
 8000f96:	f240 1367 	movw	r3, #359	@ 0x167
 8000f9a:	62bb      	str	r3, [r7, #40]	@ 0x28

		LIDAR_Sample sample = {
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	603b      	str	r3, [r7, #0]
 8000fa2:	f04f 0300 	mov.w	r3, #0
 8000fa6:	607b      	str	r3, [r7, #4]
 8000fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000faa:	60bb      	str	r3, [r7, #8]
				.X = 0.0f, // sera calculé plus tard si nécessaire
				.Y = 0.0f,
				.angle_deg = angle,
				.distance_mm = (uint16_t)dist,
 8000fac:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fb0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fb4:	ee17 3a90 	vmov	r3, s15
 8000fb8:	b29b      	uxth	r3, r3
		LIDAR_Sample sample = {
 8000fba:	81bb      	strh	r3, [r7, #12]
				.quality = !(S_i & 0x0001)
 8000fbc:	8b3b      	ldrh	r3, [r7, #24]
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	bf0c      	ite	eq
 8000fc6:	2301      	moveq	r3, #1
 8000fc8:	2300      	movne	r3, #0
 8000fca:	b2db      	uxtb	r3, r3
		LIDAR_Sample sample = {
 8000fcc:	73bb      	strb	r3, [r7, #14]
		};
		sample.angle_deg = (uint16_t)idx;
 8000fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	ee07 3a90 	vmov	s15, r3
 8000fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fda:	edc7 7a02 	vstr	s15, [r7, #8]

		LIDAR_StoreSample(sample);
 8000fde:	463b      	mov	r3, r7
 8000fe0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000fe2:	f000 f81d 	bl	8001020 <LIDAR_StoreSample>
	for (uint16_t s = 0; s < sample_count; s++) {
 8000fe6:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000fe8:	3301      	adds	r3, #1
 8000fea:	867b      	strh	r3, [r7, #50]	@ 0x32
 8000fec:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8000fee:	f8b7 3144 	ldrh.w	r3, [r7, #324]	@ 0x144
 8000ff2:	429a      	cmp	r2, r3
 8000ff4:	f4ff af1d 	bcc.w	8000e32 <LIDAR_ManageFrame+0xae>
 8000ff8:	e002      	b.n	8001000 <LIDAR_ManageFrame+0x27c>
	if (frame.length < 10) return;
 8000ffa:	bf00      	nop
 8000ffc:	e000      	b.n	8001000 <LIDAR_ManageFrame+0x27c>
		if ((offset + 1) >= frame.length) break;
 8000ffe:	bf00      	nop
	}
}
 8001000:	3738      	adds	r7, #56	@ 0x38
 8001002:	46bd      	mov	sp, r7
 8001004:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001008:	b004      	add	sp, #16
 800100a:	4770      	bx	lr
 800100c:	42800000 	.word	0x42800000
 8001010:	43b40000 	.word	0x43b40000
 8001014:	431b4ccd 	.word	0x431b4ccd
 8001018:	41ae6666 	.word	0x41ae6666
 800101c:	42652ee1 	.word	0x42652ee1

08001020 <LIDAR_StoreSample>:

////////////////////////////////////////////////////////////////////////
// STORE SAMPLES
////////////////////////////////////////////////////////////////////////

static void LIDAR_StoreSample(LIDAR_Sample sample) {
 8001020:	b490      	push	{r4, r7}
 8001022:	b086      	sub	sp, #24
 8001024:	af00      	add	r7, sp, #0
 8001026:	463c      	mov	r4, r7
 8001028:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t idx = (uint16_t)sample.angle_deg;
 800102c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001030:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001034:	ee17 3a90 	vmov	r3, s15
 8001038:	82fb      	strh	r3, [r7, #22]
	if (idx >= LIDAR_N_ANGLES) return;
 800103a:	8afb      	ldrh	r3, [r7, #22]
 800103c:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001040:	d223      	bcs.n	800108a <LIDAR_StoreSample+0x6a>

	if (LIDAR_view[idx].distance_mm == 0) sample_cnt++;
 8001042:	8afb      	ldrh	r3, [r7, #22]
 8001044:	4a13      	ldr	r2, [pc, #76]	@ (8001094 <LIDAR_StoreSample+0x74>)
 8001046:	011b      	lsls	r3, r3, #4
 8001048:	4413      	add	r3, r2
 800104a:	330c      	adds	r3, #12
 800104c:	881b      	ldrh	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d104      	bne.n	800105c <LIDAR_StoreSample+0x3c>
 8001052:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <LIDAR_StoreSample+0x78>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	3301      	adds	r3, #1
 8001058:	4a0f      	ldr	r2, [pc, #60]	@ (8001098 <LIDAR_StoreSample+0x78>)
 800105a:	6013      	str	r3, [r2, #0]
	LIDAR_view[idx] = sample;
 800105c:	8afb      	ldrh	r3, [r7, #22]
 800105e:	4a0d      	ldr	r2, [pc, #52]	@ (8001094 <LIDAR_StoreSample+0x74>)
 8001060:	011b      	lsls	r3, r3, #4
 8001062:	4413      	add	r3, r2
 8001064:	461c      	mov	r4, r3
 8001066:	463b      	mov	r3, r7
 8001068:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800106a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	buffer_fill_ratio = (float)sample_cnt / (float)LIDAR_N_ANGLES;
 800106e:	4b0a      	ldr	r3, [pc, #40]	@ (8001098 <LIDAR_StoreSample+0x78>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	ee07 3a90 	vmov	s15, r3
 8001076:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800107a:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800109c <LIDAR_StoreSample+0x7c>
 800107e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001082:	4b07      	ldr	r3, [pc, #28]	@ (80010a0 <LIDAR_StoreSample+0x80>)
 8001084:	edc3 7a00 	vstr	s15, [r3]
 8001088:	e000      	b.n	800108c <LIDAR_StoreSample+0x6c>
	if (idx >= LIDAR_N_ANGLES) return;
 800108a:	bf00      	nop
}
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bc90      	pop	{r4, r7}
 8001092:	4770      	bx	lr
 8001094:	20000690 	.word	0x20000690
 8001098:	20001d10 	.word	0x20001d10
 800109c:	43b40000 	.word	0x43b40000
 80010a0:	20001d14 	.word	0x20001d14

080010a4 <LIDAR_clear_cluster_buffer>:

////////////////////////////////////////////////////////////////////////
// CLEAR BUFFERS
////////////////////////////////////////////////////////////////////////

static void LIDAR_clear_cluster_buffer(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
	LIDAR_cluster_count = 0;
 80010a8:	4b05      	ldr	r3, [pc, #20]	@ (80010c0 <LIDAR_clear_cluster_buffer+0x1c>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	701a      	strb	r2, [r3, #0]
	memset(LIDAR_clusters, 0, sizeof(LIDAR_clusters));
 80010ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010b2:	2100      	movs	r1, #0
 80010b4:	4803      	ldr	r0, [pc, #12]	@ (80010c4 <LIDAR_clear_cluster_buffer+0x20>)
 80010b6:	f007 fd7f 	bl	8008bb8 <memset>
}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	2000068c 	.word	0x2000068c
 80010c4:	2000048c 	.word	0x2000048c

080010c8 <LIDAR_clear_view_buffer>:

static void LIDAR_clear_view_buffer(void) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	sample_cnt = 0;
 80010cc:	4b07      	ldr	r3, [pc, #28]	@ (80010ec <LIDAR_clear_view_buffer+0x24>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
	buffer_fill_ratio = 0;
 80010d2:	4b07      	ldr	r3, [pc, #28]	@ (80010f0 <LIDAR_clear_view_buffer+0x28>)
 80010d4:	f04f 0200 	mov.w	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
	memset(LIDAR_view, 0, sizeof(LIDAR_view));
 80010da:	f44f 52b4 	mov.w	r2, #5760	@ 0x1680
 80010de:	2100      	movs	r1, #0
 80010e0:	4804      	ldr	r0, [pc, #16]	@ (80010f4 <LIDAR_clear_view_buffer+0x2c>)
 80010e2:	f007 fd69 	bl	8008bb8 <memset>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20001d10 	.word	0x20001d10
 80010f0:	20001d14 	.word	0x20001d14
 80010f4:	20000690 	.word	0x20000690

080010f8 <median_filter>:

////////////////////////////////////////////////////////////////////////
// MEDIAN FILTER
////////////////////////////////////////////////////////////////////////
static uint16_t median_filter(uint16_t *values, uint8_t n) {
 80010f8:	b480      	push	{r7}
 80010fa:	b089      	sub	sp, #36	@ 0x24
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	460b      	mov	r3, r1
 8001102:	70fb      	strb	r3, [r7, #3]
	// Copie locale pour tri
	uint16_t temp[MEDIAN_KERNEL_SIZE];
	for (uint8_t i = 0; i < n; i++) temp[i] = values[i];
 8001104:	2300      	movs	r3, #0
 8001106:	77fb      	strb	r3, [r7, #31]
 8001108:	e00d      	b.n	8001126 <median_filter+0x2e>
 800110a:	7ffb      	ldrb	r3, [r7, #31]
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	441a      	add	r2, r3
 8001112:	7ffb      	ldrb	r3, [r7, #31]
 8001114:	8812      	ldrh	r2, [r2, #0]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	3320      	adds	r3, #32
 800111a:	443b      	add	r3, r7
 800111c:	f823 2c14 	strh.w	r2, [r3, #-20]
 8001120:	7ffb      	ldrb	r3, [r7, #31]
 8001122:	3301      	adds	r3, #1
 8001124:	77fb      	strb	r3, [r7, #31]
 8001126:	7ffa      	ldrb	r2, [r7, #31]
 8001128:	78fb      	ldrb	r3, [r7, #3]
 800112a:	429a      	cmp	r2, r3
 800112c:	d3ed      	bcc.n	800110a <median_filter+0x12>

	// Tri simple (insertion sort)
	for (uint8_t i = 1; i < n; i++) {
 800112e:	2301      	movs	r3, #1
 8001130:	77bb      	strb	r3, [r7, #30]
 8001132:	e032      	b.n	800119a <median_filter+0xa2>
		uint16_t key = temp[i];
 8001134:	7fbb      	ldrb	r3, [r7, #30]
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	3320      	adds	r3, #32
 800113a:	443b      	add	r3, r7
 800113c:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001140:	82fb      	strh	r3, [r7, #22]
		int j = i - 1;
 8001142:	7fbb      	ldrb	r3, [r7, #30]
 8001144:	3b01      	subs	r3, #1
 8001146:	61bb      	str	r3, [r7, #24]
		while (j >= 0 && temp[j] > key) {
 8001148:	e010      	b.n	800116c <median_filter+0x74>
			temp[j + 1] = temp[j];
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	1c5a      	adds	r2, r3, #1
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	3320      	adds	r3, #32
 8001154:	443b      	add	r3, r7
 8001156:	f833 1c14 	ldrh.w	r1, [r3, #-20]
 800115a:	0053      	lsls	r3, r2, #1
 800115c:	3320      	adds	r3, #32
 800115e:	443b      	add	r3, r7
 8001160:	460a      	mov	r2, r1
 8001162:	f823 2c14 	strh.w	r2, [r3, #-20]
			j--;
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	3b01      	subs	r3, #1
 800116a:	61bb      	str	r3, [r7, #24]
		while (j >= 0 && temp[j] > key) {
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	2b00      	cmp	r3, #0
 8001170:	db08      	blt.n	8001184 <median_filter+0x8c>
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	3320      	adds	r3, #32
 8001178:	443b      	add	r3, r7
 800117a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 800117e:	8afa      	ldrh	r2, [r7, #22]
 8001180:	429a      	cmp	r2, r3
 8001182:	d3e2      	bcc.n	800114a <median_filter+0x52>
		}
		temp[j + 1] = key;
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	3301      	adds	r3, #1
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	3320      	adds	r3, #32
 800118c:	443b      	add	r3, r7
 800118e:	8afa      	ldrh	r2, [r7, #22]
 8001190:	f823 2c14 	strh.w	r2, [r3, #-20]
	for (uint8_t i = 1; i < n; i++) {
 8001194:	7fbb      	ldrb	r3, [r7, #30]
 8001196:	3301      	adds	r3, #1
 8001198:	77bb      	strb	r3, [r7, #30]
 800119a:	7fba      	ldrb	r2, [r7, #30]
 800119c:	78fb      	ldrb	r3, [r7, #3]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d3c8      	bcc.n	8001134 <median_filter+0x3c>
	}
	return temp[n / 2]; // valeur médiane
 80011a2:	78fb      	ldrb	r3, [r7, #3]
 80011a4:	085b      	lsrs	r3, r3, #1
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	005b      	lsls	r3, r3, #1
 80011aa:	3320      	adds	r3, #32
 80011ac:	443b      	add	r3, r7
 80011ae:	f833 3c14 	ldrh.w	r3, [r3, #-20]
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3724      	adds	r7, #36	@ 0x24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr

080011be <LIDAR_ApplyMedianFilter>:

static void LIDAR_ApplyMedianFilter(LIDAR_Sample* buffer, uint16_t sample_count) {
 80011be:	b590      	push	{r4, r7, lr}
 80011c0:	b087      	sub	sp, #28
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	6078      	str	r0, [r7, #4]
 80011c6:	460b      	mov	r3, r1
 80011c8:	807b      	strh	r3, [r7, #2]
	if (sample_count < MEDIAN_KERNEL_SIZE) return;
 80011ca:	887b      	ldrh	r3, [r7, #2]
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d92e      	bls.n	800122e <LIDAR_ApplyMedianFilter+0x70>

	uint16_t window[MEDIAN_KERNEL_SIZE];
	for (uint16_t i = MEDIAN_KERNEL_SIZE / 2; i < sample_count - MEDIAN_KERNEL_SIZE / 2; i++) {
 80011d0:	2302      	movs	r3, #2
 80011d2:	82fb      	strh	r3, [r7, #22]
 80011d4:	e025      	b.n	8001222 <LIDAR_ApplyMedianFilter+0x64>
		// Remplir la fenêtre centrée sur i
		for (uint8_t k = 0; k < MEDIAN_KERNEL_SIZE; k++) {
 80011d6:	2300      	movs	r3, #0
 80011d8:	757b      	strb	r3, [r7, #21]
 80011da:	e010      	b.n	80011fe <LIDAR_ApplyMedianFilter+0x40>
			window[k] = buffer[i - MEDIAN_KERNEL_SIZE / 2 + k].distance_mm;
 80011dc:	8afb      	ldrh	r3, [r7, #22]
 80011de:	1e9a      	subs	r2, r3, #2
 80011e0:	7d7b      	ldrb	r3, [r7, #21]
 80011e2:	4413      	add	r3, r2
 80011e4:	011b      	lsls	r3, r3, #4
 80011e6:	687a      	ldr	r2, [r7, #4]
 80011e8:	441a      	add	r2, r3
 80011ea:	7d7b      	ldrb	r3, [r7, #21]
 80011ec:	8992      	ldrh	r2, [r2, #12]
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	3318      	adds	r3, #24
 80011f2:	443b      	add	r3, r7
 80011f4:	f823 2c10 	strh.w	r2, [r3, #-16]
		for (uint8_t k = 0; k < MEDIAN_KERNEL_SIZE; k++) {
 80011f8:	7d7b      	ldrb	r3, [r7, #21]
 80011fa:	3301      	adds	r3, #1
 80011fc:	757b      	strb	r3, [r7, #21]
 80011fe:	7d7b      	ldrb	r3, [r7, #21]
 8001200:	2b04      	cmp	r3, #4
 8001202:	d9eb      	bls.n	80011dc <LIDAR_ApplyMedianFilter+0x1e>
		}
		// Remplacer la distance par la valeur filtrée
		buffer[i].distance_mm = median_filter(window, MEDIAN_KERNEL_SIZE);
 8001204:	8afb      	ldrh	r3, [r7, #22]
 8001206:	011b      	lsls	r3, r3, #4
 8001208:	687a      	ldr	r2, [r7, #4]
 800120a:	18d4      	adds	r4, r2, r3
 800120c:	f107 0308 	add.w	r3, r7, #8
 8001210:	2105      	movs	r1, #5
 8001212:	4618      	mov	r0, r3
 8001214:	f7ff ff70 	bl	80010f8 <median_filter>
 8001218:	4603      	mov	r3, r0
 800121a:	81a3      	strh	r3, [r4, #12]
	for (uint16_t i = MEDIAN_KERNEL_SIZE / 2; i < sample_count - MEDIAN_KERNEL_SIZE / 2; i++) {
 800121c:	8afb      	ldrh	r3, [r7, #22]
 800121e:	3301      	adds	r3, #1
 8001220:	82fb      	strh	r3, [r7, #22]
 8001222:	8afa      	ldrh	r2, [r7, #22]
 8001224:	887b      	ldrh	r3, [r7, #2]
 8001226:	3b02      	subs	r3, #2
 8001228:	429a      	cmp	r2, r3
 800122a:	dbd4      	blt.n	80011d6 <LIDAR_ApplyMedianFilter+0x18>
 800122c:	e000      	b.n	8001230 <LIDAR_ApplyMedianFilter+0x72>
	if (sample_count < MEDIAN_KERNEL_SIZE) return;
 800122e:	bf00      	nop
	}
}
 8001230:	371c      	adds	r7, #28
 8001232:	46bd      	mov	sp, r7
 8001234:	bd90      	pop	{r4, r7, pc}
	...

08001238 <LIDAR_FindClusters>:

////////////////////////////////////////////////////////////////////////
// FIND CLUSTERS
////////////////////////////////////////////////////////////////////////

static void LIDAR_FindClusters(void) {
 8001238:	b590      	push	{r4, r7, lr}
 800123a:	b097      	sub	sp, #92	@ 0x5c
 800123c:	af04      	add	r7, sp, #16
	LIDAR_clear_cluster_buffer();
 800123e:	f7ff ff31 	bl	80010a4 <LIDAR_clear_cluster_buffer>
	uint16_t i = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

	while (i < LIDAR_N_ANGLES) {
 8001248:	e12e      	b.n	80014a8 <LIDAR_FindClusters+0x270>
		// ignorer points invalides
		if (LIDAR_view[i].distance_mm == 0 ||
 800124a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800124e:	4a9c      	ldr	r2, [pc, #624]	@ (80014c0 <LIDAR_FindClusters+0x288>)
 8001250:	011b      	lsls	r3, r3, #4
 8001252:	4413      	add	r3, r2
 8001254:	330c      	adds	r3, #12
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d012      	beq.n	8001282 <LIDAR_FindClusters+0x4a>
				LIDAR_view[i].distance_mm > LIDAR_MAX_RANGE ||
 800125c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001260:	4a97      	ldr	r2, [pc, #604]	@ (80014c0 <LIDAR_FindClusters+0x288>)
 8001262:	011b      	lsls	r3, r3, #4
 8001264:	4413      	add	r3, r2
 8001266:	330c      	adds	r3, #12
 8001268:	881b      	ldrh	r3, [r3, #0]
		if (LIDAR_view[i].distance_mm == 0 ||
 800126a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800126e:	d808      	bhi.n	8001282 <LIDAR_FindClusters+0x4a>
				LIDAR_view[i].distance_mm < LIDAR_MIN_VALID_DIST) {
 8001270:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001274:	4a92      	ldr	r2, [pc, #584]	@ (80014c0 <LIDAR_FindClusters+0x288>)
 8001276:	011b      	lsls	r3, r3, #4
 8001278:	4413      	add	r3, r2
 800127a:	330c      	adds	r3, #12
 800127c:	881b      	ldrh	r3, [r3, #0]
				LIDAR_view[i].distance_mm > LIDAR_MAX_RANGE ||
 800127e:	2b09      	cmp	r3, #9
 8001280:	d805      	bhi.n	800128e <LIDAR_FindClusters+0x56>
			i++;
 8001282:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001286:	3301      	adds	r3, #1
 8001288:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800128c:	e10c      	b.n	80014a8 <LIDAR_FindClusters+0x270>
			continue;
		}

		// début de cluster
		uint16_t start_idx = i;
 800128e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001292:	86fb      	strh	r3, [r7, #54]	@ 0x36
		uint16_t end_idx   = i;
 8001294:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001298:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
		LIDAR_Sample prev_sample = LIDAR_view[i];
 800129c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80012a0:	4a87      	ldr	r2, [pc, #540]	@ (80014c0 <LIDAR_FindClusters+0x288>)
 80012a2:	011b      	lsls	r3, r3, #4
 80012a4:	4413      	add	r3, r2
 80012a6:	f107 0414 	add.w	r4, r7, #20
 80012aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012ac:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

		// recherche de la fin du cluster
		while (++i < LIDAR_N_ANGLES) {
 80012b0:	e028      	b.n	8001304 <LIDAR_FindClusters+0xcc>
			LIDAR_Sample sample = LIDAR_view[i];
 80012b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80012b6:	4a82      	ldr	r2, [pc, #520]	@ (80014c0 <LIDAR_FindClusters+0x288>)
 80012b8:	011b      	lsls	r3, r3, #4
 80012ba:	4413      	add	r3, r2
 80012bc:	1d3c      	adds	r4, r7, #4
 80012be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			if (sample.distance_mm == 0) break; // rupture si invalide
 80012c4:	8a3b      	ldrh	r3, [r7, #16]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d027      	beq.n	800131a <LIDAR_FindClusters+0xe2>
			if (LIDAR_findClusterNorm(sample, prev_sample) > LIDAR_MIN_CLUSTER_DIST) {
 80012ca:	466c      	mov	r4, sp
 80012cc:	f107 0314 	add.w	r3, r7, #20
 80012d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012da:	f000 f8fd 	bl	80014d8 <LIDAR_findClusterNorm>
 80012de:	eef0 7a40 	vmov.f32	s15, s0
 80012e2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80012e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ee:	dc16      	bgt.n	800131e <LIDAR_FindClusters+0xe6>
				break; // rupture -> fin de cluster
			}
			prev_sample = sample;
 80012f0:	f107 0414 	add.w	r4, r7, #20
 80012f4:	1d3b      	adds	r3, r7, #4
 80012f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012f8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			end_idx = i;
 80012fc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001300:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
		while (++i < LIDAR_N_ANGLES) {
 8001304:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001308:	3301      	adds	r3, #1
 800130a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800130e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8001312:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8001316:	d3cc      	bcc.n	80012b2 <LIDAR_FindClusters+0x7a>
 8001318:	e002      	b.n	8001320 <LIDAR_FindClusters+0xe8>
			if (sample.distance_mm == 0) break; // rupture si invalide
 800131a:	bf00      	nop
 800131c:	e000      	b.n	8001320 <LIDAR_FindClusters+0xe8>
				break; // rupture -> fin de cluster
 800131e:	bf00      	nop
		}

		// nombre de points dans ce cluster
		uint16_t nPoints = end_idx - start_idx + 1;
 8001320:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8001324:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001326:	1ad3      	subs	r3, r2, r3
 8001328:	b29b      	uxth	r3, r3
 800132a:	3301      	adds	r3, #1
 800132c:	86bb      	strh	r3, [r7, #52]	@ 0x34

		if (nPoints >= MIN_POINTS_CLUSTER && LIDAR_cluster_count < LIDAR_MAX_CLUSTERS) {
 800132e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001330:	2b04      	cmp	r3, #4
 8001332:	f240 80b9 	bls.w	80014a8 <LIDAR_FindClusters+0x270>
 8001336:	4b63      	ldr	r3, [pc, #396]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	2b1f      	cmp	r3, #31
 800133c:	f200 80b4 	bhi.w	80014a8 <LIDAR_FindClusters+0x270>
			// calcul centre du cluster
			float sumX = 0.0f;
 8001340:	f04f 0300 	mov.w	r3, #0
 8001344:	643b      	str	r3, [r7, #64]	@ 0x40
			float sumY = 0.0f;
 8001346:	f04f 0300 	mov.w	r3, #0
 800134a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			uint16_t validPoints = 0;
 800134c:	2300      	movs	r3, #0
 800134e:	877b      	strh	r3, [r7, #58]	@ 0x3a

			for (uint16_t k = start_idx; k <= end_idx; k++) {
 8001350:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001352:	873b      	strh	r3, [r7, #56]	@ 0x38
 8001354:	e058      	b.n	8001408 <LIDAR_FindClusters+0x1d0>
				if (LIDAR_view[k].distance_mm == 0) continue;
 8001356:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001358:	4a59      	ldr	r2, [pc, #356]	@ (80014c0 <LIDAR_FindClusters+0x288>)
 800135a:	011b      	lsls	r3, r3, #4
 800135c:	4413      	add	r3, r2
 800135e:	330c      	adds	r3, #12
 8001360:	881b      	ldrh	r3, [r3, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d04c      	beq.n	8001400 <LIDAR_FindClusters+0x1c8>

				float dist_m = LIDAR_view[k].distance_mm / 1000.0f;
 8001366:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001368:	4a55      	ldr	r2, [pc, #340]	@ (80014c0 <LIDAR_FindClusters+0x288>)
 800136a:	011b      	lsls	r3, r3, #4
 800136c:	4413      	add	r3, r2
 800136e:	330c      	adds	r3, #12
 8001370:	881b      	ldrh	r3, [r3, #0]
 8001372:	ee07 3a90 	vmov	s15, r3
 8001376:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800137a:	eddf 6a53 	vldr	s13, [pc, #332]	@ 80014c8 <LIDAR_FindClusters+0x290>
 800137e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001382:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
				float angle_rad = (LIDAR_view[k].angle_deg * (float)M_PI) / 180.0f;
 8001386:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001388:	4a4d      	ldr	r2, [pc, #308]	@ (80014c0 <LIDAR_FindClusters+0x288>)
 800138a:	011b      	lsls	r3, r3, #4
 800138c:	4413      	add	r3, r2
 800138e:	3308      	adds	r3, #8
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80014cc <LIDAR_FindClusters+0x294>
 8001398:	ee27 7a87 	vmul.f32	s14, s15, s14
 800139c:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 80014d0 <LIDAR_FindClusters+0x298>
 80013a0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013a4:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

				float x = dist_m * cosf(angle_rad);
 80013a8:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80013ac:	f007 ffd8 	bl	8009360 <cosf>
 80013b0:	eeb0 7a40 	vmov.f32	s14, s0
 80013b4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80013b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013bc:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
				float y = dist_m * sinf(angle_rad);
 80013c0:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80013c4:	f008 f818 	bl	80093f8 <sinf>
 80013c8:	eeb0 7a40 	vmov.f32	s14, s0
 80013cc:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80013d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

				sumX += x;
 80013d8:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 80013dc:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80013e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013e4:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
				sumY += y;
 80013e8:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80013ec:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80013f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013f4:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
				validPoints++;
 80013f8:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80013fa:	3301      	adds	r3, #1
 80013fc:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80013fe:	e000      	b.n	8001402 <LIDAR_FindClusters+0x1ca>
				if (LIDAR_view[k].distance_mm == 0) continue;
 8001400:	bf00      	nop
			for (uint16_t k = start_idx; k <= end_idx; k++) {
 8001402:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001404:	3301      	adds	r3, #1
 8001406:	873b      	strh	r3, [r7, #56]	@ 0x38
 8001408:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800140a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800140e:	429a      	cmp	r2, r3
 8001410:	d9a1      	bls.n	8001356 <LIDAR_FindClusters+0x11e>
			}

			if (validPoints > 0) {
 8001412:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001414:	2b00      	cmp	r3, #0
 8001416:	d047      	beq.n	80014a8 <LIDAR_FindClusters+0x270>
				LIDAR_clusters[LIDAR_cluster_count].x = sumX / validPoints;
 8001418:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800141a:	ee07 3a90 	vmov	s15, r3
 800141e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001422:	4b28      	ldr	r3, [pc, #160]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 800142a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800142e:	4a29      	ldr	r2, [pc, #164]	@ (80014d4 <LIDAR_FindClusters+0x29c>)
 8001430:	011b      	lsls	r3, r3, #4
 8001432:	4413      	add	r3, r2
 8001434:	edc3 7a00 	vstr	s15, [r3]
				LIDAR_clusters[LIDAR_cluster_count].y = sumY / validPoints;
 8001438:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800143a:	ee07 3a90 	vmov	s15, r3
 800143e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001442:	4b20      	ldr	r3, [pc, #128]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 800144a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800144e:	4a21      	ldr	r2, [pc, #132]	@ (80014d4 <LIDAR_FindClusters+0x29c>)
 8001450:	011b      	lsls	r3, r3, #4
 8001452:	4413      	add	r3, r2
 8001454:	3304      	adds	r3, #4
 8001456:	edc3 7a00 	vstr	s15, [r3]
				LIDAR_clusters[LIDAR_cluster_count].start_idx = start_idx;
 800145a:	4b1a      	ldr	r3, [pc, #104]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 800145c:	781b      	ldrb	r3, [r3, #0]
 800145e:	4a1d      	ldr	r2, [pc, #116]	@ (80014d4 <LIDAR_FindClusters+0x29c>)
 8001460:	011b      	lsls	r3, r3, #4
 8001462:	4413      	add	r3, r2
 8001464:	3308      	adds	r3, #8
 8001466:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8001468:	801a      	strh	r2, [r3, #0]
				LIDAR_clusters[LIDAR_cluster_count].end_idx   = end_idx;
 800146a:	4b16      	ldr	r3, [pc, #88]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	4a19      	ldr	r2, [pc, #100]	@ (80014d4 <LIDAR_FindClusters+0x29c>)
 8001470:	011b      	lsls	r3, r3, #4
 8001472:	4413      	add	r3, r2
 8001474:	330a      	adds	r3, #10
 8001476:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800147a:	801a      	strh	r2, [r3, #0]
				LIDAR_clusters[LIDAR_cluster_count].size      = validPoints;
 800147c:	4b11      	ldr	r3, [pc, #68]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	4a14      	ldr	r2, [pc, #80]	@ (80014d4 <LIDAR_FindClusters+0x29c>)
 8001482:	011b      	lsls	r3, r3, #4
 8001484:	4413      	add	r3, r2
 8001486:	330c      	adds	r3, #12
 8001488:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800148a:	801a      	strh	r2, [r3, #0]
				LIDAR_clusters[LIDAR_cluster_count].active    = true;
 800148c:	4b0d      	ldr	r3, [pc, #52]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4a10      	ldr	r2, [pc, #64]	@ (80014d4 <LIDAR_FindClusters+0x29c>)
 8001492:	011b      	lsls	r3, r3, #4
 8001494:	4413      	add	r3, r2
 8001496:	330e      	adds	r3, #14
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]

				LIDAR_cluster_count++;
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	3301      	adds	r3, #1
 80014a2:	b2da      	uxtb	r2, r3
 80014a4:	4b07      	ldr	r3, [pc, #28]	@ (80014c4 <LIDAR_FindClusters+0x28c>)
 80014a6:	701a      	strb	r2, [r3, #0]
	while (i < LIDAR_N_ANGLES) {
 80014a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80014ac:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80014b0:	f4ff aecb 	bcc.w	800124a <LIDAR_FindClusters+0x12>
			}
		}
	}
}
 80014b4:	bf00      	nop
 80014b6:	bf00      	nop
 80014b8:	374c      	adds	r7, #76	@ 0x4c
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000690 	.word	0x20000690
 80014c4:	2000068c 	.word	0x2000068c
 80014c8:	447a0000 	.word	0x447a0000
 80014cc:	40490fdb 	.word	0x40490fdb
 80014d0:	43340000 	.word	0x43340000
 80014d4:	2000048c 	.word	0x2000048c

080014d8 <LIDAR_findClusterNorm>:

static float LIDAR_findClusterNorm(LIDAR_Sample sample, LIDAR_Sample prev_sample) {
 80014d8:	b590      	push	{r4, r7, lr}
 80014da:	ed2d 8b02 	vpush	{d8}
 80014de:	b08b      	sub	sp, #44	@ 0x2c
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	463c      	mov	r4, r7
 80014e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	// Norme euclidienne entre deux points polaires
	float angle1 = (sample.angle_deg * (float)M_PI) / 180.0f;
 80014e8:	edd7 7a02 	vldr	s15, [r7, #8]
 80014ec:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80015ec <LIDAR_findClusterNorm+0x114>
 80014f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014f4:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 80015f0 <LIDAR_findClusterNorm+0x118>
 80014f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014fc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float angle2 = (prev_sample.angle_deg * (float)M_PI) / 180.0f;
 8001500:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001504:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80015ec <LIDAR_findClusterNorm+0x114>
 8001508:	ee27 7a87 	vmul.f32	s14, s15, s14
 800150c:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80015f0 <LIDAR_findClusterNorm+0x118>
 8001510:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001514:	edc7 7a08 	vstr	s15, [r7, #32]

	float x1 = sample.distance_mm * cosf(angle1);
 8001518:	89bb      	ldrh	r3, [r7, #12]
 800151a:	ee07 3a90 	vmov	s15, r3
 800151e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001522:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001526:	f007 ff1b 	bl	8009360 <cosf>
 800152a:	eef0 7a40 	vmov.f32	s15, s0
 800152e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001532:	edc7 7a07 	vstr	s15, [r7, #28]
	float y1 = sample.distance_mm * sinf(angle1);
 8001536:	89bb      	ldrh	r3, [r7, #12]
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001540:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8001544:	f007 ff58 	bl	80093f8 <sinf>
 8001548:	eef0 7a40 	vmov.f32	s15, s0
 800154c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001550:	edc7 7a06 	vstr	s15, [r7, #24]

	float x2 = prev_sample.distance_mm * cosf(angle2);
 8001554:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001558:	ee07 3a90 	vmov	s15, r3
 800155c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001560:	ed97 0a08 	vldr	s0, [r7, #32]
 8001564:	f007 fefc 	bl	8009360 <cosf>
 8001568:	eef0 7a40 	vmov.f32	s15, s0
 800156c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001570:	edc7 7a05 	vstr	s15, [r7, #20]
	float y2 = prev_sample.distance_mm * sinf(angle2);
 8001574:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001578:	ee07 3a90 	vmov	s15, r3
 800157c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001580:	ed97 0a08 	vldr	s0, [r7, #32]
 8001584:	f007 ff38 	bl	80093f8 <sinf>
 8001588:	eef0 7a40 	vmov.f32	s15, s0
 800158c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001590:	edc7 7a04 	vstr	s15, [r7, #16]

	return sqrtf((x1 - x2)*(x1 - x2) + (y1 - y2)*(y1 - y2));
 8001594:	ed97 7a07 	vldr	s14, [r7, #28]
 8001598:	edd7 7a05 	vldr	s15, [r7, #20]
 800159c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80015a0:	edd7 6a07 	vldr	s13, [r7, #28]
 80015a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80015a8:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80015ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015b0:	edd7 6a06 	vldr	s13, [r7, #24]
 80015b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80015b8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80015bc:	ed97 6a06 	vldr	s12, [r7, #24]
 80015c0:	edd7 7a04 	vldr	s15, [r7, #16]
 80015c4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80015c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d0:	eeb0 0a67 	vmov.f32	s0, s15
 80015d4:	f007 fdd2 	bl	800917c <sqrtf>
 80015d8:	eef0 7a40 	vmov.f32	s15, s0
}
 80015dc:	eeb0 0a67 	vmov.f32	s0, s15
 80015e0:	372c      	adds	r7, #44	@ 0x2c
 80015e2:	46bd      	mov	sp, r7
 80015e4:	ecbd 8b02 	vpop	{d8}
 80015e8:	bd90      	pop	{r4, r7, pc}
 80015ea:	bf00      	nop
 80015ec:	40490fdb 	.word	0x40490fdb
 80015f0:	43340000 	.word	0x43340000

080015f4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80015f4:	b5b0      	push	{r4, r5, r7, lr}
 80015f6:	b086      	sub	sp, #24
 80015f8:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80015fa:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <MX_FREERTOS_Init+0x2c>)
 80015fc:	1d3c      	adds	r4, r7, #4
 80015fe:	461d      	mov	r5, r3
 8001600:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001602:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001604:	682b      	ldr	r3, [r5, #0]
 8001606:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001608:	1d3b      	adds	r3, r7, #4
 800160a:	2100      	movs	r1, #0
 800160c:	4618      	mov	r0, r3
 800160e:	f005 fe40 	bl	8007292 <osThreadCreate>
 8001612:	4603      	mov	r3, r0
 8001614:	4a03      	ldr	r2, [pc, #12]	@ (8001624 <MX_FREERTOS_Init+0x30>)
 8001616:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8001618:	bf00      	nop
 800161a:	3718      	adds	r7, #24
 800161c:	46bd      	mov	sp, r7
 800161e:	bdb0      	pop	{r4, r5, r7, pc}
 8001620:	08009fa4 	.word	0x08009fa4
 8001624:	20001e20 	.word	0x20001e20

08001628 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001630:	2001      	movs	r0, #1
 8001632:	f005 fe55 	bl	80072e0 <osDelay>
 8001636:	e7fb      	b.n	8001630 <StartDefaultTask+0x8>

08001638 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800163e:	4b12      	ldr	r3, [pc, #72]	@ (8001688 <MX_DMA_Init+0x50>)
 8001640:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001642:	4a11      	ldr	r2, [pc, #68]	@ (8001688 <MX_DMA_Init+0x50>)
 8001644:	f043 0304 	orr.w	r3, r3, #4
 8001648:	6493      	str	r3, [r2, #72]	@ 0x48
 800164a:	4b0f      	ldr	r3, [pc, #60]	@ (8001688 <MX_DMA_Init+0x50>)
 800164c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800164e:	f003 0304 	and.w	r3, r3, #4
 8001652:	607b      	str	r3, [r7, #4]
 8001654:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001656:	4b0c      	ldr	r3, [pc, #48]	@ (8001688 <MX_DMA_Init+0x50>)
 8001658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800165a:	4a0b      	ldr	r2, [pc, #44]	@ (8001688 <MX_DMA_Init+0x50>)
 800165c:	f043 0301 	orr.w	r3, r3, #1
 8001660:	6493      	str	r3, [r2, #72]	@ 0x48
 8001662:	4b09      	ldr	r3, [pc, #36]	@ (8001688 <MX_DMA_Init+0x50>)
 8001664:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	603b      	str	r3, [r7, #0]
 800166c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800166e:	2200      	movs	r2, #0
 8001670:	2105      	movs	r1, #5
 8001672:	200b      	movs	r0, #11
 8001674:	f001 fe0e 	bl	8003294 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001678:	200b      	movs	r0, #11
 800167a:	f001 fe25 	bl	80032c8 <HAL_NVIC_EnableIRQ>

}
 800167e:	bf00      	nop
 8001680:	3708      	adds	r7, #8
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	40021000 	.word	0x40021000

0800168c <Encoder_Update_Generic>:

static TaskHandle_t odom_task_handle = NULL;

/* Fonction générique d'update d'un encodeur */
static void Encoder_Update_Generic(Encoder_t *E)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b086      	sub	sp, #24
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
    int32_t current = (int32_t)__HAL_TIM_GET_COUNTER(E->htim_enc);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800169c:	613b      	str	r3, [r7, #16]
    int32_t delta   = current - E->last_position;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	617b      	str	r3, [r7, #20]

    /* Gestion du wrap-around 16 bits */
    if (delta > 32767)  delta -= 65536;
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80016ae:	db03      	blt.n	80016b8 <Encoder_Update_Generic+0x2c>
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 80016b6:	617b      	str	r3, [r7, #20]
    if (delta < -32768) delta += 65536;
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 80016be:	da03      	bge.n	80016c8 <Encoder_Update_Generic+0x3c>
 80016c0:	697b      	ldr	r3, [r7, #20]
 80016c2:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80016c6:	617b      	str	r3, [r7, #20]

    E->total_ticks += delta;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	691a      	ldr	r2, [r3, #16]
 80016cc:	697b      	ldr	r3, [r7, #20]
 80016ce:	441a      	add	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	611a      	str	r2, [r3, #16]
    E->last_position = current;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	60da      	str	r2, [r3, #12]

    /* LED : détecte mouvement */
    if (delta != 0) {
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <Encoder_Update_Generic+0x5a>
        E->led_timer = LED_ON_TIME_MS / TIMER_PERIOD_MS;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2201      	movs	r2, #1
 80016e4:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Conversion en degrés */
    float raw_deg = ((float)E->total_ticks / TICKS_PER_REV) * 360.0f;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	691b      	ldr	r3, [r3, #16]
 80016ea:	ee07 3a90 	vmov	s15, r3
 80016ee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016f2:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8001818 <Encoder_Update_Generic+0x18c>
 80016f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016fa:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800181c <Encoder_Update_Generic+0x190>
 80016fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001702:	edc7 7a03 	vstr	s15, [r7, #12]

    /* Détection du passage de +360° ou -360° */
    if (raw_deg >= 360.0f) {
 8001706:	edd7 7a03 	vldr	s15, [r7, #12]
 800170a:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800181c <Encoder_Update_Generic+0x190>
 800170e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001712:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001716:	db15      	blt.n	8001744 <Encoder_Update_Generic+0xb8>
        E->FWD++;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	69db      	ldr	r3, [r3, #28]
 800171c:	1c5a      	adds	r2, r3, #1
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	61da      	str	r2, [r3, #28]
        E->total_ticks -= TICKS_PER_REV;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	691b      	ldr	r3, [r3, #16]
 8001726:	ee07 3a90 	vmov	s15, r3
 800172a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800172e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001818 <Encoder_Update_Generic+0x18c>
 8001732:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001736:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800173a:	ee17 2a90 	vmov	r2, s15
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	611a      	str	r2, [r3, #16]
 8001742:	e01d      	b.n	8001780 <Encoder_Update_Generic+0xf4>
    } else if (raw_deg <= -360.0f) {
 8001744:	edd7 7a03 	vldr	s15, [r7, #12]
 8001748:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 8001820 <Encoder_Update_Generic+0x194>
 800174c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001750:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001754:	d814      	bhi.n	8001780 <Encoder_Update_Generic+0xf4>
        E->REV++;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6a1b      	ldr	r3, [r3, #32]
 800175a:	1c5a      	adds	r2, r3, #1
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	621a      	str	r2, [r3, #32]
        E->total_ticks += TICKS_PER_REV;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	ee07 3a90 	vmov	s15, r3
 8001768:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800176c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001818 <Encoder_Update_Generic+0x18c>
 8001770:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001774:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001778:	ee17 2a90 	vmov	r2, s15
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	611a      	str	r2, [r3, #16]
    }

    /* Position modulo 360 */
    E->position_deg = ((float)E->total_ticks / TICKS_PER_REV) * 360.0f;
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	691b      	ldr	r3, [r3, #16]
 8001784:	ee07 3a90 	vmov	s15, r3
 8001788:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800178c:	eddf 6a22 	vldr	s13, [pc, #136]	@ 8001818 <Encoder_Update_Generic+0x18c>
 8001790:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001794:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800181c <Encoder_Update_Generic+0x190>
 8001798:	ee67 7a87 	vmul.f32	s15, s15, s14
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	edc3 7a05 	vstr	s15, [r3, #20]

    /* Vitesse (°/s) - on suppose TIMER_PERIOD_MS en ms */
    E->velocity_deg_s = ((float)delta / TICKS_PER_REV) * (360.0f * (1000.0f / TIMER_PERIOD_MS));
 80017a2:	697b      	ldr	r3, [r7, #20]
 80017a4:	ee07 3a90 	vmov	s15, r3
 80017a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ac:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001818 <Encoder_Update_Generic+0x18c>
 80017b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017b4:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001824 <Encoder_Update_Generic+0x198>
 80017b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	edc3 7a06 	vstr	s15, [r3, #24]

    /* Gestion LED (diagnostic simple sur PA5) */
    if (E->led_timer > 0) {
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	dd0b      	ble.n	80017e2 <Encoder_Update_Generic+0x156>
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80017ca:	2201      	movs	r2, #1
 80017cc:	2120      	movs	r1, #32
 80017ce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017d2:	f002 f97b 	bl	8003acc <HAL_GPIO_WritePin>
        E->led_timer--;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017da:	1e5a      	subs	r2, r3, #1
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	625a      	str	r2, [r3, #36]	@ 0x24
 80017e0:	e005      	b.n	80017ee <Encoder_Update_Generic+0x162>
    } else {
        HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2120      	movs	r1, #32
 80017e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017ea:	f002 f96f 	bl	8003acc <HAL_GPIO_WritePin>
    }

    /* Calcul de la distance parcourue depuis la dernière mise à jour
     * à stocker dans la structure */
    E->delta_distance = ((float)delta / TICKS_PER_REV) * E->wheel_circumference; // en mètres ou unité choisie
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	ee07 3a90 	vmov	s15, r3
 80017f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017f8:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001818 <Encoder_Update_Generic+0x18c>
 80017fc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 8001810:	bf00      	nop
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	44608000 	.word	0x44608000
 800181c:	43b40000 	.word	0x43b40000
 8001820:	c3b40000 	.word	0xc3b40000
 8001824:	478ca000 	.word	0x478ca000

08001828 <task_ENC_D_Update>:

/* ---------------------------------------------------------------------
 * Tâche pour l'encodeur droit (ENC_D)
 * --------------------------------------------------------------------- */
void task_ENC_D_Update(void *arg)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b084      	sub	sp, #16
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
    Encoder_t *E = (Encoder_t*)arg;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	60fb      	str	r3, [r7, #12]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001834:	2300      	movs	r3, #0
 8001836:	60bb      	str	r3, [r7, #8]

    for (;;)
    {
        /* Attente de la notification du timer d'échantillonnage */
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001838:	f04f 31ff 	mov.w	r1, #4294967295
 800183c:	2001      	movs	r0, #1
 800183e:	f006 fa41 	bl	8007cc4 <ulTaskNotifyTake>

        Encoder_Update_Generic(E);
 8001842:	68f8      	ldr	r0, [r7, #12]
 8001844:	f7ff ff22 	bl	800168c <Encoder_Update_Generic>

        ENC_D.has_been_updated = true;
 8001848:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <task_ENC_D_Update+0x78>)
 800184a:	2201      	movs	r2, #1
 800184c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        if (ENC_D.has_been_updated && ENC_G.has_been_updated){
 8001850:	4b13      	ldr	r3, [pc, #76]	@ (80018a0 <task_ENC_D_Update+0x78>)
 8001852:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001856:	b2db      	uxtb	r3, r3
 8001858:	2b00      	cmp	r3, #0
 800185a:	d0ed      	beq.n	8001838 <task_ENC_D_Update+0x10>
 800185c:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <task_ENC_D_Update+0x7c>)
 800185e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8001862:	b2db      	uxtb	r3, r3
 8001864:	2b00      	cmp	r3, #0
 8001866:	d0e7      	beq.n	8001838 <task_ENC_D_Update+0x10>
            ENC_D.has_been_updated = false;
 8001868:	4b0d      	ldr	r3, [pc, #52]	@ (80018a0 <task_ENC_D_Update+0x78>)
 800186a:	2200      	movs	r2, #0
 800186c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            ENC_G.has_been_updated = false;
 8001870:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <task_ENC_D_Update+0x7c>)
 8001872:	2200      	movs	r2, #0
 8001874:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            vTaskNotifyGiveFromISR(odom_task_handle, &xHigherPriorityTaskWoken);
 8001878:	4b0b      	ldr	r3, [pc, #44]	@ (80018a8 <task_ENC_D_Update+0x80>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f107 0208 	add.w	r2, r7, #8
 8001880:	4611      	mov	r1, r2
 8001882:	4618      	mov	r0, r3
 8001884:	f006 fa66 	bl	8007d54 <vTaskNotifyGiveFromISR>
            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d0d4      	beq.n	8001838 <task_ENC_D_Update+0x10>
 800188e:	4b07      	ldr	r3, [pc, #28]	@ (80018ac <task_ENC_D_Update+0x84>)
 8001890:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001894:	601a      	str	r2, [r3, #0]
 8001896:	f3bf 8f4f 	dsb	sy
 800189a:	f3bf 8f6f 	isb	sy
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800189e:	e7cb      	b.n	8001838 <task_ENC_D_Update+0x10>
 80018a0:	20001e24 	.word	0x20001e24
 80018a4:	20001e58 	.word	0x20001e58
 80018a8:	20001e98 	.word	0x20001e98
 80018ac:	e000ed04 	.word	0xe000ed04

080018b0 <task_ENC_G_Update>:

/* ---------------------------------------------------------------------
 * Tâche pour l'encodeur gauche (ENC_G)
 * --------------------------------------------------------------------- */
void task_ENC_G_Update(void *arg)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
    Encoder_t *E = (Encoder_t*)arg;
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	60fb      	str	r3, [r7, #12]
    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]

    for (;;)
    {
        /* Attente de la notification du timer d'échantillonnage */
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 80018c0:	f04f 31ff 	mov.w	r1, #4294967295
 80018c4:	2001      	movs	r0, #1
 80018c6:	f006 f9fd 	bl	8007cc4 <ulTaskNotifyTake>

        Encoder_Update_Generic(E);
 80018ca:	68f8      	ldr	r0, [r7, #12]
 80018cc:	f7ff fede 	bl	800168c <Encoder_Update_Generic>

        ENC_G.has_been_updated = true;
 80018d0:	4b15      	ldr	r3, [pc, #84]	@ (8001928 <task_ENC_G_Update+0x78>)
 80018d2:	2201      	movs	r2, #1
 80018d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        if (ENC_D.has_been_updated && ENC_G.has_been_updated){
 80018d8:	4b14      	ldr	r3, [pc, #80]	@ (800192c <task_ENC_G_Update+0x7c>)
 80018da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80018de:	b2db      	uxtb	r3, r3
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0ed      	beq.n	80018c0 <task_ENC_G_Update+0x10>
 80018e4:	4b10      	ldr	r3, [pc, #64]	@ (8001928 <task_ENC_G_Update+0x78>)
 80018e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80018ea:	b2db      	uxtb	r3, r3
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d0e7      	beq.n	80018c0 <task_ENC_G_Update+0x10>
            ENC_D.has_been_updated = false;
 80018f0:	4b0e      	ldr	r3, [pc, #56]	@ (800192c <task_ENC_G_Update+0x7c>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            ENC_G.has_been_updated = false;
 80018f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001928 <task_ENC_G_Update+0x78>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
            vTaskNotifyGiveFromISR(odom_task_handle, &xHigherPriorityTaskWoken);
 8001900:	4b0b      	ldr	r3, [pc, #44]	@ (8001930 <task_ENC_G_Update+0x80>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f107 0208 	add.w	r2, r7, #8
 8001908:	4611      	mov	r1, r2
 800190a:	4618      	mov	r0, r3
 800190c:	f006 fa22 	bl	8007d54 <vTaskNotifyGiveFromISR>
            portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d0d4      	beq.n	80018c0 <task_ENC_G_Update+0x10>
 8001916:	4b07      	ldr	r3, [pc, #28]	@ (8001934 <task_ENC_G_Update+0x84>)
 8001918:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	f3bf 8f4f 	dsb	sy
 8001922:	f3bf 8f6f 	isb	sy
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001926:	e7cb      	b.n	80018c0 <task_ENC_G_Update+0x10>
 8001928:	20001e58 	.word	0x20001e58
 800192c:	20001e24 	.word	0x20001e24
 8001930:	20001e98 	.word	0x20001e98
 8001934:	e000ed04 	.word	0xe000ed04

08001938 <task_Odom_Update>:

/* ---------------------------------------------------------------------
 * Tâche d'odométrie (calcul de la position globale)
 * --------------------------------------------------------------------- */
void task_Odom_Update(void *arg)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	ed2d 8b02 	vpush	{d8}
 800193e:	b086      	sub	sp, #24
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
    (void)arg;

    for(;;)
    {
        /* Attente notification (donnée par les encodeurs) */
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001944:	f04f 31ff 	mov.w	r1, #4294967295
 8001948:	2001      	movs	r0, #1
 800194a:	f006 f9bb 	bl	8007cc4 <ulTaskNotifyTake>

        /* Lecture des distances delta */
        float d_left = ENC_G.delta_distance;
 800194e:	4b50      	ldr	r3, [pc, #320]	@ (8001a90 <task_Odom_Update+0x158>)
 8001950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001952:	617b      	str	r3, [r7, #20]
        float d_right = ENC_D.delta_distance;
 8001954:	4b4f      	ldr	r3, [pc, #316]	@ (8001a94 <task_Odom_Update+0x15c>)
 8001956:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001958:	613b      	str	r3, [r7, #16]

        /* Calcul de la distance moyenne */
        float d_center = (d_left + d_right) / 2.0f;
 800195a:	ed97 7a05 	vldr	s14, [r7, #20]
 800195e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001962:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001966:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800196a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800196e:	edc7 7a03 	vstr	s15, [r7, #12]

        /* Calcul du changement d'angle (en radians) */
        float d_theta = (d_right - d_left) / WHEEL_BASE;
 8001972:	ed97 7a04 	vldr	s14, [r7, #16]
 8001976:	edd7 7a05 	vldr	s15, [r7, #20]
 800197a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800197e:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001a98 <task_Odom_Update+0x160>
 8001982:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001986:	edc7 7a02 	vstr	s15, [r7, #8]

        /* Mise à jour de la pose */
        robot_pose.theta += d_theta;
 800198a:	4b44      	ldr	r3, [pc, #272]	@ (8001a9c <task_Odom_Update+0x164>)
 800198c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001990:	edd7 7a02 	vldr	s15, [r7, #8]
 8001994:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001998:	4b40      	ldr	r3, [pc, #256]	@ (8001a9c <task_Odom_Update+0x164>)
 800199a:	edc3 7a02 	vstr	s15, [r3, #8]

        /* Normalisation de theta entre -pi et pi */
        if (robot_pose.theta > M_PI)
 800199e:	4b3f      	ldr	r3, [pc, #252]	@ (8001a9c <task_Odom_Update+0x164>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	4618      	mov	r0, r3
 80019a4:	f7fe fda0 	bl	80004e8 <__aeabi_f2d>
 80019a8:	a333      	add	r3, pc, #204	@ (adr r3, 8001a78 <task_Odom_Update+0x140>)
 80019aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ae:	f7fe fe71 	bl	8000694 <__aeabi_dcmpgt>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d013      	beq.n	80019e0 <task_Odom_Update+0xa8>
            robot_pose.theta -= 2.0f * M_PI;
 80019b8:	4b38      	ldr	r3, [pc, #224]	@ (8001a9c <task_Odom_Update+0x164>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	4618      	mov	r0, r3
 80019be:	f7fe fd93 	bl	80004e8 <__aeabi_f2d>
 80019c2:	a32f      	add	r3, pc, #188	@ (adr r3, 8001a80 <task_Odom_Update+0x148>)
 80019c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c8:	f7fe fc2e 	bl	8000228 <__aeabi_dsub>
 80019cc:	4602      	mov	r2, r0
 80019ce:	460b      	mov	r3, r1
 80019d0:	4610      	mov	r0, r2
 80019d2:	4619      	mov	r1, r3
 80019d4:	f7fe fe68 	bl	80006a8 <__aeabi_d2f>
 80019d8:	4603      	mov	r3, r0
 80019da:	4a30      	ldr	r2, [pc, #192]	@ (8001a9c <task_Odom_Update+0x164>)
 80019dc:	6093      	str	r3, [r2, #8]
 80019de:	e01f      	b.n	8001a20 <task_Odom_Update+0xe8>
        else if (robot_pose.theta < -M_PI)
 80019e0:	4b2e      	ldr	r3, [pc, #184]	@ (8001a9c <task_Odom_Update+0x164>)
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7fe fd7f 	bl	80004e8 <__aeabi_f2d>
 80019ea:	a327      	add	r3, pc, #156	@ (adr r3, 8001a88 <task_Odom_Update+0x150>)
 80019ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f0:	f7fe fe32 	bl	8000658 <__aeabi_dcmplt>
 80019f4:	4603      	mov	r3, r0
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d012      	beq.n	8001a20 <task_Odom_Update+0xe8>
            robot_pose.theta += 2.0f * M_PI;
 80019fa:	4b28      	ldr	r3, [pc, #160]	@ (8001a9c <task_Odom_Update+0x164>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7fe fd72 	bl	80004e8 <__aeabi_f2d>
 8001a04:	a31e      	add	r3, pc, #120	@ (adr r3, 8001a80 <task_Odom_Update+0x148>)
 8001a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a0a:	f7fe fc0f 	bl	800022c <__adddf3>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4610      	mov	r0, r2
 8001a14:	4619      	mov	r1, r3
 8001a16:	f7fe fe47 	bl	80006a8 <__aeabi_d2f>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	4a1f      	ldr	r2, [pc, #124]	@ (8001a9c <task_Odom_Update+0x164>)
 8001a1e:	6093      	str	r3, [r2, #8]

        /* Mise à jour x,y en fonction de la nouvelle orientation */
        robot_pose.x += d_center * cosf(robot_pose.theta);
 8001a20:	4b1e      	ldr	r3, [pc, #120]	@ (8001a9c <task_Odom_Update+0x164>)
 8001a22:	ed93 8a00 	vldr	s16, [r3]
 8001a26:	4b1d      	ldr	r3, [pc, #116]	@ (8001a9c <task_Odom_Update+0x164>)
 8001a28:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a30:	f007 fc96 	bl	8009360 <cosf>
 8001a34:	eeb0 7a40 	vmov.f32	s14, s0
 8001a38:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a40:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001a44:	4b15      	ldr	r3, [pc, #84]	@ (8001a9c <task_Odom_Update+0x164>)
 8001a46:	edc3 7a00 	vstr	s15, [r3]
        robot_pose.y += d_center * sinf(robot_pose.theta);
 8001a4a:	4b14      	ldr	r3, [pc, #80]	@ (8001a9c <task_Odom_Update+0x164>)
 8001a4c:	ed93 8a01 	vldr	s16, [r3, #4]
 8001a50:	4b12      	ldr	r3, [pc, #72]	@ (8001a9c <task_Odom_Update+0x164>)
 8001a52:	edd3 7a02 	vldr	s15, [r3, #8]
 8001a56:	eeb0 0a67 	vmov.f32	s0, s15
 8001a5a:	f007 fccd 	bl	80093f8 <sinf>
 8001a5e:	eeb0 7a40 	vmov.f32	s14, s0
 8001a62:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a6a:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001a6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a9c <task_Odom_Update+0x164>)
 8001a70:	edc3 7a01 	vstr	s15, [r3, #4]
    {
 8001a74:	e766      	b.n	8001944 <task_Odom_Update+0xc>
 8001a76:	bf00      	nop
 8001a78:	54442d18 	.word	0x54442d18
 8001a7c:	400921fb 	.word	0x400921fb
 8001a80:	54442d18 	.word	0x54442d18
 8001a84:	401921fb 	.word	0x401921fb
 8001a88:	54442d18 	.word	0x54442d18
 8001a8c:	c00921fb 	.word	0xc00921fb
 8001a90:	20001e58 	.word	0x20001e58
 8001a94:	20001e24 	.word	0x20001e24
 8001a98:	3e19999a 	.word	0x3e19999a
 8001a9c:	20001e8c 	.word	0x20001e8c

08001aa0 <ENC_Init>:
//    portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
//}

/* Initialisation : configure les structures, démarre timers/encodeur et crée les tasks */
void ENC_Init(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af02      	add	r7, sp, #8
    /* ----------------------------
     * ENC_D (encodeur droit)
     * ---------------------------- */
    ENC_D.htim_enc      = &ENC_D_htimx;
 8001aa6:	4b53      	ldr	r3, [pc, #332]	@ (8001bf4 <ENC_Init+0x154>)
 8001aa8:	4a53      	ldr	r2, [pc, #332]	@ (8001bf8 <ENC_Init+0x158>)
 8001aaa:	601a      	str	r2, [r3, #0]
    ENC_D.htim_sampling = &ENC_D_sampling_htimx;
 8001aac:	4b51      	ldr	r3, [pc, #324]	@ (8001bf4 <ENC_Init+0x154>)
 8001aae:	4a53      	ldr	r2, [pc, #332]	@ (8001bfc <ENC_Init+0x15c>)
 8001ab0:	605a      	str	r2, [r3, #4]

    ENC_D.last_position = (int32_t)__HAL_TIM_GET_COUNTER(ENC_D.htim_enc);
 8001ab2:	4b50      	ldr	r3, [pc, #320]	@ (8001bf4 <ENC_Init+0x154>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aba:	461a      	mov	r2, r3
 8001abc:	4b4d      	ldr	r3, [pc, #308]	@ (8001bf4 <ENC_Init+0x154>)
 8001abe:	60da      	str	r2, [r3, #12]
    ENC_D.total_ticks   = 0;
 8001ac0:	4b4c      	ldr	r3, [pc, #304]	@ (8001bf4 <ENC_Init+0x154>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	611a      	str	r2, [r3, #16]
    ENC_D.position_deg  = 0.0f;
 8001ac6:	4b4b      	ldr	r3, [pc, #300]	@ (8001bf4 <ENC_Init+0x154>)
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	615a      	str	r2, [r3, #20]
    ENC_D.velocity_deg_s = 0.0f;
 8001ace:	4b49      	ldr	r3, [pc, #292]	@ (8001bf4 <ENC_Init+0x154>)
 8001ad0:	f04f 0200 	mov.w	r2, #0
 8001ad4:	619a      	str	r2, [r3, #24]
    ENC_D.FWD = 0;
 8001ad6:	4b47      	ldr	r3, [pc, #284]	@ (8001bf4 <ENC_Init+0x154>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	61da      	str	r2, [r3, #28]
    ENC_D.REV = 0;
 8001adc:	4b45      	ldr	r3, [pc, #276]	@ (8001bf4 <ENC_Init+0x154>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	621a      	str	r2, [r3, #32]
    ENC_D.led_timer = 0;
 8001ae2:	4b44      	ldr	r3, [pc, #272]	@ (8001bf4 <ENC_Init+0x154>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	625a      	str	r2, [r3, #36]	@ 0x24
    ENC_D.task_handle = NULL;
 8001ae8:	4b42      	ldr	r3, [pc, #264]	@ (8001bf4 <ENC_Init+0x154>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	609a      	str	r2, [r3, #8]
    ENC_D.has_been_updated = false;
 8001aee:	4b41      	ldr	r3, [pc, #260]	@ (8001bf4 <ENC_Init+0x154>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    ENC_D.delta_distance = 0.0f;
 8001af6:	4b3f      	ldr	r3, [pc, #252]	@ (8001bf4 <ENC_Init+0x154>)
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	62da      	str	r2, [r3, #44]	@ 0x2c
    ENC_D.wheel_circumference = WHEEL_DIAMETER * 3.14159265359f * WHEEL_DIAMETER_ERROR;
 8001afe:	4b3d      	ldr	r3, [pc, #244]	@ (8001bf4 <ENC_Init+0x154>)
 8001b00:	4a3f      	ldr	r2, [pc, #252]	@ (8001c00 <ENC_Init+0x160>)
 8001b02:	631a      	str	r2, [r3, #48]	@ 0x30

    if (xTaskCreate(task_ENC_D_Update, "ENC_D Task", 1024, &ENC_D, 5, &ENC_D.task_handle) != pdPASS) {
 8001b04:	4b3f      	ldr	r3, [pc, #252]	@ (8001c04 <ENC_Init+0x164>)
 8001b06:	9301      	str	r3, [sp, #4]
 8001b08:	2305      	movs	r3, #5
 8001b0a:	9300      	str	r3, [sp, #0]
 8001b0c:	4b39      	ldr	r3, [pc, #228]	@ (8001bf4 <ENC_Init+0x154>)
 8001b0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b12:	493d      	ldr	r1, [pc, #244]	@ (8001c08 <ENC_Init+0x168>)
 8001b14:	483d      	ldr	r0, [pc, #244]	@ (8001c0c <ENC_Init+0x16c>)
 8001b16:	f005 fcab 	bl	8007470 <xTaskCreate>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d001      	beq.n	8001b24 <ENC_Init+0x84>
        Error_Handler();
 8001b20:	f000 fb2a 	bl	8002178 <Error_Handler>
    }

    HAL_TIM_Encoder_Start(ENC_D.htim_enc, TIM_CHANNEL_ALL);
 8001b24:	4b33      	ldr	r3, [pc, #204]	@ (8001bf4 <ENC_Init+0x154>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	213c      	movs	r1, #60	@ 0x3c
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f003 fadb 	bl	80050e6 <HAL_TIM_Encoder_Start>
    HAL_TIM_Base_Start_IT(ENC_D.htim_sampling);
 8001b30:	4b30      	ldr	r3, [pc, #192]	@ (8001bf4 <ENC_Init+0x154>)
 8001b32:	685b      	ldr	r3, [r3, #4]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f003 f96f 	bl	8004e18 <HAL_TIM_Base_Start_IT>

    /* ----------------------------
     * ENC_G (encodeur gauche)
     * ---------------------------- */
    ENC_G.htim_enc      = &ENC_G_htimx;
 8001b3a:	4b35      	ldr	r3, [pc, #212]	@ (8001c10 <ENC_Init+0x170>)
 8001b3c:	4a35      	ldr	r2, [pc, #212]	@ (8001c14 <ENC_Init+0x174>)
 8001b3e:	601a      	str	r2, [r3, #0]
    ENC_G.htim_sampling = &ENC_G_sampling_htimx;
 8001b40:	4b33      	ldr	r3, [pc, #204]	@ (8001c10 <ENC_Init+0x170>)
 8001b42:	4a2e      	ldr	r2, [pc, #184]	@ (8001bfc <ENC_Init+0x15c>)
 8001b44:	605a      	str	r2, [r3, #4]

    ENC_G.last_position = (int32_t)__HAL_TIM_GET_COUNTER(ENC_G.htim_enc);
 8001b46:	4b32      	ldr	r3, [pc, #200]	@ (8001c10 <ENC_Init+0x170>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4e:	461a      	mov	r2, r3
 8001b50:	4b2f      	ldr	r3, [pc, #188]	@ (8001c10 <ENC_Init+0x170>)
 8001b52:	60da      	str	r2, [r3, #12]
    ENC_G.total_ticks   = 0;
 8001b54:	4b2e      	ldr	r3, [pc, #184]	@ (8001c10 <ENC_Init+0x170>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	611a      	str	r2, [r3, #16]
    ENC_G.position_deg  = 0.0f;
 8001b5a:	4b2d      	ldr	r3, [pc, #180]	@ (8001c10 <ENC_Init+0x170>)
 8001b5c:	f04f 0200 	mov.w	r2, #0
 8001b60:	615a      	str	r2, [r3, #20]
    ENC_G.velocity_deg_s = 0.0f;
 8001b62:	4b2b      	ldr	r3, [pc, #172]	@ (8001c10 <ENC_Init+0x170>)
 8001b64:	f04f 0200 	mov.w	r2, #0
 8001b68:	619a      	str	r2, [r3, #24]
    ENC_G.FWD = 0;
 8001b6a:	4b29      	ldr	r3, [pc, #164]	@ (8001c10 <ENC_Init+0x170>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	61da      	str	r2, [r3, #28]
    ENC_G.REV = 0;
 8001b70:	4b27      	ldr	r3, [pc, #156]	@ (8001c10 <ENC_Init+0x170>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	621a      	str	r2, [r3, #32]
    ENC_G.led_timer = 0;
 8001b76:	4b26      	ldr	r3, [pc, #152]	@ (8001c10 <ENC_Init+0x170>)
 8001b78:	2200      	movs	r2, #0
 8001b7a:	625a      	str	r2, [r3, #36]	@ 0x24
    ENC_G.task_handle = NULL;
 8001b7c:	4b24      	ldr	r3, [pc, #144]	@ (8001c10 <ENC_Init+0x170>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	609a      	str	r2, [r3, #8]
    ENC_G.has_been_updated = false;
 8001b82:	4b23      	ldr	r3, [pc, #140]	@ (8001c10 <ENC_Init+0x170>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    ENC_G.delta_distance = 0.0f;
 8001b8a:	4b21      	ldr	r3, [pc, #132]	@ (8001c10 <ENC_Init+0x170>)
 8001b8c:	f04f 0200 	mov.w	r2, #0
 8001b90:	62da      	str	r2, [r3, #44]	@ 0x2c
    ENC_G.wheel_circumference = WHEEL_DIAMETER * 3.14159265359f;
 8001b92:	4b1f      	ldr	r3, [pc, #124]	@ (8001c10 <ENC_Init+0x170>)
 8001b94:	4a1a      	ldr	r2, [pc, #104]	@ (8001c00 <ENC_Init+0x160>)
 8001b96:	631a      	str	r2, [r3, #48]	@ 0x30

    if (xTaskCreate(task_ENC_G_Update, "ENC_G Task", 1024, &ENC_G, 5, &ENC_G.task_handle) != pdPASS) {
 8001b98:	4b1f      	ldr	r3, [pc, #124]	@ (8001c18 <ENC_Init+0x178>)
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	2305      	movs	r3, #5
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <ENC_Init+0x170>)
 8001ba2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ba6:	491d      	ldr	r1, [pc, #116]	@ (8001c1c <ENC_Init+0x17c>)
 8001ba8:	481d      	ldr	r0, [pc, #116]	@ (8001c20 <ENC_Init+0x180>)
 8001baa:	f005 fc61 	bl	8007470 <xTaskCreate>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b01      	cmp	r3, #1
 8001bb2:	d001      	beq.n	8001bb8 <ENC_Init+0x118>
        Error_Handler();
 8001bb4:	f000 fae0 	bl	8002178 <Error_Handler>
    }

    HAL_TIM_Encoder_Start(ENC_G.htim_enc, TIM_CHANNEL_ALL);
 8001bb8:	4b15      	ldr	r3, [pc, #84]	@ (8001c10 <ENC_Init+0x170>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	213c      	movs	r1, #60	@ 0x3c
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f003 fa91 	bl	80050e6 <HAL_TIM_Encoder_Start>
    HAL_TIM_Base_Start_IT(ENC_G.htim_sampling);
 8001bc4:	4b12      	ldr	r3, [pc, #72]	@ (8001c10 <ENC_Init+0x170>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f003 f925 	bl	8004e18 <HAL_TIM_Base_Start_IT>

    /* Création de la tâche odométrie */
    if (xTaskCreate(task_Odom_Update, "Odom Task", 1024, NULL, 6, &odom_task_handle) != pdPASS) {
 8001bce:	4b15      	ldr	r3, [pc, #84]	@ (8001c24 <ENC_Init+0x184>)
 8001bd0:	9301      	str	r3, [sp, #4]
 8001bd2:	2306      	movs	r3, #6
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bdc:	4912      	ldr	r1, [pc, #72]	@ (8001c28 <ENC_Init+0x188>)
 8001bde:	4813      	ldr	r0, [pc, #76]	@ (8001c2c <ENC_Init+0x18c>)
 8001be0:	f005 fc46 	bl	8007470 <xTaskCreate>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b01      	cmp	r3, #1
 8001be8:	d001      	beq.n	8001bee <ENC_Init+0x14e>
        Error_Handler();
 8001bea:	f000 fac5 	bl	8002178 <Error_Handler>
    }
}
 8001bee:	bf00      	nop
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	20001e24 	.word	0x20001e24
 8001bf8:	20001fe0 	.word	0x20001fe0
 8001bfc:	20002110 	.word	0x20002110
 8001c00:	3e61307a 	.word	0x3e61307a
 8001c04:	20001e2c 	.word	0x20001e2c
 8001c08:	08009fb8 	.word	0x08009fb8
 8001c0c:	08001829 	.word	0x08001829
 8001c10:	20001e58 	.word	0x20001e58
 8001c14:	2000202c 	.word	0x2000202c
 8001c18:	20001e60 	.word	0x20001e60
 8001c1c:	08009fc4 	.word	0x08009fc4
 8001c20:	080018b1 	.word	0x080018b1
 8001c24:	20001e98 	.word	0x20001e98
 8001c28:	08009fd0 	.word	0x08009fd0
 8001c2c:	08001939 	.word	0x08001939

08001c30 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b08a      	sub	sp, #40	@ 0x28
 8001c34:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c36:	f107 0314 	add.w	r3, r7, #20
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	601a      	str	r2, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
 8001c40:	609a      	str	r2, [r3, #8]
 8001c42:	60da      	str	r2, [r3, #12]
 8001c44:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c46:	4b4a      	ldr	r3, [pc, #296]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c4a:	4a49      	ldr	r2, [pc, #292]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c4c:	f043 0304 	orr.w	r3, r3, #4
 8001c50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c52:	4b47      	ldr	r3, [pc, #284]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	613b      	str	r3, [r7, #16]
 8001c5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c5e:	4b44      	ldr	r3, [pc, #272]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c62:	4a43      	ldr	r2, [pc, #268]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c64:	f043 0320 	orr.w	r3, r3, #32
 8001c68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c6a:	4b41      	ldr	r3, [pc, #260]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c6e:	f003 0320 	and.w	r3, r3, #32
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c76:	4b3e      	ldr	r3, [pc, #248]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c7a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c82:	4b3b      	ldr	r3, [pc, #236]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c8e:	4b38      	ldr	r3, [pc, #224]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c92:	4a37      	ldr	r2, [pc, #220]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c94:	f043 0302 	orr.w	r3, r3, #2
 8001c98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c9a:	4b35      	ldr	r3, [pc, #212]	@ (8001d70 <MX_GPIO_Init+0x140>)
 8001c9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c9e:	f003 0302 	and.w	r3, r3, #2
 8001ca2:	607b      	str	r3, [r7, #4]
 8001ca4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_D2_Pin|LED_D1_Pin, GPIO_PIN_RESET);
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8001cac:	4831      	ldr	r0, [pc, #196]	@ (8001d74 <MX_GPIO_Init+0x144>)
 8001cae:	f001 ff0d 	bl	8003acc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_BT_GPIO_Port, EN_BT_Pin, GPIO_PIN_RESET);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2102      	movs	r1, #2
 8001cb6:	4830      	ldr	r0, [pc, #192]	@ (8001d78 <MX_GPIO_Init+0x148>)
 8001cb8:	f001 ff08 	bl	8003acc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_D2_Pin LED_D1_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin|LED_D1_Pin;
 8001cbc:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001cc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cce:	f107 0314 	add.w	r3, r7, #20
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4827      	ldr	r0, [pc, #156]	@ (8001d74 <MX_GPIO_Init+0x144>)
 8001cd6:	f001 fd77 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : XShunt4_Pin */
  GPIO_InitStruct.Pin = XShunt4_Pin;
 8001cda:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cde:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ce0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001ce4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XShunt4_GPIO_Port, &GPIO_InitStruct);
 8001cea:	f107 0314 	add.w	r3, r7, #20
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4820      	ldr	r0, [pc, #128]	@ (8001d74 <MX_GPIO_Init+0x144>)
 8001cf2:	f001 fd69 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USER2_Pin INT_XL2_Pin INT_XL1_Pin */
  GPIO_InitStruct.Pin = USER2_Pin|INT_XL2_Pin|INT_XL1_Pin;
 8001cf6:	f641 0302 	movw	r3, #6146	@ 0x1802
 8001cfa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cfc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d06:	f107 0314 	add.w	r3, r7, #20
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d10:	f001 fd5a 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_STATE_Pin */
  GPIO_InitStruct.Pin = LED_STATE_Pin;
 8001d14:	2380      	movs	r3, #128	@ 0x80
 8001d16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_STATE_GPIO_Port, &GPIO_InitStruct);
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	4619      	mov	r1, r3
 8001d26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d2a:	f001 fd4d 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : XShunt3_Pin XShunt2_Pin XShunt1_Pin USER1_Pin */
  GPIO_InitStruct.Pin = XShunt3_Pin|XShunt2_Pin|XShunt1_Pin|USER1_Pin;
 8001d2e:	f242 2341 	movw	r3, #8769	@ 0x2241
 8001d32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d34:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001d38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d3e:	f107 0314 	add.w	r3, r7, #20
 8001d42:	4619      	mov	r1, r3
 8001d44:	480c      	ldr	r0, [pc, #48]	@ (8001d78 <MX_GPIO_Init+0x148>)
 8001d46:	f001 fd3f 	bl	80037c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_BT_Pin */
  GPIO_InitStruct.Pin = EN_BT_Pin;
 8001d4a:	2302      	movs	r3, #2
 8001d4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d52:	2300      	movs	r3, #0
 8001d54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d56:	2300      	movs	r3, #0
 8001d58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EN_BT_GPIO_Port, &GPIO_InitStruct);
 8001d5a:	f107 0314 	add.w	r3, r7, #20
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4805      	ldr	r0, [pc, #20]	@ (8001d78 <MX_GPIO_Init+0x148>)
 8001d62:	f001 fd31 	bl	80037c8 <HAL_GPIO_Init>

}
 8001d66:	bf00      	nop
 8001d68:	3728      	adds	r7, #40	@ 0x28
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	40021000 	.word	0x40021000
 8001d74:	48000800 	.word	0x48000800
 8001d78:	48000400 	.word	0x48000400

08001d7c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001d80:	4b1b      	ldr	r3, [pc, #108]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001d82:	4a1c      	ldr	r2, [pc, #112]	@ (8001df4 <MX_I2C1_Init+0x78>)
 8001d84:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8001d86:	4b1a      	ldr	r3, [pc, #104]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001d88:	4a1b      	ldr	r2, [pc, #108]	@ (8001df8 <MX_I2C1_Init+0x7c>)
 8001d8a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001d8c:	4b18      	ldr	r3, [pc, #96]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d92:	4b17      	ldr	r3, [pc, #92]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d98:	4b15      	ldr	r3, [pc, #84]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001d9e:	4b14      	ldr	r3, [pc, #80]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001da4:	4b12      	ldr	r3, [pc, #72]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001daa:	4b11      	ldr	r3, [pc, #68]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001db0:	4b0f      	ldr	r3, [pc, #60]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001db6:	480e      	ldr	r0, [pc, #56]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001db8:	f001 fea0 	bl	8003afc <HAL_I2C_Init>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001dc2:	f000 f9d9 	bl	8002178 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001dc6:	2100      	movs	r1, #0
 8001dc8:	4809      	ldr	r0, [pc, #36]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001dca:	f001 ff32 	bl	8003c32 <HAL_I2CEx_ConfigAnalogFilter>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d001      	beq.n	8001dd8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001dd4:	f000 f9d0 	bl	8002178 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001dd8:	2100      	movs	r1, #0
 8001dda:	4805      	ldr	r0, [pc, #20]	@ (8001df0 <MX_I2C1_Init+0x74>)
 8001ddc:	f001 ff74 	bl	8003cc8 <HAL_I2CEx_ConfigDigitalFilter>
 8001de0:	4603      	mov	r3, r0
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d001      	beq.n	8001dea <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001de6:	f000 f9c7 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20001e9c 	.word	0x20001e9c
 8001df4:	40005400 	.word	0x40005400
 8001df8:	00503d58 	.word	0x00503d58

08001dfc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001e00:	4b1b      	ldr	r3, [pc, #108]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e02:	4a1c      	ldr	r2, [pc, #112]	@ (8001e74 <MX_I2C3_Init+0x78>)
 8001e04:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 8001e06:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e08:	4a1b      	ldr	r2, [pc, #108]	@ (8001e78 <MX_I2C3_Init+0x7c>)
 8001e0a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001e0c:	4b18      	ldr	r3, [pc, #96]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e12:	4b17      	ldr	r3, [pc, #92]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e18:	4b15      	ldr	r3, [pc, #84]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001e1e:	4b14      	ldr	r3, [pc, #80]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e24:	4b12      	ldr	r3, [pc, #72]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e2a:	4b11      	ldr	r3, [pc, #68]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e30:	4b0f      	ldr	r3, [pc, #60]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001e36:	480e      	ldr	r0, [pc, #56]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e38:	f001 fe60 	bl	8003afc <HAL_I2C_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001e42:	f000 f999 	bl	8002178 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e46:	2100      	movs	r1, #0
 8001e48:	4809      	ldr	r0, [pc, #36]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e4a:	f001 fef2 	bl	8003c32 <HAL_I2CEx_ConfigAnalogFilter>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001e54:	f000 f990 	bl	8002178 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001e58:	2100      	movs	r1, #0
 8001e5a:	4805      	ldr	r0, [pc, #20]	@ (8001e70 <MX_I2C3_Init+0x74>)
 8001e5c:	f001 ff34 	bl	8003cc8 <HAL_I2CEx_ConfigDigitalFilter>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d001      	beq.n	8001e6a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001e66:	f000 f987 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20001ef0 	.word	0x20001ef0
 8001e74:	40007800 	.word	0x40007800
 8001e78:	00503d58 	.word	0x00503d58

08001e7c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b09e      	sub	sp, #120	@ 0x78
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e84:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
 8001e8c:	605a      	str	r2, [r3, #4]
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	60da      	str	r2, [r3, #12]
 8001e92:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e94:	f107 0320 	add.w	r3, r7, #32
 8001e98:	2244      	movs	r2, #68	@ 0x44
 8001e9a:	2100      	movs	r1, #0
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f006 fe8b 	bl	8008bb8 <memset>
  if(i2cHandle->Instance==I2C1)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	4a5b      	ldr	r2, [pc, #364]	@ (8002014 <HAL_I2C_MspInit+0x198>)
 8001ea8:	4293      	cmp	r3, r2
 8001eaa:	d154      	bne.n	8001f56 <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001eac:	2340      	movs	r3, #64	@ 0x40
 8001eae:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001eb4:	f107 0320 	add.w	r3, r7, #32
 8001eb8:	4618      	mov	r0, r3
 8001eba:	f002 fd65 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001ec4:	f000 f958 	bl	8002178 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ec8:	4b53      	ldr	r3, [pc, #332]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001eca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ecc:	4a52      	ldr	r2, [pc, #328]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001ece:	f043 0301 	orr.w	r3, r3, #1
 8001ed2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ed4:	4b50      	ldr	r3, [pc, #320]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001ed6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	61fb      	str	r3, [r7, #28]
 8001ede:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee0:	4b4d      	ldr	r3, [pc, #308]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001ee2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee4:	4a4c      	ldr	r2, [pc, #304]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001ee6:	f043 0302 	orr.w	r3, r3, #2
 8001eea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eec:	4b4a      	ldr	r3, [pc, #296]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001eee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	61bb      	str	r3, [r7, #24]
 8001ef6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001ef8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001efc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001efe:	2312      	movs	r3, #18
 8001f00:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f06:	2300      	movs	r3, #0
 8001f08:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f0a:	2304      	movs	r3, #4
 8001f0c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f0e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f12:	4619      	mov	r1, r3
 8001f14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f18:	f001 fc56 	bl	80037c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f1c:	2380      	movs	r3, #128	@ 0x80
 8001f1e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f20:	2312      	movs	r3, #18
 8001f22:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f24:	2300      	movs	r3, #0
 8001f26:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f2c:	2304      	movs	r3, #4
 8001f2e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f30:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001f34:	4619      	mov	r1, r3
 8001f36:	4839      	ldr	r0, [pc, #228]	@ (800201c <HAL_I2C_MspInit+0x1a0>)
 8001f38:	f001 fc46 	bl	80037c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f3c:	4b36      	ldr	r3, [pc, #216]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001f3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f40:	4a35      	ldr	r2, [pc, #212]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001f42:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f46:	6593      	str	r3, [r2, #88]	@ 0x58
 8001f48:	4b33      	ldr	r3, [pc, #204]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001f4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f50:	617b      	str	r3, [r7, #20]
 8001f52:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001f54:	e059      	b.n	800200a <HAL_I2C_MspInit+0x18e>
  else if(i2cHandle->Instance==I2C3)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a31      	ldr	r2, [pc, #196]	@ (8002020 <HAL_I2C_MspInit+0x1a4>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d154      	bne.n	800200a <HAL_I2C_MspInit+0x18e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001f60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f64:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001f66:	2300      	movs	r3, #0
 8001f68:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f6a:	f107 0320 	add.w	r3, r7, #32
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f002 fd0a 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <HAL_I2C_MspInit+0x102>
      Error_Handler();
 8001f7a:	f000 f8fd 	bl	8002178 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f7e:	4b26      	ldr	r3, [pc, #152]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f82:	4a25      	ldr	r2, [pc, #148]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001f84:	f043 0301 	orr.w	r3, r3, #1
 8001f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f8a:	4b23      	ldr	r3, [pc, #140]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8e:	f003 0301 	and.w	r3, r3, #1
 8001f92:	613b      	str	r3, [r7, #16]
 8001f94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f96:	4b20      	ldr	r3, [pc, #128]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f9a:	4a1f      	ldr	r2, [pc, #124]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001f9c:	f043 0302 	orr.w	r3, r3, #2
 8001fa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001fa2:	4b1d      	ldr	r3, [pc, #116]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	60fb      	str	r3, [r7, #12]
 8001fac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001fae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fb2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fb4:	2312      	movs	r3, #18
 8001fb6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fc8:	4619      	mov	r1, r3
 8001fca:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001fce:	f001 fbfb 	bl	80037c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001fd2:	2320      	movs	r3, #32
 8001fd4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fd6:	2312      	movs	r3, #18
 8001fd8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8001fe2:	2308      	movs	r3, #8
 8001fe4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001fea:	4619      	mov	r1, r3
 8001fec:	480b      	ldr	r0, [pc, #44]	@ (800201c <HAL_I2C_MspInit+0x1a0>)
 8001fee:	f001 fbeb 	bl	80037c8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001ff2:	4b09      	ldr	r3, [pc, #36]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ff6:	4a08      	ldr	r2, [pc, #32]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8001ff8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001ffc:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ffe:	4b06      	ldr	r3, [pc, #24]	@ (8002018 <HAL_I2C_MspInit+0x19c>)
 8002000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002002:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002006:	60bb      	str	r3, [r7, #8]
 8002008:	68bb      	ldr	r3, [r7, #8]
}
 800200a:	bf00      	nop
 800200c:	3778      	adds	r7, #120	@ 0x78
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	40005400 	.word	0x40005400
 8002018:	40021000 	.word	0x40021000
 800201c:	48000400 	.word	0x48000400
 8002020:	40007800 	.word	0x40007800

08002024 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002028:	f001 f845 	bl	80030b6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800202c:	f000 f826 	bl	800207c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002030:	f7ff fdfe 	bl	8001c30 <MX_GPIO_Init>
  MX_DMA_Init();
 8002034:	f7ff fb00 	bl	8001638 <MX_DMA_Init>
  MX_I2C1_Init();
 8002038:	f7ff fea0 	bl	8001d7c <MX_I2C1_Init>
  MX_I2C3_Init();
 800203c:	f7ff fede 	bl	8001dfc <MX_I2C3_Init>
  MX_TIM2_Init();
 8002040:	f000 fa26 	bl	8002490 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002044:	f000 fa9e 	bl	8002584 <MX_TIM3_Init>
  MX_TIM8_Init();
 8002048:	f000 faf2 	bl	8002630 <MX_TIM8_Init>
  MX_UART4_Init();
 800204c:	f000 fe1e 	bl	8002c8c <MX_UART4_Init>
  MX_USART2_UART_Init();
 8002050:	f000 fe68 	bl	8002d24 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002054:	f000 feb2 	bl	8002dbc <MX_USART3_UART_Init>
  MX_TIM16_Init();
 8002058:	f000 fbca 	bl	80027f0 <MX_TIM16_Init>
  MX_TIM15_Init();
 800205c:	f000 fb42 	bl	80026e4 <MX_TIM15_Init>
  MX_TIM17_Init();
 8002060:	f000 fc40 	bl	80028e4 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */


  LIDAR_Init();
 8002064:	f7fe fd06 	bl	8000a74 <LIDAR_Init>
  ENC_Init();
 8002068:	f7ff fd1a 	bl	8001aa0 <ENC_Init>


  vTaskStartScheduler();
 800206c:	f005 fb6a 	bl	8007744 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002070:	f7ff fac0 	bl	80015f4 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002074:	f005 f906 	bl	8007284 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002078:	bf00      	nop
 800207a:	e7fd      	b.n	8002078 <main+0x54>

0800207c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b094      	sub	sp, #80	@ 0x50
 8002080:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002082:	f107 0318 	add.w	r3, r7, #24
 8002086:	2238      	movs	r2, #56	@ 0x38
 8002088:	2100      	movs	r1, #0
 800208a:	4618      	mov	r0, r3
 800208c:	f006 fd94 	bl	8008bb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002090:	1d3b      	adds	r3, r7, #4
 8002092:	2200      	movs	r2, #0
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	605a      	str	r2, [r3, #4]
 8002098:	609a      	str	r2, [r3, #8]
 800209a:	60da      	str	r2, [r3, #12]
 800209c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800209e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80020a2:	f001 fe5d 	bl	8003d60 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80020a6:	2302      	movs	r3, #2
 80020a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80020aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020ae:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80020b0:	2340      	movs	r3, #64	@ 0x40
 80020b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80020b4:	2300      	movs	r3, #0
 80020b6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020b8:	f107 0318 	add.w	r3, r7, #24
 80020bc:	4618      	mov	r0, r3
 80020be:	f001 ff03 	bl	8003ec8 <HAL_RCC_OscConfig>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d001      	beq.n	80020cc <SystemClock_Config+0x50>
  {
    Error_Handler();
 80020c8:	f000 f856 	bl	8002178 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020cc:	230f      	movs	r3, #15
 80020ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80020d0:	2301      	movs	r3, #1
 80020d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020d4:	2300      	movs	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020d8:	2300      	movs	r3, #0
 80020da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80020e0:	1d3b      	adds	r3, r7, #4
 80020e2:	2100      	movs	r1, #0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f002 fa01 	bl	80044ec <HAL_RCC_ClockConfig>
 80020ea:	4603      	mov	r3, r0
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d001      	beq.n	80020f4 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80020f0:	f000 f842 	bl	8002178 <Error_Handler>
  }
}
 80020f4:	bf00      	nop
 80020f6:	3750      	adds	r7, #80	@ 0x50
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}

080020fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b084      	sub	sp, #16
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	4a17      	ldr	r2, [pc, #92]	@ (8002168 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800210a:	4293      	cmp	r3, r2
 800210c:	d101      	bne.n	8002112 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800210e:	f000 ffeb 	bl	80030e8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */


  //CALLBACK DES ENCODEURS
  BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8002112:	2300      	movs	r3, #0
 8002114:	60fb      	str	r3, [r7, #12]

  if (htim == ENC_D.htim_sampling) {
 8002116:	4b15      	ldr	r3, [pc, #84]	@ (800216c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	429a      	cmp	r2, r3
 800211e:	d107      	bne.n	8002130 <HAL_TIM_PeriodElapsedCallback+0x34>
      vTaskNotifyGiveFromISR(ENC_D.task_handle, &xHigherPriorityTaskWoken);
 8002120:	4b12      	ldr	r3, [pc, #72]	@ (800216c <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002122:	689b      	ldr	r3, [r3, #8]
 8002124:	f107 020c 	add.w	r2, r7, #12
 8002128:	4611      	mov	r1, r2
 800212a:	4618      	mov	r0, r3
 800212c:	f005 fe12 	bl	8007d54 <vTaskNotifyGiveFromISR>
  }

  if (htim == ENC_G.htim_sampling) {
 8002130:	4b0f      	ldr	r3, [pc, #60]	@ (8002170 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	687a      	ldr	r2, [r7, #4]
 8002136:	429a      	cmp	r2, r3
 8002138:	d107      	bne.n	800214a <HAL_TIM_PeriodElapsedCallback+0x4e>
      vTaskNotifyGiveFromISR(ENC_G.task_handle, &xHigherPriorityTaskWoken);
 800213a:	4b0d      	ldr	r3, [pc, #52]	@ (8002170 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f107 020c 	add.w	r2, r7, #12
 8002142:	4611      	mov	r1, r2
 8002144:	4618      	mov	r0, r3
 8002146:	f005 fe05 	bl	8007d54 <vTaskNotifyGiveFromISR>
  }

  portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d007      	beq.n	8002160 <HAL_TIM_PeriodElapsedCallback+0x64>
 8002150:	4b08      	ldr	r3, [pc, #32]	@ (8002174 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002152:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	f3bf 8f4f 	dsb	sy
 800215c:	f3bf 8f6f 	isb	sy
  //FIN CALLBACK DES ENCODEURS



  /* USER CODE END Callback 1 */
}
 8002160:	bf00      	nop
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	40001000 	.word	0x40001000
 800216c:	20001e24 	.word	0x20001e24
 8002170:	20001e58 	.word	0x20001e58
 8002174:	e000ed04 	.word	0xe000ed04

08002178 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002178:	b480      	push	{r7}
 800217a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800217c:	b672      	cpsid	i
}
 800217e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002180:	bf00      	nop
 8002182:	e7fd      	b.n	8002180 <Error_Handler+0x8>

08002184 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b082      	sub	sp, #8
 8002188:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800218a:	4b12      	ldr	r3, [pc, #72]	@ (80021d4 <HAL_MspInit+0x50>)
 800218c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800218e:	4a11      	ldr	r2, [pc, #68]	@ (80021d4 <HAL_MspInit+0x50>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6613      	str	r3, [r2, #96]	@ 0x60
 8002196:	4b0f      	ldr	r3, [pc, #60]	@ (80021d4 <HAL_MspInit+0x50>)
 8002198:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	607b      	str	r3, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021a2:	4b0c      	ldr	r3, [pc, #48]	@ (80021d4 <HAL_MspInit+0x50>)
 80021a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a6:	4a0b      	ldr	r2, [pc, #44]	@ (80021d4 <HAL_MspInit+0x50>)
 80021a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80021ae:	4b09      	ldr	r3, [pc, #36]	@ (80021d4 <HAL_MspInit+0x50>)
 80021b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80021b6:	603b      	str	r3, [r7, #0]
 80021b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80021ba:	2200      	movs	r2, #0
 80021bc:	210f      	movs	r1, #15
 80021be:	f06f 0001 	mvn.w	r0, #1
 80021c2:	f001 f867 	bl	8003294 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80021c6:	f001 fe6f 	bl	8003ea8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40021000 	.word	0x40021000

080021d8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08c      	sub	sp, #48	@ 0x30
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 80021e4:	2300      	movs	r3, #0
 80021e6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80021e8:	4b2c      	ldr	r3, [pc, #176]	@ (800229c <HAL_InitTick+0xc4>)
 80021ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ec:	4a2b      	ldr	r2, [pc, #172]	@ (800229c <HAL_InitTick+0xc4>)
 80021ee:	f043 0310 	orr.w	r3, r3, #16
 80021f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80021f4:	4b29      	ldr	r3, [pc, #164]	@ (800229c <HAL_InitTick+0xc4>)
 80021f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f8:	f003 0310 	and.w	r3, r3, #16
 80021fc:	60bb      	str	r3, [r7, #8]
 80021fe:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002200:	f107 020c 	add.w	r2, r7, #12
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f002 fb44 	bl	8004898 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002210:	f002 fb16 	bl	8004840 <HAL_RCC_GetPCLK1Freq>
 8002214:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002218:	4a21      	ldr	r2, [pc, #132]	@ (80022a0 <HAL_InitTick+0xc8>)
 800221a:	fba2 2303 	umull	r2, r3, r2, r3
 800221e:	0c9b      	lsrs	r3, r3, #18
 8002220:	3b01      	subs	r3, #1
 8002222:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002224:	4b1f      	ldr	r3, [pc, #124]	@ (80022a4 <HAL_InitTick+0xcc>)
 8002226:	4a20      	ldr	r2, [pc, #128]	@ (80022a8 <HAL_InitTick+0xd0>)
 8002228:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800222a:	4b1e      	ldr	r3, [pc, #120]	@ (80022a4 <HAL_InitTick+0xcc>)
 800222c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002230:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002232:	4a1c      	ldr	r2, [pc, #112]	@ (80022a4 <HAL_InitTick+0xcc>)
 8002234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002236:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002238:	4b1a      	ldr	r3, [pc, #104]	@ (80022a4 <HAL_InitTick+0xcc>)
 800223a:	2200      	movs	r2, #0
 800223c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223e:	4b19      	ldr	r3, [pc, #100]	@ (80022a4 <HAL_InitTick+0xcc>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 8002244:	4817      	ldr	r0, [pc, #92]	@ (80022a4 <HAL_InitTick+0xcc>)
 8002246:	f002 fd8f 	bl	8004d68 <HAL_TIM_Base_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002250:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002254:	2b00      	cmp	r3, #0
 8002256:	d11b      	bne.n	8002290 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002258:	4812      	ldr	r0, [pc, #72]	@ (80022a4 <HAL_InitTick+0xcc>)
 800225a:	f002 fddd 	bl	8004e18 <HAL_TIM_Base_Start_IT>
 800225e:	4603      	mov	r3, r0
 8002260:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002264:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002268:	2b00      	cmp	r3, #0
 800226a:	d111      	bne.n	8002290 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800226c:	2036      	movs	r0, #54	@ 0x36
 800226e:	f001 f82b 	bl	80032c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2b0f      	cmp	r3, #15
 8002276:	d808      	bhi.n	800228a <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002278:	2200      	movs	r2, #0
 800227a:	6879      	ldr	r1, [r7, #4]
 800227c:	2036      	movs	r0, #54	@ 0x36
 800227e:	f001 f809 	bl	8003294 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002282:	4a0a      	ldr	r2, [pc, #40]	@ (80022ac <HAL_InitTick+0xd4>)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6013      	str	r3, [r2, #0]
 8002288:	e002      	b.n	8002290 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002290:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002294:	4618      	mov	r0, r3
 8002296:	3730      	adds	r7, #48	@ 0x30
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}
 800229c:	40021000 	.word	0x40021000
 80022a0:	431bde83 	.word	0x431bde83
 80022a4:	20001f44 	.word	0x20001f44
 80022a8:	40001000 	.word	0x40001000
 80022ac:	20000004 	.word	0x20000004

080022b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022b4:	bf00      	nop
 80022b6:	e7fd      	b.n	80022b4 <NMI_Handler+0x4>

080022b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022bc:	bf00      	nop
 80022be:	e7fd      	b.n	80022bc <HardFault_Handler+0x4>

080022c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022c4:	bf00      	nop
 80022c6:	e7fd      	b.n	80022c4 <MemManage_Handler+0x4>

080022c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022cc:	bf00      	nop
 80022ce:	e7fd      	b.n	80022cc <BusFault_Handler+0x4>

080022d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80022d4:	bf00      	nop
 80022d6:	e7fd      	b.n	80022d4 <UsageFault_Handler+0x4>

080022d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
	...

080022e8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80022ec:	4802      	ldr	r0, [pc, #8]	@ (80022f8 <DMA1_Channel1_IRQHandler+0x10>)
 80022ee:	f001 f91c 	bl	800352a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80022f2:	bf00      	nop
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20002318 	.word	0x20002318

080022fc <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8002300:	4802      	ldr	r0, [pc, #8]	@ (800230c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8002302:	f002 ff7e 	bl	8005202 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20002110 	.word	0x20002110

08002310 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002314:	4802      	ldr	r0, [pc, #8]	@ (8002320 <TIM6_DAC_IRQHandler+0x10>)
 8002316:	f002 ff74 	bl	8005202 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800231a:	bf00      	nop
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	20001f44 	.word	0x20001f44

08002324 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002330:	2300      	movs	r3, #0
 8002332:	617b      	str	r3, [r7, #20]
 8002334:	e00a      	b.n	800234c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002336:	f3af 8000 	nop.w
 800233a:	4601      	mov	r1, r0
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	1c5a      	adds	r2, r3, #1
 8002340:	60ba      	str	r2, [r7, #8]
 8002342:	b2ca      	uxtb	r2, r1
 8002344:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	3301      	adds	r3, #1
 800234a:	617b      	str	r3, [r7, #20]
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	429a      	cmp	r2, r3
 8002352:	dbf0      	blt.n	8002336 <_read+0x12>
  }

  return len;
 8002354:	687b      	ldr	r3, [r7, #4]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3718      	adds	r7, #24
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b086      	sub	sp, #24
 8002362:	af00      	add	r7, sp, #0
 8002364:	60f8      	str	r0, [r7, #12]
 8002366:	60b9      	str	r1, [r7, #8]
 8002368:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]
 800236e:	e009      	b.n	8002384 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	1c5a      	adds	r2, r3, #1
 8002374:	60ba      	str	r2, [r7, #8]
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	4618      	mov	r0, r3
 800237a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	3301      	adds	r3, #1
 8002382:	617b      	str	r3, [r7, #20]
 8002384:	697a      	ldr	r2, [r7, #20]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	429a      	cmp	r2, r3
 800238a:	dbf1      	blt.n	8002370 <_write+0x12>
  }
  return len;
 800238c:	687b      	ldr	r3, [r7, #4]
}
 800238e:	4618      	mov	r0, r3
 8002390:	3718      	adds	r7, #24
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}

08002396 <_close>:

int _close(int file)
{
 8002396:	b480      	push	{r7}
 8002398:	b083      	sub	sp, #12
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800239e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr

080023ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023ae:	b480      	push	{r7}
 80023b0:	b083      	sub	sp, #12
 80023b2:	af00      	add	r7, sp, #0
 80023b4:	6078      	str	r0, [r7, #4]
 80023b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023be:	605a      	str	r2, [r3, #4]
  return 0;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	370c      	adds	r7, #12
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <_isatty>:

int _isatty(int file)
{
 80023ce:	b480      	push	{r7}
 80023d0:	b083      	sub	sp, #12
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023d6:	2301      	movs	r3, #1
}
 80023d8:	4618      	mov	r0, r3
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b085      	sub	sp, #20
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3714      	adds	r7, #20
 80023f6:	46bd      	mov	sp, r7
 80023f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fc:	4770      	bx	lr
	...

08002400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002408:	4a14      	ldr	r2, [pc, #80]	@ (800245c <_sbrk+0x5c>)
 800240a:	4b15      	ldr	r3, [pc, #84]	@ (8002460 <_sbrk+0x60>)
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002414:	4b13      	ldr	r3, [pc, #76]	@ (8002464 <_sbrk+0x64>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d102      	bne.n	8002422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800241c:	4b11      	ldr	r3, [pc, #68]	@ (8002464 <_sbrk+0x64>)
 800241e:	4a12      	ldr	r2, [pc, #72]	@ (8002468 <_sbrk+0x68>)
 8002420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002422:	4b10      	ldr	r3, [pc, #64]	@ (8002464 <_sbrk+0x64>)
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4413      	add	r3, r2
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	429a      	cmp	r2, r3
 800242e:	d207      	bcs.n	8002440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002430:	f006 fc10 	bl	8008c54 <__errno>
 8002434:	4603      	mov	r3, r0
 8002436:	220c      	movs	r2, #12
 8002438:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800243a:	f04f 33ff 	mov.w	r3, #4294967295
 800243e:	e009      	b.n	8002454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002440:	4b08      	ldr	r3, [pc, #32]	@ (8002464 <_sbrk+0x64>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002446:	4b07      	ldr	r3, [pc, #28]	@ (8002464 <_sbrk+0x64>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4413      	add	r3, r2
 800244e:	4a05      	ldr	r2, [pc, #20]	@ (8002464 <_sbrk+0x64>)
 8002450:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002452:	68fb      	ldr	r3, [r7, #12]
}
 8002454:	4618      	mov	r0, r3
 8002456:	3718      	adds	r7, #24
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	20008000 	.word	0x20008000
 8002460:	00000400 	.word	0x00000400
 8002464:	20001f90 	.word	0x20001f90
 8002468:	20007440 	.word	0x20007440

0800246c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800246c:	b480      	push	{r7}
 800246e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002470:	4b06      	ldr	r3, [pc, #24]	@ (800248c <SystemInit+0x20>)
 8002472:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002476:	4a05      	ldr	r2, [pc, #20]	@ (800248c <SystemInit+0x20>)
 8002478:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800247c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002480:	bf00      	nop
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <MX_TIM2_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	@ 0x28
 8002494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002496:	f107 031c 	add.w	r3, r7, #28
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
 800249e:	605a      	str	r2, [r3, #4]
 80024a0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024a2:	463b      	mov	r3, r7
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
 80024b0:	615a      	str	r2, [r3, #20]
 80024b2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024b4:	4b32      	ldr	r3, [pc, #200]	@ (8002580 <MX_TIM2_Init+0xf0>)
 80024b6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024ba:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024bc:	4b30      	ldr	r3, [pc, #192]	@ (8002580 <MX_TIM2_Init+0xf0>)
 80024be:	2200      	movs	r2, #0
 80024c0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002580 <MX_TIM2_Init+0xf0>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80024c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002580 <MX_TIM2_Init+0xf0>)
 80024ca:	f04f 32ff 	mov.w	r2, #4294967295
 80024ce:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024d0:	4b2b      	ldr	r3, [pc, #172]	@ (8002580 <MX_TIM2_Init+0xf0>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024d6:	4b2a      	ldr	r3, [pc, #168]	@ (8002580 <MX_TIM2_Init+0xf0>)
 80024d8:	2200      	movs	r2, #0
 80024da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80024dc:	4828      	ldr	r0, [pc, #160]	@ (8002580 <MX_TIM2_Init+0xf0>)
 80024de:	f002 fd05 	bl	8004eec <HAL_TIM_PWM_Init>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80024e8:	f7ff fe46 	bl	8002178 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024ec:	2300      	movs	r3, #0
 80024ee:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80024f4:	f107 031c 	add.w	r3, r7, #28
 80024f8:	4619      	mov	r1, r3
 80024fa:	4821      	ldr	r0, [pc, #132]	@ (8002580 <MX_TIM2_Init+0xf0>)
 80024fc:	f003 fcc4 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 8002500:	4603      	mov	r3, r0
 8002502:	2b00      	cmp	r3, #0
 8002504:	d001      	beq.n	800250a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002506:	f7ff fe37 	bl	8002178 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800250a:	2360      	movs	r3, #96	@ 0x60
 800250c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800250e:	2300      	movs	r3, #0
 8002510:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002512:	2300      	movs	r3, #0
 8002514:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002516:	2300      	movs	r3, #0
 8002518:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800251a:	463b      	mov	r3, r7
 800251c:	2200      	movs	r2, #0
 800251e:	4619      	mov	r1, r3
 8002520:	4817      	ldr	r0, [pc, #92]	@ (8002580 <MX_TIM2_Init+0xf0>)
 8002522:	f002 ffbd 	bl	80054a0 <HAL_TIM_PWM_ConfigChannel>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800252c:	f7ff fe24 	bl	8002178 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002530:	463b      	mov	r3, r7
 8002532:	2204      	movs	r2, #4
 8002534:	4619      	mov	r1, r3
 8002536:	4812      	ldr	r0, [pc, #72]	@ (8002580 <MX_TIM2_Init+0xf0>)
 8002538:	f002 ffb2 	bl	80054a0 <HAL_TIM_PWM_ConfigChannel>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002542:	f7ff fe19 	bl	8002178 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002546:	463b      	mov	r3, r7
 8002548:	2208      	movs	r2, #8
 800254a:	4619      	mov	r1, r3
 800254c:	480c      	ldr	r0, [pc, #48]	@ (8002580 <MX_TIM2_Init+0xf0>)
 800254e:	f002 ffa7 	bl	80054a0 <HAL_TIM_PWM_ConfigChannel>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8002558:	f7ff fe0e 	bl	8002178 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800255c:	463b      	mov	r3, r7
 800255e:	220c      	movs	r2, #12
 8002560:	4619      	mov	r1, r3
 8002562:	4807      	ldr	r0, [pc, #28]	@ (8002580 <MX_TIM2_Init+0xf0>)
 8002564:	f002 ff9c 	bl	80054a0 <HAL_TIM_PWM_ConfigChannel>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 800256e:	f7ff fe03 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002572:	4803      	ldr	r0, [pc, #12]	@ (8002580 <MX_TIM2_Init+0xf0>)
 8002574:	f000 fadc 	bl	8002b30 <HAL_TIM_MspPostInit>

}
 8002578:	bf00      	nop
 800257a:	3728      	adds	r7, #40	@ 0x28
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}
 8002580:	20001f94 	.word	0x20001f94

08002584 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08c      	sub	sp, #48	@ 0x30
 8002588:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800258a:	f107 030c 	add.w	r3, r7, #12
 800258e:	2224      	movs	r2, #36	@ 0x24
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f006 fb10 	bl	8008bb8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002598:	463b      	mov	r3, r7
 800259a:	2200      	movs	r2, #0
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	605a      	str	r2, [r3, #4]
 80025a0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025a2:	4b21      	ldr	r3, [pc, #132]	@ (8002628 <MX_TIM3_Init+0xa4>)
 80025a4:	4a21      	ldr	r2, [pc, #132]	@ (800262c <MX_TIM3_Init+0xa8>)
 80025a6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80025a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002628 <MX_TIM3_Init+0xa4>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002628 <MX_TIM3_Init+0xa4>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80025b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002628 <MX_TIM3_Init+0xa4>)
 80025b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025bc:	4b1a      	ldr	r3, [pc, #104]	@ (8002628 <MX_TIM3_Init+0xa4>)
 80025be:	2200      	movs	r2, #0
 80025c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025c2:	4b19      	ldr	r3, [pc, #100]	@ (8002628 <MX_TIM3_Init+0xa4>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80025c8:	2301      	movs	r3, #1
 80025ca:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025cc:	2300      	movs	r3, #0
 80025ce:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025d0:	2301      	movs	r3, #1
 80025d2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025d8:	2300      	movs	r3, #0
 80025da:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025dc:	2300      	movs	r3, #0
 80025de:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025e0:	2301      	movs	r3, #1
 80025e2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025e4:	2300      	movs	r3, #0
 80025e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80025e8:	2300      	movs	r3, #0
 80025ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80025ec:	f107 030c 	add.w	r3, r7, #12
 80025f0:	4619      	mov	r1, r3
 80025f2:	480d      	ldr	r0, [pc, #52]	@ (8002628 <MX_TIM3_Init+0xa4>)
 80025f4:	f002 fcd1 	bl	8004f9a <HAL_TIM_Encoder_Init>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80025fe:	f7ff fdbb 	bl	8002178 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002602:	2300      	movs	r3, #0
 8002604:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002606:	2300      	movs	r3, #0
 8002608:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800260a:	463b      	mov	r3, r7
 800260c:	4619      	mov	r1, r3
 800260e:	4806      	ldr	r0, [pc, #24]	@ (8002628 <MX_TIM3_Init+0xa4>)
 8002610:	f003 fc3a 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800261a:	f7ff fdad 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800261e:	bf00      	nop
 8002620:	3730      	adds	r7, #48	@ 0x30
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	20001fe0 	.word	0x20001fe0
 800262c:	40000400 	.word	0x40000400

08002630 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b08c      	sub	sp, #48	@ 0x30
 8002634:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002636:	f107 030c 	add.w	r3, r7, #12
 800263a:	2224      	movs	r2, #36	@ 0x24
 800263c:	2100      	movs	r1, #0
 800263e:	4618      	mov	r0, r3
 8002640:	f006 faba 	bl	8008bb8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002644:	463b      	mov	r3, r7
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	605a      	str	r2, [r3, #4]
 800264c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800264e:	4b23      	ldr	r3, [pc, #140]	@ (80026dc <MX_TIM8_Init+0xac>)
 8002650:	4a23      	ldr	r2, [pc, #140]	@ (80026e0 <MX_TIM8_Init+0xb0>)
 8002652:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002654:	4b21      	ldr	r3, [pc, #132]	@ (80026dc <MX_TIM8_Init+0xac>)
 8002656:	2200      	movs	r2, #0
 8002658:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265a:	4b20      	ldr	r3, [pc, #128]	@ (80026dc <MX_TIM8_Init+0xac>)
 800265c:	2200      	movs	r2, #0
 800265e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8002660:	4b1e      	ldr	r3, [pc, #120]	@ (80026dc <MX_TIM8_Init+0xac>)
 8002662:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002666:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002668:	4b1c      	ldr	r3, [pc, #112]	@ (80026dc <MX_TIM8_Init+0xac>)
 800266a:	2200      	movs	r2, #0
 800266c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800266e:	4b1b      	ldr	r3, [pc, #108]	@ (80026dc <MX_TIM8_Init+0xac>)
 8002670:	2200      	movs	r2, #0
 8002672:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002674:	4b19      	ldr	r3, [pc, #100]	@ (80026dc <MX_TIM8_Init+0xac>)
 8002676:	2200      	movs	r2, #0
 8002678:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800267a:	2301      	movs	r3, #1
 800267c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800267e:	2300      	movs	r3, #0
 8002680:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002682:	2301      	movs	r3, #1
 8002684:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002686:	2300      	movs	r3, #0
 8002688:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800268a:	2300      	movs	r3, #0
 800268c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800268e:	2300      	movs	r3, #0
 8002690:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002692:	2301      	movs	r3, #1
 8002694:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002696:	2300      	movs	r3, #0
 8002698:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800269a:	2300      	movs	r3, #0
 800269c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800269e:	f107 030c 	add.w	r3, r7, #12
 80026a2:	4619      	mov	r1, r3
 80026a4:	480d      	ldr	r0, [pc, #52]	@ (80026dc <MX_TIM8_Init+0xac>)
 80026a6:	f002 fc78 	bl	8004f9a <HAL_TIM_Encoder_Init>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 80026b0:	f7ff fd62 	bl	8002178 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026b4:	2300      	movs	r3, #0
 80026b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80026b8:	2300      	movs	r3, #0
 80026ba:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026bc:	2300      	movs	r3, #0
 80026be:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80026c0:	463b      	mov	r3, r7
 80026c2:	4619      	mov	r1, r3
 80026c4:	4805      	ldr	r0, [pc, #20]	@ (80026dc <MX_TIM8_Init+0xac>)
 80026c6:	f003 fbdf 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 80026ca:	4603      	mov	r3, r0
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d001      	beq.n	80026d4 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80026d0:	f7ff fd52 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 80026d4:	bf00      	nop
 80026d6:	3730      	adds	r7, #48	@ 0x30
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	2000202c 	.word	0x2000202c
 80026e0:	40013400 	.word	0x40013400

080026e4 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b098      	sub	sp, #96	@ 0x60
 80026e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026ea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80026ee:	2200      	movs	r2, #0
 80026f0:	601a      	str	r2, [r3, #0]
 80026f2:	605a      	str	r2, [r3, #4]
 80026f4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026f6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80026fa:	2200      	movs	r2, #0
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	605a      	str	r2, [r3, #4]
 8002700:	609a      	str	r2, [r3, #8]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	611a      	str	r2, [r3, #16]
 8002706:	615a      	str	r2, [r3, #20]
 8002708:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800270a:	1d3b      	adds	r3, r7, #4
 800270c:	2234      	movs	r2, #52	@ 0x34
 800270e:	2100      	movs	r1, #0
 8002710:	4618      	mov	r0, r3
 8002712:	f006 fa51 	bl	8008bb8 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002716:	4b34      	ldr	r3, [pc, #208]	@ (80027e8 <MX_TIM15_Init+0x104>)
 8002718:	4a34      	ldr	r2, [pc, #208]	@ (80027ec <MX_TIM15_Init+0x108>)
 800271a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 16-1;
 800271c:	4b32      	ldr	r3, [pc, #200]	@ (80027e8 <MX_TIM15_Init+0x104>)
 800271e:	220f      	movs	r2, #15
 8002720:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002722:	4b31      	ldr	r3, [pc, #196]	@ (80027e8 <MX_TIM15_Init+0x104>)
 8002724:	2200      	movs	r2, #0
 8002726:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 99;
 8002728:	4b2f      	ldr	r3, [pc, #188]	@ (80027e8 <MX_TIM15_Init+0x104>)
 800272a:	2263      	movs	r2, #99	@ 0x63
 800272c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800272e:	4b2e      	ldr	r3, [pc, #184]	@ (80027e8 <MX_TIM15_Init+0x104>)
 8002730:	2200      	movs	r2, #0
 8002732:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002734:	4b2c      	ldr	r3, [pc, #176]	@ (80027e8 <MX_TIM15_Init+0x104>)
 8002736:	2200      	movs	r2, #0
 8002738:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800273a:	4b2b      	ldr	r3, [pc, #172]	@ (80027e8 <MX_TIM15_Init+0x104>)
 800273c:	2200      	movs	r2, #0
 800273e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002740:	4829      	ldr	r0, [pc, #164]	@ (80027e8 <MX_TIM15_Init+0x104>)
 8002742:	f002 fbd3 	bl	8004eec <HAL_TIM_PWM_Init>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <MX_TIM15_Init+0x6c>
  {
    Error_Handler();
 800274c:	f7ff fd14 	bl	8002178 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002750:	2300      	movs	r3, #0
 8002752:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002754:	2300      	movs	r3, #0
 8002756:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002758:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800275c:	4619      	mov	r1, r3
 800275e:	4822      	ldr	r0, [pc, #136]	@ (80027e8 <MX_TIM15_Init+0x104>)
 8002760:	f003 fb92 	bl	8005e88 <HAL_TIMEx_MasterConfigSynchronization>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM15_Init+0x8a>
  {
    Error_Handler();
 800276a:	f7ff fd05 	bl	8002178 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800276e:	2360      	movs	r3, #96	@ 0x60
 8002770:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002772:	2300      	movs	r3, #0
 8002774:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002776:	2300      	movs	r3, #0
 8002778:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800277a:	2300      	movs	r3, #0
 800277c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800277e:	2300      	movs	r3, #0
 8002780:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002782:	2300      	movs	r3, #0
 8002784:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002786:	2300      	movs	r3, #0
 8002788:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800278a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800278e:	2204      	movs	r2, #4
 8002790:	4619      	mov	r1, r3
 8002792:	4815      	ldr	r0, [pc, #84]	@ (80027e8 <MX_TIM15_Init+0x104>)
 8002794:	f002 fe84 	bl	80054a0 <HAL_TIM_PWM_ConfigChannel>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_TIM15_Init+0xbe>
  {
    Error_Handler();
 800279e:	f7ff fceb 	bl	8002178 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027a2:	2300      	movs	r3, #0
 80027a4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027a6:	2300      	movs	r3, #0
 80027a8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027aa:	2300      	movs	r3, #0
 80027ac:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027ae:	2300      	movs	r3, #0
 80027b0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027b2:	2300      	movs	r3, #0
 80027b4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027ba:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80027bc:	2300      	movs	r3, #0
 80027be:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027c0:	2300      	movs	r3, #0
 80027c2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80027c4:	1d3b      	adds	r3, r7, #4
 80027c6:	4619      	mov	r1, r3
 80027c8:	4807      	ldr	r0, [pc, #28]	@ (80027e8 <MX_TIM15_Init+0x104>)
 80027ca:	f003 fbdf 	bl	8005f8c <HAL_TIMEx_ConfigBreakDeadTime>
 80027ce:	4603      	mov	r3, r0
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d001      	beq.n	80027d8 <MX_TIM15_Init+0xf4>
  {
    Error_Handler();
 80027d4:	f7ff fcd0 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80027d8:	4803      	ldr	r0, [pc, #12]	@ (80027e8 <MX_TIM15_Init+0x104>)
 80027da:	f000 f9a9 	bl	8002b30 <HAL_TIM_MspPostInit>

}
 80027de:	bf00      	nop
 80027e0:	3760      	adds	r7, #96	@ 0x60
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	20002078 	.word	0x20002078
 80027ec:	40014000 	.word	0x40014000

080027f0 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b094      	sub	sp, #80	@ 0x50
 80027f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80027f6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	60da      	str	r2, [r3, #12]
 8002804:	611a      	str	r2, [r3, #16]
 8002806:	615a      	str	r2, [r3, #20]
 8002808:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800280a:	463b      	mov	r3, r7
 800280c:	2234      	movs	r2, #52	@ 0x34
 800280e:	2100      	movs	r1, #0
 8002810:	4618      	mov	r0, r3
 8002812:	f006 f9d1 	bl	8008bb8 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002816:	4b31      	ldr	r3, [pc, #196]	@ (80028dc <MX_TIM16_Init+0xec>)
 8002818:	4a31      	ldr	r2, [pc, #196]	@ (80028e0 <MX_TIM16_Init+0xf0>)
 800281a:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800281c:	4b2f      	ldr	r3, [pc, #188]	@ (80028dc <MX_TIM16_Init+0xec>)
 800281e:	2200      	movs	r2, #0
 8002820:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002822:	4b2e      	ldr	r3, [pc, #184]	@ (80028dc <MX_TIM16_Init+0xec>)
 8002824:	2200      	movs	r2, #0
 8002826:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8002828:	4b2c      	ldr	r3, [pc, #176]	@ (80028dc <MX_TIM16_Init+0xec>)
 800282a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800282e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002830:	4b2a      	ldr	r3, [pc, #168]	@ (80028dc <MX_TIM16_Init+0xec>)
 8002832:	2200      	movs	r2, #0
 8002834:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002836:	4b29      	ldr	r3, [pc, #164]	@ (80028dc <MX_TIM16_Init+0xec>)
 8002838:	2200      	movs	r2, #0
 800283a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800283c:	4b27      	ldr	r3, [pc, #156]	@ (80028dc <MX_TIM16_Init+0xec>)
 800283e:	2200      	movs	r2, #0
 8002840:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002842:	4826      	ldr	r0, [pc, #152]	@ (80028dc <MX_TIM16_Init+0xec>)
 8002844:	f002 fa90 	bl	8004d68 <HAL_TIM_Base_Init>
 8002848:	4603      	mov	r3, r0
 800284a:	2b00      	cmp	r3, #0
 800284c:	d001      	beq.n	8002852 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 800284e:	f7ff fc93 	bl	8002178 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8002852:	4822      	ldr	r0, [pc, #136]	@ (80028dc <MX_TIM16_Init+0xec>)
 8002854:	f002 fb4a 	bl	8004eec <HAL_TIM_PWM_Init>
 8002858:	4603      	mov	r3, r0
 800285a:	2b00      	cmp	r3, #0
 800285c:	d001      	beq.n	8002862 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 800285e:	f7ff fc8b 	bl	8002178 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002862:	2360      	movs	r3, #96	@ 0x60
 8002864:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 8002866:	2300      	movs	r3, #0
 8002868:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800286a:	2300      	movs	r3, #0
 800286c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800286e:	2300      	movs	r3, #0
 8002870:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002872:	2300      	movs	r3, #0
 8002874:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002876:	2300      	movs	r3, #0
 8002878:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800287a:	2300      	movs	r3, #0
 800287c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800287e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002882:	2200      	movs	r2, #0
 8002884:	4619      	mov	r1, r3
 8002886:	4815      	ldr	r0, [pc, #84]	@ (80028dc <MX_TIM16_Init+0xec>)
 8002888:	f002 fe0a 	bl	80054a0 <HAL_TIM_PWM_ConfigChannel>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8002892:	f7ff fc71 	bl	8002178 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002896:	2300      	movs	r3, #0
 8002898:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800289a:	2300      	movs	r3, #0
 800289c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800289e:	2300      	movs	r3, #0
 80028a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80028a2:	2300      	movs	r3, #0
 80028a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80028a6:	2300      	movs	r3, #0
 80028a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80028aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80028ae:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80028b0:	2300      	movs	r3, #0
 80028b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80028b4:	2300      	movs	r3, #0
 80028b6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 80028b8:	463b      	mov	r3, r7
 80028ba:	4619      	mov	r1, r3
 80028bc:	4807      	ldr	r0, [pc, #28]	@ (80028dc <MX_TIM16_Init+0xec>)
 80028be:	f003 fb65 	bl	8005f8c <HAL_TIMEx_ConfigBreakDeadTime>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 80028c8:	f7ff fc56 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 80028cc:	4803      	ldr	r0, [pc, #12]	@ (80028dc <MX_TIM16_Init+0xec>)
 80028ce:	f000 f92f 	bl	8002b30 <HAL_TIM_MspPostInit>

}
 80028d2:	bf00      	nop
 80028d4:	3750      	adds	r7, #80	@ 0x50
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	200020c4 	.word	0x200020c4
 80028e0:	40014400 	.word	0x40014400

080028e4 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM17_Init 0 */

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 80028e8:	4b0f      	ldr	r3, [pc, #60]	@ (8002928 <MX_TIM17_Init+0x44>)
 80028ea:	4a10      	ldr	r2, [pc, #64]	@ (800292c <MX_TIM17_Init+0x48>)
 80028ec:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 160-1;
 80028ee:	4b0e      	ldr	r3, [pc, #56]	@ (8002928 <MX_TIM17_Init+0x44>)
 80028f0:	229f      	movs	r2, #159	@ 0x9f
 80028f2:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f4:	4b0c      	ldr	r3, [pc, #48]	@ (8002928 <MX_TIM17_Init+0x44>)
 80028f6:	2200      	movs	r2, #0
 80028f8:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 9999;
 80028fa:	4b0b      	ldr	r3, [pc, #44]	@ (8002928 <MX_TIM17_Init+0x44>)
 80028fc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8002900:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002902:	4b09      	ldr	r3, [pc, #36]	@ (8002928 <MX_TIM17_Init+0x44>)
 8002904:	2200      	movs	r2, #0
 8002906:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8002908:	4b07      	ldr	r3, [pc, #28]	@ (8002928 <MX_TIM17_Init+0x44>)
 800290a:	2200      	movs	r2, #0
 800290c:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800290e:	4b06      	ldr	r3, [pc, #24]	@ (8002928 <MX_TIM17_Init+0x44>)
 8002910:	2200      	movs	r2, #0
 8002912:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8002914:	4804      	ldr	r0, [pc, #16]	@ (8002928 <MX_TIM17_Init+0x44>)
 8002916:	f002 fa27 	bl	8004d68 <HAL_TIM_Base_Init>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_TIM17_Init+0x40>
  {
    Error_Handler();
 8002920:	f7ff fc2a 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */

}
 8002924:	bf00      	nop
 8002926:	bd80      	pop	{r7, pc}
 8002928:	20002110 	.word	0x20002110
 800292c:	40014800 	.word	0x40014800

08002930 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002940:	d10c      	bne.n	800295c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002942:	4b12      	ldr	r3, [pc, #72]	@ (800298c <HAL_TIM_PWM_MspInit+0x5c>)
 8002944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002946:	4a11      	ldr	r2, [pc, #68]	@ (800298c <HAL_TIM_PWM_MspInit+0x5c>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	6593      	str	r3, [r2, #88]	@ 0x58
 800294e:	4b0f      	ldr	r3, [pc, #60]	@ (800298c <HAL_TIM_PWM_MspInit+0x5c>)
 8002950:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM15_CLK_ENABLE();
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }
}
 800295a:	e010      	b.n	800297e <HAL_TIM_PWM_MspInit+0x4e>
  else if(tim_pwmHandle->Instance==TIM15)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a0b      	ldr	r2, [pc, #44]	@ (8002990 <HAL_TIM_PWM_MspInit+0x60>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d10b      	bne.n	800297e <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002966:	4b09      	ldr	r3, [pc, #36]	@ (800298c <HAL_TIM_PWM_MspInit+0x5c>)
 8002968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800296a:	4a08      	ldr	r2, [pc, #32]	@ (800298c <HAL_TIM_PWM_MspInit+0x5c>)
 800296c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002970:	6613      	str	r3, [r2, #96]	@ 0x60
 8002972:	4b06      	ldr	r3, [pc, #24]	@ (800298c <HAL_TIM_PWM_MspInit+0x5c>)
 8002974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002976:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800297a:	60bb      	str	r3, [r7, #8]
 800297c:	68bb      	ldr	r3, [r7, #8]
}
 800297e:	bf00      	nop
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	40021000 	.word	0x40021000
 8002990:	40014000 	.word	0x40014000

08002994 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b08c      	sub	sp, #48	@ 0x30
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	f107 031c 	add.w	r3, r7, #28
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a3d      	ldr	r2, [pc, #244]	@ (8002aa8 <HAL_TIM_Encoder_MspInit+0x114>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d129      	bne.n	8002a0a <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80029b6:	4b3d      	ldr	r3, [pc, #244]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 80029b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029ba:	4a3c      	ldr	r2, [pc, #240]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 80029bc:	f043 0302 	orr.w	r3, r3, #2
 80029c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80029c2:	4b3a      	ldr	r3, [pc, #232]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 80029c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029c6:	f003 0302 	and.w	r3, r3, #2
 80029ca:	61bb      	str	r3, [r7, #24]
 80029cc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029ce:	4b37      	ldr	r3, [pc, #220]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 80029d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029d2:	4a36      	ldr	r2, [pc, #216]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 80029d4:	f043 0301 	orr.w	r3, r3, #1
 80029d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80029da:	4b34      	ldr	r3, [pc, #208]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 80029dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ENC_PA_R_Pin|ENC_PB_R_Pin;
 80029e6:	2350      	movs	r3, #80	@ 0x50
 80029e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ea:	2302      	movs	r3, #2
 80029ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f2:	2300      	movs	r3, #0
 80029f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80029f6:	2302      	movs	r3, #2
 80029f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029fa:	f107 031c 	add.w	r3, r7, #28
 80029fe:	4619      	mov	r1, r3
 8002a00:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a04:	f000 fee0 	bl	80037c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002a08:	e049      	b.n	8002a9e <HAL_TIM_Encoder_MspInit+0x10a>
  else if(tim_encoderHandle->Instance==TIM8)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a28      	ldr	r2, [pc, #160]	@ (8002ab0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002a10:	4293      	cmp	r3, r2
 8002a12:	d144      	bne.n	8002a9e <HAL_TIM_Encoder_MspInit+0x10a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002a14:	4b25      	ldr	r3, [pc, #148]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a18:	4a24      	ldr	r2, [pc, #144]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a1a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a20:	4b22      	ldr	r3, [pc, #136]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a24:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a28:	613b      	str	r3, [r7, #16]
 8002a2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a2c:	4b1f      	ldr	r3, [pc, #124]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a30:	4a1e      	ldr	r2, [pc, #120]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a32:	f043 0304 	orr.w	r3, r3, #4
 8002a36:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a38:	4b1c      	ldr	r3, [pc, #112]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a3c:	f003 0304 	and.w	r3, r3, #4
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a44:	4b19      	ldr	r3, [pc, #100]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a48:	4a18      	ldr	r2, [pc, #96]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a4a:	f043 0302 	orr.w	r3, r3, #2
 8002a4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a50:	4b16      	ldr	r3, [pc, #88]	@ (8002aac <HAL_TIM_Encoder_MspInit+0x118>)
 8002a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	60bb      	str	r3, [r7, #8]
 8002a5a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_PA_L_Pin;
 8002a5c:	2340      	movs	r3, #64	@ 0x40
 8002a5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a60:	2302      	movs	r3, #2
 8002a62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a64:	2300      	movs	r3, #0
 8002a66:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002a6c:	2304      	movs	r3, #4
 8002a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC_PA_L_GPIO_Port, &GPIO_InitStruct);
 8002a70:	f107 031c 	add.w	r3, r7, #28
 8002a74:	4619      	mov	r1, r3
 8002a76:	480f      	ldr	r0, [pc, #60]	@ (8002ab4 <HAL_TIM_Encoder_MspInit+0x120>)
 8002a78:	f000 fea6 	bl	80037c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_PB_L_Pin;
 8002a7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a82:	2302      	movs	r3, #2
 8002a84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a86:	2300      	movs	r3, #0
 8002a88:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8002a8e:	230a      	movs	r3, #10
 8002a90:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC_PB_L_GPIO_Port, &GPIO_InitStruct);
 8002a92:	f107 031c 	add.w	r3, r7, #28
 8002a96:	4619      	mov	r1, r3
 8002a98:	4807      	ldr	r0, [pc, #28]	@ (8002ab8 <HAL_TIM_Encoder_MspInit+0x124>)
 8002a9a:	f000 fe95 	bl	80037c8 <HAL_GPIO_Init>
}
 8002a9e:	bf00      	nop
 8002aa0:	3730      	adds	r7, #48	@ 0x30
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40000400 	.word	0x40000400
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	40013400 	.word	0x40013400
 8002ab4:	48000800 	.word	0x48000800
 8002ab8:	48000400 	.word	0x48000400

08002abc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM16)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a16      	ldr	r2, [pc, #88]	@ (8002b24 <HAL_TIM_Base_MspInit+0x68>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d10c      	bne.n	8002ae8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* TIM16 clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002ace:	4b16      	ldr	r3, [pc, #88]	@ (8002b28 <HAL_TIM_Base_MspInit+0x6c>)
 8002ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ad2:	4a15      	ldr	r2, [pc, #84]	@ (8002b28 <HAL_TIM_Base_MspInit+0x6c>)
 8002ad4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ad8:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ada:	4b13      	ldr	r3, [pc, #76]	@ (8002b28 <HAL_TIM_Base_MspInit+0x6c>)
 8002adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ade:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8002ae6:	e018      	b.n	8002b1a <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM17)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a0f      	ldr	r2, [pc, #60]	@ (8002b2c <HAL_TIM_Base_MspInit+0x70>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d113      	bne.n	8002b1a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8002af2:	4b0d      	ldr	r3, [pc, #52]	@ (8002b28 <HAL_TIM_Base_MspInit+0x6c>)
 8002af4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af6:	4a0c      	ldr	r2, [pc, #48]	@ (8002b28 <HAL_TIM_Base_MspInit+0x6c>)
 8002af8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002afc:	6613      	str	r3, [r2, #96]	@ 0x60
 8002afe:	4b0a      	ldr	r3, [pc, #40]	@ (8002b28 <HAL_TIM_Base_MspInit+0x6c>)
 8002b00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b02:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002b06:	60bb      	str	r3, [r7, #8]
 8002b08:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 5, 0);
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	2105      	movs	r1, #5
 8002b0e:	201a      	movs	r0, #26
 8002b10:	f000 fbc0 	bl	8003294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8002b14:	201a      	movs	r0, #26
 8002b16:	f000 fbd7 	bl	80032c8 <HAL_NVIC_EnableIRQ>
}
 8002b1a:	bf00      	nop
 8002b1c:	3710      	adds	r7, #16
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40014400 	.word	0x40014400
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	40014800 	.word	0x40014800

08002b30 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b08c      	sub	sp, #48	@ 0x30
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b38:	f107 031c 	add.w	r3, r7, #28
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
 8002b40:	605a      	str	r2, [r3, #4]
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	60da      	str	r2, [r3, #12]
 8002b46:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b50:	d14b      	bne.n	8002bea <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b52:	4b4a      	ldr	r3, [pc, #296]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002b54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b56:	4a49      	ldr	r2, [pc, #292]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b5e:	4b47      	ldr	r3, [pc, #284]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002b60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	61bb      	str	r3, [r7, #24]
 8002b68:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b6a:	4b44      	ldr	r3, [pc, #272]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002b6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b6e:	4a43      	ldr	r2, [pc, #268]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002b70:	f043 0302 	orr.w	r3, r3, #2
 8002b74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b76:	4b41      	ldr	r3, [pc, #260]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b7a:	f003 0302 	and.w	r3, r3, #2
 8002b7e:	617b      	str	r3, [r7, #20]
 8002b80:	697b      	ldr	r3, [r7, #20]
    PA5     ------> TIM2_CH1
    PA9     ------> TIM2_CH3
    PA10     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = FWD_L_Pin;
 8002b82:	2320      	movs	r3, #32
 8002b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b86:	2302      	movs	r3, #2
 8002b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b92:	2301      	movs	r3, #1
 8002b94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(FWD_L_GPIO_Port, &GPIO_InitStruct);
 8002b96:	f107 031c 	add.w	r3, r7, #28
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ba0:	f000 fe12 	bl	80037c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FWD_R_Pin|REV_R_Pin;
 8002ba4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002baa:	2302      	movs	r3, #2
 8002bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8002bb6:	230a      	movs	r3, #10
 8002bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bba:	f107 031c 	add.w	r3, r7, #28
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bc4:	f000 fe00 	bl	80037c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = REV_L_Pin;
 8002bc8:	2308      	movs	r3, #8
 8002bca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bcc:	2302      	movs	r3, #2
 8002bce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(REV_L_GPIO_Port, &GPIO_InitStruct);
 8002bdc:	f107 031c 	add.w	r3, r7, #28
 8002be0:	4619      	mov	r1, r3
 8002be2:	4827      	ldr	r0, [pc, #156]	@ (8002c80 <HAL_TIM_MspPostInit+0x150>)
 8002be4:	f000 fdf0 	bl	80037c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8002be8:	e043      	b.n	8002c72 <HAL_TIM_MspPostInit+0x142>
  else if(timHandle->Instance==TIM15)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4a25      	ldr	r2, [pc, #148]	@ (8002c84 <HAL_TIM_MspPostInit+0x154>)
 8002bf0:	4293      	cmp	r3, r2
 8002bf2:	d11d      	bne.n	8002c30 <HAL_TIM_MspPostInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf4:	4b21      	ldr	r3, [pc, #132]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002bf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002bf8:	4a20      	ldr	r2, [pc, #128]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002bfa:	f043 0302 	orr.w	r3, r3, #2
 8002bfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c00:	4b1e      	ldr	r3, [pc, #120]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002c02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	613b      	str	r3, [r7, #16]
 8002c0a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = LIDAR_M_CTRL_Pin;
 8002c0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c12:	2302      	movs	r3, #2
 8002c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 8002c1e:	2301      	movs	r3, #1
 8002c20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(LIDAR_M_CTRL_GPIO_Port, &GPIO_InitStruct);
 8002c22:	f107 031c 	add.w	r3, r7, #28
 8002c26:	4619      	mov	r1, r3
 8002c28:	4815      	ldr	r0, [pc, #84]	@ (8002c80 <HAL_TIM_MspPostInit+0x150>)
 8002c2a:	f000 fdcd 	bl	80037c8 <HAL_GPIO_Init>
}
 8002c2e:	e020      	b.n	8002c72 <HAL_TIM_MspPostInit+0x142>
  else if(timHandle->Instance==TIM16)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a14      	ldr	r2, [pc, #80]	@ (8002c88 <HAL_TIM_MspPostInit+0x158>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d11b      	bne.n	8002c72 <HAL_TIM_MspPostInit+0x142>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c3a:	4b10      	ldr	r3, [pc, #64]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002c3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c3e:	4a0f      	ldr	r2, [pc, #60]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002c40:	f043 0302 	orr.w	r3, r3, #2
 8002c44:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002c46:	4b0d      	ldr	r3, [pc, #52]	@ (8002c7c <HAL_TIM_MspPostInit+0x14c>)
 8002c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c4a:	f003 0302 	and.w	r3, r3, #2
 8002c4e:	60fb      	str	r3, [r7, #12]
 8002c50:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8002c52:	2310      	movs	r3, #16
 8002c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c56:	2302      	movs	r3, #2
 8002c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8002c62:	2301      	movs	r3, #1
 8002c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8002c66:	f107 031c 	add.w	r3, r7, #28
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	4804      	ldr	r0, [pc, #16]	@ (8002c80 <HAL_TIM_MspPostInit+0x150>)
 8002c6e:	f000 fdab 	bl	80037c8 <HAL_GPIO_Init>
}
 8002c72:	bf00      	nop
 8002c74:	3730      	adds	r7, #48	@ 0x30
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40021000 	.word	0x40021000
 8002c80:	48000400 	.word	0x48000400
 8002c84:	40014000 	.word	0x40014000
 8002c88:	40014400 	.word	0x40014400

08002c8c <MX_UART4_Init>:
UART_HandleTypeDef huart3;
DMA_HandleTypeDef hdma_usart2_rx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002c90:	4b22      	ldr	r3, [pc, #136]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002c92:	4a23      	ldr	r2, [pc, #140]	@ (8002d20 <MX_UART4_Init+0x94>)
 8002c94:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002c96:	4b21      	ldr	r3, [pc, #132]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002c98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c9c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002c9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002ca4:	4b1d      	ldr	r3, [pc, #116]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002caa:	4b1c      	ldr	r3, [pc, #112]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cb2:	220c      	movs	r2, #12
 8002cb4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cb6:	4b19      	ldr	r3, [pc, #100]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cbc:	4b17      	ldr	r3, [pc, #92]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cc2:	4b16      	ldr	r3, [pc, #88]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cc8:	4b14      	ldr	r3, [pc, #80]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002cce:	4b13      	ldr	r3, [pc, #76]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002cd4:	4811      	ldr	r0, [pc, #68]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cd6:	f003 fa2b 	bl	8006130 <HAL_UART_Init>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d001      	beq.n	8002ce4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002ce0:	f7ff fa4a 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	480d      	ldr	r0, [pc, #52]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002ce8:	f004 f9e9 	bl	80070be <HAL_UARTEx_SetTxFifoThreshold>
 8002cec:	4603      	mov	r3, r0
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d001      	beq.n	8002cf6 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002cf2:	f7ff fa41 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	4808      	ldr	r0, [pc, #32]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002cfa:	f004 fa1e 	bl	800713a <HAL_UARTEx_SetRxFifoThreshold>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d001      	beq.n	8002d08 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002d04:	f7ff fa38 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002d08:	4804      	ldr	r0, [pc, #16]	@ (8002d1c <MX_UART4_Init+0x90>)
 8002d0a:	f004 f99f 	bl	800704c <HAL_UARTEx_DisableFifoMode>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002d14:	f7ff fa30 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002d18:	bf00      	nop
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	2000215c 	.word	0x2000215c
 8002d20:	40004c00 	.word	0x40004c00

08002d24 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002d28:	4b22      	ldr	r3, [pc, #136]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d2a:	4a23      	ldr	r2, [pc, #140]	@ (8002db8 <MX_USART2_UART_Init+0x94>)
 8002d2c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002d2e:	4b21      	ldr	r3, [pc, #132]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d30:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d34:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d36:	4b1f      	ldr	r3, [pc, #124]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d42:	4b1c      	ldr	r3, [pc, #112]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d48:	4b1a      	ldr	r3, [pc, #104]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d4a:	220c      	movs	r2, #12
 8002d4c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d4e:	4b19      	ldr	r3, [pc, #100]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d50:	2200      	movs	r2, #0
 8002d52:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d54:	4b17      	ldr	r3, [pc, #92]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d5a:	4b16      	ldr	r3, [pc, #88]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d60:	4b14      	ldr	r3, [pc, #80]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d66:	4b13      	ldr	r3, [pc, #76]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d6c:	4811      	ldr	r0, [pc, #68]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d6e:	f003 f9df 	bl	8006130 <HAL_UART_Init>
 8002d72:	4603      	mov	r3, r0
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d001      	beq.n	8002d7c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002d78:	f7ff f9fe 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d7c:	2100      	movs	r1, #0
 8002d7e:	480d      	ldr	r0, [pc, #52]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d80:	f004 f99d 	bl	80070be <HAL_UARTEx_SetTxFifoThreshold>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002d8a:	f7ff f9f5 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d8e:	2100      	movs	r1, #0
 8002d90:	4808      	ldr	r0, [pc, #32]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002d92:	f004 f9d2 	bl	800713a <HAL_UARTEx_SetRxFifoThreshold>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002d9c:	f7ff f9ec 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002da0:	4804      	ldr	r0, [pc, #16]	@ (8002db4 <MX_USART2_UART_Init+0x90>)
 8002da2:	f004 f953 	bl	800704c <HAL_UARTEx_DisableFifoMode>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002dac:	f7ff f9e4 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002db0:	bf00      	nop
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	200021f0 	.word	0x200021f0
 8002db8:	40004400 	.word	0x40004400

08002dbc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002dc0:	4b22      	ldr	r3, [pc, #136]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002dc2:	4a23      	ldr	r2, [pc, #140]	@ (8002e50 <MX_USART3_UART_Init+0x94>)
 8002dc4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002dc6:	4b21      	ldr	r3, [pc, #132]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002dc8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002dcc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002dce:	4b1f      	ldr	r3, [pc, #124]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002dd4:	4b1d      	ldr	r3, [pc, #116]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002dda:	4b1c      	ldr	r3, [pc, #112]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002de0:	4b1a      	ldr	r3, [pc, #104]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002de2:	220c      	movs	r2, #12
 8002de4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002de6:	4b19      	ldr	r3, [pc, #100]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dec:	4b17      	ldr	r3, [pc, #92]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002dee:	2200      	movs	r2, #0
 8002df0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002df2:	4b16      	ldr	r3, [pc, #88]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002df8:	4b14      	ldr	r3, [pc, #80]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dfe:	4b13      	ldr	r3, [pc, #76]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e04:	4811      	ldr	r0, [pc, #68]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002e06:	f003 f993 	bl	8006130 <HAL_UART_Init>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d001      	beq.n	8002e14 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002e10:	f7ff f9b2 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e14:	2100      	movs	r1, #0
 8002e16:	480d      	ldr	r0, [pc, #52]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002e18:	f004 f951 	bl	80070be <HAL_UARTEx_SetTxFifoThreshold>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002e22:	f7ff f9a9 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e26:	2100      	movs	r1, #0
 8002e28:	4808      	ldr	r0, [pc, #32]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002e2a:	f004 f986 	bl	800713a <HAL_UARTEx_SetRxFifoThreshold>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002e34:	f7ff f9a0 	bl	8002178 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002e38:	4804      	ldr	r0, [pc, #16]	@ (8002e4c <MX_USART3_UART_Init+0x90>)
 8002e3a:	f004 f907 	bl	800704c <HAL_UARTEx_DisableFifoMode>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d001      	beq.n	8002e48 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002e44:	f7ff f998 	bl	8002178 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e48:	bf00      	nop
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	20002284 	.word	0x20002284
 8002e50:	40004800 	.word	0x40004800

08002e54 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b09e      	sub	sp, #120	@ 0x78
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e5c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002e60:	2200      	movs	r2, #0
 8002e62:	601a      	str	r2, [r3, #0]
 8002e64:	605a      	str	r2, [r3, #4]
 8002e66:	609a      	str	r2, [r3, #8]
 8002e68:	60da      	str	r2, [r3, #12]
 8002e6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002e6c:	f107 0320 	add.w	r3, r7, #32
 8002e70:	2244      	movs	r2, #68	@ 0x44
 8002e72:	2100      	movs	r1, #0
 8002e74:	4618      	mov	r0, r3
 8002e76:	f005 fe9f 	bl	8008bb8 <memset>
  if(uartHandle->Instance==UART4)
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a71      	ldr	r2, [pc, #452]	@ (8003044 <HAL_UART_MspInit+0x1f0>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d137      	bne.n	8002ef4 <HAL_UART_MspInit+0xa0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002e84:	2308      	movs	r3, #8
 8002e86:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e8c:	f107 0320 	add.w	r3, r7, #32
 8002e90:	4618      	mov	r0, r3
 8002e92:	f001 fd79 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 8002e96:	4603      	mov	r3, r0
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d001      	beq.n	8002ea0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002e9c:	f7ff f96c 	bl	8002178 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002ea0:	4b69      	ldr	r3, [pc, #420]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002ea2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ea4:	4a68      	ldr	r2, [pc, #416]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002ea6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002eaa:	6593      	str	r3, [r2, #88]	@ 0x58
 8002eac:	4b66      	ldr	r3, [pc, #408]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eb4:	61fb      	str	r3, [r7, #28]
 8002eb6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002eb8:	4b63      	ldr	r3, [pc, #396]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002eba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ebc:	4a62      	ldr	r2, [pc, #392]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002ebe:	f043 0304 	orr.w	r3, r3, #4
 8002ec2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ec4:	4b60      	ldr	r3, [pc, #384]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002ec6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec8:	f003 0304 	and.w	r3, r3, #4
 8002ecc:	61bb      	str	r3, [r7, #24]
 8002ece:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002ed0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002ed4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002ee2:	2305      	movs	r3, #5
 8002ee4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ee6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002eea:	4619      	mov	r1, r3
 8002eec:	4857      	ldr	r0, [pc, #348]	@ (800304c <HAL_UART_MspInit+0x1f8>)
 8002eee:	f000 fc6b 	bl	80037c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002ef2:	e0a2      	b.n	800303a <HAL_UART_MspInit+0x1e6>
  else if(uartHandle->Instance==USART2)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a55      	ldr	r2, [pc, #340]	@ (8003050 <HAL_UART_MspInit+0x1fc>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d161      	bne.n	8002fc2 <HAL_UART_MspInit+0x16e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002efe:	2302      	movs	r3, #2
 8002f00:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002f02:	2300      	movs	r3, #0
 8002f04:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002f06:	f107 0320 	add.w	r3, r7, #32
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	f001 fd3c 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <HAL_UART_MspInit+0xc6>
      Error_Handler();
 8002f16:	f7ff f92f 	bl	8002178 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002f1a:	4b4b      	ldr	r3, [pc, #300]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1e:	4a4a      	ldr	r2, [pc, #296]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f24:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f26:	4b48      	ldr	r3, [pc, #288]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2e:	617b      	str	r3, [r7, #20]
 8002f30:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f32:	4b45      	ldr	r3, [pc, #276]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f36:	4a44      	ldr	r2, [pc, #272]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002f38:	f043 0301 	orr.w	r3, r3, #1
 8002f3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f3e:	4b42      	ldr	r3, [pc, #264]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002f40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f42:	f003 0301 	and.w	r3, r3, #1
 8002f46:	613b      	str	r3, [r7, #16]
 8002f48:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|LIDAR_USART2_RX_Pin;
 8002f4a:	230c      	movs	r3, #12
 8002f4c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f56:	2300      	movs	r3, #0
 8002f58:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002f5a:	2307      	movs	r3, #7
 8002f5c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f5e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f62:	4619      	mov	r1, r3
 8002f64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f68:	f000 fc2e 	bl	80037c8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8002f6c:	4b39      	ldr	r3, [pc, #228]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f6e:	4a3a      	ldr	r2, [pc, #232]	@ (8003058 <HAL_UART_MspInit+0x204>)
 8002f70:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8002f72:	4b38      	ldr	r3, [pc, #224]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f74:	221a      	movs	r2, #26
 8002f76:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f78:	4b36      	ldr	r3, [pc, #216]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f7e:	4b35      	ldr	r3, [pc, #212]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f84:	4b33      	ldr	r3, [pc, #204]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f86:	2280      	movs	r2, #128	@ 0x80
 8002f88:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f8a:	4b32      	ldr	r3, [pc, #200]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f90:	4b30      	ldr	r3, [pc, #192]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002f96:	4b2f      	ldr	r3, [pc, #188]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f98:	2220      	movs	r2, #32
 8002f9a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002fa2:	482c      	ldr	r0, [pc, #176]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002fa4:	f000 f99e 	bl	80032e4 <HAL_DMA_Init>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d001      	beq.n	8002fb2 <HAL_UART_MspInit+0x15e>
      Error_Handler();
 8002fae:	f7ff f8e3 	bl	8002178 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a27      	ldr	r2, [pc, #156]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002fb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002fba:	4a26      	ldr	r2, [pc, #152]	@ (8003054 <HAL_UART_MspInit+0x200>)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002fc0:	e03b      	b.n	800303a <HAL_UART_MspInit+0x1e6>
  else if(uartHandle->Instance==USART3)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	4a25      	ldr	r2, [pc, #148]	@ (800305c <HAL_UART_MspInit+0x208>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d136      	bne.n	800303a <HAL_UART_MspInit+0x1e6>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002fcc:	2304      	movs	r3, #4
 8002fce:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002fd4:	f107 0320 	add.w	r3, r7, #32
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f001 fcd5 	bl	8004988 <HAL_RCCEx_PeriphCLKConfig>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d001      	beq.n	8002fe8 <HAL_UART_MspInit+0x194>
      Error_Handler();
 8002fe4:	f7ff f8c8 	bl	8002178 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002fe8:	4b17      	ldr	r3, [pc, #92]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002fea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fec:	4a16      	ldr	r2, [pc, #88]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002fee:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ff2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ff4:	4b14      	ldr	r3, [pc, #80]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8002ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ffc:	60fb      	str	r3, [r7, #12]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003000:	4b11      	ldr	r3, [pc, #68]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8003002:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003004:	4a10      	ldr	r2, [pc, #64]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 8003006:	f043 0302 	orr.w	r3, r3, #2
 800300a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800300c:	4b0e      	ldr	r3, [pc, #56]	@ (8003048 <HAL_UART_MspInit+0x1f4>)
 800300e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	60bb      	str	r3, [r7, #8]
 8003016:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003018:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800301c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800301e:	2302      	movs	r3, #2
 8003020:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003022:	2300      	movs	r3, #0
 8003024:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003026:	2300      	movs	r3, #0
 8003028:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800302a:	2307      	movs	r3, #7
 800302c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800302e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003032:	4619      	mov	r1, r3
 8003034:	480a      	ldr	r0, [pc, #40]	@ (8003060 <HAL_UART_MspInit+0x20c>)
 8003036:	f000 fbc7 	bl	80037c8 <HAL_GPIO_Init>
}
 800303a:	bf00      	nop
 800303c:	3778      	adds	r7, #120	@ 0x78
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	40004c00 	.word	0x40004c00
 8003048:	40021000 	.word	0x40021000
 800304c:	48000800 	.word	0x48000800
 8003050:	40004400 	.word	0x40004400
 8003054:	20002318 	.word	0x20002318
 8003058:	40020008 	.word	0x40020008
 800305c:	40004800 	.word	0x40004800
 8003060:	48000400 	.word	0x48000400

08003064 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003064:	480d      	ldr	r0, [pc, #52]	@ (800309c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003066:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003068:	f7ff fa00 	bl	800246c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800306c:	480c      	ldr	r0, [pc, #48]	@ (80030a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800306e:	490d      	ldr	r1, [pc, #52]	@ (80030a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003070:	4a0d      	ldr	r2, [pc, #52]	@ (80030a8 <LoopForever+0xe>)
  movs r3, #0
 8003072:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8003074:	e002      	b.n	800307c <LoopCopyDataInit>

08003076 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003076:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003078:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800307a:	3304      	adds	r3, #4

0800307c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800307c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800307e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003080:	d3f9      	bcc.n	8003076 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003082:	4a0a      	ldr	r2, [pc, #40]	@ (80030ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8003084:	4c0a      	ldr	r4, [pc, #40]	@ (80030b0 <LoopForever+0x16>)
  movs r3, #0
 8003086:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003088:	e001      	b.n	800308e <LoopFillZerobss>

0800308a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800308a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800308c:	3204      	adds	r2, #4

0800308e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800308e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003090:	d3fb      	bcc.n	800308a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8003092:	f005 fde5 	bl	8008c60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003096:	f7fe ffc5 	bl	8002024 <main>

0800309a <LoopForever>:

LoopForever:
    b LoopForever
 800309a:	e7fe      	b.n	800309a <LoopForever>
  ldr   r0, =_estack
 800309c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80030a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030a4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 80030a8:	0800a42c 	.word	0x0800a42c
  ldr r2, =_sbss
 80030ac:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 80030b0:	2000743c 	.word	0x2000743c

080030b4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030b4:	e7fe      	b.n	80030b4 <ADC1_2_IRQHandler>

080030b6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030b6:	b580      	push	{r7, lr}
 80030b8:	b082      	sub	sp, #8
 80030ba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030bc:	2300      	movs	r3, #0
 80030be:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030c0:	2003      	movs	r0, #3
 80030c2:	f000 f8dc 	bl	800327e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030c6:	200f      	movs	r0, #15
 80030c8:	f7ff f886 	bl	80021d8 <HAL_InitTick>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d002      	beq.n	80030d8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	71fb      	strb	r3, [r7, #7]
 80030d6:	e001      	b.n	80030dc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030d8:	f7ff f854 	bl	8002184 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030dc:	79fb      	ldrb	r3, [r7, #7]

}
 80030de:	4618      	mov	r0, r3
 80030e0:	3708      	adds	r7, #8
 80030e2:	46bd      	mov	sp, r7
 80030e4:	bd80      	pop	{r7, pc}
	...

080030e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030e8:	b480      	push	{r7}
 80030ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030ec:	4b05      	ldr	r3, [pc, #20]	@ (8003104 <HAL_IncTick+0x1c>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	4b05      	ldr	r3, [pc, #20]	@ (8003108 <HAL_IncTick+0x20>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4413      	add	r3, r2
 80030f6:	4a03      	ldr	r2, [pc, #12]	@ (8003104 <HAL_IncTick+0x1c>)
 80030f8:	6013      	str	r3, [r2, #0]
}
 80030fa:	bf00      	nop
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr
 8003104:	20002378 	.word	0x20002378
 8003108:	20000008 	.word	0x20000008

0800310c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800310c:	b480      	push	{r7}
 800310e:	af00      	add	r7, sp, #0
  return uwTick;
 8003110:	4b03      	ldr	r3, [pc, #12]	@ (8003120 <HAL_GetTick+0x14>)
 8003112:	681b      	ldr	r3, [r3, #0]
}
 8003114:	4618      	mov	r0, r3
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	20002378 	.word	0x20002378

08003124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003134:	4b0c      	ldr	r3, [pc, #48]	@ (8003168 <__NVIC_SetPriorityGrouping+0x44>)
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003140:	4013      	ands	r3, r2
 8003142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003148:	68bb      	ldr	r3, [r7, #8]
 800314a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800314c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003150:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003156:	4a04      	ldr	r2, [pc, #16]	@ (8003168 <__NVIC_SetPriorityGrouping+0x44>)
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	60d3      	str	r3, [r2, #12]
}
 800315c:	bf00      	nop
 800315e:	3714      	adds	r7, #20
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr
 8003168:	e000ed00 	.word	0xe000ed00

0800316c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800316c:	b480      	push	{r7}
 800316e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003170:	4b04      	ldr	r3, [pc, #16]	@ (8003184 <__NVIC_GetPriorityGrouping+0x18>)
 8003172:	68db      	ldr	r3, [r3, #12]
 8003174:	0a1b      	lsrs	r3, r3, #8
 8003176:	f003 0307 	and.w	r3, r3, #7
}
 800317a:	4618      	mov	r0, r3
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	e000ed00 	.word	0xe000ed00

08003188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003188:	b480      	push	{r7}
 800318a:	b083      	sub	sp, #12
 800318c:	af00      	add	r7, sp, #0
 800318e:	4603      	mov	r3, r0
 8003190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003196:	2b00      	cmp	r3, #0
 8003198:	db0b      	blt.n	80031b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800319a:	79fb      	ldrb	r3, [r7, #7]
 800319c:	f003 021f 	and.w	r2, r3, #31
 80031a0:	4907      	ldr	r1, [pc, #28]	@ (80031c0 <__NVIC_EnableIRQ+0x38>)
 80031a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a6:	095b      	lsrs	r3, r3, #5
 80031a8:	2001      	movs	r0, #1
 80031aa:	fa00 f202 	lsl.w	r2, r0, r2
 80031ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031b2:	bf00      	nop
 80031b4:	370c      	adds	r7, #12
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	e000e100 	.word	0xe000e100

080031c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	6039      	str	r1, [r7, #0]
 80031ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	db0a      	blt.n	80031ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	490c      	ldr	r1, [pc, #48]	@ (8003210 <__NVIC_SetPriority+0x4c>)
 80031de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e2:	0112      	lsls	r2, r2, #4
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	440b      	add	r3, r1
 80031e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031ec:	e00a      	b.n	8003204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	4908      	ldr	r1, [pc, #32]	@ (8003214 <__NVIC_SetPriority+0x50>)
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	3b04      	subs	r3, #4
 80031fc:	0112      	lsls	r2, r2, #4
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	440b      	add	r3, r1
 8003202:	761a      	strb	r2, [r3, #24]
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000e100 	.word	0xe000e100
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003218:	b480      	push	{r7}
 800321a:	b089      	sub	sp, #36	@ 0x24
 800321c:	af00      	add	r7, sp, #0
 800321e:	60f8      	str	r0, [r7, #12]
 8003220:	60b9      	str	r1, [r7, #8]
 8003222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	f003 0307 	and.w	r3, r3, #7
 800322a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800322c:	69fb      	ldr	r3, [r7, #28]
 800322e:	f1c3 0307 	rsb	r3, r3, #7
 8003232:	2b04      	cmp	r3, #4
 8003234:	bf28      	it	cs
 8003236:	2304      	movcs	r3, #4
 8003238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800323a:	69fb      	ldr	r3, [r7, #28]
 800323c:	3304      	adds	r3, #4
 800323e:	2b06      	cmp	r3, #6
 8003240:	d902      	bls.n	8003248 <NVIC_EncodePriority+0x30>
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	3b03      	subs	r3, #3
 8003246:	e000      	b.n	800324a <NVIC_EncodePriority+0x32>
 8003248:	2300      	movs	r3, #0
 800324a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800324c:	f04f 32ff 	mov.w	r2, #4294967295
 8003250:	69bb      	ldr	r3, [r7, #24]
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43da      	mvns	r2, r3
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	401a      	ands	r2, r3
 800325c:	697b      	ldr	r3, [r7, #20]
 800325e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003260:	f04f 31ff 	mov.w	r1, #4294967295
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	fa01 f303 	lsl.w	r3, r1, r3
 800326a:	43d9      	mvns	r1, r3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003270:	4313      	orrs	r3, r2
         );
}
 8003272:	4618      	mov	r0, r3
 8003274:	3724      	adds	r7, #36	@ 0x24
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr

0800327e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800327e:	b580      	push	{r7, lr}
 8003280:	b082      	sub	sp, #8
 8003282:	af00      	add	r7, sp, #0
 8003284:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f7ff ff4c 	bl	8003124 <__NVIC_SetPriorityGrouping>
}
 800328c:	bf00      	nop
 800328e:	3708      	adds	r7, #8
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	4603      	mov	r3, r0
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
 80032a0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80032a2:	f7ff ff63 	bl	800316c <__NVIC_GetPriorityGrouping>
 80032a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032a8:	687a      	ldr	r2, [r7, #4]
 80032aa:	68b9      	ldr	r1, [r7, #8]
 80032ac:	6978      	ldr	r0, [r7, #20]
 80032ae:	f7ff ffb3 	bl	8003218 <NVIC_EncodePriority>
 80032b2:	4602      	mov	r2, r0
 80032b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032b8:	4611      	mov	r1, r2
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7ff ff82 	bl	80031c4 <__NVIC_SetPriority>
}
 80032c0:	bf00      	nop
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	4603      	mov	r3, r0
 80032d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7ff ff56 	bl	8003188 <__NVIC_EnableIRQ>
}
 80032dc:	bf00      	nop
 80032de:	3708      	adds	r7, #8
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}

080032e4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b084      	sub	sp, #16
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e08d      	b.n	8003412 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	4b47      	ldr	r3, [pc, #284]	@ (800341c <HAL_DMA_Init+0x138>)
 80032fe:	429a      	cmp	r2, r3
 8003300:	d80f      	bhi.n	8003322 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	461a      	mov	r2, r3
 8003308:	4b45      	ldr	r3, [pc, #276]	@ (8003420 <HAL_DMA_Init+0x13c>)
 800330a:	4413      	add	r3, r2
 800330c:	4a45      	ldr	r2, [pc, #276]	@ (8003424 <HAL_DMA_Init+0x140>)
 800330e:	fba2 2303 	umull	r2, r3, r2, r3
 8003312:	091b      	lsrs	r3, r3, #4
 8003314:	009a      	lsls	r2, r3, #2
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	4a42      	ldr	r2, [pc, #264]	@ (8003428 <HAL_DMA_Init+0x144>)
 800331e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003320:	e00e      	b.n	8003340 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	461a      	mov	r2, r3
 8003328:	4b40      	ldr	r3, [pc, #256]	@ (800342c <HAL_DMA_Init+0x148>)
 800332a:	4413      	add	r3, r2
 800332c:	4a3d      	ldr	r2, [pc, #244]	@ (8003424 <HAL_DMA_Init+0x140>)
 800332e:	fba2 2303 	umull	r2, r3, r2, r3
 8003332:	091b      	lsrs	r3, r3, #4
 8003334:	009a      	lsls	r2, r3, #2
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a3c      	ldr	r2, [pc, #240]	@ (8003430 <HAL_DMA_Init+0x14c>)
 800333e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003356:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800335a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003364:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	691b      	ldr	r3, [r3, #16]
 800336a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003370:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	699b      	ldr	r3, [r3, #24]
 8003376:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800337c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6a1b      	ldr	r3, [r3, #32]
 8003382:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003384:	68fa      	ldr	r2, [r7, #12]
 8003386:	4313      	orrs	r3, r2
 8003388:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f9b6 	bl	8003704 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	689b      	ldr	r3, [r3, #8]
 800339c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80033a0:	d102      	bne.n	80033a8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80033bc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d010      	beq.n	80033e8 <HAL_DMA_Init+0x104>
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	2b04      	cmp	r3, #4
 80033cc:	d80c      	bhi.n	80033e8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f000 f9d6 	bl	8003780 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	e008      	b.n	80033fa <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2200      	movs	r2, #0
 80033ec:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	2200      	movs	r2, #0
 80033f8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2201      	movs	r2, #1
 8003404:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2200      	movs	r2, #0
 800340c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	3710      	adds	r7, #16
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	40020407 	.word	0x40020407
 8003420:	bffdfff8 	.word	0xbffdfff8
 8003424:	cccccccd 	.word	0xcccccccd
 8003428:	40020000 	.word	0x40020000
 800342c:	bffdfbf8 	.word	0xbffdfbf8
 8003430:	40020400 	.word	0x40020400

08003434 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003442:	2300      	movs	r3, #0
 8003444:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800344c:	2b01      	cmp	r3, #1
 800344e:	d101      	bne.n	8003454 <HAL_DMA_Start_IT+0x20>
 8003450:	2302      	movs	r3, #2
 8003452:	e066      	b.n	8003522 <HAL_DMA_Start_IT+0xee>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b01      	cmp	r3, #1
 8003466:	d155      	bne.n	8003514 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	2202      	movs	r2, #2
 800346c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	2200      	movs	r2, #0
 8003474:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f022 0201 	bic.w	r2, r2, #1
 8003484:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	68b9      	ldr	r1, [r7, #8]
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f000 f8fb 	bl	8003688 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003496:	2b00      	cmp	r3, #0
 8003498:	d008      	beq.n	80034ac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	f042 020e 	orr.w	r2, r2, #14
 80034a8:	601a      	str	r2, [r3, #0]
 80034aa:	e00f      	b.n	80034cc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f022 0204 	bic.w	r2, r2, #4
 80034ba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	681a      	ldr	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f042 020a 	orr.w	r2, r2, #10
 80034ca:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d007      	beq.n	80034ea <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034e8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d007      	beq.n	8003502 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034fc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003500:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	681a      	ldr	r2, [r3, #0]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f042 0201 	orr.w	r2, r2, #1
 8003510:	601a      	str	r2, [r3, #0]
 8003512:	e005      	b.n	8003520 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800351c:	2302      	movs	r3, #2
 800351e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003520:	7dfb      	ldrb	r3, [r7, #23]
}
 8003522:	4618      	mov	r0, r3
 8003524:	3718      	adds	r7, #24
 8003526:	46bd      	mov	sp, r7
 8003528:	bd80      	pop	{r7, pc}

0800352a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800352a:	b580      	push	{r7, lr}
 800352c:	b084      	sub	sp, #16
 800352e:	af00      	add	r7, sp, #0
 8003530:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003546:	f003 031f 	and.w	r3, r3, #31
 800354a:	2204      	movs	r2, #4
 800354c:	409a      	lsls	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4013      	ands	r3, r2
 8003552:	2b00      	cmp	r3, #0
 8003554:	d026      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x7a>
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	f003 0304 	and.w	r3, r3, #4
 800355c:	2b00      	cmp	r3, #0
 800355e:	d021      	beq.n	80035a4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0320 	and.w	r3, r3, #32
 800356a:	2b00      	cmp	r3, #0
 800356c:	d107      	bne.n	800357e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	681a      	ldr	r2, [r3, #0]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 0204 	bic.w	r2, r2, #4
 800357c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003582:	f003 021f 	and.w	r2, r3, #31
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800358a:	2104      	movs	r1, #4
 800358c:	fa01 f202 	lsl.w	r2, r1, r2
 8003590:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003596:	2b00      	cmp	r3, #0
 8003598:	d071      	beq.n	800367e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80035a2:	e06c      	b.n	800367e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035a8:	f003 031f 	and.w	r3, r3, #31
 80035ac:	2202      	movs	r2, #2
 80035ae:	409a      	lsls	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	4013      	ands	r3, r2
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d02e      	beq.n	8003616 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 80035b8:	68bb      	ldr	r3, [r7, #8]
 80035ba:	f003 0302 	and.w	r3, r3, #2
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d029      	beq.n	8003616 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0320 	and.w	r3, r3, #32
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d10b      	bne.n	80035e8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f022 020a 	bic.w	r2, r2, #10
 80035de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ec:	f003 021f 	and.w	r2, r3, #31
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f4:	2102      	movs	r1, #2
 80035f6:	fa01 f202 	lsl.w	r2, r1, r2
 80035fa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003608:	2b00      	cmp	r3, #0
 800360a:	d038      	beq.n	800367e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003614:	e033      	b.n	800367e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800361a:	f003 031f 	and.w	r3, r3, #31
 800361e:	2208      	movs	r2, #8
 8003620:	409a      	lsls	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4013      	ands	r3, r2
 8003626:	2b00      	cmp	r3, #0
 8003628:	d02a      	beq.n	8003680 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	f003 0308 	and.w	r3, r3, #8
 8003630:	2b00      	cmp	r3, #0
 8003632:	d025      	beq.n	8003680 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	681a      	ldr	r2, [r3, #0]
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f022 020e 	bic.w	r2, r2, #14
 8003642:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003648:	f003 021f 	and.w	r2, r3, #31
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003650:	2101      	movs	r1, #1
 8003652:	fa01 f202 	lsl.w	r2, r1, r2
 8003656:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2201      	movs	r2, #1
 8003662:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2200      	movs	r2, #0
 800366a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003672:	2b00      	cmp	r3, #0
 8003674:	d004      	beq.n	8003680 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800367a:	6878      	ldr	r0, [r7, #4]
 800367c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800367e:	bf00      	nop
 8003680:	bf00      	nop
}
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	60f8      	str	r0, [r7, #12]
 8003690:	60b9      	str	r1, [r7, #8]
 8003692:	607a      	str	r2, [r7, #4]
 8003694:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800369a:	68fa      	ldr	r2, [r7, #12]
 800369c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800369e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d004      	beq.n	80036b2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80036b0:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b6:	f003 021f 	and.w	r2, r3, #31
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036be:	2101      	movs	r1, #1
 80036c0:	fa01 f202 	lsl.w	r2, r1, r2
 80036c4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	683a      	ldr	r2, [r7, #0]
 80036cc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	2b10      	cmp	r3, #16
 80036d4:	d108      	bne.n	80036e8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	68ba      	ldr	r2, [r7, #8]
 80036e4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80036e6:	e007      	b.n	80036f8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	68ba      	ldr	r2, [r7, #8]
 80036ee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	60da      	str	r2, [r3, #12]
}
 80036f8:	bf00      	nop
 80036fa:	3714      	adds	r7, #20
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003704:	b480      	push	{r7}
 8003706:	b087      	sub	sp, #28
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	461a      	mov	r2, r3
 8003712:	4b16      	ldr	r3, [pc, #88]	@ (800376c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003714:	429a      	cmp	r2, r3
 8003716:	d802      	bhi.n	800371e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003718:	4b15      	ldr	r3, [pc, #84]	@ (8003770 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800371a:	617b      	str	r3, [r7, #20]
 800371c:	e001      	b.n	8003722 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 800371e:	4b15      	ldr	r3, [pc, #84]	@ (8003774 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003720:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	b2db      	uxtb	r3, r3
 800372c:	3b08      	subs	r3, #8
 800372e:	4a12      	ldr	r2, [pc, #72]	@ (8003778 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003730:	fba2 2303 	umull	r2, r3, r2, r3
 8003734:	091b      	lsrs	r3, r3, #4
 8003736:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800373c:	089b      	lsrs	r3, r3, #2
 800373e:	009a      	lsls	r2, r3, #2
 8003740:	693b      	ldr	r3, [r7, #16]
 8003742:	4413      	add	r3, r2
 8003744:	461a      	mov	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	4a0b      	ldr	r2, [pc, #44]	@ (800377c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800374e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f003 031f 	and.w	r3, r3, #31
 8003756:	2201      	movs	r2, #1
 8003758:	409a      	lsls	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800375e:	bf00      	nop
 8003760:	371c      	adds	r7, #28
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr
 800376a:	bf00      	nop
 800376c:	40020407 	.word	0x40020407
 8003770:	40020800 	.word	0x40020800
 8003774:	40020820 	.word	0x40020820
 8003778:	cccccccd 	.word	0xcccccccd
 800377c:	40020880 	.word	0x40020880

08003780 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	b2db      	uxtb	r3, r3
 800378e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003790:	68fa      	ldr	r2, [r7, #12]
 8003792:	4b0b      	ldr	r3, [pc, #44]	@ (80037c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003794:	4413      	add	r3, r2
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	461a      	mov	r2, r3
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a08      	ldr	r2, [pc, #32]	@ (80037c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80037a2:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	f003 031f 	and.w	r3, r3, #31
 80037ac:	2201      	movs	r2, #1
 80037ae:	409a      	lsls	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80037b4:	bf00      	nop
 80037b6:	3714      	adds	r7, #20
 80037b8:	46bd      	mov	sp, r7
 80037ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037be:	4770      	bx	lr
 80037c0:	1000823f 	.word	0x1000823f
 80037c4:	40020940 	.word	0x40020940

080037c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b087      	sub	sp, #28
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80037d2:	2300      	movs	r3, #0
 80037d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80037d6:	e15a      	b.n	8003a8e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	2101      	movs	r1, #1
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	fa01 f303 	lsl.w	r3, r1, r3
 80037e4:	4013      	ands	r3, r2
 80037e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	f000 814c 	beq.w	8003a88 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f003 0303 	and.w	r3, r3, #3
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d005      	beq.n	8003808 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003804:	2b02      	cmp	r3, #2
 8003806:	d130      	bne.n	800386a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689b      	ldr	r3, [r3, #8]
 800380c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800380e:	697b      	ldr	r3, [r7, #20]
 8003810:	005b      	lsls	r3, r3, #1
 8003812:	2203      	movs	r2, #3
 8003814:	fa02 f303 	lsl.w	r3, r2, r3
 8003818:	43db      	mvns	r3, r3
 800381a:	693a      	ldr	r2, [r7, #16]
 800381c:	4013      	ands	r3, r2
 800381e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	68da      	ldr	r2, [r3, #12]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	fa02 f303 	lsl.w	r3, r2, r3
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	4313      	orrs	r3, r2
 8003830:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800383e:	2201      	movs	r2, #1
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	fa02 f303 	lsl.w	r3, r2, r3
 8003846:	43db      	mvns	r3, r3
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	4013      	ands	r3, r2
 800384c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	091b      	lsrs	r3, r3, #4
 8003854:	f003 0201 	and.w	r2, r3, #1
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	fa02 f303 	lsl.w	r3, r2, r3
 800385e:	693a      	ldr	r2, [r7, #16]
 8003860:	4313      	orrs	r3, r2
 8003862:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	693a      	ldr	r2, [r7, #16]
 8003868:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	f003 0303 	and.w	r3, r3, #3
 8003872:	2b03      	cmp	r3, #3
 8003874:	d017      	beq.n	80038a6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	005b      	lsls	r3, r3, #1
 8003880:	2203      	movs	r2, #3
 8003882:	fa02 f303 	lsl.w	r3, r2, r3
 8003886:	43db      	mvns	r3, r3
 8003888:	693a      	ldr	r2, [r7, #16]
 800388a:	4013      	ands	r3, r2
 800388c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	689a      	ldr	r2, [r3, #8]
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	005b      	lsls	r3, r3, #1
 8003896:	fa02 f303 	lsl.w	r3, r2, r3
 800389a:	693a      	ldr	r2, [r7, #16]
 800389c:	4313      	orrs	r3, r2
 800389e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	693a      	ldr	r2, [r7, #16]
 80038a4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f003 0303 	and.w	r3, r3, #3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d123      	bne.n	80038fa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	08da      	lsrs	r2, r3, #3
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	3208      	adds	r2, #8
 80038ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038be:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	f003 0307 	and.w	r3, r3, #7
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	220f      	movs	r2, #15
 80038ca:	fa02 f303 	lsl.w	r3, r2, r3
 80038ce:	43db      	mvns	r3, r3
 80038d0:	693a      	ldr	r2, [r7, #16]
 80038d2:	4013      	ands	r3, r2
 80038d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	691a      	ldr	r2, [r3, #16]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	009b      	lsls	r3, r3, #2
 80038e2:	fa02 f303 	lsl.w	r3, r2, r3
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	4313      	orrs	r3, r2
 80038ea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	08da      	lsrs	r2, r3, #3
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	3208      	adds	r2, #8
 80038f4:	6939      	ldr	r1, [r7, #16]
 80038f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	005b      	lsls	r3, r3, #1
 8003904:	2203      	movs	r2, #3
 8003906:	fa02 f303 	lsl.w	r3, r2, r3
 800390a:	43db      	mvns	r3, r3
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	4013      	ands	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 0203 	and.w	r2, r3, #3
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	005b      	lsls	r3, r3, #1
 800391e:	fa02 f303 	lsl.w	r3, r2, r3
 8003922:	693a      	ldr	r2, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 80a6 	beq.w	8003a88 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800393c:	4b5b      	ldr	r3, [pc, #364]	@ (8003aac <HAL_GPIO_Init+0x2e4>)
 800393e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003940:	4a5a      	ldr	r2, [pc, #360]	@ (8003aac <HAL_GPIO_Init+0x2e4>)
 8003942:	f043 0301 	orr.w	r3, r3, #1
 8003946:	6613      	str	r3, [r2, #96]	@ 0x60
 8003948:	4b58      	ldr	r3, [pc, #352]	@ (8003aac <HAL_GPIO_Init+0x2e4>)
 800394a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394c:	f003 0301 	and.w	r3, r3, #1
 8003950:	60bb      	str	r3, [r7, #8]
 8003952:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003954:	4a56      	ldr	r2, [pc, #344]	@ (8003ab0 <HAL_GPIO_Init+0x2e8>)
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	089b      	lsrs	r3, r3, #2
 800395a:	3302      	adds	r3, #2
 800395c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003960:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	f003 0303 	and.w	r3, r3, #3
 8003968:	009b      	lsls	r3, r3, #2
 800396a:	220f      	movs	r2, #15
 800396c:	fa02 f303 	lsl.w	r3, r2, r3
 8003970:	43db      	mvns	r3, r3
 8003972:	693a      	ldr	r2, [r7, #16]
 8003974:	4013      	ands	r3, r2
 8003976:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800397e:	d01f      	beq.n	80039c0 <HAL_GPIO_Init+0x1f8>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	4a4c      	ldr	r2, [pc, #304]	@ (8003ab4 <HAL_GPIO_Init+0x2ec>)
 8003984:	4293      	cmp	r3, r2
 8003986:	d019      	beq.n	80039bc <HAL_GPIO_Init+0x1f4>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	4a4b      	ldr	r2, [pc, #300]	@ (8003ab8 <HAL_GPIO_Init+0x2f0>)
 800398c:	4293      	cmp	r3, r2
 800398e:	d013      	beq.n	80039b8 <HAL_GPIO_Init+0x1f0>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	4a4a      	ldr	r2, [pc, #296]	@ (8003abc <HAL_GPIO_Init+0x2f4>)
 8003994:	4293      	cmp	r3, r2
 8003996:	d00d      	beq.n	80039b4 <HAL_GPIO_Init+0x1ec>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	4a49      	ldr	r2, [pc, #292]	@ (8003ac0 <HAL_GPIO_Init+0x2f8>)
 800399c:	4293      	cmp	r3, r2
 800399e:	d007      	beq.n	80039b0 <HAL_GPIO_Init+0x1e8>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a48      	ldr	r2, [pc, #288]	@ (8003ac4 <HAL_GPIO_Init+0x2fc>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d101      	bne.n	80039ac <HAL_GPIO_Init+0x1e4>
 80039a8:	2305      	movs	r3, #5
 80039aa:	e00a      	b.n	80039c2 <HAL_GPIO_Init+0x1fa>
 80039ac:	2306      	movs	r3, #6
 80039ae:	e008      	b.n	80039c2 <HAL_GPIO_Init+0x1fa>
 80039b0:	2304      	movs	r3, #4
 80039b2:	e006      	b.n	80039c2 <HAL_GPIO_Init+0x1fa>
 80039b4:	2303      	movs	r3, #3
 80039b6:	e004      	b.n	80039c2 <HAL_GPIO_Init+0x1fa>
 80039b8:	2302      	movs	r3, #2
 80039ba:	e002      	b.n	80039c2 <HAL_GPIO_Init+0x1fa>
 80039bc:	2301      	movs	r3, #1
 80039be:	e000      	b.n	80039c2 <HAL_GPIO_Init+0x1fa>
 80039c0:	2300      	movs	r3, #0
 80039c2:	697a      	ldr	r2, [r7, #20]
 80039c4:	f002 0203 	and.w	r2, r2, #3
 80039c8:	0092      	lsls	r2, r2, #2
 80039ca:	4093      	lsls	r3, r2
 80039cc:	693a      	ldr	r2, [r7, #16]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80039d2:	4937      	ldr	r1, [pc, #220]	@ (8003ab0 <HAL_GPIO_Init+0x2e8>)
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	089b      	lsrs	r3, r3, #2
 80039d8:	3302      	adds	r3, #2
 80039da:	693a      	ldr	r2, [r7, #16]
 80039dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039e0:	4b39      	ldr	r3, [pc, #228]	@ (8003ac8 <HAL_GPIO_Init+0x300>)
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	43db      	mvns	r3, r3
 80039ea:	693a      	ldr	r2, [r7, #16]
 80039ec:	4013      	ands	r3, r2
 80039ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d003      	beq.n	8003a04 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a04:	4a30      	ldr	r2, [pc, #192]	@ (8003ac8 <HAL_GPIO_Init+0x300>)
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8003ac8 <HAL_GPIO_Init+0x300>)
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	43db      	mvns	r3, r3
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4013      	ands	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003a26:	693a      	ldr	r2, [r7, #16]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	4313      	orrs	r3, r2
 8003a2c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a2e:	4a26      	ldr	r2, [pc, #152]	@ (8003ac8 <HAL_GPIO_Init+0x300>)
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003a34:	4b24      	ldr	r3, [pc, #144]	@ (8003ac8 <HAL_GPIO_Init+0x300>)
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	43db      	mvns	r3, r3
 8003a3e:	693a      	ldr	r2, [r7, #16]
 8003a40:	4013      	ands	r3, r2
 8003a42:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a44:	683b      	ldr	r3, [r7, #0]
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003a50:	693a      	ldr	r2, [r7, #16]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003a58:	4a1b      	ldr	r2, [pc, #108]	@ (8003ac8 <HAL_GPIO_Init+0x300>)
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8003ac8 <HAL_GPIO_Init+0x300>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	43db      	mvns	r3, r3
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a82:	4a11      	ldr	r2, [pc, #68]	@ (8003ac8 <HAL_GPIO_Init+0x300>)
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	fa22 f303 	lsr.w	r3, r2, r3
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	f47f ae9d 	bne.w	80037d8 <HAL_GPIO_Init+0x10>
  }
}
 8003a9e:	bf00      	nop
 8003aa0:	bf00      	nop
 8003aa2:	371c      	adds	r7, #28
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aaa:	4770      	bx	lr
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	40010000 	.word	0x40010000
 8003ab4:	48000400 	.word	0x48000400
 8003ab8:	48000800 	.word	0x48000800
 8003abc:	48000c00 	.word	0x48000c00
 8003ac0:	48001000 	.word	0x48001000
 8003ac4:	48001400 	.word	0x48001400
 8003ac8:	40010400 	.word	0x40010400

08003acc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
 8003ad4:	460b      	mov	r3, r1
 8003ad6:	807b      	strh	r3, [r7, #2]
 8003ad8:	4613      	mov	r3, r2
 8003ada:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003adc:	787b      	ldrb	r3, [r7, #1]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d003      	beq.n	8003aea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003ae2:	887a      	ldrh	r2, [r7, #2]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ae8:	e002      	b.n	8003af0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003aea:	887a      	ldrh	r2, [r7, #2]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003af0:	bf00      	nop
 8003af2:	370c      	adds	r7, #12
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d101      	bne.n	8003b0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e08d      	b.n	8003c2a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d106      	bne.n	8003b28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f7fe f9aa 	bl	8001e7c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2224      	movs	r2, #36	@ 0x24
 8003b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f022 0201 	bic.w	r2, r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	685a      	ldr	r2, [r3, #4]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	689a      	ldr	r2, [r3, #8]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003b5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d107      	bne.n	8003b76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	689a      	ldr	r2, [r3, #8]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b72:	609a      	str	r2, [r3, #8]
 8003b74:	e006      	b.n	8003b84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	689a      	ldr	r2, [r3, #8]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003b82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d108      	bne.n	8003b9e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685a      	ldr	r2, [r3, #4]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b9a:	605a      	str	r2, [r3, #4]
 8003b9c:	e007      	b.n	8003bae <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	685a      	ldr	r2, [r3, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bac:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	685b      	ldr	r3, [r3, #4]
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	6812      	ldr	r2, [r2, #0]
 8003bb8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003bbc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bc0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68da      	ldr	r2, [r3, #12]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bd0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	691a      	ldr	r2, [r3, #16]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	69d9      	ldr	r1, [r3, #28]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a1a      	ldr	r2, [r3, #32]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	430a      	orrs	r2, r1
 8003bfa:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f042 0201 	orr.w	r2, r2, #1
 8003c0a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2220      	movs	r2, #32
 8003c16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3708      	adds	r7, #8
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
 8003c3a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b20      	cmp	r3, #32
 8003c46:	d138      	bne.n	8003cba <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d101      	bne.n	8003c56 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e032      	b.n	8003cbc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2224      	movs	r2, #36	@ 0x24
 8003c62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f022 0201 	bic.w	r2, r2, #1
 8003c74:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c84:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6819      	ldr	r1, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	683a      	ldr	r2, [r7, #0]
 8003c92:	430a      	orrs	r2, r1
 8003c94:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0201 	orr.w	r2, r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2220      	movs	r2, #32
 8003caa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	e000      	b.n	8003cbc <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003cba:	2302      	movs	r3, #2
  }
}
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	370c      	adds	r7, #12
 8003cc0:	46bd      	mov	sp, r7
 8003cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc6:	4770      	bx	lr

08003cc8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003cc8:	b480      	push	{r7}
 8003cca:	b085      	sub	sp, #20
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
 8003cd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b20      	cmp	r3, #32
 8003cdc:	d139      	bne.n	8003d52 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d101      	bne.n	8003cec <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ce8:	2302      	movs	r3, #2
 8003cea:	e033      	b.n	8003d54 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2201      	movs	r2, #1
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2224      	movs	r2, #36	@ 0x24
 8003cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f022 0201 	bic.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003d1a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	021b      	lsls	r3, r3, #8
 8003d20:	68fa      	ldr	r2, [r7, #12]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	68fa      	ldr	r2, [r7, #12]
 8003d2c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681a      	ldr	r2, [r3, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f042 0201 	orr.w	r2, r2, #1
 8003d3c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2220      	movs	r2, #32
 8003d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2200      	movs	r2, #0
 8003d4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	e000      	b.n	8003d54 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d52:	2302      	movs	r3, #2
  }
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3714      	adds	r7, #20
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b085      	sub	sp, #20
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d141      	bne.n	8003df2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003d6e:	4b4b      	ldr	r3, [pc, #300]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003d76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d7a:	d131      	bne.n	8003de0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d7c:	4b47      	ldr	r3, [pc, #284]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003d82:	4a46      	ldr	r2, [pc, #280]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d88:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003d8c:	4b43      	ldr	r3, [pc, #268]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003d94:	4a41      	ldr	r2, [pc, #260]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003d9a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003d9c:	4b40      	ldr	r3, [pc, #256]	@ (8003ea0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2232      	movs	r2, #50	@ 0x32
 8003da2:	fb02 f303 	mul.w	r3, r2, r3
 8003da6:	4a3f      	ldr	r2, [pc, #252]	@ (8003ea4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003da8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dac:	0c9b      	lsrs	r3, r3, #18
 8003dae:	3301      	adds	r3, #1
 8003db0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003db2:	e002      	b.n	8003dba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	3b01      	subs	r3, #1
 8003db8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003dba:	4b38      	ldr	r3, [pc, #224]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dbc:	695b      	ldr	r3, [r3, #20]
 8003dbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dc6:	d102      	bne.n	8003dce <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f2      	bne.n	8003db4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003dce:	4b33      	ldr	r3, [pc, #204]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dda:	d158      	bne.n	8003e8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003ddc:	2303      	movs	r3, #3
 8003dde:	e057      	b.n	8003e90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003de0:	4b2e      	ldr	r3, [pc, #184]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003de2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003de6:	4a2d      	ldr	r2, [pc, #180]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003de8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dec:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003df0:	e04d      	b.n	8003e8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003df8:	d141      	bne.n	8003e7e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003dfa:	4b28      	ldr	r3, [pc, #160]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003e02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e06:	d131      	bne.n	8003e6c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e08:	4b24      	ldr	r3, [pc, #144]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e0e:	4a23      	ldr	r2, [pc, #140]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003e18:	4b20      	ldr	r3, [pc, #128]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e20:	4a1e      	ldr	r2, [pc, #120]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003e26:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003e28:	4b1d      	ldr	r3, [pc, #116]	@ (8003ea0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	2232      	movs	r2, #50	@ 0x32
 8003e2e:	fb02 f303 	mul.w	r3, r2, r3
 8003e32:	4a1c      	ldr	r2, [pc, #112]	@ (8003ea4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003e34:	fba2 2303 	umull	r2, r3, r2, r3
 8003e38:	0c9b      	lsrs	r3, r3, #18
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e3e:	e002      	b.n	8003e46 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	3b01      	subs	r3, #1
 8003e44:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003e46:	4b15      	ldr	r3, [pc, #84]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e52:	d102      	bne.n	8003e5a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1f2      	bne.n	8003e40 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003e5a:	4b10      	ldr	r3, [pc, #64]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e66:	d112      	bne.n	8003e8e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e011      	b.n	8003e90 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e72:	4a0a      	ldr	r2, [pc, #40]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e78:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003e7c:	e007      	b.n	8003e8e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003e7e:	4b07      	ldr	r3, [pc, #28]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003e86:	4a05      	ldr	r2, [pc, #20]	@ (8003e9c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003e88:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e8c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
}
 8003e90:	4618      	mov	r0, r3
 8003e92:	3714      	adds	r7, #20
 8003e94:	46bd      	mov	sp, r7
 8003e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9a:	4770      	bx	lr
 8003e9c:	40007000 	.word	0x40007000
 8003ea0:	20000000 	.word	0x20000000
 8003ea4:	431bde83 	.word	0x431bde83

08003ea8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003eac:	4b05      	ldr	r3, [pc, #20]	@ (8003ec4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	4a04      	ldr	r2, [pc, #16]	@ (8003ec4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003eb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003eb6:	6093      	str	r3, [r2, #8]
}
 8003eb8:	bf00      	nop
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40007000 	.word	0x40007000

08003ec8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b088      	sub	sp, #32
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d101      	bne.n	8003eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e2fe      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d075      	beq.n	8003fd2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003ee6:	4b97      	ldr	r3, [pc, #604]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	f003 030c 	and.w	r3, r3, #12
 8003eee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ef0:	4b94      	ldr	r3, [pc, #592]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	f003 0303 	and.w	r3, r3, #3
 8003ef8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	2b0c      	cmp	r3, #12
 8003efe:	d102      	bne.n	8003f06 <HAL_RCC_OscConfig+0x3e>
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	2b03      	cmp	r3, #3
 8003f04:	d002      	beq.n	8003f0c <HAL_RCC_OscConfig+0x44>
 8003f06:	69bb      	ldr	r3, [r7, #24]
 8003f08:	2b08      	cmp	r3, #8
 8003f0a:	d10b      	bne.n	8003f24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f0c:	4b8d      	ldr	r3, [pc, #564]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d05b      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x108>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d157      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e2d9      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f2c:	d106      	bne.n	8003f3c <HAL_RCC_OscConfig+0x74>
 8003f2e:	4b85      	ldr	r3, [pc, #532]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4a84      	ldr	r2, [pc, #528]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f38:	6013      	str	r3, [r2, #0]
 8003f3a:	e01d      	b.n	8003f78 <HAL_RCC_OscConfig+0xb0>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f44:	d10c      	bne.n	8003f60 <HAL_RCC_OscConfig+0x98>
 8003f46:	4b7f      	ldr	r3, [pc, #508]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a7e      	ldr	r2, [pc, #504]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	4b7c      	ldr	r3, [pc, #496]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a7b      	ldr	r2, [pc, #492]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f5c:	6013      	str	r3, [r2, #0]
 8003f5e:	e00b      	b.n	8003f78 <HAL_RCC_OscConfig+0xb0>
 8003f60:	4b78      	ldr	r3, [pc, #480]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a77      	ldr	r2, [pc, #476]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f6a:	6013      	str	r3, [r2, #0]
 8003f6c:	4b75      	ldr	r3, [pc, #468]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4a74      	ldr	r2, [pc, #464]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f76:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d013      	beq.n	8003fa8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f80:	f7ff f8c4 	bl	800310c <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f88:	f7ff f8c0 	bl	800310c <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b64      	cmp	r3, #100	@ 0x64
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e29e      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f9a:	4b6a      	ldr	r3, [pc, #424]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d0f0      	beq.n	8003f88 <HAL_RCC_OscConfig+0xc0>
 8003fa6:	e014      	b.n	8003fd2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa8:	f7ff f8b0 	bl	800310c <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fb0:	f7ff f8ac 	bl	800310c <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b64      	cmp	r3, #100	@ 0x64
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e28a      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fc2:	4b60      	ldr	r3, [pc, #384]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1f0      	bne.n	8003fb0 <HAL_RCC_OscConfig+0xe8>
 8003fce:	e000      	b.n	8003fd2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d075      	beq.n	80040ca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003fde:	4b59      	ldr	r3, [pc, #356]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f003 030c 	and.w	r3, r3, #12
 8003fe6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003fe8:	4b56      	ldr	r3, [pc, #344]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	f003 0303 	and.w	r3, r3, #3
 8003ff0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	2b0c      	cmp	r3, #12
 8003ff6:	d102      	bne.n	8003ffe <HAL_RCC_OscConfig+0x136>
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d002      	beq.n	8004004 <HAL_RCC_OscConfig+0x13c>
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	2b04      	cmp	r3, #4
 8004002:	d11f      	bne.n	8004044 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004004:	4b4f      	ldr	r3, [pc, #316]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_RCC_OscConfig+0x154>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d101      	bne.n	800401c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e25d      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800401c:	4b49      	ldr	r3, [pc, #292]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	061b      	lsls	r3, r3, #24
 800402a:	4946      	ldr	r1, [pc, #280]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 800402c:	4313      	orrs	r3, r2
 800402e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004030:	4b45      	ldr	r3, [pc, #276]	@ (8004148 <HAL_RCC_OscConfig+0x280>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4618      	mov	r0, r3
 8004036:	f7fe f8cf 	bl	80021d8 <HAL_InitTick>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d043      	beq.n	80040c8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004040:	2301      	movs	r3, #1
 8004042:	e249      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d023      	beq.n	8004094 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800404c:	4b3d      	ldr	r3, [pc, #244]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a3c      	ldr	r2, [pc, #240]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8004052:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004056:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004058:	f7ff f858 	bl	800310c <HAL_GetTick>
 800405c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800405e:	e008      	b.n	8004072 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004060:	f7ff f854 	bl	800310c <HAL_GetTick>
 8004064:	4602      	mov	r2, r0
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	1ad3      	subs	r3, r2, r3
 800406a:	2b02      	cmp	r3, #2
 800406c:	d901      	bls.n	8004072 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800406e:	2303      	movs	r3, #3
 8004070:	e232      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004072:	4b34      	ldr	r3, [pc, #208]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800407a:	2b00      	cmp	r3, #0
 800407c:	d0f0      	beq.n	8004060 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800407e:	4b31      	ldr	r3, [pc, #196]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	061b      	lsls	r3, r3, #24
 800408c:	492d      	ldr	r1, [pc, #180]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 800408e:	4313      	orrs	r3, r2
 8004090:	604b      	str	r3, [r1, #4]
 8004092:	e01a      	b.n	80040ca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004094:	4b2b      	ldr	r3, [pc, #172]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a2a      	ldr	r2, [pc, #168]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 800409a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800409e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040a0:	f7ff f834 	bl	800310c <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040a8:	f7ff f830 	bl	800310c <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e20e      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040ba:	4b22      	ldr	r3, [pc, #136]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d1f0      	bne.n	80040a8 <HAL_RCC_OscConfig+0x1e0>
 80040c6:	e000      	b.n	80040ca <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80040c8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f003 0308 	and.w	r3, r3, #8
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d041      	beq.n	800415a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	695b      	ldr	r3, [r3, #20]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d01c      	beq.n	8004118 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040de:	4b19      	ldr	r3, [pc, #100]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 80040e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80040e4:	4a17      	ldr	r2, [pc, #92]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 80040e6:	f043 0301 	orr.w	r3, r3, #1
 80040ea:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ee:	f7ff f80d 	bl	800310c <HAL_GetTick>
 80040f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040f4:	e008      	b.n	8004108 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040f6:	f7ff f809 	bl	800310c <HAL_GetTick>
 80040fa:	4602      	mov	r2, r0
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	1ad3      	subs	r3, r2, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d901      	bls.n	8004108 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e1e7      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004108:	4b0e      	ldr	r3, [pc, #56]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 800410a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d0ef      	beq.n	80040f6 <HAL_RCC_OscConfig+0x22e>
 8004116:	e020      	b.n	800415a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004118:	4b0a      	ldr	r3, [pc, #40]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 800411a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800411e:	4a09      	ldr	r2, [pc, #36]	@ (8004144 <HAL_RCC_OscConfig+0x27c>)
 8004120:	f023 0301 	bic.w	r3, r3, #1
 8004124:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004128:	f7fe fff0 	bl	800310c <HAL_GetTick>
 800412c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800412e:	e00d      	b.n	800414c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004130:	f7fe ffec 	bl	800310c <HAL_GetTick>
 8004134:	4602      	mov	r2, r0
 8004136:	693b      	ldr	r3, [r7, #16]
 8004138:	1ad3      	subs	r3, r2, r3
 800413a:	2b02      	cmp	r3, #2
 800413c:	d906      	bls.n	800414c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800413e:	2303      	movs	r3, #3
 8004140:	e1ca      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
 8004142:	bf00      	nop
 8004144:	40021000 	.word	0x40021000
 8004148:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800414c:	4b8c      	ldr	r3, [pc, #560]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 800414e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004152:	f003 0302 	and.w	r3, r3, #2
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1ea      	bne.n	8004130 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0304 	and.w	r3, r3, #4
 8004162:	2b00      	cmp	r3, #0
 8004164:	f000 80a6 	beq.w	80042b4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004168:	2300      	movs	r3, #0
 800416a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800416c:	4b84      	ldr	r3, [pc, #528]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 800416e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004170:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <HAL_RCC_OscConfig+0x2b4>
 8004178:	2301      	movs	r3, #1
 800417a:	e000      	b.n	800417e <HAL_RCC_OscConfig+0x2b6>
 800417c:	2300      	movs	r3, #0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d00d      	beq.n	800419e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004182:	4b7f      	ldr	r3, [pc, #508]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004186:	4a7e      	ldr	r2, [pc, #504]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800418c:	6593      	str	r3, [r2, #88]	@ 0x58
 800418e:	4b7c      	ldr	r3, [pc, #496]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004190:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004196:	60fb      	str	r3, [r7, #12]
 8004198:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800419a:	2301      	movs	r3, #1
 800419c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800419e:	4b79      	ldr	r3, [pc, #484]	@ (8004384 <HAL_RCC_OscConfig+0x4bc>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d118      	bne.n	80041dc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041aa:	4b76      	ldr	r3, [pc, #472]	@ (8004384 <HAL_RCC_OscConfig+0x4bc>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4a75      	ldr	r2, [pc, #468]	@ (8004384 <HAL_RCC_OscConfig+0x4bc>)
 80041b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041b6:	f7fe ffa9 	bl	800310c <HAL_GetTick>
 80041ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041bc:	e008      	b.n	80041d0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041be:	f7fe ffa5 	bl	800310c <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	2b02      	cmp	r3, #2
 80041ca:	d901      	bls.n	80041d0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80041cc:	2303      	movs	r3, #3
 80041ce:	e183      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041d0:	4b6c      	ldr	r3, [pc, #432]	@ (8004384 <HAL_RCC_OscConfig+0x4bc>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d0f0      	beq.n	80041be <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d108      	bne.n	80041f6 <HAL_RCC_OscConfig+0x32e>
 80041e4:	4b66      	ldr	r3, [pc, #408]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 80041e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041ea:	4a65      	ldr	r2, [pc, #404]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 80041ec:	f043 0301 	orr.w	r3, r3, #1
 80041f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80041f4:	e024      	b.n	8004240 <HAL_RCC_OscConfig+0x378>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	2b05      	cmp	r3, #5
 80041fc:	d110      	bne.n	8004220 <HAL_RCC_OscConfig+0x358>
 80041fe:	4b60      	ldr	r3, [pc, #384]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004200:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004204:	4a5e      	ldr	r2, [pc, #376]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004206:	f043 0304 	orr.w	r3, r3, #4
 800420a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800420e:	4b5c      	ldr	r3, [pc, #368]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004210:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004214:	4a5a      	ldr	r2, [pc, #360]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004216:	f043 0301 	orr.w	r3, r3, #1
 800421a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800421e:	e00f      	b.n	8004240 <HAL_RCC_OscConfig+0x378>
 8004220:	4b57      	ldr	r3, [pc, #348]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004222:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004226:	4a56      	ldr	r2, [pc, #344]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004228:	f023 0301 	bic.w	r3, r3, #1
 800422c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004230:	4b53      	ldr	r3, [pc, #332]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004236:	4a52      	ldr	r2, [pc, #328]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004238:	f023 0304 	bic.w	r3, r3, #4
 800423c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d016      	beq.n	8004276 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004248:	f7fe ff60 	bl	800310c <HAL_GetTick>
 800424c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800424e:	e00a      	b.n	8004266 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004250:	f7fe ff5c 	bl	800310c <HAL_GetTick>
 8004254:	4602      	mov	r2, r0
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800425e:	4293      	cmp	r3, r2
 8004260:	d901      	bls.n	8004266 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e138      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004266:	4b46      	ldr	r3, [pc, #280]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004268:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800426c:	f003 0302 	and.w	r3, r3, #2
 8004270:	2b00      	cmp	r3, #0
 8004272:	d0ed      	beq.n	8004250 <HAL_RCC_OscConfig+0x388>
 8004274:	e015      	b.n	80042a2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004276:	f7fe ff49 	bl	800310c <HAL_GetTick>
 800427a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800427c:	e00a      	b.n	8004294 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800427e:	f7fe ff45 	bl	800310c <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	f241 3288 	movw	r2, #5000	@ 0x1388
 800428c:	4293      	cmp	r3, r2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e121      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004294:	4b3a      	ldr	r3, [pc, #232]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004296:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800429a:	f003 0302 	and.w	r3, r3, #2
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d1ed      	bne.n	800427e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042a2:	7ffb      	ldrb	r3, [r7, #31]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d105      	bne.n	80042b4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042a8:	4b35      	ldr	r3, [pc, #212]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 80042aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ac:	4a34      	ldr	r2, [pc, #208]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 80042ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042b2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0320 	and.w	r3, r3, #32
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d03c      	beq.n	800433a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d01c      	beq.n	8004302 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80042c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 80042ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042ce:	4a2c      	ldr	r2, [pc, #176]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 80042d0:	f043 0301 	orr.w	r3, r3, #1
 80042d4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042d8:	f7fe ff18 	bl	800310c <HAL_GetTick>
 80042dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042de:	e008      	b.n	80042f2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042e0:	f7fe ff14 	bl	800310c <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	693b      	ldr	r3, [r7, #16]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	2b02      	cmp	r3, #2
 80042ec:	d901      	bls.n	80042f2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80042ee:	2303      	movs	r3, #3
 80042f0:	e0f2      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80042f2:	4b23      	ldr	r3, [pc, #140]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 80042f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80042f8:	f003 0302 	and.w	r3, r3, #2
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d0ef      	beq.n	80042e0 <HAL_RCC_OscConfig+0x418>
 8004300:	e01b      	b.n	800433a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004302:	4b1f      	ldr	r3, [pc, #124]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004304:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004308:	4a1d      	ldr	r2, [pc, #116]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 800430a:	f023 0301 	bic.w	r3, r3, #1
 800430e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004312:	f7fe fefb 	bl	800310c <HAL_GetTick>
 8004316:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004318:	e008      	b.n	800432c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800431a:	f7fe fef7 	bl	800310c <HAL_GetTick>
 800431e:	4602      	mov	r2, r0
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	1ad3      	subs	r3, r2, r3
 8004324:	2b02      	cmp	r3, #2
 8004326:	d901      	bls.n	800432c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e0d5      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800432c:	4b14      	ldr	r3, [pc, #80]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 800432e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d1ef      	bne.n	800431a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	69db      	ldr	r3, [r3, #28]
 800433e:	2b00      	cmp	r3, #0
 8004340:	f000 80c9 	beq.w	80044d6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004344:	4b0e      	ldr	r3, [pc, #56]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	f003 030c 	and.w	r3, r3, #12
 800434c:	2b0c      	cmp	r3, #12
 800434e:	f000 8083 	beq.w	8004458 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	69db      	ldr	r3, [r3, #28]
 8004356:	2b02      	cmp	r3, #2
 8004358:	d15e      	bne.n	8004418 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800435a:	4b09      	ldr	r3, [pc, #36]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a08      	ldr	r2, [pc, #32]	@ (8004380 <HAL_RCC_OscConfig+0x4b8>)
 8004360:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004364:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004366:	f7fe fed1 	bl	800310c <HAL_GetTick>
 800436a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800436c:	e00c      	b.n	8004388 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800436e:	f7fe fecd 	bl	800310c <HAL_GetTick>
 8004372:	4602      	mov	r2, r0
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	1ad3      	subs	r3, r2, r3
 8004378:	2b02      	cmp	r3, #2
 800437a:	d905      	bls.n	8004388 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e0ab      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
 8004380:	40021000 	.word	0x40021000
 8004384:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004388:	4b55      	ldr	r3, [pc, #340]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004390:	2b00      	cmp	r3, #0
 8004392:	d1ec      	bne.n	800436e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004394:	4b52      	ldr	r3, [pc, #328]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 8004396:	68da      	ldr	r2, [r3, #12]
 8004398:	4b52      	ldr	r3, [pc, #328]	@ (80044e4 <HAL_RCC_OscConfig+0x61c>)
 800439a:	4013      	ands	r3, r2
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	6a11      	ldr	r1, [r2, #32]
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043a4:	3a01      	subs	r2, #1
 80043a6:	0112      	lsls	r2, r2, #4
 80043a8:	4311      	orrs	r1, r2
 80043aa:	687a      	ldr	r2, [r7, #4]
 80043ac:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80043ae:	0212      	lsls	r2, r2, #8
 80043b0:	4311      	orrs	r1, r2
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80043b6:	0852      	lsrs	r2, r2, #1
 80043b8:	3a01      	subs	r2, #1
 80043ba:	0552      	lsls	r2, r2, #21
 80043bc:	4311      	orrs	r1, r2
 80043be:	687a      	ldr	r2, [r7, #4]
 80043c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80043c2:	0852      	lsrs	r2, r2, #1
 80043c4:	3a01      	subs	r2, #1
 80043c6:	0652      	lsls	r2, r2, #25
 80043c8:	4311      	orrs	r1, r2
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80043ce:	06d2      	lsls	r2, r2, #27
 80043d0:	430a      	orrs	r2, r1
 80043d2:	4943      	ldr	r1, [pc, #268]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 80043d4:	4313      	orrs	r3, r2
 80043d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043d8:	4b41      	ldr	r3, [pc, #260]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a40      	ldr	r2, [pc, #256]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 80043de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80043e4:	4b3e      	ldr	r3, [pc, #248]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	4a3d      	ldr	r2, [pc, #244]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 80043ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80043ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f0:	f7fe fe8c 	bl	800310c <HAL_GetTick>
 80043f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f8:	f7fe fe88 	bl	800310c <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e066      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800440a:	4b35      	ldr	r3, [pc, #212]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d0f0      	beq.n	80043f8 <HAL_RCC_OscConfig+0x530>
 8004416:	e05e      	b.n	80044d6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004418:	4b31      	ldr	r3, [pc, #196]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a30      	ldr	r2, [pc, #192]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 800441e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004422:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004424:	f7fe fe72 	bl	800310c <HAL_GetTick>
 8004428:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800442a:	e008      	b.n	800443e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800442c:	f7fe fe6e 	bl	800310c <HAL_GetTick>
 8004430:	4602      	mov	r2, r0
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d901      	bls.n	800443e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800443a:	2303      	movs	r3, #3
 800443c:	e04c      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800443e:	4b28      	ldr	r3, [pc, #160]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1f0      	bne.n	800442c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800444a:	4b25      	ldr	r3, [pc, #148]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 800444c:	68da      	ldr	r2, [r3, #12]
 800444e:	4924      	ldr	r1, [pc, #144]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 8004450:	4b25      	ldr	r3, [pc, #148]	@ (80044e8 <HAL_RCC_OscConfig+0x620>)
 8004452:	4013      	ands	r3, r2
 8004454:	60cb      	str	r3, [r1, #12]
 8004456:	e03e      	b.n	80044d6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	69db      	ldr	r3, [r3, #28]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d101      	bne.n	8004464 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e039      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004464:	4b1e      	ldr	r3, [pc, #120]	@ (80044e0 <HAL_RCC_OscConfig+0x618>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	f003 0203 	and.w	r2, r3, #3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	429a      	cmp	r2, r3
 8004476:	d12c      	bne.n	80044d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004482:	3b01      	subs	r3, #1
 8004484:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004486:	429a      	cmp	r2, r3
 8004488:	d123      	bne.n	80044d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004494:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004496:	429a      	cmp	r2, r3
 8004498:	d11b      	bne.n	80044d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d113      	bne.n	80044d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044aa:	697b      	ldr	r3, [r7, #20]
 80044ac:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b4:	085b      	lsrs	r3, r3, #1
 80044b6:	3b01      	subs	r3, #1
 80044b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d109      	bne.n	80044d2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80044be:	697b      	ldr	r3, [r7, #20]
 80044c0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80044c8:	085b      	lsrs	r3, r3, #1
 80044ca:	3b01      	subs	r3, #1
 80044cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d001      	beq.n	80044d6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e000      	b.n	80044d8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3720      	adds	r7, #32
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40021000 	.word	0x40021000
 80044e4:	019f800c 	.word	0x019f800c
 80044e8:	feeefffc 	.word	0xfeeefffc

080044ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b086      	sub	sp, #24
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
 80044f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80044f6:	2300      	movs	r3, #0
 80044f8:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d101      	bne.n	8004504 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e11e      	b.n	8004742 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004504:	4b91      	ldr	r3, [pc, #580]	@ (800474c <HAL_RCC_ClockConfig+0x260>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 030f 	and.w	r3, r3, #15
 800450c:	683a      	ldr	r2, [r7, #0]
 800450e:	429a      	cmp	r2, r3
 8004510:	d910      	bls.n	8004534 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004512:	4b8e      	ldr	r3, [pc, #568]	@ (800474c <HAL_RCC_ClockConfig+0x260>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f023 020f 	bic.w	r2, r3, #15
 800451a:	498c      	ldr	r1, [pc, #560]	@ (800474c <HAL_RCC_ClockConfig+0x260>)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	4313      	orrs	r3, r2
 8004520:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004522:	4b8a      	ldr	r3, [pc, #552]	@ (800474c <HAL_RCC_ClockConfig+0x260>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	429a      	cmp	r2, r3
 800452e:	d001      	beq.n	8004534 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e106      	b.n	8004742 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b00      	cmp	r3, #0
 800453e:	d073      	beq.n	8004628 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	2b03      	cmp	r3, #3
 8004546:	d129      	bne.n	800459c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004548:	4b81      	ldr	r3, [pc, #516]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d101      	bne.n	8004558 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e0f4      	b.n	8004742 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004558:	f000 f9d0 	bl	80048fc <RCC_GetSysClockFreqFromPLLSource>
 800455c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800455e:	693b      	ldr	r3, [r7, #16]
 8004560:	4a7c      	ldr	r2, [pc, #496]	@ (8004754 <HAL_RCC_ClockConfig+0x268>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d93f      	bls.n	80045e6 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004566:	4b7a      	ldr	r3, [pc, #488]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d009      	beq.n	8004586 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800457a:	2b00      	cmp	r3, #0
 800457c:	d033      	beq.n	80045e6 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004582:	2b00      	cmp	r3, #0
 8004584:	d12f      	bne.n	80045e6 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004586:	4b72      	ldr	r3, [pc, #456]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004588:	689b      	ldr	r3, [r3, #8]
 800458a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800458e:	4a70      	ldr	r2, [pc, #448]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004590:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004594:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004596:	2380      	movs	r3, #128	@ 0x80
 8004598:	617b      	str	r3, [r7, #20]
 800459a:	e024      	b.n	80045e6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	2b02      	cmp	r3, #2
 80045a2:	d107      	bne.n	80045b4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045a4:	4b6a      	ldr	r3, [pc, #424]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d109      	bne.n	80045c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	e0c6      	b.n	8004742 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045b4:	4b66      	ldr	r3, [pc, #408]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	e0be      	b.n	8004742 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80045c4:	f000 f8ce 	bl	8004764 <HAL_RCC_GetSysClockFreq>
 80045c8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	4a61      	ldr	r2, [pc, #388]	@ (8004754 <HAL_RCC_ClockConfig+0x268>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d909      	bls.n	80045e6 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80045d2:	4b5f      	ldr	r3, [pc, #380]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 80045d4:	689b      	ldr	r3, [r3, #8]
 80045d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80045da:	4a5d      	ldr	r2, [pc, #372]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 80045dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045e0:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80045e2:	2380      	movs	r3, #128	@ 0x80
 80045e4:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80045e6:	4b5a      	ldr	r3, [pc, #360]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f023 0203 	bic.w	r2, r3, #3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	4957      	ldr	r1, [pc, #348]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80045f8:	f7fe fd88 	bl	800310c <HAL_GetTick>
 80045fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045fe:	e00a      	b.n	8004616 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004600:	f7fe fd84 	bl	800310c <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800460e:	4293      	cmp	r3, r2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e095      	b.n	8004742 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004616:	4b4e      	ldr	r3, [pc, #312]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	f003 020c 	and.w	r2, r3, #12
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	429a      	cmp	r2, r3
 8004626:	d1eb      	bne.n	8004600 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0302 	and.w	r3, r3, #2
 8004630:	2b00      	cmp	r3, #0
 8004632:	d023      	beq.n	800467c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 0304 	and.w	r3, r3, #4
 800463c:	2b00      	cmp	r3, #0
 800463e:	d005      	beq.n	800464c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004640:	4b43      	ldr	r3, [pc, #268]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004642:	689b      	ldr	r3, [r3, #8]
 8004644:	4a42      	ldr	r2, [pc, #264]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004646:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800464a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f003 0308 	and.w	r3, r3, #8
 8004654:	2b00      	cmp	r3, #0
 8004656:	d007      	beq.n	8004668 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004658:	4b3d      	ldr	r3, [pc, #244]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004660:	4a3b      	ldr	r2, [pc, #236]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004662:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004666:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004668:	4b39      	ldr	r3, [pc, #228]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	4936      	ldr	r1, [pc, #216]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004676:	4313      	orrs	r3, r2
 8004678:	608b      	str	r3, [r1, #8]
 800467a:	e008      	b.n	800468e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	2b80      	cmp	r3, #128	@ 0x80
 8004680:	d105      	bne.n	800468e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004682:	4b33      	ldr	r3, [pc, #204]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	4a32      	ldr	r2, [pc, #200]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004688:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800468c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800468e:	4b2f      	ldr	r3, [pc, #188]	@ (800474c <HAL_RCC_ClockConfig+0x260>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f003 030f 	and.w	r3, r3, #15
 8004696:	683a      	ldr	r2, [r7, #0]
 8004698:	429a      	cmp	r2, r3
 800469a:	d21d      	bcs.n	80046d8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800469c:	4b2b      	ldr	r3, [pc, #172]	@ (800474c <HAL_RCC_ClockConfig+0x260>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f023 020f 	bic.w	r2, r3, #15
 80046a4:	4929      	ldr	r1, [pc, #164]	@ (800474c <HAL_RCC_ClockConfig+0x260>)
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	4313      	orrs	r3, r2
 80046aa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80046ac:	f7fe fd2e 	bl	800310c <HAL_GetTick>
 80046b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b2:	e00a      	b.n	80046ca <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046b4:	f7fe fd2a 	bl	800310c <HAL_GetTick>
 80046b8:	4602      	mov	r2, r0
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e03b      	b.n	8004742 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046ca:	4b20      	ldr	r3, [pc, #128]	@ (800474c <HAL_RCC_ClockConfig+0x260>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	683a      	ldr	r2, [r7, #0]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d1ed      	bne.n	80046b4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f003 0304 	and.w	r3, r3, #4
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d008      	beq.n	80046f6 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e4:	4b1a      	ldr	r3, [pc, #104]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 80046e6:	689b      	ldr	r3, [r3, #8]
 80046e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	4917      	ldr	r1, [pc, #92]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 80046f2:	4313      	orrs	r3, r2
 80046f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f003 0308 	and.w	r3, r3, #8
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d009      	beq.n	8004716 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004702:	4b13      	ldr	r3, [pc, #76]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004704:	689b      	ldr	r3, [r3, #8]
 8004706:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	00db      	lsls	r3, r3, #3
 8004710:	490f      	ldr	r1, [pc, #60]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 8004712:	4313      	orrs	r3, r2
 8004714:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004716:	f000 f825 	bl	8004764 <HAL_RCC_GetSysClockFreq>
 800471a:	4602      	mov	r2, r0
 800471c:	4b0c      	ldr	r3, [pc, #48]	@ (8004750 <HAL_RCC_ClockConfig+0x264>)
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	091b      	lsrs	r3, r3, #4
 8004722:	f003 030f 	and.w	r3, r3, #15
 8004726:	490c      	ldr	r1, [pc, #48]	@ (8004758 <HAL_RCC_ClockConfig+0x26c>)
 8004728:	5ccb      	ldrb	r3, [r1, r3]
 800472a:	f003 031f 	and.w	r3, r3, #31
 800472e:	fa22 f303 	lsr.w	r3, r2, r3
 8004732:	4a0a      	ldr	r2, [pc, #40]	@ (800475c <HAL_RCC_ClockConfig+0x270>)
 8004734:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004736:	4b0a      	ldr	r3, [pc, #40]	@ (8004760 <HAL_RCC_ClockConfig+0x274>)
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4618      	mov	r0, r3
 800473c:	f7fd fd4c 	bl	80021d8 <HAL_InitTick>
 8004740:	4603      	mov	r3, r0
}
 8004742:	4618      	mov	r0, r3
 8004744:	3718      	adds	r7, #24
 8004746:	46bd      	mov	sp, r7
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	40022000 	.word	0x40022000
 8004750:	40021000 	.word	0x40021000
 8004754:	04c4b400 	.word	0x04c4b400
 8004758:	08009fe4 	.word	0x08009fe4
 800475c:	20000000 	.word	0x20000000
 8004760:	20000004 	.word	0x20000004

08004764 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004764:	b480      	push	{r7}
 8004766:	b087      	sub	sp, #28
 8004768:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800476a:	4b2c      	ldr	r3, [pc, #176]	@ (800481c <HAL_RCC_GetSysClockFreq+0xb8>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f003 030c 	and.w	r3, r3, #12
 8004772:	2b04      	cmp	r3, #4
 8004774:	d102      	bne.n	800477c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004776:	4b2a      	ldr	r3, [pc, #168]	@ (8004820 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004778:	613b      	str	r3, [r7, #16]
 800477a:	e047      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800477c:	4b27      	ldr	r3, [pc, #156]	@ (800481c <HAL_RCC_GetSysClockFreq+0xb8>)
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	f003 030c 	and.w	r3, r3, #12
 8004784:	2b08      	cmp	r3, #8
 8004786:	d102      	bne.n	800478e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004788:	4b26      	ldr	r3, [pc, #152]	@ (8004824 <HAL_RCC_GetSysClockFreq+0xc0>)
 800478a:	613b      	str	r3, [r7, #16]
 800478c:	e03e      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800478e:	4b23      	ldr	r3, [pc, #140]	@ (800481c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004790:	689b      	ldr	r3, [r3, #8]
 8004792:	f003 030c 	and.w	r3, r3, #12
 8004796:	2b0c      	cmp	r3, #12
 8004798:	d136      	bne.n	8004808 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800479a:	4b20      	ldr	r3, [pc, #128]	@ (800481c <HAL_RCC_GetSysClockFreq+0xb8>)
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	f003 0303 	and.w	r3, r3, #3
 80047a2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80047a4:	4b1d      	ldr	r3, [pc, #116]	@ (800481c <HAL_RCC_GetSysClockFreq+0xb8>)
 80047a6:	68db      	ldr	r3, [r3, #12]
 80047a8:	091b      	lsrs	r3, r3, #4
 80047aa:	f003 030f 	and.w	r3, r3, #15
 80047ae:	3301      	adds	r3, #1
 80047b0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2b03      	cmp	r3, #3
 80047b6:	d10c      	bne.n	80047d2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047b8:	4a1a      	ldr	r2, [pc, #104]	@ (8004824 <HAL_RCC_GetSysClockFreq+0xc0>)
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047c0:	4a16      	ldr	r2, [pc, #88]	@ (800481c <HAL_RCC_GetSysClockFreq+0xb8>)
 80047c2:	68d2      	ldr	r2, [r2, #12]
 80047c4:	0a12      	lsrs	r2, r2, #8
 80047c6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047ca:	fb02 f303 	mul.w	r3, r2, r3
 80047ce:	617b      	str	r3, [r7, #20]
      break;
 80047d0:	e00c      	b.n	80047ec <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80047d2:	4a13      	ldr	r2, [pc, #76]	@ (8004820 <HAL_RCC_GetSysClockFreq+0xbc>)
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80047da:	4a10      	ldr	r2, [pc, #64]	@ (800481c <HAL_RCC_GetSysClockFreq+0xb8>)
 80047dc:	68d2      	ldr	r2, [r2, #12]
 80047de:	0a12      	lsrs	r2, r2, #8
 80047e0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80047e4:	fb02 f303 	mul.w	r3, r2, r3
 80047e8:	617b      	str	r3, [r7, #20]
      break;
 80047ea:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80047ec:	4b0b      	ldr	r3, [pc, #44]	@ (800481c <HAL_RCC_GetSysClockFreq+0xb8>)
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	0e5b      	lsrs	r3, r3, #25
 80047f2:	f003 0303 	and.w	r3, r3, #3
 80047f6:	3301      	adds	r3, #1
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	fbb2 f3f3 	udiv	r3, r2, r3
 8004804:	613b      	str	r3, [r7, #16]
 8004806:	e001      	b.n	800480c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004808:	2300      	movs	r3, #0
 800480a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800480c:	693b      	ldr	r3, [r7, #16]
}
 800480e:	4618      	mov	r0, r3
 8004810:	371c      	adds	r7, #28
 8004812:	46bd      	mov	sp, r7
 8004814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop
 800481c:	40021000 	.word	0x40021000
 8004820:	00f42400 	.word	0x00f42400
 8004824:	007a1200 	.word	0x007a1200

08004828 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004828:	b480      	push	{r7}
 800482a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800482c:	4b03      	ldr	r3, [pc, #12]	@ (800483c <HAL_RCC_GetHCLKFreq+0x14>)
 800482e:	681b      	ldr	r3, [r3, #0]
}
 8004830:	4618      	mov	r0, r3
 8004832:	46bd      	mov	sp, r7
 8004834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop
 800483c:	20000000 	.word	0x20000000

08004840 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004844:	f7ff fff0 	bl	8004828 <HAL_RCC_GetHCLKFreq>
 8004848:	4602      	mov	r2, r0
 800484a:	4b06      	ldr	r3, [pc, #24]	@ (8004864 <HAL_RCC_GetPCLK1Freq+0x24>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	0a1b      	lsrs	r3, r3, #8
 8004850:	f003 0307 	and.w	r3, r3, #7
 8004854:	4904      	ldr	r1, [pc, #16]	@ (8004868 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004856:	5ccb      	ldrb	r3, [r1, r3]
 8004858:	f003 031f 	and.w	r3, r3, #31
 800485c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004860:	4618      	mov	r0, r3
 8004862:	bd80      	pop	{r7, pc}
 8004864:	40021000 	.word	0x40021000
 8004868:	08009ff4 	.word	0x08009ff4

0800486c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004870:	f7ff ffda 	bl	8004828 <HAL_RCC_GetHCLKFreq>
 8004874:	4602      	mov	r2, r0
 8004876:	4b06      	ldr	r3, [pc, #24]	@ (8004890 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	0adb      	lsrs	r3, r3, #11
 800487c:	f003 0307 	and.w	r3, r3, #7
 8004880:	4904      	ldr	r1, [pc, #16]	@ (8004894 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004882:	5ccb      	ldrb	r3, [r1, r3]
 8004884:	f003 031f 	and.w	r3, r3, #31
 8004888:	fa22 f303 	lsr.w	r3, r2, r3
}
 800488c:	4618      	mov	r0, r3
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40021000 	.word	0x40021000
 8004894:	08009ff4 	.word	0x08009ff4

08004898 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004898:	b480      	push	{r7}
 800489a:	b083      	sub	sp, #12
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	220f      	movs	r2, #15
 80048a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80048a8:	4b12      	ldr	r3, [pc, #72]	@ (80048f4 <HAL_RCC_GetClockConfig+0x5c>)
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	f003 0203 	and.w	r2, r3, #3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80048b4:	4b0f      	ldr	r3, [pc, #60]	@ (80048f4 <HAL_RCC_GetClockConfig+0x5c>)
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80048c0:	4b0c      	ldr	r3, [pc, #48]	@ (80048f4 <HAL_RCC_GetClockConfig+0x5c>)
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80048cc:	4b09      	ldr	r3, [pc, #36]	@ (80048f4 <HAL_RCC_GetClockConfig+0x5c>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	08db      	lsrs	r3, r3, #3
 80048d2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80048da:	4b07      	ldr	r3, [pc, #28]	@ (80048f8 <HAL_RCC_GetClockConfig+0x60>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f003 020f 	and.w	r2, r3, #15
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	601a      	str	r2, [r3, #0]
}
 80048e6:	bf00      	nop
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	40021000 	.word	0x40021000
 80048f8:	40022000 	.word	0x40022000

080048fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	b087      	sub	sp, #28
 8004900:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004902:	4b1e      	ldr	r3, [pc, #120]	@ (800497c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f003 0303 	and.w	r3, r3, #3
 800490a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800490c:	4b1b      	ldr	r3, [pc, #108]	@ (800497c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	091b      	lsrs	r3, r3, #4
 8004912:	f003 030f 	and.w	r3, r3, #15
 8004916:	3301      	adds	r3, #1
 8004918:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	2b03      	cmp	r3, #3
 800491e:	d10c      	bne.n	800493a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004920:	4a17      	ldr	r2, [pc, #92]	@ (8004980 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	fbb2 f3f3 	udiv	r3, r2, r3
 8004928:	4a14      	ldr	r2, [pc, #80]	@ (800497c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800492a:	68d2      	ldr	r2, [r2, #12]
 800492c:	0a12      	lsrs	r2, r2, #8
 800492e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004932:	fb02 f303 	mul.w	r3, r2, r3
 8004936:	617b      	str	r3, [r7, #20]
    break;
 8004938:	e00c      	b.n	8004954 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800493a:	4a12      	ldr	r2, [pc, #72]	@ (8004984 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004942:	4a0e      	ldr	r2, [pc, #56]	@ (800497c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004944:	68d2      	ldr	r2, [r2, #12]
 8004946:	0a12      	lsrs	r2, r2, #8
 8004948:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800494c:	fb02 f303 	mul.w	r3, r2, r3
 8004950:	617b      	str	r3, [r7, #20]
    break;
 8004952:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004954:	4b09      	ldr	r3, [pc, #36]	@ (800497c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	0e5b      	lsrs	r3, r3, #25
 800495a:	f003 0303 	and.w	r3, r3, #3
 800495e:	3301      	adds	r3, #1
 8004960:	005b      	lsls	r3, r3, #1
 8004962:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004964:	697a      	ldr	r2, [r7, #20]
 8004966:	68bb      	ldr	r3, [r7, #8]
 8004968:	fbb2 f3f3 	udiv	r3, r2, r3
 800496c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800496e:	687b      	ldr	r3, [r7, #4]
}
 8004970:	4618      	mov	r0, r3
 8004972:	371c      	adds	r7, #28
 8004974:	46bd      	mov	sp, r7
 8004976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497a:	4770      	bx	lr
 800497c:	40021000 	.word	0x40021000
 8004980:	007a1200 	.word	0x007a1200
 8004984:	00f42400 	.word	0x00f42400

08004988 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b086      	sub	sp, #24
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004990:	2300      	movs	r3, #0
 8004992:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004994:	2300      	movs	r3, #0
 8004996:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 8098 	beq.w	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049a6:	2300      	movs	r3, #0
 80049a8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80049aa:	4b43      	ldr	r3, [pc, #268]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d10d      	bne.n	80049d2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049b6:	4b40      	ldr	r3, [pc, #256]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ba:	4a3f      	ldr	r2, [pc, #252]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80049c2:	4b3d      	ldr	r3, [pc, #244]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80049c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049ca:	60bb      	str	r3, [r7, #8]
 80049cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049ce:	2301      	movs	r3, #1
 80049d0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049d2:	4b3a      	ldr	r3, [pc, #232]	@ (8004abc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a39      	ldr	r2, [pc, #228]	@ (8004abc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049de:	f7fe fb95 	bl	800310c <HAL_GetTick>
 80049e2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049e4:	e009      	b.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049e6:	f7fe fb91 	bl	800310c <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d902      	bls.n	80049fa <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	74fb      	strb	r3, [r7, #19]
        break;
 80049f8:	e005      	b.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80049fa:	4b30      	ldr	r3, [pc, #192]	@ (8004abc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d0ef      	beq.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004a06:	7cfb      	ldrb	r3, [r7, #19]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d159      	bne.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a0c:	4b2a      	ldr	r3, [pc, #168]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a16:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d01e      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a22:	697a      	ldr	r2, [r7, #20]
 8004a24:	429a      	cmp	r2, r3
 8004a26:	d019      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a28:	4b23      	ldr	r3, [pc, #140]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a2e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a32:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a34:	4b20      	ldr	r3, [pc, #128]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3a:	4a1f      	ldr	r2, [pc, #124]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a44:	4b1c      	ldr	r3, [pc, #112]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a4a:	4a1b      	ldr	r2, [pc, #108]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a4c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a54:	4a18      	ldr	r2, [pc, #96]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a56:	697b      	ldr	r3, [r7, #20]
 8004a58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d016      	beq.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a66:	f7fe fb51 	bl	800310c <HAL_GetTick>
 8004a6a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a6c:	e00b      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a6e:	f7fe fb4d 	bl	800310c <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d902      	bls.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	74fb      	strb	r3, [r7, #19]
            break;
 8004a84:	e006      	b.n	8004a94 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a86:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a8c:	f003 0302 	and.w	r3, r3, #2
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d0ec      	beq.n	8004a6e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004a94:	7cfb      	ldrb	r3, [r7, #19]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d10b      	bne.n	8004ab2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a9a:	4b07      	ldr	r3, [pc, #28]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004a9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004aa0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aa8:	4903      	ldr	r1, [pc, #12]	@ (8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004ab0:	e008      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004ab2:	7cfb      	ldrb	r3, [r7, #19]
 8004ab4:	74bb      	strb	r3, [r7, #18]
 8004ab6:	e005      	b.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac0:	7cfb      	ldrb	r3, [r7, #19]
 8004ac2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ac4:	7c7b      	ldrb	r3, [r7, #17]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d105      	bne.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004aca:	4ba6      	ldr	r3, [pc, #664]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ace:	4aa5      	ldr	r2, [pc, #660]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ad0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ad4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0301 	and.w	r3, r3, #1
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d00a      	beq.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ae2:	4ba0      	ldr	r3, [pc, #640]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae8:	f023 0203 	bic.w	r2, r3, #3
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	499c      	ldr	r1, [pc, #624]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004af2:	4313      	orrs	r3, r2
 8004af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0302 	and.w	r3, r3, #2
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00a      	beq.n	8004b1a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b04:	4b97      	ldr	r3, [pc, #604]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b0a:	f023 020c 	bic.w	r2, r3, #12
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	4994      	ldr	r1, [pc, #592]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b14:	4313      	orrs	r3, r2
 8004b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	f003 0304 	and.w	r3, r3, #4
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00a      	beq.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b26:	4b8f      	ldr	r3, [pc, #572]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b2c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	68db      	ldr	r3, [r3, #12]
 8004b34:	498b      	ldr	r1, [pc, #556]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b36:	4313      	orrs	r3, r2
 8004b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0308 	and.w	r3, r3, #8
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00a      	beq.n	8004b5e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b48:	4b86      	ldr	r3, [pc, #536]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b4e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	4983      	ldr	r1, [pc, #524]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f003 0320 	and.w	r3, r3, #32
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00a      	beq.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b6a:	4b7e      	ldr	r3, [pc, #504]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b70:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	695b      	ldr	r3, [r3, #20]
 8004b78:	497a      	ldr	r1, [pc, #488]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d00a      	beq.n	8004ba2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b8c:	4b75      	ldr	r3, [pc, #468]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b92:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	4972      	ldr	r1, [pc, #456]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00a      	beq.n	8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004bae:	4b6d      	ldr	r3, [pc, #436]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bb4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	69db      	ldr	r3, [r3, #28]
 8004bbc:	4969      	ldr	r1, [pc, #420]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d00a      	beq.n	8004be6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004bd0:	4b64      	ldr	r3, [pc, #400]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bd6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a1b      	ldr	r3, [r3, #32]
 8004bde:	4961      	ldr	r1, [pc, #388]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004be0:	4313      	orrs	r3, r2
 8004be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d00a      	beq.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bf2:	4b5c      	ldr	r3, [pc, #368]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004bf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c00:	4958      	ldr	r1, [pc, #352]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d015      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004c14:	4b53      	ldr	r3, [pc, #332]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c22:	4950      	ldr	r1, [pc, #320]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c24:	4313      	orrs	r3, r2
 8004c26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c2e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c32:	d105      	bne.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c34:	4b4b      	ldr	r3, [pc, #300]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c36:	68db      	ldr	r3, [r3, #12]
 8004c38:	4a4a      	ldr	r2, [pc, #296]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c3e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d015      	beq.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004c4c:	4b45      	ldr	r3, [pc, #276]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c52:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c5a:	4942      	ldr	r1, [pc, #264]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c6a:	d105      	bne.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c6c:	4b3d      	ldr	r3, [pc, #244]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	4a3c      	ldr	r2, [pc, #240]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c76:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d015      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004c84:	4b37      	ldr	r3, [pc, #220]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c8a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c92:	4934      	ldr	r1, [pc, #208]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004c94:	4313      	orrs	r3, r2
 8004c96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ca2:	d105      	bne.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ca4:	4b2f      	ldr	r3, [pc, #188]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ca6:	68db      	ldr	r3, [r3, #12]
 8004ca8:	4a2e      	ldr	r2, [pc, #184]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004caa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cae:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d015      	beq.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cbc:	4b29      	ldr	r3, [pc, #164]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cca:	4926      	ldr	r1, [pc, #152]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004cd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cda:	d105      	bne.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cdc:	4b21      	ldr	r3, [pc, #132]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	4a20      	ldr	r2, [pc, #128]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004ce2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ce6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d015      	beq.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004cf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cfa:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d02:	4918      	ldr	r1, [pc, #96]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d04:	4313      	orrs	r3, r2
 8004d06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d12:	d105      	bne.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d14:	4b13      	ldr	r3, [pc, #76]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	4a12      	ldr	r2, [pc, #72]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d1a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d1e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d015      	beq.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d32:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3a:	490a      	ldr	r1, [pc, #40]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004d4a:	d105      	bne.n	8004d58 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004d4c:	4b05      	ldr	r3, [pc, #20]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	4a04      	ldr	r2, [pc, #16]	@ (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004d52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d56:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004d58:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3718      	adds	r7, #24
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	40021000 	.word	0x40021000

08004d68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b082      	sub	sp, #8
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d101      	bne.n	8004d7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d76:	2301      	movs	r3, #1
 8004d78:	e049      	b.n	8004e0e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d106      	bne.n	8004d94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f7fd fe94 	bl	8002abc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	2202      	movs	r2, #2
 8004d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	3304      	adds	r3, #4
 8004da4:	4619      	mov	r1, r3
 8004da6:	4610      	mov	r0, r2
 8004da8:	f000 fcb6 	bl	8005718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2201      	movs	r2, #1
 8004db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2201      	movs	r2, #1
 8004dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3708      	adds	r7, #8
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
	...

08004e18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e18:	b480      	push	{r7}
 8004e1a:	b085      	sub	sp, #20
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e26:	b2db      	uxtb	r3, r3
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	d001      	beq.n	8004e30 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e04a      	b.n	8004ec6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2202      	movs	r2, #2
 8004e34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f042 0201 	orr.w	r2, r2, #1
 8004e46:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a21      	ldr	r2, [pc, #132]	@ (8004ed4 <HAL_TIM_Base_Start_IT+0xbc>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d018      	beq.n	8004e84 <HAL_TIM_Base_Start_IT+0x6c>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e5a:	d013      	beq.n	8004e84 <HAL_TIM_Base_Start_IT+0x6c>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a1d      	ldr	r2, [pc, #116]	@ (8004ed8 <HAL_TIM_Base_Start_IT+0xc0>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d00e      	beq.n	8004e84 <HAL_TIM_Base_Start_IT+0x6c>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a1c      	ldr	r2, [pc, #112]	@ (8004edc <HAL_TIM_Base_Start_IT+0xc4>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d009      	beq.n	8004e84 <HAL_TIM_Base_Start_IT+0x6c>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a1a      	ldr	r2, [pc, #104]	@ (8004ee0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d004      	beq.n	8004e84 <HAL_TIM_Base_Start_IT+0x6c>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a19      	ldr	r2, [pc, #100]	@ (8004ee4 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d115      	bne.n	8004eb0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	4b17      	ldr	r3, [pc, #92]	@ (8004ee8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2b06      	cmp	r3, #6
 8004e94:	d015      	beq.n	8004ec2 <HAL_TIM_Base_Start_IT+0xaa>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e9c:	d011      	beq.n	8004ec2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f042 0201 	orr.w	r2, r2, #1
 8004eac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eae:	e008      	b.n	8004ec2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f042 0201 	orr.w	r2, r2, #1
 8004ebe:	601a      	str	r2, [r3, #0]
 8004ec0:	e000      	b.n	8004ec4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ec2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ec4:	2300      	movs	r3, #0
}
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	3714      	adds	r7, #20
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed0:	4770      	bx	lr
 8004ed2:	bf00      	nop
 8004ed4:	40012c00 	.word	0x40012c00
 8004ed8:	40000400 	.word	0x40000400
 8004edc:	40000800 	.word	0x40000800
 8004ee0:	40013400 	.word	0x40013400
 8004ee4:	40014000 	.word	0x40014000
 8004ee8:	00010007 	.word	0x00010007

08004eec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d101      	bne.n	8004efe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
 8004efc:	e049      	b.n	8004f92 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f04:	b2db      	uxtb	r3, r3
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d106      	bne.n	8004f18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f7fd fd0c 	bl	8002930 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2202      	movs	r2, #2
 8004f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	3304      	adds	r3, #4
 8004f28:	4619      	mov	r1, r3
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	f000 fbf4 	bl	8005718 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004f90:	2300      	movs	r3, #0
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3708      	adds	r7, #8
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004f9a:	b580      	push	{r7, lr}
 8004f9c:	b086      	sub	sp, #24
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d101      	bne.n	8004fae <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e097      	b.n	80050de <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d106      	bne.n	8004fc8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f7fd fce6 	bl	8002994 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2202      	movs	r2, #2
 8004fcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	6812      	ldr	r2, [r2, #0]
 8004fda:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8004fde:	f023 0307 	bic.w	r3, r3, #7
 8004fe2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	3304      	adds	r3, #4
 8004fec:	4619      	mov	r1, r3
 8004fee:	4610      	mov	r0, r2
 8004ff0:	f000 fb92 	bl	8005718 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	689b      	ldr	r3, [r3, #8]
 8004ffa:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	699b      	ldr	r3, [r3, #24]
 8005002:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	697a      	ldr	r2, [r7, #20]
 8005012:	4313      	orrs	r3, r2
 8005014:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800501c:	f023 0303 	bic.w	r3, r3, #3
 8005020:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
 8005026:	683b      	ldr	r3, [r7, #0]
 8005028:	699b      	ldr	r3, [r3, #24]
 800502a:	021b      	lsls	r3, r3, #8
 800502c:	4313      	orrs	r3, r2
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005034:	693b      	ldr	r3, [r7, #16]
 8005036:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800503a:	f023 030c 	bic.w	r3, r3, #12
 800503e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005046:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800504a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	68da      	ldr	r2, [r3, #12]
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	69db      	ldr	r3, [r3, #28]
 8005054:	021b      	lsls	r3, r3, #8
 8005056:	4313      	orrs	r3, r2
 8005058:	693a      	ldr	r2, [r7, #16]
 800505a:	4313      	orrs	r3, r2
 800505c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	011a      	lsls	r2, r3, #4
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	6a1b      	ldr	r3, [r3, #32]
 8005068:	031b      	lsls	r3, r3, #12
 800506a:	4313      	orrs	r3, r2
 800506c:	693a      	ldr	r2, [r7, #16]
 800506e:	4313      	orrs	r3, r2
 8005070:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005078:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005080:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	685a      	ldr	r2, [r3, #4]
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	011b      	lsls	r3, r3, #4
 800508c:	4313      	orrs	r3, r2
 800508e:	68fa      	ldr	r2, [r7, #12]
 8005090:	4313      	orrs	r3, r2
 8005092:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	697a      	ldr	r2, [r7, #20]
 800509a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	693a      	ldr	r2, [r7, #16]
 80050a2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68fa      	ldr	r2, [r7, #12]
 80050aa:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2201      	movs	r2, #1
 80050b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2201      	movs	r2, #1
 80050c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2201      	movs	r2, #1
 80050d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050dc:	2300      	movs	r3, #0
}
 80050de:	4618      	mov	r0, r3
 80050e0:	3718      	adds	r7, #24
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bd80      	pop	{r7, pc}

080050e6 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80050e6:	b580      	push	{r7, lr}
 80050e8:	b084      	sub	sp, #16
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
 80050ee:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050f6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80050fe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005106:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800510e:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d110      	bne.n	8005138 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005116:	7bfb      	ldrb	r3, [r7, #15]
 8005118:	2b01      	cmp	r3, #1
 800511a:	d102      	bne.n	8005122 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800511c:	7b7b      	ldrb	r3, [r7, #13]
 800511e:	2b01      	cmp	r3, #1
 8005120:	d001      	beq.n	8005126 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e069      	b.n	80051fa <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2202      	movs	r2, #2
 800512a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2202      	movs	r2, #2
 8005132:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005136:	e031      	b.n	800519c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	2b04      	cmp	r3, #4
 800513c:	d110      	bne.n	8005160 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800513e:	7bbb      	ldrb	r3, [r7, #14]
 8005140:	2b01      	cmp	r3, #1
 8005142:	d102      	bne.n	800514a <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005144:	7b3b      	ldrb	r3, [r7, #12]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d001      	beq.n	800514e <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e055      	b.n	80051fa <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2202      	movs	r2, #2
 8005152:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2202      	movs	r2, #2
 800515a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800515e:	e01d      	b.n	800519c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005160:	7bfb      	ldrb	r3, [r7, #15]
 8005162:	2b01      	cmp	r3, #1
 8005164:	d108      	bne.n	8005178 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005166:	7bbb      	ldrb	r3, [r7, #14]
 8005168:	2b01      	cmp	r3, #1
 800516a:	d105      	bne.n	8005178 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800516c:	7b7b      	ldrb	r3, [r7, #13]
 800516e:	2b01      	cmp	r3, #1
 8005170:	d102      	bne.n	8005178 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005172:	7b3b      	ldrb	r3, [r7, #12]
 8005174:	2b01      	cmp	r3, #1
 8005176:	d001      	beq.n	800517c <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e03e      	b.n	80051fa <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2202      	movs	r2, #2
 8005180:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2202      	movs	r2, #2
 8005188:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2202      	movs	r2, #2
 8005190:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2202      	movs	r2, #2
 8005198:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d003      	beq.n	80051aa <HAL_TIM_Encoder_Start+0xc4>
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	2b04      	cmp	r3, #4
 80051a6:	d008      	beq.n	80051ba <HAL_TIM_Encoder_Start+0xd4>
 80051a8:	e00f      	b.n	80051ca <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2201      	movs	r2, #1
 80051b0:	2100      	movs	r1, #0
 80051b2:	4618      	mov	r0, r3
 80051b4:	f000 fe42 	bl	8005e3c <TIM_CCxChannelCmd>
      break;
 80051b8:	e016      	b.n	80051e8 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2201      	movs	r2, #1
 80051c0:	2104      	movs	r1, #4
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 fe3a 	bl	8005e3c <TIM_CCxChannelCmd>
      break;
 80051c8:	e00e      	b.n	80051e8 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2201      	movs	r2, #1
 80051d0:	2100      	movs	r1, #0
 80051d2:	4618      	mov	r0, r3
 80051d4:	f000 fe32 	bl	8005e3c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2201      	movs	r2, #1
 80051de:	2104      	movs	r1, #4
 80051e0:	4618      	mov	r0, r3
 80051e2:	f000 fe2b 	bl	8005e3c <TIM_CCxChannelCmd>
      break;
 80051e6:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80051f8:	2300      	movs	r3, #0
}
 80051fa:	4618      	mov	r0, r3
 80051fc:	3710      	adds	r7, #16
 80051fe:	46bd      	mov	sp, r7
 8005200:	bd80      	pop	{r7, pc}

08005202 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005202:	b580      	push	{r7, lr}
 8005204:	b084      	sub	sp, #16
 8005206:	af00      	add	r7, sp, #0
 8005208:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	691b      	ldr	r3, [r3, #16]
 8005218:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	f003 0302 	and.w	r3, r3, #2
 8005220:	2b00      	cmp	r3, #0
 8005222:	d020      	beq.n	8005266 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f003 0302 	and.w	r3, r3, #2
 800522a:	2b00      	cmp	r3, #0
 800522c:	d01b      	beq.n	8005266 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f06f 0202 	mvn.w	r2, #2
 8005236:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	699b      	ldr	r3, [r3, #24]
 8005244:	f003 0303 	and.w	r3, r3, #3
 8005248:	2b00      	cmp	r3, #0
 800524a:	d003      	beq.n	8005254 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800524c:	6878      	ldr	r0, [r7, #4]
 800524e:	f000 fa45 	bl	80056dc <HAL_TIM_IC_CaptureCallback>
 8005252:	e005      	b.n	8005260 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 fa37 	bl	80056c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f000 fa48 	bl	80056f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005266:	68bb      	ldr	r3, [r7, #8]
 8005268:	f003 0304 	and.w	r3, r3, #4
 800526c:	2b00      	cmp	r3, #0
 800526e:	d020      	beq.n	80052b2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f003 0304 	and.w	r3, r3, #4
 8005276:	2b00      	cmp	r3, #0
 8005278:	d01b      	beq.n	80052b2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f06f 0204 	mvn.w	r2, #4
 8005282:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2202      	movs	r2, #2
 8005288:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699b      	ldr	r3, [r3, #24]
 8005290:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005294:	2b00      	cmp	r3, #0
 8005296:	d003      	beq.n	80052a0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f000 fa1f 	bl	80056dc <HAL_TIM_IC_CaptureCallback>
 800529e:	e005      	b.n	80052ac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 fa11 	bl	80056c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 fa22 	bl	80056f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80052b2:	68bb      	ldr	r3, [r7, #8]
 80052b4:	f003 0308 	and.w	r3, r3, #8
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d020      	beq.n	80052fe <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f003 0308 	and.w	r3, r3, #8
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d01b      	beq.n	80052fe <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f06f 0208 	mvn.w	r2, #8
 80052ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2204      	movs	r2, #4
 80052d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	69db      	ldr	r3, [r3, #28]
 80052dc:	f003 0303 	and.w	r3, r3, #3
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d003      	beq.n	80052ec <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f000 f9f9 	bl	80056dc <HAL_TIM_IC_CaptureCallback>
 80052ea:	e005      	b.n	80052f8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f000 f9eb 	bl	80056c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052f2:	6878      	ldr	r0, [r7, #4]
 80052f4:	f000 f9fc 	bl	80056f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	f003 0310 	and.w	r3, r3, #16
 8005304:	2b00      	cmp	r3, #0
 8005306:	d020      	beq.n	800534a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f003 0310 	and.w	r3, r3, #16
 800530e:	2b00      	cmp	r3, #0
 8005310:	d01b      	beq.n	800534a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f06f 0210 	mvn.w	r2, #16
 800531a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2208      	movs	r2, #8
 8005320:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	69db      	ldr	r3, [r3, #28]
 8005328:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800532c:	2b00      	cmp	r3, #0
 800532e:	d003      	beq.n	8005338 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	f000 f9d3 	bl	80056dc <HAL_TIM_IC_CaptureCallback>
 8005336:	e005      	b.n	8005344 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 f9c5 	bl	80056c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f9d6 	bl	80056f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2200      	movs	r2, #0
 8005348:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00c      	beq.n	800536e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	2b00      	cmp	r3, #0
 800535c:	d007      	beq.n	800536e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f06f 0201 	mvn.w	r2, #1
 8005366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005368:	6878      	ldr	r0, [r7, #4]
 800536a:	f7fc fec7 	bl	80020fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800536e:	68bb      	ldr	r3, [r7, #8]
 8005370:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005374:	2b00      	cmp	r3, #0
 8005376:	d104      	bne.n	8005382 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800537e:	2b00      	cmp	r3, #0
 8005380:	d00c      	beq.n	800539c <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005388:	2b00      	cmp	r3, #0
 800538a:	d007      	beq.n	800539c <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	f000 fe8e 	bl	80060b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00c      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d007      	beq.n	80053c0 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80053b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f000 fe86 	bl	80060cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00c      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d007      	beq.n	80053e4 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80053dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f990 	bl	8005704 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f003 0320 	and.w	r3, r3, #32
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00c      	beq.n	8005408 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f003 0320 	and.w	r3, r3, #32
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d007      	beq.n	8005408 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f06f 0220 	mvn.w	r2, #32
 8005400:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f000 fe4e 	bl	80060a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800540e:	2b00      	cmp	r3, #0
 8005410:	d00c      	beq.n	800542c <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d007      	beq.n	800542c <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005424:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 fe5a 	bl	80060e0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00c      	beq.n	8005450 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800543c:	2b00      	cmp	r3, #0
 800543e:	d007      	beq.n	8005450 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f000 fe52 	bl	80060f4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005456:	2b00      	cmp	r3, #0
 8005458:	d00c      	beq.n	8005474 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005460:	2b00      	cmp	r3, #0
 8005462:	d007      	beq.n	8005474 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800546c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fe4a 	bl	8006108 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00c      	beq.n	8005498 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005484:	2b00      	cmp	r3, #0
 8005486:	d007      	beq.n	8005498 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005490:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f000 fe42 	bl	800611c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005498:	bf00      	nop
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b086      	sub	sp, #24
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80054ac:	2300      	movs	r3, #0
 80054ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d101      	bne.n	80054be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80054ba:	2302      	movs	r3, #2
 80054bc:	e0ff      	b.n	80056be <HAL_TIM_PWM_ConfigChannel+0x21e>
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2b14      	cmp	r3, #20
 80054ca:	f200 80f0 	bhi.w	80056ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 80054ce:	a201      	add	r2, pc, #4	@ (adr r2, 80054d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80054d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054d4:	08005529 	.word	0x08005529
 80054d8:	080056af 	.word	0x080056af
 80054dc:	080056af 	.word	0x080056af
 80054e0:	080056af 	.word	0x080056af
 80054e4:	08005569 	.word	0x08005569
 80054e8:	080056af 	.word	0x080056af
 80054ec:	080056af 	.word	0x080056af
 80054f0:	080056af 	.word	0x080056af
 80054f4:	080055ab 	.word	0x080055ab
 80054f8:	080056af 	.word	0x080056af
 80054fc:	080056af 	.word	0x080056af
 8005500:	080056af 	.word	0x080056af
 8005504:	080055eb 	.word	0x080055eb
 8005508:	080056af 	.word	0x080056af
 800550c:	080056af 	.word	0x080056af
 8005510:	080056af 	.word	0x080056af
 8005514:	0800562d 	.word	0x0800562d
 8005518:	080056af 	.word	0x080056af
 800551c:	080056af 	.word	0x080056af
 8005520:	080056af 	.word	0x080056af
 8005524:	0800566d 	.word	0x0800566d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68b9      	ldr	r1, [r7, #8]
 800552e:	4618      	mov	r0, r3
 8005530:	f000 f98e 	bl	8005850 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	699a      	ldr	r2, [r3, #24]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f042 0208 	orr.w	r2, r2, #8
 8005542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	699a      	ldr	r2, [r3, #24]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f022 0204 	bic.w	r2, r2, #4
 8005552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	6999      	ldr	r1, [r3, #24]
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	691a      	ldr	r2, [r3, #16]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	619a      	str	r2, [r3, #24]
      break;
 8005566:	e0a5      	b.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68b9      	ldr	r1, [r7, #8]
 800556e:	4618      	mov	r0, r3
 8005570:	f000 f9fe 	bl	8005970 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	699a      	ldr	r2, [r3, #24]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005582:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699a      	ldr	r2, [r3, #24]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005592:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	6999      	ldr	r1, [r3, #24]
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	021a      	lsls	r2, r3, #8
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	430a      	orrs	r2, r1
 80055a6:	619a      	str	r2, [r3, #24]
      break;
 80055a8:	e084      	b.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68b9      	ldr	r1, [r7, #8]
 80055b0:	4618      	mov	r0, r3
 80055b2:	f000 fa67 	bl	8005a84 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	69da      	ldr	r2, [r3, #28]
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f042 0208 	orr.w	r2, r2, #8
 80055c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	69da      	ldr	r2, [r3, #28]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f022 0204 	bic.w	r2, r2, #4
 80055d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	69d9      	ldr	r1, [r3, #28]
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	691a      	ldr	r2, [r3, #16]
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	430a      	orrs	r2, r1
 80055e6:	61da      	str	r2, [r3, #28]
      break;
 80055e8:	e064      	b.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68b9      	ldr	r1, [r7, #8]
 80055f0:	4618      	mov	r0, r3
 80055f2:	f000 facf 	bl	8005b94 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	69da      	ldr	r2, [r3, #28]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005604:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	69da      	ldr	r2, [r3, #28]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005614:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69d9      	ldr	r1, [r3, #28]
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	691b      	ldr	r3, [r3, #16]
 8005620:	021a      	lsls	r2, r3, #8
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	430a      	orrs	r2, r1
 8005628:	61da      	str	r2, [r3, #28]
      break;
 800562a:	e043      	b.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68b9      	ldr	r1, [r7, #8]
 8005632:	4618      	mov	r0, r3
 8005634:	f000 fb38 	bl	8005ca8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f042 0208 	orr.w	r2, r2, #8
 8005646:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f022 0204 	bic.w	r2, r2, #4
 8005656:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	691a      	ldr	r2, [r3, #16]
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	430a      	orrs	r2, r1
 8005668:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800566a:	e023      	b.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68b9      	ldr	r1, [r7, #8]
 8005672:	4618      	mov	r0, r3
 8005674:	f000 fb7c 	bl	8005d70 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005686:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005696:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	021a      	lsls	r2, r3, #8
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	430a      	orrs	r2, r1
 80056aa:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80056ac:	e002      	b.n	80056b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	75fb      	strb	r3, [r7, #23]
      break;
 80056b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	2200      	movs	r2, #0
 80056b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80056be:	4618      	mov	r0, r3
 80056c0:	3718      	adds	r7, #24
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bd80      	pop	{r7, pc}
 80056c6:	bf00      	nop

080056c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80056d0:	bf00      	nop
 80056d2:	370c      	adds	r7, #12
 80056d4:	46bd      	mov	sp, r7
 80056d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056da:	4770      	bx	lr

080056dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80056dc:	b480      	push	{r7}
 80056de:	b083      	sub	sp, #12
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80056f8:	bf00      	nop
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005718:	b480      	push	{r7}
 800571a:	b085      	sub	sp, #20
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
 8005720:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a42      	ldr	r2, [pc, #264]	@ (8005834 <TIM_Base_SetConfig+0x11c>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d00f      	beq.n	8005750 <TIM_Base_SetConfig+0x38>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005736:	d00b      	beq.n	8005750 <TIM_Base_SetConfig+0x38>
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	4a3f      	ldr	r2, [pc, #252]	@ (8005838 <TIM_Base_SetConfig+0x120>)
 800573c:	4293      	cmp	r3, r2
 800573e:	d007      	beq.n	8005750 <TIM_Base_SetConfig+0x38>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	4a3e      	ldr	r2, [pc, #248]	@ (800583c <TIM_Base_SetConfig+0x124>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d003      	beq.n	8005750 <TIM_Base_SetConfig+0x38>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	4a3d      	ldr	r2, [pc, #244]	@ (8005840 <TIM_Base_SetConfig+0x128>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d108      	bne.n	8005762 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005756:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	68fa      	ldr	r2, [r7, #12]
 800575e:	4313      	orrs	r3, r2
 8005760:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a33      	ldr	r2, [pc, #204]	@ (8005834 <TIM_Base_SetConfig+0x11c>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d01b      	beq.n	80057a2 <TIM_Base_SetConfig+0x8a>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005770:	d017      	beq.n	80057a2 <TIM_Base_SetConfig+0x8a>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a30      	ldr	r2, [pc, #192]	@ (8005838 <TIM_Base_SetConfig+0x120>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d013      	beq.n	80057a2 <TIM_Base_SetConfig+0x8a>
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	4a2f      	ldr	r2, [pc, #188]	@ (800583c <TIM_Base_SetConfig+0x124>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d00f      	beq.n	80057a2 <TIM_Base_SetConfig+0x8a>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	4a2e      	ldr	r2, [pc, #184]	@ (8005840 <TIM_Base_SetConfig+0x128>)
 8005786:	4293      	cmp	r3, r2
 8005788:	d00b      	beq.n	80057a2 <TIM_Base_SetConfig+0x8a>
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	4a2d      	ldr	r2, [pc, #180]	@ (8005844 <TIM_Base_SetConfig+0x12c>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d007      	beq.n	80057a2 <TIM_Base_SetConfig+0x8a>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	4a2c      	ldr	r2, [pc, #176]	@ (8005848 <TIM_Base_SetConfig+0x130>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d003      	beq.n	80057a2 <TIM_Base_SetConfig+0x8a>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	4a2b      	ldr	r2, [pc, #172]	@ (800584c <TIM_Base_SetConfig+0x134>)
 800579e:	4293      	cmp	r3, r2
 80057a0:	d108      	bne.n	80057b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	68db      	ldr	r3, [r3, #12]
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4313      	orrs	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	695b      	ldr	r3, [r3, #20]
 80057be:	4313      	orrs	r3, r2
 80057c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68fa      	ldr	r2, [r7, #12]
 80057c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a16      	ldr	r2, [pc, #88]	@ (8005834 <TIM_Base_SetConfig+0x11c>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d00f      	beq.n	8005800 <TIM_Base_SetConfig+0xe8>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a17      	ldr	r2, [pc, #92]	@ (8005840 <TIM_Base_SetConfig+0x128>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d00b      	beq.n	8005800 <TIM_Base_SetConfig+0xe8>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	4a16      	ldr	r2, [pc, #88]	@ (8005844 <TIM_Base_SetConfig+0x12c>)
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d007      	beq.n	8005800 <TIM_Base_SetConfig+0xe8>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a15      	ldr	r2, [pc, #84]	@ (8005848 <TIM_Base_SetConfig+0x130>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d003      	beq.n	8005800 <TIM_Base_SetConfig+0xe8>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a14      	ldr	r2, [pc, #80]	@ (800584c <TIM_Base_SetConfig+0x134>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d103      	bne.n	8005808 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	691a      	ldr	r2, [r3, #16]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b01      	cmp	r3, #1
 8005818:	d105      	bne.n	8005826 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	691b      	ldr	r3, [r3, #16]
 800581e:	f023 0201 	bic.w	r2, r3, #1
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	611a      	str	r2, [r3, #16]
  }
}
 8005826:	bf00      	nop
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	40012c00 	.word	0x40012c00
 8005838:	40000400 	.word	0x40000400
 800583c:	40000800 	.word	0x40000800
 8005840:	40013400 	.word	0x40013400
 8005844:	40014000 	.word	0x40014000
 8005848:	40014400 	.word	0x40014400
 800584c:	40014800 	.word	0x40014800

08005850 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005850:	b480      	push	{r7}
 8005852:	b087      	sub	sp, #28
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6a1b      	ldr	r3, [r3, #32]
 800585e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	6a1b      	ldr	r3, [r3, #32]
 8005864:	f023 0201 	bic.w	r2, r3, #1
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	699b      	ldr	r3, [r3, #24]
 8005876:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800587e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f023 0303 	bic.w	r3, r3, #3
 800588a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	4313      	orrs	r3, r2
 8005894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f023 0302 	bic.w	r3, r3, #2
 800589c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	4a2c      	ldr	r2, [pc, #176]	@ (800595c <TIM_OC1_SetConfig+0x10c>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d00f      	beq.n	80058d0 <TIM_OC1_SetConfig+0x80>
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	4a2b      	ldr	r2, [pc, #172]	@ (8005960 <TIM_OC1_SetConfig+0x110>)
 80058b4:	4293      	cmp	r3, r2
 80058b6:	d00b      	beq.n	80058d0 <TIM_OC1_SetConfig+0x80>
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005964 <TIM_OC1_SetConfig+0x114>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d007      	beq.n	80058d0 <TIM_OC1_SetConfig+0x80>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	4a29      	ldr	r2, [pc, #164]	@ (8005968 <TIM_OC1_SetConfig+0x118>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d003      	beq.n	80058d0 <TIM_OC1_SetConfig+0x80>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	4a28      	ldr	r2, [pc, #160]	@ (800596c <TIM_OC1_SetConfig+0x11c>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d10c      	bne.n	80058ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80058d0:	697b      	ldr	r3, [r7, #20]
 80058d2:	f023 0308 	bic.w	r3, r3, #8
 80058d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	697a      	ldr	r2, [r7, #20]
 80058de:	4313      	orrs	r3, r2
 80058e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	f023 0304 	bic.w	r3, r3, #4
 80058e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	4a1b      	ldr	r2, [pc, #108]	@ (800595c <TIM_OC1_SetConfig+0x10c>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d00f      	beq.n	8005912 <TIM_OC1_SetConfig+0xc2>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	4a1a      	ldr	r2, [pc, #104]	@ (8005960 <TIM_OC1_SetConfig+0x110>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d00b      	beq.n	8005912 <TIM_OC1_SetConfig+0xc2>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	4a19      	ldr	r2, [pc, #100]	@ (8005964 <TIM_OC1_SetConfig+0x114>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d007      	beq.n	8005912 <TIM_OC1_SetConfig+0xc2>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	4a18      	ldr	r2, [pc, #96]	@ (8005968 <TIM_OC1_SetConfig+0x118>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d003      	beq.n	8005912 <TIM_OC1_SetConfig+0xc2>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a17      	ldr	r2, [pc, #92]	@ (800596c <TIM_OC1_SetConfig+0x11c>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d111      	bne.n	8005936 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005912:	693b      	ldr	r3, [r7, #16]
 8005914:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005918:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005920:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	695b      	ldr	r3, [r3, #20]
 8005926:	693a      	ldr	r2, [r7, #16]
 8005928:	4313      	orrs	r3, r2
 800592a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	693a      	ldr	r2, [r7, #16]
 8005932:	4313      	orrs	r3, r2
 8005934:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	68fa      	ldr	r2, [r7, #12]
 8005940:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005942:	683b      	ldr	r3, [r7, #0]
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	697a      	ldr	r2, [r7, #20]
 800594e:	621a      	str	r2, [r3, #32]
}
 8005950:	bf00      	nop
 8005952:	371c      	adds	r7, #28
 8005954:	46bd      	mov	sp, r7
 8005956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800595a:	4770      	bx	lr
 800595c:	40012c00 	.word	0x40012c00
 8005960:	40013400 	.word	0x40013400
 8005964:	40014000 	.word	0x40014000
 8005968:	40014400 	.word	0x40014400
 800596c:	40014800 	.word	0x40014800

08005970 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005970:	b480      	push	{r7}
 8005972:	b087      	sub	sp, #28
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6a1b      	ldr	r3, [r3, #32]
 8005984:	f023 0210 	bic.w	r2, r3, #16
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800599e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	021b      	lsls	r3, r3, #8
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	f023 0320 	bic.w	r3, r3, #32
 80059be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	011b      	lsls	r3, r3, #4
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a28      	ldr	r2, [pc, #160]	@ (8005a70 <TIM_OC2_SetConfig+0x100>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d003      	beq.n	80059dc <TIM_OC2_SetConfig+0x6c>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	4a27      	ldr	r2, [pc, #156]	@ (8005a74 <TIM_OC2_SetConfig+0x104>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d10d      	bne.n	80059f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80059e4:	683b      	ldr	r3, [r7, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	011b      	lsls	r3, r3, #4
 80059ea:	697a      	ldr	r2, [r7, #20]
 80059ec:	4313      	orrs	r3, r2
 80059ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80059f0:	697b      	ldr	r3, [r7, #20]
 80059f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	4a1d      	ldr	r2, [pc, #116]	@ (8005a70 <TIM_OC2_SetConfig+0x100>)
 80059fc:	4293      	cmp	r3, r2
 80059fe:	d00f      	beq.n	8005a20 <TIM_OC2_SetConfig+0xb0>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	4a1c      	ldr	r2, [pc, #112]	@ (8005a74 <TIM_OC2_SetConfig+0x104>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d00b      	beq.n	8005a20 <TIM_OC2_SetConfig+0xb0>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	4a1b      	ldr	r2, [pc, #108]	@ (8005a78 <TIM_OC2_SetConfig+0x108>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d007      	beq.n	8005a20 <TIM_OC2_SetConfig+0xb0>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a1a      	ldr	r2, [pc, #104]	@ (8005a7c <TIM_OC2_SetConfig+0x10c>)
 8005a14:	4293      	cmp	r3, r2
 8005a16:	d003      	beq.n	8005a20 <TIM_OC2_SetConfig+0xb0>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	4a19      	ldr	r2, [pc, #100]	@ (8005a80 <TIM_OC2_SetConfig+0x110>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d113      	bne.n	8005a48 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a20:	693b      	ldr	r3, [r7, #16]
 8005a22:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a26:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a2e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	695b      	ldr	r3, [r3, #20]
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	693a      	ldr	r2, [r7, #16]
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	693a      	ldr	r2, [r7, #16]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	693a      	ldr	r2, [r7, #16]
 8005a4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	68fa      	ldr	r2, [r7, #12]
 8005a52:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	697a      	ldr	r2, [r7, #20]
 8005a60:	621a      	str	r2, [r3, #32]
}
 8005a62:	bf00      	nop
 8005a64:	371c      	adds	r7, #28
 8005a66:	46bd      	mov	sp, r7
 8005a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6c:	4770      	bx	lr
 8005a6e:	bf00      	nop
 8005a70:	40012c00 	.word	0x40012c00
 8005a74:	40013400 	.word	0x40013400
 8005a78:	40014000 	.word	0x40014000
 8005a7c:	40014400 	.word	0x40014400
 8005a80:	40014800 	.word	0x40014800

08005a84 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a84:	b480      	push	{r7}
 8005a86:	b087      	sub	sp, #28
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
 8005a8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6a1b      	ldr	r3, [r3, #32]
 8005a92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a1b      	ldr	r3, [r3, #32]
 8005a98:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	69db      	ldr	r3, [r3, #28]
 8005aaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f023 0303 	bic.w	r3, r3, #3
 8005abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	68fa      	ldr	r2, [r7, #12]
 8005ac6:	4313      	orrs	r3, r2
 8005ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005aca:	697b      	ldr	r3, [r7, #20]
 8005acc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	021b      	lsls	r3, r3, #8
 8005ad8:	697a      	ldr	r2, [r7, #20]
 8005ada:	4313      	orrs	r3, r2
 8005adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	4a27      	ldr	r2, [pc, #156]	@ (8005b80 <TIM_OC3_SetConfig+0xfc>)
 8005ae2:	4293      	cmp	r3, r2
 8005ae4:	d003      	beq.n	8005aee <TIM_OC3_SetConfig+0x6a>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	4a26      	ldr	r2, [pc, #152]	@ (8005b84 <TIM_OC3_SetConfig+0x100>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d10d      	bne.n	8005b0a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005af4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	021b      	lsls	r3, r3, #8
 8005afc:	697a      	ldr	r2, [r7, #20]
 8005afe:	4313      	orrs	r3, r2
 8005b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a1c      	ldr	r2, [pc, #112]	@ (8005b80 <TIM_OC3_SetConfig+0xfc>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d00f      	beq.n	8005b32 <TIM_OC3_SetConfig+0xae>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a1b      	ldr	r2, [pc, #108]	@ (8005b84 <TIM_OC3_SetConfig+0x100>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d00b      	beq.n	8005b32 <TIM_OC3_SetConfig+0xae>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a1a      	ldr	r2, [pc, #104]	@ (8005b88 <TIM_OC3_SetConfig+0x104>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d007      	beq.n	8005b32 <TIM_OC3_SetConfig+0xae>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a19      	ldr	r2, [pc, #100]	@ (8005b8c <TIM_OC3_SetConfig+0x108>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d003      	beq.n	8005b32 <TIM_OC3_SetConfig+0xae>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a18      	ldr	r2, [pc, #96]	@ (8005b90 <TIM_OC3_SetConfig+0x10c>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d113      	bne.n	8005b5a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b38:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b40:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	695b      	ldr	r3, [r3, #20]
 8005b46:	011b      	lsls	r3, r3, #4
 8005b48:	693a      	ldr	r2, [r7, #16]
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	699b      	ldr	r3, [r3, #24]
 8005b52:	011b      	lsls	r3, r3, #4
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	693a      	ldr	r2, [r7, #16]
 8005b5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	68fa      	ldr	r2, [r7, #12]
 8005b64:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b66:	683b      	ldr	r3, [r7, #0]
 8005b68:	685a      	ldr	r2, [r3, #4]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	621a      	str	r2, [r3, #32]
}
 8005b74:	bf00      	nop
 8005b76:	371c      	adds	r7, #28
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr
 8005b80:	40012c00 	.word	0x40012c00
 8005b84:	40013400 	.word	0x40013400
 8005b88:	40014000 	.word	0x40014000
 8005b8c:	40014400 	.word	0x40014400
 8005b90:	40014800 	.word	0x40014800

08005b94 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b087      	sub	sp, #28
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	6a1b      	ldr	r3, [r3, #32]
 8005ba2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	69db      	ldr	r3, [r3, #28]
 8005bba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bc2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005bc6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	021b      	lsls	r3, r3, #8
 8005bd6:	68fa      	ldr	r2, [r7, #12]
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005be2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	031b      	lsls	r3, r3, #12
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	4a28      	ldr	r2, [pc, #160]	@ (8005c94 <TIM_OC4_SetConfig+0x100>)
 8005bf4:	4293      	cmp	r3, r2
 8005bf6:	d003      	beq.n	8005c00 <TIM_OC4_SetConfig+0x6c>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	4a27      	ldr	r2, [pc, #156]	@ (8005c98 <TIM_OC4_SetConfig+0x104>)
 8005bfc:	4293      	cmp	r3, r2
 8005bfe:	d10d      	bne.n	8005c1c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	68db      	ldr	r3, [r3, #12]
 8005c0c:	031b      	lsls	r3, r3, #12
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8005c14:	697b      	ldr	r3, [r7, #20]
 8005c16:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8005c94 <TIM_OC4_SetConfig+0x100>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d00f      	beq.n	8005c44 <TIM_OC4_SetConfig+0xb0>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a1c      	ldr	r2, [pc, #112]	@ (8005c98 <TIM_OC4_SetConfig+0x104>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d00b      	beq.n	8005c44 <TIM_OC4_SetConfig+0xb0>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a1b      	ldr	r2, [pc, #108]	@ (8005c9c <TIM_OC4_SetConfig+0x108>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d007      	beq.n	8005c44 <TIM_OC4_SetConfig+0xb0>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a1a      	ldr	r2, [pc, #104]	@ (8005ca0 <TIM_OC4_SetConfig+0x10c>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d003      	beq.n	8005c44 <TIM_OC4_SetConfig+0xb0>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	4a19      	ldr	r2, [pc, #100]	@ (8005ca4 <TIM_OC4_SetConfig+0x110>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d113      	bne.n	8005c6c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c4a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005c52:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	695b      	ldr	r3, [r3, #20]
 8005c58:	019b      	lsls	r3, r3, #6
 8005c5a:	693a      	ldr	r2, [r7, #16]
 8005c5c:	4313      	orrs	r3, r2
 8005c5e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	019b      	lsls	r3, r3, #6
 8005c66:	693a      	ldr	r2, [r7, #16]
 8005c68:	4313      	orrs	r3, r2
 8005c6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	693a      	ldr	r2, [r7, #16]
 8005c70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	68fa      	ldr	r2, [r7, #12]
 8005c76:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005c78:	683b      	ldr	r3, [r7, #0]
 8005c7a:	685a      	ldr	r2, [r3, #4]
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	697a      	ldr	r2, [r7, #20]
 8005c84:	621a      	str	r2, [r3, #32]
}
 8005c86:	bf00      	nop
 8005c88:	371c      	adds	r7, #28
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c90:	4770      	bx	lr
 8005c92:	bf00      	nop
 8005c94:	40012c00 	.word	0x40012c00
 8005c98:	40013400 	.word	0x40013400
 8005c9c:	40014000 	.word	0x40014000
 8005ca0:	40014400 	.word	0x40014400
 8005ca4:	40014800 	.word	0x40014800

08005ca8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b087      	sub	sp, #28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a1b      	ldr	r3, [r3, #32]
 8005cbc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005cce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	68fa      	ldr	r2, [r7, #12]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005cec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	689b      	ldr	r3, [r3, #8]
 8005cf2:	041b      	lsls	r3, r3, #16
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a17      	ldr	r2, [pc, #92]	@ (8005d5c <TIM_OC5_SetConfig+0xb4>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d00f      	beq.n	8005d22 <TIM_OC5_SetConfig+0x7a>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a16      	ldr	r2, [pc, #88]	@ (8005d60 <TIM_OC5_SetConfig+0xb8>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d00b      	beq.n	8005d22 <TIM_OC5_SetConfig+0x7a>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a15      	ldr	r2, [pc, #84]	@ (8005d64 <TIM_OC5_SetConfig+0xbc>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d007      	beq.n	8005d22 <TIM_OC5_SetConfig+0x7a>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a14      	ldr	r2, [pc, #80]	@ (8005d68 <TIM_OC5_SetConfig+0xc0>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d003      	beq.n	8005d22 <TIM_OC5_SetConfig+0x7a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a13      	ldr	r2, [pc, #76]	@ (8005d6c <TIM_OC5_SetConfig+0xc4>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d109      	bne.n	8005d36 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	021b      	lsls	r3, r3, #8
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	685a      	ldr	r2, [r3, #4]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	693a      	ldr	r2, [r7, #16]
 8005d4e:	621a      	str	r2, [r3, #32]
}
 8005d50:	bf00      	nop
 8005d52:	371c      	adds	r7, #28
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr
 8005d5c:	40012c00 	.word	0x40012c00
 8005d60:	40013400 	.word	0x40013400
 8005d64:	40014000 	.word	0x40014000
 8005d68:	40014400 	.word	0x40014400
 8005d6c:	40014800 	.word	0x40014800

08005d70 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
 8005d78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6a1b      	ldr	r3, [r3, #32]
 8005d7e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a1b      	ldr	r3, [r3, #32]
 8005d84:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005da2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005da4:	683b      	ldr	r3, [r7, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	021b      	lsls	r3, r3, #8
 8005daa:	68fa      	ldr	r2, [r7, #12]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005db6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	051b      	lsls	r3, r3, #20
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	4a18      	ldr	r2, [pc, #96]	@ (8005e28 <TIM_OC6_SetConfig+0xb8>)
 8005dc8:	4293      	cmp	r3, r2
 8005dca:	d00f      	beq.n	8005dec <TIM_OC6_SetConfig+0x7c>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	4a17      	ldr	r2, [pc, #92]	@ (8005e2c <TIM_OC6_SetConfig+0xbc>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d00b      	beq.n	8005dec <TIM_OC6_SetConfig+0x7c>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	4a16      	ldr	r2, [pc, #88]	@ (8005e30 <TIM_OC6_SetConfig+0xc0>)
 8005dd8:	4293      	cmp	r3, r2
 8005dda:	d007      	beq.n	8005dec <TIM_OC6_SetConfig+0x7c>
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	4a15      	ldr	r2, [pc, #84]	@ (8005e34 <TIM_OC6_SetConfig+0xc4>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d003      	beq.n	8005dec <TIM_OC6_SetConfig+0x7c>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	4a14      	ldr	r2, [pc, #80]	@ (8005e38 <TIM_OC6_SetConfig+0xc8>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d109      	bne.n	8005e00 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005df2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	695b      	ldr	r3, [r3, #20]
 8005df8:	029b      	lsls	r3, r3, #10
 8005dfa:	697a      	ldr	r2, [r7, #20]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	697a      	ldr	r2, [r7, #20]
 8005e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	693a      	ldr	r2, [r7, #16]
 8005e18:	621a      	str	r2, [r3, #32]
}
 8005e1a:	bf00      	nop
 8005e1c:	371c      	adds	r7, #28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop
 8005e28:	40012c00 	.word	0x40012c00
 8005e2c:	40013400 	.word	0x40013400
 8005e30:	40014000 	.word	0x40014000
 8005e34:	40014400 	.word	0x40014400
 8005e38:	40014800 	.word	0x40014800

08005e3c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	f003 031f 	and.w	r3, r3, #31
 8005e4e:	2201      	movs	r2, #1
 8005e50:	fa02 f303 	lsl.w	r3, r2, r3
 8005e54:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	6a1a      	ldr	r2, [r3, #32]
 8005e5a:	697b      	ldr	r3, [r7, #20]
 8005e5c:	43db      	mvns	r3, r3
 8005e5e:	401a      	ands	r2, r3
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	6a1a      	ldr	r2, [r3, #32]
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	f003 031f 	and.w	r3, r3, #31
 8005e6e:	6879      	ldr	r1, [r7, #4]
 8005e70:	fa01 f303 	lsl.w	r3, r1, r3
 8005e74:	431a      	orrs	r2, r3
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	621a      	str	r2, [r3, #32]
}
 8005e7a:	bf00      	nop
 8005e7c:	371c      	adds	r7, #28
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr
	...

08005e88 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b085      	sub	sp, #20
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
 8005e90:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d101      	bne.n	8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e9c:	2302      	movs	r3, #2
 8005e9e:	e065      	b.n	8005f6c <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2201      	movs	r2, #1
 8005ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2202      	movs	r2, #2
 8005eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a2c      	ldr	r2, [pc, #176]	@ (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d004      	beq.n	8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a2b      	ldr	r2, [pc, #172]	@ (8005f7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d108      	bne.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005eda:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005edc:	683b      	ldr	r3, [r7, #0]
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	68fa      	ldr	r2, [r7, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8005eec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ef0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68fa      	ldr	r2, [r7, #12]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	68fa      	ldr	r2, [r7, #12]
 8005f02:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a1b      	ldr	r2, [pc, #108]	@ (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d018      	beq.n	8005f40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f16:	d013      	beq.n	8005f40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a18      	ldr	r2, [pc, #96]	@ (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00e      	beq.n	8005f40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a17      	ldr	r2, [pc, #92]	@ (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d009      	beq.n	8005f40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a12      	ldr	r2, [pc, #72]	@ (8005f7c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d004      	beq.n	8005f40 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	4a13      	ldr	r2, [pc, #76]	@ (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005f3c:	4293      	cmp	r3, r2
 8005f3e:	d10c      	bne.n	8005f5a <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	68ba      	ldr	r2, [r7, #8]
 8005f4e:	4313      	orrs	r3, r2
 8005f50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	68ba      	ldr	r2, [r7, #8]
 8005f58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f6a:	2300      	movs	r3, #0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3714      	adds	r7, #20
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	40012c00 	.word	0x40012c00
 8005f7c:	40013400 	.word	0x40013400
 8005f80:	40000400 	.word	0x40000400
 8005f84:	40000800 	.word	0x40000800
 8005f88:	40014000 	.word	0x40014000

08005f8c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
 8005f94:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005f96:	2300      	movs	r3, #0
 8005f98:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d101      	bne.n	8005fa8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e073      	b.n	8006090 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2201      	movs	r2, #1
 8005fac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005fd2:	683b      	ldr	r3, [r7, #0]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	691b      	ldr	r3, [r3, #16]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	695b      	ldr	r3, [r3, #20]
 8006000:	4313      	orrs	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800600e:	4313      	orrs	r3, r2
 8006010:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	699b      	ldr	r3, [r3, #24]
 800601c:	041b      	lsls	r3, r3, #16
 800601e:	4313      	orrs	r3, r2
 8006020:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	69db      	ldr	r3, [r3, #28]
 800602c:	4313      	orrs	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a19      	ldr	r2, [pc, #100]	@ (800609c <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d004      	beq.n	8006044 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a18      	ldr	r2, [pc, #96]	@ (80060a0 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d11c      	bne.n	800607e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800604e:	051b      	lsls	r3, r3, #20
 8006050:	4313      	orrs	r3, r2
 8006052:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800605a:	683b      	ldr	r3, [r7, #0]
 800605c:	6a1b      	ldr	r3, [r3, #32]
 800605e:	4313      	orrs	r3, r2
 8006060:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800606c:	4313      	orrs	r3, r2
 800606e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800607a:	4313      	orrs	r3, r2
 800607c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	68fa      	ldr	r2, [r7, #12]
 8006084:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2200      	movs	r2, #0
 800608a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr
 800609c:	40012c00 	.word	0x40012c00
 80060a0:	40013400 	.word	0x40013400

080060a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060a4:	b480      	push	{r7}
 80060a6:	b083      	sub	sp, #12
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060ac:	bf00      	nop
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060c0:	bf00      	nop
 80060c2:	370c      	adds	r7, #12
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b083      	sub	sp, #12
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060de:	4770      	bx	lr

080060e0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b083      	sub	sp, #12
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80060f4:	b480      	push	{r7}
 80060f6:	b083      	sub	sp, #12
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80060fc:	bf00      	nop
 80060fe:	370c      	adds	r7, #12
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006110:	bf00      	nop
 8006112:	370c      	adds	r7, #12
 8006114:	46bd      	mov	sp, r7
 8006116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800611a:	4770      	bx	lr

0800611c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006124:	bf00      	nop
 8006126:	370c      	adds	r7, #12
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b082      	sub	sp, #8
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d101      	bne.n	8006142 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800613e:	2301      	movs	r3, #1
 8006140:	e042      	b.n	80061c8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006148:	2b00      	cmp	r3, #0
 800614a:	d106      	bne.n	800615a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7fc fe7d 	bl	8002e54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	2224      	movs	r2, #36	@ 0x24
 800615e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f022 0201 	bic.w	r2, r2, #1
 8006170:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006176:	2b00      	cmp	r3, #0
 8006178:	d002      	beq.n	8006180 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800617a:	6878      	ldr	r0, [r7, #4]
 800617c:	f000 fb6a 	bl	8006854 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006180:	6878      	ldr	r0, [r7, #4]
 8006182:	f000 f89b 	bl	80062bc <UART_SetConfig>
 8006186:	4603      	mov	r3, r0
 8006188:	2b01      	cmp	r3, #1
 800618a:	d101      	bne.n	8006190 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800618c:	2301      	movs	r3, #1
 800618e:	e01b      	b.n	80061c8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	685a      	ldr	r2, [r3, #4]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800619e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	689a      	ldr	r2, [r3, #8]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80061ae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681a      	ldr	r2, [r3, #0]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f042 0201 	orr.w	r2, r2, #1
 80061be:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 fbe9 	bl	8006998 <UART_CheckIdleState>
 80061c6:	4603      	mov	r3, r0
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3708      	adds	r7, #8
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b08a      	sub	sp, #40	@ 0x28
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	60f8      	str	r0, [r7, #12]
 80061d8:	60b9      	str	r1, [r7, #8]
 80061da:	4613      	mov	r3, r2
 80061dc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061e4:	2b20      	cmp	r3, #32
 80061e6:	d137      	bne.n	8006258 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80061e8:	68bb      	ldr	r3, [r7, #8]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d002      	beq.n	80061f4 <HAL_UART_Receive_DMA+0x24>
 80061ee:	88fb      	ldrh	r3, [r7, #6]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d101      	bne.n	80061f8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	e030      	b.n	800625a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	2200      	movs	r2, #0
 80061fc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a18      	ldr	r2, [pc, #96]	@ (8006264 <HAL_UART_Receive_DMA+0x94>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d01f      	beq.n	8006248 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006212:	2b00      	cmp	r3, #0
 8006214:	d018      	beq.n	8006248 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	e853 3f00 	ldrex	r3, [r3]
 8006222:	613b      	str	r3, [r7, #16]
   return(result);
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800622a:	627b      	str	r3, [r7, #36]	@ 0x24
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	461a      	mov	r2, r3
 8006232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006234:	623b      	str	r3, [r7, #32]
 8006236:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006238:	69f9      	ldr	r1, [r7, #28]
 800623a:	6a3a      	ldr	r2, [r7, #32]
 800623c:	e841 2300 	strex	r3, r2, [r1]
 8006240:	61bb      	str	r3, [r7, #24]
   return(result);
 8006242:	69bb      	ldr	r3, [r7, #24]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d1e6      	bne.n	8006216 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8006248:	88fb      	ldrh	r3, [r7, #6]
 800624a:	461a      	mov	r2, r3
 800624c:	68b9      	ldr	r1, [r7, #8]
 800624e:	68f8      	ldr	r0, [r7, #12]
 8006250:	f000 fcba 	bl	8006bc8 <UART_Start_Receive_DMA>
 8006254:	4603      	mov	r3, r0
 8006256:	e000      	b.n	800625a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006258:	2302      	movs	r3, #2
  }
}
 800625a:	4618      	mov	r0, r3
 800625c:	3728      	adds	r7, #40	@ 0x28
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	40008000 	.word	0x40008000

08006268 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006268:	b480      	push	{r7}
 800626a:	b083      	sub	sp, #12
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800627a:	4770      	bx	lr

0800627c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800627c:	b480      	push	{r7}
 800627e:	b083      	sub	sp, #12
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006284:	bf00      	nop
 8006286:	370c      	adds	r7, #12
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006290:	b480      	push	{r7}
 8006292:	b083      	sub	sp, #12
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006298:	bf00      	nop
 800629a:	370c      	adds	r7, #12
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b083      	sub	sp, #12
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	460b      	mov	r3, r1
 80062ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80062b0:	bf00      	nop
 80062b2:	370c      	adds	r7, #12
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr

080062bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80062c0:	b08c      	sub	sp, #48	@ 0x30
 80062c2:	af00      	add	r7, sp, #0
 80062c4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80062c6:	2300      	movs	r3, #0
 80062c8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80062cc:	697b      	ldr	r3, [r7, #20]
 80062ce:	689a      	ldr	r2, [r3, #8]
 80062d0:	697b      	ldr	r3, [r7, #20]
 80062d2:	691b      	ldr	r3, [r3, #16]
 80062d4:	431a      	orrs	r2, r3
 80062d6:	697b      	ldr	r3, [r7, #20]
 80062d8:	695b      	ldr	r3, [r3, #20]
 80062da:	431a      	orrs	r2, r3
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	69db      	ldr	r3, [r3, #28]
 80062e0:	4313      	orrs	r3, r2
 80062e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	681a      	ldr	r2, [r3, #0]
 80062ea:	4bab      	ldr	r3, [pc, #684]	@ (8006598 <UART_SetConfig+0x2dc>)
 80062ec:	4013      	ands	r3, r2
 80062ee:	697a      	ldr	r2, [r7, #20]
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062f4:	430b      	orrs	r3, r1
 80062f6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062f8:	697b      	ldr	r3, [r7, #20]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	68da      	ldr	r2, [r3, #12]
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	430a      	orrs	r2, r1
 800630c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	699b      	ldr	r3, [r3, #24]
 8006312:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4aa0      	ldr	r2, [pc, #640]	@ (800659c <UART_SetConfig+0x2e0>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d004      	beq.n	8006328 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	6a1b      	ldr	r3, [r3, #32]
 8006322:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006324:	4313      	orrs	r3, r2
 8006326:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006332:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006336:	697a      	ldr	r2, [r7, #20]
 8006338:	6812      	ldr	r2, [r2, #0]
 800633a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800633c:	430b      	orrs	r3, r1
 800633e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006346:	f023 010f 	bic.w	r1, r3, #15
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	430a      	orrs	r2, r1
 8006354:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006356:	697b      	ldr	r3, [r7, #20]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a91      	ldr	r2, [pc, #580]	@ (80065a0 <UART_SetConfig+0x2e4>)
 800635c:	4293      	cmp	r3, r2
 800635e:	d125      	bne.n	80063ac <UART_SetConfig+0xf0>
 8006360:	4b90      	ldr	r3, [pc, #576]	@ (80065a4 <UART_SetConfig+0x2e8>)
 8006362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006366:	f003 0303 	and.w	r3, r3, #3
 800636a:	2b03      	cmp	r3, #3
 800636c:	d81a      	bhi.n	80063a4 <UART_SetConfig+0xe8>
 800636e:	a201      	add	r2, pc, #4	@ (adr r2, 8006374 <UART_SetConfig+0xb8>)
 8006370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006374:	08006385 	.word	0x08006385
 8006378:	08006395 	.word	0x08006395
 800637c:	0800638d 	.word	0x0800638d
 8006380:	0800639d 	.word	0x0800639d
 8006384:	2301      	movs	r3, #1
 8006386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800638a:	e0d6      	b.n	800653a <UART_SetConfig+0x27e>
 800638c:	2302      	movs	r3, #2
 800638e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006392:	e0d2      	b.n	800653a <UART_SetConfig+0x27e>
 8006394:	2304      	movs	r3, #4
 8006396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800639a:	e0ce      	b.n	800653a <UART_SetConfig+0x27e>
 800639c:	2308      	movs	r3, #8
 800639e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063a2:	e0ca      	b.n	800653a <UART_SetConfig+0x27e>
 80063a4:	2310      	movs	r3, #16
 80063a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063aa:	e0c6      	b.n	800653a <UART_SetConfig+0x27e>
 80063ac:	697b      	ldr	r3, [r7, #20]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a7d      	ldr	r2, [pc, #500]	@ (80065a8 <UART_SetConfig+0x2ec>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d138      	bne.n	8006428 <UART_SetConfig+0x16c>
 80063b6:	4b7b      	ldr	r3, [pc, #492]	@ (80065a4 <UART_SetConfig+0x2e8>)
 80063b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063bc:	f003 030c 	and.w	r3, r3, #12
 80063c0:	2b0c      	cmp	r3, #12
 80063c2:	d82d      	bhi.n	8006420 <UART_SetConfig+0x164>
 80063c4:	a201      	add	r2, pc, #4	@ (adr r2, 80063cc <UART_SetConfig+0x110>)
 80063c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ca:	bf00      	nop
 80063cc:	08006401 	.word	0x08006401
 80063d0:	08006421 	.word	0x08006421
 80063d4:	08006421 	.word	0x08006421
 80063d8:	08006421 	.word	0x08006421
 80063dc:	08006411 	.word	0x08006411
 80063e0:	08006421 	.word	0x08006421
 80063e4:	08006421 	.word	0x08006421
 80063e8:	08006421 	.word	0x08006421
 80063ec:	08006409 	.word	0x08006409
 80063f0:	08006421 	.word	0x08006421
 80063f4:	08006421 	.word	0x08006421
 80063f8:	08006421 	.word	0x08006421
 80063fc:	08006419 	.word	0x08006419
 8006400:	2300      	movs	r3, #0
 8006402:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006406:	e098      	b.n	800653a <UART_SetConfig+0x27e>
 8006408:	2302      	movs	r3, #2
 800640a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800640e:	e094      	b.n	800653a <UART_SetConfig+0x27e>
 8006410:	2304      	movs	r3, #4
 8006412:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006416:	e090      	b.n	800653a <UART_SetConfig+0x27e>
 8006418:	2308      	movs	r3, #8
 800641a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800641e:	e08c      	b.n	800653a <UART_SetConfig+0x27e>
 8006420:	2310      	movs	r3, #16
 8006422:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006426:	e088      	b.n	800653a <UART_SetConfig+0x27e>
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a5f      	ldr	r2, [pc, #380]	@ (80065ac <UART_SetConfig+0x2f0>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d125      	bne.n	800647e <UART_SetConfig+0x1c2>
 8006432:	4b5c      	ldr	r3, [pc, #368]	@ (80065a4 <UART_SetConfig+0x2e8>)
 8006434:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006438:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800643c:	2b30      	cmp	r3, #48	@ 0x30
 800643e:	d016      	beq.n	800646e <UART_SetConfig+0x1b2>
 8006440:	2b30      	cmp	r3, #48	@ 0x30
 8006442:	d818      	bhi.n	8006476 <UART_SetConfig+0x1ba>
 8006444:	2b20      	cmp	r3, #32
 8006446:	d00a      	beq.n	800645e <UART_SetConfig+0x1a2>
 8006448:	2b20      	cmp	r3, #32
 800644a:	d814      	bhi.n	8006476 <UART_SetConfig+0x1ba>
 800644c:	2b00      	cmp	r3, #0
 800644e:	d002      	beq.n	8006456 <UART_SetConfig+0x19a>
 8006450:	2b10      	cmp	r3, #16
 8006452:	d008      	beq.n	8006466 <UART_SetConfig+0x1aa>
 8006454:	e00f      	b.n	8006476 <UART_SetConfig+0x1ba>
 8006456:	2300      	movs	r3, #0
 8006458:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800645c:	e06d      	b.n	800653a <UART_SetConfig+0x27e>
 800645e:	2302      	movs	r3, #2
 8006460:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006464:	e069      	b.n	800653a <UART_SetConfig+0x27e>
 8006466:	2304      	movs	r3, #4
 8006468:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800646c:	e065      	b.n	800653a <UART_SetConfig+0x27e>
 800646e:	2308      	movs	r3, #8
 8006470:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006474:	e061      	b.n	800653a <UART_SetConfig+0x27e>
 8006476:	2310      	movs	r3, #16
 8006478:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800647c:	e05d      	b.n	800653a <UART_SetConfig+0x27e>
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4a4b      	ldr	r2, [pc, #300]	@ (80065b0 <UART_SetConfig+0x2f4>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d125      	bne.n	80064d4 <UART_SetConfig+0x218>
 8006488:	4b46      	ldr	r3, [pc, #280]	@ (80065a4 <UART_SetConfig+0x2e8>)
 800648a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800648e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006492:	2bc0      	cmp	r3, #192	@ 0xc0
 8006494:	d016      	beq.n	80064c4 <UART_SetConfig+0x208>
 8006496:	2bc0      	cmp	r3, #192	@ 0xc0
 8006498:	d818      	bhi.n	80064cc <UART_SetConfig+0x210>
 800649a:	2b80      	cmp	r3, #128	@ 0x80
 800649c:	d00a      	beq.n	80064b4 <UART_SetConfig+0x1f8>
 800649e:	2b80      	cmp	r3, #128	@ 0x80
 80064a0:	d814      	bhi.n	80064cc <UART_SetConfig+0x210>
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d002      	beq.n	80064ac <UART_SetConfig+0x1f0>
 80064a6:	2b40      	cmp	r3, #64	@ 0x40
 80064a8:	d008      	beq.n	80064bc <UART_SetConfig+0x200>
 80064aa:	e00f      	b.n	80064cc <UART_SetConfig+0x210>
 80064ac:	2300      	movs	r3, #0
 80064ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064b2:	e042      	b.n	800653a <UART_SetConfig+0x27e>
 80064b4:	2302      	movs	r3, #2
 80064b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ba:	e03e      	b.n	800653a <UART_SetConfig+0x27e>
 80064bc:	2304      	movs	r3, #4
 80064be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064c2:	e03a      	b.n	800653a <UART_SetConfig+0x27e>
 80064c4:	2308      	movs	r3, #8
 80064c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064ca:	e036      	b.n	800653a <UART_SetConfig+0x27e>
 80064cc:	2310      	movs	r3, #16
 80064ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80064d2:	e032      	b.n	800653a <UART_SetConfig+0x27e>
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a30      	ldr	r2, [pc, #192]	@ (800659c <UART_SetConfig+0x2e0>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d12a      	bne.n	8006534 <UART_SetConfig+0x278>
 80064de:	4b31      	ldr	r3, [pc, #196]	@ (80065a4 <UART_SetConfig+0x2e8>)
 80064e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80064e8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80064ec:	d01a      	beq.n	8006524 <UART_SetConfig+0x268>
 80064ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80064f2:	d81b      	bhi.n	800652c <UART_SetConfig+0x270>
 80064f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064f8:	d00c      	beq.n	8006514 <UART_SetConfig+0x258>
 80064fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80064fe:	d815      	bhi.n	800652c <UART_SetConfig+0x270>
 8006500:	2b00      	cmp	r3, #0
 8006502:	d003      	beq.n	800650c <UART_SetConfig+0x250>
 8006504:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006508:	d008      	beq.n	800651c <UART_SetConfig+0x260>
 800650a:	e00f      	b.n	800652c <UART_SetConfig+0x270>
 800650c:	2300      	movs	r3, #0
 800650e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006512:	e012      	b.n	800653a <UART_SetConfig+0x27e>
 8006514:	2302      	movs	r3, #2
 8006516:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800651a:	e00e      	b.n	800653a <UART_SetConfig+0x27e>
 800651c:	2304      	movs	r3, #4
 800651e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006522:	e00a      	b.n	800653a <UART_SetConfig+0x27e>
 8006524:	2308      	movs	r3, #8
 8006526:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800652a:	e006      	b.n	800653a <UART_SetConfig+0x27e>
 800652c:	2310      	movs	r3, #16
 800652e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006532:	e002      	b.n	800653a <UART_SetConfig+0x27e>
 8006534:	2310      	movs	r3, #16
 8006536:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a17      	ldr	r2, [pc, #92]	@ (800659c <UART_SetConfig+0x2e0>)
 8006540:	4293      	cmp	r3, r2
 8006542:	f040 80a8 	bne.w	8006696 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006546:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800654a:	2b08      	cmp	r3, #8
 800654c:	d834      	bhi.n	80065b8 <UART_SetConfig+0x2fc>
 800654e:	a201      	add	r2, pc, #4	@ (adr r2, 8006554 <UART_SetConfig+0x298>)
 8006550:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006554:	08006579 	.word	0x08006579
 8006558:	080065b9 	.word	0x080065b9
 800655c:	08006581 	.word	0x08006581
 8006560:	080065b9 	.word	0x080065b9
 8006564:	08006587 	.word	0x08006587
 8006568:	080065b9 	.word	0x080065b9
 800656c:	080065b9 	.word	0x080065b9
 8006570:	080065b9 	.word	0x080065b9
 8006574:	0800658f 	.word	0x0800658f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006578:	f7fe f962 	bl	8004840 <HAL_RCC_GetPCLK1Freq>
 800657c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800657e:	e021      	b.n	80065c4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006580:	4b0c      	ldr	r3, [pc, #48]	@ (80065b4 <UART_SetConfig+0x2f8>)
 8006582:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006584:	e01e      	b.n	80065c4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006586:	f7fe f8ed 	bl	8004764 <HAL_RCC_GetSysClockFreq>
 800658a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800658c:	e01a      	b.n	80065c4 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800658e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006592:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006594:	e016      	b.n	80065c4 <UART_SetConfig+0x308>
 8006596:	bf00      	nop
 8006598:	cfff69f3 	.word	0xcfff69f3
 800659c:	40008000 	.word	0x40008000
 80065a0:	40013800 	.word	0x40013800
 80065a4:	40021000 	.word	0x40021000
 80065a8:	40004400 	.word	0x40004400
 80065ac:	40004800 	.word	0x40004800
 80065b0:	40004c00 	.word	0x40004c00
 80065b4:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80065b8:	2300      	movs	r3, #0
 80065ba:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80065c2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80065c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	f000 812a 	beq.w	8006820 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065d0:	4a9e      	ldr	r2, [pc, #632]	@ (800684c <UART_SetConfig+0x590>)
 80065d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80065d6:	461a      	mov	r2, r3
 80065d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065da:	fbb3 f3f2 	udiv	r3, r3, r2
 80065de:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	685a      	ldr	r2, [r3, #4]
 80065e4:	4613      	mov	r3, r2
 80065e6:	005b      	lsls	r3, r3, #1
 80065e8:	4413      	add	r3, r2
 80065ea:	69ba      	ldr	r2, [r7, #24]
 80065ec:	429a      	cmp	r2, r3
 80065ee:	d305      	bcc.n	80065fc <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80065f6:	69ba      	ldr	r2, [r7, #24]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d903      	bls.n	8006604 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80065fc:	2301      	movs	r3, #1
 80065fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006602:	e10d      	b.n	8006820 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006606:	2200      	movs	r2, #0
 8006608:	60bb      	str	r3, [r7, #8]
 800660a:	60fa      	str	r2, [r7, #12]
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006610:	4a8e      	ldr	r2, [pc, #568]	@ (800684c <UART_SetConfig+0x590>)
 8006612:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006616:	b29b      	uxth	r3, r3
 8006618:	2200      	movs	r2, #0
 800661a:	603b      	str	r3, [r7, #0]
 800661c:	607a      	str	r2, [r7, #4]
 800661e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006622:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006626:	f7fa f88f 	bl	8000748 <__aeabi_uldivmod>
 800662a:	4602      	mov	r2, r0
 800662c:	460b      	mov	r3, r1
 800662e:	4610      	mov	r0, r2
 8006630:	4619      	mov	r1, r3
 8006632:	f04f 0200 	mov.w	r2, #0
 8006636:	f04f 0300 	mov.w	r3, #0
 800663a:	020b      	lsls	r3, r1, #8
 800663c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006640:	0202      	lsls	r2, r0, #8
 8006642:	6979      	ldr	r1, [r7, #20]
 8006644:	6849      	ldr	r1, [r1, #4]
 8006646:	0849      	lsrs	r1, r1, #1
 8006648:	2000      	movs	r0, #0
 800664a:	460c      	mov	r4, r1
 800664c:	4605      	mov	r5, r0
 800664e:	eb12 0804 	adds.w	r8, r2, r4
 8006652:	eb43 0905 	adc.w	r9, r3, r5
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	469a      	mov	sl, r3
 800665e:	4693      	mov	fp, r2
 8006660:	4652      	mov	r2, sl
 8006662:	465b      	mov	r3, fp
 8006664:	4640      	mov	r0, r8
 8006666:	4649      	mov	r1, r9
 8006668:	f7fa f86e 	bl	8000748 <__aeabi_uldivmod>
 800666c:	4602      	mov	r2, r0
 800666e:	460b      	mov	r3, r1
 8006670:	4613      	mov	r3, r2
 8006672:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006674:	6a3b      	ldr	r3, [r7, #32]
 8006676:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800667a:	d308      	bcc.n	800668e <UART_SetConfig+0x3d2>
 800667c:	6a3b      	ldr	r3, [r7, #32]
 800667e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006682:	d204      	bcs.n	800668e <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8006684:	697b      	ldr	r3, [r7, #20]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6a3a      	ldr	r2, [r7, #32]
 800668a:	60da      	str	r2, [r3, #12]
 800668c:	e0c8      	b.n	8006820 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006694:	e0c4      	b.n	8006820 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006696:	697b      	ldr	r3, [r7, #20]
 8006698:	69db      	ldr	r3, [r3, #28]
 800669a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800669e:	d167      	bne.n	8006770 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80066a0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80066a4:	2b08      	cmp	r3, #8
 80066a6:	d828      	bhi.n	80066fa <UART_SetConfig+0x43e>
 80066a8:	a201      	add	r2, pc, #4	@ (adr r2, 80066b0 <UART_SetConfig+0x3f4>)
 80066aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066ae:	bf00      	nop
 80066b0:	080066d5 	.word	0x080066d5
 80066b4:	080066dd 	.word	0x080066dd
 80066b8:	080066e5 	.word	0x080066e5
 80066bc:	080066fb 	.word	0x080066fb
 80066c0:	080066eb 	.word	0x080066eb
 80066c4:	080066fb 	.word	0x080066fb
 80066c8:	080066fb 	.word	0x080066fb
 80066cc:	080066fb 	.word	0x080066fb
 80066d0:	080066f3 	.word	0x080066f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066d4:	f7fe f8b4 	bl	8004840 <HAL_RCC_GetPCLK1Freq>
 80066d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80066da:	e014      	b.n	8006706 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066dc:	f7fe f8c6 	bl	800486c <HAL_RCC_GetPCLK2Freq>
 80066e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80066e2:	e010      	b.n	8006706 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066e4:	4b5a      	ldr	r3, [pc, #360]	@ (8006850 <UART_SetConfig+0x594>)
 80066e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80066e8:	e00d      	b.n	8006706 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066ea:	f7fe f83b 	bl	8004764 <HAL_RCC_GetSysClockFreq>
 80066ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80066f0:	e009      	b.n	8006706 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80066f8:	e005      	b.n	8006706 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80066fa:	2300      	movs	r3, #0
 80066fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006704:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006708:	2b00      	cmp	r3, #0
 800670a:	f000 8089 	beq.w	8006820 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006712:	4a4e      	ldr	r2, [pc, #312]	@ (800684c <UART_SetConfig+0x590>)
 8006714:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006718:	461a      	mov	r2, r3
 800671a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800671c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006720:	005a      	lsls	r2, r3, #1
 8006722:	697b      	ldr	r3, [r7, #20]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	085b      	lsrs	r3, r3, #1
 8006728:	441a      	add	r2, r3
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	685b      	ldr	r3, [r3, #4]
 800672e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006732:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006734:	6a3b      	ldr	r3, [r7, #32]
 8006736:	2b0f      	cmp	r3, #15
 8006738:	d916      	bls.n	8006768 <UART_SetConfig+0x4ac>
 800673a:	6a3b      	ldr	r3, [r7, #32]
 800673c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006740:	d212      	bcs.n	8006768 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006742:	6a3b      	ldr	r3, [r7, #32]
 8006744:	b29b      	uxth	r3, r3
 8006746:	f023 030f 	bic.w	r3, r3, #15
 800674a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800674c:	6a3b      	ldr	r3, [r7, #32]
 800674e:	085b      	lsrs	r3, r3, #1
 8006750:	b29b      	uxth	r3, r3
 8006752:	f003 0307 	and.w	r3, r3, #7
 8006756:	b29a      	uxth	r2, r3
 8006758:	8bfb      	ldrh	r3, [r7, #30]
 800675a:	4313      	orrs	r3, r2
 800675c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	8bfa      	ldrh	r2, [r7, #30]
 8006764:	60da      	str	r2, [r3, #12]
 8006766:	e05b      	b.n	8006820 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8006768:	2301      	movs	r3, #1
 800676a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800676e:	e057      	b.n	8006820 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006770:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006774:	2b08      	cmp	r3, #8
 8006776:	d828      	bhi.n	80067ca <UART_SetConfig+0x50e>
 8006778:	a201      	add	r2, pc, #4	@ (adr r2, 8006780 <UART_SetConfig+0x4c4>)
 800677a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800677e:	bf00      	nop
 8006780:	080067a5 	.word	0x080067a5
 8006784:	080067ad 	.word	0x080067ad
 8006788:	080067b5 	.word	0x080067b5
 800678c:	080067cb 	.word	0x080067cb
 8006790:	080067bb 	.word	0x080067bb
 8006794:	080067cb 	.word	0x080067cb
 8006798:	080067cb 	.word	0x080067cb
 800679c:	080067cb 	.word	0x080067cb
 80067a0:	080067c3 	.word	0x080067c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067a4:	f7fe f84c 	bl	8004840 <HAL_RCC_GetPCLK1Freq>
 80067a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067aa:	e014      	b.n	80067d6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067ac:	f7fe f85e 	bl	800486c <HAL_RCC_GetPCLK2Freq>
 80067b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067b2:	e010      	b.n	80067d6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067b4:	4b26      	ldr	r3, [pc, #152]	@ (8006850 <UART_SetConfig+0x594>)
 80067b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80067b8:	e00d      	b.n	80067d6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067ba:	f7fd ffd3 	bl	8004764 <HAL_RCC_GetSysClockFreq>
 80067be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80067c0:	e009      	b.n	80067d6 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80067c8:	e005      	b.n	80067d6 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80067ca:	2300      	movs	r3, #0
 80067cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80067ce:	2301      	movs	r3, #1
 80067d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80067d4:	bf00      	nop
    }

    if (pclk != 0U)
 80067d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d021      	beq.n	8006820 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80067dc:	697b      	ldr	r3, [r7, #20]
 80067de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067e0:	4a1a      	ldr	r2, [pc, #104]	@ (800684c <UART_SetConfig+0x590>)
 80067e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80067e6:	461a      	mov	r2, r3
 80067e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80067ee:	697b      	ldr	r3, [r7, #20]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	085b      	lsrs	r3, r3, #1
 80067f4:	441a      	add	r2, r3
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80067fe:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	2b0f      	cmp	r3, #15
 8006804:	d909      	bls.n	800681a <UART_SetConfig+0x55e>
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800680c:	d205      	bcs.n	800681a <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800680e:	6a3b      	ldr	r3, [r7, #32]
 8006810:	b29a      	uxth	r2, r3
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	60da      	str	r2, [r3, #12]
 8006818:	e002      	b.n	8006820 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006820:	697b      	ldr	r3, [r7, #20]
 8006822:	2201      	movs	r2, #1
 8006824:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	2201      	movs	r2, #1
 800682c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2200      	movs	r2, #0
 8006834:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	2200      	movs	r2, #0
 800683a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800683c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006840:	4618      	mov	r0, r3
 8006842:	3730      	adds	r7, #48	@ 0x30
 8006844:	46bd      	mov	sp, r7
 8006846:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800684a:	bf00      	nop
 800684c:	08009ffc 	.word	0x08009ffc
 8006850:	00f42400 	.word	0x00f42400

08006854 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006860:	f003 0308 	and.w	r3, r3, #8
 8006864:	2b00      	cmp	r3, #0
 8006866:	d00a      	beq.n	800687e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	430a      	orrs	r2, r1
 800687c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006882:	f003 0301 	and.w	r3, r3, #1
 8006886:	2b00      	cmp	r3, #0
 8006888:	d00a      	beq.n	80068a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	430a      	orrs	r2, r1
 800689e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a4:	f003 0302 	and.w	r3, r3, #2
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d00a      	beq.n	80068c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	685b      	ldr	r3, [r3, #4]
 80068b2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	430a      	orrs	r2, r1
 80068c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c6:	f003 0304 	and.w	r3, r3, #4
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d00a      	beq.n	80068e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	430a      	orrs	r2, r1
 80068e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e8:	f003 0310 	and.w	r3, r3, #16
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d00a      	beq.n	8006906 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	430a      	orrs	r2, r1
 8006904:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800690a:	f003 0320 	and.w	r3, r3, #32
 800690e:	2b00      	cmp	r3, #0
 8006910:	d00a      	beq.n	8006928 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	689b      	ldr	r3, [r3, #8]
 8006918:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	430a      	orrs	r2, r1
 8006926:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006930:	2b00      	cmp	r3, #0
 8006932:	d01a      	beq.n	800696a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685b      	ldr	r3, [r3, #4]
 800693a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	430a      	orrs	r2, r1
 8006948:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800694e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006952:	d10a      	bne.n	800696a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	685b      	ldr	r3, [r3, #4]
 800695a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	430a      	orrs	r2, r1
 8006968:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800696e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006972:	2b00      	cmp	r3, #0
 8006974:	d00a      	beq.n	800698c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	430a      	orrs	r2, r1
 800698a:	605a      	str	r2, [r3, #4]
  }
}
 800698c:	bf00      	nop
 800698e:	370c      	adds	r7, #12
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr

08006998 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006998:	b580      	push	{r7, lr}
 800699a:	b098      	sub	sp, #96	@ 0x60
 800699c:	af02      	add	r7, sp, #8
 800699e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80069a8:	f7fc fbb0 	bl	800310c <HAL_GetTick>
 80069ac:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 0308 	and.w	r3, r3, #8
 80069b8:	2b08      	cmp	r3, #8
 80069ba:	d12f      	bne.n	8006a1c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80069bc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80069c0:	9300      	str	r3, [sp, #0]
 80069c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80069c4:	2200      	movs	r2, #0
 80069c6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f000 f88e 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 80069d0:	4603      	mov	r3, r0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d022      	beq.n	8006a1c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069de:	e853 3f00 	ldrex	r3, [r3]
 80069e2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80069e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80069ea:	653b      	str	r3, [r7, #80]	@ 0x50
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	461a      	mov	r2, r3
 80069f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80069f6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069f8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80069fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80069fc:	e841 2300 	strex	r3, r2, [r1]
 8006a00:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a02:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d1e6      	bne.n	80069d6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2220      	movs	r2, #32
 8006a0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e063      	b.n	8006ae4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0304 	and.w	r3, r3, #4
 8006a26:	2b04      	cmp	r3, #4
 8006a28:	d149      	bne.n	8006abe <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a2a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006a32:	2200      	movs	r2, #0
 8006a34:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 f857 	bl	8006aec <UART_WaitOnFlagUntilTimeout>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d03c      	beq.n	8006abe <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4c:	e853 3f00 	ldrex	r3, [r3]
 8006a50:	623b      	str	r3, [r7, #32]
   return(result);
 8006a52:	6a3b      	ldr	r3, [r7, #32]
 8006a54:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	461a      	mov	r2, r3
 8006a60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006a62:	633b      	str	r3, [r7, #48]	@ 0x30
 8006a64:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a6a:	e841 2300 	strex	r3, r2, [r1]
 8006a6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1e6      	bne.n	8006a44 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	3308      	adds	r3, #8
 8006a7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7e:	693b      	ldr	r3, [r7, #16]
 8006a80:	e853 3f00 	ldrex	r3, [r3]
 8006a84:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	f023 0301 	bic.w	r3, r3, #1
 8006a8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	3308      	adds	r3, #8
 8006a94:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006a96:	61fa      	str	r2, [r7, #28]
 8006a98:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a9a:	69b9      	ldr	r1, [r7, #24]
 8006a9c:	69fa      	ldr	r2, [r7, #28]
 8006a9e:	e841 2300 	strex	r3, r2, [r1]
 8006aa2:	617b      	str	r3, [r7, #20]
   return(result);
 8006aa4:	697b      	ldr	r3, [r7, #20]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d1e5      	bne.n	8006a76 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2220      	movs	r2, #32
 8006aae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006aba:	2303      	movs	r3, #3
 8006abc:	e012      	b.n	8006ae4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2220      	movs	r2, #32
 8006ac2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2220      	movs	r2, #32
 8006aca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2200      	movs	r2, #0
 8006ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006ae2:	2300      	movs	r3, #0
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3758      	adds	r7, #88	@ 0x58
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b084      	sub	sp, #16
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	60f8      	str	r0, [r7, #12]
 8006af4:	60b9      	str	r1, [r7, #8]
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	4613      	mov	r3, r2
 8006afa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006afc:	e04f      	b.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006afe:	69bb      	ldr	r3, [r7, #24]
 8006b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b04:	d04b      	beq.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b06:	f7fc fb01 	bl	800310c <HAL_GetTick>
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	1ad3      	subs	r3, r2, r3
 8006b10:	69ba      	ldr	r2, [r7, #24]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d302      	bcc.n	8006b1c <UART_WaitOnFlagUntilTimeout+0x30>
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d101      	bne.n	8006b20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b1c:	2303      	movs	r3, #3
 8006b1e:	e04e      	b.n	8006bbe <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d037      	beq.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	2b80      	cmp	r3, #128	@ 0x80
 8006b32:	d034      	beq.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	2b40      	cmp	r3, #64	@ 0x40
 8006b38:	d031      	beq.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	69db      	ldr	r3, [r3, #28]
 8006b40:	f003 0308 	and.w	r3, r3, #8
 8006b44:	2b08      	cmp	r3, #8
 8006b46:	d110      	bne.n	8006b6a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2208      	movs	r2, #8
 8006b4e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b50:	68f8      	ldr	r0, [r7, #12]
 8006b52:	f000 f920 	bl	8006d96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2208      	movs	r2, #8
 8006b5a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	2200      	movs	r2, #0
 8006b62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e029      	b.n	8006bbe <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	69db      	ldr	r3, [r3, #28]
 8006b70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b78:	d111      	bne.n	8006b9e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006b82:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b84:	68f8      	ldr	r0, [r7, #12]
 8006b86:	f000 f906 	bl	8006d96 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e00f      	b.n	8006bbe <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	69da      	ldr	r2, [r3, #28]
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	4013      	ands	r3, r2
 8006ba8:	68ba      	ldr	r2, [r7, #8]
 8006baa:	429a      	cmp	r2, r3
 8006bac:	bf0c      	ite	eq
 8006bae:	2301      	moveq	r3, #1
 8006bb0:	2300      	movne	r3, #0
 8006bb2:	b2db      	uxtb	r3, r3
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	79fb      	ldrb	r3, [r7, #7]
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d0a0      	beq.n	8006afe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006bbc:	2300      	movs	r3, #0
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
	...

08006bc8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b096      	sub	sp, #88	@ 0x58
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	60b9      	str	r1, [r7, #8]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	68ba      	ldr	r2, [r7, #8]
 8006bda:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	88fa      	ldrh	r2, [r7, #6]
 8006be0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2222      	movs	r2, #34	@ 0x22
 8006bf0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d02d      	beq.n	8006c5a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c04:	4a40      	ldr	r2, [pc, #256]	@ (8006d08 <UART_Start_Receive_DMA+0x140>)
 8006c06:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c0e:	4a3f      	ldr	r2, [pc, #252]	@ (8006d0c <UART_Start_Receive_DMA+0x144>)
 8006c10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c18:	4a3d      	ldr	r2, [pc, #244]	@ (8006d10 <UART_Start_Receive_DMA+0x148>)
 8006c1a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c22:	2200      	movs	r2, #0
 8006c24:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	3324      	adds	r3, #36	@ 0x24
 8006c32:	4619      	mov	r1, r3
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c38:	461a      	mov	r2, r3
 8006c3a:	88fb      	ldrh	r3, [r7, #6]
 8006c3c:	f7fc fbfa 	bl	8003434 <HAL_DMA_Start_IT>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d009      	beq.n	8006c5a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2210      	movs	r2, #16
 8006c4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8006c56:	2301      	movs	r3, #1
 8006c58:	e051      	b.n	8006cfe <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d018      	beq.n	8006c94 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c6a:	e853 3f00 	ldrex	r3, [r3]
 8006c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c72:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c76:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c82:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c84:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c88:	e841 2300 	strex	r3, r2, [r1]
 8006c8c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006c8e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1e6      	bne.n	8006c62 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	3308      	adds	r3, #8
 8006c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9e:	e853 3f00 	ldrex	r3, [r3]
 8006ca2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca6:	f043 0301 	orr.w	r3, r3, #1
 8006caa:	653b      	str	r3, [r7, #80]	@ 0x50
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	3308      	adds	r3, #8
 8006cb2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006cb4:	637a      	str	r2, [r7, #52]	@ 0x34
 8006cb6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cb8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006cba:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cbc:	e841 2300 	strex	r3, r2, [r1]
 8006cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006cc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d1e5      	bne.n	8006c94 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	3308      	adds	r3, #8
 8006cce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	e853 3f00 	ldrex	r3, [r3]
 8006cd6:	613b      	str	r3, [r7, #16]
   return(result);
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cde:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	3308      	adds	r3, #8
 8006ce6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ce8:	623a      	str	r2, [r7, #32]
 8006cea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cec:	69f9      	ldr	r1, [r7, #28]
 8006cee:	6a3a      	ldr	r2, [r7, #32]
 8006cf0:	e841 2300 	strex	r3, r2, [r1]
 8006cf4:	61bb      	str	r3, [r7, #24]
   return(result);
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d1e5      	bne.n	8006cc8 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8006cfc:	2300      	movs	r3, #0
}
 8006cfe:	4618      	mov	r0, r3
 8006d00:	3758      	adds	r7, #88	@ 0x58
 8006d02:	46bd      	mov	sp, r7
 8006d04:	bd80      	pop	{r7, pc}
 8006d06:	bf00      	nop
 8006d08:	08006e63 	.word	0x08006e63
 8006d0c:	08006f8f 	.word	0x08006f8f
 8006d10:	08006fcd 	.word	0x08006fcd

08006d14 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b08f      	sub	sp, #60	@ 0x3c
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d22:	6a3b      	ldr	r3, [r7, #32]
 8006d24:	e853 3f00 	ldrex	r3, [r3]
 8006d28:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8006d30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	461a      	mov	r2, r3
 8006d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d3c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d40:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d42:	e841 2300 	strex	r3, r2, [r1]
 8006d46:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006d48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d1e6      	bne.n	8006d1c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	3308      	adds	r3, #8
 8006d54:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	e853 3f00 	ldrex	r3, [r3]
 8006d5c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d5e:	68bb      	ldr	r3, [r7, #8]
 8006d60:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006d64:	633b      	str	r3, [r7, #48]	@ 0x30
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	3308      	adds	r3, #8
 8006d6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d6e:	61ba      	str	r2, [r7, #24]
 8006d70:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d72:	6979      	ldr	r1, [r7, #20]
 8006d74:	69ba      	ldr	r2, [r7, #24]
 8006d76:	e841 2300 	strex	r3, r2, [r1]
 8006d7a:	613b      	str	r3, [r7, #16]
   return(result);
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d1e5      	bne.n	8006d4e <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2220      	movs	r2, #32
 8006d86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8006d8a:	bf00      	nop
 8006d8c:	373c      	adds	r7, #60	@ 0x3c
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b095      	sub	sp, #84	@ 0x54
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006da6:	e853 3f00 	ldrex	r3, [r3]
 8006daa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	461a      	mov	r2, r3
 8006dba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006dbc:	643b      	str	r3, [r7, #64]	@ 0x40
 8006dbe:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006dc2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006dc4:	e841 2300 	strex	r3, r2, [r1]
 8006dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006dca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d1e6      	bne.n	8006d9e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	3308      	adds	r3, #8
 8006dd6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dd8:	6a3b      	ldr	r3, [r7, #32]
 8006dda:	e853 3f00 	ldrex	r3, [r3]
 8006dde:	61fb      	str	r3, [r7, #28]
   return(result);
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006de6:	f023 0301 	bic.w	r3, r3, #1
 8006dea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	3308      	adds	r3, #8
 8006df2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006df4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006df6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006df8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006dfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dfc:	e841 2300 	strex	r3, r2, [r1]
 8006e00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d1e3      	bne.n	8006dd0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d118      	bne.n	8006e42 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	e853 3f00 	ldrex	r3, [r3]
 8006e1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e1e:	68bb      	ldr	r3, [r7, #8]
 8006e20:	f023 0310 	bic.w	r3, r3, #16
 8006e24:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	461a      	mov	r2, r3
 8006e2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006e2e:	61bb      	str	r3, [r7, #24]
 8006e30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e32:	6979      	ldr	r1, [r7, #20]
 8006e34:	69ba      	ldr	r2, [r7, #24]
 8006e36:	e841 2300 	strex	r3, r2, [r1]
 8006e3a:	613b      	str	r3, [r7, #16]
   return(result);
 8006e3c:	693b      	ldr	r3, [r7, #16]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1e6      	bne.n	8006e10 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2220      	movs	r2, #32
 8006e46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006e56:	bf00      	nop
 8006e58:	3754      	adds	r7, #84	@ 0x54
 8006e5a:	46bd      	mov	sp, r7
 8006e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e60:	4770      	bx	lr

08006e62 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006e62:	b580      	push	{r7, lr}
 8006e64:	b09c      	sub	sp, #112	@ 0x70
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e6e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f003 0320 	and.w	r3, r3, #32
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d171      	bne.n	8006f62 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8006e7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e80:	2200      	movs	r2, #0
 8006e82:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e8e:	e853 3f00 	ldrex	r3, [r3]
 8006e92:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006e94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e96:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e9a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006e9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	461a      	mov	r2, r3
 8006ea2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006ea4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006ea6:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006eaa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006eac:	e841 2300 	strex	r3, r2, [r1]
 8006eb0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006eb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d1e6      	bne.n	8006e86 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eb8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	3308      	adds	r3, #8
 8006ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ec2:	e853 3f00 	ldrex	r3, [r3]
 8006ec6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006ec8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006eca:	f023 0301 	bic.w	r3, r3, #1
 8006ece:	667b      	str	r3, [r7, #100]	@ 0x64
 8006ed0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	3308      	adds	r3, #8
 8006ed6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006ed8:	647a      	str	r2, [r7, #68]	@ 0x44
 8006eda:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006edc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006ede:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006ee0:	e841 2300 	strex	r3, r2, [r1]
 8006ee4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006ee6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d1e5      	bne.n	8006eb8 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006eec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	3308      	adds	r3, #8
 8006ef2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ef6:	e853 3f00 	ldrex	r3, [r3]
 8006efa:	623b      	str	r3, [r7, #32]
   return(result);
 8006efc:	6a3b      	ldr	r3, [r7, #32]
 8006efe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f02:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f04:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	3308      	adds	r3, #8
 8006f0a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006f0c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f10:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f14:	e841 2300 	strex	r3, r2, [r1]
 8006f18:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d1e5      	bne.n	8006eec <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006f20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f22:	2220      	movs	r2, #32
 8006f24:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d118      	bne.n	8006f62 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	e853 3f00 	ldrex	r3, [r3]
 8006f3c:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f023 0310 	bic.w	r3, r3, #16
 8006f44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006f46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	461a      	mov	r2, r3
 8006f4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006f4e:	61fb      	str	r3, [r7, #28]
 8006f50:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f52:	69b9      	ldr	r1, [r7, #24]
 8006f54:	69fa      	ldr	r2, [r7, #28]
 8006f56:	e841 2300 	strex	r3, r2, [r1]
 8006f5a:	617b      	str	r3, [r7, #20]
   return(result);
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d1e6      	bne.n	8006f30 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f64:	2200      	movs	r2, #0
 8006f66:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006f68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d107      	bne.n	8006f80 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006f70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006f72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006f76:	4619      	mov	r1, r3
 8006f78:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f7a:	f7ff f993 	bl	80062a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006f7e:	e002      	b.n	8006f86 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8006f80:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006f82:	f7ff f971 	bl	8006268 <HAL_UART_RxCpltCallback>
}
 8006f86:	bf00      	nop
 8006f88:	3770      	adds	r7, #112	@ 0x70
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b084      	sub	sp, #16
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f9a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fa6:	2b01      	cmp	r3, #1
 8006fa8:	d109      	bne.n	8006fbe <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006fb0:	085b      	lsrs	r3, r3, #1
 8006fb2:	b29b      	uxth	r3, r3
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	68f8      	ldr	r0, [r7, #12]
 8006fb8:	f7ff f974 	bl	80062a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006fbc:	e002      	b.n	8006fc4 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8006fbe:	68f8      	ldr	r0, [r7, #12]
 8006fc0:	f7ff f95c 	bl	800627c <HAL_UART_RxHalfCpltCallback>
}
 8006fc4:	bf00      	nop
 8006fc6:	3710      	adds	r7, #16
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}

08006fcc <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b086      	sub	sp, #24
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fd8:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe0:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006fe2:	697b      	ldr	r3, [r7, #20]
 8006fe4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006fe8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ff4:	2b80      	cmp	r3, #128	@ 0x80
 8006ff6:	d109      	bne.n	800700c <UART_DMAError+0x40>
 8006ff8:	693b      	ldr	r3, [r7, #16]
 8006ffa:	2b21      	cmp	r3, #33	@ 0x21
 8006ffc:	d106      	bne.n	800700c <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006ffe:	697b      	ldr	r3, [r7, #20]
 8007000:	2200      	movs	r2, #0
 8007002:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007006:	6978      	ldr	r0, [r7, #20]
 8007008:	f7ff fe84 	bl	8006d14 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007016:	2b40      	cmp	r3, #64	@ 0x40
 8007018:	d109      	bne.n	800702e <UART_DMAError+0x62>
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	2b22      	cmp	r3, #34	@ 0x22
 800701e:	d106      	bne.n	800702e <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007020:	697b      	ldr	r3, [r7, #20]
 8007022:	2200      	movs	r2, #0
 8007024:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007028:	6978      	ldr	r0, [r7, #20]
 800702a:	f7ff feb4 	bl	8006d96 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007034:	f043 0210 	orr.w	r2, r3, #16
 8007038:	697b      	ldr	r3, [r7, #20]
 800703a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800703e:	6978      	ldr	r0, [r7, #20]
 8007040:	f7ff f926 	bl	8006290 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007044:	bf00      	nop
 8007046:	3718      	adds	r7, #24
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}

0800704c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800704c:	b480      	push	{r7}
 800704e:	b085      	sub	sp, #20
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800705a:	2b01      	cmp	r3, #1
 800705c:	d101      	bne.n	8007062 <HAL_UARTEx_DisableFifoMode+0x16>
 800705e:	2302      	movs	r3, #2
 8007060:	e027      	b.n	80070b2 <HAL_UARTEx_DisableFifoMode+0x66>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2201      	movs	r2, #1
 8007066:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2224      	movs	r2, #36	@ 0x24
 800706e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	f022 0201 	bic.w	r2, r2, #1
 8007088:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007090:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	2200      	movs	r2, #0
 8007096:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2220      	movs	r2, #32
 80070a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80070b0:	2300      	movs	r3, #0
}
 80070b2:	4618      	mov	r0, r3
 80070b4:	3714      	adds	r7, #20
 80070b6:	46bd      	mov	sp, r7
 80070b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070bc:	4770      	bx	lr

080070be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80070be:	b580      	push	{r7, lr}
 80070c0:	b084      	sub	sp, #16
 80070c2:	af00      	add	r7, sp, #0
 80070c4:	6078      	str	r0, [r7, #4]
 80070c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070ce:	2b01      	cmp	r3, #1
 80070d0:	d101      	bne.n	80070d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80070d2:	2302      	movs	r3, #2
 80070d4:	e02d      	b.n	8007132 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2224      	movs	r2, #36	@ 0x24
 80070e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	681a      	ldr	r2, [r3, #0]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f022 0201 	bic.w	r2, r2, #1
 80070fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	683a      	ldr	r2, [r7, #0]
 800710e:	430a      	orrs	r2, r1
 8007110:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f850 	bl	80071b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	68fa      	ldr	r2, [r7, #12]
 800711e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2220      	movs	r2, #32
 8007124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007130:	2300      	movs	r3, #0
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}

0800713a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800713a:	b580      	push	{r7, lr}
 800713c:	b084      	sub	sp, #16
 800713e:	af00      	add	r7, sp, #0
 8007140:	6078      	str	r0, [r7, #4]
 8007142:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800714a:	2b01      	cmp	r3, #1
 800714c:	d101      	bne.n	8007152 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800714e:	2302      	movs	r3, #2
 8007150:	e02d      	b.n	80071ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2224      	movs	r2, #36	@ 0x24
 800715e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f022 0201 	bic.w	r2, r2, #1
 8007178:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	683a      	ldr	r2, [r7, #0]
 800718a:	430a      	orrs	r2, r1
 800718c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 f812 	bl	80071b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2220      	movs	r2, #32
 80071a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2200      	movs	r2, #0
 80071a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071ac:	2300      	movs	r3, #0
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3710      	adds	r7, #16
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
	...

080071b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80071b8:	b480      	push	{r7}
 80071ba:	b085      	sub	sp, #20
 80071bc:	af00      	add	r7, sp, #0
 80071be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d108      	bne.n	80071da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2201      	movs	r2, #1
 80071d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80071d8:	e031      	b.n	800723e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80071da:	2308      	movs	r3, #8
 80071dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80071de:	2308      	movs	r3, #8
 80071e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	689b      	ldr	r3, [r3, #8]
 80071e8:	0e5b      	lsrs	r3, r3, #25
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	f003 0307 	and.w	r3, r3, #7
 80071f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	689b      	ldr	r3, [r3, #8]
 80071f8:	0f5b      	lsrs	r3, r3, #29
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	f003 0307 	and.w	r3, r3, #7
 8007200:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007202:	7bbb      	ldrb	r3, [r7, #14]
 8007204:	7b3a      	ldrb	r2, [r7, #12]
 8007206:	4911      	ldr	r1, [pc, #68]	@ (800724c <UARTEx_SetNbDataToProcess+0x94>)
 8007208:	5c8a      	ldrb	r2, [r1, r2]
 800720a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800720e:	7b3a      	ldrb	r2, [r7, #12]
 8007210:	490f      	ldr	r1, [pc, #60]	@ (8007250 <UARTEx_SetNbDataToProcess+0x98>)
 8007212:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007214:	fb93 f3f2 	sdiv	r3, r3, r2
 8007218:	b29a      	uxth	r2, r3
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007220:	7bfb      	ldrb	r3, [r7, #15]
 8007222:	7b7a      	ldrb	r2, [r7, #13]
 8007224:	4909      	ldr	r1, [pc, #36]	@ (800724c <UARTEx_SetNbDataToProcess+0x94>)
 8007226:	5c8a      	ldrb	r2, [r1, r2]
 8007228:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800722c:	7b7a      	ldrb	r2, [r7, #13]
 800722e:	4908      	ldr	r1, [pc, #32]	@ (8007250 <UARTEx_SetNbDataToProcess+0x98>)
 8007230:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007232:	fb93 f3f2 	sdiv	r3, r3, r2
 8007236:	b29a      	uxth	r2, r3
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800723e:	bf00      	nop
 8007240:	3714      	adds	r7, #20
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
 800724a:	bf00      	nop
 800724c:	0800a014 	.word	0x0800a014
 8007250:	0800a01c 	.word	0x0800a01c

08007254 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007254:	b480      	push	{r7}
 8007256:	b085      	sub	sp, #20
 8007258:	af00      	add	r7, sp, #0
 800725a:	4603      	mov	r3, r0
 800725c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800725e:	2300      	movs	r3, #0
 8007260:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007262:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007266:	2b84      	cmp	r3, #132	@ 0x84
 8007268:	d005      	beq.n	8007276 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800726a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	4413      	add	r3, r2
 8007272:	3303      	adds	r3, #3
 8007274:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007276:	68fb      	ldr	r3, [r7, #12]
}
 8007278:	4618      	mov	r0, r3
 800727a:	3714      	adds	r7, #20
 800727c:	46bd      	mov	sp, r7
 800727e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007282:	4770      	bx	lr

08007284 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007284:	b580      	push	{r7, lr}
 8007286:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007288:	f000 fa5c 	bl	8007744 <vTaskStartScheduler>
  
  return osOK;
 800728c:	2300      	movs	r3, #0
}
 800728e:	4618      	mov	r0, r3
 8007290:	bd80      	pop	{r7, pc}

08007292 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007292:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007294:	b087      	sub	sp, #28
 8007296:	af02      	add	r7, sp, #8
 8007298:	6078      	str	r0, [r7, #4]
 800729a:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685c      	ldr	r4, [r3, #4]
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80072a8:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80072b0:	4618      	mov	r0, r3
 80072b2:	f7ff ffcf 	bl	8007254 <makeFreeRtosPriority>
 80072b6:	4602      	mov	r2, r0
 80072b8:	f107 030c 	add.w	r3, r7, #12
 80072bc:	9301      	str	r3, [sp, #4]
 80072be:	9200      	str	r2, [sp, #0]
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	4632      	mov	r2, r6
 80072c4:	4629      	mov	r1, r5
 80072c6:	4620      	mov	r0, r4
 80072c8:	f000 f8d2 	bl	8007470 <xTaskCreate>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d001      	beq.n	80072d6 <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 80072d2:	2300      	movs	r3, #0
 80072d4:	e000      	b.n	80072d8 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 80072d6:	68fb      	ldr	r3, [r7, #12]
}
 80072d8:	4618      	mov	r0, r3
 80072da:	3714      	adds	r7, #20
 80072dc:	46bd      	mov	sp, r7
 80072de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080072e0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d001      	beq.n	80072f6 <osDelay+0x16>
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	e000      	b.n	80072f8 <osDelay+0x18>
 80072f6:	2301      	movs	r3, #1
 80072f8:	4618      	mov	r0, r3
 80072fa:	f000 f9ed 	bl	80076d8 <vTaskDelay>
  
  return osOK;
 80072fe:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007300:	4618      	mov	r0, r3
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}

08007308 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007308:	b480      	push	{r7}
 800730a:	b083      	sub	sp, #12
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f103 0208 	add.w	r2, r3, #8
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	f04f 32ff 	mov.w	r2, #4294967295
 8007320:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f103 0208 	add.w	r2, r3, #8
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f103 0208 	add.w	r2, r3, #8
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800733c:	bf00      	nop
 800733e:	370c      	adds	r7, #12
 8007340:	46bd      	mov	sp, r7
 8007342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007346:	4770      	bx	lr

08007348 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007348:	b480      	push	{r7}
 800734a:	b083      	sub	sp, #12
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2200      	movs	r2, #0
 8007354:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007356:	bf00      	nop
 8007358:	370c      	adds	r7, #12
 800735a:	46bd      	mov	sp, r7
 800735c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007360:	4770      	bx	lr

08007362 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007362:	b480      	push	{r7}
 8007364:	b085      	sub	sp, #20
 8007366:	af00      	add	r7, sp, #0
 8007368:	6078      	str	r0, [r7, #4]
 800736a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	68fa      	ldr	r2, [r7, #12]
 8007376:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	689a      	ldr	r2, [r3, #8]
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	683a      	ldr	r2, [r7, #0]
 8007386:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	683a      	ldr	r2, [r7, #0]
 800738c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	687a      	ldr	r2, [r7, #4]
 8007392:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	1c5a      	adds	r2, r3, #1
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	601a      	str	r2, [r3, #0]
}
 800739e:	bf00      	nop
 80073a0:	3714      	adds	r7, #20
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr

080073aa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073aa:	b480      	push	{r7}
 80073ac:	b085      	sub	sp, #20
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
 80073b2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073c0:	d103      	bne.n	80073ca <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	691b      	ldr	r3, [r3, #16]
 80073c6:	60fb      	str	r3, [r7, #12]
 80073c8:	e00c      	b.n	80073e4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	3308      	adds	r3, #8
 80073ce:	60fb      	str	r3, [r7, #12]
 80073d0:	e002      	b.n	80073d8 <vListInsert+0x2e>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	685b      	ldr	r3, [r3, #4]
 80073d6:	60fb      	str	r3, [r7, #12]
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	429a      	cmp	r2, r3
 80073e2:	d2f6      	bcs.n	80073d2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	685a      	ldr	r2, [r3, #4]
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	683a      	ldr	r2, [r7, #0]
 80073f2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	68fa      	ldr	r2, [r7, #12]
 80073f8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	683a      	ldr	r2, [r7, #0]
 80073fe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	687a      	ldr	r2, [r7, #4]
 8007404:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	1c5a      	adds	r2, r3, #1
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	601a      	str	r2, [r3, #0]
}
 8007410:	bf00      	nop
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800741c:	b480      	push	{r7}
 800741e:	b085      	sub	sp, #20
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	691b      	ldr	r3, [r3, #16]
 8007428:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	685b      	ldr	r3, [r3, #4]
 800742e:	687a      	ldr	r2, [r7, #4]
 8007430:	6892      	ldr	r2, [r2, #8]
 8007432:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	6852      	ldr	r2, [r2, #4]
 800743c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	429a      	cmp	r2, r3
 8007446:	d103      	bne.n	8007450 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	689a      	ldr	r2, [r3, #8]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2200      	movs	r2, #0
 8007454:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	1e5a      	subs	r2, r3, #1
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
}
 8007464:	4618      	mov	r0, r3
 8007466:	3714      	adds	r7, #20
 8007468:	46bd      	mov	sp, r7
 800746a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800746e:	4770      	bx	lr

08007470 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007470:	b580      	push	{r7, lr}
 8007472:	b08c      	sub	sp, #48	@ 0x30
 8007474:	af04      	add	r7, sp, #16
 8007476:	60f8      	str	r0, [r7, #12]
 8007478:	60b9      	str	r1, [r7, #8]
 800747a:	603b      	str	r3, [r7, #0]
 800747c:	4613      	mov	r3, r2
 800747e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007480:	88fb      	ldrh	r3, [r7, #6]
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	4618      	mov	r0, r3
 8007486:	f000 ffb1 	bl	80083ec <pvPortMalloc>
 800748a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800748c:	697b      	ldr	r3, [r7, #20]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d00e      	beq.n	80074b0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007492:	2054      	movs	r0, #84	@ 0x54
 8007494:	f000 ffaa 	bl	80083ec <pvPortMalloc>
 8007498:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800749a:	69fb      	ldr	r3, [r7, #28]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d003      	beq.n	80074a8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	697a      	ldr	r2, [r7, #20]
 80074a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80074a6:	e005      	b.n	80074b4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80074a8:	6978      	ldr	r0, [r7, #20]
 80074aa:	f001 f86d 	bl	8008588 <vPortFree>
 80074ae:	e001      	b.n	80074b4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80074b0:	2300      	movs	r3, #0
 80074b2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d013      	beq.n	80074e2 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80074ba:	88fa      	ldrh	r2, [r7, #6]
 80074bc:	2300      	movs	r3, #0
 80074be:	9303      	str	r3, [sp, #12]
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	9302      	str	r3, [sp, #8]
 80074c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80074c6:	9301      	str	r3, [sp, #4]
 80074c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074ca:	9300      	str	r3, [sp, #0]
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	68b9      	ldr	r1, [r7, #8]
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f000 f80e 	bl	80074f2 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80074d6:	69f8      	ldr	r0, [r7, #28]
 80074d8:	f000 f894 	bl	8007604 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80074dc:	2301      	movs	r3, #1
 80074de:	61bb      	str	r3, [r7, #24]
 80074e0:	e002      	b.n	80074e8 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80074e2:	f04f 33ff 	mov.w	r3, #4294967295
 80074e6:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80074e8:	69bb      	ldr	r3, [r7, #24]
	}
 80074ea:	4618      	mov	r0, r3
 80074ec:	3720      	adds	r7, #32
 80074ee:	46bd      	mov	sp, r7
 80074f0:	bd80      	pop	{r7, pc}

080074f2 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80074f2:	b580      	push	{r7, lr}
 80074f4:	b088      	sub	sp, #32
 80074f6:	af00      	add	r7, sp, #0
 80074f8:	60f8      	str	r0, [r7, #12]
 80074fa:	60b9      	str	r1, [r7, #8]
 80074fc:	607a      	str	r2, [r7, #4]
 80074fe:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007502:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800750a:	3b01      	subs	r3, #1
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	4413      	add	r3, r2
 8007510:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007512:	69bb      	ldr	r3, [r7, #24]
 8007514:	f023 0307 	bic.w	r3, r3, #7
 8007518:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	f003 0307 	and.w	r3, r3, #7
 8007520:	2b00      	cmp	r3, #0
 8007522:	d00b      	beq.n	800753c <prvInitialiseNewTask+0x4a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007528:	f383 8811 	msr	BASEPRI, r3
 800752c:	f3bf 8f6f 	isb	sy
 8007530:	f3bf 8f4f 	dsb	sy
 8007534:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007536:	bf00      	nop
 8007538:	bf00      	nop
 800753a:	e7fd      	b.n	8007538 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d01f      	beq.n	8007582 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007542:	2300      	movs	r3, #0
 8007544:	61fb      	str	r3, [r7, #28]
 8007546:	e012      	b.n	800756e <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	69fb      	ldr	r3, [r7, #28]
 800754c:	4413      	add	r3, r2
 800754e:	7819      	ldrb	r1, [r3, #0]
 8007550:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	4413      	add	r3, r2
 8007556:	3334      	adds	r3, #52	@ 0x34
 8007558:	460a      	mov	r2, r1
 800755a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800755c:	68ba      	ldr	r2, [r7, #8]
 800755e:	69fb      	ldr	r3, [r7, #28]
 8007560:	4413      	add	r3, r2
 8007562:	781b      	ldrb	r3, [r3, #0]
 8007564:	2b00      	cmp	r3, #0
 8007566:	d006      	beq.n	8007576 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007568:	69fb      	ldr	r3, [r7, #28]
 800756a:	3301      	adds	r3, #1
 800756c:	61fb      	str	r3, [r7, #28]
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	2b0f      	cmp	r3, #15
 8007572:	d9e9      	bls.n	8007548 <prvInitialiseNewTask+0x56>
 8007574:	e000      	b.n	8007578 <prvInitialiseNewTask+0x86>
			{
				break;
 8007576:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800757a:	2200      	movs	r2, #0
 800757c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007580:	e003      	b.n	800758a <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8007582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007584:	2200      	movs	r2, #0
 8007586:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800758a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800758c:	2b06      	cmp	r3, #6
 800758e:	d901      	bls.n	8007594 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007590:	2306      	movs	r3, #6
 8007592:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007596:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007598:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800759a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800759c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800759e:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80075a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a2:	2200      	movs	r2, #0
 80075a4:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80075a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075a8:	3304      	adds	r3, #4
 80075aa:	4618      	mov	r0, r3
 80075ac:	f7ff fecc 	bl	8007348 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80075b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b2:	3318      	adds	r3, #24
 80075b4:	4618      	mov	r0, r3
 80075b6:	f7ff fec7 	bl	8007348 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80075ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80075c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c2:	f1c3 0207 	rsb	r2, r3, #7
 80075c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80075ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ce:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80075d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d2:	2200      	movs	r2, #0
 80075d4:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80075d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d8:	2200      	movs	r2, #0
 80075da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80075de:	683a      	ldr	r2, [r7, #0]
 80075e0:	68f9      	ldr	r1, [r7, #12]
 80075e2:	69b8      	ldr	r0, [r7, #24]
 80075e4:	f000 fcb0 	bl	8007f48 <pxPortInitialiseStack>
 80075e8:	4602      	mov	r2, r0
 80075ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ec:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80075ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d002      	beq.n	80075fa <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80075f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075fa:	bf00      	nop
 80075fc:	3720      	adds	r7, #32
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
	...

08007604 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007604:	b580      	push	{r7, lr}
 8007606:	b082      	sub	sp, #8
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800760c:	f000 fdcc 	bl	80081a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007610:	4b2a      	ldr	r3, [pc, #168]	@ (80076bc <prvAddNewTaskToReadyList+0xb8>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	3301      	adds	r3, #1
 8007616:	4a29      	ldr	r2, [pc, #164]	@ (80076bc <prvAddNewTaskToReadyList+0xb8>)
 8007618:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800761a:	4b29      	ldr	r3, [pc, #164]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d109      	bne.n	8007636 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007622:	4a27      	ldr	r2, [pc, #156]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007628:	4b24      	ldr	r3, [pc, #144]	@ (80076bc <prvAddNewTaskToReadyList+0xb8>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d110      	bne.n	8007652 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007630:	f000 faaa 	bl	8007b88 <prvInitialiseTaskLists>
 8007634:	e00d      	b.n	8007652 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007636:	4b23      	ldr	r3, [pc, #140]	@ (80076c4 <prvAddNewTaskToReadyList+0xc0>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d109      	bne.n	8007652 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800763e:	4b20      	ldr	r3, [pc, #128]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007648:	429a      	cmp	r2, r3
 800764a:	d802      	bhi.n	8007652 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800764c:	4a1c      	ldr	r2, [pc, #112]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007652:	4b1d      	ldr	r3, [pc, #116]	@ (80076c8 <prvAddNewTaskToReadyList+0xc4>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	3301      	adds	r3, #1
 8007658:	4a1b      	ldr	r2, [pc, #108]	@ (80076c8 <prvAddNewTaskToReadyList+0xc4>)
 800765a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007660:	2201      	movs	r2, #1
 8007662:	409a      	lsls	r2, r3
 8007664:	4b19      	ldr	r3, [pc, #100]	@ (80076cc <prvAddNewTaskToReadyList+0xc8>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	4313      	orrs	r3, r2
 800766a:	4a18      	ldr	r2, [pc, #96]	@ (80076cc <prvAddNewTaskToReadyList+0xc8>)
 800766c:	6013      	str	r3, [r2, #0]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007672:	4613      	mov	r3, r2
 8007674:	009b      	lsls	r3, r3, #2
 8007676:	4413      	add	r3, r2
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	4a15      	ldr	r2, [pc, #84]	@ (80076d0 <prvAddNewTaskToReadyList+0xcc>)
 800767c:	441a      	add	r2, r3
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	3304      	adds	r3, #4
 8007682:	4619      	mov	r1, r3
 8007684:	4610      	mov	r0, r2
 8007686:	f7ff fe6c 	bl	8007362 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800768a:	f000 fdbf 	bl	800820c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800768e:	4b0d      	ldr	r3, [pc, #52]	@ (80076c4 <prvAddNewTaskToReadyList+0xc0>)
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00e      	beq.n	80076b4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007696:	4b0a      	ldr	r3, [pc, #40]	@ (80076c0 <prvAddNewTaskToReadyList+0xbc>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d207      	bcs.n	80076b4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80076a4:	4b0b      	ldr	r3, [pc, #44]	@ (80076d4 <prvAddNewTaskToReadyList+0xd0>)
 80076a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076aa:	601a      	str	r2, [r3, #0]
 80076ac:	f3bf 8f4f 	dsb	sy
 80076b0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80076b4:	bf00      	nop
 80076b6:	3708      	adds	r7, #8
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	2000247c 	.word	0x2000247c
 80076c0:	2000237c 	.word	0x2000237c
 80076c4:	20002488 	.word	0x20002488
 80076c8:	20002498 	.word	0x20002498
 80076cc:	20002484 	.word	0x20002484
 80076d0:	20002380 	.word	0x20002380
 80076d4:	e000ed04 	.word	0xe000ed04

080076d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80076e0:	2300      	movs	r3, #0
 80076e2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d018      	beq.n	800771c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80076ea:	4b14      	ldr	r3, [pc, #80]	@ (800773c <vTaskDelay+0x64>)
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d00b      	beq.n	800770a <vTaskDelay+0x32>
	__asm volatile
 80076f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f6:	f383 8811 	msr	BASEPRI, r3
 80076fa:	f3bf 8f6f 	isb	sy
 80076fe:	f3bf 8f4f 	dsb	sy
 8007702:	60bb      	str	r3, [r7, #8]
}
 8007704:	bf00      	nop
 8007706:	bf00      	nop
 8007708:	e7fd      	b.n	8007706 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800770a:	f000 f863 	bl	80077d4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800770e:	2100      	movs	r1, #0
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f000 fbb3 	bl	8007e7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007716:	f000 f86b 	bl	80077f0 <xTaskResumeAll>
 800771a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d107      	bne.n	8007732 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8007722:	4b07      	ldr	r3, [pc, #28]	@ (8007740 <vTaskDelay+0x68>)
 8007724:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007728:	601a      	str	r2, [r3, #0]
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007732:	bf00      	nop
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	200024a4 	.word	0x200024a4
 8007740:	e000ed04 	.word	0xe000ed04

08007744 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b086      	sub	sp, #24
 8007748:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800774a:	4b1c      	ldr	r3, [pc, #112]	@ (80077bc <vTaskStartScheduler+0x78>)
 800774c:	9301      	str	r3, [sp, #4]
 800774e:	2300      	movs	r3, #0
 8007750:	9300      	str	r3, [sp, #0]
 8007752:	2300      	movs	r3, #0
 8007754:	2280      	movs	r2, #128	@ 0x80
 8007756:	491a      	ldr	r1, [pc, #104]	@ (80077c0 <vTaskStartScheduler+0x7c>)
 8007758:	481a      	ldr	r0, [pc, #104]	@ (80077c4 <vTaskStartScheduler+0x80>)
 800775a:	f7ff fe89 	bl	8007470 <xTaskCreate>
 800775e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2b01      	cmp	r3, #1
 8007764:	d116      	bne.n	8007794 <vTaskStartScheduler+0x50>
	__asm volatile
 8007766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776a:	f383 8811 	msr	BASEPRI, r3
 800776e:	f3bf 8f6f 	isb	sy
 8007772:	f3bf 8f4f 	dsb	sy
 8007776:	60bb      	str	r3, [r7, #8]
}
 8007778:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800777a:	4b13      	ldr	r3, [pc, #76]	@ (80077c8 <vTaskStartScheduler+0x84>)
 800777c:	f04f 32ff 	mov.w	r2, #4294967295
 8007780:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007782:	4b12      	ldr	r3, [pc, #72]	@ (80077cc <vTaskStartScheduler+0x88>)
 8007784:	2201      	movs	r2, #1
 8007786:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007788:	4b11      	ldr	r3, [pc, #68]	@ (80077d0 <vTaskStartScheduler+0x8c>)
 800778a:	2200      	movs	r2, #0
 800778c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800778e:	f000 fc67 	bl	8008060 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007792:	e00f      	b.n	80077b4 <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800779a:	d10b      	bne.n	80077b4 <vTaskStartScheduler+0x70>
	__asm volatile
 800779c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a0:	f383 8811 	msr	BASEPRI, r3
 80077a4:	f3bf 8f6f 	isb	sy
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	607b      	str	r3, [r7, #4]
}
 80077ae:	bf00      	nop
 80077b0:	bf00      	nop
 80077b2:	e7fd      	b.n	80077b0 <vTaskStartScheduler+0x6c>
}
 80077b4:	bf00      	nop
 80077b6:	3710      	adds	r7, #16
 80077b8:	46bd      	mov	sp, r7
 80077ba:	bd80      	pop	{r7, pc}
 80077bc:	200024a0 	.word	0x200024a0
 80077c0:	08009fdc 	.word	0x08009fdc
 80077c4:	08007b59 	.word	0x08007b59
 80077c8:	2000249c 	.word	0x2000249c
 80077cc:	20002488 	.word	0x20002488
 80077d0:	20002480 	.word	0x20002480

080077d4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80077d4:	b480      	push	{r7}
 80077d6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80077d8:	4b04      	ldr	r3, [pc, #16]	@ (80077ec <vTaskSuspendAll+0x18>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	3301      	adds	r3, #1
 80077de:	4a03      	ldr	r2, [pc, #12]	@ (80077ec <vTaskSuspendAll+0x18>)
 80077e0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80077e2:	bf00      	nop
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr
 80077ec:	200024a4 	.word	0x200024a4

080077f0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b084      	sub	sp, #16
 80077f4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80077f6:	2300      	movs	r3, #0
 80077f8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80077fa:	2300      	movs	r3, #0
 80077fc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80077fe:	4b42      	ldr	r3, [pc, #264]	@ (8007908 <xTaskResumeAll+0x118>)
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d10b      	bne.n	800781e <xTaskResumeAll+0x2e>
	__asm volatile
 8007806:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800780a:	f383 8811 	msr	BASEPRI, r3
 800780e:	f3bf 8f6f 	isb	sy
 8007812:	f3bf 8f4f 	dsb	sy
 8007816:	603b      	str	r3, [r7, #0]
}
 8007818:	bf00      	nop
 800781a:	bf00      	nop
 800781c:	e7fd      	b.n	800781a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800781e:	f000 fcc3 	bl	80081a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007822:	4b39      	ldr	r3, [pc, #228]	@ (8007908 <xTaskResumeAll+0x118>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	3b01      	subs	r3, #1
 8007828:	4a37      	ldr	r2, [pc, #220]	@ (8007908 <xTaskResumeAll+0x118>)
 800782a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800782c:	4b36      	ldr	r3, [pc, #216]	@ (8007908 <xTaskResumeAll+0x118>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2b00      	cmp	r3, #0
 8007832:	d161      	bne.n	80078f8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007834:	4b35      	ldr	r3, [pc, #212]	@ (800790c <xTaskResumeAll+0x11c>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	2b00      	cmp	r3, #0
 800783a:	d05d      	beq.n	80078f8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800783c:	e02e      	b.n	800789c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800783e:	4b34      	ldr	r3, [pc, #208]	@ (8007910 <xTaskResumeAll+0x120>)
 8007840:	68db      	ldr	r3, [r3, #12]
 8007842:	68db      	ldr	r3, [r3, #12]
 8007844:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	3318      	adds	r3, #24
 800784a:	4618      	mov	r0, r3
 800784c:	f7ff fde6 	bl	800741c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	3304      	adds	r3, #4
 8007854:	4618      	mov	r0, r3
 8007856:	f7ff fde1 	bl	800741c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800785e:	2201      	movs	r2, #1
 8007860:	409a      	lsls	r2, r3
 8007862:	4b2c      	ldr	r3, [pc, #176]	@ (8007914 <xTaskResumeAll+0x124>)
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4313      	orrs	r3, r2
 8007868:	4a2a      	ldr	r2, [pc, #168]	@ (8007914 <xTaskResumeAll+0x124>)
 800786a:	6013      	str	r3, [r2, #0]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007870:	4613      	mov	r3, r2
 8007872:	009b      	lsls	r3, r3, #2
 8007874:	4413      	add	r3, r2
 8007876:	009b      	lsls	r3, r3, #2
 8007878:	4a27      	ldr	r2, [pc, #156]	@ (8007918 <xTaskResumeAll+0x128>)
 800787a:	441a      	add	r2, r3
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	3304      	adds	r3, #4
 8007880:	4619      	mov	r1, r3
 8007882:	4610      	mov	r0, r2
 8007884:	f7ff fd6d 	bl	8007362 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800788c:	4b23      	ldr	r3, [pc, #140]	@ (800791c <xTaskResumeAll+0x12c>)
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007892:	429a      	cmp	r2, r3
 8007894:	d302      	bcc.n	800789c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8007896:	4b22      	ldr	r3, [pc, #136]	@ (8007920 <xTaskResumeAll+0x130>)
 8007898:	2201      	movs	r2, #1
 800789a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800789c:	4b1c      	ldr	r3, [pc, #112]	@ (8007910 <xTaskResumeAll+0x120>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d1cc      	bne.n	800783e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d001      	beq.n	80078ae <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80078aa:	f000 f9eb 	bl	8007c84 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80078ae:	4b1d      	ldr	r3, [pc, #116]	@ (8007924 <xTaskResumeAll+0x134>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d010      	beq.n	80078dc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80078ba:	f000 f837 	bl	800792c <xTaskIncrementTick>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d002      	beq.n	80078ca <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 80078c4:	4b16      	ldr	r3, [pc, #88]	@ (8007920 <xTaskResumeAll+0x130>)
 80078c6:	2201      	movs	r2, #1
 80078c8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	3b01      	subs	r3, #1
 80078ce:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1f1      	bne.n	80078ba <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80078d6:	4b13      	ldr	r3, [pc, #76]	@ (8007924 <xTaskResumeAll+0x134>)
 80078d8:	2200      	movs	r2, #0
 80078da:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80078dc:	4b10      	ldr	r3, [pc, #64]	@ (8007920 <xTaskResumeAll+0x130>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d009      	beq.n	80078f8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80078e4:	2301      	movs	r3, #1
 80078e6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80078e8:	4b0f      	ldr	r3, [pc, #60]	@ (8007928 <xTaskResumeAll+0x138>)
 80078ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078ee:	601a      	str	r2, [r3, #0]
 80078f0:	f3bf 8f4f 	dsb	sy
 80078f4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80078f8:	f000 fc88 	bl	800820c <vPortExitCritical>

	return xAlreadyYielded;
 80078fc:	68bb      	ldr	r3, [r7, #8]
}
 80078fe:	4618      	mov	r0, r3
 8007900:	3710      	adds	r7, #16
 8007902:	46bd      	mov	sp, r7
 8007904:	bd80      	pop	{r7, pc}
 8007906:	bf00      	nop
 8007908:	200024a4 	.word	0x200024a4
 800790c:	2000247c 	.word	0x2000247c
 8007910:	2000243c 	.word	0x2000243c
 8007914:	20002484 	.word	0x20002484
 8007918:	20002380 	.word	0x20002380
 800791c:	2000237c 	.word	0x2000237c
 8007920:	20002490 	.word	0x20002490
 8007924:	2000248c 	.word	0x2000248c
 8007928:	e000ed04 	.word	0xe000ed04

0800792c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b086      	sub	sp, #24
 8007930:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007932:	2300      	movs	r3, #0
 8007934:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007936:	4b4f      	ldr	r3, [pc, #316]	@ (8007a74 <xTaskIncrementTick+0x148>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2b00      	cmp	r3, #0
 800793c:	f040 808f 	bne.w	8007a5e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007940:	4b4d      	ldr	r3, [pc, #308]	@ (8007a78 <xTaskIncrementTick+0x14c>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	3301      	adds	r3, #1
 8007946:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007948:	4a4b      	ldr	r2, [pc, #300]	@ (8007a78 <xTaskIncrementTick+0x14c>)
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d121      	bne.n	8007998 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007954:	4b49      	ldr	r3, [pc, #292]	@ (8007a7c <xTaskIncrementTick+0x150>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00b      	beq.n	8007976 <xTaskIncrementTick+0x4a>
	__asm volatile
 800795e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007962:	f383 8811 	msr	BASEPRI, r3
 8007966:	f3bf 8f6f 	isb	sy
 800796a:	f3bf 8f4f 	dsb	sy
 800796e:	603b      	str	r3, [r7, #0]
}
 8007970:	bf00      	nop
 8007972:	bf00      	nop
 8007974:	e7fd      	b.n	8007972 <xTaskIncrementTick+0x46>
 8007976:	4b41      	ldr	r3, [pc, #260]	@ (8007a7c <xTaskIncrementTick+0x150>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	60fb      	str	r3, [r7, #12]
 800797c:	4b40      	ldr	r3, [pc, #256]	@ (8007a80 <xTaskIncrementTick+0x154>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a3e      	ldr	r2, [pc, #248]	@ (8007a7c <xTaskIncrementTick+0x150>)
 8007982:	6013      	str	r3, [r2, #0]
 8007984:	4a3e      	ldr	r2, [pc, #248]	@ (8007a80 <xTaskIncrementTick+0x154>)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	4b3e      	ldr	r3, [pc, #248]	@ (8007a84 <xTaskIncrementTick+0x158>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	3301      	adds	r3, #1
 8007990:	4a3c      	ldr	r2, [pc, #240]	@ (8007a84 <xTaskIncrementTick+0x158>)
 8007992:	6013      	str	r3, [r2, #0]
 8007994:	f000 f976 	bl	8007c84 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007998:	4b3b      	ldr	r3, [pc, #236]	@ (8007a88 <xTaskIncrementTick+0x15c>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	693a      	ldr	r2, [r7, #16]
 800799e:	429a      	cmp	r2, r3
 80079a0:	d348      	bcc.n	8007a34 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80079a2:	4b36      	ldr	r3, [pc, #216]	@ (8007a7c <xTaskIncrementTick+0x150>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d104      	bne.n	80079b6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079ac:	4b36      	ldr	r3, [pc, #216]	@ (8007a88 <xTaskIncrementTick+0x15c>)
 80079ae:	f04f 32ff 	mov.w	r2, #4294967295
 80079b2:	601a      	str	r2, [r3, #0]
					break;
 80079b4:	e03e      	b.n	8007a34 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079b6:	4b31      	ldr	r3, [pc, #196]	@ (8007a7c <xTaskIncrementTick+0x150>)
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	68db      	ldr	r3, [r3, #12]
 80079bc:	68db      	ldr	r3, [r3, #12]
 80079be:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80079c6:	693a      	ldr	r2, [r7, #16]
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	429a      	cmp	r2, r3
 80079cc:	d203      	bcs.n	80079d6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80079ce:	4a2e      	ldr	r2, [pc, #184]	@ (8007a88 <xTaskIncrementTick+0x15c>)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80079d4:	e02e      	b.n	8007a34 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	3304      	adds	r3, #4
 80079da:	4618      	mov	r0, r3
 80079dc:	f7ff fd1e 	bl	800741c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80079e0:	68bb      	ldr	r3, [r7, #8]
 80079e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d004      	beq.n	80079f2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80079e8:	68bb      	ldr	r3, [r7, #8]
 80079ea:	3318      	adds	r3, #24
 80079ec:	4618      	mov	r0, r3
 80079ee:	f7ff fd15 	bl	800741c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079f6:	2201      	movs	r2, #1
 80079f8:	409a      	lsls	r2, r3
 80079fa:	4b24      	ldr	r3, [pc, #144]	@ (8007a8c <xTaskIncrementTick+0x160>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	4313      	orrs	r3, r2
 8007a00:	4a22      	ldr	r2, [pc, #136]	@ (8007a8c <xTaskIncrementTick+0x160>)
 8007a02:	6013      	str	r3, [r2, #0]
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a08:	4613      	mov	r3, r2
 8007a0a:	009b      	lsls	r3, r3, #2
 8007a0c:	4413      	add	r3, r2
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	4a1f      	ldr	r2, [pc, #124]	@ (8007a90 <xTaskIncrementTick+0x164>)
 8007a12:	441a      	add	r2, r3
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	3304      	adds	r3, #4
 8007a18:	4619      	mov	r1, r3
 8007a1a:	4610      	mov	r0, r2
 8007a1c:	f7ff fca1 	bl	8007362 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a24:	4b1b      	ldr	r3, [pc, #108]	@ (8007a94 <xTaskIncrementTick+0x168>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a2a:	429a      	cmp	r2, r3
 8007a2c:	d3b9      	bcc.n	80079a2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007a2e:	2301      	movs	r3, #1
 8007a30:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007a32:	e7b6      	b.n	80079a2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007a34:	4b17      	ldr	r3, [pc, #92]	@ (8007a94 <xTaskIncrementTick+0x168>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a3a:	4915      	ldr	r1, [pc, #84]	@ (8007a90 <xTaskIncrementTick+0x164>)
 8007a3c:	4613      	mov	r3, r2
 8007a3e:	009b      	lsls	r3, r3, #2
 8007a40:	4413      	add	r3, r2
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	440b      	add	r3, r1
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d901      	bls.n	8007a50 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007a50:	4b11      	ldr	r3, [pc, #68]	@ (8007a98 <xTaskIncrementTick+0x16c>)
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d007      	beq.n	8007a68 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	617b      	str	r3, [r7, #20]
 8007a5c:	e004      	b.n	8007a68 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007a5e:	4b0f      	ldr	r3, [pc, #60]	@ (8007a9c <xTaskIncrementTick+0x170>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	3301      	adds	r3, #1
 8007a64:	4a0d      	ldr	r2, [pc, #52]	@ (8007a9c <xTaskIncrementTick+0x170>)
 8007a66:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007a68:	697b      	ldr	r3, [r7, #20]
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3718      	adds	r7, #24
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}
 8007a72:	bf00      	nop
 8007a74:	200024a4 	.word	0x200024a4
 8007a78:	20002480 	.word	0x20002480
 8007a7c:	20002434 	.word	0x20002434
 8007a80:	20002438 	.word	0x20002438
 8007a84:	20002494 	.word	0x20002494
 8007a88:	2000249c 	.word	0x2000249c
 8007a8c:	20002484 	.word	0x20002484
 8007a90:	20002380 	.word	0x20002380
 8007a94:	2000237c 	.word	0x2000237c
 8007a98:	20002490 	.word	0x20002490
 8007a9c:	2000248c 	.word	0x2000248c

08007aa0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007aa6:	4b27      	ldr	r3, [pc, #156]	@ (8007b44 <vTaskSwitchContext+0xa4>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d003      	beq.n	8007ab6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007aae:	4b26      	ldr	r3, [pc, #152]	@ (8007b48 <vTaskSwitchContext+0xa8>)
 8007ab0:	2201      	movs	r2, #1
 8007ab2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007ab4:	e040      	b.n	8007b38 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8007ab6:	4b24      	ldr	r3, [pc, #144]	@ (8007b48 <vTaskSwitchContext+0xa8>)
 8007ab8:	2200      	movs	r2, #0
 8007aba:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007abc:	4b23      	ldr	r3, [pc, #140]	@ (8007b4c <vTaskSwitchContext+0xac>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	fab3 f383 	clz	r3, r3
 8007ac8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007aca:	7afb      	ldrb	r3, [r7, #11]
 8007acc:	f1c3 031f 	rsb	r3, r3, #31
 8007ad0:	617b      	str	r3, [r7, #20]
 8007ad2:	491f      	ldr	r1, [pc, #124]	@ (8007b50 <vTaskSwitchContext+0xb0>)
 8007ad4:	697a      	ldr	r2, [r7, #20]
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	4413      	add	r3, r2
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	440b      	add	r3, r1
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d10b      	bne.n	8007afe <vTaskSwitchContext+0x5e>
	__asm volatile
 8007ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aea:	f383 8811 	msr	BASEPRI, r3
 8007aee:	f3bf 8f6f 	isb	sy
 8007af2:	f3bf 8f4f 	dsb	sy
 8007af6:	607b      	str	r3, [r7, #4]
}
 8007af8:	bf00      	nop
 8007afa:	bf00      	nop
 8007afc:	e7fd      	b.n	8007afa <vTaskSwitchContext+0x5a>
 8007afe:	697a      	ldr	r2, [r7, #20]
 8007b00:	4613      	mov	r3, r2
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	4413      	add	r3, r2
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	4a11      	ldr	r2, [pc, #68]	@ (8007b50 <vTaskSwitchContext+0xb0>)
 8007b0a:	4413      	add	r3, r2
 8007b0c:	613b      	str	r3, [r7, #16]
 8007b0e:	693b      	ldr	r3, [r7, #16]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	685a      	ldr	r2, [r3, #4]
 8007b14:	693b      	ldr	r3, [r7, #16]
 8007b16:	605a      	str	r2, [r3, #4]
 8007b18:	693b      	ldr	r3, [r7, #16]
 8007b1a:	685a      	ldr	r2, [r3, #4]
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	3308      	adds	r3, #8
 8007b20:	429a      	cmp	r2, r3
 8007b22:	d104      	bne.n	8007b2e <vTaskSwitchContext+0x8e>
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	685b      	ldr	r3, [r3, #4]
 8007b28:	685a      	ldr	r2, [r3, #4]
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	605a      	str	r2, [r3, #4]
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	685b      	ldr	r3, [r3, #4]
 8007b32:	68db      	ldr	r3, [r3, #12]
 8007b34:	4a07      	ldr	r2, [pc, #28]	@ (8007b54 <vTaskSwitchContext+0xb4>)
 8007b36:	6013      	str	r3, [r2, #0]
}
 8007b38:	bf00      	nop
 8007b3a:	371c      	adds	r7, #28
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b42:	4770      	bx	lr
 8007b44:	200024a4 	.word	0x200024a4
 8007b48:	20002490 	.word	0x20002490
 8007b4c:	20002484 	.word	0x20002484
 8007b50:	20002380 	.word	0x20002380
 8007b54:	2000237c 	.word	0x2000237c

08007b58 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b082      	sub	sp, #8
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007b60:	f000 f852 	bl	8007c08 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007b64:	4b06      	ldr	r3, [pc, #24]	@ (8007b80 <prvIdleTask+0x28>)
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	2b01      	cmp	r3, #1
 8007b6a:	d9f9      	bls.n	8007b60 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007b6c:	4b05      	ldr	r3, [pc, #20]	@ (8007b84 <prvIdleTask+0x2c>)
 8007b6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b72:	601a      	str	r2, [r3, #0]
 8007b74:	f3bf 8f4f 	dsb	sy
 8007b78:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007b7c:	e7f0      	b.n	8007b60 <prvIdleTask+0x8>
 8007b7e:	bf00      	nop
 8007b80:	20002380 	.word	0x20002380
 8007b84:	e000ed04 	.word	0xe000ed04

08007b88 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007b8e:	2300      	movs	r3, #0
 8007b90:	607b      	str	r3, [r7, #4]
 8007b92:	e00c      	b.n	8007bae <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007b94:	687a      	ldr	r2, [r7, #4]
 8007b96:	4613      	mov	r3, r2
 8007b98:	009b      	lsls	r3, r3, #2
 8007b9a:	4413      	add	r3, r2
 8007b9c:	009b      	lsls	r3, r3, #2
 8007b9e:	4a12      	ldr	r2, [pc, #72]	@ (8007be8 <prvInitialiseTaskLists+0x60>)
 8007ba0:	4413      	add	r3, r2
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	f7ff fbb0 	bl	8007308 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	3301      	adds	r3, #1
 8007bac:	607b      	str	r3, [r7, #4]
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2b06      	cmp	r3, #6
 8007bb2:	d9ef      	bls.n	8007b94 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007bb4:	480d      	ldr	r0, [pc, #52]	@ (8007bec <prvInitialiseTaskLists+0x64>)
 8007bb6:	f7ff fba7 	bl	8007308 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007bba:	480d      	ldr	r0, [pc, #52]	@ (8007bf0 <prvInitialiseTaskLists+0x68>)
 8007bbc:	f7ff fba4 	bl	8007308 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007bc0:	480c      	ldr	r0, [pc, #48]	@ (8007bf4 <prvInitialiseTaskLists+0x6c>)
 8007bc2:	f7ff fba1 	bl	8007308 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007bc6:	480c      	ldr	r0, [pc, #48]	@ (8007bf8 <prvInitialiseTaskLists+0x70>)
 8007bc8:	f7ff fb9e 	bl	8007308 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007bcc:	480b      	ldr	r0, [pc, #44]	@ (8007bfc <prvInitialiseTaskLists+0x74>)
 8007bce:	f7ff fb9b 	bl	8007308 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007bd2:	4b0b      	ldr	r3, [pc, #44]	@ (8007c00 <prvInitialiseTaskLists+0x78>)
 8007bd4:	4a05      	ldr	r2, [pc, #20]	@ (8007bec <prvInitialiseTaskLists+0x64>)
 8007bd6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8007c04 <prvInitialiseTaskLists+0x7c>)
 8007bda:	4a05      	ldr	r2, [pc, #20]	@ (8007bf0 <prvInitialiseTaskLists+0x68>)
 8007bdc:	601a      	str	r2, [r3, #0]
}
 8007bde:	bf00      	nop
 8007be0:	3708      	adds	r7, #8
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	20002380 	.word	0x20002380
 8007bec:	2000240c 	.word	0x2000240c
 8007bf0:	20002420 	.word	0x20002420
 8007bf4:	2000243c 	.word	0x2000243c
 8007bf8:	20002450 	.word	0x20002450
 8007bfc:	20002468 	.word	0x20002468
 8007c00:	20002434 	.word	0x20002434
 8007c04:	20002438 	.word	0x20002438

08007c08 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b082      	sub	sp, #8
 8007c0c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c0e:	e019      	b.n	8007c44 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007c10:	f000 faca 	bl	80081a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c14:	4b10      	ldr	r3, [pc, #64]	@ (8007c58 <prvCheckTasksWaitingTermination+0x50>)
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	68db      	ldr	r3, [r3, #12]
 8007c1a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	3304      	adds	r3, #4
 8007c20:	4618      	mov	r0, r3
 8007c22:	f7ff fbfb 	bl	800741c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007c26:	4b0d      	ldr	r3, [pc, #52]	@ (8007c5c <prvCheckTasksWaitingTermination+0x54>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	3b01      	subs	r3, #1
 8007c2c:	4a0b      	ldr	r2, [pc, #44]	@ (8007c5c <prvCheckTasksWaitingTermination+0x54>)
 8007c2e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007c30:	4b0b      	ldr	r3, [pc, #44]	@ (8007c60 <prvCheckTasksWaitingTermination+0x58>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	3b01      	subs	r3, #1
 8007c36:	4a0a      	ldr	r2, [pc, #40]	@ (8007c60 <prvCheckTasksWaitingTermination+0x58>)
 8007c38:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007c3a:	f000 fae7 	bl	800820c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f000 f810 	bl	8007c64 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007c44:	4b06      	ldr	r3, [pc, #24]	@ (8007c60 <prvCheckTasksWaitingTermination+0x58>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d1e1      	bne.n	8007c10 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007c4c:	bf00      	nop
 8007c4e:	bf00      	nop
 8007c50:	3708      	adds	r7, #8
 8007c52:	46bd      	mov	sp, r7
 8007c54:	bd80      	pop	{r7, pc}
 8007c56:	bf00      	nop
 8007c58:	20002450 	.word	0x20002450
 8007c5c:	2000247c 	.word	0x2000247c
 8007c60:	20002464 	.word	0x20002464

08007c64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b082      	sub	sp, #8
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c70:	4618      	mov	r0, r3
 8007c72:	f000 fc89 	bl	8008588 <vPortFree>
			vPortFree( pxTCB );
 8007c76:	6878      	ldr	r0, [r7, #4]
 8007c78:	f000 fc86 	bl	8008588 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007c7c:	bf00      	nop
 8007c7e:	3708      	adds	r7, #8
 8007c80:	46bd      	mov	sp, r7
 8007c82:	bd80      	pop	{r7, pc}

08007c84 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007c84:	b480      	push	{r7}
 8007c86:	b083      	sub	sp, #12
 8007c88:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c8a:	4b0c      	ldr	r3, [pc, #48]	@ (8007cbc <prvResetNextTaskUnblockTime+0x38>)
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d104      	bne.n	8007c9e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007c94:	4b0a      	ldr	r3, [pc, #40]	@ (8007cc0 <prvResetNextTaskUnblockTime+0x3c>)
 8007c96:	f04f 32ff 	mov.w	r2, #4294967295
 8007c9a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007c9c:	e008      	b.n	8007cb0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c9e:	4b07      	ldr	r3, [pc, #28]	@ (8007cbc <prvResetNextTaskUnblockTime+0x38>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	68db      	ldr	r3, [r3, #12]
 8007ca6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	685b      	ldr	r3, [r3, #4]
 8007cac:	4a04      	ldr	r2, [pc, #16]	@ (8007cc0 <prvResetNextTaskUnblockTime+0x3c>)
 8007cae:	6013      	str	r3, [r2, #0]
}
 8007cb0:	bf00      	nop
 8007cb2:	370c      	adds	r7, #12
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cba:	4770      	bx	lr
 8007cbc:	20002434 	.word	0x20002434
 8007cc0:	2000249c 	.word	0x2000249c

08007cc4 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8007cc4:	b580      	push	{r7, lr}
 8007cc6:	b084      	sub	sp, #16
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8007cce:	f000 fa6b 	bl	80081a8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8007cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8007d4c <ulTaskNotifyTake+0x88>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d113      	bne.n	8007d04 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8007cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8007d4c <ulTaskNotifyTake+0x88>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2201      	movs	r2, #1
 8007ce2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d00b      	beq.n	8007d04 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007cec:	2101      	movs	r1, #1
 8007cee:	6838      	ldr	r0, [r7, #0]
 8007cf0:	f000 f8c4 	bl	8007e7c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8007cf4:	4b16      	ldr	r3, [pc, #88]	@ (8007d50 <ulTaskNotifyTake+0x8c>)
 8007cf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cfa:	601a      	str	r2, [r3, #0]
 8007cfc:	f3bf 8f4f 	dsb	sy
 8007d00:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8007d04:	f000 fa82 	bl	800820c <vPortExitCritical>

		taskENTER_CRITICAL();
 8007d08:	f000 fa4e 	bl	80081a8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8007d0c:	4b0f      	ldr	r3, [pc, #60]	@ (8007d4c <ulTaskNotifyTake+0x88>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007d12:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d00c      	beq.n	8007d34 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d004      	beq.n	8007d2a <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8007d20:	4b0a      	ldr	r3, [pc, #40]	@ (8007d4c <ulTaskNotifyTake+0x88>)
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2200      	movs	r2, #0
 8007d26:	64da      	str	r2, [r3, #76]	@ 0x4c
 8007d28:	e004      	b.n	8007d34 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8007d2a:	4b08      	ldr	r3, [pc, #32]	@ (8007d4c <ulTaskNotifyTake+0x88>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	3a01      	subs	r2, #1
 8007d32:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007d34:	4b05      	ldr	r3, [pc, #20]	@ (8007d4c <ulTaskNotifyTake+0x88>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8007d3e:	f000 fa65 	bl	800820c <vPortExitCritical>

		return ulReturn;
 8007d42:	68fb      	ldr	r3, [r7, #12]
	}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3710      	adds	r7, #16
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}
 8007d4c:	2000237c 	.word	0x2000237c
 8007d50:	e000ed04 	.word	0xe000ed04

08007d54 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b08a      	sub	sp, #40	@ 0x28
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d10b      	bne.n	8007d7c <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8007d64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d68:	f383 8811 	msr	BASEPRI, r3
 8007d6c:	f3bf 8f6f 	isb	sy
 8007d70:	f3bf 8f4f 	dsb	sy
 8007d74:	61bb      	str	r3, [r7, #24]
}
 8007d76:	bf00      	nop
 8007d78:	bf00      	nop
 8007d7a:	e7fd      	b.n	8007d78 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007d7c:	f000 faf4 	bl	8008368 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	627b      	str	r3, [r7, #36]	@ 0x24

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007d84:	f3ef 8211 	mrs	r2, BASEPRI
 8007d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d8c:	f383 8811 	msr	BASEPRI, r3
 8007d90:	f3bf 8f6f 	isb	sy
 8007d94:	f3bf 8f4f 	dsb	sy
 8007d98:	617a      	str	r2, [r7, #20]
 8007d9a:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007d9c:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007d9e:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8007da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007da6:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8007da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007daa:	2202      	movs	r2, #2
 8007dac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8007db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007db4:	1c5a      	adds	r2, r3, #1
 8007db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db8:	64da      	str	r2, [r3, #76]	@ 0x4c

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8007dba:	7ffb      	ldrb	r3, [r7, #31]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d146      	bne.n	8007e4e <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8007dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d00b      	beq.n	8007de0 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8007dc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dcc:	f383 8811 	msr	BASEPRI, r3
 8007dd0:	f3bf 8f6f 	isb	sy
 8007dd4:	f3bf 8f4f 	dsb	sy
 8007dd8:	60fb      	str	r3, [r7, #12]
}
 8007dda:	bf00      	nop
 8007ddc:	bf00      	nop
 8007dde:	e7fd      	b.n	8007ddc <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007de0:	4b20      	ldr	r3, [pc, #128]	@ (8007e64 <vTaskNotifyGiveFromISR+0x110>)
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d11c      	bne.n	8007e22 <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dea:	3304      	adds	r3, #4
 8007dec:	4618      	mov	r0, r3
 8007dee:	f7ff fb15 	bl	800741c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df6:	2201      	movs	r2, #1
 8007df8:	409a      	lsls	r2, r3
 8007dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8007e68 <vTaskNotifyGiveFromISR+0x114>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	4a19      	ldr	r2, [pc, #100]	@ (8007e68 <vTaskNotifyGiveFromISR+0x114>)
 8007e02:	6013      	str	r3, [r2, #0]
 8007e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e08:	4613      	mov	r3, r2
 8007e0a:	009b      	lsls	r3, r3, #2
 8007e0c:	4413      	add	r3, r2
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	4a16      	ldr	r2, [pc, #88]	@ (8007e6c <vTaskNotifyGiveFromISR+0x118>)
 8007e12:	441a      	add	r2, r3
 8007e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e16:	3304      	adds	r3, #4
 8007e18:	4619      	mov	r1, r3
 8007e1a:	4610      	mov	r0, r2
 8007e1c:	f7ff faa1 	bl	8007362 <vListInsertEnd>
 8007e20:	e005      	b.n	8007e2e <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8007e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e24:	3318      	adds	r3, #24
 8007e26:	4619      	mov	r1, r3
 8007e28:	4811      	ldr	r0, [pc, #68]	@ (8007e70 <vTaskNotifyGiveFromISR+0x11c>)
 8007e2a:	f7ff fa9a 	bl	8007362 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e32:	4b10      	ldr	r3, [pc, #64]	@ (8007e74 <vTaskNotifyGiveFromISR+0x120>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e38:	429a      	cmp	r2, r3
 8007e3a:	d908      	bls.n	8007e4e <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d002      	beq.n	8007e48 <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	2201      	movs	r2, #1
 8007e46:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8007e48:	4b0b      	ldr	r3, [pc, #44]	@ (8007e78 <vTaskNotifyGiveFromISR+0x124>)
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	601a      	str	r2, [r3, #0]
 8007e4e:	6a3b      	ldr	r3, [r7, #32]
 8007e50:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e52:	68bb      	ldr	r3, [r7, #8]
 8007e54:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007e58:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8007e5a:	bf00      	nop
 8007e5c:	3728      	adds	r7, #40	@ 0x28
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
 8007e62:	bf00      	nop
 8007e64:	200024a4 	.word	0x200024a4
 8007e68:	20002484 	.word	0x20002484
 8007e6c:	20002380 	.word	0x20002380
 8007e70:	2000243c 	.word	0x2000243c
 8007e74:	2000237c 	.word	0x2000237c
 8007e78:	20002490 	.word	0x20002490

08007e7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007e86:	4b29      	ldr	r3, [pc, #164]	@ (8007f2c <prvAddCurrentTaskToDelayedList+0xb0>)
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007e8c:	4b28      	ldr	r3, [pc, #160]	@ (8007f30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	3304      	adds	r3, #4
 8007e92:	4618      	mov	r0, r3
 8007e94:	f7ff fac2 	bl	800741c <uxListRemove>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d10b      	bne.n	8007eb6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007e9e:	4b24      	ldr	r3, [pc, #144]	@ (8007f30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea4:	2201      	movs	r2, #1
 8007ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8007eaa:	43da      	mvns	r2, r3
 8007eac:	4b21      	ldr	r3, [pc, #132]	@ (8007f34 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4013      	ands	r3, r2
 8007eb2:	4a20      	ldr	r2, [pc, #128]	@ (8007f34 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007eb4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ebc:	d10a      	bne.n	8007ed4 <prvAddCurrentTaskToDelayedList+0x58>
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d007      	beq.n	8007ed4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007ec4:	4b1a      	ldr	r3, [pc, #104]	@ (8007f30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	3304      	adds	r3, #4
 8007eca:	4619      	mov	r1, r3
 8007ecc:	481a      	ldr	r0, [pc, #104]	@ (8007f38 <prvAddCurrentTaskToDelayedList+0xbc>)
 8007ece:	f7ff fa48 	bl	8007362 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007ed2:	e026      	b.n	8007f22 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007ed4:	68fa      	ldr	r2, [r7, #12]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4413      	add	r3, r2
 8007eda:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007edc:	4b14      	ldr	r3, [pc, #80]	@ (8007f30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	68ba      	ldr	r2, [r7, #8]
 8007ee2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007ee4:	68ba      	ldr	r2, [r7, #8]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d209      	bcs.n	8007f00 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007eec:	4b13      	ldr	r3, [pc, #76]	@ (8007f3c <prvAddCurrentTaskToDelayedList+0xc0>)
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8007f30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	3304      	adds	r3, #4
 8007ef6:	4619      	mov	r1, r3
 8007ef8:	4610      	mov	r0, r2
 8007efa:	f7ff fa56 	bl	80073aa <vListInsert>
}
 8007efe:	e010      	b.n	8007f22 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007f00:	4b0f      	ldr	r3, [pc, #60]	@ (8007f40 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	4b0a      	ldr	r3, [pc, #40]	@ (8007f30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	3304      	adds	r3, #4
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	4610      	mov	r0, r2
 8007f0e:	f7ff fa4c 	bl	80073aa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007f12:	4b0c      	ldr	r3, [pc, #48]	@ (8007f44 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	429a      	cmp	r2, r3
 8007f1a:	d202      	bcs.n	8007f22 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007f1c:	4a09      	ldr	r2, [pc, #36]	@ (8007f44 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	6013      	str	r3, [r2, #0]
}
 8007f22:	bf00      	nop
 8007f24:	3710      	adds	r7, #16
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}
 8007f2a:	bf00      	nop
 8007f2c:	20002480 	.word	0x20002480
 8007f30:	2000237c 	.word	0x2000237c
 8007f34:	20002484 	.word	0x20002484
 8007f38:	20002468 	.word	0x20002468
 8007f3c:	20002438 	.word	0x20002438
 8007f40:	20002434 	.word	0x20002434
 8007f44:	2000249c 	.word	0x2000249c

08007f48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b085      	sub	sp, #20
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	60f8      	str	r0, [r7, #12]
 8007f50:	60b9      	str	r1, [r7, #8]
 8007f52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	3b04      	subs	r3, #4
 8007f58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007f60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	3b04      	subs	r3, #4
 8007f66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	f023 0201 	bic.w	r2, r3, #1
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	3b04      	subs	r3, #4
 8007f76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007f78:	4a0c      	ldr	r2, [pc, #48]	@ (8007fac <pxPortInitialiseStack+0x64>)
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	3b14      	subs	r3, #20
 8007f82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007f84:	687a      	ldr	r2, [r7, #4]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	3b04      	subs	r3, #4
 8007f8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f06f 0202 	mvn.w	r2, #2
 8007f96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	3b20      	subs	r3, #32
 8007f9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
}
 8007fa0:	4618      	mov	r0, r3
 8007fa2:	3714      	adds	r7, #20
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007faa:	4770      	bx	lr
 8007fac:	08007fb1 	.word	0x08007fb1

08007fb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007fb0:	b480      	push	{r7}
 8007fb2:	b085      	sub	sp, #20
 8007fb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007fba:	4b13      	ldr	r3, [pc, #76]	@ (8008008 <prvTaskExitError+0x58>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007fc2:	d00b      	beq.n	8007fdc <prvTaskExitError+0x2c>
	__asm volatile
 8007fc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fc8:	f383 8811 	msr	BASEPRI, r3
 8007fcc:	f3bf 8f6f 	isb	sy
 8007fd0:	f3bf 8f4f 	dsb	sy
 8007fd4:	60fb      	str	r3, [r7, #12]
}
 8007fd6:	bf00      	nop
 8007fd8:	bf00      	nop
 8007fda:	e7fd      	b.n	8007fd8 <prvTaskExitError+0x28>
	__asm volatile
 8007fdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe0:	f383 8811 	msr	BASEPRI, r3
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	f3bf 8f4f 	dsb	sy
 8007fec:	60bb      	str	r3, [r7, #8]
}
 8007fee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007ff0:	bf00      	nop
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d0fc      	beq.n	8007ff2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007ff8:	bf00      	nop
 8007ffa:	bf00      	nop
 8007ffc:	3714      	adds	r7, #20
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	2000000c 	.word	0x2000000c
 800800c:	00000000 	.word	0x00000000

08008010 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008010:	4b07      	ldr	r3, [pc, #28]	@ (8008030 <pxCurrentTCBConst2>)
 8008012:	6819      	ldr	r1, [r3, #0]
 8008014:	6808      	ldr	r0, [r1, #0]
 8008016:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800801a:	f380 8809 	msr	PSP, r0
 800801e:	f3bf 8f6f 	isb	sy
 8008022:	f04f 0000 	mov.w	r0, #0
 8008026:	f380 8811 	msr	BASEPRI, r0
 800802a:	4770      	bx	lr
 800802c:	f3af 8000 	nop.w

08008030 <pxCurrentTCBConst2>:
 8008030:	2000237c 	.word	0x2000237c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008034:	bf00      	nop
 8008036:	bf00      	nop

08008038 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008038:	4808      	ldr	r0, [pc, #32]	@ (800805c <prvPortStartFirstTask+0x24>)
 800803a:	6800      	ldr	r0, [r0, #0]
 800803c:	6800      	ldr	r0, [r0, #0]
 800803e:	f380 8808 	msr	MSP, r0
 8008042:	f04f 0000 	mov.w	r0, #0
 8008046:	f380 8814 	msr	CONTROL, r0
 800804a:	b662      	cpsie	i
 800804c:	b661      	cpsie	f
 800804e:	f3bf 8f4f 	dsb	sy
 8008052:	f3bf 8f6f 	isb	sy
 8008056:	df00      	svc	0
 8008058:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800805a:	bf00      	nop
 800805c:	e000ed08 	.word	0xe000ed08

08008060 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b086      	sub	sp, #24
 8008064:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008066:	4b47      	ldr	r3, [pc, #284]	@ (8008184 <xPortStartScheduler+0x124>)
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a47      	ldr	r2, [pc, #284]	@ (8008188 <xPortStartScheduler+0x128>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d10b      	bne.n	8008088 <xPortStartScheduler+0x28>
	__asm volatile
 8008070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008074:	f383 8811 	msr	BASEPRI, r3
 8008078:	f3bf 8f6f 	isb	sy
 800807c:	f3bf 8f4f 	dsb	sy
 8008080:	60fb      	str	r3, [r7, #12]
}
 8008082:	bf00      	nop
 8008084:	bf00      	nop
 8008086:	e7fd      	b.n	8008084 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008088:	4b3e      	ldr	r3, [pc, #248]	@ (8008184 <xPortStartScheduler+0x124>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a3f      	ldr	r2, [pc, #252]	@ (800818c <xPortStartScheduler+0x12c>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d10b      	bne.n	80080aa <xPortStartScheduler+0x4a>
	__asm volatile
 8008092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008096:	f383 8811 	msr	BASEPRI, r3
 800809a:	f3bf 8f6f 	isb	sy
 800809e:	f3bf 8f4f 	dsb	sy
 80080a2:	613b      	str	r3, [r7, #16]
}
 80080a4:	bf00      	nop
 80080a6:	bf00      	nop
 80080a8:	e7fd      	b.n	80080a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80080aa:	4b39      	ldr	r3, [pc, #228]	@ (8008190 <xPortStartScheduler+0x130>)
 80080ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	781b      	ldrb	r3, [r3, #0]
 80080b2:	b2db      	uxtb	r3, r3
 80080b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	22ff      	movs	r2, #255	@ 0xff
 80080ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80080bc:	697b      	ldr	r3, [r7, #20]
 80080be:	781b      	ldrb	r3, [r3, #0]
 80080c0:	b2db      	uxtb	r3, r3
 80080c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80080c4:	78fb      	ldrb	r3, [r7, #3]
 80080c6:	b2db      	uxtb	r3, r3
 80080c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80080cc:	b2da      	uxtb	r2, r3
 80080ce:	4b31      	ldr	r3, [pc, #196]	@ (8008194 <xPortStartScheduler+0x134>)
 80080d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80080d2:	4b31      	ldr	r3, [pc, #196]	@ (8008198 <xPortStartScheduler+0x138>)
 80080d4:	2207      	movs	r2, #7
 80080d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80080d8:	e009      	b.n	80080ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80080da:	4b2f      	ldr	r3, [pc, #188]	@ (8008198 <xPortStartScheduler+0x138>)
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	3b01      	subs	r3, #1
 80080e0:	4a2d      	ldr	r2, [pc, #180]	@ (8008198 <xPortStartScheduler+0x138>)
 80080e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80080e4:	78fb      	ldrb	r3, [r7, #3]
 80080e6:	b2db      	uxtb	r3, r3
 80080e8:	005b      	lsls	r3, r3, #1
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80080ee:	78fb      	ldrb	r3, [r7, #3]
 80080f0:	b2db      	uxtb	r3, r3
 80080f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080f6:	2b80      	cmp	r3, #128	@ 0x80
 80080f8:	d0ef      	beq.n	80080da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80080fa:	4b27      	ldr	r3, [pc, #156]	@ (8008198 <xPortStartScheduler+0x138>)
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f1c3 0307 	rsb	r3, r3, #7
 8008102:	2b04      	cmp	r3, #4
 8008104:	d00b      	beq.n	800811e <xPortStartScheduler+0xbe>
	__asm volatile
 8008106:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800810a:	f383 8811 	msr	BASEPRI, r3
 800810e:	f3bf 8f6f 	isb	sy
 8008112:	f3bf 8f4f 	dsb	sy
 8008116:	60bb      	str	r3, [r7, #8]
}
 8008118:	bf00      	nop
 800811a:	bf00      	nop
 800811c:	e7fd      	b.n	800811a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800811e:	4b1e      	ldr	r3, [pc, #120]	@ (8008198 <xPortStartScheduler+0x138>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	021b      	lsls	r3, r3, #8
 8008124:	4a1c      	ldr	r2, [pc, #112]	@ (8008198 <xPortStartScheduler+0x138>)
 8008126:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008128:	4b1b      	ldr	r3, [pc, #108]	@ (8008198 <xPortStartScheduler+0x138>)
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008130:	4a19      	ldr	r2, [pc, #100]	@ (8008198 <xPortStartScheduler+0x138>)
 8008132:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	b2da      	uxtb	r2, r3
 8008138:	697b      	ldr	r3, [r7, #20]
 800813a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800813c:	4b17      	ldr	r3, [pc, #92]	@ (800819c <xPortStartScheduler+0x13c>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	4a16      	ldr	r2, [pc, #88]	@ (800819c <xPortStartScheduler+0x13c>)
 8008142:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008146:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008148:	4b14      	ldr	r3, [pc, #80]	@ (800819c <xPortStartScheduler+0x13c>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a13      	ldr	r2, [pc, #76]	@ (800819c <xPortStartScheduler+0x13c>)
 800814e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008152:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008154:	f000 f8da 	bl	800830c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008158:	4b11      	ldr	r3, [pc, #68]	@ (80081a0 <xPortStartScheduler+0x140>)
 800815a:	2200      	movs	r2, #0
 800815c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800815e:	f000 f8f9 	bl	8008354 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008162:	4b10      	ldr	r3, [pc, #64]	@ (80081a4 <xPortStartScheduler+0x144>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	4a0f      	ldr	r2, [pc, #60]	@ (80081a4 <xPortStartScheduler+0x144>)
 8008168:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800816c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800816e:	f7ff ff63 	bl	8008038 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008172:	f7ff fc95 	bl	8007aa0 <vTaskSwitchContext>
	prvTaskExitError();
 8008176:	f7ff ff1b 	bl	8007fb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800817a:	2300      	movs	r3, #0
}
 800817c:	4618      	mov	r0, r3
 800817e:	3718      	adds	r7, #24
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}
 8008184:	e000ed00 	.word	0xe000ed00
 8008188:	410fc271 	.word	0x410fc271
 800818c:	410fc270 	.word	0x410fc270
 8008190:	e000e400 	.word	0xe000e400
 8008194:	200024a8 	.word	0x200024a8
 8008198:	200024ac 	.word	0x200024ac
 800819c:	e000ed20 	.word	0xe000ed20
 80081a0:	2000000c 	.word	0x2000000c
 80081a4:	e000ef34 	.word	0xe000ef34

080081a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80081a8:	b480      	push	{r7}
 80081aa:	b083      	sub	sp, #12
 80081ac:	af00      	add	r7, sp, #0
	__asm volatile
 80081ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b2:	f383 8811 	msr	BASEPRI, r3
 80081b6:	f3bf 8f6f 	isb	sy
 80081ba:	f3bf 8f4f 	dsb	sy
 80081be:	607b      	str	r3, [r7, #4]
}
 80081c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80081c2:	4b10      	ldr	r3, [pc, #64]	@ (8008204 <vPortEnterCritical+0x5c>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	3301      	adds	r3, #1
 80081c8:	4a0e      	ldr	r2, [pc, #56]	@ (8008204 <vPortEnterCritical+0x5c>)
 80081ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80081cc:	4b0d      	ldr	r3, [pc, #52]	@ (8008204 <vPortEnterCritical+0x5c>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d110      	bne.n	80081f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80081d4:	4b0c      	ldr	r3, [pc, #48]	@ (8008208 <vPortEnterCritical+0x60>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	b2db      	uxtb	r3, r3
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00b      	beq.n	80081f6 <vPortEnterCritical+0x4e>
	__asm volatile
 80081de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081e2:	f383 8811 	msr	BASEPRI, r3
 80081e6:	f3bf 8f6f 	isb	sy
 80081ea:	f3bf 8f4f 	dsb	sy
 80081ee:	603b      	str	r3, [r7, #0]
}
 80081f0:	bf00      	nop
 80081f2:	bf00      	nop
 80081f4:	e7fd      	b.n	80081f2 <vPortEnterCritical+0x4a>
	}
}
 80081f6:	bf00      	nop
 80081f8:	370c      	adds	r7, #12
 80081fa:	46bd      	mov	sp, r7
 80081fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	2000000c 	.word	0x2000000c
 8008208:	e000ed04 	.word	0xe000ed04

0800820c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008212:	4b12      	ldr	r3, [pc, #72]	@ (800825c <vPortExitCritical+0x50>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2b00      	cmp	r3, #0
 8008218:	d10b      	bne.n	8008232 <vPortExitCritical+0x26>
	__asm volatile
 800821a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800821e:	f383 8811 	msr	BASEPRI, r3
 8008222:	f3bf 8f6f 	isb	sy
 8008226:	f3bf 8f4f 	dsb	sy
 800822a:	607b      	str	r3, [r7, #4]
}
 800822c:	bf00      	nop
 800822e:	bf00      	nop
 8008230:	e7fd      	b.n	800822e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008232:	4b0a      	ldr	r3, [pc, #40]	@ (800825c <vPortExitCritical+0x50>)
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	3b01      	subs	r3, #1
 8008238:	4a08      	ldr	r2, [pc, #32]	@ (800825c <vPortExitCritical+0x50>)
 800823a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800823c:	4b07      	ldr	r3, [pc, #28]	@ (800825c <vPortExitCritical+0x50>)
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d105      	bne.n	8008250 <vPortExitCritical+0x44>
 8008244:	2300      	movs	r3, #0
 8008246:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	f383 8811 	msr	BASEPRI, r3
}
 800824e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008250:	bf00      	nop
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr
 800825c:	2000000c 	.word	0x2000000c

08008260 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008260:	f3ef 8009 	mrs	r0, PSP
 8008264:	f3bf 8f6f 	isb	sy
 8008268:	4b15      	ldr	r3, [pc, #84]	@ (80082c0 <pxCurrentTCBConst>)
 800826a:	681a      	ldr	r2, [r3, #0]
 800826c:	f01e 0f10 	tst.w	lr, #16
 8008270:	bf08      	it	eq
 8008272:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008276:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800827a:	6010      	str	r0, [r2, #0]
 800827c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008280:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008284:	f380 8811 	msr	BASEPRI, r0
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	f3bf 8f6f 	isb	sy
 8008290:	f7ff fc06 	bl	8007aa0 <vTaskSwitchContext>
 8008294:	f04f 0000 	mov.w	r0, #0
 8008298:	f380 8811 	msr	BASEPRI, r0
 800829c:	bc09      	pop	{r0, r3}
 800829e:	6819      	ldr	r1, [r3, #0]
 80082a0:	6808      	ldr	r0, [r1, #0]
 80082a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a6:	f01e 0f10 	tst.w	lr, #16
 80082aa:	bf08      	it	eq
 80082ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80082b0:	f380 8809 	msr	PSP, r0
 80082b4:	f3bf 8f6f 	isb	sy
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	f3af 8000 	nop.w

080082c0 <pxCurrentTCBConst>:
 80082c0:	2000237c 	.word	0x2000237c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80082c4:	bf00      	nop
 80082c6:	bf00      	nop

080082c8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80082c8:	b580      	push	{r7, lr}
 80082ca:	b082      	sub	sp, #8
 80082cc:	af00      	add	r7, sp, #0
	__asm volatile
 80082ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d2:	f383 8811 	msr	BASEPRI, r3
 80082d6:	f3bf 8f6f 	isb	sy
 80082da:	f3bf 8f4f 	dsb	sy
 80082de:	607b      	str	r3, [r7, #4]
}
 80082e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80082e2:	f7ff fb23 	bl	800792c <xTaskIncrementTick>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d003      	beq.n	80082f4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80082ec:	4b06      	ldr	r3, [pc, #24]	@ (8008308 <SysTick_Handler+0x40>)
 80082ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	2300      	movs	r3, #0
 80082f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	f383 8811 	msr	BASEPRI, r3
}
 80082fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008300:	bf00      	nop
 8008302:	3708      	adds	r7, #8
 8008304:	46bd      	mov	sp, r7
 8008306:	bd80      	pop	{r7, pc}
 8008308:	e000ed04 	.word	0xe000ed04

0800830c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800830c:	b480      	push	{r7}
 800830e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008310:	4b0b      	ldr	r3, [pc, #44]	@ (8008340 <vPortSetupTimerInterrupt+0x34>)
 8008312:	2200      	movs	r2, #0
 8008314:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008316:	4b0b      	ldr	r3, [pc, #44]	@ (8008344 <vPortSetupTimerInterrupt+0x38>)
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800831c:	4b0a      	ldr	r3, [pc, #40]	@ (8008348 <vPortSetupTimerInterrupt+0x3c>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	4a0a      	ldr	r2, [pc, #40]	@ (800834c <vPortSetupTimerInterrupt+0x40>)
 8008322:	fba2 2303 	umull	r2, r3, r2, r3
 8008326:	099b      	lsrs	r3, r3, #6
 8008328:	4a09      	ldr	r2, [pc, #36]	@ (8008350 <vPortSetupTimerInterrupt+0x44>)
 800832a:	3b01      	subs	r3, #1
 800832c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800832e:	4b04      	ldr	r3, [pc, #16]	@ (8008340 <vPortSetupTimerInterrupt+0x34>)
 8008330:	2207      	movs	r2, #7
 8008332:	601a      	str	r2, [r3, #0]
}
 8008334:	bf00      	nop
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr
 800833e:	bf00      	nop
 8008340:	e000e010 	.word	0xe000e010
 8008344:	e000e018 	.word	0xe000e018
 8008348:	20000000 	.word	0x20000000
 800834c:	10624dd3 	.word	0x10624dd3
 8008350:	e000e014 	.word	0xe000e014

08008354 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008354:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008364 <vPortEnableVFP+0x10>
 8008358:	6801      	ldr	r1, [r0, #0]
 800835a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800835e:	6001      	str	r1, [r0, #0]
 8008360:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008362:	bf00      	nop
 8008364:	e000ed88 	.word	0xe000ed88

08008368 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800836e:	f3ef 8305 	mrs	r3, IPSR
 8008372:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2b0f      	cmp	r3, #15
 8008378:	d915      	bls.n	80083a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800837a:	4a18      	ldr	r2, [pc, #96]	@ (80083dc <vPortValidateInterruptPriority+0x74>)
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4413      	add	r3, r2
 8008380:	781b      	ldrb	r3, [r3, #0]
 8008382:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008384:	4b16      	ldr	r3, [pc, #88]	@ (80083e0 <vPortValidateInterruptPriority+0x78>)
 8008386:	781b      	ldrb	r3, [r3, #0]
 8008388:	7afa      	ldrb	r2, [r7, #11]
 800838a:	429a      	cmp	r2, r3
 800838c:	d20b      	bcs.n	80083a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800838e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008392:	f383 8811 	msr	BASEPRI, r3
 8008396:	f3bf 8f6f 	isb	sy
 800839a:	f3bf 8f4f 	dsb	sy
 800839e:	607b      	str	r3, [r7, #4]
}
 80083a0:	bf00      	nop
 80083a2:	bf00      	nop
 80083a4:	e7fd      	b.n	80083a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80083a6:	4b0f      	ldr	r3, [pc, #60]	@ (80083e4 <vPortValidateInterruptPriority+0x7c>)
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80083ae:	4b0e      	ldr	r3, [pc, #56]	@ (80083e8 <vPortValidateInterruptPriority+0x80>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d90b      	bls.n	80083ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80083b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ba:	f383 8811 	msr	BASEPRI, r3
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	603b      	str	r3, [r7, #0]
}
 80083c8:	bf00      	nop
 80083ca:	bf00      	nop
 80083cc:	e7fd      	b.n	80083ca <vPortValidateInterruptPriority+0x62>
	}
 80083ce:	bf00      	nop
 80083d0:	3714      	adds	r7, #20
 80083d2:	46bd      	mov	sp, r7
 80083d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d8:	4770      	bx	lr
 80083da:	bf00      	nop
 80083dc:	e000e3f0 	.word	0xe000e3f0
 80083e0:	200024a8 	.word	0x200024a8
 80083e4:	e000ed0c 	.word	0xe000ed0c
 80083e8:	200024ac 	.word	0x200024ac

080083ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b08a      	sub	sp, #40	@ 0x28
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80083f4:	2300      	movs	r3, #0
 80083f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80083f8:	f7ff f9ec 	bl	80077d4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80083fc:	4b5c      	ldr	r3, [pc, #368]	@ (8008570 <pvPortMalloc+0x184>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d101      	bne.n	8008408 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008404:	f000 f924 	bl	8008650 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008408:	4b5a      	ldr	r3, [pc, #360]	@ (8008574 <pvPortMalloc+0x188>)
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4013      	ands	r3, r2
 8008410:	2b00      	cmp	r3, #0
 8008412:	f040 8095 	bne.w	8008540 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d01e      	beq.n	800845a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800841c:	2208      	movs	r2, #8
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4413      	add	r3, r2
 8008422:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f003 0307 	and.w	r3, r3, #7
 800842a:	2b00      	cmp	r3, #0
 800842c:	d015      	beq.n	800845a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f023 0307 	bic.w	r3, r3, #7
 8008434:	3308      	adds	r3, #8
 8008436:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f003 0307 	and.w	r3, r3, #7
 800843e:	2b00      	cmp	r3, #0
 8008440:	d00b      	beq.n	800845a <pvPortMalloc+0x6e>
	__asm volatile
 8008442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008446:	f383 8811 	msr	BASEPRI, r3
 800844a:	f3bf 8f6f 	isb	sy
 800844e:	f3bf 8f4f 	dsb	sy
 8008452:	617b      	str	r3, [r7, #20]
}
 8008454:	bf00      	nop
 8008456:	bf00      	nop
 8008458:	e7fd      	b.n	8008456 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	2b00      	cmp	r3, #0
 800845e:	d06f      	beq.n	8008540 <pvPortMalloc+0x154>
 8008460:	4b45      	ldr	r3, [pc, #276]	@ (8008578 <pvPortMalloc+0x18c>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	429a      	cmp	r2, r3
 8008468:	d86a      	bhi.n	8008540 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800846a:	4b44      	ldr	r3, [pc, #272]	@ (800857c <pvPortMalloc+0x190>)
 800846c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800846e:	4b43      	ldr	r3, [pc, #268]	@ (800857c <pvPortMalloc+0x190>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008474:	e004      	b.n	8008480 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008478:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800847a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008482:	685b      	ldr	r3, [r3, #4]
 8008484:	687a      	ldr	r2, [r7, #4]
 8008486:	429a      	cmp	r2, r3
 8008488:	d903      	bls.n	8008492 <pvPortMalloc+0xa6>
 800848a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1f1      	bne.n	8008476 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008492:	4b37      	ldr	r3, [pc, #220]	@ (8008570 <pvPortMalloc+0x184>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008498:	429a      	cmp	r2, r3
 800849a:	d051      	beq.n	8008540 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800849c:	6a3b      	ldr	r3, [r7, #32]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2208      	movs	r2, #8
 80084a2:	4413      	add	r3, r2
 80084a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80084a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a8:	681a      	ldr	r2, [r3, #0]
 80084aa:	6a3b      	ldr	r3, [r7, #32]
 80084ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80084ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084b0:	685a      	ldr	r2, [r3, #4]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	1ad2      	subs	r2, r2, r3
 80084b6:	2308      	movs	r3, #8
 80084b8:	005b      	lsls	r3, r3, #1
 80084ba:	429a      	cmp	r2, r3
 80084bc:	d920      	bls.n	8008500 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80084be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	4413      	add	r3, r2
 80084c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80084c6:	69bb      	ldr	r3, [r7, #24]
 80084c8:	f003 0307 	and.w	r3, r3, #7
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00b      	beq.n	80084e8 <pvPortMalloc+0xfc>
	__asm volatile
 80084d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d4:	f383 8811 	msr	BASEPRI, r3
 80084d8:	f3bf 8f6f 	isb	sy
 80084dc:	f3bf 8f4f 	dsb	sy
 80084e0:	613b      	str	r3, [r7, #16]
}
 80084e2:	bf00      	nop
 80084e4:	bf00      	nop
 80084e6:	e7fd      	b.n	80084e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80084e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ea:	685a      	ldr	r2, [r3, #4]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	1ad2      	subs	r2, r2, r3
 80084f0:	69bb      	ldr	r3, [r7, #24]
 80084f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80084f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084f6:	687a      	ldr	r2, [r7, #4]
 80084f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80084fa:	69b8      	ldr	r0, [r7, #24]
 80084fc:	f000 f90a 	bl	8008714 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008500:	4b1d      	ldr	r3, [pc, #116]	@ (8008578 <pvPortMalloc+0x18c>)
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	1ad3      	subs	r3, r2, r3
 800850a:	4a1b      	ldr	r2, [pc, #108]	@ (8008578 <pvPortMalloc+0x18c>)
 800850c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800850e:	4b1a      	ldr	r3, [pc, #104]	@ (8008578 <pvPortMalloc+0x18c>)
 8008510:	681a      	ldr	r2, [r3, #0]
 8008512:	4b1b      	ldr	r3, [pc, #108]	@ (8008580 <pvPortMalloc+0x194>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	429a      	cmp	r2, r3
 8008518:	d203      	bcs.n	8008522 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800851a:	4b17      	ldr	r3, [pc, #92]	@ (8008578 <pvPortMalloc+0x18c>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	4a18      	ldr	r2, [pc, #96]	@ (8008580 <pvPortMalloc+0x194>)
 8008520:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008524:	685a      	ldr	r2, [r3, #4]
 8008526:	4b13      	ldr	r3, [pc, #76]	@ (8008574 <pvPortMalloc+0x188>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	431a      	orrs	r2, r3
 800852c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800852e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008530:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008532:	2200      	movs	r2, #0
 8008534:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008536:	4b13      	ldr	r3, [pc, #76]	@ (8008584 <pvPortMalloc+0x198>)
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	3301      	adds	r3, #1
 800853c:	4a11      	ldr	r2, [pc, #68]	@ (8008584 <pvPortMalloc+0x198>)
 800853e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008540:	f7ff f956 	bl	80077f0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008544:	69fb      	ldr	r3, [r7, #28]
 8008546:	f003 0307 	and.w	r3, r3, #7
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00b      	beq.n	8008566 <pvPortMalloc+0x17a>
	__asm volatile
 800854e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	60fb      	str	r3, [r7, #12]
}
 8008560:	bf00      	nop
 8008562:	bf00      	nop
 8008564:	e7fd      	b.n	8008562 <pvPortMalloc+0x176>
	return pvReturn;
 8008566:	69fb      	ldr	r3, [r7, #28]
}
 8008568:	4618      	mov	r0, r3
 800856a:	3728      	adds	r7, #40	@ 0x28
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	200072d8 	.word	0x200072d8
 8008574:	200072ec 	.word	0x200072ec
 8008578:	200072dc 	.word	0x200072dc
 800857c:	200072d0 	.word	0x200072d0
 8008580:	200072e0 	.word	0x200072e0
 8008584:	200072e4 	.word	0x200072e4

08008588 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b086      	sub	sp, #24
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d04f      	beq.n	800863a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800859a:	2308      	movs	r3, #8
 800859c:	425b      	negs	r3, r3
 800859e:	697a      	ldr	r2, [r7, #20]
 80085a0:	4413      	add	r3, r2
 80085a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80085a8:	693b      	ldr	r3, [r7, #16]
 80085aa:	685a      	ldr	r2, [r3, #4]
 80085ac:	4b25      	ldr	r3, [pc, #148]	@ (8008644 <vPortFree+0xbc>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4013      	ands	r3, r2
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d10b      	bne.n	80085ce <vPortFree+0x46>
	__asm volatile
 80085b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ba:	f383 8811 	msr	BASEPRI, r3
 80085be:	f3bf 8f6f 	isb	sy
 80085c2:	f3bf 8f4f 	dsb	sy
 80085c6:	60fb      	str	r3, [r7, #12]
}
 80085c8:	bf00      	nop
 80085ca:	bf00      	nop
 80085cc:	e7fd      	b.n	80085ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80085ce:	693b      	ldr	r3, [r7, #16]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d00b      	beq.n	80085ee <vPortFree+0x66>
	__asm volatile
 80085d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085da:	f383 8811 	msr	BASEPRI, r3
 80085de:	f3bf 8f6f 	isb	sy
 80085e2:	f3bf 8f4f 	dsb	sy
 80085e6:	60bb      	str	r3, [r7, #8]
}
 80085e8:	bf00      	nop
 80085ea:	bf00      	nop
 80085ec:	e7fd      	b.n	80085ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80085ee:	693b      	ldr	r3, [r7, #16]
 80085f0:	685a      	ldr	r2, [r3, #4]
 80085f2:	4b14      	ldr	r3, [pc, #80]	@ (8008644 <vPortFree+0xbc>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4013      	ands	r3, r2
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d01e      	beq.n	800863a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80085fc:	693b      	ldr	r3, [r7, #16]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d11a      	bne.n	800863a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	685a      	ldr	r2, [r3, #4]
 8008608:	4b0e      	ldr	r3, [pc, #56]	@ (8008644 <vPortFree+0xbc>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	43db      	mvns	r3, r3
 800860e:	401a      	ands	r2, r3
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008614:	f7ff f8de 	bl	80077d4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	685a      	ldr	r2, [r3, #4]
 800861c:	4b0a      	ldr	r3, [pc, #40]	@ (8008648 <vPortFree+0xc0>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	4413      	add	r3, r2
 8008622:	4a09      	ldr	r2, [pc, #36]	@ (8008648 <vPortFree+0xc0>)
 8008624:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008626:	6938      	ldr	r0, [r7, #16]
 8008628:	f000 f874 	bl	8008714 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800862c:	4b07      	ldr	r3, [pc, #28]	@ (800864c <vPortFree+0xc4>)
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	3301      	adds	r3, #1
 8008632:	4a06      	ldr	r2, [pc, #24]	@ (800864c <vPortFree+0xc4>)
 8008634:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008636:	f7ff f8db 	bl	80077f0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800863a:	bf00      	nop
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	200072ec 	.word	0x200072ec
 8008648:	200072dc 	.word	0x200072dc
 800864c:	200072e8 	.word	0x200072e8

08008650 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008656:	f644 6320 	movw	r3, #20000	@ 0x4e20
 800865a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800865c:	4b27      	ldr	r3, [pc, #156]	@ (80086fc <prvHeapInit+0xac>)
 800865e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f003 0307 	and.w	r3, r3, #7
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00c      	beq.n	8008684 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	3307      	adds	r3, #7
 800866e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f023 0307 	bic.w	r3, r3, #7
 8008676:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	4a1f      	ldr	r2, [pc, #124]	@ (80086fc <prvHeapInit+0xac>)
 8008680:	4413      	add	r3, r2
 8008682:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008688:	4a1d      	ldr	r2, [pc, #116]	@ (8008700 <prvHeapInit+0xb0>)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800868e:	4b1c      	ldr	r3, [pc, #112]	@ (8008700 <prvHeapInit+0xb0>)
 8008690:	2200      	movs	r2, #0
 8008692:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	4413      	add	r3, r2
 800869a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800869c:	2208      	movs	r2, #8
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	1a9b      	subs	r3, r3, r2
 80086a2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	f023 0307 	bic.w	r3, r3, #7
 80086aa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	4a15      	ldr	r2, [pc, #84]	@ (8008704 <prvHeapInit+0xb4>)
 80086b0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80086b2:	4b14      	ldr	r3, [pc, #80]	@ (8008704 <prvHeapInit+0xb4>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2200      	movs	r2, #0
 80086b8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80086ba:	4b12      	ldr	r3, [pc, #72]	@ (8008704 <prvHeapInit+0xb4>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	2200      	movs	r2, #0
 80086c0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80086c6:	683b      	ldr	r3, [r7, #0]
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	1ad2      	subs	r2, r2, r3
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80086d0:	4b0c      	ldr	r3, [pc, #48]	@ (8008704 <prvHeapInit+0xb4>)
 80086d2:	681a      	ldr	r2, [r3, #0]
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086d8:	683b      	ldr	r3, [r7, #0]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	4a0a      	ldr	r2, [pc, #40]	@ (8008708 <prvHeapInit+0xb8>)
 80086de:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80086e0:	683b      	ldr	r3, [r7, #0]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	4a09      	ldr	r2, [pc, #36]	@ (800870c <prvHeapInit+0xbc>)
 80086e6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80086e8:	4b09      	ldr	r3, [pc, #36]	@ (8008710 <prvHeapInit+0xc0>)
 80086ea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80086ee:	601a      	str	r2, [r3, #0]
}
 80086f0:	bf00      	nop
 80086f2:	3714      	adds	r7, #20
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr
 80086fc:	200024b0 	.word	0x200024b0
 8008700:	200072d0 	.word	0x200072d0
 8008704:	200072d8 	.word	0x200072d8
 8008708:	200072e0 	.word	0x200072e0
 800870c:	200072dc 	.word	0x200072dc
 8008710:	200072ec 	.word	0x200072ec

08008714 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008714:	b480      	push	{r7}
 8008716:	b085      	sub	sp, #20
 8008718:	af00      	add	r7, sp, #0
 800871a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800871c:	4b28      	ldr	r3, [pc, #160]	@ (80087c0 <prvInsertBlockIntoFreeList+0xac>)
 800871e:	60fb      	str	r3, [r7, #12]
 8008720:	e002      	b.n	8008728 <prvInsertBlockIntoFreeList+0x14>
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	60fb      	str	r3, [r7, #12]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	429a      	cmp	r2, r3
 8008730:	d8f7      	bhi.n	8008722 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	685b      	ldr	r3, [r3, #4]
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	4413      	add	r3, r2
 800873e:	687a      	ldr	r2, [r7, #4]
 8008740:	429a      	cmp	r2, r3
 8008742:	d108      	bne.n	8008756 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	685a      	ldr	r2, [r3, #4]
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	441a      	add	r2, r3
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	441a      	add	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	429a      	cmp	r2, r3
 8008768:	d118      	bne.n	800879c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681a      	ldr	r2, [r3, #0]
 800876e:	4b15      	ldr	r3, [pc, #84]	@ (80087c4 <prvInsertBlockIntoFreeList+0xb0>)
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	429a      	cmp	r2, r3
 8008774:	d00d      	beq.n	8008792 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	685a      	ldr	r2, [r3, #4]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	685b      	ldr	r3, [r3, #4]
 8008780:	441a      	add	r2, r3
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	681a      	ldr	r2, [r3, #0]
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	601a      	str	r2, [r3, #0]
 8008790:	e008      	b.n	80087a4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008792:	4b0c      	ldr	r3, [pc, #48]	@ (80087c4 <prvInsertBlockIntoFreeList+0xb0>)
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	601a      	str	r2, [r3, #0]
 800879a:	e003      	b.n	80087a4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d002      	beq.n	80087b2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80087b2:	bf00      	nop
 80087b4:	3714      	adds	r7, #20
 80087b6:	46bd      	mov	sp, r7
 80087b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087bc:	4770      	bx	lr
 80087be:	bf00      	nop
 80087c0:	200072d0 	.word	0x200072d0
 80087c4:	200072d8 	.word	0x200072d8

080087c8 <std>:
 80087c8:	2300      	movs	r3, #0
 80087ca:	b510      	push	{r4, lr}
 80087cc:	4604      	mov	r4, r0
 80087ce:	e9c0 3300 	strd	r3, r3, [r0]
 80087d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80087d6:	6083      	str	r3, [r0, #8]
 80087d8:	8181      	strh	r1, [r0, #12]
 80087da:	6643      	str	r3, [r0, #100]	@ 0x64
 80087dc:	81c2      	strh	r2, [r0, #14]
 80087de:	6183      	str	r3, [r0, #24]
 80087e0:	4619      	mov	r1, r3
 80087e2:	2208      	movs	r2, #8
 80087e4:	305c      	adds	r0, #92	@ 0x5c
 80087e6:	f000 f9e7 	bl	8008bb8 <memset>
 80087ea:	4b0d      	ldr	r3, [pc, #52]	@ (8008820 <std+0x58>)
 80087ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80087ee:	4b0d      	ldr	r3, [pc, #52]	@ (8008824 <std+0x5c>)
 80087f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80087f2:	4b0d      	ldr	r3, [pc, #52]	@ (8008828 <std+0x60>)
 80087f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80087f6:	4b0d      	ldr	r3, [pc, #52]	@ (800882c <std+0x64>)
 80087f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80087fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008830 <std+0x68>)
 80087fc:	6224      	str	r4, [r4, #32]
 80087fe:	429c      	cmp	r4, r3
 8008800:	d006      	beq.n	8008810 <std+0x48>
 8008802:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008806:	4294      	cmp	r4, r2
 8008808:	d002      	beq.n	8008810 <std+0x48>
 800880a:	33d0      	adds	r3, #208	@ 0xd0
 800880c:	429c      	cmp	r4, r3
 800880e:	d105      	bne.n	800881c <std+0x54>
 8008810:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008818:	f000 ba46 	b.w	8008ca8 <__retarget_lock_init_recursive>
 800881c:	bd10      	pop	{r4, pc}
 800881e:	bf00      	nop
 8008820:	08008a09 	.word	0x08008a09
 8008824:	08008a2b 	.word	0x08008a2b
 8008828:	08008a63 	.word	0x08008a63
 800882c:	08008a87 	.word	0x08008a87
 8008830:	200072f0 	.word	0x200072f0

08008834 <stdio_exit_handler>:
 8008834:	4a02      	ldr	r2, [pc, #8]	@ (8008840 <stdio_exit_handler+0xc>)
 8008836:	4903      	ldr	r1, [pc, #12]	@ (8008844 <stdio_exit_handler+0x10>)
 8008838:	4803      	ldr	r0, [pc, #12]	@ (8008848 <stdio_exit_handler+0x14>)
 800883a:	f000 b869 	b.w	8008910 <_fwalk_sglue>
 800883e:	bf00      	nop
 8008840:	20000010 	.word	0x20000010
 8008844:	08008fc5 	.word	0x08008fc5
 8008848:	20000020 	.word	0x20000020

0800884c <cleanup_stdio>:
 800884c:	6841      	ldr	r1, [r0, #4]
 800884e:	4b0c      	ldr	r3, [pc, #48]	@ (8008880 <cleanup_stdio+0x34>)
 8008850:	4299      	cmp	r1, r3
 8008852:	b510      	push	{r4, lr}
 8008854:	4604      	mov	r4, r0
 8008856:	d001      	beq.n	800885c <cleanup_stdio+0x10>
 8008858:	f000 fbb4 	bl	8008fc4 <_fflush_r>
 800885c:	68a1      	ldr	r1, [r4, #8]
 800885e:	4b09      	ldr	r3, [pc, #36]	@ (8008884 <cleanup_stdio+0x38>)
 8008860:	4299      	cmp	r1, r3
 8008862:	d002      	beq.n	800886a <cleanup_stdio+0x1e>
 8008864:	4620      	mov	r0, r4
 8008866:	f000 fbad 	bl	8008fc4 <_fflush_r>
 800886a:	68e1      	ldr	r1, [r4, #12]
 800886c:	4b06      	ldr	r3, [pc, #24]	@ (8008888 <cleanup_stdio+0x3c>)
 800886e:	4299      	cmp	r1, r3
 8008870:	d004      	beq.n	800887c <cleanup_stdio+0x30>
 8008872:	4620      	mov	r0, r4
 8008874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008878:	f000 bba4 	b.w	8008fc4 <_fflush_r>
 800887c:	bd10      	pop	{r4, pc}
 800887e:	bf00      	nop
 8008880:	200072f0 	.word	0x200072f0
 8008884:	20007358 	.word	0x20007358
 8008888:	200073c0 	.word	0x200073c0

0800888c <global_stdio_init.part.0>:
 800888c:	b510      	push	{r4, lr}
 800888e:	4b0b      	ldr	r3, [pc, #44]	@ (80088bc <global_stdio_init.part.0+0x30>)
 8008890:	4c0b      	ldr	r4, [pc, #44]	@ (80088c0 <global_stdio_init.part.0+0x34>)
 8008892:	4a0c      	ldr	r2, [pc, #48]	@ (80088c4 <global_stdio_init.part.0+0x38>)
 8008894:	601a      	str	r2, [r3, #0]
 8008896:	4620      	mov	r0, r4
 8008898:	2200      	movs	r2, #0
 800889a:	2104      	movs	r1, #4
 800889c:	f7ff ff94 	bl	80087c8 <std>
 80088a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80088a4:	2201      	movs	r2, #1
 80088a6:	2109      	movs	r1, #9
 80088a8:	f7ff ff8e 	bl	80087c8 <std>
 80088ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80088b0:	2202      	movs	r2, #2
 80088b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088b6:	2112      	movs	r1, #18
 80088b8:	f7ff bf86 	b.w	80087c8 <std>
 80088bc:	20007428 	.word	0x20007428
 80088c0:	200072f0 	.word	0x200072f0
 80088c4:	08008835 	.word	0x08008835

080088c8 <__sfp_lock_acquire>:
 80088c8:	4801      	ldr	r0, [pc, #4]	@ (80088d0 <__sfp_lock_acquire+0x8>)
 80088ca:	f000 b9ee 	b.w	8008caa <__retarget_lock_acquire_recursive>
 80088ce:	bf00      	nop
 80088d0:	20007431 	.word	0x20007431

080088d4 <__sfp_lock_release>:
 80088d4:	4801      	ldr	r0, [pc, #4]	@ (80088dc <__sfp_lock_release+0x8>)
 80088d6:	f000 b9e9 	b.w	8008cac <__retarget_lock_release_recursive>
 80088da:	bf00      	nop
 80088dc:	20007431 	.word	0x20007431

080088e0 <__sinit>:
 80088e0:	b510      	push	{r4, lr}
 80088e2:	4604      	mov	r4, r0
 80088e4:	f7ff fff0 	bl	80088c8 <__sfp_lock_acquire>
 80088e8:	6a23      	ldr	r3, [r4, #32]
 80088ea:	b11b      	cbz	r3, 80088f4 <__sinit+0x14>
 80088ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80088f0:	f7ff bff0 	b.w	80088d4 <__sfp_lock_release>
 80088f4:	4b04      	ldr	r3, [pc, #16]	@ (8008908 <__sinit+0x28>)
 80088f6:	6223      	str	r3, [r4, #32]
 80088f8:	4b04      	ldr	r3, [pc, #16]	@ (800890c <__sinit+0x2c>)
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d1f5      	bne.n	80088ec <__sinit+0xc>
 8008900:	f7ff ffc4 	bl	800888c <global_stdio_init.part.0>
 8008904:	e7f2      	b.n	80088ec <__sinit+0xc>
 8008906:	bf00      	nop
 8008908:	0800884d 	.word	0x0800884d
 800890c:	20007428 	.word	0x20007428

08008910 <_fwalk_sglue>:
 8008910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008914:	4607      	mov	r7, r0
 8008916:	4688      	mov	r8, r1
 8008918:	4614      	mov	r4, r2
 800891a:	2600      	movs	r6, #0
 800891c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008920:	f1b9 0901 	subs.w	r9, r9, #1
 8008924:	d505      	bpl.n	8008932 <_fwalk_sglue+0x22>
 8008926:	6824      	ldr	r4, [r4, #0]
 8008928:	2c00      	cmp	r4, #0
 800892a:	d1f7      	bne.n	800891c <_fwalk_sglue+0xc>
 800892c:	4630      	mov	r0, r6
 800892e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008932:	89ab      	ldrh	r3, [r5, #12]
 8008934:	2b01      	cmp	r3, #1
 8008936:	d907      	bls.n	8008948 <_fwalk_sglue+0x38>
 8008938:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800893c:	3301      	adds	r3, #1
 800893e:	d003      	beq.n	8008948 <_fwalk_sglue+0x38>
 8008940:	4629      	mov	r1, r5
 8008942:	4638      	mov	r0, r7
 8008944:	47c0      	blx	r8
 8008946:	4306      	orrs	r6, r0
 8008948:	3568      	adds	r5, #104	@ 0x68
 800894a:	e7e9      	b.n	8008920 <_fwalk_sglue+0x10>

0800894c <_puts_r>:
 800894c:	6a03      	ldr	r3, [r0, #32]
 800894e:	b570      	push	{r4, r5, r6, lr}
 8008950:	6884      	ldr	r4, [r0, #8]
 8008952:	4605      	mov	r5, r0
 8008954:	460e      	mov	r6, r1
 8008956:	b90b      	cbnz	r3, 800895c <_puts_r+0x10>
 8008958:	f7ff ffc2 	bl	80088e0 <__sinit>
 800895c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800895e:	07db      	lsls	r3, r3, #31
 8008960:	d405      	bmi.n	800896e <_puts_r+0x22>
 8008962:	89a3      	ldrh	r3, [r4, #12]
 8008964:	0598      	lsls	r0, r3, #22
 8008966:	d402      	bmi.n	800896e <_puts_r+0x22>
 8008968:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800896a:	f000 f99e 	bl	8008caa <__retarget_lock_acquire_recursive>
 800896e:	89a3      	ldrh	r3, [r4, #12]
 8008970:	0719      	lsls	r1, r3, #28
 8008972:	d502      	bpl.n	800897a <_puts_r+0x2e>
 8008974:	6923      	ldr	r3, [r4, #16]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d135      	bne.n	80089e6 <_puts_r+0x9a>
 800897a:	4621      	mov	r1, r4
 800897c:	4628      	mov	r0, r5
 800897e:	f000 f8c5 	bl	8008b0c <__swsetup_r>
 8008982:	b380      	cbz	r0, 80089e6 <_puts_r+0x9a>
 8008984:	f04f 35ff 	mov.w	r5, #4294967295
 8008988:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800898a:	07da      	lsls	r2, r3, #31
 800898c:	d405      	bmi.n	800899a <_puts_r+0x4e>
 800898e:	89a3      	ldrh	r3, [r4, #12]
 8008990:	059b      	lsls	r3, r3, #22
 8008992:	d402      	bmi.n	800899a <_puts_r+0x4e>
 8008994:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008996:	f000 f989 	bl	8008cac <__retarget_lock_release_recursive>
 800899a:	4628      	mov	r0, r5
 800899c:	bd70      	pop	{r4, r5, r6, pc}
 800899e:	2b00      	cmp	r3, #0
 80089a0:	da04      	bge.n	80089ac <_puts_r+0x60>
 80089a2:	69a2      	ldr	r2, [r4, #24]
 80089a4:	429a      	cmp	r2, r3
 80089a6:	dc17      	bgt.n	80089d8 <_puts_r+0x8c>
 80089a8:	290a      	cmp	r1, #10
 80089aa:	d015      	beq.n	80089d8 <_puts_r+0x8c>
 80089ac:	6823      	ldr	r3, [r4, #0]
 80089ae:	1c5a      	adds	r2, r3, #1
 80089b0:	6022      	str	r2, [r4, #0]
 80089b2:	7019      	strb	r1, [r3, #0]
 80089b4:	68a3      	ldr	r3, [r4, #8]
 80089b6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80089ba:	3b01      	subs	r3, #1
 80089bc:	60a3      	str	r3, [r4, #8]
 80089be:	2900      	cmp	r1, #0
 80089c0:	d1ed      	bne.n	800899e <_puts_r+0x52>
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	da11      	bge.n	80089ea <_puts_r+0x9e>
 80089c6:	4622      	mov	r2, r4
 80089c8:	210a      	movs	r1, #10
 80089ca:	4628      	mov	r0, r5
 80089cc:	f000 f85f 	bl	8008a8e <__swbuf_r>
 80089d0:	3001      	adds	r0, #1
 80089d2:	d0d7      	beq.n	8008984 <_puts_r+0x38>
 80089d4:	250a      	movs	r5, #10
 80089d6:	e7d7      	b.n	8008988 <_puts_r+0x3c>
 80089d8:	4622      	mov	r2, r4
 80089da:	4628      	mov	r0, r5
 80089dc:	f000 f857 	bl	8008a8e <__swbuf_r>
 80089e0:	3001      	adds	r0, #1
 80089e2:	d1e7      	bne.n	80089b4 <_puts_r+0x68>
 80089e4:	e7ce      	b.n	8008984 <_puts_r+0x38>
 80089e6:	3e01      	subs	r6, #1
 80089e8:	e7e4      	b.n	80089b4 <_puts_r+0x68>
 80089ea:	6823      	ldr	r3, [r4, #0]
 80089ec:	1c5a      	adds	r2, r3, #1
 80089ee:	6022      	str	r2, [r4, #0]
 80089f0:	220a      	movs	r2, #10
 80089f2:	701a      	strb	r2, [r3, #0]
 80089f4:	e7ee      	b.n	80089d4 <_puts_r+0x88>
	...

080089f8 <puts>:
 80089f8:	4b02      	ldr	r3, [pc, #8]	@ (8008a04 <puts+0xc>)
 80089fa:	4601      	mov	r1, r0
 80089fc:	6818      	ldr	r0, [r3, #0]
 80089fe:	f7ff bfa5 	b.w	800894c <_puts_r>
 8008a02:	bf00      	nop
 8008a04:	2000001c 	.word	0x2000001c

08008a08 <__sread>:
 8008a08:	b510      	push	{r4, lr}
 8008a0a:	460c      	mov	r4, r1
 8008a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a10:	f000 f8fc 	bl	8008c0c <_read_r>
 8008a14:	2800      	cmp	r0, #0
 8008a16:	bfab      	itete	ge
 8008a18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008a1a:	89a3      	ldrhlt	r3, [r4, #12]
 8008a1c:	181b      	addge	r3, r3, r0
 8008a1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008a22:	bfac      	ite	ge
 8008a24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008a26:	81a3      	strhlt	r3, [r4, #12]
 8008a28:	bd10      	pop	{r4, pc}

08008a2a <__swrite>:
 8008a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a2e:	461f      	mov	r7, r3
 8008a30:	898b      	ldrh	r3, [r1, #12]
 8008a32:	05db      	lsls	r3, r3, #23
 8008a34:	4605      	mov	r5, r0
 8008a36:	460c      	mov	r4, r1
 8008a38:	4616      	mov	r6, r2
 8008a3a:	d505      	bpl.n	8008a48 <__swrite+0x1e>
 8008a3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a40:	2302      	movs	r3, #2
 8008a42:	2200      	movs	r2, #0
 8008a44:	f000 f8d0 	bl	8008be8 <_lseek_r>
 8008a48:	89a3      	ldrh	r3, [r4, #12]
 8008a4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008a4e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008a52:	81a3      	strh	r3, [r4, #12]
 8008a54:	4632      	mov	r2, r6
 8008a56:	463b      	mov	r3, r7
 8008a58:	4628      	mov	r0, r5
 8008a5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a5e:	f000 b8e7 	b.w	8008c30 <_write_r>

08008a62 <__sseek>:
 8008a62:	b510      	push	{r4, lr}
 8008a64:	460c      	mov	r4, r1
 8008a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a6a:	f000 f8bd 	bl	8008be8 <_lseek_r>
 8008a6e:	1c43      	adds	r3, r0, #1
 8008a70:	89a3      	ldrh	r3, [r4, #12]
 8008a72:	bf15      	itete	ne
 8008a74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008a76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008a7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008a7e:	81a3      	strheq	r3, [r4, #12]
 8008a80:	bf18      	it	ne
 8008a82:	81a3      	strhne	r3, [r4, #12]
 8008a84:	bd10      	pop	{r4, pc}

08008a86 <__sclose>:
 8008a86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a8a:	f000 b89d 	b.w	8008bc8 <_close_r>

08008a8e <__swbuf_r>:
 8008a8e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a90:	460e      	mov	r6, r1
 8008a92:	4614      	mov	r4, r2
 8008a94:	4605      	mov	r5, r0
 8008a96:	b118      	cbz	r0, 8008aa0 <__swbuf_r+0x12>
 8008a98:	6a03      	ldr	r3, [r0, #32]
 8008a9a:	b90b      	cbnz	r3, 8008aa0 <__swbuf_r+0x12>
 8008a9c:	f7ff ff20 	bl	80088e0 <__sinit>
 8008aa0:	69a3      	ldr	r3, [r4, #24]
 8008aa2:	60a3      	str	r3, [r4, #8]
 8008aa4:	89a3      	ldrh	r3, [r4, #12]
 8008aa6:	071a      	lsls	r2, r3, #28
 8008aa8:	d501      	bpl.n	8008aae <__swbuf_r+0x20>
 8008aaa:	6923      	ldr	r3, [r4, #16]
 8008aac:	b943      	cbnz	r3, 8008ac0 <__swbuf_r+0x32>
 8008aae:	4621      	mov	r1, r4
 8008ab0:	4628      	mov	r0, r5
 8008ab2:	f000 f82b 	bl	8008b0c <__swsetup_r>
 8008ab6:	b118      	cbz	r0, 8008ac0 <__swbuf_r+0x32>
 8008ab8:	f04f 37ff 	mov.w	r7, #4294967295
 8008abc:	4638      	mov	r0, r7
 8008abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	6922      	ldr	r2, [r4, #16]
 8008ac4:	1a98      	subs	r0, r3, r2
 8008ac6:	6963      	ldr	r3, [r4, #20]
 8008ac8:	b2f6      	uxtb	r6, r6
 8008aca:	4283      	cmp	r3, r0
 8008acc:	4637      	mov	r7, r6
 8008ace:	dc05      	bgt.n	8008adc <__swbuf_r+0x4e>
 8008ad0:	4621      	mov	r1, r4
 8008ad2:	4628      	mov	r0, r5
 8008ad4:	f000 fa76 	bl	8008fc4 <_fflush_r>
 8008ad8:	2800      	cmp	r0, #0
 8008ada:	d1ed      	bne.n	8008ab8 <__swbuf_r+0x2a>
 8008adc:	68a3      	ldr	r3, [r4, #8]
 8008ade:	3b01      	subs	r3, #1
 8008ae0:	60a3      	str	r3, [r4, #8]
 8008ae2:	6823      	ldr	r3, [r4, #0]
 8008ae4:	1c5a      	adds	r2, r3, #1
 8008ae6:	6022      	str	r2, [r4, #0]
 8008ae8:	701e      	strb	r6, [r3, #0]
 8008aea:	6962      	ldr	r2, [r4, #20]
 8008aec:	1c43      	adds	r3, r0, #1
 8008aee:	429a      	cmp	r2, r3
 8008af0:	d004      	beq.n	8008afc <__swbuf_r+0x6e>
 8008af2:	89a3      	ldrh	r3, [r4, #12]
 8008af4:	07db      	lsls	r3, r3, #31
 8008af6:	d5e1      	bpl.n	8008abc <__swbuf_r+0x2e>
 8008af8:	2e0a      	cmp	r6, #10
 8008afa:	d1df      	bne.n	8008abc <__swbuf_r+0x2e>
 8008afc:	4621      	mov	r1, r4
 8008afe:	4628      	mov	r0, r5
 8008b00:	f000 fa60 	bl	8008fc4 <_fflush_r>
 8008b04:	2800      	cmp	r0, #0
 8008b06:	d0d9      	beq.n	8008abc <__swbuf_r+0x2e>
 8008b08:	e7d6      	b.n	8008ab8 <__swbuf_r+0x2a>
	...

08008b0c <__swsetup_r>:
 8008b0c:	b538      	push	{r3, r4, r5, lr}
 8008b0e:	4b29      	ldr	r3, [pc, #164]	@ (8008bb4 <__swsetup_r+0xa8>)
 8008b10:	4605      	mov	r5, r0
 8008b12:	6818      	ldr	r0, [r3, #0]
 8008b14:	460c      	mov	r4, r1
 8008b16:	b118      	cbz	r0, 8008b20 <__swsetup_r+0x14>
 8008b18:	6a03      	ldr	r3, [r0, #32]
 8008b1a:	b90b      	cbnz	r3, 8008b20 <__swsetup_r+0x14>
 8008b1c:	f7ff fee0 	bl	80088e0 <__sinit>
 8008b20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b24:	0719      	lsls	r1, r3, #28
 8008b26:	d422      	bmi.n	8008b6e <__swsetup_r+0x62>
 8008b28:	06da      	lsls	r2, r3, #27
 8008b2a:	d407      	bmi.n	8008b3c <__swsetup_r+0x30>
 8008b2c:	2209      	movs	r2, #9
 8008b2e:	602a      	str	r2, [r5, #0]
 8008b30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b34:	81a3      	strh	r3, [r4, #12]
 8008b36:	f04f 30ff 	mov.w	r0, #4294967295
 8008b3a:	e033      	b.n	8008ba4 <__swsetup_r+0x98>
 8008b3c:	0758      	lsls	r0, r3, #29
 8008b3e:	d512      	bpl.n	8008b66 <__swsetup_r+0x5a>
 8008b40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008b42:	b141      	cbz	r1, 8008b56 <__swsetup_r+0x4a>
 8008b44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b48:	4299      	cmp	r1, r3
 8008b4a:	d002      	beq.n	8008b52 <__swsetup_r+0x46>
 8008b4c:	4628      	mov	r0, r5
 8008b4e:	f000 f8bd 	bl	8008ccc <_free_r>
 8008b52:	2300      	movs	r3, #0
 8008b54:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b56:	89a3      	ldrh	r3, [r4, #12]
 8008b58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008b5c:	81a3      	strh	r3, [r4, #12]
 8008b5e:	2300      	movs	r3, #0
 8008b60:	6063      	str	r3, [r4, #4]
 8008b62:	6923      	ldr	r3, [r4, #16]
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	89a3      	ldrh	r3, [r4, #12]
 8008b68:	f043 0308 	orr.w	r3, r3, #8
 8008b6c:	81a3      	strh	r3, [r4, #12]
 8008b6e:	6923      	ldr	r3, [r4, #16]
 8008b70:	b94b      	cbnz	r3, 8008b86 <__swsetup_r+0x7a>
 8008b72:	89a3      	ldrh	r3, [r4, #12]
 8008b74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008b78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008b7c:	d003      	beq.n	8008b86 <__swsetup_r+0x7a>
 8008b7e:	4621      	mov	r1, r4
 8008b80:	4628      	mov	r0, r5
 8008b82:	f000 fa6d 	bl	8009060 <__smakebuf_r>
 8008b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b8a:	f013 0201 	ands.w	r2, r3, #1
 8008b8e:	d00a      	beq.n	8008ba6 <__swsetup_r+0x9a>
 8008b90:	2200      	movs	r2, #0
 8008b92:	60a2      	str	r2, [r4, #8]
 8008b94:	6962      	ldr	r2, [r4, #20]
 8008b96:	4252      	negs	r2, r2
 8008b98:	61a2      	str	r2, [r4, #24]
 8008b9a:	6922      	ldr	r2, [r4, #16]
 8008b9c:	b942      	cbnz	r2, 8008bb0 <__swsetup_r+0xa4>
 8008b9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008ba2:	d1c5      	bne.n	8008b30 <__swsetup_r+0x24>
 8008ba4:	bd38      	pop	{r3, r4, r5, pc}
 8008ba6:	0799      	lsls	r1, r3, #30
 8008ba8:	bf58      	it	pl
 8008baa:	6962      	ldrpl	r2, [r4, #20]
 8008bac:	60a2      	str	r2, [r4, #8]
 8008bae:	e7f4      	b.n	8008b9a <__swsetup_r+0x8e>
 8008bb0:	2000      	movs	r0, #0
 8008bb2:	e7f7      	b.n	8008ba4 <__swsetup_r+0x98>
 8008bb4:	2000001c 	.word	0x2000001c

08008bb8 <memset>:
 8008bb8:	4402      	add	r2, r0
 8008bba:	4603      	mov	r3, r0
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d100      	bne.n	8008bc2 <memset+0xa>
 8008bc0:	4770      	bx	lr
 8008bc2:	f803 1b01 	strb.w	r1, [r3], #1
 8008bc6:	e7f9      	b.n	8008bbc <memset+0x4>

08008bc8 <_close_r>:
 8008bc8:	b538      	push	{r3, r4, r5, lr}
 8008bca:	4d06      	ldr	r5, [pc, #24]	@ (8008be4 <_close_r+0x1c>)
 8008bcc:	2300      	movs	r3, #0
 8008bce:	4604      	mov	r4, r0
 8008bd0:	4608      	mov	r0, r1
 8008bd2:	602b      	str	r3, [r5, #0]
 8008bd4:	f7f9 fbdf 	bl	8002396 <_close>
 8008bd8:	1c43      	adds	r3, r0, #1
 8008bda:	d102      	bne.n	8008be2 <_close_r+0x1a>
 8008bdc:	682b      	ldr	r3, [r5, #0]
 8008bde:	b103      	cbz	r3, 8008be2 <_close_r+0x1a>
 8008be0:	6023      	str	r3, [r4, #0]
 8008be2:	bd38      	pop	{r3, r4, r5, pc}
 8008be4:	2000742c 	.word	0x2000742c

08008be8 <_lseek_r>:
 8008be8:	b538      	push	{r3, r4, r5, lr}
 8008bea:	4d07      	ldr	r5, [pc, #28]	@ (8008c08 <_lseek_r+0x20>)
 8008bec:	4604      	mov	r4, r0
 8008bee:	4608      	mov	r0, r1
 8008bf0:	4611      	mov	r1, r2
 8008bf2:	2200      	movs	r2, #0
 8008bf4:	602a      	str	r2, [r5, #0]
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	f7f9 fbf4 	bl	80023e4 <_lseek>
 8008bfc:	1c43      	adds	r3, r0, #1
 8008bfe:	d102      	bne.n	8008c06 <_lseek_r+0x1e>
 8008c00:	682b      	ldr	r3, [r5, #0]
 8008c02:	b103      	cbz	r3, 8008c06 <_lseek_r+0x1e>
 8008c04:	6023      	str	r3, [r4, #0]
 8008c06:	bd38      	pop	{r3, r4, r5, pc}
 8008c08:	2000742c 	.word	0x2000742c

08008c0c <_read_r>:
 8008c0c:	b538      	push	{r3, r4, r5, lr}
 8008c0e:	4d07      	ldr	r5, [pc, #28]	@ (8008c2c <_read_r+0x20>)
 8008c10:	4604      	mov	r4, r0
 8008c12:	4608      	mov	r0, r1
 8008c14:	4611      	mov	r1, r2
 8008c16:	2200      	movs	r2, #0
 8008c18:	602a      	str	r2, [r5, #0]
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	f7f9 fb82 	bl	8002324 <_read>
 8008c20:	1c43      	adds	r3, r0, #1
 8008c22:	d102      	bne.n	8008c2a <_read_r+0x1e>
 8008c24:	682b      	ldr	r3, [r5, #0]
 8008c26:	b103      	cbz	r3, 8008c2a <_read_r+0x1e>
 8008c28:	6023      	str	r3, [r4, #0]
 8008c2a:	bd38      	pop	{r3, r4, r5, pc}
 8008c2c:	2000742c 	.word	0x2000742c

08008c30 <_write_r>:
 8008c30:	b538      	push	{r3, r4, r5, lr}
 8008c32:	4d07      	ldr	r5, [pc, #28]	@ (8008c50 <_write_r+0x20>)
 8008c34:	4604      	mov	r4, r0
 8008c36:	4608      	mov	r0, r1
 8008c38:	4611      	mov	r1, r2
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	602a      	str	r2, [r5, #0]
 8008c3e:	461a      	mov	r2, r3
 8008c40:	f7f9 fb8d 	bl	800235e <_write>
 8008c44:	1c43      	adds	r3, r0, #1
 8008c46:	d102      	bne.n	8008c4e <_write_r+0x1e>
 8008c48:	682b      	ldr	r3, [r5, #0]
 8008c4a:	b103      	cbz	r3, 8008c4e <_write_r+0x1e>
 8008c4c:	6023      	str	r3, [r4, #0]
 8008c4e:	bd38      	pop	{r3, r4, r5, pc}
 8008c50:	2000742c 	.word	0x2000742c

08008c54 <__errno>:
 8008c54:	4b01      	ldr	r3, [pc, #4]	@ (8008c5c <__errno+0x8>)
 8008c56:	6818      	ldr	r0, [r3, #0]
 8008c58:	4770      	bx	lr
 8008c5a:	bf00      	nop
 8008c5c:	2000001c 	.word	0x2000001c

08008c60 <__libc_init_array>:
 8008c60:	b570      	push	{r4, r5, r6, lr}
 8008c62:	4d0d      	ldr	r5, [pc, #52]	@ (8008c98 <__libc_init_array+0x38>)
 8008c64:	4c0d      	ldr	r4, [pc, #52]	@ (8008c9c <__libc_init_array+0x3c>)
 8008c66:	1b64      	subs	r4, r4, r5
 8008c68:	10a4      	asrs	r4, r4, #2
 8008c6a:	2600      	movs	r6, #0
 8008c6c:	42a6      	cmp	r6, r4
 8008c6e:	d109      	bne.n	8008c84 <__libc_init_array+0x24>
 8008c70:	4d0b      	ldr	r5, [pc, #44]	@ (8008ca0 <__libc_init_array+0x40>)
 8008c72:	4c0c      	ldr	r4, [pc, #48]	@ (8008ca4 <__libc_init_array+0x44>)
 8008c74:	f001 f96e 	bl	8009f54 <_init>
 8008c78:	1b64      	subs	r4, r4, r5
 8008c7a:	10a4      	asrs	r4, r4, #2
 8008c7c:	2600      	movs	r6, #0
 8008c7e:	42a6      	cmp	r6, r4
 8008c80:	d105      	bne.n	8008c8e <__libc_init_array+0x2e>
 8008c82:	bd70      	pop	{r4, r5, r6, pc}
 8008c84:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c88:	4798      	blx	r3
 8008c8a:	3601      	adds	r6, #1
 8008c8c:	e7ee      	b.n	8008c6c <__libc_init_array+0xc>
 8008c8e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c92:	4798      	blx	r3
 8008c94:	3601      	adds	r6, #1
 8008c96:	e7f2      	b.n	8008c7e <__libc_init_array+0x1e>
 8008c98:	0800a424 	.word	0x0800a424
 8008c9c:	0800a424 	.word	0x0800a424
 8008ca0:	0800a424 	.word	0x0800a424
 8008ca4:	0800a428 	.word	0x0800a428

08008ca8 <__retarget_lock_init_recursive>:
 8008ca8:	4770      	bx	lr

08008caa <__retarget_lock_acquire_recursive>:
 8008caa:	4770      	bx	lr

08008cac <__retarget_lock_release_recursive>:
 8008cac:	4770      	bx	lr

08008cae <memcpy>:
 8008cae:	440a      	add	r2, r1
 8008cb0:	4291      	cmp	r1, r2
 8008cb2:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cb6:	d100      	bne.n	8008cba <memcpy+0xc>
 8008cb8:	4770      	bx	lr
 8008cba:	b510      	push	{r4, lr}
 8008cbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cc4:	4291      	cmp	r1, r2
 8008cc6:	d1f9      	bne.n	8008cbc <memcpy+0xe>
 8008cc8:	bd10      	pop	{r4, pc}
	...

08008ccc <_free_r>:
 8008ccc:	b538      	push	{r3, r4, r5, lr}
 8008cce:	4605      	mov	r5, r0
 8008cd0:	2900      	cmp	r1, #0
 8008cd2:	d041      	beq.n	8008d58 <_free_r+0x8c>
 8008cd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008cd8:	1f0c      	subs	r4, r1, #4
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	bfb8      	it	lt
 8008cde:	18e4      	addlt	r4, r4, r3
 8008ce0:	f000 f8e0 	bl	8008ea4 <__malloc_lock>
 8008ce4:	4a1d      	ldr	r2, [pc, #116]	@ (8008d5c <_free_r+0x90>)
 8008ce6:	6813      	ldr	r3, [r2, #0]
 8008ce8:	b933      	cbnz	r3, 8008cf8 <_free_r+0x2c>
 8008cea:	6063      	str	r3, [r4, #4]
 8008cec:	6014      	str	r4, [r2, #0]
 8008cee:	4628      	mov	r0, r5
 8008cf0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008cf4:	f000 b8dc 	b.w	8008eb0 <__malloc_unlock>
 8008cf8:	42a3      	cmp	r3, r4
 8008cfa:	d908      	bls.n	8008d0e <_free_r+0x42>
 8008cfc:	6820      	ldr	r0, [r4, #0]
 8008cfe:	1821      	adds	r1, r4, r0
 8008d00:	428b      	cmp	r3, r1
 8008d02:	bf01      	itttt	eq
 8008d04:	6819      	ldreq	r1, [r3, #0]
 8008d06:	685b      	ldreq	r3, [r3, #4]
 8008d08:	1809      	addeq	r1, r1, r0
 8008d0a:	6021      	streq	r1, [r4, #0]
 8008d0c:	e7ed      	b.n	8008cea <_free_r+0x1e>
 8008d0e:	461a      	mov	r2, r3
 8008d10:	685b      	ldr	r3, [r3, #4]
 8008d12:	b10b      	cbz	r3, 8008d18 <_free_r+0x4c>
 8008d14:	42a3      	cmp	r3, r4
 8008d16:	d9fa      	bls.n	8008d0e <_free_r+0x42>
 8008d18:	6811      	ldr	r1, [r2, #0]
 8008d1a:	1850      	adds	r0, r2, r1
 8008d1c:	42a0      	cmp	r0, r4
 8008d1e:	d10b      	bne.n	8008d38 <_free_r+0x6c>
 8008d20:	6820      	ldr	r0, [r4, #0]
 8008d22:	4401      	add	r1, r0
 8008d24:	1850      	adds	r0, r2, r1
 8008d26:	4283      	cmp	r3, r0
 8008d28:	6011      	str	r1, [r2, #0]
 8008d2a:	d1e0      	bne.n	8008cee <_free_r+0x22>
 8008d2c:	6818      	ldr	r0, [r3, #0]
 8008d2e:	685b      	ldr	r3, [r3, #4]
 8008d30:	6053      	str	r3, [r2, #4]
 8008d32:	4408      	add	r0, r1
 8008d34:	6010      	str	r0, [r2, #0]
 8008d36:	e7da      	b.n	8008cee <_free_r+0x22>
 8008d38:	d902      	bls.n	8008d40 <_free_r+0x74>
 8008d3a:	230c      	movs	r3, #12
 8008d3c:	602b      	str	r3, [r5, #0]
 8008d3e:	e7d6      	b.n	8008cee <_free_r+0x22>
 8008d40:	6820      	ldr	r0, [r4, #0]
 8008d42:	1821      	adds	r1, r4, r0
 8008d44:	428b      	cmp	r3, r1
 8008d46:	bf04      	itt	eq
 8008d48:	6819      	ldreq	r1, [r3, #0]
 8008d4a:	685b      	ldreq	r3, [r3, #4]
 8008d4c:	6063      	str	r3, [r4, #4]
 8008d4e:	bf04      	itt	eq
 8008d50:	1809      	addeq	r1, r1, r0
 8008d52:	6021      	streq	r1, [r4, #0]
 8008d54:	6054      	str	r4, [r2, #4]
 8008d56:	e7ca      	b.n	8008cee <_free_r+0x22>
 8008d58:	bd38      	pop	{r3, r4, r5, pc}
 8008d5a:	bf00      	nop
 8008d5c:	20007438 	.word	0x20007438

08008d60 <sbrk_aligned>:
 8008d60:	b570      	push	{r4, r5, r6, lr}
 8008d62:	4e0f      	ldr	r6, [pc, #60]	@ (8008da0 <sbrk_aligned+0x40>)
 8008d64:	460c      	mov	r4, r1
 8008d66:	6831      	ldr	r1, [r6, #0]
 8008d68:	4605      	mov	r5, r0
 8008d6a:	b911      	cbnz	r1, 8008d72 <sbrk_aligned+0x12>
 8008d6c:	f000 f9d6 	bl	800911c <_sbrk_r>
 8008d70:	6030      	str	r0, [r6, #0]
 8008d72:	4621      	mov	r1, r4
 8008d74:	4628      	mov	r0, r5
 8008d76:	f000 f9d1 	bl	800911c <_sbrk_r>
 8008d7a:	1c43      	adds	r3, r0, #1
 8008d7c:	d103      	bne.n	8008d86 <sbrk_aligned+0x26>
 8008d7e:	f04f 34ff 	mov.w	r4, #4294967295
 8008d82:	4620      	mov	r0, r4
 8008d84:	bd70      	pop	{r4, r5, r6, pc}
 8008d86:	1cc4      	adds	r4, r0, #3
 8008d88:	f024 0403 	bic.w	r4, r4, #3
 8008d8c:	42a0      	cmp	r0, r4
 8008d8e:	d0f8      	beq.n	8008d82 <sbrk_aligned+0x22>
 8008d90:	1a21      	subs	r1, r4, r0
 8008d92:	4628      	mov	r0, r5
 8008d94:	f000 f9c2 	bl	800911c <_sbrk_r>
 8008d98:	3001      	adds	r0, #1
 8008d9a:	d1f2      	bne.n	8008d82 <sbrk_aligned+0x22>
 8008d9c:	e7ef      	b.n	8008d7e <sbrk_aligned+0x1e>
 8008d9e:	bf00      	nop
 8008da0:	20007434 	.word	0x20007434

08008da4 <_malloc_r>:
 8008da4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008da8:	1ccd      	adds	r5, r1, #3
 8008daa:	f025 0503 	bic.w	r5, r5, #3
 8008dae:	3508      	adds	r5, #8
 8008db0:	2d0c      	cmp	r5, #12
 8008db2:	bf38      	it	cc
 8008db4:	250c      	movcc	r5, #12
 8008db6:	2d00      	cmp	r5, #0
 8008db8:	4606      	mov	r6, r0
 8008dba:	db01      	blt.n	8008dc0 <_malloc_r+0x1c>
 8008dbc:	42a9      	cmp	r1, r5
 8008dbe:	d904      	bls.n	8008dca <_malloc_r+0x26>
 8008dc0:	230c      	movs	r3, #12
 8008dc2:	6033      	str	r3, [r6, #0]
 8008dc4:	2000      	movs	r0, #0
 8008dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008dca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ea0 <_malloc_r+0xfc>
 8008dce:	f000 f869 	bl	8008ea4 <__malloc_lock>
 8008dd2:	f8d8 3000 	ldr.w	r3, [r8]
 8008dd6:	461c      	mov	r4, r3
 8008dd8:	bb44      	cbnz	r4, 8008e2c <_malloc_r+0x88>
 8008dda:	4629      	mov	r1, r5
 8008ddc:	4630      	mov	r0, r6
 8008dde:	f7ff ffbf 	bl	8008d60 <sbrk_aligned>
 8008de2:	1c43      	adds	r3, r0, #1
 8008de4:	4604      	mov	r4, r0
 8008de6:	d158      	bne.n	8008e9a <_malloc_r+0xf6>
 8008de8:	f8d8 4000 	ldr.w	r4, [r8]
 8008dec:	4627      	mov	r7, r4
 8008dee:	2f00      	cmp	r7, #0
 8008df0:	d143      	bne.n	8008e7a <_malloc_r+0xd6>
 8008df2:	2c00      	cmp	r4, #0
 8008df4:	d04b      	beq.n	8008e8e <_malloc_r+0xea>
 8008df6:	6823      	ldr	r3, [r4, #0]
 8008df8:	4639      	mov	r1, r7
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	eb04 0903 	add.w	r9, r4, r3
 8008e00:	f000 f98c 	bl	800911c <_sbrk_r>
 8008e04:	4581      	cmp	r9, r0
 8008e06:	d142      	bne.n	8008e8e <_malloc_r+0xea>
 8008e08:	6821      	ldr	r1, [r4, #0]
 8008e0a:	1a6d      	subs	r5, r5, r1
 8008e0c:	4629      	mov	r1, r5
 8008e0e:	4630      	mov	r0, r6
 8008e10:	f7ff ffa6 	bl	8008d60 <sbrk_aligned>
 8008e14:	3001      	adds	r0, #1
 8008e16:	d03a      	beq.n	8008e8e <_malloc_r+0xea>
 8008e18:	6823      	ldr	r3, [r4, #0]
 8008e1a:	442b      	add	r3, r5
 8008e1c:	6023      	str	r3, [r4, #0]
 8008e1e:	f8d8 3000 	ldr.w	r3, [r8]
 8008e22:	685a      	ldr	r2, [r3, #4]
 8008e24:	bb62      	cbnz	r2, 8008e80 <_malloc_r+0xdc>
 8008e26:	f8c8 7000 	str.w	r7, [r8]
 8008e2a:	e00f      	b.n	8008e4c <_malloc_r+0xa8>
 8008e2c:	6822      	ldr	r2, [r4, #0]
 8008e2e:	1b52      	subs	r2, r2, r5
 8008e30:	d420      	bmi.n	8008e74 <_malloc_r+0xd0>
 8008e32:	2a0b      	cmp	r2, #11
 8008e34:	d917      	bls.n	8008e66 <_malloc_r+0xc2>
 8008e36:	1961      	adds	r1, r4, r5
 8008e38:	42a3      	cmp	r3, r4
 8008e3a:	6025      	str	r5, [r4, #0]
 8008e3c:	bf18      	it	ne
 8008e3e:	6059      	strne	r1, [r3, #4]
 8008e40:	6863      	ldr	r3, [r4, #4]
 8008e42:	bf08      	it	eq
 8008e44:	f8c8 1000 	streq.w	r1, [r8]
 8008e48:	5162      	str	r2, [r4, r5]
 8008e4a:	604b      	str	r3, [r1, #4]
 8008e4c:	4630      	mov	r0, r6
 8008e4e:	f000 f82f 	bl	8008eb0 <__malloc_unlock>
 8008e52:	f104 000b 	add.w	r0, r4, #11
 8008e56:	1d23      	adds	r3, r4, #4
 8008e58:	f020 0007 	bic.w	r0, r0, #7
 8008e5c:	1ac2      	subs	r2, r0, r3
 8008e5e:	bf1c      	itt	ne
 8008e60:	1a1b      	subne	r3, r3, r0
 8008e62:	50a3      	strne	r3, [r4, r2]
 8008e64:	e7af      	b.n	8008dc6 <_malloc_r+0x22>
 8008e66:	6862      	ldr	r2, [r4, #4]
 8008e68:	42a3      	cmp	r3, r4
 8008e6a:	bf0c      	ite	eq
 8008e6c:	f8c8 2000 	streq.w	r2, [r8]
 8008e70:	605a      	strne	r2, [r3, #4]
 8008e72:	e7eb      	b.n	8008e4c <_malloc_r+0xa8>
 8008e74:	4623      	mov	r3, r4
 8008e76:	6864      	ldr	r4, [r4, #4]
 8008e78:	e7ae      	b.n	8008dd8 <_malloc_r+0x34>
 8008e7a:	463c      	mov	r4, r7
 8008e7c:	687f      	ldr	r7, [r7, #4]
 8008e7e:	e7b6      	b.n	8008dee <_malloc_r+0x4a>
 8008e80:	461a      	mov	r2, r3
 8008e82:	685b      	ldr	r3, [r3, #4]
 8008e84:	42a3      	cmp	r3, r4
 8008e86:	d1fb      	bne.n	8008e80 <_malloc_r+0xdc>
 8008e88:	2300      	movs	r3, #0
 8008e8a:	6053      	str	r3, [r2, #4]
 8008e8c:	e7de      	b.n	8008e4c <_malloc_r+0xa8>
 8008e8e:	230c      	movs	r3, #12
 8008e90:	6033      	str	r3, [r6, #0]
 8008e92:	4630      	mov	r0, r6
 8008e94:	f000 f80c 	bl	8008eb0 <__malloc_unlock>
 8008e98:	e794      	b.n	8008dc4 <_malloc_r+0x20>
 8008e9a:	6005      	str	r5, [r0, #0]
 8008e9c:	e7d6      	b.n	8008e4c <_malloc_r+0xa8>
 8008e9e:	bf00      	nop
 8008ea0:	20007438 	.word	0x20007438

08008ea4 <__malloc_lock>:
 8008ea4:	4801      	ldr	r0, [pc, #4]	@ (8008eac <__malloc_lock+0x8>)
 8008ea6:	f7ff bf00 	b.w	8008caa <__retarget_lock_acquire_recursive>
 8008eaa:	bf00      	nop
 8008eac:	20007430 	.word	0x20007430

08008eb0 <__malloc_unlock>:
 8008eb0:	4801      	ldr	r0, [pc, #4]	@ (8008eb8 <__malloc_unlock+0x8>)
 8008eb2:	f7ff befb 	b.w	8008cac <__retarget_lock_release_recursive>
 8008eb6:	bf00      	nop
 8008eb8:	20007430 	.word	0x20007430

08008ebc <__sflush_r>:
 8008ebc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ec4:	0716      	lsls	r6, r2, #28
 8008ec6:	4605      	mov	r5, r0
 8008ec8:	460c      	mov	r4, r1
 8008eca:	d454      	bmi.n	8008f76 <__sflush_r+0xba>
 8008ecc:	684b      	ldr	r3, [r1, #4]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	dc02      	bgt.n	8008ed8 <__sflush_r+0x1c>
 8008ed2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	dd48      	ble.n	8008f6a <__sflush_r+0xae>
 8008ed8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008eda:	2e00      	cmp	r6, #0
 8008edc:	d045      	beq.n	8008f6a <__sflush_r+0xae>
 8008ede:	2300      	movs	r3, #0
 8008ee0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008ee4:	682f      	ldr	r7, [r5, #0]
 8008ee6:	6a21      	ldr	r1, [r4, #32]
 8008ee8:	602b      	str	r3, [r5, #0]
 8008eea:	d030      	beq.n	8008f4e <__sflush_r+0x92>
 8008eec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008eee:	89a3      	ldrh	r3, [r4, #12]
 8008ef0:	0759      	lsls	r1, r3, #29
 8008ef2:	d505      	bpl.n	8008f00 <__sflush_r+0x44>
 8008ef4:	6863      	ldr	r3, [r4, #4]
 8008ef6:	1ad2      	subs	r2, r2, r3
 8008ef8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008efa:	b10b      	cbz	r3, 8008f00 <__sflush_r+0x44>
 8008efc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008efe:	1ad2      	subs	r2, r2, r3
 8008f00:	2300      	movs	r3, #0
 8008f02:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008f04:	6a21      	ldr	r1, [r4, #32]
 8008f06:	4628      	mov	r0, r5
 8008f08:	47b0      	blx	r6
 8008f0a:	1c43      	adds	r3, r0, #1
 8008f0c:	89a3      	ldrh	r3, [r4, #12]
 8008f0e:	d106      	bne.n	8008f1e <__sflush_r+0x62>
 8008f10:	6829      	ldr	r1, [r5, #0]
 8008f12:	291d      	cmp	r1, #29
 8008f14:	d82b      	bhi.n	8008f6e <__sflush_r+0xb2>
 8008f16:	4a2a      	ldr	r2, [pc, #168]	@ (8008fc0 <__sflush_r+0x104>)
 8008f18:	40ca      	lsrs	r2, r1
 8008f1a:	07d6      	lsls	r6, r2, #31
 8008f1c:	d527      	bpl.n	8008f6e <__sflush_r+0xb2>
 8008f1e:	2200      	movs	r2, #0
 8008f20:	6062      	str	r2, [r4, #4]
 8008f22:	04d9      	lsls	r1, r3, #19
 8008f24:	6922      	ldr	r2, [r4, #16]
 8008f26:	6022      	str	r2, [r4, #0]
 8008f28:	d504      	bpl.n	8008f34 <__sflush_r+0x78>
 8008f2a:	1c42      	adds	r2, r0, #1
 8008f2c:	d101      	bne.n	8008f32 <__sflush_r+0x76>
 8008f2e:	682b      	ldr	r3, [r5, #0]
 8008f30:	b903      	cbnz	r3, 8008f34 <__sflush_r+0x78>
 8008f32:	6560      	str	r0, [r4, #84]	@ 0x54
 8008f34:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008f36:	602f      	str	r7, [r5, #0]
 8008f38:	b1b9      	cbz	r1, 8008f6a <__sflush_r+0xae>
 8008f3a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008f3e:	4299      	cmp	r1, r3
 8008f40:	d002      	beq.n	8008f48 <__sflush_r+0x8c>
 8008f42:	4628      	mov	r0, r5
 8008f44:	f7ff fec2 	bl	8008ccc <_free_r>
 8008f48:	2300      	movs	r3, #0
 8008f4a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008f4c:	e00d      	b.n	8008f6a <__sflush_r+0xae>
 8008f4e:	2301      	movs	r3, #1
 8008f50:	4628      	mov	r0, r5
 8008f52:	47b0      	blx	r6
 8008f54:	4602      	mov	r2, r0
 8008f56:	1c50      	adds	r0, r2, #1
 8008f58:	d1c9      	bne.n	8008eee <__sflush_r+0x32>
 8008f5a:	682b      	ldr	r3, [r5, #0]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d0c6      	beq.n	8008eee <__sflush_r+0x32>
 8008f60:	2b1d      	cmp	r3, #29
 8008f62:	d001      	beq.n	8008f68 <__sflush_r+0xac>
 8008f64:	2b16      	cmp	r3, #22
 8008f66:	d11e      	bne.n	8008fa6 <__sflush_r+0xea>
 8008f68:	602f      	str	r7, [r5, #0]
 8008f6a:	2000      	movs	r0, #0
 8008f6c:	e022      	b.n	8008fb4 <__sflush_r+0xf8>
 8008f6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008f72:	b21b      	sxth	r3, r3
 8008f74:	e01b      	b.n	8008fae <__sflush_r+0xf2>
 8008f76:	690f      	ldr	r7, [r1, #16]
 8008f78:	2f00      	cmp	r7, #0
 8008f7a:	d0f6      	beq.n	8008f6a <__sflush_r+0xae>
 8008f7c:	0793      	lsls	r3, r2, #30
 8008f7e:	680e      	ldr	r6, [r1, #0]
 8008f80:	bf08      	it	eq
 8008f82:	694b      	ldreq	r3, [r1, #20]
 8008f84:	600f      	str	r7, [r1, #0]
 8008f86:	bf18      	it	ne
 8008f88:	2300      	movne	r3, #0
 8008f8a:	eba6 0807 	sub.w	r8, r6, r7
 8008f8e:	608b      	str	r3, [r1, #8]
 8008f90:	f1b8 0f00 	cmp.w	r8, #0
 8008f94:	dde9      	ble.n	8008f6a <__sflush_r+0xae>
 8008f96:	6a21      	ldr	r1, [r4, #32]
 8008f98:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008f9a:	4643      	mov	r3, r8
 8008f9c:	463a      	mov	r2, r7
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	47b0      	blx	r6
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	dc08      	bgt.n	8008fb8 <__sflush_r+0xfc>
 8008fa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008faa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fae:	81a3      	strh	r3, [r4, #12]
 8008fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fb8:	4407      	add	r7, r0
 8008fba:	eba8 0800 	sub.w	r8, r8, r0
 8008fbe:	e7e7      	b.n	8008f90 <__sflush_r+0xd4>
 8008fc0:	20400001 	.word	0x20400001

08008fc4 <_fflush_r>:
 8008fc4:	b538      	push	{r3, r4, r5, lr}
 8008fc6:	690b      	ldr	r3, [r1, #16]
 8008fc8:	4605      	mov	r5, r0
 8008fca:	460c      	mov	r4, r1
 8008fcc:	b913      	cbnz	r3, 8008fd4 <_fflush_r+0x10>
 8008fce:	2500      	movs	r5, #0
 8008fd0:	4628      	mov	r0, r5
 8008fd2:	bd38      	pop	{r3, r4, r5, pc}
 8008fd4:	b118      	cbz	r0, 8008fde <_fflush_r+0x1a>
 8008fd6:	6a03      	ldr	r3, [r0, #32]
 8008fd8:	b90b      	cbnz	r3, 8008fde <_fflush_r+0x1a>
 8008fda:	f7ff fc81 	bl	80088e0 <__sinit>
 8008fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d0f3      	beq.n	8008fce <_fflush_r+0xa>
 8008fe6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008fe8:	07d0      	lsls	r0, r2, #31
 8008fea:	d404      	bmi.n	8008ff6 <_fflush_r+0x32>
 8008fec:	0599      	lsls	r1, r3, #22
 8008fee:	d402      	bmi.n	8008ff6 <_fflush_r+0x32>
 8008ff0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ff2:	f7ff fe5a 	bl	8008caa <__retarget_lock_acquire_recursive>
 8008ff6:	4628      	mov	r0, r5
 8008ff8:	4621      	mov	r1, r4
 8008ffa:	f7ff ff5f 	bl	8008ebc <__sflush_r>
 8008ffe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009000:	07da      	lsls	r2, r3, #31
 8009002:	4605      	mov	r5, r0
 8009004:	d4e4      	bmi.n	8008fd0 <_fflush_r+0xc>
 8009006:	89a3      	ldrh	r3, [r4, #12]
 8009008:	059b      	lsls	r3, r3, #22
 800900a:	d4e1      	bmi.n	8008fd0 <_fflush_r+0xc>
 800900c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800900e:	f7ff fe4d 	bl	8008cac <__retarget_lock_release_recursive>
 8009012:	e7dd      	b.n	8008fd0 <_fflush_r+0xc>

08009014 <__swhatbuf_r>:
 8009014:	b570      	push	{r4, r5, r6, lr}
 8009016:	460c      	mov	r4, r1
 8009018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800901c:	2900      	cmp	r1, #0
 800901e:	b096      	sub	sp, #88	@ 0x58
 8009020:	4615      	mov	r5, r2
 8009022:	461e      	mov	r6, r3
 8009024:	da0d      	bge.n	8009042 <__swhatbuf_r+0x2e>
 8009026:	89a3      	ldrh	r3, [r4, #12]
 8009028:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800902c:	f04f 0100 	mov.w	r1, #0
 8009030:	bf14      	ite	ne
 8009032:	2340      	movne	r3, #64	@ 0x40
 8009034:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009038:	2000      	movs	r0, #0
 800903a:	6031      	str	r1, [r6, #0]
 800903c:	602b      	str	r3, [r5, #0]
 800903e:	b016      	add	sp, #88	@ 0x58
 8009040:	bd70      	pop	{r4, r5, r6, pc}
 8009042:	466a      	mov	r2, sp
 8009044:	f000 f848 	bl	80090d8 <_fstat_r>
 8009048:	2800      	cmp	r0, #0
 800904a:	dbec      	blt.n	8009026 <__swhatbuf_r+0x12>
 800904c:	9901      	ldr	r1, [sp, #4]
 800904e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009052:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009056:	4259      	negs	r1, r3
 8009058:	4159      	adcs	r1, r3
 800905a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800905e:	e7eb      	b.n	8009038 <__swhatbuf_r+0x24>

08009060 <__smakebuf_r>:
 8009060:	898b      	ldrh	r3, [r1, #12]
 8009062:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009064:	079d      	lsls	r5, r3, #30
 8009066:	4606      	mov	r6, r0
 8009068:	460c      	mov	r4, r1
 800906a:	d507      	bpl.n	800907c <__smakebuf_r+0x1c>
 800906c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009070:	6023      	str	r3, [r4, #0]
 8009072:	6123      	str	r3, [r4, #16]
 8009074:	2301      	movs	r3, #1
 8009076:	6163      	str	r3, [r4, #20]
 8009078:	b003      	add	sp, #12
 800907a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800907c:	ab01      	add	r3, sp, #4
 800907e:	466a      	mov	r2, sp
 8009080:	f7ff ffc8 	bl	8009014 <__swhatbuf_r>
 8009084:	9f00      	ldr	r7, [sp, #0]
 8009086:	4605      	mov	r5, r0
 8009088:	4639      	mov	r1, r7
 800908a:	4630      	mov	r0, r6
 800908c:	f7ff fe8a 	bl	8008da4 <_malloc_r>
 8009090:	b948      	cbnz	r0, 80090a6 <__smakebuf_r+0x46>
 8009092:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009096:	059a      	lsls	r2, r3, #22
 8009098:	d4ee      	bmi.n	8009078 <__smakebuf_r+0x18>
 800909a:	f023 0303 	bic.w	r3, r3, #3
 800909e:	f043 0302 	orr.w	r3, r3, #2
 80090a2:	81a3      	strh	r3, [r4, #12]
 80090a4:	e7e2      	b.n	800906c <__smakebuf_r+0xc>
 80090a6:	89a3      	ldrh	r3, [r4, #12]
 80090a8:	6020      	str	r0, [r4, #0]
 80090aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090ae:	81a3      	strh	r3, [r4, #12]
 80090b0:	9b01      	ldr	r3, [sp, #4]
 80090b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80090b6:	b15b      	cbz	r3, 80090d0 <__smakebuf_r+0x70>
 80090b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090bc:	4630      	mov	r0, r6
 80090be:	f000 f81d 	bl	80090fc <_isatty_r>
 80090c2:	b128      	cbz	r0, 80090d0 <__smakebuf_r+0x70>
 80090c4:	89a3      	ldrh	r3, [r4, #12]
 80090c6:	f023 0303 	bic.w	r3, r3, #3
 80090ca:	f043 0301 	orr.w	r3, r3, #1
 80090ce:	81a3      	strh	r3, [r4, #12]
 80090d0:	89a3      	ldrh	r3, [r4, #12]
 80090d2:	431d      	orrs	r5, r3
 80090d4:	81a5      	strh	r5, [r4, #12]
 80090d6:	e7cf      	b.n	8009078 <__smakebuf_r+0x18>

080090d8 <_fstat_r>:
 80090d8:	b538      	push	{r3, r4, r5, lr}
 80090da:	4d07      	ldr	r5, [pc, #28]	@ (80090f8 <_fstat_r+0x20>)
 80090dc:	2300      	movs	r3, #0
 80090de:	4604      	mov	r4, r0
 80090e0:	4608      	mov	r0, r1
 80090e2:	4611      	mov	r1, r2
 80090e4:	602b      	str	r3, [r5, #0]
 80090e6:	f7f9 f962 	bl	80023ae <_fstat>
 80090ea:	1c43      	adds	r3, r0, #1
 80090ec:	d102      	bne.n	80090f4 <_fstat_r+0x1c>
 80090ee:	682b      	ldr	r3, [r5, #0]
 80090f0:	b103      	cbz	r3, 80090f4 <_fstat_r+0x1c>
 80090f2:	6023      	str	r3, [r4, #0]
 80090f4:	bd38      	pop	{r3, r4, r5, pc}
 80090f6:	bf00      	nop
 80090f8:	2000742c 	.word	0x2000742c

080090fc <_isatty_r>:
 80090fc:	b538      	push	{r3, r4, r5, lr}
 80090fe:	4d06      	ldr	r5, [pc, #24]	@ (8009118 <_isatty_r+0x1c>)
 8009100:	2300      	movs	r3, #0
 8009102:	4604      	mov	r4, r0
 8009104:	4608      	mov	r0, r1
 8009106:	602b      	str	r3, [r5, #0]
 8009108:	f7f9 f961 	bl	80023ce <_isatty>
 800910c:	1c43      	adds	r3, r0, #1
 800910e:	d102      	bne.n	8009116 <_isatty_r+0x1a>
 8009110:	682b      	ldr	r3, [r5, #0]
 8009112:	b103      	cbz	r3, 8009116 <_isatty_r+0x1a>
 8009114:	6023      	str	r3, [r4, #0]
 8009116:	bd38      	pop	{r3, r4, r5, pc}
 8009118:	2000742c 	.word	0x2000742c

0800911c <_sbrk_r>:
 800911c:	b538      	push	{r3, r4, r5, lr}
 800911e:	4d06      	ldr	r5, [pc, #24]	@ (8009138 <_sbrk_r+0x1c>)
 8009120:	2300      	movs	r3, #0
 8009122:	4604      	mov	r4, r0
 8009124:	4608      	mov	r0, r1
 8009126:	602b      	str	r3, [r5, #0]
 8009128:	f7f9 f96a 	bl	8002400 <_sbrk>
 800912c:	1c43      	adds	r3, r0, #1
 800912e:	d102      	bne.n	8009136 <_sbrk_r+0x1a>
 8009130:	682b      	ldr	r3, [r5, #0]
 8009132:	b103      	cbz	r3, 8009136 <_sbrk_r+0x1a>
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	bd38      	pop	{r3, r4, r5, pc}
 8009138:	2000742c 	.word	0x2000742c

0800913c <fmodf>:
 800913c:	b508      	push	{r3, lr}
 800913e:	ed2d 8b02 	vpush	{d8}
 8009142:	eef0 8a40 	vmov.f32	s17, s0
 8009146:	eeb0 8a60 	vmov.f32	s16, s1
 800914a:	f000 fa3f 	bl	80095cc <__ieee754_fmodf>
 800914e:	eef4 8a48 	vcmp.f32	s17, s16
 8009152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009156:	d60c      	bvs.n	8009172 <fmodf+0x36>
 8009158:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8009178 <fmodf+0x3c>
 800915c:	eeb4 8a68 	vcmp.f32	s16, s17
 8009160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009164:	d105      	bne.n	8009172 <fmodf+0x36>
 8009166:	f7ff fd75 	bl	8008c54 <__errno>
 800916a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800916e:	2321      	movs	r3, #33	@ 0x21
 8009170:	6003      	str	r3, [r0, #0]
 8009172:	ecbd 8b02 	vpop	{d8}
 8009176:	bd08      	pop	{r3, pc}
 8009178:	00000000 	.word	0x00000000

0800917c <sqrtf>:
 800917c:	b508      	push	{r3, lr}
 800917e:	ed2d 8b02 	vpush	{d8}
 8009182:	eeb0 8a40 	vmov.f32	s16, s0
 8009186:	f000 f97d 	bl	8009484 <__ieee754_sqrtf>
 800918a:	eeb4 8a48 	vcmp.f32	s16, s16
 800918e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009192:	d60c      	bvs.n	80091ae <sqrtf+0x32>
 8009194:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80091b4 <sqrtf+0x38>
 8009198:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800919c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091a0:	d505      	bpl.n	80091ae <sqrtf+0x32>
 80091a2:	f7ff fd57 	bl	8008c54 <__errno>
 80091a6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80091aa:	2321      	movs	r3, #33	@ 0x21
 80091ac:	6003      	str	r3, [r0, #0]
 80091ae:	ecbd 8b02 	vpop	{d8}
 80091b2:	bd08      	pop	{r3, pc}
 80091b4:	00000000 	.word	0x00000000

080091b8 <atanf>:
 80091b8:	b538      	push	{r3, r4, r5, lr}
 80091ba:	ee10 5a10 	vmov	r5, s0
 80091be:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 80091c2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 80091c6:	eef0 7a40 	vmov.f32	s15, s0
 80091ca:	d310      	bcc.n	80091ee <atanf+0x36>
 80091cc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 80091d0:	d904      	bls.n	80091dc <atanf+0x24>
 80091d2:	ee70 7a00 	vadd.f32	s15, s0, s0
 80091d6:	eeb0 0a67 	vmov.f32	s0, s15
 80091da:	bd38      	pop	{r3, r4, r5, pc}
 80091dc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8009314 <atanf+0x15c>
 80091e0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8009318 <atanf+0x160>
 80091e4:	2d00      	cmp	r5, #0
 80091e6:	bfc8      	it	gt
 80091e8:	eef0 7a47 	vmovgt.f32	s15, s14
 80091ec:	e7f3      	b.n	80091d6 <atanf+0x1e>
 80091ee:	4b4b      	ldr	r3, [pc, #300]	@ (800931c <atanf+0x164>)
 80091f0:	429c      	cmp	r4, r3
 80091f2:	d810      	bhi.n	8009216 <atanf+0x5e>
 80091f4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80091f8:	d20a      	bcs.n	8009210 <atanf+0x58>
 80091fa:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8009320 <atanf+0x168>
 80091fe:	ee30 7a07 	vadd.f32	s14, s0, s14
 8009202:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009206:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800920a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800920e:	dce2      	bgt.n	80091d6 <atanf+0x1e>
 8009210:	f04f 33ff 	mov.w	r3, #4294967295
 8009214:	e013      	b.n	800923e <atanf+0x86>
 8009216:	f000 f8e7 	bl	80093e8 <fabsf>
 800921a:	4b42      	ldr	r3, [pc, #264]	@ (8009324 <atanf+0x16c>)
 800921c:	429c      	cmp	r4, r3
 800921e:	d84f      	bhi.n	80092c0 <atanf+0x108>
 8009220:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8009224:	429c      	cmp	r4, r3
 8009226:	d841      	bhi.n	80092ac <atanf+0xf4>
 8009228:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800922c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8009230:	eea0 7a27 	vfma.f32	s14, s0, s15
 8009234:	2300      	movs	r3, #0
 8009236:	ee30 0a27 	vadd.f32	s0, s0, s15
 800923a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800923e:	1c5a      	adds	r2, r3, #1
 8009240:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8009244:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009328 <atanf+0x170>
 8009248:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800932c <atanf+0x174>
 800924c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8009330 <atanf+0x178>
 8009250:	ee66 6a06 	vmul.f32	s13, s12, s12
 8009254:	eee6 5a87 	vfma.f32	s11, s13, s14
 8009258:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8009334 <atanf+0x17c>
 800925c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009260:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8009338 <atanf+0x180>
 8009264:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009268:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800933c <atanf+0x184>
 800926c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8009270:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009340 <atanf+0x188>
 8009274:	eee7 5a26 	vfma.f32	s11, s14, s13
 8009278:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009344 <atanf+0x18c>
 800927c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8009280:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8009348 <atanf+0x190>
 8009284:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009288:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800934c <atanf+0x194>
 800928c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8009290:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8009350 <atanf+0x198>
 8009294:	eea5 7a26 	vfma.f32	s14, s10, s13
 8009298:	ee27 7a26 	vmul.f32	s14, s14, s13
 800929c:	eea5 7a86 	vfma.f32	s14, s11, s12
 80092a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80092a4:	d121      	bne.n	80092ea <atanf+0x132>
 80092a6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80092aa:	e794      	b.n	80091d6 <atanf+0x1e>
 80092ac:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80092b0:	ee30 7a67 	vsub.f32	s14, s0, s15
 80092b4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80092b8:	2301      	movs	r3, #1
 80092ba:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80092be:	e7be      	b.n	800923e <atanf+0x86>
 80092c0:	4b24      	ldr	r3, [pc, #144]	@ (8009354 <atanf+0x19c>)
 80092c2:	429c      	cmp	r4, r3
 80092c4:	d80b      	bhi.n	80092de <atanf+0x126>
 80092c6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 80092ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092ce:	eea0 7a27 	vfma.f32	s14, s0, s15
 80092d2:	2302      	movs	r3, #2
 80092d4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80092d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092dc:	e7af      	b.n	800923e <atanf+0x86>
 80092de:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80092e2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80092e6:	2303      	movs	r3, #3
 80092e8:	e7a9      	b.n	800923e <atanf+0x86>
 80092ea:	4a1b      	ldr	r2, [pc, #108]	@ (8009358 <atanf+0x1a0>)
 80092ec:	491b      	ldr	r1, [pc, #108]	@ (800935c <atanf+0x1a4>)
 80092ee:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80092f2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80092f6:	edd3 6a00 	vldr	s13, [r3]
 80092fa:	ee37 7a66 	vsub.f32	s14, s14, s13
 80092fe:	2d00      	cmp	r5, #0
 8009300:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009304:	edd2 7a00 	vldr	s15, [r2]
 8009308:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800930c:	bfb8      	it	lt
 800930e:	eef1 7a67 	vneglt.f32	s15, s15
 8009312:	e760      	b.n	80091d6 <atanf+0x1e>
 8009314:	bfc90fdb 	.word	0xbfc90fdb
 8009318:	3fc90fdb 	.word	0x3fc90fdb
 800931c:	3edfffff 	.word	0x3edfffff
 8009320:	7149f2ca 	.word	0x7149f2ca
 8009324:	3f97ffff 	.word	0x3f97ffff
 8009328:	3c8569d7 	.word	0x3c8569d7
 800932c:	3d4bda59 	.word	0x3d4bda59
 8009330:	bd6ef16b 	.word	0xbd6ef16b
 8009334:	3d886b35 	.word	0x3d886b35
 8009338:	3dba2e6e 	.word	0x3dba2e6e
 800933c:	3e124925 	.word	0x3e124925
 8009340:	3eaaaaab 	.word	0x3eaaaaab
 8009344:	bd15a221 	.word	0xbd15a221
 8009348:	bd9d8795 	.word	0xbd9d8795
 800934c:	bde38e38 	.word	0xbde38e38
 8009350:	be4ccccd 	.word	0xbe4ccccd
 8009354:	401bffff 	.word	0x401bffff
 8009358:	0800a034 	.word	0x0800a034
 800935c:	0800a024 	.word	0x0800a024

08009360 <cosf>:
 8009360:	ee10 3a10 	vmov	r3, s0
 8009364:	b507      	push	{r0, r1, r2, lr}
 8009366:	4a1e      	ldr	r2, [pc, #120]	@ (80093e0 <cosf+0x80>)
 8009368:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800936c:	4293      	cmp	r3, r2
 800936e:	d806      	bhi.n	800937e <cosf+0x1e>
 8009370:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80093e4 <cosf+0x84>
 8009374:	b003      	add	sp, #12
 8009376:	f85d eb04 	ldr.w	lr, [sp], #4
 800937a:	f000 b887 	b.w	800948c <__kernel_cosf>
 800937e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8009382:	d304      	bcc.n	800938e <cosf+0x2e>
 8009384:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009388:	b003      	add	sp, #12
 800938a:	f85d fb04 	ldr.w	pc, [sp], #4
 800938e:	4668      	mov	r0, sp
 8009390:	f000 f99e 	bl	80096d0 <__ieee754_rem_pio2f>
 8009394:	f000 0003 	and.w	r0, r0, #3
 8009398:	2801      	cmp	r0, #1
 800939a:	d009      	beq.n	80093b0 <cosf+0x50>
 800939c:	2802      	cmp	r0, #2
 800939e:	d010      	beq.n	80093c2 <cosf+0x62>
 80093a0:	b9b0      	cbnz	r0, 80093d0 <cosf+0x70>
 80093a2:	eddd 0a01 	vldr	s1, [sp, #4]
 80093a6:	ed9d 0a00 	vldr	s0, [sp]
 80093aa:	f000 f86f 	bl	800948c <__kernel_cosf>
 80093ae:	e7eb      	b.n	8009388 <cosf+0x28>
 80093b0:	eddd 0a01 	vldr	s1, [sp, #4]
 80093b4:	ed9d 0a00 	vldr	s0, [sp]
 80093b8:	f000 f8c0 	bl	800953c <__kernel_sinf>
 80093bc:	eeb1 0a40 	vneg.f32	s0, s0
 80093c0:	e7e2      	b.n	8009388 <cosf+0x28>
 80093c2:	eddd 0a01 	vldr	s1, [sp, #4]
 80093c6:	ed9d 0a00 	vldr	s0, [sp]
 80093ca:	f000 f85f 	bl	800948c <__kernel_cosf>
 80093ce:	e7f5      	b.n	80093bc <cosf+0x5c>
 80093d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80093d4:	ed9d 0a00 	vldr	s0, [sp]
 80093d8:	2001      	movs	r0, #1
 80093da:	f000 f8af 	bl	800953c <__kernel_sinf>
 80093de:	e7d3      	b.n	8009388 <cosf+0x28>
 80093e0:	3f490fd8 	.word	0x3f490fd8
 80093e4:	00000000 	.word	0x00000000

080093e8 <fabsf>:
 80093e8:	ee10 3a10 	vmov	r3, s0
 80093ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80093f0:	ee00 3a10 	vmov	s0, r3
 80093f4:	4770      	bx	lr
	...

080093f8 <sinf>:
 80093f8:	ee10 3a10 	vmov	r3, s0
 80093fc:	b507      	push	{r0, r1, r2, lr}
 80093fe:	4a1f      	ldr	r2, [pc, #124]	@ (800947c <sinf+0x84>)
 8009400:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009404:	4293      	cmp	r3, r2
 8009406:	d807      	bhi.n	8009418 <sinf+0x20>
 8009408:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8009480 <sinf+0x88>
 800940c:	2000      	movs	r0, #0
 800940e:	b003      	add	sp, #12
 8009410:	f85d eb04 	ldr.w	lr, [sp], #4
 8009414:	f000 b892 	b.w	800953c <__kernel_sinf>
 8009418:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800941c:	d304      	bcc.n	8009428 <sinf+0x30>
 800941e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009422:	b003      	add	sp, #12
 8009424:	f85d fb04 	ldr.w	pc, [sp], #4
 8009428:	4668      	mov	r0, sp
 800942a:	f000 f951 	bl	80096d0 <__ieee754_rem_pio2f>
 800942e:	f000 0003 	and.w	r0, r0, #3
 8009432:	2801      	cmp	r0, #1
 8009434:	d00a      	beq.n	800944c <sinf+0x54>
 8009436:	2802      	cmp	r0, #2
 8009438:	d00f      	beq.n	800945a <sinf+0x62>
 800943a:	b9c0      	cbnz	r0, 800946e <sinf+0x76>
 800943c:	eddd 0a01 	vldr	s1, [sp, #4]
 8009440:	ed9d 0a00 	vldr	s0, [sp]
 8009444:	2001      	movs	r0, #1
 8009446:	f000 f879 	bl	800953c <__kernel_sinf>
 800944a:	e7ea      	b.n	8009422 <sinf+0x2a>
 800944c:	eddd 0a01 	vldr	s1, [sp, #4]
 8009450:	ed9d 0a00 	vldr	s0, [sp]
 8009454:	f000 f81a 	bl	800948c <__kernel_cosf>
 8009458:	e7e3      	b.n	8009422 <sinf+0x2a>
 800945a:	eddd 0a01 	vldr	s1, [sp, #4]
 800945e:	ed9d 0a00 	vldr	s0, [sp]
 8009462:	2001      	movs	r0, #1
 8009464:	f000 f86a 	bl	800953c <__kernel_sinf>
 8009468:	eeb1 0a40 	vneg.f32	s0, s0
 800946c:	e7d9      	b.n	8009422 <sinf+0x2a>
 800946e:	eddd 0a01 	vldr	s1, [sp, #4]
 8009472:	ed9d 0a00 	vldr	s0, [sp]
 8009476:	f000 f809 	bl	800948c <__kernel_cosf>
 800947a:	e7f5      	b.n	8009468 <sinf+0x70>
 800947c:	3f490fd8 	.word	0x3f490fd8
 8009480:	00000000 	.word	0x00000000

08009484 <__ieee754_sqrtf>:
 8009484:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009488:	4770      	bx	lr
	...

0800948c <__kernel_cosf>:
 800948c:	ee10 3a10 	vmov	r3, s0
 8009490:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009494:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009498:	eef0 6a40 	vmov.f32	s13, s0
 800949c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80094a0:	d204      	bcs.n	80094ac <__kernel_cosf+0x20>
 80094a2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80094a6:	ee17 2a90 	vmov	r2, s15
 80094aa:	b342      	cbz	r2, 80094fe <__kernel_cosf+0x72>
 80094ac:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80094b0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800951c <__kernel_cosf+0x90>
 80094b4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8009520 <__kernel_cosf+0x94>
 80094b8:	4a1a      	ldr	r2, [pc, #104]	@ (8009524 <__kernel_cosf+0x98>)
 80094ba:	eea7 6a27 	vfma.f32	s12, s14, s15
 80094be:	4293      	cmp	r3, r2
 80094c0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009528 <__kernel_cosf+0x9c>
 80094c4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80094c8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800952c <__kernel_cosf+0xa0>
 80094cc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80094d0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8009530 <__kernel_cosf+0xa4>
 80094d4:	eee6 7a07 	vfma.f32	s15, s12, s14
 80094d8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8009534 <__kernel_cosf+0xa8>
 80094dc:	eea7 6a87 	vfma.f32	s12, s15, s14
 80094e0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80094e4:	ee26 6a07 	vmul.f32	s12, s12, s14
 80094e8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80094ec:	eee7 0a06 	vfma.f32	s1, s14, s12
 80094f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094f4:	d804      	bhi.n	8009500 <__kernel_cosf+0x74>
 80094f6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80094fa:	ee30 0a67 	vsub.f32	s0, s0, s15
 80094fe:	4770      	bx	lr
 8009500:	4a0d      	ldr	r2, [pc, #52]	@ (8009538 <__kernel_cosf+0xac>)
 8009502:	4293      	cmp	r3, r2
 8009504:	bf9a      	itte	ls
 8009506:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800950a:	ee07 3a10 	vmovls	s14, r3
 800950e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8009512:	ee30 0a47 	vsub.f32	s0, s0, s14
 8009516:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800951a:	e7ec      	b.n	80094f6 <__kernel_cosf+0x6a>
 800951c:	ad47d74e 	.word	0xad47d74e
 8009520:	310f74f6 	.word	0x310f74f6
 8009524:	3e999999 	.word	0x3e999999
 8009528:	b493f27c 	.word	0xb493f27c
 800952c:	37d00d01 	.word	0x37d00d01
 8009530:	bab60b61 	.word	0xbab60b61
 8009534:	3d2aaaab 	.word	0x3d2aaaab
 8009538:	3f480000 	.word	0x3f480000

0800953c <__kernel_sinf>:
 800953c:	ee10 3a10 	vmov	r3, s0
 8009540:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009544:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8009548:	d204      	bcs.n	8009554 <__kernel_sinf+0x18>
 800954a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800954e:	ee17 3a90 	vmov	r3, s15
 8009552:	b35b      	cbz	r3, 80095ac <__kernel_sinf+0x70>
 8009554:	ee20 7a00 	vmul.f32	s14, s0, s0
 8009558:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80095b0 <__kernel_sinf+0x74>
 800955c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80095b4 <__kernel_sinf+0x78>
 8009560:	eea7 6a27 	vfma.f32	s12, s14, s15
 8009564:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80095b8 <__kernel_sinf+0x7c>
 8009568:	eee6 7a07 	vfma.f32	s15, s12, s14
 800956c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80095bc <__kernel_sinf+0x80>
 8009570:	eea7 6a87 	vfma.f32	s12, s15, s14
 8009574:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80095c0 <__kernel_sinf+0x84>
 8009578:	ee60 6a07 	vmul.f32	s13, s0, s14
 800957c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8009580:	b930      	cbnz	r0, 8009590 <__kernel_sinf+0x54>
 8009582:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80095c4 <__kernel_sinf+0x88>
 8009586:	eea7 6a27 	vfma.f32	s12, s14, s15
 800958a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800958e:	4770      	bx	lr
 8009590:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8009594:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8009598:	eee0 7a86 	vfma.f32	s15, s1, s12
 800959c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80095a0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80095c8 <__kernel_sinf+0x8c>
 80095a4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80095a8:	ee30 0a60 	vsub.f32	s0, s0, s1
 80095ac:	4770      	bx	lr
 80095ae:	bf00      	nop
 80095b0:	2f2ec9d3 	.word	0x2f2ec9d3
 80095b4:	b2d72f34 	.word	0xb2d72f34
 80095b8:	3638ef1b 	.word	0x3638ef1b
 80095bc:	b9500d01 	.word	0xb9500d01
 80095c0:	3c088889 	.word	0x3c088889
 80095c4:	be2aaaab 	.word	0xbe2aaaab
 80095c8:	3e2aaaab 	.word	0x3e2aaaab

080095cc <__ieee754_fmodf>:
 80095cc:	b570      	push	{r4, r5, r6, lr}
 80095ce:	ee10 6a90 	vmov	r6, s1
 80095d2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80095d6:	1e5a      	subs	r2, r3, #1
 80095d8:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80095dc:	d206      	bcs.n	80095ec <__ieee754_fmodf+0x20>
 80095de:	ee10 4a10 	vmov	r4, s0
 80095e2:	f024 4100 	bic.w	r1, r4, #2147483648	@ 0x80000000
 80095e6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80095ea:	d304      	bcc.n	80095f6 <__ieee754_fmodf+0x2a>
 80095ec:	ee60 0a20 	vmul.f32	s1, s0, s1
 80095f0:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 80095f4:	bd70      	pop	{r4, r5, r6, pc}
 80095f6:	4299      	cmp	r1, r3
 80095f8:	dbfc      	blt.n	80095f4 <__ieee754_fmodf+0x28>
 80095fa:	f004 4500 	and.w	r5, r4, #2147483648	@ 0x80000000
 80095fe:	d105      	bne.n	800960c <__ieee754_fmodf+0x40>
 8009600:	4b32      	ldr	r3, [pc, #200]	@ (80096cc <__ieee754_fmodf+0x100>)
 8009602:	eb03 7355 	add.w	r3, r3, r5, lsr #29
 8009606:	ed93 0a00 	vldr	s0, [r3]
 800960a:	e7f3      	b.n	80095f4 <__ieee754_fmodf+0x28>
 800960c:	f014 4fff 	tst.w	r4, #2139095040	@ 0x7f800000
 8009610:	d146      	bne.n	80096a0 <__ieee754_fmodf+0xd4>
 8009612:	020a      	lsls	r2, r1, #8
 8009614:	f06f 007d 	mvn.w	r0, #125	@ 0x7d
 8009618:	2a00      	cmp	r2, #0
 800961a:	dc3e      	bgt.n	800969a <__ieee754_fmodf+0xce>
 800961c:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8009620:	bf01      	itttt	eq
 8009622:	021a      	lsleq	r2, r3, #8
 8009624:	fab2 f282 	clzeq	r2, r2
 8009628:	f1c2 22ff 	rsbeq	r2, r2, #4278255360	@ 0xff00ff00
 800962c:	f502 027f 	addeq.w	r2, r2, #16711680	@ 0xff0000
 8009630:	bf16      	itet	ne
 8009632:	15da      	asrne	r2, r3, #23
 8009634:	3282      	addeq	r2, #130	@ 0x82
 8009636:	3a7f      	subne	r2, #127	@ 0x7f
 8009638:	f110 0f7e 	cmn.w	r0, #126	@ 0x7e
 800963c:	bfbb      	ittet	lt
 800963e:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 8009642:	1a24      	sublt	r4, r4, r0
 8009644:	f3c4 0416 	ubfxge	r4, r4, #0, #23
 8009648:	40a1      	lsllt	r1, r4
 800964a:	bfa8      	it	ge
 800964c:	f444 0100 	orrge.w	r1, r4, #8388608	@ 0x800000
 8009650:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8009654:	bfb5      	itete	lt
 8009656:	f06f 047d 	mvnlt.w	r4, #125	@ 0x7d
 800965a:	f3c6 0616 	ubfxge	r6, r6, #0, #23
 800965e:	1aa4      	sublt	r4, r4, r2
 8009660:	f446 0400 	orrge.w	r4, r6, #8388608	@ 0x800000
 8009664:	bfb8      	it	lt
 8009666:	fa03 f404 	lsllt.w	r4, r3, r4
 800966a:	1a80      	subs	r0, r0, r2
 800966c:	1b0b      	subs	r3, r1, r4
 800966e:	b9d0      	cbnz	r0, 80096a6 <__ieee754_fmodf+0xda>
 8009670:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8009674:	bf28      	it	cs
 8009676:	460b      	movcs	r3, r1
 8009678:	2b00      	cmp	r3, #0
 800967a:	d0c1      	beq.n	8009600 <__ieee754_fmodf+0x34>
 800967c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009680:	db19      	blt.n	80096b6 <__ieee754_fmodf+0xea>
 8009682:	f112 0f7e 	cmn.w	r2, #126	@ 0x7e
 8009686:	db19      	blt.n	80096bc <__ieee754_fmodf+0xf0>
 8009688:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800968c:	327f      	adds	r2, #127	@ 0x7f
 800968e:	432b      	orrs	r3, r5
 8009690:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009694:	ee00 3a10 	vmov	s0, r3
 8009698:	e7ac      	b.n	80095f4 <__ieee754_fmodf+0x28>
 800969a:	3801      	subs	r0, #1
 800969c:	0052      	lsls	r2, r2, #1
 800969e:	e7bb      	b.n	8009618 <__ieee754_fmodf+0x4c>
 80096a0:	15c8      	asrs	r0, r1, #23
 80096a2:	387f      	subs	r0, #127	@ 0x7f
 80096a4:	e7ba      	b.n	800961c <__ieee754_fmodf+0x50>
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	da02      	bge.n	80096b0 <__ieee754_fmodf+0xe4>
 80096aa:	0049      	lsls	r1, r1, #1
 80096ac:	3801      	subs	r0, #1
 80096ae:	e7dd      	b.n	800966c <__ieee754_fmodf+0xa0>
 80096b0:	d0a6      	beq.n	8009600 <__ieee754_fmodf+0x34>
 80096b2:	0059      	lsls	r1, r3, #1
 80096b4:	e7fa      	b.n	80096ac <__ieee754_fmodf+0xe0>
 80096b6:	005b      	lsls	r3, r3, #1
 80096b8:	3a01      	subs	r2, #1
 80096ba:	e7df      	b.n	800967c <__ieee754_fmodf+0xb0>
 80096bc:	f1c2 22ff 	rsb	r2, r2, #4278255360	@ 0xff00ff00
 80096c0:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 80096c4:	3282      	adds	r2, #130	@ 0x82
 80096c6:	4113      	asrs	r3, r2
 80096c8:	432b      	orrs	r3, r5
 80096ca:	e7e3      	b.n	8009694 <__ieee754_fmodf+0xc8>
 80096cc:	0800a044 	.word	0x0800a044

080096d0 <__ieee754_rem_pio2f>:
 80096d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80096d2:	ee10 6a10 	vmov	r6, s0
 80096d6:	4b88      	ldr	r3, [pc, #544]	@ (80098f8 <__ieee754_rem_pio2f+0x228>)
 80096d8:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80096dc:	429d      	cmp	r5, r3
 80096de:	b087      	sub	sp, #28
 80096e0:	4604      	mov	r4, r0
 80096e2:	d805      	bhi.n	80096f0 <__ieee754_rem_pio2f+0x20>
 80096e4:	2300      	movs	r3, #0
 80096e6:	ed80 0a00 	vstr	s0, [r0]
 80096ea:	6043      	str	r3, [r0, #4]
 80096ec:	2000      	movs	r0, #0
 80096ee:	e022      	b.n	8009736 <__ieee754_rem_pio2f+0x66>
 80096f0:	4b82      	ldr	r3, [pc, #520]	@ (80098fc <__ieee754_rem_pio2f+0x22c>)
 80096f2:	429d      	cmp	r5, r3
 80096f4:	d83a      	bhi.n	800976c <__ieee754_rem_pio2f+0x9c>
 80096f6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80096fa:	2e00      	cmp	r6, #0
 80096fc:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8009900 <__ieee754_rem_pio2f+0x230>
 8009700:	4a80      	ldr	r2, [pc, #512]	@ (8009904 <__ieee754_rem_pio2f+0x234>)
 8009702:	f023 030f 	bic.w	r3, r3, #15
 8009706:	dd18      	ble.n	800973a <__ieee754_rem_pio2f+0x6a>
 8009708:	4293      	cmp	r3, r2
 800970a:	ee70 7a47 	vsub.f32	s15, s0, s14
 800970e:	bf09      	itett	eq
 8009710:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8009908 <__ieee754_rem_pio2f+0x238>
 8009714:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800990c <__ieee754_rem_pio2f+0x23c>
 8009718:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8009910 <__ieee754_rem_pio2f+0x240>
 800971c:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8009720:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8009724:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009728:	ed80 7a00 	vstr	s14, [r0]
 800972c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009730:	edc0 7a01 	vstr	s15, [r0, #4]
 8009734:	2001      	movs	r0, #1
 8009736:	b007      	add	sp, #28
 8009738:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800973a:	4293      	cmp	r3, r2
 800973c:	ee70 7a07 	vadd.f32	s15, s0, s14
 8009740:	bf09      	itett	eq
 8009742:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8009908 <__ieee754_rem_pio2f+0x238>
 8009746:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800990c <__ieee754_rem_pio2f+0x23c>
 800974a:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8009910 <__ieee754_rem_pio2f+0x240>
 800974e:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8009752:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009756:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800975a:	ed80 7a00 	vstr	s14, [r0]
 800975e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009762:	edc0 7a01 	vstr	s15, [r0, #4]
 8009766:	f04f 30ff 	mov.w	r0, #4294967295
 800976a:	e7e4      	b.n	8009736 <__ieee754_rem_pio2f+0x66>
 800976c:	4b69      	ldr	r3, [pc, #420]	@ (8009914 <__ieee754_rem_pio2f+0x244>)
 800976e:	429d      	cmp	r5, r3
 8009770:	d873      	bhi.n	800985a <__ieee754_rem_pio2f+0x18a>
 8009772:	f7ff fe39 	bl	80093e8 <fabsf>
 8009776:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8009918 <__ieee754_rem_pio2f+0x248>
 800977a:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800977e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009782:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009786:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800978a:	ee17 0a90 	vmov	r0, s15
 800978e:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8009900 <__ieee754_rem_pio2f+0x230>
 8009792:	eea7 0a67 	vfms.f32	s0, s14, s15
 8009796:	281f      	cmp	r0, #31
 8009798:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800990c <__ieee754_rem_pio2f+0x23c>
 800979c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097a0:	eeb1 6a47 	vneg.f32	s12, s14
 80097a4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80097a8:	ee16 1a90 	vmov	r1, s13
 80097ac:	dc09      	bgt.n	80097c2 <__ieee754_rem_pio2f+0xf2>
 80097ae:	4a5b      	ldr	r2, [pc, #364]	@ (800991c <__ieee754_rem_pio2f+0x24c>)
 80097b0:	1e47      	subs	r7, r0, #1
 80097b2:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80097b6:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80097ba:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80097be:	4293      	cmp	r3, r2
 80097c0:	d107      	bne.n	80097d2 <__ieee754_rem_pio2f+0x102>
 80097c2:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80097c6:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80097ca:	2a08      	cmp	r2, #8
 80097cc:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80097d0:	dc14      	bgt.n	80097fc <__ieee754_rem_pio2f+0x12c>
 80097d2:	6021      	str	r1, [r4, #0]
 80097d4:	ed94 7a00 	vldr	s14, [r4]
 80097d8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80097dc:	2e00      	cmp	r6, #0
 80097de:	ee30 0a67 	vsub.f32	s0, s0, s15
 80097e2:	ed84 0a01 	vstr	s0, [r4, #4]
 80097e6:	daa6      	bge.n	8009736 <__ieee754_rem_pio2f+0x66>
 80097e8:	eeb1 7a47 	vneg.f32	s14, s14
 80097ec:	eeb1 0a40 	vneg.f32	s0, s0
 80097f0:	ed84 7a00 	vstr	s14, [r4]
 80097f4:	ed84 0a01 	vstr	s0, [r4, #4]
 80097f8:	4240      	negs	r0, r0
 80097fa:	e79c      	b.n	8009736 <__ieee754_rem_pio2f+0x66>
 80097fc:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8009908 <__ieee754_rem_pio2f+0x238>
 8009800:	eef0 6a40 	vmov.f32	s13, s0
 8009804:	eee6 6a25 	vfma.f32	s13, s12, s11
 8009808:	ee70 7a66 	vsub.f32	s15, s0, s13
 800980c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8009810:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8009910 <__ieee754_rem_pio2f+0x240>
 8009814:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8009818:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800981c:	ee15 2a90 	vmov	r2, s11
 8009820:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8009824:	1a5b      	subs	r3, r3, r1
 8009826:	2b19      	cmp	r3, #25
 8009828:	dc04      	bgt.n	8009834 <__ieee754_rem_pio2f+0x164>
 800982a:	edc4 5a00 	vstr	s11, [r4]
 800982e:	eeb0 0a66 	vmov.f32	s0, s13
 8009832:	e7cf      	b.n	80097d4 <__ieee754_rem_pio2f+0x104>
 8009834:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8009920 <__ieee754_rem_pio2f+0x250>
 8009838:	eeb0 0a66 	vmov.f32	s0, s13
 800983c:	eea6 0a25 	vfma.f32	s0, s12, s11
 8009840:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8009844:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8009924 <__ieee754_rem_pio2f+0x254>
 8009848:	eee6 7a25 	vfma.f32	s15, s12, s11
 800984c:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8009850:	ee30 7a67 	vsub.f32	s14, s0, s15
 8009854:	ed84 7a00 	vstr	s14, [r4]
 8009858:	e7bc      	b.n	80097d4 <__ieee754_rem_pio2f+0x104>
 800985a:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800985e:	d306      	bcc.n	800986e <__ieee754_rem_pio2f+0x19e>
 8009860:	ee70 7a40 	vsub.f32	s15, s0, s0
 8009864:	edc0 7a01 	vstr	s15, [r0, #4]
 8009868:	edc0 7a00 	vstr	s15, [r0]
 800986c:	e73e      	b.n	80096ec <__ieee754_rem_pio2f+0x1c>
 800986e:	15ea      	asrs	r2, r5, #23
 8009870:	3a86      	subs	r2, #134	@ 0x86
 8009872:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8009876:	ee07 3a90 	vmov	s15, r3
 800987a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800987e:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8009928 <__ieee754_rem_pio2f+0x258>
 8009882:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8009886:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800988a:	ed8d 7a03 	vstr	s14, [sp, #12]
 800988e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009892:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8009896:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800989a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800989e:	ed8d 7a04 	vstr	s14, [sp, #16]
 80098a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80098a6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80098aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098ae:	edcd 7a05 	vstr	s15, [sp, #20]
 80098b2:	d11e      	bne.n	80098f2 <__ieee754_rem_pio2f+0x222>
 80098b4:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80098b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098bc:	bf0c      	ite	eq
 80098be:	2301      	moveq	r3, #1
 80098c0:	2302      	movne	r3, #2
 80098c2:	491a      	ldr	r1, [pc, #104]	@ (800992c <__ieee754_rem_pio2f+0x25c>)
 80098c4:	9101      	str	r1, [sp, #4]
 80098c6:	2102      	movs	r1, #2
 80098c8:	9100      	str	r1, [sp, #0]
 80098ca:	a803      	add	r0, sp, #12
 80098cc:	4621      	mov	r1, r4
 80098ce:	f000 f82f 	bl	8009930 <__kernel_rem_pio2f>
 80098d2:	2e00      	cmp	r6, #0
 80098d4:	f6bf af2f 	bge.w	8009736 <__ieee754_rem_pio2f+0x66>
 80098d8:	edd4 7a00 	vldr	s15, [r4]
 80098dc:	eef1 7a67 	vneg.f32	s15, s15
 80098e0:	edc4 7a00 	vstr	s15, [r4]
 80098e4:	edd4 7a01 	vldr	s15, [r4, #4]
 80098e8:	eef1 7a67 	vneg.f32	s15, s15
 80098ec:	edc4 7a01 	vstr	s15, [r4, #4]
 80098f0:	e782      	b.n	80097f8 <__ieee754_rem_pio2f+0x128>
 80098f2:	2303      	movs	r3, #3
 80098f4:	e7e5      	b.n	80098c2 <__ieee754_rem_pio2f+0x1f2>
 80098f6:	bf00      	nop
 80098f8:	3f490fd8 	.word	0x3f490fd8
 80098fc:	4016cbe3 	.word	0x4016cbe3
 8009900:	3fc90f80 	.word	0x3fc90f80
 8009904:	3fc90fd0 	.word	0x3fc90fd0
 8009908:	37354400 	.word	0x37354400
 800990c:	37354443 	.word	0x37354443
 8009910:	2e85a308 	.word	0x2e85a308
 8009914:	43490f80 	.word	0x43490f80
 8009918:	3f22f984 	.word	0x3f22f984
 800991c:	0800a04c 	.word	0x0800a04c
 8009920:	2e85a300 	.word	0x2e85a300
 8009924:	248d3132 	.word	0x248d3132
 8009928:	43800000 	.word	0x43800000
 800992c:	0800a0cc 	.word	0x0800a0cc

08009930 <__kernel_rem_pio2f>:
 8009930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009934:	ed2d 8b04 	vpush	{d8-d9}
 8009938:	b0d9      	sub	sp, #356	@ 0x164
 800993a:	4690      	mov	r8, r2
 800993c:	9001      	str	r0, [sp, #4]
 800993e:	4ab6      	ldr	r2, [pc, #728]	@ (8009c18 <__kernel_rem_pio2f+0x2e8>)
 8009940:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8009942:	f118 0f04 	cmn.w	r8, #4
 8009946:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800994a:	460f      	mov	r7, r1
 800994c:	f103 3bff 	add.w	fp, r3, #4294967295
 8009950:	db26      	blt.n	80099a0 <__kernel_rem_pio2f+0x70>
 8009952:	f1b8 0203 	subs.w	r2, r8, #3
 8009956:	bf48      	it	mi
 8009958:	f108 0204 	addmi.w	r2, r8, #4
 800995c:	10d2      	asrs	r2, r2, #3
 800995e:	1c55      	adds	r5, r2, #1
 8009960:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8009962:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8009c28 <__kernel_rem_pio2f+0x2f8>
 8009966:	00e8      	lsls	r0, r5, #3
 8009968:	eba2 060b 	sub.w	r6, r2, fp
 800996c:	9002      	str	r0, [sp, #8]
 800996e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8009972:	eb0a 0c0b 	add.w	ip, sl, fp
 8009976:	ac1c      	add	r4, sp, #112	@ 0x70
 8009978:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800997c:	2000      	movs	r0, #0
 800997e:	4560      	cmp	r0, ip
 8009980:	dd10      	ble.n	80099a4 <__kernel_rem_pio2f+0x74>
 8009982:	a91c      	add	r1, sp, #112	@ 0x70
 8009984:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8009988:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800998c:	2600      	movs	r6, #0
 800998e:	4556      	cmp	r6, sl
 8009990:	dc24      	bgt.n	80099dc <__kernel_rem_pio2f+0xac>
 8009992:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009996:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8009c28 <__kernel_rem_pio2f+0x2f8>
 800999a:	4684      	mov	ip, r0
 800999c:	2400      	movs	r4, #0
 800999e:	e016      	b.n	80099ce <__kernel_rem_pio2f+0x9e>
 80099a0:	2200      	movs	r2, #0
 80099a2:	e7dc      	b.n	800995e <__kernel_rem_pio2f+0x2e>
 80099a4:	42c6      	cmn	r6, r0
 80099a6:	bf5d      	ittte	pl
 80099a8:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80099ac:	ee07 1a90 	vmovpl	s15, r1
 80099b0:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80099b4:	eef0 7a47 	vmovmi.f32	s15, s14
 80099b8:	ece4 7a01 	vstmia	r4!, {s15}
 80099bc:	3001      	adds	r0, #1
 80099be:	e7de      	b.n	800997e <__kernel_rem_pio2f+0x4e>
 80099c0:	ecfe 6a01 	vldmia	lr!, {s13}
 80099c4:	ed3c 7a01 	vldmdb	ip!, {s14}
 80099c8:	eee6 7a87 	vfma.f32	s15, s13, s14
 80099cc:	3401      	adds	r4, #1
 80099ce:	455c      	cmp	r4, fp
 80099d0:	ddf6      	ble.n	80099c0 <__kernel_rem_pio2f+0x90>
 80099d2:	ece9 7a01 	vstmia	r9!, {s15}
 80099d6:	3601      	adds	r6, #1
 80099d8:	3004      	adds	r0, #4
 80099da:	e7d8      	b.n	800998e <__kernel_rem_pio2f+0x5e>
 80099dc:	a908      	add	r1, sp, #32
 80099de:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80099e2:	9104      	str	r1, [sp, #16]
 80099e4:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80099e6:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8009c24 <__kernel_rem_pio2f+0x2f4>
 80099ea:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8009c20 <__kernel_rem_pio2f+0x2f0>
 80099ee:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80099f2:	9203      	str	r2, [sp, #12]
 80099f4:	4654      	mov	r4, sl
 80099f6:	00a2      	lsls	r2, r4, #2
 80099f8:	9205      	str	r2, [sp, #20]
 80099fa:	aa58      	add	r2, sp, #352	@ 0x160
 80099fc:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8009a00:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8009a04:	a944      	add	r1, sp, #272	@ 0x110
 8009a06:	aa08      	add	r2, sp, #32
 8009a08:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8009a0c:	4694      	mov	ip, r2
 8009a0e:	4626      	mov	r6, r4
 8009a10:	2e00      	cmp	r6, #0
 8009a12:	dc4c      	bgt.n	8009aae <__kernel_rem_pio2f+0x17e>
 8009a14:	4628      	mov	r0, r5
 8009a16:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009a1a:	f000 f9f1 	bl	8009e00 <scalbnf>
 8009a1e:	eeb0 8a40 	vmov.f32	s16, s0
 8009a22:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8009a26:	ee28 0a00 	vmul.f32	s0, s16, s0
 8009a2a:	f000 fa4f 	bl	8009ecc <floorf>
 8009a2e:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8009a32:	eea0 8a67 	vfms.f32	s16, s0, s15
 8009a36:	2d00      	cmp	r5, #0
 8009a38:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009a3c:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8009a40:	ee17 9a90 	vmov	r9, s15
 8009a44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009a48:	ee38 8a67 	vsub.f32	s16, s16, s15
 8009a4c:	dd41      	ble.n	8009ad2 <__kernel_rem_pio2f+0x1a2>
 8009a4e:	f104 3cff 	add.w	ip, r4, #4294967295
 8009a52:	a908      	add	r1, sp, #32
 8009a54:	f1c5 0e08 	rsb	lr, r5, #8
 8009a58:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8009a5c:	fa46 f00e 	asr.w	r0, r6, lr
 8009a60:	4481      	add	r9, r0
 8009a62:	fa00 f00e 	lsl.w	r0, r0, lr
 8009a66:	1a36      	subs	r6, r6, r0
 8009a68:	f1c5 0007 	rsb	r0, r5, #7
 8009a6c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8009a70:	4106      	asrs	r6, r0
 8009a72:	2e00      	cmp	r6, #0
 8009a74:	dd3c      	ble.n	8009af0 <__kernel_rem_pio2f+0x1c0>
 8009a76:	f04f 0e00 	mov.w	lr, #0
 8009a7a:	f109 0901 	add.w	r9, r9, #1
 8009a7e:	4670      	mov	r0, lr
 8009a80:	4574      	cmp	r4, lr
 8009a82:	dc68      	bgt.n	8009b56 <__kernel_rem_pio2f+0x226>
 8009a84:	2d00      	cmp	r5, #0
 8009a86:	dd03      	ble.n	8009a90 <__kernel_rem_pio2f+0x160>
 8009a88:	2d01      	cmp	r5, #1
 8009a8a:	d074      	beq.n	8009b76 <__kernel_rem_pio2f+0x246>
 8009a8c:	2d02      	cmp	r5, #2
 8009a8e:	d07d      	beq.n	8009b8c <__kernel_rem_pio2f+0x25c>
 8009a90:	2e02      	cmp	r6, #2
 8009a92:	d12d      	bne.n	8009af0 <__kernel_rem_pio2f+0x1c0>
 8009a94:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009a98:	ee30 8a48 	vsub.f32	s16, s0, s16
 8009a9c:	b340      	cbz	r0, 8009af0 <__kernel_rem_pio2f+0x1c0>
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	9306      	str	r3, [sp, #24]
 8009aa2:	f000 f9ad 	bl	8009e00 <scalbnf>
 8009aa6:	9b06      	ldr	r3, [sp, #24]
 8009aa8:	ee38 8a40 	vsub.f32	s16, s16, s0
 8009aac:	e020      	b.n	8009af0 <__kernel_rem_pio2f+0x1c0>
 8009aae:	ee60 7a28 	vmul.f32	s15, s0, s17
 8009ab2:	3e01      	subs	r6, #1
 8009ab4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009ab8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009abc:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8009ac0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009ac4:	ecac 0a01 	vstmia	ip!, {s0}
 8009ac8:	ed30 0a01 	vldmdb	r0!, {s0}
 8009acc:	ee37 0a80 	vadd.f32	s0, s15, s0
 8009ad0:	e79e      	b.n	8009a10 <__kernel_rem_pio2f+0xe0>
 8009ad2:	d105      	bne.n	8009ae0 <__kernel_rem_pio2f+0x1b0>
 8009ad4:	1e60      	subs	r0, r4, #1
 8009ad6:	a908      	add	r1, sp, #32
 8009ad8:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8009adc:	11f6      	asrs	r6, r6, #7
 8009ade:	e7c8      	b.n	8009a72 <__kernel_rem_pio2f+0x142>
 8009ae0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8009ae4:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8009ae8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009aec:	da31      	bge.n	8009b52 <__kernel_rem_pio2f+0x222>
 8009aee:	2600      	movs	r6, #0
 8009af0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009af4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009af8:	f040 8098 	bne.w	8009c2c <__kernel_rem_pio2f+0x2fc>
 8009afc:	1e60      	subs	r0, r4, #1
 8009afe:	2200      	movs	r2, #0
 8009b00:	4550      	cmp	r0, sl
 8009b02:	da4b      	bge.n	8009b9c <__kernel_rem_pio2f+0x26c>
 8009b04:	2a00      	cmp	r2, #0
 8009b06:	d065      	beq.n	8009bd4 <__kernel_rem_pio2f+0x2a4>
 8009b08:	3c01      	subs	r4, #1
 8009b0a:	ab08      	add	r3, sp, #32
 8009b0c:	3d08      	subs	r5, #8
 8009b0e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d0f8      	beq.n	8009b08 <__kernel_rem_pio2f+0x1d8>
 8009b16:	4628      	mov	r0, r5
 8009b18:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8009b1c:	f000 f970 	bl	8009e00 <scalbnf>
 8009b20:	1c63      	adds	r3, r4, #1
 8009b22:	aa44      	add	r2, sp, #272	@ 0x110
 8009b24:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8009c24 <__kernel_rem_pio2f+0x2f4>
 8009b28:	0099      	lsls	r1, r3, #2
 8009b2a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8009b2e:	4623      	mov	r3, r4
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	f280 80a9 	bge.w	8009c88 <__kernel_rem_pio2f+0x358>
 8009b36:	4623      	mov	r3, r4
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	f2c0 80c7 	blt.w	8009ccc <__kernel_rem_pio2f+0x39c>
 8009b3e:	aa44      	add	r2, sp, #272	@ 0x110
 8009b40:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8009b44:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8009c1c <__kernel_rem_pio2f+0x2ec>
 8009b48:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8009c28 <__kernel_rem_pio2f+0x2f8>
 8009b4c:	2000      	movs	r0, #0
 8009b4e:	1ae2      	subs	r2, r4, r3
 8009b50:	e0b1      	b.n	8009cb6 <__kernel_rem_pio2f+0x386>
 8009b52:	2602      	movs	r6, #2
 8009b54:	e78f      	b.n	8009a76 <__kernel_rem_pio2f+0x146>
 8009b56:	f852 1b04 	ldr.w	r1, [r2], #4
 8009b5a:	b948      	cbnz	r0, 8009b70 <__kernel_rem_pio2f+0x240>
 8009b5c:	b121      	cbz	r1, 8009b68 <__kernel_rem_pio2f+0x238>
 8009b5e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8009b62:	f842 1c04 	str.w	r1, [r2, #-4]
 8009b66:	2101      	movs	r1, #1
 8009b68:	f10e 0e01 	add.w	lr, lr, #1
 8009b6c:	4608      	mov	r0, r1
 8009b6e:	e787      	b.n	8009a80 <__kernel_rem_pio2f+0x150>
 8009b70:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8009b74:	e7f5      	b.n	8009b62 <__kernel_rem_pio2f+0x232>
 8009b76:	f104 3cff 	add.w	ip, r4, #4294967295
 8009b7a:	aa08      	add	r2, sp, #32
 8009b7c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8009b80:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009b84:	a908      	add	r1, sp, #32
 8009b86:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8009b8a:	e781      	b.n	8009a90 <__kernel_rem_pio2f+0x160>
 8009b8c:	f104 3cff 	add.w	ip, r4, #4294967295
 8009b90:	aa08      	add	r2, sp, #32
 8009b92:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8009b96:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8009b9a:	e7f3      	b.n	8009b84 <__kernel_rem_pio2f+0x254>
 8009b9c:	a908      	add	r1, sp, #32
 8009b9e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8009ba2:	3801      	subs	r0, #1
 8009ba4:	430a      	orrs	r2, r1
 8009ba6:	e7ab      	b.n	8009b00 <__kernel_rem_pio2f+0x1d0>
 8009ba8:	3201      	adds	r2, #1
 8009baa:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8009bae:	2e00      	cmp	r6, #0
 8009bb0:	d0fa      	beq.n	8009ba8 <__kernel_rem_pio2f+0x278>
 8009bb2:	9905      	ldr	r1, [sp, #20]
 8009bb4:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8009bb8:	eb0d 0001 	add.w	r0, sp, r1
 8009bbc:	18e6      	adds	r6, r4, r3
 8009bbe:	a91c      	add	r1, sp, #112	@ 0x70
 8009bc0:	f104 0c01 	add.w	ip, r4, #1
 8009bc4:	384c      	subs	r0, #76	@ 0x4c
 8009bc6:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8009bca:	4422      	add	r2, r4
 8009bcc:	4562      	cmp	r2, ip
 8009bce:	da04      	bge.n	8009bda <__kernel_rem_pio2f+0x2aa>
 8009bd0:	4614      	mov	r4, r2
 8009bd2:	e710      	b.n	80099f6 <__kernel_rem_pio2f+0xc6>
 8009bd4:	9804      	ldr	r0, [sp, #16]
 8009bd6:	2201      	movs	r2, #1
 8009bd8:	e7e7      	b.n	8009baa <__kernel_rem_pio2f+0x27a>
 8009bda:	9903      	ldr	r1, [sp, #12]
 8009bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8009be0:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8009be4:	9105      	str	r1, [sp, #20]
 8009be6:	ee07 1a90 	vmov	s15, r1
 8009bea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009bee:	2400      	movs	r4, #0
 8009bf0:	ece6 7a01 	vstmia	r6!, {s15}
 8009bf4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8009c28 <__kernel_rem_pio2f+0x2f8>
 8009bf8:	46b1      	mov	r9, r6
 8009bfa:	455c      	cmp	r4, fp
 8009bfc:	dd04      	ble.n	8009c08 <__kernel_rem_pio2f+0x2d8>
 8009bfe:	ece0 7a01 	vstmia	r0!, {s15}
 8009c02:	f10c 0c01 	add.w	ip, ip, #1
 8009c06:	e7e1      	b.n	8009bcc <__kernel_rem_pio2f+0x29c>
 8009c08:	ecfe 6a01 	vldmia	lr!, {s13}
 8009c0c:	ed39 7a01 	vldmdb	r9!, {s14}
 8009c10:	3401      	adds	r4, #1
 8009c12:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009c16:	e7f0      	b.n	8009bfa <__kernel_rem_pio2f+0x2ca>
 8009c18:	0800a410 	.word	0x0800a410
 8009c1c:	0800a3e4 	.word	0x0800a3e4
 8009c20:	43800000 	.word	0x43800000
 8009c24:	3b800000 	.word	0x3b800000
 8009c28:	00000000 	.word	0x00000000
 8009c2c:	9b02      	ldr	r3, [sp, #8]
 8009c2e:	eeb0 0a48 	vmov.f32	s0, s16
 8009c32:	eba3 0008 	sub.w	r0, r3, r8
 8009c36:	f000 f8e3 	bl	8009e00 <scalbnf>
 8009c3a:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8009c20 <__kernel_rem_pio2f+0x2f0>
 8009c3e:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8009c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c46:	db19      	blt.n	8009c7c <__kernel_rem_pio2f+0x34c>
 8009c48:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8009c24 <__kernel_rem_pio2f+0x2f4>
 8009c4c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8009c50:	aa08      	add	r2, sp, #32
 8009c52:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009c56:	3508      	adds	r5, #8
 8009c58:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c5c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8009c60:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009c64:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009c68:	ee10 3a10 	vmov	r3, s0
 8009c6c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8009c70:	ee17 3a90 	vmov	r3, s15
 8009c74:	3401      	adds	r4, #1
 8009c76:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8009c7a:	e74c      	b.n	8009b16 <__kernel_rem_pio2f+0x1e6>
 8009c7c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8009c80:	aa08      	add	r2, sp, #32
 8009c82:	ee10 3a10 	vmov	r3, s0
 8009c86:	e7f6      	b.n	8009c76 <__kernel_rem_pio2f+0x346>
 8009c88:	a808      	add	r0, sp, #32
 8009c8a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8009c8e:	9001      	str	r0, [sp, #4]
 8009c90:	ee07 0a90 	vmov	s15, r0
 8009c94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009c98:	3b01      	subs	r3, #1
 8009c9a:	ee67 7a80 	vmul.f32	s15, s15, s0
 8009c9e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8009ca2:	ed62 7a01 	vstmdb	r2!, {s15}
 8009ca6:	e743      	b.n	8009b30 <__kernel_rem_pio2f+0x200>
 8009ca8:	ecfc 6a01 	vldmia	ip!, {s13}
 8009cac:	ecb5 7a01 	vldmia	r5!, {s14}
 8009cb0:	eee6 7a87 	vfma.f32	s15, s13, s14
 8009cb4:	3001      	adds	r0, #1
 8009cb6:	4550      	cmp	r0, sl
 8009cb8:	dc01      	bgt.n	8009cbe <__kernel_rem_pio2f+0x38e>
 8009cba:	4290      	cmp	r0, r2
 8009cbc:	ddf4      	ble.n	8009ca8 <__kernel_rem_pio2f+0x378>
 8009cbe:	a858      	add	r0, sp, #352	@ 0x160
 8009cc0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8009cc4:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8009cc8:	3b01      	subs	r3, #1
 8009cca:	e735      	b.n	8009b38 <__kernel_rem_pio2f+0x208>
 8009ccc:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8009cce:	2b02      	cmp	r3, #2
 8009cd0:	dc09      	bgt.n	8009ce6 <__kernel_rem_pio2f+0x3b6>
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	dc27      	bgt.n	8009d26 <__kernel_rem_pio2f+0x3f6>
 8009cd6:	d040      	beq.n	8009d5a <__kernel_rem_pio2f+0x42a>
 8009cd8:	f009 0007 	and.w	r0, r9, #7
 8009cdc:	b059      	add	sp, #356	@ 0x164
 8009cde:	ecbd 8b04 	vpop	{d8-d9}
 8009ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce6:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8009ce8:	2b03      	cmp	r3, #3
 8009cea:	d1f5      	bne.n	8009cd8 <__kernel_rem_pio2f+0x3a8>
 8009cec:	aa30      	add	r2, sp, #192	@ 0xc0
 8009cee:	1f0b      	subs	r3, r1, #4
 8009cf0:	4413      	add	r3, r2
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	4620      	mov	r0, r4
 8009cf6:	2800      	cmp	r0, #0
 8009cf8:	dc50      	bgt.n	8009d9c <__kernel_rem_pio2f+0x46c>
 8009cfa:	4622      	mov	r2, r4
 8009cfc:	2a01      	cmp	r2, #1
 8009cfe:	dc5d      	bgt.n	8009dbc <__kernel_rem_pio2f+0x48c>
 8009d00:	ab30      	add	r3, sp, #192	@ 0xc0
 8009d02:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8009c28 <__kernel_rem_pio2f+0x2f8>
 8009d06:	440b      	add	r3, r1
 8009d08:	2c01      	cmp	r4, #1
 8009d0a:	dc67      	bgt.n	8009ddc <__kernel_rem_pio2f+0x4ac>
 8009d0c:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8009d10:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8009d14:	2e00      	cmp	r6, #0
 8009d16:	d167      	bne.n	8009de8 <__kernel_rem_pio2f+0x4b8>
 8009d18:	edc7 6a00 	vstr	s13, [r7]
 8009d1c:	ed87 7a01 	vstr	s14, [r7, #4]
 8009d20:	edc7 7a02 	vstr	s15, [r7, #8]
 8009d24:	e7d8      	b.n	8009cd8 <__kernel_rem_pio2f+0x3a8>
 8009d26:	ab30      	add	r3, sp, #192	@ 0xc0
 8009d28:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8009c28 <__kernel_rem_pio2f+0x2f8>
 8009d2c:	440b      	add	r3, r1
 8009d2e:	4622      	mov	r2, r4
 8009d30:	2a00      	cmp	r2, #0
 8009d32:	da24      	bge.n	8009d7e <__kernel_rem_pio2f+0x44e>
 8009d34:	b34e      	cbz	r6, 8009d8a <__kernel_rem_pio2f+0x45a>
 8009d36:	eef1 7a47 	vneg.f32	s15, s14
 8009d3a:	edc7 7a00 	vstr	s15, [r7]
 8009d3e:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8009d42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d46:	aa31      	add	r2, sp, #196	@ 0xc4
 8009d48:	2301      	movs	r3, #1
 8009d4a:	429c      	cmp	r4, r3
 8009d4c:	da20      	bge.n	8009d90 <__kernel_rem_pio2f+0x460>
 8009d4e:	b10e      	cbz	r6, 8009d54 <__kernel_rem_pio2f+0x424>
 8009d50:	eef1 7a67 	vneg.f32	s15, s15
 8009d54:	edc7 7a01 	vstr	s15, [r7, #4]
 8009d58:	e7be      	b.n	8009cd8 <__kernel_rem_pio2f+0x3a8>
 8009d5a:	ab30      	add	r3, sp, #192	@ 0xc0
 8009d5c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8009c28 <__kernel_rem_pio2f+0x2f8>
 8009d60:	440b      	add	r3, r1
 8009d62:	2c00      	cmp	r4, #0
 8009d64:	da05      	bge.n	8009d72 <__kernel_rem_pio2f+0x442>
 8009d66:	b10e      	cbz	r6, 8009d6c <__kernel_rem_pio2f+0x43c>
 8009d68:	eef1 7a67 	vneg.f32	s15, s15
 8009d6c:	edc7 7a00 	vstr	s15, [r7]
 8009d70:	e7b2      	b.n	8009cd8 <__kernel_rem_pio2f+0x3a8>
 8009d72:	ed33 7a01 	vldmdb	r3!, {s14}
 8009d76:	3c01      	subs	r4, #1
 8009d78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009d7c:	e7f1      	b.n	8009d62 <__kernel_rem_pio2f+0x432>
 8009d7e:	ed73 7a01 	vldmdb	r3!, {s15}
 8009d82:	3a01      	subs	r2, #1
 8009d84:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009d88:	e7d2      	b.n	8009d30 <__kernel_rem_pio2f+0x400>
 8009d8a:	eef0 7a47 	vmov.f32	s15, s14
 8009d8e:	e7d4      	b.n	8009d3a <__kernel_rem_pio2f+0x40a>
 8009d90:	ecb2 7a01 	vldmia	r2!, {s14}
 8009d94:	3301      	adds	r3, #1
 8009d96:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009d9a:	e7d6      	b.n	8009d4a <__kernel_rem_pio2f+0x41a>
 8009d9c:	ed72 7a01 	vldmdb	r2!, {s15}
 8009da0:	edd2 6a01 	vldr	s13, [r2, #4]
 8009da4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009da8:	3801      	subs	r0, #1
 8009daa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009dae:	ed82 7a00 	vstr	s14, [r2]
 8009db2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009db6:	edc2 7a01 	vstr	s15, [r2, #4]
 8009dba:	e79c      	b.n	8009cf6 <__kernel_rem_pio2f+0x3c6>
 8009dbc:	ed73 7a01 	vldmdb	r3!, {s15}
 8009dc0:	edd3 6a01 	vldr	s13, [r3, #4]
 8009dc4:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009dc8:	3a01      	subs	r2, #1
 8009dca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009dce:	ed83 7a00 	vstr	s14, [r3]
 8009dd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009dd6:	edc3 7a01 	vstr	s15, [r3, #4]
 8009dda:	e78f      	b.n	8009cfc <__kernel_rem_pio2f+0x3cc>
 8009ddc:	ed33 7a01 	vldmdb	r3!, {s14}
 8009de0:	3c01      	subs	r4, #1
 8009de2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009de6:	e78f      	b.n	8009d08 <__kernel_rem_pio2f+0x3d8>
 8009de8:	eef1 6a66 	vneg.f32	s13, s13
 8009dec:	eeb1 7a47 	vneg.f32	s14, s14
 8009df0:	edc7 6a00 	vstr	s13, [r7]
 8009df4:	ed87 7a01 	vstr	s14, [r7, #4]
 8009df8:	eef1 7a67 	vneg.f32	s15, s15
 8009dfc:	e790      	b.n	8009d20 <__kernel_rem_pio2f+0x3f0>
 8009dfe:	bf00      	nop

08009e00 <scalbnf>:
 8009e00:	ee10 3a10 	vmov	r3, s0
 8009e04:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8009e08:	d02b      	beq.n	8009e62 <scalbnf+0x62>
 8009e0a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009e0e:	d302      	bcc.n	8009e16 <scalbnf+0x16>
 8009e10:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009e14:	4770      	bx	lr
 8009e16:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8009e1a:	d123      	bne.n	8009e64 <scalbnf+0x64>
 8009e1c:	4b24      	ldr	r3, [pc, #144]	@ (8009eb0 <scalbnf+0xb0>)
 8009e1e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8009eb4 <scalbnf+0xb4>
 8009e22:	4298      	cmp	r0, r3
 8009e24:	ee20 0a27 	vmul.f32	s0, s0, s15
 8009e28:	db17      	blt.n	8009e5a <scalbnf+0x5a>
 8009e2a:	ee10 3a10 	vmov	r3, s0
 8009e2e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009e32:	3a19      	subs	r2, #25
 8009e34:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8009e38:	4288      	cmp	r0, r1
 8009e3a:	dd15      	ble.n	8009e68 <scalbnf+0x68>
 8009e3c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8009eb8 <scalbnf+0xb8>
 8009e40:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8009ebc <scalbnf+0xbc>
 8009e44:	ee10 3a10 	vmov	r3, s0
 8009e48:	eeb0 7a67 	vmov.f32	s14, s15
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	bfb8      	it	lt
 8009e50:	eef0 7a66 	vmovlt.f32	s15, s13
 8009e54:	ee27 0a87 	vmul.f32	s0, s15, s14
 8009e58:	4770      	bx	lr
 8009e5a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009ec0 <scalbnf+0xc0>
 8009e5e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009e62:	4770      	bx	lr
 8009e64:	0dd2      	lsrs	r2, r2, #23
 8009e66:	e7e5      	b.n	8009e34 <scalbnf+0x34>
 8009e68:	4410      	add	r0, r2
 8009e6a:	28fe      	cmp	r0, #254	@ 0xfe
 8009e6c:	dce6      	bgt.n	8009e3c <scalbnf+0x3c>
 8009e6e:	2800      	cmp	r0, #0
 8009e70:	dd06      	ble.n	8009e80 <scalbnf+0x80>
 8009e72:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009e76:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009e7a:	ee00 3a10 	vmov	s0, r3
 8009e7e:	4770      	bx	lr
 8009e80:	f110 0f16 	cmn.w	r0, #22
 8009e84:	da09      	bge.n	8009e9a <scalbnf+0x9a>
 8009e86:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8009ec0 <scalbnf+0xc0>
 8009e8a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8009ec4 <scalbnf+0xc4>
 8009e8e:	ee10 3a10 	vmov	r3, s0
 8009e92:	eeb0 7a67 	vmov.f32	s14, s15
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	e7d9      	b.n	8009e4e <scalbnf+0x4e>
 8009e9a:	3019      	adds	r0, #25
 8009e9c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8009ea0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8009ea4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8009ec8 <scalbnf+0xc8>
 8009ea8:	ee07 3a90 	vmov	s15, r3
 8009eac:	e7d7      	b.n	8009e5e <scalbnf+0x5e>
 8009eae:	bf00      	nop
 8009eb0:	ffff3cb0 	.word	0xffff3cb0
 8009eb4:	4c000000 	.word	0x4c000000
 8009eb8:	7149f2ca 	.word	0x7149f2ca
 8009ebc:	f149f2ca 	.word	0xf149f2ca
 8009ec0:	0da24260 	.word	0x0da24260
 8009ec4:	8da24260 	.word	0x8da24260
 8009ec8:	33000000 	.word	0x33000000

08009ecc <floorf>:
 8009ecc:	ee10 3a10 	vmov	r3, s0
 8009ed0:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8009ed4:	3a7f      	subs	r2, #127	@ 0x7f
 8009ed6:	2a16      	cmp	r2, #22
 8009ed8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009edc:	dc2b      	bgt.n	8009f36 <floorf+0x6a>
 8009ede:	2a00      	cmp	r2, #0
 8009ee0:	da12      	bge.n	8009f08 <floorf+0x3c>
 8009ee2:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8009f48 <floorf+0x7c>
 8009ee6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009eea:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009eee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ef2:	dd06      	ble.n	8009f02 <floorf+0x36>
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	da24      	bge.n	8009f42 <floorf+0x76>
 8009ef8:	2900      	cmp	r1, #0
 8009efa:	4b14      	ldr	r3, [pc, #80]	@ (8009f4c <floorf+0x80>)
 8009efc:	bf08      	it	eq
 8009efe:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8009f02:	ee00 3a10 	vmov	s0, r3
 8009f06:	4770      	bx	lr
 8009f08:	4911      	ldr	r1, [pc, #68]	@ (8009f50 <floorf+0x84>)
 8009f0a:	4111      	asrs	r1, r2
 8009f0c:	420b      	tst	r3, r1
 8009f0e:	d0fa      	beq.n	8009f06 <floorf+0x3a>
 8009f10:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8009f48 <floorf+0x7c>
 8009f14:	ee30 0a27 	vadd.f32	s0, s0, s15
 8009f18:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8009f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f20:	ddef      	ble.n	8009f02 <floorf+0x36>
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	bfbe      	ittt	lt
 8009f26:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8009f2a:	fa40 f202 	asrlt.w	r2, r0, r2
 8009f2e:	189b      	addlt	r3, r3, r2
 8009f30:	ea23 0301 	bic.w	r3, r3, r1
 8009f34:	e7e5      	b.n	8009f02 <floorf+0x36>
 8009f36:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8009f3a:	d3e4      	bcc.n	8009f06 <floorf+0x3a>
 8009f3c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009f40:	4770      	bx	lr
 8009f42:	2300      	movs	r3, #0
 8009f44:	e7dd      	b.n	8009f02 <floorf+0x36>
 8009f46:	bf00      	nop
 8009f48:	7149f2ca 	.word	0x7149f2ca
 8009f4c:	bf800000 	.word	0xbf800000
 8009f50:	007fffff 	.word	0x007fffff

08009f54 <_init>:
 8009f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f56:	bf00      	nop
 8009f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f5a:	bc08      	pop	{r3}
 8009f5c:	469e      	mov	lr, r3
 8009f5e:	4770      	bx	lr

08009f60 <_fini>:
 8009f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f62:	bf00      	nop
 8009f64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f66:	bc08      	pop	{r3}
 8009f68:	469e      	mov	lr, r3
 8009f6a:	4770      	bx	lr
