{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 20:51:34 2022 " "Info: Processing started: Wed Apr 13 20:51:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter_with_set_256 -c counter_with_set_256 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counter_with_set_256 -c counter_with_set_256" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_with_set_256.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter_with_set_256.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_256 " "Info: Found entity 1: counter_with_set_256" {  } { { "counter_with_set_256.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_256.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_with_set_256 " "Info: Elaborating entity \"counter_with_set_256\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "counter_with_set_16.bdf 1 1 " "Warning: Using design file counter_with_set_16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counter_with_set_16 " "Info: Found entity 1: counter_with_set_16" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_with_set_16 counter_with_set_16:inst " "Info: Elaborating entity \"counter_with_set_16\" for hierarchy \"counter_with_set_16:inst\"" {  } { { "counter_with_set_256.bdf" "inst" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_256.bdf" { { 48 408 504 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_16:inst\|inst6 counter_with_set_16:inst\|inst6~_emulated counter_with_set_16:inst\|inst6~latch " "Warning (13310): Register \"counter_with_set_16:inst\|inst6\" is converted into an equivalent circuit using register \"counter_with_set_16:inst\|inst6~_emulated\" and latch \"counter_with_set_16:inst\|inst6~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_16:inst\|inst4 counter_with_set_16:inst\|inst4~_emulated counter_with_set_16:inst\|inst4~latch " "Warning (13310): Register \"counter_with_set_16:inst\|inst4\" is converted into an equivalent circuit using register \"counter_with_set_16:inst\|inst4~_emulated\" and latch \"counter_with_set_16:inst\|inst4~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_16:inst\|inst2 counter_with_set_16:inst\|inst2~_emulated counter_with_set_16:inst\|inst2~latch " "Warning (13310): Register \"counter_with_set_16:inst\|inst2\" is converted into an equivalent circuit using register \"counter_with_set_16:inst\|inst2~_emulated\" and latch \"counter_with_set_16:inst\|inst2~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_16:inst\|inst counter_with_set_16:inst\|inst~_emulated counter_with_set_16:inst\|inst~latch " "Warning (13310): Register \"counter_with_set_16:inst\|inst\" is converted into an equivalent circuit using register \"counter_with_set_16:inst\|inst~_emulated\" and latch \"counter_with_set_16:inst\|inst~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_16:inst1\|inst6 counter_with_set_16:inst1\|inst6~_emulated counter_with_set_16:inst1\|inst6~latch " "Warning (13310): Register \"counter_with_set_16:inst1\|inst6\" is converted into an equivalent circuit using register \"counter_with_set_16:inst1\|inst6~_emulated\" and latch \"counter_with_set_16:inst1\|inst6~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { { 240 976 1040 320 "inst6" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_16:inst1\|inst4 counter_with_set_16:inst1\|inst4~_emulated counter_with_set_16:inst1\|inst4~latch " "Warning (13310): Register \"counter_with_set_16:inst1\|inst4\" is converted into an equivalent circuit using register \"counter_with_set_16:inst1\|inst4~_emulated\" and latch \"counter_with_set_16:inst1\|inst4~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { { 240 728 792 320 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_16:inst1\|inst2 counter_with_set_16:inst1\|inst2~_emulated counter_with_set_16:inst1\|inst2~latch " "Warning (13310): Register \"counter_with_set_16:inst1\|inst2\" is converted into an equivalent circuit using register \"counter_with_set_16:inst1\|inst2~_emulated\" and latch \"counter_with_set_16:inst1\|inst2~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { { 240 512 576 320 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "counter_with_set_16:inst1\|inst counter_with_set_16:inst1\|inst~_emulated counter_with_set_16:inst1\|inst~latch " "Warning (13310): Register \"counter_with_set_16:inst1\|inst\" is converted into an equivalent circuit using register \"counter_with_set_16:inst1\|inst~_emulated\" and latch \"counter_with_set_16:inst1\|inst~latch\"" {  } { { "counter_with_set_16.bdf" "" { Schematic "D:/JiSuanJiZuZhiYuJieGou/04Experiment4/counter_with_set_256/counter_with_set_16.bdf" { { 240 264 328 320 "inst" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Info: Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Info: Implemented 48 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Info: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 20:51:35 2022 " "Info: Processing ended: Wed Apr 13 20:51:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
