// Seed: 2847616955
module module_0 #(
    parameter id_2 = 32'd27,
    parameter id_3 = 32'd36
);
  wire id_1;
  defparam id_2.id_3 = 1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input  logic id_0,
    output wor   id_1
    , id_3
);
  reg id_4;
  initial id_4 = #1 id_0;
  supply0 id_5 = id_3;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_7;
  assign id_3 = 1;
endmodule
module module_2 (
    input  wor   id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri   id_3,
    input  wand  id_4,
    output tri0  id_5,
    output tri   id_6,
    input  wor   id_7,
    output tri   id_8,
    input  tri   id_9,
    output tri0  id_10,
    output uwire id_11,
    output wor   id_12
);
  always @(1 == 1) release id_12;
  module_0 modCall_1 ();
endmodule
