BREAK_TO_DEBUGGER,FUNC_0
CLOCK_SOURCE_COMBO_PHY_PLL0,VAR_0
CLOCK_SOURCE_COMBO_PHY_PLL1,VAR_1
CLOCK_SOURCE_ID_DP_DTO,VAR_2
DCE_ENV_FPGA_MAXIMUS,VAR_3
DCE_ENV_PRODUCTION_DRV,VAR_4
DCN20_CLK_SRC_PLL0,VAR_5
DCN20_CLK_SRC_PLL1,VAR_6
DCN20_CLK_SRC_TOTAL_DCN21,VAR_7
DML_PROJECT_DCN21,VAR_8
IS_FPGA_MAXIMUS_DC,FUNC_1
NO_UNDERLAY_PIPE,VAR_9
bios_regs,VAR_10
cap_funcs,VAR_11
clk_src_regs,VAR_12
dal_irq_service_dcn21_create,FUNC_2
dccg2_create,FUNC_3
dccg_mask,VAR_13
dccg_regs,VAR_14
dccg_shift,VAR_15
dcn20_dwbc_create,FUNC_4
dcn20_hw_sequencer_construct,FUNC_5
dcn20_mmhubbub_create,FUNC_6
dcn21_aux_engine_create,FUNC_7
dcn21_clock_source_create,FUNC_8
dcn21_dmcub_create,FUNC_9
dcn21_dpp_create,FUNC_10
dcn21_dsc_create,FUNC_11
dcn21_hubbub_create,FUNC_12
dcn21_hubp_create,FUNC_13
dcn21_i2c_hw_create,FUNC_14
dcn21_ipp_create,FUNC_15
dcn21_mpc_create,FUNC_16
dcn21_opp_create,FUNC_17
dcn21_pp_smu_create,FUNC_18
dcn21_res_pool_funcs,VAR_16
dcn21_timing_generator_create,FUNC_19
dcn2_1_ip,VAR_17
dcn2_1_soc,VAR_18
debug_defaults_diags,VAR_19
debug_defaults_drv,VAR_20
destruct,FUNC_20
dm_error,FUNC_21
dmcub_mask,VAR_21
dmcub_regs,VAR_22
dmcub_shift,VAR_23
dml_init_instance,FUNC_22
plane_cap,VAR_24
res_cap_rn,VAR_25
res_cap_rn_FPGA_4pipe,VAR_26
res_create_funcs,VAR_27
res_create_maximus_funcs,VAR_28
resource_construct,FUNC_23
vm_helper_init,FUNC_24
construct,FUNC_25
num_virtual_links,VAR_29
dc,VAR_30
pool,VAR_31
i,VAR_32
ctx,VAR_33
init_data,VAR_34
