
CupDrone_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08000000  08000000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .flashtext    00000000  08000134  08000134  000100e4  2**0
                  CONTENTS
  2 .text         00002718  08000134  08000134  00008134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         000000e4  20000000  0800284c  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000063c  200000e4  08002930  000100e4  2**2
                  ALLOC
  5 ._usrstack    00000100  20000720  08002f6c  000100e4  2**0
                  ALLOC
  6 .comment      00000070  00000000  00000000  000100e4  2**0
                  CONTENTS, READONLY
  7 .ARM.attributes 00000031  00000000  00000000  00010154  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000fd0  00000000  00000000  00010188  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000b1e5  00000000  00000000  00011158  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000027d6  00000000  00000000  0001c33d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00003688  00000000  00000000  0001eb13  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00002194  00000000  00000000  0002219c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00003d8a  00000000  00000000  00024330  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000060dd  00000000  00000000  000280ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd8  00000000  00000000  0002e197  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08000000 <g_pfnVectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	08001975 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, fp, ip}
 8000008:	08000b11 	stmdaeq	r0, {r0, r4, r8, r9, fp}
 800000c:	08000b13 	stmdaeq	r0, {r0, r1, r4, r8, r9, fp}
 8000010:	08000b15 	stmdaeq	r0, {r0, r2, r4, r8, r9, fp}
 8000014:	08000b17 	stmdaeq	r0, {r0, r1, r2, r4, r8, r9, fp}
 8000018:	08000b19 	stmdaeq	r0, {r0, r3, r4, r8, r9, fp}
	...
 800002c:	08000b1d 	stmdaeq	r0, {r0, r2, r3, r4, r8, r9, fp}
 8000030:	08000b1b 	stmdaeq	r0, {r0, r1, r3, r4, r8, r9, fp}
 8000034:	00000000 	andeq	r0, r0, r0
 8000038:	08000b1f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r8, r9, fp}
 800003c:	08000b21 	stmdaeq	r0, {r0, r5, r8, r9, fp}
 8000040:	08000b35 	stmdaeq	r0, {r0, r2, r4, r5, r8, r9, fp}
 8000044:	08000b37 	stmdaeq	r0, {r0, r1, r2, r4, r5, r8, r9, fp}
 8000048:	08000b39 	stmdaeq	r0, {r0, r3, r4, r5, r8, r9, fp}
 800004c:	08000b3b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r8, r9, fp}
 8000050:	08000b3d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, r9, fp}
 8000054:	08000b3f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r8, r9, fp}
 8000058:	08000b41 	stmdaeq	r0, {r0, r6, r8, r9, fp}
 800005c:	08000b43 	stmdaeq	r0, {r0, r1, r6, r8, r9, fp}
 8000060:	08000b45 	stmdaeq	r0, {r0, r2, r6, r8, r9, fp}
 8000064:	08000b47 	stmdaeq	r0, {r0, r1, r2, r6, r8, r9, fp}
 8000068:	08000b49 	stmdaeq	r0, {r0, r3, r6, r8, r9, fp}
	...
 8000088:	08000b4b 	stmdaeq	r0, {r0, r1, r3, r6, r8, r9, fp}
 800008c:	08000b4d 	stmdaeq	r0, {r0, r2, r3, r6, r8, r9, fp}
 8000090:	08000b4f 	stmdaeq	r0, {r0, r1, r2, r3, r6, r8, r9, fp}
 8000094:	08000b53 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, fp}
 8000098:	08000b55 	stmdaeq	r0, {r0, r2, r4, r6, r8, r9, fp}
 800009c:	08000b57 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8, r9, fp}
 80000a0:	08000b59 	stmdaeq	r0, {r0, r3, r4, r6, r8, r9, fp}
 80000a4:	08000b5b 	stmdaeq	r0, {r0, r1, r3, r4, r6, r8, r9, fp}
 80000a8:	08000b5d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9, fp}
 80000ac:	08000b5f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r8, r9, fp}
 80000b0:	08000b61 	stmdaeq	r0, {r0, r5, r6, r8, r9, fp}
 80000b4:	08000b75 	stmdaeq	r0, {r0, r2, r4, r5, r6, r8, r9, fp}
 80000b8:	08000b77 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp}
 80000bc:	08000b79 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, r9, fp}
 80000c0:	08000b7b 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp}
 80000c4:	08000b7d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r8, r9, fp}
 80000c8:	08000b7f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp}
 80000cc:	08000b81 	stmdaeq	r0, {r0, r7, r8, r9, fp}
 80000d0:	08000b83 	stmdaeq	r0, {r0, r1, r7, r8, r9, fp}
 80000d4:	08000b85 	stmdaeq	r0, {r0, r2, r7, r8, r9, fp}
 80000d8:	08000bb9 	stmdaeq	r0, {r0, r3, r4, r5, r7, r8, r9, fp}
 80000dc:	08000bf5 	stmdaeq	r0, {r0, r2, r4, r5, r6, r7, r8, r9, fp}
 80000e0:	08000bf7 	stmdaeq	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, fp}
 80000e4:	08000bf9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, r9, fp}
 80000e8:	08000bfb 	stmdaeq	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp}
 80000ec:	08000bfd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 80000f0:	08000bff 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 80000f4:	08000c01 	stmdaeq	r0, {r0, sl, fp}
 80000f8:	08000c03 	stmdaeq	r0, {r0, r1, sl, fp}
 80000fc:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
 8000100:	08000c07 	stmdaeq	r0, {r0, r1, r2, sl, fp}
 8000104:	08000c09 	stmdaeq	r0, {r0, r3, sl, fp}
 8000108:	08000c0b 	stmdaeq	r0, {r0, r1, r3, sl, fp}
 800010c:	08000c0d 	stmdaeq	r0, {r0, r2, r3, sl, fp}
 8000110:	08000c0f 	stmdaeq	r0, {r0, r1, r2, r3, sl, fp}
 8000114:	08000c11 	stmdaeq	r0, {r0, r4, sl, fp}
 8000118:	08000c13 	stmdaeq	r0, {r0, r1, r4, sl, fp}
 800011c:	08000c15 	stmdaeq	r0, {r0, r2, r4, sl, fp}
 8000120:	08000c17 	stmdaeq	r0, {r0, r1, r2, r4, sl, fp}
 8000124:	08000c19 	stmdaeq	r0, {r0, r3, r4, sl, fp}
 8000128:	08000c1b 	stmdaeq	r0, {r0, r1, r3, r4, sl, fp}
 800012c:	08000c1d 	stmdaeq	r0, {r0, r2, r3, r4, sl, fp}
 8000130:	0000f85f 	andeq	pc, r0, pc, asr r8	; <UNPREDICTABLE>

Disassembly of section .text:

08000134 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 8000134:	bf30      	wfi
    BX r14
 8000136:	4770      	bx	lr

08000138 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 8000138:	bf20      	wfe
    BX r14
 800013a:	4770      	bx	lr

0800013c <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 800013c:	bf40      	sev
    BX r14
 800013e:	4770      	bx	lr

08000140 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 8000140:	f3bf 8f6f 	isb	sy
    BX r14
 8000144:	4770      	bx	lr

08000146 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 8000146:	f3bf 8f4f 	dsb	sy
    BX r14
 800014a:	4770      	bx	lr

0800014c <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 800014c:	f3bf 8f5f 	dmb	sy
    BX r14
 8000150:	4770      	bx	lr

08000152 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8000152:	df01      	svc	1
    BX r14
 8000154:	4770      	bx	lr

08000156 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8000156:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800015a:	4770      	bx	lr

0800015c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800015c:	f380 8814 	msr	CONTROL, r0
  ISB
 8000160:	f3bf 8f6f 	isb	sy
  BX r14
 8000164:	4770      	bx	lr

08000166 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8000166:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800016a:	4770      	bx	lr

0800016c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800016c:	f380 8809 	msr	PSP, r0
    BX r14
 8000170:	4770      	bx	lr

08000172 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8000172:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8000176:	4770      	bx	lr

08000178 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8000178:	f380 8808 	msr	MSP, r0
    BX r14
 800017c:	4770      	bx	lr

0800017e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800017e:	b672      	cpsid	i
  BX r14
 8000180:	4770      	bx	lr

08000182 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8000182:	b662      	cpsie	i
  BX r14
 8000184:	4770      	bx	lr

08000186 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8000186:	b671      	cpsid	f
  BX r14
 8000188:	4770      	bx	lr

0800018a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800018a:	b661      	cpsie	f
  BX r14
 800018c:	4770      	bx	lr

0800018e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800018e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8000192:	4770      	bx	lr

08000194 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8000194:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  BX r14
 8000198:	4770      	bx	lr

0800019a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800019a:	ba40      	rev16	r0, r0
  BX r14
 800019c:	4770      	bx	lr

0800019e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800019e:	ba00      	rev	r0, r0
  BX r14
 80001a0:	4770      	bx	lr
	...

080001a4 <ClearTimeOutBuffer>:
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 80001a4:	4b01      	ldr	r3, [pc, #4]	; (80001ac <ClearTimeOutBuffer+0x8>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	601a      	str	r2, [r3, #0]
 80001aa:	4770      	bx	lr
 80001ac:	200000e4 	andcs	r0, r0, r4, ror #1

080001b0 <CheckTimeOut>:
u8 CheckTimeOut(void)
{
	// Check timeout
	// Return: 0 is false, 1 is true(timeout occurred)

	if( gu32TimingCounter1ms > 16){
 80001b0:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <CheckTimeOut+0x10>)
 80001b2:	6818      	ldr	r0, [r3, #0]
		return 1;

	}else
		return 0;
}
 80001b4:	2810      	cmp	r0, #16
 80001b6:	bf94      	ite	ls
 80001b8:	2000      	movls	r0, #0
 80001ba:	2001      	movhi	r0, #1
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	200000e4 	andcs	r0, r0, r4, ror #1

080001c4 <Interrupt1ms>:

//For Dynamixel
void Interrupt1ms(void)
{
	gu32TimingCounter1ms++;
 80001c4:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <Interrupt1ms+0x10>)
 80001c6:	681a      	ldr	r2, [r3, #0]
 80001c8:	3201      	adds	r2, #1
 80001ca:	601a      	str	r2, [r3, #0]
	gu32TimingCounter1ms_Txd++;
 80001cc:	685a      	ldr	r2, [r3, #4]
 80001ce:	3201      	adds	r2, #1
 80001d0:	605a      	str	r2, [r3, #4]
 80001d2:	4770      	bx	lr
 80001d4:	200000e4 	andcs	r0, r0, r4, ror #1

080001d8 <Timer_Configuration>:
}

void Timer_Configuration(void)
{
 80001d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
 80001da:	234f      	movs	r3, #79	; 0x4f
 80001dc:	f8ad 3008 	strh.w	r3, [sp, #8]
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e0:	a901      	add	r1, sp, #4
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e2:	2300      	movs	r3, #0
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001e4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	TIM_TimeBaseInitTypeDef TIM_TimeBaseStructure;

	/* TIM2 configuration */
	TIM_TimeBaseStructure.TIM_Period = 79;
	//TIM_TimeBaseStructure.TIM_Period = 7;
	TIM_TimeBaseStructure.TIM_Prescaler = 0;
 80001e8:	f8ad 3004 	strh.w	r3, [sp, #4]
	TIM_TimeBaseStructure.TIM_ClockDivision = TIM_CKD_DIV1;
 80001ec:	f8ad 300a 	strh.w	r3, [sp, #10]
	TIM_TimeBaseStructure.TIM_CounterMode = TIM_CounterMode_Up;
 80001f0:	f8ad 3006 	strh.w	r3, [sp, #6]
	TIM_TimeBaseStructure.TIM_RepetitionCounter = 0x0000;
 80001f4:	f88d 300c 	strb.w	r3, [sp, #12]

	TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
 80001f8:	f001 fa68 	bl	80016cc <TIM_TimeBaseInit>

	/* Immediate load of TIM2 Precaler value */
	//       when interrupt resolution is 1us, SysTick->CTRL |= SysTick_Counter_Enable; in
	//       SysTick_CounterCmd(u32 SysTick_Counter) endlessly looping...
	TIM_PrescalerConfig(TIM2, 899, TIM_PSCReloadMode_Immediate);
 80001fc:	2201      	movs	r2, #1
 80001fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000202:	f240 3183 	movw	r1, #899	; 0x383
 8000206:	f001 fa94 	bl	8001732 <TIM_PrescalerConfig>
	//TIM_PrescalerConfig(TIM2, 8, TIM_PSCReloadMode_Immediate);

	TIM_ClearFlag(TIM2, TIM_FLAG_Update);
 800020a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800020e:	2101      	movs	r1, #1
 8000210:	f001 fa92 	bl	8001738 <TIM_ClearFlag>

	/* TIM2 IT enable */
	//       I don't know why enabling TIM_IT_CC1 makes while(gwTimingDelay != 0); endless loop...
	//TIM_ITConfig(TIM2, TIM_IT_CC1, ENABLE);
	TIM_ITConfig(TIM2, TIM_IT_Update, ENABLE);
 8000214:	2101      	movs	r1, #1
 8000216:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800021a:	460a      	mov	r2, r1
 800021c:	f001 fa80 	bl	8001720 <TIM_ITConfig>

	/* TIM2 enable counter */
	//TIM_Cmd(TIM2, ENABLE);


}
 8000220:	b005      	add	sp, #20
 8000222:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000228 <TxDByte>:




void TxDByte(u8 dat)
{
 8000228:	b510      	push	{r4, lr}
 800022a:	4604      	mov	r4, r0
#if 0
	USART_ClearFlag( USART2, USART_FLAG_TC );//modified @new CM-900 2012-07-24
	USART_SendData(USART2,dat);
	while( USART_GetFlagStatus(USART2, USART_FLAG_TC)==RESET );
#else
	USART_ClearFlag( USART1, USART_FLAG_TC );//modified @new CM-900 2012-07-24
 800022c:	2140      	movs	r1, #64	; 0x40
 800022e:	4807      	ldr	r0, [pc, #28]	; (800024c <TxDByte+0x24>)
 8000230:	f001 fb7c 	bl	800192c <USART_ClearFlag>
	USART_SendData(USART1,dat);
 8000234:	4805      	ldr	r0, [pc, #20]	; (800024c <TxDByte+0x24>)
 8000236:	4621      	mov	r1, r4
 8000238:	f001 fb6a 	bl	8001910 <USART_SendData>
	while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <TxDByte+0x24>)
 800023e:	2140      	movs	r1, #64	; 0x40
 8000240:	f001 fb6e 	bl	8001920 <USART_GetFlagStatus>
 8000244:	2800      	cmp	r0, #0
 8000246:	d0f9      	beq.n	800023c <TxDByte+0x14>
#endif
}
 8000248:	bd10      	pop	{r4, pc}
 800024a:	bf00      	nop
 800024c:	40013800 	andmi	r3, r1, r0, lsl #16

08000250 <TxDString>:
    bByte -= bTmp*10;
    TxDByte( bByte+'0');
}

void TxDString(char *str)
{
 8000250:	b510      	push	{r4, lr}
 8000252:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 8000254:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 8000258:	b110      	cbz	r0, 8000260 <TxDString+0x10>
	{
		TxDByte(str[i]);
 800025a:	f7ff ffe5 	bl	8000228 <TxDByte>
 800025e:	e7f9      	b.n	8000254 <TxDString+0x4>
	}
}
 8000260:	bd10      	pop	{r4, pc}

08000262 <TxDHex8>:

void TxDHex8(u16 bSentData)
{
 8000262:	b510      	push	{r4, lr}
 8000264:	4604      	mov	r4, r0
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
 8000266:	f3c0 1303 	ubfx	r3, r0, #4, #4
 800026a:	f103 0030 	add.w	r0, r3, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 800026e:	2839      	cmp	r0, #57	; 0x39
 8000270:	bf88      	it	hi
 8000272:	f103 0037 	addhi.w	r0, r3, #55	; 0x37
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000276:	f004 040f 	and.w	r4, r4, #15
{
	u16 bTmp;
	
	bTmp = ((bSentData>>4)&0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 800027a:	b2c0      	uxtb	r0, r0
 800027c:	f7ff ffd4 	bl	8000228 <TxDByte>
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
 8000280:	f104 0030 	add.w	r0, r4, #48	; 0x30
	if(bTmp > '9') bTmp += 7;
 8000284:	2839      	cmp	r0, #57	; 0x39
 8000286:	bf88      	it	hi
 8000288:	f104 0037 	addhi.w	r0, r4, #55	; 0x37
	TxDByte(bTmp);
 800028c:	b2c0      	uxtb	r0, r0
}
 800028e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
	
	bTmp = (bSentData & 0x000f) + (u8)'0';
	if(bTmp > '9') bTmp += 7;
	TxDByte(bTmp);
 8000292:	f7ff bfc9 	b.w	8000228 <TxDByte>

08000296 <TxDHex16>:
}

void TxDHex16(u16 wSentData)
{
 8000296:	b510      	push	{r4, lr}
 8000298:	4604      	mov	r4, r0
	TxDHex8((wSentData>>8)&0x00ff );
 800029a:	0a00      	lsrs	r0, r0, #8
 800029c:	f7ff ffe1 	bl	8000262 <TxDHex8>
	TxDHex8( wSentData&0x00ff);
 80002a0:	b2e0      	uxtb	r0, r4
}
 80002a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex16(u16 wSentData)
{
	TxDHex8((wSentData>>8)&0x00ff );
	TxDHex8( wSentData&0x00ff);
 80002a6:	f7ff bfdc 	b.w	8000262 <TxDHex8>

080002aa <TxDHex32>:
}

void TxDHex32(u32 lSentData)
{
 80002aa:	b510      	push	{r4, lr}
 80002ac:	4604      	mov	r4, r0
	TxDHex16((lSentData>>16)&0x0000ffff );
 80002ae:	0c00      	lsrs	r0, r0, #16
 80002b0:	f7ff fff1 	bl	8000296 <TxDHex16>
	TxDHex16( lSentData&0x0000ffff);
 80002b4:	b2a0      	uxth	r0, r4
}
 80002b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
}

void TxDHex32(u32 lSentData)
{
	TxDHex16((lSentData>>16)&0x0000ffff );
	TxDHex16( lSentData&0x0000ffff);
 80002ba:	f7ff bfec 	b.w	8000296 <TxDHex16>

080002be <USB_TxDString>:
    USB_TxDByte( bByte+'0');
}


void USB_TxDString(char *str)
{
 80002be:	b510      	push	{r4, lr}
 80002c0:	1e44      	subs	r4, r0, #1
	int i;
	for(i=0; str[i] ; i++)
 80002c2:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80002c6:	b110      	cbz	r0, 80002ce <USB_TxDString+0x10>
	{
		USB_TxDByte(str[i]);
 80002c8:	f000 ff28 	bl	800111c <USB_TxDByte>
 80002cc:	e7f9      	b.n	80002c2 <USB_TxDString+0x4>
	}
}
 80002ce:	bd10      	pop	{r4, pc}

080002d0 <Delay>:
* Input          : nTime: specifies the delay time length, in milliseconds.
* Output         : None
* Return         : None
*******************************************************************************/
void Delay(u32 nTime)
{
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80002d4:	2001      	movs	r0, #1
 80002d6:	f001 fa3d 	bl	8001754 <SysTick_CounterCmd>

	TimingDelay = nTime;
 80002da:	4b07      	ldr	r3, [pc, #28]	; (80002f8 <Delay+0x28>)
 80002dc:	601c      	str	r4, [r3, #0]

	while(TimingDelay != 0);
 80002de:	681c      	ldr	r4, [r3, #0]
 80002e0:	2c00      	cmp	r4, #0
 80002e2:	d1fc      	bne.n	80002de <Delay+0xe>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 80002e4:	f06f 0001 	mvn.w	r0, #1
 80002e8:	f001 fa34 	bl	8001754 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002ec:	4620      	mov	r0, r4
}
 80002ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	while(TimingDelay != 0);

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 80002f2:	f001 ba2f 	b.w	8001754 <SysTick_CounterCmd>
 80002f6:	bf00      	nop
 80002f8:	20000138 	andcs	r0, r0, r8, lsr r1

080002fc <StringCompare>:
	return 0;
}
*/

u16 StringCompare(char *bpA, char *bpB, int limit)
{
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	4604      	mov	r4, r0
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
 8000300:	2301      	movs	r3, #1
 8000302:	f814 5b01 	ldrb.w	r5, [r4], #1
 8000306:	f811 0b01 	ldrb.w	r0, [r1], #1
 800030a:	4285      	cmp	r5, r0
 800030c:	d10b      	bne.n	8000326 <StringCompare+0x2a>
	{
		wCount++;
		if ( wCount >= limit)
 800030e:	4293      	cmp	r3, r2
{
	u16 wCount;
	wCount = 0;
	while(bpA[wCount] == bpB[wCount])
	{
		wCount++;
 8000310:	b298      	uxth	r0, r3
		if ( wCount >= limit)
 8000312:	da09      	bge.n	8000328 <StringCompare+0x2c>
			return wCount;
		if((bpA[wCount] == '\0' && bpB[wCount] == '\0') || wCount > COMMAND_BUFFER_SIZE-1 ) return wCount;
 8000314:	7825      	ldrb	r5, [r4, #0]
 8000316:	b90d      	cbnz	r5, 800031c <StringCompare+0x20>
 8000318:	780d      	ldrb	r5, [r1, #0]
 800031a:	b12d      	cbz	r5, 8000328 <StringCompare+0x2c>
 800031c:	3301      	adds	r3, #1
 800031e:	2b51      	cmp	r3, #81	; 0x51
 8000320:	d1ef      	bne.n	8000302 <StringCompare+0x6>
 8000322:	2050      	movs	r0, #80	; 0x50
 8000324:	bd30      	pop	{r4, r5, pc}
	}
	return 0;
 8000326:	2000      	movs	r0, #0
}
 8000328:	bd30      	pop	{r4, r5, pc}

0800032a <StringCopy>:

u16 StringCopy(char *bpDst, char *bpSrc)
{
 800032a:	4602      	mov	r2, r0
 800032c:	b530      	push	{r4, r5, lr}
 800032e:	3901      	subs	r1, #1
 8000330:	f100 040a 	add.w	r4, r0, #10
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
    {
        bpDst[bCount] = bpSrc[bCount];
 8000334:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8000338:	1a13      	subs	r3, r2, r0
 800033a:	f802 5b01 	strb.w	r5, [r2], #1
        if(bpSrc[bCount] == '\0') break;
 800033e:	780d      	ldrb	r5, [r1, #0]
 8000340:	b29b      	uxth	r3, r3
 8000342:	b115      	cbz	r5, 800034a <StringCopy+0x20>
}

u16 StringCopy(char *bpDst, char *bpSrc)
{
    u16 bCount;
    for(bCount =0; bCount < IDE_COMMAND_LENGTH/*COMMAND_BUFFER_SIZE*/; bCount++)
 8000344:	42a2      	cmp	r2, r4
 8000346:	d1f5      	bne.n	8000334 <StringCopy+0xa>
 8000348:	230a      	movs	r3, #10
    {
        bpDst[bCount] = bpSrc[bCount];
        if(bpSrc[bCount] == '\0') break;
    }
    return bCount;
}
 800034a:	4618      	mov	r0, r3
 800034c:	bd30      	pop	{r4, r5, pc}
	...

08000350 <USART_Configuration>:
	FLASHStatus = FLASH_ErasePage( EEPROM_START_ADDRESS);
	FLASH_Lock();
}
#endif
void USART_Configuration(u8 PORT, u32 baudrate)
{
 8000350:	b530      	push	{r4, r5, lr}
 8000352:	4604      	mov	r4, r0
 8000354:	460d      	mov	r5, r1
 8000356:	b085      	sub	sp, #20
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8000358:	4668      	mov	r0, sp
 800035a:	f001 faa9 	bl	80018b0 <USART_StructInit>

	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 800035e:	2300      	movs	r3, #0
 8000360:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000364:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 8000368:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800036c:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;

	if( PORT == 1 )
 8000370:	2c01      	cmp	r4, #1
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000372:	f04f 030c 	mov.w	r3, #12
{
	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);

	USART_InitStructure.USART_BaudRate = baudrate;
 8000376:	9500      	str	r5, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000378:	f8ad 300a 	strh.w	r3, [sp, #10]

	if( PORT == 1 )
 800037c:	d112      	bne.n	80003a4 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 800037e:	481f      	ldr	r0, [pc, #124]	; (80003fc <USART_Configuration+0xac>)
 8000380:	f001 fa08 	bl	8001794 <USART_DeInit>
		Delay(10);
 8000384:	200a      	movs	r0, #10
 8000386:	f7ff ffa3 	bl	80002d0 <Delay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 800038a:	481c      	ldr	r0, [pc, #112]	; (80003fc <USART_Configuration+0xac>)
 800038c:	4669      	mov	r1, sp
 800038e:	f001 fa4b 	bl	8001828 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8000392:	481a      	ldr	r0, [pc, #104]	; (80003fc <USART_Configuration+0xac>)
 8000394:	f240 5125 	movw	r1, #1317	; 0x525
 8000398:	4622      	mov	r2, r4
 800039a:	f001 faa0 	bl	80018de <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800039e:	4817      	ldr	r0, [pc, #92]	; (80003fc <USART_Configuration+0xac>)
 80003a0:	4621      	mov	r1, r4
 80003a2:	e027      	b.n	80003f4 <USART_Configuration+0xa4>
	}

	else if( PORT == 2 )
 80003a4:	2c02      	cmp	r4, #2
 80003a6:	d111      	bne.n	80003cc <USART_Configuration+0x7c>
	{
		USART_DeInit(USART2);
 80003a8:	4815      	ldr	r0, [pc, #84]	; (8000400 <USART_Configuration+0xb0>)
 80003aa:	f001 f9f3 	bl	8001794 <USART_DeInit>
		Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f7ff ff8e 	bl	80002d0 <Delay>
		/* Configure the UART5 */
		USART_Init(USART2, &USART_InitStructure);
 80003b4:	4812      	ldr	r0, [pc, #72]	; (8000400 <USART_Configuration+0xb0>)
 80003b6:	4669      	mov	r1, sp
 80003b8:	f001 fa36 	bl	8001828 <USART_Init>

		/* Enable UART5 Receive and Transmit interrupts */
		USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 80003bc:	4810      	ldr	r0, [pc, #64]	; (8000400 <USART_Configuration+0xb0>)
 80003be:	f240 5125 	movw	r1, #1317	; 0x525
 80003c2:	2201      	movs	r2, #1
 80003c4:	f001 fa8b 	bl	80018de <USART_ITConfig>

		/* Enable the UART5 */
		USART_Cmd(USART2, ENABLE);
 80003c8:	480d      	ldr	r0, [pc, #52]	; (8000400 <USART_Configuration+0xb0>)
 80003ca:	e012      	b.n	80003f2 <USART_Configuration+0xa2>
	}

	else if( PORT == 3 )
 80003cc:	2c03      	cmp	r4, #3
 80003ce:	d113      	bne.n	80003f8 <USART_Configuration+0xa8>
	{

		USART_DeInit(USART3);
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <USART_Configuration+0xb4>)
 80003d2:	f001 f9df 	bl	8001794 <USART_DeInit>
		Delay(10);
 80003d6:	200a      	movs	r0, #10
 80003d8:	f7ff ff7a 	bl	80002d0 <Delay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80003dc:	4809      	ldr	r0, [pc, #36]	; (8000404 <USART_Configuration+0xb4>)
 80003de:	4669      	mov	r1, sp
 80003e0:	f001 fa22 	bl	8001828 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80003e4:	4807      	ldr	r0, [pc, #28]	; (8000404 <USART_Configuration+0xb4>)
 80003e6:	f240 5125 	movw	r1, #1317	; 0x525
 80003ea:	2201      	movs	r2, #1
 80003ec:	f001 fa77 	bl	80018de <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80003f0:	4804      	ldr	r0, [pc, #16]	; (8000404 <USART_Configuration+0xb4>)
 80003f2:	2101      	movs	r1, #1
 80003f4:	f001 fa67 	bl	80018c6 <USART_Cmd>
	}
}
 80003f8:	b005      	add	sp, #20
 80003fa:	bd30      	pop	{r4, r5, pc}
 80003fc:	40013800 	andmi	r3, r1, r0, lsl #16
 8000400:	40004400 	andmi	r4, r0, r0, lsl #8
 8000404:	40004800 	andmi	r4, r0, r0, lsl #16

08000408 <SerialMonitor>:
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 8000408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 800040c:	2100      	movs	r1, #0
u8 gbCount =0;
#define IDE_COMMAND_LENGTH 10
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
 800040e:	b08d      	sub	sp, #52	; 0x34
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
 8000410:	af08      	add	r7, sp, #32
 8000412:	2400      	movs	r4, #0
 8000414:	55cc      	strb	r4, [r1, r7]
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
	char bpCommand[COMMAND_LENGTH];
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
 8000416:	3101      	adds	r1, #1
 8000418:	2910      	cmp	r1, #16
 800041a:	d1f9      	bne.n	8000410 <SerialMonitor+0x8>
extern volatile u16 USB_Rx_Cnt;
extern u8 USB_Rx_Buffer[VIRTUAL_COM_PORT_DATA_SIZE];
void SerialMonitor(void)
{
	u16 bTerminate;//,bRxData;
	u8 dxlBaudrate =0;
 800041c:	46a0      	mov	r8, r4
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 800041e:	48b9      	ldr	r0, [pc, #740]	; (8000704 <SerialMonitor+0x2fc>)
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000420:	4eb9      	ldr	r6, [pc, #740]	; (8000708 <SerialMonitor+0x300>)
 8000422:	4dba      	ldr	r5, [pc, #744]	; (800070c <SerialMonitor+0x304>)
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
 8000424:	f000 ff9e 	bl	8001364 <GPIO_ResetBits>
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
 8000428:	48b6      	ldr	r0, [pc, #728]	; (8000704 <SerialMonitor+0x2fc>)
 800042a:	2120      	movs	r1, #32
 800042c:	f000 ff98 	bl	8001360 <GPIO_SetBits>
	USART_BUFFER_CLEAR;
 8000430:	8034      	strh	r4, [r6, #0]
	int i;
	for(i=0;i<COMMAND_LENGTH;i++){
		bpCommand[i]='\0';
	}
	u8 bRxData=0;
	u8 usbRxCount = 0;
 8000432:	9400      	str	r4, [sp, #0]
	//PrintProtectStatus();

	GPIO_ResetBits(PORT_LED, PIN_LED);
	GPIO_SetBits(ST_PORT_LED, ST_PIN_LED);
	USART_BUFFER_CLEAR;
 8000434:	802c      	strh	r4, [r5, #0]
		}else{
			TxDString("\r\n -");
		}*/

		//GetCommandFromHost(gbpRxBuffer);
		while(!RXD_BUFFER_READY)
 8000436:	8832      	ldrh	r2, [r6, #0]
 8000438:	882b      	ldrh	r3, [r5, #0]
 800043a:	b292      	uxth	r2, r2
 800043c:	b29b      	uxth	r3, r3
 800043e:	429a      	cmp	r2, r3
 8000440:	d0f9      	beq.n	8000436 <SerialMonitor+0x2e>
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000442:	4cb3      	ldr	r4, [pc, #716]	; (8000710 <SerialMonitor+0x308>)
 8000444:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 800072c <SerialMonitor+0x324>
 8000448:	46a2      	mov	sl, r4
		}*/
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
 800044a:	4638      	mov	r0, r7
 800044c:	49b1      	ldr	r1, [pc, #708]	; (8000714 <SerialMonitor+0x30c>)
 800044e:	f7ff ff6c 	bl	800032a <StringCopy>
	gbCount = USB_Rx_Cnt;
 8000452:	f8b9 2000 	ldrh.w	r2, [r9]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 8000456:	2300      	movs	r3, #0
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
	TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
	StringCopy(bpCommand,USB_Rx_Buffer);
	gbCount = USB_Rx_Cnt;
 8000458:	b2d2      	uxtb	r2, r2
 800045a:	7222      	strb	r2, [r4, #8]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
 800045c:	f8a9 3000 	strh.w	r3, [r9]
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
		 USB_Rx_Buffer[i] = '\0';
 8000460:	49ac      	ldr	r1, [pc, #688]	; (8000714 <SerialMonitor+0x30c>)
 8000462:	f04f 0b00 	mov.w	fp, #0
 8000466:	f803 b001 	strb.w	fp, [r3, r1]
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("bpCommand = ");	TxDString(bpCommand);	TxDString("\r\n");
	TxDString("gbCount = ");	TxDHex8(gbCount);	TxDString("\r\n");
#endif
	USB_Rx_Cnt = 0;
	for(i=0;i < VIRTUAL_COM_PORT_DATA_SIZE;i++ ){
 800046a:	3301      	adds	r3, #1
 800046c:	2b40      	cmp	r3, #64	; 0x40
 800046e:	9101      	str	r1, [sp, #4]
 8000470:	d1f6      	bne.n	8000460 <SerialMonitor+0x58>

	}
		//bParaNum = StringProcess(bpCommand,ulpParameter,gbpRxBuffer);
		//bParaNum =1;
		//if(bParaNum != 0)
		if(/*gbCount == IDE_COMMAND_LENGTH &&*/gbCount > 3 && bpCommand[0] == 'A' && bpCommand[2] == '&')
 8000472:	2a03      	cmp	r2, #3
 8000474:	f89d 3020 	ldrb.w	r3, [sp, #32]
 8000478:	f240 81a1 	bls.w	80007be <SerialMonitor+0x3b6>
 800047c:	2b41      	cmp	r3, #65	; 0x41
 800047e:	f040 819e 	bne.w	80007be <SerialMonitor+0x3b6>
 8000482:	f89d 3022 	ldrb.w	r3, [sp, #34]	; 0x22
 8000486:	2b26      	cmp	r3, #38	; 0x26
 8000488:	f040 819b 	bne.w	80007c2 <SerialMonitor+0x3ba>
		{
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
 800048c:	4638      	mov	r0, r7
 800048e:	49a2      	ldr	r1, [pc, #648]	; (8000718 <SerialMonitor+0x310>)
 8000490:	2205      	movs	r2, #5
 8000492:	f7ff ff33 	bl	80002fc <StringCompare>
 8000496:	2800      	cmp	r0, #0
 8000498:	f000 8094 	beq.w	80005c4 <SerialMonitor+0x1bc>
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 800049c:	2304      	movs	r3, #4
			//if(bParaNum > PARA_NUM) bParaNum = PARA_NUM;
			if( StringCompare(bpCommand,"AT&LD",5) )//if( StringCompare(bpCommand,"LD")|| StringCompare(bpCommand,"L") || bRxData == 'l' )
			{
				//TxDString("download\r\n");
				u32 EraseCounter = 0x00;
				vu32 NbrOfPage = 0x00;
 800049e:	f8cd b018 	str.w	fp, [sp, #24]
				volatile TestStatus MemoryProgramStatus;

				vu32 tStartAddr;
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
 80004a2:	f88d 3016 	strb.w	r3, [sp, #22]
				MemoryProgramStatus = PASSED;
 80004a6:	2301      	movs	r3, #1
 80004a8:	f88d 3017 	strb.w	r3, [sp, #23]

				gwAddressPointer = FLASH_START_ADDRESS;
 80004ac:	4b9b      	ldr	r3, [pc, #620]	; (800071c <SerialMonitor+0x314>)
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004ae:	f8df 92a8 	ldr.w	r9, [pc, #680]	; 8000758 <SerialMonitor+0x350>
				bRxData=0;

				FLASHStatus = FLASH_COMPLETE;
				MemoryProgramStatus = PASSED;

				gwAddressPointer = FLASH_START_ADDRESS;
 80004b2:	60e3      	str	r3, [r4, #12]
				gwEndAddressPointer = FLASH_END_ADDRESS;
 80004b4:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80004b8:	6123      	str	r3, [r4, #16]
						TxDString("\r\n Out of Range!\r\n");
					}
					continue;
				}// 2012-05-15 jason added from CM-530 Bootloader 1.01*/

				tStartAddr = gwAddressPointer;
 80004ba:	68e3      	ldr	r3, [r4, #12]
 80004bc:	9307      	str	r3, [sp, #28]
				/*Init global variable related to flash download*/
				gwRxTotalCount = gwCalculatedCheckSum = 0;
 80004be:	f8c4 b014 	str.w	fp, [r4, #20]
 80004c2:	f8c4 b018 	str.w	fp, [r4, #24]


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
 80004c6:	f000 fe57 	bl	8001178 <FLASH_Unlock>
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004ca:	6923      	ldr	r3, [r4, #16]
 80004cc:	68e2      	ldr	r2, [r4, #12]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004ce:	2035      	movs	r0, #53	; 0x35
				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d0:	1a9b      	subs	r3, r3, r2
 80004d2:	0a9b      	lsrs	r3, r3, #10
				gwRxTotalCount = gwCalculatedCheckSum = 0;


				/* Unlock the Flash Program Erase controller */
				FLASH_Unlock();
				gbIsFlashLock = FALSE;
 80004d4:	f889 b000 	strb.w	fp, [r9]

				/* Define the number of page to be erased */
				NbrOfPage = ((gwEndAddressPointer - gwAddressPointer) / FLASH_PAGE_SIZE );  // 2012-05-15 jason added from CM-530 Bootloader 1.01
 80004d8:	9306      	str	r3, [sp, #24]
				/*if ((FLASH_END_ADDRESS - gwAddressPointer) & 0x3ff)
				  NbrOfPage++;*/

				/* Clear All pending flags */
				FLASH_ClearFlag(FLASH_FLAG_BSY | FLASH_FLAG_EOP | FLASH_FLAG_PGERR | FLASH_FLAG_WRPRTERR);
 80004da:	f000 fe61 	bl	80011a0 <FLASH_ClearFlag>

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 80004de:	9b06      	ldr	r3, [sp, #24]
 80004e0:	459b      	cmp	fp, r3
 80004e2:	d220      	bcs.n	8000526 <SerialMonitor+0x11e>
 80004e4:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80004e8:	2b04      	cmp	r3, #4
 80004ea:	d11c      	bne.n	8000526 <SerialMonitor+0x11e>
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
 80004ec:	f8da 200c 	ldr.w	r2, [sl, #12]
 80004f0:	ea4f 238b 	mov.w	r3, fp, lsl #10
 80004f4:	488a      	ldr	r0, [pc, #552]	; (8000720 <SerialMonitor+0x318>)
 80004f6:	441a      	add	r2, r3
 80004f8:	4282      	cmp	r2, r0
 80004fa:	4985      	ldr	r1, [pc, #532]	; (8000710 <SerialMonitor+0x308>)
 80004fc:	d813      	bhi.n	8000526 <SerialMonitor+0x11e>
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 80004fe:	68c8      	ldr	r0, [r1, #12]
 8000500:	9103      	str	r1, [sp, #12]
 8000502:	4418      	add	r0, r3
 8000504:	9302      	str	r3, [sp, #8]
 8000506:	f000 fe81 	bl	800120c <FLASH_ErasePage>
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050a:	9903      	ldr	r1, [sp, #12]
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 800050c:	f88d 0016 	strb.w	r0, [sp, #22]
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000510:	68c8      	ldr	r0, [r1, #12]
 8000512:	9b02      	ldr	r3, [sp, #8]

				// 2012-05-15 jason added from CM-530 Bootloader 1.01
				//TxDString("\r\nErasing....     ");

				/* Erase the FLASH pages */
				for(EraseCounter = 0; (EraseCounter < NbrOfPage) && (FLASHStatus == FLASH_COMPLETE) ; EraseCounter++)
 8000514:	f10b 0b01 	add.w	fp, fp, #1
				{
					//u16 percent;
					if( (gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter)) > FLASH_END_ADDRESS)
						break;
					FLASHStatus = FLASH_ErasePage(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
					TxDHex32(gwAddressPointer + (FLASH_PAGE_SIZE * EraseCounter));
 8000518:	4418      	add	r0, r3
 800051a:	f7ff fec6 	bl	80002aa <TxDHex32>
					TxDString("\n");
 800051e:	4881      	ldr	r0, [pc, #516]	; (8000724 <SerialMonitor+0x31c>)
 8000520:	f7ff fe96 	bl	8000250 <TxDString>
 8000524:	e7db      	b.n	80004de <SerialMonitor+0xd6>
				}
				//USB_TxDString("\b\b\b\b");
				//USB_TxD_Dec_U8(100);
				//USB_TxDString("\%");
				//TxDString("complete!\r\n");
				if( FLASHStatus != FLASH_COMPLETE )
 8000526:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800052a:	2b04      	cmp	r3, #4
 800052c:	d002      	beq.n	8000534 <SerialMonitor+0x12c>
				{
					FLASH_Lock();
 800052e:	f000 fe2f 	bl	8001190 <FLASH_Lock>
					continue;
 8000532:	e780      	b.n	8000436 <SerialMonitor+0x2e>
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
 8000534:	487c      	ldr	r0, [pc, #496]	; (8000728 <SerialMonitor+0x320>)
 8000536:	f7ff fec2 	bl	80002be <USB_TxDString>
				gbFlashDownloadStart = TRUE;
 800053a:	2101      	movs	r1, #1
				TIM_Cmd(TIM2, ENABLE);
 800053c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
					FLASH_Lock();
					continue;
				}
				//USB_TxDString("\r\n Write Address : ");USB_TxDHex32(gwAddressPointer);
				USB_TxDString("Ready..\n");
				gbFlashDownloadStart = TRUE;
 8000540:	7721      	strb	r1, [r4, #28]
				TIM_Cmd(TIM2, ENABLE);
 8000542:	f001 f8e1 	bl	8001708 <TIM_Cmd>
				Delay(100); // some delay is needed because PC have some time to prepare data.
 8000546:	2064      	movs	r0, #100	; 0x64
 8000548:	f7ff fec2 	bl	80002d0 <Delay>

				while(1){
					//wait until flash-download is finished
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
 800054c:	4b77      	ldr	r3, [pc, #476]	; (800072c <SerialMonitor+0x324>)
 800054e:	881b      	ldrh	r3, [r3, #0]
 8000550:	b29b      	uxth	r3, r3
 8000552:	b11b      	cbz	r3, 800055c <SerialMonitor+0x154>
						usbRxCount = USB_Rx_Cnt;
 8000554:	4b75      	ldr	r3, [pc, #468]	; (800072c <SerialMonitor+0x324>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	9300      	str	r3, [sp, #0]
					if(CheckTimeOut()){
 800055c:	f7ff fe28 	bl	80001b0 <CheckTimeOut>
 8000560:	2800      	cmp	r0, #0
 8000562:	d0f3      	beq.n	800054c <SerialMonitor+0x144>
						gbFlashDownloadStart = FALSE;
 8000564:	f04f 0a00 	mov.w	sl, #0
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000568:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800056c:	4651      	mov	r1, sl
					//flash-download code is located EP3_OUT_Callback() in usb_endp.c
					//getting checksum data from Host PC(IDE)
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
 800056e:	f884 a01c 	strb.w	sl, [r4, #28]
	Jump_To_Application();
	return 0;
}
void ClearTimeOutBuffer(void){

	gu32TimingCounter1ms =0;
 8000572:	f8c4 a000 	str.w	sl, [r4]
					if(USB_Rx_Cnt != 0x0)
						usbRxCount = USB_Rx_Cnt;
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
 8000576:	f001 f8c7 	bl	8001708 <TIM_Cmd>
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800057a:	e89d 000c 	ldmia.w	sp, {r2, r3}
 800057e:	4413      	add	r3, r2
 8000580:	f813 3c01 	ldrb.w	r3, [r3, #-1]
					if(CheckTimeOut()){
						gbFlashDownloadStart = FALSE;
						ClearTimeOutBuffer();
						TIM_Cmd(TIM2, DISABLE);
						//TxDString("\r\n Flash writing finished\r\n");
						USART_BUFFER_CLEAR
 8000584:	f8a6 a000 	strh.w	sl, [r6]
 8000588:	f8a5 a000 	strh.w	sl, [r5]
				}
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("usbRxCount = ");	TxDHex8(usbRxCount);	TxDString("\r\n");
				TxDString("USB_Rx_Buffer = ");	TxDByte(USB_Rx_Buffer[usbRxCount-1]);	TxDString("\r\n");
#endif
				gwReceivedCheckSumFromHost = USB_Rx_Buffer[usbRxCount-1];
 800058c:	6223      	str	r3, [r4, #32]
				gwCalculatedCheckSum = gwCalculatedCheckSum - gwReceivedCheckSumFromHost;
 800058e:	6963      	ldr	r3, [r4, #20]
 8000590:	6a22      	ldr	r2, [r4, #32]
 8000592:	1a9b      	subs	r3, r3, r2
 8000594:	6163      	str	r3, [r4, #20]
				/*while(!RXD_BUFFER_READY); //wait until check-sum data is received from PC
				gwReceivedCheckSumFromHost = RxDBufferFromHost();
				TxDString("\r\n gwReceivedCheckSumFromHost = ");	TxDHex32(gwReceivedCheckSumFromHost);	TxDString("\r\n");
				*/
				/* Lock again the Flash Program Erase controller */
				FLASH_Lock();
 8000596:	f000 fdfb 	bl	8001190 <FLASH_Lock>
				gbIsFlashLock = TRUE;
 800059a:	2301      	movs	r3, #1
 800059c:	f889 3000 	strb.w	r3, [r9]
			//	TxDString("\r\n Size:0X");TxDHex16(gwRxTotalCount);
			//	TxDString("  Checksum:"); TxDHex16((u8)(gwCalculatedCheckSum&0xff));TxDString("-");TxDHex16(gwReceivedCheckSumFromHost);
				if((gwCalculatedCheckSum&0xff) == gwReceivedCheckSumFromHost || gwReceivedCheckSumFromHost == '*' ){
 80005a0:	6963      	ldr	r3, [r4, #20]
 80005a2:	6a22      	ldr	r2, [r4, #32]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d003      	beq.n	80005b2 <SerialMonitor+0x1aa>
 80005aa:	4b59      	ldr	r3, [pc, #356]	; (8000710 <SerialMonitor+0x308>)
 80005ac:	6a1b      	ldr	r3, [r3, #32]
 80005ae:	2b2a      	cmp	r3, #42	; 0x2a
 80005b0:	d101      	bne.n	80005b6 <SerialMonitor+0x1ae>
					USB_TxDString("Success..\n");
 80005b2:	485f      	ldr	r0, [pc, #380]	; (8000730 <SerialMonitor+0x328>)
 80005b4:	e000      	b.n	80005b8 <SerialMonitor+0x1b0>
				}
				else
					USB_TxDString("Fail..\n");
 80005b6:	485f      	ldr	r0, [pc, #380]	; (8000734 <SerialMonitor+0x32c>)
 80005b8:	f7ff fe81 	bl	80002be <USB_TxDString>
			//WDTCR = 0x08;
				Delay(100);
 80005bc:	2064      	movs	r0, #100	; 0x64
 80005be:	f7ff fe87 	bl	80002d0 <Delay>
 80005c2:	e105      	b.n	80007d0 <SerialMonitor+0x3c8>

			}
			else if(StringCompare(bpCommand,"AT&GO",5))//else if(StringCompare(bpCommand,"GO")|| StringCompare(bpCommand,"G") || bRxData == 'g' )
 80005c4:	4638      	mov	r0, r7
 80005c6:	495c      	ldr	r1, [pc, #368]	; (8000738 <SerialMonitor+0x330>)
 80005c8:	2205      	movs	r2, #5
 80005ca:	f7ff fe97 	bl	80002fc <StringCompare>
 80005ce:	b148      	cbz	r0, 80005e4 <SerialMonitor+0x1dc>
				/*if(bParaNum == 2){
					JumpAddress =  *(u32 *)(ulpParameter[0] + 4);
				}
				else*/
				{
					JumpAddress =  *(u32 *)(FLASH_START_ADDRESS + 4);
 80005d0:	4b5a      	ldr	r3, [pc, #360]	; (800073c <SerialMonitor+0x334>)
				}
				//NVIC_SetVectorTable(NVIC_VectTab_FLASH, ((JumpAddress-4)&0xFFFF) );

				Jump_To_Application = (pFunction) JumpAddress;
 80005d2:	f8d3 9000 	ldr.w	r9, [r3]
					USB_TxDString("\r\n Go: ");
					USB_TxDHex32(JumpAddress);
					USB_TxDString("\r\n");
				}*/

				UsbVcpDisconnect();
 80005d6:	f000 fd85 	bl	80010e4 <UsbVcpDisconnect>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("USB Power Off!\r\n");
#endif
				Delay(100);
 80005da:	2064      	movs	r0, #100	; 0x64
 80005dc:	f7ff fe78 	bl	80002d0 <Delay>
				Jump_To_Application();
 80005e0:	47c8      	blx	r9
 80005e2:	e0f5      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&RST",6)){
 80005e4:	4638      	mov	r0, r7
 80005e6:	4956      	ldr	r1, [pc, #344]	; (8000740 <SerialMonitor+0x338>)
 80005e8:	2206      	movs	r2, #6
 80005ea:	f7ff fe87 	bl	80002fc <StringCompare>
 80005ee:	b110      	cbz	r0, 80005f6 <SerialMonitor+0x1ee>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("system reset \r\n ");
#endif
				NVIC_GenerateSystemReset();
 80005f0:	f000 ff3a 	bl	8001468 <NVIC_GenerateSystemReset>
 80005f4:	e0ec      	b.n	80007d0 <SerialMonitor+0x3c8>
			}
			else if(StringCompare(bpCommand,"AT&TOSS",7)){
 80005f6:	4638      	mov	r0, r7
 80005f8:	4952      	ldr	r1, [pc, #328]	; (8000744 <SerialMonitor+0x33c>)
 80005fa:	2207      	movs	r2, #7
 80005fc:	f7ff fe7e 	bl	80002fc <StringCompare>
 8000600:	2800      	cmp	r0, #0
 8000602:	f000 80d0 	beq.w	80007a6 <SerialMonitor+0x39e>
#ifdef DEBUG_ENABLE_BY_USART2
				TxDString("TOSS Mode for dynamixel \r\n ");
#endif
				USB_TxDString("TOSS MODE OK\r\n ");
 8000606:	4850      	ldr	r0, [pc, #320]	; (8000748 <SerialMonitor+0x340>)
 8000608:	f7ff fe59 	bl	80002be <USB_TxDString>
				if(bpCommand [7] == '=' || bpCommand [7] == '*' ){
 800060c:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
 8000610:	293d      	cmp	r1, #61	; 0x3d
 8000612:	d002      	beq.n	800061a <SerialMonitor+0x212>
 8000614:	292a      	cmp	r1, #42	; 0x2a
 8000616:	f040 80db 	bne.w	80007d0 <SerialMonitor+0x3c8>

					if(gbCount == 9){
 800061a:	7a23      	ldrb	r3, [r4, #8]
 800061c:	2b09      	cmp	r3, #9
 800061e:	d107      	bne.n	8000630 <SerialMonitor+0x228>
						if(bpCommand[8] > 47 && bpCommand[8] < 58){
 8000620:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8000624:	3b30      	subs	r3, #48	; 0x30
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b09      	cmp	r3, #9
 800062a:	bf98      	it	ls
 800062c:	4698      	movls	r8, r3
 800062e:	e013      	b.n	8000658 <SerialMonitor+0x250>
							dxlBaudrate = bpCommand[8] - 48;
						}

					}else if(gbCount == 10){
 8000630:	2b0a      	cmp	r3, #10
 8000632:	d111      	bne.n	8000658 <SerialMonitor+0x250>
						if(bpCommand[8] > 47 && bpCommand[8] < 58 && bpCommand[9] > 47 && bpCommand[9] < 58 ){
 8000634:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
 8000638:	3a30      	subs	r2, #48	; 0x30
 800063a:	b2d3      	uxtb	r3, r2
 800063c:	2b09      	cmp	r3, #9
 800063e:	d80b      	bhi.n	8000658 <SerialMonitor+0x250>
 8000640:	f89d 3029 	ldrb.w	r3, [sp, #41]	; 0x29
 8000644:	3b30      	subs	r3, #48	; 0x30
 8000646:	b2db      	uxtb	r3, r3
 8000648:	2b09      	cmp	r3, #9
							dxlBaudrate = (bpCommand[8] - 48)*10 + (bpCommand[9] - 48);
 800064a:	bf9e      	ittt	ls
 800064c:	eb02 0882 	addls.w	r8, r2, r2, lsl #2
 8000650:	eb03 0848 	addls.w	r8, r3, r8, lsl #1
 8000654:	fa5f f888 	uxtbls.w	r8, r8
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000658:	293d      	cmp	r1, #61	; 0x3d
 800065a:	d106      	bne.n	800066a <SerialMonitor+0x262>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 800065c:	4b3b      	ldr	r3, [pc, #236]	; (800074c <SerialMonitor+0x344>)
		    default:
		        return 57600;
		    }

	}else{
		return (2000000 / (baudnum + 1));
 800065e:	f108 0101 	add.w	r1, r8, #1
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
 8000662:	2001      	movs	r0, #1
 8000664:	fb93 f1f1 	sdiv	r1, r3, r1
 8000668:	e008      	b.n	800067c <SerialMonitor+0x274>
 800066a:	f1b8 0f08 	cmp.w	r8, #8
 800066e:	bf96      	itet	ls
 8000670:	4b37      	ldrls	r3, [pc, #220]	; (8000750 <SerialMonitor+0x348>)
					//nothing...
					}
#ifdef DEBUG_ENABLE_BY_USART2
					//TxDString("Dxl baud rate =  ");TxD_Dec_U8(dxlBaudrate);TxDString("\r\n ");
#endif
					if(bpCommand[7] == '='){
 8000672:	f44f 4161 	movhi.w	r1, #57600	; 0xe100
 8000676:	f853 1028 	ldrls.w	r1, [r3, r8, lsl #2]
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 800067a:	2001      	movs	r0, #1
					}
					USART_BUFFER_CLEAR
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800067c:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 800075c <SerialMonitor+0x354>
 8000680:	f8df b0dc 	ldr.w	fp, [pc, #220]	; 8000760 <SerialMonitor+0x358>
					// Dynamixel 1.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,0));
						//TxDString("Dxl baud rate =  ");TxDHex32(dxl_get_baudrate(dxlBaudrate,0));TxDString("\r\n ");
					}else{
					// Dynamixel 2.0
						USART_Configuration(1, dxl_get_baudrate(dxlBaudrate,1));
 8000684:	f7ff fe64 	bl	8000350 <USART_Configuration>
					}
					USART_BUFFER_CLEAR
 8000688:	2300      	movs	r3, #0
 800068a:	8033      	strh	r3, [r6, #0]
 800068c:	802b      	strh	r3, [r5, #0]
					gbDXLWritePointer = gbDXLReadPointer = 0;
 800068e:	f88a 3000 	strb.w	r3, [sl]
 8000692:	f88b 3000 	strb.w	r3, [fp]
					USB_Rx_Cnt = 0;
 8000696:	f8a9 3000 	strh.w	r3, [r9]
					while(1)
					{

						if(USB_Rx_Cnt > 0)//if(gwUSARTReadPtr != gwUSARTWritePtr) //USB -> DXL
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <SerialMonitor+0x324>)
 800069c:	881b      	ldrh	r3, [r3, #0]
 800069e:	b29b      	uxth	r3, r3
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d065      	beq.n	8000770 <SerialMonitor+0x368>
						{
#ifdef DEBUG_ENABLE_BY_USART2
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
 80006a4:	9a01      	ldr	r2, [sp, #4]
 80006a6:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <SerialMonitor+0x30c>)
 80006a8:	7812      	ldrb	r2, [r2, #0]
 80006aa:	2a21      	cmp	r2, #33	; 0x21
 80006ac:	d10f      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006ae:	785a      	ldrb	r2, [r3, #1]
 80006b0:	2a21      	cmp	r2, #33	; 0x21
 80006b2:	d10c      	bne.n	80006ce <SerialMonitor+0x2c6>
 80006b4:	789b      	ldrb	r3, [r3, #2]
 80006b6:	2b21      	cmp	r3, #33	; 0x21
 80006b8:	d109      	bne.n	80006ce <SerialMonitor+0x2c6>
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
								USB_Rx_Cnt = 0;
 80006ba:	4a1c      	ldr	r2, [pc, #112]	; (800072c <SerialMonitor+0x324>)
							TxDString("USB_Rx_Cnt = ");	TxDHex8(USB_Rx_Cnt);	TxDString("\r\n");
							TxDString("USB_Rx_Buffer = ");	TxDString(USB_Rx_Buffer);	TxDString("\r\n");
#endif
							if(USB_Rx_Buffer[0] == '!' && USB_Rx_Buffer[1] == '!' && USB_Rx_Buffer[2] == '!'){
								//TxDString("Escaped!!\r\n");
								USART_BUFFER_CLEAR
 80006bc:	2300      	movs	r3, #0
 80006be:	8033      	strh	r3, [r6, #0]
 80006c0:	802b      	strh	r3, [r5, #0]
								USB_Rx_Cnt = 0;
 80006c2:	8013      	strh	r3, [r2, #0]
								gbDXLWritePointer = gbDXLReadPointer = 0;
 80006c4:	f88a 3000 	strb.w	r3, [sl]
 80006c8:	f88b 3000 	strb.w	r3, [fp]
								break;
 80006cc:	e080      	b.n	80007d0 <SerialMonitor+0x3c8>
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
 80006ce:	480d      	ldr	r0, [pc, #52]	; (8000704 <SerialMonitor+0x2fc>)
 80006d0:	2120      	movs	r1, #32
 80006d2:	f000 fe45 	bl	8001360 <GPIO_SetBits>
							for(i=0; i < USB_Rx_Cnt; i++){
 80006d6:	f04f 0900 	mov.w	r9, #0
 80006da:	4b14      	ldr	r3, [pc, #80]	; (800072c <SerialMonitor+0x324>)
 80006dc:	881a      	ldrh	r2, [r3, #0]
 80006de:	b292      	uxth	r2, r2
 80006e0:	4591      	cmp	r9, r2
 80006e2:	da3f      	bge.n	8000764 <SerialMonitor+0x35c>
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
 80006e4:	9b01      	ldr	r3, [sp, #4]
 80006e6:	481b      	ldr	r0, [pc, #108]	; (8000754 <SerialMonitor+0x34c>)
 80006e8:	f813 1009 	ldrb.w	r1, [r3, r9]
 80006ec:	f001 f910 	bl	8001910 <USART_SendData>
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
 80006f0:	4818      	ldr	r0, [pc, #96]	; (8000754 <SerialMonitor+0x34c>)
 80006f2:	2140      	movs	r1, #64	; 0x40
 80006f4:	f001 f914 	bl	8001920 <USART_GetFlagStatus>
 80006f8:	2800      	cmp	r0, #0
 80006fa:	d0f9      	beq.n	80006f0 <SerialMonitor+0x2e8>
								USB_Rx_Cnt = 0;
								gbDXLWritePointer = gbDXLReadPointer = 0;
								break;
							}
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
 80006fc:	f109 0901 	add.w	r9, r9, #1
 8000700:	e7eb      	b.n	80006da <SerialMonitor+0x2d2>
 8000702:	bf00      	nop
 8000704:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000708:	20000190 	mulcs	r0, r0, r1
 800070c:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000710:	200000e4 	andcs	r0, r0, r4, ror #1
 8000714:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000718:	08002757 	stmdaeq	r0, {r0, r1, r2, r4, r6, r8, r9, sl, sp}
 800071c:	08003000 	stmdaeq	r0, {ip, sp}
 8000720:	0801fc00 	stmdaeq	r1, {sl, fp, ip, sp, lr, pc}
 8000724:	080027be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp}
 8000728:	0800275d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9, sl, sp}
 800072c:	20000112 	andcs	r0, r0, r2, lsl r1
 8000730:	08002766 	stmdaeq	r0, {r1, r2, r5, r6, r8, r9, sl, sp}
 8000734:	08002771 	stmdaeq	r0, {r0, r4, r5, r6, r8, r9, sl, sp}
 8000738:	08002779 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, r9, sl, sp}
 800073c:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000740:	0800277f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp}
 8000744:	08002786 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, sp}
 8000748:	0800278e 	stmdaeq	r0, {r1, r2, r3, r7, r8, r9, sl, sp}
 800074c:	001e8480 	andseq	r8, lr, r0, lsl #9
 8000750:	08002680 	stmdaeq	r0, {r7, r9, sl, sp}
 8000754:	40013800 	andmi	r3, r1, r0, lsl #16
 8000758:	20000000 	andcs	r0, r0, r0
 800075c:	20000135 	andcs	r0, r0, r5, lsr r1
 8000760:	200006a4 	andcs	r0, r0, r4, lsr #13
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 8000764:	2200      	movs	r2, #0
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 8000766:	481f      	ldr	r0, [pc, #124]	; (80007e4 <SerialMonitor+0x3dc>)
 8000768:	2120      	movs	r1, #32
							GPIO_SetBits(GPIOB, GPIO_Pin_5);	// TX Enable
							for(i=0; i < USB_Rx_Cnt; i++){
								USART_SendData(USART1,(u8)USB_Rx_Buffer[i]);
								while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET );
							}
							USB_Rx_Cnt = 0;
 800076a:	801a      	strh	r2, [r3, #0]
							GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// RX Enable
 800076c:	f000 fdfa 	bl	8001364 <GPIO_ResetBits>

						}

						if(gbDXLWritePointer != gbDXLReadPointer){
 8000770:	4b1d      	ldr	r3, [pc, #116]	; (80007e8 <SerialMonitor+0x3e0>)
 8000772:	781a      	ldrb	r2, [r3, #0]
 8000774:	4b1d      	ldr	r3, [pc, #116]	; (80007ec <SerialMonitor+0x3e4>)
 8000776:	781b      	ldrb	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	d08e      	beq.n	800069a <SerialMonitor+0x292>
							while(gbDXLWritePointer != gbDXLReadPointer)//DXL -> USB
 800077c:	4b1a      	ldr	r3, [pc, #104]	; (80007e8 <SerialMonitor+0x3e0>)
 800077e:	7819      	ldrb	r1, [r3, #0]
 8000780:	4b1a      	ldr	r3, [pc, #104]	; (80007ec <SerialMonitor+0x3e4>)
 8000782:	781a      	ldrb	r2, [r3, #0]
 8000784:	4291      	cmp	r1, r2
 8000786:	d088      	beq.n	800069a <SerialMonitor+0x292>
							{
								USB_TxDByte(gbpDXLDataBuffer[gbDXLReadPointer++]);
 8000788:	781a      	ldrb	r2, [r3, #0]
 800078a:	9302      	str	r3, [sp, #8]
 800078c:	b2d2      	uxtb	r2, r2
 800078e:	1c51      	adds	r1, r2, #1
 8000790:	b2c9      	uxtb	r1, r1
 8000792:	7019      	strb	r1, [r3, #0]
 8000794:	4916      	ldr	r1, [pc, #88]	; (80007f0 <SerialMonitor+0x3e8>)
 8000796:	5c88      	ldrb	r0, [r1, r2]
 8000798:	f000 fcc0 	bl	800111c <USB_TxDByte>
								gbDXLReadPointer = gbDXLReadPointer & USART_BUFFER_SIZE;
 800079c:	9b02      	ldr	r3, [sp, #8]
 800079e:	781a      	ldrb	r2, [r3, #0]
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	701a      	strb	r2, [r3, #0]
 80007a4:	e7ea      	b.n	800077c <SerialMonitor+0x374>
							}
						}
					}
				}
			}
			else if(StringCompare(bpCommand,"AT&NAME",7)){
 80007a6:	4638      	mov	r0, r7
 80007a8:	4912      	ldr	r1, [pc, #72]	; (80007f4 <SerialMonitor+0x3ec>)
 80007aa:	2207      	movs	r2, #7
 80007ac:	f7ff fda6 	bl	80002fc <StringCompare>
 80007b0:	b108      	cbz	r0, 80007b6 <SerialMonitor+0x3ae>
				USB_TxDString("CM-904\n");
 80007b2:	4811      	ldr	r0, [pc, #68]	; (80007f8 <SerialMonitor+0x3f0>)
 80007b4:	e00a      	b.n	80007cc <SerialMonitor+0x3c4>
			}
			else{
				TxDString("No IDE Command!\r\n");
 80007b6:	4811      	ldr	r0, [pc, #68]	; (80007fc <SerialMonitor+0x3f4>)
 80007b8:	f7ff fd4a 	bl	8000250 <TxDString>
 80007bc:	e008      	b.n	80007d0 <SerialMonitor+0x3c8>
			}

		}else{
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
 80007be:	2b41      	cmp	r3, #65	; 0x41
 80007c0:	d106      	bne.n	80007d0 <SerialMonitor+0x3c8>
 80007c2:	f89d 3021 	ldrb.w	r3, [sp, #33]	; 0x21
 80007c6:	2b54      	cmp	r3, #84	; 0x54
 80007c8:	d102      	bne.n	80007d0 <SerialMonitor+0x3c8>
				USB_TxDString("OK\n");
 80007ca:	480d      	ldr	r0, [pc, #52]	; (8000800 <SerialMonitor+0x3f8>)
 80007cc:	f7ff fd77 	bl	80002be <USB_TxDString>
			}
		}
		gbCount = 0;
 80007d0:	2300      	movs	r3, #0
 80007d2:	7223      	strb	r3, [r4, #8]
		for(i=0;i<COMMAND_LENGTH;i++){
				bpCommand[i]='\0'; //clear command buffer
 80007d4:	2200      	movs	r2, #0
 80007d6:	54fa      	strb	r2, [r7, r3]
			if(bpCommand[0] == 'A' && bpCommand[1] == 'T'){
				USB_TxDString("OK\n");
			}
		}
		gbCount = 0;
		for(i=0;i<COMMAND_LENGTH;i++){
 80007d8:	3301      	adds	r3, #1
 80007da:	2b10      	cmp	r3, #16
 80007dc:	d1fa      	bne.n	80007d4 <SerialMonitor+0x3cc>
				bpCommand[i]='\0'; //clear command buffer
		}
		USART_BUFFER_CLEAR;
 80007de:	8032      	strh	r2, [r6, #0]
 80007e0:	802a      	strh	r2, [r5, #0]
 80007e2:	e628      	b.n	8000436 <SerialMonitor+0x2e>
 80007e4:	40010c00 	andmi	r0, r1, r0, lsl #24
 80007e8:	200006a4 	andcs	r0, r0, r4, lsr #13
 80007ec:	20000135 	andcs	r0, r0, r5, lsr r1
 80007f0:	200005a4 	andcs	r0, r0, r4, lsr #11
 80007f4:	0800279e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sl, sp}
 80007f8:	080027a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, sl, sp}
 80007fc:	080027ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, sp}
 8000800:	080027c0 	stmdaeq	r0, {r6, r7, r8, r9, sl, sp}

08000804 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8000804:	b510      	push	{r4, lr}
  /* RCC system reset(for debug purpose) */
  RCC_DeInit();
 8000806:	f000 fe3b 	bl	8001480 <RCC_DeInit>

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);
 800080a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800080e:	f000 fe55 	bl	80014bc <RCC_HSEConfig>

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8000812:	f000 ff3b 	bl	800168c <RCC_WaitForHSEStartUp>
 8000816:	4b1c      	ldr	r3, [pc, #112]	; (8000888 <RCC_Configuration+0x84>)

  if(HSEStartUpStatus == SUCCESS)
 8000818:	2801      	cmp	r0, #1

  /* Enable HSE */
    RCC_HSEConfig(RCC_HSE_ON);

  /* Wait till HSE is ready */
    HSEStartUpStatus = RCC_WaitForHSEStartUp();
 800081a:	4604      	mov	r4, r0
 800081c:	7018      	strb	r0, [r3, #0]

  if(HSEStartUpStatus == SUCCESS)
 800081e:	d00a      	beq.n	8000836 <RCC_Configuration+0x32>
  }
	/* Enable peripheral clocks --------------------------------------------------*/
	//RCC_ADCCLKConfig(RCC_PCLK2_Div6);    // added 2012-05-10 jason

	/* Enable USART1, GPIOA, GPIOB, and AFIO clocks */ //add RCC_APB2Periph_GPIOC for USB_DISCONNECT pin by sm.lee 2012-08-13
	RCC_APB2PeriphClockCmd(	RCC_APB2Periph_USART1 |
 8000820:	f244 001d 	movw	r0, #16413	; 0x401d
 8000824:	2101      	movs	r1, #1
 8000826:	f000 feed 	bl	8001604 <RCC_APB2PeriphClockCmd>
  						    RCC_APB1Periph_USART2 |
  						    RCC_APB1Periph_PWR ,
  						    ENABLE);

	//PWR_BackupAccessCmd(ENABLE);
}
 800082a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
							RCC_APB2Periph_ADC2   |
#endif
						    RCC_APB2Periph_AFIO,
						    ENABLE);
	//add RCC_APB1Periph_USART2 clock @ new CM-900 with jason 2012-07-24
  	RCC_APB1PeriphClockCmd(
 800082e:	4817      	ldr	r0, [pc, #92]	; (800088c <RCC_Configuration+0x88>)
 8000830:	2101      	movs	r1, #1
 8000832:	f000 bef3 	b.w	800161c <RCC_APB1PeriphClockCmd>
    HSEStartUpStatus = RCC_WaitForHSEStartUp();

  if(HSEStartUpStatus == SUCCESS)
  {
    /* Enable Prefetch Buffer */
    FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8000836:	2010      	movs	r0, #16
 8000838:	f000 fc92 	bl	8001160 <FLASH_PrefetchBufferCmd>

    /* Flash 2 wait state */
    FLASH_SetLatency(FLASH_Latency_2);
 800083c:	2002      	movs	r0, #2
 800083e:	f000 fc83 	bl	8001148 <FLASH_SetLatency>

    /* HCLK = SYSCLK */
    RCC_HCLKConfig(RCC_SYSCLK_Div1); 
 8000842:	2000      	movs	r0, #0
 8000844:	f000 fe78 	bl	8001538 <RCC_HCLKConfig>
  
    /* PCLK2 = HCLK */
    RCC_PCLK2Config(RCC_HCLK_Div1); 
 8000848:	2000      	movs	r0, #0
 800084a:	f000 fe89 	bl	8001560 <RCC_PCLK2Config>

    /* PCLK1 = HCLK/2 */
    RCC_PCLK1Config(RCC_HCLK_Div2);
 800084e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8000852:	f000 fe7b 	bl	800154c <RCC_PCLK1Config>

    /* PLLCLK = 8MHz * 9 = 72 MHz */
    RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8000856:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800085a:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 800085e:	f000 fe49 	bl	80014f4 <RCC_PLLConfig>

    /* Enable PLL */ 
	RCC_PLLCmd(ENABLE);
 8000862:	4620      	mov	r0, r4
 8000864:	f000 fe50 	bl	8001508 <RCC_PLLCmd>

    /* Wait till PLL is ready */
    while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 8000868:	2039      	movs	r0, #57	; 0x39
 800086a:	f000 fefb 	bl	8001664 <RCC_GetFlagStatus>
 800086e:	2800      	cmp	r0, #0
 8000870:	d0fa      	beq.n	8000868 <RCC_Configuration+0x64>
    {
    }
    /* Select PLL as system clock source */
    RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8000872:	2002      	movs	r0, #2
 8000874:	f000 fe4e 	bl	8001514 <RCC_SYSCLKConfig>
    /* Select USBCLK source */
    RCC_USBCLKConfig(RCC_USBCLKSource_PLLCLK_1Div5);
 8000878:	2000      	movs	r0, #0
 800087a:	f000 fe7b 	bl	8001574 <RCC_USBCLKConfig>
    /* Wait till PLL is used as system clock source */
    while(RCC_GetSYSCLKSource() != 0x08)
 800087e:	f000 fe53 	bl	8001528 <RCC_GetSYSCLKSource>
 8000882:	2808      	cmp	r0, #8
 8000884:	d1fb      	bne.n	800087e <RCC_Configuration+0x7a>
 8000886:	e7cb      	b.n	8000820 <RCC_Configuration+0x1c>
 8000888:	20000134 	andcs	r0, r0, r4, lsr r1
 800088c:	10820001 	addne	r0, r2, r1

08000890 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 8000890:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8000894:	4c3c      	ldr	r4, [pc, #240]	; (8000988 <GPIO_Configuration+0xf8>)


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000896:	4d3d      	ldr	r5, [pc, #244]	; (800098c <GPIO_Configuration+0xfc>)
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8000898:	f04f 0804 	mov.w	r8, #4


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 800089c:	2601      	movs	r6, #1
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800089e:	2703      	movs	r7, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008a0:	2328      	movs	r3, #40	; 0x28
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008a2:	4620      	mov	r0, r4
 80008a4:	a901      	add	r1, sp, #4

	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008a6:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
 80008aa:	f88d 3007 	strb.w	r3, [sp, #7]


	GPIO_InitTypeDef GPIO_InitStructure;


	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//  
 80008ae:	f8ad 6004 	strh.w	r6, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80008b2:	f000 fd01 	bl	80012b8 <GPIO_Init>


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008b6:	2308      	movs	r3, #8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008b8:	eb0d 0108 	add.w	r1, sp, r8
 80008bc:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IPD;
	GPIO_Init(GPIOB, &GPIO_InitStructure);


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
 80008be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008c2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008c6:	f04f 0918 	mov.w	r9, #24


	/* Configure USART2 Rx(Alter.F) (PA.3) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ca:	f000 fcf5 	bl	80012b8 <GPIO_Init>

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ce:	eb0d 0108 	add.w	r1, sp, r8
 80008d2:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3;//modified by sm.lee 2012-07-24
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART2 Tx(Alter.F) (PA.2) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;//modified by sm.lee 2012-07-24
 80008d4:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80008d8:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 80008dc:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e0:	f000 fcea 	bl	80012b8 <GPIO_Init>


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008e4:	eb0d 0108 	add.w	r1, sp, r8
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008ec:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);


	/* Configure USART1 Rx(Alter.F) (PA.10) as input floating */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 80008ee:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 80008f2:	f88d 8007 	strb.w	r8, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008f6:	f000 fcdf 	bl	80012b8 <GPIO_Init>

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 80008fa:	f44f 7300 	mov.w	r3, #512	; 0x200
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80008fe:	eb0d 0108 	add.w	r1, sp, r8
 8000902:	4628      	mov	r0, r5
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8000904:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000908:	2510      	movs	r5, #16
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	/* Configure USART1 Tx(Alter.F) (PA.9) as alternate function push-pull */
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800090a:	f88d 7006 	strb.w	r7, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800090e:	f88d 9007 	strb.w	r9, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8000912:	f000 fcd1 	bl	80012b8 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 8000916:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8000994 <GPIO_Configuration+0x104>
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800091a:	eb0d 0108 	add.w	r1, sp, r8
 800091e:	4620      	mov	r0, r4

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 8000920:	2720      	movs	r7, #32
	GPIO_InitStructure.GPIO_Pin =  PIN_USB_POWER;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_USB_POWER, &GPIO_InitStructure);
#endif
/* Configure LED (PB.4) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = PIN_LED;
 8000922:	f8ad 5004 	strh.w	r5, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000926:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800092a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(PORT_LED, &GPIO_InitStructure);
 800092e:	f000 fcc3 	bl	80012b8 <GPIO_Init>

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000932:	eb0d 0108 	add.w	r1, sp, r8
 8000936:	4620      	mov	r0, r4

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000938:	f44f 5800 	mov.w	r8, #8192	; 0x2000
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(PORT_LED, &GPIO_InitStructure);

/* Configure LED (PB.5) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = ST_PIN_LED;
 800093c:	f8ad 7004 	strh.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
 8000940:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8000944:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);
 8000948:	f000 fcb6 	bl	80012b8 <GPIO_Init>

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 800094c:	2302      	movs	r3, #2
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800094e:	4648      	mov	r0, r9
 8000950:	a901      	add	r1, sp, #4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
 8000952:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_10MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(ST_PORT_LED, &GPIO_InitStructure);

/* Configure USB Disconnect pin (PA.8) as output push-pull */
	GPIO_InitStructure.GPIO_Pin = USB_DISCONNECT_PIN;/*test for USB disconnect*/
 8000956:	f8ad 8004 	strh.w	r8, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;// GPIO_Speed_50MHz;//GPIO_Speed_10MHz; PC13~15 is limited their' speed to 2Mhz
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800095a:	f88d 5007 	strb.w	r5, [sp, #7]
	GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStructure);
 800095e:	f000 fcab 	bl	80012b8 <GPIO_Init>

	GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);//USB Pull-up must be disabled(go to High) during system power on
 8000962:	4648      	mov	r0, r9
 8000964:	4641      	mov	r1, r8
 8000966:	f000 fcfb 	bl	8001360 <GPIO_SetBits>
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_ResetBits(GPIOB, GPIO_Pin_5);	// TX Disable // RX Enable
	*/

	GPIO_SetBits(PORT_LED, PIN_LED);		// LED Off
 800096a:	4620      	mov	r0, r4
 800096c:	4629      	mov	r1, r5
 800096e:	f000 fcf7 	bl	8001360 <GPIO_SetBits>
	GPIO_ResetBits(ST_PORT_LED, ST_PIN_LED);	// ST LED Off
 8000972:	4620      	mov	r0, r4
 8000974:	4639      	mov	r1, r7
 8000976:	f000 fcf5 	bl	8001364 <GPIO_ResetBits>

	/* Configure USART1 Remap enable */
	//GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);	// chcbaram
	/* If use both DXL Enable_TX/RX pin and JTAG Debug/Downloading, need GPIO_Remap_SWJ_NoJTRST option */
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_NoJTRST,ENABLE);//GPIO_Remap_SWJ_Disable, ENABLE);
 800097a:	4805      	ldr	r0, [pc, #20]	; (8000990 <GPIO_Configuration+0x100>)
 800097c:	4631      	mov	r1, r6
 800097e:	f000 fcf3 	bl	8001368 <GPIO_PinRemapConfig>


}
 8000982:	b003      	add	sp, #12
 8000984:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000988:	40010c00 	andmi	r0, r1, r0, lsl #24
 800098c:	40010800 	andmi	r0, r1, r0, lsl #16
 8000990:	00300100 	eorseq	r0, r0, r0, lsl #2
 8000994:	40011000 	andmi	r1, r1, r0

08000998 <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 8000998:	b537      	push	{r0, r1, r2, r4, r5, lr}
/*
 * Set the Vector Table base location at 0x08000000 in Boot-loader case
 * Set the Vector Table base location at 0x08003000 in Application case
 */
//	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);   
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
 800099a:	2100      	movs	r1, #0
 800099c:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80009a0:	f000 fd58 	bl	8001454 <NVIC_SetVectorTable>
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009a4:	f44f 60a0 	mov.w	r0, #1280	; 0x500

	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009a8:	2401      	movs	r4, #1
	NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);   
#endif


/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80009aa:	f000 fd07 	bl	80013bc <NVIC_PriorityGroupConfig>


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009ae:	2500      	movs	r5, #0
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b0:	2314      	movs	r3, #20
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);
 80009b2:	a801      	add	r0, sp, #4
/* Configure the NVIC Preemption Priority Bits */  
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);


	/* Enable the USB RX0 Interrupt */
	 NVIC_InitStructure.NVIC_IRQChannel = USB_LP_CAN_RX0_IRQChannel;//USB_LP_CAN1_RX0_IRQn;
 80009b4:	f88d 3004 	strb.w	r3, [sp, #4]
	 NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009b8:	f88d 5005 	strb.w	r5, [sp, #5]
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009bc:	f88d 5006 	strb.w	r5, [sp, #6]
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009c0:	f88d 4007 	strb.w	r4, [sp, #7]
	 NVIC_Init(&NVIC_InitStructure);
 80009c4:	f000 fd04 	bl	80013d0 <NVIC_Init>

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009c8:	2325      	movs	r3, #37	; 0x25
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009ca:	a801      	add	r0, sp, #4
	 NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	 NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	 NVIC_Init(&NVIC_InitStructure);

	// Enable the USART1 Interrupt for DXL
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80009cc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80009d0:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 80009d4:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009d8:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009dc:	f000 fcf8 	bl	80013d0 <NVIC_Init>

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e0:	2326      	movs	r3, #38	; 0x26
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009e2:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	 /* Enable the USART2 Interrupt */
	NVIC_InitStructure.NVIC_IRQChannel = USART2_IRQChannel;// USART interrupt when connect to Zigbee USART
 80009e4:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 80009e8:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 80009ec:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80009f0:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 80009f4:	f000 fcec 	bl	80013d0 <NVIC_Init>

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009f8:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80009fa:	a801      	add	r0, sp, #4
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 80009fc:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8000a00:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
 8000a04:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8000a08:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8000a0c:	f000 fce0 	bl	80013d0 <NVIC_Init>

}
 8000a10:	b003      	add	sp, #12
 8000a12:	bd30      	pop	{r4, r5, pc}

08000a14 <main>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
int main(void)
{
 8000a14:	b570      	push	{r4, r5, r6, lr}
	/* System Clocks Configuration */
	RCC_Configuration();
 8000a16:	f7ff fef5 	bl	8000804 <RCC_Configuration>

	/* Configure the GPIO ports */
	GPIO_Configuration();
 8000a1a:	f7ff ff39 	bl	8000890 <GPIO_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8000a1e:	f7ff ffbb 	bl	8000998 <NVIC_Configuration>

	Timer_Configuration();
 8000a22:	f7ff fbd9 	bl	80001d8 <Timer_Configuration>

	/* SysTick end of count event each 1ms with input clock equal to 9MHz (HCLK/8, default) */
	SysTick_SetReload(9000);
 8000a26:	f242 3028 	movw	r0, #9000	; 0x2328
 8000a2a:	f000 fe8d 	bl	8001748 <SysTick_SetReload>

	/* Enable SysTick interrupt */
	SysTick_ITConfig(ENABLE);
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f000 fea4 	bl	800177c <SysTick_ITConfig>

	IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 8000a34:	f245 5055 	movw	r0, #21845	; 0x5555
 8000a38:	f000 fc2c 	bl	8001294 <IWDG_WriteAccessCmd>

	IWDG_SetPrescaler(IWDG_Prescaler_4);
 8000a3c:	2000      	movs	r0, #0
 8000a3e:	f000 fc2f 	bl	80012a0 <IWDG_SetPrescaler>

	IWDG_SetReload(10);
 8000a42:	200a      	movs	r0, #10
 8000a44:	f000 fc32 	bl	80012ac <IWDG_SetReload>
#endif



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
 8000a48:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000a4c:	2001      	movs	r0, #1
 8000a4e:	f7ff fc7f 	bl	8000350 <USART_Configuration>
	USART_BUFFER_CLEAR;
 8000a52:	4a23      	ldr	r2, [pc, #140]	; (8000ae0 <main+0xcc>)
 8000a54:	2300      	movs	r3, #0
 8000a56:	8013      	strh	r3, [r2, #0]
 8000a58:	4a22      	ldr	r2, [pc, #136]	; (8000ae4 <main+0xd0>)
	Delay(70);
 8000a5a:	2046      	movs	r0, #70	; 0x46



	/* USART Configuration */
	USART_Configuration(1,115200); //Initialize USART 2 device
	USART_BUFFER_CLEAR;
 8000a5c:	8013      	strh	r3, [r2, #0]
	Delay(70);
 8000a5e:	f7ff fc37 	bl	80002d0 <Delay>

	/* USB Init */
	USB_Init();
 8000a62:	f000 ffaf 	bl	80019c4 <USB_Init>


	TxDString("Boot Start.. V151001\r\n");
 8000a66:	4820      	ldr	r0, [pc, #128]	; (8000ae8 <main+0xd4>)
 8000a68:	f7ff fbf2 	bl	8000250 <TxDString>


	if(GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET )
 8000a6c:	481f      	ldr	r0, [pc, #124]	; (8000aec <main+0xd8>)
 8000a6e:	2101      	movs	r1, #1
 8000a70:	f000 fc70 	bl	8001354 <GPIO_ReadInputDataBit>
 8000a74:	2801      	cmp	r0, #1
 8000a76:	d102      	bne.n	8000a7e <main+0x6a>
		TxDString("Detect Pin!\r\n");
 8000a78:	481d      	ldr	r0, [pc, #116]	; (8000af0 <main+0xdc>)
 8000a7a:	f7ff fbe9 	bl	8000250 <TxDString>
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a7e:	4d1d      	ldr	r5, [pc, #116]	; (8000af4 <main+0xe0>)
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a80:	207d      	movs	r0, #125	; 0x7d
	TxDString("CM-9 SERISE SYSTEM INIT!\r\n");
#endif

	u32 NotApp = 0;

	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
 8000a82:	682e      	ldr	r6, [r5, #0]
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a84:	f000 fdee 	bl	8001664 <RCC_GetFlagStatus>
 8000a88:	4604      	mov	r4, r0
 8000a8a:	b110      	cbz	r0, 8000a92 <main+0x7e>
	{


		RCC_ClearFlag();
 8000a8c:	f000 fe16 	bl	80016bc <RCC_ClearFlag>
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000a90:	e01c      	b.n	8000acc <main+0xb8>
	if( *(u32 *)(FLASH_START_ADDRESS+ 4) == 0xFFFFFFFF )
	{
		NotApp = 1;
	}	

	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
 8000a92:	4816      	ldr	r0, [pc, #88]	; (8000aec <main+0xd8>)
 8000a94:	2101      	movs	r1, #1
 8000a96:	f000 fc5d 	bl	8001354 <GPIO_ReadInputDataBit>
 8000a9a:	2801      	cmp	r0, #1
 8000a9c:	d0f6      	beq.n	8000a8c <main+0x78>
 8000a9e:	3601      	adds	r6, #1
 8000aa0:	d0f4      	beq.n	8000a8c <main+0x78>

	/* Else case, execute user application that downloaded previously*/
	pFunction Jump_To_Application;
	u32 JumpAddress;

	JumpAddress =  *(u32 *)(FLASH_START_ADDRESS+ 4);
 8000aa2:	682d      	ldr	r5, [r5, #0]
//#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("\r\n Go: 0x");
 8000aa4:	4814      	ldr	r0, [pc, #80]	; (8000af8 <main+0xe4>)
 8000aa6:	f7ff fbd3 	bl	8000250 <TxDString>
	TxDHex32(JumpAddress);
 8000aaa:	4628      	mov	r0, r5
 8000aac:	f7ff fbfd 	bl	80002aa <TxDHex32>
	TxDString("\r\n");
 8000ab0:	4812      	ldr	r0, [pc, #72]	; (8000afc <main+0xe8>)
 8000ab2:	f7ff fbcd 	bl	8000250 <TxDString>



	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000ab6:	4a12      	ldr	r2, [pc, #72]	; (8000b00 <main+0xec>)
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000ab8:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <main+0xf0>)



	//-- 
	//
	REG_RCC_APB1RSTR = 0xFFFFFFFF;
 8000aba:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000abe:	6011      	str	r1, [r2, #0]
	REG_RCC_APB2RSTR = 0xFFFFFFFF;
 8000ac0:	6019      	str	r1, [r3, #0]
	REG_RCC_APB1RSTR = 0x00000000;
 8000ac2:	6014      	str	r4, [r2, #0]
	REG_RCC_APB2RSTR = 0x00000000;
 8000ac4:	601c      	str	r4, [r3, #0]


	Jump_To_Application = (pFunction) JumpAddress;
	Jump_To_Application();
 8000ac6:	47a8      	blx	r5
	return 0;
}
 8000ac8:	4620      	mov	r0, r4
 8000aca:	bd70      	pop	{r4, r5, r6, pc}
	if(RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET || GPIO_ReadInputDataBit(GPIOB , GPIO_Pin_0) == SET || NotApp == 1)
	{


		RCC_ClearFlag();
		while(bDeviceState != CONFIGURED);  //Wait until USB CDC is fully initialized
 8000acc:	4b0e      	ldr	r3, [pc, #56]	; (8000b08 <main+0xf4>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	2b05      	cmp	r3, #5
 8000ad2:	d1fb      	bne.n	8000acc <main+0xb8>
//#ifdef DEBUG_ENABLE_BY_USART2
		TxDString("Start serial monitor\r\n");
 8000ad4:	480d      	ldr	r0, [pc, #52]	; (8000b0c <main+0xf8>)
 8000ad6:	f7ff fbbb 	bl	8000250 <TxDString>
//#endif
		SerialMonitor();
 8000ada:	f7ff fc95 	bl	8000408 <SerialMonitor>
 8000ade:	bf00      	nop
 8000ae0:	20000190 	mulcs	r0, r0, r1
 8000ae4:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000ae8:	080027c4 	stmdaeq	r0, {r2, r6, r7, r8, r9, sl, sp}
 8000aec:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000af0:	080027db 	stmdaeq	r0, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp}
 8000af4:	08003004 	stmdaeq	r0, {r2, ip, sp}
 8000af8:	08002800 	stmdaeq	r0, {fp, sp}
 8000afc:	080027bd 	stmdaeq	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp}
 8000b00:	40021010 	andmi	r1, r2, r0, lsl r0
 8000b04:	4002100c 	andmi	r1, r2, ip
 8000b08:	20000124 	andcs	r0, r0, r4, lsr #2
 8000b0c:	080027e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, r9, sl, sp}

08000b10 <NMIException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
 8000b10:	4770      	bx	lr

08000b12 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8000b12:	4770      	bx	lr

08000b14 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8000b14:	4770      	bx	lr

08000b16 <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 8000b16:	4770      	bx	lr

08000b18 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8000b18:	4770      	bx	lr

08000b1a <DebugMonitor>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
 8000b1a:	4770      	bx	lr

08000b1c <SVCHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
 8000b1c:	4770      	bx	lr

08000b1e <PendSVC>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
 8000b1e:	4770      	bx	lr

08000b20 <SysTickHandler>:
{

	//IWDG_ReloadCounter(); //if you want to prevent resetting system, enable this function and adjust the timing
	//TxDString("IWDG counter reset!");

	if (TimingDelay != 0x00)
 8000b20:	4b03      	ldr	r3, [pc, #12]	; (8000b30 <SysTickHandler+0x10>)
 8000b22:	681a      	ldr	r2, [r3, #0]
 8000b24:	b112      	cbz	r2, 8000b2c <SysTickHandler+0xc>
	{ 
		TimingDelay--;
 8000b26:	681a      	ldr	r2, [r3, #0]
 8000b28:	3a01      	subs	r2, #1
 8000b2a:	601a      	str	r2, [r3, #0]
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	20000138 	andcs	r0, r0, r8, lsr r1

08000b34 <WWDG_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
 8000b34:	4770      	bx	lr

08000b36 <PVD_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
 8000b36:	4770      	bx	lr

08000b38 <TAMPER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
 8000b38:	4770      	bx	lr

08000b3a <RTC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
 8000b3a:	4770      	bx	lr

08000b3c <FLASH_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
 8000b3c:	4770      	bx	lr

08000b3e <RCC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
 8000b3e:	4770      	bx	lr

08000b40 <EXTI0_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
 8000b40:	4770      	bx	lr

08000b42 <EXTI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
 8000b42:	4770      	bx	lr

08000b44 <EXTI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
 8000b44:	4770      	bx	lr

08000b46 <EXTI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
 8000b46:	4770      	bx	lr

08000b48 <EXTI4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
 8000b48:	4770      	bx	lr

08000b4a <ADC1_2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC1_2_IRQHandler(void)
{
 8000b4a:	4770      	bx	lr

08000b4c <USB_HP_CAN_TX_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
 8000b4c:	4770      	bx	lr

08000b4e <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
	__USBCDC_ISR();
 8000b4e:	f000 b91d 	b.w	8000d8c <__USBCDC_ISR>

08000b52 <CAN_RX1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
 8000b52:	4770      	bx	lr

08000b54 <CAN_SCE_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
 8000b54:	4770      	bx	lr

08000b56 <EXTI9_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
 8000b56:	4770      	bx	lr

08000b58 <TIM1_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
 8000b58:	4770      	bx	lr

08000b5a <TIM1_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
 8000b5a:	4770      	bx	lr

08000b5c <TIM1_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
 8000b5c:	4770      	bx	lr

08000b5e <TIM1_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
 8000b5e:	4770      	bx	lr

08000b60 <TIM2_IRQHandler>:
extern u8 CheckTimeOut(void);
extern void Interrupt1ms(void);
extern vu32      gu32TimingCounter1ms, gw1msCounter;

void TIM2_IRQHandler(void)
{
 8000b60:	b508      	push	{r3, lr}

	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);
 8000b62:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8000b66:	2101      	movs	r1, #1
 8000b68:	f000 fdea 	bl	8001740 <TIM_ClearITPendingBit>

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();

}
 8000b6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	/* Clear TIM2 update interrupt */
		TIM_ClearITPendingBit(TIM2, TIM_IT_Update);

		/* Toggle Red */
		//LED(YELLOW);
		Interrupt1ms();
 8000b70:	f7ff bb28 	b.w	80001c4 <Interrupt1ms>

08000b74 <TIM3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
 8000b74:	4770      	bx	lr

08000b76 <TIM4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
 8000b76:	4770      	bx	lr

08000b78 <I2C1_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
 8000b78:	4770      	bx	lr

08000b7a <I2C1_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
 8000b7a:	4770      	bx	lr

08000b7c <I2C2_EV_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
 8000b7c:	4770      	bx	lr

08000b7e <I2C2_ER_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
 8000b7e:	4770      	bx	lr

08000b80 <SPI1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
 8000b80:	4770      	bx	lr

08000b82 <SPI2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
 8000b82:	4770      	bx	lr

08000b84 <USART1_IRQHandler>:

extern volatile u8  gbDXLWritePointer;
extern volatile u8  gbpDXLDataBuffer[256];

void USART1_IRQHandler(void)
{
 8000b84:	b510      	push	{r4, lr}
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET){
 8000b86:	4809      	ldr	r0, [pc, #36]	; (8000bac <USART1_IRQHandler+0x28>)
 8000b88:	f240 5125 	movw	r1, #1317	; 0x525
 8000b8c:	f000 fed2 	bl	8001934 <USART_GetITStatus>
 8000b90:	b158      	cbz	r0, 8000baa <USART1_IRQHandler+0x26>
		gbpDXLDataBuffer[gbDXLWritePointer++] = USART_ReceiveData(USART1);
 8000b92:	4a07      	ldr	r2, [pc, #28]	; (8000bb0 <USART1_IRQHandler+0x2c>)
 8000b94:	4805      	ldr	r0, [pc, #20]	; (8000bac <USART1_IRQHandler+0x28>)
 8000b96:	7814      	ldrb	r4, [r2, #0]
 8000b98:	b2e4      	uxtb	r4, r4
 8000b9a:	1c63      	adds	r3, r4, #1
 8000b9c:	b2db      	uxtb	r3, r3
 8000b9e:	7013      	strb	r3, [r2, #0]
 8000ba0:	f000 feba 	bl	8001918 <USART_ReceiveData>
 8000ba4:	4b03      	ldr	r3, [pc, #12]	; (8000bb4 <USART1_IRQHandler+0x30>)
 8000ba6:	b2c0      	uxtb	r0, r0
 8000ba8:	5518      	strb	r0, [r3, r4]
 8000baa:	bd10      	pop	{r4, pc}
 8000bac:	40013800 	andmi	r3, r1, r0, lsl #16
 8000bb0:	200006a4 	andcs	r0, r0, r4, lsr #13
 8000bb4:	200005a4 	andcs	r0, r0, r4, lsr #11

08000bb8 <USART2_IRQHandler>:


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000bb8:	490a      	ldr	r1, [pc, #40]	; (8000be4 <USART2_IRQHandler+0x2c>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
 8000bba:	b538      	push	{r3, r4, r5, lr}


	//modified @new CM-900 for downloading 2012-07-24
	static u32 sr;
	/* Read one byte from the receive data register */
	gwpUSARTBuffer[(gwUSARTWritePtr++)&USART_BUFFER_SIZE] = USART_ReceiveData(USART2);
 8000bbc:	880b      	ldrh	r3, [r1, #0]
 8000bbe:	4d0a      	ldr	r5, [pc, #40]	; (8000be8 <USART2_IRQHandler+0x30>)
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	1c5a      	adds	r2, r3, #1
 8000bc4:	b292      	uxth	r2, r2
 8000bc6:	4628      	mov	r0, r5
 8000bc8:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8000bcc:	800a      	strh	r2, [r1, #0]
 8000bce:	f000 fea3 	bl	8001918 <USART_ReceiveData>
 8000bd2:	4b06      	ldr	r3, [pc, #24]	; (8000bec <USART2_IRQHandler+0x34>)
 8000bd4:	b2c0      	uxtb	r0, r0
 8000bd6:	5518      	strb	r0, [r3, r4]
	sr = USART2->SR;
 8000bd8:	882b      	ldrh	r3, [r5, #0]
 8000bda:	4a05      	ldr	r2, [pc, #20]	; (8000bf0 <USART2_IRQHandler+0x38>)
 8000bdc:	b29b      	uxth	r3, r3
 8000bde:	6013      	str	r3, [r2, #0]
 8000be0:	bd38      	pop	{r3, r4, r5, pc}
 8000be2:	bf00      	nop
 8000be4:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000be8:	40004400 	andmi	r4, r0, r0, lsl #8
 8000bec:	200001a4 	andcs	r0, r0, r4, lsr #3
 8000bf0:	2000010c 	andcs	r0, r0, ip, lsl #2

08000bf4 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8000bf4:	4770      	bx	lr

08000bf6 <EXTI15_10_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000bf6:	4770      	bx	lr

08000bf8 <RTCAlarm_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
 8000bf8:	4770      	bx	lr

08000bfa <USBWakeUp_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
 8000bfa:	4770      	bx	lr

08000bfc <TIM8_BRK_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
 8000bfc:	4770      	bx	lr

08000bfe <TIM8_UP_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
 8000bfe:	4770      	bx	lr

08000c00 <TIM8_TRG_COM_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
 8000c00:	4770      	bx	lr

08000c02 <TIM8_CC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
 8000c02:	4770      	bx	lr

08000c04 <ADC3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
 8000c04:	4770      	bx	lr

08000c06 <FSMC_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
 8000c06:	4770      	bx	lr

08000c08 <SDIO_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
 8000c08:	4770      	bx	lr

08000c0a <TIM5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
 8000c0a:	4770      	bx	lr

08000c0c <SPI3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
 8000c0c:	4770      	bx	lr

08000c0e <UART4_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
 8000c0e:	4770      	bx	lr

08000c10 <UART5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
 8000c10:	4770      	bx	lr

08000c12 <TIM6_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
 8000c12:	4770      	bx	lr

08000c14 <TIM7_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
 8000c14:	4770      	bx	lr

08000c16 <DMA2_Channel1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
 8000c16:	4770      	bx	lr

08000c18 <DMA2_Channel2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
 8000c18:	4770      	bx	lr

08000c1a <DMA2_Channel3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
 8000c1a:	4770      	bx	lr

08000c1c <DMA2_Channel4_5_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
 8000c1c:	4770      	bx	lr
	...

08000c20 <EP1_IN_Callback>:
* Return         : None.
*******************************************************************************/
void EP1_IN_Callback (void)
{

	FinishToSend = 0;
 8000c20:	4b01      	ldr	r3, [pc, #4]	; (8000c28 <EP1_IN_Callback+0x8>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	701a      	strb	r2, [r3, #0]
 8000c26:	4770      	bx	lr
 8000c28:	20000110 	andcs	r0, r0, r0, lsl r1

08000c2c <WriteFlash64>:
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c30:	4b37      	ldr	r3, [pc, #220]	; (8000d10 <WriteFlash64+0xe4>)
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c32:	b085      	sub	sp, #20

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c34:	781b      	ldrb	r3, [r3, #0]
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c36:	4606      	mov	r6, r0

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c38:	2b01      	cmp	r3, #1
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}


bool WriteFlash64(u8* RxBuffer, u16 RxCount ){
 8000c3a:	460f      	mov	r7, r1

	u16 lFlashCount;
	u8 lTheRestCount=0;
	volatile FLASH_Status FLASHStatus;

	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
 8000c3c:	d064      	beq.n	8000d08 <WriteFlash64+0xdc>
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);
 8000c3e:	f001 0403 	and.w	r4, r1, #3
 8000c42:	f1c4 0404 	rsb	r4, r4, #4
 8000c46:	b2e4      	uxtb	r4, r4

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000c48:	2500      	movs	r5, #0
 8000c4a:	42bd      	cmp	r5, r7
 8000c4c:	d24c      	bcs.n	8000ce8 <WriteFlash64+0xbc>
		TxDByte(RxBuffer[lFlashCount]);
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
 8000c4e:	f105 0902 	add.w	r9, r5, #2
 8000c52:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000c56:	f105 0a03 	add.w	sl, r5, #3
 8000c5a:	f816 200a 	ldrb.w	r2, [r6, sl]
 8000c5e:	f105 0801 	add.w	r8, r5, #1
 8000c62:	041b      	lsls	r3, r3, #16
 8000c64:	eb03 6302 	add.w	r3, r3, r2, lsl #24
 8000c68:	f816 2008 	ldrb.w	r2, [r6, r8]
 8000c6c:	eb06 0b05 	add.w	fp, r6, r5
 8000c70:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8000c74:	5d72      	ldrb	r2, [r6, r5]
 8000c76:	4413      	add	r3, r2
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c78:	4a26      	ldr	r2, [pc, #152]	; (8000d14 <WriteFlash64+0xe8>)
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	6810      	ldr	r0, [r2, #0]
 8000c7e:	9201      	str	r2, [sp, #4]
 8000c80:	9300      	str	r3, [sp, #0]
 8000c82:	f000 fae3 	bl	800124c <FLASH_ProgramWord>

		if( (*(vu32*)gwAddressPointer) != data )
 8000c86:	9a01      	ldr	r2, [sp, #4]
		TxDByte(RxBuffer[lFlashCount+1]);
		TxDByte(RxBuffer[lFlashCount+2]);
		TxDByte(RxBuffer[lFlashCount+3]);
#endif
		u32 data = (RxBuffer[lFlashCount+3]<<24)+(RxBuffer[lFlashCount+2]<<16)+(RxBuffer[lFlashCount+1]<<8)+RxBuffer[lFlashCount];
		FLASHStatus = FLASH_ProgramWord(gwAddressPointer, data);
 8000c88:	f88d 000f 	strb.w	r0, [sp, #15]

		if( (*(vu32*)gwAddressPointer) != data )
 8000c8c:	6811      	ldr	r1, [r2, #0]
 8000c8e:	9b00      	ldr	r3, [sp, #0]
 8000c90:	6809      	ldr	r1, [r1, #0]
 8000c92:	4299      	cmp	r1, r3
 8000c94:	d001      	beq.n	8000c9a <WriteFlash64+0x6e>
		{
			USB_TxDString("\r\n Download Failed!");
 8000c96:	4820      	ldr	r0, [pc, #128]	; (8000d18 <WriteFlash64+0xec>)
 8000c98:	e004      	b.n	8000ca4 <WriteFlash64+0x78>
			break;
		}

		if( gwAddressPointer > FLASH_END_ADDRESS )
 8000c9a:	6811      	ldr	r1, [r2, #0]
 8000c9c:	4b1f      	ldr	r3, [pc, #124]	; (8000d1c <WriteFlash64+0xf0>)
 8000c9e:	4299      	cmp	r1, r3
 8000ca0:	d903      	bls.n	8000caa <WriteFlash64+0x7e>
		{
			USB_TxDString("\r\n Download Overflow!");
 8000ca2:	481f      	ldr	r0, [pc, #124]	; (8000d20 <WriteFlash64+0xf4>)
 8000ca4:	f7ff fb0b 	bl	80002be <USB_TxDString>
			break;
 8000ca8:	e01e      	b.n	8000ce8 <WriteFlash64+0xbc>
		}

		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
 8000caa:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000cae:	2b04      	cmp	r3, #4
 8000cb0:	d001      	beq.n	8000cb6 <WriteFlash64+0x8a>
		{
			USB_TxDString("\r\n flash writing error!");
 8000cb2:	481c      	ldr	r0, [pc, #112]	; (8000d24 <WriteFlash64+0xf8>)
 8000cb4:	e7f6      	b.n	8000ca4 <WriteFlash64+0x78>
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000cb6:	6813      	ldr	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cb8:	481b      	ldr	r0, [pc, #108]	; (8000d28 <WriteFlash64+0xfc>)
		if( FLASHStatus != FLASH_COMPLETE ) // flash writing error
		{
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;
 8000cba:	3304      	adds	r3, #4
 8000cbc:	6013      	str	r3, [r2, #0]

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cbe:	f816 100a 	ldrb.w	r1, [r6, sl]
 8000cc2:	f816 3009 	ldrb.w	r3, [r6, r9]
 8000cc6:	6802      	ldr	r2, [r0, #0]
 8000cc8:	440b      	add	r3, r1
 8000cca:	f816 1008 	ldrb.w	r1, [r6, r8]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000cce:	3504      	adds	r5, #4
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cd0:	440b      	add	r3, r1
 8000cd2:	f89b 1000 	ldrb.w	r1, [fp]
	if(gbIsFlashLock == TRUE) // If flash is lock, stop to write flash.
		return FALSE;

	lTheRestCount = 4 - (RxCount % 4);

	for(lFlashCount =0;lFlashCount < RxCount; lFlashCount += 4)
 8000cd6:	b2ad      	uxth	r5, r5
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cd8:	440b      	add	r3, r1
 8000cda:	4413      	add	r3, r2
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000cdc:	4a13      	ldr	r2, [pc, #76]	; (8000d2c <WriteFlash64+0x100>)
			USB_TxDString("\r\n flash writing error!");
			break;
		}
		gwAddressPointer = gwAddressPointer + 4;

		gwCalculatedCheckSum += RxBuffer[lFlashCount+3]+RxBuffer[lFlashCount+2]+RxBuffer[lFlashCount+1]+RxBuffer[lFlashCount];
 8000cde:	6003      	str	r3, [r0, #0]
		//TxDString("loop CheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
		gwRxTotalCount+=4;
 8000ce0:	6813      	ldr	r3, [r2, #0]
 8000ce2:	3304      	adds	r3, #4
 8000ce4:	6013      	str	r3, [r2, #0]
 8000ce6:	e7b0      	b.n	8000c4a <WriteFlash64+0x1e>

	}

	if(lTheRestCount != 4 ){
 8000ce8:	2c04      	cmp	r4, #4
 8000cea:	d00d      	beq.n	8000d08 <WriteFlash64+0xdc>
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
 8000cec:	4a0f      	ldr	r2, [pc, #60]	; (8000d2c <WriteFlash64+0x100>)
 8000cee:	6813      	ldr	r3, [r2, #0]
 8000cf0:	1b1b      	subs	r3, r3, r4
 8000cf2:	6013      	str	r3, [r2, #0]
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cf4:	4a0c      	ldr	r2, [pc, #48]	; (8000d28 <WriteFlash64+0xfc>)
 8000cf6:	1b29      	subs	r1, r5, r4
 8000cf8:	6813      	ldr	r3, [r2, #0]
 8000cfa:	5c71      	ldrb	r1, [r6, r1]
			//TxDString("gwCalculatedCheckSum =");	TxDHex16(gwCalculatedCheckSum);	TxDString("\r\n");
			lTheRestCount--;
 8000cfc:	3c01      	subs	r4, #1
	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000cfe:	1a5b      	subs	r3, r3, r1
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d00:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
			//TxDString("checksum deviation=");	TxDHex16(lFlashCount-lTheRestCount);	TxDString("\r\n");
			gwCalculatedCheckSum = gwCalculatedCheckSum - RxBuffer[(lFlashCount - lTheRestCount)];
 8000d04:	6013      	str	r3, [r2, #0]
	}

	if(lTheRestCount != 4 ){
		//TxDString("lTheRestCount=");	TxDHex16(lTheRestCount);	TxDString("\r\n");
		gwRxTotalCount -= lTheRestCount;
		while(lTheRestCount){
 8000d06:	d1f5      	bne.n	8000cf4 <WriteFlash64+0xc8>
			lTheRestCount--;
		}
	}

	return FALSE;
}
 8000d08:	2000      	movs	r0, #0
 8000d0a:	b005      	add	sp, #20
 8000d0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000d10:	20000000 	andcs	r0, r0, r0
 8000d14:	200000f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 8000d18:	0800280a 	stmdaeq	r0, {r1, r3, fp, sp}
 8000d1c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
 8000d20:	0800281e 	stmdaeq	r0, {r1, r2, r3, r4, fp, sp}
 8000d24:	08002834 	stmdaeq	r0, {r2, r4, r5, fp, sp}
 8000d28:	200000f8 	strdcs	r0, [r0], -r8
 8000d2c:	200000fc 	strdcs	r0, [r0], -ip

08000d30 <EP3_OUT_Callback>:
* Output         : None.
* Return         : None.
*******************************************************************************/
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{
 8000d30:	b538      	push	{r3, r4, r5, lr}

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d32:	2003      	movs	r0, #3
 8000d34:	4910      	ldr	r1, [pc, #64]	; (8000d78 <EP3_OUT_Callback+0x48>)
 8000d36:	f001 fbdb 	bl	80024f0 <USB_SIL_Read>

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d3a:	4b10      	ldr	r3, [pc, #64]	; (8000d7c <EP3_OUT_Callback+0x4c>)
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d3c:	4d10      	ldr	r5, [pc, #64]	; (8000d80 <EP3_OUT_Callback+0x50>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d3e:	781b      	ldrb	r3, [r3, #0]
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d40:	b280      	uxth	r0, r0

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d42:	2b01      	cmp	r3, #1
volatile u16 USB_Rx_Cnt =0;
void EP3_OUT_Callback(void)
{

	/* Get the received data buffer and update the counter */
	USB_Rx_Cnt = USB_SIL_Read(EP3_OUT, USB_Rx_Buffer);
 8000d44:	8068      	strh	r0, [r5, #2]
 8000d46:	4c0c      	ldr	r4, [pc, #48]	; (8000d78 <EP3_OUT_Callback+0x48>)

//#ifdef DEBUG_ENABLE_BY_USART2
	//TxDString("[USB]USB_Rx_Cnt = ");	TxDHex16(USB_Rx_Cnt);	TxDString("\r\n");
//#endif

	if(gbFlashDownloadStart == TRUE){
 8000d48:	d106      	bne.n	8000d58 <EP3_OUT_Callback+0x28>
		ClearTimeOutBuffer();
 8000d4a:	f7ff fa2b 	bl	80001a4 <ClearTimeOutBuffer>
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
 8000d4e:	8869      	ldrh	r1, [r5, #2]
 8000d50:	4620      	mov	r0, r4
 8000d52:	b289      	uxth	r1, r1
 8000d54:	f7ff ff6a 	bl	8000c2c <WriteFlash64>
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d58:	490a      	ldr	r1, [pc, #40]	; (8000d84 <EP3_OUT_Callback+0x54>)
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d5a:	2003      	movs	r0, #3
	if(gbFlashDownloadStart == TRUE){
		ClearTimeOutBuffer();
		WriteFlash64(USB_Rx_Buffer, USB_Rx_Cnt);
	}

	gwpUSARTBuffer[gwUSARTWritePtr++&USART_BUFFER_SIZE] = USB_Rx_Buffer[0];
 8000d5c:	880b      	ldrh	r3, [r1, #0]
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	1c5a      	adds	r2, r3, #1
 8000d62:	b292      	uxth	r2, r2
 8000d64:	800a      	strh	r2, [r1, #0]
 8000d66:	7821      	ldrb	r1, [r4, #0]
 8000d68:	4a07      	ldr	r2, [pc, #28]	; (8000d88 <EP3_OUT_Callback+0x58>)
 8000d6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d6e:	54d1      	strb	r1, [r2, r3]
  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
#endif /* STM32F10X_CL */
}
 8000d70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	//TxDString("gwUSARTWritePtr = ");	TxDHex32(gwpUSARTBuffer[gwUSARTWritePtr-1]);	TxDString("\r\n");

  
#ifndef STM32F10X_CL
	/* Enable the receive of data on EP3 */
	SetEPRxValid(ENDP3);
 8000d74:	f001 badf 	b.w	8002336 <SetEPRxValid>
 8000d78:	200006a5 	andcs	r0, r0, r5, lsr #13
 8000d7c:	20000100 	andcs	r0, r0, r0, lsl #2
 8000d80:	20000110 	andcs	r0, r0, r0, lsl r1
 8000d84:	2000013c 	andcs	r0, r0, ip, lsr r1
 8000d88:	200001a4 	andcs	r0, r0, r4, lsr #3

08000d8c <__USBCDC_ISR>:

#ifndef STM32F10X_CL

//USB_Istr()
void __USBCDC_ISR(void)
{
 8000d8c:	b538      	push	{r3, r4, r5, lr}

  wIstr = _GetISTR();
 8000d8e:	4d16      	ldr	r5, [pc, #88]	; (8000de8 <__USBCDC_ISR+0x5c>)
 8000d90:	4c16      	ldr	r4, [pc, #88]	; (8000dec <__USBCDC_ISR+0x60>)
 8000d92:	682b      	ldr	r3, [r5, #0]
 8000d94:	b29b      	uxth	r3, r3
 8000d96:	8023      	strh	r3, [r4, #0]


  if (wIstr & ISTR_SOF )
 8000d98:	8823      	ldrh	r3, [r4, #0]
 8000d9a:	0598      	lsls	r0, r3, #22
 8000d9c:	d507      	bpl.n	8000dae <__USBCDC_ISR+0x22>
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000d9e:	f64f 53ff 	movw	r3, #65023	; 0xfdff
    bIntPackSOF++;
 8000da2:	4a13      	ldr	r2, [pc, #76]	; (8000df0 <__USBCDC_ISR+0x64>)
#ifdef DEBUG
	  TxDString("SOF wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_SOF);
 8000da4:	602b      	str	r3, [r5, #0]
    bIntPackSOF++;
 8000da6:	7813      	ldrb	r3, [r2, #0]
 8000da8:	3301      	adds	r3, #1
 8000daa:	b2db      	uxtb	r3, r3
 8000dac:	7013      	strb	r3, [r2, #0]
#ifdef SOF_CALLBACK
    SOF_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_CTR )
 8000dae:	8823      	ldrh	r3, [r4, #0]
 8000db0:	b21b      	sxth	r3, r3
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	da01      	bge.n	8000dba <__USBCDC_ISR+0x2e>
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    CTR_LP(); //reply for device setup-request from Host
 8000db6:	f001 fbad 	bl	8002514 <CTR_LP>
#ifdef CTR_CALLBACK
    //CTR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/  
  if (wIstr & ISTR_RESET)
 8000dba:	8823      	ldrh	r3, [r4, #0]
 8000dbc:	0559      	lsls	r1, r3, #21
 8000dbe:	d505      	bpl.n	8000dcc <__USBCDC_ISR+0x40>
	  TxDString("RESET wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_RESET);
 8000dc0:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 8000dc4:	602b      	str	r3, [r5, #0]
    Device_Property.Reset();
 8000dc6:	4b0b      	ldr	r3, [pc, #44]	; (8000df4 <__USBCDC_ISR+0x68>)
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	4798      	blx	r3
#ifdef RESET_CALLBACK
    RESET_Callback();
#endif
  }
/*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_DOVR )//& wInterrupt_Mask)
 8000dcc:	8823      	ldrh	r3, [r4, #0]
 8000dce:	045a      	lsls	r2, r3, #17
#ifdef DEBUG
	  TxDString("DOVR wIstr = ");
	  TxDHex16(wIstr);
	  TxDString("\r\n");
#endif
    _SetISTR((u16)CLR_DOVR);
 8000dd0:	bf44      	itt	mi
 8000dd2:	f64b 73ff 	movwmi	r3, #49151	; 0xbfff
 8000dd6:	602b      	strmi	r3, [r5, #0]
#ifdef DOVR_CALLBACK
    DOVR_Callback();
#endif
  }
  /*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*-*/
  if (wIstr & ISTR_ERR)// & wInterrupt_Mask)
 8000dd8:	8823      	ldrh	r3, [r4, #0]
 8000dda:	049b      	lsls	r3, r3, #18
	TxDString("ERR wIstr = ");
	TxDHex16(wIstr);
	TxDString("\r\n");
#endif

    _SetISTR((u16)CLR_ERR);
 8000ddc:	bf44      	itt	mi
 8000dde:	f64d 73ff 	movwmi	r3, #57343	; 0xdfff
 8000de2:	602b      	strmi	r3, [r5, #0]
 8000de4:	bd38      	pop	{r3, r4, r5, pc}
 8000de6:	bf00      	nop
 8000de8:	40005c44 	andmi	r5, r0, r4, asr #24
 8000dec:	200006e6 	andcs	r0, r0, r6, ror #13
 8000df0:	20000118 	andcs	r0, r0, r8, lsl r1
 8000df4:	2000005c 	andcs	r0, r0, ip, asr r0

08000df8 <Virtual_Com_Port_SetConfiguration>:
*******************************************************************************/
void Virtual_Com_Port_SetConfiguration(void)
{
  DEVICE_INFO *pInfo = &Device_Info;
  //TxDString("Virtual_Com_Port_SetConfiguration\r\n");
  if (pInfo->Current_Configuration != 0)
 8000df8:	4b03      	ldr	r3, [pc, #12]	; (8000e08 <Virtual_Com_Port_SetConfiguration+0x10>)
 8000dfa:	7a9b      	ldrb	r3, [r3, #10]
 8000dfc:	b113      	cbz	r3, 8000e04 <Virtual_Com_Port_SetConfiguration+0xc>
  {
    /* Device configured */
    bDeviceState = CONFIGURED;
 8000dfe:	4b03      	ldr	r3, [pc, #12]	; (8000e0c <Virtual_Com_Port_SetConfiguration+0x14>)
 8000e00:	2205      	movs	r2, #5
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	200006f4 	strdcs	r0, [r0], -r4
 8000e0c:	20000124 	andcs	r0, r0, r4, lsr #2

08000e10 <Virtual_Com_Port_SetDeviceAddress>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_SetDeviceAddress (void)
{
  bDeviceState = ADDRESSED;
 8000e10:	4b01      	ldr	r3, [pc, #4]	; (8000e18 <Virtual_Com_Port_SetDeviceAddress+0x8>)
 8000e12:	2204      	movs	r2, #4
 8000e14:	601a      	str	r2, [r3, #0]
 8000e16:	4770      	bx	lr
 8000e18:	20000124 	andcs	r0, r0, r4, lsr #2

08000e1c <Virtual_Com_Port_Status_In>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_In(void)
{
  if (Request == SET_LINE_CODING)
 8000e1c:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <Virtual_Com_Port_Status_In+0x10>)
 8000e1e:	781a      	ldrb	r2, [r3, #0]
 8000e20:	2a20      	cmp	r2, #32
  {

    //USART_Config();
    //config changed
    Request = 0;
 8000e22:	bf04      	itt	eq
 8000e24:	2200      	moveq	r2, #0
 8000e26:	701a      	strbeq	r2, [r3, #0]
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	2000011c 	andcs	r0, r0, ip, lsl r1

08000e30 <Virtual_Com_Port_Status_Out>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Status_Out(void)
{
 8000e30:	4770      	bx	lr
	...

08000e34 <Virtual_Com_Port_Data_Setup>:
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e34:	2821      	cmp	r0, #33	; 0x21
* Output         : None.
* Return         : USB_UNSUPPORT or USB_SUCCESS.
*******************************************************************************/
int comstatetemp=0;
RESULT Virtual_Com_Port_Data_Setup(u8 RequestNo)
{
 8000e36:	b510      	push	{r4, lr}
 // TxDString("Virtual_Com_Port_Data_Setup ->RequestNo = ");  TxDHex8(RequestNo);  TxDString("\r\n");
//#endif
  u8    *(*CopyRoutine)(u16);
  CopyRoutine = NULL;

  if (RequestNo == GET_LINE_CODING)
 8000e38:	d108      	bne.n	8000e4c <Virtual_Com_Port_Data_Setup+0x18>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e3a:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <Virtual_Com_Port_Data_Setup+0x4c>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e44:	2b21      	cmp	r3, #33	; 0x21
 8000e46:	d010      	beq.n	8000e6a <Virtual_Com_Port_Data_Setup+0x36>
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
 8000e48:	2002      	movs	r0, #2
 8000e4a:	bd10      	pop	{r4, pc}
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
 8000e4c:	2820      	cmp	r0, #32
 8000e4e:	d1fb      	bne.n	8000e48 <Virtual_Com_Port_Data_Setup+0x14>
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e50:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <Virtual_Com_Port_Data_Setup+0x4c>)
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e52:	4a0c      	ldr	r2, [pc, #48]	; (8000e84 <Virtual_Com_Port_Data_Setup+0x50>)
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	781b      	ldrb	r3, [r3, #0]
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
    }
    Request = SET_LINE_CODING;
 8000e58:	7010      	strb	r0, [r2, #0]
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
    }
  }
  else if (RequestNo == SET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    {
      CopyRoutine = Virtual_Com_Port_SetLineCoding;
 8000e5e:	2b21      	cmp	r3, #33	; 0x21
 8000e60:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <Virtual_Com_Port_Data_Setup+0x54>)
 8000e62:	bf18      	it	ne
 8000e64:	2300      	movne	r3, #0
    }
    Request = SET_LINE_CODING;
  }

  if (CopyRoutine == NULL)
 8000e66:	b90b      	cbnz	r3, 8000e6c <Virtual_Com_Port_Data_Setup+0x38>
 8000e68:	e7ee      	b.n	8000e48 <Virtual_Com_Port_Data_Setup+0x14>

  if (RequestNo == GET_LINE_CODING)
  {
    if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
    {
      CopyRoutine = Virtual_Com_Port_GetLineCoding;
 8000e6a:	4b08      	ldr	r3, [pc, #32]	; (8000e8c <Virtual_Com_Port_Data_Setup+0x58>)
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e6c:	4a04      	ldr	r2, [pc, #16]	; (8000e80 <Virtual_Com_Port_Data_Setup+0x4c>)
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e6e:	2400      	movs	r4, #0
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e70:	6812      	ldr	r2, [r2, #0]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
  (*CopyRoutine)(0);
 8000e72:	4620      	mov	r0, r4
  if (CopyRoutine == NULL)
  {
    return USB_UNSUPPORT;
  }

  pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8000e74:	6193      	str	r3, [r2, #24]
  pInformation->Ctrl_Info.Usb_wOffset = 0;
 8000e76:	8254      	strh	r4, [r2, #18]
  (*CopyRoutine)(0);
 8000e78:	4798      	blx	r3
  return USB_SUCCESS;
 8000e7a:	4620      	mov	r0, r4
}
 8000e7c:	bd10      	pop	{r4, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000714 	andcs	r0, r0, r4, lsl r7
 8000e84:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000e88:	08000edd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r9, sl, fp}
 8000e8c:	08000ec5 	stmdaeq	r0, {r0, r2, r6, r7, r9, sl, fp}

08000e90 <Virtual_Com_Port_NoData_Setup>:
	else if(new_signal == 0x0){
		gbFlashDownloadStart = TRUE;

	}
	(gbFlashDownloadStart ? TxDString("gbFlashDownloadStart is true\r\n") : TxDString("gbFlashDownloadStart is false\r\n"));*/
  if (Type_Recipient == (CLASS_REQUEST | INTERFACE_RECIPIENT))
 8000e90:	4b07      	ldr	r3, [pc, #28]	; (8000eb0 <Virtual_Com_Port_NoData_Setup+0x20>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	781b      	ldrb	r3, [r3, #0]
 8000e96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000e9a:	2b21      	cmp	r3, #33	; 0x21
 8000e9c:	d106      	bne.n	8000eac <Virtual_Com_Port_NoData_Setup+0x1c>
  {
    if (RequestNo == SET_COMM_FEATURE)
 8000e9e:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8000ea2:	2802      	cmp	r0, #2
    {
      return USB_SUCCESS;
 8000ea4:	bf14      	ite	ne
 8000ea6:	2002      	movne	r0, #2
 8000ea8:	2000      	moveq	r0, #0
 8000eaa:	4770      	bx	lr
    {
      return USB_SUCCESS;
    }
  }

  return USB_UNSUPPORT;
 8000eac:	2002      	movs	r0, #2
}
 8000eae:	4770      	bx	lr
 8000eb0:	20000714 	andcs	r0, r0, r4, lsl r7

08000eb4 <Virtual_Com_Port_Get_Interface_Setting>:
* Return         : The address of the string descriptors.
*******************************************************************************/
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
 8000eb4:	b921      	cbnz	r1, 8000ec0 <Virtual_Com_Port_Get_Interface_Setting+0xc>
  {
    return USB_UNSUPPORT;
  }
  else if (Interface > 1)
 8000eb6:	2801      	cmp	r0, #1
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
 8000eb8:	bf8c      	ite	hi
 8000eba:	2002      	movhi	r0, #2
 8000ebc:	2000      	movls	r0, #0
 8000ebe:	4770      	bx	lr
RESULT Virtual_Com_Port_Get_Interface_Setting(u8 Interface, u8 AlternateSetting)
{
  //TxDString("Virtual_Com_Port_Get_Interface_Setting\r\n");
  if (AlternateSetting > 0)
  {
    return USB_UNSUPPORT;
 8000ec0:	2002      	movs	r0, #2
  else if (Interface > 1)
  {
    return USB_UNSUPPORT;
  }
  return USB_SUCCESS;
}
 8000ec2:	4770      	bx	lr

08000ec4 <Virtual_Com_Port_GetLineCoding>:
			  //Delay(5000);
			  //NVIC_GenerateSystemReset();
			  //NVIC_GenerateCoreReset();
	//}

  if (Length == 0)
 8000ec4:	b920      	cbnz	r0, 8000ed0 <Virtual_Com_Port_GetLineCoding+0xc>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000ec6:	4b03      	ldr	r3, [pc, #12]	; (8000ed4 <Virtual_Com_Port_GetLineCoding+0x10>)
 8000ec8:	2208      	movs	r2, #8
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000ece:	4770      	bx	lr
  }
  return(u8 *)&linecoding;
 8000ed0:	4801      	ldr	r0, [pc, #4]	; (8000ed8 <Virtual_Com_Port_GetLineCoding+0x14>)
}
 8000ed2:	4770      	bx	lr
 8000ed4:	20000714 	andcs	r0, r0, r4, lsl r7
 8000ed8:	20000054 	andcs	r0, r0, r4, asr r0

08000edc <Virtual_Com_Port_SetLineCoding>:
u8 *Virtual_Com_Port_SetLineCoding(u16 Length)
{
#ifdef DEBUG_ENABLE_BY_USART2
	TxDString("SetLineCoding bitrate = ");TxDHex32(linecoding.bitrate);  TxDString("\r\n");
#endif
   if(linecoding.bitrate == 0x4B0){
 8000edc:	4b07      	ldr	r3, [pc, #28]	; (8000efc <Virtual_Com_Port_SetLineCoding+0x20>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
		  //TxDString("System reset operates!\r\n");
		  comstatetemp = 100;
 8000ee4:	bf02      	ittt	eq
 8000ee6:	4b06      	ldreq	r3, [pc, #24]	; (8000f00 <Virtual_Com_Port_SetLineCoding+0x24>)
 8000ee8:	2264      	moveq	r2, #100	; 0x64
 8000eea:	605a      	streq	r2, [r3, #4]
	}
  if (Length == 0)
 8000eec:	b920      	cbnz	r0, 8000ef8 <Virtual_Com_Port_SetLineCoding+0x1c>
  {
    pInformation->Ctrl_Info.Usb_wLength = sizeof(linecoding);
 8000eee:	4b05      	ldr	r3, [pc, #20]	; (8000f04 <Virtual_Com_Port_SetLineCoding+0x28>)
 8000ef0:	2208      	movs	r2, #8
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	821a      	strh	r2, [r3, #16]
    return NULL;
 8000ef6:	4770      	bx	lr
  }

  return(u8 *)&linecoding;
 8000ef8:	4800      	ldr	r0, [pc, #0]	; (8000efc <Virtual_Com_Port_SetLineCoding+0x20>)
}
 8000efa:	4770      	bx	lr
 8000efc:	20000054 	andcs	r0, r0, r4, asr r0
 8000f00:	2000011c 	andcs	r0, r0, ip, lsl r1
 8000f04:	20000714 	andcs	r0, r0, r4, lsl r7

08000f08 <Virtual_Com_Port_init>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_init(void)
{
 8000f08:	b510      	push	{r4, lr}

  /* Update the serial number string descriptor with the data from the unique
  ID*/
  Get_SerialNum();
 8000f0a:	f000 f8ed 	bl	80010e8 <Get_SerialNum>

  pInformation->Current_Configuration = 0;
 8000f0e:	4b05      	ldr	r3, [pc, #20]	; (8000f24 <Virtual_Com_Port_init+0x1c>)
 8000f10:	2400      	movs	r4, #0
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	729c      	strb	r4, [r3, #10]

  /* Connect the device */
  PowerOn();
 8000f16:	f000 f8a9 	bl	800106c <PowerOn>

  /* Perform basic device initialization operations */
  USB_SIL_Init();
 8000f1a:	f001 fad9 	bl	80024d0 <USB_SIL_Init>

  bDeviceState = UNCONNECTED;
 8000f1e:	4b02      	ldr	r3, [pc, #8]	; (8000f28 <Virtual_Com_Port_init+0x20>)
 8000f20:	601c      	str	r4, [r3, #0]
 8000f22:	bd10      	pop	{r4, pc}
 8000f24:	20000714 	andcs	r0, r0, r4, lsl r7
 8000f28:	20000124 	andcs	r0, r0, r4, lsr #2

08000f2c <Virtual_Com_Port_Reset>:
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f2c:	4b33      	ldr	r3, [pc, #204]	; (8000ffc <Virtual_Com_Port_Reset+0xd0>)

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f2e:	4a34      	ldr	r2, [pc, #208]	; (8001000 <Virtual_Com_Port_Reset+0xd4>)
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f30:	681b      	ldr	r3, [r3, #0]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f32:	79d2      	ldrb	r2, [r2, #7]
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
 8000f34:	b510      	push	{r4, lr}
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f36:	2400      	movs	r4, #0

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];
 8000f38:	725a      	strb	r2, [r3, #9]
* Return         : None.
*******************************************************************************/
void Virtual_Com_Port_Reset(void)
{
  /* Set Virtual_Com_Port DEVICE as not configured */
  pInformation->Current_Configuration = 0;
 8000f3a:	729c      	strb	r4, [r3, #10]

  /* Current Feature initialization */
  pInformation->Current_Feature = Virtual_Com_Port_ConfigDescriptor[7];

  /* Set Virtual_Com_Port DEVICE with the default Interface*/
  pInformation->Current_Interface = 0;
 8000f3c:	72dc      	strb	r4, [r3, #11]

  /* Init EP3 OUT as Bulk endpoint */
  OTG_DEV_EP_Init(EP3_OUT, OTG_DEV_EP_TYPE_BULK, VIRTUAL_COM_PORT_DATA_SIZE);  
#else 

  SetBTABLE(BTABLE_ADDRESS);
 8000f3e:	4620      	mov	r0, r4
 8000f40:	f001 f99e 	bl	8002280 <SetBTABLE>

  /* Initialize Endpoint 0 */
  SetEPType(ENDP0, EP_CONTROL);
 8000f44:	4620      	mov	r0, r4
 8000f46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f4a:	f001 f9a1 	bl	8002290 <SetEPType>
  SetEPTxStatus(ENDP0, EP_TX_STALL);
 8000f4e:	4620      	mov	r0, r4
 8000f50:	2110      	movs	r1, #16
 8000f52:	f001 f9ab 	bl	80022ac <SetEPTxStatus>
  SetEPRxAddr(ENDP0, ENDP0_RXADDR);
 8000f56:	4620      	mov	r0, r4
 8000f58:	2140      	movs	r1, #64	; 0x40
 8000f5a:	f001 fa45 	bl	80023e8 <SetEPRxAddr>
  SetEPTxAddr(ENDP0, ENDP0_TXADDR);
 8000f5e:	2180      	movs	r1, #128	; 0x80
 8000f60:	4620      	mov	r0, r4
 8000f62:	f001 fa31 	bl	80023c8 <SetEPTxAddr>
  Clear_Status_Out(ENDP0);
 8000f66:	4620      	mov	r0, r4
 8000f68:	f001 f9f8 	bl	800235c <Clear_Status_Out>
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8000f6c:	4b25      	ldr	r3, [pc, #148]	; (8001004 <Virtual_Com_Port_Reset+0xd8>)
 8000f6e:	4620      	mov	r0, r4
 8000f70:	f893 1034 	ldrb.w	r1, [r3, #52]	; 0x34
 8000f74:	f001 fa76 	bl	8002464 <SetEPRxCount>
  SetEPRxValid(ENDP0);
 8000f78:	4620      	mov	r0, r4
 8000f7a:	f001 f9dc 	bl	8002336 <SetEPRxValid>

  /* Initialize Endpoint 1 */
  SetEPType(ENDP1, EP_BULK);
 8000f7e:	2001      	movs	r0, #1
 8000f80:	4621      	mov	r1, r4
 8000f82:	f001 f985 	bl	8002290 <SetEPType>
  SetEPTxAddr(ENDP1, ENDP1_TXADDR);
 8000f86:	2001      	movs	r0, #1
 8000f88:	21c0      	movs	r1, #192	; 0xc0
 8000f8a:	f001 fa1d 	bl	80023c8 <SetEPTxAddr>
  SetEPTxStatus(ENDP1, EP_TX_NAK);
 8000f8e:	2001      	movs	r0, #1
 8000f90:	2120      	movs	r1, #32
 8000f92:	f001 f98b 	bl	80022ac <SetEPTxStatus>
  SetEPRxStatus(ENDP1, EP_RX_DIS);
 8000f96:	2001      	movs	r0, #1
 8000f98:	4621      	mov	r1, r4
 8000f9a:	f001 f9a0 	bl	80022de <SetEPRxStatus>

  /* Initialize Endpoint 2 */
  SetEPType(ENDP2, EP_INTERRUPT);
 8000f9e:	2002      	movs	r0, #2
 8000fa0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8000fa4:	f001 f974 	bl	8002290 <SetEPType>
  SetEPTxAddr(ENDP2, ENDP2_TXADDR);
 8000fa8:	2002      	movs	r0, #2
 8000faa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fae:	f001 fa0b 	bl	80023c8 <SetEPTxAddr>
  SetEPRxStatus(ENDP2, EP_RX_DIS);
 8000fb2:	2002      	movs	r0, #2
 8000fb4:	4621      	mov	r1, r4
 8000fb6:	f001 f992 	bl	80022de <SetEPRxStatus>
  SetEPTxStatus(ENDP2, EP_TX_NAK);
 8000fba:	2002      	movs	r0, #2
 8000fbc:	2120      	movs	r1, #32
 8000fbe:	f001 f975 	bl	80022ac <SetEPTxStatus>

  /* Initialize Endpoint 3 */
  SetEPType(ENDP3, EP_BULK);
 8000fc2:	2003      	movs	r0, #3
 8000fc4:	4621      	mov	r1, r4
 8000fc6:	f001 f963 	bl	8002290 <SetEPType>
  SetEPRxAddr(ENDP3, ENDP3_RXADDR);
 8000fca:	2003      	movs	r0, #3
 8000fcc:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000fd0:	f001 fa0a 	bl	80023e8 <SetEPRxAddr>
  SetEPRxCount(ENDP3, VIRTUAL_COM_PORT_DATA_SIZE);
 8000fd4:	2003      	movs	r0, #3
 8000fd6:	2140      	movs	r1, #64	; 0x40
 8000fd8:	f001 fa44 	bl	8002464 <SetEPRxCount>
  SetEPRxStatus(ENDP3, EP_RX_VALID);
 8000fdc:	2003      	movs	r0, #3
 8000fde:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000fe2:	f001 f97c 	bl	80022de <SetEPRxStatus>
  SetEPTxStatus(ENDP3, EP_TX_DIS);
 8000fe6:	2003      	movs	r0, #3
 8000fe8:	4621      	mov	r1, r4
 8000fea:	f001 f95f 	bl	80022ac <SetEPTxStatus>

  /* Set this device to response on default address */
  SetDeviceAddress(0);
 8000fee:	4620      	mov	r0, r4
 8000ff0:	f001 f8cc 	bl	800218c <SetDeviceAddress>
#endif /* STM32F10X_CL */

  bDeviceState = ATTACHED;
 8000ff4:	4b04      	ldr	r3, [pc, #16]	; (8001008 <Virtual_Com_Port_Reset+0xdc>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	601a      	str	r2, [r3, #0]
 8000ffa:	bd10      	pop	{r4, pc}
 8000ffc:	20000714 	andcs	r0, r0, r4, lsl r7
 8001000:	080026ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, sp}
 8001004:	20000054 	andcs	r0, r0, r4, asr r0
 8001008:	20000124 	andcs	r0, r0, r4, lsr #2

0800100c <Virtual_Com_Port_GetDeviceDescriptor>:
* Return         : The address of the device descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetDeviceDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetDeviceDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Device_Descriptor);
 800100c:	4901      	ldr	r1, [pc, #4]	; (8001014 <Virtual_Com_Port_GetDeviceDescriptor+0x8>)
 800100e:	f000 beb9 	b.w	8001d84 <Standard_GetDescriptorData>
 8001012:	bf00      	nop
 8001014:	2000008c 	andcs	r0, r0, ip, lsl #1

08001018 <Virtual_Com_Port_GetConfigDescriptor>:
* Return         : The address of the configuration descriptor.
*******************************************************************************/
u8 *Virtual_Com_Port_GetConfigDescriptor(u16 Length)
{
	//TxDString("Virtual_Com_Port_GetConfigDescriptor\r\n");
  return Standard_GetDescriptorData(Length, &Config_Descriptor);
 8001018:	4901      	ldr	r1, [pc, #4]	; (8001020 <Virtual_Com_Port_GetConfigDescriptor+0x8>)
 800101a:	f000 beb3 	b.w	8001d84 <Standard_GetDescriptorData>
 800101e:	bf00      	nop
 8001020:	20000094 	mulcs	r0, r4, r0

08001024 <Virtual_Com_Port_GetStringDescriptor>:
* Return         : The address of the string descriptors.
*******************************************************************************/
u8 *Virtual_Com_Port_GetStringDescriptor(u16 Length)
{
  //TxDString("Virtual_Com_Port_GetStringDescriptor\r\n");
  u8 wValue0 = pInformation->USBwValue0;
 8001024:	4b05      	ldr	r3, [pc, #20]	; (800103c <Virtual_Com_Port_GetStringDescriptor+0x18>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	78db      	ldrb	r3, [r3, #3]
  if (wValue0 > 4)
 800102a:	2b04      	cmp	r3, #4
 800102c:	d804      	bhi.n	8001038 <Virtual_Com_Port_GetStringDescriptor+0x14>
  {
    return NULL;
  }
  else
  {
    return Standard_GetDescriptorData(Length, &String_Descriptor[wValue0]);
 800102e:	4904      	ldr	r1, [pc, #16]	; (8001040 <Virtual_Com_Port_GetStringDescriptor+0x1c>)
 8001030:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8001034:	f000 bea6 	b.w	8001d84 <Standard_GetDescriptorData>
  }
}
 8001038:	2000      	movs	r0, #0
 800103a:	4770      	bx	lr
 800103c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001040:	2000009c 	mulcs	r0, ip, r0

08001044 <IntToUnicode>:
* Output         : None.
* Return         : None.
*******************************************************************************/

static void IntToUnicode (u32 value , u8 *pbuf , u8 len)
{
 8001044:	b530      	push	{r4, r5, lr}
  u8 idx = 0;

  for( idx = 0 ; idx < len ; idx ++)
 8001046:	2400      	movs	r4, #0
 8001048:	b2e3      	uxtb	r3, r4
 800104a:	4293      	cmp	r3, r2
 800104c:	d20d      	bcs.n	800106a <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 800104e:	0f03      	lsrs	r3, r0, #28
 8001050:	2b09      	cmp	r3, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 8001052:	bf94      	ite	ls
 8001054:	3330      	addls	r3, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
 8001056:	3337      	addhi	r3, #55	; 0x37
 8001058:	f801 3014 	strb.w	r3, [r1, r4, lsl #1]
    }

    value = value << 4;

    pbuf[ 2* idx + 1] = 0;
 800105c:	2500      	movs	r5, #0
 800105e:	eb01 0344 	add.w	r3, r1, r4, lsl #1
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;
 8001062:	0100      	lsls	r0, r0, #4

    pbuf[ 2* idx + 1] = 0;
 8001064:	705d      	strb	r5, [r3, #1]
 8001066:	3401      	adds	r4, #1
 8001068:	e7ee      	b.n	8001048 <IntToUnicode+0x4>
  }
}
 800106a:	bd30      	pop	{r4, r5, pc}

0800106c <PowerOn>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOn(void)
{
 800106c:	b508      	push	{r3, lr}
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 800106e:	4809      	ldr	r0, [pc, #36]	; (8001094 <PowerOn+0x28>)
 8001070:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001074:	f000 f976 	bl	8001364 <GPIO_ResetBits>
  /*** cable plugged-in ? ***/
  USB_Cable_Config(ENABLE);

  /*** CNTR_PWDN = 0 ***/
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);
 8001078:	4b07      	ldr	r3, [pc, #28]	; (8001098 <PowerOn+0x2c>)
 800107a:	2201      	movs	r2, #1
 800107c:	601a      	str	r2, [r3, #0]

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 800107e:	4a07      	ldr	r2, [pc, #28]	; (800109c <PowerOn+0x30>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8001080:	2000      	movs	r0, #0
  /*** Clear pending interrupts ***/
  _SetISTR(0);
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001082:	4907      	ldr	r1, [pc, #28]	; (80010a0 <PowerOn+0x34>)
  wRegVal = CNTR_FRES;
  _SetCNTR(wRegVal);

  /*** CNTR_FRES = 0 ***/
  wInterrupt_Mask = 0;
  _SetCNTR(wInterrupt_Mask);
 8001084:	6018      	str	r0, [r3, #0]
  /*** Clear pending interrupts ***/
  _SetISTR(0);
 8001086:	6010      	str	r0, [r2, #0]
  /*** Set interrupt mask ***/
  wInterrupt_Mask = CNTR_RESETM | CNTR_SUSPM | CNTR_WKUPM | CNTR_CTRM ; //add CNTR_SOFM
 8001088:	f44f 421c 	mov.w	r2, #39936	; 0x9c00
 800108c:	800a      	strh	r2, [r1, #0]
  _SetCNTR(wInterrupt_Mask);
 800108e:	601a      	str	r2, [r3, #0]
#endif /* STM32F10X_CL */

  return USB_SUCCESS;
}
 8001090:	bd08      	pop	{r3, pc}
 8001092:	bf00      	nop
 8001094:	40011000 	andmi	r1, r1, r0
 8001098:	40005c40 	andmi	r5, r0, r0, asr #24
 800109c:	40005c44 	andmi	r5, r0, r4, asr #24
 80010a0:	20000718 	andcs	r0, r0, r8, lsl r7

080010a4 <USB_Cable_Config>:
* Input          : None.
* Return         : Status
*******************************************************************************/
void USB_Cable_Config (FunctionalState NewState)
{
   if (NewState != DISABLE)
 80010a4:	b120      	cbz	r0, 80010b0 <USB_Cable_Config+0xc>
   {
	   /*TxDString("USB Pull-up Enabled\r\n");*/
 	  GPIO_ResetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010a6:	4805      	ldr	r0, [pc, #20]	; (80010bc <USB_Cable_Config+0x18>)
 80010a8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010ac:	f000 b95a 	b.w	8001364 <GPIO_ResetBits>
   }
   else
   {
	   /*TxDString("USB Pull-up Disabled\r\n");*/
 	  GPIO_SetBits(USB_DISCONNECT_PORT, USB_DISCONNECT_PIN);
 80010b0:	4802      	ldr	r0, [pc, #8]	; (80010bc <USB_Cable_Config+0x18>)
 80010b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010b6:	f000 b953 	b.w	8001360 <GPIO_SetBits>
 80010ba:	bf00      	nop
 80010bc:	40011000 	andmi	r1, r1, r0

080010c0 <PowerOff>:
* Input          : None.
* Output         : None.
* Return         : USB_SUCCESS.
*******************************************************************************/
RESULT PowerOff()
{
 80010c0:	b538      	push	{r3, r4, r5, lr}
#ifndef STM32F10X_CL
  /* disable all ints and force USB reset */
  _SetCNTR(CNTR_FRES);
 80010c2:	4d06      	ldr	r5, [pc, #24]	; (80010dc <PowerOff+0x1c>)
 80010c4:	2301      	movs	r3, #1
 80010c6:	602b      	str	r3, [r5, #0]
  /* clear interrupt status register */
  _SetISTR(0);
 80010c8:	4b05      	ldr	r3, [pc, #20]	; (80010e0 <PowerOff+0x20>)
 80010ca:	2400      	movs	r4, #0
 80010cc:	601c      	str	r4, [r3, #0]
  /* Disable the Pull-Up*/
  USB_Cable_Config(DISABLE);
 80010ce:	4620      	mov	r0, r4
 80010d0:	f7ff ffe8 	bl	80010a4 <USB_Cable_Config>
  /* switch-off device */
 _SetCNTR(CNTR_FRES + CNTR_PDWN);
 80010d4:	2303      	movs	r3, #3
 80010d6:	602b      	str	r3, [r5, #0]

  /* sw variables reset */
  /* ... */

  return USB_SUCCESS;
}
 80010d8:	4620      	mov	r0, r4
 80010da:	bd38      	pop	{r3, r4, r5, pc}
 80010dc:	40005c40 	andmi	r5, r0, r0, asr #24
 80010e0:	40005c44 	andmi	r5, r0, r4, asr #24

080010e4 <UsbVcpDisconnect>:
    PowerOn();
}

void UsbVcpDisconnect(void)
{
    PowerOff();
 80010e4:	f7ff bfec 	b.w	80010c0 <PowerOff>

080010e8 <Get_SerialNum>:
*******************************************************************************/
void Get_SerialNum(void)
{
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010e8:	4b09      	ldr	r3, [pc, #36]	; (8001110 <Get_SerialNum+0x28>)
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void Get_SerialNum(void)
{
 80010ea:	b510      	push	{r4, lr}
  u32 Device_Serial0, Device_Serial1, Device_Serial2;

  Device_Serial0 = *(__IO u32*)(0x1FFFF7E8);
 80010ec:	6818      	ldr	r0, [r3, #0]
  Device_Serial1 = *(__IO u32*)(0x1FFFF7EC);
 80010ee:	685c      	ldr	r4, [r3, #4]
  Device_Serial2 = *(__IO u32*)(0x1FFFF7F0);
 80010f0:	3308      	adds	r3, #8
 80010f2:	681b      	ldr	r3, [r3, #0]

  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
 80010f4:	1818      	adds	r0, r3, r0
 80010f6:	d00a      	beq.n	800110e <Get_SerialNum+0x26>
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
 80010f8:	4906      	ldr	r1, [pc, #24]	; (8001114 <Get_SerialNum+0x2c>)
 80010fa:	2208      	movs	r2, #8
 80010fc:	f7ff ffa2 	bl	8001044 <IntToUnicode>
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8001100:	4620      	mov	r0, r4
  }

}
 8001102:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  Device_Serial0 += Device_Serial2;

  if (Device_Serial0 != 0)
  {
    IntToUnicode (Device_Serial0, &Virtual_Com_Port_StringSerial[2] , 8);
    IntToUnicode (Device_Serial1, &Virtual_Com_Port_StringSerial[18], 4);
 8001106:	4904      	ldr	r1, [pc, #16]	; (8001118 <Get_SerialNum+0x30>)
 8001108:	2204      	movs	r2, #4
 800110a:	f7ff bf9b 	b.w	8001044 <IntToUnicode>
 800110e:	bd10      	pop	{r4, pc}
 8001110:	1ffff7e8 	svcne	0x00fff7e8
 8001114:	20000003 	andcs	r0, r0, r3
 8001118:	20000013 	andcs	r0, r0, r3, lsl r0

0800111c <USB_TxDByte>:
#endif



extern void USB_TxDByte(u8 dat)
{
 800111c:	b513      	push	{r0, r1, r4, lr}
 800111e:	ac02      	add	r4, sp, #8
 8001120:	f804 0d01 	strb.w	r0, [r4, #-1]!
  vu32 StartTimer;
  vu32 TimeOut;
	//TxDByte(dat);
	Delay(5); //some delay is needed when data send to USB Host by sm6787@robotis.com
 8001124:	2005      	movs	r0, #5
 8001126:	f7ff f8d3 	bl	80002d0 <Delay>

  UserToPMABufferCopy(&dat, ENDP1_TXADDR,1);
 800112a:	2201      	movs	r2, #1
 800112c:	4620      	mov	r0, r4
 800112e:	21c0      	movs	r1, #192	; 0xc0
 8001130:	f001 f87b 	bl	800222a <UserToPMABufferCopy>
	SetEPTxCount(ENDP1, 1);
 8001134:	2001      	movs	r0, #1
 8001136:	4601      	mov	r1, r0
 8001138:	f001 f986 	bl	8002448 <SetEPTxCount>
	SetEPTxValid(ENDP1);
 800113c:	2001      	movs	r0, #1
 800113e:	f001 f8e7 	bl	8002310 <SetEPTxValid>
  
}
 8001142:	b002      	add	sp, #8
 8001144:	bd10      	pop	{r4, pc}
	...

08001148 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8001148:	4b04      	ldr	r3, [pc, #16]	; (800115c <FLASH_SetLatency+0x14>)
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8001150:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_Latency;
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4310      	orrs	r0, r2
 8001156:	6018      	str	r0, [r3, #0]
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	40022000 	andmi	r2, r2, r0

08001160 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8001160:	4b04      	ldr	r3, [pc, #16]	; (8001174 <FLASH_PrefetchBufferCmd+0x14>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	f022 0210 	bic.w	r2, r2, #16
 8001168:	601a      	str	r2, [r3, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	4310      	orrs	r0, r2
 800116e:	6018      	str	r0, [r3, #0]
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	40022000 	andmi	r2, r2, r0

08001178 <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <FLASH_Unlock+0x10>)
 800117a:	4a04      	ldr	r2, [pc, #16]	; (800118c <FLASH_Unlock+0x14>)
 800117c:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 800117e:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8001182:	605a      	str	r2, [r3, #4]
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	40022000 	andmi	r2, r2, r0
 800118c:	45670123 	strbmi	r0, [r7, #-291]!	; 0x123

08001190 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 8001190:	4a02      	ldr	r2, [pc, #8]	; (800119c <FLASH_Lock+0xc>)
 8001192:	6913      	ldr	r3, [r2, #16]
 8001194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001198:	6113      	str	r3, [r2, #16]
 800119a:	4770      	bx	lr
 800119c:	40022000 	andmi	r2, r2, r0

080011a0 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 80011a0:	4b01      	ldr	r3, [pc, #4]	; (80011a8 <FLASH_ClearFlag+0x8>)
 80011a2:	60d8      	str	r0, [r3, #12]
 80011a4:	4770      	bx	lr
 80011a6:	bf00      	nop
 80011a8:	40022000 	andmi	r2, r2, r0

080011ac <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80011ac:	4b08      	ldr	r3, [pc, #32]	; (80011d0 <FLASH_GetStatus+0x24>)
 80011ae:	68da      	ldr	r2, [r3, #12]
 80011b0:	07d1      	lsls	r1, r2, #31
 80011b2:	d409      	bmi.n	80011c8 <FLASH_GetStatus+0x1c>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80011b4:	68da      	ldr	r2, [r3, #12]
 80011b6:	0752      	lsls	r2, r2, #29
 80011b8:	d408      	bmi.n	80011cc <FLASH_GetStatus+0x20>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	f013 0f10 	tst.w	r3, #16
      {
        flashstatus = FLASH_ERROR_WRP;
      }
      else
      {
        flashstatus = FLASH_COMPLETE;
 80011c0:	bf14      	ite	ne
 80011c2:	2003      	movne	r0, #3
 80011c4:	2004      	moveq	r0, #4
 80011c6:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 80011c8:	2001      	movs	r0, #1
 80011ca:	4770      	bx	lr
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
    { 
      flashstatus = FLASH_ERROR_PG;
 80011cc:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 80011ce:	4770      	bx	lr
 80011d0:	40022000 	andmi	r2, r2, r0

080011d4 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 80011d4:	b513      	push	{r0, r1, r4, lr}
 80011d6:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();
 80011d8:	f7ff ffe8 	bl	80011ac <FLASH_GetStatus>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80011dc:	2801      	cmp	r0, #1
 80011de:	d10f      	bne.n	8001200 <FLASH_WaitForLastOperation+0x2c>
 80011e0:	b164      	cbz	r4, 80011fc <FLASH_WaitForLastOperation+0x28>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	9301      	str	r3, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 80011e6:	23ff      	movs	r3, #255	; 0xff
 80011e8:	9301      	str	r3, [sp, #4]
 80011ea:	9b01      	ldr	r3, [sp, #4]
 80011ec:	b113      	cbz	r3, 80011f4 <FLASH_WaitForLastOperation+0x20>
 80011ee:	9b01      	ldr	r3, [sp, #4]
 80011f0:	3b01      	subs	r3, #1
 80011f2:	e7f9      	b.n	80011e8 <FLASH_WaitForLastOperation+0x14>

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
 80011f4:	f7ff ffda 	bl	80011ac <FLASH_GetStatus>
    Timeout--;
 80011f8:	3c01      	subs	r4, #1
 80011fa:	e7ef      	b.n	80011dc <FLASH_WaitForLastOperation+0x8>
  }

  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80011fc:	2005      	movs	r0, #5
 80011fe:	e002      	b.n	8001206 <FLASH_WaitForLastOperation+0x32>
 8001200:	2c00      	cmp	r4, #0
 8001202:	bf08      	it	eq
 8001204:	2005      	moveq	r0, #5
  }

  /* Return the operation status */
  return status;
}
 8001206:	b002      	add	sp, #8
 8001208:	bd10      	pop	{r4, pc}
	...

0800120c <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 800120c:	b538      	push	{r3, r4, r5, lr}
 800120e:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8001210:	f640 70ff 	movw	r0, #4095	; 0xfff
 8001214:	f7ff ffde 	bl	80011d4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001218:	2804      	cmp	r0, #4
 800121a:	d114      	bne.n	8001246 <FLASH_ErasePage+0x3a>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800121c:	4c0a      	ldr	r4, [pc, #40]	; (8001248 <FLASH_ErasePage+0x3c>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800121e:	f640 70ff 	movw	r0, #4095	; 0xfff
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8001222:	6923      	ldr	r3, [r4, #16]
 8001224:	f043 0302 	orr.w	r3, r3, #2
 8001228:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 800122a:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 800122c:	6923      	ldr	r3, [r4, #16]
 800122e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001232:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8001234:	f7ff ffce 	bl	80011d4 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8001238:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 800123a:	bf1f      	itttt	ne
 800123c:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 8001240:	6922      	ldrne	r2, [r4, #16]
 8001242:	4013      	andne	r3, r2
 8001244:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8001246:	bd38      	pop	{r3, r4, r5, pc}
 8001248:	40022000 	andmi	r2, r2, r0

0800124c <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800124c:	b570      	push	{r4, r5, r6, lr}
 800124e:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001250:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8001252:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001254:	f7ff ffbe 	bl	80011d4 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8001258:	2804      	cmp	r0, #4
 800125a:	d117      	bne.n	800128c <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800125c:	4c0c      	ldr	r4, [pc, #48]	; (8001290 <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800125e:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8001260:	6923      	ldr	r3, [r4, #16]
 8001262:	f043 0301 	orr.w	r3, r3, #1
 8001266:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8001268:	b2ab      	uxth	r3, r5
 800126a:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800126c:	f7ff ffb2 	bl	80011d4 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 8001270:	2804      	cmp	r0, #4
 8001272:	d104      	bne.n	800127e <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8001274:	0c2d      	lsrs	r5, r5, #16
 8001276:	8075      	strh	r5, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8001278:	200f      	movs	r0, #15
 800127a:	f7ff ffab 	bl	80011d4 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800127e:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 8001280:	bf1f      	itttt	ne
 8001282:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8001286:	6922      	ldrne	r2, [r4, #16]
 8001288:	4013      	andne	r3, r2
 800128a:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 800128c:	bd70      	pop	{r4, r5, r6, pc}
 800128e:	bf00      	nop
 8001290:	40022000 	andmi	r2, r2, r0

08001294 <IWDG_WriteAccessCmd>:
void IWDG_WriteAccessCmd(u16 IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));

  IWDG->KR = IWDG_WriteAccess;
 8001294:	4b01      	ldr	r3, [pc, #4]	; (800129c <IWDG_WriteAccessCmd+0x8>)
 8001296:	6018      	str	r0, [r3, #0]
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40003000 	andmi	r3, r0, r0

080012a0 <IWDG_SetPrescaler>:
void IWDG_SetPrescaler(u8 IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));

  IWDG->PR = IWDG_Prescaler;
 80012a0:	4b01      	ldr	r3, [pc, #4]	; (80012a8 <IWDG_SetPrescaler+0x8>)
 80012a2:	6058      	str	r0, [r3, #4]
 80012a4:	4770      	bx	lr
 80012a6:	bf00      	nop
 80012a8:	40003000 	andmi	r3, r0, r0

080012ac <IWDG_SetReload>:
void IWDG_SetReload(u16 Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));

  IWDG->RLR = Reload;
 80012ac:	4b01      	ldr	r3, [pc, #4]	; (80012b4 <IWDG_SetReload+0x8>)
 80012ae:	6098      	str	r0, [r3, #8]
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop
 80012b4:	40003000 	andmi	r3, r0, r0

080012b8 <GPIO_Init>:
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012b8:	78ca      	ldrb	r2, [r1, #3]
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80012ba:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 80012bc:	06d4      	lsls	r4, r2, #27
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012be:	bf48      	it	mi
 80012c0:	788c      	ldrbmi	r4, [r1, #2]
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012c2:	880d      	ldrh	r5, [r1, #0]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 80012c4:	f002 030f 	and.w	r3, r2, #15
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 80012c8:	bf48      	it	mi
 80012ca:	4323      	orrmi	r3, r4
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 80012cc:	f015 0fff 	tst.w	r5, #255	; 0xff
 80012d0:	d01d      	beq.n	800130e <GPIO_Init+0x56>
  {
    tmpreg = GPIOx->CRL;
 80012d2:	6801      	ldr	r1, [r0, #0]

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80012d4:	2400      	movs	r4, #0
    {
      pos = ((u32)0x01) << pinpos;
 80012d6:	2601      	movs	r6, #1
 80012d8:	40a6      	lsls	r6, r4
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80012da:	ea06 0705 	and.w	r7, r6, r5

      if (currentpin == pos)
 80012de:	42b7      	cmp	r7, r6
 80012e0:	d111      	bne.n	8001306 <GPIO_Init+0x4e>
      {
        pos = pinpos << 2;
 80012e2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 80012e6:	260f      	movs	r6, #15
 80012e8:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 80012ec:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012f0:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80012f2:	fa03 f60e 	lsl.w	r6, r3, lr
 80012f6:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80012fa:	d101      	bne.n	8001300 <GPIO_Init+0x48>
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80012fc:	6147      	str	r7, [r0, #20]
 80012fe:	e002      	b.n	8001306 <GPIO_Init+0x4e>
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001300:	2a48      	cmp	r2, #72	; 0x48
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 8001302:	bf08      	it	eq
 8001304:	6107      	streq	r7, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001306:	3401      	adds	r4, #1
 8001308:	2c08      	cmp	r4, #8
 800130a:	d1e4      	bne.n	80012d6 <GPIO_Init+0x1e>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 800130c:	6001      	str	r1, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 800130e:	2dff      	cmp	r5, #255	; 0xff
 8001310:	d91f      	bls.n	8001352 <GPIO_Init+0x9a>
  {
    tmpreg = GPIOx->CRH;
 8001312:	6841      	ldr	r1, [r0, #4]
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8001314:	2400      	movs	r4, #0
 8001316:	f104 0708 	add.w	r7, r4, #8
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 800131a:	2601      	movs	r6, #1
 800131c:	40be      	lsls	r6, r7
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 800131e:	ea06 0705 	and.w	r7, r6, r5
      if (currentpin == pos)
 8001322:	42b7      	cmp	r7, r6
 8001324:	d111      	bne.n	800134a <GPIO_Init+0x92>
      {
        pos = pinpos << 2;
 8001326:	ea4f 0e84 	mov.w	lr, r4, lsl #2
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 800132a:	260f      	movs	r6, #15
 800132c:	fa06 f60e 	lsl.w	r6, r6, lr
        tmpreg &= ~pinmask;
 8001330:	ea21 0106 	bic.w	r1, r1, r6

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 8001334:	2a28      	cmp	r2, #40	; 0x28
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 8001336:	fa03 f60e 	lsl.w	r6, r3, lr
 800133a:	ea41 0106 	orr.w	r1, r1, r6

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 800133e:	d101      	bne.n	8001344 <GPIO_Init+0x8c>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 8001340:	6147      	str	r7, [r0, #20]
 8001342:	e002      	b.n	800134a <GPIO_Init+0x92>
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 8001344:	2a48      	cmp	r2, #72	; 0x48
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8001346:	bf08      	it	eq
 8001348:	6107      	streq	r7, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 800134a:	3401      	adds	r4, #1
 800134c:	2c08      	cmp	r4, #8
 800134e:	d1e2      	bne.n	8001316 <GPIO_Init+0x5e>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 8001350:	6041      	str	r1, [r0, #4]
 8001352:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001354 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8001354:	6883      	ldr	r3, [r0, #8]
 8001356:	4219      	tst	r1, r3
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8001358:	bf14      	ite	ne
 800135a:	2001      	movne	r0, #1
 800135c:	2000      	moveq	r0, #0
 800135e:	4770      	bx	lr

08001360 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 8001360:	6101      	str	r1, [r0, #16]
 8001362:	4770      	bx	lr

08001364 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8001364:	6141      	str	r1, [r0, #20]
 8001366:	4770      	bx	lr

08001368 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 8001368:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 800136a:	4c13      	ldr	r4, [pc, #76]	; (80013b8 <GPIO_PinRemapConfig+0x50>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 800136c:	f400 1540 	and.w	r5, r0, #3145728	; 0x300000
 8001370:	f5b5 1f40 	cmp.w	r5, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 8001374:	6863      	ldr	r3, [r4, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 8001376:	b282      	uxth	r2, r0

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 8001378:	d106      	bne.n	8001388 <GPIO_PinRemapConfig+0x20>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 800137a:	6865      	ldr	r5, [r4, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 800137c:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 8001380:	f025 6570 	bic.w	r5, r5, #251658240	; 0xf000000
 8001384:	6065      	str	r5, [r4, #4]
 8001386:	e00e      	b.n	80013a6 <GPIO_PinRemapConfig+0x3e>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 8001388:	02c4      	lsls	r4, r0, #11
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800138a:	bf55      	itete	pl
 800138c:	0d44      	lsrpl	r4, r0, #21
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 800138e:	2403      	movmi	r4, #3
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 8001390:	0124      	lslpl	r4, r4, #4
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
 8001392:	f3c0 4503 	ubfxmi	r5, r0, #16, #4
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
  {
    tmp1 = ((u32)0x03) << tmpmask;
 8001396:	bf4c      	ite	mi
 8001398:	40ac      	lslmi	r4, r5
    tmpreg &= ~tmp1;
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 800139a:	fa02 f404 	lslpl.w	r4, r2, r4
 800139e:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80013a2:	f043 6370 	orr.w	r3, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80013a6:	b119      	cbz	r1, 80013b0 <GPIO_PinRemapConfig+0x48>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80013a8:	0d40      	lsrs	r0, r0, #21
 80013aa:	0100      	lsls	r0, r0, #4
 80013ac:	4082      	lsls	r2, r0
 80013ae:	4313      	orrs	r3, r2
  }

  AFIO->MAPR = tmpreg;
 80013b0:	4a01      	ldr	r2, [pc, #4]	; (80013b8 <GPIO_PinRemapConfig+0x50>)
 80013b2:	6053      	str	r3, [r2, #4]
 80013b4:	bd30      	pop	{r4, r5, pc}
 80013b6:	bf00      	nop
 80013b8:	40010000 	andmi	r0, r1, r0

080013bc <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80013bc:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80013c0:	4b02      	ldr	r3, [pc, #8]	; (80013cc <NVIC_PriorityGroupConfig+0x10>)
 80013c2:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80013c6:	60d8      	str	r0, [r3, #12]
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	e000ed00 	and	lr, r0, r0, lsl #26

080013d0 <NVIC_Init>:
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80013d0:	78c2      	ldrb	r2, [r0, #3]
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80013d2:	b530      	push	{r4, r5, lr}
 80013d4:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80013d6:	b372      	cbz	r2, 8001436 <NVIC_Init+0x66>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013d8:	4a1c      	ldr	r2, [pc, #112]	; (800144c <NVIC_Init+0x7c>)
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80013da:	f003 0503 	and.w	r5, r3, #3
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013de:	68d4      	ldr	r4, [r2, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013e0:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 80013e2:	43e4      	mvns	r4, r4
 80013e4:	f3c4 2402 	ubfx	r4, r4, #8, #3
    tmppre = (0x4 - tmppriority);
 80013e8:	f1c4 0104 	rsb	r1, r4, #4
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80013ec:	fa02 f101 	lsl.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 80013f0:	220f      	movs	r2, #15
 80013f2:	40e2      	lsrs	r2, r4
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 80013f4:	7884      	ldrb	r4, [r0, #2]
 80013f6:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
 80013fa:	4022      	ands	r2, r4
 80013fc:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8001400:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
 8001404:	430a      	orrs	r2, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 8001406:	f8d3 4300 	ldr.w	r4, [r3, #768]	; 0x300
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800140a:	00ed      	lsls	r5, r5, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 800140c:	0112      	lsls	r2, r2, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800140e:	21ff      	movs	r1, #255	; 0xff
 8001410:	40a9      	lsls	r1, r5
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8001412:	40aa      	lsls	r2, r5
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 8001414:	ea24 0401 	bic.w	r4, r4, r1
    tmppriority &= tmpmask;  
 8001418:	400a      	ands	r2, r1
    tmpreg |= tmppriority;
 800141a:	4322      	orrs	r2, r4

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 800141c:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001420:	7803      	ldrb	r3, [r0, #0]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001422:	2201      	movs	r2, #1
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001424:	0959      	lsrs	r1, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001426:	f003 031f 	and.w	r3, r3, #31
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
    tmpreg |= tmppriority;

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 800142e:	4a08      	ldr	r2, [pc, #32]	; (8001450 <NVIC_Init+0x80>)
 8001430:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8001434:	bd30      	pop	{r4, r5, pc}
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001436:	095a      	lsrs	r2, r3, #5
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
 8001438:	2101      	movs	r1, #1
 800143a:	f003 031f 	and.w	r3, r3, #31
 800143e:	4099      	lsls	r1, r3
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 8001440:	f102 0320 	add.w	r3, r2, #32
 8001444:	4a02      	ldr	r2, [pc, #8]	; (8001450 <NVIC_Init+0x80>)
 8001446:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800144a:	bd30      	pop	{r4, r5, pc}
 800144c:	e000ed00 	and	lr, r0, r0, lsl #26
 8001450:	e000e100 	and	lr, r0, r0, lsl #2

08001454 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8001454:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8001458:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800145c:	4b01      	ldr	r3, [pc, #4]	; (8001464 <NVIC_SetVectorTable+0x10>)
 800145e:	4308      	orrs	r0, r1
 8001460:	6098      	str	r0, [r3, #8]
 8001462:	4770      	bx	lr
 8001464:	e000ed00 	and	lr, r0, r0, lsl #26

08001468 <NVIC_GenerateSystemReset>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
 8001468:	b508      	push	{r3, lr}
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 800146a:	4a03      	ldr	r2, [pc, #12]	; (8001478 <NVIC_GenerateSystemReset+0x10>)
 800146c:	4b03      	ldr	r3, [pc, #12]	; (800147c <NVIC_GenerateSystemReset+0x14>)
 800146e:	60da      	str	r2, [r3, #12]
  __DSB();                                                                             /* Ensure completion of memory access */
 8001470:	f7fe fe69 	bl	8000146 <__DSB>
    while(1);
 8001474:	e7fe      	b.n	8001474 <NVIC_GenerateSystemReset+0xc>
 8001476:	bf00      	nop
 8001478:	05fa0004 	ldrbeq	r0, [sl, #4]!
 800147c:	e000ed00 	and	lr, r0, r0, lsl #26

08001480 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <RCC_DeInit+0x34>)
 8001482:	681a      	ldr	r2, [r3, #0]
 8001484:	f042 0201 	orr.w	r2, r2, #1
 8001488:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 800148a:	6859      	ldr	r1, [r3, #4]
 800148c:	4a0a      	ldr	r2, [pc, #40]	; (80014b8 <RCC_DeInit+0x38>)
 800148e:	400a      	ands	r2, r1
 8001490:	605a      	str	r2, [r3, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8001492:	681a      	ldr	r2, [r3, #0]
 8001494:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001498:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800149c:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 800149e:	681a      	ldr	r2, [r3, #0]
 80014a0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014a4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 80014a6:	685a      	ldr	r2, [r3, #4]
 80014a8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80014ac:	605a      	str	r2, [r3, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80014ae:	2200      	movs	r2, #0
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	4770      	bx	lr
 80014b4:	40021000 	andmi	r1, r2, r0
 80014b8:	f8ff0000 			; <UNDEFINED> instruction: 0xf8ff0000

080014bc <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <RCC_HSEConfig+0x34>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014be:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 80014c2:	681a      	ldr	r2, [r3, #0]
 80014c4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80014c8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80014d0:	601a      	str	r2, [r3, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 80014d2:	d003      	beq.n	80014dc <RCC_HSEConfig+0x20>
 80014d4:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 80014d8:	d004      	beq.n	80014e4 <RCC_HSEConfig+0x28>
 80014da:	4770      	bx	lr
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80014e2:	e002      	b.n	80014ea <RCC_HSEConfig+0x2e>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	f442 22a0 	orr.w	r2, r2, #327680	; 0x50000
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	40021000 	andmi	r1, r2, r0

080014f4 <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 80014f4:	4a03      	ldr	r2, [pc, #12]	; (8001504 <RCC_PLLConfig+0x10>)
 80014f6:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;
 80014f8:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80014fc:	4319      	orrs	r1, r3

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 80014fe:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001500:	6050      	str	r0, [r2, #4]
 8001502:	4770      	bx	lr
 8001504:	40021000 	andmi	r1, r2, r0

08001508 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8001508:	4b01      	ldr	r3, [pc, #4]	; (8001510 <RCC_PLLCmd+0x8>)
 800150a:	6018      	str	r0, [r3, #0]
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	42420060 	submi	r0, r2, #96	; 0x60

08001514 <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8001514:	4a03      	ldr	r2, [pc, #12]	; (8001524 <RCC_SYSCLKConfig+0x10>)
 8001516:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8001518:	f023 0303 	bic.w	r3, r3, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800151c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800151e:	6050      	str	r0, [r2, #4]
 8001520:	4770      	bx	lr
 8001522:	bf00      	nop
 8001524:	40021000 	andmi	r1, r2, r0

08001528 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8001528:	4b02      	ldr	r3, [pc, #8]	; (8001534 <RCC_GetSYSCLKSource+0xc>)
 800152a:	6858      	ldr	r0, [r3, #4]
}
 800152c:	f000 000c 	and.w	r0, r0, #12
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	40021000 	andmi	r1, r2, r0

08001538 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8001538:	4a03      	ldr	r2, [pc, #12]	; (8001548 <RCC_HCLKConfig+0x10>)
 800153a:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 800153c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8001540:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001542:	6050      	str	r0, [r2, #4]
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	40021000 	andmi	r1, r2, r0

0800154c <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800154c:	4a03      	ldr	r2, [pc, #12]	; (800155c <RCC_PCLK1Config+0x10>)
 800154e:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8001550:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8001554:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8001556:	6050      	str	r0, [r2, #4]
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	40021000 	andmi	r1, r2, r0

08001560 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8001560:	4a03      	ldr	r2, [pc, #12]	; (8001570 <RCC_PCLK2Config+0x10>)
 8001562:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8001564:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8001568:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800156c:	6050      	str	r0, [r2, #4]
 800156e:	4770      	bx	lr
 8001570:	40021000 	andmi	r1, r2, r0

08001574 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8001574:	4b01      	ldr	r3, [pc, #4]	; (800157c <RCC_USBCLKConfig+0x8>)
 8001576:	6018      	str	r0, [r3, #0]
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	424200d8 	submi	r0, r2, #216	; 0xd8

08001580 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001580:	4a1c      	ldr	r2, [pc, #112]	; (80015f4 <RCC_GetClocksFreq+0x74>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8001582:	b510      	push	{r4, lr}
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8001584:	6853      	ldr	r3, [r2, #4]
 8001586:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 800158a:	2b04      	cmp	r3, #4
 800158c:	d001      	beq.n	8001592 <RCC_GetClocksFreq+0x12>
 800158e:	2b08      	cmp	r3, #8
 8001590:	d001      	beq.n	8001596 <RCC_GetClocksFreq+0x16>
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
      break;

    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 8001592:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <RCC_GetClocksFreq+0x78>)
 8001594:	e00e      	b.n	80015b4 <RCC_GetClocksFreq+0x34>
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8001596:	6853      	ldr	r3, [r2, #4]
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8001598:	6851      	ldr	r1, [r2, #4]
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 800159a:	f3c3 4383 	ubfx	r3, r3, #18, #4

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 800159e:	03cc      	lsls	r4, r1, #15
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;
 80015a0:	f103 0302 	add.w	r3, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 80015a4:	d502      	bpl.n	80015ac <RCC_GetClocksFreq+0x2c>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 80015a6:	6851      	ldr	r1, [r2, #4]
 80015a8:	0389      	lsls	r1, r1, #14
 80015aa:	d501      	bpl.n	80015b0 <RCC_GetClocksFreq+0x30>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 80015ac:	4913      	ldr	r1, [pc, #76]	; (80015fc <RCC_GetClocksFreq+0x7c>)
 80015ae:	e000      	b.n	80015b2 <RCC_GetClocksFreq+0x32>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 80015b0:	4911      	ldr	r1, [pc, #68]	; (80015f8 <RCC_GetClocksFreq+0x78>)
 80015b2:	434b      	muls	r3, r1
 80015b4:	6003      	str	r3, [r0, #0]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 80015b6:	6853      	ldr	r3, [r2, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80015b8:	4911      	ldr	r1, [pc, #68]	; (8001600 <RCC_GetClocksFreq+0x80>)
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
  tmp = tmp >> 4;
 80015ba:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80015be:	5ccc      	ldrb	r4, [r1, r3]
 80015c0:	6803      	ldr	r3, [r0, #0]
 80015c2:	40e3      	lsrs	r3, r4
 80015c4:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 80015c6:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 8;
 80015c8:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015cc:	5d0c      	ldrb	r4, [r1, r4]
 80015ce:	fa23 f404 	lsr.w	r4, r3, r4
 80015d2:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 80015d4:	6854      	ldr	r4, [r2, #4]
  tmp = tmp >> 11;
 80015d6:	f3c4 24c2 	ubfx	r4, r4, #11, #3
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80015da:	5d0c      	ldrb	r4, [r1, r4]
 80015dc:	40e3      	lsrs	r3, r4
 80015de:	60c3      	str	r3, [r0, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 80015e0:	6852      	ldr	r2, [r2, #4]
  tmp = tmp >> 14;
 80015e2:	f3c2 3281 	ubfx	r2, r2, #14, #2
  presc = ADCPrescTable[tmp];
 80015e6:	440a      	add	r2, r1
 80015e8:	7c12      	ldrb	r2, [r2, #16]

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 80015ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80015ee:	6103      	str	r3, [r0, #16]
 80015f0:	bd10      	pop	{r4, pc}
 80015f2:	bf00      	nop
 80015f4:	40021000 	andmi	r1, r2, r0
 80015f8:	007a1200 	rsbseq	r1, sl, r0, lsl #4
 80015fc:	003d0900 	eorseq	r0, sp, r0, lsl #18
 8001600:	08002743 	stmdaeq	r0, {r0, r1, r6, r8, r9, sl, sp}

08001604 <RCC_APB2PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8001604:	4b04      	ldr	r3, [pc, #16]	; (8001618 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8001606:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001608:	b109      	cbz	r1, 800160e <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800160a:	4310      	orrs	r0, r2
 800160c:	e001      	b.n	8001612 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800160e:	ea22 0000 	bic.w	r0, r2, r0
 8001612:	6198      	str	r0, [r3, #24]
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	40021000 	andmi	r1, r2, r0

0800161c <RCC_APB1PeriphClockCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 800161c:	4b04      	ldr	r3, [pc, #16]	; (8001630 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800161e:	69da      	ldr	r2, [r3, #28]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001620:	b109      	cbz	r1, 8001626 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001622:	4310      	orrs	r0, r2
 8001624:	e001      	b.n	800162a <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8001626:	ea22 0000 	bic.w	r0, r2, r0
 800162a:	61d8      	str	r0, [r3, #28]
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	40021000 	andmi	r1, r2, r0

08001634 <RCC_APB2PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState)
{
 8001634:	4b04      	ldr	r3, [pc, #16]	; (8001648 <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8001636:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001638:	b109      	cbz	r1, 800163e <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800163a:	4310      	orrs	r0, r2
 800163c:	e001      	b.n	8001642 <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 800163e:	ea22 0000 	bic.w	r0, r2, r0
 8001642:	60d8      	str	r0, [r3, #12]
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	40021000 	andmi	r1, r2, r0

0800164c <RCC_APB1PeriphResetCmd>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState)
{
 800164c:	4b04      	ldr	r3, [pc, #16]	; (8001660 <RCC_APB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 800164e:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001650:	b109      	cbz	r1, 8001656 <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8001652:	4310      	orrs	r0, r2
 8001654:	e001      	b.n	800165a <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8001656:	ea22 0000 	bic.w	r0, r2, r0
 800165a:	6118      	str	r0, [r3, #16]
 800165c:	4770      	bx	lr
 800165e:	bf00      	nop
 8001660:	40021000 	andmi	r1, r2, r0

08001664 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8001664:	0942      	lsrs	r2, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8001666:	2a01      	cmp	r2, #1
 8001668:	4b07      	ldr	r3, [pc, #28]	; (8001688 <RCC_GetFlagStatus+0x24>)
 800166a:	d101      	bne.n	8001670 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	e003      	b.n	8001678 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8001670:	2a02      	cmp	r2, #2
  {
    statusreg = RCC->BDCR;
 8001672:	bf0c      	ite	eq
 8001674:	6a1b      	ldreq	r3, [r3, #32]
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8001676:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_Mask;

  if ((statusreg & ((u32)1 << tmp)) != (u32)RESET)
 8001678:	f000 001f 	and.w	r0, r0, #31
 800167c:	fa23 f000 	lsr.w	r0, r3, r0
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8001680:	f000 0001 	and.w	r0, r0, #1
 8001684:	4770      	bx	lr
 8001686:	bf00      	nop
 8001688:	40021000 	andmi	r1, r2, r0

0800168c <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 800168c:	b507      	push	{r0, r1, r2, lr}
  vu32 StartUpCounter = 0;
 800168e:	2300      	movs	r3, #0
 8001690:	9301      	str	r3, [sp, #4]
  FlagStatus HSEStatus = RESET;
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 8001692:	2031      	movs	r0, #49	; 0x31
 8001694:	f7ff ffe6 	bl	8001664 <RCC_GetFlagStatus>
    StartUpCounter++;  
 8001698:	9b01      	ldr	r3, [sp, #4]
 800169a:	3301      	adds	r3, #1
 800169c:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 800169e:	b918      	cbnz	r0, 80016a8 <RCC_WaitForHSEStartUp+0x1c>
 80016a0:	9b01      	ldr	r3, [sp, #4]
 80016a2:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80016a6:	d1f4      	bne.n	8001692 <RCC_WaitForHSEStartUp+0x6>


  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80016a8:	2031      	movs	r0, #49	; 0x31
 80016aa:	f7ff ffdb 	bl	8001664 <RCC_GetFlagStatus>
  {
    status = ERROR;
  }  

  return (status);
}
 80016ae:	3000      	adds	r0, #0
 80016b0:	bf18      	it	ne
 80016b2:	2001      	movne	r0, #1
 80016b4:	b003      	add	sp, #12
 80016b6:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080016bc <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 80016bc:	4a02      	ldr	r2, [pc, #8]	; (80016c8 <RCC_ClearFlag+0xc>)
 80016be:	6a53      	ldr	r3, [r2, #36]	; 0x24
 80016c0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016c4:	6253      	str	r3, [r2, #36]	; 0x24
 80016c6:	4770      	bx	lr
 80016c8:	40021000 	andmi	r1, r2, r0

080016cc <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80016cc:	8803      	ldrh	r3, [r0, #0]
 80016ce:	88ca      	ldrh	r2, [r1, #6]
 80016d0:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80016d4:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80016d6:	8803      	ldrh	r3, [r0, #0]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	4313      	orrs	r3, r2
 80016dc:	884a      	ldrh	r2, [r1, #2]
 80016de:	4313      	orrs	r3, r2
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80016e4:	888b      	ldrh	r3, [r1, #4]
 80016e6:	8583      	strh	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80016e8:	880b      	ldrh	r3, [r1, #0]
 80016ea:	8503      	strh	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80016ec:	2301      	movs	r3, #1
 80016ee:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80016f0:	4b04      	ldr	r3, [pc, #16]	; (8001704 <TIM_TimeBaseInit+0x38>)
 80016f2:	4298      	cmp	r0, r3
 80016f4:	d003      	beq.n	80016fe <TIM_TimeBaseInit+0x32>
 80016f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80016fa:	4298      	cmp	r0, r3
 80016fc:	d101      	bne.n	8001702 <TIM_TimeBaseInit+0x36>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80016fe:	7a0b      	ldrb	r3, [r1, #8]
 8001700:	8603      	strh	r3, [r0, #48]	; 0x30
 8001702:	4770      	bx	lr
 8001704:	40012c00 	andmi	r2, r1, r0, lsl #24

08001708 <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 8001708:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800170a:	b119      	cbz	r1, 8001714 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 800170c:	b29b      	uxth	r3, r3
 800170e:	f043 0301 	orr.w	r3, r3, #1
 8001712:	e003      	b.n	800171c <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 8001714:	f023 0301 	bic.w	r3, r3, #1
 8001718:	059b      	lsls	r3, r3, #22
 800171a:	0d9b      	lsrs	r3, r3, #22
 800171c:	8003      	strh	r3, [r0, #0]
 800171e:	4770      	bx	lr

08001720 <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001720:	8983      	ldrh	r3, [r0, #12]
 8001722:	b29b      	uxth	r3, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001724:	b10a      	cbz	r2, 800172a <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8001726:	4319      	orrs	r1, r3
 8001728:	e001      	b.n	800172e <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 800172a:	ea23 0101 	bic.w	r1, r3, r1
 800172e:	8181      	strh	r1, [r0, #12]
 8001730:	4770      	bx	lr

08001732 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8001732:	8501      	strh	r1, [r0, #40]	; 0x28

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8001734:	8282      	strh	r2, [r0, #20]
 8001736:	4770      	bx	lr

08001738 <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8001738:	43c9      	mvns	r1, r1
 800173a:	b289      	uxth	r1, r1
 800173c:	8201      	strh	r1, [r0, #16]
 800173e:	4770      	bx	lr

08001740 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8001740:	43c9      	mvns	r1, r1
 8001742:	b289      	uxth	r1, r1
 8001744:	8201      	strh	r1, [r0, #16]
 8001746:	4770      	bx	lr

08001748 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8001748:	4b01      	ldr	r3, [pc, #4]	; (8001750 <SysTick_SetReload+0x8>)
 800174a:	6058      	str	r0, [r3, #4]
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	e000e010 	and	lr, r0, r0, lsl r0

08001754 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8001754:	2801      	cmp	r0, #1
 8001756:	4b08      	ldr	r3, [pc, #32]	; (8001778 <SysTick_CounterCmd+0x24>)
 8001758:	d103      	bne.n	8001762 <SysTick_CounterCmd+0xe>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	f042 0201 	orr.w	r2, r2, #1
 8001760:	e004      	b.n	800176c <SysTick_CounterCmd+0x18>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8001762:	3002      	adds	r0, #2
 8001764:	d104      	bne.n	8001770 <SysTick_CounterCmd+0x1c>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	f022 0201 	bic.w	r2, r2, #1
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	4770      	bx	lr
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8001770:	2200      	movs	r2, #0
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000e010 	and	lr, r0, r0, lsl r0

0800177c <SysTick_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void SysTick_ITConfig(FunctionalState NewState)
{
 800177c:	4b04      	ldr	r3, [pc, #16]	; (8001790 <SysTick_ITConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 800177e:	681a      	ldr	r2, [r3, #0]
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001780:	b110      	cbz	r0, 8001788 <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8001782:	f042 0202 	orr.w	r2, r2, #2
 8001786:	e001      	b.n	800178c <SysTick_ITConfig+0x10>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 8001788:	f022 0202 	bic.w	r2, r2, #2
 800178c:	601a      	str	r2, [r3, #0]
 800178e:	4770      	bx	lr
 8001790:	e000e010 	and	lr, r0, r0, lsl r0

08001794 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8001794:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8001796:	4b22      	ldr	r3, [pc, #136]	; (8001820 <USART_DeInit+0x8c>)
 8001798:	4298      	cmp	r0, r3
 800179a:	d02c      	beq.n	80017f6 <USART_DeInit+0x62>
 800179c:	d808      	bhi.n	80017b0 <USART_DeInit+0x1c>
 800179e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80017a2:	4298      	cmp	r0, r3
 80017a4:	d017      	beq.n	80017d6 <USART_DeInit+0x42>
 80017a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017aa:	4298      	cmp	r0, r3
 80017ac:	d01b      	beq.n	80017e6 <USART_DeInit+0x52>
 80017ae:	bd08      	pop	{r3, pc}
 80017b0:	4b1c      	ldr	r3, [pc, #112]	; (8001824 <USART_DeInit+0x90>)
 80017b2:	4298      	cmp	r0, r3
 80017b4:	d027      	beq.n	8001806 <USART_DeInit+0x72>
 80017b6:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 80017ba:	4298      	cmp	r0, r3
 80017bc:	d12f      	bne.n	800181e <USART_DeInit+0x8a>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 80017be:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017c2:	2101      	movs	r1, #1
 80017c4:	f7ff ff36 	bl	8001634 <RCC_APB2PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80017c8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

  switch (*(u32*)&USARTx)
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 80017cc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80017d0:	2100      	movs	r1, #0
 80017d2:	f7ff bf2f 	b.w	8001634 <RCC_APB2PeriphResetCmd>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 80017d6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017da:	2101      	movs	r1, #1
 80017dc:	f7ff ff36 	bl	800164c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 80017e0:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80017e4:	e016      	b.n	8001814 <USART_DeInit+0x80>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80017e6:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017ea:	2101      	movs	r1, #1
 80017ec:	f7ff ff2e 	bl	800164c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80017f0:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80017f4:	e00e      	b.n	8001814 <USART_DeInit+0x80>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80017f6:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80017fa:	2101      	movs	r1, #1
 80017fc:	f7ff ff26 	bl	800164c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8001800:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001804:	e006      	b.n	8001814 <USART_DeInit+0x80>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8001806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800180a:	2101      	movs	r1, #1
 800180c:	f7ff ff1e 	bl	800164c <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 8001810:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8001814:	2100      	movs	r1, #0
      break;            

    default:
      break;
  }
}
 8001816:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800181a:	f7ff bf17 	b.w	800164c <RCC_APB1PeriphResetCmd>
 800181e:	bd08      	pop	{r3, pc}
 8001820:	40004c00 	andmi	r4, r0, r0, lsl #24
 8001824:	40005000 	andmi	r5, r0, r0

08001828 <USART_Init>:
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001828:	b530      	push	{r4, r5, lr}
 800182a:	460d      	mov	r5, r1
 800182c:	4604      	mov	r4, r0
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 800182e:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001830:	88ca      	ldrh	r2, [r1, #6]
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001832:	b29b      	uxth	r3, r3
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 8001834:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
 8001838:	4313      	orrs	r3, r2
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 800183a:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800183c:	8982      	ldrh	r2, [r0, #12]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800183e:	8909      	ldrh	r1, [r1, #8]
 8001840:	88ab      	ldrh	r3, [r5, #4]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8001842:	b292      	uxth	r2, r2

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001844:	430b      	orrs	r3, r1
 8001846:	8969      	ldrh	r1, [r5, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 8001848:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 800184c:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 800184e:	f022 020c 	bic.w	r2, r2, #12

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8001852:	4313      	orrs	r3, r2
 8001854:	b29b      	uxth	r3, r3
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 8001856:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8001858:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 800185a:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 800185c:	b29b      	uxth	r3, r3
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 800185e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8001862:	b087      	sub	sp, #28
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8001864:	4313      	orrs	r3, r2

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 8001866:	8283      	strh	r3, [r0, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8001868:	a801      	add	r0, sp, #4
 800186a:	f7ff fe89 	bl	8001580 <RCC_GetClocksFreq>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800186e:	9b03      	ldr	r3, [sp, #12]
/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001870:	9a04      	ldr	r2, [sp, #16]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001872:	490e      	ldr	r1, [pc, #56]	; (80018ac <USART_Init+0x84>)
 8001874:	428c      	cmp	r4, r1
 8001876:	bf18      	it	ne
 8001878:	461a      	movne	r2, r3
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 800187a:	2319      	movs	r3, #25
 800187c:	4353      	muls	r3, r2
 800187e:	682a      	ldr	r2, [r5, #0]
 8001880:	0092      	lsls	r2, r2, #2
 8001882:	fbb3 f2f2 	udiv	r2, r3, r2
  tmpreg = (integerdivider / 0x64) << 0x04;
 8001886:	2364      	movs	r3, #100	; 0x64
 8001888:	fbb2 f0f3 	udiv	r0, r2, r3
 800188c:	0100      	lsls	r0, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
 800188e:	0901      	lsrs	r1, r0, #4
 8001890:	fb03 2211 	mls	r2, r3, r1, r2
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8001894:	0112      	lsls	r2, r2, #4
 8001896:	3232      	adds	r2, #50	; 0x32
 8001898:	fbb2 f3f3 	udiv	r3, r2, r3
 800189c:	f003 030f 	and.w	r3, r3, #15
 80018a0:	4303      	orrs	r3, r0

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	8123      	strh	r3, [r4, #8]
}
 80018a6:	b007      	add	sp, #28
 80018a8:	bd30      	pop	{r4, r5, pc}
 80018aa:	bf00      	nop
 80018ac:	40013800 	andmi	r3, r1, r0, lsl #16

080018b0 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 80018b0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80018b4:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018b6:	220c      	movs	r2, #12
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 80018b8:	2300      	movs	r3, #0
 80018ba:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 80018bc:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 80018be:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80018c0:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 80018c2:	8183      	strh	r3, [r0, #12]
 80018c4:	4770      	bx	lr

080018c6 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018c6:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80018c8:	b119      	cbz	r1, 80018d2 <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 80018ca:	b29b      	uxth	r3, r3
 80018cc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018d0:	e003      	b.n	80018da <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 80018d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80018d6:	041b      	lsls	r3, r3, #16
 80018d8:	0c1b      	lsrs	r3, r3, #16
 80018da:	8183      	strh	r3, [r0, #12]
 80018dc:	4770      	bx	lr

080018de <USART_ITConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 80018de:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 80018e0:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018e4:	2301      	movs	r3, #1
 80018e6:	f001 011f 	and.w	r1, r1, #31
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018ea:	2c01      	cmp	r4, #1
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 80018ec:	fa03 f301 	lsl.w	r3, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 80018f0:	d101      	bne.n	80018f6 <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 80018f2:	300c      	adds	r0, #12
 80018f4:	e003      	b.n	80018fe <USART_ITConfig+0x20>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 80018f6:	2c02      	cmp	r4, #2
  {
    usartxbase += 0x10;
 80018f8:	bf0c      	ite	eq
 80018fa:	3010      	addeq	r0, #16
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 80018fc:	3014      	addne	r0, #20
  }
  if (NewState != DISABLE)
 80018fe:	b112      	cbz	r2, 8001906 <USART_ITConfig+0x28>
  {
    *(vu32*)usartxbase  |= itmask;
 8001900:	6802      	ldr	r2, [r0, #0]
 8001902:	4313      	orrs	r3, r2
 8001904:	e002      	b.n	800190c <USART_ITConfig+0x2e>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8001906:	6802      	ldr	r2, [r0, #0]
 8001908:	ea22 0303 	bic.w	r3, r2, r3
 800190c:	6003      	str	r3, [r0, #0]
 800190e:	bd10      	pop	{r4, pc}

08001910 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8001910:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001914:	8081      	strh	r1, [r0, #4]
 8001916:	4770      	bx	lr

08001918 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8001918:	8880      	ldrh	r0, [r0, #4]
}
 800191a:	f3c0 0008 	ubfx	r0, r0, #0, #9
 800191e:	4770      	bx	lr

08001920 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8001920:	8803      	ldrh	r3, [r0, #0]
 8001922:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001924:	bf14      	ite	ne
 8001926:	2001      	movne	r0, #1
 8001928:	2000      	moveq	r0, #0
 800192a:	4770      	bx	lr

0800192c <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 800192c:	43c9      	mvns	r1, r1
 800192e:	b289      	uxth	r1, r1
 8001930:	8001      	strh	r1, [r0, #0]
 8001932:	4770      	bx	lr

08001934 <USART_GetITStatus>:
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001934:	2301      	movs	r3, #1
*                       - USART_IT_PE:   Parity Error interrupt
* Output         : None
* Return         : The new state of USART_IT (SET or RESET).
*******************************************************************************/
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, u16 USART_IT)
{
 8001936:	b510      	push	{r4, lr}
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8001938:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800193c:	f001 021f 	and.w	r2, r1, #31
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001940:	429c      	cmp	r4, r3
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 8001942:	fa03 f202 	lsl.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8001946:	d101      	bne.n	800194c <USART_GetITStatus+0x18>
  {
    itmask &= USARTx->CR1;
 8001948:	8983      	ldrh	r3, [r0, #12]
 800194a:	e003      	b.n	8001954 <USART_GetITStatus+0x20>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 800194c:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 800194e:	bf0c      	ite	eq
 8001950:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8001952:	8a83      	ldrhne	r3, [r0, #20]
 8001954:	b29b      	uxth	r3, r3
 8001956:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
  bitpos &= USARTx->SR;
 8001958:	8802      	ldrh	r2, [r0, #0]
 800195a:	b292      	uxth	r2, r2

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800195c:	b13b      	cbz	r3, 800196e <USART_GetITStatus+0x3a>
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 800195e:	0a09      	lsrs	r1, r1, #8
 8001960:	2301      	movs	r3, #1
 8001962:	408b      	lsls	r3, r1
  bitpos &= USARTx->SR;

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 8001964:	4213      	tst	r3, r2
  {
    bitstatus = SET;
 8001966:	bf14      	ite	ne
 8001968:	2001      	movne	r0, #1
 800196a:	2000      	moveq	r0, #0
 800196c:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 800196e:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 8001970:	bd10      	pop	{r4, pc}
	...

08001974 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8001974:	4668      	mov	r0, sp
 8001976:	f020 0107 	bic.w	r1, r0, #7
 800197a:	468d      	mov	sp, r1
 800197c:	b501      	push	{r0, lr}
 800197e:	4a0c      	ldr	r2, [pc, #48]	; (80019b0 <Reset_Handler+0x3c>)
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <Reset_Handler+0x40>)

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8001982:	490d      	ldr	r1, [pc, #52]	; (80019b8 <Reset_Handler+0x44>)
 8001984:	428b      	cmp	r3, r1
 8001986:	d204      	bcs.n	8001992 <Reset_Handler+0x1e>
    {
        *(pulDest++) = *(pulSrc++);
 8001988:	f852 1f04 	ldr.w	r1, [r2, #4]!
 800198c:	f843 1b04 	str.w	r1, [r3], #4
 8001990:	e7f7      	b.n	8001982 <Reset_Handler+0xe>
 8001992:	4b0a      	ldr	r3, [pc, #40]	; (80019bc <Reset_Handler+0x48>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8001994:	4a0a      	ldr	r2, [pc, #40]	; (80019c0 <Reset_Handler+0x4c>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d203      	bcs.n	80019a2 <Reset_Handler+0x2e>
    {
        *(pulDest++) = 0;
 800199a:	2200      	movs	r2, #0
 800199c:	f843 2b04 	str.w	r2, [r3], #4
 80019a0:	e7f8      	b.n	8001994 <Reset_Handler+0x20>
    }

    //
    // Call the application's entry point.
    //
    main();
 80019a2:	f7ff f837 	bl	8000a14 <main>
}
 80019a6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 80019aa:	4685      	mov	sp, r0
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	08002848 	stmdaeq	r0, {r3, r6, fp, sp}
 80019b4:	20000000 	andcs	r0, r0, r0
 80019b8:	200000e4 	andcs	r0, r0, r4, ror #1
 80019bc:	200000e4 	andcs	r0, r0, r4, ror #1
 80019c0:	20000720 	andcs	r0, r0, r0, lsr #14

080019c4 <USB_Init>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80019c4:	4b06      	ldr	r3, [pc, #24]	; (80019e0 <USB_Init+0x1c>)
 80019c6:	4a07      	ldr	r2, [pc, #28]	; (80019e4 <USB_Init+0x20>)
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 80019c8:	4907      	ldr	r1, [pc, #28]	; (80019e8 <USB_Init+0x24>)
* Output         : None.
* Return         : None.
*******************************************************************************/
void USB_Init(void)
{
  pInformation = &Device_Info;
 80019ca:	6013      	str	r3, [r2, #0]
  pInformation->ControlState = 2;
 80019cc:	2202      	movs	r2, #2
 80019ce:	721a      	strb	r2, [r3, #8]
  pProperty = &Device_Property;
 80019d0:	4b06      	ldr	r3, [pc, #24]	; (80019ec <USB_Init+0x28>)
 80019d2:	4a07      	ldr	r2, [pc, #28]	; (80019f0 <USB_Init+0x2c>)
 80019d4:	6013      	str	r3, [r2, #0]
  pUser_Standard_Requests = &User_Standard_Requests;
 80019d6:	4a07      	ldr	r2, [pc, #28]	; (80019f4 <USB_Init+0x30>)
  /* Initialize devices one by one */
  pProperty->Init();
 80019d8:	681b      	ldr	r3, [r3, #0]
void USB_Init(void)
{
  pInformation = &Device_Info;
  pInformation->ControlState = 2;
  pProperty = &Device_Property;
  pUser_Standard_Requests = &User_Standard_Requests;
 80019da:	6011      	str	r1, [r2, #0]
  /* Initialize devices one by one */
  pProperty->Init();
 80019dc:	4718      	bx	r3
 80019de:	bf00      	nop
 80019e0:	200006f4 	strdcs	r0, [r0], -r4
 80019e4:	20000714 	andcs	r0, r0, r4, lsl r7
 80019e8:	200000bc 	strhcs	r0, [r0], -ip
 80019ec:	2000005c 	andcs	r0, r0, ip, asr r0
 80019f0:	200006ec 	andcs	r0, r0, ip, ror #13
 80019f4:	20000710 	andcs	r0, r0, r0, lsl r7

080019f8 <Standard_GetConfiguration>:
* Output         : None.
* Return         : Return 1 , if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetConfiguration(u16 Length)
{
 80019f8:	b510      	push	{r4, lr}
 80019fa:	4c06      	ldr	r4, [pc, #24]	; (8001a14 <Standard_GetConfiguration+0x1c>)
  if (Length == 0)
 80019fc:	b918      	cbnz	r0, 8001a06 <Standard_GetConfiguration+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 80019fe:	6823      	ldr	r3, [r4, #0]
 8001a00:	2201      	movs	r2, #1
 8001a02:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_Configuration);
    return 0;
 8001a04:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetConfiguration();
 8001a06:	4b04      	ldr	r3, [pc, #16]	; (8001a18 <Standard_GetConfiguration+0x20>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4798      	blx	r3
  return (u8 *)&pInformation->Current_Configuration;
 8001a0e:	6820      	ldr	r0, [r4, #0]
 8001a10:	300a      	adds	r0, #10
}
 8001a12:	bd10      	pop	{r4, pc}
 8001a14:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a18:	20000710 	andcs	r0, r0, r0, lsl r7

08001a1c <Standard_GetInterface>:
* Output         : None.
* Return         : Return 0, if the request is invalid when "Length" is 0.
*                  Return "Buffer" if the "Length" is not 0.
*******************************************************************************/
u8 *Standard_GetInterface(u16 Length)
{
 8001a1c:	b510      	push	{r4, lr}
 8001a1e:	4c06      	ldr	r4, [pc, #24]	; (8001a38 <Standard_GetInterface+0x1c>)
  if (Length == 0)
 8001a20:	b918      	cbnz	r0, 8001a2a <Standard_GetInterface+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength =
 8001a22:	6823      	ldr	r3, [r4, #0]
 8001a24:	2201      	movs	r2, #1
 8001a26:	821a      	strh	r2, [r3, #16]
      sizeof(pInformation->Current_AlternateSetting);
    return 0;
 8001a28:	bd10      	pop	{r4, pc}
  }
  pUser_Standard_Requests->User_GetInterface();
 8001a2a:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <Standard_GetInterface+0x20>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	4798      	blx	r3
  return (u8 *)&pInformation->Current_AlternateSetting;
 8001a32:	6820      	ldr	r0, [r4, #0]
 8001a34:	300c      	adds	r0, #12
}
 8001a36:	bd10      	pop	{r4, pc}
 8001a38:	20000714 	andcs	r0, r0, r4, lsl r7
 8001a3c:	20000710 	andcs	r0, r0, r0, lsl r7

08001a40 <Standard_GetStatus>:
* Output         : None.
* Return         : Return 0, if the request is at end of data block,
*                  or is invalid when "Length" is 0.
*******************************************************************************/
u8 *Standard_GetStatus(u16 Length)
{
 8001a40:	b510      	push	{r4, lr}
 8001a42:	4a20      	ldr	r2, [pc, #128]	; (8001ac4 <Standard_GetStatus+0x84>)
  if (Length == 0)
 8001a44:	b918      	cbnz	r0, 8001a4e <Standard_GetStatus+0xe>
  {
    pInformation->Ctrl_Info.Usb_wLength = 2;
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	2202      	movs	r2, #2
 8001a4a:	821a      	strh	r2, [r3, #16]
    return 0;
 8001a4c:	bd10      	pop	{r4, pc}
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a4e:	481e      	ldr	r0, [pc, #120]	; (8001ac8 <Standard_GetStatus+0x88>)

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a50:	6814      	ldr	r4, [r2, #0]
    pInformation->Ctrl_Info.Usb_wLength = 2;
    return 0;
  }

  /* Reset Status Information */
  StatusInfo.w = 0;
 8001a52:	2300      	movs	r3, #0
 8001a54:	8003      	strh	r3, [r0, #0]

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001a56:	7821      	ldrb	r1, [r4, #0]
 8001a58:	4602      	mov	r2, r0
 8001a5a:	f011 017f 	ands.w	r1, r1, #127	; 0x7f
 8001a5e:	d10d      	bne.n	8001a7c <Standard_GetStatus+0x3c>
  {
    /*Get Device Status */
    u8 Feature = pInformation->Current_Feature;
 8001a60:	7a63      	ldrb	r3, [r4, #9]

    /* Remote Wakeup enabled */
    if (ValBit(Feature, 5))
 8001a62:	0699      	lsls	r1, r3, #26
    {
      SetBit(StatusInfo0, 1);
 8001a64:	bf44      	itt	mi
 8001a66:	2102      	movmi	r1, #2
 8001a68:	7001      	strbmi	r1, [r0, #0]
    {
      ClrBit(StatusInfo0, 1);
    }      

    /* Bus-powered */
    if (ValBit(Feature, 6))
 8001a6a:	f013 0f40 	tst.w	r3, #64	; 0x40
    {
      SetBit(StatusInfo0, 0);
 8001a6e:	7803      	ldrb	r3, [r0, #0]
 8001a70:	bf14      	ite	ne
 8001a72:	f043 0301 	orrne.w	r3, r3, #1
    }
    else /* Self-powered */
    {
      ClrBit(StatusInfo0, 0);
 8001a76:	f023 0301 	biceq.w	r3, r3, #1
 8001a7a:	e014      	b.n	8001aa6 <Standard_GetStatus+0x66>
    }
  }
  /*Interface Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001a7c:	2901      	cmp	r1, #1
 8001a7e:	d020      	beq.n	8001ac2 <Standard_GetStatus+0x82>
  {
    return (u8 *)&StatusInfo;
  }
  /*Get EndPoint Status*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001a80:	2902      	cmp	r1, #2
 8001a82:	d11d      	bne.n	8001ac0 <Standard_GetStatus+0x80>
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;
 8001a84:	7961      	ldrb	r1, [r4, #5]

    Related_Endpoint = (wIndex0 & 0x0f);
 8001a86:	f001 030f 	and.w	r3, r1, #15
 8001a8a:	009b      	lsls	r3, r3, #2
    if (ValBit(wIndex0, 7))
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a8c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a90:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001a94:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a98:	681b      	ldr	r3, [r3, #0]
  {
    u8 Related_Endpoint;
    u8 wIndex0 = pInformation->USBwIndex0;

    Related_Endpoint = (wIndex0 & 0x0f);
    if (ValBit(wIndex0, 7))
 8001a9a:	d006      	beq.n	8001aaa <Standard_GetStatus+0x6a>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint))
 8001a9c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001aa0:	2b10      	cmp	r3, #16
 8001aa2:	d107      	bne.n	8001ab4 <Standard_GetStatus+0x74>
      {
        SetBit(StatusInfo0, 0); /* IN Endpoint stalled */
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	7013      	strb	r3, [r2, #0]
 8001aa8:	e004      	b.n	8001ab4 <Standard_GetStatus+0x74>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001aaa:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001aae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ab2:	e7f6      	b.n	8001aa2 <Standard_GetStatus+0x62>
  }
  else
  {
    return NULL;
  }
  pUser_Standard_Requests->User_GetStatus();
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <Standard_GetStatus+0x8c>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	4798      	blx	r3
  return (u8 *)&StatusInfo;
 8001abc:	4802      	ldr	r0, [pc, #8]	; (8001ac8 <Standard_GetStatus+0x88>)
 8001abe:	bd10      	pop	{r4, pc}
    }

  }
  else
  {
    return NULL;
 8001ac0:	4618      	mov	r0, r3
  }
  pUser_Standard_Requests->User_GetStatus();
  return (u8 *)&StatusInfo;
}
 8001ac2:	bd10      	pop	{r4, pc}
 8001ac4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ac8:	2000071a 	andcs	r0, r0, sl, lsl r7
 8001acc:	20000710 	andcs	r0, r0, r0, lsl r7

08001ad0 <DataStageIn>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void DataStageIn(void)
{
 8001ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
 8001ad4:	4f23      	ldr	r7, [pc, #140]	; (8001b64 <DataStageIn+0x94>)
 8001ad6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8001b78 <DataStageIn+0xa8>
 8001ada:	683d      	ldr	r5, [r7, #0]
  u32 save_wLength = pEPinfo->Usb_wLength;
 8001adc:	8a2b      	ldrh	r3, [r5, #16]
  u32 ControlState = pInformation->ControlState;
 8001ade:	7a2e      	ldrb	r6, [r5, #8]

  u8 *DataBuffer;
  u32 Length;

  if ((save_wLength == 0) && (ControlState == LAST_IN_DATA))
 8001ae0:	b9bb      	cbnz	r3, 8001b12 <DataStageIn+0x42>
 8001ae2:	2e04      	cmp	r6, #4
 8001ae4:	d115      	bne.n	8001b12 <DataStageIn+0x42>
  {
    if(Data_Mul_MaxPacketSize == TRUE)
 8001ae6:	4820      	ldr	r0, [pc, #128]	; (8001b68 <DataStageIn+0x98>)
 8001ae8:	7802      	ldrb	r2, [r0, #0]
 8001aea:	2a01      	cmp	r2, #1
 8001aec:	d10c      	bne.n	8001b08 <DataStageIn+0x38>
    {
      /* No more data to send and empty packet */
      Send0LengthData();
 8001aee:	4a1f      	ldr	r2, [pc, #124]	; (8001b6c <DataStageIn+0x9c>)
 8001af0:	6811      	ldr	r1, [r2, #0]
 8001af2:	4a1f      	ldr	r2, [pc, #124]	; (8001b70 <DataStageIn+0xa0>)
 8001af4:	b289      	uxth	r1, r1
 8001af6:	440a      	add	r2, r1
 8001af8:	0052      	lsls	r2, r2, #1
 8001afa:	8013      	strh	r3, [r2, #0]
 8001afc:	8053      	strh	r3, [r2, #2]
 8001afe:	2230      	movs	r2, #48	; 0x30
 8001b00:	f8a8 2000 	strh.w	r2, [r8]
      ControlState = LAST_IN_DATA;
      Data_Mul_MaxPacketSize = FALSE;
 8001b04:	7003      	strb	r3, [r0, #0]
 8001b06:	e029      	b.n	8001b5c <DataStageIn+0x8c>
    #ifdef STM32F10X_CL      
      PCD_EP_Read (ENDP0, 0, 0);
    #endif  /* STM32F10X_CL */ 
    
    #ifndef STM32F10X_CL 
      vSetEPTxStatus(EP_TX_STALL);
 8001b08:	2310      	movs	r3, #16
 8001b0a:	f8a8 3000 	strh.w	r3, [r8]
      Data_Mul_MaxPacketSize = FALSE;
    }
    else 
    {
      /* No more data to send so STALL the TX Status*/
      ControlState = WAIT_STATUS_OUT;
 8001b0e:	2607      	movs	r6, #7
 8001b10:	e024      	b.n	8001b5c <DataStageIn+0x8c>
    }
    
    goto Expect_Status_Out;
  }

  Length = pEPinfo->PacketSize;
 8001b12:	8aac      	ldrh	r4, [r5, #20]
  ControlState = (save_wLength <= Length) ? LAST_IN_DATA : IN_DATA;
 8001b14:	42a3      	cmp	r3, r4
 8001b16:	bf94      	ite	ls
 8001b18:	2604      	movls	r6, #4
 8001b1a:	2602      	movhi	r6, #2
  if (Length > save_wLength)
  {
    Length = save_wLength;
  }

  DataBuffer = (*pEPinfo->CopyData)(Length);
 8001b1c:	429c      	cmp	r4, r3
 8001b1e:	bf28      	it	cs
 8001b20:	461c      	movcs	r4, r3
 8001b22:	69ab      	ldr	r3, [r5, #24]
 8001b24:	4620      	mov	r0, r4
 8001b26:	4798      	blx	r3
 8001b28:	4681      	mov	r9, r0

#ifdef STM32F10X_CL
  PCD_EP_Write (ENDP0, DataBuffer, Length);
#else   
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	f000 fc6c 	bl	8002408 <GetEPTxAddr>
 8001b30:	4622      	mov	r2, r4
 8001b32:	4601      	mov	r1, r0
 8001b34:	4648      	mov	r0, r9
 8001b36:	f000 fb78 	bl	800222a <UserToPMABufferCopy>
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	4621      	mov	r1, r4
 8001b3e:	f000 fc83 	bl	8002448 <SetEPTxCount>

  pEPinfo->Usb_wLength -= Length;
 8001b42:	8a2b      	ldrh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
  vSetEPTxStatus(EP_TX_VALID);

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b44:	f44f 5240 	mov.w	r2, #12288	; 0x3000
  UserToPMABufferCopy(DataBuffer, GetEPTxAddr(ENDP0), Length);
#endif /* STM32F10X_CL */ 

  SetEPTxCount(ENDP0, Length);

  pEPinfo->Usb_wLength -= Length;
 8001b48:	1b1b      	subs	r3, r3, r4
 8001b4a:	822b      	strh	r3, [r5, #16]
  pEPinfo->Usb_wOffset += Length;
 8001b4c:	8a6b      	ldrh	r3, [r5, #18]
 8001b4e:	4423      	add	r3, r4
 8001b50:	826b      	strh	r3, [r5, #18]
  vSetEPTxStatus(EP_TX_VALID);
 8001b52:	2330      	movs	r3, #48	; 0x30
 8001b54:	f8a8 3000 	strh.w	r3, [r8]

  USB_StatusOut();/* Expect the host to abort the data IN stage */
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <DataStageIn+0xa4>)
 8001b5a:	801a      	strh	r2, [r3, #0]

Expect_Status_Out:
  pInformation->ControlState = ControlState;
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	721e      	strb	r6, [r3, #8]
 8001b60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001b64:	20000714 	andcs	r0, r0, r4, lsl r7
 8001b68:	20000130 	andcs	r0, r0, r0, lsr r1
 8001b6c:	40005c50 	andmi	r5, r0, r0, asr ip
 8001b70:	20003002 	andcs	r3, r0, r2
 8001b74:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001b78:	2000071e 	andcs	r0, r0, lr, lsl r7

08001b7c <Standard_SetConfiguration>:
* Output         : None.
* Return         : Return USB_SUCCESS, if the request is performed.
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{
 8001b7c:	b510      	push	{r4, lr}

  if ((pInformation->USBwValue0 <=
 8001b7e:	4b0a      	ldr	r3, [pc, #40]	; (8001ba8 <Standard_SetConfiguration+0x2c>)
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b80:	490a      	ldr	r1, [pc, #40]	; (8001bac <Standard_SetConfiguration+0x30>)
*                  Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetConfiguration(void)
{

  if ((pInformation->USBwValue0 <=
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	7849      	ldrb	r1, [r1, #1]
 8001b86:	78da      	ldrb	r2, [r3, #3]
 8001b88:	4291      	cmp	r1, r2
 8001b8a:	d30a      	bcc.n	8001ba2 <Standard_SetConfiguration+0x26>
      Device_Table.Total_Configuration) && (pInformation->USBwValue1 == 0)
 8001b8c:	7899      	ldrb	r1, [r3, #2]
 8001b8e:	b941      	cbnz	r1, 8001ba2 <Standard_SetConfiguration+0x26>
      && (pInformation->USBwIndex == 0)) /*call Back usb spec 2.0*/
 8001b90:	889c      	ldrh	r4, [r3, #4]
 8001b92:	b934      	cbnz	r4, 8001ba2 <Standard_SetConfiguration+0x26>
  {
    pInformation->Current_Configuration = pInformation->USBwValue0;
 8001b94:	729a      	strb	r2, [r3, #10]
    pUser_Standard_Requests->User_SetConfiguration();
 8001b96:	4b06      	ldr	r3, [pc, #24]	; (8001bb0 <Standard_SetConfiguration+0x34>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	4798      	blx	r3
    return USB_SUCCESS;
 8001b9e:	4620      	mov	r0, r4
 8001ba0:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USB_UNSUPPORT;
 8001ba2:	2002      	movs	r0, #2
  }
}
 8001ba4:	bd10      	pop	{r4, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001bac:	200000e0 	andcs	r0, r0, r0, ror #1
 8001bb0:	20000710 	andcs	r0, r0, r0, lsl r7

08001bb4 <Standard_SetInterface>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetInterface(void)
{
 8001bb4:	b538      	push	{r3, r4, r5, lr}
  RESULT Re;
  /*Test if the specified Interface and Alternate Setting are supported by
    the application Firmware*/
  Re = (*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, pInformation->USBwValue0);
 8001bb6:	4a0e      	ldr	r2, [pc, #56]	; (8001bf0 <Standard_SetInterface+0x3c>)
 8001bb8:	4d0e      	ldr	r5, [pc, #56]	; (8001bf4 <Standard_SetInterface+0x40>)
 8001bba:	6812      	ldr	r2, [r2, #0]
 8001bbc:	682b      	ldr	r3, [r5, #0]
 8001bbe:	6992      	ldr	r2, [r2, #24]
 8001bc0:	7958      	ldrb	r0, [r3, #5]
 8001bc2:	78d9      	ldrb	r1, [r3, #3]
 8001bc4:	4790      	blx	r2

  if (pInformation->Current_Configuration != 0)
 8001bc6:	682b      	ldr	r3, [r5, #0]
 8001bc8:	7a9a      	ldrb	r2, [r3, #10]
 8001bca:	b17a      	cbz	r2, 8001bec <Standard_SetInterface+0x38>
  {
    if ((Re != USB_SUCCESS) || (pInformation->USBwIndex1 != 0)
 8001bcc:	b970      	cbnz	r0, 8001bec <Standard_SetInterface+0x38>
 8001bce:	791a      	ldrb	r2, [r3, #4]
 8001bd0:	b962      	cbnz	r2, 8001bec <Standard_SetInterface+0x38>
        || (pInformation->USBwValue1 != 0))
 8001bd2:	789c      	ldrb	r4, [r3, #2]
 8001bd4:	b954      	cbnz	r4, 8001bec <Standard_SetInterface+0x38>
    {
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
 8001bd6:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <Standard_SetInterface+0x44>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	68db      	ldr	r3, [r3, #12]
 8001bdc:	4798      	blx	r3
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001bde:	682b      	ldr	r3, [r5, #0]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001be0:	4620      	mov	r0, r4
      return  USB_UNSUPPORT;
    }
    else if (Re == USB_SUCCESS)
    {
      pUser_Standard_Requests->User_SetInterface();
      pInformation->Current_Interface = pInformation->USBwIndex0;
 8001be2:	795a      	ldrb	r2, [r3, #5]
 8001be4:	72da      	strb	r2, [r3, #11]
      pInformation->Current_AlternateSetting = pInformation->USBwValue0;
 8001be6:	78da      	ldrb	r2, [r3, #3]
 8001be8:	731a      	strb	r2, [r3, #12]
 8001bea:	bd38      	pop	{r3, r4, r5, pc}
      return USB_SUCCESS;
    }

  }

  return USB_UNSUPPORT;
 8001bec:	2002      	movs	r0, #2
}
 8001bee:	bd38      	pop	{r3, r4, r5, pc}
 8001bf0:	200006ec 	andcs	r0, r0, ip, ror #13
 8001bf4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001bf8:	20000710 	andcs	r0, r0, r0, lsl r7

08001bfc <Standard_ClearFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_ClearFeature(void)
{
 8001bfc:	b538      	push	{r3, r4, r5, lr}
  u32     Type_Rec = Type_Recipient;
 8001bfe:	4b31      	ldr	r3, [pc, #196]	; (8001cc4 <Standard_ClearFeature+0xc8>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	7818      	ldrb	r0, [r3, #0]
  u32     Status;


  if (Type_Rec == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001c04:	f010 007f 	ands.w	r0, r0, #127	; 0x7f
 8001c08:	d104      	bne.n	8001c14 <Standard_ClearFeature+0x18>
  {/*Device Clear Feature*/
    ClrBit(pInformation->Current_Feature, 5);
 8001c0a:	7a5a      	ldrb	r2, [r3, #9]
 8001c0c:	f022 0220 	bic.w	r2, r2, #32
 8001c10:	725a      	strb	r2, [r3, #9]
    return USB_SUCCESS;
 8001c12:	bd38      	pop	{r3, r4, r5, pc}
  }
  else if (Type_Rec == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001c14:	2802      	cmp	r0, #2
 8001c16:	d153      	bne.n	8001cc0 <Standard_ClearFeature+0xc4>
    DEVICE* pDev;
    u32 Related_Endpoint;
    u32 wIndex0;
    u32 rEP;

    if ((pInformation->USBwValue != ENDPOINT_STALL)
 8001c18:	885a      	ldrh	r2, [r3, #2]
 8001c1a:	2a00      	cmp	r2, #0
 8001c1c:	d151      	bne.n	8001cc2 <Standard_ClearFeature+0xc6>
        || (pInformation->USBwIndex1 != 0))
 8001c1e:	791a      	ldrb	r2, [r3, #4]
 8001c20:	2a00      	cmp	r2, #0
 8001c22:	d14e      	bne.n	8001cc2 <Standard_ClearFeature+0xc6>
    {
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
 8001c24:	7959      	ldrb	r1, [r3, #5]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c26:	4d28      	ldr	r5, [pc, #160]	; (8001cc8 <Standard_ClearFeature+0xcc>)
      return USB_UNSUPPORT;
    }

    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
 8001c28:	f021 0080 	bic.w	r0, r1, #128	; 0x80
 8001c2c:	0084      	lsls	r4, r0, #2

    if (ValBit(pInformation->USBwIndex0, 7))
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c2e:	f104 4280 	add.w	r2, r4, #1073741824	; 0x40000000
 8001c32:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001c36:	6812      	ldr	r2, [r2, #0]
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c38:	782d      	ldrb	r5, [r5, #0]
    pDev = &Device_Table;
    wIndex0 = pInformation->USBwIndex0;
    rEP = wIndex0 & ~0x80;
    Related_Endpoint = ENDP0 + rEP;

    if (ValBit(pInformation->USBwIndex0, 7))
 8001c3a:	f011 0f80 	tst.w	r1, #128	; 0x80
    {
      /*Get Status of endpoint & stall the request if the related_ENdpoint
      is Disabled*/
      Status = _GetEPTxStatus(Related_Endpoint);
 8001c3e:	bf14      	ite	ne
 8001c40:	f002 0230 	andne.w	r2, r2, #48	; 0x30
    }
    else
    {
      Status = _GetEPRxStatus(Related_Endpoint);
 8001c44:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
    }

    if ((rEP >= pDev->Total_Endpoint) || (Status == 0)
 8001c48:	42a8      	cmp	r0, r5
 8001c4a:	d239      	bcs.n	8001cc0 <Standard_ClearFeature+0xc4>
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d037      	beq.n	8001cc0 <Standard_ClearFeature+0xc4>
        || (pInformation->Current_Configuration == 0))
 8001c50:	7a9b      	ldrb	r3, [r3, #10]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d034      	beq.n	8001cc0 <Standard_ClearFeature+0xc4>


    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c56:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001c5a:	f504 44b8 	add.w	r4, r4, #23552	; 0x5c00
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c5e:	060a      	lsls	r2, r1, #24
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c60:	6823      	ldr	r3, [r4, #0]
    {
      return USB_UNSUPPORT;
    }


    if (wIndex0 & 0x80)
 8001c62:	d50c      	bpl.n	8001c7e <Standard_ClearFeature+0x82>
    {
      /* IN endpoint */
      if (_GetTxStallStatus(Related_Endpoint ))
 8001c64:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8001c68:	2b10      	cmp	r3, #16
 8001c6a:	d123      	bne.n	8001cb4 <Standard_ClearFeature+0xb8>
      {
      #ifndef STM32F10X_CL
        ClearDTOG_TX(Related_Endpoint);
 8001c6c:	b2c4      	uxtb	r4, r0
 8001c6e:	4620      	mov	r0, r4
 8001c70:	f000 fb97 	bl	80023a2 <ClearDTOG_TX>
      #endif /* STM32F10X_CL */
        SetEPTxStatus(Related_Endpoint, EP_TX_VALID);
 8001c74:	4620      	mov	r0, r4
 8001c76:	2130      	movs	r1, #48	; 0x30
 8001c78:	f000 fb18 	bl	80022ac <SetEPTxStatus>
 8001c7c:	e01a      	b.n	8001cb4 <Standard_ClearFeature+0xb8>
      }
    }
    else
    {
      /* OUT endpoint */
      if (_GetRxStallStatus(Related_Endpoint))
 8001c7e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8001c82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c86:	d115      	bne.n	8001cb4 <Standard_ClearFeature+0xb8>
      {
        if (Related_Endpoint == ENDP0)
 8001c88:	b928      	cbnz	r0, 8001c96 <Standard_ClearFeature+0x9a>
        {
          /* After clear the STALL, enable the default endpoint receiver */
          SetEPRxCount(Related_Endpoint, Device_Property.MaxPacketSize);
 8001c8a:	4b10      	ldr	r3, [pc, #64]	; (8001ccc <Standard_ClearFeature+0xd0>)
 8001c8c:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001c90:	f000 fbe8 	bl	8002464 <SetEPRxCount>
 8001c94:	e001      	b.n	8001c9a <Standard_ClearFeature+0x9e>
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
        }
        else
        {
        #ifndef STM32F10X_CL
          ClearDTOG_RX(Related_Endpoint);
 8001c96:	f000 fb71 	bl	800237c <ClearDTOG_RX>
        #endif /* STM32F10X_CL */
          _SetEPRxStatus(Related_Endpoint, EP_RX_VALID);
 8001c9a:	6823      	ldr	r3, [r4, #0]
 8001c9c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ca0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ca4:	b29b      	uxth	r3, r3
 8001ca6:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001caa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001cae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cb2:	6023      	str	r3, [r4, #0]
        }
      }
    }
    pUser_Standard_Requests->User_ClearFeature();
 8001cb4:	4b06      	ldr	r3, [pc, #24]	; (8001cd0 <Standard_ClearFeature+0xd4>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	695b      	ldr	r3, [r3, #20]
 8001cba:	4798      	blx	r3
    return USB_SUCCESS;
 8001cbc:	2000      	movs	r0, #0
 8001cbe:	bd38      	pop	{r3, r4, r5, pc}
  }

  return USB_UNSUPPORT;
 8001cc0:	2002      	movs	r0, #2
}
 8001cc2:	bd38      	pop	{r3, r4, r5, pc}
 8001cc4:	20000714 	andcs	r0, r0, r4, lsl r7
 8001cc8:	200000e0 	andcs	r0, r0, r0, ror #1
 8001ccc:	2000005c 	andcs	r0, r0, ip, asr r0
 8001cd0:	20000710 	andcs	r0, r0, r0, lsl r7

08001cd4 <Standard_SetEndPointFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetEndPointFeature(void)
{
 8001cd4:	b538      	push	{r3, r4, r5, lr}
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cd6:	4b1f      	ldr	r3, [pc, #124]	; (8001d54 <Standard_SetEndPointFeature+0x80>)
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cd8:	4d1f      	ldr	r5, [pc, #124]	; (8001d58 <Standard_SetEndPointFeature+0x84>)
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cda:	6818      	ldr	r0, [r3, #0]
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cdc:	782d      	ldrb	r5, [r5, #0]
  u32    wIndex0;
  u32    Related_Endpoint;
  u32    rEP;
  u32    Status;

  wIndex0 = pInformation->USBwIndex0;
 8001cde:	7941      	ldrb	r1, [r0, #5]
  rEP = wIndex0 & ~0x80;
 8001ce0:	f021 0480 	bic.w	r4, r1, #128	; 0x80
 8001ce4:	00a3      	lsls	r3, r4, #2

  if (ValBit(pInformation->USBwIndex0, 7))
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001ce6:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8001cea:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8001cee:	6812      	ldr	r2, [r2, #0]

  wIndex0 = pInformation->USBwIndex0;
  rEP = wIndex0 & ~0x80;
  Related_Endpoint = ENDP0 + rEP;

  if (ValBit(pInformation->USBwIndex0, 7))
 8001cf0:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    /* get Status of endpoint & stall the request if the related_ENdpoint
    is Disabled*/
    Status = _GetEPTxStatus(Related_Endpoint);
 8001cf4:	bf14      	ite	ne
 8001cf6:	f002 0230 	andne.w	r2, r2, #48	; 0x30
  }
  else
  {
    Status = _GetEPRxStatus(Related_Endpoint);
 8001cfa:	f402 5240 	andeq.w	r2, r2, #12288	; 0x3000
  }

  if (Related_Endpoint >= Device_Table.Total_Endpoint
 8001cfe:	42ac      	cmp	r4, r5
 8001d00:	d225      	bcs.n	8001d4e <Standard_SetEndPointFeature+0x7a>
      || pInformation->USBwValue != 0 || Status == 0
 8001d02:	8844      	ldrh	r4, [r0, #2]
 8001d04:	bb1c      	cbnz	r4, 8001d4e <Standard_SetEndPointFeature+0x7a>
 8001d06:	b312      	cbz	r2, 8001d4e <Standard_SetEndPointFeature+0x7a>
      || pInformation->Current_Configuration == 0)
 8001d08:	7a82      	ldrb	r2, [r0, #10]
 8001d0a:	b302      	cbz	r2, 8001d4e <Standard_SetEndPointFeature+0x7a>
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001d10:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001d14:	681a      	ldr	r2, [r3, #0]
  {
    return USB_UNSUPPORT;
  }
  else
  {
    if (wIndex0 & 0x80)
 8001d16:	0609      	lsls	r1, r1, #24
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d18:	bf4b      	itete	mi
 8001d1a:	f422 42e0 	bicmi.w	r2, r2, #28672	; 0x7000
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d1e:	f422 4280 	bicpl.w	r2, r2, #16384	; 0x4000
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d22:	f022 0240 	bicmi.w	r2, r2, #64	; 0x40
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d26:	f022 0270 	bicpl.w	r2, r2, #112	; 0x70
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d2a:	bf4b      	itete	mi
 8001d2c:	b292      	uxthmi	r2, r2
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d2e:	b292      	uxthpl	r2, r2
  else
  {
    if (wIndex0 & 0x80)
    {
      /* IN endpoint */
      _SetEPTxStatus(Related_Endpoint, EP_TX_STALL);
 8001d30:	f082 0210 	eormi.w	r2, r2, #16
    }

    else
    {
      /* OUT endpoint */
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
 8001d34:	f482 5280 	eorpl.w	r2, r2, #4096	; 0x1000
 8001d38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d3c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d40:	601a      	str	r2, [r3, #0]
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
 8001d42:	4b06      	ldr	r3, [pc, #24]	; (8001d5c <Standard_SetEndPointFeature+0x88>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	4798      	blx	r3
  return USB_SUCCESS;
 8001d4a:	2000      	movs	r0, #0
 8001d4c:	bd38      	pop	{r3, r4, r5, pc}

  if (Related_Endpoint >= Device_Table.Total_Endpoint
      || pInformation->USBwValue != 0 || Status == 0
      || pInformation->Current_Configuration == 0)
  {
    return USB_UNSUPPORT;
 8001d4e:	2002      	movs	r0, #2
      _SetEPRxStatus(Related_Endpoint, EP_RX_STALL);
    }
  }
  pUser_Standard_Requests->User_SetEndPointFeature();
  return USB_SUCCESS;
}
 8001d50:	bd38      	pop	{r3, r4, r5, pc}
 8001d52:	bf00      	nop
 8001d54:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d58:	200000e0 	andcs	r0, r0, r0, ror #1
 8001d5c:	20000710 	andcs	r0, r0, r0, lsl r7

08001d60 <Standard_SetDeviceFeature>:
* Output         : None.
* Return         : - Return USB_SUCCESS, if the request is performed.
*                  - Return USB_UNSUPPORT, if the request is invalid.
*******************************************************************************/
RESULT Standard_SetDeviceFeature(void)
{
 8001d60:	b508      	push	{r3, lr}
  SetBit(pInformation->Current_Feature, 5);
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <Standard_SetDeviceFeature+0x1c>)
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	7a53      	ldrb	r3, [r2, #9]
 8001d68:	f043 0320 	orr.w	r3, r3, #32
 8001d6c:	7253      	strb	r3, [r2, #9]
  pUser_Standard_Requests->User_SetDeviceFeature();
 8001d6e:	4b04      	ldr	r3, [pc, #16]	; (8001d80 <Standard_SetDeviceFeature+0x20>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	69db      	ldr	r3, [r3, #28]
 8001d74:	4798      	blx	r3
  return USB_SUCCESS;
}
 8001d76:	2000      	movs	r0, #0
 8001d78:	bd08      	pop	{r3, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000714 	andcs	r0, r0, r4, lsl r7
 8001d80:	20000710 	andcs	r0, r0, r0, lsl r7

08001d84 <Standard_GetDescriptorData>:
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d84:	4b05      	ldr	r3, [pc, #20]	; (8001d9c <Standard_GetDescriptorData+0x18>)
* Return         : Address of a part of the descriptor pointed by the Usb_
*                  wOffset The buffer pointed by this address contains at least
*                  Length bytes.
*******************************************************************************/
u8 *Standard_GetDescriptorData(u16 Length, ONE_DESCRIPTOR *pDesc)
{
 8001d86:	b510      	push	{r4, lr}
  u32  wOffset;

  wOffset = pInformation->Ctrl_Info.Usb_wOffset;
 8001d88:	681c      	ldr	r4, [r3, #0]
 8001d8a:	8a62      	ldrh	r2, [r4, #18]
  if (Length == 0)
 8001d8c:	b918      	cbnz	r0, 8001d96 <Standard_GetDescriptorData+0x12>
  {
    pInformation->Ctrl_Info.Usb_wLength = pDesc->Descriptor_Size - wOffset;
 8001d8e:	888b      	ldrh	r3, [r1, #4]
 8001d90:	1a9b      	subs	r3, r3, r2
 8001d92:	8223      	strh	r3, [r4, #16]
    return 0;
 8001d94:	bd10      	pop	{r4, pc}
  }

  return pDesc->Descriptor + wOffset;
 8001d96:	6808      	ldr	r0, [r1, #0]
 8001d98:	4410      	add	r0, r2
}
 8001d9a:	bd10      	pop	{r4, pc}
 8001d9c:	20000714 	andcs	r0, r0, r4, lsl r7

08001da0 <Post0_Process>:
* Output         : None.
* Return         : - 0 if the control State is in PAUSE
*                  - 1 if not.
*******************************************************************************/
u8 Post0_Process(void)
{
 8001da0:	b508      	push	{r3, lr}
#ifdef STM32F10X_CL  
  USB_OTG_EP *ep;
#endif /* STM32F10X_CL */
      
  SetEPRxCount(ENDP0, Device_Property.MaxPacketSize);
 8001da2:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <Post0_Process+0x34>)
 8001da4:	2000      	movs	r0, #0
 8001da6:	f893 102c 	ldrb.w	r1, [r3, #44]	; 0x2c
 8001daa:	f000 fb5b 	bl	8002464 <SetEPRxCount>

  if (pInformation->ControlState == STALLED)
 8001dae:	4b0a      	ldr	r3, [pc, #40]	; (8001dd8 <Post0_Process+0x38>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	7a18      	ldrb	r0, [r3, #8]
 8001db4:	2808      	cmp	r0, #8
  {
    vSetEPRxStatus(EP_RX_STALL);
 8001db6:	bf01      	itttt	eq
 8001db8:	4b08      	ldreq	r3, [pc, #32]	; (8001ddc <Post0_Process+0x3c>)
 8001dba:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8001dbe:	801a      	strheq	r2, [r3, #0]
    vSetEPTxStatus(EP_TX_STALL);
 8001dc0:	4b07      	ldreq	r3, [pc, #28]	; (8001de0 <Post0_Process+0x40>)
 8001dc2:	bf04      	itt	eq
 8001dc4:	2210      	moveq	r2, #16
 8001dc6:	801a      	strheq	r2, [r3, #0]
    OTGD_FS_EP0StartXfer(ep);    
  }  
#endif /* STM32F10X_CL */

  return (pInformation->ControlState == PAUSE);
}
 8001dc8:	f1a0 0309 	sub.w	r3, r0, #9
 8001dcc:	4258      	negs	r0, r3
 8001dce:	4158      	adcs	r0, r3
 8001dd0:	bd08      	pop	{r3, pc}
 8001dd2:	bf00      	nop
 8001dd4:	2000005c 	andcs	r0, r0, ip, asr r0
 8001dd8:	20000714 	andcs	r0, r0, r4, lsl r7
 8001ddc:	2000071c 	andcs	r0, r0, ip, lsl r7
 8001de0:	2000071e 	andcs	r0, r0, lr, lsl r7

08001de4 <Setup0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Setup0_Process(void)
{
 8001de4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001de6:	4e96      	ldr	r6, [pc, #600]	; (8002040 <Setup0_Process+0x25c>)
 8001de8:	4b96      	ldr	r3, [pc, #600]	; (8002044 <Setup0_Process+0x260>)
 8001dea:	6832      	ldr	r2, [r6, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001dec:	4d96      	ldr	r5, [pc, #600]	; (8002048 <Setup0_Process+0x264>)
 8001dee:	b292      	uxth	r2, r2
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001df0:	4413      	add	r3, r2
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001df2:	682f      	ldr	r7, [r5, #0]
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001df4:	005b      	lsls	r3, r3, #1
 8001df6:	681c      	ldr	r4, [r3, #0]
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
 8001df8:	7a3b      	ldrb	r3, [r7, #8]
 8001dfa:	2b09      	cmp	r3, #9
 8001dfc:	d015      	beq.n	8001e2a <Setup0_Process+0x46>
 8001dfe:	b2a4      	uxth	r4, r4
  ep = PCD_GetOutEP(ENDP0);
  pBuf.b = ep->xfer_buff;
#else  
  u16 offset = 1;
  
  pBuf.b = PMAAddr + (u8 *)(_GetEPRxAddr(ENDP0) * 2); /* *2 for 32 bits addr */
 8001e00:	0064      	lsls	r4, r4, #1
 8001e02:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8001e06:	f504 44c0 	add.w	r4, r4, #24576	; 0x6000
#endif /* STM32F10X_CL */

  if (pInformation->ControlState != PAUSE)
  {
    pInformation->USBbmRequestType = *pBuf.b++; /* bmRequestType */
 8001e0a:	7823      	ldrb	r3, [r4, #0]
 8001e0c:	703b      	strb	r3, [r7, #0]
    pInformation->USBbRequest = *pBuf.b++; /* bRequest */
 8001e0e:	7863      	ldrb	r3, [r4, #1]
 8001e10:	707b      	strb	r3, [r7, #1]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwValue = ByteSwap(*pBuf.w++); /* wValue */
 8001e12:	88a0      	ldrh	r0, [r4, #4]
 8001e14:	f000 fb56 	bl	80024c4 <ByteSwap>
 8001e18:	8078      	strh	r0, [r7, #2]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwIndex  = ByteSwap(*pBuf.w++); /* wIndex */
 8001e1a:	8920      	ldrh	r0, [r4, #8]
 8001e1c:	682f      	ldr	r7, [r5, #0]
 8001e1e:	f000 fb51 	bl	80024c4 <ByteSwap>
 8001e22:	80b8      	strh	r0, [r7, #4]
    pBuf.w += offset;  /* word not accessed because of 32 bits addressing */
    pInformation->USBwLength = *pBuf.w; /* wLength */
 8001e24:	89a2      	ldrh	r2, [r4, #12]
 8001e26:	682b      	ldr	r3, [r5, #0]
 8001e28:	80da      	strh	r2, [r3, #6]
  }

  pInformation->ControlState = SETTING_UP;
 8001e2a:	682b      	ldr	r3, [r5, #0]
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	721a      	strb	r2, [r3, #8]
  if (pInformation->USBwLength == 0)
 8001e30:	88da      	ldrh	r2, [r3, #6]
 8001e32:	785c      	ldrb	r4, [r3, #1]
 8001e34:	2a00      	cmp	r2, #0
 8001e36:	d162      	bne.n	8001efe <Setup0_Process+0x11a>
{
  RESULT Result = USB_UNSUPPORT;
  u32 RequestNo = pInformation->USBbRequest;
  u32 ControlState;

  if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001e38:	781a      	ldrb	r2, [r3, #0]
 8001e3a:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001e3e:	d13a      	bne.n	8001eb6 <Setup0_Process+0xd2>
  {
    /* Device Request*/
    /* SET_CONFIGURATION*/
    if (RequestNo == SET_CONFIGURATION)
 8001e40:	2c09      	cmp	r4, #9
 8001e42:	d102      	bne.n	8001e4a <Setup0_Process+0x66>
    {
      Result = Standard_SetConfiguration();
 8001e44:	f7ff fe9a 	bl	8001b7c <Standard_SetConfiguration>
 8001e48:	e044      	b.n	8001ed4 <Setup0_Process+0xf0>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
 8001e4a:	2c05      	cmp	r4, #5
 8001e4c:	d10f      	bne.n	8001e6e <Setup0_Process+0x8a>
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e4e:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8001e52:	2a00      	cmp	r2, #0
 8001e54:	da01      	bge.n	8001e5a <Setup0_Process+0x76>
          || (pInformation->USBwIndex != 0)
          || (pInformation->Current_Configuration != 0))
        /* Device Address should be 127 or less*/
      {
        ControlState = STALLED;
 8001e56:	2308      	movs	r3, #8
 8001e58:	e04e      	b.n	8001ef8 <Setup0_Process+0x114>
    }

    /*SET ADDRESS*/
    else if (RequestNo == SET_ADDRESS)
    {
      if ((pInformation->USBwValue0 > 127) || (pInformation->USBwValue1 != 0)
 8001e5a:	789a      	ldrb	r2, [r3, #2]
 8001e5c:	2a00      	cmp	r2, #0
 8001e5e:	d1fa      	bne.n	8001e56 <Setup0_Process+0x72>
          || (pInformation->USBwIndex != 0)
 8001e60:	889a      	ldrh	r2, [r3, #4]
 8001e62:	2a00      	cmp	r2, #0
 8001e64:	d1f7      	bne.n	8001e56 <Setup0_Process+0x72>
          || (pInformation->Current_Configuration != 0))
 8001e66:	7a9b      	ldrb	r3, [r3, #10]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d037      	beq.n	8001edc <Setup0_Process+0xf8>
 8001e6c:	e7f3      	b.n	8001e56 <Setup0_Process+0x72>
         SetDeviceAddress(pInformation->USBwValue0);
      #endif  /* STM32F10X_CL */
      }
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
 8001e6e:	2c03      	cmp	r4, #3
 8001e70:	d113      	bne.n	8001e9a <Setup0_Process+0xb6>
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
 8001e72:	78da      	ldrb	r2, [r3, #3]
 8001e74:	2a01      	cmp	r2, #1
 8001e76:	d007      	beq.n	8001e88 <Setup0_Process+0xa4>
  }


  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
 8001e78:	4b74      	ldr	r3, [pc, #464]	; (800204c <Setup0_Process+0x268>)
 8001e7a:	4620      	mov	r0, r4
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	695b      	ldr	r3, [r3, #20]
 8001e80:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8001e82:	2803      	cmp	r0, #3
 8001e84:	d128      	bne.n	8001ed8 <Setup0_Process+0xf4>
 8001e86:	e036      	b.n	8001ef6 <Setup0_Process+0x112>
    }
    /*SET FEATURE for Device*/
    else if (RequestNo == SET_FEATURE)
    {
      if ((pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP)
          && (pInformation->USBwIndex == 0)
 8001e88:	889a      	ldrh	r2, [r3, #4]
 8001e8a:	2a00      	cmp	r2, #0
 8001e8c:	d1f4      	bne.n	8001e78 <Setup0_Process+0x94>
          && (ValBit(pInformation->Current_Feature, 5)))
 8001e8e:	7a5b      	ldrb	r3, [r3, #9]
 8001e90:	0698      	lsls	r0, r3, #26
 8001e92:	d5f1      	bpl.n	8001e78 <Setup0_Process+0x94>
      {
        Result = Standard_SetDeviceFeature();
 8001e94:	f7ff ff64 	bl	8001d60 <Standard_SetDeviceFeature>
 8001e98:	e01c      	b.n	8001ed4 <Setup0_Process+0xf0>
      {
        Result = USB_UNSUPPORT;
      }
    }
    /*Clear FEATURE for Device */
    else if (RequestNo == CLEAR_FEATURE)
 8001e9a:	2c01      	cmp	r4, #1
 8001e9c:	d1ec      	bne.n	8001e78 <Setup0_Process+0x94>
    {
      if (pInformation->USBwValue0 == DEVICE_REMOTE_WAKEUP
 8001e9e:	78da      	ldrb	r2, [r3, #3]
 8001ea0:	2a01      	cmp	r2, #1
 8001ea2:	d1e9      	bne.n	8001e78 <Setup0_Process+0x94>
          && pInformation->USBwIndex == 0
 8001ea4:	889a      	ldrh	r2, [r3, #4]
 8001ea6:	2a00      	cmp	r2, #0
 8001ea8:	d1e6      	bne.n	8001e78 <Setup0_Process+0x94>
          && ValBit(pInformation->Current_Feature, 5))
 8001eaa:	7a5b      	ldrb	r3, [r3, #9]
 8001eac:	0699      	lsls	r1, r3, #26
 8001eae:	d5e3      	bpl.n	8001e78 <Setup0_Process+0x94>
      {
        Result = Standard_ClearFeature();
 8001eb0:	f7ff fea4 	bl	8001bfc <Standard_ClearFeature>
 8001eb4:	e00e      	b.n	8001ed4 <Setup0_Process+0xf0>
    }

  }

  /* Interface Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001eb6:	2a01      	cmp	r2, #1
 8001eb8:	d104      	bne.n	8001ec4 <Setup0_Process+0xe0>
  {
    /*SET INTERFACE*/
    if (RequestNo == SET_INTERFACE)
 8001eba:	2c0b      	cmp	r4, #11
 8001ebc:	d1dc      	bne.n	8001e78 <Setup0_Process+0x94>
    {
      Result = Standard_SetInterface();
 8001ebe:	f7ff fe79 	bl	8001bb4 <Standard_SetInterface>
 8001ec2:	e007      	b.n	8001ed4 <Setup0_Process+0xf0>
    }
  }

  /* EndPoint Request*/
  else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001ec4:	2a02      	cmp	r2, #2
 8001ec6:	d1d7      	bne.n	8001e78 <Setup0_Process+0x94>
  {
    /*CLEAR FEATURE for EndPoint*/
    if (RequestNo == CLEAR_FEATURE)
 8001ec8:	2c01      	cmp	r4, #1
 8001eca:	d0f1      	beq.n	8001eb0 <Setup0_Process+0xcc>
    {
      Result = Standard_ClearFeature();
    }
    /* SET FEATURE for EndPoint*/
    else if (RequestNo == SET_FEATURE)
 8001ecc:	2c03      	cmp	r4, #3
 8001ece:	d1d3      	bne.n	8001e78 <Setup0_Process+0x94>
    {
      Result = Standard_SetEndPointFeature();
 8001ed0:	f7ff ff00 	bl	8001cd4 <Standard_SetEndPointFeature>
  {
    Result = USB_UNSUPPORT;
  }


  if (Result != USB_SUCCESS)
 8001ed4:	b110      	cbz	r0, 8001edc <Setup0_Process+0xf8>
 8001ed6:	e7cf      	b.n	8001e78 <Setup0_Process+0x94>
      ControlState = PAUSE;
      goto exit_NoData_Setup0;
    }
  }

  if (Result != USB_SUCCESS)
 8001ed8:	2800      	cmp	r0, #0
 8001eda:	d1bc      	bne.n	8001e56 <Setup0_Process+0x72>
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();
 8001edc:	6832      	ldr	r2, [r6, #0]
 8001ede:	4b5c      	ldr	r3, [pc, #368]	; (8002050 <Setup0_Process+0x26c>)
 8001ee0:	b292      	uxth	r2, r2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	005b      	lsls	r3, r3, #1
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	801a      	strh	r2, [r3, #0]
 8001eea:	805a      	strh	r2, [r3, #2]
 8001eec:	4b59      	ldr	r3, [pc, #356]	; (8002054 <Setup0_Process+0x270>)
 8001eee:	2230      	movs	r2, #48	; 0x30
 8001ef0:	801a      	strh	r2, [r3, #0]
  {
    ControlState = STALLED;
    goto exit_NoData_Setup0;
  }

  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */
 8001ef2:	2306      	movs	r3, #6
 8001ef4:	e000      	b.n	8001ef8 <Setup0_Process+0x114>
  if (Result != USB_SUCCESS)
  {
    Result = (*pProperty->Class_NoData_Setup)(RequestNo);
    if (Result == USB_NOT_READY)
    {
      ControlState = PAUSE;
 8001ef6:	2309      	movs	r3, #9
  ControlState = WAIT_STATUS_IN;/* After no data stage SETUP */

  USB_StatusIn();

exit_NoData_Setup0:
  pInformation->ControlState = ControlState;
 8001ef8:	682a      	ldr	r2, [r5, #0]
 8001efa:	7213      	strb	r3, [r2, #8]
 8001efc:	e0cc      	b.n	8002098 <Setup0_Process+0x2b4>

  CopyRoutine = NULL;
  wOffset = 0;

  /*GET DESCRIPTOR*/
  if (Request_No == GET_DESCRIPTOR)
 8001efe:	2c06      	cmp	r4, #6
 8001f00:	d113      	bne.n	8001f2a <Setup0_Process+0x146>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f02:	781a      	ldrb	r2, [r3, #0]
 8001f04:	0652      	lsls	r2, r2, #25
 8001f06:	d175      	bne.n	8001ff4 <Setup0_Process+0x210>
    {
      u8 wValue1 = pInformation->USBwValue1;
 8001f08:	789a      	ldrb	r2, [r3, #2]
 8001f0a:	4b50      	ldr	r3, [pc, #320]	; (800204c <Setup0_Process+0x268>)
      if (wValue1 == DEVICE_DESCRIPTOR)
 8001f0c:	2a01      	cmp	r2, #1
 8001f0e:	d102      	bne.n	8001f16 <Setup0_Process+0x132>
      {
        CopyRoutine = pProperty->GetDeviceDescriptor;
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	69db      	ldr	r3, [r3, #28]
 8001f14:	e065      	b.n	8001fe2 <Setup0_Process+0x1fe>
      }
      else if (wValue1 == CONFIG_DESCRIPTOR)
 8001f16:	2a02      	cmp	r2, #2
 8001f18:	d102      	bne.n	8001f20 <Setup0_Process+0x13c>
      {
        CopyRoutine = pProperty->GetConfigDescriptor;
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6a1b      	ldr	r3, [r3, #32]
 8001f1e:	e060      	b.n	8001fe2 <Setup0_Process+0x1fe>
      }
      else if (wValue1 == STRING_DESCRIPTOR)
 8001f20:	2a03      	cmp	r2, #3
 8001f22:	d167      	bne.n	8001ff4 <Setup0_Process+0x210>
      {
        CopyRoutine = pProperty->GetStringDescriptor;
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f28:	e05b      	b.n	8001fe2 <Setup0_Process+0x1fe>
      }  /* End of GET_DESCRIPTOR */
    }
  }

  /*GET STATUS*/
  else if ((Request_No == GET_STATUS) && (pInformation->USBwValue == 0)
 8001f2a:	2c00      	cmp	r4, #0
 8001f2c:	d13a      	bne.n	8001fa4 <Setup0_Process+0x1c0>
 8001f2e:	8859      	ldrh	r1, [r3, #2]
 8001f30:	2900      	cmp	r1, #0
 8001f32:	d15f      	bne.n	8001ff4 <Setup0_Process+0x210>
           && (pInformation->USBwLength == 0x0002)
           && (pInformation->USBwIndex1 == 0))
 8001f34:	685a      	ldr	r2, [r3, #4]
 8001f36:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001f3a:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8001f3e:	d159      	bne.n	8001ff4 <Setup0_Process+0x210>
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001f40:	781a      	ldrb	r2, [r3, #0]
 8001f42:	f012 027f 	ands.w	r2, r2, #127	; 0x7f
 8001f46:	d104      	bne.n	8001f52 <Setup0_Process+0x16e>
        && (pInformation->USBwIndex == 0))
 8001f48:	889b      	ldrh	r3, [r3, #4]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 80a8 	beq.w	80020a0 <Setup0_Process+0x2bc>
 8001f50:	e050      	b.n	8001ff4 <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetStatus;
    }

    /* GET STATUS for Interface*/
    else if (Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001f52:	2a01      	cmp	r2, #1
 8001f54:	d10a      	bne.n	8001f6c <Setup0_Process+0x188>
    {
      if (((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS)
 8001f56:	4a3d      	ldr	r2, [pc, #244]	; (800204c <Setup0_Process+0x268>)
 8001f58:	7958      	ldrb	r0, [r3, #5]
 8001f5a:	6812      	ldr	r2, [r2, #0]
 8001f5c:	6992      	ldr	r2, [r2, #24]
 8001f5e:	4790      	blx	r2
 8001f60:	2800      	cmp	r0, #0
 8001f62:	d147      	bne.n	8001ff4 <Setup0_Process+0x210>
          && (pInformation->Current_Configuration != 0))
 8001f64:	4b38      	ldr	r3, [pc, #224]	; (8002048 <Setup0_Process+0x264>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	7a9b      	ldrb	r3, [r3, #10]
 8001f6a:	e018      	b.n	8001f9e <Setup0_Process+0x1ba>
        CopyRoutine = Standard_GetStatus;
      }
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
 8001f6c:	2a02      	cmp	r2, #2
 8001f6e:	d141      	bne.n	8001ff4 <Setup0_Process+0x210>
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001f70:	795a      	ldrb	r2, [r3, #5]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f72:	4839      	ldr	r0, [pc, #228]	; (8002058 <Setup0_Process+0x274>)
    }

    /* GET STATUS for EndPoint*/
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
 8001f74:	f002 010f 	and.w	r1, r2, #15
 8001f78:	008b      	lsls	r3, r1, #2

      if (ValBit(pInformation->USBwIndex0, 7))
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001f7a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f7e:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8001f82:	681b      	ldr	r3, [r3, #0]
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f84:	7800      	ldrb	r0, [r0, #0]
    else if (Type_Recipient == (STANDARD_REQUEST | ENDPOINT_RECIPIENT))
    {
      Related_Endpoint = (pInformation->USBwIndex0 & 0x0f);
      Reserved = pInformation->USBwIndex0 & 0x70;

      if (ValBit(pInformation->USBwIndex0, 7))
 8001f86:	f012 0f80 	tst.w	r2, #128	; 0x80
      {
        /*Get Status of endpoint & stall the request if the related_ENdpoint
        is Disabled*/
        Status = _GetEPTxStatus(Related_Endpoint);
 8001f8a:	bf14      	ite	ne
 8001f8c:	f003 0330 	andne.w	r3, r3, #48	; 0x30
      }
      else
      {
        Status = _GetEPRxStatus(Related_Endpoint);
 8001f90:	f403 5340 	andeq.w	r3, r3, #12288	; 0x3000
      }

      if ((Related_Endpoint < Device_Table.Total_Endpoint) && (Reserved == 0)
 8001f94:	4281      	cmp	r1, r0
 8001f96:	d22d      	bcs.n	8001ff4 <Setup0_Process+0x210>
 8001f98:	f012 0f70 	tst.w	r2, #112	; 0x70
 8001f9c:	d12a      	bne.n	8001ff4 <Setup0_Process+0x210>
          && (Status != 0))
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d17e      	bne.n	80020a0 <Setup0_Process+0x2bc>
 8001fa2:	e027      	b.n	8001ff4 <Setup0_Process+0x210>
    }

  }

  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
 8001fa4:	2c08      	cmp	r4, #8
 8001fa6:	d103      	bne.n	8001fb0 <Setup0_Process+0x1cc>
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	065b      	lsls	r3, r3, #25
 8001fac:	d07a      	beq.n	80020a4 <Setup0_Process+0x2c0>
 8001fae:	e021      	b.n	8001ff4 <Setup0_Process+0x210>
    {
      CopyRoutine = Standard_GetConfiguration;
    }
  }
  /*GET INTERFACE*/
  else if (Request_No == GET_INTERFACE)
 8001fb0:	2c0a      	cmp	r4, #10
 8001fb2:	d11f      	bne.n	8001ff4 <Setup0_Process+0x210>
  {
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
 8001fb4:	781a      	ldrb	r2, [r3, #0]
 8001fb6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001fba:	2a01      	cmp	r2, #1
 8001fbc:	d11a      	bne.n	8001ff4 <Setup0_Process+0x210>
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
 8001fbe:	7a9a      	ldrb	r2, [r3, #10]
 8001fc0:	b1c2      	cbz	r2, 8001ff4 <Setup0_Process+0x210>
 8001fc2:	8859      	ldrh	r1, [r3, #2]
 8001fc4:	b9b1      	cbnz	r1, 8001ff4 <Setup0_Process+0x210>
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
 8001fc6:	685a      	ldr	r2, [r3, #4]
 8001fc8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8001fcc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8001fd0:	d110      	bne.n	8001ff4 <Setup0_Process+0x210>
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
 8001fd2:	4a1e      	ldr	r2, [pc, #120]	; (800204c <Setup0_Process+0x268>)
 8001fd4:	7958      	ldrb	r0, [r3, #5]
 8001fd6:	6812      	ldr	r2, [r2, #0]
 8001fd8:	6992      	ldr	r2, [r2, #24]
 8001fda:	4790      	blx	r2
 8001fdc:	2800      	cmp	r0, #0
 8001fde:	d063      	beq.n	80020a8 <Setup0_Process+0x2c4>
 8001fe0:	e008      	b.n	8001ff4 <Setup0_Process+0x210>
      CopyRoutine = Standard_GetInterface;
    }

  }
  
  if (CopyRoutine)
 8001fe2:	b13b      	cbz	r3, 8001ff4 <Setup0_Process+0x210>
  {
    pInformation->Ctrl_Info.Usb_wOffset = wOffset;
 8001fe4:	682a      	ldr	r2, [r5, #0]
 8001fe6:	2400      	movs	r4, #0
 8001fe8:	8254      	strh	r4, [r2, #18]
    pInformation->Ctrl_Info.CopyData = CopyRoutine;
 8001fea:	6193      	str	r3, [r2, #24]
    /* sb in the original the cast to word was directly */
    /* now the cast is made step by step */
    (*CopyRoutine)(0);
 8001fec:	4620      	mov	r0, r4
 8001fee:	4798      	blx	r3
    Result = USB_SUCCESS;
 8001ff0:	4620      	mov	r0, r4
 8001ff2:	e00a      	b.n	800200a <Setup0_Process+0x226>
  }
  else
  {
    Result = (*pProperty->Class_Data_Setup)(pInformation->USBbRequest);
 8001ff4:	4b15      	ldr	r3, [pc, #84]	; (800204c <Setup0_Process+0x268>)
 8001ff6:	682a      	ldr	r2, [r5, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	7850      	ldrb	r0, [r2, #1]
 8001ffc:	691b      	ldr	r3, [r3, #16]
 8001ffe:	4798      	blx	r3
    if (Result == USB_NOT_READY)
 8002000:	2803      	cmp	r0, #3
 8002002:	d102      	bne.n	800200a <Setup0_Process+0x226>
    {
      pInformation->ControlState = PAUSE;
 8002004:	4b10      	ldr	r3, [pc, #64]	; (8002048 <Setup0_Process+0x264>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	e005      	b.n	8002016 <Setup0_Process+0x232>
      return;
    }
  }

  if (pInformation->Ctrl_Info.Usb_wLength == 0xFFFF)
 800200a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800200e:	682b      	ldr	r3, [r5, #0]
 8002010:	8a1a      	ldrh	r2, [r3, #16]
 8002012:	428a      	cmp	r2, r1
 8002014:	d101      	bne.n	800201a <Setup0_Process+0x236>
  {
    /* Data is not ready, wait it */
    pInformation->ControlState = PAUSE;
 8002016:	2209      	movs	r2, #9
 8002018:	e003      	b.n	8002022 <Setup0_Process+0x23e>
    return;
  }
  if ((Result == USB_UNSUPPORT) || (pInformation->Ctrl_Info.Usb_wLength == 0))
 800201a:	2802      	cmp	r0, #2
 800201c:	d000      	beq.n	8002020 <Setup0_Process+0x23c>
 800201e:	b912      	cbnz	r2, 8002026 <Setup0_Process+0x242>
  {
    /* Unsupported request */
    pInformation->ControlState = STALLED;
 8002020:	2208      	movs	r2, #8
 8002022:	721a      	strb	r2, [r3, #8]
 8002024:	e038      	b.n	8002098 <Setup0_Process+0x2b4>
    return;
  }


  if (ValBit(pInformation->USBbmRequestType, 7))
 8002026:	f993 1000 	ldrsb.w	r1, [r3]
 800202a:	2900      	cmp	r1, #0
 800202c:	da2e      	bge.n	800208c <Setup0_Process+0x2a8>
  {
    /* Device ==> Host */
    __IO u32 wLength = pInformation->USBwLength;
 800202e:	88d9      	ldrh	r1, [r3, #6]
 8002030:	4c06      	ldr	r4, [pc, #24]	; (800204c <Setup0_Process+0x268>)
 8002032:	9101      	str	r1, [sp, #4]
     
    /* Restrict the data length to be the one host asks for */
    if (pInformation->Ctrl_Info.Usb_wLength > wLength)
 8002034:	9801      	ldr	r0, [sp, #4]
 8002036:	4282      	cmp	r2, r0
 8002038:	d910      	bls.n	800205c <Setup0_Process+0x278>
    {
      pInformation->Ctrl_Info.Usb_wLength = wLength;
 800203a:	9a01      	ldr	r2, [sp, #4]
 800203c:	821a      	strh	r2, [r3, #16]
 800203e:	e01e      	b.n	800207e <Setup0_Process+0x29a>
 8002040:	40005c50 	andmi	r5, r0, r0, asr ip
 8002044:	20003004 	andcs	r3, r0, r4
 8002048:	20000714 	andcs	r0, r0, r4, lsl r7
 800204c:	200006ec 	andcs	r0, r0, ip, ror #13
 8002050:	20003002 	andcs	r3, r0, r2
 8002054:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002058:	200000e0 	andcs	r0, r0, r0, ror #1
    }
    
    else if (pInformation->Ctrl_Info.Usb_wLength < pInformation->USBwLength)
 800205c:	428a      	cmp	r2, r1
 800205e:	d20e      	bcs.n	800207e <Setup0_Process+0x29a>
    {
      if (pInformation->Ctrl_Info.Usb_wLength < pProperty->MaxPacketSize)
 8002060:	6821      	ldr	r1, [r4, #0]
 8002062:	f891 002c 	ldrb.w	r0, [r1, #44]	; 0x2c
 8002066:	4282      	cmp	r2, r0
 8002068:	d201      	bcs.n	800206e <Setup0_Process+0x28a>
      {
        Data_Mul_MaxPacketSize = FALSE;
 800206a:	2100      	movs	r1, #0
 800206c:	e005      	b.n	800207a <Setup0_Process+0x296>
      }
      else if ((pInformation->Ctrl_Info.Usb_wLength % pProperty->MaxPacketSize) == 0)
 800206e:	fb92 f1f0 	sdiv	r1, r2, r0
 8002072:	fb00 2211 	mls	r2, r0, r1, r2
 8002076:	b912      	cbnz	r2, 800207e <Setup0_Process+0x29a>
      {
        Data_Mul_MaxPacketSize = TRUE;
 8002078:	2101      	movs	r1, #1
 800207a:	4a0c      	ldr	r2, [pc, #48]	; (80020ac <Setup0_Process+0x2c8>)
 800207c:	7011      	strb	r1, [r2, #0]
      }
    }   

    pInformation->Ctrl_Info.PacketSize = pProperty->MaxPacketSize;
 800207e:	6822      	ldr	r2, [r4, #0]
 8002080:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 8002084:	829a      	strh	r2, [r3, #20]
    DataStageIn();
 8002086:	f7ff fd23 	bl	8001ad0 <DataStageIn>
 800208a:	e005      	b.n	8002098 <Setup0_Process+0x2b4>
  }
  else
  {
    pInformation->ControlState = OUT_DATA;
 800208c:	2203      	movs	r2, #3
 800208e:	721a      	strb	r2, [r3, #8]
    vSetEPRxStatus(EP_RX_VALID); /* enable for next data reception */
 8002090:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <Setup0_Process+0x2cc>)
 8002092:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8002096:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Setup with data stage */
    Data_Setup0();
  }
  return Post0_Process();
 8002098:	f7ff fe82 	bl	8001da0 <Post0_Process>
}
 800209c:	b003      	add	sp, #12
 800209e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  {
    /* GET STATUS for Device*/
    if ((Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
        && (pInformation->USBwIndex == 0))
    {
      CopyRoutine = Standard_GetStatus;
 80020a0:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <Setup0_Process+0x2d0>)
 80020a2:	e79f      	b.n	8001fe4 <Setup0_Process+0x200>
  /*GET CONFIGURATION*/
  else if (Request_No == GET_CONFIGURATION)
  {
    if (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT))
    {
      CopyRoutine = Standard_GetConfiguration;
 80020a4:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <Setup0_Process+0x2d4>)
 80020a6:	e79d      	b.n	8001fe4 <Setup0_Process+0x200>
    if ((Type_Recipient == (STANDARD_REQUEST | INTERFACE_RECIPIENT))
        && (pInformation->Current_Configuration != 0) && (pInformation->USBwValue == 0)
        && (pInformation->USBwIndex1 == 0) && (pInformation->USBwLength == 0x0001)
        && ((*pProperty->Class_Get_Interface_Setting)(pInformation->USBwIndex0, 0) == USB_SUCCESS))
    {
      CopyRoutine = Standard_GetInterface;
 80020a8:	4b04      	ldr	r3, [pc, #16]	; (80020bc <Setup0_Process+0x2d8>)
 80020aa:	e79b      	b.n	8001fe4 <Setup0_Process+0x200>
 80020ac:	20000130 	andcs	r0, r0, r0, lsr r1
 80020b0:	2000071c 	andcs	r0, r0, ip, lsl r7
 80020b4:	08001a41 	stmdaeq	r0, {r0, r6, r9, fp, ip}
 80020b8:	080019f9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, fp, ip}
 80020bc:	08001a1d 	stmdaeq	r0, {r0, r2, r3, r4, r9, fp, ip}

080020c0 <Out0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 Out0_Process(void)
{
 80020c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  u32 ControlState = pInformation->ControlState;
 80020c2:	4d2c      	ldr	r5, [pc, #176]	; (8002174 <Out0_Process+0xb4>)
 80020c4:	682c      	ldr	r4, [r5, #0]
 80020c6:	7a23      	ldrb	r3, [r4, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80020c8:	2b02      	cmp	r3, #2
 80020ca:	d04c      	beq.n	8002166 <Out0_Process+0xa6>
 80020cc:	2b04      	cmp	r3, #4
 80020ce:	d04a      	beq.n	8002166 <Out0_Process+0xa6>
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d001      	beq.n	80020d8 <Out0_Process+0x18>
 80020d4:	2b05      	cmp	r3, #5
 80020d6:	d140      	bne.n	800215a <Out0_Process+0x9a>
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;

  if (pEPinfo->CopyData && save_rLength)
 80020d8:	69a1      	ldr	r1, [r4, #24]
void DataStageOut(void)
{
  ENDPOINT_INFO *pEPinfo = &pInformation->Ctrl_Info;
  u32 save_rLength;

  save_rLength = pEPinfo->Usb_rLength;
 80020da:	8a23      	ldrh	r3, [r4, #16]

  if (pEPinfo->CopyData && save_rLength)
 80020dc:	b1a9      	cbz	r1, 800210a <Out0_Process+0x4a>
 80020de:	b1a3      	cbz	r3, 800210a <Out0_Process+0x4a>
  {
    u8 *Buffer;
    u32 Length;

    Length = pEPinfo->PacketSize;
 80020e0:	8aa6      	ldrh	r6, [r4, #20]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80020e2:	429e      	cmp	r6, r3
 80020e4:	bf28      	it	cs
 80020e6:	461e      	movcs	r6, r3
 80020e8:	4630      	mov	r0, r6
 80020ea:	4788      	blx	r1
    pEPinfo->Usb_rLength -= Length;
 80020ec:	8a23      	ldrh	r3, [r4, #16]
    if (Length > save_rLength)
    {
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
 80020ee:	4607      	mov	r7, r0
    pEPinfo->Usb_rLength -= Length;
 80020f0:	1b9b      	subs	r3, r3, r6
 80020f2:	8223      	strh	r3, [r4, #16]
    pEPinfo->Usb_rOffset += Length;
 80020f4:	8a63      	ldrh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80020f6:	2000      	movs	r0, #0
      Length = save_rLength;
    }

    Buffer = (*pEPinfo->CopyData)(Length);
    pEPinfo->Usb_rLength -= Length;
    pEPinfo->Usb_rOffset += Length;
 80020f8:	4433      	add	r3, r6
 80020fa:	8263      	strh	r3, [r4, #18]

  #ifdef STM32F10X_CL  
    PCD_EP_Read(ENDP0, Buffer, Length); 
  #else  
    PMAToUserBufferCopy(Buffer, GetEPRxAddr(ENDP0), Length);
 80020fc:	f000 f994 	bl	8002428 <GetEPRxAddr>
 8002100:	4632      	mov	r2, r6
 8002102:	4601      	mov	r1, r0
 8002104:	4638      	mov	r0, r7
 8002106:	f000 f8a8 	bl	800225a <PMAToUserBufferCopy>
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
 800210a:	8a23      	ldrh	r3, [r4, #16]
 800210c:	b153      	cbz	r3, 8002124 <Out0_Process+0x64>
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 800210e:	4b1a      	ldr	r3, [pc, #104]	; (8002178 <Out0_Process+0xb8>)
    SetEPTxCount(ENDP0, 0);
 8002110:	2000      	movs	r0, #0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002112:	f44f 5240 	mov.w	r2, #12288	; 0x3000
    SetEPTxCount(ENDP0, 0);
 8002116:	4601      	mov	r1, r0
  #endif  /* STM32F10X_CL */
  }

  if (pEPinfo->Usb_rLength != 0)
  {
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
 8002118:	801a      	strh	r2, [r3, #0]
    SetEPTxCount(ENDP0, 0);
 800211a:	f000 f995 	bl	8002448 <SetEPTxCount>
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
 800211e:	4b17      	ldr	r3, [pc, #92]	; (800217c <Out0_Process+0xbc>)
 8002120:	2230      	movs	r2, #48	; 0x30
 8002122:	801a      	strh	r2, [r3, #0]
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 8002124:	8aa3      	ldrh	r3, [r4, #20]
 8002126:	8a22      	ldrh	r2, [r4, #16]
 8002128:	4293      	cmp	r3, r2
  {
    pInformation->ControlState = OUT_DATA;
 800212a:	682b      	ldr	r3, [r5, #0]
    vSetEPRxStatus(EP_RX_VALID);/* re-enable for next data reception */
    SetEPTxCount(ENDP0, 0);
    vSetEPTxStatus(EP_TX_VALID);/* Expect the host to abort the data OUT stage */
  }
  /* Set the next State*/
  if (pEPinfo->Usb_rLength >= pEPinfo->PacketSize)
 800212c:	d801      	bhi.n	8002132 <Out0_Process+0x72>
  {
    pInformation->ControlState = OUT_DATA;
 800212e:	2203      	movs	r2, #3
 8002130:	e001      	b.n	8002136 <Out0_Process+0x76>
  }
  else
  {
    if (pEPinfo->Usb_rLength > 0)
 8002132:	b112      	cbz	r2, 800213a <Out0_Process+0x7a>
    {
      pInformation->ControlState = LAST_OUT_DATA;
 8002134:	2205      	movs	r2, #5
 8002136:	721a      	strb	r2, [r3, #8]
 8002138:	e00c      	b.n	8002154 <Out0_Process+0x94>
    }
    else if (pEPinfo->Usb_rLength == 0)
    {
      pInformation->ControlState = WAIT_STATUS_IN;
 800213a:	2106      	movs	r1, #6
 800213c:	7219      	strb	r1, [r3, #8]
      USB_StatusIn();
 800213e:	4b10      	ldr	r3, [pc, #64]	; (8002180 <Out0_Process+0xc0>)
 8002140:	6819      	ldr	r1, [r3, #0]
 8002142:	4b10      	ldr	r3, [pc, #64]	; (8002184 <Out0_Process+0xc4>)
 8002144:	b289      	uxth	r1, r1
 8002146:	440b      	add	r3, r1
 8002148:	005b      	lsls	r3, r3, #1
 800214a:	801a      	strh	r2, [r3, #0]
 800214c:	805a      	strh	r2, [r3, #2]
 800214e:	4b0b      	ldr	r3, [pc, #44]	; (800217c <Out0_Process+0xbc>)
 8002150:	2230      	movs	r2, #48	; 0x30
 8002152:	801a      	strh	r2, [r3, #0]
    ControlState = STALLED;
  }
  else if ((ControlState == OUT_DATA) || (ControlState == LAST_OUT_DATA))
  {
    DataStageOut();
    ControlState = pInformation->ControlState; /* may be changed outside the function */
 8002154:	682b      	ldr	r3, [r5, #0]
 8002156:	7a1b      	ldrb	r3, [r3, #8]
 8002158:	e006      	b.n	8002168 <Out0_Process+0xa8>
  }

  else if (ControlState == WAIT_STATUS_OUT)
 800215a:	2b07      	cmp	r3, #7
 800215c:	d103      	bne.n	8002166 <Out0_Process+0xa6>
  {
    (*pProperty->Process_Status_OUT)();
 800215e:	4b0a      	ldr	r3, [pc, #40]	; (8002188 <Out0_Process+0xc8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	4798      	blx	r3
  u32 ControlState = pInformation->ControlState;

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
  {
    /* host aborts the transfer before finish */
    ControlState = STALLED;
 8002166:	2308      	movs	r3, #8
  else
  {
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;
 8002168:	682a      	ldr	r2, [r5, #0]
 800216a:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 800216c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002170:	f7ff be16 	b.w	8001da0 <Post0_Process>
 8002174:	20000714 	andcs	r0, r0, r4, lsl r7
 8002178:	2000071c 	andcs	r0, r0, ip, lsl r7
 800217c:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002180:	40005c50 	andmi	r5, r0, r0, asr ip
 8002184:	20003002 	andcs	r3, r0, r2
 8002188:	200006ec 	andcs	r0, r0, ip, ror #13

0800218c <SetDeviceAddress>:
* Input          : - Val: device adress.
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetDeviceAddress(u8 Val)
{
 800218c:	b570      	push	{r4, r5, r6, lr}
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <SetDeviceAddress+0x38>)

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8002190:	2200      	movs	r2, #0
{
#ifdef STM32F10X_CL 
  PCD_EP_SetAddress ((u8)Val);
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;
 8002192:	781d      	ldrb	r5, [r3, #0]

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 8002194:	42aa      	cmp	r2, r5
 8002196:	d210      	bcs.n	80021ba <SetDeviceAddress+0x2e>
  {
    _SetEPAddress((u8)i, (u8)i);
 8002198:	f640 710f 	movw	r1, #3855	; 0xf0f
 800219c:	f102 5380 	add.w	r3, r2, #268435456	; 0x10000000
 80021a0:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	681e      	ldr	r6, [r3, #0]
 80021a8:	f442 4400 	orr.w	r4, r2, #32768	; 0x8000
 80021ac:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80021b0:	4031      	ands	r1, r6
 80021b2:	4321      	orrs	r1, r4
 80021b4:	6019      	str	r1, [r3, #0]
#else 
  u32 i;
  u32 nEP = Device_Table.Total_Endpoint;

  /* set address in every used endpoint */
  for (i = 0; i < nEP; i++)
 80021b6:	3201      	adds	r2, #1
 80021b8:	e7ec      	b.n	8002194 <SetDeviceAddress+0x8>
  {
    _SetEPAddress((u8)i, (u8)i);
  } /* for */
  _SetDADDR(Val | DADDR_EF); /* set device address and enable function */
 80021ba:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <SetDeviceAddress+0x3c>)
 80021bc:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80021c0:	6018      	str	r0, [r3, #0]
 80021c2:	bd70      	pop	{r4, r5, r6, pc}
 80021c4:	200000e0 	andcs	r0, r0, r0, ror #1
 80021c8:	40005c4c 	andmi	r5, r0, ip, asr #24

080021cc <In0_Process>:
* Input          : None.
* Output         : None.
* Return         : Post0_Process.
*******************************************************************************/
u8 In0_Process(void)
{
 80021cc:	b510      	push	{r4, lr}
  u32 ControlState = pInformation->ControlState;
 80021ce:	4c13      	ldr	r4, [pc, #76]	; (800221c <In0_Process+0x50>)
 80021d0:	6823      	ldr	r3, [r4, #0]
 80021d2:	7a1a      	ldrb	r2, [r3, #8]

  if ((ControlState == IN_DATA) || (ControlState == LAST_IN_DATA))
 80021d4:	2a02      	cmp	r2, #2
 80021d6:	d001      	beq.n	80021dc <In0_Process+0x10>
 80021d8:	2a04      	cmp	r2, #4
 80021da:	d104      	bne.n	80021e6 <In0_Process+0x1a>
  {
    DataStageIn();
 80021dc:	f7ff fc78 	bl	8001ad0 <DataStageIn>
    /* ControlState may be changed outside the function */
    ControlState = pInformation->ControlState;
 80021e0:	6823      	ldr	r3, [r4, #0]
 80021e2:	7a1b      	ldrb	r3, [r3, #8]
 80021e4:	e013      	b.n	800220e <In0_Process+0x42>
  }

  else if (ControlState == WAIT_STATUS_IN)
 80021e6:	2a06      	cmp	r2, #6
 80021e8:	d110      	bne.n	800220c <In0_Process+0x40>
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021ea:	785a      	ldrb	r2, [r3, #1]
 80021ec:	2a05      	cmp	r2, #5
 80021ee:	d109      	bne.n	8002204 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
 80021f0:	781a      	ldrb	r2, [r3, #0]
    ControlState = pInformation->ControlState;
  }

  else if (ControlState == WAIT_STATUS_IN)
  {
    if ((pInformation->USBbRequest == SET_ADDRESS) &&
 80021f2:	0652      	lsls	r2, r2, #25
 80021f4:	d106      	bne.n	8002204 <In0_Process+0x38>
        (Type_Recipient == (STANDARD_REQUEST | DEVICE_RECIPIENT)))
    {
      SetDeviceAddress(pInformation->USBwValue0);
 80021f6:	78d8      	ldrb	r0, [r3, #3]
 80021f8:	f7ff ffc8 	bl	800218c <SetDeviceAddress>
      pUser_Standard_Requests->User_SetDeviceAddress();
 80021fc:	4b08      	ldr	r3, [pc, #32]	; (8002220 <In0_Process+0x54>)
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	6a1b      	ldr	r3, [r3, #32]
 8002202:	4798      	blx	r3
    }
    (*pProperty->Process_Status_IN)();
 8002204:	4b07      	ldr	r3, [pc, #28]	; (8002224 <In0_Process+0x58>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	4798      	blx	r3
    ControlState = STALLED;
  }

  else
  {
    ControlState = STALLED;
 800220c:	2308      	movs	r3, #8
  }

  pInformation->ControlState = ControlState;
 800220e:	6822      	ldr	r2, [r4, #0]
 8002210:	7213      	strb	r3, [r2, #8]

  return Post0_Process();
}
 8002212:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ControlState = STALLED;
  }

  pInformation->ControlState = ControlState;

  return Post0_Process();
 8002216:	f7ff bdc3 	b.w	8001da0 <Post0_Process>
 800221a:	bf00      	nop
 800221c:	20000714 	andcs	r0, r0, r4, lsl r7
 8002220:	20000710 	andcs	r0, r0, r0, lsl r7
 8002224:	200006ec 	andcs	r0, r0, ip, ror #13

08002228 <NOP_Process>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void NOP_Process(void)
{
 8002228:	4770      	bx	lr

0800222a <UserToPMABufferCopy>:
*                  - wNBytes: no. of bytes to be copied.
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800222a:	b530      	push	{r4, r5, lr}
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 800222c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002230:	3201      	adds	r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002232:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None	.
*******************************************************************************/
void UserToPMABufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002236:	1052      	asrs	r2, r2, #1
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
 8002238:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 800223a:	2300      	movs	r3, #0
 800223c:	4293      	cmp	r3, r2
 800223e:	f100 0002 	add.w	r0, r0, #2
 8002242:	d009      	beq.n	8002258 <UserToPMABufferCopy+0x2e>
  {
    temp1 = (u16) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 8002244:	f810 5c01 	ldrb.w	r5, [r0, #-1]
  u32 i, temp1, temp2;
  u16 *pdwVal;
  pdwVal = (u16 *)(wPMABufAddr * 2 + PMAAddr);
  for (i = n; i != 0; i--)
  {
    temp1 = (u16) * pbUsrBuf;
 8002248:	f810 4c02 	ldrb.w	r4, [r0, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (u16) * pbUsrBuf << 8;
 800224c:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
    *pdwVal++ = temp2;
 8002250:	f821 4023 	strh.w	r4, [r1, r3, lsl #2]
 8002254:	3301      	adds	r3, #1
 8002256:	e7f1      	b.n	800223c <UserToPMABufferCopy+0x12>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002258:	bd30      	pop	{r4, r5, pc}

0800225a <PMAToUserBufferCopy>:
*                  - wNBytes     = no. of bytes to be copied.
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
 800225a:	b510      	push	{r4, lr}
  u32 n = (wNBytes + 1) >> 1;/* /2*/
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 800225c:	f101 5100 	add.w	r1, r1, #536870912	; 0x20000000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002260:	3201      	adds	r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002262:	f501 5140 	add.w	r1, r1, #12288	; 0x3000
* Output         : None.
* Return         : None.
*******************************************************************************/
void PMAToUserBufferCopy(u8 *pbUsrBuf, u16 wPMABufAddr, u16 wNBytes)
{
  u32 n = (wNBytes + 1) >> 1;/* /2*/
 8002266:	1052      	asrs	r2, r2, #1
  u32 i;
  u32 *pdwVal;
  pdwVal = (u32 *)(wPMABufAddr * 2 + PMAAddr);
 8002268:	0049      	lsls	r1, r1, #1
  for (i = n; i != 0; i--)
 800226a:	2300      	movs	r3, #0
 800226c:	4293      	cmp	r3, r2
 800226e:	d005      	beq.n	800227c <PMAToUserBufferCopy+0x22>
  {
    *(u16*)pbUsrBuf++ = *pdwVal++;
 8002270:	f851 4023 	ldr.w	r4, [r1, r3, lsl #2]
 8002274:	f820 4013 	strh.w	r4, [r0, r3, lsl #1]
 8002278:	3301      	adds	r3, #1
 800227a:	e7f7      	b.n	800226c <PMAToUserBufferCopy+0x12>
    pbUsrBuf++;
  }
}
 800227c:	bd10      	pop	{r4, pc}
	...

08002280 <SetBTABLE>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetBTABLE(u16 wRegValue)
{
  _SetBTABLE(wRegValue);
 8002280:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8002284:	4a01      	ldr	r2, [pc, #4]	; (800228c <SetBTABLE+0xc>)
 8002286:	4003      	ands	r3, r0
 8002288:	6013      	str	r3, [r2, #0]
 800228a:	4770      	bx	lr
 800228c:	40005c50 	andmi	r5, r0, r0, asr ip

08002290 <SetEPType>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPType(u8 bEpNum, u16 wType)
{
  _SetEPType(bEpNum, wType);
 8002290:	0080      	lsls	r0, r0, #2
 8002292:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002296:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800229a:	6803      	ldr	r3, [r0, #0]
 800229c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80022a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022a4:	4319      	orrs	r1, r3
 80022a6:	b289      	uxth	r1, r1
 80022a8:	6001      	str	r1, [r0, #0]
 80022aa:	4770      	bx	lr

080022ac <SetEPTxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxStatus(u8 bEpNum, u16 wState)
{
  _SetEPTxStatus(bEpNum, wState);
 80022ac:	0080      	lsls	r0, r0, #2
 80022ae:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022b2:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022b6:	6803      	ldr	r3, [r0, #0]
 80022b8:	06ca      	lsls	r2, r1, #27
 80022ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022c2:	b29b      	uxth	r3, r3
 80022c4:	bf48      	it	mi
 80022c6:	f083 0310 	eormi.w	r3, r3, #16
 80022ca:	068a      	lsls	r2, r1, #26
 80022cc:	bf48      	it	mi
 80022ce:	f083 0320 	eormi.w	r3, r3, #32
 80022d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80022da:	6003      	str	r3, [r0, #0]
 80022dc:	4770      	bx	lr

080022de <SetEPRxStatus>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxStatus(u8 bEpNum, u16 wState)
{
  _SetEPRxStatus(bEpNum, wState);
 80022de:	0080      	lsls	r0, r0, #2
 80022e0:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80022e4:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80022e8:	6803      	ldr	r3, [r0, #0]
 80022ea:	04ca      	lsls	r2, r1, #19
 80022ec:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	bf48      	it	mi
 80022f8:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 80022fc:	048a      	lsls	r2, r1, #18
 80022fe:	bf48      	it	mi
 8002300:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 8002304:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002308:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800230c:	6003      	str	r3, [r0, #0]
 800230e:	4770      	bx	lr

08002310 <SetEPTxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxValid(u8 bEpNum)
{
  _SetEPTxStatus(bEpNum, EP_TX_VALID);
 8002310:	0080      	lsls	r0, r0, #2
 8002312:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002316:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 800231a:	6803      	ldr	r3, [r0, #0]
 800231c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002320:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002324:	b29b      	uxth	r3, r3
 8002326:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800232a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800232e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002332:	6003      	str	r3, [r0, #0]
 8002334:	4770      	bx	lr

08002336 <SetEPRxValid>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxValid(u8 bEpNum)
{
  _SetEPRxStatus(bEpNum, EP_RX_VALID);
 8002336:	0080      	lsls	r0, r0, #2
 8002338:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800233c:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002340:	6803      	ldr	r3, [r0, #0]
 8002342:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002346:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800234a:	b29b      	uxth	r3, r3
 800234c:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002350:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002358:	6003      	str	r3, [r0, #0]
 800235a:	4770      	bx	lr

0800235c <Clear_Status_Out>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void Clear_Status_Out(u8 bEpNum)
{
  _ClearEP_KIND(bEpNum);
 800235c:	0080      	lsls	r0, r0, #2
 800235e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002362:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002366:	6803      	ldr	r3, [r0, #0]
 8002368:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 800236c:	051b      	lsls	r3, r3, #20
 800236e:	0d1b      	lsrs	r3, r3, #20
 8002370:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002374:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002378:	6003      	str	r3, [r0, #0]
 800237a:	4770      	bx	lr

0800237c <ClearDTOG_RX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_RX(u8 bEpNum)
{
  _ClearDTOG_RX(bEpNum);
 800237c:	0080      	lsls	r0, r0, #2
 800237e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002382:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 8002386:	6803      	ldr	r3, [r0, #0]
 8002388:	045b      	lsls	r3, r3, #17
 800238a:	bf41      	itttt	mi
 800238c:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 8002390:	6802      	ldrmi	r2, [r0, #0]
 8002392:	4013      	andmi	r3, r2
 8002394:	f443 4340 	orrmi.w	r3, r3, #49152	; 0xc000
 8002398:	bf44      	itt	mi
 800239a:	f043 0380 	orrmi.w	r3, r3, #128	; 0x80
 800239e:	6003      	strmi	r3, [r0, #0]
 80023a0:	4770      	bx	lr

080023a2 <ClearDTOG_TX>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void ClearDTOG_TX(u8 bEpNum)
{
  _ClearDTOG_TX(bEpNum);
 80023a2:	0080      	lsls	r0, r0, #2
 80023a4:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 80023a8:	f500 40b8 	add.w	r0, r0, #23552	; 0x5c00
 80023ac:	6803      	ldr	r3, [r0, #0]
 80023ae:	065b      	lsls	r3, r3, #25
 80023b0:	bf41      	itttt	mi
 80023b2:	f640 730f 	movwmi	r3, #3855	; 0xf0f
 80023b6:	6802      	ldrmi	r2, [r0, #0]
 80023b8:	4013      	andmi	r3, r2
 80023ba:	f443 4300 	orrmi.w	r3, r3, #32768	; 0x8000
 80023be:	bf44      	itt	mi
 80023c0:	f043 03c0 	orrmi.w	r3, r3, #192	; 0xc0
 80023c4:	6003      	strmi	r3, [r0, #0]
 80023c6:	4770      	bx	lr

080023c8 <SetEPTxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPTxAddr(bEpNum, wAddr);
 80023c8:	4b06      	ldr	r3, [pc, #24]	; (80023e4 <SetEPTxAddr+0x1c>)
 80023ca:	0849      	lsrs	r1, r1, #1
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	0049      	lsls	r1, r1, #1
 80023d0:	b29b      	uxth	r3, r3
 80023d2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023d6:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 80023da:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 80023de:	0040      	lsls	r0, r0, #1
 80023e0:	6001      	str	r1, [r0, #0]
 80023e2:	4770      	bx	lr
 80023e4:	40005c50 	andmi	r5, r0, r0, asr ip

080023e8 <SetEPRxAddr>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxAddr(u8 bEpNum, u16 wAddr)
{
  _SetEPRxAddr(bEpNum, wAddr);
 80023e8:	4b05      	ldr	r3, [pc, #20]	; (8002400 <SetEPRxAddr+0x18>)
 80023ea:	0849      	lsrs	r1, r1, #1
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	0049      	lsls	r1, r1, #1
 80023f0:	b29b      	uxth	r3, r3
 80023f2:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80023f6:	4b03      	ldr	r3, [pc, #12]	; (8002404 <SetEPRxAddr+0x1c>)
 80023f8:	4403      	add	r3, r0
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	6019      	str	r1, [r3, #0]
 80023fe:	4770      	bx	lr
 8002400:	40005c50 	andmi	r5, r0, r0, asr ip
 8002404:	20003004 	andcs	r3, r0, r4

08002408 <GetEPTxAddr>:
* Output         : None.
* Return         : Rx buffer address. 
*******************************************************************************/
u16 GetEPTxAddr(u8 bEpNum)
{
  return(_GetEPTxAddr(bEpNum));
 8002408:	4b06      	ldr	r3, [pc, #24]	; (8002424 <GetEPTxAddr+0x1c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	b29b      	uxth	r3, r3
 800240e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002412:	f100 5000 	add.w	r0, r0, #536870912	; 0x20000000
 8002416:	f500 5040 	add.w	r0, r0, #12288	; 0x3000
 800241a:	0040      	lsls	r0, r0, #1
 800241c:	6800      	ldr	r0, [r0, #0]
}
 800241e:	b280      	uxth	r0, r0
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	40005c50 	andmi	r5, r0, r0, asr ip

08002428 <GetEPRxAddr>:
* Output         : None.
* Return         : Rx buffer address.
*******************************************************************************/
u16 GetEPRxAddr(u8 bEpNum)
{
  return(_GetEPRxAddr(bEpNum));
 8002428:	4b05      	ldr	r3, [pc, #20]	; (8002440 <GetEPRxAddr+0x18>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	b29b      	uxth	r3, r3
 800242e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002432:	4b04      	ldr	r3, [pc, #16]	; (8002444 <GetEPRxAddr+0x1c>)
 8002434:	4403      	add	r3, r0
 8002436:	005b      	lsls	r3, r3, #1
 8002438:	6818      	ldr	r0, [r3, #0]
}
 800243a:	b280      	uxth	r0, r0
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40005c50 	andmi	r5, r0, r0, asr ip
 8002444:	20003004 	andcs	r3, r0, r4

08002448 <SetEPTxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPTxCount(u8 bEpNum, u16 wCount)
{
  _SetEPTxCount(bEpNum, wCount);
 8002448:	4b04      	ldr	r3, [pc, #16]	; (800245c <SetEPTxCount+0x14>)
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	b29b      	uxth	r3, r3
 800244e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002452:	4b03      	ldr	r3, [pc, #12]	; (8002460 <SetEPTxCount+0x18>)
 8002454:	4403      	add	r3, r0
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	6019      	str	r1, [r3, #0]
 800245a:	4770      	bx	lr
 800245c:	40005c50 	andmi	r5, r0, r0, asr ip
 8002460:	20003002 	andcs	r3, r0, r2

08002464 <SetEPRxCount>:
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPRxCount(u8 bEpNum, u16 wCount)
{
  _SetEPRxCount(bEpNum, wCount);
 8002464:	4b0d      	ldr	r3, [pc, #52]	; (800249c <SetEPRxCount+0x38>)
 8002466:	293e      	cmp	r1, #62	; 0x3e
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	b29b      	uxth	r3, r3
 800246c:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002470:	4b0b      	ldr	r3, [pc, #44]	; (80024a0 <SetEPRxCount+0x3c>)
 8002472:	4403      	add	r3, r0
 8002474:	ea4f 0243 	mov.w	r2, r3, lsl #1
 8002478:	d909      	bls.n	800248e <SetEPRxCount+0x2a>
 800247a:	094b      	lsrs	r3, r1, #5
 800247c:	06c8      	lsls	r0, r1, #27
 800247e:	bf04      	itt	eq
 8002480:	f103 33ff 	addeq.w	r3, r3, #4294967295	; 0xffffffff
 8002484:	b29b      	uxtheq	r3, r3
 8002486:	029b      	lsls	r3, r3, #10
 8002488:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800248c:	e004      	b.n	8002498 <SetEPRxCount+0x34>
 800248e:	084b      	lsrs	r3, r1, #1
 8002490:	07c9      	lsls	r1, r1, #31
 8002492:	bf48      	it	mi
 8002494:	3301      	addmi	r3, #1
 8002496:	029b      	lsls	r3, r3, #10
 8002498:	6013      	str	r3, [r2, #0]
 800249a:	4770      	bx	lr
 800249c:	40005c50 	andmi	r5, r0, r0, asr ip
 80024a0:	20003006 	andcs	r3, r0, r6

080024a4 <GetEPRxCount>:
* Output         : None.
* Return         : Rx count value.
*******************************************************************************/
u16 GetEPRxCount(u8 bEpNum)
{
  return(_GetEPRxCount(bEpNum));
 80024a4:	4b05      	ldr	r3, [pc, #20]	; (80024bc <GetEPRxCount+0x18>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	b29b      	uxth	r3, r3
 80024aa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 80024ae:	4b04      	ldr	r3, [pc, #16]	; (80024c0 <GetEPRxCount+0x1c>)
 80024b0:	4403      	add	r3, r0
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	6818      	ldr	r0, [r3, #0]
}
 80024b6:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80024ba:	4770      	bx	lr
 80024bc:	40005c50 	andmi	r5, r0, r0, asr ip
 80024c0:	20003006 	andcs	r3, r0, r6

080024c4 <ByteSwap>:
u16 ByteSwap(u16 wSwW)
{
  u8 bTemp;
  u16 wRet;
  bTemp = (u8)(wSwW & 0xff);
  wRet =  (wSwW >> 8) | ((u16)bTemp << 8);
 80024c4:	b2c3      	uxtb	r3, r0
 80024c6:	0a00      	lsrs	r0, r0, #8
  return(wRet);
}
 80024c8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 80024cc:	4770      	bx	lr
	...

080024d0 <USB_SIL_Init>:
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80024d0:	4b04      	ldr	r3, [pc, #16]	; (80024e4 <USB_SIL_Init+0x14>)
 80024d2:	2000      	movs	r0, #0
  wInterrupt_Mask = IMR_MSK;
 80024d4:	4a04      	ldr	r2, [pc, #16]	; (80024e8 <USB_SIL_Init+0x18>)
{
#ifndef STM32F10X_CL
  
  /* USB interrupts initialization */
  /* clear pending interrupts */
  _SetISTR(0);
 80024d6:	6018      	str	r0, [r3, #0]
  wInterrupt_Mask = IMR_MSK;
 80024d8:	f44f 4306 	mov.w	r3, #34304	; 0x8600
 80024dc:	8013      	strh	r3, [r2, #0]
  /* set interrupts mask */
  _SetCNTR(wInterrupt_Mask);
 80024de:	4a03      	ldr	r2, [pc, #12]	; (80024ec <USB_SIL_Init+0x1c>)
 80024e0:	6013      	str	r3, [r2, #0]
  OTG_DEV_Init();
  
#endif /* STM32F10X_CL */

  return 0;
}
 80024e2:	4770      	bx	lr
 80024e4:	40005c44 	andmi	r5, r0, r4, asr #24
 80024e8:	20000718 	andcs	r0, r0, r8, lsl r7
 80024ec:	40005c40 	andmi	r5, r0, r0, asr #24

080024f0 <USB_SIL_Read>:
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 80024f0:	b570      	push	{r4, r5, r6, lr}
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 80024f2:	f000 057f 	and.w	r5, r0, #127	; 0x7f
 80024f6:	4628      	mov	r0, r5
*                     received data buffer.
* Output         : None.
* Return         : Number of received data (in Bytes).
*******************************************************************************/
u32 USB_SIL_Read(u8 bEpAddr, u8* pBufferPointer)
{
 80024f8:	460e      	mov	r6, r1
  u32 DataLength = 0;

#ifndef STM32F10X_CL

  /* Get the number of received data on the selected Endpoint */
  DataLength = GetEPRxCount(bEpAddr & 0x7F);
 80024fa:	f7ff ffd3 	bl	80024a4 <GetEPRxCount>
 80024fe:	4604      	mov	r4, r0

  /* Use the memory interface function to write to the selected endpoint */
  PMAToUserBufferCopy(pBufferPointer, GetEPRxAddr(bEpAddr & 0x7F), DataLength);
 8002500:	4628      	mov	r0, r5
 8002502:	f7ff ff91 	bl	8002428 <GetEPRxAddr>
 8002506:	4622      	mov	r2, r4
 8002508:	4601      	mov	r1, r0
 800250a:	4630      	mov	r0, r6
 800250c:	f7ff fea5 	bl	800225a <PMAToUserBufferCopy>
  
#endif /* STM32F10X_CL */

  /* Return the number of received data */
  return DataLength;
}
 8002510:	4620      	mov	r0, r4
 8002512:	bd70      	pop	{r4, r5, r6, pc}

08002514 <CTR_LP>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_LP(void)
{
 8002514:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO u16 wEPVal = 0;
 8002516:	2300      	movs	r3, #0
 8002518:	f8ad 3006 	strh.w	r3, [sp, #6]
  /* stay in loop while pending ints */
  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
 800251c:	4b50      	ldr	r3, [pc, #320]	; (8002660 <CTR_LP+0x14c>)
 800251e:	4a51      	ldr	r2, [pc, #324]	; (8002664 <CTR_LP+0x150>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	b299      	uxth	r1, r3
 8002524:	041b      	lsls	r3, r3, #16
 8002526:	8011      	strh	r1, [r2, #0]
 8002528:	f140 8097 	bpl.w	800265a <CTR_LP+0x146>
  {
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
 800252c:	8813      	ldrh	r3, [r2, #0]
 800252e:	4c4e      	ldr	r4, [pc, #312]	; (8002668 <CTR_LP+0x154>)
 8002530:	f003 030f 	and.w	r3, r3, #15
 8002534:	7023      	strb	r3, [r4, #0]
    if (EPindex == 0)
 8002536:	2b00      	cmp	r3, #0
 8002538:	d161      	bne.n	80025fe <CTR_LP+0xea>

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 800253a:	4c4c      	ldr	r4, [pc, #304]	; (800266c <CTR_LP+0x158>)
 800253c:	4d4c      	ldr	r5, [pc, #304]	; (8002670 <CTR_LP+0x15c>)
 800253e:	6823      	ldr	r3, [r4, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002540:	4e4c      	ldr	r6, [pc, #304]	; (8002674 <CTR_LP+0x160>)

      /* save RX & TX status */
      /* and set both to NAK */


	    SaveRState = _GetENDPOINT(ENDP0);
 8002542:	b29b      	uxth	r3, r3
 8002544:	802b      	strh	r3, [r5, #0]
	    SaveTState = SaveRState & EPTX_STAT;
 8002546:	882b      	ldrh	r3, [r5, #0]
 8002548:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800254c:	8033      	strh	r3, [r6, #0]
	    SaveRState &=  EPRX_STAT;	
 800254e:	882b      	ldrh	r3, [r5, #0]
 8002550:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002554:	802b      	strh	r3, [r5, #0]

	    _SetEPRxTxStatus(ENDP0,EP_RX_NAK,EP_TX_NAK);
 8002556:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 800255a:	6821      	ldr	r1, [r4, #0]
 800255c:	400b      	ands	r3, r1
 800255e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002562:	f083 0320 	eor.w	r3, r3, #32
 8002566:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800256a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800256e:	6023      	str	r3, [r4, #0]

      /* DIR bit = origin of the interrupt */

      if ((wIstr & ISTR_DIR) == 0)
 8002570:	8813      	ldrh	r3, [r2, #0]
 8002572:	06d8      	lsls	r0, r3, #27
 8002574:	d407      	bmi.n	8002586 <CTR_LP+0x72>

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */


        _ClearEP_CTR_TX(ENDP0);
 8002576:	f648 730f 	movw	r3, #36623	; 0x8f0f
 800257a:	6822      	ldr	r2, [r4, #0]
 800257c:	4013      	ands	r3, r2
 800257e:	6023      	str	r3, [r4, #0]
        In0_Process();
 8002580:	f7ff fe24 	bl	80021cc <In0_Process>
 8002584:	e01b      	b.n	80025be <CTR_LP+0xaa>
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */

        wEPVal = _GetENDPOINT(ENDP0);
 8002586:	6823      	ldr	r3, [r4, #0]
 8002588:	b29b      	uxth	r3, r3
 800258a:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal &EP_SETUP) != 0)
 800258e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002592:	0519      	lsls	r1, r3, #20
 8002594:	d507      	bpl.n	80025a6 <CTR_LP+0x92>
        {
          _ClearEP_CTR_RX(ENDP0); /* SETUP bit kept frozen while CTR_RX = 1 */
 8002596:	f640 738f 	movw	r3, #3983	; 0xf8f
 800259a:	6822      	ldr	r2, [r4, #0]
 800259c:	4013      	ands	r3, r2
 800259e:	6023      	str	r3, [r4, #0]
          Setup0_Process();
 80025a0:	f7ff fc20 	bl	8001de4 <Setup0_Process>
 80025a4:	e00b      	b.n	80025be <CTR_LP+0xaa>

		      _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
          return;
        }

        else if ((wEPVal & EP_CTR_RX) != 0)
 80025a6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80025aa:	b21b      	sxth	r3, r3
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	dab5      	bge.n	800251c <CTR_LP+0x8>
        {
          _ClearEP_CTR_RX(ENDP0);
 80025b0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80025b4:	6822      	ldr	r2, [r4, #0]
 80025b6:	4013      	ands	r3, r2
 80025b8:	6023      	str	r3, [r4, #0]
          Out0_Process();
 80025ba:	f7ff fd81 	bl	80020c0 <Out0_Process>
          /* before terminate set Tx & Rx status */
     
		     _SetEPRxTxStatus(ENDP0,SaveRState,SaveTState);
 80025be:	f64b 73bf 	movw	r3, #49087	; 0xbfbf
 80025c2:	6822      	ldr	r2, [r4, #0]
 80025c4:	4013      	ands	r3, r2
 80025c6:	882a      	ldrh	r2, [r5, #0]
 80025c8:	04d2      	lsls	r2, r2, #19
 80025ca:	882a      	ldrh	r2, [r5, #0]
 80025cc:	bf48      	it	mi
 80025ce:	f483 5380 	eormi.w	r3, r3, #4096	; 0x1000
 80025d2:	0494      	lsls	r4, r2, #18
 80025d4:	8832      	ldrh	r2, [r6, #0]
 80025d6:	bf48      	it	mi
 80025d8:	f483 5300 	eormi.w	r3, r3, #8192	; 0x2000
 80025dc:	06d0      	lsls	r0, r2, #27
 80025de:	8832      	ldrh	r2, [r6, #0]
 80025e0:	bf48      	it	mi
 80025e2:	f083 0310 	eormi.w	r3, r3, #16
 80025e6:	0691      	lsls	r1, r2, #26
 80025e8:	bf48      	it	mi
 80025ea:	f083 0320 	eormi.w	r3, r3, #32
 80025ee:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025f6:	4a1d      	ldr	r2, [pc, #116]	; (800266c <CTR_LP+0x158>)
 80025f8:	b29b      	uxth	r3, r3
 80025fa:	6013      	str	r3, [r2, #0]
          return;
 80025fc:	e02d      	b.n	800265a <CTR_LP+0x146>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
 80025fe:	009a      	lsls	r2, r3, #2
 8002600:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002604:	f502 42b8 	add.w	r2, r2, #23552	; 0x5c00
 8002608:	6811      	ldr	r1, [r2, #0]
 800260a:	b289      	uxth	r1, r1
 800260c:	f8ad 1006 	strh.w	r1, [sp, #6]
      if ((wEPVal & EP_CTR_RX) != 0)
 8002610:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8002614:	b209      	sxth	r1, r1
 8002616:	2900      	cmp	r1, #0
 8002618:	da09      	bge.n	800262e <CTR_LP+0x11a>
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 800261a:	f640 718f 	movw	r1, #3983	; 0xf8f
 800261e:	6810      	ldr	r0, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8002620:	3b01      	subs	r3, #1
      /* process related endpoint register */
      wEPVal = _GetENDPOINT(EPindex);
      if ((wEPVal & EP_CTR_RX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_RX(EPindex);
 8002622:	4001      	ands	r1, r0
 8002624:	6011      	str	r1, [r2, #0]

        /* call OUT service function */
        (*pEpInt_OUT[EPindex-1])();
 8002626:	4a14      	ldr	r2, [pc, #80]	; (8002678 <CTR_LP+0x164>)
 8002628:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800262c:	4798      	blx	r3

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
 800262e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002632:	061a      	lsls	r2, r3, #24
 8002634:	f57f af72 	bpl.w	800251c <CTR_LP+0x8>
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 8002638:	f648 710f 	movw	r1, #36623	; 0x8f0f
 800263c:	7822      	ldrb	r2, [r4, #0]
 800263e:	0093      	lsls	r3, r2, #2
 8002640:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002644:	f503 43b8 	add.w	r3, r3, #23552	; 0x5c00
 8002648:	6818      	ldr	r0, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 800264a:	3a01      	subs	r2, #1
      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & EP_CTR_TX) != 0)
      {
        /* clear int flag */
        _ClearEP_CTR_TX(EPindex);
 800264c:	4001      	ands	r1, r0
 800264e:	6019      	str	r1, [r3, #0]

        /* call IN service function */
        (*pEpInt_IN[EPindex-1])();
 8002650:	4b0a      	ldr	r3, [pc, #40]	; (800267c <CTR_LP+0x168>)
 8002652:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002656:	4798      	blx	r3
 8002658:	e760      	b.n	800251c <CTR_LP+0x8>
      } /* if((wEPVal & EP_CTR_TX) != 0) */

    }/* if(EPindex == 0) else */

  }/* while(...) */
}
 800265a:	b002      	add	sp, #8
 800265c:	bd70      	pop	{r4, r5, r6, pc}
 800265e:	bf00      	nop
 8002660:	40005c44 	andmi	r5, r0, r4, asr #24
 8002664:	200006e6 	andcs	r0, r0, r6, ror #13
 8002668:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
 800266c:	40005c00 	andmi	r5, r0, r0, lsl #24
 8002670:	2000071c 	andcs	r0, r0, ip, lsl r7
 8002674:	2000071e 	andcs	r0, r0, lr, lsl r7
 8002678:	2000001c 	andcs	r0, r0, ip, lsl r0
 800267c:	20000038 	andcs	r0, r0, r8, lsr r0

08002680 <CSWTCH.61>:
 8002680:	00000960 	andeq	r0, r0, r0, ror #18
 8002684:	0000e100 	andeq	lr, r0, r0, lsl #2
 8002688:	0001c200 	andeq	ip, r1, r0, lsl #4
 800268c:	000f4240 	andeq	r4, pc, r0, asr #4
 8002690:	001e8480 	andseq	r8, lr, r0, lsl #9
 8002694:	002dc6c0 	eoreq	ip, sp, r0, asr #13
 8002698:	003d0900 	eorseq	r0, sp, r0, lsl #18
 800269c:	0044aa20 	subeq	sl, r4, r0, lsr #20
 80026a0:	00a037a0 	adceq	r3, r0, r0, lsr #15

080026a4 <Virtual_Com_Port_StringProduct>:
 80026a4:	00430334 	subeq	r0, r3, r4, lsr r3
 80026a8:	00700075 	rsbseq	r0, r0, r5, ror r0
 80026ac:	00720044 	rsbseq	r0, r2, r4, asr #32
 80026b0:	006e006f 	rsbeq	r0, lr, pc, rrx
 80026b4:	00200065 	eoreq	r0, r0, r5, rrx
 80026b8:	00690056 	rsbeq	r0, r9, r6, asr r0
 80026bc:	00740072 	rsbseq	r0, r4, r2, ror r0
 80026c0:	00610075 	rsbeq	r0, r1, r5, ror r0
 80026c4:	0020006c 	eoreq	r0, r0, ip, rrx
 80026c8:	004f0043 	subeq	r0, pc, r3, asr #32
 80026cc:	0020004d 	eoreq	r0, r0, sp, asr #32
 80026d0:	006f0050 	rsbeq	r0, pc, r0, asr r0	; <UNPREDICTABLE>
 80026d4:	00740072 	rsbseq	r0, r4, r2, ror r0

080026d8 <Virtual_Com_Port_StringVendor>:
 80026d8:	00430312 	subeq	r0, r3, r2, lsl r3
 80026dc:	00700075 	rsbseq	r0, r0, r5, ror r0
 80026e0:	00720044 	rsbseq	r0, r2, r4, asr #32
 80026e4:	006e006f 	rsbeq	r0, lr, pc, rrx
 80026e8:	03040065 	movweq	r0, #16485	; 0x4065

080026ea <Virtual_Com_Port_StringLangID>:
 80026ea:	04090304 	streq	r0, [r9], #-772	; 0x304

080026ee <Virtual_Com_Port_ConfigDescriptor>:
 80026ee:	00430209 	subeq	r0, r3, r9, lsl #4
 80026f2:	80000102 	andhi	r0, r0, r2, lsl #2
 80026f6:	00040900 	andeq	r0, r4, r0, lsl #18
 80026fa:	02020100 	andeq	r0, r2, #0, 2
 80026fe:	24050001 	strcs	r0, [r5], #-1
 8002702:	05011000 	streq	r1, [r1, #-0]
 8002706:	01000124 	tsteq	r0, r4, lsr #2
 800270a:	02022404 	andeq	r2, r2, #4, 8	; 0x4000000
 800270e:	00062405 	andeq	r2, r6, r5, lsl #8
 8002712:	82050701 	andhi	r0, r5, #262144	; 0x40000
 8002716:	ff000803 			; <UNDEFINED> instruction: 0xff000803
 800271a:	00010409 	andeq	r0, r1, r9, lsl #8
 800271e:	00000a02 	andeq	r0, r0, r2, lsl #20
 8002722:	03050700 	movweq	r0, #22272	; 0x5700
 8002726:	00004002 	andeq	r4, r0, r2
 800272a:	02810507 	addeq	r0, r1, #29360128	; 0x1c00000
 800272e:	12000040 	andne	r0, r0, #64	; 0x40

08002731 <Virtual_Com_Port_DeviceDescriptor>:
 8002731:	02000112 	andeq	r0, r0, #-2147483644	; 0x80000004
 8002735:	40000002 	andmi	r0, r0, r2
 8002739:	ff48fff1 			; <UNDEFINED> instruction: 0xff48fff1
 800273d:	02010200 	andeq	r0, r1, #0, 4
 8002741:	00000100 	andeq	r0, r0, r0, lsl #2

08002743 <APBAHBPrescTable>:
 8002743:	00000000 	andeq	r0, r0, r0
 8002747:	04030201 	streq	r0, [r3], #-513	; 0x201
 800274b:	04030201 	streq	r0, [r3], #-513	; 0x201
 800274f:	09080706 	stmdbeq	r8, {r1, r2, r8, r9, sl}

08002753 <ADCPrescTable>:
 8002753:	08060402 	stmdaeq	r6, {r1, sl}
 8002757:	4c265441 	cfstrsmi	mvf5, [r6], #-260	; 0xfffffefc
 800275b:	65520044 	ldrbvs	r0, [r2, #-68]	; 0x44
 800275f:	2e796461 	cdpcs	4, 7, cr6, cr9, cr1, {3}
 8002763:	53000a2e 	movwpl	r0, #2606	; 0xa2e
 8002767:	65636375 	strbvs	r6, [r3, #-885]!	; 0x375
 800276b:	2e2e7373 	mcrcs	3, 1, r7, cr14, cr3, {3}
 800276f:	6146000a 	cmpvs	r6, sl
 8002773:	2e2e6c69 	cdpcs	12, 2, cr6, cr14, cr9, {3}
 8002777:	5441000a 	strbpl	r0, [r1], #-10
 800277b:	004f4726 	subeq	r4, pc, r6, lsr #14
 800277f:	52265441 	eorpl	r5, r6, #1090519040	; 0x41000000
 8002783:	41005453 	tstmi	r0, r3, asr r4
 8002787:	4f542654 	svcmi	0x00542654
 800278b:	54005353 	strpl	r5, [r0], #-851	; 0x353
 800278f:	2053534f 	subscs	r5, r3, pc, asr #6
 8002793:	45444f4d 	strbmi	r4, [r4, #-3917]	; 0xf4d
 8002797:	0d4b4f20 	stcleq	15, cr4, [fp, #-128]	; 0xffffff80
 800279b:	4100200a 	tstmi	r0, sl
 800279f:	414e2654 	cmpmi	lr, r4, asr r6
 80027a3:	4300454d 	movwmi	r4, #1357	; 0x54d
 80027a7:	30392d4d 	eorscc	r2, r9, sp, asr #26
 80027ab:	4e000a34 	mcrmi	10, 0, r0, cr0, cr4, {1}
 80027af:	4449206f 	strbmi	r2, [r9], #-111	; 0x6f
 80027b3:	6f432045 	svcvs	0x00432045
 80027b7:	6e616d6d 	cdpvs	13, 6, cr6, cr1, cr13, {3}
 80027bb:	0a0d2164 	beq	834ad53 <_etext+0x348507>
 80027bf:	0a4b4f00 	beq	92d63c7 <_etext+0x12d3b7b>
 80027c3:	6f6f4200 	svcvs	0x006f4200
 80027c7:	74532074 	ldrbvc	r2, [r3], #-116	; 0x74
 80027cb:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
 80027cf:	3156202e 	cmpcc	r6, lr, lsr #32
 80027d3:	30303135 	eorscc	r3, r0, r5, lsr r1
 80027d7:	000a0d31 	andeq	r0, sl, r1, lsr sp
 80027db:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
 80027df:	50207463 	eorpl	r7, r0, r3, ror #8
 80027e3:	0d216e69 	stceq	14, cr6, [r1, #-420]!	; 0xfffffe5c
 80027e7:	7453000a 	ldrbvc	r0, [r3], #-10
 80027eb:	20747261 	rsbscs	r7, r4, r1, ror #4
 80027ef:	69726573 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, sl, sp, lr}^
 80027f3:	6d206c61 	stcvs	12, cr6, [r0, #-388]!	; 0xfffffe7c
 80027f7:	74696e6f 	strbtvc	r6, [r9], #-3695	; 0xe6f
 80027fb:	0a0d726f 	beq	835f1bf <_etext+0x35c973>
 80027ff:	200a0d00 	andcs	r0, sl, r0, lsl #26
 8002803:	203a6f47 	eorscs	r6, sl, r7, asr #30
 8002807:	0d007830 	stceq	8, cr7, [r0, #-192]	; 0xffffff40
 800280b:	6f44200a 	svcvs	0x0044200a
 800280f:	6f6c6e77 	svcvs	0x006c6e77
 8002813:	46206461 	strtmi	r6, [r0], -r1, ror #8
 8002817:	656c6961 	strbvs	r6, [ip, #-2401]!	; 0x961
 800281b:	0d002164 	stfeqs	f2, [r0, #-400]	; 0xfffffe70
 800281f:	6f44200a 	svcvs	0x0044200a
 8002823:	6f6c6e77 	svcvs	0x006c6e77
 8002827:	4f206461 	svcmi	0x00206461
 800282b:	66726576 			; <UNDEFINED> instruction: 0x66726576
 800282f:	21776f6c 	cmncs	r7, ip, ror #30
 8002833:	200a0d00 	andcs	r0, sl, r0, lsl #26
 8002837:	73616c66 	cmnvc	r1, #26112	; 0x6600
 800283b:	72772068 	rsbsvc	r2, r7, #104	; 0x68
 800283f:	6e697469 	cdpvs	4, 6, cr7, cr9, cr9, {3}
 8002843:	72652067 	rsbvc	r2, r5, #103	; 0x67
 8002847:	21726f72 	cmncs	r2, r2, ror pc
	...

Disassembly of section .data:

20000000 <_sdata>:
20000000:	53031a01 	movwpl	r1, #14849	; 0x3a01

20000001 <Virtual_Com_Port_StringSerial>:
20000001:	0053031a 	subseq	r0, r3, sl, lsl r3
20000005:	004d0054 	subeq	r0, sp, r4, asr r0
20000009:	00320033 	eorseq	r0, r2, r3, lsr r0
2000000d:	00300031 	eorseq	r0, r0, r1, lsr r0
	...

2000001c <pEpInt_OUT>:
2000001c:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000020:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000024:	08000d31 	stmdaeq	r0, {r0, r4, r5, r8, sl, fp}
20000028:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
2000002c:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000030:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000034:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}

20000038 <pEpInt_IN>:
20000038:	08000c21 	stmdaeq	r0, {r0, r5, sl, fp}
2000003c:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000040:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000044:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000048:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
2000004c:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
20000050:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}

20000054 <linecoding>:
20000054:	0001c200 	andeq	ip, r1, r0, lsl #4
20000058:	00080000 	andeq	r0, r8, r0

2000005c <Device_Property>:
2000005c:	08000f09 	stmdaeq	r0, {r0, r3, r8, r9, sl, fp}
20000060:	08000f2d 	stmdaeq	r0, {r0, r2, r3, r5, r8, r9, sl, fp}
20000064:	08000e1d 	stmdaeq	r0, {r0, r2, r3, r4, r9, sl, fp}
20000068:	08000e31 	stmdaeq	r0, {r0, r4, r5, r9, sl, fp}
2000006c:	08000e35 	stmdaeq	r0, {r0, r2, r4, r5, r9, sl, fp}
20000070:	08000e91 	stmdaeq	r0, {r0, r4, r7, r9, sl, fp}
20000074:	08000eb5 	stmdaeq	r0, {r0, r2, r4, r5, r7, r9, sl, fp}
20000078:	0800100d 	stmdaeq	r0, {r0, r2, r3, ip}
2000007c:	08001019 	stmdaeq	r0, {r0, r3, r4, ip}
20000080:	08001025 	stmdaeq	r0, {r0, r2, r5, ip}
20000084:	00000000 	andeq	r0, r0, r0
20000088:	00000040 	andeq	r0, r0, r0, asr #32

2000008c <Device_Descriptor>:
2000008c:	08002731 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl, sp}
20000090:	00000012 	andeq	r0, r0, r2, lsl r0

20000094 <Config_Descriptor>:
20000094:	080026ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r9, sl, sp}
20000098:	00000043 	andeq	r0, r0, r3, asr #32

2000009c <String_Descriptor>:
2000009c:	080026ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, sp}
200000a0:	00000004 	andeq	r0, r0, r4
200000a4:	080026d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, sp}
200000a8:	00000012 	andeq	r0, r0, r2, lsl r0
200000ac:	080026a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, sp}
200000b0:	00000034 	andeq	r0, r0, r4, lsr r0
200000b4:	20000001 	andcs	r0, r0, r1
200000b8:	0000001a 	andeq	r0, r0, sl, lsl r0

200000bc <User_Standard_Requests>:
200000bc:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000c0:	08000df9 	stmdaeq	r0, {r0, r3, r4, r5, r6, r7, r8, sl, fp}
200000c4:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000c8:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000cc:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000d0:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000d4:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000d8:	08002229 	stmdaeq	r0, {r0, r3, r5, r9, sp}
200000dc:	08000e11 	stmdaeq	r0, {r0, r4, r9, sl, fp}

200000e0 <Device_Table>:
200000e0:	00000104 	andeq	r0, r0, r4, lsl #2

Disassembly of section .bss:

200000e4 <_sbss>:
200000e4:	00000000 	andeq	r0, r0, r0

200000e8 <gu32TimingCounter1ms_Txd>:
200000e8:	00000000 	andeq	r0, r0, r0

200000ec <gbCount>:
200000ec:	00000000 	andeq	r0, r0, r0

200000f0 <gwAddressPointer>:
200000f0:	00000000 	andeq	r0, r0, r0

200000f4 <gwEndAddressPointer>:
200000f4:	00000000 	andeq	r0, r0, r0

200000f8 <gwCalculatedCheckSum>:
200000f8:	00000000 	andeq	r0, r0, r0

200000fc <gwRxTotalCount>:
200000fc:	00000000 	andeq	r0, r0, r0

20000100 <gbFlashDownloadStart>:
20000100:	00000000 	andeq	r0, r0, r0

20000104 <gwReceivedCheckSumFromHost>:
20000104:	00000000 	andeq	r0, r0, r0

20000108 <gwWriteProtectedPages>:
20000108:	00000000 	andeq	r0, r0, r0

2000010c <sr.5719>:
2000010c:	00000000 	andeq	r0, r0, r0

20000110 <FinishToSend>:
	...

20000112 <USB_Rx_Cnt>:
	...

20000114 <FrameCount.5906>:
20000114:	00000000 	andeq	r0, r0, r0

20000118 <bIntPackSOF>:
20000118:	00000000 	andeq	r0, r0, r0

2000011c <Request>:
2000011c:	00000000 	andeq	r0, r0, r0

20000120 <comstatetemp>:
20000120:	00000000 	andeq	r0, r0, r0

20000124 <bDeviceState>:
20000124:	00000000 	andeq	r0, r0, r0

20000128 <USB_Tx_State>:
20000128:	00000000 	andeq	r0, r0, r0

2000012c <USART_Rx_length>:
2000012c:	00000000 	andeq	r0, r0, r0

20000130 <Data_Mul_MaxPacketSize>:
20000130:	00000000 	andeq	r0, r0, r0

20000134 <HSEStartUpStatus>:
	...

20000135 <gbDXLReadPointer>:
20000135:	00000000 	andeq	r0, r0, r0

20000138 <TimingDelay>:
20000138:	00000000 	andeq	r0, r0, r0

2000013c <gwUSARTWritePtr>:
	...

2000013e <gbpRxBuffer>:
	...

20000190 <gwUSARTReadPtr>:
20000190:	00000000 	andeq	r0, r0, r0

20000194 <USART_InitStructure>:
	...

200001a4 <gwpUSARTBuffer>:
	...

200005a4 <gbpDXLDataBuffer>:
	...

200006a4 <gbDXLWritePointer>:
	...

200006a5 <USB_Rx_Buffer>:
	...

200006e6 <wIstr>:
	...

200006e8 <SaveState>:
200006e8:	00000000 	andeq	r0, r0, r0

200006ec <pProperty>:
200006ec:	00000000 	andeq	r0, r0, r0

200006f0 <EPindex>:
200006f0:	00000000 	andeq	r0, r0, r0

200006f4 <Device_Info>:
	...

20000710 <pUser_Standard_Requests>:
20000710:	00000000 	andeq	r0, r0, r0

20000714 <pInformation>:
20000714:	00000000 	andeq	r0, r0, r0

20000718 <wInterrupt_Mask>:
	...

2000071a <StatusInfo>:
	...

2000071c <SaveRState>:
	...

2000071e <SaveTState>:
	...

Disassembly of section ._usrstack:

20000720 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	3a434347 	bcc	10d0d24 <__Stack_Size+0x10d0924>
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xd45
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0x464
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	3220332e 	eorcc	r3, r0, #-1207959552	; 0xb8000000
  34:	30353130 	eorscc	r3, r5, r0, lsr r1
  38:	20393235 	eorscs	r3, r9, r5, lsr r2

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0x165
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <SCS_BASE+0x1fff12fe>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0x26d

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	2d395f34 	ldccs	15, cr5, [r9, #-208]!	; 0xffffff30
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	32343232 	eorscc	r3, r4, #536870915	; 0x20000003
  6c:	005d3838 	subseq	r3, sp, r8, lsr r8

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00003041 	andeq	r3, r0, r1, asr #32
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	22011a01 	andcs	r1, r1, #4096	; 0x1000
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	Address 0x0000000000000030 is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	000000ec 	andeq	r0, r0, ip, ror #1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
  10:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  14:	0000000c 	andeq	r0, r0, ip
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  1c:	00000014 	andeq	r0, r0, r4, lsl r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  24:	00000014 	andeq	r0, r0, r4, lsl r0
  28:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	0000004e 	andeq	r0, r0, lr, asr #32
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	00000000 	andeq	r0, r0, r0
  34:	00000014 	andeq	r0, r0, r4, lsl r0
  38:	00000000 	andeq	r0, r0, r0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000030 	andeq	r0, r0, r0, lsr r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	08000228 	stmdaeq	r0, {r3, r5, r9}
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000028 	andeq	r0, r0, r8, lsr #32
  48:	00000000 	andeq	r0, r0, r0
  4c:	0000004a 	andeq	r0, r0, sl, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	08000250 	stmdaeq	r0, {r4, r6, r9}
  54:	00000012 	andeq	r0, r0, r2, lsl r0
  58:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	00000034 	andeq	r0, r0, r4, lsr r0
  60:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  64:	00000014 	andeq	r0, r0, r4, lsl r0
  68:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  6c:	00000014 	andeq	r0, r0, r4, lsl r0
* Output         : None.
* Return         : None.
*******************************************************************************/
void SetEPDblBuffCount(u8 bEpNum, u8 bDir, u16 wCount)
{
  _SetEPDblBuffCount(bEpNum, bDir, wCount);
  70:	00000000 	andeq	r0, r0, r0
  74:	0000004a 	andeq	r0, r0, sl, asr #32
  78:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  7c:	00000012 	andeq	r0, r0, r2, lsl r0
  80:	00000000 	andeq	r0, r0, r0
  84:	00000034 	andeq	r0, r0, r4, lsr r0
  88:	00000000 	andeq	r0, r0, r0
  8c:	00000014 	andeq	r0, r0, r4, lsl r0
  90:	00000000 	andeq	r0, r0, r0
  94:	00000014 	andeq	r0, r0, r4, lsl r0
  98:	00000000 	andeq	r0, r0, r0
  9c:	00000020 	andeq	r0, r0, r0, lsr #32
  a0:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  a4:	0000002c 	andeq	r0, r0, ip, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	0000002e 	andeq	r0, r0, lr, lsr #32
  b0:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	00000024 	andeq	r0, r0, r4, lsr #32
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  bc:	000000b8 	strheq	r0, [r0], -r8
  c0:	08000408 	stmdaeq	r0, {r3, sl}
  c4:	000003fc 	strdeq	r0, [r0], -ip
  c8:	08000804 	stmdaeq	r0, {r2, fp}
  cc:	0000008c 	andeq	r0, r0, ip, lsl #1
  d0:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d4:	00000108 	andeq	r0, r0, r8, lsl #2
  d8:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  dc:	0000007c 	andeq	r0, r0, ip, ror r0
  e0:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e4:	000000fc 	strdeq	r0, [r0], -ip
	...
  f0:	0000023c 	andeq	r0, r0, ip, lsr r2
  f4:	1d4e0002 	stclne	0, cr0, [lr, #-8]
  f8:	00040000 	andeq	r0, r4, r0
  fc:	00000000 	andeq	r0, r0, r0
 100:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
 104:	00000002 	andeq	r0, r0, r2
 108:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
 10c:	00000002 	andeq	r0, r0, r2
 110:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
 114:	00000002 	andeq	r0, r0, r2
 118:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
 11c:	00000002 	andeq	r0, r0, r2
 120:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
 124:	00000002 	andeq	r0, r0, r2
 128:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
 12c:	00000002 	andeq	r0, r0, r2
 130:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
 134:	00000002 	andeq	r0, r0, r2
 138:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 13c:	00000002 	andeq	r0, r0, r2
 140:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 144:	00000014 	andeq	r0, r0, r4, lsl r0
 148:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 14c:	00000002 	andeq	r0, r0, r2
 150:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 154:	00000002 	andeq	r0, r0, r2
 158:	08000b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp}
 15c:	00000002 	andeq	r0, r0, r2
 160:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 164:	00000002 	andeq	r0, r0, r2
 168:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 16c:	00000002 	andeq	r0, r0, r2
 170:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
 174:	00000002 	andeq	r0, r0, r2
 178:	08000b40 	stmdaeq	r0, {r6, r8, r9, fp}
 17c:	00000002 	andeq	r0, r0, r2
 180:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
 184:	00000002 	andeq	r0, r0, r2
 188:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 18c:	00000002 	andeq	r0, r0, r2
 190:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 194:	00000002 	andeq	r0, r0, r2
 198:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 19c:	00000002 	andeq	r0, r0, r2
 1a0:	00000000 	andeq	r0, r0, r0
 1a4:	00000002 	andeq	r0, r0, r2
 1a8:	00000000 	andeq	r0, r0, r0
 1ac:	00000002 	andeq	r0, r0, r2
 1b0:	00000000 	andeq	r0, r0, r0
 1b4:	00000002 	andeq	r0, r0, r2
 1b8:	00000000 	andeq	r0, r0, r0
 1bc:	00000002 	andeq	r0, r0, r2
 1c0:	00000000 	andeq	r0, r0, r0
 1c4:	00000002 	andeq	r0, r0, r2
 1c8:	00000000 	andeq	r0, r0, r0
 1cc:	00000002 	andeq	r0, r0, r2
 1d0:	00000000 	andeq	r0, r0, r0
 1d4:	00000002 	andeq	r0, r0, r2
 1d8:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 1dc:	00000002 	andeq	r0, r0, r2
 1e0:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 1e4:	00000002 	andeq	r0, r0, r2
 1e8:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 1ec:	00000004 	andeq	r0, r0, r4
 1f0:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 1f4:	00000002 	andeq	r0, r0, r2
 1f8:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 1fc:	00000002 	andeq	r0, r0, r2
 200:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 204:	00000002 	andeq	r0, r0, r2
 208:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 20c:	00000002 	andeq	r0, r0, r2
 210:	08000b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp}
 214:	00000002 	andeq	r0, r0, r2
 218:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 21c:	00000002 	andeq	r0, r0, r2
 220:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 224:	00000002 	andeq	r0, r0, r2
 228:	08000b60 	stmdaeq	r0, {r5, r6, r8, r9, fp}
 22c:	00000014 	andeq	r0, r0, r4, lsl r0
 230:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 234:	00000002 	andeq	r0, r0, r2
 238:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
 23c:	00000002 	andeq	r0, r0, r2
 240:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
 244:	00000002 	andeq	r0, r0, r2
 248:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
 24c:	00000002 	andeq	r0, r0, r2
 250:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
 254:	00000002 	andeq	r0, r0, r2
 258:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
 25c:	00000002 	andeq	r0, r0, r2
 260:	08000b80 	stmdaeq	r0, {r7, r8, r9, fp}
 264:	00000002 	andeq	r0, r0, r2
 268:	08000b82 	stmdaeq	r0, {r1, r7, r8, r9, fp}
 26c:	00000002 	andeq	r0, r0, r2
 270:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 274:	00000034 	andeq	r0, r0, r4, lsr r0
 278:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 27c:	0000003c 	andeq	r0, r0, ip, lsr r0
 280:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 284:	00000002 	andeq	r0, r0, r2
 288:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 28c:	00000002 	andeq	r0, r0, r2
 290:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 294:	00000002 	andeq	r0, r0, r2
 298:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 29c:	00000002 	andeq	r0, r0, r2
 2a0:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 2a4:	00000002 	andeq	r0, r0, r2
 2a8:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 2ac:	00000002 	andeq	r0, r0, r2
 2b0:	08000c00 	stmdaeq	r0, {sl, fp}
 2b4:	00000002 	andeq	r0, r0, r2
 2b8:	08000c02 	stmdaeq	r0, {r1, sl, fp}
 2bc:	00000002 	andeq	r0, r0, r2
 2c0:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 2c4:	00000002 	andeq	r0, r0, r2
 2c8:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
 2cc:	00000002 	andeq	r0, r0, r2
 2d0:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 2d4:	00000002 	andeq	r0, r0, r2
 2d8:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
 2dc:	00000002 	andeq	r0, r0, r2
 2e0:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 2e4:	00000002 	andeq	r0, r0, r2
 2e8:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
 2ec:	00000002 	andeq	r0, r0, r2
 2f0:	08000c10 	stmdaeq	r0, {r4, sl, fp}
 2f4:	00000002 	andeq	r0, r0, r2
 2f8:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
 2fc:	00000002 	andeq	r0, r0, r2
 300:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 304:	00000002 	andeq	r0, r0, r2
 308:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
 30c:	00000002 	andeq	r0, r0, r2
 310:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
 314:	00000002 	andeq	r0, r0, r2
 318:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
 31c:	00000002 	andeq	r0, r0, r2
 320:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
 324:	00000002 	andeq	r0, r0, r2
	...
 330:	00000014 	andeq	r0, r0, r4, lsl r0
 334:	27130002 	ldrcs	r0, [r3, -r2]
 338:	00040000 	andeq	r0, r4, r0
	...
 348:	00000034 	andeq	r0, r0, r4, lsr r0
 34c:	283b0002 	ldmdacs	fp!, {r1}
 350:	00040000 	andeq	r0, r4, r0
 354:	00000000 	andeq	r0, r0, r0
 358:	08000c20 	stmdaeq	r0, {r5, sl, fp}
 35c:	0000000c 	andeq	r0, r0, ip
 360:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 364:	00000104 	andeq	r0, r0, r4, lsl #2
 368:	08000d30 	stmdaeq	r0, {r4, r5, r8, sl, fp}
 36c:	0000005c 	andeq	r0, r0, ip, asr r0
 370:	00000000 	andeq	r0, r0, r0
 374:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 380:	0000001c 	andeq	r0, r0, ip, lsl r0
 384:	2bc50002 	blcs	ff140394 <SCS_BASE+0x1f132394>
 388:	00040000 	andeq	r0, r4, r0
 38c:	00000000 	andeq	r0, r0, r0
 390:	08000d8c 	stmdaeq	r0, {r2, r3, r7, r8, sl, fp}
 394:	0000006c 	andeq	r0, r0, ip, rrx
	...
 3a0:	00000084 	andeq	r0, r0, r4, lsl #1
 3a4:	2deb0002 	stclcs	0, cr0, [fp, #8]!
 3a8:	00040000 	andeq	r0, r4, r0
 3ac:	00000000 	andeq	r0, r0, r0
 3b0:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
 3b4:	00000018 	andeq	r0, r0, r8, lsl r0
 3b8:	08000e10 	stmdaeq	r0, {r4, r9, sl, fp}
 3bc:	0000000c 	andeq	r0, r0, ip
 3c0:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
 3c4:	00000014 	andeq	r0, r0, r4, lsl r0
 3c8:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
 3cc:	00000002 	andeq	r0, r0, r2
 3d0:	08000e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp}
 3d4:	0000005c 	andeq	r0, r0, ip, asr r0
 3d8:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
 3dc:	00000024 	andeq	r0, r0, r4, lsr #32
 3e0:	08000eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp}
 3e4:	00000010 	andeq	r0, r0, r0, lsl r0
 3e8:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3ec:	00000018 	andeq	r0, r0, r8, lsl r0
 3f0:	08000edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp}
 3f4:	0000002c 	andeq	r0, r0, ip, lsr #32
 3f8:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
 3fc:	00000024 	andeq	r0, r0, r4, lsr #32
 400:	08000f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp}
 404:	000000e0 	andeq	r0, r0, r0, ror #1
 408:	0800100c 	stmdaeq	r0, {r2, r3, ip}
 40c:	0000000c 	andeq	r0, r0, ip
 410:	08001018 	stmdaeq	r0, {r3, r4, ip}
 414:	0000000c 	andeq	r0, r0, ip
 418:	08001024 	stmdaeq	r0, {r2, r5, ip}
 41c:	00000020 	andeq	r0, r0, r0, lsr #32
	...
 428:	00000054 	andeq	r0, r0, r4, asr r0
 42c:	39440002 	stmdbcc	r4, {r1}^
 430:	00040000 	andeq	r0, r4, r0
 434:	00000000 	andeq	r0, r0, r0
 438:	08001044 	stmdaeq	r0, {r2, r6, ip}
 43c:	00000028 	andeq	r0, r0, r8, lsr #32
 440:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 444:	00000038 	andeq	r0, r0, r8, lsr r0
 448:	00000000 	andeq	r0, r0, r0
 44c:	00000004 	andeq	r0, r0, r4
 450:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 454:	0000001c 	andeq	r0, r0, ip, lsl r0
 458:	080010c0 	stmdaeq	r0, {r6, r7, ip}
 45c:	00000024 	andeq	r0, r0, r4, lsr #32
 460:	080010e4 	stmdaeq	r0, {r2, r5, r6, r7, ip}
 464:	00000004 	andeq	r0, r0, r4
 468:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
 46c:	00000034 	andeq	r0, r0, r4, lsr r0
 470:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
 474:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 480:	000000cc 	andeq	r0, r0, ip, asr #1
 484:	3e480002 	cdpcc	0, 4, cr0, cr8, cr2, {0}
 488:	00040000 	andeq	r0, r4, r0
 48c:	00000000 	andeq	r0, r0, r0
 490:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
 494:	00000018 	andeq	r0, r0, r8, lsl r0
 498:	00000000 	andeq	r0, r0, r0
 49c:	00000018 	andeq	r0, r0, r8, lsl r0
 4a0:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 4a4:	00000018 	andeq	r0, r0, r8, lsl r0
 4a8:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 4ac:	00000018 	andeq	r0, r0, r8, lsl r0
 4b0:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
 4b4:	00000010 	andeq	r0, r0, r0, lsl r0
 4b8:	00000000 	andeq	r0, r0, r0
 4bc:	0000000c 	andeq	r0, r0, ip
 4c0:	00000000 	andeq	r0, r0, r0
 4c4:	0000000c 	andeq	r0, r0, ip
 4c8:	00000000 	andeq	r0, r0, r0
 4cc:	00000010 	andeq	r0, r0, r0, lsl r0
 4d0:	00000000 	andeq	r0, r0, r0
 4d4:	00000010 	andeq	r0, r0, r0, lsl r0
 4d8:	00000000 	andeq	r0, r0, r0
 4dc:	00000018 	andeq	r0, r0, r8, lsl r0
 4e0:	00000000 	andeq	r0, r0, r0
 4e4:	00000020 	andeq	r0, r0, r0, lsr #32
 4e8:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
 4ec:	0000000c 	andeq	r0, r0, ip
 4f0:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
 4f4:	00000028 	andeq	r0, r0, r8, lsr #32
 4f8:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
 4fc:	00000036 	andeq	r0, r0, r6, lsr r0
 500:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
 504:	00000040 	andeq	r0, r0, r0, asr #32
 508:	00000000 	andeq	r0, r0, r0
 50c:	0000003c 	andeq	r0, r0, ip, lsr r0
 510:	00000000 	andeq	r0, r0, r0
 514:	00000070 	andeq	r0, r0, r0, ror r0
 518:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
 51c:	00000048 	andeq	r0, r0, r8, asr #32
 520:	00000000 	andeq	r0, r0, r0
 524:	00000038 	andeq	r0, r0, r8, lsr r0
 528:	00000000 	andeq	r0, r0, r0
 52c:	00000048 	andeq	r0, r0, r8, asr #32
 530:	00000000 	andeq	r0, r0, r0
 534:	000000a0 	andeq	r0, r0, r0, lsr #1
 538:	00000000 	andeq	r0, r0, r0
 53c:	0000008c 	andeq	r0, r0, ip, lsl #1
 540:	00000000 	andeq	r0, r0, r0
 544:	00000054 	andeq	r0, r0, r4, asr r0
	...
 550:	00000044 	andeq	r0, r0, r4, asr #32
 554:	47030002 	strmi	r0, [r3, -r2]
 558:	00040000 	andeq	r0, r4, r0
 55c:	00000000 	andeq	r0, r0, r0
 560:	08001294 	stmdaeq	r0, {r2, r4, r7, r9, ip}
 564:	0000000c 	andeq	r0, r0, ip
 568:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 56c:	0000000c 	andeq	r0, r0, ip
 570:	080012ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip}
 574:	0000000c 	andeq	r0, r0, ip
 578:	00000000 	andeq	r0, r0, r0
 57c:	00000010 	andeq	r0, r0, r0, lsl r0
 580:	00000000 	andeq	r0, r0, r0
 584:	00000010 	andeq	r0, r0, r0, lsl r0
 588:	00000000 	andeq	r0, r0, r0
 58c:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 598:	0000009c 	muleq	r0, ip, r0
 59c:	48b00002 	ldmmi	r0!, {r1}
 5a0:	00040000 	andeq	r0, r4, r0
	...
 5ac:	000000a4 	andeq	r0, r0, r4, lsr #1
 5b0:	00000000 	andeq	r0, r0, r0
 5b4:	00000016 	andeq	r0, r0, r6, lsl r0
 5b8:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
 5bc:	0000009c 	muleq	r0, ip, r0
 5c0:	00000000 	andeq	r0, r0, r0
 5c4:	00000010 	andeq	r0, r0, r0, lsl r0
 5c8:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
 5cc:	0000000c 	andeq	r0, r0, ip
 5d0:	00000000 	andeq	r0, r0, r0
 5d4:	00000006 	andeq	r0, r0, r6
 5d8:	00000000 	andeq	r0, r0, r0
 5dc:	0000000c 	andeq	r0, r0, ip
 5e0:	00000000 	andeq	r0, r0, r0
 5e4:	00000006 	andeq	r0, r0, r6
 5e8:	08001360 	stmdaeq	r0, {r5, r6, r8, r9, ip}
 5ec:	00000004 	andeq	r0, r0, r4
 5f0:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
 5f4:	00000004 	andeq	r0, r0, r4
 5f8:	00000000 	andeq	r0, r0, r0
 5fc:	0000000a 	andeq	r0, r0, sl
 600:	00000000 	andeq	r0, r0, r0
 604:	00000004 	andeq	r0, r0, r4
 608:	00000000 	andeq	r0, r0, r0
 60c:	00000010 	andeq	r0, r0, r0, lsl r0
 610:	00000000 	andeq	r0, r0, r0
 614:	0000001c 	andeq	r0, r0, ip, lsl r0
 618:	00000000 	andeq	r0, r0, r0
 61c:	0000000c 	andeq	r0, r0, ip
 620:	08001368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip}
 624:	00000054 	andeq	r0, r0, r4, asr r0
 628:	00000000 	andeq	r0, r0, r0
 62c:	0000002a 	andeq	r0, r0, sl, lsr #32
	...
 638:	00000104 	andeq	r0, r0, r4, lsl #2
 63c:	4ff70002 	svcmi	0x00f70002
 640:	00040000 	andeq	r0, r4, r0
	...
 64c:	00000034 	andeq	r0, r0, r4, lsr r0
 650:	00000000 	andeq	r0, r0, r0
 654:	00000030 	andeq	r0, r0, r0, lsr r0
 658:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
 65c:	00000014 	andeq	r0, r0, r4, lsl r0
 660:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
 664:	00000084 	andeq	r0, r0, r4, lsl #1
 668:	00000000 	andeq	r0, r0, r0
 66c:	0000000c 	andeq	r0, r0, ip
 670:	00000000 	andeq	r0, r0, r0
 674:	00000004 	andeq	r0, r0, r4
 678:	00000000 	andeq	r0, r0, r0
 67c:	00000004 	andeq	r0, r0, r4
 680:	00000000 	andeq	r0, r0, r0
 684:	00000004 	andeq	r0, r0, r4
 688:	00000000 	andeq	r0, r0, r0
 68c:	00000004 	andeq	r0, r0, r4
 690:	00000000 	andeq	r0, r0, r0
 694:	00000006 	andeq	r0, r0, r6
 698:	00000000 	andeq	r0, r0, r0
 69c:	00000004 	andeq	r0, r0, r4
 6a0:	00000000 	andeq	r0, r0, r0
 6a4:	00000010 	andeq	r0, r0, r0, lsl r0
 6a8:	00000000 	andeq	r0, r0, r0
 6ac:	00000020 	andeq	r0, r0, r0, lsr #32
 6b0:	00000000 	andeq	r0, r0, r0
 6b4:	0000000c 	andeq	r0, r0, ip
 6b8:	00000000 	andeq	r0, r0, r0
 6bc:	00000018 	andeq	r0, r0, r8, lsl r0
 6c0:	00000000 	andeq	r0, r0, r0
 6c4:	00000010 	andeq	r0, r0, r0, lsl r0
 6c8:	00000000 	andeq	r0, r0, r0
 6cc:	00000020 	andeq	r0, r0, r0, lsr #32
 6d0:	00000000 	andeq	r0, r0, r0
 6d4:	0000000c 	andeq	r0, r0, ip
 6d8:	08001454 	stmdaeq	r0, {r2, r4, r6, sl, ip}
 6dc:	00000014 	andeq	r0, r0, r4, lsl r0
 6e0:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
 6e4:	00000018 	andeq	r0, r0, r8, lsl r0
 6e8:	00000000 	andeq	r0, r0, r0
 6ec:	00000010 	andeq	r0, r0, r0, lsl r0
 6f0:	00000000 	andeq	r0, r0, r0
 6f4:	00000018 	andeq	r0, r0, r8, lsl r0
 6f8:	00000000 	andeq	r0, r0, r0
 6fc:	00000020 	andeq	r0, r0, r0, lsr #32
 700:	00000000 	andeq	r0, r0, r0
 704:	0000004c 	andeq	r0, r0, ip, asr #32
 708:	00000000 	andeq	r0, r0, r0
 70c:	0000001c 	andeq	r0, r0, ip, lsl r0
 710:	00000000 	andeq	r0, r0, r0
 714:	00000018 	andeq	r0, r0, r8, lsl r0
 718:	00000000 	andeq	r0, r0, r0
 71c:	00000018 	andeq	r0, r0, r8, lsl r0
 720:	00000000 	andeq	r0, r0, r0
 724:	0000001c 	andeq	r0, r0, ip, lsl r0
 728:	00000000 	andeq	r0, r0, r0
 72c:	00000030 	andeq	r0, r0, r0, lsr r0
 730:	00000000 	andeq	r0, r0, r0
 734:	00000014 	andeq	r0, r0, r4, lsl r0
	...
 740:	00000114 	andeq	r0, r0, r4, lsl r1
 744:	59740002 	ldmdbpl	r4!, {r1}^
 748:	00040000 	andeq	r0, r4, r0
 74c:	00000000 	andeq	r0, r0, r0
 750:	08001480 	stmdaeq	r0, {r7, sl, ip}
 754:	0000003c 	andeq	r0, r0, ip, lsr r0
 758:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
 75c:	00000038 	andeq	r0, r0, r8, lsr r0
 760:	00000000 	andeq	r0, r0, r0
 764:	00000014 	andeq	r0, r0, r4, lsl r0
 768:	00000000 	andeq	r0, r0, r0
 76c:	0000000c 	andeq	r0, r0, ip
 770:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
 774:	00000014 	andeq	r0, r0, r4, lsl r0
 778:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
 77c:	0000000c 	andeq	r0, r0, ip
 780:	08001514 	stmdaeq	r0, {r2, r4, r8, sl, ip}
 784:	00000014 	andeq	r0, r0, r4, lsl r0
 788:	08001528 	stmdaeq	r0, {r3, r5, r8, sl, ip}
 78c:	00000010 	andeq	r0, r0, r0, lsl r0
 790:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 794:	00000014 	andeq	r0, r0, r4, lsl r0
 798:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
 79c:	00000014 	andeq	r0, r0, r4, lsl r0
 7a0:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
 7a4:	00000014 	andeq	r0, r0, r4, lsl r0
 7a8:	00000000 	andeq	r0, r0, r0
 7ac:	00000018 	andeq	r0, r0, r8, lsl r0
 7b0:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
 7b4:	0000000c 	andeq	r0, r0, ip
 7b8:	00000000 	andeq	r0, r0, r0
 7bc:	00000014 	andeq	r0, r0, r4, lsl r0
 7c0:	00000000 	andeq	r0, r0, r0
 7c4:	00000020 	andeq	r0, r0, r0, lsr #32
 7c8:	00000000 	andeq	r0, r0, r0
 7cc:	0000000c 	andeq	r0, r0, ip
 7d0:	00000000 	andeq	r0, r0, r0
 7d4:	00000010 	andeq	r0, r0, r0, lsl r0
 7d8:	00000000 	andeq	r0, r0, r0
 7dc:	0000000c 	andeq	r0, r0, ip
 7e0:	08001580 	stmdaeq	r0, {r7, r8, sl, ip}
 7e4:	00000084 	andeq	r0, r0, r4, lsl #1
 7e8:	00000000 	andeq	r0, r0, r0
 7ec:	00000018 	andeq	r0, r0, r8, lsl r0
 7f0:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 7f4:	00000018 	andeq	r0, r0, r8, lsl r0
 7f8:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 7fc:	00000018 	andeq	r0, r0, r8, lsl r0
 800:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
 804:	00000018 	andeq	r0, r0, r8, lsl r0
 808:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
 80c:	00000018 	andeq	r0, r0, r8, lsl r0
 810:	00000000 	andeq	r0, r0, r0
 814:	0000000c 	andeq	r0, r0, ip
 818:	00000000 	andeq	r0, r0, r0
 81c:	0000000c 	andeq	r0, r0, ip
 820:	00000000 	andeq	r0, r0, r0
 824:	0000000c 	andeq	r0, r0, ip
 828:	08001664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip}
 82c:	00000028 	andeq	r0, r0, r8, lsr #32
 830:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
 834:	0000002e 	andeq	r0, r0, lr, lsr #32
 838:	080016bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, ip}
 83c:	00000010 	andeq	r0, r0, r0, lsl r0
 840:	00000000 	andeq	r0, r0, r0
 844:	00000014 	andeq	r0, r0, r4, lsl r0
 848:	00000000 	andeq	r0, r0, r0
 84c:	0000000c 	andeq	r0, r0, ip
	...
 858:	000002dc 	ldrdeq	r0, [r0], -ip
 85c:	61e50002 	mvnvs	r0, r2
 860:	00040000 	andeq	r0, r4, r0
	...
 86c:	00000032 	andeq	r0, r0, r2, lsr r0
 870:	00000000 	andeq	r0, r0, r0
 874:	0000003a 	andeq	r0, r0, sl, lsr r0
 878:	00000000 	andeq	r0, r0, r0
 87c:	000000c8 	andeq	r0, r0, r8, asr #1
 880:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
 884:	0000003c 	andeq	r0, r0, ip, lsr r0
 888:	00000000 	andeq	r0, r0, r0
 88c:	00000074 	andeq	r0, r0, r4, ror r0
 890:	00000000 	andeq	r0, r0, r0
 894:	00000088 	andeq	r0, r0, r8, lsl #1
 898:	00000000 	andeq	r0, r0, r0
 89c:	00000084 	andeq	r0, r0, r4, lsl #1
 8a0:	00000000 	andeq	r0, r0, r0
 8a4:	00000068 	andeq	r0, r0, r8, rrx
 8a8:	00000000 	andeq	r0, r0, r0
 8ac:	00000022 	andeq	r0, r0, r2, lsr #32
 8b0:	00000000 	andeq	r0, r0, r0
 8b4:	00000012 	andeq	r0, r0, r2, lsl r0
 8b8:	00000000 	andeq	r0, r0, r0
 8bc:	00000014 	andeq	r0, r0, r4, lsl r0
 8c0:	00000000 	andeq	r0, r0, r0
 8c4:	00000010 	andeq	r0, r0, r0, lsl r0
 8c8:	00000000 	andeq	r0, r0, r0
 8cc:	00000012 	andeq	r0, r0, r2, lsl r0
 8d0:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 8d4:	00000018 	andeq	r0, r0, r8, lsl r0
 8d8:	00000000 	andeq	r0, r0, r0
 8dc:	0000001c 	andeq	r0, r0, ip, lsl r0
 8e0:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 8e4:	00000012 	andeq	r0, r0, r2, lsl r0
 8e8:	00000000 	andeq	r0, r0, r0
 8ec:	00000004 	andeq	r0, r0, r4
 8f0:	00000000 	andeq	r0, r0, r0
 8f4:	00000008 	andeq	r0, r0, r8
 8f8:	00000000 	andeq	r0, r0, r0
 8fc:	00000012 	andeq	r0, r0, r2, lsl r0
 900:	00000000 	andeq	r0, r0, r0
 904:	0000000e 	andeq	r0, r0, lr
 908:	00000000 	andeq	r0, r0, r0
 90c:	0000001a 	andeq	r0, r0, sl, lsl r0
 910:	00000000 	andeq	r0, r0, r0
 914:	00000034 	andeq	r0, r0, r4, lsr r0
 918:	00000000 	andeq	r0, r0, r0
 91c:	00000014 	andeq	r0, r0, r4, lsl r0
 920:	00000000 	andeq	r0, r0, r0
 924:	0000001a 	andeq	r0, r0, sl, lsl r0
 928:	00000000 	andeq	r0, r0, r0
 92c:	00000014 	andeq	r0, r0, r4, lsl r0
 930:	08001732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip}
 934:	00000006 	andeq	r0, r0, r6
 938:	00000000 	andeq	r0, r0, r0
 93c:	00000010 	andeq	r0, r0, r0, lsl r0
 940:	00000000 	andeq	r0, r0, r0
 944:	00000010 	andeq	r0, r0, r0, lsl r0
 948:	00000000 	andeq	r0, r0, r0
 94c:	0000003c 	andeq	r0, r0, ip, lsr r0
 950:	00000000 	andeq	r0, r0, r0
 954:	00000010 	andeq	r0, r0, r0, lsl r0
 958:	00000000 	andeq	r0, r0, r0
 95c:	00000014 	andeq	r0, r0, r4, lsl r0
 960:	00000000 	andeq	r0, r0, r0
 964:	00000010 	andeq	r0, r0, r0, lsl r0
 968:	00000000 	andeq	r0, r0, r0
 96c:	00000014 	andeq	r0, r0, r4, lsl r0
 970:	00000000 	andeq	r0, r0, r0
 974:	00000018 	andeq	r0, r0, r8, lsl r0
 978:	00000000 	andeq	r0, r0, r0
 97c:	00000018 	andeq	r0, r0, r8, lsl r0
 980:	00000000 	andeq	r0, r0, r0
 984:	00000018 	andeq	r0, r0, r8, lsl r0
 988:	00000000 	andeq	r0, r0, r0
 98c:	00000018 	andeq	r0, r0, r8, lsl r0
 990:	00000000 	andeq	r0, r0, r0
 994:	00000010 	andeq	r0, r0, r0, lsl r0
 998:	00000000 	andeq	r0, r0, r0
 99c:	00000014 	andeq	r0, r0, r4, lsl r0
 9a0:	00000000 	andeq	r0, r0, r0
 9a4:	00000010 	andeq	r0, r0, r0, lsl r0
 9a8:	00000000 	andeq	r0, r0, r0
 9ac:	00000014 	andeq	r0, r0, r4, lsl r0
 9b0:	00000000 	andeq	r0, r0, r0
 9b4:	00000010 	andeq	r0, r0, r0, lsl r0
 9b8:	00000000 	andeq	r0, r0, r0
 9bc:	00000014 	andeq	r0, r0, r4, lsl r0
 9c0:	00000000 	andeq	r0, r0, r0
 9c4:	00000010 	andeq	r0, r0, r0, lsl r0
 9c8:	00000000 	andeq	r0, r0, r0
 9cc:	00000014 	andeq	r0, r0, r4, lsl r0
 9d0:	00000000 	andeq	r0, r0, r0
 9d4:	00000010 	andeq	r0, r0, r0, lsl r0
 9d8:	00000000 	andeq	r0, r0, r0
 9dc:	00000010 	andeq	r0, r0, r0, lsl r0
 9e0:	00000000 	andeq	r0, r0, r0
 9e4:	00000010 	andeq	r0, r0, r0, lsl r0
 9e8:	00000000 	andeq	r0, r0, r0
 9ec:	00000010 	andeq	r0, r0, r0, lsl r0
 9f0:	00000000 	andeq	r0, r0, r0
 9f4:	00000010 	andeq	r0, r0, r0, lsl r0
 9f8:	00000000 	andeq	r0, r0, r0
 9fc:	00000010 	andeq	r0, r0, r0, lsl r0
 a00:	00000000 	andeq	r0, r0, r0
 a04:	00000014 	andeq	r0, r0, r4, lsl r0
 a08:	00000000 	andeq	r0, r0, r0
 a0c:	00000014 	andeq	r0, r0, r4, lsl r0
 a10:	00000000 	andeq	r0, r0, r0
 a14:	00000014 	andeq	r0, r0, r4, lsl r0
 a18:	00000000 	andeq	r0, r0, r0
 a1c:	00000014 	andeq	r0, r0, r4, lsl r0
 a20:	00000000 	andeq	r0, r0, r0
 a24:	00000014 	andeq	r0, r0, r4, lsl r0
 a28:	00000000 	andeq	r0, r0, r0
 a2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 a30:	00000000 	andeq	r0, r0, r0
 a34:	0000001c 	andeq	r0, r0, ip, lsl r0
 a38:	00000000 	andeq	r0, r0, r0
 a3c:	00000044 	andeq	r0, r0, r4, asr #32
 a40:	00000000 	andeq	r0, r0, r0
 a44:	00000018 	andeq	r0, r0, r8, lsl r0
 a48:	00000000 	andeq	r0, r0, r0
 a4c:	00000018 	andeq	r0, r0, r8, lsl r0
 a50:	00000000 	andeq	r0, r0, r0
 a54:	00000018 	andeq	r0, r0, r8, lsl r0
 a58:	00000000 	andeq	r0, r0, r0
 a5c:	00000016 	andeq	r0, r0, r6, lsl r0
 a60:	00000000 	andeq	r0, r0, r0
 a64:	00000016 	andeq	r0, r0, r6, lsl r0
 a68:	00000000 	andeq	r0, r0, r0
 a6c:	00000016 	andeq	r0, r0, r6, lsl r0
 a70:	00000000 	andeq	r0, r0, r0
 a74:	00000016 	andeq	r0, r0, r6, lsl r0
 a78:	00000000 	andeq	r0, r0, r0
 a7c:	00000004 	andeq	r0, r0, r4
 a80:	00000000 	andeq	r0, r0, r0
 a84:	00000004 	andeq	r0, r0, r4
 a88:	00000000 	andeq	r0, r0, r0
 a8c:	00000004 	andeq	r0, r0, r4
 a90:	00000000 	andeq	r0, r0, r0
 a94:	00000004 	andeq	r0, r0, r4
 a98:	00000000 	andeq	r0, r0, r0
 a9c:	00000004 	andeq	r0, r0, r4
 aa0:	00000000 	andeq	r0, r0, r0
 aa4:	00000006 	andeq	r0, r0, r6
 aa8:	00000000 	andeq	r0, r0, r0
 aac:	00000016 	andeq	r0, r0, r6, lsl r0
 ab0:	00000000 	andeq	r0, r0, r0
 ab4:	0000001a 	andeq	r0, r0, sl, lsl r0
 ab8:	00000000 	andeq	r0, r0, r0
 abc:	0000006e 	andeq	r0, r0, lr, rrx
 ac0:	00000000 	andeq	r0, r0, r0
 ac4:	00000016 	andeq	r0, r0, r6, lsl r0
 ac8:	00000000 	andeq	r0, r0, r0
 acc:	0000001a 	andeq	r0, r0, sl, lsl r0
 ad0:	00000000 	andeq	r0, r0, r0
 ad4:	000000b6 	strheq	r0, [r0], -r6
 ad8:	00000000 	andeq	r0, r0, r0
 adc:	00000010 	andeq	r0, r0, r0, lsl r0
 ae0:	00000000 	andeq	r0, r0, r0
 ae4:	00000006 	andeq	r0, r0, r6
 ae8:	00000000 	andeq	r0, r0, r0
 aec:	00000006 	andeq	r0, r0, r6
 af0:	00000000 	andeq	r0, r0, r0
 af4:	00000006 	andeq	r0, r0, r6
 af8:	00000000 	andeq	r0, r0, r0
 afc:	00000008 	andeq	r0, r0, r8
 b00:	00000000 	andeq	r0, r0, r0
 b04:	00000006 	andeq	r0, r0, r6
 b08:	00000000 	andeq	r0, r0, r0
 b0c:	00000006 	andeq	r0, r0, r6
 b10:	00000000 	andeq	r0, r0, r0
 b14:	0000000c 	andeq	r0, r0, ip
 b18:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
 b1c:	00000008 	andeq	r0, r0, r8
 b20:	00000000 	andeq	r0, r0, r0
 b24:	00000016 	andeq	r0, r0, r6, lsl r0
 b28:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
 b2c:	00000008 	andeq	r0, r0, r8
	...
 b38:	00000044 	andeq	r0, r0, r4, asr #32
 b3c:	81270002 	teqhi	r7, r2
 b40:	00040000 	andeq	r0, r4, r0
	...
 b4c:	00000018 	andeq	r0, r0, r8, lsl r0
 b50:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 b54:	0000000c 	andeq	r0, r0, ip
 b58:	08001754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip}
 b5c:	00000028 	andeq	r0, r0, r8, lsr #32
 b60:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
 b64:	00000018 	andeq	r0, r0, r8, lsl r0
 b68:	00000000 	andeq	r0, r0, r0
 b6c:	0000000c 	andeq	r0, r0, ip
 b70:	00000000 	andeq	r0, r0, r0
 b74:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
 b80:	000000ec 	andeq	r0, r0, ip, ror #1
 b84:	83320002 	teqhi	r2, #2
 b88:	00040000 	andeq	r0, r4, r0
 b8c:	00000000 	andeq	r0, r0, r0
 b90:	08001794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip}
 b94:	00000094 	muleq	r0, r4, r0
 b98:	08001828 	stmdaeq	r0, {r3, r5, fp, ip}
 b9c:	00000088 	andeq	r0, r0, r8, lsl #1
 ba0:	080018b0 	stmdaeq	r0, {r4, r5, r7, fp, ip}
 ba4:	00000016 	andeq	r0, r0, r6, lsl r0
 ba8:	00000000 	andeq	r0, r0, r0
 bac:	00000020 	andeq	r0, r0, r0, lsr #32
 bb0:	00000000 	andeq	r0, r0, r0
 bb4:	0000000c 	andeq	r0, r0, ip
 bb8:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
 bbc:	00000018 	andeq	r0, r0, r8, lsl r0
 bc0:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
 bc4:	00000032 	andeq	r0, r0, r2, lsr r0
 bc8:	00000000 	andeq	r0, r0, r0
 bcc:	00000012 	andeq	r0, r0, r2, lsl r0
 bd0:	00000000 	andeq	r0, r0, r0
 bd4:	00000016 	andeq	r0, r0, r6, lsl r0
 bd8:	00000000 	andeq	r0, r0, r0
 bdc:	00000016 	andeq	r0, r0, r6, lsl r0
 be0:	00000000 	andeq	r0, r0, r0
 be4:	00000018 	andeq	r0, r0, r8, lsl r0
 be8:	00000000 	andeq	r0, r0, r0
 bec:	00000016 	andeq	r0, r0, r6, lsl r0
 bf0:	00000000 	andeq	r0, r0, r0
 bf4:	00000018 	andeq	r0, r0, r8, lsl r0
 bf8:	08001910 	stmdaeq	r0, {r4, r8, fp, ip}
 bfc:	00000008 	andeq	r0, r0, r8
 c00:	08001918 	stmdaeq	r0, {r3, r4, r8, fp, ip}
 c04:	00000008 	andeq	r0, r0, r8
 c08:	00000000 	andeq	r0, r0, r0
 c0c:	0000000c 	andeq	r0, r0, ip
 c10:	00000000 	andeq	r0, r0, r0
 c14:	00000012 	andeq	r0, r0, r2, lsl r0
 c18:	00000000 	andeq	r0, r0, r0
 c1c:	00000012 	andeq	r0, r0, r2, lsl r0
 c20:	00000000 	andeq	r0, r0, r0
 c24:	00000018 	andeq	r0, r0, r8, lsl r0
 c28:	00000000 	andeq	r0, r0, r0
 c2c:	00000018 	andeq	r0, r0, r8, lsl r0
 c30:	00000000 	andeq	r0, r0, r0
 c34:	00000018 	andeq	r0, r0, r8, lsl r0
 c38:	00000000 	andeq	r0, r0, r0
 c3c:	00000016 	andeq	r0, r0, r6, lsl r0
 c40:	00000000 	andeq	r0, r0, r0
 c44:	00000018 	andeq	r0, r0, r8, lsl r0
 c48:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
 c4c:	0000000c 	andeq	r0, r0, ip
 c50:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
 c54:	00000008 	andeq	r0, r0, r8
 c58:	08001934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip}
 c5c:	0000003e 	andeq	r0, r0, lr, lsr r0
 c60:	00000000 	andeq	r0, r0, r0
 c64:	0000000e 	andeq	r0, r0, lr
	...
 c70:	0000001c 	andeq	r0, r0, ip, lsl r0
 c74:	8d5e0002 	ldclhi	0, cr0, [lr, #-8]
 c78:	00040000 	andeq	r0, r4, r0
 c7c:	00000000 	andeq	r0, r0, r0
 c80:	08000134 	stmdaeq	r0, {r2, r4, r5, r8}
 c84:	0000006e 	andeq	r0, r0, lr, rrx
	...
 c90:	0000001c 	andeq	r0, r0, ip, lsl r0
 c94:	8dba0002 	ldchi	0, cr0, [sl, #8]!
 c98:	00040000 	andeq	r0, r4, r0
 c9c:	00000000 	andeq	r0, r0, r0
 ca0:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
 ca4:	00000050 	andeq	r0, r0, r0, asr r0
	...
 cb0:	0000001c 	andeq	r0, r0, ip, lsl r0
 cb4:	8eaa0002 	cdphi	0, 10, cr0, cr10, cr2, {0}
 cb8:	00040000 	andeq	r0, r4, r0
 cbc:	00000000 	andeq	r0, r0, r0
 cc0:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
 cc4:	00000034 	andeq	r0, r0, r4, lsr r0
	...
 cd0:	00000094 	muleq	r0, r4, r0
 cd4:	92a40002 	adcls	r0, r4, #2
 cd8:	00040000 	andeq	r0, r4, r0
 cdc:	00000000 	andeq	r0, r0, r0
 ce0:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
 ce4:	00000024 	andeq	r0, r0, r4, lsr #32
 ce8:	08001a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip}
 cec:	00000024 	andeq	r0, r0, r4, lsr #32
 cf0:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
 cf4:	00000090 	muleq	r0, r0, r0
 cf8:	08001ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip}
 cfc:	000000ac 	andeq	r0, r0, ip, lsr #1
 d00:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
 d04:	00000038 	andeq	r0, r0, r8, lsr r0
 d08:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 d0c:	00000048 	andeq	r0, r0, r8, asr #32
 d10:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
 d14:	000000d8 	ldrdeq	r0, [r0], -r8
 d18:	08001cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip}
 d1c:	0000008c 	andeq	r0, r0, ip, lsl #1
 d20:	08001d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip}
 d24:	00000024 	andeq	r0, r0, r4, lsr #32
 d28:	08001d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip}
 d2c:	0000001c 	andeq	r0, r0, ip, lsl r0
 d30:	08001da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip}
 d34:	00000044 	andeq	r0, r0, r4, asr #32
 d38:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
 d3c:	000002dc 	ldrdeq	r0, [r0], -ip
 d40:	080020c0 	stmdaeq	r0, {r6, r7, sp}
 d44:	000000cc 	andeq	r0, r0, ip, asr #1
 d48:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
 d4c:	00000040 	andeq	r0, r0, r0, asr #32
 d50:	080021cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sp}
 d54:	0000005c 	andeq	r0, r0, ip, asr r0
 d58:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
 d5c:	00000002 	andeq	r0, r0, r2
	...
 d68:	00000024 	andeq	r0, r0, r4, lsr #32
 d6c:	a0cd0002 	sbcge	r0, sp, r2
 d70:	00040000 	andeq	r0, r4, r0
 d74:	00000000 	andeq	r0, r0, r0
 d78:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
 d7c:	00000030 	andeq	r0, r0, r0, lsr r0
 d80:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
 d84:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 d90:	000001ec 	andeq	r0, r0, ip, ror #3
 d94:	a2480002 	subge	r0, r8, #2
 d98:	00040000 	andeq	r0, r4, r0
	...
 da4:	0000000c 	andeq	r0, r0, ip
 da8:	00000000 	andeq	r0, r0, r0
 dac:	0000000c 	andeq	r0, r0, ip
 db0:	00000000 	andeq	r0, r0, r0
 db4:	0000000c 	andeq	r0, r0, ip
 db8:	00000000 	andeq	r0, r0, r0
 dbc:	0000000c 	andeq	r0, r0, ip
 dc0:	00000000 	andeq	r0, r0, r0
 dc4:	0000000c 	andeq	r0, r0, ip
 dc8:	00000000 	andeq	r0, r0, r0
 dcc:	0000000c 	andeq	r0, r0, ip
 dd0:	00000000 	andeq	r0, r0, r0
 dd4:	0000000c 	andeq	r0, r0, ip
 dd8:	08002280 	stmdaeq	r0, {r7, r9, sp}
 ddc:	00000010 	andeq	r0, r0, r0, lsl r0
 de0:	00000000 	andeq	r0, r0, r0
 de4:	0000000c 	andeq	r0, r0, ip
 de8:	00000000 	andeq	r0, r0, r0
 dec:	0000000e 	andeq	r0, r0, lr
 df0:	00000000 	andeq	r0, r0, r0
 df4:	00000010 	andeq	r0, r0, r0, lsl r0
 df8:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
 dfc:	0000001c 	andeq	r0, r0, ip, lsl r0
 e00:	00000000 	andeq	r0, r0, r0
 e04:	00000012 	andeq	r0, r0, r2, lsl r0
 e08:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
 e0c:	00000032 	andeq	r0, r0, r2, lsr r0
 e10:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
 e14:	00000032 	andeq	r0, r0, r2, lsr r0
 e18:	00000000 	andeq	r0, r0, r0
 e1c:	00000024 	andeq	r0, r0, r4, lsr #32
 e20:	00000000 	andeq	r0, r0, r0
 e24:	00000012 	andeq	r0, r0, r2, lsl r0
 e28:	00000000 	andeq	r0, r0, r0
 e2c:	00000012 	andeq	r0, r0, r2, lsl r0
 e30:	08002310 	stmdaeq	r0, {r4, r8, r9, sp}
 e34:	00000026 	andeq	r0, r0, r6, lsr #32
 e38:	08002336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sp}
 e3c:	00000026 	andeq	r0, r0, r6, lsr #32
 e40:	00000000 	andeq	r0, r0, r0
 e44:	00000020 	andeq	r0, r0, r0, lsr #32
 e48:	00000000 	andeq	r0, r0, r0
 e4c:	00000020 	andeq	r0, r0, r0, lsr #32
 e50:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
 e54:	00000020 	andeq	r0, r0, r0, lsr #32
 e58:	00000000 	andeq	r0, r0, r0
 e5c:	00000020 	andeq	r0, r0, r0, lsr #32
 e60:	00000000 	andeq	r0, r0, r0
 e64:	00000020 	andeq	r0, r0, r0, lsr #32
 e68:	00000000 	andeq	r0, r0, r0
 e6c:	00000020 	andeq	r0, r0, r0, lsr #32
 e70:	00000000 	andeq	r0, r0, r0
 e74:	0000001a 	andeq	r0, r0, sl, lsl r0
 e78:	00000000 	andeq	r0, r0, r0
 e7c:	0000001a 	andeq	r0, r0, sl, lsl r0
 e80:	00000000 	andeq	r0, r0, r0
 e84:	00000018 	andeq	r0, r0, r8, lsl r0
 e88:	00000000 	andeq	r0, r0, r0
 e8c:	0000001c 	andeq	r0, r0, ip, lsl r0
 e90:	00000000 	andeq	r0, r0, r0
 e94:	00000020 	andeq	r0, r0, r0, lsr #32
 e98:	00000000 	andeq	r0, r0, r0
 e9c:	00000020 	andeq	r0, r0, r0, lsr #32
 ea0:	0800237c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sp}
 ea4:	00000026 	andeq	r0, r0, r6, lsr #32
 ea8:	080023a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sp}
 eac:	00000026 	andeq	r0, r0, r6, lsr #32
 eb0:	00000000 	andeq	r0, r0, r0
 eb4:	00000022 	andeq	r0, r0, r2, lsr #32
 eb8:	00000000 	andeq	r0, r0, r0
 ebc:	00000012 	andeq	r0, r0, r2, lsl r0
 ec0:	080023c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sp}
 ec4:	00000020 	andeq	r0, r0, r0, lsr #32
 ec8:	080023e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sp}
 ecc:	00000020 	andeq	r0, r0, r0, lsr #32
 ed0:	08002408 	stmdaeq	r0, {r3, sl, sp}
 ed4:	00000020 	andeq	r0, r0, r0, lsr #32
 ed8:	08002428 	stmdaeq	r0, {r3, r5, sl, sp}
 edc:	00000020 	andeq	r0, r0, r0, lsr #32
 ee0:	08002448 	stmdaeq	r0, {r3, r6, sl, sp}
 ee4:	0000001c 	andeq	r0, r0, ip, lsl r0
 ee8:	00000000 	andeq	r0, r0, r0
 eec:	00000026 	andeq	r0, r0, r6, lsr #32
 ef0:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
 ef4:	00000040 	andeq	r0, r0, r0, asr #32
 ef8:	00000000 	andeq	r0, r0, r0
 efc:	00000020 	andeq	r0, r0, r0, lsr #32
 f00:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
 f04:	00000020 	andeq	r0, r0, r0, lsr #32
 f08:	00000000 	andeq	r0, r0, r0
 f0c:	00000038 	andeq	r0, r0, r8, lsr r0
 f10:	00000000 	andeq	r0, r0, r0
 f14:	00000020 	andeq	r0, r0, r0, lsr #32
 f18:	00000000 	andeq	r0, r0, r0
 f1c:	00000020 	andeq	r0, r0, r0, lsr #32
 f20:	00000000 	andeq	r0, r0, r0
 f24:	00000020 	andeq	r0, r0, r0, lsr #32
 f28:	00000000 	andeq	r0, r0, r0
 f2c:	00000020 	andeq	r0, r0, r0, lsr #32
 f30:	00000000 	andeq	r0, r0, r0
 f34:	000000a8 	andeq	r0, r0, r8, lsr #1
 f38:	00000000 	andeq	r0, r0, r0
 f3c:	0000005c 	andeq	r0, r0, ip, asr r0
 f40:	00000000 	andeq	r0, r0, r0
 f44:	0000005c 	andeq	r0, r0, ip, asr r0
 f48:	00000000 	andeq	r0, r0, r0
 f4c:	00000020 	andeq	r0, r0, r0, lsr #32
 f50:	00000000 	andeq	r0, r0, r0
 f54:	00000020 	andeq	r0, r0, r0, lsr #32
 f58:	00000000 	andeq	r0, r0, r0
 f5c:	00000044 	andeq	r0, r0, r4, asr #32
 f60:	00000000 	andeq	r0, r0, r0
 f64:	00000042 	andeq	r0, r0, r2, asr #32
 f68:	00000000 	andeq	r0, r0, r0
 f6c:	00000006 	andeq	r0, r0, r6
 f70:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
 f74:	0000000a 	andeq	r0, r0, sl
	...
 f80:	00000024 	andeq	r0, r0, r4, lsr #32
 f84:	aedf0002 	cdpge	0, 13, cr0, cr15, cr2, {0}
 f88:	00040000 	andeq	r0, r4, r0
 f8c:	00000000 	andeq	r0, r0, r0
 f90:	080024d0 	stmdaeq	r0, {r4, r6, r7, sl, sp}
 f94:	00000020 	andeq	r0, r0, r0, lsr #32
 f98:	080024f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp}
 f9c:	00000024 	andeq	r0, r0, r4, lsr #32
	...
 fa8:	00000024 	andeq	r0, r0, r4, lsr #32
 fac:	b0440002 	sublt	r0, r4, r2
 fb0:	00040000 	andeq	r0, r4, r0
 fb4:	00000000 	andeq	r0, r0, r0
 fb8:	08002514 	stmdaeq	r0, {r2, r4, r8, sl, sp}
 fbc:	0000016c 	andeq	r0, r0, ip, ror #2
 fc0:	00000000 	andeq	r0, r0, r0
 fc4:	00000070 	andeq	r0, r0, r0, ror r0
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	00001d4a 	andeq	r1, r0, sl, asr #26
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000029 	andeq	r0, r0, r9, lsr #32
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000d401 	andeq	sp, r0, r1, lsl #8
      14:	00039f00 	andeq	r9, r3, r0, lsl #30
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	00001800 	andeq	r1, r0, r0, lsl #16
	...
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      24:	07040200 	streq	r0, [r4, -r0, lsl #4]
      28:	00000938 	andeq	r0, r0, r8, lsr r9
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	26050402 	strcs	r0, [r5], -r2, lsl #8
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	02000008 	andeq	r0, r0, #8
      34:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
      38:	01020000 	mrseq	r0, (UNDEF: 2)

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	0009d706 	andeq	sp, r9, r6, lsl #14

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	33750300 	cmncc	r5, #0, 6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	27020032 	smladxcs	r2, r2, r0, r0
      48:	0000004c 	andeq	r0, r0, ip, asr #32
      4c:	33070402 	movwcc	r0, #29698	; 0x7402

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	03000009 	movweq	r0, #9
      54:	00363175 	eorseq	r3, r6, r5, ror r1
      58:	005e2802 	subseq	r2, lr, r2, lsl #16


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	02020000 	andeq	r0, r2, #0
      60:	000bd007 	andeq	sp, fp, r7
      64:	38750300 	ldmdacc	r5!, {r8, r9}^
      68:	6f290200 	svcvs	0x00290200
      6c:	02000000 	andeq	r0, r0, #0
      70:	09d50801 	ldmibeq	r5, {r0, fp}^
      74:	52040000 	andpl	r0, r4, #0
      78:	02000004 	andeq	r0, r0, #4
      7c:	0000812f 	andeq	r8, r0, pc, lsr #2
      80:	004c0500 	subeq	r0, ip, r0, lsl #10
      84:	b3040000 	movwlt	r0, #16384	; 0x4000
      88:	02000002 	andeq	r0, r0, #2
      8c:	00009130 	andeq	r9, r0, r0, lsr r1
      90:	005e0500 	subseq	r0, lr, r0, lsl #10
      94:	01060000 	mrseq	r0, (UNDEF: 6)
      98:	00ab3a02 	adceq	r3, fp, r2, lsl #20
      9c:	6e070000 	cdpvs	0, 0, cr0, cr7, cr0, {0}
      a0:	00000008 	andeq	r0, r0, r8
      a4:	00028907 	andeq	r8, r2, r7, lsl #18
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	04000100 	streq	r0, [r0], #-256	; 0x100
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	000005fc 	strdeq	r0, [r0], -ip
      b0:	00963a02 	addseq	r3, r6, r2, lsl #20
      break; 
      
    default:
      break;
  }
}
      b4:	01060000 	mrseq	r0, (UNDEF: 6)
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00cb3c02 	sbceq	r3, fp, r2, lsl #24
      bc:	c3070000 	movwgt	r0, #28672	; 0x7000
      c0:	0000001e 	andeq	r0, r0, lr, lsl r0
      c4:	54455308 	strbpl	r5, [r5], #-776	; 0x308
      c8:	04000100 	streq	r0, [r0], #-256	; 0x100
      cc:	00000787 	andeq	r0, r0, r7, lsl #15
      d0:	00b63c02 	adcseq	r3, r6, r2, lsl #24
      d4:	01060000 	mrseq	r0, (UNDEF: 6)
      d8:	00eb3e02 	rsceq	r3, fp, r2, lsl #28
      dc:	38070000 	stmdacc	r7, {}	; <UNPREDICTABLE>
      e0:	00000005 	andeq	r0, r0, r5
      e4:	00091007 	andeq	r1, r9, r7
      e8:	04000100 	streq	r0, [r0], #-256	; 0x100
      ec:	00000122 	andeq	r0, r0, r2, lsr #2
      f0:	00d63e02 	sbcseq	r3, r6, r2, lsl #28
      f4:	01060000 	mrseq	r0, (UNDEF: 6)
      f8:	010b4102 	tsteq	fp, r2, lsl #2
      fc:	9a070000 	bls	1c0104 <__Stack_Size+0x1bfd04>
     100:	00000014 	andeq	r0, r0, r4, lsl r0
     104:	00140407 	andseq	r0, r4, r7, lsl #8
     108:	04000100 	streq	r0, [r0], #-256	; 0x100
     10c:	00000157 	andeq	r0, r0, r7, asr r1
     110:	00f64102 	rscseq	r4, r6, r2, lsl #2
     114:	04020000 	streq	r0, [r2], #-0
     118:	00092a07 	andeq	r2, r9, r7, lsl #20
     11c:	031c0900 	tsteq	ip, #0, 18
     120:	0182014e 	orreq	r0, r2, lr, asr #2
     124:	430a0000 	movwmi	r0, #40960	; 0xa000
     128:	03004c52 	movweq	r4, #3154	; 0xc52
     12c:	00760150 	rsbseq	r0, r6, r0, asr r1
     130:	0a000000 	beq	138 <_Minimum_Stack_Size+0x38>
     134:	00485243 	subeq	r5, r8, r3, asr #4
     138:	76015103 	strvc	r5, [r1], -r3, lsl #2
     13c:	04000000 	streq	r0, [r0], #-0
     140:	5244490a 	subpl	r4, r4, #163840	; 0x28000
     144:	01520300 	cmpeq	r2, r0, lsl #6
     148:	00000076 	andeq	r0, r0, r6, ror r0
     14c:	444f0a08 	strbmi	r0, [pc], #-2568	; 154 <_Minimum_Stack_Size+0x54>
     150:	53030052 	movwpl	r0, #12370	; 0x3052
     154:	00007601 	andeq	r7, r0, r1, lsl #12
     158:	db0b0c00 	blle	2c3160 <__Stack_Size+0x2c2d60>
     15c:	03000000 	movweq	r0, #0
     160:	00760154 	rsbseq	r0, r6, r4, asr r1
     164:	0a100000 	beq	40016c <__Stack_Size+0x3ffd6c>
     168:	00525242 	subseq	r5, r2, r2, asr #4
     16c:	76015503 	strvc	r5, [r1], -r3, lsl #10
     170:	14000000 	strne	r0, [r0], #-0
     174:	000cb60b 	andeq	fp, ip, fp, lsl #12
     178:	01560300 	cmpeq	r6, r0, lsl #6
     17c:	00000076 	andeq	r0, r0, r6, ror r0
     180:	d30c0018 	movwle	r0, #49176	; 0xc018
     184:	03000008 	movweq	r0, #8
     188:	011d0157 	tsteq	sp, r7, asr r1
     18c:	50090000 	andpl	r0, r9, r0
     190:	9f020b03 	svcls	0x00020b03
     194:	0a000003 	beq	1a8 <_Minimum_Stack_Size+0xa8>
     198:	00315243 	eorseq	r5, r1, r3, asr #4
     19c:	86020d03 	strhi	r0, [r2], -r3, lsl #26
     1a0:	00000000 	andeq	r0, r0, r0
     1a4:	0007b20b 	andeq	fp, r7, fp, lsl #4
     1a8:	020e0300 	andeq	r0, lr, #0, 6
     1ac:	00000053 	andeq	r0, r0, r3, asr r0
     1b0:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     1b4:	0f030032 	svceq	0x00030032
     1b8:	00008602 	andeq	r8, r0, r2, lsl #12
     1bc:	bc0b0400 	cfstrslt	mvf0, [fp], {-0}
     1c0:	03000007 	movweq	r0, #7
     1c4:	00530210 	subseq	r0, r3, r0, lsl r2
     1c8:	0b060000 	bleq	1801d0 <__Stack_Size+0x17fdd0>
     1cc:	000005a6 	andeq	r0, r0, r6, lsr #11
     1d0:	86021103 	strhi	r1, [r2], -r3, lsl #2
     1d4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     1d8:	0007c60b 	andeq	ip, r7, fp, lsl #12
     1dc:	02120300 	andseq	r0, r2, #0, 6
     1e0:	00000053 	andeq	r0, r0, r3, asr r0
     1e4:	04700b0a 	ldrbteq	r0, [r0], #-2826	; 0xb0a
     1e8:	13030000 	movwne	r0, #12288	; 0x3000
     1ec:	00008602 	andeq	r8, r0, r2, lsl #12
     1f0:	d00b0c00 	andle	r0, fp, r0, lsl #24
     1f4:	03000007 	movweq	r0, #7
     1f8:	00530214 	subseq	r0, r3, r4, lsl r2
     1fc:	0a0e0000 	beq	380204 <__Stack_Size+0x37fe04>
     200:	03005253 	movweq	r5, #595	; 0x253
     204:	00860215 	addeq	r0, r6, r5, lsl r2
     208:	0b100000 	bleq	400210 <__Stack_Size+0x3ffe10>
     20c:	000007da 	ldrdeq	r0, [r0], -sl
     210:	53021603 	movwpl	r1, #9731	; 0x2603
     214:	12000000 	andne	r0, r0, #0
     218:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     21c:	02170300 	andseq	r0, r7, #0, 6
     220:	00000086 	andeq	r0, r0, r6, lsl #1
     224:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
     228:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
     22c:	00005302 	andeq	r5, r0, r2, lsl #6
     230:	e70b1600 	str	r1, [fp, -r0, lsl #12]
     234:	03000002 	movweq	r0, #2
     238:	00860219 	addeq	r0, r6, r9, lsl r2
     23c:	0b180000 	bleq	600244 <__Stack_Size+0x5ffe44>
     240:	000007ee 	andeq	r0, r0, lr, ror #15
     244:	53021a03 	movwpl	r1, #10755	; 0x2a03
     248:	1a000000 	bne	250 <_Minimum_Stack_Size+0x150>
     24c:	0002ed0b 	andeq	lr, r2, fp, lsl #26
     250:	021b0300 	andseq	r0, fp, #0, 6
     254:	00000086 	andeq	r0, r0, r6, lsl #1
     258:	0c430b1c 	vmoveq	d12, r0, r3
     25c:	1c030000 	stcne	0, cr0, [r3], {-0}
     260:	00005302 	andeq	r5, r0, r2, lsl #6
     264:	200b1e00 	andcs	r1, fp, r0, lsl #28
     268:	03000005 	movweq	r0, #5
     26c:	0086021d 	addeq	r0, r6, sp, lsl r2
     270:	0b200000 	bleq	800278 <__Stack_Size+0x7ffe78>
     274:	00000802 	andeq	r0, r0, r2, lsl #16
     278:	53021e03 	movwpl	r1, #11779	; 0x2e03
     27c:	22000000 	andcs	r0, r0, #0
     280:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
     284:	021f0300 	andseq	r0, pc, #0, 6
     288:	00000086 	andeq	r0, r0, r6, lsl #1
     28c:	080c0b24 	stmdaeq	ip, {r2, r5, r8, r9, fp}
     290:	20030000 	andcs	r0, r3, r0
     294:	00005302 	andeq	r5, r0, r2, lsl #6
     298:	500a2600 	andpl	r2, sl, r0, lsl #12
     29c:	03004353 	movweq	r4, #851	; 0x353
     2a0:	00860221 	addeq	r0, r6, r1, lsr #4
     2a4:	0b280000 	bleq	a002ac <__Stack_Size+0x9ffeac>
     2a8:	00000a6d 	andeq	r0, r0, sp, ror #20
     2ac:	53022203 	movwpl	r2, #8707	; 0x2203
     2b0:	2a000000 	bcs	2b8 <_Minimum_Stack_Size+0x1b8>
     2b4:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     2b8:	02230300 	eoreq	r0, r3, #0, 6
     2bc:	00000086 	andeq	r0, r0, r6, lsl #1
     2c0:	0a780b2c 	beq	1e02f78 <__Stack_Size+0x1e02b78>
     2c4:	24030000 	strcs	r0, [r3], #-0
     2c8:	00005302 	andeq	r5, r0, r2, lsl #6
     2cc:	520a2e00 	andpl	r2, sl, #0, 28
     2d0:	03005243 	movweq	r5, #579	; 0x243
     2d4:	00860225 	addeq	r0, r6, r5, lsr #4
     2d8:	0b300000 	bleq	c002e0 <__Stack_Size+0xbffee0>
     2dc:	00000a83 	andeq	r0, r0, r3, lsl #21
     2e0:	53022603 	movwpl	r2, #9731	; 0x2603
     2e4:	32000000 	andcc	r0, r0, #0
     2e8:	0002d30b 	andeq	sp, r2, fp, lsl #6
     2ec:	02270300 	eoreq	r0, r7, #0, 6
     2f0:	00000086 	andeq	r0, r0, r6, lsl #1
     2f4:	0a8e0b34 	beq	fe382fcc <SCS_BASE+0x1e374fcc>
     2f8:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     2fc:	00005302 	andeq	r5, r0, r2, lsl #6
     300:	d80b3600 	stmdale	fp, {r9, sl, ip, sp}
     304:	03000002 	movweq	r0, #2
     308:	00860229 	addeq	r0, r6, r9, lsr #4
     30c:	0b380000 	bleq	e00314 <__Stack_Size+0xdfff14>
     310:	00000a99 	muleq	r0, r9, sl
     314:	53022a03 	movwpl	r2, #10755	; 0x2a03
     318:	3a000000 	bcc	320 <_Minimum_Stack_Size+0x220>
     31c:	0002dd0b 	andeq	sp, r2, fp, lsl #26
     320:	022b0300 	eoreq	r0, fp, #0, 6
     324:	00000086 	andeq	r0, r0, r6, lsl #1
     328:	0aa40b3c 	beq	fe903020 <SCS_BASE+0x1e8f5020>
     32c:	2c030000 	stccs	0, cr0, [r3], {-0}
     330:	00005302 	andeq	r5, r0, r2, lsl #6
     334:	e20b3e00 	and	r3, fp, #0, 28
     338:	03000002 	movweq	r0, #2
     33c:	0086022d 	addeq	r0, r6, sp, lsr #4
     340:	0b400000 	bleq	1000348 <__Stack_Size+0xffff48>
     344:	00000aaf 	andeq	r0, r0, pc, lsr #21
     348:	53022e03 	movwpl	r2, #11779	; 0x2e03
     34c:	42000000 	andmi	r0, r0, #0
     350:	0002ae0b 	andeq	sl, r2, fp, lsl #28
     354:	022f0300 	eoreq	r0, pc, #0, 6
     358:	00000086 	andeq	r0, r0, r6, lsl #1
     35c:	0aba0b44 	beq	fee83074 <SCS_BASE+0x1ee75074>
     360:	30030000 	andcc	r0, r3, r0
     364:	00005302 	andeq	r5, r0, r2, lsl #6
     368:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
     36c:	03005243 	movweq	r5, #579	; 0x243
     370:	00860231 	addeq	r0, r6, r1, lsr r2
     374:	0b480000 	bleq	120037c <__Stack_Size+0x11fff7c>
     378:	00000ac5 	andeq	r0, r0, r5, asr #21
     37c:	53023203 	movwpl	r3, #8707	; 0x2203
     380:	4a000000 	bmi	388 <_Minimum_Stack_Size+0x288>
     384:	00082f0b 	andeq	r2, r8, fp, lsl #30
     388:	02330300 	eorseq	r0, r3, #0, 6
     38c:	00000086 	andeq	r0, r0, r6, lsl #1
     390:	0ad00b4c 	beq	ff4030c8 <SCS_BASE+0x1f3f50c8>
     394:	34030000 	strcc	r0, [r3], #-0
     398:	00005302 	andeq	r5, r0, r2, lsl #6
     39c:	0c004e00 	stceq	14, cr4, [r0], {-0}
     3a0:	00000257 	andeq	r0, r0, r7, asr r2
     3a4:	8e023503 	cfsh32hi	mvfx3, mvfx2, #3
     3a8:	09000001 	stmdbeq	r0, {r0}
     3ac:	0238031c 	eorseq	r0, r8, #28, 6	; 0x70000000
     3b0:	00000469 	andeq	r0, r0, r9, ror #8
     3b4:	0052530a 	subseq	r5, r2, sl, lsl #6
     3b8:	86023a03 	strhi	r3, [r2], -r3, lsl #20
     3bc:	00000000 	andeq	r0, r0, r0
     3c0:	0007b20b 	andeq	fp, r7, fp, lsl #4
     3c4:	023b0300 	eorseq	r0, fp, #0, 6
     3c8:	00000053 	andeq	r0, r0, r3, asr r0
     3cc:	52440a02 	subpl	r0, r4, #8192	; 0x2000
     3d0:	023c0300 	eorseq	r0, ip, #0, 6
     3d4:	00000086 	andeq	r0, r0, r6, lsl #1
     3d8:	07bc0b04 	ldreq	r0, [ip, r4, lsl #22]!
     3dc:	3d030000 	stccc	0, cr0, [r3, #-0]
     3e0:	00005302 	andeq	r5, r0, r2, lsl #6
     3e4:	420a0600 	andmi	r0, sl, #0, 12
     3e8:	03005252 	movweq	r5, #594	; 0x252
     3ec:	0086023e 	addeq	r0, r6, lr, lsr r2
     3f0:	0b080000 	bleq	2003f8 <__Stack_Size+0x1ffff8>
     3f4:	000007c6 	andeq	r0, r0, r6, asr #15
     3f8:	53023f03 	movwpl	r3, #12035	; 0x2f03
     3fc:	0a000000 	beq	404 <__Stack_Size+0x4>
     400:	3152430a 	cmpcc	r2, sl, lsl #6
     404:	02400300 	subeq	r0, r0, #0, 6
     408:	00000086 	andeq	r0, r0, r6, lsl #1
     40c:	07d00b0c 	ldrbeq	r0, [r0, ip, lsl #22]
     410:	41030000 	mrsmi	r0, (UNDEF: 3)
     414:	00005302 	andeq	r5, r0, r2, lsl #6
     418:	430a0e00 	movwmi	r0, #44544	; 0xae00
     41c:	03003252 	movweq	r3, #594	; 0x252
     420:	00860242 	addeq	r0, r6, r2, asr #4
     424:	0b100000 	bleq	40042c <__Stack_Size+0x40002c>
     428:	000007da 	ldrdeq	r0, [r0], -sl
     42c:	53024303 	movwpl	r4, #8963	; 0x2303
     430:	12000000 	andne	r0, r0, #0
     434:	3352430a 	cmpcc	r2, #671088640	; 0x28000000
     438:	02440300 	subeq	r0, r4, #0, 6
     43c:	00000086 	andeq	r0, r0, r6, lsl #1
     440:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
     444:	45030000 	strmi	r0, [r3, #-0]
     448:	00005302 	andeq	r5, r0, r2, lsl #6
     44c:	3c0b1600 	stccc	6, cr1, [fp], {-0}
     450:	03000002 	movweq	r0, #2
     454:	00860246 	addeq	r0, r6, r6, asr #4
     458:	0b180000 	bleq	600460 <__Stack_Size+0x600060>
     45c:	000007ee 	andeq	r0, r0, lr, ror #15
     460:	53024703 	movwpl	r4, #9987	; 0x2703
     464:	1a000000 	bne	46c <__Stack_Size+0x6c>
     468:	04a40c00 	strteq	r0, [r4], #3072	; 0xc00
     46c:	48030000 	stmdami	r3, {}	; <UNPREDICTABLE>
     470:	0003ab02 	andeq	sl, r3, r2, lsl #22
     474:	04010600 	streq	r0, [r1], #-1536	; 0x600
     478:	00049c1c 	andeq	r9, r4, ip, lsl ip
     47c:	04650700 	strbteq	r0, [r5], #-1792	; 0x700
     480:	07010000 	streq	r0, [r1, -r0]
     484:	00000834 	andeq	r0, r0, r4, lsr r8
     488:	01320702 	teqeq	r2, r2, lsl #14
     48c:	07030000 	streq	r0, [r3, -r0]
     490:	000004ef 	andeq	r0, r0, pc, ror #9
     494:	04070704 	streq	r0, [r7], #-1796	; 0x704
     498:	00050000 	andeq	r0, r5, r0
     49c:	00075104 	andeq	r5, r7, r4, lsl #2
     4a0:	75220400 	strvc	r0, [r2, #-1024]!	; 0x400
     4a4:	06000004 	streq	r0, [r0], -r4
     4a8:	c2230501 	eorgt	r0, r3, #4194304	; 0x400000
     4ac:	07000004 	streq	r0, [r0, -r4]
     4b0:	000002f3 	strdeq	r0, [r0], -r3
     4b4:	021c0701 	andseq	r0, ip, #262144	; 0x40000
     4b8:	07020000 	streq	r0, [r2, -r0]
     4bc:	000009e8 	andeq	r0, r0, r8, ror #19
     4c0:	92040003 	andls	r0, r4, #3
     4c4:	05000007 	streq	r0, [r0, #-7]
     4c8:	0004a727 	andeq	sl, r4, r7, lsr #14
     4cc:	05010600 	streq	r0, [r1, #-1536]	; 0x600
     4d0:	0005072e 	andeq	r0, r5, lr, lsr #14
     4d4:	07a40700 	streq	r0, [r4, r0, lsl #14]!
     4d8:	07000000 	streq	r0, [r0, -r0]
     4dc:	00000c2d 	andeq	r0, r0, sp, lsr #24
     4e0:	03c70704 	biceq	r0, r7, #4, 14	; 0x100000
     4e4:	07280000 	streq	r0, [r8, -r0]!
     4e8:	000003f9 	strdeq	r0, [r0], -r9
     4ec:	220700c8 	andcs	r0, r7, #200	; 0xc8
     4f0:	14000004 	strne	r0, [r0], #-4
     4f4:	00000007 	andeq	r0, r0, r7
     4f8:	ef071000 	svc	0x00071000
     4fc:	1c000006 	stcne	0, cr0, [r0], {6}
     500:	00081607 	andeq	r1, r8, r7, lsl #12
     504:	04001800 	streq	r1, [r0], #-2048	; 0x800
     508:	000008e0 	andeq	r0, r0, r0, ror #17
     50c:	04cd3605 	strbeq	r3, [sp], #1541	; 0x605
     510:	040d0000 	streq	r0, [sp], #-0
     514:	053f3e05 	ldreq	r3, [pc, #-3589]!	; fffff717 <SCS_BASE+0x1fff1717>
     518:	030e0000 	movweq	r0, #57344	; 0xe000
     51c:	05000001 	streq	r0, [r0, #-1]
     520:	00005340 	andeq	r5, r0, r0, asr #6
     524:	bf0e0000 	svclt	0x000e0000
     528:	0500000b 	streq	r0, [r0, #-11]
     52c:	0004c241 	andeq	ip, r4, r1, asr #4
     530:	e00e0200 	and	r0, lr, r0, lsl #4
     534:	05000000 	streq	r0, [r0, #-0]
     538:	00050742 	andeq	r0, r5, r2, asr #14
     53c:	04000300 	streq	r0, [r0], #-768	; 0x300
     540:	000009c4 	andeq	r0, r0, r4, asr #19
     544:	05124305 	ldreq	r4, [r2, #-773]	; 0x305
     548:	040d0000 	streq	r0, [sp], #-0
     54c:	05831a06 	streq	r1, [r3, #2566]	; 0xa06
     550:	a20e0000 	andge	r0, lr, #0
     554:	06000006 	streq	r0, [r0], -r6
     558:	0000651c 	andeq	r6, r0, ip, lsl r5
     55c:	010e0000 	mrseq	r0, (UNDEF: 14)
     560:	0600000c 	streq	r0, [r0], -ip
     564:	0000651d 	andeq	r6, r0, sp, lsl r5
     568:	000e0100 	andeq	r0, lr, r0, lsl #2
     56c:	0600000b 	streq	r0, [r0], -fp
     570:	0000651e 	andeq	r6, r0, lr, lsl r5
     574:	170e0200 	strne	r0, [lr, -r0, lsl #4]
     578:	06000009 	streq	r0, [r0], -r9
     57c:	0000eb1f 	andeq	lr, r0, pc, lsl fp
     580:	04000300 	streq	r0, [r0], #-768	; 0x300
     584:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     588:	054a2006 	strbeq	r2, [sl, #-6]
     58c:	0a0d0000 	beq	340594 <__Stack_Size+0x340194>
     590:	05d31b07 	ldrbeq	r1, [r3, #2823]	; 0xb07
     594:	570e0000 	strpl	r0, [lr, -r0]
     598:	07000004 	streq	r0, [r0, -r4]
     59c:	0000531d 	andeq	r5, r0, sp, lsl r3
     5a0:	7c0e0000 	stcvc	0, cr0, [lr], {-0}
     5a4:	07000005 	streq	r0, [r0, -r5]
     5a8:	0000531e 	andeq	r5, r0, lr, lsl r3
     5ac:	b20e0200 	andlt	r0, lr, #0, 4
     5b0:	07000006 	streq	r0, [r0, -r6]
     5b4:	0000531f 	andeq	r5, r0, pc, lsl r3
     5b8:	8e0e0400 	cfcpyshi	mvf0, mvf14
     5bc:	07000002 	streq	r0, [r0, -r2]
     5c0:	00005320 	andeq	r5, r0, r0, lsr #6
     5c4:	bc0e0600 	stclt	6, cr0, [lr], {-0}
     5c8:	07000004 	streq	r0, [r0, -r4]
     5cc:	00006521 	andeq	r6, r0, r1, lsr #10
     5d0:	04000800 	streq	r0, [r0], #-2048	; 0x800
     5d4:	00000b79 	andeq	r0, r0, r9, ror fp
     5d8:	058e2207 	streq	r2, [lr, #519]	; 0x207
     5dc:	100d0000 	andne	r0, sp, r0
     5e0:	062f1a08 	strteq	r1, [pc], -r8, lsl #20
     5e4:	7a0e0000 	bvc	3805ec <__Stack_Size+0x3801ec>
     5e8:	08000002 	stmdaeq	r0, {r1}
     5ec:	0000411c 	andeq	r4, r0, ip, lsl r1
     5f0:	7d0e0000 	stcvc	0, cr0, [lr, #-0]
     5f4:	08000001 	stmdaeq	r0, {r0}
     5f8:	0000531d 	andeq	r5, r0, sp, lsl r3
     5fc:	bc0e0400 	cfstrslt	mvf0, [lr], {-0}
     600:	08000001 	stmdaeq	r0, {r0}
     604:	0000531e 	andeq	r5, r0, lr, lsl r3
     608:	1b0e0600 	blne	381e10 <__Stack_Size+0x381a10>
     60c:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     610:	0000531f 	andeq	r5, r0, pc, lsl r3
     614:	9b0e0800 	blls	38261c <__Stack_Size+0x38221c>
     618:	08000005 	stmdaeq	r0, {r0, r2}
     61c:	00005320 	andeq	r5, r0, r0, lsr #6
     620:	b90e0a00 	stmdblt	lr, {r9, fp}
     624:	08000005 	stmdaeq	r0, {r0, r2}
     628:	00005321 	andeq	r5, r0, r1, lsr #6
     62c:	04000c00 	streq	r0, [r0], #-3072	; 0xc00
     630:	00000aee 	andeq	r0, r0, lr, ror #21
     634:	05de2208 	ldrbeq	r2, [lr, #520]	; 0x208
     638:	100f0000 	andne	r0, pc, r0
     63c:	00063a04 	andeq	r3, r6, r4, lsl #20
     640:	0a1f1100 	beq	7c4a48 <__Stack_Size+0x7c4648>
     644:	0a010000 	beq	4064c <__Stack_Size+0x4024c>
     648:	00067230 	andeq	r7, r6, r0, lsr r2
     64c:	0a610700 	beq	1842254 <__Stack_Size+0x1841e54>
     650:	07000000 	streq	r0, [r0, -r0]
     654:	00000be3 	andeq	r0, r0, r3, ror #23
     658:	05e90701 	strbeq	r0, [r9, #1793]!	; 0x701
     65c:	07020000 	streq	r0, [r2, -r0]
     660:	00000c23 	andeq	r0, r0, r3, lsr #24
     664:	04b20703 	ldrteq	r0, [r2], #1795	; 0x703
     668:	07040000 	streq	r0, [r4, -r0]
     66c:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
     670:	01060005 	tsteq	r6, r5
     674:	06873001 	streq	r3, [r7], r1
     678:	1b070000 	blne	1c0680 <__Stack_Size+0x1c0280>
     67c:	00000001 	andeq	r0, r0, r1
     680:	00084307 	andeq	r4, r8, r7, lsl #6
     684:	04000100 	streq	r0, [r0], #-256	; 0x100
     688:	00000211 	andeq	r0, r0, r1, lsl r2
     68c:	06723001 	ldrbteq	r3, [r2], -r1
     690:	6f040000 	svcvs	0x00040000
     694:	0100000b 	tsteq	r0, fp
     698:	00063b32 	andeq	r3, r6, r2, lsr fp
     69c:	09a81200 	stmibeq	r8!, {r9, ip}
     6a0:	51010000 	mrspl	r0, (UNDEF: 1)
     6a4:	00004101 	andeq	r4, r0, r1, lsl #2
     6a8:	06c70100 	strbeq	r0, [r7], r0, lsl #2
     6ac:	e3130000 	tst	r3, #0
     6b0:	01000001 	tsteq	r0, r1
     6b4:	06c70151 			; <UNDEFINED> instruction: 0x06c70151
     6b8:	d7130000 	ldrle	r0, [r3, -r0]
     6bc:	01000006 	tsteq	r0, r6
     6c0:	00650151 	rsbeq	r0, r5, r1, asr r1
     6c4:	14000000 	strne	r0, [r0], #-0
     6c8:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     6cc:	2d150074 	ldccs	0, cr0, [r5, #-464]	; 0xfffffe30
     6d0:	01000007 	tsteq	r0, r7
     6d4:	16010114 			; <UNDEFINED> instruction: 0x16010114
     6d8:	000006ce 	andeq	r0, r0, lr, asr #13
     6dc:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
     6e0:	0000000c 	andeq	r0, r0, ip
     6e4:	52179c01 	andspl	r9, r7, #256	; 0x100
     6e8:	01000008 	tsteq	r0, r8
     6ec:	00650118 	rsbeq	r0, r5, r8, lsl r1
     6f0:	01b00000 	movseq	r0, r0
     6f4:	00140800 	andseq	r0, r4, r0, lsl #16
     6f8:	9c010000 	stcls	0, cr0, [r1], {-0}
     6fc:	00068018 	andeq	r8, r6, r8, lsl r0
     700:	01250100 	teqeq	r5, r0, lsl #2
     704:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
     708:	00000014 	andeq	r0, r0, r4, lsl r0
     70c:	ff199c01 			; <UNDEFINED> instruction: 0xff199c01
     710:	01000006 	tsteq	r0, r6
     714:	01d8012b 	bicseq	r0, r8, fp, lsr #2
     718:	004e0800 	subeq	r0, lr, r0, lsl #16
     71c:	9c010000 	stcls	0, cr0, [r1], {-0}
     720:	000007a5 	andeq	r0, r0, r5, lsr #15
     724:	0009921a 	andeq	r9, r9, sl, lsl r2
     728:	012d0100 	teqeq	sp, r0, lsl #2
     72c:	000005d3 	ldrdeq	r0, [r0], -r3
     730:	1b6c9102 	blne	1b24b40 <__Stack_Size+0x1b24740>
     734:	080001fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8}
     738:	0000196a 	andeq	r1, r0, sl, ror #18
     73c:	0000074e 	andeq	r0, r0, lr, asr #14
     740:	0251011c 	subseq	r0, r1, #28, 2
     744:	011c6c91 			; <UNDEFINED> instruction: 0x011c6c91
     748:	4a400350 	bmi	1001490 <__Stack_Size+0x1001090>
     74c:	0a1b0024 	beq	6c07e4 <__Stack_Size+0x6c03e4>
     750:	8d080002 	stchi	0, cr0, [r8, #-8]
     754:	6f000019 	svcvs	0x00000019
     758:	1c000007 	stcne	0, cr0, [r0], {7}
     75c:	31015201 	tstcc	r1, r1, lsl #4
     760:	0351011c 	cmpeq	r1, #28, 2
     764:	1c03830a 	stcne	3, cr8, [r3], {10}
     768:	40035001 	andmi	r5, r3, r1
     76c:	1b00244a 	blne	989c <__Stack_Size+0x949c>
     770:	08000214 	stmdaeq	r0, {r2, r4, r9}
     774:	000019a9 	andeq	r1, r0, r9, lsr #19
     778:	00000789 	andeq	r0, r0, r9, lsl #15
     77c:	0151011c 	cmpeq	r1, ip, lsl r1
     780:	50011c31 	andpl	r1, r1, r1, lsr ip
     784:	244a4003 	strbcs	r4, [sl], #-3
     788:	02201d00 	eoreq	r1, r0, #0, 26
     78c:	19c00800 	stmibne	r0, {fp}^
     790:	011c0000 	tsteq	ip, r0
     794:	1c310152 	ldfnes	f0, [r1], #-328	; 0xfffffeb8
     798:	31015101 	tstcc	r1, r1, lsl #2
     79c:	0350011c 	cmpeq	r0, #28, 2
     7a0:	00244a40 	eoreq	r4, r4, r0, asr #20
     7a4:	00f41800 	rscseq	r1, r4, r0, lsl #16
     7a8:	4c010000 	stcmi	0, cr0, [r1], {-0}
     7ac:	00000001 	andeq	r0, r0, r1
     7b0:	00001400 	andeq	r1, r0, r0, lsl #8
     7b4:	1e9c0100 	fmlnee	f0, f4, f0
     7b8:	0000069d 	muleq	r0, sp, r6
     7bc:	00000000 	andeq	r0, r0, r0
     7c0:	00000030 	andeq	r0, r0, r0, lsr r0
     7c4:	07f39c01 	ldrbeq	r9, [r3, r1, lsl #24]!
     7c8:	ae1f0000 	cdpge	0, 1, cr0, cr15, cr0, {0}
     7cc:	00000006 	andeq	r0, r0, r6
     7d0:	20000000 	andcs	r0, r0, r0
     7d4:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
     7d8:	00215101 	eoreq	r5, r1, r1, lsl #2
     7dc:	1f000000 	svcne	0x00000000
     7e0:	000006ba 			; <UNDEFINED> instruction: 0x000006ba
     7e4:	00000060 	andeq	r0, r0, r0, rrx
     7e8:	0006ae1f 	andeq	sl, r6, pc, lsl lr
     7ec:	00008000 	andeq	r8, r0, r0
     7f0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     7f4:	00000b5c 	andeq	r0, r0, ip, asr fp
     7f8:	28019f01 	stmdacs	r1, {r0, r8, r9, sl, fp, ip, pc}
     7fc:	28080002 	stmdacs	r8, {r1}
     800:	01000000 	mrseq	r0, (UNDEF: 0)
     804:	00086d9c 	muleq	r8, ip, sp
     808:	61642200 	cmnvs	r4, r0, lsl #4
     80c:	9f010074 	svcls	0x00010074
     810:	00006501 	andeq	r6, r0, r1, lsl #10
     814:	0000ba00 	andeq	fp, r0, r0, lsl #20
     818:	02341b00 	eorseq	r1, r4, #0, 22
     81c:	19dc0800 	ldmibne	ip, {fp}^
     820:	08360000 	ldmdaeq	r6!, {}	; <UNPREDICTABLE>
     824:	011c0000 	tsteq	ip, r0
     828:	40080251 	andmi	r0, r8, r1, asr r2
     82c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     830:	0138000c 	teqeq	r8, ip
     834:	3c1b0040 	ldccc	0, cr0, [fp], {64}	; 0x40
     838:	f8080002 			; <UNDEFINED> instruction: 0xf8080002
     83c:	53000019 	movwpl	r0, #25
     840:	1c000008 	stcne	0, cr0, [r0], {8}
     844:	74025101 	strvc	r5, [r2], #-257	; 0x101
     848:	50011c00 	andpl	r1, r1, r0, lsl #24
     84c:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
     850:	1d004001 	stcne	0, cr4, [r0, #-4]
     854:	08000244 	stmdaeq	r0, {r2, r6, r9}
     858:	00001a0e 	andeq	r1, r0, lr, lsl #20
     85c:	0251011c 	subseq	r0, r1, #28, 2
     860:	011c4008 	tsteq	ip, r8
     864:	000c0550 	andeq	r0, ip, r0, asr r5
     868:	00400138 	subeq	r0, r0, r8, lsr r1
     86c:	01101900 	tsteq	r0, r0, lsl #18
     870:	ab010000 	blge	40878 <__Stack_Size+0x40478>
     874:	00000001 	andeq	r0, r0, r1
     878:	00004a00 	andeq	r4, r0, r0, lsl #20
     87c:	d59c0100 	ldrle	r0, [ip, #256]	; 0x100
     880:	23000008 	movwcs	r0, #8
     884:	0000069c 	muleq	r0, ip, r6
     888:	6501ab01 	strvs	sl, [r1, #-2817]	; 0xb01
     88c:	db000000 	blle	894 <__Stack_Size+0x494>
     890:	24000000 	strcs	r0, [r0], #-0
     894:	000009e3 	andeq	r0, r0, r3, ror #19
     898:	6501ad01 	strvs	sl, [r1, #-3329]	; 0xd01
     89c:	2d000000 	stccs	0, cr0, [r0, #-0]
     8a0:	1b000001 	blne	8ac <__Stack_Size+0x4ac>
     8a4:	00000000 	andeq	r0, r0, r0
     8a8:	000007f3 	strdeq	r0, [r0], -r3
     8ac:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
     8b0:	0250011c 	subseq	r0, r0, #28, 2
     8b4:	1b003074 	blne	ca8c <__Stack_Size+0xc68c>
     8b8:	00000000 	andeq	r0, r0, r0
     8bc:	000007f3 	strdeq	r0, [r0], -r3
     8c0:	000008cb 	andeq	r0, r0, fp, asr #17
     8c4:	0250011c 	subseq	r0, r0, #28, 2
     8c8:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     8cc:	00000000 	andeq	r0, r0, r0
     8d0:	000007f3 	strdeq	r0, [r0], -r3
     8d4:	09881900 	stmibeq	r8, {r8, fp, ip}
     8d8:	b7010000 	strlt	r0, [r1, -r0]
     8dc:	00025001 	andeq	r5, r2, r1
     8e0:	00001208 	andeq	r1, r0, r8, lsl #4
     8e4:	139c0100 	orrsne	r0, ip, #0, 2
     8e8:	22000009 	andcs	r0, r0, #9
     8ec:	00727473 	rsbseq	r7, r2, r3, ror r4
     8f0:	1301b701 	movwne	fp, #5889	; 0x1701
     8f4:	61000009 	tstvs	r0, r9
     8f8:	26000001 	strcs	r0, [r0], -r1
     8fc:	b9010069 	stmdblt	r1, {r0, r3, r5, r6}
     900:	0006c701 	andeq	ip, r6, r1, lsl #14
     904:	00018200 	andeq	r8, r1, r0, lsl #4
     908:	025e2700 	subseq	r2, lr, #0, 14
     90c:	07f30800 	ldrbeq	r0, [r3, r0, lsl #16]!
     910:	10000000 	andne	r0, r0, r0
     914:	00091904 	andeq	r1, r9, r4, lsl #18
     918:	08010200 	stmdaeq	r1, {r9}
     91c:	000009de 	ldrdeq	r0, [r0], -lr
     920:	00047919 	andeq	r7, r4, r9, lsl r9
     924:	01c00100 	biceq	r0, r0, r0, lsl #2
     928:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     92c:	00000034 	andeq	r0, r0, r4, lsr r0
     930:	09699c01 	stmdbeq	r9!, {r0, sl, fp, ip, pc}^
     934:	c9230000 	stmdbgt	r3!, {}	; <UNPREDICTABLE>
     938:	01000002 	tsteq	r0, r2
     93c:	005301c0 	subseq	r0, r3, r0, asr #3
     940:	01de0000 	bicseq	r0, lr, r0
     944:	e3240000 	teq	r4, #0
     948:	01000009 	tsteq	r0, r9
     94c:	005301c2 	subseq	r0, r3, r2, asr #3
     950:	01ff0000 	mvnseq	r0, r0
     954:	80270000 	eorhi	r0, r7, r0
     958:	f3080002 	vhadd.u8	d0, d8, d2
     95c:	25000007 	strcs	r0, [r0, #-7]
     960:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
     964:	000007f3 	strdeq	r0, [r0], -r3
     968:	02711900 	rsbseq	r1, r1, #0, 18
     96c:	cd010000 	stcgt	0, cr0, [r1, #-0]
     970:	00029601 	andeq	r9, r2, r1, lsl #12
     974:	00001408 	andeq	r1, r0, r8, lsl #8
     978:	af9c0100 	svcge	0x009c0100
     97c:	23000009 	movwcs	r0, #9
     980:	0000033f 	andeq	r0, r0, pc, lsr r3
     984:	5301cd01 	movwpl	ip, #7425	; 0x1d01
     988:	1d000000 	stcne	0, cr0, [r0, #-0]
     98c:	1b000002 	blne	99c <__Stack_Size+0x59c>
     990:	080002a0 	stmdaeq	r0, {r5, r7, r9}
     994:	00000920 	andeq	r0, r0, r0, lsr #18
     998:	000009a5 	andeq	r0, r0, r5, lsr #19
     99c:	0450011c 	ldrbeq	r0, [r0], #-284	; 0x11c
     9a0:	25380074 	ldrcs	r0, [r8, #-116]!	; 0x74
     9a4:	02aa2500 	adceq	r2, sl, #0, 10
     9a8:	09200800 	stmdbeq	r0!, {fp}
     9ac:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     9b0:	00000419 	andeq	r0, r0, r9, lsl r4
     9b4:	aa01d301 	bge	755c0 <__Stack_Size+0x751c0>
     9b8:	14080002 	strne	r0, [r8], #-2
     9bc:	01000000 	mrseq	r0, (UNDEF: 0)
     9c0:	0009fd9c 	muleq	r9, ip, sp
     9c4:	01422300 	mrseq	r2, SPSR_svc
     9c8:	d3010000 	movwle	r0, #4096	; 0x1000
     9cc:	00004101 	andeq	r4, r0, r1, lsl #2
     9d0:	00023e00 	andeq	r3, r2, r0, lsl #28
     9d4:	02b41b00 	adcseq	r1, r4, #0, 22
     9d8:	09690800 	stmdbeq	r9!, {fp}^
     9dc:	09eb0000 	stmibeq	fp!, {}^	; <UNPREDICTABLE>
     9e0:	011c0000 	tsteq	ip, r0
     9e4:	00740450 	rsbseq	r0, r4, r0, asr r4
     9e8:	28002540 	stmdacs	r0, {r6, r8, sl, sp}
     9ec:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     9f0:	00000969 	andeq	r0, r0, r9, ror #18
     9f4:	0350011c 	cmpeq	r0, #28, 2
     9f8:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
     9fc:	010c1900 	tsteq	ip, r0, lsl #18
     a00:	da010000 	ble	40a08 <__Stack_Size+0x40608>
     a04:	00000001 	andeq	r0, r0, r1
     a08:	00004a00 	andeq	r4, r0, r0, lsl #20
     a0c:	659c0100 	ldrvs	r0, [ip, #256]	; 0x100
     a10:	2300000a 	movwcs	r0, #10
     a14:	0000069c 	muleq	r0, ip, r6
     a18:	6501da01 	strvs	sp, [r1, #-2561]	; 0xa01
     a1c:	6a000000 	bvs	a24 <__Stack_Size+0x624>
     a20:	24000002 	strcs	r0, [r0], #-2
     a24:	000009e3 	andeq	r0, r0, r3, ror #19
     a28:	6501dc01 	strvs	sp, [r1, #-3073]	; 0xc01
     a2c:	bc000000 	stclt	0, cr0, [r0], {-0}
     a30:	1b000002 	blne	a40 <__Stack_Size+0x640>
     a34:	00000000 	andeq	r0, r0, r0
     a38:	00001a28 	andeq	r1, r0, r8, lsr #20
     a3c:	00000a47 	andeq	r0, r0, r7, asr #20
     a40:	0250011c 	subseq	r0, r0, #28, 2
     a44:	1b003074 	blne	cc1c <__Stack_Size+0xc81c>
     a48:	00000000 	andeq	r0, r0, r0
     a4c:	00001a28 	andeq	r1, r0, r8, lsr #20
     a50:	00000a5b 	andeq	r0, r0, fp, asr sl
     a54:	0250011c 	subseq	r0, r0, #28, 2
     a58:	25003075 	strcs	r3, [r0, #-117]	; 0x75
     a5c:	00000000 	andeq	r0, r0, r0
     a60:	00001a28 	andeq	r1, r0, r8, lsr #20
     a64:	09841900 	stmibeq	r4, {r8, fp, ip}
     a68:	e7010000 	str	r0, [r1, -r0]
     a6c:	0002be01 	andeq	fp, r2, r1, lsl #28
     a70:	00001208 	andeq	r1, r0, r8, lsl #4
     a74:	a39c0100 	orrsge	r0, ip, #0, 2
     a78:	2200000a 	andcs	r0, r0, #10
     a7c:	00727473 	rsbseq	r7, r2, r3, ror r4
     a80:	1301e701 	movwne	lr, #5889	; 0x1701
     a84:	f0000009 			; <UNDEFINED> instruction: 0xf0000009
     a88:	26000002 	strcs	r0, [r0], -r2
     a8c:	e9010069 	stmdb	r1, {r0, r3, r5, r6}
     a90:	0006c701 	andeq	ip, r6, r1, lsl #14
     a94:	00031100 	andeq	r1, r3, r0, lsl #2
     a98:	02cc2700 	sbceq	r2, ip, #0, 14
     a9c:	1a280800 	bne	a02aa4 <__Stack_Size+0xa026a4>
     aa0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     aa4:	00000475 	andeq	r0, r0, r5, ror r4
     aa8:	0001f001 	andeq	pc, r1, r1
     aac:	34000000 	strcc	r0, [r0], #-0
     ab0:	01000000 	mrseq	r0, (UNDEF: 0)
     ab4:	000aec9c 	muleq	sl, ip, ip
     ab8:	02c92300 	sbceq	r2, r9, #0, 6
     abc:	f0010000 			; <UNDEFINED> instruction: 0xf0010000
     ac0:	00005301 	andeq	r5, r0, r1, lsl #6
     ac4:	00036d00 	andeq	r6, r3, r0, lsl #26
     ac8:	09e32400 	stmibeq	r3!, {sl, sp}^
     acc:	f2010000 	vhadd.s8	d0, d1, d0
     ad0:	00005301 	andeq	r5, r0, r1, lsl #6
     ad4:	00038e00 	andeq	r8, r3, r0, lsl #28
     ad8:	00002700 	andeq	r2, r0, r0, lsl #14
     adc:	1a280000 	bne	a00ae4 <__Stack_Size+0xa006e4>
     ae0:	00250000 	eoreq	r0, r5, r0
     ae4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     ae8:	0000001a 	andeq	r0, r0, sl, lsl r0
     aec:	00026d19 	andeq	r6, r2, r9, lsl sp
     af0:	01fd0100 	mvnseq	r0, r0, lsl #2
     af4:	00000000 	andeq	r0, r0, r0
     af8:	00000014 	andeq	r0, r0, r4, lsl r0
     afc:	0b329c01 	bleq	ca7b08 <__Stack_Size+0xca7708>
     b00:	3f230000 	svccc	0x00230000
     b04:	01000003 	tsteq	r0, r3
     b08:	005301fd 	ldrsheq	r0, [r3], #-29	; 0xffffffe3
     b0c:	03ac0000 			; <UNDEFINED> instruction: 0x03ac0000
     b10:	001b0000 	andseq	r0, fp, r0
     b14:	a3000000 	movwge	r0, #0
     b18:	2800000a 	stmdacs	r0, {r1, r3}
     b1c:	1c00000b 	stcne	0, cr0, [r0], {11}
     b20:	74045001 	strvc	r5, [r4], #-1
     b24:	00253800 	eoreq	r3, r5, r0, lsl #16
     b28:	00000025 	andeq	r0, r0, r5, lsr #32
     b2c:	000aa300 	andeq	sl, sl, r0, lsl #6
     b30:	15190000 	ldrne	r0, [r9, #-0]
     b34:	01000004 	tsteq	r0, r4
     b38:	00000203 	andeq	r0, r0, r3, lsl #4
     b3c:	00140000 	andseq	r0, r4, r0
     b40:	9c010000 	stcls	0, cr0, [r1], {-0}
     b44:	00000b80 	andeq	r0, r0, r0, lsl #23
     b48:	00014223 	andeq	r4, r1, r3, lsr #4
     b4c:	02030100 	andeq	r0, r3, #0, 2
     b50:	00000041 	andeq	r0, r0, r1, asr #32
     b54:	000003cd 	andeq	r0, r0, sp, asr #7
     b58:	0000001b 	andeq	r0, r0, fp, lsl r0
     b5c:	000aec00 	andeq	lr, sl, r0, lsl #24
     b60:	000b6e00 	andeq	r6, fp, r0, lsl #28
     b64:	50011c00 	andpl	r1, r1, r0, lsl #24
     b68:	40007404 	andmi	r7, r0, r4, lsl #8
     b6c:	00280025 	eoreq	r0, r8, r5, lsr #32
     b70:	ec000000 	stc	0, cr0, [r0], {-0}
     b74:	1c00000a 	stcne	0, cr0, [r0], {10}
     b78:	f3035001 	vhadd.u8	d5, d3, d1
     b7c:	00005001 	andeq	r5, r0, r1
     b80:	00066e17 	andeq	r6, r6, r7, lsl lr
     b84:	020a0100 	andeq	r0, sl, #0, 2
     b88:	00000065 	andeq	r0, r0, r5, rrx
     b8c:	00000000 	andeq	r0, r0, r0
     b90:	00000020 	andeq	r0, r0, r0, lsr #32
     b94:	0b199c01 	bleq	667ba0 <__Stack_Size+0x6677a0>
     b98:	01000002 	tsteq	r0, r2
     b9c:	02d00216 	sbcseq	r0, r0, #1610612737	; 0x60000001
     ba0:	002c0800 	eoreq	r0, ip, r0, lsl #16
     ba4:	9c010000 	stcls	0, cr0, [r1], {-0}
     ba8:	00000bed 	andeq	r0, r0, sp, ror #23
     bac:	000c7223 	andeq	r7, ip, r3, lsr #4
     bb0:	02160100 	andseq	r0, r6, #0, 2
     bb4:	00000041 	andeq	r0, r0, r1, asr #32
     bb8:	000003f9 	strdeq	r0, [r0], -r9
     bbc:	0002da1b 	andeq	sp, r2, fp, lsl sl
     bc0:	001a3908 	andseq	r3, sl, r8, lsl #18
     bc4:	000bcf00 	andeq	ip, fp, r0, lsl #30
     bc8:	50011c00 	andpl	r1, r1, r0, lsl #24
     bcc:	1b003101 	blne	cfd8 <__Stack_Size+0xcbd8>
     bd0:	080002ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9}
     bd4:	00001a39 	andeq	r1, r0, r9, lsr sl
     bd8:	00000be3 	andeq	r0, r0, r3, ror #23
     bdc:	0250011c 	subseq	r0, r0, #28, 2
     be0:	2500fe09 	strcs	pc, [r0, #-3593]	; 0xe09
     be4:	080002f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9}
     be8:	00001a39 	andeq	r1, r0, r9, lsr sl
     bec:	05122900 	ldreq	r2, [r2, #-2304]	; 0x900
     bf0:	e7010000 	str	r0, [r1, -r0]
     bf4:	00005303 	andeq	r5, r0, r3, lsl #6
     bf8:	0002fc00 	andeq	pc, r2, r0, lsl #24
     bfc:	00002e08 	andeq	r2, r0, r8, lsl #28
     c00:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
     c04:	2200000c 	andcs	r0, r0, #12
     c08:	00417062 	subeq	r7, r1, r2, rrx
     c0c:	1303e701 	movwne	lr, #14081	; 0x3701
     c10:	34000009 	strcc	r0, [r0], #-9
     c14:	22000004 	andcs	r0, r0, #4
     c18:	00427062 	subeq	r7, r2, r2, rrx
     c1c:	1303e701 	movwne	lr, #14081	; 0x3701
     c20:	55000009 	strpl	r0, [r0, #-9]
     c24:	2a000004 	bcs	c3c <__Stack_Size+0x83c>
     c28:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
     c2c:	c703e701 	strgt	lr, [r3, -r1, lsl #14]
     c30:	01000006 	tsteq	r0, r6
     c34:	00112452 	andseq	r2, r1, r2, asr r4
     c38:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
     c3c:	00005303 	andeq	r5, r0, r3, lsl #6
     c40:	00047600 	andeq	r7, r4, r0, lsl #12
     c44:	9a290000 	bls	a40c4c <__Stack_Size+0xa4084c>
     c48:	0100000c 	tsteq	r0, ip
     c4c:	005303f5 	ldrsheq	r0, [r3], #-53	; 0xffffffcb
     c50:	032a0000 	teqeq	sl, #0
     c54:	00240800 	eoreq	r0, r4, r0, lsl #16
     c58:	9c010000 	stcls	0, cr0, [r1], {-0}
     c5c:	00000c91 	muleq	r0, r1, ip
     c60:	00057623 	andeq	r7, r5, r3, lsr #12
     c64:	03f50100 	mvnseq	r0, #0, 2
     c68:	00000913 	andeq	r0, r0, r3, lsl r9
     c6c:	000004af 	andeq	r0, r0, pc, lsr #9
     c70:	000bca23 	andeq	ip, fp, r3, lsr #20
     c74:	03f50100 	mvnseq	r0, #0, 2
     c78:	00000913 	andeq	r0, r0, r3, lsl r9
     c7c:	000004cf 	andeq	r0, r0, pc, asr #9
     c80:	00084b24 	andeq	r4, r8, r4, lsr #22
     c84:	03f70100 	mvnseq	r0, #0, 2
     c88:	00000053 	andeq	r0, r0, r3, asr r0
     c8c:	000004fd 	strdeq	r0, [r0], -sp
     c90:	09f91900 	ldmibeq	r9!, {r8, fp, ip}^
     c94:	3c010000 	stccc	0, cr0, [r1], {-0}
     c98:	00035004 	andeq	r5, r3, r4
     c9c:	0000b808 	andeq	fp, r0, r8, lsl #16
     ca0:	339c0100 	orrscc	r0, ip, #0, 2
     ca4:	2300000e 	movwcs	r0, #14
     ca8:	00001432 	andeq	r1, r0, r2, lsr r4
     cac:	65043c01 	strvs	r3, [r4, #-3073]	; 0xc01
     cb0:	2c000000 	stccs	0, cr0, [r0], {-0}
     cb4:	23000005 	movwcs	r0, #5
     cb8:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     cbc:	41043c01 	tstmi	r4, r1, lsl #24
     cc0:	4d000000 	stcmi	0, cr0, [r0, #-0]
     cc4:	1a000005 	bne	ce0 <__Stack_Size+0x8e0>
     cc8:	000004fe 	strdeq	r0, [r0], -lr
     ccc:	2f043e01 	svccs	0x00043e01
     cd0:	02000006 	andeq	r0, r0, #6
     cd4:	5e1b6091 	mrcpl	0, 0, r6, cr11, cr1, {4}
     cd8:	4a080003 	bmi	200cec <__Stack_Size+0x2008ec>
     cdc:	ea00001a 	b	d4c <__Stack_Size+0x94c>
     ce0:	1c00000c 	stcne	0, cr0, [r0], {12}
     ce4:	7d025001 	stcvc	0, cr5, [r2, #-4]
     ce8:	841b0000 	ldrhi	r0, [fp], #-0
     cec:	61080003 	tstvs	r8, r3
     cf0:	0100001a 	tsteq	r0, sl, lsl r0
     cf4:	1c00000d 	stcne	0, cr0, [r0], {13}
     cf8:	0c055001 	stceq	0, cr5, [r5], {1}
     cfc:	40013800 	andmi	r3, r1, r0, lsl #16
     d00:	038a1b00 	orreq	r1, sl, #0, 22
     d04:	0b960800 	bleq	fe582d0c <SCS_BASE+0x1e574d0c>
     d08:	0d140000 	ldceq	0, cr0, [r4, #-0]
     d0c:	011c0000 	tsteq	ip, r0
     d10:	003a0150 	eorseq	r0, sl, r0, asr r1
     d14:	0003921b 	andeq	r9, r3, fp, lsl r2
     d18:	001a7208 	andseq	r7, sl, r8, lsl #4
     d1c:	000d3100 	andeq	r3, sp, r0, lsl #2
     d20:	51011c00 	tstpl	r1, r0, lsl #24
     d24:	1c007d02 	stcne	13, cr7, [r0], {2}
     d28:	0c055001 	stceq	0, cr5, [r5], {1}
     d2c:	40013800 	andmi	r3, r1, r0, lsl #16
     d30:	039e1b00 	orrseq	r1, lr, #0, 22
     d34:	1a880800 	bne	fe202d3c <SCS_BASE+0x1e1f4d3c>
     d38:	0d550000 	ldcleq	0, cr0, [r5, #-0]
     d3c:	011c0000 	tsteq	ip, r0
     d40:	00740252 	rsbseq	r0, r4, r2, asr r2
     d44:	0351011c 	cmpeq	r1, #28, 2
     d48:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     d4c:	0c055001 	stceq	0, cr5, [r5], {1}
     d50:	40013800 	andmi	r3, r1, r0, lsl #16
     d54:	03ae1b00 			; <UNDEFINED> instruction: 0x03ae1b00
     d58:	1a610800 	bne	1842d60 <__Stack_Size+0x1842960>
     d5c:	0d6c0000 	stcleq	0, cr0, [ip, #-0]
     d60:	011c0000 	tsteq	ip, r0
     d64:	000c0550 	andeq	r0, ip, r0, asr r5
     d68:	00400044 	subeq	r0, r0, r4, asr #32
     d6c:	0003b41b 	andeq	fp, r3, fp, lsl r4
     d70:	000b9608 	andeq	r9, fp, r8, lsl #12
     d74:	000d7f00 	andeq	r7, sp, r0, lsl #30
     d78:	50011c00 	andpl	r1, r1, r0, lsl #24
     d7c:	1b003a01 	blne	f588 <__Stack_Size+0xf188>
     d80:	080003bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9}
     d84:	00001a72 	andeq	r1, r0, r2, ror sl
     d88:	00000d9c 	muleq	r0, ip, sp
     d8c:	0251011c 	subseq	r0, r1, #28, 2
     d90:	011c007d 	tsteq	ip, sp, ror r0
     d94:	000c0550 	andeq	r0, ip, r0, asr r5
     d98:	00400044 	subeq	r0, r0, r4, asr #32
     d9c:	0003c81b 	andeq	ip, r3, fp, lsl r8
     da0:	001a8808 	andseq	r8, sl, r8, lsl #16
     da4:	000dbf00 	andeq	fp, sp, r0, lsl #30
     da8:	52011c00 	andpl	r1, r1, #0, 24
     dac:	011c3101 	tsteq	ip, r1, lsl #2
     db0:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
     db4:	50011c05 	andpl	r1, r1, r5, lsl #24
     db8:	44000c05 	strmi	r0, [r0], #-3077	; 0xc05
     dbc:	1b004000 	blne	10dc4 <__Stack_Size+0x109c4>
     dc0:	080003d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9}
     dc4:	00001a61 	andeq	r1, r0, r1, ror #20
     dc8:	00000dd6 	ldrdeq	r0, [r0], -r6
     dcc:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     dd0:	0048000c 	subeq	r0, r8, ip
     dd4:	dc1b0040 	ldcle	0, cr0, [fp], {64}	; 0x40
     dd8:	96080003 	strls	r0, [r8], -r3
     ddc:	e900000b 	stmdb	r0, {r0, r1, r3}
     de0:	1c00000d 	stcne	0, cr0, [r0], {13}
     de4:	3a015001 	bcc	54df0 <__Stack_Size+0x549f0>
     de8:	03e41b00 	mvneq	r1, #0, 22
     dec:	1a720800 	bne	1c82df4 <__Stack_Size+0x1c829f4>
     df0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
     df4:	011c0000 	tsteq	ip, r0
     df8:	007d0251 	rsbseq	r0, sp, r1, asr r2
     dfc:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
     e00:	0048000c 	subeq	r0, r8, ip
     e04:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
     e08:	88080003 	stmdahi	r8, {r0, r1}
     e0c:	2900001a 	stmdbcs	r0, {r1, r3, r4}
     e10:	1c00000e 	stcne	0, cr0, [r0], {14}
     e14:	31015201 	tstcc	r1, r1, lsl #4
     e18:	0351011c 	cmpeq	r1, #28, 2
     e1c:	1c05250a 	cfstr32ne	mvfx2, [r5], {10}
     e20:	0c055001 	stceq	0, cr5, [r5], {1}
     e24:	40004800 	andmi	r4, r0, r0, lsl #16
     e28:	03f82700 	mvnseq	r2, #0, 14
     e2c:	1aa30800 	bne	fe8c2e34 <SCS_BASE+0x1e8b4e34>
     e30:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
     e34:	00000964 	andeq	r0, r0, r4, ror #18
     e38:	08022901 	stmdaeq	r2, {r0, r8, fp, sp}
     e3c:	fc080004 	stc2	0, cr0, [r8], {4}
     e40:	01000003 	tsteq	r0, r3
     e44:	0012139c 	mulseq	r2, ip, r3
     e48:	0b4d2b00 	bleq	134ba50 <__Stack_Size+0x134b650>
     e4c:	2b010000 	blcs	40e54 <__Stack_Size+0x40a54>
     e50:	00005302 	andeq	r5, r0, r2, lsl #6
     e54:	bb240000 	bllt	900e5c <__Stack_Size+0x900a5c>
     e58:	0100000c 	tsteq	r0, ip
     e5c:	0065022c 	rsbeq	r0, r5, ip, lsr #4
     e60:	05790000 	ldrbeq	r0, [r9, #-0]!
     e64:	ea1a0000 	b	680e6c <__Stack_Size+0x680a6c>
     e68:	01000000 	mrseq	r0, (UNDEF: 0)
     e6c:	1213022d 	andsne	r0, r3, #-805306366	; 0xd0000002
     e70:	91020000 	mrsls	r0, (UNDEF: 2)
     e74:	00692648 	rsbeq	r2, r9, r8, asr #12
     e78:	c7022e01 	strgt	r2, [r2, -r1, lsl #28]
     e7c:	a3000006 	movwge	r0, #6
     e80:	2b000005 	blcs	e9c <__Stack_Size+0xa9c>
     e84:	00000440 	andeq	r0, r0, r0, asr #8
     e88:	65023201 	strvs	r3, [r2, #-513]	; 0x201
     e8c:	00000000 	andeq	r0, r0, r0
     e90:	00055724 	andeq	r5, r5, r4, lsr #14
     e94:	02330100 	eorseq	r0, r3, #0, 2
     e98:	00000065 	andeq	r0, r0, r5, rrx
     e9c:	000005ef 	andeq	r0, r0, pc, ror #11
     ea0:	00049c2c 	andeq	r9, r4, ip, lsr #24
     ea4:	00012608 	andeq	r2, r1, r8, lsl #12
     ea8:	000fe600 	andeq	lr, pc, r0, lsl #12
     eac:	04332400 	ldrteq	r2, [r3], #-1024	; 0x400
     eb0:	6f010000 	svcvs	0x00010000
     eb4:	00004102 	andeq	r4, r0, r2, lsl #2
     eb8:	00060f00 	andeq	r0, r6, r0, lsl #30
     ebc:	04481a00 	strbeq	r1, [r8], #-2560	; 0xa00
     ec0:	70010000 	andvc	r0, r1, r0
     ec4:	00007602 	andeq	r7, r0, r2, lsl #12
     ec8:	40910200 	addsmi	r0, r1, r0, lsl #4
     ecc:	00036b1a 	andeq	r6, r3, sl, lsl fp
     ed0:	02720100 	rsbseq	r0, r2, #0, 2
     ed4:	00001223 	andeq	r1, r0, r3, lsr #4
     ed8:	7fbe9103 	svcvc	0x00be9103
     edc:	0003d51a 	andeq	sp, r3, sl, lsl r5
     ee0:	02730100 	rsbseq	r0, r3, #0, 2
     ee4:	00001228 	andeq	r1, r0, r8, lsr #4
     ee8:	7fbf9103 	svcvc	0x00bf9103
     eec:	0007131a 	andeq	r1, r7, sl, lsl r3
     ef0:	02750100 	rsbseq	r0, r5, #0, 2
     ef4:	00000076 	andeq	r0, r0, r6, ror r0
     ef8:	2d449102 	stfcsp	f1, [r4, #-8]
     efc:	000006ce 	andeq	r0, r0, lr, asr #13
     f00:	08000572 	stmdaeq	r0, {r1, r4, r5, r6, r8, sl}
     f04:	00000004 	andeq	r0, r0, r4
     f08:	2702ca01 	strcs	ip, [r2, -r1, lsl #20]
     f0c:	080004ca 	stmdaeq	r0, {r1, r3, r6, r7, sl}
     f10:	00001ab9 			; <UNDEFINED> instruction: 0x00001ab9
     f14:	0004de1b 	andeq	sp, r4, fp, lsl lr
     f18:	001ac008 	andseq	ip, sl, r8
     f1c:	000f2800 	andeq	r2, pc, r0, lsl #16
     f20:	50011c00 	andpl	r1, r1, r0, lsl #24
     f24:	00350802 	eorseq	r0, r5, r2, lsl #16
     f28:	00050a27 	andeq	r0, r5, r7, lsr #20
     f2c:	001ad108 	andseq	sp, sl, r8, lsl #2
     f30:	051e2700 	ldreq	r2, [lr, #-1792]	; 0x700
     f34:	09af0800 	stmibeq	pc!, {fp}	; <UNPREDICTABLE>
     f38:	241b0000 	ldrcs	r0, [fp], #-0
     f3c:	d5080005 	strle	r0, [r8, #-5]
     f40:	51000008 	tstpl	r0, r8
     f44:	1c00000f 	stcne	0, cr0, [r0], {15}
     f48:	03055001 	movweq	r5, #20481	; 0x5001
     f4c:	080027be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, r9, sl, sp}
     f50:	05322700 	ldreq	r2, [r2, #-1792]!	; 0x700
     f54:	1ae60800 	bne	ff982f5c <SCS_BASE+0x1f974f5c>
     f58:	3a1b0000 	bcc	6c0f60 <__Stack_Size+0x6c0b60>
     f5c:	65080005 	strvs	r0, [r8, #-5]
     f60:	7100000a 	tstvc	r0, sl
     f64:	1c00000f 	stcne	0, cr0, [r0], {15}
     f68:	03055001 	movweq	r5, #20481	; 0x5001
     f6c:	0800275d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9, sl, sp}
     f70:	05461b00 	strbeq	r1, [r6, #-2816]	; 0xb00
     f74:	1aed0800 	bne	ffb42f7c <SCS_BASE+0x1fb34f7c>
     f78:	0f8b0000 	svceq	0x008b0000
     f7c:	011c0000 	tsteq	ip, r0
     f80:	1c310151 	ldfnes	f0, [r1], #-324	; 0xfffffebc
     f84:	40035001 	andmi	r5, r3, r1
     f88:	1b00244a 	blne	a0b8 <__Stack_Size+0x9cb8>
     f8c:	0800054c 	stmdaeq	r0, {r2, r3, r6, r8, sl}
     f90:	00000b96 	muleq	r0, r6, fp
     f94:	00000f9f 	muleq	r0, pc, pc	; <UNPREDICTABLE>
     f98:	0250011c 	subseq	r0, r0, #28, 2
     f9c:	27006408 	strcs	r6, [r0, -r8, lsl #8]
     fa0:	08000560 	stmdaeq	r0, {r5, r6, r8, sl}
     fa4:	000006e6 	andeq	r0, r0, r6, ror #13
     fa8:	00057a1b 	andeq	r7, r5, fp, lsl sl
     fac:	001aed08 	andseq	lr, sl, r8, lsl #26
     fb0:	000fc300 	andeq	ip, pc, r0, lsl #6
     fb4:	51011c00 	tstpl	r1, r0, lsl #24
     fb8:	1c007a02 	stcne	10, cr7, [r0], {2}
     fbc:	40035001 	andmi	r5, r3, r1
     fc0:	2700244a 	strcs	r2, [r0, -sl, asr #8]
     fc4:	0800059a 	stmdaeq	r0, {r1, r3, r4, r7, r8, sl}
     fc8:	00001ae6 	andeq	r1, r0, r6, ror #21
     fcc:	0005bc27 	andeq	fp, r5, r7, lsr #24
     fd0:	000a6508 	andeq	r6, sl, r8, lsl #10
     fd4:	05c21d00 	strbeq	r1, [r2, #3328]	; 0xd00
     fd8:	0b960800 	bleq	fe582fe0 <SCS_BASE+0x1e574fe0>
     fdc:	011c0000 	tsteq	ip, r0
     fe0:	64080250 	strvs	r0, [r8], #-592	; 0x250
     fe4:	d02c0000 	eorle	r0, ip, r0
     fe8:	12080005 	andne	r0, r8, #5
     fec:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
     ff0:	24000010 	strcs	r0, [r0], #-16
     ff4:	00000a3a 	andeq	r0, r0, sl, lsr sl
     ff8:	9202ee01 	andls	lr, r2, #1, 28
     ffc:	46000006 	strmi	r0, [r0], -r6
    1000:	24000006 	strcs	r0, [r0], #-6
    1004:	00000163 	andeq	r0, r0, r3, ror #2
    1008:	4102ef01 	tstmi	r2, r1, lsl #30
    100c:	65000000 	strvs	r0, [r0, #-0]
    1010:	27000006 	strcs	r0, [r0, -r6]
    1014:	080005da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, sl}
    1018:	00001b04 	andeq	r1, r0, r4, lsl #22
    101c:	0005e01b 	andeq	lr, r5, fp, lsl r0
    1020:	000b9608 	andeq	r9, fp, r8, lsl #12
    1024:	00103000 	andseq	r3, r0, r0
    1028:	50011c00 	andpl	r1, r1, r0, lsl #24
    102c:	00640802 	rsbeq	r0, r4, r2, lsl #16
    1030:	0005e22e 	andeq	lr, r5, lr, lsr #4
    1034:	00790208 	rsbseq	r0, r9, r8, lsl #4
    1038:	069d2f00 	ldreq	r2, [sp], r0, lsl #30
    103c:	065e0000 	ldrbeq	r0, [lr], -r0
    1040:	00040800 	andeq	r0, r4, r0, lsl #16
    1044:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    1048:	00106003 	andseq	r6, r0, r3
    104c:	06ba1f00 	ldrteq	r1, [sl], r0, lsl #30
    1050:	06930000 	ldreq	r0, [r3], r0
    1054:	ae1f0000 	cdpge	0, 1, cr0, cr15, cr0, {0}
    1058:	a7000006 	strge	r0, [r0, -r6]
    105c:	00000006 	andeq	r0, r0, r6
    1060:	0004281b 	andeq	r2, r4, fp, lsl r8
    1064:	001b0b08 	andseq	r0, fp, r8, lsl #22
    1068:	00107700 	andseq	r7, r0, r0, lsl #14
    106c:	50011c00 	andpl	r1, r1, r0, lsl #24
    1070:	0c000c05 	stceq	12, cr0, [r0], {5}
    1074:	1b004001 	blne	11080 <__Stack_Size+0x10c80>
    1078:	08000430 	stmdaeq	r0, {r4, r5, sl}
    107c:	00001b27 	andeq	r1, r0, r7, lsr #22
    1080:	00001094 	muleq	r0, r4, r0
    1084:	0251011c 	subseq	r0, r1, #28, 2
    1088:	011c2008 	tsteq	ip, r8
    108c:	000c0550 	andeq	r0, ip, r0, asr r5
    1090:	0040010c 	subeq	r0, r0, ip, lsl #2
    1094:	0004521b 	andeq	r5, r4, fp, lsl r2
    1098:	000c4608 	andeq	r4, ip, r8, lsl #12
    109c:	0010a800 	andseq	sl, r0, r0, lsl #16
    10a0:	50011c00 	andpl	r1, r1, r0, lsl #24
    10a4:	00007702 	andeq	r7, r0, r2, lsl #14
    10a8:	0004961b 	andeq	r9, r4, fp, lsl r6
    10ac:	000bed08 	andeq	lr, fp, r8, lsl #26
    10b0:	0010ca00 	andseq	ip, r0, r0, lsl #20
    10b4:	52011c00 	andpl	r1, r1, #0, 24
    10b8:	011c3501 	tsteq	ip, r1, lsl #10
    10bc:	57030551 	smlsdpl	r3, r1, r5, r0
    10c0:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    10c4:	77025001 	strvc	r5, [r2, -r1]
    10c8:	ce1b0000 	cdpgt	0, 1, cr0, cr11, cr0, {0}
    10cc:	ed080005 	stc	0, cr0, [r8, #-20]	; 0xffffffec
    10d0:	ec00000b 	stc	0, cr0, [r0], {11}
    10d4:	1c000010 	stcne	0, cr0, [r0], {16}
    10d8:	35015201 	strcc	r5, [r1, #-513]	; 0x201
    10dc:	0551011c 	ldrbeq	r0, [r1, #-284]	; 0x11c
    10e0:	00277903 	eoreq	r7, r7, r3, lsl #18
    10e4:	50011c08 	andpl	r1, r1, r8, lsl #24
    10e8:	00007702 	andeq	r7, r0, r2, lsl #14
    10ec:	0005ee1b 	andeq	lr, r5, fp, lsl lr
    10f0:	000bed08 	andeq	lr, fp, r8, lsl #26
    10f4:	00110e00 	andseq	r0, r1, r0, lsl #28
    10f8:	52011c00 	andpl	r1, r1, #0, 24
    10fc:	011c3601 	tsteq	ip, r1, lsl #12
    1100:	7f030551 	svcvc	0x00030551
    1104:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    1108:	77025001 	strvc	r5, [r2, -r1]
    110c:	f4270000 	vld4.8	{d0-d3}, [r7], r0
    1110:	3d080005 	stccc	0, cr0, [r8, #-20]	; 0xffffffec
    1114:	1b00001b 	blne	1188 <__Stack_Size+0xd88>
    1118:	08000600 	stmdaeq	r0, {r9, sl}
    111c:	00000bed 	andeq	r0, r0, sp, ror #23
    1120:	00001139 	andeq	r1, r0, r9, lsr r1
    1124:	0152011c 	cmpeq	r2, ip, lsl r1
    1128:	51011c37 	tstpl	r1, r7, lsr ip
    112c:	27860305 	strcs	r0, [r6, r5, lsl #6]
    1130:	011c0800 	tsteq	ip, r0, lsl #16
    1134:	00770250 	rsbseq	r0, r7, r0, asr r2
    1138:	060c1b00 	streq	r1, [ip], -r0, lsl #22
    113c:	0a650800 	beq	1943144 <__Stack_Size+0x1942d44>
    1140:	11500000 	cmpne	r0, r0
    1144:	011c0000 	tsteq	ip, r0
    1148:	8e030550 	cfrshl32hi	mvfx3, mvfx0, r0
    114c:	00080027 	andeq	r0, r8, r7, lsr #32
    1150:	00068827 	andeq	r8, r6, r7, lsr #16
    1154:	000c9108 	andeq	r9, ip, r8, lsl #2
    1158:	06d61b00 	ldrbeq	r1, [r6], r0, lsl #22
    115c:	1b270800 	blne	9c3164 <__Stack_Size+0x9c2d64>
    1160:	11760000 	cmnne	r6, r0
    1164:	011c0000 	tsteq	ip, r0
    1168:	20080251 	andcs	r0, r8, r1, asr r2
    116c:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1170:	010c000c 	tsteq	ip, ip
    1174:	f01b0040 			; <UNDEFINED> instruction: 0xf01b0040
    1178:	f8080006 			; <UNDEFINED> instruction: 0xf8080006
    117c:	8d000019 	stchi	0, cr0, [r0, #-100]	; 0xffffff9c
    1180:	1c000011 	stcne	0, cr0, [r0], {17}
    1184:	0c055001 	stceq	0, cr5, [r5], {1}
    1188:	40013800 	andmi	r3, r1, r0, lsl #16
    118c:	06f81b00 	ldrbteq	r1, [r8], r0, lsl #22
    1190:	1a0e0800 	bne	383198 <__Stack_Size+0x382d98>
    1194:	11aa0000 			; <UNDEFINED> instruction: 0x11aa0000
    1198:	011c0000 	tsteq	ip, r0
    119c:	40080251 	andmi	r0, r8, r1, asr r2
    11a0:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    11a4:	0138000c 	teqeq	r8, ip
    11a8:	701b0040 	andsvc	r0, fp, r0, asr #32
    11ac:	0b080007 	bleq	2011d0 <__Stack_Size+0x200dd0>
    11b0:	c700001b 	smladgt	r0, fp, r0, r0
    11b4:	1c000011 	stcne	0, cr0, [r0], {17}
    11b8:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    11bc:	50011c20 	andpl	r1, r1, r0, lsr #24
    11c0:	0c000c05 	stceq	12, cr0, [r0], {5}
    11c4:	27004001 	strcs	r4, [r0, -r1]
    11c8:	0800079c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl}
    11cc:	00001a28 	andeq	r1, r0, r8, lsr #20
    11d0:	0007b01b 	andeq	fp, r7, fp, lsl r0
    11d4:	000bed08 	andeq	lr, fp, r8, lsl #26
    11d8:	0011f200 	andseq	pc, r1, r0, lsl #4
    11dc:	52011c00 	andpl	r1, r1, #0, 24
    11e0:	011c3701 	tsteq	ip, r1, lsl #14
    11e4:	9e030551 	cfrshl32ls	mvfx3, mvfx1, r0
    11e8:	1c080027 	stcne	0, cr0, [r8], {39}	; 0x27
    11ec:	77025001 	strvc	r5, [r2, -r1]
    11f0:	bc1b0000 	ldclt	0, cr0, [fp], {-0}
    11f4:	d5080007 	strle	r0, [r8, #-7]
    11f8:	09000008 	stmdbeq	r0, {r3}
    11fc:	1c000012 	stcne	0, cr0, [r0], {18}
    1200:	03055001 	movweq	r5, #20481	; 0x5001
    1204:	080027ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r8, r9, sl, sp}
    1208:	07d02700 	ldrbeq	r2, [r0, r0, lsl #14]
    120c:	0a650800 	beq	1943214 <__Stack_Size+0x1942e14>
    1210:	30000000 	andcc	r0, r0, r0
    1214:	00000919 	andeq	r0, r0, r9, lsl r9
    1218:	00001223 	andeq	r1, r0, r3, lsr #4
    121c:	00011631 	andeq	r1, r1, r1, lsr r6
    1220:	05000f00 	streq	r0, [r0, #-3840]	; 0xf00
    1224:	0000049c 	muleq	r0, ip, r4
    1228:	00068705 	andeq	r8, r6, r5, lsl #14
    122c:	06011900 	streq	r1, [r1], -r0, lsl #18
    1230:	a1010000 	mrsge	r0, (UNDEF: 1)
    1234:	00080404 	andeq	r0, r8, r4, lsl #8
    1238:	00008c08 	andeq	r8, r0, r8, lsl #24
    123c:	759c0100 	ldrvc	r0, [ip, #256]	; 0x100
    1240:	27000013 	smladcs	r0, r3, r0, r0
    1244:	0800080a 	stmdaeq	r0, {r1, r3, fp}
    1248:	00001b45 	andeq	r1, r0, r5, asr #22
    124c:	0008121b 	andeq	r1, r8, fp, lsl r2
    1250:	001b4c08 	andseq	r4, fp, r8, lsl #24
    1254:	00126100 	andseq	r6, r2, r0, lsl #2
    1258:	50011c00 	andpl	r1, r1, r0, lsl #24
    125c:	243c4003 	ldrtcs	r4, [ip], #-3
    1260:	08162700 	ldmdaeq	r6, {r8, r9, sl, sp}
    1264:	1b5d0800 	blne	174326c <__Stack_Size+0x1742e6c>
    1268:	2a1b0000 	bcs	6c1270 <__Stack_Size+0x6c0e70>
    126c:	68080008 	stmdavs	r8, {r3}
    1270:	8400001b 	strhi	r0, [r0], #-27
    1274:	1c000012 	stcne	0, cr0, [r0], {18}
    1278:	31015101 	tstcc	r1, r1, lsl #2
    127c:	0350011c 	cmpeq	r0, #28, 2
    1280:	00401d0a 	subeq	r1, r0, sl, lsl #26
    1284:	00083632 	andeq	r3, r8, r2, lsr r6
    1288:	001b7f08 	andseq	r7, fp, r8, lsl #30
    128c:	0012a000 	andseq	sl, r2, r0
    1290:	51011c00 	tstpl	r1, r0, lsl #24
    1294:	011c3101 	tsteq	ip, r1, lsl #2
    1298:	010c0550 	tsteq	ip, r0, asr r5
    129c:	00108200 	andseq	r8, r0, r0, lsl #4
    12a0:	00083c1b 	andeq	r3, r8, fp, lsl ip
    12a4:	001b9608 	andseq	r9, fp, r8, lsl #12
    12a8:	0012b300 	andseq	fp, r2, r0, lsl #6
    12ac:	50011c00 	andpl	r1, r1, r0, lsl #24
    12b0:	1b004001 	blne	112bc <__Stack_Size+0x10ebc>
    12b4:	08000842 	stmdaeq	r0, {r1, r6, fp}
    12b8:	00001ba7 	andeq	r1, r0, r7, lsr #23
    12bc:	000012c6 	andeq	r1, r0, r6, asr #5
    12c0:	0150011c 	cmpeq	r0, ip, lsl r1
    12c4:	481b0032 	ldmdami	fp, {r1, r4, r5}
    12c8:	b8080008 	stmdalt	r8, {r3}
    12cc:	d900001b 	stmdble	r0, {r0, r1, r3, r4}
    12d0:	1c000012 	stcne	0, cr0, [r0], {18}
    12d4:	30015001 	andcc	r5, r1, r1
    12d8:	084e1b00 	stmdaeq	lr, {r8, r9, fp, ip}^
    12dc:	1bca0800 	blne	ff2832e4 <SCS_BASE+0x1f2752e4>
    12e0:	12ec0000 	rscne	r0, ip, #0
    12e4:	011c0000 	tsteq	ip, r0
    12e8:	00300150 	eorseq	r0, r0, r0, asr r1
    12ec:	0008561b 	andeq	r5, r8, fp, lsl r6
    12f0:	001bdc08 	andseq	sp, fp, r8, lsl #24
    12f4:	00130100 	andseq	r0, r3, r0, lsl #2
    12f8:	50011c00 	andpl	r1, r1, r0, lsl #24
    12fc:	04000a03 	streq	r0, [r0], #-2563	; 0xa03
    1300:	08621b00 	stmdaeq	r2!, {r8, r9, fp, ip}^
    1304:	1bee0800 	blne	ffb8330c <SCS_BASE+0x1fb7530c>
    1308:	131d0000 	tstne	sp, #0
    130c:	011c0000 	tsteq	ip, r0
    1310:	404c0351 	submi	r0, ip, r1, asr r3
    1314:	50011c24 	andpl	r1, r1, r4, lsr #24
    1318:	243c4003 	ldrtcs	r4, [ip], #-3
    131c:	08681b00 	stmdaeq	r8!, {r8, r9, fp, ip}^
    1320:	1c050800 	stcne	8, cr0, [r5], {-0}
    1324:	13310000 	teqne	r1, #0
    1328:	011c0000 	tsteq	ip, r0
    132c:	00740250 	rsbseq	r0, r4, r0, asr r2
    1330:	086e1b00 	stmdaeq	lr!, {r8, r9, fp, ip}^
    1334:	1c170800 	ldcne	8, cr0, [r7], {-0}
    1338:	13450000 	movtne	r0, #20480	; 0x5000
    133c:	011c0000 	tsteq	ip, r0
    1340:	39080250 	stmdbcc	r8, {r4, r6, r9}
    1344:	08781b00 	ldmdaeq	r8!, {r8, r9, fp, ip}^
    1348:	1c2d0800 	stcne	8, cr0, [sp], #-0
    134c:	13580000 	cmpne	r8, #0
    1350:	011c0000 	tsteq	ip, r0
    1354:	00320150 	eorseq	r0, r2, r0, asr r1
    1358:	00087e1b 	andeq	r7, r8, fp, lsl lr
    135c:	001c3f08 	andseq	r3, ip, r8, lsl #30
    1360:	00136b00 	andseq	r6, r3, r0, lsl #22
    1364:	50011c00 	andpl	r1, r1, r0, lsl #24
    1368:	27003001 	strcs	r3, [r0, -r1]
    136c:	08000882 	stmdaeq	r0, {r1, r7, fp}
    1370:	00001c51 	andeq	r1, r0, r1, asr ip
    1374:	0adb1900 	beq	ff6c777c <SCS_BASE+0x1f6b977c>
    1378:	f2010000 	vhadd.s8	d0, d1, d0
    137c:	00089004 	andeq	r9, r8, r4
    1380:	00010808 	andeq	r0, r1, r8, lsl #16
    1384:	f39c0100 	vaddw.u16	q0, q6, d0
    1388:	1a000014 	bne	13e0 <__Stack_Size+0xfe0>
    138c:	00000649 	andeq	r0, r0, r9, asr #12
    1390:	3f04f801 	svccc	0x0004f801
    1394:	02000005 	andeq	r0, r0, #5
    1398:	b61b5c91 			; <UNDEFINED> instruction: 0xb61b5c91
    139c:	5d080008 	stcpl	0, cr0, [r8, #-32]	; 0xffffffe0
    13a0:	b400001c 	strlt	r0, [r0], #-28
    13a4:	1c000013 	stcne	0, cr0, [r0], {19}
    13a8:	91025101 	tstls	r2, r1, lsl #2
    13ac:	50011c5c 	andpl	r1, r1, ip, asr ip
    13b0:	00007402 	andeq	r7, r0, r2, lsl #8
    13b4:	0008ce1b 	andeq	ip, r8, fp, lsl lr
    13b8:	001c5d08 	andseq	r5, ip, r8, lsl #26
    13bc:	0013d400 	andseq	sp, r3, r0, lsl #8
    13c0:	51011c00 	tstpl	r1, r0, lsl #24
    13c4:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    13c8:	28082200 	stmdacs	r8, {r9, sp}
    13cc:	50011c1c 	andpl	r1, r1, ip, lsl ip
    13d0:	00007502 	andeq	r7, r0, r2, lsl #10
    13d4:	0008e41b 	andeq	lr, r8, fp, lsl r4
    13d8:	001c5d08 	andseq	r5, ip, r8, lsl #26
    13dc:	0013f400 	andseq	pc, r3, r0, lsl #8
    13e0:	51011c00 	tstpl	r1, r0, lsl #24
    13e4:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    13e8:	28082200 	stmdacs	r8, {r9, sp}
    13ec:	50011c1c 	andpl	r1, r1, ip, lsl ip
    13f0:	00007502 	andeq	r7, r0, r2, lsl #10
    13f4:	0008fa1b 	andeq	pc, r8, fp, lsl sl	; <UNPREDICTABLE>
    13f8:	001c5d08 	andseq	r5, ip, r8, lsl #26
    13fc:	00141400 	andseq	r1, r4, r0, lsl #8
    1400:	51011c00 	tstpl	r1, r0, lsl #24
    1404:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1408:	28082200 	stmdacs	r8, {r9, sp}
    140c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1410:	00007502 	andeq	r7, r0, r2, lsl #10
    1414:	0009161b 	andeq	r1, r9, fp, lsl r6
    1418:	001c5d08 	andseq	r5, ip, r8, lsl #26
    141c:	00143700 	andseq	r3, r4, r0, lsl #14
    1420:	51011c00 	tstpl	r1, r0, lsl #24
    1424:	78009108 	stmdavc	r0, {r3, r8, ip, pc}
    1428:	28082200 	stmdacs	r8, {r9, sp}
    142c:	50011c1c 	andpl	r1, r1, ip, lsl ip
    1430:	08000c05 	stmdaeq	r0, {r0, r2, sl, fp}
    1434:	1b004001 	blne	11440 <__Stack_Size+0x11040>
    1438:	08000932 	stmdaeq	r0, {r1, r4, r5, r8, fp}
    143c:	00001c5d 	andeq	r1, r0, sp, asr ip
    1440:	00001457 	andeq	r1, r0, r7, asr r4
    1444:	0851011c 	ldmdaeq	r1, {r2, r3, r4, r8}^
    1448:	00780091 			; <UNDEFINED> instruction: 0x00780091
    144c:	1c280822 	stcne	8, cr0, [r8], #-136	; 0xffffff78
    1450:	0250011c 	subseq	r0, r0, #28, 2
    1454:	1b000074 	blne	162c <__Stack_Size+0x122c>
    1458:	0800094c 	stmdaeq	r0, {r2, r3, r6, r8, fp}
    145c:	00001c5d 	andeq	r1, r0, sp, asr ip
    1460:	00001471 	andeq	r1, r0, r1, ror r4
    1464:	0251011c 	subseq	r0, r1, #28, 2
    1468:	011c5c91 			; <UNDEFINED> instruction: 0x011c5c91
    146c:	00740250 	rsbseq	r0, r4, r0, asr r2
    1470:	09621b00 	stmdbeq	r2!, {r8, r9, fp, ip}^
    1474:	1c5d0800 	mrrcne	8, 0, r0, sp, cr0
    1478:	148b0000 	strne	r0, [fp], #0
    147c:	011c0000 	tsteq	ip, r0
    1480:	5c910251 	lfmpl	f0, 4, [r1], {81}	; 0x51
    1484:	0250011c 	subseq	r0, r0, #28, 2
    1488:	1b000079 	blne	1674 <__Stack_Size+0x1274>
    148c:	0800096a 	stmdaeq	r0, {r1, r3, r5, r6, r8, fp}
    1490:	00001b27 	andeq	r1, r0, r7, lsr #22
    1494:	000014a5 	andeq	r1, r0, r5, lsr #9
    1498:	0251011c 	subseq	r0, r1, #28, 2
    149c:	011c0078 	tsteq	ip, r8, ror r0
    14a0:	00790250 	rsbseq	r0, r9, r0, asr r2
    14a4:	09721b00 	ldmdbeq	r2!, {r8, r9, fp, ip}^
    14a8:	1b270800 	blne	9c34b0 <__Stack_Size+0x9c30b0>
    14ac:	14bf0000 	ldrtne	r0, [pc], #0	; 14b4 <__Stack_Size+0x10b4>
    14b0:	011c0000 	tsteq	ip, r0
    14b4:	00750251 	rsbseq	r0, r5, r1, asr r2
    14b8:	0250011c 	subseq	r0, r0, #28, 2
    14bc:	1b000074 	blne	1694 <__Stack_Size+0x1294>
    14c0:	0800097a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, fp}
    14c4:	00001b0b 	andeq	r1, r0, fp, lsl #22
    14c8:	000014d9 	ldrdeq	r1, [r0], -r9
    14cc:	0251011c 	subseq	r0, r1, #28, 2
    14d0:	011c0077 	tsteq	ip, r7, ror r0
    14d4:	00740250 	rsbseq	r0, r4, r0, asr r2
    14d8:	09821d00 	stmibeq	r2, {r8, sl, fp, ip}
    14dc:	1c790800 	ldclne	8, cr0, [r9], #-0
    14e0:	011c0000 	tsteq	ip, r0
    14e4:	00760251 	rsbseq	r0, r6, r1, asr r2
    14e8:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    14ec:	3001000c 	andcc	r0, r1, ip
    14f0:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    14f4:	00000a4e 	andeq	r0, r0, lr, asr #20
    14f8:	98055701 	stmdals	r5, {r0, r8, r9, sl, ip, lr}
    14fc:	7c080009 	stcvc	0, cr0, [r8], {9}
    1500:	01000000 	mrseq	r0, (UNDEF: 0)
    1504:	0015949c 	mulseq	r5, ip, r4
    1508:	05251a00 	streq	r1, [r5, #-2560]!	; 0xa00
    150c:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    1510:	00058305 	andeq	r8, r5, r5, lsl #6
    1514:	6c910200 	lfmvs	f0, 4, [r1], {0}
    1518:	0009a41b 	andeq	sl, r9, fp, lsl r4
    151c:	001c8f08 	andseq	r8, ip, r8, lsl #30
    1520:	00153200 	andseq	r3, r5, r0, lsl #4
    1524:	51011c00 	tstpl	r1, r0, lsl #24
    1528:	011c3001 	tsteq	ip, r1
    152c:	47400350 	smlsldmi	r0, r0, r0, r3	; <UNPREDICTABLE>
    1530:	ae1b0024 	cdpge	0, 1, cr0, cr11, cr4, {1}
    1534:	a6080009 	strge	r0, [r8], -r9
    1538:	4700001c 	smladmi	r0, ip, r0, r0
    153c:	1c000015 	stcne	0, cr0, [r0], {21}
    1540:	0a035001 	beq	d554c <__Stack_Size+0xd514c>
    1544:	1b000500 	blne	294c <__Stack_Size+0x254c>
    1548:	080009c8 	stmdaeq	r0, {r3, r6, r7, r8, fp}
    154c:	00001cb7 			; <UNDEFINED> instruction: 0x00001cb7
    1550:	0000155b 	andeq	r1, r0, fp, asr r5
    1554:	0250011c 	subseq	r0, r0, #28, 2
    1558:	1b006c91 	blne	1c7a4 <__Stack_Size+0x1c3a4>
    155c:	080009e0 	stmdaeq	r0, {r5, r6, r7, r8, fp}
    1560:	00001cb7 			; <UNDEFINED> instruction: 0x00001cb7
    1564:	0000156f 	andeq	r1, r0, pc, ror #10
    1568:	0250011c 	subseq	r0, r0, #28, 2
    156c:	1b006c91 	blne	1c7b8 <__Stack_Size+0x1c3b8>
    1570:	080009f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp}
    1574:	00001cb7 			; <UNDEFINED> instruction: 0x00001cb7
    1578:	00001583 	andeq	r1, r0, r3, lsl #11
    157c:	0250011c 	subseq	r0, r0, #28, 2
    1580:	1d006c91 	stcne	12, cr6, [r0, #-580]	; 0xfffffdbc
    1584:	08000a10 	stmdaeq	r0, {r4, r9, fp}
    1588:	00001cb7 			; <UNDEFINED> instruction: 0x00001cb7
    158c:	0250011c 	subseq	r0, r0, #28, 2
    1590:	00006c91 	muleq	r0, r1, ip
    1594:	000bec33 	andeq	lr, fp, r3, lsr ip
    1598:	c7b00100 	ldrgt	r0, [r0, r0, lsl #2]!
    159c:	14000006 	strne	r0, [r0], #-6
    15a0:	fc08000a 	stc2	0, cr0, [r8], {10}
    15a4:	01000000 	mrseq	r0, (UNDEF: 0)
    15a8:	0017879c 	mulseq	r7, ip, r7
    15ac:	03153400 	tsteq	r5, #0, 8
    15b0:	e5010000 	str	r0, [r1, #-0]
    15b4:	00000041 	andeq	r0, r0, r1, asr #32
    15b8:	000006bf 			; <UNDEFINED> instruction: 0x000006bf
    15bc:	000a3a34 	andeq	r3, sl, r4, lsr sl
    15c0:	92fb0100 	rscsls	r0, fp, #0, 2
    15c4:	0b000006 	bleq	15e4 <__Stack_Size+0x11e4>
    15c8:	34000007 	strcc	r0, [r0], #-7
    15cc:	00000163 	andeq	r0, r0, r3, ror #2
    15d0:	0041fc01 	subeq	pc, r1, r1, lsl #24
    15d4:	071e0000 	ldreq	r0, [lr, -r0]
    15d8:	1a270000 	bne	9c15e0 <__Stack_Size+0x9c11e0>
    15dc:	2d08000a 	stccs	0, cr0, [r8, #-40]	; 0xffffffd8
    15e0:	27000012 	smladcs	r0, r2, r0, r0
    15e4:	08000a1e 	stmdaeq	r0, {r1, r2, r3, r4, r9, fp}
    15e8:	00001375 	andeq	r1, r0, r5, ror r3
    15ec:	000a2227 	andeq	r2, sl, r7, lsr #4
    15f0:	0014f308 	andseq	pc, r4, r8, lsl #6
    15f4:	0a262700 	beq	98b1fc <__Stack_Size+0x98adfc>
    15f8:	070e0800 	streq	r0, [lr, -r0, lsl #16]
    15fc:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
    1600:	cf08000a 	svcgt	0x0008000a
    1604:	1300001c 	movwne	r0, #28
    1608:	1c000016 	stcne	0, cr0, [r0], {22}
    160c:	0a035001 	beq	d5618 <__Stack_Size+0xd5218>
    1610:	1b002328 	blne	a2b8 <__Stack_Size+0x9eb8>
    1614:	08000a34 	stmdaeq	r0, {r2, r4, r5, r9, fp}
    1618:	00001ce0 	andeq	r1, r0, r0, ror #25
    161c:	00001626 	andeq	r1, r0, r6, lsr #12
    1620:	0150011c 	cmpeq	r0, ip, lsl r1
    1624:	3c1b0031 	ldccc	0, cr0, [fp], {49}	; 0x31
    1628:	f108000a 	cps	#10
    162c:	3b00001c 	blcc	16a4 <__Stack_Size+0x12a4>
    1630:	1c000016 	stcne	0, cr0, [r0], {22}
    1634:	0a035001 	beq	d5640 <__Stack_Size+0xd5240>
    1638:	1b005555 	blne	16b94 <__Stack_Size+0x16794>
    163c:	08000a42 	stmdaeq	r0, {r1, r6, r9, fp}
    1640:	00001d02 	andeq	r1, r0, r2, lsl #26
    1644:	0000164e 	andeq	r1, r0, lr, asr #12
    1648:	0150011c 	cmpeq	r0, ip, lsl r1
    164c:	481b0030 	ldmdami	fp, {r4, r5}
    1650:	1308000a 	movwne	r0, #32778	; 0x800a
    1654:	6100001d 	tstvs	r0, sp, lsl r0
    1658:	1c000016 	stcne	0, cr0, [r0], {22}
    165c:	3a015001 	bcc	55668 <__Stack_Size+0x55268>
    1660:	0a521b00 	beq	1488268 <__Stack_Size+0x1487e68>
    1664:	0c910800 	ldceq	8, cr0, [r1], {0}
    1668:	167c0000 	ldrbtne	r0, [ip], -r0
    166c:	011c0000 	tsteq	ip, r0
    1670:	e1080451 	tst	r8, r1, asr r4
    1674:	011c2439 	tsteq	ip, r9, lsr r4
    1678:	00310150 	eorseq	r0, r1, r0, asr r1
    167c:	000a621b 	andeq	r6, sl, fp, lsl r2
    1680:	000b9608 	andeq	r9, fp, r8, lsl #12
    1684:	00169000 	andseq	r9, r6, r0
    1688:	50011c00 	andpl	r1, r1, r0, lsl #24
    168c:	00460802 	subeq	r0, r6, r2, lsl #16
    1690:	000a6627 	andeq	r6, sl, r7, lsr #12
    1694:	001d2408 	andseq	r2, sp, r8, lsl #8
    1698:	0a6c1b00 	beq	1b082a0 <__Stack_Size+0x1b07ea0>
    169c:	08d50800 	ldmeq	r5, {fp}^
    16a0:	16b00000 	ldrtne	r0, [r0], r0
    16a4:	011c0000 	tsteq	ip, r0
    16a8:	c4030550 	strgt	r0, [r3], #-1360	; 0x550
    16ac:	00080027 	andeq	r0, r8, r7, lsr #32
    16b0:	000a741b 	andeq	r7, sl, fp, lsl r4
    16b4:	001d2b08 	andseq	r2, sp, r8, lsl #22
    16b8:	0016cc00 	andseq	ip, r6, r0, lsl #24
    16bc:	51011c00 	tstpl	r1, r0, lsl #24
    16c0:	011c3101 	tsteq	ip, r1, lsl #2
    16c4:	000c0550 	andeq	r0, ip, r0, asr r5
    16c8:	0040010c 	subeq	r0, r0, ip, lsl #2
    16cc:	000a7e1b 	andeq	r7, sl, fp, lsl lr
    16d0:	0008d508 	andeq	sp, r8, r8, lsl #10
    16d4:	0016e300 	andseq	lr, r6, r0, lsl #6
    16d8:	50011c00 	andpl	r1, r1, r0, lsl #24
    16dc:	27db0305 	ldrbcs	r0, [fp, r5, lsl #6]
    16e0:	1b000800 	blne	36e8 <__Stack_Size+0x32e8>
    16e4:	08000a88 	stmdaeq	r0, {r3, r7, r9, fp}
    16e8:	00001c17 	andeq	r1, r0, r7, lsl ip
    16ec:	000016f7 	strdeq	r1, [r0], -r7
    16f0:	0250011c 	subseq	r0, r0, #28, 2
    16f4:	27007d08 	strcs	r7, [r0, -r8, lsl #26]
    16f8:	08000a90 	stmdaeq	r0, {r4, r7, r9, fp}
    16fc:	00001d45 	andeq	r1, r0, r5, asr #26
    1700:	000a9a1b 	andeq	r9, sl, fp, lsl sl
    1704:	001d2b08 	andseq	r2, sp, r8, lsl #22
    1708:	00171c00 	andseq	r1, r7, r0, lsl #24
    170c:	51011c00 	tstpl	r1, r0, lsl #24
    1710:	011c3101 	tsteq	ip, r1, lsl #2
    1714:	000c0550 	andeq	r0, ip, r0, asr r5
    1718:	0040010c 	subeq	r0, r0, ip, lsl #2
    171c:	000aaa1b 	andeq	sl, sl, fp, lsl sl
    1720:	0008d508 	andeq	sp, r8, r8, lsl #10
    1724:	00173300 	andseq	r3, r7, r0, lsl #6
    1728:	50011c00 	andpl	r1, r1, r0, lsl #24
    172c:	28000305 	stmdacs	r0, {r0, r2, r8, r9}
    1730:	1b000800 	blne	3738 <__Stack_Size+0x3338>
    1734:	08000ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp}
    1738:	000009af 	andeq	r0, r0, pc, lsr #19
    173c:	00001747 	andeq	r1, r0, r7, asr #14
    1740:	0250011c 	subseq	r0, r0, #28, 2
    1744:	1b000075 	blne	1920 <__Stack_Size+0x1520>
    1748:	08000ab6 	stmdaeq	r0, {r1, r2, r4, r5, r7, r9, fp}
    174c:	000008d5 	ldrdeq	r0, [r0], -r5
    1750:	0000175e 	andeq	r1, r0, lr, asr r7
    1754:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    1758:	0027bd03 	eoreq	fp, r7, r3, lsl #26
    175c:	c82e0008 	stmdagt	lr!, {r3}
    1760:	0208000a 	andeq	r0, r8, #10
    1764:	da1b0075 	ble	6c1940 <__Stack_Size+0x6c1540>
    1768:	d508000a 	strle	r0, [r8, #-10]
    176c:	7d000008 	stcvc	0, cr0, [r0, #-32]	; 0xffffffe0
    1770:	1c000017 	stcne	0, cr0, [r0], {23}
    1774:	03055001 	movweq	r5, #20481	; 0x5001
    1778:	080027e9 	stmdaeq	r0, {r0, r3, r5, r6, r7, r8, r9, sl, sp}
    177c:	0ade2700 	beq	ff78b384 <SCS_BASE+0x1f77d384>
    1780:	0e330800 	cdpeq	8, 3, cr0, cr3, cr0, {0}
    1784:	35000000 	strcc	r0, [r0, #-0]
    1788:	00000c89 	andeq	r0, r0, r9, lsl #25
    178c:	010b4e01 	tsteq	fp, r1, lsl #28
    1790:	03050000 	movweq	r0, #20480	; 0x5000
    1794:	20000134 	andcs	r0, r0, r4, lsr r1
    1798:	0004fe35 	andeq	pc, r4, r5, lsr lr	; <UNPREDICTABLE>
    179c:	2f4f0100 	svccs	0x004f0100
    17a0:	05000006 	streq	r0, [r0, #-6]
    17a4:	00019403 	andeq	r9, r1, r3, lsl #8
    17a8:	00653020 	rsbeq	r3, r5, r0, lsr #32
    17ac:	17ba0000 	ldrne	r0, [sl, r0]!
    17b0:	16360000 	ldrtne	r0, [r6], -r0
    17b4:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    17b8:	a5350003 	ldrge	r0, [r5, #-3]!
    17bc:	01000000 	mrseq	r0, (UNDEF: 0)
    17c0:	0017cb51 	andseq	ip, r7, r1, asr fp
    17c4:	a4030500 	strge	r0, [r3], #-1280	; 0x500
    17c8:	05200001 	streq	r0, [r0, #-1]!
    17cc:	000017a9 	andeq	r1, r0, r9, lsr #15
    17d0:	00058c35 	andeq	r8, r5, r5, lsr ip
    17d4:	e1520100 	cmp	r2, r0, lsl #2
    17d8:	05000017 	streq	r0, [r0, #-23]
    17dc:	00019003 	andeq	r9, r1, r3
    17e0:	00530520 	subseq	r0, r3, r0, lsr #10
    17e4:	e9350000 	ldmdb	r5!, {}	; <UNPREDICTABLE>
    17e8:	01000003 	tsteq	r0, r3
    17ec:	0017e152 	andseq	lr, r7, r2, asr r1
    17f0:	3c030500 	cfstr32cc	mvfx0, [r3], {-0}
    17f4:	30200001 	eorcc	r0, r0, r1
    17f8:	00000919 	andeq	r0, r0, r9, lsl r9
    17fc:	00001807 	andeq	r1, r0, r7, lsl #16
    1800:	00011631 	andeq	r1, r1, r1, lsr r6
    1804:	35005000 	strcc	r5, [r0, #-0]
    1808:	00000349 	andeq	r0, r0, r9, asr #6
    180c:	17f75401 	ldrbne	r5, [r7, r1, lsl #8]!
    1810:	03050000 	movweq	r0, #20480	; 0x5000
    1814:	2000013e 	andcs	r0, r0, lr, lsr r1
    1818:	00020535 	andeq	r0, r2, r5, lsr r5
    181c:	76560100 	ldrbvc	r0, [r6], -r0, lsl #2
    1820:	05000000 	streq	r0, [r0, #-0]
    1824:	00013803 	andeq	r3, r1, r3, lsl #16
    1828:	05d33520 	ldrbeq	r3, [r3, #1312]	; 0x520
    182c:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    1830:	00000041 	andeq	r0, r0, r1, asr #32
    1834:	01080305 	tsteq	r8, r5, lsl #6
    1838:	bf352000 	svclt	0x00352000
    183c:	01000000 	mrseq	r0, (UNDEF: 0)
    1840:	00007684 	andeq	r7, r0, r4, lsl #13
    1844:	e4030500 	str	r0, [r3], #-1280	; 0x500
    1848:	35200000 	strcc	r0, [r0, #-0]!
    184c:	00000613 	andeq	r0, r0, r3, lsl r6
    1850:	00768501 	rsbseq	r8, r6, r1, lsl #10
    1854:	03050000 	movweq	r0, #20480	; 0x5000
    1858:	200000e8 	andcs	r0, r0, r8, ror #1
    185c:	00097235 	andeq	r7, r9, r5, lsr r2
    1860:	6d8b0100 	stfvss	f0, [fp]
    1864:	05000018 	streq	r0, [r0, #-24]
    1868:	0006a403 	andeq	sl, r6, r3, lsl #8
    186c:	00650520 	rsbeq	r0, r5, r0, lsr #10
    1870:	61350000 	teqvs	r5, r0
    1874:	0100000c 	tsteq	r0, ip
    1878:	00186d8c 	andseq	r6, r8, ip, lsl #27
    187c:	35030500 	strcc	r0, [r3, #-1280]	; 0x500
    1880:	30200001 	eorcc	r0, r0, r1
    1884:	00000065 	andeq	r0, r0, r5, rrx
    1888:	00001893 	muleq	r0, r3, r8
    188c:	00011631 	andeq	r1, r1, r1, lsr r6
    1890:	3500ff00 	strcc	pc, [r0, #-3840]	; 0xf00
    1894:	000006de 	ldrdeq	r0, [r0], -lr
    1898:	18a48d01 	stmiane	r4!, {r0, r8, sl, fp, pc}
    189c:	03050000 	movweq	r0, #20480	; 0x5000
    18a0:	200005a4 	andcs	r0, r0, r4, lsr #11
    18a4:	00188305 	andseq	r8, r8, r5, lsl #6
    18a8:	03043500 	movweq	r3, #17664	; 0x4500
    18ac:	91010000 	mrsls	r0, (UNDEF: 1)
    18b0:	00000076 	andeq	r0, r0, r6, ror r0
    18b4:	00f00305 	rscseq	r0, r0, r5, lsl #6
    18b8:	8e352000 	cdphi	0, 3, cr2, cr5, cr0, {0}
    18bc:	01000001 	tsteq	r0, r1
    18c0:	00007691 	muleq	r0, r1, r6
    18c4:	fc030500 	stc2	5, cr0, [r3], {-0}
    18c8:	35200000 	strcc	r0, [r0, #-0]!
    18cc:	000008a8 	andeq	r0, r0, r8, lsr #17
    18d0:	00769101 	rsbseq	r9, r6, r1, lsl #2
    18d4:	03050000 	movweq	r0, #20480	; 0x5000
    18d8:	20000104 	andcs	r0, r0, r4, lsl #2
    18dc:	000b9135 	andeq	r9, fp, r5, lsr r1
    18e0:	76920100 	ldrvc	r0, [r2], r0, lsl #2
    18e4:	05000000 	streq	r0, [r0, #-0]
    18e8:	0000f803 	andeq	pc, r0, r3, lsl #16
    18ec:	08743520 	ldmdaeq	r4!, {r5, r8, sl, ip, sp}^
    18f0:	93010000 	movwls	r0, #4096	; 0x1000
    18f4:	00000076 	andeq	r0, r0, r6, ror r0
    18f8:	00f40305 	rscseq	r0, r4, r5, lsl #6
    18fc:	d2352000 	eorsle	r2, r5, #0
    1900:	01000004 	tsteq	r0, r4
    1904:	0000ab9d 	muleq	r0, sp, fp
    1908:	00030500 	andeq	r0, r3, r0, lsl #10
    190c:	35200001 	strcc	r0, [r0, #-1]!
    1910:	0000063b 	andeq	r0, r0, fp, lsr r6
    1914:	00aba301 	adceq	sl, fp, r1, lsl #6
    1918:	03050000 	movweq	r0, #20480	; 0x5000
    191c:	20000000 	andcs	r0, r0, r0
    1920:	0003ba37 	andeq	fp, r3, r7, lsr sl
    1924:	2ba50100 	blcs	fe941d2c <SCS_BASE+0x1e933d2c>
    1928:	05000019 	streq	r0, [r0, #-25]
    192c:	00000041 	andeq	r0, r0, r1, asr #32
    1930:	00084a38 	andeq	r4, r8, r8, lsr sl
    1934:	02250100 	eoreq	r0, r5, #0, 2
    1938:	00000065 	andeq	r0, r0, r5, rrx
    193c:	00ec0305 	rsceq	r0, ip, r5, lsl #6
    1940:	f1392000 			; <UNDEFINED> instruction: 0xf1392000
    1944:	01000008 	tsteq	r0, r8
    1948:	17e10227 	strbne	r0, [r1, r7, lsr #4]!
    194c:	65300000 	ldrvs	r0, [r0, #-0]!
    1950:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    1954:	31000019 	tstcc	r0, r9, lsl r0
    1958:	00000116 	andeq	r0, r0, r6, lsl r1
    195c:	3f39003f 	svccc	0x0039003f
    1960:	0100000b 	tsteq	r0, fp
    1964:	194e0228 	stmdbne	lr, {r3, r5, r9}^
    1968:	783a0000 	ldmdavc	sl!, {}	; <UNPREDICTABLE>
    196c:	0700000c 	streq	r0, [r0, -ip]
    1970:	198102a4 	stmibne	r1, {r2, r5, r7, r9}
    1974:	813b0000 	teqhi	fp, r0
    1978:	3b000019 	blcc	19e4 <__Stack_Size+0x15e4>
    197c:	00001987 	andeq	r1, r0, r7, lsl #19
    1980:	9f041000 	svcls	0x00041000
    1984:	10000003 	andne	r0, r0, r3
    1988:	0005d304 	andeq	sp, r5, r4, lsl #6
    198c:	0c4d3a00 	mcrreq	10, 0, r3, sp, cr0
    1990:	c0070000 	andgt	r0, r7, r0
    1994:	0019a902 	andseq	sl, r9, r2, lsl #18
    1998:	19813b00 	stmibne	r1, {r8, r9, fp, ip, sp}
    199c:	533b0000 	teqpl	fp, #0
    19a0:	3b000000 	blcc	19a8 <__Stack_Size+0x15a8>
    19a4:	00000053 	andeq	r0, r0, r3, asr r0
    19a8:	02a03a00 	adceq	r3, r0, #0, 20
    19ac:	fc070000 	stc2	0, cr0, [r7], {-0}
    19b0:	0019c002 	andseq	ip, r9, r2
    19b4:	19813b00 	stmibne	r1, {r8, r9, fp, ip, sp}
    19b8:	533b0000 	teqpl	fp, #0
    19bc:	00000000 	andeq	r0, r0, r0
    19c0:	0008883a 	andeq	r8, r8, sl, lsr r8
    19c4:	02b20700 	adcseq	r0, r2, #0, 14
    19c8:	000019dc 	ldrdeq	r1, [r0], -ip
    19cc:	0019813b 	andseq	r8, r9, fp, lsr r1
    19d0:	00533b00 	subseq	r3, r3, r0, lsl #22
    19d4:	eb3b0000 	bl	ec19dc <__Stack_Size+0xec15dc>
    19d8:	00000000 	andeq	r0, r0, r0
    19dc:	0008c33c 	andeq	ip, r8, ip, lsr r3
    19e0:	f2f70800 	vmlal.s<illegal width 64>	q8, d7, d0
    19e4:	3b000019 	blcc	1a50 <__Stack_Size+0x1650>
    19e8:	000019f2 	strdeq	r1, [r0], -r2
    19ec:	0000533b 	andeq	r5, r0, fp, lsr r3
    19f0:	04100000 	ldreq	r0, [r0], #-0
    19f4:	00000469 	andeq	r0, r0, r9, ror #8
    19f8:	0003303c 	andeq	r3, r3, ip, lsr r0
    19fc:	0eec0800 	cdpeq	8, 14, cr0, cr12, cr0, {0}
    1a00:	3b00001a 	blcc	1a70 <__Stack_Size+0x1670>
    1a04:	000019f2 	strdeq	r1, [r0], -r2
    1a08:	0000533b 	andeq	r5, r0, fp, lsr r3
    1a0c:	8b3d0000 	blhi	f41a14 <__Stack_Size+0xf41614>
    1a10:	08000003 	stmdaeq	r0, {r0, r1}
    1a14:	0000cbf6 	strdeq	ip, [r0], -r6
    1a18:	001a2800 	andseq	r2, sl, r0, lsl #16
    1a1c:	19f23b00 	ldmibne	r2!, {r8, r9, fp, ip, sp}^
    1a20:	533b0000 	teqpl	fp, #0
    1a24:	00000000 	andeq	r0, r0, r0
    1a28:	000b583c 	andeq	r5, fp, ip, lsr r8
    1a2c:	397a0100 	ldmdbcc	sl!, {r8}^
    1a30:	3b00001a 	blcc	1aa0 <__Stack_Size+0x16a0>
    1a34:	00000065 	andeq	r0, r0, r5, rrx
    1a38:	08953c00 	ldmeq	r5, {sl, fp, ip, sp}
    1a3c:	39090000 	stmdbcc	r9, {}	; <UNPREDICTABLE>
    1a40:	00001a4a 	andeq	r1, r0, sl, asr #20
    1a44:	0000413b 	andeq	r4, r0, fp, lsr r1
    1a48:	a53c0000 	ldrge	r0, [ip, #-0]!
    1a4c:	0800000c 	stmdaeq	r0, {r2, r3}
    1a50:	001a5be1 	andseq	r5, sl, r1, ror #23
    1a54:	1a5b3b00 	bne	16d065c <__Stack_Size+0x16d025c>
    1a58:	10000000 	andne	r0, r0, r0
    1a5c:	00062f04 	andeq	r2, r6, r4, lsl #30
    1a60:	0a2d3c00 	beq	b50a68 <__Stack_Size+0xb50668>
    1a64:	df080000 	svcle	0x00080000
    1a68:	00001a72 	andeq	r1, r0, r2, ror sl
    1a6c:	0019f23b 	andseq	pc, r9, fp, lsr r2	; <UNPREDICTABLE>
    1a70:	4c3c0000 	ldcmi	0, cr0, [ip], #-0
    1a74:	08000001 	stmdaeq	r0, {r0}
    1a78:	001a88e0 	andseq	r8, sl, r0, ror #17
    1a7c:	19f23b00 	ldmibne	r2!, {r8, r9, fp, ip, sp}^
    1a80:	5b3b0000 	blpl	ec1a88 <__Stack_Size+0xec1688>
    1a84:	0000001a 	andeq	r0, r0, sl, lsl r0
    1a88:	00085f3c 	andeq	r5, r8, ip, lsr pc
    1a8c:	a3e50800 	mvnge	r0, #0, 16
    1a90:	3b00001a 	blcc	1b00 <__Stack_Size+0x1700>
    1a94:	000019f2 	strdeq	r1, [r0], -r2
    1a98:	0000533b 	andeq	r5, r0, fp, lsr r3
    1a9c:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1aa0:	3c000000 	stccc	0, cr0, [r0], {-0}
    1aa4:	00000263 	andeq	r0, r0, r3, ror #4
    1aa8:	1ab9e408 	bne	fee7aad0 <SCS_BASE+0x1ee6cad0>
    1aac:	f23b0000 	vhadd.s<illegal width 64>	d0, d11, d0
    1ab0:	3b000019 	blcc	1b1c <__Stack_Size+0x171c>
    1ab4:	000000eb 	andeq	r0, r0, fp, ror #1
    1ab8:	04813e00 	streq	r3, [r1], #3584	; 0xe00
    1abc:	b8040000 	stmdalt	r4, {}	; <UNPREDICTABLE>
    1ac0:	00022c3c 	andeq	r2, r2, ip, lsr ip
    1ac4:	d1c90400 	bicle	r0, r9, r0, lsl #8
    1ac8:	3b00001a 	blcc	1b38 <__Stack_Size+0x1738>
    1acc:	00000053 	andeq	r0, r0, r3, asr r0
    1ad0:	0bf13d00 	bleq	ffc50ed8 <SCS_BASE+0x1fc42ed8>
    1ad4:	ba040000 	blt	101adc <__Stack_Size+0x1016dc>
    1ad8:	0000049c 	muleq	r0, ip, r4
    1adc:	00001ae6 	andeq	r1, r0, r6, ror #21
    1ae0:	0000413b 	andeq	r4, r0, fp, lsr r1
    1ae4:	f13e0000 			; <UNDEFINED> instruction: 0xf13e0000
    1ae8:	04000005 	streq	r0, [r0], #-5
    1aec:	04e73ab9 	strbteq	r3, [r7], #2745	; 0xab9
    1af0:	b0070000 	andlt	r0, r7, r0
    1af4:	001b0402 	andseq	r0, fp, r2, lsl #8
    1af8:	19813b00 	stmibne	r1, {r8, r9, fp, ip, sp}
    1afc:	eb3b0000 	bl	ec1b04 <__Stack_Size+0xec1704>
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	0009453e 	andeq	r4, r9, lr, lsr r5
    1b08:	3c480a00 	mcrrcc	10, 0, r0, r8, cr0
    1b0c:	0000071e 	andeq	r0, r0, lr, lsl r7
    1b10:	1b21e205 	blne	87a32c <__Stack_Size+0x879f2c>
    1b14:	213b0000 	teqcs	fp, r0
    1b18:	3b00001b 	blcc	1b8c <__Stack_Size+0x178c>
    1b1c:	00000053 	andeq	r0, r0, r3, asr r0
    1b20:	82041000 	andhi	r1, r4, #0
    1b24:	3c000001 	stccc	0, cr0, [r0], {1}
    1b28:	00000355 	andeq	r0, r0, r5, asr r3
    1b2c:	1b3de105 	blne	f79f48 <__Stack_Size+0xf79b48>
    1b30:	213b0000 	teqcs	fp, r0
    1b34:	3b00001b 	blcc	1ba8 <__Stack_Size+0x17a8>
    1b38:	00000053 	andeq	r0, r0, r3, asr r0
    1b3c:	019d3f00 	orrseq	r3, sp, r0, lsl #30
    1b40:	10060000 	andne	r0, r6, r0
    1b44:	00b43e01 	adcseq	r3, r4, r1, lsl #28
    1b48:	fd0b0000 	stc2	0, cr0, [fp, #-0]
    1b4c:	0005ab3c 	andeq	sl, r5, ip, lsr fp
    1b50:	5dfe0b00 	ldclpl	11, cr0, [lr]
    1b54:	3b00001b 	blcc	1bc8 <__Stack_Size+0x17c8>
    1b58:	00000041 	andeq	r0, r0, r1, asr #32
    1b5c:	02414000 	subeq	r4, r1, #0
    1b60:	ff0b0000 			; <UNDEFINED> instruction: 0xff0b0000
    1b64:	0000010b 	andeq	r0, r0, fp, lsl #2
    1b68:	000b283a 	andeq	r2, fp, sl, lsr r8
    1b6c:	01120b00 	tsteq	r2, r0, lsl #22
    1b70:	00001b7f 	andeq	r1, r0, pc, ror fp
    1b74:	0000413b 	andeq	r4, r0, fp, lsr r1
    1b78:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1b7c:	3a000000 	bcc	1b84 <__Stack_Size+0x1784>
    1b80:	00000540 	andeq	r0, r0, r0, asr #10
    1b84:	9601130b 	strls	r1, [r1], -fp, lsl #6
    1b88:	3b00001b 	blcc	1bfc <__Stack_Size+0x17fc>
    1b8c:	00000041 	andeq	r0, r0, r1, asr #32
    1b90:	0000eb3b 	andeq	lr, r0, fp, lsr fp
    1b94:	cb3c0000 	blgt	f01b9c <__Stack_Size+0xf0179c>
    1b98:	04000001 	streq	r0, [r0], #-1
    1b9c:	001ba7b5 			; <UNDEFINED> instruction: 0x001ba7b5
    1ba0:	00413b00 	subeq	r3, r1, r0, lsl #22
    1ba4:	3c000000 	stccc	0, cr0, [r0], {-0}
    1ba8:	00000740 	andeq	r0, r0, r0, asr #14
    1bac:	1bb8b304 	blne	fee2e7c4 <SCS_BASE+0x1ee207c4>
    1bb0:	413b0000 	teqmi	fp, r0
    1bb4:	00000000 	andeq	r0, r0, r0
    1bb8:	00068d3a 	andeq	r8, r6, sl, lsr sp
    1bbc:	01060b00 	tsteq	r6, r0, lsl #22
    1bc0:	00001bca 	andeq	r1, r0, sl, asr #23
    1bc4:	0000413b 	andeq	r4, r0, fp, lsr r1
    1bc8:	f53a0000 			; <UNDEFINED> instruction: 0xf53a0000
    1bcc:	0b000001 	bleq	1bd8 <__Stack_Size+0x17d8>
    1bd0:	1bdc0108 	blne	ff701ff8 <SCS_BASE+0x1f6f3ff8>
    1bd4:	413b0000 	teqmi	fp, r0
    1bd8:	00000000 	andeq	r0, r0, r0
    1bdc:	0006bd3a 	andeq	fp, r6, sl, lsr sp
    1be0:	01070b00 	tsteq	r7, r0, lsl #22
    1be4:	00001bee 	andeq	r1, r0, lr, ror #23
    1be8:	0000413b 	andeq	r4, r0, fp, lsr r1
    1bec:	6f3a0000 	svcvs	0x003a0000
    1bf0:	0b000001 	bleq	1bfc <__Stack_Size+0x17fc>
    1bf4:	1c050102 	stfnes	f0, [r5], {2}
    1bf8:	413b0000 	teqmi	fp, r0
    1bfc:	3b000000 	blcc	1c04 <__Stack_Size+0x1804>
    1c00:	00000041 	andeq	r0, r0, r1, asr #32
    1c04:	0b643a00 	bleq	191040c <__Stack_Size+0x191000c>
    1c08:	030b0000 	movweq	r0, #45056	; 0xb000
    1c0c:	001c1701 	andseq	r1, ip, r1, lsl #14
    1c10:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1c14:	41000000 	mrsmi	r0, (UNDEF: 0)
    1c18:	00000780 	andeq	r0, r0, r0, lsl #15
    1c1c:	cb01190b 	blgt	48050 <__Stack_Size+0x47c50>
    1c20:	2d000000 	stccs	0, cr0, [r0, #-0]
    1c24:	3b00001c 	blcc	1c9c <__Stack_Size+0x189c>
    1c28:	00000065 	andeq	r0, r0, r5, rrx
    1c2c:	00183a00 	andseq	r3, r8, r0, lsl #20
    1c30:	040b0000 	streq	r0, [fp], #-0
    1c34:	001c3f01 	andseq	r3, ip, r1, lsl #30
    1c38:	00413b00 	subeq	r3, r1, r0, lsl #22
    1c3c:	3a000000 	bcc	1c44 <__Stack_Size+0x1844>
    1c40:	0000076f 	andeq	r0, r0, pc, ror #14
    1c44:	51010a0b 	tstpl	r1, fp, lsl #20
    1c48:	3b00001c 	blcc	1cc0 <__Stack_Size+0x18c0>
    1c4c:	00000041 	andeq	r0, r0, r1, asr #32
    1c50:	08fc4200 	ldmeq	ip!, {r9, lr}^
    1c54:	050b0000 	streq	r0, [fp, #-0]
    1c58:	00006501 	andeq	r6, r0, r1, lsl #10
    1c5c:	01eb3c00 	mvneq	r3, r0, lsl #24
    1c60:	db050000 	blle	141c68 <__Stack_Size+0x141868>
    1c64:	00001c73 	andeq	r1, r0, r3, ror ip
    1c68:	001b213b 	andseq	r2, fp, fp, lsr r1
    1c6c:	1c733b00 	ldclne	11, cr3, [r3], #-0
    1c70:	10000000 	andne	r0, r0, r0
    1c74:	00053f04 	andeq	r3, r5, r4, lsl #30
    1c78:	03773c00 	cmneq	r7, #0, 24
    1c7c:	e8050000 	stmda	r5, {}	; <UNPREDICTABLE>
    1c80:	00001c8f 	andeq	r1, r0, pc, lsl #25
    1c84:	0000413b 	andeq	r4, r0, fp, lsr r1
    1c88:	00eb3b00 	rsceq	r3, fp, r0, lsl #22
    1c8c:	3a000000 	bcc	1c94 <__Stack_Size+0x1894>
    1c90:	00000562 	andeq	r0, r0, r2, ror #10
    1c94:	a6010f06 	strge	r0, [r1], -r6, lsl #30
    1c98:	3b00001c 	blcc	1d10 <__Stack_Size+0x1910>
    1c9c:	00000041 	andeq	r0, r0, r1, asr #32
    1ca0:	0000413b 	andeq	r4, r0, fp, lsr r1
    1ca4:	a63c0000 	ldrtge	r0, [ip], -r0
    1ca8:	0600000b 	streq	r0, [r0], -fp
    1cac:	001cb7ff 			; <UNDEFINED> instruction: 0x001cb7ff
    1cb0:	00413b00 	subeq	r3, r1, r0, lsl #22
    1cb4:	3a000000 	bcc	1cbc <__Stack_Size+0x18bc>
    1cb8:	000006cd 	andeq	r0, r0, sp, asr #13
    1cbc:	c9010006 	stmdbgt	r1, {r1, r2}
    1cc0:	3b00001c 	blcc	1d38 <__Stack_Size+0x1938>
    1cc4:	00001cc9 	andeq	r1, r0, r9, asr #25
    1cc8:	83041000 	movwhi	r1, #16384	; 0x4000
    1ccc:	3c000005 	stccc	0, cr0, [r0], {5}
    1cd0:	00000a0d 	andeq	r0, r0, sp, lsl #20
    1cd4:	1ce03809 	stclne	8, cr3, [r0], #36	; 0x24
    1cd8:	413b0000 	teqmi	fp, r0
    1cdc:	00000000 	andeq	r0, r0, r0
    1ce0:	00075e3c 	andeq	r5, r7, ip, lsr lr
    1ce4:	f13a0900 			; <UNDEFINED> instruction: 0xf13a0900
    1ce8:	3b00001c 	blcc	1d60 <__Stack_Size+0x1960>
    1cec:	000000eb 	andeq	r0, r0, fp, ror #1
    1cf0:	031c3c00 	tsteq	ip, #0, 24
    1cf4:	3c0c0000 	stccc	0, cr0, [ip], {-0}
    1cf8:	00001d02 	andeq	r1, r0, r2, lsl #26
    1cfc:	0000533b 	andeq	r5, r0, fp, lsr r3
    1d00:	5c3c0000 	ldcpl	0, cr0, [ip], #-0
    1d04:	0c000006 	stceq	0, cr0, [r0], {6}
    1d08:	001d133d 	andseq	r1, sp, sp, lsr r3
    1d0c:	00653b00 	rsbeq	r3, r5, r0, lsl #22
    1d10:	3c000000 	stccc	0, cr0, [r0], {-0}
    1d14:	0000062c 	andeq	r0, r0, ip, lsr #12
    1d18:	1d243e0c 	stcne	14, cr3, [r4, #-48]!	; 0xffffffd0
    1d1c:	533b0000 	teqpl	fp, #0
    1d20:	00000000 	andeq	r0, r0, r0
    1d24:	0003623e 	andeq	r6, r3, lr, lsr r2
    1d28:	3d190d00 	ldccc	13, cr0, [r9, #-0]
    1d2c:	0000048e 	andeq	r0, r0, lr, lsl #9
    1d30:	0065dd05 	rsbeq	sp, r5, r5, lsl #26
    1d34:	1d450000 	stclne	0, cr0, [r5, #-0]
    1d38:	213b0000 	teqcs	fp, r0
    1d3c:	3b00001b 	blcc	1db0 <__Stack_Size+0x19b0>
    1d40:	00000053 	andeq	r0, r0, r3, asr r0
    1d44:	09563f00 	ldmdbeq	r6, {r8, r9, sl, fp, ip, sp}^
    1d48:	1a0b0000 	bne	2c1d50 <__Stack_Size+0x2c1950>
    1d4c:	09c10001 	stmibeq	r1, {r0}^
    1d50:	00040000 	andeq	r0, r4, r0
    1d54:	000003d7 	ldrdeq	r0, [r0], -r7
    1d58:	00290104 	eoreq	r0, r9, r4, lsl #2
    1d5c:	f5010000 			; <UNDEFINED> instruction: 0xf5010000
    1d60:	9f00000c 	svcls	0x0000000c
    1d64:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	a1000000 	mrsge	r0, (UNDEF: 0)
    1d70:	02000005 	andeq	r0, r0, #5
    1d74:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    1d78:	02020000 	andeq	r0, r2, #0
    1d7c:	0007f805 	andeq	pc, r7, r5, lsl #16
    1d80:	06010200 	streq	r0, [r1], -r0, lsl #4
    1d84:	000009d7 	ldrdeq	r0, [r0], -r7
    1d88:	32337503 	eorscc	r7, r3, #12582912	; 0xc00000
    1d8c:	45270200 	strmi	r0, [r7, #-512]!	; 0x200
    1d90:	02000000 	andeq	r0, r0, #0
    1d94:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    1d98:	75030000 	strvc	r0, [r3, #-0]
    1d9c:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    1da0:	00005728 	andeq	r5, r0, r8, lsr #14
    1da4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    1da8:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1dac:	00387503 	eorseq	r7, r8, r3, lsl #10
    1db0:	00682902 	rsbeq	r2, r8, r2, lsl #18
    1db4:	01020000 	mrseq	r0, (UNDEF: 2)
    1db8:	0009d508 	andeq	sp, r9, r8, lsl #10
    1dbc:	04520400 	ldrbeq	r0, [r2], #-1024	; 0x400
    1dc0:	2f020000 	svccs	0x00020000
    1dc4:	0000007a 	andeq	r0, r0, sl, ror r0
    1dc8:	00004505 	andeq	r4, r0, r5, lsl #10
    1dcc:	02b30400 	adcseq	r0, r3, #0, 8
    1dd0:	30020000 	andcc	r0, r2, r0
    1dd4:	0000008a 	andeq	r0, r0, sl, lsl #1
    1dd8:	00005705 	andeq	r5, r0, r5, lsl #14
    1ddc:	02010600 	andeq	r0, r1, #0, 12
    1de0:	0000a43c 	andeq	sl, r0, ip, lsr r4
    1de4:	1ec30700 	cdpne	7, 12, cr0, cr3, cr0, {0}
    1de8:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1dec:	00544553 	subseq	r4, r4, r3, asr r5
    1df0:	1b040001 	blne	101dfc <__Stack_Size+0x1019fc>
    1df4:	02000025 	andeq	r0, r0, #37	; 0x25
    1df8:	00008f3c 	andeq	r8, r0, ip, lsr pc
    1dfc:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1e00:	0000092a 	andeq	r0, r0, sl, lsr #18
    1e04:	0b035009 	bleq	d5e30 <__Stack_Size+0xd5a30>
    1e08:	0002c702 	andeq	ip, r2, r2, lsl #14
    1e0c:	52430a00 	subpl	r0, r3, #0, 20
    1e10:	0d030031 	stceq	0, cr0, [r3, #-196]	; 0xffffff3c
    1e14:	00007f02 	andeq	r7, r0, r2, lsl #30
    1e18:	b20b0000 	andlt	r0, fp, #0
    1e1c:	03000007 	movweq	r0, #7
    1e20:	004c020e 	subeq	r0, ip, lr, lsl #4
    1e24:	0a020000 	beq	81e2c <__Stack_Size+0x81a2c>
    1e28:	00325243 	eorseq	r5, r2, r3, asr #4
    1e2c:	7f020f03 	svcvc	0x00020f03
    1e30:	04000000 	streq	r0, [r0], #-0
    1e34:	0007bc0b 	andeq	fp, r7, fp, lsl #24
    1e38:	02100300 	andseq	r0, r0, #0, 6
    1e3c:	0000004c 	andeq	r0, r0, ip, asr #32
    1e40:	05a60b06 	streq	r0, [r6, #2822]!	; 0xb06
    1e44:	11030000 	mrsne	r0, (UNDEF: 3)
    1e48:	00007f02 	andeq	r7, r0, r2, lsl #30
    1e4c:	c60b0800 	strgt	r0, [fp], -r0, lsl #16
    1e50:	03000007 	movweq	r0, #7
    1e54:	004c0212 	subeq	r0, ip, r2, lsl r2
    1e58:	0b0a0000 	bleq	281e60 <__Stack_Size+0x281a60>
    1e5c:	00000470 	andeq	r0, r0, r0, ror r4
    1e60:	7f021303 	svcvc	0x00021303
    1e64:	0c000000 	stceq	0, cr0, [r0], {-0}
    1e68:	0007d00b 	andeq	sp, r7, fp
    1e6c:	02140300 	andseq	r0, r4, #0, 6
    1e70:	0000004c 	andeq	r0, r0, ip, asr #32
    1e74:	52530a0e 	subspl	r0, r3, #57344	; 0xe000
    1e78:	02150300 	andseq	r0, r5, #0, 6
    1e7c:	0000007f 	andeq	r0, r0, pc, ror r0
    1e80:	07da0b10 	bfieq	r0, r0, #22, #5
    1e84:	16030000 	strne	r0, [r3], -r0
    1e88:	00004c02 	andeq	r4, r0, r2, lsl #24
    1e8c:	450a1200 	strmi	r1, [sl, #-512]	; 0x200
    1e90:	03005247 	movweq	r5, #583	; 0x247
    1e94:	007f0217 	rsbseq	r0, pc, r7, lsl r2	; <UNPREDICTABLE>
    1e98:	0b140000 	bleq	501ea0 <__Stack_Size+0x501aa0>
    1e9c:	000007e4 	andeq	r0, r0, r4, ror #15
    1ea0:	4c021803 	stcmi	8, cr1, [r2], {3}
    1ea4:	16000000 	strne	r0, [r0], -r0
    1ea8:	0002e70b 	andeq	lr, r2, fp, lsl #14
    1eac:	02190300 	andseq	r0, r9, #0, 6
    1eb0:	0000007f 	andeq	r0, r0, pc, ror r0
    1eb4:	07ee0b18 			; <UNDEFINED> instruction: 0x07ee0b18
    1eb8:	1a030000 	bne	c1ec0 <__Stack_Size+0xc1ac0>
    1ebc:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ec0:	ed0b1a00 	vstr	s2, [fp, #-0]
    1ec4:	03000002 	movweq	r0, #2
    1ec8:	007f021b 	rsbseq	r0, pc, fp, lsl r2	; <UNPREDICTABLE>
    1ecc:	0b1c0000 	bleq	701ed4 <__Stack_Size+0x701ad4>
    1ed0:	00000c43 	andeq	r0, r0, r3, asr #24
    1ed4:	4c021c03 	stcmi	12, cr1, [r2], {3}
    1ed8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    1edc:	0005200b 	andeq	r2, r5, fp
    1ee0:	021d0300 	andseq	r0, sp, #0, 6
    1ee4:	0000007f 	andeq	r0, r0, pc, ror r0
    1ee8:	08020b20 	stmdaeq	r2, {r5, r8, r9, fp}
    1eec:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    1ef0:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ef4:	430a2200 	movwmi	r2, #41472	; 0xa200
    1ef8:	0300544e 	movweq	r5, #1102	; 0x44e
    1efc:	007f021f 	rsbseq	r0, pc, pc, lsl r2	; <UNPREDICTABLE>
    1f00:	0b240000 	bleq	901f08 <__Stack_Size+0x901b08>
    1f04:	0000080c 	andeq	r0, r0, ip, lsl #16
    1f08:	4c022003 	stcmi	0, cr2, [r2], {3}
    1f0c:	26000000 	strcs	r0, [r0], -r0
    1f10:	4353500a 	cmpmi	r3, #10
    1f14:	02210300 	eoreq	r0, r1, #0, 6
    1f18:	0000007f 	andeq	r0, r0, pc, ror r0
    1f1c:	0a6d0b28 	beq	1b44bc4 <__Stack_Size+0x1b447c4>
    1f20:	22030000 	andcs	r0, r3, #0
    1f24:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f28:	410a2a00 	tstmi	sl, r0, lsl #20
    1f2c:	03005252 	movweq	r5, #594	; 0x252
    1f30:	007f0223 	rsbseq	r0, pc, r3, lsr #4
    1f34:	0b2c0000 	bleq	b01f3c <__Stack_Size+0xb01b3c>
    1f38:	00000a78 	andeq	r0, r0, r8, ror sl
    1f3c:	4c022403 	cfstrsmi	mvf2, [r2], {3}
    1f40:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    1f44:	5243520a 	subpl	r5, r3, #-1610612736	; 0xa0000000
    1f48:	02250300 	eoreq	r0, r5, #0, 6
    1f4c:	0000007f 	andeq	r0, r0, pc, ror r0
    1f50:	0a830b30 	beq	fe0c4c18 <SCS_BASE+0x1e0b6c18>
    1f54:	26030000 	strcs	r0, [r3], -r0
    1f58:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f5c:	d30b3200 	movwle	r3, #45568	; 0xb200
    1f60:	03000002 	movweq	r0, #2
    1f64:	007f0227 	rsbseq	r0, pc, r7, lsr #4
    1f68:	0b340000 	bleq	d01f70 <__Stack_Size+0xd01b70>
    1f6c:	00000a8e 	andeq	r0, r0, lr, lsl #21
    1f70:	4c022803 	stcmi	8, cr2, [r2], {3}
    1f74:	36000000 	strcc	r0, [r0], -r0
    1f78:	0002d80b 	andeq	sp, r2, fp, lsl #16
    1f7c:	02290300 	eoreq	r0, r9, #0, 6
    1f80:	0000007f 	andeq	r0, r0, pc, ror r0
    1f84:	0a990b38 	beq	fe644c6c <SCS_BASE+0x1e636c6c>
    1f88:	2a030000 	bcs	c1f90 <__Stack_Size+0xc1b90>
    1f8c:	00004c02 	andeq	r4, r0, r2, lsl #24
    1f90:	dd0b3a00 	vstrle	s6, [fp, #-0]
    1f94:	03000002 	movweq	r0, #2
    1f98:	007f022b 	rsbseq	r0, pc, fp, lsr #4
    1f9c:	0b3c0000 	bleq	f01fa4 <__Stack_Size+0xf01ba4>
    1fa0:	00000aa4 	andeq	r0, r0, r4, lsr #21
    1fa4:	4c022c03 	stcmi	12, cr2, [r2], {3}
    1fa8:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    1fac:	0002e20b 	andeq	lr, r2, fp, lsl #4
    1fb0:	022d0300 	eoreq	r0, sp, #0, 6
    1fb4:	0000007f 	andeq	r0, r0, pc, ror r0
    1fb8:	0aaf0b40 	beq	febc4cc0 <SCS_BASE+0x1ebb6cc0>
    1fbc:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    1fc0:	00004c02 	andeq	r4, r0, r2, lsl #24
    1fc4:	ae0b4200 	cdpge	2, 0, cr4, cr11, cr0, {0}
    1fc8:	03000002 	movweq	r0, #2
    1fcc:	007f022f 	rsbseq	r0, pc, pc, lsr #4
    1fd0:	0b440000 	bleq	1101fd8 <__Stack_Size+0x1101bd8>
    1fd4:	00000aba 			; <UNDEFINED> instruction: 0x00000aba
    1fd8:	4c023003 	stcmi	0, cr3, [r2], {3}
    1fdc:	46000000 	strmi	r0, [r0], -r0
    1fe0:	5243440a 	subpl	r4, r3, #167772160	; 0xa000000
    1fe4:	02310300 	eorseq	r0, r1, #0, 6
    1fe8:	0000007f 	andeq	r0, r0, pc, ror r0
    1fec:	0ac50b48 	beq	ff144d14 <SCS_BASE+0x1f136d14>
    1ff0:	32030000 	andcc	r0, r3, #0
    1ff4:	00004c02 	andeq	r4, r0, r2, lsl #24
    1ff8:	2f0b4a00 	svccs	0x000b4a00
    1ffc:	03000008 	movweq	r0, #8
    2000:	007f0233 	rsbseq	r0, pc, r3, lsr r2	; <UNPREDICTABLE>
    2004:	0b4c0000 	bleq	130200c <__Stack_Size+0x1301c0c>
    2008:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    200c:	4c023403 	cfstrsmi	mvf3, [r2], {3}
    2010:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
    2014:	02570c00 	subseq	r0, r7, #0, 24
    2018:	35030000 	strcc	r0, [r3, #-0]
    201c:	0000b602 	andeq	fp, r0, r2, lsl #12
    2020:	031c0900 	tsteq	ip, #0, 18
    2024:	03910238 	orrseq	r0, r1, #56, 4	; 0x80000003
    2028:	530a0000 	movwpl	r0, #40960	; 0xa000
    202c:	3a030052 	bcc	c217c <__Stack_Size+0xc1d7c>
    2030:	00007f02 	andeq	r7, r0, r2, lsl #30
    2034:	b20b0000 	andlt	r0, fp, #0
    2038:	03000007 	movweq	r0, #7
    203c:	004c023b 	subeq	r0, ip, fp, lsr r2
    2040:	0a020000 	beq	82048 <__Stack_Size+0x81c48>
    2044:	03005244 	movweq	r5, #580	; 0x244
    2048:	007f023c 	rsbseq	r0, pc, ip, lsr r2	; <UNPREDICTABLE>
    204c:	0b040000 	bleq	102054 <__Stack_Size+0x101c54>
    2050:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    2054:	4c023d03 	stcmi	13, cr3, [r2], {3}
    2058:	06000000 	streq	r0, [r0], -r0
    205c:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    2060:	023e0300 	eorseq	r0, lr, #0, 6
    2064:	0000007f 	andeq	r0, r0, pc, ror r0
    2068:	07c60b08 	strbeq	r0, [r6, r8, lsl #22]
    206c:	3f030000 	svccc	0x00030000
    2070:	00004c02 	andeq	r4, r0, r2, lsl #24
    2074:	430a0a00 	movwmi	r0, #43520	; 0xaa00
    2078:	03003152 	movweq	r3, #338	; 0x152
    207c:	007f0240 	rsbseq	r0, pc, r0, asr #4
    2080:	0b0c0000 	bleq	302088 <__Stack_Size+0x301c88>
    2084:	000007d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2088:	4c024103 	stfmis	f4, [r2], {3}
    208c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2090:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    2094:	02420300 	subeq	r0, r2, #0, 6
    2098:	0000007f 	andeq	r0, r0, pc, ror r0
    209c:	07da0b10 	bfieq	r0, r0, #22, #5
    20a0:	43030000 	movwmi	r0, #12288	; 0x3000
    20a4:	00004c02 	andeq	r4, r0, r2, lsl #24
    20a8:	430a1200 	movwmi	r1, #41472	; 0xa200
    20ac:	03003352 	movweq	r3, #850	; 0x352
    20b0:	007f0244 	rsbseq	r0, pc, r4, asr #4
    20b4:	0b140000 	bleq	5020bc <__Stack_Size+0x501cbc>
    20b8:	000007e4 	andeq	r0, r0, r4, ror #15
    20bc:	4c024503 	cfstr32mi	mvfx4, [r2], {3}
    20c0:	16000000 	strne	r0, [r0], -r0
    20c4:	00023c0b 	andeq	r3, r2, fp, lsl #24
    20c8:	02460300 	subeq	r0, r6, #0, 6
    20cc:	0000007f 	andeq	r0, r0, pc, ror r0
    20d0:	07ee0b18 			; <UNDEFINED> instruction: 0x07ee0b18
    20d4:	47030000 	strmi	r0, [r3, -r0]
    20d8:	00004c02 	andeq	r4, r0, r2, lsl #24
    20dc:	0c001a00 	stceq	10, cr1, [r0], {-0}
    20e0:	000004a4 	andeq	r0, r0, r4, lsr #9
    20e4:	d3024803 	movwle	r4, #10243	; 0x2803
    20e8:	0d000002 	stceq	0, cr0, [r0, #-8]
    20ec:	00000f4b 	andeq	r0, r0, fp, asr #30
    20f0:	0b102901 	bleq	40c4fc <__Stack_Size+0x40c0fc>
    20f4:	00020800 	andeq	r0, r2, r0, lsl #16
    20f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    20fc:	000f180d 	andeq	r1, pc, sp, lsl #16
    2100:	12350100 	eorsne	r0, r5, #0, 2
    2104:	0208000b 	andeq	r0, r8, #11
    2108:	01000000 	mrseq	r0, (UNDEF: 0)
    210c:	11ef0d9c 			; <UNDEFINED> instruction: 0x11ef0d9c
    2110:	44010000 	strmi	r0, [r1], #-0
    2114:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
    2118:	00000002 	andeq	r0, r0, r2
    211c:	710d9c01 	tstvc	sp, r1, lsl #24
    2120:	0100000f 	tsteq	r0, pc
    2124:	000b1651 	andeq	r1, fp, r1, asr r6
    2128:	00000208 	andeq	r0, r0, r8, lsl #4
    212c:	0d9c0100 	ldfeqs	f0, [ip]
    2130:	00000ea8 	andeq	r0, r0, r8, lsr #29
    2134:	0b185e01 	bleq	619940 <__Stack_Size+0x619540>
    2138:	00020800 	andeq	r0, r2, r0, lsl #16
    213c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2140:	0010780d 	andseq	r7, r0, sp, lsl #16
    2144:	1a6b0100 	bne	1ac254c <__Stack_Size+0x1ac214c>
    2148:	0208000b 	andeq	r0, r8, #11
    214c:	01000000 	mrseq	r0, (UNDEF: 0)
    2150:	11190d9c 			; <UNDEFINED> instruction: 0x11190d9c
    2154:	76010000 	strvc	r0, [r1], -r0
    2158:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
    215c:	00000002 	andeq	r0, r0, r2
    2160:	ed0d9c01 	stc	12, cr9, [sp, #-4]
    2164:	0100000c 	tsteq	r0, ip
    2168:	000b1e81 	andeq	r1, fp, r1, lsl #29
    216c:	00000208 	andeq	r0, r0, r8, lsl #4
    2170:	0d9c0100 	ldfeqs	f0, [ip]
    2174:	00000f09 	andeq	r0, r0, r9, lsl #30
    2178:	0b208c01 	bleq	825184 <__Stack_Size+0x824d84>
    217c:	00140800 	andseq	r0, r4, r0, lsl #16
    2180:	9c010000 	stcls	0, cr0, [r1], {-0}
    2184:	000f3b0d 	andeq	r3, pc, sp, lsl #22
    2188:	349f0100 	ldrcc	r0, [pc], #256	; 2190 <__Stack_Size+0x1d90>
    218c:	0208000b 	andeq	r0, r8, #11
    2190:	01000000 	mrseq	r0, (UNDEF: 0)
    2194:	12120d9c 	andsne	r0, r2, #156, 26	; 0x2700
    2198:	aa010000 	bge	421a0 <__Stack_Size+0x41da0>
    219c:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
    21a0:	00000002 	andeq	r0, r0, r2
    21a4:	e30d9c01 	movw	r9, #56321	; 0xdc01
    21a8:	0100000f 	tsteq	r0, pc
    21ac:	000b38b5 			; <UNDEFINED> instruction: 0x000b38b5
    21b0:	00000208 	andeq	r0, r0, r8, lsl #4
    21b4:	0d9c0100 	ldfeqs	f0, [ip]
    21b8:	00001085 	andeq	r1, r0, r5, lsl #1
    21bc:	0b3ac001 	bleq	eb21c8 <__Stack_Size+0xeb1dc8>
    21c0:	00020800 	andeq	r0, r2, r0, lsl #16
    21c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    21c8:	0010e20d 	andseq	lr, r0, sp, lsl #4
    21cc:	3ccb0100 	stfcce	f0, [fp], {0}
    21d0:	0208000b 	andeq	r0, r8, #11
    21d4:	01000000 	mrseq	r0, (UNDEF: 0)
    21d8:	116a0d9c 			; <UNDEFINED> instruction: 0x116a0d9c
    21dc:	d6010000 	strle	r0, [r1], -r0
    21e0:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
    21e4:	00000002 	andeq	r0, r0, r2
    21e8:	800d9c01 	andhi	r9, sp, r1, lsl #24
    21ec:	0100000d 	tsteq	r0, sp
    21f0:	000b40e1 	andeq	r4, fp, r1, ror #1
    21f4:	00000208 	andeq	r0, r0, r8, lsl #4
    21f8:	0d9c0100 	ldfeqs	f0, [ip]
    21fc:	0000103d 	andeq	r1, r0, sp, lsr r0
    2200:	0b42ec01 	bleq	10bd20c <__Stack_Size+0x10bce0c>
    2204:	00020800 	andeq	r0, r2, r0, lsl #16
    2208:	9c010000 	stcls	0, cr0, [r1], {-0}
    220c:	0011920d 	andseq	r9, r1, sp, lsl #4
    2210:	44f70100 	ldrbtmi	r0, [r7], #256	; 0x100
    2214:	0208000b 	andeq	r0, r8, #11
    2218:	01000000 	mrseq	r0, (UNDEF: 0)
    221c:	0e380e9c 	mrceq	14, 1, r0, cr8, cr12, {4}
    2220:	02010000 	andeq	r0, r1, #0
    2224:	000b4601 	andeq	r4, fp, r1, lsl #12
    2228:	00000208 	andeq	r0, r0, r8, lsl #4
    222c:	0e9c0100 	fmleqe	f0, f4, f0
    2230:	0000100d 	andeq	r1, r0, sp
    2234:	48010d01 	stmdami	r1, {r0, r8, sl, fp}
    2238:	0208000b 	andeq	r0, r8, #11
    223c:	01000000 	mrseq	r0, (UNDEF: 0)
    2240:	11790e9c 			; <UNDEFINED> instruction: 0x11790e9c
    2244:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    2248:	00000001 	andeq	r0, r0, r1
    224c:	00000200 	andeq	r0, r0, r0, lsl #4
    2250:	0e9c0100 	fmleqe	f0, f4, f0
    2254:	00000deb 	andeq	r0, r0, fp, ror #27
    2258:	00012301 	andeq	r2, r1, r1, lsl #6
    225c:	02000000 	andeq	r0, r0, #0
    2260:	01000000 	mrseq	r0, (UNDEF: 0)
    2264:	0fa90e9c 	svceq	0x00a90e9c
    2268:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    226c:	00000001 	andeq	r0, r0, r1
    2270:	00000200 	andeq	r0, r0, r0, lsl #4
    2274:	0e9c0100 	fmleqe	f0, f4, f0
    2278:	00001151 	andeq	r1, r0, r1, asr r1
    227c:	00013901 	andeq	r3, r1, r1, lsl #18
    2280:	02000000 	andeq	r0, r0, #0
    2284:	01000000 	mrseq	r0, (UNDEF: 0)
    2288:	0dd20e9c 	ldcleq	14, cr0, [r2, #624]	; 0x270
    228c:	44010000 	strmi	r0, [r1], #-0
    2290:	00000001 	andeq	r0, r0, r1
    2294:	00000200 	andeq	r0, r0, r0, lsl #4
    2298:	0e9c0100 	fmleqe	f0, f4, f0
    229c:	00001094 	muleq	r0, r4, r0
    22a0:	00014f01 	andeq	r4, r1, r1, lsl #30
    22a4:	02000000 	andeq	r0, r0, #0
    22a8:	01000000 	mrseq	r0, (UNDEF: 0)
    22ac:	11c60e9c 	stlexbne	r0, ip, [r6]
    22b0:	5a010000 	bpl	422b8 <__Stack_Size+0x41eb8>
    22b4:	00000001 	andeq	r0, r0, r1
    22b8:	00000200 	andeq	r0, r0, r0, lsl #4
    22bc:	0e9c0100 	fmleqe	f0, f4, f0
    22c0:	00000e04 	andeq	r0, r0, r4, lsl #28
    22c4:	4a016501 	bmi	5b6d0 <__Stack_Size+0x5b2d0>
    22c8:	0208000b 	andeq	r0, r8, #11
    22cc:	01000000 	mrseq	r0, (UNDEF: 0)
    22d0:	0e8f0e9c 	mcreq	14, 4, r0, cr15, cr12, {4}
    22d4:	71010000 	mrsvc	r0, (UNDEF: 1)
    22d8:	000b4c01 	andeq	r4, fp, r1, lsl #24
    22dc:	00000208 	andeq	r0, r0, r8, lsl #4
    22e0:	0f9c0100 	svceq	0x009c0100
    22e4:	0000105e 	andeq	r1, r0, lr, asr r0
    22e8:	4e017d01 	cdpmi	13, 0, cr7, cr1, cr1, {0}
    22ec:	0408000b 	streq	r0, [r8], #-11
    22f0:	01000000 	mrseq	r0, (UNDEF: 0)
    22f4:	0005b59c 	muleq	r5, ip, r5
    22f8:	0b521000 	bleq	1486300 <__Stack_Size+0x1485f00>
    22fc:	09670800 	stmdbeq	r7!, {fp}^
    2300:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2304:	00001106 	andeq	r1, r0, r6, lsl #2
    2308:	52018901 	andpl	r8, r1, #16384	; 0x4000
    230c:	0208000b 	andeq	r0, r8, #11
    2310:	01000000 	mrseq	r0, (UNDEF: 0)
    2314:	0ece0e9c 	mcreq	14, 6, r0, cr14, cr12, {4}
    2318:	94010000 	strls	r0, [r1], #-0
    231c:	000b5401 	andeq	r5, fp, r1, lsl #8
    2320:	00000208 	andeq	r0, r0, r8, lsl #4
    2324:	0e9c0100 	fmleqe	f0, f4, f0
    2328:	00000cda 	ldrdeq	r0, [r0], -sl
    232c:	56019f01 	strpl	r9, [r1], -r1, lsl #30
    2330:	0208000b 	andeq	r0, r8, #11
    2334:	01000000 	mrseq	r0, (UNDEF: 0)
    2338:	0d340e9c 	ldceq	14, cr0, [r4, #-624]!	; 0xfffffd90
    233c:	aa010000 	bge	42344 <__Stack_Size+0x41f44>
    2340:	000b5801 	andeq	r5, fp, r1, lsl #16
    2344:	00000208 	andeq	r0, r0, r8, lsl #4
    2348:	0e9c0100 	fmleqe	f0, f4, f0
    234c:	000011b3 			; <UNDEFINED> instruction: 0x000011b3
    2350:	5a01b601 	bpl	6fb5c <__Stack_Size+0x6f75c>
    2354:	0208000b 	andeq	r0, r8, #11
    2358:	01000000 	mrseq	r0, (UNDEF: 0)
    235c:	0ff50e9c 	svceq	0x00f50e9c
    2360:	c2010000 	andgt	r0, r1, #0
    2364:	000b5c01 	andeq	r5, fp, r1, lsl #24
    2368:	00000208 	andeq	r0, r0, r8, lsl #4
    236c:	0e9c0100 	fmleqe	f0, f4, f0
    2370:	00000f96 	muleq	r0, r6, pc	; <UNPREDICTABLE>
    2374:	5e01cd01 	cdppl	13, 0, cr12, cr1, cr1, {0}
    2378:	0208000b 	andeq	r0, r8, #11
    237c:	01000000 	mrseq	r0, (UNDEF: 0)
    2380:	12020f9c 	andne	r0, r2, #156, 30	; 0x270
    2384:	dc010000 	stcle	0, cr0, [r1], {-0}
    2388:	000b6001 	andeq	r6, fp, r1
    238c:	00001408 	andeq	r1, r0, r8, lsl #8
    2390:	6d9c0100 	ldfvss	f0, [ip]
    2394:	11000006 	tstne	r0, r6
    2398:	08000b6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, fp}
    239c:	0000096e 	andeq	r0, r0, lr, ror #18
    23a0:	00000663 	andeq	r0, r0, r3, ror #12
    23a4:	01510112 	cmpeq	r1, r2, lsl r1
    23a8:	50011231 	andpl	r1, r1, r1, lsr r2
    23ac:	244a4003 	strbcs	r4, [sl], #-3
    23b0:	0b741000 	bleq	1d063b8 <__Stack_Size+0x1d05fb8>
    23b4:	098b0800 	stmibeq	fp, {fp}
    23b8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    23bc:	00000e7f 	andeq	r0, r0, pc, ror lr
    23c0:	7401ef01 	strvc	lr, [r1], #-3841	; 0xf01
    23c4:	0208000b 	andeq	r0, r8, #11
    23c8:	01000000 	mrseq	r0, (UNDEF: 0)
    23cc:	10ad0e9c 	umlalne	r0, sp, ip, lr
    23d0:	fa010000 	blx	423d8 <__Stack_Size+0x41fd8>
    23d4:	000b7601 	andeq	r7, fp, r1, lsl #12
    23d8:	00000208 	andeq	r0, r0, r8, lsl #4
    23dc:	0e9c0100 	fmleqe	f0, f4, f0
    23e0:	00000daa 	andeq	r0, r0, sl, lsr #27
    23e4:	78020501 	stmdavc	r2, {r0, r8, sl}
    23e8:	0208000b 	andeq	r0, r8, #11
    23ec:	01000000 	mrseq	r0, (UNDEF: 0)
    23f0:	10f30e9c 	smlalsne	r0, r3, ip, lr
    23f4:	10010000 	andne	r0, r1, r0
    23f8:	000b7a02 	andeq	r7, fp, r2, lsl #20
    23fc:	00000208 	andeq	r0, r0, r8, lsl #4
    2400:	0e9c0100 	fmleqe	f0, f4, f0
    2404:	00000cc7 	andeq	r0, r0, r7, asr #25
    2408:	7c021b01 	stcvc	11, cr1, [r2], {1}
    240c:	0208000b 	andeq	r0, r8, #11
    2410:	01000000 	mrseq	r0, (UNDEF: 0)
    2414:	10bd0e9c 	umlalsne	r0, sp, ip, lr
    2418:	26010000 	strcs	r0, [r1], -r0
    241c:	000b7e02 	andeq	r7, fp, r2, lsl #28
    2420:	00000208 	andeq	r0, r0, r8, lsl #4
    2424:	0e9c0100 	fmleqe	f0, f4, f0
    2428:	0000104e 	andeq	r1, r0, lr, asr #32
    242c:	80023101 	andhi	r3, r2, r1, lsl #2
    2430:	0208000b 	andeq	r0, r8, #11
    2434:	01000000 	mrseq	r0, (UNDEF: 0)
    2438:	11a30e9c 	stlexdne	r0, ip, sp, [r3]
    243c:	3c010000 	stccc	0, cr0, [r1], {-0}
    2440:	000b8202 	andeq	r8, fp, r2, lsl #4
    2444:	00000208 	andeq	r0, r0, r8, lsl #4
    2448:	0f9c0100 	svceq	0x009c0100
    244c:	000010d0 	ldrdeq	r1, [r0], -r0
    2450:	84024d01 	strhi	r4, [r2], #-3329	; 0xd01
    2454:	3408000b 	strcc	r0, [r8], #-11
    2458:	01000000 	mrseq	r0, (UNDEF: 0)
    245c:	0007459c 	muleq	r7, ip, r5
    2460:	0b901100 	bleq	fe406868 <SCS_BASE+0x1e3f8868>
    2464:	09930800 	ldmibeq	r3, {fp}
    2468:	07310000 	ldreq	r0, [r1, -r0]!
    246c:	01120000 	tsteq	r2, r0
    2470:	250a0351 	strcs	r0, [sl, #-849]	; 0x351
    2474:	50011205 	andpl	r1, r1, r5, lsl #4
    2478:	38000c05 	stmdacc	r0, {r0, r2, sl, fp}
    247c:	13004001 	movwne	r4, #1
    2480:	08000ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp}
    2484:	000009b3 			; <UNDEFINED> instruction: 0x000009b3
    2488:	05500112 	ldrbeq	r0, [r0, #-274]	; 0x112
    248c:	0138000c 	teqeq	r8, ip
    2490:	0f000040 	svceq	0x00000040
    2494:	00001221 	andeq	r1, r0, r1, lsr #4
    2498:	b8025d01 	stmdalt	r2, {r0, r8, sl, fp, ip, lr}
    249c:	3c08000b 	stccc	0, cr0, [r8], {11}
    24a0:	01000000 	mrseq	r0, (UNDEF: 0)
    24a4:	00077d9c 	muleq	r7, ip, sp
    24a8:	72731400 	rsbsvc	r1, r3, #0, 8
    24ac:	02620100 	rsbeq	r0, r2, #0, 2
    24b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    24b4:	010c0305 	tsteq	ip, r5, lsl #6
    24b8:	d2132000 	andsle	r2, r3, #0
    24bc:	b308000b 	movwlt	r0, #32779	; 0x800b
    24c0:	12000009 	andne	r0, r0, #9
    24c4:	75025001 	strvc	r5, [r2, #-1]
    24c8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    24cc:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
    24d0:	f4027301 	vst2.8	{d7-d10}, [r2], r1
    24d4:	0208000b 	andeq	r0, r8, #11
    24d8:	01000000 	mrseq	r0, (UNDEF: 0)
    24dc:	0d1f0e9c 	ldceq	14, cr0, [pc, #-624]	; 2274 <__Stack_Size+0x1e74>
    24e0:	7f010000 	svcvc	0x00010000
    24e4:	000bf602 	andeq	pc, fp, r2, lsl #12
    24e8:	00000208 	andeq	r0, r0, r8, lsl #4
    24ec:	0e9c0100 	fmleqe	f0, f4, f0
    24f0:	00000d59 	andeq	r0, r0, r9, asr sp
    24f4:	f8028a01 			; <UNDEFINED> instruction: 0xf8028a01
    24f8:	0208000b 	andeq	r0, r8, #11
    24fc:	01000000 	mrseq	r0, (UNDEF: 0)
    2500:	0dbd0e9c 	ldceq	14, cr0, [sp, #624]!	; 0x270
    2504:	95010000 	strls	r0, [r1, #-0]
    2508:	000bfa02 	andeq	pc, fp, r2, lsl #20
    250c:	00000208 	andeq	r0, r0, r8, lsl #4
    2510:	0e9c0100 	fmleqe	f0, f4, f0
    2514:	00001124 	andeq	r1, r0, r4, lsr #2
    2518:	fc02a001 	stc2	0, cr10, [r2], {1}
    251c:	0208000b 	andeq	r0, r8, #11
    2520:	01000000 	mrseq	r0, (UNDEF: 0)
    2524:	0f830e9c 	svceq	0x00830e9c
    2528:	ac010000 	stcge	0, cr0, [r1], {-0}
    252c:	000bfe02 	andeq	pc, fp, r2, lsl #28
    2530:	00000208 	andeq	r0, r0, r8, lsl #4
    2534:	0e9c0100 	fmleqe	f0, f4, f0
    2538:	00000ee1 	andeq	r0, r0, r1, ror #29
    253c:	0002b801 	andeq	fp, r2, r1, lsl #16
    2540:	0208000c 	andeq	r0, r8, #12
    2544:	01000000 	mrseq	r0, (UNDEF: 0)
    2548:	0d6d0e9c 	stcleq	14, cr0, [sp, #-624]!	; 0xfffffd90
    254c:	c3010000 	movwgt	r0, #4096	; 0x1000
    2550:	000c0202 	andeq	r0, ip, r2, lsl #4
    2554:	00000208 	andeq	r0, r0, r8, lsl #4
    2558:	0e9c0100 	fmleqe	f0, f4, f0
    255c:	00000f2b 	andeq	r0, r0, fp, lsr #30
    2560:	0402ce01 	streq	ip, [r2], #-3585	; 0xe01
    2564:	0208000c 	andeq	r0, r8, #12
    2568:	01000000 	mrseq	r0, (UNDEF: 0)
    256c:	0fc20e9c 	svceq	0x00c20e9c
    2570:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    2574:	000c0602 	andeq	r0, ip, r2, lsl #12
    2578:	00000208 	andeq	r0, r0, r8, lsl #4
    257c:	0e9c0100 	fmleqe	f0, f4, f0
    2580:	00000e16 	andeq	r0, r0, r6, lsl lr
    2584:	0802e401 	stmdaeq	r2, {r0, sl, sp, lr, pc}
    2588:	0208000c 	andeq	r0, r8, #12
    258c:	01000000 	mrseq	r0, (UNDEF: 0)
    2590:	11df0e9c 			; <UNDEFINED> instruction: 0x11df0e9c
    2594:	ef010000 	svc	0x00010000
    2598:	000c0a02 	andeq	r0, ip, r2, lsl #20
    259c:	00000208 	andeq	r0, r0, r8, lsl #4
    25a0:	0e9c0100 	fmleqe	f0, f4, f0
    25a4:	00000e49 	andeq	r0, r0, r9, asr #28
    25a8:	0c02fa01 	stceq	10, cr15, [r2], {1}
    25ac:	0208000c 	andeq	r0, r8, #12
    25b0:	01000000 	mrseq	r0, (UNDEF: 0)
    25b4:	0d480e9c 	stcleq	14, cr0, [r8, #-624]	; 0xfffffd90
    25b8:	05010000 	streq	r0, [r1, #-0]
    25bc:	000c0e03 	andeq	r0, ip, r3, lsl #28
    25c0:	00000208 	andeq	r0, r0, r8, lsl #4
    25c4:	0e9c0100 	fmleqe	f0, f4, f0
    25c8:	00000fd2 	ldrdeq	r0, [r0], -r2
    25cc:	10031001 	andne	r1, r3, r1
    25d0:	0208000c 	andeq	r0, r8, #12
    25d4:	01000000 	mrseq	r0, (UNDEF: 0)
    25d8:	0ef90e9c 	mrceq	14, 7, r0, cr9, cr12, {4}
    25dc:	1b010000 	blne	425e4 <__Stack_Size+0x421e4>
    25e0:	000c1203 	andeq	r1, ip, r3, lsl #4
    25e4:	00000208 	andeq	r0, r0, r8, lsl #4
    25e8:	0e9c0100 	fmleqe	f0, f4, f0
    25ec:	00000e6f 	andeq	r0, r0, pc, ror #28
    25f0:	14032601 	strne	r2, [r3], #-1537	; 0x601
    25f4:	0208000c 	andeq	r0, r8, #12
    25f8:	01000000 	mrseq	r0, (UNDEF: 0)
    25fc:	0f580e9c 	svceq	0x00580e9c
    2600:	31010000 	mrscc	r0, (UNDEF: 1)
    2604:	000c1603 	andeq	r1, ip, r3, lsl #12
    2608:	00000208 	andeq	r0, r0, r8, lsl #4
    260c:	0e9c0100 	fmleqe	f0, f4, f0
    2610:	00001138 	andeq	r1, r0, r8, lsr r1
    2614:	18033c01 	stmdane	r3, {r0, sl, fp, ip, sp}
    2618:	0208000c 	andeq	r0, r8, #12
    261c:	01000000 	mrseq	r0, (UNDEF: 0)
    2620:	0d910e9c 	ldceq	14, cr0, [r1, #624]	; 0x270
    2624:	47010000 	strmi	r0, [r1, -r0]
    2628:	000c1a03 	andeq	r1, ip, r3, lsl #20
    262c:	00000208 	andeq	r0, r0, r8, lsl #4
    2630:	0e9c0100 	fmleqe	f0, f4, f0
    2634:	00000d04 	andeq	r0, r0, r4, lsl #26
    2638:	1c035301 	stcne	3, cr5, [r3], {1}
    263c:	0208000c 	andeq	r0, r8, #12
    2640:	01000000 	mrseq	r0, (UNDEF: 0)
    2644:	0205159c 	andeq	r1, r5, #156, 10	; 0x27000000
    2648:	1d010000 	stcne	0, cr0, [r1, #-0]
    264c:	0000006f 	andeq	r0, r0, pc, rrx
    2650:	00005e16 	andeq	r5, r0, r6, lsl lr
    2654:	00091300 	andeq	r1, r9, r0, lsl #6
    2658:	00af1700 	adceq	r1, pc, r0, lsl #14
    265c:	03ff0000 	mvnseq	r0, #0
    2660:	00a51800 	adceq	r1, r5, r0, lsl #16
    2664:	47010000 	strmi	r0, [r1, -r0]
    2668:	00091f02 	andeq	r1, r9, r2, lsl #30
    266c:	09020500 	stmdbeq	r2, {r8, sl}
    2670:	e9180000 	ldmdb	r8, {}	; <UNPREDICTABLE>
    2674:	01000003 	tsteq	r0, r3
    2678:	09300248 	ldmdbeq	r0!, {r3, r6, r9}
    267c:	4c050000 	stcmi	0, cr0, [r5], {-0}
    2680:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    2684:	00000972 	andeq	r0, r0, r2, ror r9
    2688:	41024a01 	tstmi	r2, r1, lsl #20
    268c:	05000009 	streq	r0, [r0, #-9]
    2690:	0000005e 	andeq	r0, r0, lr, asr r0
    2694:	00005e16 	andeq	r5, r0, r6, lsl lr
    2698:	00095600 	andeq	r5, r9, r0, lsl #12
    269c:	00af1900 	adceq	r1, pc, r0, lsl #18
    26a0:	00ff0000 	rscseq	r0, pc, r0
    26a4:	0006de18 	andeq	sp, r6, r8, lsl lr
    26a8:	024b0100 	subeq	r0, fp, #0, 2
    26ac:	00000962 	andeq	r0, r0, r2, ror #18
    26b0:	00094605 	andeq	r4, r9, r5, lsl #12
    26b4:	10301a00 	eorsne	r1, r0, r0, lsl #20
    26b8:	15010000 	strne	r0, [r1, #-0]
    26bc:	000e591b 	andeq	r5, lr, fp, lsl r9
    26c0:	02fe0400 	rscseq	r0, lr, #0, 8
    26c4:	00000985 	andeq	r0, r0, r5, lsl #19
    26c8:	0009851c 	andeq	r8, r9, ip, lsl r5
    26cc:	004c1c00 	subeq	r1, ip, r0, lsl #24
    26d0:	1d000000 	stcne	0, cr0, [r0, #-0]
    26d4:	0002c704 	andeq	ip, r2, r4, lsl #14
    26d8:	06801e00 	streq	r1, [r0], r0, lsl #28
    26dc:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    26e0:	101e1f01 	andsne	r1, lr, r1, lsl #30
    26e4:	f8050000 			; <UNDEFINED> instruction: 0xf8050000
    26e8:	000000a4 	andeq	r0, r0, r4, lsr #1
    26ec:	000009ad 	andeq	r0, r0, sp, lsr #19
    26f0:	0009ad1c 	andeq	sl, r9, ip, lsl sp
    26f4:	004c1c00 	subeq	r1, ip, r0, lsl #24
    26f8:	1d000000 	stcne	0, cr0, [r0, #-0]
    26fc:	00039104 	andeq	r9, r3, r4, lsl #2
    2700:	0e262000 	cdpeq	0, 2, cr2, cr6, cr0, {0}
    2704:	ed050000 	stc	0, cr0, [r5, #-0]
    2708:	0000004c 	andeq	r0, r0, ip, asr #32
    270c:	0009ad1c 	andeq	sl, r9, ip, lsl sp
    2710:	24000000 	strcs	r0, [r0], #-0
    2714:	04000001 	streq	r0, [r0], #-1
    2718:	0005a300 	andeq	sl, r5, r0, lsl #6
    271c:	29010400 	stmdbcs	r1, {sl}
    2720:	01000000 	mrseq	r0, (UNDEF: 0)
    2724:	00001233 	andeq	r1, r0, r3, lsr r2
    2728:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    272c:	00000a85 	andeq	r0, r0, r5, lsl #21
    2730:	26050402 	strcs	r0, [r5], -r2, lsl #8
    2734:	02000008 	andeq	r0, r0, #8
    2738:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    273c:	01020000 	mrseq	r0, (UNDEF: 2)
    2740:	0009d706 	andeq	sp, r9, r6, lsl #14
    2744:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2748:	00000933 	andeq	r0, r0, r3, lsr r9
    274c:	d0070202 	andle	r0, r7, r2, lsl #4
    2750:	0300000b 	movweq	r0, #11
    2754:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2758:	00004a29 	andeq	r4, r0, r9, lsr #20
    275c:	08010200 	stmdaeq	r1, {r9}
    2760:	000009d5 	ldrdeq	r0, [r0], -r5
    2764:	2a070402 	bcs	1c3774 <__Stack_Size+0x1c3374>
    2768:	04000009 	streq	r0, [r0], #-9
    276c:	00000040 	andeq	r0, r0, r0, asr #32
    2770:	00000068 	andeq	r0, r0, r8, rrx
    2774:	00005105 	andeq	r5, r0, r5, lsl #2
    2778:	06001100 	streq	r1, [r0], -r0, lsl #2
    277c:	0000127a 	andeq	r1, r0, sl, ror r2
    2780:	00791601 	rsbseq	r1, r9, r1, lsl #12
    2784:	03050000 	movweq	r0, #20480	; 0x5000
    2788:	08002731 	stmdaeq	r0, {r0, r4, r5, r8, r9, sl, sp}
    278c:	00005807 	andeq	r5, r0, r7, lsl #16
    2790:	00400400 	subeq	r0, r0, r0, lsl #8
    2794:	008e0000 	addeq	r0, lr, r0
    2798:	51050000 	mrspl	r0, (UNDEF: 5)
    279c:	42000000 	andmi	r0, r0, #0
    27a0:	12d90600 	sbcsne	r0, r9, #0, 12
    27a4:	30010000 	andcc	r0, r1, r0
    27a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    27ac:	26ee0305 	strbtcs	r0, [lr], r5, lsl #6
    27b0:	7e070800 	cdpvc	8, 0, cr0, cr7, cr0, {0}
    27b4:	04000000 	streq	r0, [r0], #-0
    27b8:	00000040 	andeq	r0, r0, r0, asr #32
    27bc:	000000b4 	strheq	r0, [r0], -r4
    27c0:	00005105 	andeq	r5, r0, r5, lsl #2
    27c4:	06000300 	streq	r0, [r0], -r0, lsl #6
    27c8:	0000129c 	muleq	r0, ip, r2
    27cc:	00c58301 	sbceq	r8, r5, r1, lsl #6
    27d0:	03050000 	movweq	r0, #20480	; 0x5000
    27d4:	080026ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, r9, sl, sp}
    27d8:	0000a407 	andeq	sl, r0, r7, lsl #8
    27dc:	125c0600 	subsne	r0, ip, #0, 12
    27e0:	8b010000 	blhi	427e8 <__Stack_Size+0x423e8>
    27e4:	000000db 	ldrdeq	r0, [r0], -fp
    27e8:	26d80305 	ldrbcs	r0, [r8], r5, lsl #6
    27ec:	58070800 	stmdapl	r7, {fp}
    27f0:	04000000 	streq	r0, [r0], #-0
    27f4:	00000040 	andeq	r0, r0, r0, asr #32
    27f8:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    27fc:	00005105 	andeq	r5, r0, r5, lsl #2
    2800:	06003300 	streq	r3, [r0], -r0, lsl #6
    2804:	000012ba 			; <UNDEFINED> instruction: 0x000012ba
    2808:	01019d01 	tsteq	r1, r1, lsl #26
    280c:	03050000 	movweq	r0, #20480	; 0x5000
    2810:	080026a4 	stmdaeq	r0, {r2, r5, r7, r9, sl, sp}
    2814:	0000e007 	andeq	lr, r0, r7
    2818:	00400400 	subeq	r0, r0, r0, lsl #8
    281c:	01160000 	tsteq	r6, r0
    2820:	51050000 	mrspl	r0, (UNDEF: 5)
    2824:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    2828:	123e0600 	eorsne	r0, lr, #0, 12
    282c:	b7010000 	strlt	r0, [r1, -r0]
    2830:	00000106 	andeq	r0, r0, r6, lsl #2
    2834:	00010305 	andeq	r0, r1, r5, lsl #6
    2838:	86002000 	strhi	r2, [r0], -r0
    283c:	04000003 	streq	r0, [r0], #-3
    2840:	0005f500 	andeq	pc, r5, r0, lsl #10
    2844:	29010400 	stmdbcs	r1, {sl}
    2848:	01000000 	mrseq	r0, (UNDEF: 0)
    284c:	0000130c 	andeq	r1, r0, ip, lsl #6
    2850:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    2854:	00000348 	andeq	r0, r0, r8, asr #6
    2858:	00000000 	andeq	r0, r0, r0
    285c:	00000acc 	andeq	r0, r0, ip, asr #21
    2860:	26050402 	strcs	r0, [r5], -r2, lsl #8
    2864:	02000008 	andeq	r0, r0, #8
    2868:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    286c:	01020000 	mrseq	r0, (UNDEF: 2)
    2870:	0009d706 	andeq	sp, r9, r6, lsl #14
    2874:	33750300 	cmncc	r5, #0, 6
    2878:	27020032 	smladxcs	r2, r2, r0, r0
    287c:	00000045 	andeq	r0, r0, r5, asr #32
    2880:	33070402 	movwcc	r0, #29698	; 0x7402
    2884:	03000009 	movweq	r0, #9
    2888:	00363175 	eorseq	r3, r6, r5, ror r1
    288c:	00572802 	subseq	r2, r7, r2, lsl #16
    2890:	02020000 	andeq	r0, r2, #0
    2894:	000bd007 	andeq	sp, fp, r7
    2898:	38750300 	ldmdacc	r5!, {r8, r9}^
    289c:	68290200 	stmdavs	r9!, {r9}
    28a0:	02000000 	andeq	r0, r0, #0
    28a4:	09d50801 	ldmibeq	r5, {r0, fp}^
    28a8:	52040000 	andpl	r0, r4, #0
    28ac:	02000004 	andeq	r0, r0, #4
    28b0:	00007a2f 	andeq	r7, r0, pc, lsr #20
    28b4:	00450500 	subeq	r0, r5, r0, lsl #10
    28b8:	01060000 	mrseq	r0, (UNDEF: 6)
    28bc:	00943a02 	addseq	r3, r4, r2, lsl #20
    28c0:	6e070000 	cdpvs	0, 0, cr0, cr7, cr0, {0}
    28c4:	00000008 	andeq	r0, r0, r8
    28c8:	00028907 	andeq	r8, r2, r7, lsl #18
    28cc:	04000100 	streq	r0, [r0], #-256	; 0x100
    28d0:	000005fc 	strdeq	r0, [r0], -ip
    28d4:	007f3a02 	rsbseq	r3, pc, r2, lsl #20
    28d8:	04020000 	streq	r0, [r2], #-0
    28dc:	00092a07 	andeq	r2, r9, r7, lsl #20
    28e0:	03010600 	movweq	r0, #5632	; 0x1600
    28e4:	0000cd1c 	andeq	ip, r0, ip, lsl sp
    28e8:	04650700 	strbteq	r0, [r5], #-1792	; 0x700
    28ec:	07010000 	streq	r0, [r1, -r0]
    28f0:	00000834 	andeq	r0, r0, r4, lsr r8
    28f4:	01320702 	teqeq	r2, r2, lsl #14
    28f8:	07030000 	streq	r0, [r3, -r0]
    28fc:	000004ef 	andeq	r0, r0, pc, ror #9
    2900:	04070704 	streq	r0, [r7], #-1796	; 0x704
    2904:	00050000 	andeq	r0, r5, r0
    2908:	00075104 	andeq	r5, r7, r4, lsl #2
    290c:	a6220300 	strtge	r0, [r2], -r0, lsl #6
    2910:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2914:	00005e04 	andeq	r5, r0, r4, lsl #28
    2918:	0a1f0900 	beq	7c4d20 <__Stack_Size+0x7c4920>
    291c:	05010000 	streq	r0, [r1, #-0]
    2920:	00010f30 	andeq	r0, r1, r0, lsr pc
    2924:	0a610700 	beq	184452c <__Stack_Size+0x184412c>
    2928:	07000000 	streq	r0, [r0, -r0]
    292c:	00000be3 	andeq	r0, r0, r3, ror #23
    2930:	05e90701 	strbeq	r0, [r9, #1793]!	; 0x701
    2934:	07020000 	streq	r0, [r2, -r0]
    2938:	00000c23 	andeq	r0, r0, r3, lsr #24
    293c:	04b20703 	ldrteq	r0, [r2], #1795	; 0x703
    2940:	07040000 	streq	r0, [r4, -r0]
    2944:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
    2948:	5c0a0005 	stcpl	0, cr0, [sl], {5}
    294c:	01000013 	tsteq	r0, r3, lsl r0
    2950:	000c2041 	andeq	r2, ip, r1, asr #32
    2954:	00000c08 	andeq	r0, r0, r8, lsl #24
    2958:	0b9c0100 	bleq	fe702d60 <SCS_BASE+0x1e6f4d60>
    295c:	00001335 	andeq	r1, r0, r5, lsr r3
    2960:	00947601 	addseq	r7, r4, r1, lsl #12
    2964:	0c2c0000 	stceq	0, cr0, [ip], #-0
    2968:	01040800 	tsteq	r4, r0, lsl #16
    296c:	9c010000 	stcls	0, cr0, [r1], {-0}
    2970:	000001b7 			; <UNDEFINED> instruction: 0x000001b7
    2974:	00034c0c 	andeq	r4, r3, ip, lsl #24
    2978:	d8760100 	ldmdale	r6!, {r8}^
    297c:	31000000 	mrscc	r0, (UNDEF: 0)
    2980:	0c000007 	stceq	0, cr0, [r0], {7}
    2984:	00003c6f 	andeq	r3, r0, pc, ror #24
    2988:	004c7601 	subeq	r7, ip, r1, lsl #12
    298c:	075d0000 	ldrbeq	r0, [sp, -r0]
    2990:	170d0000 	strne	r0, [sp, -r0]
    2994:	01000013 	tsteq	r0, r3, lsl r0
    2998:	00004c78 	andeq	r4, r0, r8, ror ip
    299c:	00077e00 	andeq	r7, r7, r0, lsl #28
    29a0:	13910d00 	orrsne	r0, r1, #0, 26
    29a4:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    29a8:	0000005e 	andeq	r0, r0, lr, asr r0
    29ac:	000007a8 	andeq	r0, r0, r8, lsr #15
    29b0:	00036b0e 	andeq	r6, r3, lr, lsl #22
    29b4:	b77a0100 	ldrblt	r0, [sl, -r0, lsl #2]!
    29b8:	02000001 	andeq	r0, r0, #1
    29bc:	280f5791 	stmdacs	pc, {r0, r4, r7, r8, r9, sl, ip, lr}	; <UNPREDICTABLE>
    29c0:	0d000003 	stceq	0, cr0, [r0, #-12]
    29c4:	00003554 	andeq	r3, r0, r4, asr r5
    29c8:	003a8901 	eorseq	r8, sl, r1, lsl #18
    29cc:	07c70000 	strbeq	r0, [r7, r0]
    29d0:	86100000 	ldrhi	r0, [r0], -r0
    29d4:	1808000c 	stmdane	r8, {r2, r3}
    29d8:	ac000003 	stcge	0, cr0, [r0], {3}
    29dc:	11000001 	tstne	r0, r1
    29e0:	7d035101 	stfvcs	f5, [r3, #-4]
    29e4:	12000600 	andne	r0, r0, #0, 12
    29e8:	08000ca8 	stmdaeq	r0, {r3, r5, r7, sl, fp}
    29ec:	00000332 	andeq	r0, r0, r2, lsr r3
    29f0:	cd050000 	stcgt	0, cr0, [r5, #-0]
    29f4:	13000000 	movwne	r0, #0
    29f8:	000012fb 	strdeq	r1, [r0], -fp
    29fc:	0d305901 	ldceq	9, cr5, [r0, #-4]!
    2a00:	005c0800 	subseq	r0, ip, r0, lsl #16
    2a04:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a08:	00000235 	andeq	r0, r0, r5, lsr r2
    2a0c:	000d4a14 	andeq	r4, sp, r4, lsl sl
    2a10:	00000e08 	andeq	r0, r0, r8, lsl #28
    2a14:	00020900 	andeq	r0, r2, r0, lsl #18
    2a18:	072d1500 	streq	r1, [sp, -r0, lsl #10]!
    2a1c:	67010000 	strvs	r0, [r1, -r0]
    2a20:	00000235 	andeq	r0, r0, r5, lsr r2
    2a24:	000001ef 	andeq	r0, r0, pc, ror #3
    2a28:	4e120016 	mrcmi	0, 0, r0, cr2, cr6, {0}
    2a2c:	5008000d 	andpl	r0, r8, sp
    2a30:	17000003 	strne	r0, [r0, -r3]
    2a34:	08000d58 	stmdaeq	r0, {r3, r4, r6, r8, sl, fp}
    2a38:	00000120 	andeq	r0, r0, r0, lsr #2
    2a3c:	02500111 	subseq	r0, r0, #1073741828	; 0x40000004
    2a40:	00000074 	andeq	r0, r0, r4, ror r0
    2a44:	000d3a10 	andeq	r3, sp, r0, lsl sl
    2a48:	00036108 	andeq	r6, r3, r8, lsl #2
    2a4c:	00022500 	andeq	r2, r2, r0, lsl #10
    2a50:	51011100 	mrspl	r1, (UNDEF: 17)
    2a54:	06a50305 	strteq	r0, [r5], r5, lsl #6
    2a58:	01112000 	tsteq	r1, r0
    2a5c:	00330150 	eorseq	r0, r3, r0, asr r1
    2a60:	000d7818 	andeq	r7, sp, r8, lsl r8
    2a64:	00037b08 	andeq	r7, r3, r8, lsl #22
    2a68:	50011100 	andpl	r1, r1, r0, lsl #2
    2a6c:	00003301 	andeq	r3, r0, r1, lsl #6
    2a70:	69050419 	stmdbvs	r5, {r0, r3, r4, sl}
    2a74:	1300746e 	movwne	r7, #1134	; 0x46e
    2a78:	0000136c 	andeq	r1, r0, ip, ror #6
    2a7c:	0000bd01 	andeq	fp, r0, r1, lsl #26
    2a80:	00200000 	eoreq	r0, r0, r0
    2a84:	9c010000 	stcls	0, cr0, [r1], {-0}
    2a88:	00000263 	andeq	r0, r0, r3, ror #4
    2a8c:	0013790e 	andseq	r7, r3, lr, lsl #18
    2a90:	3ac00100 	bcc	ff002e98 <SCS_BASE+0x1eff4e98>
    2a94:	05000000 	streq	r0, [r0, #-0]
    2a98:	00011403 	andeq	r1, r1, r3, lsl #8
    2a9c:	5e1a0020 	cdppl	0, 1, cr0, cr10, cr0, {1}
    2aa0:	73000000 	movwvc	r0, #0
    2aa4:	1b000002 	blne	2ab4 <__Stack_Size+0x26b4>
    2aa8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2aac:	3f1c003f 	svccc	0x001c003f
    2ab0:	0100000b 	tsteq	r0, fp
    2ab4:	00026321 	andeq	r6, r2, r1, lsr #6
    2ab8:	a5030500 	strge	r0, [r3, #-1280]	; 0x500
    2abc:	1a200006 	bne	802adc <__Stack_Size+0x8026dc>
    2ac0:	0000005e 	andeq	r0, r0, lr, asr r0
    2ac4:	0000028f 	andeq	r0, r0, pc, lsl #5
    2ac8:	a51e001d 	ldrge	r0, [lr, #-29]
    2acc:	01000000 	mrseq	r0, (UNDEF: 0)
    2ad0:	00029a24 	andeq	r9, r2, r4, lsr #20
    2ad4:	02840500 	addeq	r0, r4, #0, 10
    2ad8:	e91e0000 	ldmdb	lr, {}	; <UNPREDICTABLE>
    2adc:	01000003 	tsteq	r0, r3
    2ae0:	0002aa25 	andeq	sl, r2, r5, lsr #20
    2ae4:	004c0500 	subeq	r0, ip, r0, lsl #10
    2ae8:	041e0000 	ldreq	r0, [lr], #-0
    2aec:	01000003 	tsteq	r0, r3
    2af0:	00006f27 	andeq	r6, r0, r7, lsr #30
    2af4:	0b911e00 	bleq	fe44a2fc <SCS_BASE+0x1e43c2fc>
    2af8:	27010000 	strcs	r0, [r1, -r0]
    2afc:	0000006f 	andeq	r0, r0, pc, rrx
    2b00:	00018e1e 	andeq	r8, r1, lr, lsl lr
    2b04:	6f270100 	svcvs	0x00270100
    2b08:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    2b0c:	000004d2 	ldrdeq	r0, [r0], -r2
    2b10:	005e2801 	subseq	r2, lr, r1, lsl #16
    2b14:	3b1e0000 	blcc	782b1c <__Stack_Size+0x78271c>
    2b18:	01000006 	tsteq	r0, r6
    2b1c:	00009429 	andeq	r9, r0, r9, lsr #8
    2b20:	03ba1e00 			; <UNDEFINED> instruction: 0x03ba1e00
    2b24:	2a010000 	bcs	42b2c <__Stack_Size+0x4272c>
    2b28:	000002f1 	strdeq	r0, [r0], -r1
    2b2c:	00003a05 	andeq	r3, r0, r5, lsl #20
    2b30:	13421c00 	movtne	r1, #11264	; 0x2c00
    2b34:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    2b38:	0000005e 	andeq	r0, r0, lr, asr r0
    2b3c:	01100305 	tsteq	r0, r5, lsl #6
    2b40:	f11c2000 			; <UNDEFINED> instruction: 0xf11c2000
    2b44:	01000008 	tsteq	r0, r8
    2b48:	0002aa58 	andeq	sl, r2, r8, asr sl
    2b4c:	12030500 	andne	r0, r3, #0, 10
    2b50:	1f200001 	svcne	0x00200001
    2b54:	00001323 	andeq	r1, r0, r3, lsr #6
    2b58:	00cdbd03 	sbceq	fp, sp, r3, lsl #26
    2b5c:	03320000 	teqeq	r2, #0
    2b60:	3a200000 	bcc	802b68 <__Stack_Size+0x802768>
    2b64:	20000000 	andcs	r0, r0, r0
    2b68:	0000003a 	andeq	r0, r0, sl, lsr r0
    2b6c:	09842100 	stmibeq	r4, {r8, sp}
    2b70:	33010000 	movwcc	r0, #4096	; 0x1000
    2b74:	00000343 	andeq	r0, r0, r3, asr #6
    2b78:	00034320 	andeq	r4, r3, r0, lsr #6
    2b7c:	04080000 	streq	r0, [r8], #-0
    2b80:	00000349 	andeq	r0, r0, r9, asr #6
    2b84:	de080102 	adflee	f0, f0, f2
    2b88:	15000009 	strne	r0, [r0, #-9]
    2b8c:	0000072d 	andeq	r0, r0, sp, lsr #14
    2b90:	02356701 	eorseq	r6, r5, #262144	; 0x40000
    2b94:	03610000 	cmneq	r1, #0
    2b98:	00160000 	andseq	r0, r6, r0
    2b9c:	00134f1f 	andseq	r4, r3, pc, lsl pc
    2ba0:	3a1e0400 	bcc	783ba8 <__Stack_Size+0x7837a8>
    2ba4:	7b000000 	blvc	2bac <__Stack_Size+0x27ac>
    2ba8:	20000003 	andcs	r0, r0, r3
    2bac:	0000005e 	andeq	r0, r0, lr, asr r0
    2bb0:	0000d820 	andeq	sp, r0, r0, lsr #16
    2bb4:	84220000 	strthi	r0, [r2], #-0
    2bb8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    2bbc:	5e200272 	mcrpl	2, 1, r0, cr0, cr2, {3}
    2bc0:	00000000 	andeq	r0, r0, r0
    2bc4:	00022200 	andeq	r2, r2, r0, lsl #4
    2bc8:	c9000400 	stmdbgt	r0, {sl}
    2bcc:	04000007 	streq	r0, [r0], #-7
    2bd0:	00002901 	andeq	r2, r0, r1, lsl #18
    2bd4:	14370100 	ldrtne	r0, [r7], #-256	; 0x100
    2bd8:	039f0000 	orrseq	r0, pc, #0
    2bdc:	03700000 	cmneq	r0, #0
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	0c310000 	ldceq	0, cr0, [r1], #-0
    2be8:	04020000 	streq	r0, [r2], #-0
    2bec:	00082605 	andeq	r2, r8, r5, lsl #12
    2bf0:	05020200 	streq	r0, [r2, #-512]	; 0x200
    2bf4:	000007f8 	strdeq	r0, [r0], -r8
    2bf8:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    2bfc:	02000009 	andeq	r0, r0, #9
    2c00:	09330704 	ldmdbeq	r3!, {r2, r8, r9, sl}
    2c04:	75030000 	strvc	r0, [r3, #-0]
    2c08:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
    2c0c:	00004c28 	andeq	r4, r0, r8, lsr #24
    2c10:	07020200 	streq	r0, [r2, -r0, lsl #4]
    2c14:	00000bd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2c18:	00387503 	eorseq	r7, r8, r3, lsl #10
    2c1c:	005d2902 	subseq	r2, sp, r2, lsl #18
    2c20:	01020000 	mrseq	r0, (UNDEF: 2)
    2c24:	0009d508 	andeq	sp, r9, r8, lsl #10
    2c28:	07040200 	streq	r0, [r4, -r0, lsl #4]
    2c2c:	0000092a 	andeq	r0, r0, sl, lsr #18
    2c30:	00530404 	subseq	r0, r3, r4, lsl #8
    2c34:	ec050000 	stc	0, cr0, [r5], {-0}
    2c38:	01000013 	tsteq	r0, r3, lsl r0
    2c3c:	00963003 	addseq	r3, r6, r3
    2c40:	00060000 	andeq	r0, r6, r0
    2c44:	00000014 	andeq	r0, r0, r4, lsl r0
    2c48:	00149606 	andseq	r9, r4, r6, lsl #12
    2c4c:	29060100 	stmdbcs	r6, {r8}
    2c50:	02000014 	andeq	r0, r0, #20
    2c54:	00148806 	andseq	r8, r4, r6, lsl #16
    2c58:	07000300 	streq	r0, [r0, -r0, lsl #6]
    2c5c:	000013ed 	andeq	r1, r0, sp, ror #7
    2c60:	00713703 	rsbseq	r3, r1, r3, lsl #14
    2c64:	6b080000 	blvs	202c6c <__Stack_Size+0x20286c>
    2c68:	b0000000 	andlt	r0, r0, r0
    2c6c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    2c70:	00000041 	andeq	r0, r0, r1, asr #32
    2c74:	a1040400 	tstge	r4, r0, lsl #8
    2c78:	0a000000 	beq	2c80 <__Stack_Size+0x2880>
    2c7c:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    2c80:	537f0330 	cmnpl	pc, #48, 6	; 0xc0000000
    2c84:	0b000001 	bleq	2c90 <__Stack_Size+0x2890>
    2c88:	00002965 	andeq	r2, r0, r5, ror #18
    2c8c:	01548103 	cmpeq	r4, r3, lsl #2
    2c90:	0b000000 	bleq	2c98 <__Stack_Size+0x2898>
    2c94:	000016cc 	andeq	r1, r0, ip, asr #13
    2c98:	01548203 	cmpeq	r4, r3, lsl #4
    2c9c:	0b040000 	bleq	102ca4 <__Stack_Size+0x1028a4>
    2ca0:	0000146f 	andeq	r1, r0, pc, ror #8
    2ca4:	01548503 	cmpeq	r4, r3, lsl #10
    2ca8:	0b080000 	bleq	202cb0 <__Stack_Size+0x2028b0>
    2cac:	0000140c 	andeq	r1, r0, ip, lsl #8
    2cb0:	01548603 	cmpeq	r4, r3, lsl #12
    2cb4:	0b0c0000 	bleq	302cbc <__Stack_Size+0x3028bc>
    2cb8:	00001442 	andeq	r1, r0, r2, asr #8
    2cbc:	01699803 	cmneq	r9, r3, lsl #16
    2cc0:	0b100000 	bleq	402cc8 <__Stack_Size+0x4028c8>
    2cc4:	000013c3 	andeq	r1, r0, r3, asr #7
    2cc8:	0169a303 	cmneq	r9, r3, lsl #6
    2ccc:	0b140000 	bleq	502cd4 <__Stack_Size+0x5028d4>
    2cd0:	00001453 	andeq	r1, r0, r3, asr r4
    2cd4:	0183ad03 	orreq	sl, r3, r3, lsl #26
    2cd8:	0b180000 	bleq	602ce0 <__Stack_Size+0x6028e0>
    2cdc:	00001698 	muleq	r0, r8, r6
    2ce0:	00b0af03 	adcseq	sl, r0, r3, lsl #30
    2ce4:	0b1c0000 	bleq	702cec <__Stack_Size+0x7028ec>
    2ce8:	000019db 	ldrdeq	r1, [r0], -fp
    2cec:	00b0b003 	adcseq	fp, r0, r3
    2cf0:	0b200000 	bleq	802cf8 <__Stack_Size+0x8028f8>
    2cf4:	000018d9 	ldrdeq	r1, [r0], -r9
    2cf8:	00b0b103 	adcseq	fp, r0, r3, lsl #2
    2cfc:	0b240000 	bleq	902d04 <__Stack_Size+0x902904>
    2d00:	000013ac 	andeq	r1, r0, ip, lsr #7
    2d04:	0189b503 	orreq	fp, r9, r3, lsl #10
    2d08:	0b280000 	bleq	a02d10 <__Stack_Size+0xa02910>
    2d0c:	00003743 	andeq	r3, r0, r3, asr #14
    2d10:	0053b703 	subseq	fp, r3, r3, lsl #14
    2d14:	002c0000 	eoreq	r0, ip, r0
    2d18:	5304040c 	movwpl	r0, #17420	; 0x440c
    2d1c:	08000001 	stmdaeq	r0, {r0}
    2d20:	00000096 	muleq	r0, r6, r0
    2d24:	00000169 	andeq	r0, r0, r9, ror #2
    2d28:	00005309 	andeq	r5, r0, r9, lsl #6
    2d2c:	04040000 	streq	r0, [r4], #-0
    2d30:	0000015a 	andeq	r0, r0, sl, asr r1
    2d34:	00009608 	andeq	r9, r0, r8, lsl #12
    2d38:	00018300 	andeq	r8, r1, r0, lsl #6
    2d3c:	00530900 	subseq	r0, r3, r0, lsl #18
    2d40:	53090000 	movwpl	r0, #36864	; 0x9000
    2d44:	00000000 	andeq	r0, r0, r0
    2d48:	016f0404 	cmneq	pc, r4, lsl #8
    2d4c:	040d0000 	streq	r0, [sp], #-0
    2d50:	0013a007 	andseq	sl, r3, r7
    2d54:	b6b90300 	ldrtlt	r0, [r9], r0, lsl #6
    2d58:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    2d5c:	00001030 	andeq	r1, r0, r0, lsr r0
    2d60:	0d8c3e01 	stceq	14, cr3, [ip, #4]
    2d64:	006c0800 	rsbeq	r0, ip, r0, lsl #16
    2d68:	9c010000 	stcls	0, cr0, [r1], {-0}
    2d6c:	000001b5 			; <UNDEFINED> instruction: 0x000001b5
    2d70:	000dba0f 	andeq	fp, sp, pc, lsl #20
    2d74:	00021e08 	andeq	r1, r2, r8, lsl #28
    2d78:	e6100000 	ldr	r0, [r0], -r0
    2d7c:	01000013 	tsteq	r0, r3, lsl r0
    2d80:	0001c61a 	andeq	ip, r1, sl, lsl r6
    2d84:	e6030500 	str	r0, [r3], -r0, lsl #10
    2d88:	11200006 	teqne	r0, r6
    2d8c:	00000041 	andeq	r0, r0, r1, asr #32
    2d90:	0013d612 	andseq	sp, r3, r2, lsl r6
    2d94:	8bee0300 	blhi	ffb8399c <SCS_BASE+0x1fb7599c>
    2d98:	10000001 	andne	r0, r0, r1
    2d9c:	000013f4 	strdeq	r1, [r0], -r4
    2da0:	01e71b01 	mvneq	r1, r1, lsl #22
    2da4:	03050000 	movweq	r0, #20480	; 0x5000
    2da8:	20000118 	andcs	r0, r0, r8, lsl r1
    2dac:	00005311 	andeq	r5, r0, r1, lsl r3
    2db0:	01541300 	cmpeq	r4, r0, lsl #6
    2db4:	01fc0000 	mvnseq	r0, r0
    2db8:	64140000 	ldrvs	r0, [r4], #-0
    2dbc:	06000000 	streq	r0, [r0], -r0
    2dc0:	141f1000 	ldrne	r1, [pc], #-0	; 2dc8 <__Stack_Size+0x29c8>
    2dc4:	25010000 	strcs	r0, [r1, #-0]
    2dc8:	000001ec 	andeq	r0, r0, ip, ror #3
    2dcc:	00380305 	eorseq	r0, r8, r5, lsl #6
    2dd0:	b8102000 	ldmdalt	r0, {sp}
    2dd4:	01000013 	tsteq	r0, r3, lsl r0
    2dd8:	0001ec30 	andeq	lr, r1, r0, lsr ip
    2ddc:	1c030500 	cfstr32ne	mvfx0, [r3], {-0}
    2de0:	15200000 	strne	r0, [r0, #-0]!
    2de4:	00001481 	andeq	r1, r0, r1, lsl #9
    2de8:	55001a04 	strpl	r1, [r0, #-2564]	; 0xa04
    2dec:	0400000b 	streq	r0, [r0], #-11
    2df0:	0008d200 	andeq	sp, r8, r0, lsl #4
    2df4:	29010400 	stmdbcs	r1, {sl}
    2df8:	01000000 	mrseq	r0, (UNDEF: 0)
    2dfc:	0000153e 	andeq	r1, r0, lr, lsr r5
    2e00:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    2e04:	00000380 	andeq	r0, r0, r0, lsl #7
    2e08:	00000000 	andeq	r0, r0, r0
    2e0c:	00000cc3 	andeq	r0, r0, r3, asr #25
    2e10:	26050402 	strcs	r0, [r5], -r2, lsl #8
    2e14:	02000008 	andeq	r0, r0, #8
    2e18:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    2e1c:	01020000 	mrseq	r0, (UNDEF: 2)
    2e20:	0009d706 	andeq	sp, r9, r6, lsl #14
    2e24:	33750300 	cmncc	r5, #0, 6
    2e28:	27020032 	smladxcs	r2, r2, r0, r0
    2e2c:	00000045 	andeq	r0, r0, r5, asr #32
    2e30:	33070402 	movwcc	r0, #29698	; 0x7402
    2e34:	03000009 	movweq	r0, #9
    2e38:	00363175 	eorseq	r3, r6, r5, ror r1
    2e3c:	00572802 	subseq	r2, r7, r2, lsl #16
    2e40:	02020000 	andeq	r0, r2, #0
    2e44:	000bd007 	andeq	sp, fp, r7
    2e48:	38750300 	ldmdacc	r5!, {r8, r9}^
    2e4c:	68290200 	stmdavs	r9!, {r9}
    2e50:	02000000 	andeq	r0, r0, #0
    2e54:	09d50801 	ldmibeq	r5, {r0, fp}^
    2e58:	04020000 	streq	r0, [r2], #-0
    2e5c:	00092a07 	andeq	r2, r9, r7, lsl #20
    2e60:	16000400 	strne	r0, [r0], -r0, lsl #8
    2e64:	04010000 	streq	r0, [r1], #-0
    2e68:	00009b16 	andeq	r9, r0, r6, lsl fp
    2e6c:	177e0500 	ldrbne	r0, [lr, -r0, lsl #10]!
    2e70:	05000000 	streq	r0, [r0, #-0]
    2e74:	00001899 	muleq	r0, r9, r8
    2e78:	158b0501 	strne	r0, [fp, #1281]	; 0x501
    2e7c:	05020000 	streq	r0, [r2, #-0]
    2e80:	000019ef 	andeq	r1, r0, pc, ror #19
    2e84:	d8060003 	stmdale	r6, {r0, r1}
    2e88:	08000014 	stmdaeq	r0, {r2, r4}
    2e8c:	00c02703 	sbceq	r2, r0, r3, lsl #14
    2e90:	47070000 	strmi	r0, [r7, -r0]
    2e94:	03000017 	movweq	r0, #23
    2e98:	0000c029 	andeq	ip, r0, r9, lsr #32
    2e9c:	d2070000 	andle	r0, r7, #0
    2ea0:	03000016 	movweq	r0, #22
    2ea4:	00004c2a 	andeq	r4, r0, sl, lsr #24
    2ea8:	08000400 	stmdaeq	r0, {sl}
    2eac:	00005e04 	andeq	r5, r0, r4, lsl #28
    2eb0:	17c90900 	strbne	r0, [r9, r0, lsl #18]
    2eb4:	2c030000 	stccs	0, cr0, [r3], {-0}
    2eb8:	0000009b 	muleq	r0, fp, r0
    2ebc:	0017c809 	andseq	ip, r7, r9, lsl #16
    2ec0:	dc2c0300 	stcle	3, cr0, [ip], #-0
    2ec4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    2ec8:	00009b04 	andeq	r9, r0, r4, lsl #22
    2ecc:	13ec0400 	mvnne	r0, #0, 8
    2ed0:	03010000 	movweq	r0, #4096	; 0x1000
    2ed4:	00010730 	andeq	r0, r1, r0, lsr r7
    2ed8:	14000500 	strne	r0, [r0], #-1280	; 0x500
    2edc:	05000000 	streq	r0, [r0, #-0]
    2ee0:	00001496 	muleq	r0, r6, r4
    2ee4:	14290501 	strtne	r0, [r9], #-1281	; 0x501
    2ee8:	05020000 	streq	r0, [r2, #-0]
    2eec:	00001488 	andeq	r1, r0, r8, lsl #9
    2ef0:	ed090003 	stc	0, cr0, [r9, #-12]
    2ef4:	03000013 	movweq	r0, #19
    2ef8:	0000e237 	andeq	lr, r0, r7, lsr r2
    2efc:	183e0600 	ldmdane	lr!, {r9, sl}
    2f00:	030c0000 	movweq	r0, #49152	; 0xc000
    2f04:	00014f3b 	andeq	r4, r1, fp, lsr pc
    2f08:	15b40700 	ldrne	r0, [r4, #1792]!	; 0x700
    2f0c:	53030000 	movwpl	r0, #12288	; 0x3000
    2f10:	0000004c 	andeq	r0, r0, ip, asr #32
    2f14:	198a0700 	stmibne	sl, {r8, r9, sl}
    2f18:	54030000 	strpl	r0, [r3], #-0
    2f1c:	0000004c 	andeq	r0, r0, ip, asr #32
    2f20:	37460702 	strbcc	r0, [r6, -r2, lsl #14]
    2f24:	55030000 	strpl	r0, [r3, #-0]
    2f28:	0000004c 	andeq	r0, r0, ip, asr #32
    2f2c:	18ad0704 	stmiane	sp!, {r2, r8, r9, sl}
    2f30:	56030000 	strpl	r0, [r3], -r0
    2f34:	0000015e 	andeq	r0, r0, lr, asr r1
    2f38:	c00a0008 	andgt	r0, sl, r8
    2f3c:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    2f40:	0b000001 	bleq	2f4c <__Stack_Size+0x2b4c>
    2f44:	0000004c 	andeq	r0, r0, ip, asr #32
    2f48:	4f040800 	svcmi	0x00040800
    2f4c:	09000001 	stmdbeq	r0, {r0}
    2f50:	0000183f 	andeq	r1, r0, pc, lsr r8
    2f54:	01125703 	tsteq	r2, r3, lsl #14
    2f58:	84060000 	strhi	r0, [r6], #-0
    2f5c:	02000018 	andeq	r0, r0, #24
    2f60:	01945b03 	orrseq	r5, r4, r3, lsl #22
    2f64:	ac070000 	stcge	0, cr0, [r7], {-0}
    2f68:	03000016 	movweq	r0, #22
    2f6c:	00005e5d 	andeq	r5, r0, sp, asr lr
    2f70:	d8070000 	stmdale	r7, {}	; <UNPREDICTABLE>
    2f74:	03000017 	movweq	r0, #23
    2f78:	00005e5e 	andeq	r5, r0, lr, asr lr
    2f7c:	09000100 	stmdbeq	r0, {r8}
    2f80:	00001885 	andeq	r1, r0, r5, lsl #17
    2f84:	016f6003 	cmneq	pc, r3
    2f88:	420c0000 	andmi	r0, ip, #0
    2f8c:	03020057 	movweq	r0, #8279	; 0x2057
    2f90:	0001c365 	andeq	ip, r1, r5, ror #6
    2f94:	62620d00 	rsbvs	r0, r2, #0, 26
    2f98:	67030031 	smladxvs	r3, r1, r0, r0
    2f9c:	0000005e 	andeq	r0, r0, lr, asr r0
    2fa0:	62620d00 	rsbvs	r0, r2, #0, 26
    2fa4:	68030030 	stmdavs	r3, {r4, r5}
    2fa8:	0000005e 	andeq	r0, r0, lr, asr r0
    2fac:	020e0001 	andeq	r0, lr, #1
    2fb0:	01df6203 	bicseq	r6, pc, r3, lsl #4
    2fb4:	770f0000 	strvc	r0, [pc, -r0]
    2fb8:	4c640300 	stclmi	3, cr0, [r4], #-0
    2fbc:	0f000000 	svceq	0x00000000
    2fc0:	03007762 	movweq	r7, #1890	; 0x762
    2fc4:	00019f6a 	andeq	r9, r1, sl, ror #30
    2fc8:	ff090000 			; <UNDEFINED> instruction: 0xff090000
    2fcc:	03000019 	movweq	r0, #25
    2fd0:	0001c36b 	andeq	ip, r1, fp, ror #6
    2fd4:	15310600 	ldrne	r0, [r1, #-1536]!	; 0x600
    2fd8:	031c0000 	tsteq	ip, #0
    2fdc:	00027b6d 	andeq	r7, r2, sp, ror #22
    2fe0:	18ed0700 	stmiane	sp!, {r8, r9, sl}^
    2fe4:	6f030000 	svcvs	0x00030000
    2fe8:	0000005e 	andeq	r0, r0, lr, asr r0
    2fec:	14a00700 	strtne	r0, [r0], #1792	; 0x700
    2ff0:	70030000 	andvc	r0, r3, r0
    2ff4:	0000005e 	andeq	r0, r0, lr, asr r0
    2ff8:	167c0701 	ldrbtne	r0, [ip], -r1, lsl #14
    2ffc:	71030000 	mrsvc	r0, (UNDEF: 3)
    3000:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3004:	15570702 	ldrbne	r0, [r7, #-1794]	; 0x702
    3008:	72030000 	andvc	r0, r3, #0
    300c:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3010:	175c0704 	ldrbne	r0, [ip, -r4, lsl #14]
    3014:	73030000 	movwvc	r0, #12288	; 0x3000
    3018:	000001df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    301c:	188c0706 	stmne	ip, {r1, r2, r8, r9, sl}
    3020:	75030000 	strvc	r0, [r3, #-0]
    3024:	0000005e 	andeq	r0, r0, lr, asr r0
    3028:	197a0708 	ldmdbne	sl!, {r3, r8, r9, sl}^
    302c:	76030000 	strvc	r0, [r3], -r0
    3030:	0000005e 	andeq	r0, r0, lr, asr r0
    3034:	17680709 	strbne	r0, [r8, -r9, lsl #14]!
    3038:	77030000 	strvc	r0, [r3, -r0]
    303c:	0000005e 	andeq	r0, r0, lr, asr r0
    3040:	17b6070a 	ldrne	r0, [r6, sl, lsl #14]!
    3044:	78030000 	stmdavc	r3, {}	; <UNPREDICTABLE>
    3048:	0000005e 	andeq	r0, r0, lr, asr r0
    304c:	1825070b 	stmdane	r5!, {r0, r1, r3, r8, r9, sl}
    3050:	79030000 	stmdbvc	r3, {}	; <UNPREDICTABLE>
    3054:	0000005e 	andeq	r0, r0, lr, asr r0
    3058:	195e070c 	ldmdbne	lr, {r2, r3, r8, r9, sl}^
    305c:	7c030000 	stcvc	0, cr0, [r3], {-0}
    3060:	00000164 	andeq	r0, r0, r4, ror #2
    3064:	32090010 	andcc	r0, r9, #16
    3068:	03000015 	movweq	r0, #21
    306c:	0001ea7d 	andeq	lr, r1, sp, ror sl
    3070:	139f0600 	orrsne	r0, pc, #0, 12
    3074:	03300000 	teqeq	r0, #0
    3078:	0003237f 	andeq	r2, r3, pc, ror r3
    307c:	29650700 	stmdbcs	r5!, {r8, r9, sl}^
    3080:	81030000 	mrshi	r0, (UNDEF: 3)
    3084:	00000324 	andeq	r0, r0, r4, lsr #6
    3088:	16cc0700 	strbne	r0, [ip], r0, lsl #14
    308c:	82030000 	andhi	r0, r3, #0
    3090:	00000324 	andeq	r0, r0, r4, lsr #6
    3094:	146f0704 	strbtne	r0, [pc], #-1796	; 309c <__Stack_Size+0x2c9c>
    3098:	85030000 	strhi	r0, [r3, #-0]
    309c:	00000324 	andeq	r0, r0, r4, lsr #6
    30a0:	140c0708 	strne	r0, [ip], #-1800	; 0x708
    30a4:	86030000 	strhi	r0, [r3], -r0
    30a8:	00000324 	andeq	r0, r0, r4, lsr #6
    30ac:	1442070c 	strbne	r0, [r2], #-1804	; 0x70c
    30b0:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    30b4:	00000339 	andeq	r0, r0, r9, lsr r3
    30b8:	13c30710 	bicne	r0, r3, #16, 14	; 0x400000
    30bc:	a3030000 	movwge	r0, #12288	; 0x3000
    30c0:	00000339 	andeq	r0, r0, r9, lsr r3
    30c4:	14530714 	ldrbne	r0, [r3], #-1812	; 0x714
    30c8:	ad030000 	stcge	0, cr0, [r3, #-0]
    30cc:	00000353 	andeq	r0, r0, r3, asr r3
    30d0:	16980718 			; <UNDEFINED> instruction: 0x16980718
    30d4:	af030000 	svcge	0x00030000
    30d8:	0000015e 	andeq	r0, r0, lr, asr r1
    30dc:	19db071c 	ldmibne	fp, {r2, r3, r4, r8, r9, sl}^
    30e0:	b0030000 	andlt	r0, r3, r0
    30e4:	0000015e 	andeq	r0, r0, lr, asr r1
    30e8:	18d90720 	ldmne	r9, {r5, r8, r9, sl}^
    30ec:	b1030000 	mrslt	r0, (UNDEF: 3)
    30f0:	0000015e 	andeq	r0, r0, lr, asr r1
    30f4:	13ac0724 			; <UNDEFINED> instruction: 0x13ac0724
    30f8:	b5030000 	strlt	r0, [r3, #-0]
    30fc:	00000359 	andeq	r0, r0, r9, asr r3
    3100:	37430728 	strbcc	r0, [r3, -r8, lsr #14]
    3104:	b7030000 	strlt	r0, [r3, -r0]
    3108:	0000005e 	andeq	r0, r0, lr, asr r0
    310c:	0810002c 	ldmdaeq	r0, {r2, r3, r5}
    3110:	00032304 	andeq	r2, r3, r4, lsl #6
    3114:	01070a00 	tsteq	r7, r0, lsl #20
    3118:	03390000 	teqeq	r9, #0
    311c:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    3120:	00000000 	andeq	r0, r0, r0
    3124:	032a0408 	teqeq	sl, #8, 8	; 0x8000000
    3128:	070a0000 	streq	r0, [sl, -r0]
    312c:	53000001 	movwpl	r0, #1
    3130:	0b000003 	bleq	3144 <__Stack_Size+0x2d44>
    3134:	0000005e 	andeq	r0, r0, lr, asr r0
    3138:	00005e0b 	andeq	r5, r0, fp, lsl #28
    313c:	04080000 	streq	r0, [r8], #-0
    3140:	0000033f 	andeq	r0, r0, pc, lsr r3
    3144:	a0090411 	andge	r0, r9, r1, lsl r4
    3148:	03000013 	movweq	r0, #19
    314c:	000286b9 			; <UNDEFINED> instruction: 0x000286b9
    3150:	14f20600 	ldrbtne	r0, [r2], #1536	; 0x600
    3154:	03240000 	teqeq	r4, #0
    3158:	0003dfbb 			; <UNDEFINED> instruction: 0x0003dfbb
    315c:	17f40700 	ldrbne	r0, [r4, r0, lsl #14]!
    3160:	bd030000 	stclt	0, cr0, [r3, #-0]
    3164:	00000324 	andeq	r0, r0, r4, lsr #6
    3168:	16f00700 	ldrbtne	r0, [r0], r0, lsl #14
    316c:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    3170:	00000324 	andeq	r0, r0, r4, lsr #6
    3174:	16540704 	ldrbne	r0, [r4], -r4, lsl #14
    3178:	bf030000 	svclt	0x00030000
    317c:	00000324 	andeq	r0, r0, r4, lsr #6
    3180:	17060708 	strne	r0, [r6, -r8, lsl #14]
    3184:	c0030000 	andgt	r0, r3, r0
    3188:	00000324 	andeq	r0, r0, r4, lsr #6
    318c:	150a070c 	strne	r0, [sl, #-1804]	; 0x70c
    3190:	c1030000 	mrsgt	r0, (UNDEF: 3)
    3194:	00000324 	andeq	r0, r0, r4, lsr #6
    3198:	18b60710 	ldmne	r6!, {r4, r8, r9, sl}
    319c:	c2030000 	andgt	r0, r3, #0
    31a0:	00000324 	andeq	r0, r0, r4, lsr #6
    31a4:	19960714 	ldmibne	r6, {r2, r4, r8, r9, sl}
    31a8:	c3030000 	movwgt	r0, #12288	; 0x3000
    31ac:	00000324 	andeq	r0, r0, r4, lsr #6
    31b0:	159e0718 	ldrne	r0, [lr, #1816]	; 0x718
    31b4:	c4030000 	strgt	r0, [r3], #-0
    31b8:	00000324 	andeq	r0, r0, r4, lsr #6
    31bc:	1666071c 			; <UNDEFINED> instruction: 0x1666071c
    31c0:	c5030000 	strgt	r0, [r3, #-0]
    31c4:	00000324 	andeq	r0, r0, r4, lsr #6
    31c8:	f3090020 	vhadd.u8	d0, d9, d16
    31cc:	03000014 	movweq	r0, #20
    31d0:	000366c7 	andeq	r6, r3, r7, asr #13
    31d4:	05081200 	streq	r1, [r8, #-512]	; 0x200
    31d8:	00042316 	andeq	r2, r4, r6, lsl r3
    31dc:	15df0700 	ldrbne	r0, [pc, #1792]	; 38e4 <__Stack_Size+0x34e4>
    31e0:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    31e4:	0000003a 	andeq	r0, r0, sl, lsr r0
    31e8:	14b90700 	ldrtne	r0, [r9], #1792	; 0x700
    31ec:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
    31f0:	0000005e 	andeq	r0, r0, lr, asr r0
    31f4:	15190704 	ldrne	r0, [r9, #-1796]	; 0x704
    31f8:	1a050000 	bne	143200 <__Stack_Size+0x142e00>
    31fc:	0000005e 	andeq	r0, r0, lr, asr r0
    3200:	187b0705 	ldmdane	fp!, {r0, r2, r8, r9, sl}^
    3204:	1b050000 	blne	14320c <__Stack_Size+0x142e0c>
    3208:	0000005e 	andeq	r0, r0, lr, asr r0
    320c:	1c090006 	stcne	0, cr0, [r9], {6}
    3210:	0500001a 	streq	r0, [r0, #-26]
    3214:	0003ea1c 	andeq	lr, r3, ip, lsl sl
    3218:	0a1f0400 	beq	7c4220 <__Stack_Size+0x7c3e20>
    321c:	06010000 	streq	r0, [r1], -r0
    3220:	00045f30 	andeq	r5, r4, r0, lsr pc
    3224:	0a610500 	beq	184462c <__Stack_Size+0x184422c>
    3228:	05000000 	streq	r0, [r0, #-0]
    322c:	00000be3 	andeq	r0, r0, r3, ror #23
    3230:	05e90501 	strbeq	r0, [r9, #1281]!	; 0x501
    3234:	05020000 	streq	r0, [r2, #-0]
    3238:	00000c23 	andeq	r0, r0, r3, lsr #24
    323c:	04b20503 	ldrteq	r0, [r2], #1283	; 0x503
    3240:	05040000 	streq	r0, [r4, #-0]
    3244:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
    3248:	4d130005 	ldcmi	0, cr0, [r3, #-20]	; 0xffffffec
    324c:	01000018 	tsteq	r0, r8, lsl r0
    3250:	000df8c9 	andeq	pc, sp, r9, asr #17
    3254:	00001808 	andeq	r1, r0, r8, lsl #16
    3258:	809c0100 	addshi	r0, ip, r0, lsl #2
    325c:	14000004 	strne	r0, [r0], #-4
    3260:	00001718 	andeq	r1, r0, r8, lsl r7
    3264:	0480cb01 	streq	ip, [r0], #2817	; 0xb01
    3268:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    326c:	00027b04 	andeq	r7, r2, r4, lsl #22
    3270:	171e1500 	ldrne	r1, [lr, -r0, lsl #10]
    3274:	db010000 	blle	4327c <__Stack_Size+0x42e7c>
    3278:	08000e10 	stmdaeq	r0, {r4, r9, sl, fp}
    327c:	0000000c 	andeq	r0, r0, ip
    3280:	0a159c01 	beq	56a28c <__Stack_Size+0x569e8c>
    3284:	01000018 	tsteq	r0, r8, lsl r0
    3288:	000e1ce8 	andeq	r1, lr, r8, ror #25
    328c:	00001408 	andeq	r1, r0, r8, lsl #8
    3290:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    3294:	000018fe 	strdeq	r1, [r0], -lr
    3298:	0e30fb01 	vaddeq.f64	d15, d0, d1
    329c:	00020800 	andeq	r0, r2, r0, lsl #16
    32a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    32a4:	0019ae16 	andseq	sl, r9, r6, lsl lr
    32a8:	01080100 	mrseq	r0, (UNDEF: 24)
    32ac:	00000107 	andeq	r0, r0, r7, lsl #2
    32b0:	08000e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp}
    32b4:	0000005c 	andeq	r0, r0, ip, asr r0
    32b8:	05009c01 	streq	r9, [r0, #-3073]	; 0xc01
    32bc:	52170000 	andspl	r0, r7, #0
    32c0:	01000017 	tsteq	r0, r7, lsl r0
    32c4:	005e0108 	subseq	r0, lr, r8, lsl #2
    32c8:	07e60000 	strbeq	r0, [r6, r0]!
    32cc:	6f180000 	svcvs	0x00180000
    32d0:	01000018 	tsteq	r0, r8, lsl r0
    32d4:	015e010d 	cmpeq	lr, sp, lsl #2
    32d8:	08200000 	stmdaeq	r0!, {}	; <UNPREDICTABLE>
    32dc:	7a190000 	bvc	6432e4 <__Stack_Size+0x642ee4>
    32e0:	1a08000e 	bne	203320 <__Stack_Size+0x202f20>
    32e4:	74025001 	strvc	r5, [r2], #-1
    32e8:	16000000 	strne	r0, [r0], -r0
    32ec:	0000156d 	andeq	r1, r0, sp, ror #10
    32f0:	07013401 	streq	r3, [r1, -r1, lsl #8]
    32f4:	90000001 	andls	r0, r0, r1
    32f8:	2408000e 	strcs	r0, [r8], #-14
    32fc:	01000000 	mrseq	r0, (UNDEF: 0)
    3300:	00052b9c 	muleq	r5, ip, fp
    3304:	17521700 	ldrbne	r1, [r2, -r0, lsl #14]
    3308:	34010000 	strcc	r0, [r1], #-0
    330c:	00005e01 	andeq	r5, r0, r1, lsl #28
    3310:	00086200 	andeq	r6, r8, r0, lsl #4
    3314:	2b160000 	blcs	58331c <__Stack_Size+0x582f1c>
    3318:	01000019 	tsteq	r0, r9, lsl r0
    331c:	0107018e 	smlabbeq	r7, lr, r1, r0
    3320:	0eb40000 	cdpeq	0, 11, cr0, cr4, cr0, {0}
    3324:	00100800 	andseq	r0, r0, r0, lsl #16
    3328:	9c010000 	stcls	0, cr0, [r1], {-0}
    332c:	00000564 	andeq	r0, r0, r4, ror #10
    3330:	0017be17 	andseq	fp, r7, r7, lsl lr
    3334:	018e0100 	orreq	r0, lr, r0, lsl #2
    3338:	0000005e 	andeq	r0, r0, lr, asr r0
    333c:	0000089c 	muleq	r0, ip, r8
    3340:	00182d1b 	andseq	r2, r8, fp, lsl sp
    3344:	018e0100 	orreq	r0, lr, r0, lsl #2
    3348:	0000005e 	andeq	r0, r0, lr, asr r0
    334c:	16005101 	strne	r5, [r0], -r1, lsl #2
    3350:	0000162b 	andeq	r1, r0, fp, lsr #12
    3354:	c001a301 	andgt	sl, r1, r1, lsl #6
    3358:	c4000000 	strgt	r0, [r0], #-0
    335c:	1808000e 	stmdane	r8, {r1, r2, r3}
    3360:	01000000 	mrseq	r0, (UNDEF: 0)
    3364:	00058f9c 	muleq	r5, ip, pc	; <UNPREDICTABLE>
    3368:	3d321700 	ldccc	7, cr1, [r2, #-0]
    336c:	a3010000 	movwge	r0, #4096	; 0x1000
    3370:	00004c01 	andeq	r4, r0, r1, lsl #24
    3374:	0008d600 	andeq	sp, r8, r0, lsl #12
    3378:	97160000 	ldrls	r0, [r6, -r0]
    337c:	01000017 	tsteq	r0, r7, lsl r0
    3380:	00c001c1 	sbceq	r0, r0, r1, asr #3
    3384:	0edc0000 	cdpeq	0, 13, cr0, cr12, cr0, {0}
    3388:	002c0800 	eoreq	r0, ip, r0, lsl #16
    338c:	9c010000 	stcls	0, cr0, [r1], {-0}
    3390:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
    3394:	003d3217 	eorseq	r3, sp, r7, lsl r2
    3398:	01c10100 	biceq	r0, r1, r0, lsl #2
    339c:	0000004c 	andeq	r0, r0, ip, asr #32
    33a0:	000008f7 	strdeq	r0, [r0], -r7
    33a4:	1a061300 	bne	187fac <__Stack_Size+0x187bac>
    33a8:	6a010000 	bvs	433b0 <__Stack_Size+0x42fb0>
    33ac:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
    33b0:	00000024 	andeq	r0, r0, r4, lsr #32
    33b4:	05eb9c01 	strbeq	r9, [fp, #3073]!	; 0xc01
    33b8:	0e1c0000 	cdpeq	0, 1, cr0, cr12, cr0, {0}
    33bc:	5408000f 	strpl	r0, [r8], #-15
    33c0:	1c00000a 	stcne	0, cr0, [r0], {10}
    33c4:	08000f1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, sl, fp}
    33c8:	00000a5b 	andeq	r0, r0, fp, asr sl
    33cc:	000f1e1c 	andeq	r1, pc, ip, lsl lr	; <UNPREDICTABLE>
    33d0:	000a6608 	andeq	r6, sl, r8, lsl #12
    33d4:	bb130000 	bllt	4c33dc <__Stack_Size+0x4c2fdc>
    33d8:	01000016 	tsteq	r0, r6, lsl r0
    33dc:	000f2c84 	andeq	r2, pc, r4, lsl #25
    33e0:	0000e008 	andeq	lr, r0, r8
    33e4:	129c0100 	addsne	r0, ip, #0, 2
    33e8:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    33ec:	08000f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp}
    33f0:	00000a71 	andeq	r0, r0, r1, ror sl
    33f4:	00000614 	andeq	r0, r0, r4, lsl r6
    33f8:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    33fc:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    3400:	08000f4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, sl, fp}
    3404:	00000a83 	andeq	r0, r0, r3, lsl #21
    3408:	0000062f 	andeq	r0, r0, pc, lsr #12
    340c:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    3410:	1a02000a 	bne	83440 <__Stack_Size+0x83040>
    3414:	74025001 	strvc	r5, [r2], #-1
    3418:	561d0000 	ldrpl	r0, [sp], -r0
    341c:	9a08000f 	bls	203460 <__Stack_Size+0x203060>
    3420:	4800000a 	stmdami	r0, {r1, r3}
    3424:	1a000006 	bne	3444 <__Stack_Size+0x3044>
    3428:	40015101 	andmi	r5, r1, r1, lsl #2
    342c:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3430:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    3434:	08000f5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, sl, fp}
    3438:	00000ab1 			; <UNDEFINED> instruction: 0x00000ab1
    343c:	00000662 	andeq	r0, r0, r2, ror #12
    3440:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    3444:	011a4008 	tsteq	sl, r8
    3448:	00740250 	rsbseq	r0, r4, r0, asr r2
    344c:	0f661d00 	svceq	0x00661d00
    3450:	0ac80800 	beq	ff205458 <SCS_BASE+0x1f1f7458>
    3454:	067c0000 	ldrbteq	r0, [ip], -r0
    3458:	011a0000 	tsteq	sl, r0
    345c:	80080251 	andhi	r0, r8, r1, asr r2
    3460:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3464:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    3468:	08000f6c 	stmdaeq	r0, {r2, r3, r5, r6, r8, r9, sl, fp}
    346c:	00000adf 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3470:	00000690 	muleq	r0, r0, r6
    3474:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    3478:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    347c:	08000f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp}
    3480:	00000af1 	strdeq	r0, [r0], -r1
    3484:	000006a4 	andeq	r0, r0, r4, lsr #13
    3488:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    348c:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    3490:	08000f7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp}
    3494:	00000b08 	andeq	r0, r0, r8, lsl #22
    3498:	000006b8 			; <UNDEFINED> instruction: 0x000006b8
    349c:	0250011a 	subseq	r0, r0, #-2147483642	; 0x80000006
    34a0:	1d000074 	stcne	0, cr0, [r0, #-464]	; 0xfffffe30
    34a4:	08000f86 	stmdaeq	r0, {r1, r2, r7, r8, r9, sl, fp}
    34a8:	00000a83 	andeq	r0, r0, r3, lsl #21
    34ac:	000006d1 	ldrdeq	r0, [r0], -r1
    34b0:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    34b4:	011a0074 	tsteq	sl, r4, ror r0
    34b8:	00310150 	eorseq	r0, r1, r0, asr r1
    34bc:	000f8e1d 	andeq	r8, pc, sp, lsl lr	; <UNPREDICTABLE>
    34c0:	000ac808 	andeq	ip, sl, r8, lsl #16
    34c4:	0006ea00 	andeq	lr, r6, r0, lsl #20
    34c8:	51011a00 	tstpl	r1, r0, lsl #20
    34cc:	1ac00802 	bne	ff0054dc <SCS_BASE+0x1eff74dc>
    34d0:	31015001 	tstcc	r1, r1
    34d4:	0f961d00 	svceq	0x00961d00
    34d8:	0a9a0800 	beq	fe6854e0 <SCS_BASE+0x1e6774e0>
    34dc:	07030000 	streq	r0, [r3, -r0]
    34e0:	011a0000 	tsteq	sl, r0
    34e4:	20080251 	andcs	r0, r8, r1, asr r2
    34e8:	0150011a 	cmpeq	r0, sl, lsl r1
    34ec:	9e1d0031 	mrcls	0, 0, r0, cr13, cr1, {1}
    34f0:	1a08000f 	bne	203534 <__Stack_Size+0x203134>
    34f4:	1c00000b 	stcne	0, cr0, [r0], {11}
    34f8:	1a000007 	bne	351c <__Stack_Size+0x311c>
    34fc:	74025101 	strvc	r5, [r2], #-257	; 0x101
    3500:	50011a00 	andpl	r1, r1, r0, lsl #20
    3504:	1d003101 	stfnes	f3, [r0, #-4]
    3508:	08000fa8 	stmdaeq	r0, {r3, r5, r7, r8, r9, sl, fp}
    350c:	00000a83 	andeq	r0, r0, r3, lsl #21
    3510:	00000736 	andeq	r0, r0, r6, lsr r7
    3514:	0351011a 	cmpeq	r1, #-2147483642	; 0x80000006
    3518:	1a06000a 	bne	183548 <__Stack_Size+0x183148>
    351c:	32015001 	andcc	r5, r1, #1
    3520:	0fb21d00 	svceq	0x00b21d00
    3524:	0ac80800 	beq	ff20552c <SCS_BASE+0x1f1f752c>
    3528:	07500000 	ldrbeq	r0, [r0, -r0]
    352c:	011a0000 	tsteq	sl, r0
    3530:	000a0351 	andeq	r0, sl, r1, asr r3
    3534:	50011a01 	andpl	r1, r1, r1, lsl #20
    3538:	1d003201 	sfmne	f3, 4, [r0, #-4]
    353c:	08000fba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp}
    3540:	00000b1a 	andeq	r0, r0, sl, lsl fp
    3544:	00000769 	andeq	r0, r0, r9, ror #14
    3548:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    354c:	011a0074 	tsteq	sl, r4, ror r0
    3550:	00320150 	eorseq	r0, r2, r0, asr r1
    3554:	000fc21d 	andeq	ip, pc, sp, lsl r2	; <UNPREDICTABLE>
    3558:	000a9a08 	andeq	r9, sl, r8, lsl #20
    355c:	00078200 	andeq	r8, r7, r0, lsl #4
    3560:	51011a00 	tstpl	r1, r0, lsl #20
    3564:	1a200802 	bne	805574 <__Stack_Size+0x805174>
    3568:	32015001 	andcc	r5, r1, #1
    356c:	0fca1d00 	svceq	0x00ca1d00
    3570:	0a830800 	beq	fe0c5578 <SCS_BASE+0x1e0b7578>
    3574:	079b0000 	ldreq	r0, [fp, r0]
    3578:	011a0000 	tsteq	sl, r0
    357c:	00740251 	rsbseq	r0, r4, r1, asr r2
    3580:	0150011a 	cmpeq	r0, sl, lsl r1
    3584:	d41d0033 	ldrle	r0, [sp], #-51	; 0x33
    3588:	b108000f 	tstlt	r8, pc
    358c:	b500000a 	strlt	r0, [r0, #-10]
    3590:	1a000007 	bne	35b4 <__Stack_Size+0x31b4>
    3594:	0a035101 	beq	d79a0 <__Stack_Size+0xd75a0>
    3598:	011a0110 	tsteq	sl, r0, lsl r1
    359c:	00330150 	eorseq	r0, r3, r0, asr r1
    35a0:	000fdc1d 	andeq	sp, pc, sp, lsl ip	; <UNPREDICTABLE>
    35a4:	000af108 	andeq	pc, sl, r8, lsl #2
    35a8:	0007ce00 	andeq	ip, r7, r0, lsl #28
    35ac:	51011a00 	tstpl	r1, r0, lsl #20
    35b0:	1a400802 	bne	10055c0 <__Stack_Size+0x10051c0>
    35b4:	33015001 	movwcc	r5, #4097	; 0x1001
    35b8:	0fe61d00 	svceq	0x00e61d00
    35bc:	0b1a0800 	bleq	6855c4 <__Stack_Size+0x6851c4>
    35c0:	07e80000 	strbeq	r0, [r8, r0]!
    35c4:	011a0000 	tsteq	sl, r0
    35c8:	000a0351 	andeq	r0, sl, r1, asr r3
    35cc:	50011a30 	andpl	r1, r1, r0, lsr sl
    35d0:	1d003301 	stcne	3, cr3, [r0, #-4]
    35d4:	08000fee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp}
    35d8:	00000a9a 	muleq	r0, sl, sl
    35dc:	00000801 	andeq	r0, r0, r1, lsl #16
    35e0:	0251011a 	subseq	r0, r1, #-2147483642	; 0x80000006
    35e4:	011a0074 	tsteq	sl, r4, ror r0
    35e8:	00330150 	eorseq	r0, r3, r0, asr r1
    35ec:	000ff41e 	andeq	pc, pc, lr, lsl r4	; <UNPREDICTABLE>
    35f0:	000b3108 	andeq	r3, fp, r8, lsl #2
    35f4:	50011a00 	andpl	r1, r1, r0, lsl #20
    35f8:	00007402 	andeq	r7, r0, r2, lsl #8
    35fc:	16871600 	strne	r1, [r7], r0, lsl #12
    3600:	5d010000 	stcpl	0, cr0, [r1, #-0]
    3604:	0000c001 	andeq	ip, r0, r1
    3608:	00100c00 	andseq	r0, r0, r0, lsl #24
    360c:	00000c08 	andeq	r0, r0, r8, lsl #24
    3610:	509c0100 	addspl	r0, ip, r0, lsl #2
    3614:	17000008 	strne	r0, [r0, -r8]
    3618:	00003d32 	andeq	r3, r0, r2, lsr sp
    361c:	4c015d01 	stcmi	13, cr5, [r1], {1}
    3620:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3624:	1f000009 	svcne	0x00000009
    3628:	08001012 	stmdaeq	r0, {r1, r4, ip}
    362c:	00000b42 	andeq	r0, r0, r2, asr #22
    3630:	0551011a 	ldrbeq	r0, [r1, #-282]	; 0x11a
    3634:	00008c03 	andeq	r8, r0, r3, lsl #24
    3638:	16000020 	strne	r0, [r0], -r0, lsr #32
    363c:	000019ca 	andeq	r1, r0, sl, asr #19
    3640:	c0016a01 	andgt	r6, r1, r1, lsl #20
    3644:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    3648:	0c080010 	stceq	0, cr0, [r8], {16}
    364c:	01000000 	mrseq	r0, (UNDEF: 0)
    3650:	00088e9c 	muleq	r8, ip, lr
    3654:	3d321700 	ldccc	7, cr1, [r2, #-0]
    3658:	6a010000 	bvs	43660 <__Stack_Size+0x43260>
    365c:	00004c01 	andeq	r4, r0, r1, lsl #24
    3660:	00093900 	andeq	r3, r9, r0, lsl #18
    3664:	101e1f00 	andsne	r1, lr, r0, lsl #30
    3668:	0b420800 	bleq	1085670 <__Stack_Size+0x1085270>
    366c:	011a0000 	tsteq	sl, r0
    3670:	94030551 	strls	r0, [r3], #-1361	; 0x551
    3674:	00200000 	eoreq	r0, r0, r0
    3678:	18c81600 	stmiane	r8, {r9, sl, ip}^
    367c:	77010000 	strvc	r0, [r1, -r0]
    3680:	0000c001 	andeq	ip, r0, r1
    3684:	00102400 	andseq	r2, r0, r0, lsl #8
    3688:	00002008 	andeq	r2, r0, r8
    368c:	d29c0100 	addsle	r0, ip, #0, 2
    3690:	17000008 	strne	r0, [r0, -r8]
    3694:	00003d32 	andeq	r3, r0, r2, lsr sp
    3698:	4c017701 	stcmi	7, cr7, [r1], {1}
    369c:	5a000000 	bpl	36a4 <__Stack_Size+0x32a4>
    36a0:	18000009 	stmdane	r0, {r0, r3}
    36a4:	0000178f 	andeq	r1, r0, pc, lsl #15
    36a8:	5e017a01 	vmlapl.f32	s14, s2, s2
    36ac:	94000000 	strls	r0, [r0], #-0
    36b0:	20000009 	andcs	r0, r0, r9
    36b4:	08001038 	stmdaeq	r0, {r3, r4, r5, ip}
    36b8:	00000b42 	andeq	r0, r0, r2, asr #22
    36bc:	13d62100 	bicsne	r2, r6, #0, 2
    36c0:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    36c4:	0000035b 	andeq	r0, r0, fp, asr r3
    36c8:	005c0305 	subseq	r0, ip, r5, lsl #6
    36cc:	64212000 	strtvs	r2, [r1], #-0
    36d0:	01000035 	tsteq	r0, r5, lsr r0
    36d4:	0003df3e 	andeq	sp, r3, lr, lsr pc
    36d8:	bc030500 	cfstr32lt	mvfx0, [r3], {-0}
    36dc:	21200000 	teqcs	r0, r0
    36e0:	000015e7 	andeq	r1, r0, r7, ror #11
    36e4:	01942801 	orrseq	r2, r4, r1, lsl #16
    36e8:	03050000 	movweq	r0, #20480	; 0x5000
    36ec:	200000e0 	andcs	r0, r0, r0, ror #1
    36f0:	00195222 	andseq	r5, r9, r2, lsr #4
    36f4:	7bf10300 	blvc	ffc442fc <SCS_BASE+0x1fc362fc>
    36f8:	22000002 	andcs	r0, r0, #2
    36fc:	000015c0 	andeq	r1, r0, r0, asr #11
    3700:	04802207 	streq	r2, [r0], #519	; 0x207
    3704:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3708:	2b000000 	blcs	3710 <__Stack_Size+0x3310>
    370c:	24000009 	strcs	r0, [r0], #-9
    3710:	0000006f 	andeq	r0, r0, pc, rrx
    3714:	7a220011 	bvc	883760 <__Stack_Size+0x883360>
    3718:	08000012 	stmdaeq	r0, {r1, r4}
    371c:	00093637 	andeq	r3, r9, r7, lsr r6
    3720:	091b2500 	ldmdbeq	fp, {r8, sl, sp}
    3724:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3728:	4b000000 	blmi	3730 <__Stack_Size+0x3330>
    372c:	24000009 	strcs	r0, [r0], #-9
    3730:	0000006f 	andeq	r0, r0, pc, rrx
    3734:	d9220042 	stmdble	r2!, {r1, r6}
    3738:	08000012 	stmdaeq	r0, {r1, r4}
    373c:	00095638 	andeq	r5, r9, r8, lsr r6
    3740:	093b2500 	ldmdbeq	fp!, {r8, sl, sp}
    3744:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3748:	6b000000 	blvs	3750 <__Stack_Size+0x3350>
    374c:	24000009 	strcs	r0, [r0], #-9
    3750:	0000006f 	andeq	r0, r0, pc, rrx
    3754:	9c220003 	stcls	0, cr0, [r2], #-12
    3758:	08000012 	stmdaeq	r0, {r1, r4}
    375c:	0009763a 	andeq	r7, r9, sl, lsr r6
    3760:	095b2500 	ldmdbeq	fp, {r8, sl, sp}^
    3764:	5c220000 	stcpl	0, cr0, [r2], #-0
    3768:	08000012 	stmdaeq	r0, {r1, r4}
    376c:	0009863b 	andeq	r8, r9, fp, lsr r6
    3770:	091b2500 	ldmdbeq	fp, {r8, sl, sp}
    3774:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3778:	9b000000 	blls	3780 <__Stack_Size+0x3380>
    377c:	24000009 	strcs	r0, [r0], #-9
    3780:	0000006f 	andeq	r0, r0, pc, rrx
    3784:	ba220033 	blt	883858 <__Stack_Size+0x883458>
    3788:	08000012 	stmdaeq	r0, {r1, r4}
    378c:	0009a63c 	andeq	sl, r9, ip, lsr r6
    3790:	098b2500 	stmibeq	fp, {r8, sl, sp}
    3794:	5e230000 	cdppl	0, 2, cr0, cr3, cr0, {0}
    3798:	bb000000 	bllt	37a0 <__Stack_Size+0x33a0>
    379c:	24000009 	strcs	r0, [r0], #-9
    37a0:	0000006f 	andeq	r0, r0, pc, rrx
    37a4:	3e220019 	mcrcc	0, 1, r0, cr2, cr9, {0}
    37a8:	08000012 	stmdaeq	r0, {r1, r4}
    37ac:	0009ab3d 	andeq	sl, r9, sp, lsr fp
    37b0:	14a42100 	strtne	r2, [r4], #256	; 0x100
    37b4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    37b8:	0000005e 	andeq	r0, r0, lr, asr r0
    37bc:	011c0305 	tsteq	ip, r5, lsl #6
    37c0:	ba222000 	blt	88b7c8 <__Stack_Size+0x88b3c8>
    37c4:	01000003 	tsteq	r0, r3
    37c8:	0009e21a 	andeq	lr, r9, sl, lsl r2
    37cc:	003a2600 	eorseq	r2, sl, r0, lsl #12
    37d0:	62210000 	eorvs	r0, r1, #0
    37d4:	01000015 	tsteq	r0, r5, lsl r0
    37d8:	0004231c 	andeq	r2, r4, ip, lsl r3
    37dc:	54030500 	strpl	r0, [r3], #-1280	; 0x500
    37e0:	21200000 	teqcs	r0, r0
    37e4:	00001740 	andeq	r1, r0, r0, asr #14
    37e8:	00c64b01 	sbceq	r4, r6, r1, lsl #22
    37ec:	03050000 	movweq	r0, #20480	; 0x5000
    37f0:	2000008c 	andcs	r0, r0, ip, lsl #1
    37f4:	00196821 	andseq	r6, r9, r1, lsr #16
    37f8:	c6510100 	ldrbgt	r0, [r1], -r0, lsl #2
    37fc:	05000000 	streq	r0, [r0, #-0]
    3800:	00009403 	andeq	r9, r0, r3, lsl #8
    3804:	00c62320 	sbceq	r2, r6, r0, lsr #6
    3808:	0a2a0000 	beq	a83810 <__Stack_Size+0xa83410>
    380c:	6f240000 	svcvs	0x00240000
    3810:	03000000 	movweq	r0, #0
    3814:	15cd2100 	strbne	r2, [sp, #256]	; 0x100
    3818:	57010000 	strpl	r0, [r1, -r0]
    381c:	00000a1a 	andeq	r0, r0, sl, lsl sl
    3820:	009c0305 	addseq	r0, ip, r5, lsl #6
    3824:	ac272000 	stcge	0, cr2, [r7], #-0
    3828:	01000014 	tsteq	r0, r4, lsl r0
    382c:	0a4d0107 	beq	1343c50 <__Stack_Size+0x1343850>
    3830:	03050000 	movweq	r0, #20480	; 0x5000
    3834:	20000120 	andcs	r0, r0, r0, lsr #2
    3838:	69050428 	stmdbvs	r5, {r3, r5, sl}
    383c:	2900746e 	stmdbcs	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
    3840:	00001549 	andeq	r1, r0, r9, asr #10
    3844:	ec2a5406 	cfstrs	mvf5, [sl], #-24	; 0xffffffe8
    3848:	06000017 			; <UNDEFINED> instruction: 0x06000017
    384c:	00010744 	andeq	r0, r1, r4, asr #14
    3850:	15242a00 	strne	r2, [r4, #-2560]!	; 0xa00
    3854:	1a090000 	bne	24385c <__Stack_Size+0x24345c>
    3858:	0000003a 	andeq	r0, r0, sl, lsr r0
    385c:	00164a2b 	andseq	r4, r6, fp, lsr #20
    3860:	02620a00 	rsbeq	r0, r2, #0, 20
    3864:	00000a83 	andeq	r0, r0, r3, lsl #21
    3868:	00004c0b 	andeq	r4, r0, fp, lsl #24
    386c:	ce2b0000 	cdpgt	0, 2, cr0, cr11, cr0, {0}
    3870:	0a000014 	beq	38c8 <__Stack_Size+0x34c8>
    3874:	0a9a026a 	beq	fe684224 <SCS_BASE+0x1e676224>
    3878:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    387c:	0b000000 	bleq	3884 <__Stack_Size+0x3484>
    3880:	0000004c 	andeq	r0, r0, ip, asr #32
    3884:	14c02b00 	strbne	r2, [r0], #2816	; 0xb00
    3888:	6c0a0000 	stcvs	0, cr0, [sl], {-0}
    388c:	000ab102 	andeq	fp, sl, r2, lsl #2
    3890:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3894:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3898:	00000000 	andeq	r0, r0, r0
    389c:	0014e62b 	andseq	lr, r4, fp, lsr #12
    38a0:	02840a00 	addeq	r0, r4, #0, 20
    38a4:	00000ac8 	andeq	r0, r0, r8, asr #21
    38a8:	00005e0b 	andeq	r5, r0, fp, lsl #28
    38ac:	004c0b00 	subeq	r0, ip, r0, lsl #22
    38b0:	2b000000 	blcs	38b8 <__Stack_Size+0x34b8>
    38b4:	000015f4 	strdeq	r1, [r0], -r4
    38b8:	df02830a 	svcle	0x0002830a
    38bc:	0b00000a 	bleq	38ec <__Stack_Size+0x34ec>
    38c0:	0000005e 	andeq	r0, r0, lr, asr r0
    38c4:	00004c0b 	andeq	r4, r0, fp, lsl #24
    38c8:	1a2b0000 	bne	ac38d0 <__Stack_Size+0xac34d0>
    38cc:	0a000019 	beq	3938 <__Stack_Size+0x3538>
    38d0:	0af10278 	beq	ffc442b8 <SCS_BASE+0x1fc362b8>
    38d4:	5e0b0000 	cdppl	0, 0, cr0, cr11, cr0, {0}
    38d8:	00000000 	andeq	r0, r0, r0
    38dc:	001a282b 	andseq	r2, sl, fp, lsr #16
    38e0:	02890a00 	addeq	r0, r9, #0, 20
    38e4:	00000b08 	andeq	r0, r0, r8, lsl #22
    38e8:	00005e0b 	andeq	r5, r0, fp, lsl #28
    38ec:	004c0b00 	subeq	r0, ip, r0, lsl #22
    38f0:	2b000000 	blcs	38f8 <__Stack_Size+0x34f8>
    38f4:	00001384 	andeq	r1, r0, r4, lsl #7
    38f8:	1a02720a 	bne	a0128 <__Stack_Size+0x9fd28>
    38fc:	0b00000b 	bleq	3930 <__Stack_Size+0x3530>
    3900:	0000005e 	andeq	r0, r0, lr, asr r0
    3904:	16e22b00 	strbtne	r2, [r2], r0, lsl #22
    3908:	6d0a0000 	stcvs	0, cr0, [sl, #-0]
    390c:	000b3102 	andeq	r3, fp, r2, lsl #2
    3910:	005e0b00 	subseq	r0, lr, r0, lsl #22
    3914:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    3918:	00000000 	andeq	r0, r0, r0
    391c:	00166b2c 	andseq	r6, r6, ip, lsr #22
    3920:	42eb0300 	rscmi	r0, fp, #0, 6
    3924:	0b00000b 	bleq	3958 <__Stack_Size+0x3558>
    3928:	0000005e 	andeq	r0, r0, lr, asr r0
    392c:	16102d00 	ldrne	r2, [r0], -r0, lsl #26
    3930:	e7030000 	str	r0, [r3, -r0]
    3934:	000000c0 	andeq	r0, r0, r0, asr #1
    3938:	00004c0b 	andeq	r4, r0, fp, lsl #24
    393c:	00d10b00 	sbcseq	r0, r1, r0, lsl #22
    3940:	00000000 	andeq	r0, r0, r0
    3944:	00000500 	andeq	r0, r0, r0, lsl #10
    3948:	0b460004 	bleq	1183960 <__Stack_Size+0x1183560>
    394c:	01040000 	mrseq	r0, (UNDEF: 4)
    3950:	00000029 	andeq	r0, r0, r9, lsr #32
    3954:	001a4b01 	andseq	r4, sl, r1, lsl #22
    3958:	00039f00 	andeq	r9, r3, r0, lsl #30
    395c:	0003f800 	andeq	pc, r3, r0, lsl #16
    3960:	00000000 	andeq	r0, r0, r0
    3964:	000ed600 	andeq	sp, lr, r0, lsl #12
    3968:	05040200 	streq	r0, [r4, #-512]	; 0x200
    396c:	00000826 	andeq	r0, r0, r6, lsr #16
    3970:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    3974:	02000007 	andeq	r0, r0, #7
    3978:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    397c:	75030000 	strvc	r0, [r3, #-0]
    3980:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3984:	00004527 	andeq	r4, r0, r7, lsr #10
    3988:	07040200 	streq	r0, [r4, -r0, lsl #4]
    398c:	00000933 	andeq	r0, r0, r3, lsr r9
    3990:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3994:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    3998:	02000000 	andeq	r0, r0, #0
    399c:	0bd00702 	bleq	ff4055ac <SCS_BASE+0x1f3f75ac>
    39a0:	75030000 	strvc	r0, [r3, #-0]
    39a4:	29020038 	stmdbcs	r2, {r3, r4, r5}
    39a8:	00000068 	andeq	r0, r0, r8, rrx
    39ac:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    39b0:	04000009 	streq	r0, [r0], #-9
    39b4:	00000452 	andeq	r0, r0, r2, asr r4
    39b8:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    39bc:	45050000 	strmi	r0, [r5, #-0]
    39c0:	06000000 	streq	r0, [r0], -r0
    39c4:	943e0201 	ldrtls	r0, [lr], #-513	; 0x201
    39c8:	07000000 	streq	r0, [r0, -r0]
    39cc:	00000538 	andeq	r0, r0, r8, lsr r5
    39d0:	09100700 	ldmdbeq	r0, {r8, r9, sl}
    39d4:	00010000 	andeq	r0, r1, r0
    39d8:	00012204 	andeq	r2, r1, r4, lsl #4
    39dc:	7f3e0200 	svcvc	0x003e0200
    39e0:	02000000 	andeq	r0, r0, #0
    39e4:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    39e8:	1c080000 	stcne	0, cr0, [r8], {-0}
    39ec:	0b014e03 	bleq	57200 <__Stack_Size+0x56e00>
    39f0:	09000001 	stmdbeq	r0, {r0}
    39f4:	004c5243 	subeq	r5, ip, r3, asr #4
    39f8:	6f015003 	svcvs	0x00015003
    39fc:	00000000 	andeq	r0, r0, r0
    3a00:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    3a04:	01510300 	cmpeq	r1, r0, lsl #6
    3a08:	0000006f 	andeq	r0, r0, pc, rrx
    3a0c:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    3a10:	52030052 	andpl	r0, r3, #82	; 0x52
    3a14:	00006f01 	andeq	r6, r0, r1, lsl #30
    3a18:	4f090800 	svcmi	0x00090800
    3a1c:	03005244 	movweq	r5, #580	; 0x244
    3a20:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    3a24:	0a0c0000 	beq	303a2c <__Stack_Size+0x30362c>
    3a28:	000000db 	ldrdeq	r0, [r0], -fp
    3a2c:	6f015403 	svcvs	0x00015403
    3a30:	10000000 	andne	r0, r0, r0
    3a34:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    3a38:	01550300 	cmpeq	r5, r0, lsl #6
    3a3c:	0000006f 	andeq	r0, r0, pc, rrx
    3a40:	0cb60a14 	vldmiaeq	r6!, {s0-s19}
    3a44:	56030000 	strpl	r0, [r3], -r0
    3a48:	00006f01 	andeq	r6, r0, r1, lsl #30
    3a4c:	0b001800 	bleq	9a54 <__Stack_Size+0x9654>
    3a50:	000008d3 	ldrdeq	r0, [r0], -r3
    3a54:	a6015703 	strge	r5, [r1], -r3, lsl #14
    3a58:	0c000000 	stceq	0, cr0, [r0], {-0}
    3a5c:	00005e04 	andeq	r5, r0, r4, lsl #28
    3a60:	13ec0d00 	mvnne	r0, #0, 26
    3a64:	04010000 	streq	r0, [r1], #-0
    3a68:	00014230 	andeq	r4, r1, r0, lsr r2
    3a6c:	14000700 	strne	r0, [r0], #-1792	; 0x700
    3a70:	07000000 	streq	r0, [r0, -r0]
    3a74:	00001496 	muleq	r0, r6, r4
    3a78:	14290701 	strtne	r0, [r9], #-1793	; 0x701
    3a7c:	07020000 	streq	r0, [r2, -r0]
    3a80:	00001488 	andeq	r1, r0, r8, lsl #9
    3a84:	ed040003 	stc	0, cr0, [r4, #-12]
    3a88:	04000013 	streq	r0, [r0], #-19
    3a8c:	00011d37 	andeq	r1, r1, r7, lsr sp
    3a90:	0a1f0d00 	beq	7c6e98 <__Stack_Size+0x7c6a98>
    3a94:	05010000 	streq	r0, [r1, #-0]
    3a98:	00017e30 	andeq	r7, r1, r0, lsr lr
    3a9c:	0a610700 	beq	18456a4 <__Stack_Size+0x18452a4>
    3aa0:	07000000 	streq	r0, [r0, -r0]
    3aa4:	00000be3 	andeq	r0, r0, r3, ror #23
    3aa8:	05e90701 	strbeq	r0, [r9, #1793]!	; 0x701
    3aac:	07020000 	streq	r0, [r2, -r0]
    3ab0:	00000c23 	andeq	r0, r0, r3, lsr #24
    3ab4:	04b20703 	ldrteq	r0, [r2], #1795	; 0x703
    3ab8:	07040000 	streq	r0, [r4, -r0]
    3abc:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
    3ac0:	b30e0005 	movwlt	r0, #57349	; 0xe005
    3ac4:	0100001a 	tsteq	r0, sl, lsl r0
    3ac8:	98010126 	stmdals	r1, {r1, r2, r5, r8}
    3acc:	0f000001 	svceq	0x00000001
    3ad0:	00001a7c 	andeq	r1, r0, ip, ror sl
    3ad4:	94012601 	strls	r2, [r1], #-1537	; 0x601
    3ad8:	00000000 	andeq	r0, r0, r0
    3adc:	001a3e10 	andseq	r3, sl, r0, lsl lr
    3ae0:	01730100 	cmneq	r3, r0, lsl #2
    3ae4:	08001044 	stmdaeq	r0, {r2, r6, ip}
    3ae8:	00000028 	andeq	r0, r0, r8, lsr #32
    3aec:	01eb9c01 	mvneq	r9, r1, lsl #24
    3af0:	00110000 	andseq	r0, r1, r0
    3af4:	0100001b 	tsteq	r0, fp, lsl r0
    3af8:	003a0173 	eorseq	r0, sl, r3, ror r1
    3afc:	09b20000 	ldmibeq	r2!, {}	; <UNPREDICTABLE>
    3b00:	16120000 	ldrne	r0, [r2], -r0
    3b04:	0100001b 	tsteq	r0, fp, lsl r0
    3b08:	01170173 	tsteq	r7, r3, ror r1
    3b0c:	51010000 	mrspl	r0, (UNDEF: 1)
    3b10:	6e656c13 	mcrvs	12, 3, r6, cr5, cr3, {0}
    3b14:	01730100 	cmneq	r3, r0, lsl #2
    3b18:	0000005e 	andeq	r0, r0, lr, asr r0
    3b1c:	69145201 	ldmdbvs	r4, {r0, r9, ip, lr}
    3b20:	01007864 	tsteq	r0, r4, ror #16
    3b24:	005e0175 	subseq	r0, lr, r5, ror r1
    3b28:	09d00000 	ldmibeq	r0, {}^	; <UNPREDICTABLE>
    3b2c:	15000000 	strne	r0, [r0, #-0]
    3b30:	000017ec 	andeq	r1, r0, ip, ror #15
    3b34:	01422701 	cmpeq	r2, r1, lsl #14
    3b38:	106c0000 	rsbne	r0, ip, r0
    3b3c:	00380800 	eorseq	r0, r8, r0, lsl #16
    3b40:	9c010000 	stcls	0, cr0, [r1], {-0}
    3b44:	00000251 	andeq	r0, r0, r1, asr r2
    3b48:	00386916 	eorseq	r6, r8, r6, lsl r9
    3b4c:	4c2a0100 	stfmis	f0, [sl], #-0
    3b50:	01000000 	mrseq	r0, (UNDEF: 0)
    3b54:	00017e17 	andeq	r7, r1, r7, lsl lr
    3b58:	00106e00 	andseq	r6, r0, r0, lsl #28
    3b5c:	00000a08 	andeq	r0, r0, r8, lsl #20
    3b60:	182d0100 	stmdane	sp!, {r8}
    3b64:	0000018b 	andeq	r0, r0, fp, lsl #3
    3b68:	106e1901 	rsbne	r1, lr, r1, lsl #18
    3b6c:	000a0800 	andeq	r0, sl, r0, lsl #16
    3b70:	8b180000 	blhi	603b78 <__Stack_Size+0x603778>
    3b74:	01000001 	tsteq	r0, r1
    3b78:	0010781a 	andseq	r7, r0, sl, lsl r8
    3b7c:	00048008 	andeq	r8, r4, r8
    3b80:	51011b00 	tstpl	r1, r0, lsl #22
    3b84:	20000a03 	andcs	r0, r0, r3, lsl #20
    3b88:	0550011b 	ldrbeq	r0, [r0, #-283]	; 0x11b
    3b8c:	0110000c 	tsteq	r0, ip
    3b90:	00000040 	andeq	r0, r0, r0, asr #32
    3b94:	1ad11c00 	bne	ff44ab9c <SCS_BASE+0x1f43cb9c>
    3b98:	5a010000 	bpl	43ba0 <__Stack_Size+0x437a0>
    3b9c:	00000000 	andeq	r0, r0, r0
    3ba0:	00000004 	andeq	r0, r0, r4
    3ba4:	02709c01 	rsbseq	r9, r0, #256	; 0x100
    3ba8:	001d0000 	andseq	r0, sp, r0
    3bac:	eb000000 	bl	3bb4 <__Stack_Size+0x37b4>
    3bb0:	00000001 	andeq	r0, r0, r1
    3bb4:	00017e1e 	andeq	r7, r1, lr, lsl lr
    3bb8:	0010a400 	andseq	sl, r0, r0, lsl #8
    3bbc:	00001c08 	andeq	r1, r0, r8, lsl #24
    3bc0:	d89c0100 	ldmle	ip, {r8}
    3bc4:	1f000002 	svcne	0x00000002
    3bc8:	0000018b 	andeq	r0, r0, fp, lsl #3
    3bcc:	00000a07 	andeq	r0, r0, r7, lsl #20
    3bd0:	0010a620 	andseq	sl, r0, r0, lsr #12
    3bd4:	00000a08 	andeq	r0, r0, r8, lsl #20
    3bd8:	0002bd00 	andeq	fp, r2, r0, lsl #26
    3bdc:	018b1f00 	orreq	r1, fp, r0, lsl #30
    3be0:	0a410000 	beq	1043be8 <__Stack_Size+0x10437e8>
    3be4:	b0210000 	eorlt	r0, r1, r0
    3be8:	80080010 	andhi	r0, r8, r0, lsl r0
    3bec:	1b000004 	blne	3c04 <__Stack_Size+0x3804>
    3bf0:	0a035101 	beq	d7ffc <__Stack_Size+0xd7bfc>
    3bf4:	011b2000 	tsteq	fp, r0
    3bf8:	000c0550 	andeq	r0, ip, r0, asr r5
    3bfc:	00400110 	subeq	r0, r0, r0, lsl r1
    3c00:	10ba2100 	adcsne	r2, sl, r0, lsl #2
    3c04:	049c0800 	ldreq	r0, [ip], #2048	; 0x800
    3c08:	011b0000 	tsteq	fp, r0
    3c0c:	000a0351 	andeq	r0, sl, r1, asr r3
    3c10:	50011b20 	andpl	r1, r1, r0, lsr #22
    3c14:	10000c05 	andne	r0, r0, r5, lsl #24
    3c18:	00004001 	andeq	r4, r0, r1
    3c1c:	001a3515 	andseq	r3, sl, r5, lsl r5
    3c20:	42470100 	submi	r0, r7, #0, 2
    3c24:	c0000001 	andgt	r0, r0, r1
    3c28:	24080010 	strcs	r0, [r8], #-16
    3c2c:	01000000 	mrseq	r0, (UNDEF: 0)
    3c30:	0003029c 	muleq	r3, ip, r2
    3c34:	10d41a00 	sbcsne	r1, r4, r0, lsl #20
    3c38:	017e0800 	cmneq	lr, r0, lsl #16
    3c3c:	011b0000 	tsteq	fp, r0
    3c40:	00740250 	rsbseq	r0, r4, r0, asr r2
    3c44:	451c0000 	ldrmi	r0, [ip, #-0]
    3c48:	01000009 	tsteq	r0, r9
    3c4c:	0010e45f 	andseq	lr, r0, pc, asr r4
    3c50:	00000408 	andeq	r0, r0, r8, lsl #8
    3c54:	219c0100 	orrscs	r0, ip, r0, lsl #2
    3c58:	1d000003 	stcne	0, cr0, [r0, #-12]
    3c5c:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
    3c60:	000002d8 	ldrdeq	r0, [r0], -r8
    3c64:	15492200 	strbne	r2, [r9, #-512]	; 0x200
    3c68:	3b010000 	blcc	43c70 <__Stack_Size+0x43870>
    3c6c:	0010e801 	andseq	lr, r0, r1, lsl #16
    3c70:	00003408 	andeq	r3, r0, r8, lsl #8
    3c74:	8a9c0100 	bhi	fe70407c <SCS_BASE+0x1e6f607c>
    3c78:	23000003 	movwcs	r0, #3
    3c7c:	00001a95 	muleq	r0, r5, sl
    3c80:	3a013d01 	bcc	5308c <__Stack_Size+0x52c8c>
    3c84:	54000000 	strpl	r0, [r0], #-0
    3c88:	2300000a 	movwcs	r0, #10
    3c8c:	00001a60 	andeq	r1, r0, r0, ror #20
    3c90:	3a013d01 	bcc	5309c <__Stack_Size+0x52c9c>
    3c94:	8d000000 	stchi	0, cr0, [r0, #-0]
    3c98:	2300000a 	movwcs	r0, #10
    3c9c:	00001aa4 	andeq	r1, r0, r4, lsr #21
    3ca0:	3a013d01 	bcc	530ac <__Stack_Size+0x52cac>
    3ca4:	b6000000 	strlt	r0, [r0], -r0
    3ca8:	2400000a 	strcs	r0, [r0], #-10
    3cac:	08001100 	stmdaeq	r0, {r8, ip}
    3cb0:	00000198 	muleq	r0, r8, r1
    3cb4:	0000037a 	andeq	r0, r0, sl, ror r3
    3cb8:	0152011b 	cmpeq	r2, fp, lsl r1
    3cbc:	0e210038 	mcreq	0, 1, r0, cr1, cr8, {1}
    3cc0:	98080011 	stmdals	r8, {r0, r4}
    3cc4:	1b000001 	blne	3cd0 <__Stack_Size+0x38d0>
    3cc8:	34015201 	strcc	r5, [r1], #-513	; 0x201
    3ccc:	58220000 	stmdapl	r2!, {}	; <UNPREDICTABLE>
    3cd0:	0100000b 	tsteq	r0, fp
    3cd4:	111c015d 	tstne	ip, sp, asr r1
    3cd8:	002a0800 	eoreq	r0, sl, r0, lsl #16
    3cdc:	9c010000 	stcls	0, cr0, [r1], {-0}
    3ce0:	00000422 	andeq	r0, r0, r2, lsr #8
    3ce4:	74616425 	strbtvc	r6, [r1], #-1061	; 0x425
    3ce8:	015d0100 	cmpeq	sp, r0, lsl #2
    3cec:	0000005e 	andeq	r0, r0, lr, asr r0
    3cf0:	00000ad4 	ldrdeq	r0, [r0], -r4
    3cf4:	001a5526 	andseq	r5, sl, r6, lsr #10
    3cf8:	015f0100 	cmpeq	pc, r0, lsl #2
    3cfc:	0000006f 	andeq	r0, r0, pc, rrx
    3d00:	00085726 	andeq	r5, r8, r6, lsr #14
    3d04:	01600100 	cmneq	r0, r0, lsl #2
    3d08:	0000006f 	andeq	r0, r0, pc, rrx
    3d0c:	00112a24 	andseq	r2, r1, r4, lsr #20
    3d10:	0004b208 	andeq	fp, r4, r8, lsl #4
    3d14:	0003db00 	andeq	sp, r3, r0, lsl #22
    3d18:	50011b00 	andpl	r1, r1, r0, lsl #22
    3d1c:	24003501 	strcs	r3, [r0], #-1281	; 0x501
    3d20:	08001134 	stmdaeq	r0, {r2, r4, r5, r8, ip}
    3d24:	000004c3 	andeq	r0, r0, r3, asr #9
    3d28:	000003fa 	strdeq	r0, [r0], -sl
    3d2c:	0152011b 	cmpeq	r2, fp, lsl r1
    3d30:	51011b31 	tstpl	r1, r1, lsr fp
    3d34:	1bc00802 	blne	ff005d44 <SCS_BASE+0x1eff7d44>
    3d38:	74025001 	strvc	r5, [r2], #-1
    3d3c:	3c240000 	stccc	0, cr0, [r4], #-0
    3d40:	de080011 	mcrle	0, 0, r0, cr8, cr1, {0}
    3d44:	12000004 	andne	r0, r0, #4
    3d48:	1b000004 	blne	3d60 <__Stack_Size+0x3960>
    3d4c:	31015101 	tstcc	r1, r1, lsl #2
    3d50:	0150011b 	cmpeq	r0, fp, lsl r1
    3d54:	421a0031 	andsmi	r0, sl, #49	; 0x31
    3d58:	f5080011 			; <UNDEFINED> instruction: 0xf5080011
    3d5c:	1b000004 	blne	3d74 <__Stack_Size+0x3974>
    3d60:	31015001 	tstcc	r1, r1
    3d64:	85270000 	strhi	r0, [r7, #-0]!
    3d68:	0600001a 			; <UNDEFINED> instruction: 0x0600001a
    3d6c:	00004c2d 	andeq	r4, r0, sp, lsr #24
    3d70:	005e2800 	subseq	r2, lr, r0, lsl #16
    3d74:	043d0000 	ldrteq	r0, [sp], #-0
    3d78:	9f290000 	svcls	0x00290000
    3d7c:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    3d80:	123e2700 	eorsne	r2, lr, #0, 14
    3d84:	3d070000 	stccc	0, cr0, [r7, #-0]
    3d88:	0000042d 	andeq	r0, r0, sp, lsr #8
    3d8c:	001b062a 	andseq	r0, fp, sl, lsr #12
    3d90:	3a0d0100 	bcc	344198 <__Stack_Size+0x343d98>
    3d94:	05000000 	streq	r0, [r0, #-0]
    3d98:	00012c03 	andeq	r2, r1, r3, lsl #24
    3d9c:	1ac42a20 	bne	ff10e624 <SCS_BASE+0x1f100624>
    3da0:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    3da4:	0000005e 	andeq	r0, r0, lr, asr r0
    3da8:	01280305 	teqeq	r8, r5, lsl #6
    3dac:	ba2a2000 	blt	a8bdb4 <__Stack_Size+0xa8b9b4>
    3db0:	01000003 	tsteq	r0, r3
    3db4:	00047b15 	andeq	r7, r4, r5, lsl fp
    3db8:	24030500 	strcs	r0, [r3], #-1280	; 0x500
    3dbc:	05200001 	streq	r0, [r0, #-1]!
    3dc0:	0000003a 	andeq	r0, r0, sl, lsr r0
    3dc4:	00071e2b 	andeq	r1, r7, fp, lsr #28
    3dc8:	96e20800 	strbtls	r0, [r2], r0, lsl #16
    3dcc:	2c000004 	stccs	0, cr0, [r0], {4}
    3dd0:	00000496 	muleq	r0, r6, r4
    3dd4:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3dd8:	040c0000 	streq	r0, [ip], #-0
    3ddc:	0000010b 	andeq	r0, r0, fp, lsl #2
    3de0:	0003552b 	andeq	r5, r3, fp, lsr #10
    3de4:	b2e10800 	rsclt	r0, r1, #0, 16
    3de8:	2c000004 	stccs	0, cr0, [r0], {4}
    3dec:	00000496 	muleq	r0, r6, r4
    3df0:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3df4:	0b2b0000 	bleq	ac3dfc <__Stack_Size+0xac39fc>
    3df8:	05000002 	streq	r0, [r0, #-2]
    3dfc:	0004c357 	andeq	ip, r4, r7, asr r3
    3e00:	003a2c00 	eorseq	r2, sl, r0, lsl #24
    3e04:	2b000000 	blcs	3e0c <__Stack_Size+0x3a0c>
    3e08:	00001adf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    3e0c:	04de1909 	ldrbeq	r1, [lr], #2313	; 0x909
    3e10:	172c0000 	strne	r0, [ip, -r0]!
    3e14:	2c000001 	stccs	0, cr0, [r0], {1}
    3e18:	0000004c 	andeq	r0, r0, ip, asr #32
    3e1c:	00004c2c 	andeq	r4, r0, ip, lsr #24
    3e20:	6f2d0000 	svcvs	0x002d0000
    3e24:	0a00001a 	beq	3e94 <__Stack_Size+0x3a94>
    3e28:	04f50288 	ldrbteq	r0, [r5], #648	; 0x288
    3e2c:	5e2c0000 	cdppl	0, 2, cr0, cr12, cr0, {0}
    3e30:	2c000000 	stccs	0, cr0, [r0], {-0}
    3e34:	0000004c 	andeq	r0, r0, ip, asr #32
    3e38:	1af32e00 	bne	ffccf640 <SCS_BASE+0x1fcc1640>
    3e3c:	710a0000 	mrsvc	r0, (UNDEF: 10)
    3e40:	005e2c02 	subseq	r2, lr, r2, lsl #24
    3e44:	00000000 	andeq	r0, r0, r0
    3e48:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
    3e4c:	0de30004 	stcleq	0, cr0, [r3, #16]!
    3e50:	01040000 	mrseq	r0, (UNDEF: 4)
    3e54:	00000029 	andeq	r0, r0, r9, lsr #32
    3e58:	001b9301 	andseq	r9, fp, r1, lsl #6
    3e5c:	00039f00 	andeq	r9, r3, r0, lsl #30
    3e60:	00044000 	andeq	r4, r4, r0
    3e64:	00000000 	andeq	r0, r0, r0
    3e68:	00105d00 	andseq	r5, r0, r0, lsl #26
    3e6c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    3e70:	00000826 	andeq	r0, r0, r6, lsr #16
    3e74:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    3e78:	02000007 	andeq	r0, r0, #7
    3e7c:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    3e80:	75030000 	strvc	r0, [r3, #-0]
    3e84:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3e88:	00004527 	andeq	r4, r0, r7, lsr #10
    3e8c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3e90:	00000933 	andeq	r0, r0, r3, lsr r9
    3e94:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    3e98:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    3e9c:	02000000 	andeq	r0, r0, #0
    3ea0:	0bd00702 	bleq	ff405ab0 <SCS_BASE+0x1f3f7ab0>
    3ea4:	75030000 	strvc	r0, [r3, #-0]
    3ea8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    3eac:	00000068 	andeq	r0, r0, r8, rrx
    3eb0:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    3eb4:	04000009 	streq	r0, [r0], #-9
    3eb8:	00000452 	andeq	r0, r0, r2, asr r4
    3ebc:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    3ec0:	45050000 	strmi	r0, [r5, #-0]
    3ec4:	04000000 	streq	r0, [r0], #-0
    3ec8:	000002b3 			; <UNDEFINED> instruction: 0x000002b3
    3ecc:	008a3002 	addeq	r3, sl, r2
    3ed0:	57050000 	strpl	r0, [r5, -r0]
    3ed4:	06000000 	streq	r0, [r0], -r0
    3ed8:	a43c0201 	ldrtge	r0, [ip], #-513	; 0x201
    3edc:	07000000 	streq	r0, [r0, -r0]
    3ee0:	00001ec3 	andeq	r1, r0, r3, asr #29
    3ee4:	45530800 	ldrbmi	r0, [r3, #-2048]	; 0x800
    3ee8:	00010054 	andeq	r0, r1, r4, asr r0
    3eec:	00078704 	andeq	r8, r7, r4, lsl #14
    3ef0:	8f3c0200 	svchi	0x003c0200
    3ef4:	06000000 	streq	r0, [r0], -r0
    3ef8:	c43e0201 	ldrtgt	r0, [lr], #-513	; 0x201
    3efc:	07000000 	streq	r0, [r0, -r0]
    3f00:	00000538 	andeq	r0, r0, r8, lsr r5
    3f04:	09100700 	ldmdbeq	r0, {r8, r9, sl}
    3f08:	00010000 	andeq	r0, r1, r0
    3f0c:	00012204 	andeq	r2, r1, r4, lsl #4
    3f10:	af3e0200 	svcge	0x003e0200
    3f14:	02000000 	andeq	r0, r0, #0
    3f18:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    3f1c:	24090000 	strcs	r0, [r9], #-0
    3f20:	52010c03 	andpl	r0, r1, #768	; 0x300
    3f24:	0a000001 	beq	3f30 <__Stack_Size+0x3b30>
    3f28:	00524341 	subseq	r4, r2, r1, asr #6
    3f2c:	6f010e03 	svcvs	0x00010e03
    3f30:	00000000 	andeq	r0, r0, r0
    3f34:	001c000b 	andseq	r0, ip, fp
    3f38:	010f0300 	mrseq	r0, SP_hyp
    3f3c:	0000006f 	andeq	r0, r0, pc, rrx
    3f40:	1bfd0b04 	blne	fff46b58 <SCS_BASE+0x1ff38b58>
    3f44:	10030000 	andne	r0, r3, r0
    3f48:	00006f01 	andeq	r6, r0, r1, lsl #30
    3f4c:	530a0800 	movwpl	r0, #43008	; 0xa800
    3f50:	11030052 	qaddne	r0, r2, r3
    3f54:	00006f01 	andeq	r6, r0, r1, lsl #30
    3f58:	430a0c00 	movwmi	r0, #44032	; 0xac00
    3f5c:	12030052 	andne	r0, r3, #82	; 0x52
    3f60:	00006f01 	andeq	r6, r0, r1, lsl #30
    3f64:	410a1000 	mrsmi	r1, (UNDEF: 10)
    3f68:	13030052 	movwne	r0, #12370	; 0x3052
    3f6c:	00006f01 	andeq	r6, r0, r1, lsl #30
    3f70:	a80b1400 	stmdage	fp, {sl, ip}
    3f74:	0300001d 	movweq	r0, #29
    3f78:	006f0114 	rsbeq	r0, pc, r4, lsl r1	; <UNPREDICTABLE>
    3f7c:	0a180000 	beq	603f84 <__Stack_Size+0x603b84>
    3f80:	0052424f 	subseq	r4, r2, pc, asr #4
    3f84:	6f011503 	svcvs	0x00011503
    3f88:	1c000000 	stcne	0, cr0, [r0], {-0}
    3f8c:	001bad0b 	andseq	sl, fp, fp, lsl #26
    3f90:	01160300 	tsteq	r6, r0, lsl #6
    3f94:	0000006f 	andeq	r0, r0, pc, rrx
    3f98:	b10c0020 	tstlt	ip, r0, lsr #32
    3f9c:	0300001d 	movweq	r0, #29
    3fa0:	00d60117 	sbcseq	r0, r6, r7, lsl r1
    3fa4:	10090000 	andne	r0, r9, r0
    3fa8:	d0011903 	andle	r1, r1, r3, lsl #18
    3fac:	0a000001 	beq	3fb8 <__Stack_Size+0x3bb8>
    3fb0:	00504452 	subseq	r4, r0, r2, asr r4
    3fb4:	7f011b03 	svcvc	0x00011b03
    3fb8:	00000000 	andeq	r0, r0, r0
    3fbc:	001d820b 	andseq	r8, sp, fp, lsl #4
    3fc0:	011c0300 	tsteq	ip, r0, lsl #6
    3fc4:	0000007f 	andeq	r0, r0, pc, ror r0
    3fc8:	1d870b02 	vstrne	d0, [r7, #8]
    3fcc:	1d030000 	stcne	0, cr0, [r3, #-0]
    3fd0:	00007f01 	andeq	r7, r0, r1, lsl #30
    3fd4:	8d0b0400 	cfstrshi	mvf0, [fp, #-0]
    3fd8:	0300001d 	movweq	r0, #29
    3fdc:	007f011e 	rsbseq	r0, pc, lr, lsl r1	; <UNPREDICTABLE>
    3fe0:	0b060000 	bleq	183fe8 <__Stack_Size+0x183be8>
    3fe4:	00001bc6 	andeq	r1, r0, r6, asr #23
    3fe8:	7f011f03 	svcvc	0x00011f03
    3fec:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    3ff0:	001bcb0b 	andseq	ip, fp, fp, lsl #22
    3ff4:	01200300 	teqeq	r0, r0, lsl #6
    3ff8:	0000007f 	andeq	r0, r0, pc, ror r0
    3ffc:	1bd00b0a 	blne	ff406c2c <SCS_BASE+0x1f3f8c2c>
    4000:	21030000 	mrscs	r0, (UNDEF: 3)
    4004:	00007f01 	andeq	r7, r0, r1, lsl #30
    4008:	d50b0c00 	strle	r0, [fp, #-3072]	; 0xc00
    400c:	0300001b 	movweq	r0, #27
    4010:	007f0122 	rsbseq	r0, pc, r2, lsr #2
    4014:	000e0000 	andeq	r0, lr, r0
    4018:	001ced0c 	andseq	lr, ip, ip, lsl #26
    401c:	01230300 	teqeq	r3, r0, lsl #6
    4020:	0000015e 	andeq	r0, r0, lr, asr r1
    4024:	1c040106 	stfnes	f0, [r4], {6}
    4028:	00000203 	andeq	r0, r0, r3, lsl #4
    402c:	00046507 	andeq	r6, r4, r7, lsl #10
    4030:	34070100 	strcc	r0, [r7], #-256	; 0x100
    4034:	02000008 	andeq	r0, r0, #8
    4038:	00013207 	andeq	r3, r1, r7, lsl #4
    403c:	ef070300 	svc	0x00070300
    4040:	04000004 	streq	r0, [r0], #-4
    4044:	00040707 	andeq	r0, r4, r7, lsl #14
    4048:	04000500 	streq	r0, [r0], #-1280	; 0x500
    404c:	00000751 	andeq	r0, r0, r1, asr r7
    4050:	01dc2204 	bicseq	r2, ip, r4, lsl #4
    4054:	dd0d0000 	stcle	0, cr0, [sp, #-0]
    4058:	0100001c 	tsteq	r0, ip, lsl r0
    405c:	0203033f 	andeq	r0, r3, #-67108864	; 0xfc000000
    4060:	2c010000 	stccs	0, cr0, [r1], {-0}
    4064:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    4068:	00001c40 	andeq	r1, r0, r0, asr #24
    406c:	03034101 	movweq	r4, #12545	; 0x3101
    4070:	00000002 	andeq	r0, r0, r2
    4074:	0007400f 	andeq	r4, r7, pc
    4078:	48560100 	ldmdami	r6, {r8}^
    407c:	18080011 	stmdane	r8, {r0, r4}
    4080:	01000000 	mrseq	r0, (UNDEF: 0)
    4084:	0002519c 	muleq	r2, ip, r1
    4088:	1b611000 	blne	1848090 <__Stack_Size+0x1847c90>
    408c:	56010000 	strpl	r0, [r1], -r0
    4090:	0000003a 	andeq	r0, r0, sl, lsr r0
    4094:	00000af3 	strdeq	r0, [r0], -r3
    4098:	1cf80f00 	ldclne	15, cr0, [r8]
    409c:	6a010000 	bvs	440a4 <__Stack_Size+0x43ca4>
    40a0:	00000000 	andeq	r0, r0, r0
    40a4:	00000018 	andeq	r0, r0, r8, lsl r0
    40a8:	02769c01 	rsbseq	r9, r6, #256	; 0x100
    40ac:	c7100000 	ldrgt	r0, [r0, -r0]
    40b0:	0100001c 	tsteq	r0, ip, lsl r0
    40b4:	00003a6a 	andeq	r3, r0, sl, ror #20
    40b8:	000b1400 	andeq	r1, fp, r0, lsl #8
    40bc:	cb0f0000 	blgt	3c40c4 <__Stack_Size+0x3c3cc4>
    40c0:	01000001 	tsteq	r0, r1
    40c4:	0011607e 	andseq	r6, r1, lr, ror r0
    40c8:	00001808 	andeq	r1, r0, r8, lsl #16
    40cc:	9b9c0100 	blls	fe7044d4 <SCS_BASE+0x1e6f64d4>
    40d0:	10000002 	andne	r0, r0, r2
    40d4:	00001dda 	ldrdeq	r1, [r0], -sl
    40d8:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    40dc:	0b350000 	bleq	d440e4 <__Stack_Size+0xd43ce4>
    40e0:	11000000 	mrsne	r0, (UNDEF: 0)
    40e4:	00000481 	andeq	r0, r0, r1, lsl #9
    40e8:	11789001 	cmnne	r8, r1
    40ec:	00180800 	andseq	r0, r8, r0, lsl #16
    40f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    40f4:	0005f111 	andeq	pc, r5, r1, lsl r1	; <UNPREDICTABLE>
    40f8:	909e0100 	addsls	r0, lr, r0, lsl #2
    40fc:	10080011 	andne	r0, r8, r1, lsl r0
    4100:	01000000 	mrseq	r0, (UNDEF: 0)
    4104:	1d2d129c 	sfmne	f1, 4, [sp, #-624]!	; 0xfffffd90
    4108:	96010000 	strls	r0, [r1], -r0
    410c:	00003a02 	andeq	r3, r0, r2, lsl #20
    4110:	00000000 	andeq	r0, r0, r0
    4114:	00000c00 	andeq	r0, r0, r0, lsl #24
    4118:	129c0100 	addsne	r0, ip, #0, 2
    411c:	00001bda 	ldrdeq	r1, [r0], -sl
    4120:	3a02a301 	bcc	acd2c <__Stack_Size+0xac92c>
    4124:	00000000 	andeq	r0, r0, r0
    4128:	0c000000 	stceq	0, cr0, [r0], {-0}
    412c:	01000000 	mrseq	r0, (UNDEF: 0)
    4130:	1c93139c 	ldcne	3, cr1, [r3], {156}	; 0x9c
    4134:	b1010000 	mrslt	r0, (UNDEF: 1)
    4138:	0000a402 	andeq	sl, r0, r2, lsl #8
    413c:	00000000 	andeq	r0, r0, r0
    4140:	00001000 	andeq	r1, r0, r0
    4144:	149c0100 	ldrne	r0, [ip], #256	; 0x100
    4148:	14000003 	strne	r0, [r0], #-3
    414c:	00001b53 	andeq	r1, r0, r3, asr fp
    4150:	a402b301 	strge	fp, [r2], #-769	; 0x301
    4154:	56000000 	strpl	r0, [r0], -r0
    4158:	0000000b 	andeq	r0, r0, fp
    415c:	001b6f13 	andseq	r6, fp, r3, lsl pc
    4160:	02c70100 	sbceq	r0, r7, #0, 2
    4164:	000000a4 	andeq	r0, r0, r4, lsr #1
    4168:	00000000 	andeq	r0, r0, r0
    416c:	00000010 	andeq	r0, r0, r0, lsl r0
    4170:	033f9c01 	teqeq	pc, #256	; 0x100
    4174:	4c140000 	ldcmi	0, cr0, [r4], {-0}
    4178:	0100001c 	tsteq	r0, ip, lsl r0
    417c:	00a402c9 	adceq	r0, r4, r9, asr #5
    4180:	0b7b0000 	bleq	1ec4188 <__Stack_Size+0x1ec3d88>
    4184:	15000000 	strne	r0, [r0, #-0]
    4188:	00001b1b 	andeq	r1, r0, fp, lsl fp
    418c:	0002e201 	andeq	lr, r2, r1, lsl #4
    4190:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4194:	01000000 	mrseq	r0, (UNDEF: 0)
    4198:	0003749c 	muleq	r3, ip, r4
    419c:	1d9f1600 	ldcne	6, cr1, [pc]	; 41a4 <__Stack_Size+0x3da4>
    41a0:	e2010000 	and	r0, r1, #0
    41a4:	00004c02 	andeq	r4, r0, r2, lsl #24
    41a8:	000ba100 	andeq	sl, fp, r0, lsl #2
    41ac:	1a7c1700 	bne	1f09db4 <__Stack_Size+0x1f099b4>
    41b0:	e2010000 	and	r0, r1, #0
    41b4:	0000c402 	andeq	ip, r0, r2, lsl #8
    41b8:	00510100 	subseq	r0, r1, r0, lsl #2
    41bc:	001c6d13 	andseq	r6, ip, r3, lsl sp
    41c0:	03010100 	movweq	r0, #4352	; 0x1100
    41c4:	000000a4 	andeq	r0, r0, r4, lsr #1
    41c8:	00000000 	andeq	r0, r0, r0
    41cc:	00000020 	andeq	r0, r0, r0, lsr #32
    41d0:	03af9c01 			; <UNDEFINED> instruction: 0x03af9c01
    41d4:	5b160000 	blpl	5841dc <__Stack_Size+0x583ddc>
    41d8:	0100001d 	tsteq	r0, sp, lsl r0
    41dc:	004c0301 	subeq	r0, ip, r1, lsl #6
    41e0:	0bdb0000 	bleq	ff6c41e8 <SCS_BASE+0x1f6b61e8>
    41e4:	4c140000 	ldcmi	0, cr0, [r4], {-0}
    41e8:	0100001c 	tsteq	r0, ip, lsl r0
    41ec:	00a40303 	adceq	r0, r4, r3, lsl #6
    41f0:	0c150000 	ldceq	0, cr0, [r5], {-0}
    41f4:	15000000 	strne	r0, [r0, #-0]
    41f8:	0000022c 	andeq	r0, r0, ip, lsr #4
    41fc:	a0032e01 	andge	r2, r3, r1, lsl #28
    4200:	0c080011 	stceq	0, cr0, [r8], {17}
    4204:	01000000 	mrseq	r0, (UNDEF: 0)
    4208:	0003d49c 	muleq	r3, ip, r4
    420c:	1d5b1700 	ldclne	7, cr1, [fp, #-0]
    4210:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    4214:	00004c03 	andeq	r4, r0, r3, lsl #24
    4218:	00500100 	subseq	r0, r0, r0, lsl #2
    421c:	00020e18 	andeq	r0, r2, r8, lsl lr
    4220:	0011ac00 	andseq	sl, r1, r0, lsl #24
    4224:	00002808 	andeq	r2, r0, r8, lsl #16
    4228:	009c0100 	addseq	r0, ip, r0, lsl #2
    422c:	19000004 	stmdbne	r0, {r2}
    4230:	0000021f 	andeq	r0, r0, pc, lsl r2
    4234:	00000c34 	andeq	r0, r0, r4, lsr ip
    4238:	0011ba1a 	andseq	fp, r1, sl, lsl sl
    423c:	00000e08 	andeq	r0, r0, r8, lsl #28
    4240:	021f1b00 	andseq	r1, pc, #0, 22
    4244:	00000000 	andeq	r0, r0, r0
    4248:	001b8d1c 	andseq	r8, fp, ip, lsl sp
    424c:	03850100 	orreq	r0, r5, #0, 2
    4250:	00041801 	andeq	r1, r4, r1, lsl #16
    4254:	00691d00 	rsbeq	r1, r9, r0, lsl #26
    4258:	6f038701 	svcvs	0x00038701
    425c:	00000000 	andeq	r0, r0, r0
    4260:	001dbf13 	andseq	fp, sp, r3, lsl pc
    4264:	03660100 	cmneq	r6, #0, 2
    4268:	00000203 	andeq	r0, r0, r3, lsl #4
    426c:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
    4270:	00000036 	andeq	r0, r0, r6, lsr r0
    4274:	048c9c01 	streq	r9, [ip], #3073	; 0xc01
    4278:	8b160000 	blhi	584280 <__Stack_Size+0x583e80>
    427c:	0100001c 	tsteq	r0, ip, lsl r0
    4280:	003a0366 	eorseq	r0, sl, r6, ror #6
    4284:	0c530000 	mraeq	r0, r3, acc0
    4288:	45140000 	ldrmi	r0, [r4, #-0]
    428c:	0100001c 	tsteq	r0, ip, lsl r0
    4290:	02030368 	andeq	r0, r3, #104, 6	; 0xa0000001
    4294:	0c710000 	ldcleq	0, cr0, [r1], #-0
    4298:	001e0000 	andseq	r0, lr, r0
    429c:	e2000004 	and	r0, r0, #4
    42a0:	12080011 	andne	r0, r8, #17
    42a4:	01000000 	mrseq	r0, (UNDEF: 0)
    42a8:	04790370 	ldrbteq	r0, [r9], #-880	; 0x370
    42ac:	e21a0000 	ands	r0, sl, #0
    42b0:	12080011 	andne	r0, r8, #17
    42b4:	1f000000 	svcne	0x00000000
    42b8:	0000040d 	andeq	r0, r0, sp, lsl #8
    42bc:	00749102 	rsbseq	r9, r4, r2, lsl #2
    42c0:	11dc2000 	bicsne	r2, ip, r0
    42c4:	020e0800 	andeq	r0, lr, #0, 16
    42c8:	f8200000 			; <UNDEFINED> instruction: 0xf8200000
    42cc:	0e080011 	mcreq	0, 0, r0, cr8, cr1, {0}
    42d0:	00000002 	andeq	r0, r0, r2
    42d4:	000bf121 	andeq	pc, fp, r1, lsr #2
    42d8:	03ad0100 			; <UNDEFINED> instruction: 0x03ad0100
    42dc:	0c000002 	stceq	0, cr0, [r0], {2}
    42e0:	40080012 	andmi	r0, r8, r2, lsl r0
    42e4:	01000000 	mrseq	r0, (UNDEF: 0)
    42e8:	0004ea9c 	muleq	r4, ip, sl
    42ec:	1c561000 	mrane	r1, r6, acc0
    42f0:	ad010000 	stcge	0, cr0, [r1, #-0]
    42f4:	0000003a 	andeq	r0, r0, sl, lsr r0
    42f8:	00000ca6 	andeq	r0, r0, r6, lsr #25
    42fc:	001c4522 	andseq	r4, ip, r2, lsr #10
    4300:	03af0100 			; <UNDEFINED> instruction: 0x03af0100
    4304:	d2000002 	andle	r0, r0, #2
    4308:	2300000c 	movwcs	r0, #12
    430c:	08001218 	stmdaeq	r0, {r3, r4, r9, ip}
    4310:	00000418 	andeq	r0, r0, r8, lsl r4
    4314:	000004d8 	ldrdeq	r0, [r0], -r8
    4318:	03500124 	cmpeq	r0, #36, 2
    431c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4320:	00123825 	andseq	r3, r2, r5, lsr #16
    4324:	00041808 	andeq	r1, r4, r8, lsl #16
    4328:	50012400 	andpl	r2, r1, r0, lsl #8
    432c:	0fff0a03 	svceq	0x00ff0a03
    4330:	b2210000 	eorlt	r0, r1, #0
    4334:	0100001b 	tsteq	r0, fp, lsl r0
    4338:	000203d4 	ldrdeq	r0, [r2], -r4
    433c:	00000000 	andeq	r0, r0, r0
    4340:	00003c00 	andeq	r3, r0, r0, lsl #24
    4344:	399c0100 	ldmibcc	ip, {r8}
    4348:	22000005 	andcs	r0, r0, #5
    434c:	00001c45 	andeq	r1, r0, r5, asr #24
    4350:	0203d601 	andeq	sp, r3, #1048576	; 0x100000
    4354:	0cfc0000 	ldcleq	0, cr0, [ip]
    4358:	00230000 	eoreq	r0, r3, r0
    435c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4360:	27000004 	strcs	r0, [r0, -r4]
    4364:	24000005 	strcs	r0, [r0], #-5
    4368:	0a035001 	beq	d8374 <__Stack_Size+0xd7f74>
    436c:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    4370:	00000000 	andeq	r0, r0, r0
    4374:	00000418 	andeq	r0, r0, r8, lsl r4
    4378:	03500124 	cmpeq	r0, #36, 2
    437c:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4380:	1b3c2100 	blne	f0c788 <__Stack_Size+0xf0c388>
    4384:	f7010000 			; <UNDEFINED> instruction: 0xf7010000
    4388:	00000203 	andeq	r0, r0, r3, lsl #4
    438c:	00000000 	andeq	r0, r0, r0
    4390:	00000070 	andeq	r0, r0, r0, ror r0
    4394:	059b9c01 	ldreq	r9, [fp, #3073]	; 0xc01
    4398:	45220000 	strmi	r0, [r2, #-0]!
    439c:	0100001c 	tsteq	r0, ip, lsl r0
    43a0:	000203f9 	strdeq	r0, [r2], -r9
    43a4:	000d2600 	andeq	r2, sp, r0, lsl #12
    43a8:	00002300 	andeq	r2, r0, r0, lsl #6
    43ac:	04180000 	ldreq	r0, [r8], #-0
    43b0:	05760000 	ldrbeq	r0, [r6, #-0]!
    43b4:	01240000 	teqeq	r4, r0
    43b8:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    43bc:	0023000f 	eoreq	r0, r3, pc
    43c0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    43c4:	8b000004 	blhi	43dc <__Stack_Size+0x3fdc>
    43c8:	24000005 	strcs	r0, [r0], #-5
    43cc:	0a035001 	beq	d83d8 <__Stack_Size+0xd7fd8>
    43d0:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    43d4:	00000000 	andeq	r0, r0, r0
    43d8:	00000418 	andeq	r0, r0, r8, lsl r4
    43dc:	01500124 	cmpeq	r0, r4, lsr #2
    43e0:	1300003f 	movwne	r0, #63	; 0x3f
    43e4:	00001323 	andeq	r1, r0, r3, lsr #6
    43e8:	03013601 	movweq	r3, #5633	; 0x1601
    43ec:	4c000002 	stcmi	0, cr0, [r0], {2}
    43f0:	48080012 	stmdami	r8, {r1, r4}
    43f4:	01000000 	mrseq	r0, (UNDEF: 0)
    43f8:	00061b9c 	muleq	r6, ip, fp
    43fc:	3c3e1600 	ldccc	6, cr1, [lr], #-0
    4400:	36010000 	strcc	r0, [r1], -r0
    4404:	00003a01 	andeq	r3, r0, r1, lsl #20
    4408:	000d5b00 	andeq	r5, sp, r0, lsl #22
    440c:	1cc21600 	stclne	6, cr1, [r2], {0}
    4410:	36010000 	strcc	r0, [r1], -r0
    4414:	00003a01 	andeq	r3, r0, r1, lsl #20
    4418:	000d8700 	andeq	r8, sp, r0, lsl #14
    441c:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    4420:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    4424:	00020301 	andeq	r0, r2, r1, lsl #6
    4428:	000db300 	andeq	fp, sp, r0, lsl #6
    442c:	12582300 	subsne	r2, r8, #0, 6
    4430:	04180800 	ldreq	r0, [r8], #-2048	; 0x800
    4434:	05f80000 	ldrbeq	r0, [r8, #0]!
    4438:	01240000 	teqeq	r4, r0
    443c:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    4440:	00127023 	andseq	r7, r2, r3, lsr #32
    4444:	00041808 	andeq	r1, r4, r8, lsl #16
    4448:	00060b00 	andeq	r0, r6, r0, lsl #22
    444c:	50012400 	andpl	r2, r1, r0, lsl #8
    4450:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    4454:	0800127e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, ip}
    4458:	00000418 	andeq	r0, r0, r8, lsl r4
    445c:	01500124 	cmpeq	r0, r4, lsr #2
    4460:	1300003f 	movwne	r0, #63	; 0x3f
    4464:	00001d45 	andeq	r1, r0, r5, asr #26
    4468:	03017101 	movweq	r7, #4353	; 0x1101
    446c:	00000002 	andeq	r0, r0, r2
    4470:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4474:	01000000 	mrseq	r0, (UNDEF: 0)
    4478:	0006889c 	muleq	r6, ip, r8
    447c:	3c3e1600 	ldccc	6, cr1, [lr], #-0
    4480:	71010000 	mrsvc	r0, (UNDEF: 1)
    4484:	00003a01 	andeq	r3, r0, r1, lsl #20
    4488:	000de800 	andeq	lr, sp, r0, lsl #16
    448c:	1cc21600 	stclne	6, cr1, [r2], {0}
    4490:	71010000 	mrsvc	r0, (UNDEF: 1)
    4494:	00004c01 	andeq	r4, r0, r1, lsl #24
    4498:	000e1400 	andeq	r1, lr, r0, lsl #8
    449c:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    44a0:	73010000 	movwvc	r0, #4096	; 0x1000
    44a4:	00020301 	andeq	r0, r2, r1, lsl #6
    44a8:	000e3500 	andeq	r3, lr, r0, lsl #10
    44ac:	00002300 	andeq	r2, r0, r0, lsl #6
    44b0:	04180000 	ldreq	r0, [r8], #-0
    44b4:	06780000 	ldrbteq	r0, [r8], -r0
    44b8:	01240000 	teqeq	r4, r0
    44bc:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    44c0:	00000025 	andeq	r0, r0, r5, lsr #32
    44c4:	00041800 	andeq	r1, r4, r0, lsl #16
    44c8:	50012400 	andpl	r2, r1, r0, lsl #8
    44cc:	00003f01 	andeq	r3, r0, r1, lsl #30
    44d0:	001d1113 	andseq	r1, sp, r3, lsl r1
    44d4:	01990100 	orrseq	r0, r9, r0, lsl #2
    44d8:	00000203 	andeq	r0, r0, r3, lsl #4
    44dc:	00000000 	andeq	r0, r0, r0
    44e0:	00000048 	andeq	r0, r0, r8, asr #32
    44e4:	06f59c01 	ldrbteq	r9, [r5], r1, lsl #24
    44e8:	3e160000 	cdpcc	0, 1, cr0, cr6, cr0, {0}
    44ec:	0100003c 	tsteq	r0, ip, lsr r0
    44f0:	003a0199 	mlaseq	sl, r9, r1, r0
    44f4:	0e5f0000 	cdpeq	0, 5, cr0, cr15, cr0, {0}
    44f8:	c2160000 	andsgt	r0, r6, #0
    44fc:	0100001c 	tsteq	r0, ip, lsl r0
    4500:	005e0199 			; <UNDEFINED> instruction: 0x005e0199
    4504:	0e8b0000 	cdpeq	0, 8, cr0, cr11, cr0, {0}
    4508:	45140000 	ldrmi	r0, [r4, #-0]
    450c:	0100001c 	tsteq	r0, ip, lsl r0
    4510:	0203019b 	andeq	r0, r3, #-1073741786	; 0xc0000026
    4514:	0eac0000 	cdpeq	0, 10, cr0, cr12, cr0, {0}
    4518:	00230000 	eoreq	r0, r3, r0
    451c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4520:	e5000004 	str	r0, [r0, #-4]
    4524:	24000006 	strcs	r0, [r0], #-6
    4528:	3f015001 	svccc	0x00015001
    452c:	00002500 	andeq	r2, r0, r0, lsl #10
    4530:	04180000 	ldreq	r0, [r8], #-0
    4534:	01240000 	teqeq	r4, r0
    4538:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    453c:	1d661300 	stclne	3, cr1, [r6, #-0]
    4540:	ca010000 	bgt	44548 <__Stack_Size+0x44148>
    4544:	00020301 	andeq	r0, r2, r1, lsl #6
    4548:	00000000 	andeq	r0, r0, r0
    454c:	0000a000 	andeq	sl, r0, r0
    4550:	cb9c0100 	blgt	fe704958 <SCS_BASE+0x1e6f6958>
    4554:	16000007 	strne	r0, [r0], -r7
    4558:	00001d93 	muleq	r0, r3, sp
    455c:	3a01ca01 	bcc	76d68 <__Stack_Size+0x76968>
    4560:	d6000000 	strle	r0, [r0], -r0
    4564:	1400000e 	strne	r0, [r0], #-14
    4568:	00001cbd 			; <UNDEFINED> instruction: 0x00001cbd
    456c:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    4570:	1f000000 	svcne	0x00000000
    4574:	1400000f 	strne	r0, [r0], #-15
    4578:	00001c81 	andeq	r1, r0, r1, lsl #25
    457c:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    4580:	6b000000 	blvs	4588 <__Stack_Size+0x4188>
    4584:	1400000f 	strne	r0, [r0], #-15
    4588:	00001b2a 	andeq	r1, r0, sl, lsr #22
    458c:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    4590:	c3000000 	movwgt	r0, #0
    4594:	1400000f 	strne	r0, [r0], #-15
    4598:	00001c63 	andeq	r1, r0, r3, ror #24
    459c:	4c01cc01 	stcmi	12, cr12, [r1], {1}
    45a0:	1f000000 	svcne	0x00000000
    45a4:	14000010 	strne	r0, [r0], #-16
    45a8:	00001c45 	andeq	r1, r0, r5, asr #24
    45ac:	0301ce01 	movweq	ip, #7681	; 0x1e01
    45b0:	67000002 	strvs	r0, [r0, -r2]
    45b4:	23000010 	movwcs	r0, #16
    45b8:	00000000 	andeq	r0, r0, r0
    45bc:	00000418 	andeq	r0, r0, r8, lsl r4
    45c0:	00000782 	andeq	r0, r0, r2, lsl #15
    45c4:	01500124 	cmpeq	r0, r4, lsr #2
    45c8:	0023003f 	eoreq	r0, r3, pc, lsr r0
    45cc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    45d0:	95000004 	strls	r0, [r0, #-4]
    45d4:	24000007 	strcs	r0, [r0], #-7
    45d8:	3f015001 	svccc	0x00015001
    45dc:	00002300 	andeq	r2, r0, r0, lsl #6
    45e0:	04180000 	ldreq	r0, [r8], #-0
    45e4:	07a80000 	streq	r0, [r8, r0]!
    45e8:	01240000 	teqeq	r4, r0
    45ec:	003f0150 	eorseq	r0, pc, r0, asr r1	; <UNPREDICTABLE>
    45f0:	00000023 	andeq	r0, r0, r3, lsr #32
    45f4:	00041800 	andeq	r1, r4, r0, lsl #16
    45f8:	0007bb00 	andeq	fp, r7, r0, lsl #22
    45fc:	50012400 	andpl	r2, r1, r0, lsl #8
    4600:	25003f01 	strcs	r3, [r0, #-3841]	; 0xf01
    4604:	00000000 	andeq	r0, r0, r0
    4608:	00000418 	andeq	r0, r0, r8, lsl r4
    460c:	01500124 	cmpeq	r0, r4, lsr #2
    4610:	1300003f 	movwne	r0, #63	; 0x3f
    4614:	00001c28 	andeq	r1, r0, r8, lsr #24
    4618:	03021901 	movweq	r1, #10497	; 0x2901
    461c:	00000002 	andeq	r0, r0, r2
    4620:	8c000000 	stchi	0, cr0, [r0], {-0}
    4624:	01000000 	mrseq	r0, (UNDEF: 0)
    4628:	0008419c 	muleq	r8, ip, r1
    462c:	1a7c1600 	bne	1f09e34 <__Stack_Size+0x1f09a34>
    4630:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    4634:	0000c402 	andeq	ip, r0, r2, lsl #8
    4638:	0010bd00 	andseq	fp, r0, r0, lsl #26
    463c:	1c451400 	cfstrdne	mvd1, [r5], {-0}
    4640:	1b010000 	blne	44648 <__Stack_Size+0x44248>
    4644:	00020302 	andeq	r0, r2, r2, lsl #6
    4648:	0010de00 	andseq	sp, r0, r0, lsl #28
    464c:	00002300 	andeq	r2, r0, r0, lsl #6
    4650:	04180000 	ldreq	r0, [r8], #-0
    4654:	081a0000 	ldmdaeq	sl, {}	; <UNPREDICTABLE>
    4658:	01240000 	teqeq	r4, r0
    465c:	ff0a0350 			; <UNDEFINED> instruction: 0xff0a0350
    4660:	0023000f 	eoreq	r0, r3, pc
    4664:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4668:	2f000004 	svccs	0x00000004
    466c:	24000008 	strcs	r0, [r0], #-8
    4670:	0a035001 	beq	d867c <__Stack_Size+0xd827c>
    4674:	25000fff 	strcs	r0, [r0, #-4095]	; 0xfff
    4678:	00000000 	andeq	r0, r0, r0
    467c:	00000418 	andeq	r0, r0, r8, lsl r4
    4680:	03500124 	cmpeq	r0, #36, 2
    4684:	000fff0a 	andeq	pc, pc, sl, lsl #30
    4688:	1c052600 	stcne	6, cr2, [r5], {-0}
    468c:	6a010000 	bvs	44694 <__Stack_Size+0x44294>
    4690:	00020302 	andeq	r0, r2, r2, lsl #6
    4694:	00000000 	andeq	r0, r0, r0
    4698:	00005400 	andeq	r5, r0, r0, lsl #8
    469c:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    46a0:	00001c20 	andeq	r1, r0, r0, lsr #24
    46a4:	4c026a01 	stcmi	10, cr6, [r2], {1}
    46a8:	13000000 	movwne	r0, #0
    46ac:	16000011 			; <UNDEFINED> instruction: 0x16000011
    46b0:	00001b34 	andeq	r1, r0, r4, lsr fp
    46b4:	4c026a01 	stcmi	10, cr6, [r2], {1}
    46b8:	34000000 	strcc	r0, [r0], #-0
    46bc:	16000011 			; <UNDEFINED> instruction: 0x16000011
    46c0:	00001cb4 			; <UNDEFINED> instruction: 0x00001cb4
    46c4:	4c026a01 	stcmi	10, cr6, [r2], {1}
    46c8:	55000000 	strpl	r0, [r0, #-0]
    46cc:	14000011 	strne	r0, [r0], #-17
    46d0:	00001c45 	andeq	r1, r0, r5, asr #24
    46d4:	03026c01 	movweq	r6, #11265	; 0x2c01
    46d8:	76000002 	strvc	r0, [r0], -r2
    46dc:	23000011 	movwcs	r0, #17
    46e0:	00000000 	andeq	r0, r0, r0
    46e4:	00000418 	andeq	r0, r0, r8, lsl r4
    46e8:	000008aa 	andeq	r0, r0, sl, lsr #17
    46ec:	01500124 	cmpeq	r0, r4, lsr #2
    46f0:	0025003f 	eoreq	r0, r5, pc, lsr r0
    46f4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    46f8:	24000004 	strcs	r0, [r0], #-4
    46fc:	3f015001 	svccc	0x00015001
    4700:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    4704:	04000001 	streq	r0, [r0], #-1
    4708:	00103100 	andseq	r3, r0, r0, lsl #2
    470c:	29010400 	stmdbcs	r1, {sl}
    4710:	01000000 	mrseq	r0, (UNDEF: 0)
    4714:	00001e0a 	andeq	r1, r0, sl, lsl #28
    4718:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    471c:	00000500 	andeq	r0, r0, r0, lsl #10
    4720:	00000000 	andeq	r0, r0, r0
    4724:	0000136f 	andeq	r1, r0, pc, ror #6
    4728:	26050402 	strcs	r0, [r5], -r2, lsl #8
    472c:	02000008 	andeq	r0, r0, #8
    4730:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    4734:	01020000 	mrseq	r0, (UNDEF: 2)
    4738:	0009d706 	andeq	sp, r9, r6, lsl #14
    473c:	33750300 	cmncc	r5, #0, 6
    4740:	27020032 	smladxcs	r2, r2, r0, r0
    4744:	00000045 	andeq	r0, r0, r5, asr #32
    4748:	33070402 	movwcc	r0, #29698	; 0x7402
    474c:	03000009 	movweq	r0, #9
    4750:	00363175 	eorseq	r3, r6, r5, ror r1
    4754:	00572802 	subseq	r2, r7, r2, lsl #16
    4758:	02020000 	andeq	r0, r2, #0
    475c:	000bd007 	andeq	sp, fp, r7
    4760:	38750300 	ldmdacc	r5!, {r8, r9}^
    4764:	68290200 	stmdavs	r9!, {r9}
    4768:	02000000 	andeq	r0, r0, #0
    476c:	09d50801 	ldmibeq	r5, {r0, fp}^
    4770:	52040000 	andpl	r0, r4, #0
    4774:	02000004 	andeq	r0, r0, #4
    4778:	00007a2f 	andeq	r7, r0, pc, lsr #20
    477c:	00450500 	subeq	r0, r5, r0, lsl #10
    4780:	01060000 	mrseq	r0, (UNDEF: 6)
    4784:	00943c02 	addseq	r3, r4, r2, lsl #24
    4788:	c3070000 	movwgt	r0, #28672	; 0x7000
    478c:	0000001e 	andeq	r0, r0, lr, lsl r0
    4790:	54455308 	strbpl	r5, [r5], #-776	; 0x308
    4794:	04000100 	streq	r0, [r0], #-256	; 0x100
    4798:	00000787 	andeq	r0, r0, r7, lsl #15
    479c:	007f3c02 	rsbseq	r3, pc, r2, lsl #24
    47a0:	04020000 	streq	r0, [r2], #-0
    47a4:	00092a07 	andeq	r2, r9, r7, lsl #20
    47a8:	03100900 	tsteq	r0, #0, 18
    47ac:	00e10178 	rsceq	r0, r1, r8, ror r1
    47b0:	4b0a0000 	blmi	2847b8 <__Stack_Size+0x2843b8>
    47b4:	7a030052 	bvc	c4904 <__Stack_Size+0xc4504>
    47b8:	00006f01 	andeq	r6, r0, r1, lsl #30
    47bc:	500a0000 	andpl	r0, sl, r0
    47c0:	7b030052 	blvc	c4910 <__Stack_Size+0xc4510>
    47c4:	00006f01 	andeq	r6, r0, r1, lsl #30
    47c8:	520a0400 	andpl	r0, sl, #0, 8
    47cc:	0300524c 	movweq	r5, #588	; 0x24c
    47d0:	006f017c 	rsbeq	r0, pc, ip, ror r1	; <UNPREDICTABLE>
    47d4:	0a080000 	beq	2047dc <__Stack_Size+0x2043dc>
    47d8:	03005253 	movweq	r5, #595	; 0x253
    47dc:	006f017d 	rsbeq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    47e0:	000c0000 	andeq	r0, ip, r0
    47e4:	001e640b 	andseq	r6, lr, fp, lsl #8
    47e8:	017e0300 	cmneq	lr, r0, lsl #6
    47ec:	000000a6 	andeq	r0, r0, r6, lsr #1
    47f0:	00031c0c 	andeq	r1, r3, ip, lsl #24
    47f4:	942d0100 	strtls	r0, [sp], #-256	; 0x100
    47f8:	0c080012 	stceq	0, cr0, [r8], {18}
    47fc:	01000000 	mrseq	r0, (UNDEF: 0)
    4800:	0001109c 	muleq	r1, ip, r0
    4804:	1e400d00 	cdpne	13, 4, cr0, cr0, cr0, {0}
    4808:	2d010000 	stccs	0, cr0, [r1, #-0]
    480c:	0000004c 	andeq	r0, r0, ip, asr #32
    4810:	0c005001 	stceq	0, cr5, [r0], {1}
    4814:	0000065c 	andeq	r0, r0, ip, asr r6
    4818:	12a04401 	adcne	r4, r0, #16777216	; 0x1000000
    481c:	000c0800 	andeq	r0, ip, r0, lsl #16
    4820:	9c010000 	stcls	0, cr0, [r1], {-0}
    4824:	00000133 	andeq	r0, r0, r3, lsr r1
    4828:	001dfb0d 	andseq	pc, sp, sp, lsl #22
    482c:	5e440100 	dvfpls	f0, f4, f0
    4830:	01000000 	mrseq	r0, (UNDEF: 0)
    4834:	2c0c0050 	stccs	0, cr0, [ip], {80}	; 0x50
    4838:	01000006 	tsteq	r0, r6
    483c:	0012ac54 	andseq	sl, r2, r4, asr ip
    4840:	00000c08 	andeq	r0, r0, r8, lsl #24
    4844:	569c0100 	ldrpl	r0, [ip], r0, lsl #2
    4848:	0d000001 	stceq	0, cr0, [r0, #-4]
    484c:	00000634 	andeq	r0, r0, r4, lsr r6
    4850:	004c5401 	subeq	r5, ip, r1, lsl #8
    4854:	50010000 	andpl	r0, r1, r0
    4858:	1e230e00 	cdpne	14, 2, cr0, cr3, cr0, {0}
    485c:	64010000 	strvs	r0, [r1], #-0
    4860:	00000000 	andeq	r0, r0, r0
    4864:	00000010 	andeq	r0, r0, r0, lsl r0
    4868:	ef0e9c01 	svc	0x000e9c01
    486c:	0100001d 	tsteq	r0, sp, lsl r0
    4870:	00000071 	andeq	r0, r0, r1, ror r0
    4874:	00001000 	andeq	r1, r0, r0
    4878:	0f9c0100 	svceq	0x009c0100
    487c:	00001e51 	andeq	r1, r0, r1, asr lr
    4880:	00948001 	addseq	r8, r4, r1
    4884:	00000000 	andeq	r0, r0, r0
    4888:	00140000 	andseq	r0, r4, r0
    488c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4890:	001e3610 	andseq	r3, lr, r0, lsl r6
    4894:	4c800100 	stfmis	f0, [r0], {0}
    4898:	a0000000 	andge	r0, r0, r0
    489c:	11000011 	tstne	r0, r1, lsl r0
    48a0:	00001c4c 	andeq	r1, r0, ip, asr #24
    48a4:	00948201 	addseq	r8, r4, r1, lsl #4
    48a8:	11c10000 	bicne	r0, r1, r0
    48ac:	00000000 	andeq	r0, r0, r0
    48b0:	00000743 	andeq	r0, r0, r3, asr #14
    48b4:	11320004 	teqne	r2, r4
    48b8:	01040000 	mrseq	r0, (UNDEF: 4)
    48bc:	00000029 	andeq	r0, r0, r9, lsr #32
    48c0:	001ed701 	andseq	sp, lr, r1, lsl #14
    48c4:	00039f00 	andeq	r9, r3, r0, lsl #30
    48c8:	00053800 	andeq	r3, r5, r0, lsl #16
    48cc:	00000000 	andeq	r0, r0, r0
    48d0:	00143f00 	andseq	r3, r4, r0, lsl #30
    48d4:	05040200 	streq	r0, [r4, #-512]	; 0x200
    48d8:	00000826 	andeq	r0, r0, r6, lsr #16
    48dc:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    48e0:	02000007 	andeq	r0, r0, #7
    48e4:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    48e8:	75030000 	strvc	r0, [r3, #-0]
    48ec:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    48f0:	00004527 	andeq	r4, r0, r7, lsr #10
    48f4:	07040200 	streq	r0, [r4, -r0, lsl #4]
    48f8:	00000933 	andeq	r0, r0, r3, lsr r9
    48fc:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4900:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    4904:	02000000 	andeq	r0, r0, #0
    4908:	0bd00702 	bleq	ff406518 <SCS_BASE+0x1f3f8518>
    490c:	75030000 	strvc	r0, [r3, #-0]
    4910:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4914:	00000068 	andeq	r0, r0, r8, rrx
    4918:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    491c:	04000009 	streq	r0, [r0], #-9
    4920:	00000452 	andeq	r0, r0, r2, asr r4
    4924:	007a2f02 	rsbseq	r2, sl, r2, lsl #30
    4928:	45050000 	strmi	r0, [r5, #-0]
    492c:	06000000 	streq	r0, [r0], -r0
    4930:	943e0201 	ldrtls	r0, [lr], #-513	; 0x201
    4934:	07000000 	streq	r0, [r0, -r0]
    4938:	00000538 	andeq	r0, r0, r8, lsr r5
    493c:	09100700 	ldmdbeq	r0, {r8, r9, sl}
    4940:	00010000 	andeq	r0, r1, r0
    4944:	00012204 	andeq	r2, r1, r4, lsl #4
    4948:	7f3e0200 	svcvc	0x003e0200
    494c:	02000000 	andeq	r0, r0, #0
    4950:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    4954:	1c080000 	stcne	0, cr0, [r8], {-0}
    4958:	0b014e03 	bleq	5816c <__Stack_Size+0x57d6c>
    495c:	09000001 	stmdbeq	r0, {r0}
    4960:	004c5243 	subeq	r5, ip, r3, asr #4
    4964:	6f015003 	svcvs	0x00015003
    4968:	00000000 	andeq	r0, r0, r0
    496c:	48524309 	ldmdami	r2, {r0, r3, r8, r9, lr}^
    4970:	01510300 	cmpeq	r1, r0, lsl #6
    4974:	0000006f 	andeq	r0, r0, pc, rrx
    4978:	44490904 	strbmi	r0, [r9], #-2308	; 0x904
    497c:	52030052 	andpl	r0, r3, #82	; 0x52
    4980:	00006f01 	andeq	r6, r0, r1, lsl #30
    4984:	4f090800 	svcmi	0x00090800
    4988:	03005244 	movweq	r5, #580	; 0x244
    498c:	006f0153 	rsbeq	r0, pc, r3, asr r1	; <UNPREDICTABLE>
    4990:	0a0c0000 	beq	304998 <__Stack_Size+0x304598>
    4994:	000000db 	ldrdeq	r0, [r0], -fp
    4998:	6f015403 	svcvs	0x00015403
    499c:	10000000 	andne	r0, r0, r0
    49a0:	52524209 	subspl	r4, r2, #-1879048192	; 0x90000000
    49a4:	01550300 	cmpeq	r5, r0, lsl #6
    49a8:	0000006f 	andeq	r0, r0, pc, rrx
    49ac:	0cb60a14 	vldmiaeq	r6!, {s0-s19}
    49b0:	56030000 	strpl	r0, [r3], -r0
    49b4:	00006f01 	andeq	r6, r0, r1, lsl #30
    49b8:	0b001800 	bleq	a9c0 <__Stack_Size+0xa5c0>
    49bc:	000008d3 	ldrdeq	r0, [r0], -r3
    49c0:	a6015703 	strge	r5, [r1], -r3, lsl #14
    49c4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    49c8:	01590318 	cmpeq	r9, r8, lsl r3
    49cc:	00000148 	andeq	r0, r0, r8, asr #2
    49d0:	00200d0a 	eoreq	r0, r0, sl, lsl #26
    49d4:	015b0300 	cmpeq	fp, r0, lsl #6
    49d8:	0000006f 	andeq	r0, r0, pc, rrx
    49dc:	20020a00 	andcs	r0, r2, r0, lsl #20
    49e0:	5c030000 	stcpl	0, cr0, [r3], {-0}
    49e4:	00006f01 	andeq	r6, r0, r1, lsl #30
    49e8:	f00a0400 			; <UNDEFINED> instruction: 0xf00a0400
    49ec:	0300001e 	movweq	r0, #30
    49f0:	0158015d 	cmpeq	r8, sp, asr r1
    49f4:	00080000 	andeq	r0, r8, r0
    49f8:	00006f0c 	andeq	r6, r0, ip, lsl #30
    49fc:	00015800 	andeq	r5, r1, r0, lsl #16
    4a00:	009f0d00 	addseq	r0, pc, r0, lsl #26
    4a04:	00030000 	andeq	r0, r3, r0
    4a08:	00014805 	andeq	r4, r1, r5, lsl #16
    4a0c:	1feb0b00 	svcne	0x00eb0b00
    4a10:	5e030000 	cdppl	0, 0, cr0, cr3, cr0, {0}
    4a14:	00011701 	andeq	r1, r1, r1, lsl #14
    4a18:	04010600 	streq	r0, [r1], #-1536	; 0x600
    4a1c:	00018423 	andeq	r8, r1, r3, lsr #8
    4a20:	02f30700 	rscseq	r0, r3, #0, 14
    4a24:	07010000 	streq	r0, [r1, -r0]
    4a28:	0000021c 	andeq	r0, r0, ip, lsl r2
    4a2c:	09e80702 	stmibeq	r8!, {r1, r8, r9, sl}^
    4a30:	00030000 	andeq	r0, r3, r0
    4a34:	00079204 	andeq	r9, r7, r4, lsl #4
    4a38:	69270400 	stmdbvs	r7!, {sl}
    4a3c:	06000001 	streq	r0, [r0], -r1
    4a40:	c92e0401 	stmdbgt	lr!, {r0, sl}
    4a44:	07000001 	streq	r0, [r0, -r1]
    4a48:	000007a4 	andeq	r0, r0, r4, lsr #15
    4a4c:	0c2d0700 	stceq	7, cr0, [sp], #-0
    4a50:	07040000 	streq	r0, [r4, -r0]
    4a54:	000003c7 	andeq	r0, r0, r7, asr #7
    4a58:	03f90728 	mvnseq	r0, #40, 14	; 0xa00000
    4a5c:	00c80000 	sbceq	r0, r8, r0
    4a60:	00042207 	andeq	r2, r4, r7, lsl #4
    4a64:	00071400 	andeq	r1, r7, r0, lsl #8
    4a68:	10000000 	andne	r0, r0, r0
    4a6c:	0006ef07 	andeq	lr, r6, r7, lsl #30
    4a70:	16071c00 	strne	r1, [r7], -r0, lsl #24
    4a74:	18000008 	stmdane	r0, {r3}
    4a78:	08e00400 	stmiaeq	r0!, {sl}^
    4a7c:	36040000 	strcc	r0, [r4], -r0
    4a80:	0000018f 	andeq	r0, r0, pc, lsl #3
    4a84:	3e04040e 	cdpcc	4, 0, cr0, cr4, cr14, {0}
    4a88:	00000201 	andeq	r0, r0, r1, lsl #4
    4a8c:	0001030f 	andeq	r0, r1, pc, lsl #6
    4a90:	4c400400 	cfstrdmi	mvd0, [r0], {-0}
    4a94:	00000000 	andeq	r0, r0, r0
    4a98:	000bbf0f 	andeq	fp, fp, pc, lsl #30
    4a9c:	84410400 	strbhi	r0, [r1], #-1024	; 0x400
    4aa0:	02000001 	andeq	r0, r0, #1
    4aa4:	0000e00f 	andeq	lr, r0, pc
    4aa8:	c9420400 	stmdbgt	r2, {sl}^
    4aac:	03000001 	movweq	r0, #1
    4ab0:	09c40400 	stmibeq	r4, {sl}^
    4ab4:	43040000 	movwmi	r0, #16384	; 0x4000
    4ab8:	000001d4 	ldrdeq	r0, [r0], -r4
    4abc:	47040106 	strmi	r0, [r4, -r6, lsl #2]
    4ac0:	00000221 	andeq	r0, r0, r1, lsr #4
    4ac4:	001ebf07 	andseq	fp, lr, r7, lsl #30
    4ac8:	78070000 	stmdavc	r7, {}	; <UNPREDICTABLE>
    4acc:	0100001e 	tsteq	r0, lr, lsl r0
    4ad0:	1ff80400 	svcne	0x00f80400
    4ad4:	49040000 	stmdbmi	r4, {}	; <UNPREDICTABLE>
    4ad8:	0000020c 	andeq	r0, r0, ip, lsl #4
    4adc:	001f0f10 	andseq	r0, pc, r0, lsl pc	; <UNPREDICTABLE>
    4ae0:	00330100 	eorseq	r0, r3, r0, lsl #2
    4ae4:	a4000000 	strge	r0, [r0], #-0
    4ae8:	01000000 	mrseq	r0, (UNDEF: 0)
    4aec:	00030d9c 	muleq	r3, ip, sp
    4af0:	20071100 	andcs	r1, r7, r0, lsl #2
    4af4:	33010000 	movwcc	r0, #4096	; 0x1000
    4af8:	0000030d 	andeq	r0, r0, sp, lsl #6
    4afc:	00001202 	andeq	r1, r0, r2, lsl #4
    4b00:	00000012 	andeq	r0, r0, r2, lsl r0
    4b04:	00073300 	andeq	r3, r7, r0, lsl #6
    4b08:	00026800 	andeq	r6, r2, r0, lsl #16
    4b0c:	51011300 	mrspl	r1, SP_irq
    4b10:	01133101 	tsteq	r3, r1, lsl #2
    4b14:	00340150 	eorseq	r0, r4, r0, asr r1
    4b18:	00000012 	andeq	r0, r0, r2, lsl r0
    4b1c:	00073300 	andeq	r3, r7, r0, lsl #6
    4b20:	00028100 	andeq	r8, r2, r0, lsl #2
    4b24:	51011300 	mrspl	r1, SP_irq
    4b28:	01133101 	tsteq	r3, r1, lsl #2
    4b2c:	40080250 	andmi	r0, r8, r0, asr r2
    4b30:	00001200 	andeq	r1, r0, r0, lsl #4
    4b34:	07330000 	ldreq	r0, [r3, -r0]!
    4b38:	02990000 	addseq	r0, r9, #0
    4b3c:	01130000 	tsteq	r3, r0
    4b40:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4b44:	38015001 	stmdacc	r1, {r0, ip, lr}
    4b48:	00001200 	andeq	r1, r0, r0, lsl #4
    4b4c:	07330000 	ldreq	r0, [r3, -r0]!
    4b50:	02b10000 	adcseq	r0, r1, #0
    4b54:	01130000 	tsteq	r3, r0
    4b58:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4b5c:	40015001 	andmi	r5, r1, r1
    4b60:	00001200 	andeq	r1, r0, r0, lsl #4
    4b64:	07330000 	ldreq	r0, [r3, -r0]!
    4b68:	02ca0000 	sbceq	r0, sl, #0
    4b6c:	01130000 	tsteq	r3, r0
    4b70:	13310151 	teqne	r1, #1073741844	; 0x40000014
    4b74:	08025001 	stmdaeq	r2, {r0, ip, lr}
    4b78:	00120020 	andseq	r0, r2, r0, lsr #32
    4b7c:	33000000 	movwcc	r0, #0
    4b80:	e3000007 	movw	r0, #7
    4b84:	13000002 	movwne	r0, #2
    4b88:	31015101 	tstcc	r1, r1, lsl #2
    4b8c:	02500113 	subseq	r0, r0, #-1073741820	; 0xc0000004
    4b90:	12008008 	andne	r8, r0, #8
    4b94:	00000000 	andeq	r0, r0, r0
    4b98:	00000733 	andeq	r0, r0, r3, lsr r7
    4b9c:	000002fd 	strdeq	r0, [r0], -sp
    4ba0:	01510113 	cmpeq	r1, r3, lsl r1
    4ba4:	50011331 	andpl	r1, r1, r1, lsr r3
    4ba8:	01000a03 	tsteq	r0, r3, lsl #20
    4bac:	00001400 	andeq	r1, r0, r0, lsl #8
    4bb0:	07330000 	ldreq	r0, [r3, -r0]!
    4bb4:	01130000 	tsteq	r3, r0
    4bb8:	00300151 	eorseq	r0, r0, r1, asr r1
    4bbc:	0b041500 	bleq	109fc4 <__Stack_Size+0x109bc4>
    4bc0:	10000001 	andne	r0, r0, r1
    4bc4:	00002029 	andeq	r2, r0, r9, lsr #32
    4bc8:	00006b01 	andeq	r6, r0, r1, lsl #22
    4bcc:	00160000 	andseq	r0, r6, r0
    4bd0:	9c010000 	stcls	0, cr0, [r1], {-0}
    4bd4:	00000355 	andeq	r0, r0, r5, asr r3
    4bd8:	00000012 	andeq	r0, r0, r2, lsl r0
    4bdc:	00073300 	andeq	r3, r7, r0, lsl #6
    4be0:	00034000 	andeq	r4, r3, r0
    4be4:	51011300 	mrspl	r1, SP_irq
    4be8:	01133101 	tsteq	r3, r1, lsl #2
    4bec:	00310150 	eorseq	r0, r1, r0, asr r1
    4bf0:	00000014 	andeq	r0, r0, r4, lsl r0
    4bf4:	00073300 	andeq	r3, r7, r0, lsl #6
    4bf8:	51011300 	mrspl	r1, SP_irq
    4bfc:	01133001 	tsteq	r3, r1
    4c00:	00310150 	eorseq	r0, r1, r0, asr r1
    4c04:	01eb1000 	mvneq	r1, r0
    4c08:	7c010000 	stcvc	0, cr0, [r1], {-0}
    4c0c:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
    4c10:	0000009c 	muleq	r0, ip, r0
    4c14:	03e19c01 	mvneq	r9, #256	; 0x100
    4c18:	07160000 	ldreq	r0, [r6, -r0]
    4c1c:	01000020 	tsteq	r0, r0, lsr #32
    4c20:	00030d7c 	andeq	r0, r3, ip, ror sp
    4c24:	11500100 	cmpne	r0, r0, lsl #2
    4c28:	00001f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    4c2c:	03e17c01 	mvneq	r7, #256	; 0x100
    4c30:	12c40000 	sbcne	r0, r4, #0
    4c34:	4c170000 	ldcmi	0, cr0, [r7], {-0}
    4c38:	0100001f 	tsteq	r0, pc, lsl r0
    4c3c:	00003a7e 	andeq	r3, r0, lr, ror sl
    4c40:	0012e500 	andseq	lr, r2, r0, lsl #10
    4c44:	1fbc1700 	svcne	0x00bc1700
    4c48:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    4c4c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4c50:	00001314 	andeq	r1, r0, r4, lsl r3
    4c54:	001e7117 	andseq	r7, lr, r7, lsl r1
    4c58:	3a7e0100 	bcc	1f85060 <__Stack_Size+0x1f84c60>
    4c5c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    4c60:	18000013 	stmdane	r0, {r0, r1, r4}
    4c64:	00736f70 	rsbseq	r6, r3, r0, ror pc
    4c68:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    4c6c:	13740000 	cmnne	r4, #0
    4c70:	3d170000 	ldccc	0, cr0, [r7, #-0]
    4c74:	0100001f 	tsteq	r0, pc, lsl r0
    4c78:	00003a7f 	andeq	r3, r0, pc, ror sl
    4c7c:	0013d200 	andseq	sp, r3, r0, lsl #4
    4c80:	1ef71700 	cdpne	7, 15, cr1, cr7, cr0, {0}
    4c84:	7f010000 	svcvc	0x00010000
    4c88:	0000003a 	andeq	r0, r0, sl, lsr r0
    4c8c:	000013fc 	strdeq	r1, [r0], -ip
    4c90:	01041500 	tsteq	r4, r0, lsl #10
    4c94:	10000002 	andne	r0, r0, r2
    4c98:	00001ea8 	andeq	r1, r0, r8, lsr #29
    4c9c:	0000e501 	andeq	lr, r0, r1, lsl #10
    4ca0:	00100000 	andseq	r0, r0, r0
    4ca4:	9c010000 	stcls	0, cr0, [r1], {-0}
    4ca8:	0000040a 	andeq	r0, r0, sl, lsl #8
    4cac:	001f9916 	andseq	r9, pc, r6, lsl r9	; <UNPREDICTABLE>
    4cb0:	e1e50100 	mvn	r0, r0, lsl #2
    4cb4:	01000003 	tsteq	r0, r3
    4cb8:	8e190050 	mrchi	0, 0, r0, cr9, cr0, {2}
    4cbc:	01000004 	tsteq	r0, r4
    4cc0:	00005ef6 	strdeq	r5, [r0], -r6
    4cc4:	00135400 	andseq	r5, r3, r0, lsl #8
    4cc8:	00000c08 	andeq	r0, r0, r8, lsl #24
    4ccc:	4f9c0100 	svcmi	0x009c0100
    4cd0:	11000004 	tstne	r0, r4
    4cd4:	00002007 	andeq	r2, r0, r7
    4cd8:	030df601 	movweq	pc, #54785	; 0xd601	; <UNPREDICTABLE>
    4cdc:	14620000 	strbtne	r0, [r2], #-0
    4ce0:	03160000 	tsteq	r6, #0
    4ce4:	01000001 	tsteq	r0, r1
    4ce8:	00004cf6 	strdeq	r4, [r0], -r6
    4cec:	17510100 	ldrbne	r0, [r1, -r0, lsl #2]
    4cf0:	00001c4c 	andeq	r1, r0, ip, asr #24
    4cf4:	005ef801 	subseq	pc, lr, r1, lsl #16
    4cf8:	14830000 	strne	r0, [r3], #0
    4cfc:	1a000000 	bne	4d04 <__Stack_Size+0x4904>
    4d00:	00001f7e 	andeq	r1, r0, lr, ror pc
    4d04:	4c011001 	stcmi	0, cr1, [r1], {1}
    4d08:	00000000 	andeq	r0, r0, r0
    4d0c:	06000000 	streq	r0, [r0], -r0
    4d10:	01000000 	mrseq	r0, (UNDEF: 0)
    4d14:	00047a9c 	muleq	r4, ip, sl
    4d18:	20071b00 	andcs	r1, r7, r0, lsl #22
    4d1c:	10010000 	andne	r0, r1, r0
    4d20:	00030d01 	andeq	r0, r3, r1, lsl #26
    4d24:	0014ad00 	andseq	sl, r4, r0, lsl #26
    4d28:	121a0000 	andsne	r0, sl, #0
    4d2c:	01000020 	tsteq	r0, r0, lsr #32
    4d30:	005e0121 	subseq	r0, lr, r1, lsr #2
    4d34:	00000000 	andeq	r0, r0, r0
    4d38:	000c0000 	andeq	r0, ip, r0
    4d3c:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d40:	000004c3 	andeq	r0, r0, r3, asr #9
    4d44:	0020071b 	eoreq	r0, r0, fp, lsl r7
    4d48:	01210100 	teqeq	r1, r0, lsl #2
    4d4c:	0000030d 	andeq	r0, r0, sp, lsl #6
    4d50:	000014ce 	andeq	r1, r0, lr, asr #9
    4d54:	0001031c 	andeq	r0, r1, ip, lsl r3
    4d58:	01210100 	teqeq	r1, r0, lsl #2
    4d5c:	0000004c 	andeq	r0, r0, ip, asr #32
    4d60:	4c1d5101 	ldfmis	f5, [sp], {1}
    4d64:	0100001c 	tsteq	r0, ip, lsl r0
    4d68:	005e0123 	subseq	r0, lr, r3, lsr #2
    4d6c:	14ef0000 	strbtne	r0, [pc], #0	; 4d74 <__Stack_Size+0x4974>
    4d70:	1a000000 	bne	4d78 <__Stack_Size+0x4978>
    4d74:	00001e80 	andeq	r1, r0, r0, lsl #29
    4d78:	4c013b01 	stcmi	11, cr3, [r1], {1}
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	06000000 	streq	r0, [r0], -r0
    4d84:	01000000 	mrseq	r0, (UNDEF: 0)
    4d88:	0004ee9c 	muleq	r4, ip, lr
    4d8c:	20071b00 	andcs	r1, r7, r0, lsl #22
    4d90:	3b010000 	blcc	44d98 <__Stack_Size+0x44998>
    4d94:	00030d01 	andeq	r0, r3, r1, lsl #26
    4d98:	00151900 	andseq	r1, r5, r0, lsl #18
    4d9c:	551e0000 	ldrpl	r0, [lr, #-0]
    4da0:	01000003 	tsteq	r0, r3
    4da4:	1360014d 	cmnne	r0, #1073741843	; 0x40000013
    4da8:	00040800 	andeq	r0, r4, r0, lsl #16
    4dac:	9c010000 	stcls	0, cr0, [r1], {-0}
    4db0:	00000521 	andeq	r0, r0, r1, lsr #10
    4db4:	0020071c 	eoreq	r0, r0, ip, lsl r7
    4db8:	014d0100 	mrseq	r0, (UNDEF: 93)
    4dbc:	0000030d 	andeq	r0, r0, sp, lsl #6
    4dc0:	031c5001 	tsteq	ip, #1
    4dc4:	01000001 	tsteq	r0, r1
    4dc8:	004c014d 	subeq	r0, ip, sp, asr #2
    4dcc:	51010000 	mrspl	r0, (UNDEF: 1)
    4dd0:	071e1e00 	ldreq	r1, [lr, -r0, lsl #28]
    4dd4:	60010000 	andvs	r0, r1, r0
    4dd8:	00136401 	andseq	r6, r3, r1, lsl #8
    4ddc:	00000408 	andeq	r0, r0, r8, lsl #8
    4de0:	549c0100 	ldrpl	r0, [ip], #256	; 0x100
    4de4:	1c000005 	stcne	0, cr0, [r0], {5}
    4de8:	00002007 	andeq	r2, r0, r7
    4dec:	0d016001 	stceq	0, cr6, [r1, #-4]
    4df0:	01000003 	tsteq	r0, r3
    4df4:	01031c50 	tsteq	r3, r0, asr ip
    4df8:	60010000 	andvs	r0, r1, r0
    4dfc:	00004c01 	andeq	r4, r0, r1, lsl #24
    4e00:	00510100 	subseq	r0, r1, r0, lsl #2
    4e04:	001ec91e 	andseq	ip, lr, lr, lsl r9
    4e08:	01760100 	cmneq	r6, r0, lsl #2
    4e0c:	00000000 	andeq	r0, r0, r0
    4e10:	0000000a 	andeq	r0, r0, sl
    4e14:	05959c01 	ldreq	r9, [r5, #3073]	; 0xc01
    4e18:	071c0000 	ldreq	r0, [ip, -r0]
    4e1c:	01000020 	tsteq	r0, r0, lsr #32
    4e20:	030d0176 	movweq	r0, #53622	; 0xd176
    4e24:	50010000 	andpl	r0, r1, r0
    4e28:	0001031c 	andeq	r0, r1, ip, lsl r3
    4e2c:	01760100 	cmneq	r6, r0, lsl #2
    4e30:	0000004c 	andeq	r0, r0, ip, asr #32
    4e34:	b81c5101 	ldmdalt	ip, {r0, r8, ip, lr}
    4e38:	0100001e 	tsteq	r0, lr, lsl r0
    4e3c:	02210176 	eoreq	r0, r1, #-2147483619	; 0x8000001d
    4e40:	52010000 	andpl	r0, r1, #0
    4e44:	1fc71e00 	svcne	0x00c71e00
    4e48:	90010000 	andls	r0, r1, r0
    4e4c:	00000001 	andeq	r0, r0, r1
    4e50:	00000400 	andeq	r0, r0, r0, lsl #8
    4e54:	c89c0100 	ldmgt	ip, {r8}
    4e58:	1c000005 	stcne	0, cr0, [r0], {5}
    4e5c:	00002007 	andeq	r2, r0, r7
    4e60:	0d019001 	stceq	0, cr9, [r1, #-4]
    4e64:	01000003 	tsteq	r0, r3
    4e68:	1f441c50 	svcne	0x00441c50
    4e6c:	90010000 	andls	r0, r1, r0
    4e70:	00004c01 	andeq	r4, r0, r1, lsl #24
    4e74:	00510100 	subseq	r0, r1, r0, lsl #2
    4e78:	001fa91e 	andseq	sl, pc, lr, lsl r9	; <UNPREDICTABLE>
    4e7c:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    4e80:	00000000 	andeq	r0, r0, r0
    4e84:	00000010 	andeq	r0, r0, r0, lsl r0
    4e88:	060b9c01 	streq	r9, [fp], -r1, lsl #24
    4e8c:	071c0000 	ldreq	r0, [ip, -r0]
    4e90:	01000020 	tsteq	r0, r0, lsr #32
    4e94:	030d01a2 	movweq	r0, #53666	; 0xd1a2
    4e98:	50010000 	andpl	r0, r1, r0
    4e9c:	0001031c 	andeq	r0, r1, ip, lsl r3
    4ea0:	01a20100 			; <UNDEFINED> instruction: 0x01a20100
    4ea4:	0000004c 	andeq	r0, r0, ip, asr #32
    4ea8:	741f5101 	ldrvc	r5, [pc], #-257	; 4eb0 <__Stack_Size+0x4ab0>
    4eac:	0100706d 	tsteq	r0, sp, rrx
    4eb0:	003a01a4 	eorseq	r0, sl, r4, lsr #3
    4eb4:	153a0000 	ldrne	r0, [sl, #-0]!
    4eb8:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    4ebc:	00001f1b 	andeq	r1, r0, fp, lsl pc
    4ec0:	0001c301 	andeq	ip, r1, r1, lsl #6
    4ec4:	1c000000 	stcne	0, cr0, [r0], {-0}
    4ec8:	01000000 	mrseq	r0, (UNDEF: 0)
    4ecc:	0006529c 	muleq	r6, ip, r2
    4ed0:	1eff1b00 	vmovne.f64	d17, #240	; 0xf0
    4ed4:	c3010000 	movwgt	r0, #4096	; 0x1000
    4ed8:	00005e01 	andeq	r5, r0, r1, lsl #28
    4edc:	00155b00 	andseq	r5, r5, r0, lsl #22
    4ee0:	1f581b00 	svcne	0x00581b00
    4ee4:	c3010000 	movwgt	r0, #4096	; 0x1000
    4ee8:	00005e01 	andeq	r5, r0, r1, lsl #28
    4eec:	00157c00 	andseq	r7, r5, r0, lsl #24
    4ef0:	1f3d1d00 	svcne	0x003d1d00
    4ef4:	c5010000 	strgt	r0, [r1, #-0]
    4ef8:	00003a01 	andeq	r3, r0, r1, lsl #20
    4efc:	00159d00 	andseq	r9, r5, r0, lsl #26
    4f00:	941e0000 	ldrls	r0, [lr], #-0
    4f04:	0100001e 	tsteq	r0, lr, lsl r0
    4f08:	000001dc 	ldrdeq	r0, [r0], -ip
    4f0c:	000c0000 	andeq	r0, ip, r0
    4f10:	9c010000 	stcls	0, cr0, [r1], {-0}
    4f14:	00000677 	andeq	r0, r0, r7, ror r6
    4f18:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    4f1c:	01dc0100 	bicseq	r0, ip, r0, lsl #2
    4f20:	00000094 	muleq	r0, r4, r0
    4f24:	1e005001 	cdpne	0, 0, cr5, cr0, cr1, {0}
    4f28:	00000377 	andeq	r0, r0, r7, ror r3
    4f2c:	68020701 	stmdavs	r2, {r0, r8, r9, sl}
    4f30:	54080013 	strpl	r0, [r8], #-19
    4f34:	01000000 	mrseq	r0, (UNDEF: 0)
    4f38:	0006ec9c 	muleq	r6, ip, ip
    4f3c:	1f321b00 	svcne	0x00321b00
    4f40:	07010000 	streq	r0, [r1, -r0]
    4f44:	00003a02 	andeq	r3, r0, r2, lsl #20
    4f48:	0015d500 	andseq	sp, r5, r0, lsl #10
    4f4c:	1a7c1c00 	bne	1f0bf54 <__Stack_Size+0x1f0bb54>
    4f50:	07010000 	streq	r0, [r1, -r0]
    4f54:	00009402 	andeq	r9, r0, r2, lsl #8
    4f58:	1f510100 	svcne	0x00510100
    4f5c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4f60:	3a020901 	bcc	8736c <__Stack_Size+0x86f6c>
    4f64:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    4f68:	1d000015 	stcne	0, cr0, [r0, #-84]	; 0xffffffac
    4f6c:	00001fe6 	andeq	r1, r0, r6, ror #31
    4f70:	3a020901 	bcc	8737c <__Stack_Size+0x86f7c>
    4f74:	27000000 	strcs	r0, [r0, -r0]
    4f78:	1d000016 	stcne	0, cr0, [r0, #-88]	; 0xffffffa8
    4f7c:	00001f3d 	andeq	r1, r0, sp, lsr pc
    4f80:	3a020901 	bcc	8738c <__Stack_Size+0x86f8c>
    4f84:	50000000 	andpl	r0, r0, r0
    4f88:	1d000016 	stcne	0, cr0, [r0, #-88]	; 0xffffffa8
    4f8c:	00001f91 	muleq	r0, r1, pc	; <UNPREDICTABLE>
    4f90:	3a020901 	bcc	8739c <__Stack_Size+0x86f9c>
    4f94:	6f000000 	svcvs	0x00000000
    4f98:	00000016 	andeq	r0, r0, r6, lsl r0
    4f9c:	001fd21e 	andseq	sp, pc, lr, lsl r2	; <UNPREDICTABLE>
    4fa0:	02390100 	eorseq	r0, r9, #0, 2
    4fa4:	00000000 	andeq	r0, r0, r0
    4fa8:	0000002a 	andeq	r0, r0, sl, lsr #32
    4fac:	07339c01 	ldreq	r9, [r3, -r1, lsl #24]!
    4fb0:	ff1b0000 			; <UNDEFINED> instruction: 0xff1b0000
    4fb4:	0100001e 	tsteq	r0, lr, lsl r0
    4fb8:	005e0239 	subseq	r0, lr, r9, lsr r2
    4fbc:	16aa0000 	strtne	r0, [sl], r0
    4fc0:	581b0000 	ldmdapl	fp, {}	; <UNPREDICTABLE>
    4fc4:	0100001f 	tsteq	r0, pc, lsl r0
    4fc8:	005e0239 	subseq	r0, lr, r9, lsr r2
    4fcc:	16cb0000 	strbne	r0, [fp], r0
    4fd0:	741f0000 	ldrvc	r0, [pc], #-0	; 4fd8 <__Stack_Size+0x4bd8>
    4fd4:	0100706d 	tsteq	r0, sp, rrx
    4fd8:	003a023b 	eorseq	r0, sl, fp, lsr r2
    4fdc:	16ec0000 	strbtne	r0, [ip], r0
    4fe0:	20000000 	andcs	r0, r0, r0
    4fe4:	00001f67 	andeq	r1, r0, r7, ror #30
    4fe8:	21011405 	tstcs	r1, r5, lsl #8
    4fec:	0000003a 	andeq	r0, r0, sl, lsr r0
    4ff0:	00009421 	andeq	r9, r0, r1, lsr #8
    4ff4:	79000000 	stmdbvc	r0, {}	; <UNPREDICTABLE>
    4ff8:	04000009 	streq	r0, [r0], #-9
    4ffc:	00131a00 	andseq	r1, r3, r0, lsl #20
    5000:	29010400 	stmdbcs	r1, {sl}
    5004:	01000000 	mrseq	r0, (UNDEF: 0)
    5008:	000020d3 	ldrdeq	r2, [r0], -r3
    500c:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    5010:	000005c8 	andeq	r0, r0, r8, asr #11
    5014:	00000000 	andeq	r0, r0, r0
    5018:	0000167d 	andeq	r1, r0, sp, ror r6
    501c:	26050402 	strcs	r0, [r5], -r2, lsl #8
    5020:	02000008 	andeq	r0, r0, #8
    5024:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    5028:	01020000 	mrseq	r0, (UNDEF: 2)
    502c:	0009d706 	andeq	sp, r9, r6, lsl #14
    5030:	33750300 	cmncc	r5, #0, 6
    5034:	27020032 	smladxcs	r2, r2, r0, r0
    5038:	00000045 	andeq	r0, r0, r5, asr #32
    503c:	33070402 	movwcc	r0, #29698	; 0x7402
    5040:	03000009 	movweq	r0, #9
    5044:	00363175 	eorseq	r3, r6, r5, ror r1
    5048:	00572802 	subseq	r2, r7, r2, lsl #16
    504c:	02020000 	andeq	r0, r2, #0
    5050:	000bd007 	andeq	sp, fp, r7
    5054:	38750300 	ldmdacc	r5!, {r8, r9}^
    5058:	68290200 	stmdavs	r9!, {r9}
    505c:	02000000 	andeq	r0, r0, #0
    5060:	09d50801 	ldmibeq	r5, {r0, fp}^
    5064:	52040000 	andpl	r0, r4, #0
    5068:	02000004 	andeq	r0, r0, #4
    506c:	00007a2f 	andeq	r7, r0, pc, lsr #20
    5070:	00450500 	subeq	r0, r5, r0, lsl #10
    5074:	a8040000 	stmdage	r4, {}	; <UNPREDICTABLE>
    5078:	02000023 	andeq	r0, r0, #35	; 0x23
    507c:	00008a33 	andeq	r8, r0, r3, lsr sl
    5080:	007a0600 	rsbseq	r0, sl, r0, lsl #12
    5084:	01070000 	mrseq	r0, (UNDEF: 7)
    5088:	00a43c02 	adceq	r3, r4, r2, lsl #24
    508c:	c3080000 	movwgt	r0, #32768	; 0x8000
    5090:	0000001e 	andeq	r0, r0, lr, lsl r0
    5094:	54455309 	strbpl	r5, [r5], #-777	; 0x309
    5098:	04000100 	streq	r0, [r0], #-256	; 0x100
    509c:	0000251b 	andeq	r2, r0, fp, lsl r5
    50a0:	008f3c02 	addeq	r3, pc, r2, lsl #24
    50a4:	01070000 	mrseq	r0, (UNDEF: 7)
    50a8:	00c43e02 	sbceq	r3, r4, r2, lsl #28
    50ac:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
    50b0:	00000005 	andeq	r0, r0, r5
    50b4:	00091008 	andeq	r1, r9, r8
    50b8:	04000100 	streq	r0, [r0], #-256	; 0x100
    50bc:	00000122 	andeq	r0, r0, r2, lsr #2
    50c0:	00af3e02 	adceq	r3, pc, r2, lsl #28
    50c4:	04020000 	streq	r0, [r2], #-0
    50c8:	00092a07 	andeq	r2, r9, r7, lsl #20
    50cc:	033c0a00 	teqeq	ip, #0, 20
    50d0:	77018103 	strvc	r8, [r1, -r3, lsl #2]
    50d4:	0b000001 	bleq	50e0 <__Stack_Size+0x4ce0>
    50d8:	00002333 	andeq	r2, r0, r3, lsr r3
    50dc:	87018303 	strhi	r8, [r1, -r3, lsl #6]
    50e0:	00000001 	andeq	r0, r0, r1
    50e4:	0007b20b 	andeq	fp, r7, fp, lsl #4
    50e8:	01840300 	orreq	r0, r4, r0, lsl #6
    50ec:	0000018c 	andeq	r0, r0, ip, lsl #3
    50f0:	22f70b08 	rscscs	r0, r7, #8, 22	; 0x2000
    50f4:	85030000 	strhi	r0, [r3, #-0]
    50f8:	00019c01 	andeq	r9, r1, r1, lsl #24
    50fc:	9e0b8000 	cdpls	0, 0, cr8, cr11, cr0, {0}
    5100:	03000021 	movweq	r0, #33	; 0x21
    5104:	018c0186 	orreq	r0, ip, r6, lsl #3
    5108:	0c880000 	stceq	0, cr0, [r8], {0}
    510c:	0000230d 	andeq	r2, r0, sp, lsl #6
    5110:	a1018703 	tstge	r1, r3, lsl #14
    5114:	00000001 	andeq	r0, r0, r1
    5118:	07c60c01 	strbeq	r0, [r6, r1, lsl #24]
    511c:	88030000 	stmdahi	r3, {}	; <UNPREDICTABLE>
    5120:	00018c01 	andeq	r8, r1, r1, lsl #24
    5124:	0c010800 	stceq	8, cr0, [r1], {-0}
    5128:	00002259 	andeq	r2, r0, r9, asr r2
    512c:	a6018903 	strge	r8, [r1], -r3, lsl #18
    5130:	80000001 	andhi	r0, r0, r1
    5134:	07d00c01 	ldrbeq	r0, [r0, r1, lsl #24]
    5138:	8a030000 	bhi	c5140 <__Stack_Size+0xc4d40>
    513c:	00018c01 	andeq	r8, r1, r1, lsl #24
    5140:	0c018800 	stceq	8, cr8, [r1], {-0}
    5144:	00002039 	andeq	r2, r0, r9, lsr r0
    5148:	ab018b03 	blge	67d5c <__Stack_Size+0x6795c>
    514c:	00000001 	andeq	r0, r0, r1
    5150:	07da0c02 	ldrbeq	r0, [sl, r2, lsl #24]
    5154:	8c030000 	stchi	0, cr0, [r3], {-0}
    5158:	0001b001 	andeq	fp, r1, r1
    515c:	0d020800 	stceq	8, cr0, [r2, #-0]
    5160:	00525049 	subseq	r5, r2, r9, asr #32
    5164:	d0018d03 	andle	r8, r1, r3, lsl #26
    5168:	00000001 	andeq	r0, r0, r1
    516c:	6f0e0003 	svcvs	0x000e0003
    5170:	87000000 	strhi	r0, [r0, -r0]
    5174:	0f000001 	svceq	0x00000001
    5178:	000000cf 	andeq	r0, r0, pc, asr #1
    517c:	77050001 	strvc	r0, [r5, -r1]
    5180:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    5184:	0000003a 	andeq	r0, r0, sl, lsr r0
    5188:	0000019c 	muleq	r0, ip, r1
    518c:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    5190:	05001d00 	streq	r1, [r0, #-3328]	; 0xd00
    5194:	00000177 	andeq	r0, r0, r7, ror r1
    5198:	00017705 	andeq	r7, r1, r5, lsl #14
    519c:	01770500 	cmneq	r7, r0, lsl #10
    51a0:	77050000 	strvc	r0, [r5, -r0]
    51a4:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    51a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    51ac:	000001c0 	andeq	r0, r0, r0, asr #3
    51b0:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    51b4:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    51b8:	0000006f 	andeq	r0, r0, pc, rrx
    51bc:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    51c0:	0000cf0f 	andeq	ip, r0, pc, lsl #30
    51c4:	05000e00 	streq	r0, [r0, #-3584]	; 0xe00
    51c8:	000001c0 	andeq	r0, r0, r0, asr #3
    51cc:	00227f10 	eoreq	r7, r2, r0, lsl pc
    51d0:	018e0300 	orreq	r0, lr, r0, lsl #6
    51d4:	000000d6 	ldrdeq	r0, [r0], -r6
    51d8:	90034011 	andls	r4, r3, r1, lsl r0
    51dc:	0002a101 	andeq	sl, r2, r1, lsl #2
    51e0:	21410b00 	cmpcs	r1, r0, lsl #22
    51e4:	92030000 	andls	r0, r3, #0
    51e8:	00007f01 	andeq	r7, r0, r1, lsl #30
    51ec:	990b0000 	stmdbls	fp, {}	; <UNPREDICTABLE>
    51f0:	03000021 	movweq	r0, #33	; 0x21
    51f4:	006f0193 	mlseq	pc, r3, r1, r0	; <UNPREDICTABLE>
    51f8:	0b040000 	bleq	105200 <__Stack_Size+0x104e00>
    51fc:	00002308 	andeq	r2, r0, r8, lsl #6
    5200:	6f019403 	svcvs	0x00019403
    5204:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5208:	0022530b 	eoreq	r5, r2, fp, lsl #6
    520c:	01950300 	orrseq	r0, r5, r0, lsl #6
    5210:	0000006f 	andeq	r0, r0, pc, rrx
    5214:	4353120c 	cmpmi	r3, #12, 4	; 0xc0000000
    5218:	96030052 			; <UNDEFINED> instruction: 0x96030052
    521c:	00006f01 	andeq	r6, r0, r1, lsl #30
    5220:	43121000 	tstmi	r2, #0
    5224:	03005243 	movweq	r5, #579	; 0x243
    5228:	006f0197 	mlseq	pc, r7, r1, r0	; <UNPREDICTABLE>
    522c:	0b140000 	bleq	505234 <__Stack_Size+0x504e34>
    5230:	00002274 	andeq	r2, r0, r4, ror r2
    5234:	b1019803 	tstlt	r1, r3, lsl #16
    5238:	18000002 	stmdane	r0, {r1}
    523c:	0022790b 	eoreq	r7, r2, fp, lsl #18
    5240:	01990300 	orrseq	r0, r9, r0, lsl #6
    5244:	0000006f 	andeq	r0, r0, pc, rrx
    5248:	222e0b24 	eorcs	r0, lr, #36, 22	; 0x9000
    524c:	9a030000 	bls	c5254 <__Stack_Size+0xc4e54>
    5250:	00006f01 	andeq	r6, r0, r1, lsl #30
    5254:	2e0b2800 	cdpcs	8, 0, cr2, cr11, cr0, {0}
    5258:	03000023 	movweq	r0, #35	; 0x23
    525c:	006f019b 	mlseq	pc, fp, r1, r0	; <UNPREDICTABLE>
    5260:	0b2c0000 	bleq	b05268 <__Stack_Size+0xb04e68>
    5264:	00002312 	andeq	r2, r0, r2, lsl r3
    5268:	6f019c03 	svcvs	0x00019c03
    526c:	30000000 	andcc	r0, r0, r0
    5270:	0022ad0b 	eoreq	sl, r2, fp, lsl #26
    5274:	019d0300 	orrseq	r0, sp, r0, lsl #6
    5278:	0000006f 	andeq	r0, r0, pc, rrx
    527c:	22050b34 	andcs	r0, r5, #52, 22	; 0xd000
    5280:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    5284:	00006f01 	andeq	r6, r0, r1, lsl #30
    5288:	430b3800 	movwmi	r3, #47104	; 0xb800
    528c:	03000024 	movweq	r0, #36	; 0x24
    5290:	006f019f 	mlseq	pc, pc, r1, r0	; <UNPREDICTABLE>
    5294:	003c0000 	eorseq	r0, ip, r0
    5298:	00006f0e 	andeq	r6, r0, lr, lsl #30
    529c:	0002b100 	andeq	fp, r2, r0, lsl #2
    52a0:	00cf0f00 	sbceq	r0, pc, r0, lsl #30
    52a4:	00020000 	andeq	r0, r2, r0
    52a8:	0002a105 	andeq	sl, r2, r5, lsl #2
    52ac:	23541000 	cmpcs	r4, #0
    52b0:	a0030000 	andge	r0, r3, r0
    52b4:	0001e101 	andeq	lr, r1, r1, lsl #2
    52b8:	04041300 	streq	r1, [r4], #-768	; 0x300
    52bc:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    52c0:	06a21400 	strteq	r1, [r2], r0, lsl #8
    52c4:	1c040000 	stcne	0, cr0, [r4], {-0}
    52c8:	0000005e 	andeq	r0, r0, lr, asr r0
    52cc:	0c011400 	cfstrseq	mvf1, [r1], {-0}
    52d0:	1d040000 	stcne	0, cr0, [r4, #-0]
    52d4:	0000005e 	andeq	r0, r0, lr, asr r0
    52d8:	0b001401 	bleq	a2e4 <__Stack_Size+0x9ee4>
    52dc:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    52e0:	0000005e 	andeq	r0, r0, lr, asr r0
    52e4:	09171402 	ldmdbeq	r7, {r1, sl, ip}
    52e8:	1f040000 	svcne	0x00040000
    52ec:	000000c4 	andeq	r0, r0, r4, asr #1
    52f0:	b8040003 	stmdalt	r4, {r0, r1}
    52f4:	04000002 	streq	r0, [r0], #-2
    52f8:	0002c220 	andeq	ip, r2, r0, lsr #4
    52fc:	24921500 	ldrcs	r1, [r2], #1280	; 0x500
    5300:	24010000 	strcs	r0, [r1], #-0
    5304:	00000000 	andeq	r0, r0, r0
    5308:	00000034 	andeq	r0, r0, r4, lsr r0
    530c:	032b9c01 	teqeq	fp, #256	; 0x100
    5310:	98160000 	ldmdals	r6, {}	; <UNPREDICTABLE>
    5314:	01000035 	tsteq	r0, r5, lsr r0
    5318:	00003a26 	andeq	r3, r0, r6, lsr #20
    531c:	00172900 	andseq	r2, r7, r0, lsl #18
    5320:	fe150000 	cdp2	0, 1, cr0, cr5, cr0, {0}
    5324:	01000023 	tsteq	r0, r3, lsr #32
    5328:	0000003b 	andeq	r0, r0, fp, lsr r0
    532c:	00003000 	andeq	r3, r0, r0
    5330:	509c0100 	addspl	r0, ip, r0, lsl #2
    5334:	16000003 	strne	r0, [r0], -r3
    5338:	00003598 	muleq	r0, r8, r5
    533c:	003a3d01 	eorseq	r3, sl, r1, lsl #26
    5340:	17480000 	strbne	r0, [r8, -r0]
    5344:	15000000 	strne	r0, [r0, #-0]
    5348:	00000ba6 	andeq	r0, r0, r6, lsr #23
    534c:	13bc6101 			; <UNDEFINED> instruction: 0x13bc6101
    5350:	00140800 	andseq	r0, r4, r0, lsl #16
    5354:	9c010000 	stcls	0, cr0, [r1], {-0}
    5358:	00000375 	andeq	r0, r0, r5, ror r3
    535c:	00214717 	eoreq	r4, r1, r7, lsl r7
    5360:	3a610100 	bcc	1845768 <__Stack_Size+0x1845368>
    5364:	80000000 	andhi	r0, r0, r0
    5368:	00000017 	andeq	r0, r0, r7, lsl r0
    536c:	0006cd15 	andeq	ip, r6, r5, lsl sp
    5370:	d0740100 	rsbsle	r0, r4, r0, lsl #2
    5374:	84080013 	strhi	r0, [r8], #-19
    5378:	01000000 	mrseq	r0, (UNDEF: 0)
    537c:	0003e39c 	muleq	r3, ip, r3
    5380:	205d1800 	subscs	r1, sp, r0, lsl #16
    5384:	74010000 	strvc	r0, [r1], #-0
    5388:	000003e3 	andeq	r0, r0, r3, ror #7
    538c:	fc165001 	ldc2	0, cr5, [r6], {1}
    5390:	01000022 	tsteq	r0, r2, lsr #32
    5394:	00003a76 	andeq	r3, r0, r6, ror sl
    5398:	0017a100 	andseq	sl, r7, r0, lsl #2
    539c:	1f3d1600 	svcne	0x003d1600
    53a0:	76010000 	strvc	r0, [r1], -r0
    53a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    53a8:	000017fd 	strdeq	r1, [r0], -sp
    53ac:	001f9116 	andseq	r9, pc, r6, lsl r1	; <UNPREDICTABLE>
    53b0:	3a760100 	bcc	1d857b8 <__Stack_Size+0x1d853b8>
    53b4:	33000000 	movwcc	r0, #0
    53b8:	16000018 			; <UNDEFINED> instruction: 0x16000018
    53bc:	000020cc 	andeq	r2, r0, ip, asr #1
    53c0:	003a7701 	eorseq	r7, sl, r1, lsl #14
    53c4:	186e0000 	stmdane	lr!, {}^	; <UNPREDICTABLE>
    53c8:	b3160000 	tstlt	r6, #0
    53cc:	01000022 	tsteq	r0, r2, lsr #32
    53d0:	00003a77 	andeq	r3, r0, r7, ror sl
    53d4:	0018b700 	andseq	fp, r8, r0, lsl #14
    53d8:	04190000 	ldreq	r0, [r9], #-0
    53dc:	000002fb 	strdeq	r0, [r0], -fp
    53e0:	0022e715 	eoreq	lr, r2, r5, lsl r7
    53e4:	00a80100 	adceq	r0, r8, r0, lsl #2
    53e8:	0c000000 	stceq	0, cr0, [r0], {-0}
    53ec:	01000000 	mrseq	r0, (UNDEF: 0)
    53f0:	00040c9c 	muleq	r4, ip, ip
    53f4:	205d1800 	subscs	r1, sp, r0, lsl #16
    53f8:	a8010000 	stmdage	r1, {}	; <UNPREDICTABLE>
    53fc:	000003e3 	andeq	r0, r0, r3, ror #7
    5400:	15005001 	strne	r5, [r0, #-1]
    5404:	000020bc 	strheq	r2, [r0], -ip
    5408:	0000b801 	andeq	fp, r0, r1, lsl #16
    540c:	00040000 	andeq	r0, r4, r0
    5410:	9c010000 	stcls	0, cr0, [r1], {-0}
    5414:	0000042b 	andeq	r0, r0, fp, lsr #8
    5418:	0000001a 	andeq	r0, r0, sl, lsl r0
    541c:	00093d00 	andeq	r3, r9, r0, lsl #26
    5420:	ec150000 	ldc	0, cr0, [r5], {-0}
    5424:	01000020 	tsteq	r0, r0, lsr #32
    5428:	000000c4 	andeq	r0, r0, r4, asr #1
    542c:	00000400 	andeq	r0, r0, r0, lsl #8
    5430:	4a9c0100 	bmi	fe705838 <SCS_BASE+0x1e6f7838>
    5434:	1a000004 	bne	544c <__Stack_Size+0x504c>
    5438:	00000000 	andeq	r0, r0, r0
    543c:	00000944 	andeq	r0, r0, r4, asr #18
    5440:	23171500 	tstcs	r7, #0, 10
    5444:	d0010000 	andle	r0, r1, r0
    5448:	00000000 	andeq	r0, r0, r0
    544c:	00000004 	andeq	r0, r0, r4
    5450:	04699c01 	strbteq	r9, [r9], #-3073	; 0xc01
    5454:	001a0000 	andseq	r0, sl, r0
    5458:	4b000000 	blmi	5460 <__Stack_Size+0x5060>
    545c:	00000009 	andeq	r0, r0, r9
    5460:	00215a15 	eoreq	r5, r1, r5, lsl sl
    5464:	00dc0100 	sbcseq	r0, ip, r0, lsl #2
    5468:	04000000 	streq	r0, [r0], #-0
    546c:	01000000 	mrseq	r0, (UNDEF: 0)
    5470:	0004889c 	muleq	r4, ip, r8
    5474:	00001a00 	andeq	r1, r0, r0, lsl #20
    5478:	09520000 	ldmdbeq	r2, {}^	; <UNPREDICTABLE>
    547c:	15000000 	strne	r0, [r0, #-0]
    5480:	000021f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    5484:	0000ea01 	andeq	lr, r0, r1, lsl #20
    5488:	00060000 	andeq	r0, r6, r0
    548c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5490:	000004c0 	andeq	r0, r0, r0, asr #9
    5494:	00240d17 	eoreq	r0, r4, r7, lsl sp
    5498:	3aea0100 	bcc	ffa858a0 <SCS_BASE+0x1fa778a0>
    549c:	f1000000 	cps	#0
    54a0:	1b000018 	blne	5508 <__Stack_Size+0x5108>
    54a4:	00000000 	andeq	r0, r0, r0
    54a8:	00000959 	andeq	r0, r0, r9, asr r9
    54ac:	0550011c 	ldrbeq	r0, [r0, #-284]	; 0x11c
    54b0:	345001f3 	ldrbcc	r0, [r0], #-499	; 0x1f3
    54b4:	1d000024 	stcne	0, cr0, [r0, #-144]	; 0xffffff70
    54b8:	0000228c 	andeq	r2, r0, ip, lsl #5
    54bc:	003af901 	eorseq	pc, sl, r1, lsl #18
    54c0:	00000000 	andeq	r0, r0, r0
    54c4:	00040000 	andeq	r0, r4, r0
    54c8:	9c010000 	stcls	0, cr0, [r1], {-0}
    54cc:	000004e3 	andeq	r0, r0, r3, ror #9
    54d0:	0000001a 	andeq	r0, r0, sl, lsl r0
    54d4:	00096a00 	andeq	r6, r9, r0, lsl #20
    54d8:	6d1e0000 	ldcvs	0, cr0, [lr, #-0]
    54dc:	01000020 	tsteq	r0, r0, lsr #32
    54e0:	004c0105 	subeq	r0, ip, r5, lsl #2
    54e4:	00000000 	andeq	r0, r0, r0
    54e8:	00100000 	andseq	r0, r0, r0
    54ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    54f0:	0023db1f 	eoreq	sp, r3, pc, lsl fp
    54f4:	01120100 	tsteq	r2, r0, lsl #2
    54f8:	000000a4 	andeq	r0, r0, r4, lsr #1
    54fc:	00000000 	andeq	r0, r0, r0
    5500:	00000020 	andeq	r0, r0, r0, lsr #32
    5504:	05449c01 	strbeq	r9, [r4, #-3073]	; 0xc01
    5508:	a2200000 	eorge	r0, r0, #0
    550c:	01000006 	tsteq	r0, r6
    5510:	005e0112 	subseq	r0, lr, r2, lsl r1
    5514:	19120000 	ldmdbne	r2, {}	; <UNPREDICTABLE>
    5518:	9e210000 	cdpls	0, 2, cr0, cr1, cr0, {0}
    551c:	01000024 	tsteq	r0, r4, lsr #32
    5520:	00a40114 	adceq	r0, r4, r4, lsl r1
    5524:	19330000 	ldmdbne	r3!, {}	; <UNPREDICTABLE>
    5528:	74220000 	strtvc	r0, [r2], #-0
    552c:	0100706d 	tsteq	r0, sp, rrx
    5530:	003a0115 	eorseq	r0, sl, r5, lsl r1
    5534:	195a0000 	ldmdbne	sl, {}^	; <UNPREDICTABLE>
    5538:	23000000 	movwcs	r0, #0
    553c:	0000220a 	andeq	r2, r0, sl, lsl #4
    5540:	00012e01 	andeq	r2, r1, r1, lsl #28
    5544:	0c000000 	stceq	0, cr0, [r0], {-0}
    5548:	01000000 	mrseq	r0, (UNDEF: 0)
    554c:	0005699c 	muleq	r5, ip, r9
    5550:	06a22400 	strteq	r2, [r2], r0, lsl #8
    5554:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    5558:	00005e01 	andeq	r5, r0, r1, lsl #28
    555c:	00500100 	subseq	r0, r0, r0, lsl #2
    5560:	00203e23 	eoreq	r3, r0, r3, lsr #28
    5564:	013d0100 	teqeq	sp, r0, lsl #2
    5568:	00000000 	andeq	r0, r0, r0
    556c:	00000018 	andeq	r0, r0, r8, lsl r0
    5570:	05909c01 	ldreq	r9, [r0, #3073]	; 0xc01
    5574:	a2200000 	eorge	r0, r0, #0
    5578:	01000006 	tsteq	r0, r6
    557c:	005e013d 	subseq	r0, lr, sp, lsr r1
    5580:	19790000 	ldmdbne	r9!, {}^	; <UNPREDICTABLE>
    5584:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    5588:	0000216e 	andeq	r2, r0, lr, ror #2
    558c:	4c014d01 	stcmi	13, cr4, [r1], {1}
    5590:	00000000 	andeq	r0, r0, r0
    5594:	10000000 	andne	r0, r0, r0
    5598:	01000000 	mrseq	r0, (UNDEF: 0)
    559c:	24701f9c 	ldrbtcs	r1, [r0], #-3996	; 0xf9c
    55a0:	5a010000 	bpl	455a8 <__Stack_Size+0x451a8>
    55a4:	0000a401 	andeq	sl, r0, r1, lsl #8
    55a8:	00000000 	andeq	r0, r0, r0
    55ac:	00002000 	andeq	r2, r0, r0
    55b0:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    55b4:	20000005 	andcs	r0, r0, r5
    55b8:	000006a2 	andeq	r0, r0, r2, lsr #13
    55bc:	5e015a01 	vmlapl.f32	s10, s2, s2
    55c0:	9a000000 	bls	55c8 <__Stack_Size+0x51c8>
    55c4:	21000019 	tstcs	r0, r9, lsl r0
    55c8:	00002426 	andeq	r2, r0, r6, lsr #8
    55cc:	a4015c01 	strge	r5, [r1], #-3073	; 0xc01
    55d0:	bb000000 	bllt	55d8 <__Stack_Size+0x51d8>
    55d4:	22000019 	andcs	r0, r0, #25
    55d8:	00706d74 	rsbseq	r6, r0, r4, ror sp
    55dc:	3a015d01 	bcc	5c9e8 <__Stack_Size+0x5c5e8>
    55e0:	e2000000 	and	r0, r0, #0
    55e4:	00000019 	andeq	r0, r0, r9, lsl r0
    55e8:	0021391e 	eoreq	r3, r1, lr, lsl r9
    55ec:	01770100 	cmneq	r7, r0, lsl #2
    55f0:	0000003a 	andeq	r0, r0, sl, lsr r0
    55f4:	00000000 	andeq	r0, r0, r0
    55f8:	0000000c 	andeq	r0, r0, ip
    55fc:	62239c01 	eorvs	r9, r3, #256	; 0x100
    5600:	01000005 	tsteq	r0, r5
    5604:	14540189 	ldrbne	r0, [r4], #-393	; 0x189
    5608:	00140800 	andseq	r0, r4, r0, lsl #16
    560c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5610:	0000063e 	andeq	r0, r0, lr, lsr r6
    5614:	00241920 	eoreq	r1, r4, r0, lsr #18
    5618:	01890100 	orreq	r0, r9, r0, lsl #2
    561c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5620:	00001a01 	andeq	r1, r0, r1, lsl #20
    5624:	00198f20 	andseq	r8, r9, r0, lsr #30
    5628:	01890100 	orreq	r0, r9, r0, lsl #2
    562c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5630:	00001a22 	andeq	r1, r0, r2, lsr #20
    5634:	019d2300 	orrseq	r2, sp, r0, lsl #6
    5638:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    563c:	00146801 	andseq	r6, r4, r1, lsl #16
    5640:	00001808 	andeq	r1, r0, r8, lsl #16
    5644:	5e9c0100 	fmlple	f0, f4, f0
    5648:	25000006 	strcs	r0, [r0, #-6]
    564c:	08001474 	stmdaeq	r0, {r2, r4, r5, r6, sl, ip}
    5650:	00000975 	andeq	r0, r0, r5, ror r9
    5654:	21b62600 			; <UNDEFINED> instruction: 0x21b62600
    5658:	a7010000 	strge	r0, [r1, -r0]
    565c:	00000001 	andeq	r0, r0, r1
    5660:	00001000 	andeq	r1, r0, r0
    5664:	239c0100 	orrscs	r0, ip, #0, 2
    5668:	000022d3 	ldrdeq	r2, [r0], -r3
    566c:	0001ba01 	andeq	fp, r1, r1, lsl #20
    5670:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5674:	01000000 	mrseq	r0, (UNDEF: 0)
    5678:	0006a59c 	muleq	r6, ip, r5
    567c:	24632000 	strbtcs	r2, [r3], #-0
    5680:	ba010000 	blt	45688 <__Stack_Size+0x45288>
    5684:	00005e01 	andeq	r5, r0, r1, lsl #28
    5688:	001a4300 	andseq	r4, sl, r0, lsl #6
    568c:	1a7c2400 	bne	1f0e694 <__Stack_Size+0x1f0e294>
    5690:	ba010000 	blt	45698 <__Stack_Size+0x45298>
    5694:	0000c401 	andeq	ip, r0, r1, lsl #8
    5698:	00510100 	subseq	r0, r1, r0, lsl #2
    569c:	0022ba23 	eoreq	fp, r2, r3, lsr #20
    56a0:	01d80100 	bicseq	r0, r8, r0, lsl #2
    56a4:	00000000 	andeq	r0, r0, r0
    56a8:	00000020 	andeq	r0, r0, r0, lsr #32
    56ac:	06ec9c01 	strbteq	r9, [ip], r1, lsl #24
    56b0:	8b200000 	blhi	8056b8 <__Stack_Size+0x8052b8>
    56b4:	01000021 	tsteq	r0, r1, lsr #32
    56b8:	003a01d8 	ldrsbteq	r0, [sl], -r8
    56bc:	1a7d0000 	bne	1f456c4 <__Stack_Size+0x1f452c4>
    56c0:	7c200000 	stcvc	0, cr0, [r0], #-0
    56c4:	0100001a 	tsteq	r0, sl, lsl r0
    56c8:	00c401d8 	ldrdeq	r0, [r4], #24
    56cc:	1a9e0000 	bne	fe7856d4 <SCS_BASE+0x1e7776d4>
    56d0:	3d210000 	stccc	0, cr0, [r1, #-0]
    56d4:	0100001f 	tsteq	r0, pc, lsl r0
    56d8:	003a01da 	ldrsbteq	r0, [sl], -sl
    56dc:	1ad80000 	bne	ff6056e4 <SCS_BASE+0x1f5f76e4>
    56e0:	23000000 	movwcs	r0, #0
    56e4:	0000210b 	andeq	r2, r0, fp, lsl #2
    56e8:	00020001 	andeq	r0, r2, r1
    56ec:	4c000000 	stcmi	0, cr0, [r0], {-0}
    56f0:	01000000 	mrseq	r0, (UNDEF: 0)
    56f4:	0007739c 	muleq	r7, ip, r3
    56f8:	218b2000 	orrcs	r2, fp, r0
    56fc:	00010000 	andeq	r0, r1, r0
    5700:	00003a02 	andeq	r3, r0, r2, lsl #20
    5704:	001b2000 	andseq	r2, fp, r0
    5708:	23bb2000 			; <UNDEFINED> instruction: 0x23bb2000
    570c:	00010000 	andeq	r0, r1, r0
    5710:	00005e02 	andeq	r5, r0, r2, lsl #28
    5714:	001b4100 	andseq	r4, fp, r0, lsl #2
    5718:	20a32000 	adccs	r2, r3, r0
    571c:	01010000 	mrseq	r0, (UNDEF: 1)
    5720:	00005e02 	andeq	r5, r0, r2, lsl #28
    5724:	001b6200 	andseq	r6, fp, r0, lsl #4
    5728:	1fe62100 	svcne	0x00e62100
    572c:	03010000 	movweq	r0, #4096	; 0x1000
    5730:	00003a02 	andeq	r3, r0, r2, lsl #20
    5734:	001b8300 	andseq	r8, fp, r0, lsl #6
    5738:	23292100 	teqcs	r9, #0, 2
    573c:	03010000 	movweq	r0, #4096	; 0x1000
    5740:	00003a02 	andeq	r3, r0, r2, lsl #20
    5744:	001bc000 	andseq	ip, fp, r0
    5748:	24482100 	strbcs	r2, [r8], #-256	; 0x100
    574c:	03010000 	movweq	r0, #4096	; 0x1000
    5750:	00003a02 	andeq	r3, r0, r2, lsl #20
    5754:	001bf000 	andseq	pc, fp, r0
    5758:	22fc2100 	rscscs	r2, ip, #0, 2
    575c:	04010000 	streq	r0, [r1], #-0
    5760:	00003a02 	andeq	r3, r0, r2, lsl #20
    5764:	001c1400 	andseq	r1, ip, r0, lsl #8
    5768:	601f0000 	andsvs	r0, pc, r0
    576c:	01000023 	tsteq	r0, r3, lsr #32
    5770:	00a4022a 	adceq	r0, r4, sl, lsr #4
    5774:	00000000 	andeq	r0, r0, r0
    5778:	001c0000 	andseq	r0, ip, r0
    577c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5780:	000007ce 	andeq	r0, r0, lr, asr #15
    5784:	00218b20 	eoreq	r8, r1, r0, lsr #22
    5788:	022a0100 	eoreq	r0, sl, #0, 2
    578c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5790:	00001c59 	andeq	r1, r0, r9, asr ip
    5794:	001c4c21 	andseq	r4, ip, r1, lsr #24
    5798:	022c0100 	eoreq	r0, ip, #0, 2
    579c:	000000a4 	andeq	r0, r0, r4, lsr #1
    57a0:	00001c7a 	andeq	r1, r0, sl, ror ip
    57a4:	706d7422 	rsbvc	r7, sp, r2, lsr #8
    57a8:	022d0100 	eoreq	r0, sp, #0, 2
    57ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    57b0:	00001ca1 	andeq	r1, r0, r1, lsr #25
    57b4:	00222721 	eoreq	r2, r2, r1, lsr #14
    57b8:	022d0100 	eoreq	r0, sp, #0, 2
    57bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    57c0:	00001cd0 	ldrdeq	r1, [r0], -r0
    57c4:	22332300 	eorscs	r2, r3, #0, 6
    57c8:	50010000 	andpl	r0, r1, r0
    57cc:	00000002 	andeq	r0, r0, r2
    57d0:	00001800 	andeq	r1, r0, r0, lsl #16
    57d4:	059c0100 	ldreq	r0, [ip, #256]	; 0x100
    57d8:	20000008 	andcs	r0, r0, r8
    57dc:	0000218b 	andeq	r2, r0, fp, lsl #3
    57e0:	3a025001 	bcc	997ec <__Stack_Size+0x993ec>
    57e4:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    57e8:	2200001d 	andcs	r0, r0, #29
    57ec:	00706d74 	rsbseq	r6, r0, r4, ror sp
    57f0:	3a025201 	bcc	99ffc <__Stack_Size+0x99bfc>
    57f4:	3a000000 	bcc	57fc <__Stack_Size+0x53fc>
    57f8:	0000001d 	andeq	r0, r0, sp, lsl r0
    57fc:	00238623 	eoreq	r8, r3, r3, lsr #12
    5800:	02680100 	rsbeq	r0, r8, #0, 2
    5804:	00000000 	andeq	r0, r0, r0
    5808:	00000018 	andeq	r0, r0, r8, lsl r0
    580c:	083c9c01 	ldmdaeq	ip!, {r0, sl, fp, ip, pc}
    5810:	8b200000 	blhi	805818 <__Stack_Size+0x805418>
    5814:	01000021 	tsteq	r0, r1, lsr #32
    5818:	003a0268 	eorseq	r0, sl, r8, ror #4
    581c:	1d5c0000 	ldclne	0, cr0, [ip, #-0]
    5820:	74220000 	strtvc	r0, [r2], #-0
    5824:	0100706d 	tsteq	r0, sp, rrx
    5828:	003a026a 	eorseq	r0, sl, sl, ror #4
    582c:	1d7d0000 	ldclne	0, cr0, [sp, #-0]
    5830:	1f000000 	svcne	0x00000000
    5834:	000021cd 	andeq	r2, r0, sp, asr #3
    5838:	a4028601 	strge	r8, [r2], #-1537	; 0x601
    583c:	00000000 	andeq	r0, r0, r0
    5840:	1c000000 	stcne	0, cr0, [r0], {-0}
    5844:	01000000 	mrseq	r0, (UNDEF: 0)
    5848:	0008979c 	muleq	r8, ip, r7
    584c:	218b2000 	orrcs	r2, fp, r0
    5850:	86010000 	strhi	r0, [r1], -r0
    5854:	00003a02 	andeq	r3, r0, r2, lsl #20
    5858:	001dac00 	andseq	sl, sp, r0, lsl #24
    585c:	1c4c2100 	stfnee	f2, [ip], {-0}
    5860:	88010000 	stmdahi	r1, {}	; <UNPREDICTABLE>
    5864:	0000a402 	andeq	sl, r0, r2, lsl #8
    5868:	001dcd00 	andseq	ip, sp, r0, lsl #26
    586c:	6d742200 	lfmvs	f2, 2, [r4, #-0]
    5870:	8a010070 	bhi	45a38 <__Stack_Size+0x45638>
    5874:	00003a02 	andeq	r3, r0, r2, lsl #20
    5878:	001df400 	andseq	pc, sp, r0, lsl #8
    587c:	22272100 	eorcs	r2, r7, #0, 2
    5880:	8a010000 	bhi	45888 <__Stack_Size+0x45488>
    5884:	00003a02 	andeq	r3, r0, r2, lsl #20
    5888:	001e2300 	andseq	r2, lr, r0, lsl #6
    588c:	381f0000 	ldmdacc	pc, {}	; <UNPREDICTABLE>
    5890:	01000023 	tsteq	r0, r3, lsr #32
    5894:	003a02ae 	eorseq	r0, sl, lr, lsr #5
    5898:	00000000 	andeq	r0, r0, r0
    589c:	00300000 	eorseq	r0, r0, r0
    58a0:	9c010000 	stcls	0, cr0, [r1], {-0}
    58a4:	000008f2 	strdeq	r0, [r0], -r2
    58a8:	00218b20 	eoreq	r8, r1, r0, lsr #22
    58ac:	02ae0100 	adceq	r0, lr, #0, 2
    58b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    58b4:	00001e6c 	andeq	r1, r0, ip, ror #28
    58b8:	0023ae21 	eoreq	sl, r3, r1, lsr #28
    58bc:	02b00100 	adcseq	r0, r0, #0, 2
    58c0:	0000003a 	andeq	r0, r0, sl, lsr r0
    58c4:	00001ebf 			; <UNDEFINED> instruction: 0x00001ebf
    58c8:	001f3d21 	andseq	r3, pc, r1, lsr #26
    58cc:	02b10100 	adcseq	r0, r1, #0, 2
    58d0:	0000003a 	andeq	r0, r0, sl, lsr r0
    58d4:	00001f0c 	andeq	r1, r0, ip, lsl #30
    58d8:	00222721 	eoreq	r2, r2, r1, lsr #14
    58dc:	02b10100 	adcseq	r0, r1, #0, 2
    58e0:	0000003a 	andeq	r0, r0, sl, lsr r0
    58e4:	00001f5b 	andeq	r1, r0, fp, asr pc
    58e8:	208e1f00 	addcs	r1, lr, r0, lsl #30
    58ec:	dc010000 	stcle	0, cr0, [r1], {-0}
    58f0:	00003a02 	andeq	r3, r0, r2, lsl #20
    58f4:	00000000 	andeq	r0, r0, r0
    58f8:	00001400 	andeq	r1, r0, r0, lsl #8
    58fc:	3d9c0100 	ldfccs	f0, [ip]
    5900:	20000009 	andcs	r0, r0, r9
    5904:	0000218b 	andeq	r2, r0, fp, lsl #3
    5908:	3a02dc01 	bcc	bc914 <__Stack_Size+0xbc514>
    590c:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    5910:	2100001f 	tstcs	r0, pc, lsl r0
    5914:	000020fe 	strdeq	r2, [r0], -lr
    5918:	3a02de01 	bcc	bd124 <__Stack_Size+0xbcd24>
    591c:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    5920:	2200001f 	andcs	r0, r0, #31
    5924:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5928:	3a02df01 	bcc	bd534 <__Stack_Size+0xbd134>
    592c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5930:	00000020 	andeq	r0, r0, r0, lsr #32
    5934:	00243627 	eoreq	r3, r4, r7, lsr #12
    5938:	27290500 	strcs	r0, [r9, -r0, lsl #10]!
    593c:	00002454 	andeq	r2, r0, r4, asr r4
    5940:	a7272805 	strge	r2, [r7, -r5, lsl #16]!
    5944:	05000021 	streq	r0, [r0, #-33]	; 0x21
    5948:	229c272c 	addscs	r2, ip, #44, 14	; 0xb00000
    594c:	2b050000 	blcs	145954 <__Stack_Size+0x145554>
    5950:	00225e28 	eoreq	r5, r2, r8, lsr #28
    5954:	6a2e0500 	bvs	b86d5c <__Stack_Size+0xb8695c>
    5958:	29000009 	stmdbcs	r0, {r0, r3}
    595c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5960:	212c2a00 	teqcs	ip, r0, lsl #20
    5964:	2f050000 	svccs	0x00050000
    5968:	0000003a 	andeq	r0, r0, sl, lsr r0
    596c:	00226e27 	eoreq	r6, r2, r7, lsr #28
    5970:	001f0500 	andseq	r0, pc, r0, lsl #10
    5974:	0000086d 	andeq	r0, r0, sp, ror #16
    5978:	15920004 	ldrne	r0, [r2, #4]
    597c:	01040000 	mrseq	r0, (UNDEF: 4)
    5980:	00000029 	andeq	r0, r0, r9, lsr #32
    5984:	0024f401 	eoreq	pc, r4, r1, lsl #8
    5988:	00039f00 	andeq	r9, r3, r0, lsl #30
    598c:	0006c000 	andeq	ip, r6, r0
    5990:	00000000 	andeq	r0, r0, r0
    5994:	0019b900 	andseq	fp, r9, r0, lsl #18
    5998:	05040200 	streq	r0, [r4, #-512]	; 0x200
    599c:	00000826 	andeq	r0, r0, r6, lsr #16
    59a0:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    59a4:	02000007 	andeq	r0, r0, #7
    59a8:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    59ac:	75030000 	strvc	r0, [r3, #-0]
    59b0:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    59b4:	00004527 	andeq	r4, r0, r7, lsr #10
    59b8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    59bc:	00000933 	andeq	r0, r0, r3, lsr r9
    59c0:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    59c4:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    59c8:	02000000 	andeq	r0, r0, #0
    59cc:	0bd00702 	bleq	ff4075dc <SCS_BASE+0x1f3f95dc>
    59d0:	75030000 	strvc	r0, [r3, #-0]
    59d4:	29020038 	stmdbcs	r2, {r3, r4, r5}
    59d8:	00000068 	andeq	r0, r0, r8, rrx
    59dc:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    59e0:	03000009 	movweq	r0, #9
    59e4:	00386375 	eorseq	r6, r8, r5, ror r3
    59e8:	007a2d02 	rsbseq	r2, sl, r2, lsl #26
    59ec:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    59f0:	05000000 	streq	r0, [r0, #-0]
    59f4:	00000452 	andeq	r0, r0, r2, asr r4
    59f8:	008a2f02 	addeq	r2, sl, r2, lsl #30
    59fc:	45060000 	strmi	r0, [r6, #-0]
    5a00:	03000000 	movweq	r0, #0
    5a04:	00387576 	eorseq	r7, r8, r6, ror r5
    5a08:	009a3102 	addseq	r3, sl, r2, lsl #2
    5a0c:	68060000 	stmdavs	r6, {}	; <UNPREDICTABLE>
    5a10:	07000000 	streq	r0, [r0, -r0]
    5a14:	b43c0201 	ldrtlt	r0, [ip], #-513	; 0x201
    5a18:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5a1c:	00001ec3 	andeq	r1, r0, r3, asr #29
    5a20:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    5a24:	00010054 	andeq	r0, r1, r4, asr r0
    5a28:	00078705 	andeq	r8, r7, r5, lsl #14
    5a2c:	9f3c0200 	svcls	0x003c0200
    5a30:	05000000 	streq	r0, [r0, #-0]
    5a34:	0000251b 	andeq	r2, r0, fp, lsl r5
    5a38:	009f3c02 	addseq	r3, pc, r2, lsl #24
    5a3c:	01070000 	mrseq	r0, (UNDEF: 7)
    5a40:	00df3e02 	sbcseq	r3, pc, r2, lsl #28
    5a44:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
    5a48:	00000005 	andeq	r0, r0, r5
    5a4c:	00091008 	andeq	r1, r9, r8
    5a50:	05000100 	streq	r0, [r0, #-256]	; 0x100
    5a54:	00000122 	andeq	r0, r0, r2, lsr #2
    5a58:	00ca3e02 	sbceq	r3, sl, r2, lsl #28
    5a5c:	01070000 	mrseq	r0, (UNDEF: 7)
    5a60:	00ff4102 	rscseq	r4, pc, r2, lsl #2
    5a64:	9a080000 	bls	205a6c <__Stack_Size+0x20566c>
    5a68:	00000014 	andeq	r0, r0, r4, lsl r0
    5a6c:	00140408 	andseq	r0, r4, r8, lsl #8
    5a70:	05000100 	streq	r0, [r0, #-256]	; 0x100
    5a74:	00000157 	andeq	r0, r0, r7, asr r1
    5a78:	00ea4102 	rsceq	r4, sl, r2, lsl #2
    5a7c:	04020000 	streq	r0, [r2], #-0
    5a80:	00092a07 	andeq	r2, r9, r7, lsl #20
    5a84:	03280a00 	teqeq	r8, #0, 20
    5a88:	019c01aa 	orrseq	r0, ip, sl, lsr #3
    5a8c:	430b0000 	movwmi	r0, #45056	; 0xb000
    5a90:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    5a94:	00007f01 	andeq	r7, r0, r1, lsl #30
    5a98:	750c0000 	strvc	r0, [ip, #-0]
    5a9c:	03000025 	movweq	r0, #37	; 0x25
    5aa0:	007f01ad 	rsbseq	r0, pc, sp, lsr #3
    5aa4:	0b040000 	bleq	105aac <__Stack_Size+0x1056ac>
    5aa8:	00524943 	subseq	r4, r2, r3, asr #18
    5aac:	7f01ae03 	svcvc	0x0001ae03
    5ab0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5ab4:	0025da0c 	eoreq	sp, r5, ip, lsl #20
    5ab8:	01af0300 			; <UNDEFINED> instruction: 0x01af0300
    5abc:	0000007f 	andeq	r0, r0, pc, ror r0
    5ac0:	24bb0c0c 	ldrtcs	r0, [fp], #3084	; 0xc0c
    5ac4:	b0030000 	andlt	r0, r3, r0
    5ac8:	00007f01 	andeq	r7, r0, r1, lsl #30
    5acc:	fc0c1000 	stc2	0, cr1, [ip], {-0}
    5ad0:	03000025 	movweq	r0, #37	; 0x25
    5ad4:	007f01b1 	ldrhteq	r0, [pc], #-17
    5ad8:	0c140000 	ldceq	0, cr0, [r4], {-0}
    5adc:	0000260d 	andeq	r2, r0, sp, lsl #12
    5ae0:	7f01b203 	svcvc	0x0001b203
    5ae4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5ae8:	0025890c 	eoreq	r8, r5, ip, lsl #18
    5aec:	01b30300 			; <UNDEFINED> instruction: 0x01b30300
    5af0:	0000007f 	andeq	r0, r0, pc, ror r0
    5af4:	25240c1c 	strcs	r0, [r4, #-3100]!	; 0xc1c
    5af8:	b4030000 	strlt	r0, [r3], #-0
    5afc:	00007f01 	andeq	r7, r0, r1, lsl #30
    5b00:	430b2000 	movwmi	r2, #45056	; 0xb000
    5b04:	03005253 	movweq	r5, #595	; 0x253
    5b08:	007f01b5 	ldrhteq	r0, [pc], #-21
    5b0c:	00240000 	eoreq	r0, r4, r0
    5b10:	0024af0d 	eoreq	sl, r4, sp, lsl #30
    5b14:	01b60300 			; <UNDEFINED> instruction: 0x01b60300
    5b18:	00000111 	andeq	r0, r0, r1, lsl r1
    5b1c:	1904140e 	stmdbne	r4, {r1, r2, r3, sl, ip}
    5b20:	000001ed 	andeq	r0, r0, sp, ror #3
    5b24:	0026b40f 	eoreq	fp, r6, pc, lsl #8
    5b28:	3a1b0400 	bcc	6c6b30 <__Stack_Size+0x6c6730>
    5b2c:	00000000 	andeq	r0, r0, r0
    5b30:	00257a0f 	eoreq	r7, r5, pc, lsl #20
    5b34:	3a1c0400 	bcc	706b3c <__Stack_Size+0x70673c>
    5b38:	04000000 	streq	r0, [r0], #-0
    5b3c:	00270c0f 	eoreq	r0, r7, pc, lsl #24
    5b40:	3a1d0400 	bcc	746b48 <__Stack_Size+0x746748>
    5b44:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    5b48:	0026d00f 	eoreq	sp, r6, pc
    5b4c:	3a1e0400 	bcc	786b54 <__Stack_Size+0x786754>
    5b50:	0c000000 	stceq	0, cr0, [r0], {-0}
    5b54:	0026550f 	eoreq	r5, r6, pc, lsl #10
    5b58:	3a1f0400 	bcc	7c6b60 <__Stack_Size+0x7c6760>
    5b5c:	10000000 	andne	r0, r0, r0
    5b60:	25420500 	strbcs	r0, [r2, #-1280]	; 0x500
    5b64:	20040000 	andcs	r0, r4, r0
    5b68:	000001a8 	andeq	r0, r0, r8, lsr #3
    5b6c:	0000b410 	andeq	fp, r0, r0, lsl r4
    5b70:	807c0100 	rsbshi	r0, ip, r0, lsl #2
    5b74:	3c080014 	stccc	0, cr0, [r8], {20}
    5b78:	01000000 	mrseq	r0, (UNDEF: 0)
    5b7c:	05ab119c 	streq	r1, [fp, #412]!	; 0x19c
    5b80:	9f010000 	svcls	0x00010000
    5b84:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
    5b88:	00000038 	andeq	r0, r0, r8, lsr r0
    5b8c:	022c9c01 	eoreq	r9, ip, #256	; 0x100
    5b90:	f3120000 	vhadd.u16	d0, d2, d0
    5b94:	01000026 	tsteq	r0, r6, lsr #32
    5b98:	00003a9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
    5b9c:	00500100 	subseq	r0, r0, r0, lsl #2
    5ba0:	00263711 	eoreq	r3, r6, r1, lsl r7
    5ba4:	00e90100 	rsceq	r0, r9, r0, lsl #2
    5ba8:	14000000 	strne	r0, [r0], #-0
    5bac:	01000000 	mrseq	r0, (UNDEF: 0)
    5bb0:	0002609c 	muleq	r2, ip, r0
    5bb4:	26411300 	strbcs	r1, [r1], -r0, lsl #6
    5bb8:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5bbc:	0000005e 	andeq	r0, r0, lr, asr r0
    5bc0:	00002043 	andeq	r2, r0, r3, asr #32
    5bc4:	001f3d14 	andseq	r3, pc, r4, lsl sp	; <UNPREDICTABLE>
    5bc8:	3aeb0100 	bcc	ffac5fd0 <SCS_BASE+0x1fab7fd0>
    5bcc:	64000000 	strvs	r0, [r0], #-0
    5bd0:	00000020 	andeq	r0, r0, r0, lsr #32
    5bd4:	00277615 	eoreq	r7, r7, r5, lsl r6
    5bd8:	01060100 	mrseq	r0, (UNDEF: 22)
    5bdc:	00000000 	andeq	r0, r0, r0
    5be0:	0000000c 	andeq	r0, r0, ip
    5be4:	02859c01 	addeq	r9, r5, #256	; 0x100
    5be8:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5bec:	0100001a 	tsteq	r0, sl, lsl r0
    5bf0:	00df0106 	sbcseq	r0, pc, r6, lsl #2
    5bf4:	50010000 	andpl	r0, r1, r0
    5bf8:	016f1500 	cmneq	pc, r0, lsl #10
    5bfc:	1f010000 	svcne	0x00010000
    5c00:	0014f401 	andseq	pc, r4, r1, lsl #8
    5c04:	00001408 	andeq	r1, r0, r8, lsl #8
    5c08:	cc9c0100 	ldfgts	f0, [ip], {0}
    5c0c:	17000002 	strne	r0, [r0, -r2]
    5c10:	0000266f 	andeq	r2, r0, pc, ror #12
    5c14:	3a011f01 	bcc	4d820 <__Stack_Size+0x4d420>
    5c18:	8e000000 	cdphi	0, 0, cr0, cr0, cr0, {0}
    5c1c:	17000020 	strne	r0, [r0, -r0, lsr #32]
    5c20:	00002554 	andeq	r2, r0, r4, asr r5
    5c24:	3a011f01 	bcc	4d830 <__Stack_Size+0x4d430>
    5c28:	af000000 	svcge	0x00000000
    5c2c:	18000020 	stmdane	r0, {r5}
    5c30:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5c34:	3a012101 	bcc	4e040 <__Stack_Size+0x4dc40>
    5c38:	d0000000 	andle	r0, r0, r0
    5c3c:	00000020 	andeq	r0, r0, r0, lsr #32
    5c40:	000b6415 	andeq	r6, fp, r5, lsl r4
    5c44:	013c0100 	teqeq	ip, r0, lsl #2
    5c48:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
    5c4c:	0000000c 	andeq	r0, r0, ip
    5c50:	02f19c01 	rscseq	r9, r1, #256	; 0x100
    5c54:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5c58:	0100001a 	tsteq	r0, sl, lsl r0
    5c5c:	00df013c 	sbcseq	r0, pc, ip, lsr r1	; <UNPREDICTABLE>
    5c60:	50010000 	andpl	r0, r1, r0
    5c64:	00181500 	andseq	r1, r8, r0, lsl #10
    5c68:	4f010000 	svcmi	0x00010000
    5c6c:	00151401 	andseq	r1, r5, r1, lsl #8
    5c70:	00001408 	andeq	r1, r0, r8, lsl #8
    5c74:	289c0100 	ldmcs	ip, {r8}
    5c78:	17000003 	strne	r0, [r0, -r3]
    5c7c:	000026fb 	strdeq	r2, [r0], -fp
    5c80:	3a014f01 	bcc	5988c <__Stack_Size+0x5948c>
    5c84:	0d000000 	stceq	0, cr0, [r0, #-0]
    5c88:	18000021 	stmdane	r0, {r0, r5}
    5c8c:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5c90:	3a015101 	bcc	5a09c <__Stack_Size+0x59c9c>
    5c94:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    5c98:	00000021 	andeq	r0, r0, r1, lsr #32
    5c9c:	0008fc19 	andeq	pc, r8, r9, lsl ip	; <UNPREDICTABLE>
    5ca0:	016d0100 	cmneq	sp, r0, lsl #2
    5ca4:	0000005e 	andeq	r0, r0, lr, asr r0
    5ca8:	08001528 	stmdaeq	r0, {r3, r5, r8, sl, ip}
    5cac:	00000010 	andeq	r0, r0, r0, lsl r0
    5cb0:	8d159c01 	ldchi	12, cr9, [r5, #-4]
    5cb4:	01000006 	tsteq	r0, r6
    5cb8:	15380184 	ldrne	r0, [r8, #-388]!	; 0x184
    5cbc:	00140800 	andseq	r0, r4, r0, lsl #16
    5cc0:	9c010000 	stcls	0, cr0, [r1], {-0}
    5cc4:	00000375 	andeq	r0, r0, r5, ror r3
    5cc8:	00269f17 	eoreq	r9, r6, r7, lsl pc
    5ccc:	01840100 	orreq	r0, r4, r0, lsl #2
    5cd0:	0000003a 	andeq	r0, r0, sl, lsr r0
    5cd4:	00002158 	andeq	r2, r0, r8, asr r1
    5cd8:	001f3d18 	andseq	r3, pc, r8, lsl sp	; <UNPREDICTABLE>
    5cdc:	01860100 	orreq	r0, r6, r0, lsl #2
    5ce0:	0000003a 	andeq	r0, r0, sl, lsr r0
    5ce4:	00002179 	andeq	r2, r0, r9, ror r1
    5ce8:	06bd1500 	ldrteq	r1, [sp], r0, lsl #10
    5cec:	a5010000 	strge	r0, [r1, #-0]
    5cf0:	00154c01 	andseq	r4, r5, r1, lsl #24
    5cf4:	00001408 	andeq	r1, r0, r8, lsl #8
    5cf8:	ac9c0100 	ldfges	f0, [ip], {0}
    5cfc:	17000003 	strne	r0, [r0, -r3]
    5d00:	000024c4 	andeq	r2, r0, r4, asr #9
    5d04:	3a01a501 	bcc	6f110 <__Stack_Size+0x6ed10>
    5d08:	a3000000 	movwge	r0, #0
    5d0c:	18000021 	stmdane	r0, {r0, r5}
    5d10:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5d14:	3a01a701 	bcc	6f920 <__Stack_Size+0x6f520>
    5d18:	c4000000 	strgt	r0, [r0], #-0
    5d1c:	00000021 	andeq	r0, r0, r1, lsr #32
    5d20:	0001f515 	andeq	pc, r1, r5, lsl r5	; <UNPREDICTABLE>
    5d24:	01c60100 	biceq	r0, r6, r0, lsl #2
    5d28:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
    5d2c:	00000014 	andeq	r0, r0, r4, lsl r0
    5d30:	03e39c01 	mvneq	r9, #256	; 0x100
    5d34:	c4170000 	ldrgt	r0, [r7], #-0
    5d38:	01000024 	tsteq	r0, r4, lsr #32
    5d3c:	003a01c6 	eorseq	r0, sl, r6, asr #3
    5d40:	21ee0000 	mvncs	r0, r0
    5d44:	3d180000 	ldccc	0, cr0, [r8, #-0]
    5d48:	0100001f 	tsteq	r0, pc, lsl r0
    5d4c:	003a01c8 	eorseq	r0, sl, r8, asr #3
    5d50:	220f0000 	andcs	r0, pc, #0
    5d54:	15000000 	strne	r0, [r0, #-0]
    5d58:	000026e0 	andeq	r2, r0, r0, ror #13
    5d5c:	0001e901 	andeq	lr, r1, r1, lsl #18
    5d60:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5d64:	01000000 	mrseq	r0, (UNDEF: 0)
    5d68:	0004189c 	muleq	r4, ip, r8
    5d6c:	27891700 	strcs	r1, [r9, r0, lsl #14]
    5d70:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5d74:	00005e01 	andeq	r5, r0, r1, lsl #28
    5d78:	00223900 	eoreq	r3, r2, r0, lsl #18
    5d7c:	1a7c1600 	bne	1f0b584 <__Stack_Size+0x1f0b184>
    5d80:	e9010000 	stmdb	r1, {}	; <UNPREDICTABLE>
    5d84:	0000df01 	andeq	sp, r0, r1, lsl #30
    5d88:	00510100 	subseq	r0, r1, r0, lsl #2
    5d8c:	00076f15 	andeq	r6, r7, r5, lsl pc
    5d90:	02080100 	andeq	r0, r8, #0, 2
    5d94:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    5d98:	0000000c 	andeq	r0, r0, ip
    5d9c:	043d9c01 	ldrteq	r9, [sp], #-3073	; 0xc01
    5da0:	8e160000 	cdphi	0, 1, cr0, cr6, cr0, {0}
    5da4:	01000026 	tsteq	r0, r6, lsr #32
    5da8:	003a0208 	eorseq	r0, sl, r8, lsl #4
    5dac:	50010000 	andpl	r0, r1, r0
    5db0:	24cd1500 	strbcs	r1, [sp], #1280	; 0x500
    5db4:	1d010000 	stcne	0, cr0, [r1, #-0]
    5db8:	00000002 	andeq	r0, r0, r2
    5dbc:	00001400 	andeq	r1, r0, r0, lsl #8
    5dc0:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    5dc4:	17000004 	strne	r0, [r0, -r4]
    5dc8:	00002538 	andeq	r2, r0, r8, lsr r5
    5dcc:	3a021d01 	bcc	8d1d8 <__Stack_Size+0x8cdd8>
    5dd0:	73000000 	movwvc	r0, #0
    5dd4:	18000022 	stmdane	r0, {r1, r5}
    5dd8:	00001f3d 	andeq	r1, r0, sp, lsr pc
    5ddc:	3a021f01 	bcc	8d9e8 <__Stack_Size+0x8d5e8>
    5de0:	94000000 	strls	r0, [r0], #-0
    5de4:	00000022 	andeq	r0, r0, r2, lsr #32
    5de8:	00271c15 	eoreq	r1, r7, r5, lsl ip
    5dec:	023c0100 	eorseq	r0, ip, #0, 2
    5df0:	00000000 	andeq	r0, r0, r0
    5df4:	00000020 	andeq	r0, r0, r0, lsr #32
    5df8:	04999c01 	ldreq	r9, [r9], #3073	; 0xc01
    5dfc:	0c160000 	ldceq	0, cr0, [r6], {-0}
    5e00:	01000025 	tsteq	r0, r5, lsr #32
    5e04:	005e023c 	subseq	r0, lr, ip, lsr r2
    5e08:	50010000 	andpl	r0, r1, r0
    5e0c:	25cf1500 	strbcs	r1, [pc, #1280]	; 6314 <__Stack_Size+0x5f14>
    5e10:	63010000 	movwvs	r0, #4096	; 0x1000
    5e14:	00000002 	andeq	r0, r0, r2
    5e18:	00000c00 	andeq	r0, r0, r0, lsl #24
    5e1c:	be9c0100 	fmllte	f0, f4, f0
    5e20:	16000004 	strne	r0, [r0], -r4
    5e24:	00001a7c 	andeq	r1, r0, ip, ror sl
    5e28:	df026301 	svcle	0x00026301
    5e2c:	01000000 	mrseq	r0, (UNDEF: 0)
    5e30:	7d150050 	ldcvc	0, cr0, [r5, #-320]	; 0xfffffec0
    5e34:	01000026 	tsteq	r0, r6, lsr #32
    5e38:	00000279 	andeq	r0, r0, r9, ror r2
    5e3c:	00100000 	andseq	r0, r0, r0
    5e40:	9c010000 	stcls	0, cr0, [r1], {-0}
    5e44:	000004e5 	andeq	r0, r0, r5, ror #9
    5e48:	00259f17 	eoreq	r9, r5, r7, lsl pc
    5e4c:	02790100 	rsbseq	r0, r9, #0, 2
    5e50:	0000003a 	andeq	r0, r0, sl, lsr r0
    5e54:	000022be 			; <UNDEFINED> instruction: 0x000022be
    5e58:	274d1500 	strbcs	r1, [sp, -r0, lsl #10]
    5e5c:	8c010000 	stchi	0, cr0, [r1], {-0}
    5e60:	00000002 	andeq	r0, r0, r2
    5e64:	00000c00 	andeq	r0, r0, r0, lsl #24
    5e68:	0a9c0100 	beq	fe706270 <SCS_BASE+0x1e6f8270>
    5e6c:	16000005 	strne	r0, [r0], -r5
    5e70:	00001a7c 	andeq	r1, r0, ip, ror sl
    5e74:	df028c01 	svcle	0x00028c01
    5e78:	01000000 	mrseq	r0, (UNDEF: 0)
    5e7c:	3b150050 	blcc	545fc4 <__Stack_Size+0x545bc4>
    5e80:	01000027 	tsteq	r0, r7, lsr #32
    5e84:	1580029c 	strne	r0, [r0, #668]	; 0x29c
    5e88:	00840800 	addeq	r0, r4, r0, lsl #16
    5e8c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5e90:	0000056f 	andeq	r0, r0, pc, ror #10
    5e94:	0026c516 	eoreq	ip, r6, r6, lsl r5
    5e98:	029c0100 	addseq	r0, ip, #0, 2
    5e9c:	0000056f 	andeq	r0, r0, pc, ror #10
    5ea0:	741a5001 	ldrvc	r5, [sl], #-1
    5ea4:	0100706d 	tsteq	r0, sp, rrx
    5ea8:	003a029e 	mlaseq	sl, lr, r2, r0
    5eac:	22df0000 	sbcscs	r0, pc, #0
    5eb0:	c7180000 	ldrgt	r0, [r8, -r0]
    5eb4:	01000025 	tsteq	r0, r5, lsr #32
    5eb8:	003a029e 	mlaseq	sl, lr, r2, r0
    5ebc:	23630000 	cmncs	r3, #0
    5ec0:	f2180000 	vhadd.s16	d0, d8, d0
    5ec4:	01000025 	tsteq	r0, r5, lsr #32
    5ec8:	003a029e 	mlaseq	sl, lr, r2, r0
    5ecc:	23930000 	orrscs	r0, r3, #0
    5ed0:	ed180000 	ldc	0, cr0, [r8, #-0]
    5ed4:	01000026 	tsteq	r0, r6, lsr #32
    5ed8:	003a029e 	mlaseq	sl, lr, r2, r0
    5edc:	23b80000 			; <UNDEFINED> instruction: 0x23b80000
    5ee0:	1b000000 	blne	5ee8 <__Stack_Size+0x5ae8>
    5ee4:	0001ed04 	andeq	lr, r1, r4, lsl #26
    5ee8:	255f1500 	ldrbcs	r1, [pc, #-1280]	; 59f0 <__Stack_Size+0x55f0>
    5eec:	00010000 	andeq	r0, r1, r0
    5ef0:	00000003 	andeq	r0, r0, r3
    5ef4:	00001800 	andeq	r1, r0, r0, lsl #16
    5ef8:	aa9c0100 	bge	fe706300 <SCS_BASE+0x1e6f8300>
    5efc:	17000005 	strne	r0, [r0, -r5]
    5f00:	00002790 	muleq	r0, r0, r7
    5f04:	3a030001 	bcc	c5f10 <__Stack_Size+0xc5b10>
    5f08:	43000000 	movwmi	r0, #0
    5f0c:	16000024 	strne	r0, [r0], -r4, lsr #32
    5f10:	00001a7c 	andeq	r1, r0, ip, ror sl
    5f14:	df030001 	svcle	0x00030001
    5f18:	01000000 	mrseq	r0, (UNDEF: 0)
    5f1c:	28150051 	ldmdacs	r5, {r0, r4, r6}
    5f20:	0100000b 	tsteq	r0, fp
    5f24:	16040321 	strne	r0, [r4], -r1, lsr #6
    5f28:	00180800 	andseq	r0, r8, r0, lsl #16
    5f2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    5f30:	000005df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5f34:	00252917 	eoreq	r2, r5, r7, lsl r9
    5f38:	03210100 	teqeq	r1, #0, 2
    5f3c:	0000003a 	andeq	r0, r0, sl, lsr r0
    5f40:	0000247d 	andeq	r2, r0, sp, ror r4
    5f44:	001a7c16 	andseq	r7, sl, r6, lsl ip
    5f48:	03210100 	teqeq	r1, #0, 2
    5f4c:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    5f50:	15005101 	strne	r5, [r0, #-257]	; 0x101
    5f54:	00000540 	andeq	r0, r0, r0, asr #10
    5f58:	1c034301 	stcne	3, cr4, [r3], {1}
    5f5c:	18080016 	stmdane	r8, {r1, r2, r4}
    5f60:	01000000 	mrseq	r0, (UNDEF: 0)
    5f64:	0006149c 	muleq	r6, ip, r4
    5f68:	25e31700 	strbcs	r1, [r3, #1792]!	; 0x700
    5f6c:	43010000 	movwmi	r0, #4096	; 0x1000
    5f70:	00003a03 	andeq	r3, r0, r3, lsl #20
    5f74:	0024b700 	eoreq	fp, r4, r0, lsl #14
    5f78:	1a7c1600 	bne	1f0b780 <__Stack_Size+0x1f0b380>
    5f7c:	43010000 	movwmi	r0, #4096	; 0x1000
    5f80:	0000df03 	andeq	sp, r0, r3, lsl #30
    5f84:	00510100 	subseq	r0, r1, r0, lsl #2
    5f88:	001f6715 	andseq	r6, pc, r5, lsl r7	; <UNPREDICTABLE>
    5f8c:	03630100 	cmneq	r3, #0, 2
    5f90:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
    5f94:	00000018 	andeq	r0, r0, r8, lsl r0
    5f98:	06499c01 	strbeq	r9, [r9], -r1, lsl #24
    5f9c:	29170000 	ldmdbcs	r7, {}	; <UNPREDICTABLE>
    5fa0:	01000025 	tsteq	r0, r5, lsr #32
    5fa4:	003a0363 	eorseq	r0, sl, r3, ror #6
    5fa8:	24f10000 	ldrbtcs	r0, [r1], #0
    5fac:	7c160000 	ldcvc	0, cr0, [r6], {-0}
    5fb0:	0100001a 	tsteq	r0, sl, lsl r0
    5fb4:	00df0363 	sbcseq	r0, pc, r3, ror #6
    5fb8:	51010000 	mrspl	r0, (UNDEF: 1)
    5fbc:	25b01500 	ldrcs	r1, [r0, #1280]!	; 0x500
    5fc0:	84010000 	strhi	r0, [r1], #-0
    5fc4:	00164c03 	andseq	r4, r6, r3, lsl #24
    5fc8:	00001808 	andeq	r1, r0, r8, lsl #16
    5fcc:	7e9c0100 	fmlvce	f0, f4, f0
    5fd0:	17000006 	strne	r0, [r0, -r6]
    5fd4:	000025e3 	andeq	r2, r0, r3, ror #11
    5fd8:	3a038401 	bcc	e6fe4 <__Stack_Size+0xe6be4>
    5fdc:	2b000000 	blcs	5fe4 <__Stack_Size+0x5be4>
    5fe0:	16000025 	strne	r0, [r0], -r5, lsr #32
    5fe4:	00001a7c 	andeq	r1, r0, ip, ror sl
    5fe8:	df038401 	svcle	0x00038401
    5fec:	01000000 	mrseq	r0, (UNDEF: 0)
    5ff0:	24150051 	ldrcs	r0, [r5], #-81	; 0x51
    5ff4:	01000026 	tsteq	r0, r6, lsr #32
    5ff8:	0000039c 	muleq	r0, ip, r3
    5ffc:	000c0000 	andeq	r0, ip, r0
    6000:	9c010000 	stcls	0, cr0, [r1], {-0}
    6004:	000006a3 	andeq	r0, r0, r3, lsr #13
    6008:	001a7c16 	andseq	r7, sl, r6, lsl ip
    600c:	039c0100 	orrseq	r0, ip, #0, 2
    6010:	000000df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    6014:	15005001 	strne	r5, [r0, #-1]
    6018:	0000275b 	andeq	r2, r0, fp, asr r7
    601c:	0003ac01 	andeq	sl, r3, r1, lsl #24
    6020:	0c000000 	stceq	0, cr0, [r0], {-0}
    6024:	01000000 	mrseq	r0, (UNDEF: 0)
    6028:	0006c89c 	muleq	r6, ip, r8
    602c:	1a7c1600 	bne	1f0b834 <__Stack_Size+0x1f0b434>
    6030:	ac010000 	stcge	0, cr0, [r1], {-0}
    6034:	0000df03 	andeq	sp, r0, r3, lsl #30
    6038:	00500100 	subseq	r0, r0, r0, lsl #2
    603c:	00259115 	eoreq	r9, r5, r5, lsl r1
    6040:	03c10100 	biceq	r0, r1, #0, 2
    6044:	00000000 	andeq	r0, r0, r0
    6048:	0000000c 	andeq	r0, r0, ip
    604c:	06ed9c01 	strbteq	r9, [sp], r1, lsl #24
    6050:	81160000 	tsthi	r6, r0
    6054:	01000027 	tsteq	r0, r7, lsr #32
    6058:	005e03c1 	subseq	r0, lr, r1, asr #7
    605c:	50010000 	andpl	r0, r1, r0
    6060:	07801c00 	streq	r1, [r0, r0, lsl #24]
    6064:	dd010000 	stcle	0, cr0, [r1, #-0]
    6068:	0000b403 	andeq	fp, r0, r3, lsl #8
    606c:	00166400 	andseq	r6, r6, r0, lsl #8
    6070:	00002808 	andeq	r2, r0, r8, lsl #16
    6074:	489c0100 	ldmmi	ip, {r8}
    6078:	17000007 	strne	r0, [r0, -r7]
    607c:	00002666 	andeq	r2, r0, r6, ror #12
    6080:	5e03dd01 	cdppl	13, 0, cr13, cr3, cr1, {0}
    6084:	65000000 	strvs	r0, [r0, #-0]
    6088:	1a000025 	bne	6124 <__Stack_Size+0x5d24>
    608c:	00706d74 	rsbseq	r6, r0, r4, ror sp
    6090:	3a03df01 	bcc	fdc9c <__Stack_Size+0xfd89c>
    6094:	86000000 	strhi	r0, [r0], -r0
    6098:	18000025 	stmdane	r0, {r0, r2, r5}
    609c:	00002603 	andeq	r2, r0, r3, lsl #12
    60a0:	3a03e001 	bcc	fe0ac <__Stack_Size+0xfdcac>
    60a4:	cf000000 	svcgt	0x00000000
    60a8:	18000025 	stmdane	r0, {r0, r2, r5}
    60ac:	00001c4c 	andeq	r1, r0, ip, asr #24
    60b0:	b403e101 	strlt	lr, [r3], #-257	; 0x101
    60b4:	05000000 	streq	r0, [r0, #-0]
    60b8:	00000026 	andeq	r0, r0, r6, lsr #32
    60bc:	0002411d 	andeq	r4, r2, sp, lsl r1
    60c0:	ffc60100 			; <UNDEFINED> instruction: 0xffc60100
    60c4:	8c000000 	stchi	0, cr0, [r0], {-0}
    60c8:	2e080016 	mcrcs	0, 0, r0, cr8, cr6, {0}
    60cc:	01000000 	mrseq	r0, (UNDEF: 0)
    60d0:	0007b29c 	muleq	r7, ip, r2
    60d4:	26151e00 	ldrcs	r1, [r5], -r0, lsl #28
    60d8:	c8010000 	stmdagt	r1, {}	; <UNPREDICTABLE>
    60dc:	0000007f 	andeq	r0, r0, pc, ror r0
    60e0:	14749102 	ldrbtne	r9, [r4], #-258	; 0x102
    60e4:	00001c45 	andeq	r1, r0, r5, asr #24
    60e8:	00ffc901 	rscseq	ip, pc, r1, lsl #18
    60ec:	26480000 	strbcs	r0, [r8], -r0
    60f0:	aa140000 	bge	5060f8 <__Stack_Size+0x505cf8>
    60f4:	01000026 	tsteq	r0, r6, lsr #32
    60f8:	0000b4ca 	andeq	fp, r0, sl, asr #9
    60fc:	00266d00 	eoreq	r6, r6, r0, lsl #26
    6100:	16981f00 	ldrne	r1, [r8], r0, lsl #30
    6104:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    6108:	07a10000 	streq	r0, [r1, r0]!
    610c:	01200000 	teqeq	r0, r0
    6110:	31080250 	tstcc	r8, r0, asr r2
    6114:	16ae2100 	strtne	r2, [lr], r0, lsl #2
    6118:	06ed0800 	strbteq	r0, [sp], r0, lsl #16
    611c:	01200000 	teqeq	r0, r0
    6120:	31080250 	tstcc	r8, r0, asr r2
    6124:	56220000 	strtpl	r0, [r2], -r0
    6128:	01000009 	tsteq	r0, r9
    612c:	16bc0410 	ssatne	r0, #29, r0, lsl #8
    6130:	00100800 	andseq	r0, r0, r0, lsl #16
    6134:	9c010000 	stcls	0, cr0, [r1], {-0}
    6138:	0025141c 	eoreq	r1, r5, ip, lsl r4
    613c:	04240100 	strteq	r0, [r4], #-256	; 0x100
    6140:	000000bf 	strheq	r0, [r0], -pc	; <UNPREDICTABLE>
    6144:	00000000 	andeq	r0, r0, r0
    6148:	00000014 	andeq	r0, r0, r4, lsl r0
    614c:	07ff9c01 	ldrbeq	r9, [pc, r1, lsl #24]!
    6150:	89170000 	ldmdbhi	r7, {}	; <UNPREDICTABLE>
    6154:	01000027 	tsteq	r0, r7, lsr #32
    6158:	005e0424 	subseq	r0, lr, r4, lsr #8
    615c:	26800000 	strcs	r0, [r0], r0
    6160:	4c180000 	ldcmi	0, cr0, [r8], {-0}
    6164:	0100001c 	tsteq	r0, ip, lsl r0
    6168:	00bf0426 	adcseq	r0, pc, r6, lsr #8
    616c:	26a10000 	strtcs	r0, [r1], r0
    6170:	15000000 	strne	r0, [r0, #-0]
    6174:	000024de 	ldrdeq	r2, [r0], -lr
    6178:	00044701 	andeq	r4, r4, r1, lsl #14
    617c:	0c000000 	stceq	0, cr0, [r0], {-0}
    6180:	01000000 	mrseq	r0, (UNDEF: 0)
    6184:	0008249c 	muleq	r8, ip, r4
    6188:	27891600 	strcs	r1, [r9, r0, lsl #12]
    618c:	47010000 	strmi	r0, [r1, -r0]
    6190:	00005e04 	andeq	r5, r0, r4, lsl #28
    6194:	00500100 	subseq	r0, r0, r0, lsl #2
    6198:	00006f23 	andeq	r6, r0, r3, lsr #30
    619c:	00083400 	andeq	r3, r8, r0, lsl #8
    61a0:	010a2400 	tsteq	sl, r0, lsl #8
    61a4:	000f0000 	andeq	r0, pc, r0
    61a8:	00272a1e 	eoreq	r2, r7, lr, lsl sl
    61ac:	456f0100 	strbmi	r0, [pc, #-256]!	; 60b4 <__Stack_Size+0x5cb4>
    61b0:	05000008 	streq	r0, [r0, #-8]
    61b4:	00274303 	eoreq	r4, r7, r3, lsl #6
    61b8:	08240408 	stmdaeq	r4!, {r3, sl}
    61bc:	6f230000 	svcvs	0x00230000
    61c0:	5a000000 	bpl	61c8 <__Stack_Size+0x5dc8>
    61c4:	24000008 	strcs	r0, [r0], #-8
    61c8:	0000010a 	andeq	r0, r0, sl, lsl #2
    61cc:	9e1e0003 	cdpls	0, 1, cr0, cr14, cr3, {0}
    61d0:	01000027 	tsteq	r0, r7, lsr #32
    61d4:	00086b70 	andeq	r6, r8, r0, ror fp
    61d8:	53030500 	movwpl	r0, #13568	; 0x3500
    61dc:	04080027 	streq	r0, [r8], #-39	; 0x27
    61e0:	0000084a 	andeq	r0, r0, sl, asr #16
    61e4:	001f3e00 	andseq	r3, pc, r0, lsl #28
    61e8:	b9000400 	stmdblt	r0, {sl}
    61ec:	04000017 	streq	r0, [r0], #-23
    61f0:	00002901 	andeq	r2, r0, r1, lsl #18
    61f4:	2d6a0100 	stfcse	f0, [sl, #-0]
    61f8:	039f0000 	orrseq	r0, pc, #0
    61fc:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6200:	00000000 	andeq	r0, r0, r0
    6204:	1cd60000 	ldclne	0, cr0, [r6], {0}
    6208:	04020000 	streq	r0, [r2], #-0
    620c:	00082605 	andeq	r2, r8, r5, lsl #12
    6210:	05020200 	streq	r0, [r2, #-512]	; 0x200
    6214:	000007f8 	strdeq	r0, [r0], -r8
    6218:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    621c:	03000009 	movweq	r0, #9
    6220:	00323375 	eorseq	r3, r2, r5, ror r3
    6224:	00452702 	subeq	r2, r5, r2, lsl #14
    6228:	04020000 	streq	r0, [r2], #-0
    622c:	00093307 	andeq	r3, r9, r7, lsl #6
    6230:	31750300 	cmncc	r5, r0, lsl #6
    6234:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    6238:	00000057 	andeq	r0, r0, r7, asr r0
    623c:	d0070202 	andle	r0, r7, r2, lsl #4
    6240:	0300000b 	movweq	r0, #11
    6244:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    6248:	00006829 	andeq	r6, r0, r9, lsr #16
    624c:	08010200 	stmdaeq	r1, {r9}
    6250:	000009d5 	ldrdeq	r0, [r0], -r5
    6254:	00045204 	andeq	r5, r4, r4, lsl #4
    6258:	7a2f0200 	bvc	bc6a60 <__Stack_Size+0xbc6660>
    625c:	05000000 	streq	r0, [r0, #-0]
    6260:	00000045 	andeq	r0, r0, r5, asr #32
    6264:	0002b304 	andeq	fp, r2, r4, lsl #6
    6268:	8a300200 	bhi	c06a70 <__Stack_Size+0xc06670>
    626c:	05000000 	streq	r0, [r0, #-0]
    6270:	00000057 	andeq	r0, r0, r7, asr r0
    6274:	3c020106 	stfccs	f0, [r2], {6}
    6278:	000000a4 	andeq	r0, r0, r4, lsr #1
    627c:	001ec307 	andseq	ip, lr, r7, lsl #6
    6280:	53080000 	movwpl	r0, #32768	; 0x8000
    6284:	01005445 	tsteq	r0, r5, asr #8
    6288:	07870400 	streq	r0, [r7, r0, lsl #8]
    628c:	3c020000 	stccc	0, cr0, [r2], {-0}
    6290:	0000008f 	andeq	r0, r0, pc, lsl #1
    6294:	00251b04 	eoreq	r1, r5, r4, lsl #22
    6298:	8f3c0200 	svchi	0x003c0200
    629c:	06000000 	streq	r0, [r0], -r0
    62a0:	cf3e0201 	svcgt	0x003e0201
    62a4:	07000000 	streq	r0, [r0, -r0]
    62a8:	00000538 	andeq	r0, r0, r8, lsr r5
    62ac:	09100700 	ldmdbeq	r0, {r8, r9, sl}
    62b0:	00010000 	andeq	r0, r1, r0
    62b4:	00012204 	andeq	r2, r1, r4, lsl #4
    62b8:	ba3e0200 	blt	f86ac0 <__Stack_Size+0xf866c0>
    62bc:	02000000 	andeq	r0, r0, #0
    62c0:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    62c4:	50090000 	andpl	r0, r9, r0
    62c8:	f2020b03 	vqdmulh.s<illegal width 8>	d0, d2, d3
    62cc:	0a000002 	beq	62dc <__Stack_Size+0x5edc>
    62d0:	00315243 	eorseq	r5, r1, r3, asr #4
    62d4:	7f020d03 	svcvc	0x00020d03
    62d8:	00000000 	andeq	r0, r0, r0
    62dc:	0007b20b 	andeq	fp, r7, fp, lsl #4
    62e0:	020e0300 	andeq	r0, lr, #0, 6
    62e4:	0000004c 	andeq	r0, r0, ip, asr #32
    62e8:	52430a02 	subpl	r0, r3, #8192	; 0x2000
    62ec:	0f030032 	svceq	0x00030032
    62f0:	00007f02 	andeq	r7, r0, r2, lsl #30
    62f4:	bc0b0400 	cfstrslt	mvf0, [fp], {-0}
    62f8:	03000007 	movweq	r0, #7
    62fc:	004c0210 	subeq	r0, ip, r0, lsl r2
    6300:	0b060000 	bleq	186308 <__Stack_Size+0x185f08>
    6304:	000005a6 	andeq	r0, r0, r6, lsr #11
    6308:	7f021103 	svcvc	0x00021103
    630c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    6310:	0007c60b 	andeq	ip, r7, fp, lsl #12
    6314:	02120300 	andseq	r0, r2, #0, 6
    6318:	0000004c 	andeq	r0, r0, ip, asr #32
    631c:	04700b0a 	ldrbteq	r0, [r0], #-2826	; 0xb0a
    6320:	13030000 	movwne	r0, #12288	; 0x3000
    6324:	00007f02 	andeq	r7, r0, r2, lsl #30
    6328:	d00b0c00 	andle	r0, fp, r0, lsl #24
    632c:	03000007 	movweq	r0, #7
    6330:	004c0214 	subeq	r0, ip, r4, lsl r2
    6334:	0a0e0000 	beq	38633c <__Stack_Size+0x385f3c>
    6338:	03005253 	movweq	r5, #595	; 0x253
    633c:	007f0215 	rsbseq	r0, pc, r5, lsl r2	; <UNPREDICTABLE>
    6340:	0b100000 	bleq	406348 <__Stack_Size+0x405f48>
    6344:	000007da 	ldrdeq	r0, [r0], -sl
    6348:	4c021603 	stcmi	6, cr1, [r2], {3}
    634c:	12000000 	andne	r0, r0, #0
    6350:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
    6354:	02170300 	andseq	r0, r7, #0, 6
    6358:	0000007f 	andeq	r0, r0, pc, ror r0
    635c:	07e40b14 			; <UNDEFINED> instruction: 0x07e40b14
    6360:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    6364:	00004c02 	andeq	r4, r0, r2, lsl #24
    6368:	e70b1600 	str	r1, [fp, -r0, lsl #12]
    636c:	03000002 	movweq	r0, #2
    6370:	007f0219 	rsbseq	r0, pc, r9, lsl r2	; <UNPREDICTABLE>
    6374:	0b180000 	bleq	60637c <__Stack_Size+0x605f7c>
    6378:	000007ee 	andeq	r0, r0, lr, ror #15
    637c:	4c021a03 	stcmi	10, cr1, [r2], {3}
    6380:	1a000000 	bne	6388 <__Stack_Size+0x5f88>
    6384:	0002ed0b 	andeq	lr, r2, fp, lsl #26
    6388:	021b0300 	andseq	r0, fp, #0, 6
    638c:	0000007f 	andeq	r0, r0, pc, ror r0
    6390:	0c430b1c 	vmoveq	d12, r0, r3
    6394:	1c030000 	stcne	0, cr0, [r3], {-0}
    6398:	00004c02 	andeq	r4, r0, r2, lsl #24
    639c:	200b1e00 	andcs	r1, fp, r0, lsl #28
    63a0:	03000005 	movweq	r0, #5
    63a4:	007f021d 	rsbseq	r0, pc, sp, lsl r2	; <UNPREDICTABLE>
    63a8:	0b200000 	bleq	8063b0 <__Stack_Size+0x805fb0>
    63ac:	00000802 	andeq	r0, r0, r2, lsl #16
    63b0:	4c021e03 	stcmi	14, cr1, [r2], {3}
    63b4:	22000000 	andcs	r0, r0, #0
    63b8:	544e430a 	strbpl	r4, [lr], #-778	; 0x30a
    63bc:	021f0300 	andseq	r0, pc, #0, 6
    63c0:	0000007f 	andeq	r0, r0, pc, ror r0
    63c4:	080c0b24 	stmdaeq	ip, {r2, r5, r8, r9, fp}
    63c8:	20030000 	andcs	r0, r3, r0
    63cc:	00004c02 	andeq	r4, r0, r2, lsl #24
    63d0:	500a2600 	andpl	r2, sl, r0, lsl #12
    63d4:	03004353 	movweq	r4, #851	; 0x353
    63d8:	007f0221 	rsbseq	r0, pc, r1, lsr #4
    63dc:	0b280000 	bleq	a063e4 <__Stack_Size+0xa05fe4>
    63e0:	00000a6d 	andeq	r0, r0, sp, ror #20
    63e4:	4c022203 	sfmmi	f2, 4, [r2], {3}
    63e8:	2a000000 	bcs	63f0 <__Stack_Size+0x5ff0>
    63ec:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
    63f0:	02230300 	eoreq	r0, r3, #0, 6
    63f4:	0000007f 	andeq	r0, r0, pc, ror r0
    63f8:	0a780b2c 	beq	1e090b0 <__Stack_Size+0x1e08cb0>
    63fc:	24030000 	strcs	r0, [r3], #-0
    6400:	00004c02 	andeq	r4, r0, r2, lsl #24
    6404:	520a2e00 	andpl	r2, sl, #0, 28
    6408:	03005243 	movweq	r5, #579	; 0x243
    640c:	007f0225 	rsbseq	r0, pc, r5, lsr #4
    6410:	0b300000 	bleq	c06418 <__Stack_Size+0xc06018>
    6414:	00000a83 	andeq	r0, r0, r3, lsl #21
    6418:	4c022603 	stcmi	6, cr2, [r2], {3}
    641c:	32000000 	andcc	r0, r0, #0
    6420:	0002d30b 	andeq	sp, r2, fp, lsl #6
    6424:	02270300 	eoreq	r0, r7, #0, 6
    6428:	0000007f 	andeq	r0, r0, pc, ror r0
    642c:	0a8e0b34 	beq	fe389104 <SCS_BASE+0x1e37b104>
    6430:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
    6434:	00004c02 	andeq	r4, r0, r2, lsl #24
    6438:	d80b3600 	stmdale	fp, {r9, sl, ip, sp}
    643c:	03000002 	movweq	r0, #2
    6440:	007f0229 	rsbseq	r0, pc, r9, lsr #4
    6444:	0b380000 	bleq	e0644c <__Stack_Size+0xe0604c>
    6448:	00000a99 	muleq	r0, r9, sl
    644c:	4c022a03 	stcmi	10, cr2, [r2], {3}
    6450:	3a000000 	bcc	6458 <__Stack_Size+0x6058>
    6454:	0002dd0b 	andeq	sp, r2, fp, lsl #26
    6458:	022b0300 	eoreq	r0, fp, #0, 6
    645c:	0000007f 	andeq	r0, r0, pc, ror r0
    6460:	0aa40b3c 	beq	fe909158 <SCS_BASE+0x1e8fb158>
    6464:	2c030000 	stccs	0, cr0, [r3], {-0}
    6468:	00004c02 	andeq	r4, r0, r2, lsl #24
    646c:	e20b3e00 	and	r3, fp, #0, 28
    6470:	03000002 	movweq	r0, #2
    6474:	007f022d 	rsbseq	r0, pc, sp, lsr #4
    6478:	0b400000 	bleq	1006480 <__Stack_Size+0x1006080>
    647c:	00000aaf 	andeq	r0, r0, pc, lsr #21
    6480:	4c022e03 	stcmi	14, cr2, [r2], {3}
    6484:	42000000 	andmi	r0, r0, #0
    6488:	0002ae0b 	andeq	sl, r2, fp, lsl #28
    648c:	022f0300 	eoreq	r0, pc, #0, 6
    6490:	0000007f 	andeq	r0, r0, pc, ror r0
    6494:	0aba0b44 	beq	fee891ac <SCS_BASE+0x1ee7b1ac>
    6498:	30030000 	andcc	r0, r3, r0
    649c:	00004c02 	andeq	r4, r0, r2, lsl #24
    64a0:	440a4600 	strmi	r4, [sl], #-1536	; 0x600
    64a4:	03005243 	movweq	r5, #579	; 0x243
    64a8:	007f0231 	rsbseq	r0, pc, r1, lsr r2	; <UNPREDICTABLE>
    64ac:	0b480000 	bleq	12064b4 <__Stack_Size+0x12060b4>
    64b0:	00000ac5 	andeq	r0, r0, r5, asr #21
    64b4:	4c023203 	sfmmi	f3, 4, [r2], {3}
    64b8:	4a000000 	bmi	64c0 <__Stack_Size+0x60c0>
    64bc:	00082f0b 	andeq	r2, r8, fp, lsl #30
    64c0:	02330300 	eorseq	r0, r3, #0, 6
    64c4:	0000007f 	andeq	r0, r0, pc, ror r0
    64c8:	0ad00b4c 	beq	ff409200 <SCS_BASE+0x1f3fb200>
    64cc:	34030000 	strcc	r0, [r3], #-0
    64d0:	00004c02 	andeq	r4, r0, r2, lsl #24
    64d4:	0c004e00 	stceq	14, cr4, [r0], {-0}
    64d8:	00000257 	andeq	r0, r0, r7, asr r2
    64dc:	e1023503 	tst	r2, r3, lsl #10
    64e0:	0d000000 	stceq	0, cr0, [r0, #-0]
    64e4:	431b040a 	tstmi	fp, #167772160	; 0xa000000
    64e8:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    64ec:	00000457 	andeq	r0, r0, r7, asr r4
    64f0:	004c1d04 	subeq	r1, ip, r4, lsl #26
    64f4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    64f8:	0000057c 	andeq	r0, r0, ip, ror r5
    64fc:	004c1e04 	subeq	r1, ip, r4, lsl #28
    6500:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6504:	000006b2 			; <UNDEFINED> instruction: 0x000006b2
    6508:	004c1f04 	subeq	r1, ip, r4, lsl #30
    650c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    6510:	0000028e 	andeq	r0, r0, lr, lsl #5
    6514:	004c2004 	subeq	r2, ip, r4
    6518:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    651c:	000004bc 			; <UNDEFINED> instruction: 0x000004bc
    6520:	005e2104 	subseq	r2, lr, r4, lsl #2
    6524:	00080000 	andeq	r0, r8, r0
    6528:	000b7904 	andeq	r7, fp, r4, lsl #18
    652c:	fe220400 	cdp2	4, 2, cr0, cr2, cr0, {0}
    6530:	0d000002 	stceq	0, cr0, [r0, #-8]
    6534:	b7250410 			; <UNDEFINED> instruction: 0xb7250410
    6538:	0e000003 	cdpeq	0, 0, cr0, cr0, cr3, {0}
    653c:	00002f22 	andeq	r2, r0, r2, lsr #30
    6540:	004c2704 	subeq	r2, ip, r4, lsl #14
    6544:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6548:	00002aa2 	andeq	r2, r0, r2, lsr #21
    654c:	004c2804 	subeq	r2, ip, r4, lsl #16
    6550:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6554:	00002ff3 	strdeq	r2, [r0], -r3
    6558:	004c2904 	subeq	r2, ip, r4, lsl #18
    655c:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    6560:	00002a85 	andeq	r2, r0, r5, lsl #21
    6564:	004c2a04 	subeq	r2, ip, r4, lsl #20
    6568:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    656c:	0000284b 	andeq	r2, r0, fp, asr #16
    6570:	004c2b04 	subeq	r2, ip, r4, lsl #22
    6574:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    6578:	00002ca8 	andeq	r2, r0, r8, lsr #25
    657c:	004c2c04 	subeq	r2, ip, r4, lsl #24
    6580:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    6584:	0000299f 	muleq	r0, pc, r9	; <UNPREDICTABLE>
    6588:	004c2d04 	subeq	r2, ip, r4, lsl #26
    658c:	0e0c0000 	cdpeq	0, 0, cr0, cr12, cr0, {0}
    6590:	00002ded 	andeq	r2, r0, sp, ror #27
    6594:	004c2e04 	subeq	r2, ip, r4, lsl #28
    6598:	000e0000 	andeq	r0, lr, r0
    659c:	00283904 	eoreq	r3, r8, r4, lsl #18
    65a0:	4e2f0400 	cdpmi	4, 2, cr0, cr15, cr0, {0}
    65a4:	0d000003 	stceq	0, cr0, [r0, #-12]
    65a8:	0732040a 	ldreq	r0, [r2, -sl, lsl #8]!
    65ac:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    65b0:	00002e4f 	andeq	r2, r0, pc, asr #28
    65b4:	004c3404 	subeq	r3, ip, r4, lsl #8
    65b8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    65bc:	00002f4a 	andeq	r2, r0, sl, asr #30
    65c0:	004c3504 	subeq	r3, ip, r4, lsl #10
    65c4:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    65c8:	00002eda 	ldrdeq	r2, [r0], -sl
    65cc:	004c3604 	subeq	r3, ip, r4, lsl #12
    65d0:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    65d4:	00002bd5 	ldrdeq	r2, [r0], -r5
    65d8:	004c3704 	subeq	r3, ip, r4, lsl #14
    65dc:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    65e0:	00003122 	andeq	r3, r0, r2, lsr #2
    65e4:	004c3804 	subeq	r3, ip, r4, lsl #16
    65e8:	00080000 	andeq	r0, r8, r0
    65ec:	00289f04 	eoreq	r9, r8, r4, lsl #30
    65f0:	c2390400 	eorsgt	r0, r9, #0, 8
    65f4:	0d000003 	stceq	0, cr0, [r0, #-12]
    65f8:	6f3c040e 	svcvs	0x003c040e
    65fc:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    6600:	00002f3c 	andeq	r2, r0, ip, lsr pc
    6604:	004c3e04 	subeq	r3, ip, r4, lsl #28
    6608:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    660c:	00002a11 	andeq	r2, r0, r1, lsl sl
    6610:	004c3f04 	subeq	r3, ip, r4, lsl #30
    6614:	0e020000 	cdpeq	0, 0, cr0, cr2, cr0, {0}
    6618:	00002ba8 	andeq	r2, r0, r8, lsr #23
    661c:	004c4004 	subeq	r4, ip, r4
    6620:	0e040000 	cdpeq	0, 0, cr0, cr4, cr0, {0}
    6624:	00003045 	andeq	r3, r0, r5, asr #32
    6628:	004c4104 	subeq	r4, ip, r4, lsl #2
    662c:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
    6630:	00002c9e 	muleq	r0, lr, ip
    6634:	004c4204 	subeq	r4, ip, r4, lsl #4
    6638:	0e080000 	cdpeq	0, 0, cr0, cr8, cr0, {0}
    663c:	00002b4f 	andeq	r2, r0, pc, asr #22
    6640:	004c4304 	subeq	r4, ip, r4, lsl #6
    6644:	0e0a0000 	cdpeq	0, 0, cr0, cr10, cr0, {0}
    6648:	00002fcd 	andeq	r2, r0, sp, asr #31
    664c:	004c4404 	subeq	r4, ip, r4, lsl #8
    6650:	000c0000 	andeq	r0, ip, r0
    6654:	002c2b04 	eoreq	r2, ip, r4, lsl #22
    6658:	12450400 	subne	r0, r5, #0, 8
    665c:	0f000004 	svceq	0x00000004
    6660:	00003157 	andeq	r3, r0, r7, asr r1
    6664:	01051801 	tsteq	r5, r1, lsl #16
    6668:	000004ac 	andeq	r0, r0, ip, lsr #9
    666c:	0029c910 	eoreq	ip, r9, r0, lsl r9
    6670:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    6674:	000004ac 	andeq	r0, r0, ip, lsr #9
    6678:	0028b110 	eoreq	fp, r8, r0, lsl r1
    667c:	05180100 	ldreq	r0, [r8, #-256]	; 0x100
    6680:	0000004c 	andeq	r0, r0, ip, asr #32
    6684:	0029af11 	eoreq	sl, r9, r1, lsl pc
    6688:	051a0100 	ldreq	r0, [sl, #-256]	; 0x100
    668c:	0000004c 	andeq	r0, r0, ip, asr #32
    6690:	f2041200 	vhsub.s8	d1, d4, d0
    6694:	13000002 	movwne	r0, #2
    6698:	00002a4a 	andeq	r2, r0, sl, asr #20
    669c:	000bed01 	andeq	lr, fp, r1, lsl #26
    66a0:	32000000 	andcc	r0, r0, #0
    66a4:	01000000 	mrseq	r0, (UNDEF: 0)
    66a8:	0005279c 	muleq	r5, ip, r7
    66ac:	29c91400 	stmibcs	r9, {sl, ip}^
    66b0:	ed010000 	stc	0, cr0, [r1, #-0]
    66b4:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    66b8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    66bc:	00002f4a 	andeq	r2, r0, sl, asr #30
    66c0:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    66c4:	e0000000 	and	r0, r0, r0
    66c8:	15000026 	strne	r0, [r0, #-38]	; 0x26
    66cc:	00002eda 	ldrdeq	r2, [r0], -sl
    66d0:	4c0bed01 	stcmi	13, cr14, [fp], {1}
    66d4:	01000000 	mrseq	r0, (UNDEF: 0)
    66d8:	15000027 	strne	r0, [r0, #-39]	; 0x27
    66dc:	00003122 	andeq	r3, r0, r2, lsr #2
    66e0:	4c0bee01 	stcmi	14, cr14, [fp], {1}
    66e4:	22000000 	andcs	r0, r0, #0
    66e8:	16000027 	strne	r0, [r0], -r7, lsr #32
    66ec:	00002e3d 	andeq	r2, r0, sp, lsr lr
    66f0:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    66f4:	43000000 	movwmi	r0, #0
    66f8:	16000027 	strne	r0, [r0], -r7, lsr #32
    66fc:	00002b20 	andeq	r2, r0, r0, lsr #22
    6700:	4c0bf001 	stcmi	0, cr15, [fp], {1}
    6704:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    6708:	00000027 	andeq	r0, r0, r7, lsr #32
    670c:	00288113 	eoreq	r8, r8, r3, lsl r1
    6710:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    6714:	00000000 	andeq	r0, r0, r0
    6718:	0000003a 	andeq	r0, r0, sl, lsr r0
    671c:	05ac9c01 	streq	r9, [ip, #3073]!	; 0xc01
    6720:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6724:	01000029 	tsteq	r0, r9, lsr #32
    6728:	04ac0c1b 	strteq	r0, [ip], #3099	; 0xc1b
    672c:	50010000 	andpl	r0, r1, r0
    6730:	002f4a15 	eoreq	r4, pc, r5, lsl sl	; <UNPREDICTABLE>
    6734:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    6738:	0000004c 	andeq	r0, r0, ip, asr #32
    673c:	000027a8 	andeq	r2, r0, r8, lsr #15
    6740:	002eda15 	eoreq	sp, lr, r5, lsl sl
    6744:	0c1b0100 	ldfeqs	f0, [fp], {-0}
    6748:	0000004c 	andeq	r0, r0, ip, asr #32
    674c:	000027c9 	andeq	r2, r0, r9, asr #15
    6750:	00312215 	eorseq	r2, r1, r5, lsl r2
    6754:	0c1c0100 	ldfeqs	f0, [ip], {-0}
    6758:	0000004c 	andeq	r0, r0, ip, asr #32
    675c:	000027ea 	andeq	r2, r0, sl, ror #15
    6760:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    6764:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    6768:	0000004c 	andeq	r0, r0, ip, asr #32
    676c:	0000280b 	andeq	r2, r0, fp, lsl #16
    6770:	002b2016 	eoreq	r2, fp, r6, lsl r0
    6774:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    6778:	0000004c 	andeq	r0, r0, ip, asr #32
    677c:	00002835 	andeq	r2, r0, r5, lsr r8
    6780:	706d7417 	rsbvc	r7, sp, r7, lsl r4
    6784:	0c1e0100 	ldfeqs	f0, [lr], {-0}
    6788:	0000004c 	andeq	r0, r0, ip, asr #32
    678c:	0000285f 	andeq	r2, r0, pc, asr r8
    6790:	30521800 	subscc	r1, r2, r0, lsl #16
    6794:	86010000 	strhi	r0, [r1], -r0
    6798:	00000000 	andeq	r0, r0, r0
    679c:	000000c8 	andeq	r0, r0, r8, asr #1
    67a0:	06b89c01 	ldrteq	r9, [r8], r1, lsl #24
    67a4:	c9190000 	ldmdbgt	r9, {}	; <UNPREDICTABLE>
    67a8:	01000029 	tsteq	r0, r9, lsr #32
    67ac:	0004ac86 	andeq	sl, r4, r6, lsl #25
    67b0:	00289200 	eoreq	r9, r8, r0, lsl #4
    67b4:	00001a00 	andeq	r1, r0, r0, lsl #20
    67b8:	1f170000 	svcne	0x00170000
    67bc:	05e80000 	strbeq	r0, [r8, #0]!
    67c0:	011b0000 	tsteq	fp, r0
    67c4:	1b310151 	blne	c46d10 <__Stack_Size+0xc46910>
    67c8:	31015001 	tstcc	r1, r1
    67cc:	00001a00 	andeq	r1, r0, r0, lsl #20
    67d0:	1f2e0000 	svcne	0x002e0000
    67d4:	06020000 	streq	r0, [r2], -r0
    67d8:	011b0000 	tsteq	fp, r0
    67dc:	1b310151 	blne	c46d28 <__Stack_Size+0xc46928>
    67e0:	0a035001 	beq	da7ec <__Stack_Size+0xda3ec>
    67e4:	1a000800 	bne	87ec <__Stack_Size+0x83ec>
    67e8:	00000000 	andeq	r0, r0, r0
    67ec:	00001f17 	andeq	r1, r0, r7, lsl pc
    67f0:	0000061a 	andeq	r0, r0, sl, lsl r6
    67f4:	0151011b 	cmpeq	r1, fp, lsl r1
    67f8:	50011b31 	andpl	r1, r1, r1, lsr fp
    67fc:	1c003201 	sfmne	f3, 4, [r0], {1}
    6800:	00000000 	andeq	r0, r0, r0
    6804:	00001f17 	andeq	r1, r0, r7, lsl pc
    6808:	0000062d 	andeq	r0, r0, sp, lsr #12
    680c:	0151011b 	cmpeq	r1, fp, lsl r1
    6810:	001a0030 	andseq	r0, sl, r0, lsr r0
    6814:	17000000 	strne	r0, [r0, -r0]
    6818:	4500001f 	strmi	r0, [r0, #-31]
    681c:	1b000006 	blne	683c <__Stack_Size+0x643c>
    6820:	31015101 	tstcc	r1, r1, lsl #2
    6824:	0150011b 	cmpeq	r0, fp, lsl r1
    6828:	001a0034 	andseq	r0, sl, r4, lsr r0
    682c:	17000000 	strne	r0, [r0, -r0]
    6830:	5d00001f 	stcpl	0, cr0, [r0, #-124]	; 0xffffff84
    6834:	1b000006 	blne	6854 <__Stack_Size+0x6454>
    6838:	31015101 	tstcc	r1, r1, lsl #2
    683c:	0150011b 	cmpeq	r0, fp, lsl r1
    6840:	001a0038 	andseq	r0, sl, r8, lsr r0
    6844:	17000000 	strne	r0, [r0, -r0]
    6848:	7500001f 	strvc	r0, [r0, #-31]
    684c:	1b000006 	blne	686c <__Stack_Size+0x646c>
    6850:	31015101 	tstcc	r1, r1, lsl #2
    6854:	0150011b 	cmpeq	r0, fp, lsl r1
    6858:	001a0040 	andseq	r0, sl, r0, asr #32
    685c:	17000000 	strne	r0, [r0, -r0]
    6860:	8e00001f 	mcrhi	0, 0, r0, cr0, cr15, {0}
    6864:	1b000006 	blne	6884 <__Stack_Size+0x6484>
    6868:	31015101 	tstcc	r1, r1, lsl #2
    686c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    6870:	1a002008 	bne	e898 <__Stack_Size+0xe498>
    6874:	00000000 	andeq	r0, r0, r0
    6878:	00001f2e 	andeq	r1, r0, lr, lsr #30
    687c:	000006a8 	andeq	r0, r0, r8, lsr #13
    6880:	0151011b 	cmpeq	r1, fp, lsl r1
    6884:	50011b31 	andpl	r1, r1, r1, lsr fp
    6888:	20000a03 	andcs	r0, r0, r3, lsl #20
    688c:	00001d00 	andeq	r1, r0, r0, lsl #26
    6890:	1f2e0000 	svcne	0x002e0000
    6894:	011b0000 	tsteq	fp, r0
    6898:	00300151 	eorseq	r0, r0, r1, asr r1
    689c:	0c781800 	ldcleq	8, cr1, [r8], #-0
    68a0:	c6010000 	strgt	r0, [r1], -r0
    68a4:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
    68a8:	0000003c 	andeq	r0, r0, ip, lsr r0
    68ac:	06e89c01 	strbteq	r9, [r8], r1, lsl #24
    68b0:	c91e0000 	ldmdbgt	lr, {}	; <UNPREDICTABLE>
    68b4:	01000029 	tsteq	r0, r9, lsr #32
    68b8:	0004acc6 	andeq	sl, r4, r6, asr #25
    68bc:	1e500100 	rdfnes	f0, f0, f0
    68c0:	00002b79 	andeq	r2, r0, r9, ror fp
    68c4:	06e8c601 	strbteq	ip, [r8], r1, lsl #12
    68c8:	51010000 	mrspl	r0, (UNDEF: 1)
    68cc:	43041200 	movwmi	r1, #16896	; 0x4200
    68d0:	18000003 	stmdane	r0, {r0, r1}
    68d4:	0000295e 	andeq	r2, r0, lr, asr r9
    68d8:	0000ed01 	andeq	lr, r0, r1, lsl #26
    68dc:	00740000 	rsbseq	r0, r4, r0
    68e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    68e4:	0000074b 	andeq	r0, r0, fp, asr #14
    68e8:	0029c91e 	eoreq	ip, r9, lr, lsl r9
    68ec:	aced0100 	stfgee	f0, [sp]
    68f0:	01000004 	tsteq	r0, r4
    68f4:	2d911e50 	ldccs	14, cr1, [r1, #320]	; 0x140
    68f8:	ed010000 	stc	0, cr0, [r1, #-0]
    68fc:	0000074b 	andeq	r0, r0, fp, asr #14
    6900:	021f5101 	andseq	r5, pc, #1073741824	; 0x40000000
    6904:	0100002f 	tsteq	r0, pc, lsr #32
    6908:	00004cef 	andeq	r4, r0, pc, ror #25
    690c:	00296d00 	eoreq	r6, r9, r0, lsl #26
    6910:	2b201f00 	blcs	80e518 <__Stack_Size+0x80e118>
    6914:	ef010000 	svc	0x00010000
    6918:	0000004c 	andeq	r0, r0, ip, asr #32
    691c:	0000298c 	andeq	r2, r0, ip, lsl #19
    6920:	0030f51f 	eorseq	pc, r0, pc, lsl r5	; <UNPREDICTABLE>
    6924:	4cef0100 	stfmie	f0, [pc]	; 692c <__Stack_Size+0x652c>
    6928:	b6000000 	strlt	r0, [r0], -r0
    692c:	00000029 	andeq	r0, r0, r9, lsr #32
    6930:	03b70412 			; <UNDEFINED> instruction: 0x03b70412
    6934:	26200000 	strtcs	r0, [r0], -r0
    6938:	0100002a 	tsteq	r0, sl, lsr #32
    693c:	00000148 	andeq	r0, r0, r8, asr #2
    6940:	00880000 	addeq	r0, r8, r0
    6944:	9c010000 	stcls	0, cr0, [r1], {-0}
    6948:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
    694c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6950:	01480100 	mrseq	r0, (UNDEF: 88)
    6954:	000004ac 	andeq	r0, r0, ip, lsr #9
    6958:	91145001 	tstls	r4, r1
    695c:	0100002d 	tsteq	r0, sp, lsr #32
    6960:	074b0148 	strbeq	r0, [fp, -r8, asr #2]
    6964:	51010000 	mrspl	r0, (UNDEF: 1)
    6968:	002f0216 	eoreq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    696c:	014a0100 	mrseq	r0, (UNDEF: 90)
    6970:	0000004c 	andeq	r0, r0, ip, asr #32
    6974:	000029f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    6978:	002b2016 	eoreq	r2, fp, r6, lsl r0
    697c:	014a0100 	mrseq	r0, (UNDEF: 90)
    6980:	0000004c 	andeq	r0, r0, ip, asr #32
    6984:	00002a11 	andeq	r2, r0, r1, lsl sl
    6988:	0030f516 	eorseq	pc, r0, r6, lsl r5	; <UNPREDICTABLE>
    698c:	014a0100 	mrseq	r0, (UNDEF: 90)
    6990:	0000004c 	andeq	r0, r0, ip, asr #32
    6994:	00002a72 	andeq	r2, r0, r2, ror sl
    6998:	2ab22000 	bcs	fec8e9a0 <SCS_BASE+0x1ec809a0>
    699c:	a4010000 	strge	r0, [r1], #-0
    69a0:	00000001 	andeq	r0, r0, r1
    69a4:	00008400 	andeq	r8, r0, r0, lsl #8
    69a8:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    69ac:	14000008 	strne	r0, [r0], #-8
    69b0:	000029c9 	andeq	r2, r0, r9, asr #19
    69b4:	ac01a401 	cfstrsge	mvf10, [r1], {1}
    69b8:	01000004 	tsteq	r0, r4
    69bc:	2d911450 	cfldrscs	mvf1, [r1, #320]	; 0x140
    69c0:	a4010000 	strge	r0, [r1], #-0
    69c4:	00074b01 	andeq	r4, r7, r1, lsl #22
    69c8:	16510100 	ldrbne	r0, [r1], -r0, lsl #2
    69cc:	00002f02 	andeq	r2, r0, r2, lsl #30
    69d0:	4c01a601 	stcmi	6, cr10, [r1], {1}
    69d4:	a7000000 	strge	r0, [r0, -r0]
    69d8:	1600002a 	strne	r0, [r0], -sl, lsr #32
    69dc:	00002b20 	andeq	r2, r0, r0, lsr #22
    69e0:	4c01a601 	stcmi	6, cr10, [r1], {1}
    69e4:	c6000000 	strgt	r0, [r0], -r0
    69e8:	1600002a 	strne	r0, [r0], -sl, lsr #32
    69ec:	000030f5 	strdeq	r3, [r0], -r5
    69f0:	4c01a601 	stcmi	6, cr10, [r1], {1}
    69f4:	27000000 	strcs	r0, [r0, -r0]
    69f8:	0000002b 	andeq	r0, r0, fp, lsr #32
    69fc:	002d4a20 	eoreq	r4, sp, r0, lsr #20
    6a00:	02000100 	andeq	r0, r0, #0, 2
    6a04:	00000000 	andeq	r0, r0, r0
    6a08:	00000068 	andeq	r0, r0, r8, rrx
    6a0c:	087c9c01 	ldmdaeq	ip!, {r0, sl, fp, ip, pc}^
    6a10:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6a14:	01000029 	tsteq	r0, r9, lsr #32
    6a18:	04ac0200 	strteq	r0, [ip], #512	; 0x200
    6a1c:	50010000 	andpl	r0, r1, r0
    6a20:	002d9115 	eoreq	r9, sp, r5, lsl r1
    6a24:	02000100 	andeq	r0, r0, #0, 2
    6a28:	0000074b 	andeq	r0, r0, fp, asr #14
    6a2c:	00002b5c 	andeq	r2, r0, ip, asr fp
    6a30:	002f0216 	eoreq	r0, pc, r6, lsl r2	; <UNPREDICTABLE>
    6a34:	02020100 	andeq	r0, r2, #0, 2
    6a38:	0000004c 	andeq	r0, r0, ip, asr #32
    6a3c:	00002b7d 	andeq	r2, r0, sp, ror fp
    6a40:	002b2016 	eoreq	r2, fp, r6, lsl r0
    6a44:	02020100 	andeq	r0, r2, #0, 2
    6a48:	0000004c 	andeq	r0, r0, ip, asr #32
    6a4c:	00002b9c 	muleq	r0, ip, fp
    6a50:	0030f516 	eorseq	pc, r0, r6, lsl r5	; <UNPREDICTABLE>
    6a54:	02020100 	andeq	r0, r2, #0, 2
    6a58:	0000004c 	andeq	r0, r0, ip, asr #32
    6a5c:	00002bc6 	andeq	r2, r0, r6, asr #23
    6a60:	2f7f2000 	svccs	0x007f2000
    6a64:	d1010000 	mrsle	r0, (UNDEF: 1)
    6a68:	00000002 	andeq	r0, r0, r2
    6a6c:	00002200 	andeq	r2, r0, r0, lsl #4
    6a70:	af9c0100 	svcge	0x009c0100
    6a74:	14000008 	strne	r0, [r0], #-8
    6a78:	000029c9 	andeq	r2, r0, r9, asr #19
    6a7c:	ac02d101 	stfged	f5, [r2], {1}
    6a80:	01000004 	tsteq	r0, r4
    6a84:	2b0d1450 	blcs	34bbcc <__Stack_Size+0x34b7cc>
    6a88:	d1010000 	mrsle	r0, (UNDEF: 1)
    6a8c:	0008af02 	andeq	sl, r8, r2, lsl #30
    6a90:	00510100 	subseq	r0, r1, r0, lsl #2
    6a94:	046f0412 	strbteq	r0, [pc], #-1042	; 6a9c <__Stack_Size+0x669c>
    6a98:	0f200000 	svceq	0x00200000
    6a9c:	01000030 	tsteq	r0, r0, lsr r0
    6aa0:	000002ee 	andeq	r0, r0, lr, ror #5
    6aa4:	00120000 	andseq	r0, r2, r0
    6aa8:	9c010000 	stcls	0, cr0, [r1], {-0}
    6aac:	000008da 	ldrdeq	r0, [r0], -sl
    6ab0:	002b7914 	eoreq	r7, fp, r4, lsl r9
    6ab4:	02ee0100 	rsceq	r0, lr, #0, 2
    6ab8:	000006e8 	andeq	r0, r0, r8, ror #13
    6abc:	20005001 	andcs	r5, r0, r1
    6ac0:	0000291a 	andeq	r2, r0, sl, lsl r9
    6ac4:	00030001 	andeq	r0, r3, r1
    6ac8:	14000000 	strne	r0, [r0], #-0
    6acc:	01000000 	mrseq	r0, (UNDEF: 0)
    6ad0:	0008ff9c 	muleq	r8, ip, pc	; <UNPREDICTABLE>
    6ad4:	2d911400 	cfldrscs	mvf1, [r1]
    6ad8:	00010000 	andeq	r0, r1, r0
    6adc:	00074b03 	andeq	r4, r7, r3, lsl #22
    6ae0:	00500100 	subseq	r0, r0, r0, lsl #2
    6ae4:	0027be20 	eoreq	fp, r7, r0, lsr #28
    6ae8:	03150100 	tsteq	r5, #0, 2
    6aec:	00000000 	andeq	r0, r0, r0
    6af0:	00000010 	andeq	r0, r0, r0, lsl r0
    6af4:	09249c01 	stmdbeq	r4!, {r0, sl, fp, ip, pc}
    6af8:	f8140000 			; <UNDEFINED> instruction: 0xf8140000
    6afc:	0100002c 	tsteq	r0, ip, lsr #32
    6b00:	09240315 	stmdbeq	r4!, {r0, r2, r4, r8, r9}
    6b04:	50010000 	andpl	r0, r1, r0
    6b08:	07041200 	streq	r1, [r4, -r0, lsl #4]
    6b0c:	20000004 	andcs	r0, r0, r4
    6b10:	0000308a 	andeq	r3, r0, sl, lsl #1
    6b14:	00032701 	andeq	r2, r3, r1, lsl #14
    6b18:	12000000 	andne	r0, r0, #0
    6b1c:	01000000 	mrseq	r0, (UNDEF: 0)
    6b20:	00094f9c 	muleq	r9, ip, pc	; <UNPREDICTABLE>
    6b24:	2b0d1400 	blcs	34bb2c <__Stack_Size+0x34b72c>
    6b28:	27010000 	strcs	r0, [r1, -r0]
    6b2c:	0008af03 	andeq	sl, r8, r3, lsl #30
    6b30:	00500100 	subseq	r0, r0, r0, lsl #2
    6b34:	0004e720 	andeq	lr, r4, r0, lsr #14
    6b38:	033c0100 	teqeq	ip, #0, 2
    6b3c:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    6b40:	00000018 	andeq	r0, r0, r8, lsl r0
    6b44:	09829c01 	stmibeq	r2, {r0, sl, fp, ip, pc}
    6b48:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6b4c:	01000029 	tsteq	r0, r9, lsr #32
    6b50:	04ac033c 	strteq	r0, [ip], #828	; 0x33c
    6b54:	50010000 	andpl	r0, r1, r0
    6b58:	001a7c14 	andseq	r7, sl, r4, lsl ip
    6b5c:	033c0100 	teqeq	ip, #0, 2
    6b60:	000000cf 	andeq	r0, r0, pc, asr #1
    6b64:	20005101 	andcs	r5, r0, r1, lsl #2
    6b68:	00002f59 	andeq	r2, r0, r9, asr pc
    6b6c:	00035701 	andeq	r5, r3, r1, lsl #14
    6b70:	1c000000 	stcne	0, cr0, [r0], {-0}
    6b74:	01000000 	mrseq	r0, (UNDEF: 0)
    6b78:	0009b59c 	muleq	r9, ip, r5
    6b7c:	29c91400 	stmibcs	r9, {sl, ip}^
    6b80:	57010000 	strpl	r0, [r1, -r0]
    6b84:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6b88:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    6b8c:	00001a7c 	andeq	r1, r0, ip, ror sl
    6b90:	cf035701 	svcgt	0x00035701
    6b94:	01000000 	mrseq	r0, (UNDEF: 0)
    6b98:	88200051 	stmdahi	r0!, {r0, r4, r6}
    6b9c:	01000008 	tsteq	r0, r8
    6ba0:	1720037d 			; <UNDEFINED> instruction: 0x1720037d
    6ba4:	00120800 	andseq	r0, r2, r0, lsl #16
    6ba8:	9c010000 	stcls	0, cr0, [r1], {-0}
    6bac:	000009f8 	strdeq	r0, [r0], -r8
    6bb0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6bb4:	037d0100 	cmneq	sp, #0, 2
    6bb8:	000004ac 	andeq	r0, r0, ip, lsr #9
    6bbc:	fc155001 	ldc2	0, cr5, [r5], {1}
    6bc0:	01000030 	tsteq	r0, r0, lsr r0
    6bc4:	004c037d 	subeq	r0, ip, sp, ror r3
    6bc8:	2bf00000 	blcs	ffc06bd0 <SCS_BASE+0x1fbf8bd0>
    6bcc:	7c140000 	ldcvc	0, cr0, [r4], {-0}
    6bd0:	0100001a 	tsteq	r0, sl, lsl r0
    6bd4:	00cf037d 	sbceq	r0, pc, sp, ror r3	; <UNPREDICTABLE>
    6bd8:	52010000 	andpl	r0, r1, #0
    6bdc:	2c542000 	mracs	r2, r4, acc0
    6be0:	a0010000 	andge	r0, r1, r0
    6be4:	00000003 	andeq	r0, r0, r3
    6be8:	00000400 	andeq	r0, r0, r0, lsl #8
    6bec:	2b9c0100 	blcs	fe706ff4 <SCS_BASE+0x1e6f8ff4>
    6bf0:	1400000a 	strne	r0, [r0], #-10
    6bf4:	000029c9 	andeq	r2, r0, r9, asr #19
    6bf8:	ac03a001 	stcge	0, cr10, [r3], {1}
    6bfc:	01000004 	tsteq	r0, r4
    6c00:	2e2d1450 	mcrcs	4, 1, r1, cr13, cr0, {2}
    6c04:	a0010000 	andge	r0, r1, r0
    6c08:	00004c03 	andeq	r4, r0, r3, lsl #24
    6c0c:	00510100 	subseq	r0, r1, r0, lsl #2
    6c10:	002aea20 	eoreq	lr, sl, r0, lsr #20
    6c14:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6c18:	00000000 	andeq	r0, r0, r0
    6c1c:	00000008 	andeq	r0, r0, r8
    6c20:	0a6e9c01 	beq	1badc2c <__Stack_Size+0x1bad82c>
    6c24:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6c28:	01000029 	tsteq	r0, r9, lsr #32
    6c2c:	04ac03bf 	strteq	r0, [ip], #959	; 0x3bf
    6c30:	50010000 	andpl	r0, r1, r0
    6c34:	002c1f14 	eoreq	r1, ip, r4, lsl pc
    6c38:	03bf0100 			; <UNDEFINED> instruction: 0x03bf0100
    6c3c:	0000004c 	andeq	r0, r0, ip, asr #32
    6c40:	8f155101 	svchi	0x00155101
    6c44:	0100002a 	tsteq	r0, sl, lsr #32
    6c48:	004c03bf 	strheq	r0, [ip], #-63	; 0xffffffc1
    6c4c:	2c2a0000 	stccs	0, cr0, [sl], #-0
    6c50:	20000000 	andcs	r0, r0, r0
    6c54:	00003004 	andeq	r3, r0, r4
    6c58:	0003dc01 	andeq	sp, r3, r1, lsl #24
    6c5c:	12000000 	andne	r0, r0, #0
    6c60:	01000000 	mrseq	r0, (UNDEF: 0)
    6c64:	000ab19c 	muleq	sl, ip, r1
    6c68:	29c91400 	stmibcs	r9, {sl, ip}^
    6c6c:	dc010000 	stcle	0, cr0, [r1], {-0}
    6c70:	0004ac03 	andeq	sl, r4, r3, lsl #24
    6c74:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6c78:	0000312f 	andeq	r3, r0, pc, lsr #2
    6c7c:	4c03dc01 	stcmi	12, cr13, [r3], {1}
    6c80:	4b000000 	blmi	6c88 <__Stack_Size+0x6888>
    6c84:	1400002c 	strne	r0, [r0], #-44	; 0x2c
    6c88:	00001a7c 	andeq	r1, r0, ip, ror sl
    6c8c:	cf03dc01 	svcgt	0x0003dc01
    6c90:	01000000 	mrseq	r0, (UNDEF: 0)
    6c94:	92200052 	eorls	r0, r0, #82	; 0x52
    6c98:	0100002e 	tsteq	r0, lr, lsr #32
    6c9c:	000003f8 	strdeq	r0, [r0], -r8
    6ca0:	000e0000 	andeq	r0, lr, r0
    6ca4:	9c010000 	stcls	0, cr0, [r1], {-0}
    6ca8:	00000ad6 	ldrdeq	r0, [r0], -r6
    6cac:	0029c914 	eoreq	ip, r9, r4, lsl r9
    6cb0:	03f80100 	mvnseq	r0, #0, 2
    6cb4:	000004ac 	andeq	r0, r0, ip, lsr #9
    6cb8:	20005001 	andcs	r5, r0, r1
    6cbc:	00002ace 	andeq	r2, r0, lr, asr #21
    6cc0:	00040e01 	andeq	r0, r4, r1, lsl #28
    6cc4:	1a000000 	bne	6ccc <__Stack_Size+0x68cc>
    6cc8:	01000000 	mrseq	r0, (UNDEF: 0)
    6ccc:	000b3f9c 	muleq	fp, ip, pc	; <UNPREDICTABLE>
    6cd0:	29c91400 	stmibcs	r9, {sl, ip}^
    6cd4:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    6cd8:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6cdc:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6ce0:	000028b1 			; <UNDEFINED> instruction: 0x000028b1
    6ce4:	4c040e01 	stcmi	14, cr0, [r4], {1}
    6ce8:	85000000 	strhi	r0, [r0, #-0]
    6cec:	2100002c 	tstcs	r0, ip, lsr #32
    6cf0:	0000047a 	andeq	r0, r0, sl, ror r4
    6cf4:	00000000 	andeq	r0, r0, r0
    6cf8:	0000000e 	andeq	r0, r0, lr
    6cfc:	22041501 	andcs	r1, r4, #4194304	; 0x400000
    6d00:	00000493 	muleq	r0, r3, r4
    6d04:	00002c85 	andeq	r2, r0, r5, lsl #25
    6d08:	00048723 	andeq	r8, r4, r3, lsr #14
    6d0c:	24500100 	ldrbcs	r0, [r0], #-256	; 0x100
    6d10:	00000000 	andeq	r0, r0, r0
    6d14:	0000000e 	andeq	r0, r0, lr
    6d18:	00049f25 	andeq	r9, r4, r5, lsr #30
    6d1c:	002ca600 	eoreq	sl, ip, r0, lsl #12
    6d20:	00000000 	andeq	r0, r0, r0
    6d24:	002f9e20 	eoreq	r9, pc, r0, lsr #28
    6d28:	042d0100 	strteq	r0, [sp], #-256	; 0x100
    6d2c:	00000000 	andeq	r0, r0, r0
    6d30:	00000034 	andeq	r0, r0, r4, lsr r0
    6d34:	0bee9c01 	bleq	ffbadd40 <SCS_BASE+0x1fb9fd40>
    6d38:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    6d3c:	01000029 	tsteq	r0, r9, lsr #32
    6d40:	04ac042d 	strteq	r0, [ip], #1069	; 0x42d
    6d44:	2cdb0000 	ldclcs	0, cr0, [fp], {0}
    6d48:	b8150000 	ldmdalt	r5, {}	; <UNPREDICTABLE>
    6d4c:	0100002c 	tsteq	r0, ip, lsr #32
    6d50:	004c042d 	subeq	r0, ip, sp, lsr #8
    6d54:	2d0f0000 	stccs	0, cr0, [pc, #-0]	; 6d5c <__Stack_Size+0x695c>
    6d58:	4a150000 	bmi	546d60 <__Stack_Size+0x546960>
    6d5c:	0100002f 	tsteq	r0, pc, lsr #32
    6d60:	004c042e 	subeq	r0, ip, lr, lsr #8
    6d64:	2d300000 	ldccs	0, cr0, [r0, #-0]
    6d68:	26150000 	ldrcs	r0, [r5], -r0
    6d6c:	01000031 	tsteq	r0, r1, lsr r0
    6d70:	004c042e 	subeq	r0, ip, lr, lsr #8
    6d74:	2d510000 	ldclcs	0, cr0, [r1, #-0]
    6d78:	7a260000 	bvc	986d80 <__Stack_Size+0x986980>
    6d7c:	00000004 	andeq	r0, r0, r4
    6d80:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    6d84:	01000000 	mrseq	r0, (UNDEF: 0)
    6d88:	0bcb0441 	bleq	ff2c7e94 <SCS_BASE+0x1f2b9e94>
    6d8c:	93230000 	teqls	r3, #0
    6d90:	01000004 	tsteq	r0, r4
    6d94:	04872355 	streq	r2, [r7], #853	; 0x355
    6d98:	54010000 	strpl	r0, [r1], #-0
    6d9c:	00000024 	andeq	r0, r0, r4, lsr #32
    6da0:	00000e00 	andeq	r0, r0, r0, lsl #28
    6da4:	049f2500 	ldreq	r2, [pc], #1280	; 6dac <__Stack_Size+0x69ac>
    6da8:	2d8b0000 	stccs	0, cr0, [fp]
    6dac:	00000000 	andeq	r0, r0, r0
    6db0:	0000001a 	andeq	r0, r0, sl, lsl r0
    6db4:	00052700 	andeq	r2, r5, r0, lsl #14
    6db8:	000be400 	andeq	lr, fp, r0, lsl #8
    6dbc:	52011b00 	andpl	r1, r1, #0, 22
    6dc0:	011b3101 	tsteq	fp, r1, lsl #2
    6dc4:	00740250 	rsbseq	r0, r4, r0, asr r2
    6dc8:	00002700 	andeq	r2, r0, r0, lsl #14
    6dcc:	04b20000 	ldrteq	r0, [r2], #0
    6dd0:	20000000 	andcs	r0, r0, r0
    6dd4:	00002dfe 	strdeq	r2, [r0], -lr
    6dd8:	0004b101 	andeq	fp, r4, r1, lsl #2
    6ddc:	14000000 	strne	r0, [r0], #-0
    6de0:	01000000 	mrseq	r0, (UNDEF: 0)
    6de4:	000c519c 	muleq	ip, ip, r1
    6de8:	29c91400 	stmibcs	r9, {sl, ip}^
    6dec:	b1010000 	mrslt	r0, (UNDEF: 1)
    6df0:	0004ac04 	andeq	sl, r4, r4, lsl #24
    6df4:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6df8:	000028c8 	andeq	r2, r0, r8, asr #17
    6dfc:	4c04b101 	stfmid	f3, [r4], {1}
    6e00:	b5000000 	strlt	r0, [r0, #-0]
    6e04:	1400002d 	strne	r0, [r0], #-45	; 0x2d
    6e08:	000030c3 	andeq	r3, r0, r3, asr #1
    6e0c:	4c04b101 	stfmid	f3, [r4], {1}
    6e10:	01000000 	mrseq	r0, (UNDEF: 0)
    6e14:	2da21552 	cfstr32cs	mvfx1, [r2, #328]!	; 0x148
    6e18:	b2010000 	andlt	r0, r1, #0
    6e1c:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e20:	002dd600 	eoreq	sp, sp, r0, lsl #12
    6e24:	29af1600 	stmibcs	pc!, {r9, sl, ip}	; <UNPREDICTABLE>
    6e28:	b4010000 	strlt	r0, [r1], #-0
    6e2c:	00004c04 	andeq	r4, r0, r4, lsl #24
    6e30:	002df700 	eoreq	pc, sp, r0, lsl #14
    6e34:	ea200000 	b	806e3c <__Stack_Size+0x806a3c>
    6e38:	0100002e 	tsteq	r0, lr, lsr #32
    6e3c:	0000045b 	andeq	r0, r0, fp, asr r4
    6e40:	001a0000 	andseq	r0, sl, r0
    6e44:	9c010000 	stcls	0, cr0, [r1], {-0}
    6e48:	00000cc8 	andeq	r0, r0, r8, asr #25
    6e4c:	0029c915 	eoreq	ip, r9, r5, lsl r9
    6e50:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6e54:	000004ac 	andeq	r0, r0, ip, lsr #9
    6e58:	00002e26 	andeq	r2, r0, r6, lsr #28
    6e5c:	0028c815 	eoreq	ip, r8, r5, lsl r8
    6e60:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6e64:	0000004c 	andeq	r0, r0, ip, asr #32
    6e68:	00002e44 	andeq	r2, r0, r4, asr #28
    6e6c:	0030c315 	eorseq	ip, r0, r5, lsl r3
    6e70:	045b0100 	ldrbeq	r0, [fp], #-256	; 0x100
    6e74:	0000004c 	andeq	r0, r0, ip, asr #32
    6e78:	00002e65 	andeq	r2, r0, r5, ror #28
    6e7c:	002da215 	eoreq	sl, sp, r5, lsl r2
    6e80:	045c0100 	ldrbeq	r0, [ip], #-256	; 0x100
    6e84:	0000004c 	andeq	r0, r0, ip, asr #32
    6e88:	00002e86 	andeq	r2, r0, r6, lsl #29
    6e8c:	0029af16 	eoreq	sl, r9, r6, lsl pc
    6e90:	045e0100 	ldrbeq	r0, [lr], #-256	; 0x100
    6e94:	0000004c 	andeq	r0, r0, ip, asr #32
    6e98:	00002ea7 	andeq	r2, r0, r7, lsr #29
    6e9c:	00000028 	andeq	r0, r0, r8, lsr #32
    6ea0:	000bee00 	andeq	lr, fp, r0, lsl #28
    6ea4:	50011b00 	andpl	r1, r1, r0, lsl #22
    6ea8:	00007402 	andeq	r7, r0, r2, lsl #8
    6eac:	2a322000 	bcs	c8eeb4 <__Stack_Size+0xc8eab4>
    6eb0:	8d010000 	stchi	0, cr0, [r1, #-0]
    6eb4:	00000004 	andeq	r0, r0, r4
    6eb8:	00001400 	andeq	r1, r0, r0, lsl #8
    6ebc:	2f9c0100 	svccs	0x009c0100
    6ec0:	1500000d 	strne	r0, [r0, #-13]
    6ec4:	000029c9 	andeq	r2, r0, r9, asr #19
    6ec8:	ac048d01 	stcge	13, cr8, [r4], {1}
    6ecc:	e4000004 	str	r0, [r0], #-4
    6ed0:	1500002e 	strne	r0, [r0, #-46]	; 0x2e
    6ed4:	000028c8 	andeq	r2, r0, r8, asr #17
    6ed8:	4c048d01 	stcmi	13, cr8, [r4], {1}
    6edc:	02000000 	andeq	r0, r0, #0
    6ee0:	1500002f 	strne	r0, [r0, #-47]	; 0x2f
    6ee4:	000030c3 	andeq	r3, r0, r3, asr #1
    6ee8:	4c048e01 	stcmi	14, cr8, [r4], {1}
    6eec:	23000000 	movwcs	r0, #0
    6ef0:	1500002f 	strne	r0, [r0, #-47]	; 0x2f
    6ef4:	00002da2 	andeq	r2, r0, r2, lsr #27
    6ef8:	4c048e01 	stcmi	14, cr8, [r4], {1}
    6efc:	44000000 	strmi	r0, [r0], #-0
    6f00:	2800002f 	stmdacs	r0, {r0, r1, r2, r3, r5}
    6f04:	00000000 	andeq	r0, r0, r0
    6f08:	00000bee 	andeq	r0, r0, lr, ror #23
    6f0c:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    6f10:	00000074 	andeq	r0, r0, r4, ror r0
    6f14:	000c4d20 	andeq	r4, ip, r0, lsr #26
    6f18:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6f1c:	08001732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip}
    6f20:	00000006 	andeq	r0, r0, r6
    6f24:	0d709c01 	ldcleq	12, cr9, [r0, #-4]!
    6f28:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    6f2c:	01000029 	tsteq	r0, r9, lsr #32
    6f30:	04ac04d6 	strteq	r0, [ip], #1238	; 0x4d6
    6f34:	50010000 	andpl	r0, r1, r0
    6f38:	002eb414 	eoreq	fp, lr, r4, lsl r4
    6f3c:	04d60100 	ldrbeq	r0, [r6], #256	; 0x100
    6f40:	0000004c 	andeq	r0, r0, ip, asr #32
    6f44:	f1145101 			; <UNDEFINED> instruction: 0xf1145101
    6f48:	0100002b 	tsteq	r0, fp, lsr #32
    6f4c:	004c04d6 	ldrdeq	r0, [ip], #-70	; 0xffffffba
    6f50:	52010000 	andpl	r0, r1, #0
    6f54:	2d142000 	ldccs	0, cr2, [r4, #-0]
    6f58:	f2010000 	vhadd.s8	d0, d1, d0
    6f5c:	00000004 	andeq	r0, r0, r4
    6f60:	00001000 	andeq	r1, r0, r0
    6f64:	b59c0100 	ldrlt	r0, [ip, #256]	; 0x100
    6f68:	1400000d 	strne	r0, [r0], #-13
    6f6c:	000029c9 	andeq	r2, r0, r9, asr #19
    6f70:	ac04f201 	sfmge	f7, 1, [r4], {1}
    6f74:	01000004 	tsteq	r0, r4
    6f78:	057c1550 	ldrbeq	r1, [ip, #-1360]!	; 0x550
    6f7c:	f2010000 	vhadd.s8	d0, d1, d0
    6f80:	00004c04 	andeq	r4, r0, r4, lsl #24
    6f84:	002f6500 	eoreq	r6, pc, r0, lsl #10
    6f88:	2a1f1600 	bcs	7cc790 <__Stack_Size+0x7cc390>
    6f8c:	f4010000 	vst4.8	{d0-d3}, [r1], r0
    6f90:	00004c04 	andeq	r4, r0, r4, lsl #24
    6f94:	002f8600 	eoreq	r8, pc, r0, lsl #12
    6f98:	7a290000 	bvc	a46fa0 <__Stack_Size+0xa46ba0>
    6f9c:	00000004 	andeq	r0, r0, r4
    6fa0:	10000000 	andne	r0, r0, r0
    6fa4:	01000000 	mrseq	r0, (UNDEF: 0)
    6fa8:	000de29c 	muleq	sp, ip, r2
    6fac:	04872300 	streq	r2, [r7], #768	; 0x300
    6fb0:	50010000 	andpl	r0, r1, r0
    6fb4:	00049322 	andeq	r9, r4, r2, lsr #6
    6fb8:	002fbb00 	eoreq	fp, pc, r0, lsl #22
    6fbc:	049f2500 	ldreq	r2, [pc], #1280	; 6fc4 <__Stack_Size+0x6bc4>
    6fc0:	2fdc0000 	svccs	0x00dc0000
    6fc4:	20000000 	andcs	r0, r0, r0
    6fc8:	00002c7a 	andeq	r2, r0, sl, ror ip
    6fcc:	00054501 	andeq	r4, r5, r1, lsl #10
    6fd0:	3c000000 	stccc	0, cr0, [r0], {-0}
    6fd4:	01000000 	mrseq	r0, (UNDEF: 0)
    6fd8:	000e679c 	muleq	lr, ip, r7
    6fdc:	29c91400 	stmibcs	r9, {sl, ip}^
    6fe0:	45010000 	strmi	r0, [r1, #-0]
    6fe4:	0004ac05 	andeq	sl, r4, r5, lsl #24
    6fe8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    6fec:	00002bc5 	andeq	r2, r0, r5, asr #23
    6ff0:	4c054501 	cfstr32mi	mvfx4, [r5], {1}
    6ff4:	11000000 	mrsne	r0, (UNDEF: 0)
    6ff8:	15000030 	strne	r0, [r0, #-48]	; 0x30
    6ffc:	0000297f 	andeq	r2, r0, pc, ror r9
    7000:	4c054601 	stcmi	6, cr4, [r5], {1}
    7004:	32000000 	andcc	r0, r0, #0
    7008:	15000030 	strne	r0, [r0, #-48]	; 0x30
    700c:	000029df 	ldrdeq	r2, [r0], -pc	; <UNPREDICTABLE>
    7010:	4c054601 	stcmi	6, cr4, [r5], {1}
    7014:	53000000 	movwpl	r0, #0
    7018:	16000030 			; <UNDEFINED> instruction: 0x16000030
    701c:	000029af 	andeq	r2, r0, pc, lsr #19
    7020:	4c054801 	stcmi	8, cr4, [r5], {1}
    7024:	74000000 	strvc	r0, [r0], #-0
    7028:	16000030 			; <UNDEFINED> instruction: 0x16000030
    702c:	00002e3d 	andeq	r2, r0, sp, lsr lr
    7030:	4c054901 	stcmi	9, cr4, [r5], {1}
    7034:	a9000000 	stmdbge	r0, {}	; <UNPREDICTABLE>
    7038:	16000030 			; <UNDEFINED> instruction: 0x16000030
    703c:	00002b20 	andeq	r2, r0, r0, lsr #22
    7040:	4c054a01 	stcmi	10, cr4, [r5], {1}
    7044:	d3000000 	movwle	r0, #0
    7048:	00000030 	andeq	r0, r0, r0, lsr r0
    704c:	00302620 	eorseq	r2, r0, r0, lsr #12
    7050:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 6f58 <__Stack_Size+0x6b58>
    7054:	00000000 	andeq	r0, r0, r0
    7058:	00000010 	andeq	r0, r0, r0, lsl r0
    705c:	0eac9c01 	cdpeq	12, 10, cr9, cr12, cr1, {0}
    7060:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7064:	01000029 	tsteq	r0, r9, lsr #32
    7068:	04ac057f 	strteq	r0, [ip], #1407	; 0x57f
    706c:	50010000 	andpl	r0, r1, r0
    7070:	0029ce15 	eoreq	ip, r9, r5, lsl lr
    7074:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 6f7c <__Stack_Size+0x6b7c>
    7078:	0000004c 	andeq	r0, r0, ip, asr #32
    707c:	000030fd 	strdeq	r3, [r0], -sp
    7080:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    7084:	05810100 	streq	r0, [r1, #256]	; 0x100
    7088:	0000004c 	andeq	r0, r0, ip, asr #32
    708c:	0000311e 	andeq	r3, r0, lr, lsl r1
    7090:	29062000 	stmdbcs	r6, {sp}
    7094:	a1010000 	mrsge	r0, (UNDEF: 1)
    7098:	00000005 	andeq	r0, r0, r5
    709c:	00001400 	andeq	r1, r0, r0, lsl #8
    70a0:	f19c0100 			; <UNDEFINED> instruction: 0xf19c0100
    70a4:	1400000e 	strne	r0, [r0], #-14
    70a8:	000029c9 	andeq	r2, r0, r9, asr #19
    70ac:	ac05a101 	stfged	f2, [r5], {1}
    70b0:	01000004 	tsteq	r0, r4
    70b4:	29ce1550 	stmibcs	lr, {r4, r6, r8, sl, ip}^
    70b8:	a1010000 	mrsge	r0, (UNDEF: 1)
    70bc:	00004c05 	andeq	r4, r0, r5, lsl #24
    70c0:	00315300 	eorseq	r5, r1, r0, lsl #6
    70c4:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    70c8:	a3010000 	movwge	r0, #4096	; 0x1000
    70cc:	00004c05 	andeq	r4, r0, r5, lsl #24
    70d0:	00317400 	eorseq	r7, r1, r0, lsl #8
    70d4:	03200000 	teqeq	r0, #0
    70d8:	01000031 	tsteq	r0, r1, lsr r0
    70dc:	000005c3 	andeq	r0, r0, r3, asr #11
    70e0:	00100000 	andseq	r0, r0, r0
    70e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    70e8:	00000f36 	andeq	r0, r0, r6, lsr pc
    70ec:	0029c914 	eoreq	ip, r9, r4, lsl r9
    70f0:	05c30100 	strbeq	r0, [r3, #256]	; 0x100
    70f4:	000004ac 	andeq	r0, r0, ip, lsr #9
    70f8:	ce155001 	cdpgt	0, 1, cr5, cr5, cr1, {0}
    70fc:	01000029 	tsteq	r0, r9, lsr #32
    7100:	004c05c3 	subeq	r0, ip, r3, asr #11
    7104:	31a90000 			; <UNDEFINED> instruction: 0x31a90000
    7108:	46160000 	ldrmi	r0, [r6], -r0
    710c:	0100002e 	tsteq	r0, lr, lsr #32
    7110:	004c05c5 	subeq	r0, ip, r5, asr #11
    7114:	31ca0000 	biccc	r0, sl, r0
    7118:	20000000 	andcs	r0, r0, r0
    711c:	00002d56 	andeq	r2, r0, r6, asr sp
    7120:	0005e501 	andeq	lr, r5, r1, lsl #10
    7124:	14000000 	strne	r0, [r0], #-0
    7128:	01000000 	mrseq	r0, (UNDEF: 0)
    712c:	000f7b9c 	muleq	pc, ip, fp	; <UNPREDICTABLE>
    7130:	29c91400 	stmibcs	r9, {sl, ip}^
    7134:	e5010000 	str	r0, [r1, #-0]
    7138:	0004ac05 	andeq	sl, r4, r5, lsl #24
    713c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7140:	000029ce 	andeq	r2, r0, lr, asr #19
    7144:	4c05e501 	cfstr32mi	mvfx14, [r5], {1}
    7148:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    714c:	16000031 			; <UNDEFINED> instruction: 0x16000031
    7150:	00002e46 	andeq	r2, r0, r6, asr #28
    7154:	4c05e701 	stcmi	7, cr14, [r5], {1}
    7158:	20000000 	andcs	r0, r0, r0
    715c:	00000032 	andeq	r0, r0, r2, lsr r0
    7160:	002af820 	eoreq	pc, sl, r0, lsr #16
    7164:	06020100 	streq	r0, [r2], -r0, lsl #2
    7168:	00000000 	andeq	r0, r0, r0
    716c:	00000018 	andeq	r0, r0, r8, lsl r0
    7170:	0fae9c01 	svceq	0x00ae9c01
    7174:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7178:	01000029 	tsteq	r0, r9, lsr #32
    717c:	04ac0602 	strteq	r0, [ip], #1538	; 0x602
    7180:	50010000 	andpl	r0, r1, r0
    7184:	001a7c14 	andseq	r7, sl, r4, lsl ip
    7188:	06020100 	streq	r0, [r2], -r0, lsl #2
    718c:	000000cf 	andeq	r0, r0, pc, asr #1
    7190:	20005101 	andcs	r5, r0, r1, lsl #2
    7194:	00002e5b 	andeq	r2, r0, fp, asr lr
    7198:	00061d01 	andeq	r1, r6, r1, lsl #26
    719c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    71a0:	01000000 	mrseq	r0, (UNDEF: 0)
    71a4:	000fe19c 	muleq	pc, ip, r1	; <UNPREDICTABLE>
    71a8:	29c91400 	stmibcs	r9, {sl, ip}^
    71ac:	1d010000 	stcne	0, cr0, [r1, #-0]
    71b0:	0004ac06 	andeq	sl, r4, r6, lsl #24
    71b4:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    71b8:	00001a7c 	andeq	r1, r0, ip, ror sl
    71bc:	cf061d01 	svcgt	0x00061d01
    71c0:	01000000 	mrseq	r0, (UNDEF: 0)
    71c4:	43200051 	teqmi	r0, #81	; 0x51
    71c8:	01000029 	tsteq	r0, r9, lsr #32
    71cc:	00000639 	andeq	r0, r0, r9, lsr r6
    71d0:	00180000 	andseq	r0, r8, r0
    71d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    71d8:	00001014 	andeq	r1, r0, r4, lsl r0
    71dc:	0029c914 	eoreq	ip, r9, r4, lsl r9
    71e0:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    71e4:	000004ac 	andeq	r0, r0, ip, lsr #9
    71e8:	7c145001 	ldcvc	0, cr5, [r4], {1}
    71ec:	0100001a 	tsteq	r0, sl, lsl r0
    71f0:	00cf0639 	sbceq	r0, pc, r9, lsr r6	; <UNPREDICTABLE>
    71f4:	51010000 	mrspl	r0, (UNDEF: 1)
    71f8:	2e692000 	cdpcs	0, 6, cr2, cr9, cr0, {0}
    71fc:	55010000 	strpl	r0, [r1, #-0]
    7200:	00000006 	andeq	r0, r0, r6
    7204:	00001800 	andeq	r1, r0, r0, lsl #16
    7208:	479c0100 	ldrmi	r0, [ip, r0, lsl #2]
    720c:	14000010 	strne	r0, [r0], #-16
    7210:	000029c9 	andeq	r2, r0, r9, asr #19
    7214:	ac065501 	cfstr32ge	mvfx5, [r6], {1}
    7218:	01000004 	tsteq	r0, r4
    721c:	1a7c1450 	bne	1f0c364 <__Stack_Size+0x1f0bf64>
    7220:	55010000 	strpl	r0, [r1, #-0]
    7224:	0000cf06 	andeq	ip, r0, r6, lsl #30
    7228:	00510100 	subseq	r0, r1, r0, lsl #2
    722c:	00296a20 	eoreq	r6, r9, r0, lsr #20
    7230:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    7234:	00000000 	andeq	r0, r0, r0
    7238:	00000010 	andeq	r0, r0, r0, lsl r0
    723c:	108c9c01 	addne	r9, ip, r1, lsl #24
    7240:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7244:	01000029 	tsteq	r0, r9, lsr #32
    7248:	04ac0674 	strteq	r0, [ip], #1652	; 0x674
    724c:	50010000 	andpl	r0, r1, r0
    7250:	00282b15 	eoreq	r2, r8, r5, lsl fp
    7254:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    7258:	0000004c 	andeq	r0, r0, ip, asr #32
    725c:	00003255 	andeq	r3, r0, r5, asr r2
    7260:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    7264:	06760100 	ldrbteq	r0, [r6], -r0, lsl #2
    7268:	0000004c 	andeq	r0, r0, ip, asr #32
    726c:	00003276 	andeq	r3, r0, r6, ror r2
    7270:	28f12000 	ldmcs	r1!, {sp}^
    7274:	95010000 	strls	r0, [r1, #-0]
    7278:	00000006 	andeq	r0, r0, r6
    727c:	00001400 	andeq	r1, r0, r0, lsl #8
    7280:	d19c0100 	orrsle	r0, ip, r0, lsl #2
    7284:	14000010 	strne	r0, [r0], #-16
    7288:	000029c9 	andeq	r2, r0, r9, asr #19
    728c:	ac069501 	cfstr32ge	mvfx9, [r6], {1}
    7290:	01000004 	tsteq	r0, r4
    7294:	282b1550 	stmdacs	fp!, {r4, r6, r8, sl, ip}
    7298:	95010000 	strls	r0, [r1, #-0]
    729c:	00004c06 	andeq	r4, r0, r6, lsl #24
    72a0:	0032ab00 	eorseq	sl, r2, r0, lsl #22
    72a4:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    72a8:	97010000 	strls	r0, [r1, -r0]
    72ac:	00004c06 	andeq	r4, r0, r6, lsl #24
    72b0:	0032cc00 	eorseq	ip, r2, r0, lsl #24
    72b4:	5a200000 	bpl	8072bc <__Stack_Size+0x806ebc>
    72b8:	01000028 	tsteq	r0, r8, lsr #32
    72bc:	000006b6 			; <UNDEFINED> instruction: 0x000006b6
    72c0:	00100000 	andseq	r0, r0, r0
    72c4:	9c010000 	stcls	0, cr0, [r1], {-0}
    72c8:	00001116 	andeq	r1, r0, r6, lsl r1
    72cc:	0029c914 	eoreq	ip, r9, r4, lsl r9
    72d0:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    72d4:	000004ac 	andeq	r0, r0, ip, lsr #9
    72d8:	2b155001 	blcs	55b2e4 <__Stack_Size+0x55aee4>
    72dc:	01000028 	tsteq	r0, r8, lsr #32
    72e0:	004c06b6 	strheq	r0, [ip], #-102	; 0xffffff9a
    72e4:	33010000 	movwcc	r0, #4096	; 0x1000
    72e8:	46160000 	ldrmi	r0, [r6], -r0
    72ec:	0100002e 	tsteq	r0, lr, lsr #32
    72f0:	004c06b8 	strheq	r0, [ip], #-104	; 0xffffff98
    72f4:	33220000 	teqcc	r2, #0
    72f8:	20000000 	andcs	r0, r0, r0
    72fc:	000027cf 	andeq	r2, r0, pc, asr #15
    7300:	0006d701 	andeq	sp, r6, r1, lsl #14
    7304:	14000000 	strne	r0, [r0], #-0
    7308:	01000000 	mrseq	r0, (UNDEF: 0)
    730c:	00115b9c 	mulseq	r1, ip, fp
    7310:	29c91400 	stmibcs	r9, {sl, ip}^
    7314:	d7010000 	strle	r0, [r1, -r0]
    7318:	0004ac06 	andeq	sl, r4, r6, lsl #24
    731c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7320:	0000282b 	andeq	r2, r0, fp, lsr #16
    7324:	4c06d701 	stcmi	7, cr13, [r6], {1}
    7328:	57000000 	strpl	r0, [r0, -r0]
    732c:	16000033 			; <UNDEFINED> instruction: 0x16000033
    7330:	00002e46 	andeq	r2, r0, r6, asr #28
    7334:	4c06d901 	stcmi	9, cr13, [r6], {1}
    7338:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    733c:	00000033 	andeq	r0, r0, r3, lsr r0
    7340:	002ddb20 	eoreq	sp, sp, r0, lsr #22
    7344:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    7348:	00000000 	andeq	r0, r0, r0
    734c:	00000010 	andeq	r0, r0, r0, lsl r0
    7350:	11a09c01 	lslne	r9, r1, #24
    7354:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7358:	01000029 	tsteq	r0, r9, lsr #32
    735c:	04ac06f7 	strteq	r0, [ip], #1783	; 0x6f7
    7360:	50010000 	andpl	r0, r1, r0
    7364:	00288c15 	eoreq	r8, r8, r5, lsl ip
    7368:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    736c:	0000004c 	andeq	r0, r0, ip, asr #32
    7370:	000033ad 	andeq	r3, r0, sp, lsr #7
    7374:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    7378:	06f90100 	ldrbteq	r0, [r9], r0, lsl #2
    737c:	0000004c 	andeq	r0, r0, ip, asr #32
    7380:	000033ce 	andeq	r3, r0, lr, asr #7
    7384:	2b3d2000 	blcs	f4f38c <__Stack_Size+0xf4ef8c>
    7388:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    738c:	00000007 	andeq	r0, r0, r7
    7390:	00001400 	andeq	r1, r0, r0, lsl #8
    7394:	e59c0100 	ldr	r0, [ip, #256]	; 0x100
    7398:	14000011 	strne	r0, [r0], #-17
    739c:	000029c9 	andeq	r2, r0, r9, asr #19
    73a0:	ac071801 	stcge	8, cr1, [r7], {1}
    73a4:	01000004 	tsteq	r0, r4
    73a8:	288c1550 	stmcs	ip, {r4, r6, r8, sl, ip}
    73ac:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    73b0:	00004c07 	andeq	r4, r0, r7, lsl #24
    73b4:	00340300 	eorseq	r0, r4, r0, lsl #6
    73b8:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    73bc:	1a010000 	bne	473c4 <__Stack_Size+0x46fc4>
    73c0:	00004c07 	andeq	r4, r0, r7, lsl #24
    73c4:	00342400 	eorseq	r2, r4, r0, lsl #8
    73c8:	b7200000 	strlt	r0, [r0, -r0]!
    73cc:	01000029 	tsteq	r0, r9, lsr #32
    73d0:	00000739 	andeq	r0, r0, r9, lsr r7
    73d4:	00100000 	andseq	r0, r0, r0
    73d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    73dc:	0000122a 	andeq	r1, r0, sl, lsr #4
    73e0:	0029c914 	eoreq	ip, r9, r4, lsl r9
    73e4:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    73e8:	000004ac 	andeq	r0, r0, ip, lsr #9
    73ec:	8c155001 	ldchi	0, cr5, [r5], {1}
    73f0:	01000028 	tsteq	r0, r8, lsr #32
    73f4:	004c0739 	subeq	r0, ip, r9, lsr r7
    73f8:	34590000 	ldrbcc	r0, [r9], #-0
    73fc:	46160000 	ldrmi	r0, [r6], -r0
    7400:	0100002e 	tsteq	r0, lr, lsr #32
    7404:	004c073b 	subeq	r0, ip, fp, lsr r7
    7408:	347a0000 	ldrbtcc	r0, [sl], #-0
    740c:	20000000 	andcs	r0, r0, r0
    7410:	000027ac 	andeq	r2, r0, ip, lsr #15
    7414:	00075a01 	andeq	r5, r7, r1, lsl #20
    7418:	14000000 	strne	r0, [r0], #-0
    741c:	01000000 	mrseq	r0, (UNDEF: 0)
    7420:	00126f9c 	mulseq	r2, ip, pc	; <UNPREDICTABLE>
    7424:	29c91400 	stmibcs	r9, {sl, ip}^
    7428:	5a010000 	bpl	47430 <__Stack_Size+0x47030>
    742c:	0004ac07 	andeq	sl, r4, r7, lsl #24
    7430:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7434:	0000288c 	andeq	r2, r0, ip, lsl #17
    7438:	4c075a01 	stcmi	10, cr5, [r7], {1}
    743c:	af000000 	svcge	0x00000000
    7440:	16000034 			; <UNDEFINED> instruction: 0x16000034
    7444:	00002e46 	andeq	r2, r0, r6, asr #28
    7448:	4c075c01 	stcmi	12, cr5, [r7], {1}
    744c:	d0000000 	andle	r0, r0, r0
    7450:	00000034 	andeq	r0, r0, r4, lsr r0
    7454:	00309d20 	eorseq	r9, r0, r0, lsr #26
    7458:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    745c:	00000000 	andeq	r0, r0, r0
    7460:	00000010 	andeq	r0, r0, r0, lsl r0
    7464:	12b49c01 	adcsne	r9, r4, #256	; 0x100
    7468:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    746c:	01000029 	tsteq	r0, r9, lsr #32
    7470:	04ac077b 	strteq	r0, [ip], #1915	; 0x77b
    7474:	50010000 	andpl	r0, r1, r0
    7478:	002be515 	eoreq	lr, fp, r5, lsl r5
    747c:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    7480:	0000004c 	andeq	r0, r0, ip, asr #32
    7484:	00003505 	andeq	r3, r0, r5, lsl #10
    7488:	002e3d16 	eoreq	r3, lr, r6, lsl sp
    748c:	077d0100 	ldrbeq	r0, [sp, -r0, lsl #2]!
    7490:	0000004c 	andeq	r0, r0, ip, asr #32
    7494:	00003526 	andeq	r3, r0, r6, lsr #10
    7498:	2f8e2000 	svccs	0x008e2000
    749c:	9b010000 	blls	474a4 <__Stack_Size+0x470a4>
    74a0:	00000007 	andeq	r0, r0, r7
    74a4:	00001000 	andeq	r1, r0, r0
    74a8:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    74ac:	14000012 	strne	r0, [r0], #-18
    74b0:	000029c9 	andeq	r2, r0, r9, asr #19
    74b4:	ac079b01 	stcge	11, cr9, [r7], {1}
    74b8:	01000004 	tsteq	r0, r4
    74bc:	2be51550 	blcs	ff94ca04 <SCS_BASE+0x1f93ea04>
    74c0:	9b010000 	blls	474c8 <__Stack_Size+0x470c8>
    74c4:	00004c07 	andeq	r4, r0, r7, lsl #24
    74c8:	00355b00 	eorseq	r5, r5, r0, lsl #22
    74cc:	2e3d1600 	cfmsuba32cs	mvax0, mvax1, mvfx13, mvfx0
    74d0:	9d010000 	stcls	0, cr0, [r1, #-0]
    74d4:	00004c07 	andeq	r4, r0, r7, lsl #24
    74d8:	00357c00 	eorseq	r7, r5, r0, lsl #24
    74dc:	3a200000 	bcc	8074e4 <__Stack_Size+0x8070e4>
    74e0:	0100002d 	tsteq	r0, sp, lsr #32
    74e4:	000007bb 			; <UNDEFINED> instruction: 0x000007bb
    74e8:	00100000 	andseq	r0, r0, r0
    74ec:	9c010000 	stcls	0, cr0, [r1], {-0}
    74f0:	0000133e 	andeq	r1, r0, lr, lsr r3
    74f4:	0029c914 	eoreq	ip, r9, r4, lsl r9
    74f8:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    74fc:	000004ac 	andeq	r0, r0, ip, lsr #9
    7500:	e5155001 	ldr	r5, [r5, #-1]
    7504:	0100002b 	tsteq	r0, fp, lsr #32
    7508:	004c07bb 	strheq	r0, [ip], #-123	; 0xffffff85
    750c:	35a60000 	strcc	r0, [r6, #0]!
    7510:	46160000 	ldrmi	r0, [r6], -r0
    7514:	0100002e 	tsteq	r0, lr, lsr #32
    7518:	004c07bd 	strheq	r0, [ip], #-125	; 0xffffff83
    751c:	35c70000 	strbcc	r0, [r7]
    7520:	20000000 	andcs	r0, r0, r0
    7524:	00002abe 			; <UNDEFINED> instruction: 0x00002abe
    7528:	0007db01 	andeq	sp, r7, r1, lsl #22
    752c:	10000000 	andne	r0, r0, r0
    7530:	01000000 	mrseq	r0, (UNDEF: 0)
    7534:	0013839c 	mulseq	r3, ip, r3
    7538:	29c91400 	stmibcs	r9, {sl, ip}^
    753c:	db010000 	blle	47544 <__Stack_Size+0x47144>
    7540:	0004ac07 	andeq	sl, r4, r7, lsl #24
    7544:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7548:	00002be5 	andeq	r2, r0, r5, ror #23
    754c:	4c07db01 	stcmi	11, cr13, [r7], {1}
    7550:	fc000000 	stc2	0, cr0, [r0], {-0}
    7554:	16000035 			; <UNDEFINED> instruction: 0x16000035
    7558:	00002e46 	andeq	r2, r0, r6, asr #28
    755c:	4c07dd01 	stcmi	13, cr13, [r7], {1}
    7560:	1d000000 	stcne	0, cr0, [r0, #-0]
    7564:	00000036 	andeq	r0, r0, r6, lsr r0
    7568:	002cd120 	eoreq	sp, ip, r0, lsr #2
    756c:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    7570:	00000000 	andeq	r0, r0, r0
    7574:	00000010 	andeq	r0, r0, r0, lsl r0
    7578:	13c89c01 	bicne	r9, r8, #256	; 0x100
    757c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7580:	01000029 	tsteq	r0, r9, lsr #32
    7584:	04ac07fb 	strteq	r0, [ip], #2043	; 0x7fb
    7588:	50010000 	andpl	r0, r1, r0
    758c:	00284b15 	eoreq	r4, r8, r5, lsl fp
    7590:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    7594:	0000004c 	andeq	r0, r0, ip, asr #32
    7598:	00003647 	andeq	r3, r0, r7, asr #12
    759c:	002b2016 	eoreq	r2, fp, r6, lsl r0
    75a0:	07fd0100 	ldrbeq	r0, [sp, r0, lsl #2]!
    75a4:	0000004c 	andeq	r0, r0, ip, asr #32
    75a8:	00003668 	andeq	r3, r0, r8, ror #12
    75ac:	2e0c2000 	cdpcs	0, 0, cr2, cr12, cr0, {0}
    75b0:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    75b4:	00000008 	andeq	r0, r0, r8
    75b8:	00001000 	andeq	r1, r0, r0
    75bc:	0d9c0100 	ldfeqs	f0, [ip]
    75c0:	14000014 	strne	r0, [r0], #-20
    75c4:	000029c9 	andeq	r2, r0, r9, asr #19
    75c8:	ac081801 	stcge	8, cr1, [r8], {1}
    75cc:	01000004 	tsteq	r0, r4
    75d0:	2ca81550 	cfstr32cs	mvfx1, [r8], #320	; 0x140
    75d4:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    75d8:	00004c08 	andeq	r4, r0, r8, lsl #24
    75dc:	00369d00 	eorseq	r9, r6, r0, lsl #26
    75e0:	2b201600 	blcs	80cde8 <__Stack_Size+0x80c9e8>
    75e4:	1a010000 	bne	475ec <__Stack_Size+0x471ec>
    75e8:	00004c08 	andeq	r4, r0, r8, lsl #24
    75ec:	0036be00 	eorseq	fp, r6, r0, lsl #28
    75f0:	6e200000 	cdpvs	0, 2, cr0, cr0, cr0, {0}
    75f4:	01000031 	tsteq	r0, r1, lsr r0
    75f8:	00000836 	andeq	r0, r0, r6, lsr r8
    75fc:	00140000 	andseq	r0, r4, r0
    7600:	9c010000 	stcls	0, cr0, [r1], {-0}
    7604:	00001452 	andeq	r1, r0, r2, asr r4
    7608:	0029c914 	eoreq	ip, r9, r4, lsl r9
    760c:	08360100 	ldmdaeq	r6!, {r8}
    7610:	000004ac 	andeq	r0, r0, ip, lsr #9
    7614:	4b155001 	blmi	55b620 <__Stack_Size+0x55b220>
    7618:	01000028 	tsteq	r0, r8, lsr #32
    761c:	004c0836 	subeq	r0, ip, r6, lsr r8
    7620:	36f30000 	ldrbtcc	r0, [r3], r0
    7624:	20160000 	andscs	r0, r6, r0
    7628:	0100002b 	tsteq	r0, fp, lsr #32
    762c:	004c0838 	subeq	r0, ip, r8, lsr r8
    7630:	37140000 	ldrcc	r0, [r4, -r0]
    7634:	20000000 	andcs	r0, r0, r0
    7638:	0000305d 	andeq	r3, r0, sp, asr r0
    763c:	00085301 	andeq	r5, r8, r1, lsl #6
    7640:	14000000 	strne	r0, [r0], #-0
    7644:	01000000 	mrseq	r0, (UNDEF: 0)
    7648:	0014979c 	mulseq	r4, ip, r7
    764c:	29c91400 	stmibcs	r9, {sl, ip}^
    7650:	53010000 	movwpl	r0, #4096	; 0x1000
    7654:	0004ac08 	andeq	sl, r4, r8, lsl #24
    7658:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    765c:	00002ca8 	andeq	r2, r0, r8, lsr #25
    7660:	4c085301 	stcmi	3, cr5, [r8], {1}
    7664:	49000000 	stmdbmi	r0, {}	; <UNPREDICTABLE>
    7668:	16000037 			; <UNDEFINED> instruction: 0x16000037
    766c:	00002b20 	andeq	r2, r0, r0, lsr #22
    7670:	4c085501 	cfstr32mi	mvfx5, [r8], {1}
    7674:	6a000000 	bvs	767c <__Stack_Size+0x727c>
    7678:	00000037 	andeq	r0, r0, r7, lsr r0
    767c:	0030ad20 	eorseq	sl, r0, r0, lsr #26
    7680:	08710100 	ldmdaeq	r1!, {r8}^
    7684:	00000000 	andeq	r0, r0, r0
    7688:	00000014 	andeq	r0, r0, r4, lsl r0
    768c:	14dc9c01 	ldrbne	r9, [ip], #3073	; 0xc01
    7690:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7694:	01000029 	tsteq	r0, r9, lsr #32
    7698:	04ac0871 	strteq	r0, [ip], #2161	; 0x871
    769c:	50010000 	andpl	r0, r1, r0
    76a0:	00284b15 	eoreq	r4, r8, r5, lsl fp
    76a4:	08710100 	ldmdaeq	r1!, {r8}^
    76a8:	0000004c 	andeq	r0, r0, ip, asr #32
    76ac:	0000379f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    76b0:	002b2016 	eoreq	r2, fp, r6, lsl r0
    76b4:	08730100 	ldmdaeq	r3!, {r8}^
    76b8:	0000004c 	andeq	r0, r0, ip, asr #32
    76bc:	000037c0 	andeq	r3, r0, r0, asr #15
    76c0:	28142000 	ldmdacs	r4, {sp}
    76c4:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    76c8:	00000008 	andeq	r0, r0, r8
    76cc:	00001400 	andeq	r1, r0, r0, lsl #8
    76d0:	219c0100 	orrscs	r0, ip, r0, lsl #2
    76d4:	14000015 	strne	r0, [r0], #-21
    76d8:	000029c9 	andeq	r2, r0, r9, asr #19
    76dc:	ac088e01 	stcge	14, cr8, [r8], {1}
    76e0:	01000004 	tsteq	r0, r4
    76e4:	2ca81550 	cfstr32cs	mvfx1, [r8], #320	; 0x140
    76e8:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    76ec:	00004c08 	andeq	r4, r0, r8, lsl #24
    76f0:	0037f500 	eorseq	pc, r7, r0, lsl #10
    76f4:	2b201600 	blcs	80cefc <__Stack_Size+0x80cafc>
    76f8:	90010000 	andls	r0, r1, r0
    76fc:	00004c08 	andeq	r4, r0, r8, lsl #24
    7700:	00381600 	eorseq	r1, r8, r0, lsl #12
    7704:	74200000 	strtvc	r0, [r0], #-0
    7708:	01000030 	tsteq	r0, r0, lsr r0
    770c:	000008ac 	andeq	r0, r0, ip, lsr #17
    7710:	00140000 	andseq	r0, r4, r0
    7714:	9c010000 	stcls	0, cr0, [r1], {-0}
    7718:	00001566 	andeq	r1, r0, r6, ror #10
    771c:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7720:	08ac0100 	stmiaeq	ip!, {r8}
    7724:	000004ac 	andeq	r0, r0, ip, lsr #9
    7728:	4b155001 	blmi	55b734 <__Stack_Size+0x55b334>
    772c:	01000028 	tsteq	r0, r8, lsr #32
    7730:	004c08ac 	subeq	r0, ip, ip, lsr #17
    7734:	384b0000 	stmdacc	fp, {}^	; <UNPREDICTABLE>
    7738:	20160000 	andscs	r0, r6, r0
    773c:	0100002b 	tsteq	r0, fp, lsr #32
    7740:	004c08ae 	subeq	r0, ip, lr, lsr #17
    7744:	386c0000 	stmdacc	ip!, {}^	; <UNPREDICTABLE>
    7748:	20000000 	andcs	r0, r0, r0
    774c:	00002c03 	andeq	r2, r0, r3, lsl #24
    7750:	0008ce01 	andeq	ip, r8, r1, lsl #28
    7754:	1c000000 	stcne	0, cr0, [r0], {-0}
    7758:	01000000 	mrseq	r0, (UNDEF: 0)
    775c:	0015a99c 	mulseq	r5, ip, r9
    7760:	29c91400 	stmibcs	r9, {sl, ip}^
    7764:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    7768:	0004ac08 	andeq	sl, r4, r8, lsl #24
    776c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7770:	00002e4f 	andeq	r2, r0, pc, asr #28
    7774:	4c08ce01 	stcmi	14, cr12, [r8], {1}
    7778:	01000000 	mrseq	r0, (UNDEF: 0)
    777c:	2ebe1551 	mrccs	5, 5, r1, cr14, cr1, {2}
    7780:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    7784:	00004c08 	andeq	r4, r0, r8, lsl #24
    7788:	0038a100 	eorseq	sl, r8, r0, lsl #2
    778c:	dc200000 	stcle	0, cr0, [r0], #-0
    7790:	01000028 	tsteq	r0, r8, lsr #32
    7794:	000008ea 	andeq	r0, r0, sl, ror #17
    7798:	001c0000 	andseq	r0, ip, r0
    779c:	9c010000 	stcls	0, cr0, [r1], {-0}
    77a0:	000015ec 	andeq	r1, r0, ip, ror #11
    77a4:	0029c914 	eoreq	ip, r9, r4, lsl r9
    77a8:	08ea0100 	stmiaeq	sl!, {r8}^
    77ac:	000004ac 	andeq	r0, r0, ip, lsr #9
    77b0:	4f145001 	svcmi	0x00145001
    77b4:	0100002e 	tsteq	r0, lr, lsr #32
    77b8:	004c08ea 	subeq	r0, ip, sl, ror #17
    77bc:	51010000 	mrspl	r0, (UNDEF: 1)
    77c0:	002c9515 	eoreq	r9, ip, r5, lsl r5
    77c4:	08ea0100 	stmiaeq	sl!, {r8}^
    77c8:	0000004c 	andeq	r0, r0, ip, asr #32
    77cc:	000038c2 	andeq	r3, r0, r2, asr #17
    77d0:	2b902000 	blcs	fe40f7d8 <SCS_BASE+0x1e4017d8>
    77d4:	12010000 	andne	r0, r1, #0
    77d8:	00000009 	andeq	r0, r0, r9
    77dc:	00004400 	andeq	r4, r0, r0, lsl #8
    77e0:	339c0100 	orrscc	r0, ip, #0, 2
    77e4:	15000016 	strne	r0, [r0, #-22]
    77e8:	000029c9 	andeq	r2, r0, r9, asr #19
    77ec:	ac091201 	sfmge	f1, 4, [r9], {1}
    77f0:	e3000004 	movw	r0, #4
    77f4:	15000038 	strne	r0, [r0, #-56]	; 0x38
    77f8:	00002e4f 	andeq	r2, r0, pc, asr #28
    77fc:	4c091201 	sfmmi	f1, 4, [r9], {1}
    7800:	03000000 	movweq	r0, #0
    7804:	15000039 	strne	r0, [r0, #-57]	; 0x39
    7808:	00002f22 	andeq	r2, r0, r2, lsr #30
    780c:	4c091201 	sfmmi	f1, 4, [r9], {1}
    7810:	3d000000 	stccc	0, cr0, [r0, #-0]
    7814:	00000039 	andeq	r0, r0, r9, lsr r0
    7818:	002dc320 	eoreq	ip, sp, r0, lsr #6
    781c:	09380100 	ldmdbeq	r8!, {r8}
    7820:	00000000 	andeq	r0, r0, r0
    7824:	00000018 	andeq	r0, r0, r8, lsl r0
    7828:	16669c01 	strbtne	r9, [r6], -r1, lsl #24
    782c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7830:	01000029 	tsteq	r0, r9, lsr #32
    7834:	04ac0938 	strteq	r0, [ip], #2360	; 0x938
    7838:	50010000 	andpl	r0, r1, r0
    783c:	001a7c14 	andseq	r7, sl, r4, lsl ip
    7840:	09380100 	ldmdbeq	r8!, {r8}
    7844:	000000cf 	andeq	r0, r0, pc, asr #1
    7848:	20005101 	andcs	r5, r0, r1, lsl #2
    784c:	0000292b 	andeq	r2, r0, fp, lsr #18
    7850:	00095501 	andeq	r5, r9, r1, lsl #10
    7854:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    7858:	01000000 	mrseq	r0, (UNDEF: 0)
    785c:	0016999c 	mulseq	r6, ip, r9
    7860:	29c91400 	stmibcs	r9, {sl, ip}^
    7864:	55010000 	strpl	r0, [r1, #-0]
    7868:	0004ac09 	andeq	sl, r4, r9, lsl #24
    786c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7870:	00002ce7 	andeq	r2, r0, r7, ror #25
    7874:	4c095501 	cfstr32mi	mvfx5, [r9], {1}
    7878:	01000000 	mrseq	r0, (UNDEF: 0)
    787c:	3f200051 	svccc	0x00200051
    7880:	0100002c 	tsteq	r0, ip, lsr #32
    7884:	00000970 	andeq	r0, r0, r0, ror r9
    7888:	00180000 	andseq	r0, r8, r0
    788c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7890:	000016cc 	andeq	r1, r0, ip, asr #13
    7894:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7898:	09700100 	ldmdbeq	r0!, {r8}^
    789c:	000004ac 	andeq	r0, r0, ip, lsr #9
    78a0:	7c145001 	ldcvc	0, cr5, [r4], {1}
    78a4:	0100001a 	tsteq	r0, sl, lsl r0
    78a8:	00cf0970 	sbceq	r0, pc, r0, ror r9	; <UNPREDICTABLE>
    78ac:	51010000 	mrspl	r0, (UNDEF: 1)
    78b0:	2f0b2000 	svccs	0x000b2000
    78b4:	8d010000 	stchi	0, cr0, [r1, #-0]
    78b8:	00000009 	andeq	r0, r0, r9
    78bc:	00001600 	andeq	r1, r0, r0, lsl #12
    78c0:	019c0100 	orrseq	r0, ip, r0, lsl #2
    78c4:	14000017 	strne	r0, [r0], #-23
    78c8:	000029c9 	andeq	r2, r0, r9, asr #19
    78cc:	ac098d01 	stcge	13, cr8, [r9], {1}
    78d0:	01000004 	tsteq	r0, r4
    78d4:	29531550 	ldmdbcs	r3, {r4, r6, r8, sl, ip}^
    78d8:	8d010000 	stchi	0, cr0, [r1, #-0]
    78dc:	00004c09 	andeq	r4, r0, r9, lsl #24
    78e0:	00395e00 	eorseq	r5, r9, r0, lsl #28
    78e4:	61200000 	teqvs	r0, r0
    78e8:	0100002b 	tsteq	r0, fp, lsr #32
    78ec:	000009ae 	andeq	r0, r0, lr, lsr #19
    78f0:	00160000 	andseq	r0, r6, r0
    78f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    78f8:	00001736 	andeq	r1, r0, r6, lsr r7
    78fc:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7900:	09ae0100 	stmibeq	lr!, {r8}
    7904:	000004ac 	andeq	r0, r0, ip, lsr #9
    7908:	2d155001 	ldccs	0, cr5, [r5, #-4]
    790c:	0100002f 	tsteq	r0, pc, lsr #32
    7910:	004c09ae 	subeq	r0, ip, lr, lsr #19
    7914:	397f0000 	ldmdbcc	pc!, {}^	; <UNPREDICTABLE>
    7918:	20000000 	andcs	r0, r0, r0
    791c:	00002daf 	andeq	r2, r0, pc, lsr #27
    7920:	0009ca01 	andeq	ip, r9, r1, lsl #20
    7924:	16000000 	strne	r0, [r0], -r0
    7928:	01000000 	mrseq	r0, (UNDEF: 0)
    792c:	00176b9c 	mulseq	r7, ip, fp
    7930:	29c91400 	stmibcs	r9, {sl, ip}^
    7934:	ca010000 	bgt	4793c <__Stack_Size+0x4753c>
    7938:	0004ac09 	andeq	sl, r4, r9, lsl #24
    793c:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7940:	00002a03 	andeq	r2, r0, r3, lsl #20
    7944:	4c09ca01 	stcmi	10, cr12, [r9], {1}
    7948:	a0000000 	andge	r0, r0, r0
    794c:	00000039 	andeq	r0, r0, r9, lsr r0
    7950:	00313d20 	eorseq	r3, r1, r0, lsr #26
    7954:	09e40100 	stmibeq	r4!, {r8}^
    7958:	00000000 	andeq	r0, r0, r0
    795c:	00000016 	andeq	r0, r0, r6, lsl r0
    7960:	17a09c01 	strne	r9, [r0, r1, lsl #24]!
    7964:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7968:	01000029 	tsteq	r0, r9, lsr #32
    796c:	04ac09e4 	strteq	r0, [ip], #2532	; 0x9e4
    7970:	50010000 	andpl	r0, r1, r0
    7974:	002fb915 	eoreq	fp, pc, r5, lsl r9	; <UNPREDICTABLE>
    7978:	09e40100 	stmibeq	r4!, {r8}^
    797c:	0000004c 	andeq	r0, r0, ip, asr #32
    7980:	000039c1 	andeq	r3, r0, r1, asr #19
    7984:	2bb62000 	blcs	fed8f98c <SCS_BASE+0x1ed8198c>
    7988:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    798c:	00000009 	andeq	r0, r0, r9
    7990:	00000400 	andeq	r0, r0, r0, lsl #8
    7994:	d39c0100 	orrsle	r0, ip, #0, 2
    7998:	14000017 	strne	r0, [r0], #-23
    799c:	000029c9 	andeq	r2, r0, r9, asr #19
    79a0:	ac09f901 	stcge	9, cr15, [r9], {1}
    79a4:	01000004 	tsteq	r0, r4
    79a8:	31f91450 	mvnscc	r1, r0, asr r4
    79ac:	f9010000 			; <UNDEFINED> instruction: 0xf9010000
    79b0:	00004c09 	andeq	r4, r0, r9, lsl #24
    79b4:	00510100 	subseq	r0, r1, r0, lsl #2
    79b8:	002fe120 	eoreq	lr, pc, r0, lsr #2
    79bc:	0a0a0100 	beq	287dc4 <__Stack_Size+0x2879c4>
    79c0:	00000000 	andeq	r0, r0, r0
    79c4:	00000004 	andeq	r0, r0, r4
    79c8:	18069c01 	stmdane	r6, {r0, sl, fp, ip, pc}
    79cc:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    79d0:	01000029 	tsteq	r0, r9, lsr #32
    79d4:	04ac0a0a 	strteq	r0, [ip], #2570	; 0xa0a
    79d8:	50010000 	andpl	r0, r1, r0
    79dc:	002fe814 	eoreq	lr, pc, r4, lsl r8	; <UNPREDICTABLE>
    79e0:	0a0a0100 	beq	287de8 <__Stack_Size+0x2879e8>
    79e4:	0000004c 	andeq	r0, r0, ip, asr #32
    79e8:	20005101 	andcs	r5, r0, r1, lsl #2
    79ec:	000027e4 	andeq	r2, r0, r4, ror #15
    79f0:	000a1c01 	andeq	r1, sl, r1, lsl #24
    79f4:	04000000 	streq	r0, [r0], #-0
    79f8:	01000000 	mrseq	r0, (UNDEF: 0)
    79fc:	0018399c 	mulseq	r8, ip, r9
    7a00:	29c91400 	stmibcs	r9, {sl, ip}^
    7a04:	1c010000 	stcne	0, cr0, [r1], {-0}
    7a08:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7a0c:	14500100 	ldrbne	r0, [r0], #-256	; 0x100
    7a10:	000027eb 	andeq	r2, r0, fp, ror #15
    7a14:	4c0a1c01 	stcmi	12, cr1, [sl], {1}
    7a18:	01000000 	mrseq	r0, (UNDEF: 0)
    7a1c:	f4200051 	vld4.16	{d0-d3}, [r0 :64], r1
    7a20:	01000027 	tsteq	r0, r7, lsr #32
    7a24:	00000a2e 	andeq	r0, r0, lr, lsr #20
    7a28:	00040000 	andeq	r0, r4, r0
    7a2c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7a30:	0000186c 	andeq	r1, r0, ip, ror #16
    7a34:	0029c914 	eoreq	ip, r9, r4, lsl r9
    7a38:	0a2e0100 	beq	b87e40 <__Stack_Size+0xb87a40>
    7a3c:	000004ac 	andeq	r0, r0, ip, lsr #9
    7a40:	fb145001 	blx	51ba4e <__Stack_Size+0x51b64e>
    7a44:	01000027 	tsteq	r0, r7, lsr #32
    7a48:	004c0a2e 	subeq	r0, ip, lr, lsr #20
    7a4c:	51010000 	mrspl	r0, (UNDEF: 1)
    7a50:	2d2a2000 	stccs	0, cr2, [sl, #-0]
    7a54:	40010000 	andmi	r0, r1, r0
    7a58:	0000000a 	andeq	r0, r0, sl
    7a5c:	00000400 	andeq	r0, r0, r0, lsl #8
    7a60:	9f9c0100 	svcls	0x009c0100
    7a64:	14000018 	strne	r0, [r0], #-24
    7a68:	000029c9 	andeq	r2, r0, r9, asr #19
    7a6c:	ac0a4001 	stcge	0, cr4, [sl], {1}
    7a70:	01000004 	tsteq	r0, r4
    7a74:	2d311450 	cfldrscs	mvf1, [r1, #-320]!	; 0xfffffec0
    7a78:	40010000 	andmi	r0, r1, r0
    7a7c:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7a80:	00510100 	subseq	r0, r1, r0, lsl #2
    7a84:	00280420 	eoreq	r0, r8, r0, lsr #8
    7a88:	0a520100 	beq	1487e90 <__Stack_Size+0x1487a90>
    7a8c:	00000000 	andeq	r0, r0, r0
    7a90:	00000006 	andeq	r0, r0, r6
    7a94:	18d29c01 	ldmne	r2, {r0, sl, fp, ip, pc}^
    7a98:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7a9c:	01000029 	tsteq	r0, r9, lsr #32
    7aa0:	04ac0a52 	strteq	r0, [ip], #2642	; 0xa52
    7aa4:	50010000 	andpl	r0, r1, r0
    7aa8:	00280b14 	eoreq	r0, r8, r4, lsl fp
    7aac:	0a520100 	beq	1487eb4 <__Stack_Size+0x1487ab4>
    7ab0:	0000004c 	andeq	r0, r0, ip, asr #32
    7ab4:	20005101 	andcs	r5, r0, r1, lsl #2
    7ab8:	00002eaa 	andeq	r2, r0, sl, lsr #29
    7abc:	000a6a01 	andeq	r6, sl, r1, lsl #20
    7ac0:	16000000 	strne	r0, [r0], -r0
    7ac4:	01000000 	mrseq	r0, (UNDEF: 0)
    7ac8:	0019079c 	mulseq	r9, ip, r7
    7acc:	29c91400 	stmibcs	r9, {sl, ip}^
    7ad0:	6a010000 	bvs	47ad8 <__Stack_Size+0x476d8>
    7ad4:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7ad8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7adc:	00002e23 	andeq	r2, r0, r3, lsr #28
    7ae0:	4c0a6a01 	stcmi	10, cr6, [sl], {1}
    7ae4:	e2000000 	and	r0, r0, #0
    7ae8:	00000039 	andeq	r0, r0, r9, lsr r0
    7aec:	002c6620 	eoreq	r6, ip, r0, lsr #12
    7af0:	0a860100 	beq	fe187ef8 <SCS_BASE+0x1e179ef8>
    7af4:	00000000 	andeq	r0, r0, r0
    7af8:	0000001a 	andeq	r0, r0, sl, lsl r0
    7afc:	193c9c01 	ldmdbne	ip!, {r0, sl, fp, ip, pc}
    7b00:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7b04:	01000029 	tsteq	r0, r9, lsr #32
    7b08:	04ac0a86 	strteq	r0, [ip], #2694	; 0xa86
    7b0c:	50010000 	andpl	r0, r1, r0
    7b10:	002e2315 	eoreq	r2, lr, r5, lsl r3
    7b14:	0a860100 	beq	fe187f1c <SCS_BASE+0x1e179f1c>
    7b18:	0000004c 	andeq	r0, r0, ip, asr #32
    7b1c:	00003a03 	andeq	r3, r0, r3, lsl #20
    7b20:	30d62000 	sbcscc	r2, r6, r0
    7b24:	8a010000 	bhi	47b2c <__Stack_Size+0x4772c>
    7b28:	00000002 	andeq	r0, r0, r2
    7b2c:	00006e00 	andeq	r6, r0, r0, lsl #28
    7b30:	3e9c0100 	fmlcce	f0, f4, f0
    7b34:	1500001a 	strne	r0, [r0, #-26]
    7b38:	000029c9 	andeq	r2, r0, r9, asr #19
    7b3c:	ac028a01 	stcge	10, cr8, [r2], {1}
    7b40:	24000004 	strcs	r0, [r0], #-4
    7b44:	1500003a 	strne	r0, [r0, #-58]	; 0x3a
    7b48:	00002cf8 	strdeq	r2, [r0], -r8
    7b4c:	24028a01 	strcs	r8, [r2], #-2561	; 0xa01
    7b50:	8a000009 	bhi	7b7c <__Stack_Size+0x777c>
    7b54:	1600003a 			; <UNDEFINED> instruction: 0x1600003a
    7b58:	00002f6c 	andeq	r2, r0, ip, ror #30
    7b5c:	4c028c01 	stcmi	12, cr8, [r2], {1}
    7b60:	cf000000 	svcgt	0x00000000
    7b64:	1600003a 			; <UNDEFINED> instruction: 0x1600003a
    7b68:	00002e7e 	andeq	r2, r0, lr, ror lr
    7b6c:	4c028d01 	stcmi	13, cr8, [r2], {1}
    7b70:	f9000000 			; <UNDEFINED> instruction: 0xf9000000
    7b74:	1a00003a 	bne	7c64 <__Stack_Size+0x7864>
    7b78:	00000000 	andeq	r0, r0, r0
    7b7c:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    7b80:	000019a6 	andeq	r1, r0, r6, lsr #19
    7b84:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7b88:	1a000075 	bne	7d64 <__Stack_Size+0x7964>
    7b8c:	00000000 	andeq	r0, r0, r0
    7b90:	000018d2 	ldrdeq	r1, [r0], -r2
    7b94:	000019ba 			; <UNDEFINED> instruction: 0x000019ba
    7b98:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7b9c:	1a000075 	bne	7d78 <__Stack_Size+0x7978>
    7ba0:	00000000 	andeq	r0, r0, r0
    7ba4:	00000527 	andeq	r0, r0, r7, lsr #10
    7ba8:	000019da 	ldrdeq	r1, [r0], -sl
    7bac:	0252011b 	subseq	r0, r2, #-1073741818	; 0xc0000006
    7bb0:	011b0076 	tsteq	fp, r6, ror r0
    7bb4:	00770251 	rsbseq	r0, r7, r1, asr r2
    7bb8:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7bbc:	1c000075 	stcne	0, cr0, [r0], {117}	; 0x75
    7bc0:	00000000 	andeq	r0, r0, r0
    7bc4:	00001907 	andeq	r1, r0, r7, lsl #18
    7bc8:	000019ef 	andeq	r1, r0, pc, ror #19
    7bcc:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7bd0:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7bd4:	00000027 	andeq	r0, r0, r7, lsr #32
    7bd8:	00052700 	andeq	r2, r5, r0, lsl #14
    7bdc:	00001a00 	andeq	r1, r0, r0, lsl #20
    7be0:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    7be4:	1a0c0000 	bne	307bec <__Stack_Size+0x3077ec>
    7be8:	011b0000 	tsteq	fp, r0
    7bec:	00750250 	rsbseq	r0, r5, r0, asr r2
    7bf0:	00001a00 	andeq	r1, r0, r0, lsl #20
    7bf4:	04b20000 	ldrteq	r0, [r2], #0
    7bf8:	1a2c0000 	bne	b07c00 <__Stack_Size+0xb07800>
    7bfc:	011b0000 	tsteq	fp, r0
    7c00:	00760252 	rsbseq	r0, r6, r2, asr r2
    7c04:	0251011b 	subseq	r0, r1, #-1073741818	; 0xc0000006
    7c08:	011b0077 	tsteq	fp, r7, ror r0
    7c0c:	00750250 	rsbseq	r0, r5, r0, asr r2
    7c10:	00001d00 	andeq	r1, r0, r0, lsl #26
    7c14:	18d20000 	ldmne	r2, {}^	; <UNPREDICTABLE>
    7c18:	011b0000 	tsteq	fp, r0
    7c1c:	01f30350 	mvnseq	r0, r0, asr r3
    7c20:	20000050 	andcs	r0, r0, r0, asr r0
    7c24:	00002ec6 	andeq	r2, r0, r6, asr #29
    7c28:	000aa201 	andeq	sl, sl, r1, lsl #4
    7c2c:	16000000 	strne	r0, [r0], -r0
    7c30:	01000000 	mrseq	r0, (UNDEF: 0)
    7c34:	001a739c 	mulseq	sl, ip, r3
    7c38:	29c91400 	stmibcs	r9, {sl, ip}^
    7c3c:	a2010000 	andge	r0, r1, #0
    7c40:	0004ac0a 	andeq	sl, r4, sl, lsl #24
    7c44:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    7c48:	00002e23 	andeq	r2, r0, r3, lsr #28
    7c4c:	4c0aa201 	sfmmi	f2, 1, [sl], {1}
    7c50:	23000000 	movwcs	r0, #0
    7c54:	0000003b 	andeq	r0, r0, fp, lsr r0
    7c58:	0029ef20 	eoreq	lr, r9, r0, lsr #30
    7c5c:	0abe0100 	beq	fef88064 <SCS_BASE+0x1ef7a064>
    7c60:	00000000 	andeq	r0, r0, r0
    7c64:	0000001a 	andeq	r0, r0, sl, lsl r0
    7c68:	1aa89c01 	bne	fea2ec74 <SCS_BASE+0x1ea20c74>
    7c6c:	c9140000 	ldmdbgt	r4, {}	; <UNPREDICTABLE>
    7c70:	01000029 	tsteq	r0, r9, lsr #32
    7c74:	04ac0abe 	strteq	r0, [ip], #2750	; 0xabe
    7c78:	50010000 	andpl	r0, r1, r0
    7c7c:	002e2315 	eoreq	r2, lr, r5, lsl r3
    7c80:	0abe0100 	beq	fef88088 <SCS_BASE+0x1ef7a088>
    7c84:	0000004c 	andeq	r0, r0, ip, asr #32
    7c88:	00003b44 	andeq	r3, r0, r4, asr #22
    7c8c:	2d092a00 	vstrcs	s4, [r9, #-0]
    7c90:	4b010000 	blmi	47c98 <__Stack_Size+0x47898>
    7c94:	1b0a010c 	blne	2880cc <__Stack_Size+0x287ccc>
    7c98:	c9100000 	ldmdbgt	r0, {}	; <UNPREDICTABLE>
    7c9c:	01000029 	tsteq	r0, r9, lsr #32
    7ca0:	04ac0c4b 	strteq	r0, [ip], #3147	; 0xc4b
    7ca4:	4a100000 	bmi	407cac <__Stack_Size+0x4078ac>
    7ca8:	0100002f 	tsteq	r0, pc, lsr #32
    7cac:	004c0c4b 	subeq	r0, ip, fp, asr #24
    7cb0:	da100000 	ble	407cb8 <__Stack_Size+0x4078b8>
    7cb4:	0100002e 	tsteq	r0, lr, lsr #32
    7cb8:	004c0c4b 	subeq	r0, ip, fp, asr #24
    7cbc:	22100000 	andscs	r0, r0, #0
    7cc0:	01000031 	tsteq	r0, r1, lsr r0
    7cc4:	004c0c4c 	subeq	r0, ip, ip, asr #24
    7cc8:	46110000 	ldrmi	r0, [r1], -r0
    7ccc:	0100002e 	tsteq	r0, lr, lsr #32
    7cd0:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7cd4:	20110000 	andscs	r0, r1, r0
    7cd8:	0100002b 	tsteq	r0, fp, lsr #32
    7cdc:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7ce0:	742b0000 	strtvc	r0, [fp], #-0
    7ce4:	0100706d 	tsteq	r0, sp, rrx
    7ce8:	004c0c4e 	subeq	r0, ip, lr, asr #24
    7cec:	2a000000 	bcs	7cf4 <__Stack_Size+0x78f4>
    7cf0:	0000303a 	andeq	r3, r0, sl, lsr r0
    7cf4:	010c7a01 	tsteq	ip, r1, lsl #20
    7cf8:	00001b6c 	andeq	r1, r0, ip, ror #22
    7cfc:	0029c910 	eoreq	ip, r9, r0, lsl r9
    7d00:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d04:	000004ac 	andeq	r0, r0, ip, lsr #9
    7d08:	002f4a10 	eoreq	r4, pc, r0, lsl sl	; <UNPREDICTABLE>
    7d0c:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d10:	0000004c 	andeq	r0, r0, ip, asr #32
    7d14:	002eda10 	eoreq	sp, lr, r0, lsl sl
    7d18:	0c7a0100 	ldfeqe	f0, [sl], #-0
    7d1c:	0000004c 	andeq	r0, r0, ip, asr #32
    7d20:	00312210 	eorseq	r2, r1, r0, lsl r2
    7d24:	0c7b0100 	ldfeqe	f0, [fp], #-0
    7d28:	0000004c 	andeq	r0, r0, ip, asr #32
    7d2c:	002e4611 	eoreq	r4, lr, r1, lsl r6
    7d30:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7d34:	0000004c 	andeq	r0, r0, ip, asr #32
    7d38:	002b2011 	eoreq	r2, fp, r1, lsl r0
    7d3c:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7d40:	0000004c 	andeq	r0, r0, ip, asr #32
    7d44:	706d742b 	rsbvc	r7, sp, fp, lsr #8
    7d48:	0c7d0100 	ldfeqe	f0, [sp], #-0
    7d4c:	0000004c 	andeq	r0, r0, ip, asr #32
    7d50:	31172000 	tstcc	r7, r0
    7d54:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    7d58:	00000002 	andeq	r0, r0, r2
    7d5c:	0000b600 	andeq	fp, r0, r0, lsl #12
    7d60:	c49c0100 	ldrgt	r0, [ip], #256	; 0x100
    7d64:	1500001c 	strne	r0, [r0, #-28]
    7d68:	000029c9 	andeq	r2, r0, r9, asr #19
    7d6c:	ac024901 	stcge	9, cr4, [r2], {1}
    7d70:	65000004 	strvs	r0, [r0, #-4]
    7d74:	1500003b 	strne	r0, [r0, #-59]	; 0x3b
    7d78:	00002cf8 	strdeq	r2, [r0], -r8
    7d7c:	24024901 	strcs	r4, [r2], #-2305	; 0x901
    7d80:	fd000009 	stc2	0, cr0, [r0, #-36]	; 0xffffffdc
    7d84:	2c00003b 	stccs	0, cr0, [r0], {59}	; 0x3b
    7d88:	00001aa8 	andeq	r1, r0, r8, lsr #21
    7d8c:	00000000 	andeq	r0, r0, r0
    7d90:	000007c8 	andeq	r0, r0, r8, asr #15
    7d94:	fc026a01 	stc2	10, cr6, [r2], {1}
    7d98:	2200001b 	andcs	r0, r0, #27
    7d9c:	00001ad9 	ldrdeq	r1, [r0], -r9
    7da0:	00003c5b 	andeq	r3, r0, fp, asr ip
    7da4:	001acd22 	andseq	ip, sl, r2, lsr #26
    7da8:	003c6e00 	eorseq	r6, ip, r0, lsl #28
    7dac:	1ac12200 	bne	ff0505b4 <SCS_BASE+0x1f0425b4>
    7db0:	3c810000 	stccc	0, cr0, [r1], {0}
    7db4:	b5220000 	strlt	r0, [r2, #-0]!
    7db8:	9400001a 	strls	r0, [r0], #-26
    7dbc:	2d00003c 	stccs	0, cr0, [r0, #-240]	; 0xffffff10
    7dc0:	000007c8 	andeq	r0, r0, r8, asr #15
    7dc4:	001ae525 	andseq	lr, sl, r5, lsr #10
    7dc8:	003cb500 	eorseq	fp, ip, r0, lsl #10
    7dcc:	1af12500 	bne	ffc511d4 <SCS_BASE+0x1fc431d4>
    7dd0:	3cf00000 	ldclcc	0, cr0, [r0]
    7dd4:	fd250000 	stc2	0, cr0, [r5, #-0]
    7dd8:	2600001a 			; <UNDEFINED> instruction: 0x2600001a
    7ddc:	0000003d 	andeq	r0, r0, sp, lsr r0
    7de0:	1b0a2c00 	blne	292de8 <__Stack_Size+0x2929e8>
    7de4:	00000000 	andeq	r0, r0, r0
    7de8:	07e80000 	strbeq	r0, [r8, r0]!
    7dec:	74010000 	strvc	r0, [r1], #-0
    7df0:	001c5602 	andseq	r5, ip, r2, lsl #12
    7df4:	1b3b2200 	blne	ed05fc <__Stack_Size+0xed01fc>
    7df8:	3d490000 	stclcc	0, cr0, [r9, #-0]
    7dfc:	2f220000 	svccs	0x00220000
    7e00:	5c00001b 	stcpl	0, cr0, [r0], {27}
    7e04:	2200003d 	andcs	r0, r0, #61	; 0x3d
    7e08:	00001b23 	andeq	r1, r0, r3, lsr #22
    7e0c:	00003d6f 	andeq	r3, r0, pc, ror #26
    7e10:	001b1722 	andseq	r1, fp, r2, lsr #14
    7e14:	003d8200 	eorseq	r8, sp, r0, lsl #4
    7e18:	07e82d00 	strbeq	r2, [r8, r0, lsl #26]!
    7e1c:	47250000 	strmi	r0, [r5, -r0]!
    7e20:	a300001b 	movwge	r0, #27
    7e24:	2500003d 	strcs	r0, [r0, #-61]	; 0x3d
    7e28:	00001b53 	andeq	r1, r0, r3, asr fp
    7e2c:	00003dea 	andeq	r3, r0, sl, ror #27
    7e30:	001b5f25 	andseq	r5, fp, r5, lsr #30
    7e34:	003e2500 	eorseq	r2, lr, r0, lsl #10
    7e38:	1a000000 	bne	7e40 <__Stack_Size+0x7a40>
    7e3c:	00000000 	andeq	r0, r0, r0
    7e40:	000004b2 			; <UNDEFINED> instruction: 0x000004b2
    7e44:	00001c6a 	andeq	r1, r0, sl, ror #24
    7e48:	0250011b 	subseq	r0, r0, #-1073741818	; 0xc0000006
    7e4c:	1c000074 	stcne	0, cr0, [r0], {116}	; 0x74
    7e50:	00000000 	andeq	r0, r0, r0
    7e54:	000018d2 	ldrdeq	r1, [r0], -r2
    7e58:	00001c7f 	andeq	r1, r0, pc, ror ip
    7e5c:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7e60:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7e64:	00000027 	andeq	r0, r0, r7, lsr #32
    7e68:	00052700 	andeq	r2, r5, r0, lsl #14
    7e6c:	00001c00 	andeq	r1, r0, r0, lsl #24
    7e70:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    7e74:	1c9d0000 	ldcne	0, cr0, [sp], {0}
    7e78:	011b0000 	tsteq	fp, r0
    7e7c:	01f30350 	mvnseq	r0, r0, asr r3
    7e80:	001c0050 	andseq	r0, ip, r0, asr r0
    7e84:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    7e88:	b200001a 	andlt	r0, r0, #26
    7e8c:	1b00001c 	blne	7f04 <__Stack_Size+0x7b04>
    7e90:	f3035001 	vhadd.u8	d5, d3, d1
    7e94:	1d005001 	stcne	0, cr5, [r0, #-4]
    7e98:	00000000 	andeq	r0, r0, r0
    7e9c:	00001a73 	andeq	r1, r0, r3, ror sl
    7ea0:	0350011b 	cmpeq	r0, #-1073741818	; 0xc0000006
    7ea4:	005001f3 	ldrsheq	r0, [r0], #-19	; 0xffffffed
    7ea8:	2b282000 	blcs	a0feb0 <__Stack_Size+0xa0fab0>
    7eac:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    7eb0:	0000000a 	andeq	r0, r0, sl
    7eb4:	00001000 	andeq	r1, r0, r0
    7eb8:	f99c0100 			; <UNDEFINED> instruction: 0xf99c0100
    7ebc:	1400001c 	strne	r0, [r0], #-28
    7ec0:	000029c9 	andeq	r2, r0, r9, asr #19
    7ec4:	ac0ad801 	stcge	8, cr13, [sl], {1}
    7ec8:	01000004 	tsteq	r0, r4
    7ecc:	28971550 	ldmcs	r7, {r4, r6, r8, sl, ip}
    7ed0:	d8010000 	stmdale	r1, {}	; <UNPREDICTABLE>
    7ed4:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7ed8:	003e4800 	eorseq	r4, lr, r0, lsl #16
    7edc:	8f2e0000 	svchi	0x002e0000
    7ee0:	01000029 	tsteq	r0, r9, lsr #32
    7ee4:	004c0aec 	subeq	r0, ip, ip, ror #21
    7ee8:	00000000 	andeq	r0, r0, r0
    7eec:	00060000 	andeq	r0, r6, r0
    7ef0:	9c010000 	stcls	0, cr0, [r1], {-0}
    7ef4:	00001d24 	andeq	r1, r0, r4, lsr #26
    7ef8:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7efc:	0aec0100 	beq	ffb08304 <SCS_BASE+0x1fafa304>
    7f00:	000004ac 	andeq	r0, r0, ip, lsr #9
    7f04:	00003e69 	andeq	r3, r0, r9, ror #28
    7f08:	2a552e00 	bcs	1553710 <__Stack_Size+0x1553310>
    7f0c:	fd010000 	stc2	0, cr0, [r1, #-0]
    7f10:	00004c0a 	andeq	r4, r0, sl, lsl #24
    7f14:	00000000 	andeq	r0, r0, r0
    7f18:	00000600 	andeq	r0, r0, r0, lsl #12
    7f1c:	4f9c0100 	svcmi	0x009c0100
    7f20:	1500001d 	strne	r0, [r0, #-29]
    7f24:	000029c9 	andeq	r2, r0, r9, asr #19
    7f28:	ac0afd01 	stcge	13, cr15, [sl], {1}
    7f2c:	8a000004 	bhi	7f44 <__Stack_Size+0x7b44>
    7f30:	0000003e 	andeq	r0, r0, lr, lsr r0
    7f34:	002a652e 	eoreq	r6, sl, lr, lsr #10
    7f38:	0b0e0100 	bleq	388340 <__Stack_Size+0x387f40>
    7f3c:	0000004c 	andeq	r0, r0, ip, asr #32
    7f40:	00000000 	andeq	r0, r0, r0
    7f44:	00000006 	andeq	r0, r0, r6
    7f48:	1d7a9c01 	ldclne	12, cr9, [sl, #-4]!
    7f4c:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7f50:	01000029 	tsteq	r0, r9, lsr #32
    7f54:	04ac0b0e 	strteq	r0, [ip], #2830	; 0xb0e
    7f58:	3eab0000 	cdpcc	0, 10, cr0, cr11, cr0, {0}
    7f5c:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    7f60:	00002a75 	andeq	r2, r0, r5, ror sl
    7f64:	4c0b1f01 	stcmi	15, cr1, [fp], {1}
    7f68:	00000000 	andeq	r0, r0, r0
    7f6c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    7f70:	01000000 	mrseq	r0, (UNDEF: 0)
    7f74:	001da59c 	mulseq	sp, ip, r5
    7f78:	29c91500 	stmibcs	r9, {r8, sl, ip}^
    7f7c:	1f010000 	svcne	0x00010000
    7f80:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    7f84:	003ecc00 	eorseq	ip, lr, r0, lsl #24
    7f88:	822e0000 	eorhi	r0, lr, #0
    7f8c:	0100002d 	tsteq	r0, sp, lsr #32
    7f90:	004c0b2f 	subeq	r0, ip, pc, lsr #22
    7f94:	00000000 	andeq	r0, r0, r0
    7f98:	00060000 	andeq	r0, r6, r0
    7f9c:	9c010000 	stcls	0, cr0, [r1], {-0}
    7fa0:	00001dd0 	ldrdeq	r1, [r0], -r0
    7fa4:	0029c915 	eoreq	ip, r9, r5, lsl r9
    7fa8:	0b2f0100 	bleq	bc83b0 <__Stack_Size+0xbc7fb0>
    7fac:	000004ac 	andeq	r0, r0, ip, lsr #9
    7fb0:	00003eed 	andeq	r3, r0, sp, ror #29
    7fb4:	2c0e2e00 	stccs	14, cr2, [lr], {-0}
    7fb8:	3f010000 	svccc	0x00010000
    7fbc:	00004c0b 	andeq	r4, r0, fp, lsl #24
    7fc0:	00000000 	andeq	r0, r0, r0
    7fc4:	00000600 	andeq	r0, r0, r0, lsl #12
    7fc8:	fb9c0100 	blx	fe7083d2 <SCS_BASE+0x1e6fa3d2>
    7fcc:	1500001d 	strne	r0, [r0, #-29]
    7fd0:	000029c9 	andeq	r2, r0, r9, asr #19
    7fd4:	ac0b3f01 	stcge	15, cr3, [fp], {1}
    7fd8:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    7fdc:	0000003f 	andeq	r0, r0, pc, lsr r0
    7fe0:	00286f2e 	eoreq	r6, r8, lr, lsr #30
    7fe4:	0b5d0100 	bleq	17483ec <__Stack_Size+0x1747fec>
    7fe8:	000000a4 	andeq	r0, r0, r4, lsr #1
    7fec:	00000000 	andeq	r0, r0, r0
    7ff0:	0000000c 	andeq	r0, r0, ip
    7ff4:	1e449c01 	cdpne	12, 4, cr9, cr4, cr1, {0}
    7ff8:	c9150000 	ldmdbgt	r5, {}	; <UNPREDICTABLE>
    7ffc:	01000029 	tsteq	r0, r9, lsr #32
    8000:	04ac0b5d 	strteq	r0, [ip], #2909	; 0xb5d
    8004:	3f2f0000 	svccc	0x002f0000
    8008:	9f140000 	svcls	0x00140000
    800c:	0100002b 	tsteq	r0, fp, lsr #32
    8010:	004c0b5d 	subeq	r0, ip, sp, asr fp
    8014:	51010000 	mrspl	r0, (UNDEF: 1)
    8018:	001c4c16 	andseq	r4, ip, r6, lsl ip
    801c:	0b5f0100 	bleq	17c8424 <__Stack_Size+0x17c8024>
    8020:	000000af 	andeq	r0, r0, pc, lsr #1
    8024:	00003f50 	andeq	r3, r0, r0, asr pc
    8028:	02a02000 	adceq	r2, r0, #0
    802c:	86010000 	strhi	r0, [r1], -r0
    8030:	0017380b 	andseq	r3, r7, fp, lsl #16
    8034:	00000808 	andeq	r0, r0, r8, lsl #16
    8038:	799c0100 	ldmibvc	ip, {r8}
    803c:	1400001e 	strne	r0, [r0], #-30
    8040:	000029c9 	andeq	r2, r0, r9, asr #19
    8044:	ac0b8601 	stcge	6, cr8, [fp], {1}
    8048:	01000004 	tsteq	r0, r4
    804c:	2b9f1550 	blcs	fe7cd594 <SCS_BASE+0x1e7bf594>
    8050:	86010000 	strhi	r0, [r1], -r0
    8054:	00004c0b 	andeq	r4, r0, fp, lsl #24
    8058:	003f7800 	eorseq	r7, pc, r0, lsl #16
    805c:	e52e0000 	str	r0, [lr, #-0]!
    8060:	01000030 	tsteq	r0, r0, lsr r0
    8064:	00af0ba2 	adceq	r0, pc, r2, lsr #23
    8068:	00000000 	andeq	r0, r0, r0
    806c:	00160000 	andseq	r0, r6, r0
    8070:	9c010000 	stcls	0, cr0, [r1], {-0}
    8074:	00001ee2 	andeq	r1, r0, r2, ror #29
    8078:	0029c915 	eoreq	ip, r9, r5, lsl r9
    807c:	0ba20100 	bleq	fe888484 <SCS_BASE+0x1e87a484>
    8080:	000004ac 	andeq	r0, r0, ip, lsr #9
    8084:	00003f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    8088:	0030fc14 	eorseq	pc, r0, r4, lsl ip	; <UNPREDICTABLE>
    808c:	0ba20100 	bleq	fe888494 <SCS_BASE+0x1e87a494>
    8090:	0000004c 	andeq	r0, r0, ip, asr #32
    8094:	4c165101 	ldfmis	f5, [r6], {1}
    8098:	0100001c 	tsteq	r0, ip, lsl r0
    809c:	00af0ba4 	adceq	r0, pc, r4, lsr #23
    80a0:	3fba0000 	svccc	0x00ba0000
    80a4:	4d160000 	ldcmi	0, cr0, [r6, #-0]
    80a8:	0100001c 	tsteq	r0, ip, lsl r0
    80ac:	004c0ba5 	subeq	r0, ip, r5, lsr #23
    80b0:	3fd90000 	svccc	0x00d90000
    80b4:	e8160000 	ldmda	r6, {}	; <UNPREDICTABLE>
    80b8:	01000028 	tsteq	r0, r8, lsr #32
    80bc:	004c0ba5 	subeq	r0, ip, r5, lsr #23
    80c0:	3ffd0000 	svccc	0x00fd0000
    80c4:	20000000 	andcs	r0, r0, r0
    80c8:	00000e59 	andeq	r0, r0, r9, asr lr
    80cc:	400bcd01 	andmi	ip, fp, r1, lsl #26
    80d0:	08080017 	stmdaeq	r8, {r0, r1, r2, r4}
    80d4:	01000000 	mrseq	r0, (UNDEF: 0)
    80d8:	001f179c 	mulseq	pc, ip, r7	; <UNPREDICTABLE>
    80dc:	29c91400 	stmibcs	r9, {sl, ip}^
    80e0:	cd010000 	stcgt	0, cr0, [r1, #-0]
    80e4:	0004ac0b 	andeq	sl, r4, fp, lsl #24
    80e8:	15500100 	ldrbne	r0, [r0, #-256]	; 0x100
    80ec:	000030fc 	strdeq	r3, [r0], -ip
    80f0:	4c0bcd01 	stcmi	13, cr12, [fp], {1}
    80f4:	21000000 	mrscs	r0, (UNDEF: 0)
    80f8:	00000040 	andeq	r0, r0, r0, asr #32
    80fc:	0025b02f 	eoreq	fp, r5, pc, lsr #32
    8100:	01150500 	tsteq	r5, r0, lsl #10
    8104:	00001f2e 	andeq	r1, r0, lr, lsr #30
    8108:	00003a30 	andeq	r3, r0, r0, lsr sl
    810c:	00cf3000 	sbceq	r3, pc, r0
    8110:	31000000 	mrscc	r0, (UNDEF: 0)
    8114:	00001f67 	andeq	r1, r0, r7, ror #30
    8118:	30011405 	andcc	r1, r1, r5, lsl #8
    811c:	0000003a 	andeq	r0, r0, sl, lsr r0
    8120:	0000cf30 	andeq	ip, r0, r0, lsr pc
    8124:	07000000 	streq	r0, [r0, -r0]
    8128:	04000002 	streq	r0, [r0], #-2
    812c:	001a7700 	andseq	r7, sl, r0, lsl #14
    8130:	29010400 	stmdbcs	r1, {sl}
    8134:	01000000 	mrseq	r0, (UNDEF: 0)
    8138:	00003197 	muleq	r0, r7, r1
    813c:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    8140:	00000ad0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8144:	00000000 	andeq	r0, r0, r0
    8148:	0000260b 	andeq	r2, r0, fp, lsl #12
    814c:	26050402 	strcs	r0, [r5], -r2, lsl #8
    8150:	02000008 	andeq	r0, r0, #8
    8154:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    8158:	01020000 	mrseq	r0, (UNDEF: 2)
    815c:	0009d706 	andeq	sp, r9, r6, lsl #14
    8160:	33750300 	cmncc	r5, #0, 6
    8164:	27020032 	smladxcs	r2, r2, r0, r0
    8168:	00000045 	andeq	r0, r0, r5, asr #32
    816c:	33070402 	movwcc	r0, #29698	; 0x7402
    8170:	02000009 	andeq	r0, r0, #9
    8174:	0bd00702 	bleq	ff409d84 <SCS_BASE+0x1f3fbd84>
    8178:	75030000 	strvc	r0, [r3, #-0]
    817c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    8180:	0000005d 	andeq	r0, r0, sp, asr r0
    8184:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    8188:	04000009 	streq	r0, [r0], #-9
    818c:	00000452 	andeq	r0, r0, r2, asr r4
    8190:	006f2f02 	rsbeq	r2, pc, r2, lsl #30
    8194:	45050000 	strmi	r0, [r5, #-0]
    8198:	04000000 	streq	r0, [r0], #-0
    819c:	000023a8 	andeq	r2, r0, r8, lsr #7
    81a0:	007f3302 	rsbseq	r3, pc, r2, lsl #6
    81a4:	6f060000 	svcvs	0x00060000
    81a8:	07000000 	streq	r0, [r0, -r0]
    81ac:	993c0201 	ldmdbls	ip!, {r0, r9}
    81b0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    81b4:	00001ec3 	andeq	r1, r0, r3, asr #29
    81b8:	45530900 	ldrbmi	r0, [r3, #-2304]	; 0x900
    81bc:	00010054 	andeq	r0, r1, r4, asr r0
    81c0:	00078704 	andeq	r8, r7, r4, lsl #14
    81c4:	843c0200 	ldrthi	r0, [ip], #-512	; 0x200
    81c8:	07000000 	streq	r0, [r0, -r0]
    81cc:	b93e0201 	ldmdblt	lr!, {r0, r9}
    81d0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    81d4:	00000538 	andeq	r0, r0, r8, lsr r5
    81d8:	09100800 	ldmdbeq	r0, {fp}
    81dc:	00010000 	andeq	r0, r1, r0
    81e0:	00012204 	andeq	r2, r1, r4, lsl #4
    81e4:	a43e0200 	ldrtge	r0, [lr], #-512	; 0x200
    81e8:	02000000 	andeq	r0, r0, #0
    81ec:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    81f0:	100a0000 	andne	r0, sl, r0
    81f4:	09020203 	stmdbeq	r2, {r0, r1, r9}
    81f8:	0b000001 	bleq	8204 <__Stack_Size+0x7e04>
    81fc:	000031ec 	andeq	r3, r0, ip, ror #3
    8200:	64020403 	strvs	r0, [r2], #-1027	; 0x403
    8204:	00000000 	andeq	r0, r0, r0
    8208:	0032190b 	eorseq	r1, r2, fp, lsl #18
    820c:	02050300 	andeq	r0, r5, #0, 6
    8210:	00000064 	andeq	r0, r0, r4, rrx
    8214:	41560c04 	cmpmi	r6, r4, lsl #24
    8218:	0603004c 	streq	r0, [r3], -ip, asr #32
    821c:	00006402 	andeq	r6, r0, r2, lsl #8
    8220:	d60b0800 	strle	r0, [fp], -r0, lsl #16
    8224:	03000031 	movweq	r0, #49	; 0x31
    8228:	00740207 	rsbseq	r0, r4, r7, lsl #4
    822c:	000c0000 	andeq	r0, ip, r0
    8230:	0031dc0d 	eorseq	sp, r1, sp, lsl #24
    8234:	02080300 	andeq	r0, r8, #0, 6
    8238:	000000cb 	andeq	r0, r0, fp, asr #1
    823c:	0032010e 	eorseq	r0, r2, lr, lsl #2
    8240:	002b0100 	eoreq	r0, fp, r0, lsl #2
    8244:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8248:	01000000 	mrseq	r0, (UNDEF: 0)
    824c:	0001389c 	muleq	r1, ip, r8
    8250:	321e0f00 	andscc	r0, lr, #0, 30
    8254:	2b010000 	blcs	4825c <__Stack_Size+0x47e5c>
    8258:	0000003a 	andeq	r0, r0, sl, lsr r0
    825c:	0e005001 	cdpeq	0, 0, cr5, cr0, cr1, {0}
    8260:	00000a0d 	andeq	r0, r0, sp, lsl #20
    8264:	17484201 	strbne	r4, [r8, -r1, lsl #4]
    8268:	000c0800 	andeq	r0, ip, r0, lsl #16
    826c:	9c010000 	stcls	0, cr0, [r1], {-0}
    8270:	0000015b 	andeq	r0, r0, fp, asr r1
    8274:	0006340f 	andeq	r3, r6, pc, lsl #8
    8278:	3a420100 	bcc	1088680 <__Stack_Size+0x1088280>
    827c:	01000000 	mrseq	r0, (UNDEF: 0)
    8280:	950e0050 	strls	r0, [lr, #-80]	; 0x50
    8284:	01000008 	tsteq	r0, r8
    8288:	00175455 	andseq	r5, r7, r5, asr r4
    828c:	00002808 	andeq	r2, r0, r8, lsl #16
    8290:	809c0100 	addshi	r0, ip, r0, lsl #2
    8294:	10000001 	andne	r0, r0, r1
    8298:	000031f1 	strdeq	r3, [r0], -r1
    829c:	003a5501 	eorseq	r5, sl, r1, lsl #10
    82a0:	40420000 	submi	r0, r2, r0
    82a4:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    82a8:	0000075e 	andeq	r0, r0, lr, asr r7
    82ac:	177c7001 	ldrbne	r7, [ip, -r1]!
    82b0:	00180800 	andseq	r0, r8, r0, lsl #16
    82b4:	9c010000 	stcls	0, cr0, [r1], {-0}
    82b8:	000001a3 	andeq	r0, r0, r3, lsr #3
    82bc:	001a7c0f 	andseq	r7, sl, pc, lsl #24
    82c0:	b9700100 	ldmdblt	r0!, {r8}^
    82c4:	01000000 	mrseq	r0, (UNDEF: 0)
    82c8:	84110050 	ldrhi	r0, [r1], #-80	; 0x50
    82cc:	01000031 	tsteq	r0, r1, lsr r0
    82d0:	00003a86 	andeq	r3, r0, r6, lsl #21
    82d4:	00000000 	andeq	r0, r0, r0
    82d8:	00000c00 	andeq	r0, r0, r0, lsl #24
    82dc:	129c0100 	addsne	r0, ip, #0, 2
    82e0:	000031b3 			; <UNDEFINED> instruction: 0x000031b3
    82e4:	00999601 	addseq	r9, r9, r1, lsl #12
    82e8:	00000000 	andeq	r0, r0, r0
    82ec:	001c0000 	andseq	r0, ip, r0
    82f0:	9c010000 	stcls	0, cr0, [r1], {-0}
    82f4:	0031c910 	eorseq	ip, r1, r0, lsl r9
    82f8:	53960100 	orrspl	r0, r6, #0, 2
    82fc:	7d000000 	stcvc	0, cr0, [r0, #-0]
    8300:	13000040 	movwne	r0, #64	; 0x40
    8304:	00002603 	andeq	r2, r0, r3, lsl #12
    8308:	003a9801 	eorseq	r9, sl, r1, lsl #16
    830c:	409e0000 	addsmi	r0, lr, r0
    8310:	74140000 	ldrvc	r0, [r4], #-0
    8314:	0100706d 	tsteq	r0, sp, rrx
    8318:	00003a98 	muleq	r0, r8, sl
    831c:	0040bd00 	subeq	fp, r0, r0, lsl #26
    8320:	1c4c1300 	mcrrne	3, 0, r1, ip, cr0
    8324:	99010000 	stmdbls	r1, {}	; <UNPREDICTABLE>
    8328:	00000099 	muleq	r0, r9, r0
    832c:	000040ea 	andeq	r4, r0, sl, ror #1
    8330:	0a280000 	beq	a08338 <__Stack_Size+0xa07f38>
    8334:	00040000 	andeq	r0, r4, r0
    8338:	00001b9f 	muleq	r0, pc, fp	; <UNPREDICTABLE>
    833c:	00290104 	eoreq	r0, r9, r4, lsl #2
    8340:	c2010000 	andgt	r0, r1, #0
    8344:	9f000033 	svcls	0x00000033
    8348:	08000003 	stmdaeq	r0, {r0, r1}
    834c:	0000000b 	andeq	r0, r0, fp
    8350:	ed000000 	stc	0, cr0, [r0, #-0]
    8354:	02000026 	andeq	r0, r0, #38	; 0x26
    8358:	09380704 	ldmdbeq	r8!, {r2, r8, r9, sl}
    835c:	04020000 	streq	r0, [r2], #-0
    8360:	00082605 	andeq	r2, r8, r5, lsl #12
    8364:	05020200 	streq	r0, [r2, #-512]	; 0x200
    8368:	000007f8 	strdeq	r0, [r0], -r8
    836c:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    8370:	03000009 	movweq	r0, #9
    8374:	00323375 	eorseq	r3, r2, r5, ror r3
    8378:	004c2702 	subeq	r2, ip, r2, lsl #14
    837c:	04020000 	streq	r0, [r2], #-0
    8380:	00093307 	andeq	r3, r9, r7, lsl #6
    8384:	31750300 	cmncc	r5, r0, lsl #6
    8388:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    838c:	0000005e 	andeq	r0, r0, lr, asr r0
    8390:	d0070202 	andle	r0, r7, r2, lsl #4
    8394:	0300000b 	movweq	r0, #11
    8398:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    839c:	00006f29 	andeq	r6, r0, r9, lsr #30
    83a0:	08010200 	stmdaeq	r1, {r9}
    83a4:	000009d5 	ldrdeq	r0, [r0], -r5
    83a8:	00045204 	andeq	r5, r4, r4, lsl #4
    83ac:	812f0200 	teqhi	pc, r0, lsl #4
    83b0:	05000000 	streq	r0, [r0, #-0]
    83b4:	0000004c 	andeq	r0, r0, ip, asr #32
    83b8:	0002b304 	andeq	fp, r2, r4, lsl #6
    83bc:	91300200 	teqls	r0, r0, lsl #4
    83c0:	05000000 	streq	r0, [r0, #-0]
    83c4:	0000005e 	andeq	r0, r0, lr, asr r0
    83c8:	3c020106 	stfccs	f0, [r2], {6}
    83cc:	000000ab 	andeq	r0, r0, fp, lsr #1
    83d0:	001ec307 	andseq	ip, lr, r7, lsl #6
    83d4:	53080000 	movwpl	r0, #32768	; 0x8000
    83d8:	01005445 	tsteq	r0, r5, asr #8
    83dc:	07870400 	streq	r0, [r7, r0, lsl #8]
    83e0:	3c020000 	stccc	0, cr0, [r2], {-0}
    83e4:	00000096 	muleq	r0, r6, r0
    83e8:	00251b04 	eoreq	r1, r5, r4, lsl #22
    83ec:	963c0200 	ldrtls	r0, [ip], -r0, lsl #4
    83f0:	06000000 	streq	r0, [r0], -r0
    83f4:	d63e0201 	ldrtle	r0, [lr], -r1, lsl #4
    83f8:	07000000 	streq	r0, [r0, -r0]
    83fc:	00000538 	andeq	r0, r0, r8, lsr r5
    8400:	09100700 	ldmdbeq	r0, {r8, r9, sl}
    8404:	00010000 	andeq	r0, r1, r0
    8408:	00012204 	andeq	r2, r1, r4, lsl #4
    840c:	c13e0200 	teqgt	lr, r0, lsl #4
    8410:	02000000 	andeq	r0, r0, #0
    8414:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    8418:	1c090000 	stcne	0, cr0, [r9], {-0}
    841c:	a6023803 	strge	r3, [r2], -r3, lsl #16
    8420:	0a000001 	beq	842c <__Stack_Size+0x802c>
    8424:	03005253 	movweq	r5, #595	; 0x253
    8428:	0086023a 	addeq	r0, r6, sl, lsr r2
    842c:	0b000000 	bleq	8434 <__Stack_Size+0x8034>
    8430:	000007b2 			; <UNDEFINED> instruction: 0x000007b2
    8434:	53023b03 	movwpl	r3, #11011	; 0x2b03
    8438:	02000000 	andeq	r0, r0, #0
    843c:	0052440a 	subseq	r4, r2, sl, lsl #8
    8440:	86023c03 	strhi	r3, [r2], -r3, lsl #24
    8444:	04000000 	streq	r0, [r0], #-0
    8448:	0007bc0b 	andeq	fp, r7, fp, lsl #24
    844c:	023d0300 	eorseq	r0, sp, #0, 6
    8450:	00000053 	andeq	r0, r0, r3, asr r0
    8454:	52420a06 	subpl	r0, r2, #24576	; 0x6000
    8458:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    845c:	00008602 	andeq	r8, r0, r2, lsl #12
    8460:	c60b0800 	strgt	r0, [fp], -r0, lsl #16
    8464:	03000007 	movweq	r0, #7
    8468:	0053023f 	subseq	r0, r3, pc, lsr r2
    846c:	0a0a0000 	beq	288474 <__Stack_Size+0x288074>
    8470:	00315243 	eorseq	r5, r1, r3, asr #4
    8474:	86024003 	strhi	r4, [r2], -r3
    8478:	0c000000 	stceq	0, cr0, [r0], {-0}
    847c:	0007d00b 	andeq	sp, r7, fp
    8480:	02410300 	subeq	r0, r1, #0, 6
    8484:	00000053 	andeq	r0, r0, r3, asr r0
    8488:	52430a0e 	subpl	r0, r3, #57344	; 0xe000
    848c:	42030032 	andmi	r0, r3, #50	; 0x32
    8490:	00008602 	andeq	r8, r0, r2, lsl #12
    8494:	da0b1000 	ble	2cc49c <__Stack_Size+0x2cc09c>
    8498:	03000007 	movweq	r0, #7
    849c:	00530243 	subseq	r0, r3, r3, asr #4
    84a0:	0a120000 	beq	4884a8 <__Stack_Size+0x4880a8>
    84a4:	00335243 	eorseq	r5, r3, r3, asr #4
    84a8:	86024403 	strhi	r4, [r2], -r3, lsl #8
    84ac:	14000000 	strne	r0, [r0], #-0
    84b0:	0007e40b 	andeq	lr, r7, fp, lsl #8
    84b4:	02450300 	subeq	r0, r5, #0, 6
    84b8:	00000053 	andeq	r0, r0, r3, asr r0
    84bc:	023c0b16 	eorseq	r0, ip, #22528	; 0x5800
    84c0:	46030000 	strmi	r0, [r3], -r0
    84c4:	00008602 	andeq	r8, r0, r2, lsl #12
    84c8:	ee0b1800 	cdp	8, 0, cr1, cr11, cr0, {0}
    84cc:	03000007 	movweq	r0, #7
    84d0:	00530247 	subseq	r0, r3, r7, asr #4
    84d4:	001a0000 	andseq	r0, sl, r0
    84d8:	0004a40c 	andeq	sl, r4, ip, lsl #8
    84dc:	02480300 	subeq	r0, r8, #0, 6
    84e0:	000000e8 	andeq	r0, r0, r8, ror #1
    84e4:	1a04100d 	bne	10c520 <__Stack_Size+0x10c120>
    84e8:	00000203 	andeq	r0, r0, r3, lsl #4
    84ec:	00027a0e 	andeq	r7, r2, lr, lsl #20
    84f0:	411c0400 	tstmi	ip, r0, lsl #8
    84f4:	00000000 	andeq	r0, r0, r0
    84f8:	00017d0e 	andeq	r7, r1, lr, lsl #26
    84fc:	531d0400 	tstpl	sp, #0, 8
    8500:	04000000 	streq	r0, [r0], #-0
    8504:	0001bc0e 	andeq	fp, r1, lr, lsl #24
    8508:	531e0400 	tstpl	lr, #0, 8
    850c:	06000000 	streq	r0, [r0], -r0
    8510:	000b1b0e 	andeq	r1, fp, lr, lsl #22
    8514:	531f0400 	tstpl	pc, #0, 8
    8518:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    851c:	00059b0e 	andeq	r9, r5, lr, lsl #22
    8520:	53200400 	teqpl	r0, #0, 8
    8524:	0a000000 	beq	852c <__Stack_Size+0x812c>
    8528:	0005b90e 	andeq	fp, r5, lr, lsl #18
    852c:	53210400 	teqpl	r1, #0, 8
    8530:	0c000000 	stceq	0, cr0, [r0], {-0}
    8534:	0aee0400 	beq	ffb8953c <SCS_BASE+0x1fb7b53c>
    8538:	22040000 	andcs	r0, r4, #0
    853c:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
    8540:	2504080d 	strcs	r0, [r4, #-2061]	; 0x80d
    8544:	00000247 	andeq	r0, r0, r7, asr #4
    8548:	0034130e 	eorseq	r1, r4, lr, lsl #6
    854c:	53270400 	teqpl	r7, #0, 8
    8550:	00000000 	andeq	r0, r0, r0
    8554:	0034c10e 	eorseq	ip, r4, lr, lsl #2
    8558:	53280400 	teqpl	r8, #0, 8
    855c:	02000000 	andeq	r0, r0, #0
    8560:	00323f0e 	eorseq	r3, r2, lr, lsl #30
    8564:	53290400 	teqpl	r9, #0, 8
    8568:	04000000 	streq	r0, [r0], #-0
    856c:	0034d30e 	eorseq	sp, r4, lr, lsl #6
    8570:	532a0400 	teqpl	sl, #0, 8
    8574:	06000000 	streq	r0, [r0], -r0
    8578:	32780400 	rsbscc	r0, r8, #0, 8
    857c:	2b040000 	blcs	108584 <__Stack_Size+0x108184>
    8580:	0000020e 	andeq	r0, r0, lr, lsl #4
    8584:	1905140d 	stmdbne	r5, {r0, r2, r3, sl, ip}
    8588:	00000297 	muleq	r0, r7, r2
    858c:	0026b40e 	eoreq	fp, r6, lr, lsl #8
    8590:	411b0500 	tstmi	fp, r0, lsl #10
    8594:	00000000 	andeq	r0, r0, r0
    8598:	00257a0e 	eoreq	r7, r5, lr, lsl #20
    859c:	411c0500 	tstmi	ip, r0, lsl #10
    85a0:	04000000 	streq	r0, [r0], #-0
    85a4:	00270c0e 	eoreq	r0, r7, lr, lsl #24
    85a8:	411d0500 	tstmi	sp, r0, lsl #10
    85ac:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    85b0:	0026d00e 	eoreq	sp, r6, lr
    85b4:	411e0500 	tstmi	lr, r0, lsl #10
    85b8:	0c000000 	stceq	0, cr0, [r0], {-0}
    85bc:	0026550e 	eoreq	r5, r6, lr, lsl #10
    85c0:	411f0500 	tstmi	pc, r0, lsl #10
    85c4:	10000000 	andne	r0, r0, r0
    85c8:	25420400 	strbcs	r0, [r2, #-1024]	; 0x400
    85cc:	20050000 	andcs	r0, r5, r0
    85d0:	00000252 	andeq	r0, r0, r2, asr r2
    85d4:	000a2d0f 	andeq	r2, sl, pc, lsl #26
    85d8:	945a0100 	ldrbls	r0, [sl], #-256	; 0x100
    85dc:	94080017 	strls	r0, [r8], #-23
    85e0:	01000000 	mrseq	r0, (UNDEF: 0)
    85e4:	0003729c 	muleq	r3, ip, r2
    85e8:	33bb1000 			; <UNDEFINED> instruction: 0x33bb1000
    85ec:	5a010000 	bpl	485f4 <__Stack_Size+0x481f4>
    85f0:	00000372 	andeq	r0, r0, r2, ror r3
    85f4:	00004129 	andeq	r4, r0, r9, lsr #2
    85f8:	0017c811 	andseq	ip, r7, r1, lsl r8
    85fc:	0009e508 	andeq	lr, r9, r8, lsl #10
    8600:	0002e000 	andeq	lr, r2, r0
    8604:	51011200 	mrspl	r1, R9_usr
    8608:	01123101 	tsteq	r2, r1, lsl #2
    860c:	000a0350 	andeq	r0, sl, r0, asr r3
    8610:	d6130040 	ldrle	r0, [r3], -r0, asr #32
    8614:	e5080017 	str	r0, [r8, #-23]
    8618:	fa000009 	blx	8644 <__Stack_Size+0x8244>
    861c:	12000002 	andne	r0, r0, #2
    8620:	30015101 	andcc	r5, r1, r1, lsl #2
    8624:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8628:	0040000a 	subeq	r0, r0, sl
    862c:	0017e011 	andseq	lr, r7, r1, lsl r0
    8630:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8634:	00031400 	andeq	r1, r3, r0, lsl #8
    8638:	51011200 	mrspl	r1, R9_usr
    863c:	01123101 	tsteq	r2, r1, lsl #2
    8640:	3d400350 	stclcc	3, cr0, [r0, #-320]	; 0xfffffec0
    8644:	f0110024 			; <UNDEFINED> instruction: 0xf0110024
    8648:	fc080017 	stc2	0, cr0, [r8], {23}
    864c:	2e000009 	cdpcs	0, 0, cr0, cr0, cr9, {0}
    8650:	12000003 	andne	r0, r0, #3
    8654:	31015101 	tstcc	r1, r1, lsl #2
    8658:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    865c:	00243e40 	eoreq	r3, r4, r0, asr #28
    8660:	00180011 	andseq	r0, r8, r1, lsl r0
    8664:	0009fc08 	andeq	pc, r9, r8, lsl #24
    8668:	00034800 	andeq	r4, r3, r0, lsl #16
    866c:	51011200 	mrspl	r1, R9_usr
    8670:	01123101 	tsteq	r2, r1, lsl #2
    8674:	3f400350 	svccc	0x00400350
    8678:	10110024 	andsne	r0, r1, r4, lsr #32
    867c:	fc080018 	stc2	0, cr0, [r8], {24}
    8680:	62000009 	andvs	r0, r0, #9
    8684:	12000003 	andne	r0, r0, #3
    8688:	31015101 	tstcc	r1, r1, lsl #2
    868c:	03500112 	cmpeq	r0, #-2147483644	; 0x80000004
    8690:	00244040 	eoreq	r4, r4, r0, asr #32
    8694:	00181e14 	andseq	r1, r8, r4, lsl lr
    8698:	0009fc08 	andeq	pc, r9, r8, lsl #24
    869c:	51011200 	mrspl	r1, R9_usr
    86a0:	00003001 	andeq	r3, r0, r1
    86a4:	01a60415 			; <UNDEFINED> instruction: 0x01a60415
    86a8:	4c0f0000 	stcmi	0, cr0, [pc], {-0}
    86ac:	01000001 	tsteq	r0, r1
    86b0:	0018288c 	andseq	r2, r8, ip, lsl #17
    86b4:	00008808 	andeq	r8, r0, r8, lsl #16
    86b8:	159c0100 	ldrne	r0, [ip, #256]	; 0x100
    86bc:	10000004 	andne	r0, r0, r4
    86c0:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    86c4:	03728c01 	cmneq	r2, #256	; 0x100
    86c8:	41b90000 			; <UNDEFINED> instruction: 0x41b90000
    86cc:	dc100000 	ldcle	0, cr0, [r0], {-0}
    86d0:	01000033 	tsteq	r0, r3, lsr r0
    86d4:	0004158c 	andeq	r1, r4, ip, lsl #11
    86d8:	0041e500 	subeq	lr, r1, r0, lsl #10
    86dc:	1f3d1600 	svcne	0x003d1600
    86e0:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    86e4:	00000041 	andeq	r0, r0, r1, asr #32
    86e8:	00004211 	andeq	r4, r0, r1, lsl r2
    86ec:	0032d516 	eorseq	sp, r2, r6, lsl r5
    86f0:	418e0100 	orrmi	r0, lr, r0, lsl #2
    86f4:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    86f8:	16000042 	strne	r0, [r0], -r2, asr #32
    86fc:	00003230 	andeq	r3, r0, r0, lsr r2
    8700:	00418f01 	subeq	r8, r1, r1, lsl #30
    8704:	43750000 	cmnmi	r5, #0
    8708:	52160000 	andspl	r0, r6, #0
    870c:	01000034 	tsteq	r0, r4, lsr r0
    8710:	00004190 	muleq	r0, r0, r1
    8714:	0043ee00 	subeq	lr, r3, r0, lsl #28
    8718:	336b1600 	cmncc	fp, #0, 12
    871c:	91010000 	mrsls	r0, (UNDEF: 1)
    8720:	00000041 	andeq	r0, r0, r1, asr #32
    8724:	000041b9 			; <UNDEFINED> instruction: 0x000041b9
    8728:	00337617 	eorseq	r7, r3, r7, lsl r6
    872c:	97920100 	ldrls	r0, [r2, r0, lsl #2]
    8730:	02000002 	andeq	r0, r0, #2
    8734:	6e185c91 	mrcvs	12, 0, r5, cr8, cr1, {4}
    8738:	13080018 	movwne	r0, #32792	; 0x8018
    873c:	1200000a 	andne	r0, r0, #10
    8740:	91025001 	tstls	r2, r1
    8744:	1500005c 	strne	r0, [r0, #-92]	; 0x5c
    8748:	00020304 	andeq	r0, r2, r4, lsl #6
    874c:	0ca50f00 	stceq	15, cr0, [r5]
    8750:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    8754:	080018b0 	stmdaeq	r0, {r4, r5, r7, fp, ip}
    8758:	00000016 	andeq	r0, r0, r6, lsl r0
    875c:	043e9c01 	ldrteq	r9, [lr], #-3073	; 0xc01
    8760:	dc190000 	ldcle	0, cr0, [r9], {-0}
    8764:	01000033 	tsteq	r0, r3, lsr r0
    8768:	000415e8 	andeq	r1, r4, r8, ror #11
    876c:	00500100 	subseq	r0, r0, r0, lsl #2
    8770:	00348e0f 	eorseq	r8, r4, pc, lsl #28
    8774:	00ff0100 	rscseq	r0, pc, r0, lsl #2
    8778:	20000000 	andcs	r0, r0, r0
    877c:	01000000 	mrseq	r0, (UNDEF: 0)
    8780:	0004809c 	muleq	r4, ip, r0
    8784:	33bb1900 			; <UNDEFINED> instruction: 0x33bb1900
    8788:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    878c:	00000372 	andeq	r0, r0, r2, ror r3
    8790:	32105001 	andscc	r5, r0, #1
    8794:	01000033 	tsteq	r0, r3, lsr r0
    8798:	000480ff 	strdeq	r8, [r4], -pc	; <UNPREDICTABLE>
    879c:	00448c00 	subeq	r8, r4, r0, lsl #24
    87a0:	1f3d1a00 	svcne	0x003d1a00
    87a4:	01010000 	mrseq	r0, (UNDEF: 1)
    87a8:	00004101 	andeq	r4, r0, r1, lsl #2
    87ac:	0044ad00 	subeq	sl, r4, r0, lsl #26
    87b0:	04150000 	ldreq	r0, [r5], #-0
    87b4:	00000247 	andeq	r0, r0, r7, asr #4
    87b8:	0033551b 	eorseq	r5, r3, fp, lsl r5
    87bc:	01230100 	teqeq	r3, r0, lsl #2
    87c0:	00000000 	andeq	r0, r0, r0
    87c4:	0000000c 	andeq	r0, r0, ip
    87c8:	04ab9c01 	strteq	r9, [fp], #3073	; 0xc01
    87cc:	321c0000 	andscc	r0, ip, #0
    87d0:	01000033 	tsteq	r0, r3, lsr r0
    87d4:	04800123 	streq	r0, [r0], #291	; 0x123
    87d8:	50010000 	andpl	r0, r1, r0
    87dc:	02631b00 	rsbeq	r1, r3, #0, 22
    87e0:	37010000 	strcc	r0, [r1, -r0]
    87e4:	0018c601 	andseq	ip, r8, r1, lsl #12
    87e8:	00001808 	andeq	r1, r0, r8, lsl #16
    87ec:	de9c0100 	fmllee	f0, f4, f0
    87f0:	1c000004 	stcne	0, cr0, [r0], {4}
    87f4:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    87f8:	72013701 	andvc	r3, r1, #262144	; 0x40000
    87fc:	01000003 	tsteq	r0, r3
    8800:	1a7c1c50 	bne	1f0f948 <__Stack_Size+0x1f0f548>
    8804:	37010000 	strcc	r0, [r1, -r0]
    8808:	0000d601 	andeq	sp, r0, r1, lsl #12
    880c:	00510100 	subseq	r0, r1, r0, lsl #2
    8810:	00085f1b 	andeq	r5, r8, fp, lsl pc
    8814:	01620100 	cmneq	r2, r0, lsl #2
    8818:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
    881c:	00000032 	andeq	r0, r0, r2, lsr r0
    8820:	05639c01 	strbeq	r9, [r3, #-3073]!	; 0xc01
    8824:	bb1d0000 	bllt	74882c <__Stack_Size+0x74842c>
    8828:	01000033 	tsteq	r0, r3, lsr r0
    882c:	03720162 	cmneq	r2, #-2147483624	; 0x80000018
    8830:	44e70000 	strbtmi	r0, [r7], #0
    8834:	bd1d0000 	ldclt	0, cr0, [sp, #-0]
    8838:	01000032 	tsteq	r0, r2, lsr r0
    883c:	00530162 	subseq	r0, r3, r2, ror #2
    8840:	45200000 	strmi	r0, [r0, #-0]!
    8844:	7c1d0000 	ldcvc	0, cr0, [sp], {-0}
    8848:	0100001a 	tsteq	r0, sl, lsl r0
    884c:	00d60162 	sbcseq	r0, r6, r2, ror #2
    8850:	45410000 	strbmi	r0, [r1, #-0]
    8854:	e11a0000 	tst	sl, r0
    8858:	01000034 	tsteq	r0, r4, lsr r0
    885c:	00410164 	subeq	r0, r1, r4, ror #2
    8860:	457b0000 	ldrbmi	r0, [fp, #-0]!
    8864:	fc1a0000 	ldc2	0, cr0, [sl], {-0}
    8868:	01000033 	tsteq	r0, r3, lsr r0
    886c:	00410164 	subeq	r0, r1, r4, ror #2
    8870:	459f0000 	ldrmi	r0, [pc]	; 8878 <__Stack_Size+0x8478>
    8874:	cc1a0000 	ldcgt	0, cr0, [sl], {-0}
    8878:	01000034 	tsteq	r0, r4, lsr r0
    887c:	00410164 	subeq	r0, r1, r4, ror #2
    8880:	45da0000 	ldrbmi	r0, [sl]
    8884:	6b1e0000 	blvs	78888c <__Stack_Size+0x78848c>
    8888:	01000033 	tsteq	r0, r3, lsr r0
    888c:	00410165 	subeq	r0, r1, r5, ror #2
    8890:	50010000 	andpl	r0, r1, r0
    8894:	32b01b00 	adcscc	r1, r0, #0, 22
    8898:	9d010000 	stcls	0, cr0, [r1, #-0]
    889c:	00000001 	andeq	r0, r0, r1
    88a0:	00001200 	andeq	r1, r0, r0, lsl #4
    88a4:	a69c0100 	ldrge	r0, [ip], r0, lsl #2
    88a8:	1c000005 	stcne	0, cr0, [r0], {5}
    88ac:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    88b0:	72019d01 	andvc	r9, r1, #1, 26	; 0x40
    88b4:	01000003 	tsteq	r0, r3
    88b8:	33481d50 	movtcc	r1, #36176	; 0x8d50
    88bc:	9d010000 	stcls	0, cr0, [r1, #-0]
    88c0:	00005301 	andeq	r5, r0, r1, lsl #6
    88c4:	00462200 	subeq	r2, r6, r0, lsl #4
    88c8:	1a7c1c00 	bne	1f0f8d0 <__Stack_Size+0x1f0f4d0>
    88cc:	9d010000 	stcls	0, cr0, [r1, #-0]
    88d0:	0000d601 	andeq	sp, r0, r1, lsl #12
    88d4:	00520100 	subseq	r0, r2, r0, lsl #2
    88d8:	0033871b 	eorseq	r8, r3, fp, lsl r7
    88dc:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    88e0:	00000000 	andeq	r0, r0, r0
    88e4:	00000016 	andeq	r0, r0, r6, lsl r0
    88e8:	05db9c01 	ldrbeq	r9, [fp, #3073]	; 0xc01
    88ec:	bb1c0000 	bllt	7088f4 <__Stack_Size+0x7084f4>
    88f0:	01000033 	tsteq	r0, r3, lsr r0
    88f4:	037201bc 	cmneq	r2, #188, 2	; 0x2f
    88f8:	50010000 	andpl	r0, r1, r0
    88fc:	0033ed1d 	eorseq	lr, r3, sp, lsl sp
    8900:	01bc0100 			; <UNDEFINED> instruction: 0x01bc0100
    8904:	00000065 	andeq	r0, r0, r5, rrx
    8908:	0000465c 	andeq	r4, r0, ip, asr r6
    890c:	349e1b00 	ldrcc	r1, [lr], #2816	; 0xb00
    8910:	d5010000 	strle	r0, [r1, #-0]
    8914:	00000001 	andeq	r0, r0, r1
    8918:	00001600 	andeq	r1, r0, r0, lsl #12
    891c:	109c0100 	addsne	r0, ip, r0, lsl #2
    8920:	1c000006 	stcne	0, cr0, [r0], {6}
    8924:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8928:	7201d501 	andvc	sp, r1, #4194304	; 0x400000
    892c:	01000003 	tsteq	r0, r3
    8930:	32a31d50 	adccc	r1, r3, #80, 26	; 0x1400
    8934:	d5010000 	strle	r0, [r1, #-0]
    8938:	00005301 	andeq	r5, r0, r1, lsl #6
    893c:	00467d00 	subeq	r7, r6, r0, lsl #26
    8940:	1f1b0000 	svcne	0x001b0000
    8944:	01000034 	tsteq	r0, r4, lsr r0
    8948:	000001ea 	andeq	r0, r0, sl, ror #3
    894c:	00180000 	andseq	r0, r8, r0
    8950:	9c010000 	stcls	0, cr0, [r1], {-0}
    8954:	00000643 	andeq	r0, r0, r3, asr #12
    8958:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    895c:	01ea0100 	mvneq	r0, r0, lsl #2
    8960:	00000372 	andeq	r0, r0, r2, ror r3
    8964:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8968:	0100001a 	tsteq	r0, sl, lsl r0
    896c:	00d601ea 	sbcseq	r0, r6, sl, ror #3
    8970:	51010000 	mrspl	r0, (UNDEF: 1)
    8974:	33061b00 	movwcc	r1, #27392	; 0x6b00
    8978:	0a010000 	beq	48980 <__Stack_Size+0x48580>
    897c:	00000002 	andeq	r0, r0, r2
    8980:	00001600 	andeq	r1, r0, r0, lsl #12
    8984:	789c0100 	ldmvc	ip, {r8}
    8988:	1c000006 	stcne	0, cr0, [r0], {6}
    898c:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8990:	72020a01 	andvc	r0, r2, #4096	; 0x1000
    8994:	01000003 	tsteq	r0, r3
    8998:	325d1d50 	subscc	r1, sp, #80, 26	; 0x1400
    899c:	0a010000 	beq	489a4 <__Stack_Size+0x485a4>
    89a0:	00005302 	andeq	r5, r0, r2, lsl #6
    89a4:	00469e00 	subeq	r9, r6, r0, lsl #28
    89a8:	451b0000 	ldrmi	r0, [fp, #-0]
    89ac:	01000034 	tsteq	r0, r4, lsr r0
    89b0:	0000021f 	andeq	r0, r0, pc, lsl r2
    89b4:	00180000 	andseq	r0, r8, r0
    89b8:	9c010000 	stcls	0, cr0, [r1], {-0}
    89bc:	000006ab 	andeq	r0, r0, fp, lsr #13
    89c0:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    89c4:	021f0100 	andseq	r0, pc, #0, 2
    89c8:	00000372 	andeq	r0, r0, r2, ror r3
    89cc:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    89d0:	0100001a 	tsteq	r0, sl, lsl r0
    89d4:	00d6021f 	sbcseq	r0, r6, pc, lsl r2
    89d8:	51010000 	mrspl	r0, (UNDEF: 1)
    89dc:	03301b00 	teqeq	r0, #0, 22
    89e0:	3b010000 	blcc	489e8 <__Stack_Size+0x485e8>
    89e4:	00191002 	andseq	r1, r9, r2
    89e8:	00000808 	andeq	r0, r0, r8, lsl #16
    89ec:	e09c0100 	adds	r0, ip, r0, lsl #2
    89f0:	1c000006 	stcne	0, cr0, [r0], {6}
    89f4:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    89f8:	72023b01 	andvc	r3, r2, #1024	; 0x400
    89fc:	01000003 	tsteq	r0, r3
    8a00:	1cc21d50 	stclne	13, cr1, [r2], {80}	; 0x50
    8a04:	3b010000 	blcc	48a0c <__Stack_Size+0x4860c>
    8a08:	00005302 	andeq	r5, r0, r2, lsl #6
    8a0c:	0046bf00 	subeq	fp, r6, r0, lsl #30
    8a10:	261f0000 	ldrcs	r0, [pc], -r0
    8a14:	0100000e 	tsteq	r0, lr
    8a18:	0053024e 	subseq	r0, r3, lr, asr #4
    8a1c:	19180000 	ldmdbne	r8, {}	; <UNPREDICTABLE>
    8a20:	00080800 	andeq	r0, r8, r0, lsl #16
    8a24:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a28:	0000070b 	andeq	r0, r0, fp, lsl #14
    8a2c:	0033bb1d 	eorseq	fp, r3, sp, lsl fp
    8a30:	024e0100 	subeq	r0, lr, #0, 2
    8a34:	00000372 	andeq	r0, r0, r2, ror r3
    8a38:	000046e0 	andeq	r4, r0, r0, ror #13
    8a3c:	33ab1b00 			; <UNDEFINED> instruction: 0x33ab1b00
    8a40:	60010000 	andvs	r0, r1, r0
    8a44:	00000002 	andeq	r0, r0, r2
    8a48:	00000c00 	andeq	r0, r0, r0, lsl #24
    8a4c:	309c0100 	addscc	r0, ip, r0, lsl #2
    8a50:	1c000007 	stcne	0, cr0, [r0], {7}
    8a54:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8a58:	72026001 	andvc	r6, r2, #1
    8a5c:	01000003 	tsteq	r0, r3
    8a60:	981b0050 	ldmdals	fp, {r4, r6}
    8a64:	01000033 	tsteq	r0, r3, lsr r0
    8a68:	00000273 	andeq	r0, r0, r3, ror r2
    8a6c:	00120000 	andseq	r0, r2, r0
    8a70:	9c010000 	stcls	0, cr0, [r1], {-0}
    8a74:	00000765 	andeq	r0, r0, r5, ror #14
    8a78:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8a7c:	02730100 	rsbseq	r0, r3, #0, 2
    8a80:	00000372 	andeq	r0, r0, r2, ror r3
    8a84:	f61d5001 			; <UNDEFINED> instruction: 0xf61d5001
    8a88:	01000032 	tsteq	r0, r2, lsr r0
    8a8c:	00650273 	rsbeq	r0, r5, r3, ror r2
    8a90:	47010000 	strmi	r0, [r1, -r0]
    8a94:	1b000000 	blne	8a9c <__Stack_Size+0x869c>
    8a98:	0000324a 	andeq	r3, r0, sl, asr #4
    8a9c:	00028901 	andeq	r8, r2, r1, lsl #18
    8aa0:	12000000 	andne	r0, r0, #0
    8aa4:	01000000 	mrseq	r0, (UNDEF: 0)
    8aa8:	00079a9c 	muleq	r7, ip, sl
    8aac:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8ab0:	89010000 	stmdbhi	r1, {}	; <UNPREDICTABLE>
    8ab4:	00037202 	andeq	r7, r3, r2, lsl #4
    8ab8:	1d500100 	ldfnee	f0, [r0, #-0]
    8abc:	000034b1 			; <UNDEFINED> instruction: 0x000034b1
    8ac0:	65028901 	strvs	r8, [r2, #-2305]	; 0x901
    8ac4:	22000000 	andcs	r0, r0, #0
    8ac8:	00000047 	andeq	r0, r0, r7, asr #32
    8acc:	00347b1b 	eorseq	r7, r4, fp, lsl fp
    8ad0:	029f0100 	addseq	r0, pc, #0, 2
    8ad4:	00000000 	andeq	r0, r0, r0
    8ad8:	00000018 	andeq	r0, r0, r8, lsl r0
    8adc:	07cd9c01 	strbeq	r9, [sp, r1, lsl #24]
    8ae0:	bb1c0000 	bllt	708ae8 <__Stack_Size+0x7086e8>
    8ae4:	01000033 	tsteq	r0, r3, lsr r0
    8ae8:	0372029f 	cmneq	r2, #-268435447	; 0xf0000009
    8aec:	50010000 	andpl	r0, r1, r0
    8af0:	001a7c1c 	andseq	r7, sl, ip, lsl ip
    8af4:	029f0100 	addseq	r0, pc, #0, 2
    8af8:	000000d6 	ldrdeq	r0, [r0], -r6
    8afc:	1b005101 	blne	1cf08 <__Stack_Size+0x1cb08>
    8b00:	00003464 	andeq	r3, r0, r4, ror #8
    8b04:	0002bc01 	andeq	fp, r2, r1, lsl #24
    8b08:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    8b0c:	01000000 	mrseq	r0, (UNDEF: 0)
    8b10:	0008009c 	muleq	r8, ip, r0
    8b14:	33bb1c00 			; <UNDEFINED> instruction: 0x33bb1c00
    8b18:	bc010000 	stclt	0, cr0, [r1], {-0}
    8b1c:	00037202 	andeq	r7, r3, r2, lsl #4
    8b20:	1c500100 	ldfnee	f0, [r0], {-0}
    8b24:	00001a7c 	andeq	r1, r0, ip, ror sl
    8b28:	d602bc01 	strle	fp, [r2], -r1, lsl #24
    8b2c:	01000000 	mrseq	r0, (UNDEF: 0)
    8b30:	8f1b0051 	svchi	0x001b0051
    8b34:	01000032 	tsteq	r0, r2, lsr r0
    8b38:	000002d9 	ldrdeq	r0, [r0], -r9
    8b3c:	00180000 	andseq	r0, r8, r0
    8b40:	9c010000 	stcls	0, cr0, [r1], {-0}
    8b44:	00000833 	andeq	r0, r0, r3, lsr r8
    8b48:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8b4c:	02d90100 	sbcseq	r0, r9, #0, 2
    8b50:	00000372 	andeq	r0, r0, r2, ror r3
    8b54:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8b58:	0100001a 	tsteq	r0, sl, lsl r0
    8b5c:	00d602d9 	ldrsbeq	r0, [r6], #41	; 0x29
    8b60:	51010000 	mrspl	r0, (UNDEF: 1)
    8b64:	34021b00 	strcc	r1, [r2], #-2816	; 0xb00
    8b68:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8b6c:	00000002 	andeq	r0, r0, r2
    8b70:	00001600 	andeq	r1, r0, r0, lsl #12
    8b74:	689c0100 	ldmvs	ip, {r8}
    8b78:	1c000008 	stcne	0, cr0, [r0], {8}
    8b7c:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8b80:	7202f801 	andvc	pc, r2, #65536	; 0x10000
    8b84:	01000003 	tsteq	r0, r3
    8b88:	32c61d50 	sbccc	r1, r6, #80, 26	; 0x1400
    8b8c:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8b90:	00005302 	andeq	r5, r0, r2, lsl #6
    8b94:	00474300 	subeq	r4, r7, r0, lsl #6
    8b98:	371b0000 	ldrcc	r0, [fp, -r0]
    8b9c:	01000034 	tsteq	r0, r4, lsr r0
    8ba0:	0000030d 	andeq	r0, r0, sp, lsl #6
    8ba4:	00180000 	andseq	r0, r8, r0
    8ba8:	9c010000 	stcls	0, cr0, [r1], {-0}
    8bac:	0000089b 	muleq	r0, fp, r8
    8bb0:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8bb4:	030d0100 	movweq	r0, #53504	; 0xd100
    8bb8:	00000372 	andeq	r0, r0, r2, ror r3
    8bbc:	7c1c5001 	ldcvc	0, cr5, [ip], {1}
    8bc0:	0100001a 	tsteq	r0, sl, lsl r0
    8bc4:	00d6030d 	sbcseq	r0, r6, sp, lsl #6
    8bc8:	51010000 	mrspl	r0, (UNDEF: 1)
    8bcc:	038b1f00 	orreq	r1, fp, #0, 30
    8bd0:	35010000 	strcc	r0, [r1, #-0]
    8bd4:	0000ab03 	andeq	sl, r0, r3, lsl #22
    8bd8:	00192000 	andseq	r2, r9, r0
    8bdc:	00000c08 	andeq	r0, r0, r8, lsl #24
    8be0:	e49c0100 	ldr	r0, [ip], #256	; 0x100
    8be4:	1d000008 	stcne	0, cr0, [r0, #-32]	; 0xffffffe0
    8be8:	000033bb 			; <UNDEFINED> instruction: 0x000033bb
    8bec:	72033501 	andvc	r3, r3, #4194304	; 0x400000
    8bf0:	64000003 	strvs	r0, [r0], #-3
    8bf4:	1c000047 	stcne	0, cr0, [r0], {71}	; 0x47
    8bf8:	00003327 	andeq	r3, r0, r7, lsr #6
    8bfc:	53033501 	movwpl	r3, #13569	; 0x3501
    8c00:	01000000 	mrseq	r0, (UNDEF: 0)
    8c04:	1c4c1a51 	mcrrne	10, 5, r1, ip, cr1
    8c08:	37010000 	strcc	r0, [r1, -r0]
    8c0c:	0000ab03 	andeq	sl, r0, r3, lsl #22
    8c10:	00478500 	subeq	r8, r7, r0, lsl #10
    8c14:	c31b0000 	tstgt	fp, #0
    8c18:	01000008 	tsteq	r0, r8
    8c1c:	192c0369 	stmdbne	ip!, {r0, r3, r5, r6, r8, r9}
    8c20:	00080800 	andeq	r0, r8, r0, lsl #16
    8c24:	9c010000 	stcls	0, cr0, [r1], {-0}
    8c28:	00000919 	andeq	r0, r0, r9, lsl r9
    8c2c:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8c30:	03690100 	cmneq	r9, #0, 2
    8c34:	00000372 	andeq	r0, r0, r2, ror r3
    8c38:	271d5001 	ldrcs	r5, [sp, -r1]
    8c3c:	01000033 	tsteq	r0, r3, lsr r0
    8c40:	00530369 	subseq	r0, r3, r9, ror #6
    8c44:	47ad0000 	strmi	r0, [sp, r0]!
    8c48:	1f000000 	svcne	0x00000000
    8c4c:	0000101e 	andeq	r1, r0, lr, lsl r0
    8c50:	b6038a01 	strlt	r8, [r3], -r1, lsl #20
    8c54:	34000000 	strcc	r0, [r0], #-0
    8c58:	3e080019 	mcrcc	0, 0, r0, cr8, cr9, {0}
    8c5c:	01000000 	mrseq	r0, (UNDEF: 0)
    8c60:	0009949c 	muleq	r9, ip, r4
    8c64:	33bb1d00 			; <UNDEFINED> instruction: 0x33bb1d00
    8c68:	8a010000 	bhi	48c70 <__Stack_Size+0x48870>
    8c6c:	00037203 	andeq	r7, r3, r3, lsl #4
    8c70:	0047ce00 	subeq	ip, r7, r0, lsl #28
    8c74:	32bd1d00 	adcscc	r1, sp, #0, 26
    8c78:	8a010000 	bhi	48c80 <__Stack_Size+0x48880>
    8c7c:	00005303 	andeq	r5, r0, r3, lsl #6
    8c80:	00480800 	subeq	r0, r8, r0, lsl #16
    8c84:	33fb1a00 	mvnscc	r1, #0, 20
    8c88:	8c010000 	stchi	0, cr0, [r1], {-0}
    8c8c:	00004103 	andeq	r4, r0, r3, lsl #2
    8c90:	00483400 	subeq	r3, r8, r0, lsl #8
    8c94:	34cc1a00 	strbcc	r1, [ip], #2560	; 0xa00
    8c98:	8c010000 	stchi	0, cr0, [r1], {-0}
    8c9c:	00004103 	andeq	r4, r0, r3, lsl #2
    8ca0:	0048b200 	subeq	fp, r8, r0, lsl #4
    8ca4:	34e11a00 	strbtcc	r1, [r1], #2560	; 0xa00
    8ca8:	8c010000 	stchi	0, cr0, [r1], {-0}
    8cac:	00004103 	andeq	r4, r0, r3, lsl #2
    8cb0:	0048fa00 	subeq	pc, r8, r0, lsl #20
    8cb4:	1c4c1a00 	mcrrne	10, 0, r1, ip, cr0
    8cb8:	8d010000 	stchi	0, cr0, [r1, #-0]
    8cbc:	0000b603 	andeq	fp, r0, r3, lsl #12
    8cc0:	00491e00 	subeq	r1, r9, r0, lsl #28
    8cc4:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    8cc8:	01000032 	tsteq	r0, r2, lsr r0
    8ccc:	000003da 	ldrdeq	r0, [r0], -sl
    8cd0:	000e0000 	andeq	r0, lr, r0
    8cd4:	9c010000 	stcls	0, cr0, [r1], {-0}
    8cd8:	000009e5 	andeq	r0, r0, r5, ror #19
    8cdc:	0033bb1c 	eorseq	fp, r3, ip, lsl fp
    8ce0:	03da0100 	bicseq	r0, sl, #0, 2
    8ce4:	00000372 	andeq	r0, r0, r2, ror r3
    8ce8:	bd1d5001 	ldclt	0, cr5, [sp, #-4]
    8cec:	01000032 	tsteq	r0, r2, lsr r0
    8cf0:	005303da 	ldrsbeq	r0, [r3], #-58	; 0xffffffc6
    8cf4:	493d0000 	ldmdbmi	sp!, {}	; <UNPREDICTABLE>
    8cf8:	fb1a0000 	blx	688d02 <__Stack_Size+0x688902>
    8cfc:	01000033 	tsteq	r0, r3, lsr r0
    8d00:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    8d04:	495e0000 	ldmdbmi	lr, {}^	; <UNPREDICTABLE>
    8d08:	cc200000 	stcgt	0, cr0, [r0], #-0
    8d0c:	01000034 	tsteq	r0, r4, lsr r0
    8d10:	005303dc 	ldrsbeq	r0, [r3], #-60	; 0xffffffc4
    8d14:	21000000 	mrscs	r0, (UNDEF: 0)
    8d18:	00001f67 	andeq	r1, r0, r7, ror #30
    8d1c:	fc011405 	stc2	4, cr1, [r1], {5}
    8d20:	22000009 	andcs	r0, r0, #9
    8d24:	00000041 	andeq	r0, r0, r1, asr #32
    8d28:	0000d622 	andeq	sp, r0, r2, lsr #12
    8d2c:	b0210000 	eorlt	r0, r1, r0
    8d30:	05000025 	streq	r0, [r0, #-37]	; 0x25
    8d34:	0a130115 	beq	4c9190 <__Stack_Size+0x4c8d90>
    8d38:	41220000 	teqmi	r2, r0
    8d3c:	22000000 	andcs	r0, r0, #0
    8d40:	000000d6 	ldrdeq	r0, [r0], -r6
    8d44:	273b2100 	ldrcs	r2, [fp, -r0, lsl #2]!
    8d48:	10050000 	andne	r0, r5, r0
    8d4c:	000a2501 	andeq	r2, sl, r1, lsl #10
    8d50:	0a252200 	beq	951558 <__Stack_Size+0x951158>
    8d54:	15000000 	strne	r0, [r0, #-0]
    8d58:	00029704 	andeq	r9, r2, r4, lsl #14
    8d5c:	00580000 	subseq	r0, r8, r0
    8d60:	00020000 	andeq	r0, r2, r0
    8d64:	00001d8c 	andeq	r1, r0, ip, lsl #27
    8d68:	2a050104 	bcs	149180 <__Stack_Size+0x148d80>
    8d6c:	01340000 	teqeq	r4, r0
    8d70:	01a20800 			; <UNDEFINED> instruction: 0x01a20800
    8d74:	696c0800 	stmdbvs	ip!, {fp}^
    8d78:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    8d7c:	6f632f63 	svcvs	0x00632f63
    8d80:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    8d84:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]	; 8bd8 <__Stack_Size+0x87d8>
    8d88:	6f726361 	svcvs	0x00726361
    8d8c:	2f00732e 	svccs	0x0000732e
    8d90:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    8d94:	6d692f73 	stclvs	15, cr2, [r9, #-460]!	; 0xfffffe34
    8d98:	432f6361 	teqmi	pc, #-2080374783	; 0x84000001
    8d9c:	72447075 	subvc	r7, r4, #117	; 0x75
    8da0:	5f656e6f 	svcpl	0x00656e6f
    8da4:	746f6f42 	strbtvc	r6, [pc], #-3906	; 8dac <__Stack_Size+0x89ac>
    8da8:	4e47002f 	cdpmi	0, 4, cr0, cr7, cr15, {1}
    8dac:	53412055 	movtpl	r2, #4181	; 0x1055
    8db0:	322e3220 	eorcc	r3, lr, #32, 4
    8db4:	00302e34 	eorseq	r2, r0, r4, lsr lr
    8db8:	00ec8001 	rsceq	r8, ip, r1
    8dbc:	00040000 	andeq	r0, r4, r0
    8dc0:	00001da0 	andeq	r1, r0, r0, lsr #27
    8dc4:	00290104 	eoreq	r0, r9, r4, lsl #2
    8dc8:	f8010000 			; <UNDEFINED> instruction: 0xf8010000
    8dcc:	9f000034 	svcls	0x00000034
    8dd0:	e8000003 	stmda	r0, {r0, r1}
    8dd4:	0000000b 	andeq	r0, r0, fp
    8dd8:	9f000000 	svcls	0x00000000
    8ddc:	0200002a 	andeq	r0, r0, #42	; 0x2a
    8de0:	0000352a 	andeq	r3, r0, sl, lsr #10
    8de4:	1974d701 	ldmdbne	r4!, {r0, r8, r9, sl, ip, lr, pc}^
    8de8:	00500800 	subseq	r0, r0, r0, lsl #16
    8dec:	9c010000 	stcls	0, cr0, [r1], {-0}
    8df0:	0000005e 	andeq	r0, r0, lr, asr r0
    8df4:	00352303 	eorseq	r2, r5, r3, lsl #6
    8df8:	5ed90100 	cdppl	1, 13, cr0, cr9, cr0, {0}
    8dfc:	04000000 	streq	r0, [r0], #-0
    8e00:	00003513 	andeq	r3, r0, r3, lsl r5
    8e04:	005ed901 	subseq	sp, lr, r1, lsl #18
    8e08:	49850000 	stmibmi	r5, {}	; <UNPREDICTABLE>
    8e0c:	a6050000 	strge	r0, [r5], -r0
    8e10:	dd080019 	stcle	0, cr0, [r8, #-100]	; 0xffffff9c
    8e14:	00000000 	andeq	r0, r0, r0
    8e18:	00640406 	rsbeq	r0, r4, r6, lsl #8
    8e1c:	04070000 	streq	r0, [r7], #-0
    8e20:	00093307 	andeq	r3, r9, r7, lsl #6
    8e24:	351b0800 	ldrcc	r0, [fp, #-2048]	; 0x800
    8e28:	5f010000 	svcpl	0x00010000
    8e2c:	00000064 	andeq	r0, r0, r4, rrx
    8e30:	00353e08 	eorseq	r3, r5, r8, lsl #28
    8e34:	64610100 	strbtvs	r0, [r1], #-256	; 0x100
    8e38:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8e3c:	00003552 	andeq	r3, r0, r2, asr r5
    8e40:	00646301 	rsbeq	r6, r4, r1, lsl #6
    8e44:	38080000 	stmdacc	r8, {}	; <UNPREDICTABLE>
    8e48:	01000035 	tsteq	r0, r5, lsr r0
    8e4c:	00006466 	andeq	r6, r0, r6, ror #8
    8e50:	34f20800 	ldrbtcc	r0, [r2], #2048	; 0x800
    8e54:	68010000 	stmdavs	r1, {}	; <UNPREDICTABLE>
    8e58:	00000064 	andeq	r0, r0, r4, rrx
    8e5c:	0034ea09 	eorseq	lr, r4, r9, lsl #20
    8e60:	0a6b0100 	beq	1ac9268 <__Stack_Size+0x1ac8e68>
    8e64:	000000c0 	andeq	r0, r0, r0, asr #1
    8e68:	000000b9 	strheq	r0, [r0], -r9
    8e6c:	0000b90b 	andeq	fp, r0, fp, lsl #18
    8e70:	07004c00 	streq	r4, [r0, -r0, lsl #24]
    8e74:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    8e78:	04060000 	streq	r0, [r6], #-0
    8e7c:	000000c6 	andeq	r0, r0, r6, asr #1
    8e80:	35450d0c 	strbcc	r0, [r5, #-3340]	; 0xd0c
    8e84:	7f010000 	svcvc	0x00010000
    8e88:	000000d8 	ldrdeq	r0, [r0], -r8
    8e8c:	00000305 	andeq	r0, r0, r5, lsl #6
    8e90:	a90e0800 	stmdbge	lr, {fp}
    8e94:	0f000000 	svceq	0x00000000
    8e98:	00000bec 	andeq	r0, r0, ip, ror #23
    8e9c:	00e87201 	rsceq	r7, r8, r1, lsl #4
    8ea0:	04100000 	ldreq	r0, [r0], #-0
    8ea4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0x905
    8ea8:	03f60000 	mvnseq	r0, #0
    8eac:	00040000 	andeq	r0, r4, r0
    8eb0:	00001e78 	andeq	r1, r0, r8, ror lr
    8eb4:	00290104 	eoreq	r0, r9, r4, lsl #2
    8eb8:	7b010000 	blvc	48ec0 <__Stack_Size+0x48ac0>
    8ebc:	9f000035 	svcls	0x00000035
    8ec0:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    8ec4:	0000000b 	andeq	r0, r0, fp
    8ec8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    8ecc:	0200002a 	andeq	r0, r0, #42	; 0x2a
    8ed0:	08260504 	stmdaeq	r6!, {r2, r8, sl}
    8ed4:	02020000 	andeq	r0, r2, #0
    8ed8:	0007f805 	andeq	pc, r7, r5, lsl #16
    8edc:	06010200 	streq	r0, [r1], -r0, lsl #4
    8ee0:	000009d7 	ldrdeq	r0, [r0], -r7
    8ee4:	33070402 	movwcc	r0, #29698	; 0x7402
    8ee8:	03000009 	movweq	r0, #9
    8eec:	00363175 	eorseq	r3, r6, r5, ror r1
    8ef0:	004c2802 	subeq	r2, ip, r2, lsl #16
    8ef4:	02020000 	andeq	r0, r2, #0
    8ef8:	000bd007 	andeq	sp, fp, r7
    8efc:	38750300 	ldmdacc	r5!, {r8, r9}^
    8f00:	5d290200 	sfmpl	f0, 4, [r9, #-0]
    8f04:	02000000 	andeq	r0, r0, #0
    8f08:	09d50801 	ldmibeq	r5, {r0, fp}^
    8f0c:	04020000 	streq	r0, [r2], #-0
    8f10:	00092a07 	andeq	r2, r9, r7, lsl #20
    8f14:	53040400 	movwpl	r0, #17408	; 0x4400
    8f18:	05000000 	streq	r0, [r0, #-0]
    8f1c:	000013ec 	andeq	r1, r0, ip, ror #7
    8f20:	96300301 	ldrtls	r0, [r0], -r1, lsl #6
    8f24:	06000000 	streq	r0, [r0], -r0
    8f28:	00001400 	andeq	r1, r0, r0, lsl #8
    8f2c:	14960600 	ldrne	r0, [r6], #1536	; 0x600
    8f30:	06010000 	streq	r0, [r1], -r0
    8f34:	00001429 	andeq	r1, r0, r9, lsr #8
    8f38:	14880602 	strne	r0, [r8], #1538	; 0x602
    8f3c:	00030000 	andeq	r0, r3, r0
    8f40:	0013ed07 	andseq	lr, r3, r7, lsl #26
    8f44:	71370300 	teqvc	r7, r0, lsl #6
    8f48:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    8f4c:	0000183e 	andeq	r1, r0, lr, lsr r8
    8f50:	de3b030c 	cdple	3, 3, cr0, cr11, cr12, {0}
    8f54:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8f58:	000015b4 			; <UNDEFINED> instruction: 0x000015b4
    8f5c:	00415303 	subeq	r5, r1, r3, lsl #6
    8f60:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    8f64:	0000198a 	andeq	r1, r0, sl, lsl #19
    8f68:	00415403 	subeq	r5, r1, r3, lsl #8
    8f6c:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    8f70:	00003746 	andeq	r3, r0, r6, asr #14
    8f74:	00415503 	subeq	r5, r1, r3, lsl #10
    8f78:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    8f7c:	000018ad 	andeq	r1, r0, sp, lsr #17
    8f80:	00ed5603 	rsceq	r5, sp, r3, lsl #12
    8f84:	00080000 	andeq	r0, r8, r0
    8f88:	00006b0a 	andeq	r6, r0, sl, lsl #22
    8f8c:	0000ed00 	andeq	lr, r0, r0, lsl #26
    8f90:	00410b00 	subeq	r0, r1, r0, lsl #22
    8f94:	04000000 	streq	r0, [r0], #-0
    8f98:	0000de04 	andeq	sp, r0, r4, lsl #28
    8f9c:	183f0700 	ldmdane	pc!, {r8, r9, sl}	; <UNPREDICTABLE>
    8fa0:	57030000 	strpl	r0, [r3, -r0]
    8fa4:	000000a1 	andeq	r0, r0, r1, lsr #1
    8fa8:	0057420c 	subseq	r4, r7, ip, lsl #4
    8fac:	22650302 	rsbcs	r0, r5, #134217728	; 0x8000000
    8fb0:	0d000001 	stceq	0, cr0, [r0, #-4]
    8fb4:	00316262 	eorseq	r6, r1, r2, ror #4
    8fb8:	00536703 	subseq	r6, r3, r3, lsl #14
    8fbc:	0d000000 	stceq	0, cr0, [r0, #-0]
    8fc0:	00306262 	eorseq	r6, r0, r2, ror #4
    8fc4:	00536803 	subseq	r6, r3, r3, lsl #16
    8fc8:	00010000 	andeq	r0, r1, r0
    8fcc:	6203020e 	andvs	r0, r3, #-536870912	; 0xe0000000
    8fd0:	0000013e 	andeq	r0, r0, lr, lsr r1
    8fd4:	0300770f 	movweq	r7, #1807	; 0x70f
    8fd8:	00004164 	andeq	r4, r0, r4, ror #2
    8fdc:	77620f00 	strbvc	r0, [r2, -r0, lsl #30]!
    8fe0:	fe6a0300 	cdp2	3, 6, cr0, cr10, cr0, {0}
    8fe4:	00000000 	andeq	r0, r0, r0
    8fe8:	0019ff07 	andseq	pc, r9, r7, lsl #30
    8fec:	226b0300 	rsbcs	r0, fp, #0, 6
    8ff0:	08000001 	stmdaeq	r0, {r0}
    8ff4:	00001531 	andeq	r1, r0, r1, lsr r5
    8ff8:	da6d031c 	ble	1b49c70 <__Stack_Size+0x1b49870>
    8ffc:	09000001 	stmdbeq	r0, {r0}
    9000:	000018ed 	andeq	r1, r0, sp, ror #17
    9004:	00536f03 	subseq	r6, r3, r3, lsl #30
    9008:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    900c:	000014a0 	andeq	r1, r0, r0, lsr #9
    9010:	00537003 	subseq	r7, r3, r3
    9014:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    9018:	0000167c 	andeq	r1, r0, ip, ror r6
    901c:	013e7103 	teqeq	lr, r3, lsl #2
    9020:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    9024:	00001557 	andeq	r1, r0, r7, asr r5
    9028:	013e7203 	teqeq	lr, r3, lsl #4
    902c:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9030:	0000175c 	andeq	r1, r0, ip, asr r7
    9034:	013e7303 	teqeq	lr, r3, lsl #6
    9038:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
    903c:	0000188c 	andeq	r1, r0, ip, lsl #17
    9040:	00537503 	subseq	r7, r3, r3, lsl #10
    9044:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    9048:	0000197a 	andeq	r1, r0, sl, ror r9
    904c:	00537603 	subseq	r7, r3, r3, lsl #12
    9050:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
    9054:	00001768 	andeq	r1, r0, r8, ror #14
    9058:	00537703 	subseq	r7, r3, r3, lsl #14
    905c:	090a0000 	stmdbeq	sl, {}	; <UNPREDICTABLE>
    9060:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    9064:	00537803 	subseq	r7, r3, r3, lsl #16
    9068:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    906c:	00001825 	andeq	r1, r0, r5, lsr #16
    9070:	00537903 	subseq	r7, r3, r3, lsl #18
    9074:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    9078:	0000195e 	andeq	r1, r0, lr, asr r9
    907c:	00f37c03 	rscseq	r7, r3, r3, lsl #24
    9080:	00100000 	andseq	r0, r0, r0
    9084:	00153207 	andseq	r3, r5, r7, lsl #4
    9088:	497d0300 	ldmdbmi	sp!, {r8, r9}^
    908c:	08000001 	stmdaeq	r0, {r0}
    9090:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    9094:	827f0330 	rsbshi	r0, pc, #48, 6	; 0xc0000000
    9098:	09000002 	stmdbeq	r0, {r1}
    909c:	00002965 	andeq	r2, r0, r5, ror #18
    90a0:	02838103 	addeq	r8, r3, #-1073741824	; 0xc0000000
    90a4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    90a8:	000016cc 	andeq	r1, r0, ip, asr #13
    90ac:	02838203 	addeq	r8, r3, #805306368	; 0x30000000
    90b0:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    90b4:	0000146f 	andeq	r1, r0, pc, ror #8
    90b8:	02838503 	addeq	r8, r3, #12582912	; 0xc00000
    90bc:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    90c0:	0000140c 	andeq	r1, r0, ip, lsl #8
    90c4:	02838603 	addeq	r8, r3, #3145728	; 0x300000
    90c8:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    90cc:	00001442 	andeq	r1, r0, r2, asr #8
    90d0:	02989803 	addseq	r9, r8, #196608	; 0x30000
    90d4:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    90d8:	000013c3 	andeq	r1, r0, r3, asr #7
    90dc:	0298a303 	addseq	sl, r8, #201326592	; 0xc000000
    90e0:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    90e4:	00001453 	andeq	r1, r0, r3, asr r4
    90e8:	02b2ad03 	adcseq	sl, r2, #3, 26	; 0xc0
    90ec:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    90f0:	00001698 	muleq	r0, r8, r6
    90f4:	00edaf03 	rsceq	sl, sp, r3, lsl #30
    90f8:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    90fc:	000019db 	ldrdeq	r1, [r0], -fp
    9100:	00edb003 	rsceq	fp, sp, r3
    9104:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    9108:	000018d9 	ldrdeq	r1, [r0], -r9
    910c:	00edb103 	rsceq	fp, sp, r3, lsl #2
    9110:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    9114:	000013ac 	andeq	r1, r0, ip, lsr #7
    9118:	02b8b503 	adcseq	fp, r8, #12582912	; 0xc00000
    911c:	09280000 	stmdbeq	r8!, {}	; <UNPREDICTABLE>
    9120:	00003743 	andeq	r3, r0, r3, asr #14
    9124:	0053b703 	subseq	fp, r3, r3, lsl #14
    9128:	002c0000 	eoreq	r0, ip, r0
    912c:	82040410 	andhi	r0, r4, #16, 8	; 0x10000000
    9130:	0a000002 	beq	9140 <__Stack_Size+0x8d40>
    9134:	00000096 	muleq	r0, r6, r0
    9138:	00000298 	muleq	r0, r8, r2
    913c:	0000530b 	andeq	r5, r0, fp, lsl #6
    9140:	04040000 	streq	r0, [r4], #-0
    9144:	00000289 	andeq	r0, r0, r9, lsl #5
    9148:	0000960a 	andeq	r9, r0, sl, lsl #12
    914c:	0002b200 	andeq	fp, r2, r0, lsl #4
    9150:	00530b00 	subseq	r0, r3, r0, lsl #22
    9154:	530b0000 	movwpl	r0, #45056	; 0xb000
    9158:	00000000 	andeq	r0, r0, r0
    915c:	029e0404 	addseq	r0, lr, #4, 8	; 0x4000000
    9160:	04110000 	ldreq	r0, [r1], #-0
    9164:	0013a007 	andseq	sl, r3, r7
    9168:	e5b90300 	ldr	r0, [r9, #768]!	; 0x300
    916c:	08000001 	stmdaeq	r0, {r0}
    9170:	000014f2 	strdeq	r1, [r0], -r2
    9174:	3ebb0324 	cdpcc	3, 11, cr0, cr11, cr4, {1}
    9178:	09000003 	stmdbeq	r0, {r0, r1}
    917c:	000017f4 	strdeq	r1, [r0], -r4
    9180:	0283bd03 	addeq	fp, r3, #3, 26	; 0xc0
    9184:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9188:	000016f0 	strdeq	r1, [r0], -r0
    918c:	0283be03 	addeq	fp, r3, #3, 28	; 0x30
    9190:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    9194:	00001654 	andeq	r1, r0, r4, asr r6
    9198:	0283bf03 	addeq	fp, r3, #3, 30
    919c:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    91a0:	00001706 	andeq	r1, r0, r6, lsl #14
    91a4:	0283c003 	addeq	ip, r3, #3
    91a8:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    91ac:	0000150a 	andeq	r1, r0, sl, lsl #10
    91b0:	0283c103 	addeq	ip, r3, #-1073741824	; 0xc0000000
    91b4:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    91b8:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    91bc:	0283c203 	addeq	ip, r3, #805306368	; 0x30000000
    91c0:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    91c4:	00001996 	muleq	r0, r6, r9
    91c8:	0283c303 	addeq	ip, r3, #201326592	; 0xc000000
    91cc:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    91d0:	0000159e 	muleq	r0, lr, r5
    91d4:	0283c403 	addeq	ip, r3, #50331648	; 0x3000000
    91d8:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    91dc:	00001666 	andeq	r1, r0, r6, ror #12
    91e0:	0283c503 	addeq	ip, r3, #12582912	; 0xc00000
    91e4:	00200000 	eoreq	r0, r0, r0
    91e8:	0014f307 	andseq	pc, r4, r7, lsl #6
    91ec:	c5c70300 	strbgt	r0, [r7, #768]	; 0x300
    91f0:	12000002 	andne	r0, r0, #2
    91f4:	00000362 	andeq	r0, r0, r2, ror #6
    91f8:	19c43501 	stmibne	r4, {r0, r8, sl, ip, sp}^
    91fc:	00340800 	eorseq	r0, r4, r0, lsl #16
    9200:	9c010000 	stcls	0, cr0, [r1], {-0}
    9204:	0013d613 	andseq	sp, r3, r3, lsl r6
    9208:	baee0300 	blt	ffb89e10 <SCS_BASE+0x1fb7be10>
    920c:	13000002 	movwne	r0, #2
    9210:	00003564 	andeq	r3, r0, r4, ror #10
    9214:	033eef03 	teqeq	lr, #3, 30
    9218:	52140000 	andspl	r0, r4, #0
    921c:	01000019 	tsteq	r0, r9, lsl r0
    9220:	0001da27 	andeq	sp, r1, r7, lsr #20
    9224:	f4030500 	vst3.8	{d0,d2,d4}, [r3], r0
    9228:	14200006 	strtne	r0, [r0], #-6
    922c:	00003596 	muleq	r0, r6, r5
    9230:	00531801 	subseq	r1, r3, r1, lsl #16
    9234:	03050000 	movweq	r0, #20480	; 0x5000
    9238:	200006f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
    923c:	0015c014 	andseq	ip, r5, r4, lsl r0
    9240:	a31d0100 	tstge	sp, #0, 2
    9244:	05000003 	streq	r0, [r0, #-3]
    9248:	00071403 	andeq	r1, r7, r3, lsl #8
    924c:	da040420 	ble	10a2d4 <__Stack_Size+0x109ed4>
    9250:	14000001 	strne	r0, [r0], #-1
    9254:	0000359e 	muleq	r0, lr, r5
    9258:	03ba2001 			; <UNDEFINED> instruction: 0x03ba2001
    925c:	03050000 	movweq	r0, #20480	; 0x5000
    9260:	200006ec 	andcs	r0, r0, ip, ror #13
    9264:	02ba0404 	adcseq	r0, sl, #4, 8	; 0x4000000
    9268:	63140000 	tstvs	r4, #0
    926c:	01000035 	tsteq	r0, r5, lsr r0
    9270:	0003d128 	andeq	sp, r3, r8, lsr #2
    9274:	10030500 	andne	r0, r3, r0, lsl #10
    9278:	04200007 	strteq	r0, [r0], #-7
    927c:	00033e04 	andeq	r3, r3, r4, lsl #28
    9280:	35591400 	ldrbcc	r1, [r9, #-1024]	; 0x400
    9284:	25010000 	strcs	r0, [r1, #-0]
    9288:	00000041 	andeq	r0, r0, r1, asr #32
    928c:	06e80305 	strbteq	r0, [r8], r5, lsl #6
    9290:	85142000 	ldrhi	r2, [r4, #-0]
    9294:	0100001a 	tsteq	r0, sl, lsl r0
    9298:	00004126 	andeq	r4, r0, r6, lsr #2
    929c:	18030500 	stmdane	r3, {r8, sl}
    92a0:	00200007 	eoreq	r0, r0, r7
    92a4:	00000e25 	andeq	r0, r0, r5, lsr #28
    92a8:	1f7f0004 	svcne	0x007f0004
    92ac:	01040000 	mrseq	r0, (UNDEF: 4)
    92b0:	00000029 	andeq	r0, r0, r9, lsr #32
    92b4:	0035c801 	eorseq	ip, r5, r1, lsl #16
    92b8:	00039f00 	andeq	r9, r3, r0, lsl #30
    92bc:	000c7800 	andeq	r7, ip, r0, lsl #16
    92c0:	00000000 	andeq	r0, r0, r0
    92c4:	002b8700 	eoreq	r8, fp, r0, lsl #14
    92c8:	05040200 	streq	r0, [r4, #-512]	; 0x200
    92cc:	00000826 	andeq	r0, r0, r6, lsr #16
    92d0:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    92d4:	02000007 	andeq	r0, r0, #7
    92d8:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    92dc:	75030000 	strvc	r0, [r3, #-0]
    92e0:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    92e4:	00004527 	andeq	r4, r0, r7, lsr #10
    92e8:	07040200 	streq	r0, [r4, -r0, lsl #4]
    92ec:	00000933 	andeq	r0, r0, r3, lsr r9
    92f0:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    92f4:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    92f8:	02000000 	andeq	r0, r0, #0
    92fc:	0bd00702 	bleq	ff40af0c <SCS_BASE+0x1f3fcf0c>
    9300:	75030000 	strvc	r0, [r3, #-0]
    9304:	29020038 	stmdbcs	r2, {r3, r4, r5}
    9308:	00000068 	andeq	r0, r0, r8, rrx
    930c:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    9310:	04000009 	streq	r0, [r0], #-9
    9314:	843a0201 	ldrthi	r0, [sl], #-513	; 0x201
    9318:	05000000 	streq	r0, [r0, #-0]
    931c:	0000086e 	andeq	r0, r0, lr, ror #16
    9320:	02890500 	addeq	r0, r9, #0, 10
    9324:	00010000 	andeq	r0, r1, r0
    9328:	0005fc06 	andeq	pc, r5, r6, lsl #24
    932c:	6f3a0200 	svcvs	0x003a0200
    9330:	02000000 	andeq	r0, r0, #0
    9334:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    9338:	00070000 	andeq	r0, r7, r0
    933c:	01000016 	tsteq	r0, r6, lsl r0
    9340:	00bb1603 	adcseq	r1, fp, r3, lsl #12
    9344:	7e050000 	cdpvc	0, 0, cr0, cr5, cr0, {0}
    9348:	00000017 	andeq	r0, r0, r7, lsl r0
    934c:	00189905 	andseq	r9, r8, r5, lsl #18
    9350:	8b050100 	blhi	149758 <__Stack_Size+0x149358>
    9354:	02000015 	andeq	r0, r0, #21
    9358:	0019ef05 	andseq	lr, r9, r5, lsl #30
    935c:	07000300 	streq	r0, [r0, -r0, lsl #6]
    9360:	000014f7 	strdeq	r1, [r0], -r7
    9364:	1c1f0301 	ldcne	3, cr0, [pc], {1}
    9368:	05000001 	streq	r0, [r0, #-1]
    936c:	00003908 	andeq	r3, r0, r8, lsl #18
    9370:	37d60500 	ldrbcc	r0, [r6, r0, lsl #10]
    9374:	05010000 	streq	r0, [r1, #-0]
    9378:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    937c:	366f0502 	strbtcc	r0, [pc], -r2, lsl #10
    9380:	05030000 	streq	r0, [r3, #-0]
    9384:	000007c6 	andeq	r0, r0, r6, asr #15
    9388:	36d10504 	ldrbcc	r0, [r1], r4, lsl #10
    938c:	05050000 	streq	r0, [r5, #-0]
    9390:	0000382e 	andeq	r3, r0, lr, lsr #16
    9394:	372b0506 	strcc	r0, [fp, -r6, lsl #10]!
    9398:	05070000 	streq	r0, [r7, #-0]
    939c:	00003953 	andeq	r3, r0, r3, asr r9
    93a0:	39af0508 	stmibcc	pc!, {r3, r8, sl}	; <UNPREDICTABLE>
    93a4:	05090000 	streq	r0, [r9, #-0]
    93a8:	0000379d 	muleq	r0, sp, r7
    93ac:	37f9050a 	ldrbcc	r0, [r9, sl, lsl #10]!
    93b0:	050b0000 	streq	r0, [fp, #-0]
    93b4:	000036f4 	strdeq	r3, [r0], -r4
    93b8:	38e2050c 	stmiacc	r2!, {r2, r3, r8, sl}^
    93bc:	000c0000 	andeq	r0, ip, r0
    93c0:	0035b707 	eorseq	fp, r5, r7, lsl #14
    93c4:	32030100 	andcc	r0, r3, #0, 2
    93c8:	00000147 	andeq	r0, r0, r7, asr #2
    93cc:	00396505 	eorseq	r6, r9, r5, lsl #10
    93d0:	48050100 	stmdami	r5, {r8}
    93d4:	02000036 	andeq	r0, r0, #54	; 0x36
    93d8:	00383d05 	eorseq	r3, r8, r5, lsl #26
    93dc:	39050300 	stmdbcc	r5, {r8, r9}
    93e0:	04000039 	streq	r0, [r0], #-57	; 0x39
    93e4:	00391305 	eorseq	r1, r9, r5, lsl #6
    93e8:	07000500 	streq	r0, [r0, -r0, lsl #10]
    93ec:	0000367b 	andeq	r3, r0, fp, ror r6
    93f0:	603c0301 	eorsvs	r0, ip, r1, lsl #6
    93f4:	05000001 	streq	r0, [r0, #-1]
    93f8:	0000378e 	andeq	r3, r0, lr, lsl #15
    93fc:	368d0500 	strcc	r0, [sp], r0, lsl #10
    9400:	00010000 	andeq	r0, r1, r0
    9404:	0035a807 	eorseq	sl, r5, r7, lsl #16
    9408:	19040100 	stmdbne	r4, {r8}
    940c:	000001a9 	andeq	r0, r0, r9, lsr #3
    9410:	0036b205 	eorseq	fp, r6, r5, lsl #4
    9414:	59050000 	stmdbpl	r5, {}	; <UNPREDICTABLE>
    9418:	01000037 	tsteq	r0, r7, lsr r0
    941c:	0036c905 	eorseq	ip, r6, r5, lsl #18
    9420:	fe050200 	cdp2	2, 0, cr0, cr5, cr0, {0}
    9424:	03000035 	movweq	r0, #53	; 0x35
    9428:	0036c405 	eorseq	ip, r6, r5, lsl #8
    942c:	f9050400 			; <UNDEFINED> instruction: 0xf9050400
    9430:	05000035 	streq	r0, [r0, #-53]	; 0x35
    9434:	00389205 	eorseq	r9, r8, r5, lsl #4
    9438:	a2050600 	andge	r0, r5, #0, 12
    943c:	07000036 	smladxeq	r0, r6, r0, r0
    9440:	0037e405 	eorseq	lr, r7, r5, lsl #8
    9444:	a1050800 	tstge	r5, r0, lsl #16
    9448:	09000038 	stmdbeq	r0, {r3, r4, r5}
    944c:	14d80800 	ldrbne	r0, [r8], #2048	; 0x800
    9450:	04080000 	streq	r0, [r8], #-0
    9454:	0001ce27 	andeq	ip, r1, r7, lsr #28
    9458:	17470900 	strbne	r0, [r7, -r0, lsl #18]
    945c:	29040000 	stmdbcs	r4, {}	; <UNPREDICTABLE>
    9460:	000001ce 	andeq	r0, r0, lr, asr #3
    9464:	16d20900 	ldrbne	r0, [r2], r0, lsl #18
    9468:	2a040000 	bcs	109470 <__Stack_Size+0x109070>
    946c:	0000004c 	andeq	r0, r0, ip, asr #32
    9470:	040a0004 	streq	r0, [sl], #-4
    9474:	0000005e 	andeq	r0, r0, lr, asr r0
    9478:	0017c906 	andseq	ip, r7, r6, lsl #18
    947c:	a92c0400 	stmdbge	ip!, {sl}
    9480:	07000001 	streq	r0, [r0, -r1]
    9484:	000013ec 	andeq	r1, r0, ip, ror #7
    9488:	04300401 	ldrteq	r0, [r0], #-1025	; 0x401
    948c:	05000002 	streq	r0, [r0, #-2]
    9490:	00001400 	andeq	r1, r0, r0, lsl #8
    9494:	14960500 	ldrne	r0, [r6], #1280	; 0x500
    9498:	05010000 	streq	r0, [r1, #-0]
    949c:	00001429 	andeq	r1, r0, r9, lsr #8
    94a0:	14880502 	strne	r0, [r8], #1282	; 0x502
    94a4:	00030000 	andeq	r0, r3, r0
    94a8:	0013ed06 	andseq	lr, r3, r6, lsl #26
    94ac:	df370400 	svcle	0x00370400
    94b0:	08000001 	stmdaeq	r0, {r0}
    94b4:	0000183e 	andeq	r1, r0, lr, lsr r8
    94b8:	4c3b040c 	cfldrsmi	mvf0, [fp], #-48	; 0xffffffd0
    94bc:	09000002 	stmdbeq	r0, {r1}
    94c0:	000015b4 			; <UNDEFINED> instruction: 0x000015b4
    94c4:	004c5304 	subeq	r5, ip, r4, lsl #6
    94c8:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    94cc:	0000198a 	andeq	r1, r0, sl, lsl #19
    94d0:	004c5404 	subeq	r5, ip, r4, lsl #8
    94d4:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    94d8:	00003746 	andeq	r3, r0, r6, asr #14
    94dc:	004c5504 	subeq	r5, ip, r4, lsl #10
    94e0:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    94e4:	000018ad 	andeq	r1, r0, sp, lsr #17
    94e8:	025b5604 	subseq	r5, fp, #4, 12	; 0x400000
    94ec:	00080000 	andeq	r0, r8, r0
    94f0:	0001ce0b 	andeq	ip, r1, fp, lsl #28
    94f4:	00025b00 	andeq	r5, r2, r0, lsl #22
    94f8:	004c0c00 	subeq	r0, ip, r0, lsl #24
    94fc:	0a000000 	beq	9504 <__Stack_Size+0x9104>
    9500:	00024c04 	andeq	r4, r2, r4, lsl #24
    9504:	183f0600 	ldmdane	pc!, {r9, sl}	; <UNPREDICTABLE>
    9508:	57040000 	strpl	r0, [r4, -r0]
    950c:	0000020f 	andeq	r0, r0, pc, lsl #4
    9510:	00188408 	andseq	r8, r8, r8, lsl #8
    9514:	5b040200 	blpl	109d1c <__Stack_Size+0x10991c>
    9518:	00000291 	muleq	r0, r1, r2
    951c:	0016ac09 	andseq	sl, r6, r9, lsl #24
    9520:	5e5d0400 	cdppl	4, 5, cr0, cr13, cr0, {0}
    9524:	00000000 	andeq	r0, r0, r0
    9528:	0017d809 	andseq	sp, r7, r9, lsl #16
    952c:	5e5e0400 	cdppl	4, 5, cr0, cr14, cr0, {0}
    9530:	01000000 	mrseq	r0, (UNDEF: 0)
    9534:	18850600 	stmne	r5, {r9, sl}
    9538:	60040000 	andvs	r0, r4, r0
    953c:	0000026c 	andeq	r0, r0, ip, ror #4
    9540:	0057420d 	subseq	r4, r7, sp, lsl #4
    9544:	c0650402 	rsbgt	r0, r5, r2, lsl #8
    9548:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    954c:	00316262 	eorseq	r6, r1, r2, ror #4
    9550:	005e6704 	subseq	r6, lr, r4, lsl #14
    9554:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    9558:	00306262 	eorseq	r6, r0, r2, ror #4
    955c:	005e6804 	subseq	r6, lr, r4, lsl #16
    9560:	00010000 	andeq	r0, r1, r0
    9564:	6204020f 	andvs	r0, r4, #-268435456	; 0xf0000000
    9568:	000002dc 	ldrdeq	r0, [r0], -ip
    956c:	04007710 	streq	r7, [r0], #-1808	; 0x710
    9570:	00004c64 	andeq	r4, r0, r4, ror #24
    9574:	77621000 	strbvc	r1, [r2, -r0]!
    9578:	9c6a0400 	cfstrdls	mvd0, [sl], #-0
    957c:	00000002 	andeq	r0, r0, r2
    9580:	0019ff06 	andseq	pc, r9, r6, lsl #30
    9584:	c06b0400 	rsbgt	r0, fp, r0, lsl #8
    9588:	08000002 	stmdaeq	r0, {r1}
    958c:	00001531 	andeq	r1, r0, r1, lsr r5
    9590:	786d041c 	stmdavc	sp!, {r2, r3, r4, sl}^
    9594:	09000003 	stmdbeq	r0, {r0, r1}
    9598:	000018ed 	andeq	r1, r0, sp, ror #17
    959c:	005e6f04 	subseq	r6, lr, r4, lsl #30
    95a0:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    95a4:	000014a0 	andeq	r1, r0, r0, lsr #9
    95a8:	005e7004 	subseq	r7, lr, r4
    95ac:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    95b0:	0000167c 	andeq	r1, r0, ip, ror r6
    95b4:	02dc7104 	sbcseq	r7, ip, #4, 2
    95b8:	09020000 	stmdbeq	r2, {}	; <UNPREDICTABLE>
    95bc:	00001557 	andeq	r1, r0, r7, asr r5
    95c0:	02dc7204 	sbcseq	r7, ip, #4, 4	; 0x40000000
    95c4:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    95c8:	0000175c 	andeq	r1, r0, ip, asr r7
    95cc:	02dc7304 	sbcseq	r7, ip, #4, 6	; 0x10000000
    95d0:	09060000 	stmdbeq	r6, {}	; <UNPREDICTABLE>
    95d4:	0000188c 	andeq	r1, r0, ip, lsl #17
    95d8:	005e7504 	subseq	r7, lr, r4, lsl #10
    95dc:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    95e0:	0000197a 	andeq	r1, r0, sl, ror r9
    95e4:	005e7604 	subseq	r7, lr, r4, lsl #12
    95e8:	09090000 	stmdbeq	r9, {}	; <UNPREDICTABLE>
    95ec:	00001768 	andeq	r1, r0, r8, ror #14
    95f0:	005e7704 	subseq	r7, lr, r4, lsl #14
    95f4:	090a0000 	stmdbeq	sl, {}	; <UNPREDICTABLE>
    95f8:	000017b6 			; <UNDEFINED> instruction: 0x000017b6
    95fc:	005e7804 	subseq	r7, lr, r4, lsl #16
    9600:	090b0000 	stmdbeq	fp, {}	; <UNPREDICTABLE>
    9604:	00001825 	andeq	r1, r0, r5, lsr #16
    9608:	005e7904 	subseq	r7, lr, r4, lsl #18
    960c:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    9610:	0000195e 	andeq	r1, r0, lr, asr r9
    9614:	02617c04 	rsbeq	r7, r1, #4, 24	; 0x400
    9618:	00100000 	andseq	r0, r0, r0
    961c:	00153206 	andseq	r3, r5, r6, lsl #4
    9620:	e77d0400 	ldrb	r0, [sp, -r0, lsl #8]!
    9624:	08000002 	stmdaeq	r0, {r1}
    9628:	0000139f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    962c:	207f0430 	rsbscs	r0, pc, r0, lsr r4	; <UNPREDICTABLE>
    9630:	09000004 	stmdbeq	r0, {r2}
    9634:	00002965 	andeq	r2, r0, r5, ror #18
    9638:	04218104 	strteq	r8, [r1], #-260	; 0x104
    963c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9640:	000016cc 	andeq	r1, r0, ip, asr #13
    9644:	04218204 	strteq	r8, [r1], #-516	; 0x204
    9648:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    964c:	0000146f 	andeq	r1, r0, pc, ror #8
    9650:	04218504 	strteq	r8, [r1], #-1284	; 0x504
    9654:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    9658:	0000140c 	andeq	r1, r0, ip, lsl #8
    965c:	04218604 	strteq	r8, [r1], #-1540	; 0x604
    9660:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    9664:	00001442 	andeq	r1, r0, r2, asr #8
    9668:	04369804 	ldrteq	r9, [r6], #-2052	; 0x804
    966c:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    9670:	000013c3 	andeq	r1, r0, r3, asr #7
    9674:	0436a304 	ldrteq	sl, [r6], #-772	; 0x304
    9678:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    967c:	00001453 	andeq	r1, r0, r3, asr r4
    9680:	0450ad04 	ldrbeq	sl, [r0], #-3332	; 0xd04
    9684:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    9688:	00001698 	muleq	r0, r8, r6
    968c:	025baf04 	subseq	sl, fp, #4, 30
    9690:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    9694:	000019db 	ldrdeq	r1, [r0], -fp
    9698:	025bb004 	subseq	fp, fp, #4
    969c:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    96a0:	000018d9 	ldrdeq	r1, [r0], -r9
    96a4:	025bb104 	subseq	fp, fp, #4, 2
    96a8:	09240000 	stmdbeq	r4!, {}	; <UNPREDICTABLE>
    96ac:	000013ac 	andeq	r1, r0, ip, lsr #7
    96b0:	0456b504 	ldrbeq	fp, [r6], #-1284	; 0x504
    96b4:	09280000 	stmdbeq	r8!, {}	; <UNPREDICTABLE>
    96b8:	00003743 	andeq	r3, r0, r3, asr #14
    96bc:	005eb704 	subseq	fp, lr, r4, lsl #14
    96c0:	002c0000 	eoreq	r0, ip, r0
    96c4:	20040a11 	andcs	r0, r4, r1, lsl sl
    96c8:	0b000004 	bleq	96e0 <__Stack_Size+0x92e0>
    96cc:	00000204 	andeq	r0, r0, r4, lsl #4
    96d0:	00000436 	andeq	r0, r0, r6, lsr r4
    96d4:	00005e0c 	andeq	r5, r0, ip, lsl #28
    96d8:	040a0000 	streq	r0, [sl], #-0
    96dc:	00000427 	andeq	r0, r0, r7, lsr #8
    96e0:	0002040b 	andeq	r0, r2, fp, lsl #8
    96e4:	00045000 	andeq	r5, r4, r0
    96e8:	005e0c00 	subseq	r0, lr, r0, lsl #24
    96ec:	5e0c0000 	cdppl	0, 0, cr0, cr12, cr0, {0}
    96f0:	00000000 	andeq	r0, r0, r0
    96f4:	043c040a 	ldrteq	r0, [ip], #-1034	; 0x40a
    96f8:	04120000 	ldreq	r0, [r2], #-0
    96fc:	0013a006 	andseq	sl, r3, r6
    9700:	83b90400 			; <UNDEFINED> instruction: 0x83b90400
    9704:	08000003 	stmdaeq	r0, {r0, r1}
    9708:	000014f2 	strdeq	r1, [r0], -r2
    970c:	dcbb0424 	cfldrsle	mvf0, [fp], #144	; 0x90
    9710:	09000004 	stmdbeq	r0, {r2}
    9714:	000017f4 	strdeq	r1, [r0], -r4
    9718:	0421bd04 	strteq	fp, [r1], #-3332	; 0xd04
    971c:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    9720:	000016f0 	strdeq	r1, [r0], -r0
    9724:	0421be04 	strteq	fp, [r1], #-3588	; 0xe04
    9728:	09040000 	stmdbeq	r4, {}	; <UNPREDICTABLE>
    972c:	00001654 	andeq	r1, r0, r4, asr r6
    9730:	0421bf04 	strteq	fp, [r1], #-3844	; 0xf04
    9734:	09080000 	stmdbeq	r8, {}	; <UNPREDICTABLE>
    9738:	00001706 	andeq	r1, r0, r6, lsl #14
    973c:	0421c004 	strteq	ip, [r1], #-4
    9740:	090c0000 	stmdbeq	ip, {}	; <UNPREDICTABLE>
    9744:	0000150a 	andeq	r1, r0, sl, lsl #10
    9748:	0421c104 	strteq	ip, [r1], #-260	; 0x104
    974c:	09100000 	ldmdbeq	r0, {}	; <UNPREDICTABLE>
    9750:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    9754:	0421c204 	strteq	ip, [r1], #-516	; 0x204
    9758:	09140000 	ldmdbeq	r4, {}	; <UNPREDICTABLE>
    975c:	00001996 	muleq	r0, r6, r9
    9760:	0421c304 	strteq	ip, [r1], #-772	; 0x304
    9764:	09180000 	ldmdbeq	r8, {}	; <UNPREDICTABLE>
    9768:	0000159e 	muleq	r0, lr, r5
    976c:	0421c404 	strteq	ip, [r1], #-1028	; 0x404
    9770:	091c0000 	ldmdbeq	ip, {}	; <UNPREDICTABLE>
    9774:	00001666 	andeq	r1, r0, r6, ror #12
    9778:	0421c504 	strteq	ip, [r1], #-1284	; 0x504
    977c:	00200000 	eoreq	r0, r0, r0
    9780:	0014f306 	andseq	pc, r4, r6, lsl #6
    9784:	63c70400 	bicvs	r0, r7, #0, 8
    9788:	13000004 	movwne	r0, #4
    978c:	000038a7 	andeq	r3, r0, r7, lsr #17
    9790:	02048001 	andeq	r8, r4, #1
    9794:	02010000 	andeq	r0, r1, #0
    9798:	14000005 	strne	r0, [r0], #-5
    979c:	01006552 	tsteq	r0, r2, asr r5
    97a0:	00020482 	andeq	r0, r2, r2, lsl #9
    97a4:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    97a8:	01000036 	tsteq	r0, r6, lsr r0
    97ac:	0001ce3d 	andeq	ip, r1, sp, lsr lr
    97b0:	0019f800 	andseq	pc, r9, r0, lsl #16
    97b4:	00002408 	andeq	r2, r0, r8, lsl #8
    97b8:	2b9c0100 	blcs	fe709bc0 <SCS_BASE+0x1e6fbbc0>
    97bc:	16000005 	strne	r0, [r0], -r5
    97c0:	00003d32 	andeq	r3, r0, r2, lsr sp
    97c4:	004c3d01 	subeq	r3, ip, r1, lsl #26
    97c8:	49c80000 	stmibmi	r8, {}^	; <UNPREDICTABLE>
    97cc:	15000000 	strne	r0, [r0, #-0]
    97d0:	00003807 	andeq	r3, r0, r7, lsl #16
    97d4:	01ce6b01 	biceq	r6, lr, r1, lsl #22
    97d8:	1a1c0000 	bne	7097e0 <__Stack_Size+0x7093e0>
    97dc:	00240800 	eoreq	r0, r4, r0, lsl #16
    97e0:	9c010000 	stcls	0, cr0, [r1], {-0}
    97e4:	00000554 	andeq	r0, r0, r4, asr r5
    97e8:	003d3216 	eorseq	r3, sp, r6, lsl r2
    97ec:	4c6b0100 	stfmie	f0, [fp], #-0
    97f0:	e9000000 	stmdb	r0, {}	; <UNPREDICTABLE>
    97f4:	00000049 	andeq	r0, r0, r9, asr #32
    97f8:	00397715 	eorseq	r7, r9, r5, lsl r7
    97fc:	cea30100 	fdvgts	f0, f3, f0
    9800:	40000001 	andmi	r0, r0, r1
    9804:	9008001a 	andls	r0, r8, sl, lsl r0
    9808:	01000000 	mrseq	r0, (UNDEF: 0)
    980c:	0005c29c 	muleq	r5, ip, r2
    9810:	3d321600 	ldccc	6, cr1, [r2, #-0]
    9814:	a3010000 	movwge	r0, #4096	; 0x1000
    9818:	0000004c 	andeq	r0, r0, ip, asr #32
    981c:	00004a0a 	andeq	r4, r0, sl, lsl #20
    9820:	001a6017 	andseq	r6, sl, r7, lsl r0
    9824:	00001c08 	andeq	r1, r0, r8, lsl #24
    9828:	00059900 	andeq	r9, r5, r0, lsl #18
    982c:	19821800 	stmibne	r2, {fp, ip}
    9830:	b1010000 	mrslt	r0, (UNDEF: 1)
    9834:	0000005e 	andeq	r0, r0, lr, asr r0
    9838:	00004a2b 	andeq	r4, r0, fp, lsr #20
    983c:	1a841900 	bne	fe10fc44 <SCS_BASE+0x1e101c44>
    9840:	00300800 	eorseq	r0, r0, r0, lsl #16
    9844:	1d180000 	ldcne	0, cr0, [r8, #-0]
    9848:	01000038 	tsteq	r0, r8, lsr r0
    984c:	00005ecf 	andeq	r5, r0, pc, asr #29
    9850:	004a4a00 	subeq	r4, sl, r0, lsl #20
    9854:	37031800 	strcc	r1, [r3, -r0, lsl #16]
    9858:	d0010000 	andle	r0, r1, r0
    985c:	0000005e 	andeq	r0, r0, lr, asr r0
    9860:	00004a7b 	andeq	r4, r0, fp, ror sl
    9864:	4f1a0000 	svcmi	0x001a0000
    9868:	01000038 	tsteq	r0, r8, lsr r0
    986c:	1ad001f4 	bne	ff40a044 <SCS_BASE+0x1f3fc044>
    9870:	00ac0800 	adceq	r0, ip, r0, lsl #16
    9874:	9c010000 	stcls	0, cr0, [r1], {-0}
    9878:	00000687 	andeq	r0, r0, r7, lsl #13
    987c:	0037511b 	eorseq	r5, r7, fp, lsl r1
    9880:	01f60100 	mvnseq	r0, r0, lsl #2
    9884:	00000687 	andeq	r0, r0, r7, lsl #13
    9888:	00004a99 	muleq	r0, r9, sl
    988c:	00370b1b 	eorseq	r0, r7, fp, lsl fp
    9890:	01f70100 	mvnseq	r0, r0, lsl #2
    9894:	0000003a 	andeq	r0, r0, sl, lsr r0
    9898:	00004aae 	andeq	r4, r0, lr, lsr #21
    989c:	00188c1b 	andseq	r8, r8, fp, lsl ip
    98a0:	01f80100 	mvnseq	r0, r0, lsl #2
    98a4:	0000003a 	andeq	r0, r0, sl, lsr r0
    98a8:	00004af2 	strdeq	r4, [r0], -r2
    98ac:	0006e41b 	andeq	lr, r6, fp, lsl r4
    98b0:	01fa0100 	mvnseq	r0, r0, lsl #2
    98b4:	000001ce 	andeq	r0, r0, lr, asr #3
    98b8:	00004b3d 	andeq	r4, r0, sp, lsr fp
    98bc:	003d321b 	eorseq	r3, sp, fp, lsl r2
    98c0:	01fb0100 	mvnseq	r0, r0, lsl #2
    98c4:	0000003a 	andeq	r0, r0, sl, lsr r0
    98c8:	00004b5b 	andeq	r4, r0, fp, asr fp
    98cc:	0038801c 	eorseq	r8, r8, ip, lsl r0
    98d0:	022f0100 	eoreq	r0, pc, #0, 2
    98d4:	08001b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip}
    98d8:	001b281d 	andseq	r2, fp, sp, lsl r8
    98dc:	00064408 	andeq	r4, r6, r8, lsl #8
    98e0:	50011e00 	andpl	r1, r1, r0, lsl #28
    98e4:	00007402 	andeq	r7, r0, r2, lsl #8
    98e8:	001b301f 	andseq	r3, fp, pc, lsl r0
    98ec:	000d4b08 	andeq	r4, sp, r8, lsl #22
    98f0:	00065700 	andeq	r5, r6, r0, lsl #14
    98f4:	50011e00 	andpl	r1, r1, r0, lsl #28
    98f8:	1f003001 	svcne	0x00003001
    98fc:	08001b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp, ip}
    9900:	00000d61 	andeq	r0, r0, r1, ror #26
    9904:	00000671 	andeq	r0, r0, r1, ror r6
    9908:	0252011e 	subseq	r0, r2, #-2147483641	; 0x80000007
    990c:	011e0074 	tsteq	lr, r4, ror r0
    9910:	00790250 	rsbseq	r0, r9, r0, asr r2
    9914:	1b422000 	blne	109191c <__Stack_Size+0x109151c>
    9918:	0d7c0800 	ldcleq	8, cr0, [ip, #-0]
    991c:	011e0000 	tsteq	lr, r0
    9920:	00740251 	rsbseq	r0, r4, r1, asr r2
    9924:	0150011e 	cmpeq	r0, lr, lsl r1
    9928:	0a000030 	beq	99f0 <__Stack_Size+0x95f0>
    992c:	00026104 	andeq	r6, r2, r4, lsl #2
    9930:	39952100 	ldmibcc	r5, {r8, sp}
    9934:	52010000 	andpl	r0, r1, #0
    9938:	00000204 	andeq	r0, r0, r4, lsl #4
    993c:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
    9940:	00000038 	andeq	r0, r0, r8, lsr r0
    9944:	e7229c01 	str	r9, [r2, -r1, lsl #24]!
    9948:	b4000004 	strlt	r0, [r0], #-4
    994c:	4808001b 	stmdami	r8, {r0, r1, r3, r4}
    9950:	01000000 	mrseq	r0, (UNDEF: 0)
    9954:	0006ce9c 	muleq	r6, ip, lr
    9958:	04f72300 	ldrbteq	r2, [r7], #768	; 0x300
    995c:	4be00000 	blmi	ff809964 <SCS_BASE+0x1f7fb964>
    9960:	d6190000 	ldrle	r0, [r9], -r0
    9964:	1608001b 			; <UNDEFINED> instruction: 0x1608001b
    9968:	24000000 	strcs	r0, [r0], #-0
    996c:	000004f7 	strdeq	r0, [r0], -r7
    9970:	e3150000 	tst	r5, #0
    9974:	01000035 	tsteq	r0, r5, lsr r0
    9978:	000204f5 	strdeq	r0, [r2], -r5
    997c:	001bfc00 	andseq	pc, fp, r0, lsl #24
    9980:	0000d808 	andeq	sp, r0, r8, lsl #16
    9984:	aa9c0100 	bge	fe709d8c <SCS_BASE+0x1e6fbd8c>
    9988:	18000007 	stmdane	r0, {r0, r1, r2}
    998c:	00003614 	andeq	r3, r0, r4, lsl r6
    9990:	003af701 	eorseq	pc, sl, r1, lsl #14
    9994:	4bfe0000 	blmi	fff8999c <SCS_BASE+0x1ff7b99c>
    9998:	ad180000 	ldcge	0, cr0, [r8, #-0]
    999c:	01000026 	tsteq	r0, r6, lsr #32
    99a0:	00003af8 	strdeq	r3, [r0], -r8
    99a4:	004c3600 	subeq	r3, ip, r0, lsl #12
    99a8:	1c181900 	ldcne	9, cr1, [r8], {-0}
    99ac:	00a80800 	adceq	r0, r8, r0, lsl #16
    99b0:	4e250000 	cdpmi	0, 2, cr0, cr5, cr0, {0}
    99b4:	01000039 	tsteq	r0, r9, lsr r0
    99b8:	07aa0102 	streq	r0, [sl, r2, lsl #2]!
    99bc:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    99c0:	01000038 	tsteq	r0, r8, lsr r0
    99c4:	003a0103 	eorseq	r0, sl, r3, lsl #2
    99c8:	4c490000 	marmi	acc0, r0, r9
    99cc:	031b0000 	tsteq	fp, #0
    99d0:	01000037 	tsteq	r0, r7, lsr r0
    99d4:	003a0104 	eorseq	r0, sl, r4, lsl #2
    99d8:	4c830000 	stcmi	0, cr0, [r3], {0}
    99dc:	72260000 	eorvc	r0, r6, #0
    99e0:	01005045 	tsteq	r0, r5, asr #32
    99e4:	003a0105 	eorseq	r0, sl, r5, lsl #2
    99e8:	4c490000 	marmi	acc0, r0, r9
    99ec:	9a170000 	bls	5c99f4 <__Stack_Size+0x5c95f4>
    99f0:	1a08001c 	bne	209a68 <__Stack_Size+0x209668>
    99f4:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    99f8:	1b000007 	blne	9a1c <__Stack_Size+0x961c>
    99fc:	00003868 	andeq	r3, r0, r8, ror #16
    9a00:	4c013f01 	stcmi	15, cr3, [r1], {1}
    9a04:	bb000000 	bllt	9a0c <__Stack_Size+0x960c>
    9a08:	0000004c 	andeq	r0, r0, ip, asr #32
    9a0c:	001c741f 	andseq	r7, ip, pc, lsl r4
    9a10:	000d9308 	andeq	r9, sp, r8, lsl #6
    9a14:	00077c00 	andeq	r7, r7, r0, lsl #24
    9a18:	50011e00 	andpl	r1, r1, r0, lsl #28
    9a1c:	00007402 	andeq	r7, r0, r2, lsl #8
    9a20:	001c7c1f 	andseq	r7, ip, pc, lsl ip
    9a24:	000da508 	andeq	sl, sp, r8, lsl #10
    9a28:	00079600 	andeq	r9, r7, r0, lsl #12
    9a2c:	51011e00 	tstpl	r1, r0, lsl #28
    9a30:	1e300802 	cdpne	8, 3, cr0, cr0, cr2, {0}
    9a34:	74025001 	strvc	r5, [r2], #-1
    9a38:	94270000 	strtls	r0, [r7], #-0
    9a3c:	bc08001c 	stclt	0, cr0, [r8], {28}
    9a40:	2700000d 	strcs	r0, [r0, -sp]
    9a44:	08001c9a 	stmdaeq	r0, {r1, r3, r4, r7, sl, fp, ip}
    9a48:	00000dd3 	ldrdeq	r0, [r0], -r3
    9a4c:	040a0000 	streq	r0, [sl], #-0
    9a50:	00000291 	muleq	r0, r1, r2
    9a54:	00376428 	eorseq	r6, r7, r8, lsr #8
    9a58:	01520100 	cmpeq	r2, r0, lsl #2
    9a5c:	00000204 	andeq	r0, r0, r4, lsl #4
    9a60:	08001cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip}
    9a64:	0000008c 	andeq	r0, r0, ip, lsl #1
    9a68:	08379c01 	ldmdaeq	r7!, {r0, sl, fp, ip, pc}
    9a6c:	031b0000 	tsteq	fp, #0
    9a70:	01000037 	tsteq	r0, r7, lsr r0
    9a74:	003a0154 	eorseq	r0, sl, r4, asr r1
    9a78:	4ce90000 	stclmi	0, cr0, [r9]
    9a7c:	1d1b0000 	ldcne	0, cr0, [fp, #-0]
    9a80:	01000038 	tsteq	r0, r8, lsr r0
    9a84:	003a0155 	eorseq	r0, sl, r5, asr r1
    9a88:	4d230000 	stcmi	0, cr0, [r3, #-0]
    9a8c:	72260000 	eorvc	r0, r6, #0
    9a90:	01005045 	tsteq	r0, r5, asr #32
    9a94:	003a0156 	eorseq	r0, sl, r6, asr r1
    9a98:	4d230000 	stcmi	0, cr0, [r3, #-0]
    9a9c:	ad1b0000 	ldcge	0, cr0, [fp, #-0]
    9aa0:	01000026 	tsteq	r0, r6, lsr #32
    9aa4:	003a0157 	eorseq	r0, sl, r7, asr r1
    9aa8:	4d6e0000 	stclmi	0, cr0, [lr, #-0]
    9aac:	08290000 	stmdaeq	r9!, {}	; <UNPREDICTABLE>
    9ab0:	2000000c 	andcs	r0, r0, ip
    9ab4:	25000008 	strcs	r0, [r0, #-8]
    9ab8:	00003868 	andeq	r3, r0, r8, ror #16
    9abc:	4c017301 	stcmi	3, cr7, [r1], {1}
    9ac0:	00000000 	andeq	r0, r0, r0
    9ac4:	000c382a 	andeq	r3, ip, sl, lsr #16
    9ac8:	38681b00 	stmdacc	r8!, {r8, r9, fp, ip}^
    9acc:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    9ad0:	00004c01 	andeq	r4, r0, r1, lsl #24
    9ad4:	004d8100 	subeq	r8, sp, r0, lsl #2
    9ad8:	2b000000 	blcs	9ae0 <__Stack_Size+0x96e0>
    9adc:	000038c8 	andeq	r3, r0, r8, asr #17
    9ae0:	04018801 	streq	r8, [r1], #-2049	; 0x801
    9ae4:	60000002 	andvs	r0, r0, r2
    9ae8:	2408001d 	strcs	r0, [r8], #-29
    9aec:	01000000 	mrseq	r0, (UNDEF: 0)
    9af0:	16102c9c 			; <UNDEFINED> instruction: 0x16102c9c
    9af4:	a2010000 	andge	r0, r1, #0
    9af8:	0001ce01 	andeq	ip, r1, r1, lsl #28
    9afc:	001d8400 	andseq	r8, sp, r0, lsl #8
    9b00:	00001c08 	andeq	r1, r0, r8, lsl #24
    9b04:	949c0100 	ldrls	r0, [ip], #256	; 0x100
    9b08:	2d000008 	stccs	0, cr0, [r0, #-32]	; 0xffffffe0
    9b0c:	00003d32 	andeq	r3, r0, r2, lsr sp
    9b10:	4c01a201 	sfmmi	f2, 1, [r1], {1}
    9b14:	9a000000 	bls	9b1c <__Stack_Size+0x971c>
    9b18:	2e00004d 	cdpcs	0, 0, cr0, cr0, cr13, {2}
    9b1c:	00003902 	andeq	r3, r0, r2, lsl #18
    9b20:	9401a201 	strls	sl, [r1], #-513	; 0x201
    9b24:	01000008 	tsteq	r0, r8
    9b28:	198e2f51 	stmibne	lr, {r0, r4, r6, r8, r9, sl, fp, sp}
    9b2c:	a4010000 	strge	r0, [r1], #-0
    9b30:	00003a01 	andeq	r3, r0, r1, lsl #20
    9b34:	00520100 	subseq	r0, r2, r0, lsl #2
    9b38:	01d4040a 	bicseq	r0, r4, sl, lsl #8
    9b3c:	802c0000 	eorhi	r0, ip, r0
    9b40:	01000037 	tsteq	r0, r7, lsr r0
    9b44:	005e03f6 	ldrsheq	r0, [lr], #-54	; 0xffffffca
    9b48:	1da00000 	stcne	0, cr0, [r0]
    9b4c:	00440800 	subeq	r0, r4, r0, lsl #16
    9b50:	9c010000 	stcls	0, cr0, [r1], {-0}
    9b54:	000008c4 	andeq	r0, r0, r4, asr #17
    9b58:	001dae20 	andseq	sl, sp, r0, lsr #28
    9b5c:	000dbc08 	andeq	fp, sp, r8, lsl #24
    9b60:	50011e00 	andpl	r1, r1, r0, lsl #28
    9b64:	00003001 	andeq	r3, r0, r1
    9b68:	00371d30 	eorseq	r1, r7, r0, lsr sp
    9b6c:	023a0100 	eorseq	r0, sl, #0, 2
    9b70:	0008fe01 	andeq	pc, r8, r1, lsl #28
    9b74:	39272500 	stmdbcc	r7!, {r8, sl, sp}
    9b78:	3c010000 	stccc	0, cr0, [r1], {-0}
    9b7c:	00020402 	andeq	r0, r2, r2, lsl #8
    9b80:	17522500 	ldrbne	r2, [r2, -r0, lsl #10]
    9b84:	3d010000 	stccc	0, cr0, [r1, #-0]
    9b88:	00003a02 	andeq	r3, r0, r2, lsl #20
    9b8c:	188c2500 	stmne	ip, {r8, sl, sp}
    9b90:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    9b94:	00003a02 	andeq	r3, r0, r2, lsl #20
    9b98:	37183100 	ldrcc	r3, [r8, -r0, lsl #2]
    9b9c:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    9ba0:	1f300002 	svcne	0x00300002
    9ba4:	01000037 	tsteq	r0, r7, lsr r0
    9ba8:	800102ba 			; <UNDEFINED> instruction: 0x800102ba
    9bac:	25000009 	strcs	r0, [r0, #-9]
    9bb0:	0000186f 	andeq	r1, r0, pc, ror #16
    9bb4:	5b02bc01 	blpl	b8bc0 <__Stack_Size+0xb87c0>
    9bb8:	25000002 	strcs	r0, [r0, #-2]
    9bbc:	00003927 	andeq	r3, r0, r7, lsr #18
    9bc0:	0402bd01 	streq	fp, [r2], #-3329	; 0xd01
    9bc4:	25000002 	strcs	r0, [r0, #-2]
    9bc8:	000038bd 			; <UNDEFINED> instruction: 0x000038bd
    9bcc:	3a02be01 	bcc	b93d8 <__Stack_Size+0xb8fd8>
    9bd0:	25000000 	strcs	r0, [r0, #-0]
    9bd4:	0000381d 	andeq	r3, r0, sp, lsl r8
    9bd8:	3a02c001 	bcc	b9be4 <__Stack_Size+0xb97e4>
    9bdc:	25000000 	strcs	r0, [r0, #-0]
    9be0:	0000365a 	andeq	r3, r0, sl, asr r6
    9be4:	3a02c001 	bcc	b9bf0 <__Stack_Size+0xb97f0>
    9be8:	25000000 	strcs	r0, [r0, #-0]
    9bec:	0000198e 	andeq	r1, r0, lr, lsl #19
    9bf0:	3a02c101 	bcc	b9ffc <__Stack_Size+0xb9bfc>
    9bf4:	25000000 	strcs	r0, [r0, #-0]
    9bf8:	000026ad 	andeq	r2, r0, sp, lsr #13
    9bfc:	3a02c101 	bcc	ba008 <__Stack_Size+0xb9c08>
    9c00:	32000000 	andcc	r0, r0, #0
    9c04:	00000971 	andeq	r0, r0, r1, ror r9
    9c08:	0037ab25 	eorseq	sl, r7, r5, lsr #22
    9c0c:	02cd0100 	sbceq	r0, sp, #0, 2
    9c10:	0000005e 	andeq	r0, r0, lr, asr r0
    9c14:	b8253300 	stmdalt	r5!, {r8, r9, ip, sp}
    9c18:	01000015 	tsteq	r0, r5, lsl r0
    9c1c:	09800346 	stmibeq	r0, {r1, r2, r6, r8, r9}
    9c20:	00000000 	andeq	r0, r0, r0
    9c24:	00003a34 	andeq	r3, r0, r4, lsr sl
    9c28:	38712800 	ldmdacc	r1!, {fp, sp}^
    9c2c:	6d010000 	stcvs	0, cr0, [r1, #-0]
    9c30:	00005e03 	andeq	r5, r0, r3, lsl #28
    9c34:	001de400 	andseq	lr, sp, r0, lsl #8
    9c38:	0002dc08 	andeq	sp, r2, r8, lsl #24
    9c3c:	129c0100 	addsne	r0, ip, #0, 2
    9c40:	3500000b 	strcc	r0, [r0, #-11]
    9c44:	03700104 	cmneq	r0, #4, 2
    9c48:	000009bd 			; <UNDEFINED> instruction: 0x000009bd
    9c4c:	01006236 	tsteq	r0, r6, lsr r2
    9c50:	01ce0372 	biceq	r0, lr, r2, ror r3
    9c54:	77360000 	ldrvc	r0, [r6, -r0]!
    9c58:	03730100 	cmneq	r3, #0, 2
    9c5c:	00000b12 	andeq	r0, r0, r2, lsl fp
    9c60:	361d1b00 	ldrcc	r1, [sp], -r0, lsl #22
    9c64:	74010000 	strvc	r0, [r1], #-0
    9c68:	00099f03 	andeq	r9, r9, r3, lsl #30
    9c6c:	004dbb00 	subeq	fp, sp, r0, lsl #22
    9c70:	36bd3700 	ldrtcc	r3, [sp], r0, lsl #14
    9c74:	7d010000 	stcvc	0, cr0, [r1, #-0]
    9c78:	00004c03 	andeq	r4, r0, r3, lsl #24
    9c7c:	c4380100 	ldrtgt	r0, [r8], #-256	; 0x100
    9c80:	38000008 	stmdacc	r0, {r3}
    9c84:	c608001e 			; <UNDEFINED> instruction: 0xc608001e
    9c88:	01000000 	mrseq	r0, (UNDEF: 0)
    9c8c:	0a5a0392 	beq	168aadc <__Stack_Size+0x168a6dc>
    9c90:	38190000 	ldmdacc	r9, {}	; <UNPREDICTABLE>
    9c94:	c608001e 			; <UNDEFINED> instruction: 0xc608001e
    9c98:	23000000 	movwcs	r0, #0
    9c9c:	000008d1 	ldrdeq	r0, [r0], -r1
    9ca0:	00004dde 	ldrdeq	r4, [r0], -lr
    9ca4:	0008dd23 	andeq	sp, r8, r3, lsr #26
    9ca8:	004e8700 	subeq	r8, lr, r0, lsl #14
    9cac:	08e92300 	stmiaeq	r9!, {r8, r9, sp}^
    9cb0:	4e9a0000 	cdpmi	0, 9, cr0, cr10, cr0, {0}
    9cb4:	f5390000 			; <UNDEFINED> instruction: 0xf5390000
    9cb8:	f8000008 			; <UNDEFINED> instruction: 0xf8000008
    9cbc:	2708001e 	smladcs	r8, lr, r0, r0
    9cc0:	08001e48 	stmdaeq	r0, {r3, r6, r9, sl, fp, ip}
    9cc4:	0000068d 	andeq	r0, r0, sp, lsl #13
    9cc8:	001e821d 	andseq	r8, lr, sp, lsl r2
    9ccc:	000a3408 	andeq	r3, sl, r8, lsl #8
    9cd0:	50011e00 	andpl	r1, r1, r0, lsl #28
    9cd4:	00007402 	andeq	r7, r0, r2, lsl #8
    9cd8:	001e9827 	andseq	r9, lr, r7, lsr #16
    9cdc:	00083708 	andeq	r3, r8, r8, lsl #14
    9ce0:	1eb42700 	cdpne	7, 11, cr2, cr4, cr0, {0}
    9ce4:	06ce0800 	strbeq	r0, [lr], r0, lsl #16
    9ce8:	c2270000 	eorgt	r0, r7, #0
    9cec:	e708001e 	smlad	r8, lr, r0, r0
    9cf0:	27000004 	strcs	r0, [r0, -r4]
    9cf4:	08001ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, ip}
    9cf8:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    9cfc:	fe3a0000 	cdp2	0, 3, cr0, cr10, cr0, {0}
    9d00:	fe000008 	cdp2	0, 0, cr0, cr0, cr8, {0}
    9d04:	6008001e 	andvs	r0, r8, lr, lsl r0
    9d08:	0100000c 	tsteq	r0, ip
    9d0c:	0af60397 	beq	ffd8ab70 <SCS_BASE+0x1fd7cb70>
    9d10:	602a0000 	eorvs	r0, sl, r0
    9d14:	2300000c 	movwcs	r0, #12
    9d18:	0000090b 	andeq	r0, r0, fp, lsl #18
    9d1c:	00004eb9 			; <UNDEFINED> instruction: 0x00004eb9
    9d20:	00091723 	andeq	r1, r9, r3, lsr #14
    9d24:	004f3900 	subeq	r3, pc, r0, lsl #18
    9d28:	09232300 	stmdbeq	r3!, {r8, r9, sp}
    9d2c:	4f630000 	svcmi	0x00630000
    9d30:	2f230000 	svccs	0x00230000
    9d34:	8c000009 	stchi	0, cr0, [r0], {9}
    9d38:	2300004f 	movwcs	r0, #79	; 0x4f
    9d3c:	0000093b 	andeq	r0, r0, fp, lsr r9
    9d40:	00004f9f 	muleq	r0, pc, pc	; <UNPREDICTABLE>
    9d44:	00094723 	andeq	r4, r9, r3, lsr #14
    9d48:	004fba00 	subeq	fp, pc, r0, lsl #20
    9d4c:	09532300 	ldmdbeq	r3, {r8, r9, sp}^
    9d50:	4fda0000 	svcmi	0x00da0000
    9d54:	08170000 	ldmdaeq	r7, {}	; <UNPREDICTABLE>
    9d58:	2208001f 	andcs	r0, r8, #31
    9d5c:	c9000000 	stmdbgt	r0, {}	; <UNPREDICTABLE>
    9d60:	2300000a 	movwcs	r0, #10
    9d64:	00000964 	andeq	r0, r0, r4, ror #18
    9d68:	00004fed 	andeq	r4, r0, sp, ror #31
    9d6c:	202e1700 	eorcs	r1, lr, r0, lsl #14
    9d70:	005e0800 	subseq	r0, lr, r0, lsl #16
    9d74:	0ae80000 	beq	ffa09d7c <SCS_BASE+0x1f9fbd7c>
    9d78:	723b0000 	eorsvc	r0, fp, #0
    9d7c:	02000009 	andeq	r0, r0, #9
    9d80:	8a276491 	bhi	9e2fcc <__Stack_Size+0x9e2bcc>
    9d84:	c2080020 	andgt	r0, r8, #32
    9d88:	00000005 	andeq	r0, r0, r5
    9d8c:	001ff03c 	andseq	pc, pc, ip, lsr r0	; <UNPREDICTABLE>
    9d90:	50011e08 	andpl	r1, r1, r8, lsl #28
    9d94:	00007402 	andeq	r7, r0, r2, lsl #8
    9d98:	18270000 	stmdane	r7!, {}	; <UNPREDICTABLE>
    9d9c:	e508001e 	str	r0, [r8, #-30]
    9da0:	2700000d 	strcs	r0, [r0, -sp]
    9da4:	08001e22 	stmdaeq	r0, {r1, r5, r9, sl, fp, ip}
    9da8:	00000de5 	andeq	r0, r0, r5, ror #27
    9dac:	00209c27 	eoreq	r9, r0, r7, lsr #24
    9db0:	00089a08 	andeq	r9, r8, r8, lsl #20
    9db4:	040a0000 	streq	r0, [sl], #-0
    9db8:	0000004c 	andeq	r0, r0, ip, asr #32
    9dbc:	0037ec30 	eorseq	lr, r7, r0, lsr ip
    9dc0:	01b70100 			; <UNDEFINED> instruction: 0x01b70100
    9dc4:	000b5801 	andeq	r5, fp, r1, lsl #16
    9dc8:	37512500 	ldrbcc	r2, [r1, -r0, lsl #10]
    9dcc:	b9010000 	stmdblt	r1, {}	; <UNPREDICTABLE>
    9dd0:	00068701 	andeq	r8, r6, r1, lsl #14
    9dd4:	37c92500 	strbcc	r2, [r9, r0, lsl #10]
    9dd8:	ba010000 	blt	49de0 <__Stack_Size+0x499e0>
    9ddc:	00003a01 	andeq	r3, r0, r1, lsl #20
    9de0:	ad253300 	stcge	3, cr3, [r5, #-0]
    9de4:	01000000 	mrseq	r0, (UNDEF: 0)
    9de8:	01ce01c0 	biceq	r0, lr, r0, asr #3
    9dec:	32250000 	eorcc	r0, r5, #0
    9df0:	0100003d 	tsteq	r0, sp, lsr r0
    9df4:	003a01c1 	eorseq	r0, sl, r1, asr #3
    9df8:	00000000 	andeq	r0, r0, r0
    9dfc:	00360728 	eorseq	r0, r6, r8, lsr #14
    9e00:	03cb0100 	biceq	r0, fp, #0, 2
    9e04:	0000005e 	andeq	r0, r0, lr, asr r0
    9e08:	080020c0 	stmdaeq	r0, {r6, r7, sp}
    9e0c:	000000cc 	andeq	r0, r0, ip, asr #1
    9e10:	0c2a9c01 	stceq	12, cr9, [sl], #-4
    9e14:	8c1b0000 	ldchi	0, cr0, [fp], {-0}
    9e18:	01000018 	tsteq	r0, r8, lsl r0
    9e1c:	003a03cd 	eorseq	r0, sl, sp, asr #7
    9e20:	500b0000 	andpl	r0, fp, r0
    9e24:	18380000 	ldmdane	r8!, {}	; <UNPREDICTABLE>
    9e28:	d800000b 	stmdale	r0, {r0, r1, r3}
    9e2c:	7c080020 	stcvc	0, cr0, [r8], {32}
    9e30:	01000000 	mrseq	r0, (UNDEF: 0)
    9e34:	0c2003d6 	stceq	3, cr0, [r0], #-856	; 0xfffffca8
    9e38:	d8190000 	ldmdale	r9, {}	; <UNPREDICTABLE>
    9e3c:	7c080020 	stcvc	0, cr0, [r8], {32}
    9e40:	23000000 	movwcs	r0, #0
    9e44:	00000b25 	andeq	r0, r0, r5, lsr #22
    9e48:	00005058 	andeq	r5, r0, r8, asr r0
    9e4c:	000b3123 	andeq	r3, fp, r3, lsr #2
    9e50:	00506d00 	subseq	r6, r0, r0, lsl #26
    9e54:	20e01700 	rsccs	r1, r0, r0, lsl #14
    9e58:	002a0800 	eoreq	r0, sl, r0, lsl #16
    9e5c:	0c0a0000 	stceq	0, cr0, [sl], {-0}
    9e60:	3e230000 	cdpcc	0, 2, cr0, cr3, cr0, {0}
    9e64:	8000000b 	andhi	r0, r0, fp
    9e68:	23000050 	movwcs	r0, #80	; 0x50
    9e6c:	00000b4a 	andeq	r0, r0, sl, asr #22
    9e70:	0000509e 	muleq	r0, lr, r0
    9e74:	0020ec1d 	eoreq	lr, r0, sp, lsl ip
    9e78:	000be008 	andeq	lr, fp, r8
    9e7c:	50011e00 	andpl	r1, r1, r0, lsl #28
    9e80:	00007602 	andeq	r7, r0, r2, lsl #12
    9e84:	0021001f 	eoreq	r0, r1, pc, lsl r0
    9e88:	000dfb08 	andeq	pc, sp, r8, lsl #22
    9e8c:	000bf300 	andeq	pc, fp, r0, lsl #6
    9e90:	50011e00 	andpl	r1, r1, r0, lsl #28
    9e94:	20003001 	andcs	r3, r0, r1
    9e98:	0800210a 	stmdaeq	r0, {r1, r3, r8, sp}
    9e9c:	00000e11 	andeq	r0, r0, r1, lsl lr
    9ea0:	0252011e 	subseq	r0, r2, #-2147483641	; 0x80000007
    9ea4:	011e0076 	tsteq	lr, r6, ror r0
    9ea8:	00770250 	rsbseq	r0, r7, r0, asr r2
    9eac:	1e200000 	cdpne	0, 2, cr0, cr0, cr0, {0}
    9eb0:	7c080021 	stcvc	0, cr0, [r8], {33}	; 0x21
    9eb4:	1e00000d 	cdpne	0, 0, cr0, cr0, cr13, {0}
    9eb8:	30015101 	andcc	r5, r1, r1, lsl #2
    9ebc:	0150011e 	cmpeq	r0, lr, lsl r1
    9ec0:	00000030 	andeq	r0, r0, r0, lsr r0
    9ec4:	0021743d 	eoreq	r7, r1, sp, lsr r4
    9ec8:	00089a08 	andeq	r9, r8, r8, lsl #20
    9ecc:	6b3e0000 	blvs	f89ed4 <__Stack_Size+0xf89ad4>
    9ed0:	01000016 	tsteq	r0, r6, lsl r0
    9ed4:	218c0422 	orrcs	r0, ip, r2, lsr #8
    9ed8:	00400800 	subeq	r0, r0, r0, lsl #16
    9edc:	9c010000 	stcls	0, cr0, [r1], {-0}
    9ee0:	00000c6d 	andeq	r0, r0, sp, ror #24
    9ee4:	6c61563f 	stclvs	6, cr5, [r1], #-252	; 0xffffff04
    9ee8:	04220100 	strteq	r0, [r2], #-256	; 0x100
    9eec:	0000005e 	andeq	r0, r0, lr, asr r0
    9ef0:	000050ec 	andeq	r5, r0, ip, ror #1
    9ef4:	01006940 	tsteq	r0, r0, asr #18
    9ef8:	003a0427 	eorseq	r0, sl, r7, lsr #8
    9efc:	52010000 	andpl	r0, r1, #0
    9f00:	50456e26 	subpl	r6, r5, r6, lsr #28
    9f04:	04280100 	strteq	r0, [r8], #-256	; 0x100
    9f08:	0000003a 	andeq	r0, r0, sl, lsr r0
    9f0c:	0000510d 	andeq	r5, r0, sp, lsl #2
    9f10:	36632800 	strbtcc	r2, [r3], -r0, lsl #16
    9f14:	a3010000 	movwge	r0, #4096	; 0x1000
    9f18:	00005e03 	andeq	r5, r0, r3, lsl #28
    9f1c:	0021cc00 	eoreq	ip, r1, r0, lsl #24
    9f20:	00005c08 	andeq	r5, r0, r8, lsl #24
    9f24:	b39c0100 	orrslt	r0, ip, #0, 2
    9f28:	1b00000c 	blne	9f60 <__Stack_Size+0x9b60>
    9f2c:	0000188c 	andeq	r1, r0, ip, lsl #17
    9f30:	3a03a501 	bcc	f333c <__Stack_Size+0xf2f3c>
    9f34:	20000000 	andcs	r0, r0, r0
    9f38:	27000051 	smlsdcs	r0, r1, r0, r0
    9f3c:	080021e0 	stmdaeq	r0, {r5, r6, r7, r8, sp}
    9f40:	000005c2 	andeq	r0, r0, r2, asr #11
    9f44:	0021fc27 	eoreq	pc, r1, r7, lsr #24
    9f48:	000c2a08 	andeq	r2, ip, r8, lsl #20
    9f4c:	221a3d00 	andscs	r3, sl, #0, 26
    9f50:	089a0800 	ldmeq	sl, {fp}
    9f54:	41000000 	mrsmi	r0, (UNDEF: 0)
    9f58:	000039c1 	andeq	r3, r0, r1, asr #19
    9f5c:	28043a01 	stmdacs	r4, {r0, r9, fp, ip, sp}
    9f60:	02080022 	andeq	r0, r8, #34	; 0x22
    9f64:	01000000 	mrseq	r0, (UNDEF: 0)
    9f68:	13d6429c 	bicsne	r4, r6, #156, 4	; 0xc0000009
    9f6c:	ee040000 	cdp	0, 0, cr0, cr4, cr0, {0}
    9f70:	00000458 	andeq	r0, r0, r8, asr r4
    9f74:	0015e742 	andseq	lr, r5, r2, asr #14
    9f78:	91f00400 	mvnsls	r0, r0, lsl #8
    9f7c:	42000002 	andmi	r0, r0, #2
    9f80:	0000392e 	andeq	r3, r0, lr, lsr #18
    9f84:	0ce6f404 	cfstrdeq	mvd15, [r6], #16
    9f88:	4c340000 	ldcmi	0, cr0, [r4], #-0
    9f8c:	42000000 	andmi	r0, r0, #0
    9f90:	0000398a 	andeq	r3, r0, sl, lsl #19
    9f94:	0ce6f504 	cfstr64eq	mvdx15, [r6], #16
    9f98:	c0420000 	subgt	r0, r2, r0
    9f9c:	05000015 	streq	r0, [r0, #-21]
    9fa0:	000d0122 	andeq	r0, sp, r2, lsr #2
    9fa4:	78040a00 	stmdavc	r4, {r9, fp}
    9fa8:	42000003 	andmi	r0, r0, #3
    9fac:	0000359e 	muleq	r0, lr, r5
    9fb0:	0d122505 	cfldr32eq	mvfx2, [r2, #-20]	; 0xffffffec
    9fb4:	040a0000 	streq	r0, [sl], #-0
    9fb8:	00000458 	andeq	r0, r0, r8, asr r4
    9fbc:	00356342 	eorseq	r6, r5, r2, asr #6
    9fc0:	232a0500 	teqcs	sl, #0, 10
    9fc4:	0a00000d 	beq	a000 <__Stack_Size+0x9c00>
    9fc8:	0004dc04 	andeq	sp, r4, r4, lsl #24
    9fcc:	36e94300 	strbtcc	r4, [r9], r0, lsl #6
    9fd0:	2b010000 	blcs	49fd8 <__Stack_Size+0x49bd8>
    9fd4:	000002dc 	ldrdeq	r0, [r0], -ip
    9fd8:	071a0305 	ldreq	r0, [sl, -r5, lsl #6]
    9fdc:	3a432000 	bcc	10d1fe4 <__Stack_Size+0x10d1be4>
    9fe0:	01000037 	tsteq	r0, r7, lsr r0
    9fe4:	0000842d 	andeq	r8, r0, sp, lsr #8
    9fe8:	30030500 	andcc	r0, r3, r0, lsl #10
    9fec:	44200001 	strtmi	r0, [r0], #-1
    9ff0:	000036dd 	ldrdeq	r3, [r0], -sp
    9ff4:	4c028506 	cfstr32mi	mvfx8, [r2], {6}
    9ff8:	61000000 	mrsvs	r0, (UNDEF: 0)
    9ffc:	0c00000d 	stceq	0, cr0, [r0], {13}
    a000:	0000005e 	andeq	r0, r0, lr, asr r0
    a004:	1adf4500 	bne	ff7db40c <SCS_BASE+0x1f7cd40c>
    a008:	19070000 	stmdbne	r7, {}	; <UNPREDICTABLE>
    a00c:	00000d7c 	andeq	r0, r0, ip, ror sp
    a010:	0001ce0c 	andeq	ip, r1, ip, lsl #28
    a014:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a018:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a01c:	00000000 	andeq	r0, r0, r0
    a020:	001a6f46 	andseq	r6, sl, r6, asr #30
    a024:	02880600 	addeq	r0, r8, #0, 12
    a028:	00000d93 	muleq	r0, r3, sp
    a02c:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a030:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a034:	46000000 	strmi	r0, [r0], -r0
    a038:	0000385b 	andeq	r3, r0, fp, asr r8
    a03c:	a5028006 	strge	r8, [r2, #-6]
    a040:	0c00000d 	stceq	0, cr0, [r0], {13}
    a044:	0000005e 	andeq	r0, r0, lr, asr r0
    a048:	14c04600 	strbne	r4, [r0], #1536	; 0x600
    a04c:	6c060000 	stcvs	0, cr0, [r6], {-0}
    a050:	000dbc02 	andeq	fp, sp, r2, lsl #24
    a054:	005e0c00 	subseq	r0, lr, r0, lsl #24
    a058:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a05c:	00000000 	andeq	r0, r0, r0
    a060:	001a2846 	andseq	r2, sl, r6, asr #16
    a064:	02890600 	addeq	r0, r9, #0, 12
    a068:	00000dd3 	ldrdeq	r0, [r0], -r3
    a06c:	00005e0c 	andeq	r5, r0, ip, lsl #28
    a070:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a074:	46000000 	strmi	r0, [r0], -r0
    a078:	000037bc 			; <UNDEFINED> instruction: 0x000037bc
    a07c:	e5027f06 	str	r7, [r2, #-3846]	; 0xf06
    a080:	0c00000d 	stceq	0, cr0, [r0], {13}
    a084:	0000005e 	andeq	r0, r0, lr, asr r0
    a088:	37b34400 	ldrcc	r4, [r3, r0, lsl #8]!
    a08c:	99060000 	stmdbls	r6, {}	; <UNPREDICTABLE>
    a090:	00004c02 	andeq	r4, r0, r2, lsl #24
    a094:	000dfb00 	andeq	pc, sp, r0, lsl #22
    a098:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a09c:	44000000 	strmi	r0, [r0], #-0
    a0a0:	00003622 	andeq	r3, r0, r2, lsr #12
    a0a4:	4c028606 	stcmi	6, cr8, [r2], {6}
    a0a8:	11000000 	mrsne	r0, (UNDEF: 0)
    a0ac:	0c00000e 	stceq	0, cr0, [r0], {14}
    a0b0:	0000005e 	andeq	r0, r0, lr, asr r0
    a0b4:	38ee4700 	stmiacc	lr!, {r8, r9, sl, lr}^
    a0b8:	1a070000 	bne	1ca0c0 <__Stack_Size+0x1c9cc0>
    a0bc:	0001ce0c 	andeq	ip, r1, ip, lsl #28
    a0c0:	004c0c00 	subeq	r0, ip, r0, lsl #24
    a0c4:	4c0c0000 	stcmi	0, cr0, [ip], {-0}
    a0c8:	00000000 	andeq	r0, r0, r0
    a0cc:	00017700 	andeq	r7, r1, r0, lsl #14
    a0d0:	82000400 	andhi	r0, r0, #0, 8
    a0d4:	04000023 	streq	r0, [r0], #-35	; 0x23
    a0d8:	00002901 	andeq	r2, r0, r1, lsl #18
    a0dc:	39fd0100 	ldmibcc	sp!, {r8}^
    a0e0:	039f0000 	orrseq	r0, pc, #0
    a0e4:	0d000000 	stceq	0, cr0, [r0, #-0]
    a0e8:	00000000 	andeq	r0, r0, r0
    a0ec:	2f1b0000 	svccs	0x001b0000
    a0f0:	04020000 	streq	r0, [r2], #-0
    a0f4:	00082605 	andeq	r2, r8, r5, lsl #12
    a0f8:	05020200 	streq	r0, [r2, #-512]	; 0x200
    a0fc:	000007f8 	strdeq	r0, [r0], -r8
    a100:	d7060102 	strle	r0, [r6, -r2, lsl #2]
    a104:	03000009 	movweq	r0, #9
    a108:	00323375 	eorseq	r3, r2, r5, ror r3
    a10c:	00452702 	subeq	r2, r5, r2, lsl #14
    a110:	04020000 	streq	r0, [r2], #-0
    a114:	00093307 	andeq	r3, r9, r7, lsl #6
    a118:	31750300 	cmncc	r5, r0, lsl #6
    a11c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    a120:	00000057 	andeq	r0, r0, r7, asr r0
    a124:	d0070202 	andle	r0, r7, r2, lsl #4
    a128:	0300000b 	movweq	r0, #11
    a12c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    a130:	00006829 	andeq	r6, r0, r9, lsr #16
    a134:	08010200 	stmdaeq	r1, {r9}
    a138:	000009d5 	ldrdeq	r0, [r0], -r5
    a13c:	2a070402 	bcs	1cb14c <__Stack_Size+0x1cad4c>
    a140:	04000009 	streq	r0, [r0], #-9
    a144:	00005e04 	andeq	r5, r0, r4, lsl #28
    a148:	1adf0500 	bne	ff7cb550 <SCS_BASE+0x1f7bd550>
    a14c:	24010000 	strcs	r0, [r1], #-0
    a150:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
    a154:	00000030 	andeq	r0, r0, r0, lsr r0
    a158:	01049c01 	tsteq	r4, r1, lsl #24
    a15c:	cd060000 	stcgt	0, cr0, [r6, #-0]
    a160:	01000039 	tsteq	r0, r9, lsr r0
    a164:	00007624 	andeq	r7, r0, r4, lsr #12
    a168:	00516600 	subseq	r6, r1, r0, lsl #12
    a16c:	39ea0600 	stmibcc	sl!, {r9, sl}^
    a170:	24010000 	strcs	r0, [r1], #-0
    a174:	0000004c 	andeq	r0, r0, ip, asr #32
    a178:	000051ab 	andeq	r5, r0, fp, lsr #3
    a17c:	0039d606 	eorseq	sp, r9, r6, lsl #12
    a180:	4c240100 	stfmis	f0, [r4], #-0
    a184:	cc000000 	stcgt	0, cr0, [r0], {-0}
    a188:	07000051 	smlsdeq	r0, r1, r0, r0
    a18c:	2601006e 	strcs	r0, [r1], -lr, rrx
    a190:	0000003a 	andeq	r0, r0, sl, lsr r0
    a194:	69085201 	stmdbvs	r8, {r0, r9, ip, lr}
    a198:	3a270100 	bcc	9ca5a0 <__Stack_Size+0x9ca1a0>
    a19c:	ed000000 	stc	0, cr0, [r0, #-0]
    a1a0:	09000051 	stmdbeq	r0, {r0, r4, r6}
    a1a4:	000039de 	ldrdeq	r3, [r0], -lr
    a1a8:	003a2701 	eorseq	r2, sl, r1, lsl #14
    a1ac:	524c0000 	subpl	r0, ip, #0
    a1b0:	e4090000 	str	r0, [r9], #-0
    a1b4:	01000039 	tsteq	r0, r9, lsr r0
    a1b8:	00003a27 	andeq	r3, r0, r7, lsr #20
    a1bc:	00528300 	subseq	r8, r2, r0, lsl #6
    a1c0:	39f60900 	ldmibcc	r6!, {r8, fp}^
    a1c4:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    a1c8:	00000104 	andeq	r0, r0, r4, lsl #2
    a1cc:	000052a7 	andeq	r5, r0, r7, lsr #5
    a1d0:	4c040400 	cfstrsmi	mvf0, [r4], {-0}
    a1d4:	05000000 	streq	r0, [r0, #-0]
    a1d8:	000038ee 	andeq	r3, r0, lr, ror #17
    a1dc:	225a3d01 	subscs	r3, sl, #1, 26	; 0x40
    a1e0:	00240800 	eoreq	r0, r4, r0, lsl #16
    a1e4:	9c010000 	stcls	0, cr0, [r1], {-0}
    a1e8:	00000174 	andeq	r0, r0, r4, ror r1
    a1ec:	0039cd06 	eorseq	ip, r9, r6, lsl #26
    a1f0:	763d0100 	ldrtvc	r0, [sp], -r0, lsl #2
    a1f4:	e2000000 	and	r0, r0, #0
    a1f8:	06000052 			; <UNDEFINED> instruction: 0x06000052
    a1fc:	000039ea 	andeq	r3, r0, sl, ror #19
    a200:	004c3d01 	subeq	r3, ip, r1, lsl #26
    a204:	53190000 	tstpl	r9, #0
    a208:	d6060000 	strle	r0, [r6], -r0
    a20c:	01000039 	tsteq	r0, r9, lsr r0
    a210:	00004c3d 	andeq	r4, r0, sp, lsr ip
    a214:	00533a00 	subseq	r3, r3, r0, lsl #20
    a218:	006e0700 	rsbeq	r0, lr, r0, lsl #14
    a21c:	003a3f01 	eorseq	r3, sl, r1, lsl #30
    a220:	52010000 	andpl	r0, r1, #0
    a224:	01006908 	tsteq	r0, r8, lsl #18
    a228:	00003a40 	andeq	r3, r0, r0, asr #20
    a22c:	00535b00 	subseq	r5, r3, r0, lsl #22
    a230:	39f60900 	ldmibcc	r6!, {r8, fp}^
    a234:	41010000 	mrsmi	r0, (UNDEF: 1)
    a238:	00000174 	andeq	r0, r0, r4, ror r1
    a23c:	000053ba 			; <UNDEFINED> instruction: 0x000053ba
    a240:	3a040400 	bcc	10b248 <__Stack_Size+0x10ae48>
    a244:	00000000 	andeq	r0, r0, r0
    a248:	00000c93 	muleq	r0, r3, ip
    a24c:	240d0004 	strcs	r0, [sp], #-4
    a250:	01040000 	mrseq	r0, (UNDEF: 4)
    a254:	00000029 	andeq	r0, r0, r9, lsr #32
    a258:	003b4a01 	eorseq	r4, fp, r1, lsl #20
    a25c:	00039f00 	andeq	r9, r3, r0, lsl #30
    a260:	000dc800 	andeq	ip, sp, r0, lsl #16
    a264:	00000000 	andeq	r0, r0, r0
    a268:	002fc400 	eoreq	ip, pc, r0, lsl #8
    a26c:	05040200 	streq	r0, [r4, #-512]	; 0x200
    a270:	00000826 	andeq	r0, r0, r6, lsr #16
    a274:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    a278:	02000007 	andeq	r0, r0, #7
    a27c:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    a280:	75030000 	strvc	r0, [r3, #-0]
    a284:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    a288:	00004527 	andeq	r4, r0, r7, lsr #10
    a28c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    a290:	00000933 	andeq	r0, r0, r3, lsr r9
    a294:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    a298:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    a29c:	02000000 	andeq	r0, r0, #0
    a2a0:	0bd00702 	bleq	ff40beb0 <SCS_BASE+0x1f3fdeb0>
    a2a4:	75030000 	strvc	r0, [r3, #-0]
    a2a8:	29020038 	stmdbcs	r2, {r3, r4, r5}
    a2ac:	00000068 	andeq	r0, r0, r8, rrx
    a2b0:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    a2b4:	02000009 	andeq	r0, r0, #9
    a2b8:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    a2bc:	7d040000 	stcvc	0, cr0, [r4, #-0]
    a2c0:	0100003a 	tsteq	r0, sl, lsr r0
    a2c4:	00951803 	addseq	r1, r5, r3, lsl #16
    a2c8:	17050000 	strne	r0, [r5, -r0]
    a2cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    a2d0:	003c1605 	eorseq	r1, ip, r5, lsl #12
    a2d4:	b9050100 	stmdblt	r5, {r8}
    a2d8:	0200003a 	andeq	r0, r0, #58	; 0x3a
    a2dc:	3a7e0600 	bcc	1f8bae4 <__Stack_Size+0x1f8b6e4>
    a2e0:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    a2e4:	00000076 	andeq	r0, r0, r6, ror r0
    a2e8:	003cb907 	eorseq	fp, ip, r7, lsl #18
    a2ec:	4c9c0100 	ldfmis	f0, [ip], {0}
    a2f0:	01000000 	mrseq	r0, (UNDEF: 0)
    a2f4:	000000bc 	strheq	r0, [r0], -ip
    a2f8:	003b9208 	eorseq	r9, fp, r8, lsl #4
    a2fc:	5e9c0100 	fmlple	f0, f4, f0
    a300:	00000000 	andeq	r0, r0, r0
    a304:	003a8a09 	eorseq	r8, sl, r9, lsl #20
    a308:	00230100 	eoreq	r0, r3, r0, lsl #2
    a30c:	0c000000 	stceq	0, cr0, [r0], {-0}
    a310:	01000000 	mrseq	r0, (UNDEF: 0)
    a314:	0000df9c 	muleq	r0, ip, pc	; <UNPREDICTABLE>
    a318:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a31c:	23010000 	movwcs	r0, #4096	; 0x1000
    a320:	0000004c 	andeq	r0, r0, ip, asr #32
    a324:	0b005001 	bleq	1e330 <__Stack_Size+0x1df30>
    a328:	00003ae6 	andeq	r3, r0, r6, ror #21
    a32c:	004c2f01 	subeq	r2, ip, r1, lsl #30
    a330:	00000000 	andeq	r0, r0, r0
    a334:	000c0000 	andeq	r0, ip, r0
    a338:	9c010000 	stcls	0, cr0, [r1], {-0}
    a33c:	003a5309 	eorseq	r5, sl, r9, lsl #6
    a340:	003b0100 	eorseq	r0, fp, r0, lsl #2
    a344:	0c000000 	stceq	0, cr0, [r0], {-0}
    a348:	01000000 	mrseq	r0, (UNDEF: 0)
    a34c:	0001179c 	muleq	r1, ip, r7
    a350:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a354:	3b010000 	blcc	4a35c <__Stack_Size+0x49f5c>
    a358:	0000004c 	andeq	r0, r0, ip, asr #32
    a35c:	0b005001 	bleq	1e368 <__Stack_Size+0x1df68>
    a360:	00003c62 	andeq	r3, r0, r2, ror #24
    a364:	004c4701 	subeq	r4, ip, r1, lsl #14
    a368:	00000000 	andeq	r0, r0, r0
    a36c:	000c0000 	andeq	r0, ip, r0
    a370:	9c010000 	stcls	0, cr0, [r1], {-0}
    a374:	003af50b 	eorseq	pc, sl, fp, lsl #10
    a378:	4c530100 	ldfmie	f0, [r3], {-0}
    a37c:	00000000 	andeq	r0, r0, r0
    a380:	0c000000 	stceq	0, cr0, [r0], {-0}
    a384:	01000000 	mrseq	r0, (UNDEF: 0)
    a388:	3b89099c 	blcc	fe24ca00 <SCS_BASE+0x1e23ea00>
    a38c:	5f010000 	svcpl	0x00010000
    a390:	00000000 	andeq	r0, r0, r0
    a394:	0000000c 	andeq	r0, r0, ip
    a398:	01649c01 	cmneq	r4, r1, lsl #24
    a39c:	af0a0000 	svcge	0x000a0000
    a3a0:	0100003c 	tsteq	r0, ip, lsr r0
    a3a4:	00004c5f 	andeq	r4, r0, pc, asr ip
    a3a8:	00500100 	subseq	r0, r0, r0, lsl #2
    a3ac:	003b020b 	eorseq	r0, fp, fp, lsl #4
    a3b0:	4c6b0100 	stfmie	f0, [fp], #-0
    a3b4:	00000000 	andeq	r0, r0, r0
    a3b8:	0c000000 	stceq	0, cr0, [r0], {-0}
    a3bc:	01000000 	mrseq	r0, (UNDEF: 0)
    a3c0:	164a099c 			; <UNDEFINED> instruction: 0x164a099c
    a3c4:	77010000 	strvc	r0, [r1, -r0]
    a3c8:	08002280 	stmdaeq	r0, {r7, r9, sp}
    a3cc:	00000010 	andeq	r0, r0, r0, lsl r0
    a3d0:	019c9c01 	orrseq	r9, ip, r1, lsl #24
    a3d4:	af0a0000 	svcge	0x000a0000
    a3d8:	0100003c 	tsteq	r0, ip, lsr r0
    a3dc:	00004c77 	andeq	r4, r0, r7, ror ip
    a3e0:	00500100 	subseq	r0, r0, r0, lsl #2
    a3e4:	003a490b 	eorseq	r4, sl, fp, lsl #18
    a3e8:	4c830100 	stfmis	f0, [r3], {0}
    a3ec:	00000000 	andeq	r0, r0, r0
    a3f0:	0c000000 	stceq	0, cr0, [r0], {-0}
    a3f4:	01000000 	mrseq	r0, (UNDEF: 0)
    a3f8:	3aad099c 	bcc	feb4ca70 <SCS_BASE+0x1eb3ea70>
    a3fc:	90010000 	andls	r0, r1, r0
    a400:	00000000 	andeq	r0, r0, r0
    a404:	0000000e 	andeq	r0, r0, lr
    a408:	01e39c01 	mvneq	r9, r1, lsl #24
    a40c:	920c0000 	andls	r0, ip, #0
    a410:	0100003b 	tsteq	r0, fp, lsr r0
    a414:	00005e90 	muleq	r0, r0, lr
    a418:	0053f500 	subseq	pc, r3, r0, lsl #10
    a41c:	3caf0a00 	vstmiacc	pc!, {s0-s-1}
    a420:	90010000 	andls	r0, r1, r0
    a424:	0000004c 	andeq	r0, r0, ip, asr #32
    a428:	0d005101 	stfeqs	f5, [r0, #-4]
    a42c:	000000a0 	andeq	r0, r0, r0, lsr #1
    a430:	00000000 	andeq	r0, r0, r0
    a434:	00000010 	andeq	r0, r0, r0, lsl r0
    a438:	02009c01 	andeq	r9, r0, #256	; 0x100
    a43c:	b00e0000 	andlt	r0, lr, r0
    a440:	16000000 	strne	r0, [r0], -r0
    a444:	00000054 	andeq	r0, r0, r4, asr r0
    a448:	0014ce09 	andseq	ip, r4, r9, lsl #28
    a44c:	90a90100 	adcls	r0, r9, r0, lsl #2
    a450:	1c080022 	stcne	0, cr0, [r8], {34}	; 0x22
    a454:	01000000 	mrseq	r0, (UNDEF: 0)
    a458:	0002349c 	muleq	r2, ip, r4
    a45c:	3b920c00 	blcc	fe48d464 <SCS_BASE+0x1e47f464>
    a460:	a9010000 	stmdbge	r1, {}	; <UNPREDICTABLE>
    a464:	0000005e 	andeq	r0, r0, lr, asr r0
    a468:	00005437 	andeq	r5, r0, r7, lsr r4
    a46c:	003afc0c 	eorseq	pc, sl, ip, lsl #24
    a470:	4ca90100 	stfmis	f0, [r9]
    a474:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    a478:	00000054 	andeq	r0, r0, r4, asr r0
    a47c:	003d1c0f 	eorseq	r1, sp, pc, lsl #24
    a480:	4cb50100 	ldfmis	f0, [r5]
    a484:	00000000 	andeq	r0, r0, r0
    a488:	12000000 	andne	r0, r0, #0
    a48c:	01000000 	mrseq	r0, (UNDEF: 0)
    a490:	00025d9c 	muleq	r2, ip, sp
    a494:	3b920c00 	blcc	fe48d49c <SCS_BASE+0x1e47f49c>
    a498:	b5010000 	strlt	r0, [r1, #-0]
    a49c:	0000005e 	andeq	r0, r0, lr, asr r0
    a4a0:	00005479 	andeq	r5, r0, r9, ror r4
    a4a4:	14c00900 	strbne	r0, [r0], #2304	; 0x900
    a4a8:	c2010000 	andgt	r0, r1, #0
    a4ac:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
    a4b0:	00000032 	andeq	r0, r0, r2, lsr r0
    a4b4:	02a89c01 	adceq	r9, r8, #256	; 0x100
    a4b8:	920c0000 	andls	r0, ip, #0
    a4bc:	0100003b 	tsteq	r0, fp, lsr r0
    a4c0:	00005ec2 	andeq	r5, r0, r2, asr #29
    a4c4:	00549a00 	subseq	r9, r4, r0, lsl #20
    a4c8:	1a7e0a00 	bne	1f8ccd0 <__Stack_Size+0x1f8c8d0>
    a4cc:	c2010000 	andgt	r0, r1, #0
    a4d0:	0000004c 	andeq	r0, r0, ip, asr #32
    a4d4:	ac105101 	ldfges	f5, [r0], {1}
    a4d8:	32080022 	andcc	r0, r8, #34	; 0x22
    a4dc:	11000000 	mrsne	r0, (UNDEF: 0)
    a4e0:	00003868 	andeq	r3, r0, r8, ror #16
    a4e4:	004cc401 	subeq	ip, ip, r1, lsl #8
    a4e8:	54bb0000 	ldrtpl	r0, [fp], #0
    a4ec:	00000000 	andeq	r0, r0, r0
    a4f0:	0016e209 	andseq	lr, r6, r9, lsl #4
    a4f4:	decf0100 	pollee	f0, f7, f0
    a4f8:	32080022 	andcc	r0, r8, #34	; 0x22
    a4fc:	01000000 	mrseq	r0, (UNDEF: 0)
    a500:	0002f39c 	muleq	r2, ip, r3
    a504:	3b920c00 	blcc	fe48d50c <SCS_BASE+0x1e47f50c>
    a508:	cf010000 	svcgt	0x00010000
    a50c:	0000005e 	andeq	r0, r0, lr, asr r0
    a510:	000054ce 	andeq	r5, r0, lr, asr #9
    a514:	001a7e0a 	andseq	r7, sl, sl, lsl #28
    a518:	4ccf0100 	stfmie	f0, [pc], {0}
    a51c:	01000000 	mrseq	r0, (UNDEF: 0)
    a520:	22de1051 	sbcscs	r1, lr, #81	; 0x51
    a524:	00320800 	eorseq	r0, r2, r0, lsl #16
    a528:	68110000 	ldmdavs	r1, {}	; <UNPREDICTABLE>
    a52c:	01000038 	tsteq	r0, r8, lsr r0
    a530:	00004cd1 	ldrdeq	r4, [r0], -r1
    a534:	0054ef00 	subseq	lr, r4, r0, lsl #30
    a538:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    a53c:	00003c9a 	muleq	r0, sl, ip
    a540:	0000dc01 	andeq	sp, r0, r1, lsl #24
    a544:	00240000 	eoreq	r0, r4, r0
    a548:	9c010000 	stcls	0, cr0, [r1], {-0}
    a54c:	00000349 	andeq	r0, r0, r9, asr #6
    a550:	003b920c 	eorseq	r9, fp, ip, lsl #4
    a554:	5edc0100 	cdppl	1, 13, cr0, cr12, cr0, {0}
    a558:	02000000 	andeq	r0, r0, #0
    a55c:	0a000055 	beq	a6b8 <__Stack_Size+0xa2b8>
    a560:	00003c22 	andeq	r3, r0, r2, lsr #24
    a564:	005edc01 	subseq	sp, lr, r1, lsl #24
    a568:	51010000 	mrspl	r0, (UNDEF: 1)
    a56c:	003a6812 	eorseq	r6, sl, r2, lsl r8
    a570:	4cde0100 	ldfmie	f0, [lr], {0}
    a574:	13000000 	movwne	r0, #0
    a578:	000000a0 	andeq	r0, r0, r0, lsr #1
    a57c:	00000000 	andeq	r0, r0, r0
    a580:	00000d18 	andeq	r0, r0, r8, lsl sp
    a584:	b00edf01 	andlt	sp, lr, r1, lsl #30
    a588:	02000000 	andeq	r0, r0, #0
    a58c:	00000055 	andeq	r0, r0, r5, asr r0
    a590:	3b1c0f00 	blcc	70e198 <__Stack_Size+0x70dd98>
    a594:	f1010000 	setend	le
    a598:	0000004c 	andeq	r0, r0, ip, asr #32
    a59c:	00000000 	andeq	r0, r0, r0
    a5a0:	00000012 	andeq	r0, r0, r2, lsl r0
    a5a4:	03729c01 	cmneq	r2, #256	; 0x100
    a5a8:	920c0000 	andls	r0, ip, #0
    a5ac:	0100003b 	tsteq	r0, fp, lsr r0
    a5b0:	00005ef1 	strdeq	r5, [r0], -r1
    a5b4:	00552300 	subseq	r2, r5, r0, lsl #6
    a5b8:	6a0f0000 	bvs	3ca5c0 <__Stack_Size+0x3ca1c0>
    a5bc:	0100003b 	tsteq	r0, fp, lsr r0
    a5c0:	00004cfd 	strdeq	r4, [r0], -sp
    a5c4:	00000000 	andeq	r0, r0, r0
    a5c8:	00001200 	andeq	r1, r0, r0, lsl #4
    a5cc:	9b9c0100 	blls	fe70a9d4 <SCS_BASE+0x1e6fc9d4>
    a5d0:	0c000003 	stceq	0, cr0, [r0], {3}
    a5d4:	00003b92 	muleq	r0, r2, fp
    a5d8:	005efd01 	subseq	pc, lr, r1, lsl #26
    a5dc:	55440000 	strbpl	r0, [r4, #-0]
    a5e0:	14000000 	strne	r0, [r0], #-0
    a5e4:	00001af3 	strdeq	r1, [r0], -r3
    a5e8:	10010901 	andne	r0, r1, r1, lsl #18
    a5ec:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a5f0:	01000000 	mrseq	r0, (UNDEF: 0)
    a5f4:	0003dc9c 	muleq	r3, ip, ip
    a5f8:	3b921500 	blcc	fe48fa00 <SCS_BASE+0x1e481a00>
    a5fc:	09010000 	stmdbeq	r1, {}	; <UNPREDICTABLE>
    a600:	00005e01 	andeq	r5, r0, r1, lsl #28
    a604:	00556500 	subseq	r6, r5, r0, lsl #10
    a608:	23101000 	tstcs	r0, #0
    a60c:	00260800 	eoreq	r0, r6, r0, lsl #16
    a610:	68160000 	ldmdavs	r6, {}	; <UNPREDICTABLE>
    a614:	01000038 	tsteq	r0, r8, lsr r0
    a618:	004c010b 	subeq	r0, ip, fp, lsl #2
    a61c:	55860000 	strpl	r0, [r6]
    a620:	00000000 	andeq	r0, r0, r0
    a624:	00138414 	andseq	r8, r3, r4, lsl r4
    a628:	01150100 	tsteq	r5, r0, lsl #2
    a62c:	08002336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sp}
    a630:	00000026 	andeq	r0, r0, r6, lsr #32
    a634:	041d9c01 	ldreq	r9, [sp], #-3073	; 0xc01
    a638:	92150000 	andsls	r0, r5, #0
    a63c:	0100003b 	tsteq	r0, fp, lsr r0
    a640:	005e0115 	subseq	r0, lr, r5, lsl r1
    a644:	55b10000 	ldrpl	r0, [r1, #0]!
    a648:	36100000 	ldrcc	r0, [r0], -r0
    a64c:	26080023 	strcs	r0, [r8], -r3, lsr #32
    a650:	16000000 	strne	r0, [r0], -r0
    a654:	00003868 	andeq	r3, r0, r8, ror #16
    a658:	4c011701 	stcmi	7, cr1, [r1], {1}
    a65c:	d2000000 	andle	r0, r0, #0
    a660:	00000055 	andeq	r0, r0, r5, asr r0
    a664:	3ce31400 	cfstrdcc	mvd1, [r3]
    a668:	21010000 	mrscs	r0, (UNDEF: 1)
    a66c:	00000001 	andeq	r0, r0, r1
    a670:	00002000 	andeq	r2, r0, r0
    a674:	449c0100 	ldrmi	r0, [ip], #256	; 0x100
    a678:	15000004 	strne	r0, [r0, #-4]
    a67c:	00003b92 	muleq	r0, r2, fp
    a680:	5e012101 	adfpls	f2, f1, f1
    a684:	00000000 	andeq	r0, r0, r0
    a688:	00000056 	andeq	r0, r0, r6, asr r0
    a68c:	003ac414 	eorseq	ip, sl, r4, lsl r4
    a690:	012d0100 	teqeq	sp, r0, lsl #2
    a694:	00000000 	andeq	r0, r0, r0
    a698:	00000020 	andeq	r0, r0, r0, lsr #32
    a69c:	046b9c01 	strbteq	r9, [fp], #-3073	; 0xc01
    a6a0:	92150000 	andsls	r0, r5, #0
    a6a4:	0100003b 	tsteq	r0, fp, lsr r0
    a6a8:	005e012d 	subseq	r0, lr, sp, lsr #2
    a6ac:	56210000 	strtpl	r0, [r1], -r0
    a6b0:	14000000 	strne	r0, [r0], #-0
    a6b4:	0000191a 	andeq	r1, r0, sl, lsl r9
    a6b8:	5c013801 	stcpl	8, cr3, [r1], {1}
    a6bc:	20080023 	andcs	r0, r8, r3, lsr #32
    a6c0:	01000000 	mrseq	r0, (UNDEF: 0)
    a6c4:	0004929c 	muleq	r4, ip, r2
    a6c8:	3b921500 	blcc	fe48fad0 <SCS_BASE+0x1e481ad0>
    a6cc:	38010000 	stmdacc	r1, {}	; <UNPREDICTABLE>
    a6d0:	00005e01 	andeq	r5, r0, r1, lsl #28
    a6d4:	00564200 	subseq	r4, r6, r0, lsl #4
    a6d8:	4d140000 	ldcmi	0, cr0, [r4, #-0]
    a6dc:	0100003c 	tsteq	r0, ip, lsr r0
    a6e0:	00000143 	andeq	r0, r0, r3, asr #2
    a6e4:	00200000 	eoreq	r0, r0, r0
    a6e8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a6ec:	000004b9 			; <UNDEFINED> instruction: 0x000004b9
    a6f0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a6f4:	01430100 	mrseq	r0, (UNDEF: 83)
    a6f8:	0000005e 	andeq	r0, r0, lr, asr r0
    a6fc:	00005663 	andeq	r5, r0, r3, ror #12
    a700:	3cee1400 	cfstrdcc	mvd1, [lr]
    a704:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
    a708:	00000001 	andeq	r0, r0, r1
    a70c:	00002000 	andeq	r2, r0, r0
    a710:	e09c0100 	adds	r0, ip, r0, lsl #2
    a714:	15000004 	strne	r0, [r0, #-4]
    a718:	00003b92 	muleq	r0, r2, fp
    a71c:	5e014e01 	cdppl	14, 0, cr4, cr1, cr1, {0}
    a720:	84000000 	strhi	r0, [r0], #-0
    a724:	00000056 	andeq	r0, r0, r6, asr r0
    a728:	003a3714 	eorseq	r3, sl, r4, lsl r7
    a72c:	01590100 	cmpeq	r9, r0, lsl #2
    a730:	00000000 	andeq	r0, r0, r0
    a734:	00000020 	andeq	r0, r0, r0, lsr #32
    a738:	05079c01 	streq	r9, [r7, #-3073]	; 0xc01
    a73c:	92150000 	andsls	r0, r5, #0
    a740:	0100003b 	tsteq	r0, fp, lsr r0
    a744:	005e0159 	subseq	r0, lr, r9, asr r1
    a748:	56a50000 	strtpl	r0, [r5], r0
    a74c:	17000000 	strne	r0, [r0, -r0]
    a750:	00003c05 	andeq	r3, r0, r5, lsl #24
    a754:	4c016401 	cfstrsmi	mvf6, [r1], {1}
    a758:	00000000 	andeq	r0, r0, r0
    a75c:	1a000000 	bne	a764 <__Stack_Size+0xa364>
    a760:	01000000 	mrseq	r0, (UNDEF: 0)
    a764:	0005329c 	muleq	r5, ip, r2
    a768:	3b921500 	blcc	fe48fb70 <SCS_BASE+0x1e481b70>
    a76c:	64010000 	strvs	r0, [r1], #-0
    a770:	00005e01 	andeq	r5, r0, r1, lsl #28
    a774:	0056c600 	subseq	ip, r6, r0, lsl #12
    a778:	d0170000 	andsle	r0, r7, r0
    a77c:	0100003b 	tsteq	r0, fp, lsr r0
    a780:	004c016f 	subeq	r0, ip, pc, ror #2
    a784:	00000000 	andeq	r0, r0, r0
    a788:	001a0000 	andseq	r0, sl, r0
    a78c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a790:	0000055d 	andeq	r0, r0, sp, asr r5
    a794:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a798:	016f0100 	cmneq	pc, r0, lsl #2
    a79c:	0000005e 	andeq	r0, r0, lr, asr r0
    a7a0:	000056e7 	andeq	r5, r0, r7, ror #13
    a7a4:	3b991400 	blcc	fe64f7ac <SCS_BASE+0x1e6417ac>
    a7a8:	7a010000 	bvc	4a7b0 <__Stack_Size+0x4a3b0>
    a7ac:	00000001 	andeq	r0, r0, r1
    a7b0:	00001800 	andeq	r1, r0, r0, lsl #16
    a7b4:	849c0100 	ldrhi	r0, [ip], #256	; 0x100
    a7b8:	15000005 	strne	r0, [r0, #-5]
    a7bc:	00003b92 	muleq	r0, r2, fp
    a7c0:	5e017a01 	vmlapl.f32	s14, s2, s2
    a7c4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a7c8:	00000057 	andeq	r0, r0, r7, asr r0
    a7cc:	003ad114 	eorseq	sp, sl, r4, lsl r1
    a7d0:	01850100 	orreq	r0, r5, r0, lsl #2
    a7d4:	00000000 	andeq	r0, r0, r0
    a7d8:	0000001c 	andeq	r0, r0, ip, lsl r0
    a7dc:	05ab9c01 	streq	r9, [fp, #3073]!	; 0xc01
    a7e0:	92150000 	andsls	r0, r5, #0
    a7e4:	0100003b 	tsteq	r0, fp, lsr r0
    a7e8:	005e0185 	subseq	r0, lr, r5, lsl #3
    a7ec:	57290000 	strpl	r0, [r9, -r0]!
    a7f0:	14000000 	strne	r0, [r0], #-0
    a7f4:	00003a29 	andeq	r3, r0, r9, lsr #20
    a7f8:	00019001 	andeq	r9, r1, r1
    a7fc:	20000000 	andcs	r0, r0, r0
    a800:	01000000 	mrseq	r0, (UNDEF: 0)
    a804:	0005d29c 	muleq	r5, ip, r2
    a808:	3b921500 	blcc	fe48fc10 <SCS_BASE+0x1e481c10>
    a80c:	90010000 	andls	r0, r1, r0
    a810:	00005e01 	andeq	r5, r0, r1, lsl #28
    a814:	00574a00 	subseq	r4, r7, r0, lsl #20
    a818:	b8140000 	ldmdalt	r4, {}	; <UNPREDICTABLE>
    a81c:	0100003b 	tsteq	r0, fp, lsr r0
    a820:	0000019b 	muleq	r0, fp, r1
    a824:	00200000 	eoreq	r0, r0, r0
    a828:	9c010000 	stcls	0, cr0, [r1], {-0}
    a82c:	000005f9 	strdeq	r0, [r0], -r9
    a830:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a834:	019b0100 	orrseq	r0, fp, r0, lsl #2
    a838:	0000005e 	andeq	r0, r0, lr, asr r0
    a83c:	0000576b 	andeq	r5, r0, fp, ror #14
    a840:	37bc1400 	ldrcc	r1, [ip, r0, lsl #8]!
    a844:	a6010000 	strge	r0, [r1], -r0
    a848:	00237c01 	eoreq	r7, r3, r1, lsl #24
    a84c:	00002608 	andeq	r2, r0, r8, lsl #12
    a850:	209c0100 	addscs	r0, ip, r0, lsl #2
    a854:	15000006 	strne	r0, [r0, #-6]
    a858:	00003b92 	muleq	r0, r2, fp
    a85c:	5e01a601 	cfmadd32pl	mvax0, mvfx10, mvfx1, mvfx1
    a860:	8c000000 	stchi	0, cr0, [r0], {-0}
    a864:	00000057 	andeq	r0, r0, r7, asr r0
    a868:	00385b14 	eorseq	r5, r8, r4, lsl fp
    a86c:	01b10100 			; <UNDEFINED> instruction: 0x01b10100
    a870:	080023a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sp}
    a874:	00000026 	andeq	r0, r0, r6, lsr #32
    a878:	06479c01 	strbeq	r9, [r7], -r1, lsl #24
    a87c:	92150000 	andsls	r0, r5, #0
    a880:	0100003b 	tsteq	r0, fp, lsr r0
    a884:	005e01b1 	ldrheq	r0, [lr], #-17	; 0xffffffef
    a888:	57ad0000 	strpl	r0, [sp, r0]!
    a88c:	14000000 	strne	r0, [r0], #-0
    a890:	00003a5b 	andeq	r3, r0, fp, asr sl
    a894:	0001bd01 	andeq	fp, r1, r1, lsl #26
    a898:	22000000 	andcs	r0, r0, #0
    a89c:	01000000 	mrseq	r0, (UNDEF: 0)
    a8a0:	00067e9c 	muleq	r6, ip, lr
    a8a4:	3b921500 	blcc	fe48fcac <SCS_BASE+0x1e481cac>
    a8a8:	bd010000 	stclt	0, cr0, [r1, #-0]
    a8ac:	00005e01 	andeq	r5, r0, r1, lsl #28
    a8b0:	0057ce00 	subseq	ip, r7, r0, lsl #28
    a8b4:	3ae01500 	bcc	ff80fcbc <SCS_BASE+0x1f801cbc>
    a8b8:	bd010000 	stclt	0, cr0, [r1, #-0]
    a8bc:	00005e01 	andeq	r5, r0, r1, lsl #28
    a8c0:	0057ef00 	subseq	lr, r7, r0, lsl #30
    a8c4:	39170000 	ldmdbcc	r7, {}	; <UNPREDICTABLE>
    a8c8:	0100003c 	tsteq	r0, ip, lsr r0
    a8cc:	005e01c8 	subseq	r0, lr, r8, asr #3
    a8d0:	00000000 	andeq	r0, r0, r0
    a8d4:	00120000 	andseq	r0, r2, r0
    a8d8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a8dc:	000006a9 	andeq	r0, r0, r9, lsr #13
    a8e0:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a8e4:	01c80100 	biceq	r0, r8, r0, lsl #2
    a8e8:	0000005e 	andeq	r0, r0, lr, asr r0
    a8ec:	00005810 	andeq	r5, r0, r0, lsl r8
    a8f0:	15f41400 	ldrbne	r1, [r4, #1024]!	; 0x400
    a8f4:	d4010000 	strle	r0, [r1], #-0
    a8f8:	0023c801 	eoreq	ip, r3, r1, lsl #16
    a8fc:	00002008 	andeq	r2, r0, r8
    a900:	e09c0100 	adds	r0, ip, r0, lsl #2
    a904:	15000006 	strne	r0, [r0, #-6]
    a908:	00003b92 	muleq	r0, r2, fp
    a90c:	5e01d401 	cdppl	4, 0, cr13, cr1, cr1, {0}
    a910:	31000000 	mrscc	r0, (UNDEF: 0)
    a914:	15000058 	strne	r0, [r0, #-88]	; 0x58
    a918:	00003c5c 	andeq	r3, r0, ip, asr ip
    a91c:	4c01d401 	cfstrsmi	mvf13, [r1], {1}
    a920:	52000000 	andpl	r0, r0, #0
    a924:	00000058 	andeq	r0, r0, r8, asr r0
    a928:	0014e614 	andseq	lr, r4, r4, lsl r6
    a92c:	01e00100 	mvneq	r0, r0, lsl #2
    a930:	080023e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sp}
    a934:	00000020 	andeq	r0, r0, r0, lsr #32
    a938:	07179c01 	ldreq	r9, [r7, -r1, lsl #24]
    a93c:	92150000 	andsls	r0, r5, #0
    a940:	0100003b 	tsteq	r0, fp, lsr r0
    a944:	005e01e0 	subseq	r0, lr, r0, ror #3
    a948:	58730000 	ldmdapl	r3!, {}^	; <UNPREDICTABLE>
    a94c:	5c150000 	ldcpl	0, cr0, [r5], {-0}
    a950:	0100003c 	tsteq	r0, ip, lsr r0
    a954:	004c01e0 	subeq	r0, ip, r0, ror #3
    a958:	58940000 	ldmpl	r4, {}	; <UNPREDICTABLE>
    a95c:	17000000 	strne	r0, [r0, -r0]
    a960:	000036dd 	ldrdeq	r3, [r0], -sp
    a964:	4c01eb01 	stcmi	11, cr14, [r1], {1}
    a968:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    a96c:	20080024 	andcs	r0, r8, r4, lsr #32
    a970:	01000000 	mrseq	r0, (UNDEF: 0)
    a974:	0007429c 	muleq	r7, ip, r2
    a978:	3b921500 	blcc	fe48fd80 <SCS_BASE+0x1e481d80>
    a97c:	eb010000 	bl	4a984 <__Stack_Size+0x4a584>
    a980:	00005e01 	andeq	r5, r0, r1, lsl #28
    a984:	0058b500 	subseq	fp, r8, r0, lsl #10
    a988:	22170000 	andscs	r0, r7, #0
    a98c:	01000036 	tsteq	r0, r6, lsr r0
    a990:	004c01f6 	strdeq	r0, [ip], #-22	; 0xffffffea
    a994:	24280000 	strtcs	r0, [r8], #-0
    a998:	00200800 	eoreq	r0, r0, r0, lsl #16
    a99c:	9c010000 	stcls	0, cr0, [r1], {-0}
    a9a0:	0000076d 	andeq	r0, r0, sp, ror #14
    a9a4:	003b9215 	eorseq	r9, fp, r5, lsl r2
    a9a8:	01f60100 	mvnseq	r0, r0, lsl #2
    a9ac:	0000005e 	andeq	r0, r0, lr, asr r0
    a9b0:	000058d6 	ldrdeq	r5, [r0], -r6
    a9b4:	1a6f1400 	bne	1bcf9bc <__Stack_Size+0x1bcf5bc>
    a9b8:	02010000 	andeq	r0, r1, #0
    a9bc:	00244802 	eoreq	r4, r4, r2, lsl #16
    a9c0:	00001c08 	andeq	r1, r0, r8, lsl #24
    a9c4:	a29c0100 	addsge	r0, ip, #0, 2
    a9c8:	15000007 	strne	r0, [r0, #-7]
    a9cc:	00003b92 	muleq	r0, r2, fp
    a9d0:	5e020201 	cdppl	2, 0, cr0, cr2, cr1, {0}
    a9d4:	f7000000 			; <UNDEFINED> instruction: 0xf7000000
    a9d8:	18000058 	stmdane	r0, {r3, r4, r6}
    a9dc:	00000011 	andeq	r0, r0, r1, lsl r0
    a9e0:	4c020201 	sfmmi	f0, 4, [r2], {1}
    a9e4:	01000000 	mrseq	r0, (UNDEF: 0)
    a9e8:	a8140051 	ldmdage	r4, {r0, r4, r6}
    a9ec:	0100003b 	tsteq	r0, fp, lsr r0
    a9f0:	0000020e 	andeq	r0, r0, lr, lsl #4
    a9f4:	00260000 	eoreq	r0, r6, r0
    a9f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    a9fc:	000007f1 	strdeq	r0, [r0], -r1
    aa00:	003aee18 	eorseq	lr, sl, r8, lsl lr
    aa04:	020e0100 	andeq	r0, lr, #0, 2
    aa08:	000007f1 	strdeq	r0, [r0], -r1
    aa0c:	11155001 	tstne	r5, r1
    aa10:	01000000 	mrseq	r0, (UNDEF: 0)
    aa14:	004c020e 	subeq	r0, ip, lr, lsl #4
    aa18:	59180000 	ldmdbpl	r8, {}	; <UNPREDICTABLE>
    aa1c:	00100000 	andseq	r0, r0, r0
    aa20:	26000000 	strcs	r0, [r0], -r0
    aa24:	16000000 	strne	r0, [r0], -r0
    aa28:	00003aa4 	andeq	r3, r0, r4, lsr #21
    aa2c:	4c021001 	stcmi	0, cr1, [r2], {1}
    aa30:	52000000 	andpl	r0, r0, #0
    aa34:	00000059 	andeq	r0, r0, r9, asr r0
    aa38:	3a041900 	bcc	110e40 <__Stack_Size+0x110a40>
    aa3c:	14000000 	strne	r0, [r0], #-0
    aa40:	00001a28 	andeq	r1, r0, r8, lsr #20
    aa44:	64021a01 	strvs	r1, [r2], #-2561	; 0xa01
    aa48:	40080024 	andmi	r0, r8, r4, lsr #32
    aa4c:	01000000 	mrseq	r0, (UNDEF: 0)
    aa50:	00085c9c 	muleq	r8, ip, ip
    aa54:	3b921500 	blcc	fe48fe5c <SCS_BASE+0x1e481e5c>
    aa58:	1a010000 	bne	4aa60 <__Stack_Size+0x4a660>
    aa5c:	00005e02 	andeq	r5, r0, r2, lsl #28
    aa60:	00597b00 	subseq	r7, r9, r0, lsl #22
    aa64:	00111500 	andseq	r1, r1, r0, lsl #10
    aa68:	1a010000 	bne	4aa70 <__Stack_Size+0x4a670>
    aa6c:	00004c02 	andeq	r4, r0, r2, lsl #24
    aa70:	00599c00 	subseq	r9, r9, r0, lsl #24
    aa74:	24641000 	strbtcs	r1, [r4], #-0
    aa78:	00400800 	subeq	r0, r0, r0, lsl #16
    aa7c:	ee1a0000 	cdp	0, 1, cr0, cr10, cr0, {0}
    aa80:	0100003a 	tsteq	r0, sl, lsr r0
    aa84:	07f1021c 			; <UNDEFINED> instruction: 0x07f1021c
    aa88:	52010000 	andpl	r0, r1, #0
    aa8c:	000d301b 	andeq	r3, sp, fp, lsl r0
    aa90:	3aa41600 	bcc	fe910298 <SCS_BASE+0x1e902298>
    aa94:	1c010000 	stcne	0, cr0, [r1], {-0}
    aa98:	00004c02 	andeq	r4, r0, r2, lsl #24
    aa9c:	0059bd00 	subseq	fp, r9, r0, lsl #26
    aaa0:	00000000 	andeq	r0, r0, r0
    aaa4:	003cc517 	eorseq	ip, ip, r7, lsl r5
    aaa8:	02250100 	eoreq	r0, r5, #0, 2
    aaac:	0000004c 	andeq	r0, r0, ip, asr #32
    aab0:	00000000 	andeq	r0, r0, r0
    aab4:	00000020 	andeq	r0, r0, r0, lsr #32
    aab8:	08879c01 	stmeq	r7, {r0, sl, fp, ip, pc}
    aabc:	92150000 	andsls	r0, r5, #0
    aac0:	0100003b 	tsteq	r0, fp, lsr r0
    aac4:	005e0225 	subseq	r0, lr, r5, lsr #4
    aac8:	59f50000 	ldmibpl	r5!, {}^	; <UNPREDICTABLE>
    aacc:	17000000 	strne	r0, [r0, -r0]
    aad0:	00003c6a 	andeq	r3, r0, sl, ror #24
    aad4:	4c023001 	stcmi	0, cr3, [r2], {1}
    aad8:	a4000000 	strge	r0, [r0], #-0
    aadc:	20080024 	andcs	r0, r8, r4, lsr #32
    aae0:	01000000 	mrseq	r0, (UNDEF: 0)
    aae4:	0008b29c 	muleq	r8, ip, r2
    aae8:	3b921500 	blcc	fe48fef0 <SCS_BASE+0x1e481ef0>
    aaec:	30010000 	andcc	r0, r1, r0
    aaf0:	00005e02 	andeq	r5, r0, r2, lsl #28
    aaf4:	005a1600 	subseq	r1, sl, r0, lsl #12
    aaf8:	2a140000 	bcs	50ab00 <__Stack_Size+0x50a700>
    aafc:	0100003b 	tsteq	r0, fp, lsr r0
    ab00:	0000023d 	andeq	r0, r0, sp, lsr r2
    ab04:	00380000 	eorseq	r0, r8, r0
    ab08:	9c010000 	stcls	0, cr0, [r1], {-0}
    ab0c:	000008f9 	strdeq	r0, [r0], -r9
    ab10:	003b9215 	eorseq	r9, fp, r5, lsl r2
    ab14:	023d0100 	eorseq	r0, sp, #0, 2
    ab18:	0000005e 	andeq	r0, r0, lr, asr r0
    ab1c:	00005a37 	andeq	r5, r0, r7, lsr sl
    ab20:	003bc615 	eorseq	ip, fp, r5, lsl r6
    ab24:	023d0100 	eorseq	r0, sp, #0, 2
    ab28:	0000004c 	andeq	r0, r0, ip, asr #32
    ab2c:	00005a58 	andeq	r5, r0, r8, asr sl
    ab30:	003d0315 	eorseq	r0, sp, r5, lsl r3
    ab34:	023d0100 	eorseq	r0, sp, #0, 2
    ab38:	0000004c 	andeq	r0, r0, ip, asr #32
    ab3c:	00005a79 	andeq	r5, r0, r9, ror sl
    ab40:	3b781400 	blcc	1e0fb48 <__Stack_Size+0x1e0f748>
    ab44:	49010000 	stmdbmi	r1, {}	; <UNPREDICTABLE>
    ab48:	00000002 	andeq	r0, r0, r2
    ab4c:	00002000 	andeq	r2, r0, r0
    ab50:	309c0100 	addscc	r0, ip, r0, lsl #2
    ab54:	15000009 	strne	r0, [r0, #-9]
    ab58:	00003b92 	muleq	r0, r2, fp
    ab5c:	5e024901 	cdppl	9, 0, cr4, cr2, cr1, {0}
    ab60:	9a000000 	bls	ab68 <__Stack_Size+0xa768>
    ab64:	1500005a 	strne	r0, [r0, #-90]	; 0x5a
    ab68:	00003bc6 	andeq	r3, r0, r6, asr #23
    ab6c:	4c024901 	stcmi	9, cr4, [r2], {1}
    ab70:	bb000000 	bllt	ab78 <__Stack_Size+0xa778>
    ab74:	0000005a 	andeq	r0, r0, sl, asr r0
    ab78:	003cd214 	eorseq	sp, ip, r4, lsl r2
    ab7c:	02550100 	subseq	r0, r5, #0, 2
    ab80:	00000000 	andeq	r0, r0, r0
    ab84:	00000020 	andeq	r0, r0, r0, lsr #32
    ab88:	09679c01 	stmdbeq	r7!, {r0, sl, fp, ip, pc}^
    ab8c:	92150000 	andsls	r0, r5, #0
    ab90:	0100003b 	tsteq	r0, fp, lsr r0
    ab94:	005e0255 	subseq	r0, lr, r5, asr r2
    ab98:	5adc0000 	bpl	ff70aba0 <SCS_BASE+0x1f6fcba0>
    ab9c:	03150000 	tsteq	r5, #0
    aba0:	0100003d 	tsteq	r0, sp, lsr r0
    aba4:	004c0255 	subeq	r0, ip, r5, asr r2
    aba8:	5afd0000 	bpl	fff4abb0 <SCS_BASE+0x1ff3cbb0>
    abac:	17000000 	strne	r0, [r0, -r0]
    abb0:	00003b0b 	andeq	r3, r0, fp, lsl #22
    abb4:	4c026001 	stcmi	0, cr6, [r2], {1}
    abb8:	00000000 	andeq	r0, r0, r0
    abbc:	20000000 	andcs	r0, r0, r0
    abc0:	01000000 	mrseq	r0, (UNDEF: 0)
    abc4:	0009929c 	muleq	r9, ip, r2
    abc8:	3b921500 	blcc	fe48ffd0 <SCS_BASE+0x1e481fd0>
    abcc:	60010000 	andvs	r0, r1, r0
    abd0:	00005e02 	andeq	r5, r0, r2, lsl #28
    abd4:	005b1e00 	subseq	r1, fp, r0, lsl #28
    abd8:	77170000 	ldrvc	r0, [r7, -r0]
    abdc:	0100003c 	tsteq	r0, ip, lsr r0
    abe0:	004c026b 	subeq	r0, ip, fp, ror #4
    abe4:	00000000 	andeq	r0, r0, r0
    abe8:	00200000 	eoreq	r0, r0, r0
    abec:	9c010000 	stcls	0, cr0, [r1], {-0}
    abf0:	000009bd 			; <UNDEFINED> instruction: 0x000009bd
    abf4:	003b9215 	eorseq	r9, fp, r5, lsl r2
    abf8:	026b0100 	rsbeq	r0, fp, #0, 2
    abfc:	0000005e 	andeq	r0, r0, lr, asr r0
    ac00:	00005b3f 	andeq	r5, r0, pc, lsr fp
    ac04:	3c881400 	cfstrscc	mvf1, [r8], {0}
    ac08:	77010000 	strvc	r0, [r1, -r0]
    ac0c:	00000002 	andeq	r0, r0, r2
    ac10:	0000a800 	andeq	sl, r0, r0, lsl #16
    ac14:	649c0100 	ldrvs	r0, [ip], #256	; 0x100
    ac18:	1500000a 	strne	r0, [r0, #-10]
    ac1c:	00003b92 	muleq	r0, r2, fp
    ac20:	5e027701 	cdppl	7, 0, cr7, cr2, cr1, {0}
    ac24:	60000000 	andvs	r0, r0, r0
    ac28:	1500005b 	strne	r0, [r0, #-91]	; 0x5b
    ac2c:	00003c22 	andeq	r3, r0, r2, lsr #24
    ac30:	5e027701 	cdppl	7, 0, cr7, cr2, cr1, {0}
    ac34:	a5000000 	strge	r0, [r0, #-0]
    ac38:	1500005b 	strne	r0, [r0, #-91]	; 0x5b
    ac3c:	00000011 	andeq	r0, r0, r1, lsl r0
    ac40:	4c027701 	stcmi	7, cr7, [r2], {1}
    ac44:	ea000000 	b	ac4c <__Stack_Size+0xa84c>
    ac48:	1c00005b 	stcne	0, cr0, [r0], {91}	; 0x5b
    ac4c:	00000000 	andeq	r0, r0, r0
    ac50:	0000003a 	andeq	r0, r0, sl, lsr r0
    ac54:	00000a37 	andeq	r0, r0, r7, lsr sl
    ac58:	003aee16 	eorseq	lr, sl, r6, lsl lr
    ac5c:	02790100 	rsbseq	r0, r9, #0, 2
    ac60:	000007f1 	strdeq	r0, [r0], -r1
    ac64:	00005c16 	andeq	r5, r0, r6, lsl ip
    ac68:	000d481b 	andeq	r4, sp, fp, lsl r8
    ac6c:	3aa41600 	bcc	fe910474 <SCS_BASE+0x1e902474>
    ac70:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    ac74:	00004c02 	andeq	r4, r0, r2, lsl #24
    ac78:	005c2900 	subseq	r2, ip, r0, lsl #18
    ac7c:	1b000000 	blne	ac84 <__Stack_Size+0xa884>
    ac80:	00000d60 	andeq	r0, r0, r0, ror #26
    ac84:	003aee16 	eorseq	lr, sl, r6, lsl lr
    ac88:	02790100 	rsbseq	r0, r9, #0, 2
    ac8c:	000007f1 	strdeq	r0, [r0], -r1
    ac90:	00005c61 	andeq	r5, r0, r1, ror #24
    ac94:	000d781b 	andeq	r7, sp, fp, lsl r8
    ac98:	3aa41600 	bcc	fe9104a0 <SCS_BASE+0x1e9024a0>
    ac9c:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    aca0:	00004c02 	andeq	r4, r0, r2, lsl #24
    aca4:	005c7f00 	subseq	r7, ip, r0, lsl #30
    aca8:	00000000 	andeq	r0, r0, r0
    acac:	003bf314 	eorseq	pc, fp, r4, lsl r3	; <UNPREDICTABLE>
    acb0:	02830100 	addeq	r0, r3, #0, 2
    acb4:	00000000 	andeq	r0, r0, r0
    acb8:	0000005c 	andeq	r0, r0, ip, asr r0
    acbc:	0adb9c01 	beq	ff6f1cc8 <SCS_BASE+0x1f6e3cc8>
    acc0:	92150000 	andsls	r0, r5, #0
    acc4:	0100003b 	tsteq	r0, fp, lsr r0
    acc8:	005e0283 	subseq	r0, lr, r3, lsl #5
    accc:	5cb70000 	ldcpl	0, cr0, [r7]
    acd0:	22150000 	andscs	r0, r5, #0
    acd4:	0100003c 	tsteq	r0, ip, lsr r0
    acd8:	005e0283 	subseq	r0, lr, r3, lsl #5
    acdc:	5cf10000 	ldclpl	0, cr0, [r1]
    ace0:	11150000 	tstne	r5, r0
    ace4:	01000000 	mrseq	r0, (UNDEF: 0)
    ace8:	004c0283 	subeq	r0, ip, r3, lsl #5
    acec:	5d1d0000 	ldcpl	0, cr0, [sp, #-0]
    acf0:	00100000 	andseq	r0, r0, r0
    acf4:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    acf8:	16000000 	strne	r0, [r0], -r0
    acfc:	00003aee 	andeq	r3, r0, lr, ror #21
    ad00:	f1028501 			; <UNDEFINED> instruction: 0xf1028501
    ad04:	49000007 	stmdbmi	r0, {r0, r1, r2}
    ad08:	1b00005d 	blne	ae84 <__Stack_Size+0xaa84>
    ad0c:	00000d98 	muleq	r0, r8, sp
    ad10:	003aa416 	eorseq	sl, sl, r6, lsl r4
    ad14:	02850100 	addeq	r0, r5, #0, 2
    ad18:	0000004c 	andeq	r0, r0, ip, asr #32
    ad1c:	00005d5c 	andeq	r5, r0, ip, asr sp
    ad20:	14000000 	strne	r0, [r0], #-0
    ad24:	00003a92 	muleq	r0, r2, sl
    ad28:	00028f01 	andeq	r8, r2, r1, lsl #30
    ad2c:	5c000000 	stcpl	0, cr0, [r0], {-0}
    ad30:	01000000 	mrseq	r0, (UNDEF: 0)
    ad34:	000b529c 	muleq	fp, ip, r2
    ad38:	3b921500 	blcc	fe490140 <SCS_BASE+0x1e482140>
    ad3c:	8f010000 	svchi	0x00010000
    ad40:	00005e02 	andeq	r5, r0, r2, lsl #28
    ad44:	005d9400 	subseq	r9, sp, r0, lsl #8
    ad48:	3c221500 	cfstr32cc	mvfx1, [r2], #-0
    ad4c:	8f010000 	svchi	0x00010000
    ad50:	00005e02 	andeq	r5, r0, r2, lsl #28
    ad54:	005dce00 	subseq	ip, sp, r0, lsl #28
    ad58:	00111500 	andseq	r1, r1, r0, lsl #10
    ad5c:	8f010000 	svchi	0x00010000
    ad60:	00004c02 	andeq	r4, r0, r2, lsl #24
    ad64:	005dfa00 	subseq	pc, sp, r0, lsl #20
    ad68:	00001000 	andeq	r1, r0, r0
    ad6c:	00380000 	eorseq	r0, r8, r0
    ad70:	ee160000 	cdp	0, 1, cr0, cr6, cr0, {0}
    ad74:	0100003a 	tsteq	r0, sl, lsr r0
    ad78:	07f10291 			; <UNDEFINED> instruction: 0x07f10291
    ad7c:	5e260000 	cdppl	0, 2, cr0, cr6, cr0, {0}
    ad80:	b01b0000 	andslt	r0, fp, r0
    ad84:	1600000d 	strne	r0, [r0], -sp
    ad88:	00003aa4 	andeq	r3, r0, r4, lsr #21
    ad8c:	4c029101 	stfmid	f1, [r2], {1}
    ad90:	39000000 	stmdbcc	r0, {}	; <UNPREDICTABLE>
    ad94:	0000005e 	andeq	r0, r0, lr, asr r0
    ad98:	e1170000 	tst	r7, r0
    ad9c:	0100003b 	tsteq	r0, fp, lsr r0
    ada0:	004c029b 	umaaleq	r0, ip, fp, r2
    ada4:	00000000 	andeq	r0, r0, r0
    ada8:	00200000 	eoreq	r0, r0, r0
    adac:	9c010000 	stcls	0, cr0, [r1], {-0}
    adb0:	00000b7d 	andeq	r0, r0, sp, ror fp
    adb4:	003b9215 	eorseq	r9, fp, r5, lsl r2
    adb8:	029b0100 	addseq	r0, fp, #0, 2
    adbc:	0000005e 	andeq	r0, r0, lr, asr r0
    adc0:	00005e71 	andeq	r5, r0, r1, ror lr
    adc4:	3c271700 	stccc	7, cr1, [r7], #-0
    adc8:	a7010000 	strge	r0, [r1, -r0]
    adcc:	00004c02 	andeq	r4, r0, r2, lsl #24
    add0:	00000000 	andeq	r0, r0, r0
    add4:	00002000 	andeq	r2, r0, r0
    add8:	a89c0100 	ldmge	ip, {r8}
    addc:	1500000b 	strne	r0, [r0, #-11]
    ade0:	00003b92 	muleq	r0, r2, fp
    ade4:	5e02a701 	cdppl	7, 0, cr10, cr2, cr1, {0}
    ade8:	92000000 	andls	r0, r0, #0
    adec:	0000005e 	andeq	r0, r0, lr, asr r0
    adf0:	003b3b17 	eorseq	r3, fp, r7, lsl fp
    adf4:	02b30100 	adcseq	r0, r3, #0, 2
    adf8:	00000095 	muleq	r0, r5, r0
    adfc:	00000000 	andeq	r0, r0, r0
    ae00:	00000044 	andeq	r0, r0, r4, asr #32
    ae04:	0bd39c01 	bleq	ff4f1e10 <SCS_BASE+0x1f4e3e10>
    ae08:	92150000 	andsls	r0, r5, #0
    ae0c:	0100003b 	tsteq	r0, fp, lsr r0
    ae10:	005e02b3 	ldrheq	r0, [lr], #-35	; 0xffffffdd
    ae14:	5eb30000 	cdppl	0, 11, cr0, cr3, cr0, {0}
    ae18:	14000000 	strne	r0, [r0], #-0
    ae1c:	00003d0d 	andeq	r3, r0, sp, lsl #26
    ae20:	0002c401 	andeq	ip, r2, r1, lsl #8
    ae24:	42000000 	andmi	r0, r0, #0
    ae28:	01000000 	mrseq	r0, (UNDEF: 0)
    ae2c:	000c089c 	muleq	ip, ip, r8
    ae30:	3b921500 	blcc	fe490238 <SCS_BASE+0x1e482238>
    ae34:	c4010000 	strgt	r0, [r1], #-0
    ae38:	00005e02 	andeq	r5, r0, r2, lsl #28
    ae3c:	005ed400 	subseq	sp, lr, r0, lsl #8
    ae40:	3c221800 	stccc	8, cr1, [r2], #-0
    ae44:	c4010000 	strgt	r0, [r1], #-0
    ae48:	00005e02 	andeq	r5, r0, r2, lsl #28
    ae4c:	00510100 	subseq	r0, r1, r0, lsl #2
    ae50:	003c4617 	eorseq	r4, ip, r7, lsl r6
    ae54:	02d70100 	sbcseq	r0, r7, #0, 2
    ae58:	0000004c 	andeq	r0, r0, ip, asr #32
    ae5c:	00000000 	andeq	r0, r0, r0
    ae60:	00000006 	andeq	r0, r0, r6
    ae64:	0c4f9c01 	mcrreq	12, 0, r9, pc, cr1
    ae68:	621d0000 	andsvs	r0, sp, #0
    ae6c:	d7010068 	strle	r0, [r1, -r8, rrx]
    ae70:	00005e02 	andeq	r5, r0, r2, lsl #28
    ae74:	005f0e00 	subseq	r0, pc, r0, lsl #28
    ae78:	6c621e00 	stclvs	14, cr1, [r2], #-0
    ae7c:	02d70100 	sbcseq	r0, r7, #0, 2
    ae80:	0000005e 	andeq	r0, r0, lr, asr r0
    ae84:	fe165101 	cdp2	1, 1, cr5, cr6, cr1, {0}
    ae88:	0100003c 	tsteq	r0, ip, lsr r0
    ae8c:	004c02d9 	ldrdeq	r0, [ip], #-41	; 0xffffffd7
    ae90:	5f2f0000 	svcpl	0x002f0000
    ae94:	1f000000 	svcne	0x00000000
    ae98:	000037b3 			; <UNDEFINED> instruction: 0x000037b3
    ae9c:	4c02e401 	cfstrsmi	mvf14, [r2], {1}
    aea0:	c4000000 	strgt	r0, [r0], #-0
    aea4:	0a080024 	beq	20af3c <__Stack_Size+0x20ab3c>
    aea8:	01000000 	mrseq	r0, (UNDEF: 0)
    aeac:	3b65159c 	blcc	1950524 <__Stack_Size+0x1950124>
    aeb0:	e4010000 	str	r0, [r1], #-0
    aeb4:	00004c02 	andeq	r4, r0, r2, lsl #24
    aeb8:	005f6800 	subseq	r6, pc, r0, lsl #16
    aebc:	3a231600 	bcc	8d06c4 <__Stack_Size+0x8d02c4>
    aec0:	e6010000 	str	r0, [r1], -r0
    aec4:	00005e02 	andeq	r5, r0, r2, lsl #28
    aec8:	005f8900 	subseq	r8, pc, r0, lsl #18
    aecc:	3cfe1600 	ldclcc	6, cr1, [lr]
    aed0:	e7010000 	str	r0, [r1, -r0]
    aed4:	00004c02 	andeq	r4, r0, r2, lsl #24
    aed8:	005fa700 	subseq	sl, pc, r0, lsl #14
    aedc:	61000000 	mrsvs	r0, (UNDEF: 0)
    aee0:	04000001 	streq	r0, [r0], #-1
    aee4:	00260200 	eoreq	r0, r6, r0, lsl #4
    aee8:	29010400 	stmdbcs	r1, {sl}
    aeec:	01000000 	mrseq	r0, (UNDEF: 0)
    aef0:	00003d48 	andeq	r3, r0, r8, asr #26
    aef4:	0000039f 	muleq	r0, pc, r3	; <UNPREDICTABLE>
    aef8:	00000fa8 	andeq	r0, r0, r8, lsr #31
    aefc:	00000000 	andeq	r0, r0, r0
    af00:	000034de 	ldrdeq	r3, [r0], -lr
    af04:	26050402 	strcs	r0, [r5], -r2, lsl #8
    af08:	02000008 	andeq	r0, r0, #8
    af0c:	07f80502 	ldrbeq	r0, [r8, r2, lsl #10]!
    af10:	01020000 	mrseq	r0, (UNDEF: 2)
    af14:	0009d706 	andeq	sp, r9, r6, lsl #14
    af18:	33750300 	cmncc	r5, #0, 6
    af1c:	27020032 	smladxcs	r2, r2, r0, r0
    af20:	00000045 	andeq	r0, r0, r5, asr #32
    af24:	33070402 	movwcc	r0, #29698	; 0x7402
    af28:	03000009 	movweq	r0, #9
    af2c:	00363175 	eorseq	r3, r6, r5, ror r1
    af30:	00572802 	subseq	r2, r7, r2, lsl #16
    af34:	02020000 	andeq	r0, r2, #0
    af38:	000bd007 	andeq	sp, fp, r7
    af3c:	38750300 	ldmdacc	r5!, {r8, r9}^
    af40:	68290200 	stmdavs	r9!, {r9}
    af44:	02000000 	andeq	r0, r0, #0
    af48:	09d50801 	ldmibeq	r5, {r0, fp}^
    af4c:	04020000 	streq	r0, [r2], #-0
    af50:	00092a07 	andeq	r2, r9, r7, lsl #20
    af54:	5e040400 	cfcpyspl	mvf0, mvf4
    af58:	05000000 	streq	r0, [r0, #-0]
    af5c:	00001524 	andeq	r1, r0, r4, lsr #10
    af60:	003a2301 	eorseq	r2, sl, r1, lsl #6
    af64:	24d00000 	ldrbcs	r0, [r0], #0
    af68:	00200800 	eoreq	r0, r0, r0, lsl #16
    af6c:	9c010000 	stcls	0, cr0, [r1], {-0}
    af70:	00134f06 	andseq	r4, r3, r6, lsl #30
    af74:	3a5f0100 	bcc	17cb37c <__Stack_Size+0x17caf7c>
    af78:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    af7c:	24080024 	strcs	r0, [r8], #-36	; 0x24
    af80:	01000000 	mrseq	r0, (UNDEF: 0)
    af84:	0001169c 	muleq	r1, ip, r6
    af88:	3d260700 	stccc	7, cr0, [r6, #-0]
    af8c:	5f010000 	svcpl	0x00010000
    af90:	0000005e 	andeq	r0, r0, lr, asr r0
    af94:	00005fde 	ldrdeq	r5, [r0], -lr
    af98:	003d3907 	eorseq	r3, sp, r7, lsl #18
    af9c:	765f0100 	ldrbvc	r0, [pc], -r0, lsl #2
    afa0:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    afa4:	0800005f 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6}
    afa8:	00003d2e 	andeq	r3, r0, lr, lsr #26
    afac:	003a6101 	eorseq	r6, sl, r1, lsl #2
    afb0:	601d0000 	andsvs	r0, sp, r0
    afb4:	fe090000 	cdp2	0, 0, cr0, cr9, cr0, {0}
    afb8:	21080024 	tstcs	r8, r4, lsr #32
    afbc:	eb000001 	bl	afc8 <__Stack_Size+0xabc8>
    afc0:	0a000000 	beq	afc8 <__Stack_Size+0xabc8>
    afc4:	75025001 	strvc	r5, [r2, #-1]
    afc8:	06090000 	streq	r0, [r9], -r0
    afcc:	37080025 	strcc	r0, [r8, -r5, lsr #32]
    afd0:	ff000001 			; <UNDEFINED> instruction: 0xff000001
    afd4:	0a000000 	beq	afdc <__Stack_Size+0xabdc>
    afd8:	75025001 	strvc	r5, [r2, #-1]
    afdc:	100b0000 	andne	r0, fp, r0
    afe0:	4d080025 	stcmi	0, cr0, [r8, #-148]	; 0xffffff6c
    afe4:	0a000001 	beq	aff0 <__Stack_Size+0xabf0>
    afe8:	74025201 	strvc	r5, [r2], #-513	; 0x201
    afec:	50010a00 	andpl	r0, r1, r0, lsl #20
    aff0:	00007602 	andeq	r7, r0, r2, lsl #12
    aff4:	1a850c00 	bne	fe14dffc <SCS_BASE+0x1e13fffc>
    aff8:	2d040000 	stccs	0, cr0, [r4, #-0]
    affc:	0000004c 	andeq	r0, r0, ip, asr #32
    b000:	003c6a0d 	eorseq	r6, ip, sp, lsl #20
    b004:	028b0300 	addeq	r0, fp, #0, 6
    b008:	0000004c 	andeq	r0, r0, ip, asr #32
    b00c:	00000137 	andeq	r0, r0, r7, lsr r1
    b010:	00005e0e 	andeq	r5, r0, lr, lsl #28
    b014:	220d0000 	andcs	r0, sp, #0
    b018:	03000036 	movweq	r0, #54	; 0x36
    b01c:	004c0286 	subeq	r0, ip, r6, lsl #5
    b020:	014d0000 	mrseq	r0, (UNDEF: 77)
    b024:	5e0e0000 	cdppl	0, 0, cr0, cr14, cr0, {0}
    b028:	00000000 	andeq	r0, r0, r0
    b02c:	0038ee0f 	eorseq	lr, r8, pc, lsl #28
    b030:	0e1a0500 	cfmul32eq	mvfx0, mvfx10, mvfx0
    b034:	00000076 	andeq	r0, r0, r6, ror r0
    b038:	00004c0e 	andeq	r4, r0, lr, lsl #24
    b03c:	004c0e00 	subeq	r0, ip, r0, lsl #28
    b040:	00000000 	andeq	r0, r0, r0
    b044:	0000019d 	muleq	r0, sp, r1
    b048:	26ed0004 	strbtcs	r0, [sp], r4
    b04c:	01040000 	mrseq	r0, (UNDEF: 4)
    b050:	00000029 	andeq	r0, r0, r9, lsr #32
    b054:	003d6901 	eorseq	r6, sp, r1, lsl #18
    b058:	00039f00 	andeq	r9, r3, r0, lsl #30
    b05c:	000fc000 	andeq	ip, pc, r0
    b060:	00000000 	andeq	r0, r0, r0
    b064:	00359f00 	eorseq	r9, r5, r0, lsl #30
    b068:	05040200 	streq	r0, [r4, #-512]	; 0x200
    b06c:	00000826 	andeq	r0, r0, r6, lsr #16
    b070:	f8050202 			; <UNDEFINED> instruction: 0xf8050202
    b074:	02000007 	andeq	r0, r0, #7
    b078:	09d70601 	ldmibeq	r7, {r0, r9, sl}^
    b07c:	75030000 	strvc	r0, [r3, #-0]
    b080:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    b084:	00004527 	andeq	r4, r0, r7, lsr #10
    b088:	07040200 	streq	r0, [r4, -r0, lsl #4]
    b08c:	00000933 	andeq	r0, r0, r3, lsr r9
    b090:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    b094:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    b098:	02000000 	andeq	r0, r0, #0
    b09c:	0bd00702 	bleq	ff40ccac <SCS_BASE+0x1f3fecac>
    b0a0:	75030000 	strvc	r0, [r3, #-0]
    b0a4:	29020038 	stmdbcs	r2, {r3, r4, r5}
    b0a8:	00000068 	andeq	r0, r0, r8, rrx
    b0ac:	d5080102 	strle	r0, [r8, #-258]	; 0x102
    b0b0:	02000009 	andeq	r0, r0, #9
    b0b4:	092a0704 	stmdbeq	sl!, {r2, r8, r9, sl}
    b0b8:	05040000 	streq	r0, [r4, #-0]
    b0bc:	00007604 	andeq	r7, r0, r4, lsl #12
    b0c0:	14810600 	strne	r0, [r1], #1536	; 0x600
    b0c4:	2a010000 	bcs	4b0cc <__Stack_Size+0x4accc>
    b0c8:	08002514 	stmdaeq	r0, {r2, r4, r8, sl, sp}
    b0cc:	0000016c 	andeq	r0, r0, ip, ror #2
    b0d0:	00f69c01 	rscseq	r9, r6, r1, lsl #24
    b0d4:	83070000 	movwhi	r0, #28672	; 0x7000
    b0d8:	0100003d 	tsteq	r0, sp, lsr r0
    b0dc:	0000f62c 	andeq	pc, r0, ip, lsr #12
    b0e0:	6e910200 	cdpvs	2, 9, cr0, cr1, cr0, {0}
    b0e4:	00255608 	eoreq	r5, r5, r8, lsl #12
    b0e8:	00001a08 	andeq	r1, r0, r8, lsl #20
    b0ec:	0000bd00 	andeq	fp, r0, r0, lsl #26
    b0f0:	38680900 	stmdacc	r8!, {r8, fp}^
    b0f4:	40010000 	andmi	r0, r1, r0
    b0f8:	0000003a 	andeq	r0, r0, sl, lsr r0
    b0fc:	00006042 	andeq	r6, r0, r2, asr #32
    b100:	25be0800 	ldrcs	r0, [lr, #2048]!	; 0x800
    b104:	003e0800 	eorseq	r0, lr, r0, lsl #16
    b108:	00da0000 	sbcseq	r0, sl, r0
    b10c:	68090000 	stmdavs	r9, {}	; <UNPREDICTABLE>
    b110:	01000038 	tsteq	r0, r8, lsr r0
    b114:	00003a6d 	andeq	r3, r0, sp, ror #20
    b118:	0060a000 	rsbeq	sl, r0, r0
    b11c:	840a0000 	strhi	r0, [sl], #-0
    b120:	7f080025 	svcvc	0x00080025
    b124:	0a000001 	beq	b130 <__Stack_Size+0xad30>
    b128:	080025a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, sp}
    b12c:	0000018a 	andeq	r0, r0, sl, lsl #3
    b130:	0025be0a 	eoreq	fp, r5, sl, lsl #28
    b134:	00019508 	andeq	r9, r1, r8, lsl #10
    b138:	4c0b0000 	stcmi	0, cr0, [fp], {-0}
    b13c:	06000000 	streq	r0, [r0], -r0
    b140:	00003d62 	andeq	r3, r0, r2, ror #26
    b144:	00009801 	andeq	r9, r0, r1, lsl #16
    b148:	00700000 	rsbseq	r0, r0, r0
    b14c:	9c010000 	stcls	0, cr0, [r1], {-0}
    b150:	00000120 	andeq	r0, r0, r0, lsr #2
    b154:	003d8309 	eorseq	r8, sp, r9, lsl #6
    b158:	3a9a0100 	bcc	fe68b560 <SCS_BASE+0x1e67d560>
    b15c:	b3000000 	movwlt	r0, #0
    b160:	00000060 	andeq	r0, r0, r0, rrx
    b164:	0013e60c 	andseq	lr, r3, ip, lsl #12
    b168:	025b0300 	subseq	r0, fp, #0, 6
    b16c:	000000f6 	strdeq	r0, [r0], -r6
    b170:	00392e0d 	eorseq	r2, r9, sp, lsl #28
    b174:	f6180100 			; <UNDEFINED> instruction: 0xf6180100
    b178:	05000000 	streq	r0, [r0, #-0]
    b17c:	00071c03 	andeq	r1, r7, r3, lsl #24
    b180:	398a0d20 	stmibcc	sl, {r5, r8, sl, fp}
    b184:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    b188:	000000f6 	strdeq	r0, [r0], -r6
    b18c:	071e0305 	ldreq	r0, [lr, -r5, lsl #6]
    b190:	960e2000 	strls	r2, [lr], -r0
    b194:	04000035 	streq	r0, [r0], #-53	; 0x35
    b198:	00005e1d 	andeq	r5, r0, sp, lsl lr
    b19c:	00770f00 	rsbseq	r0, r7, r0, lsl #30
    b1a0:	01690000 	cmneq	r9, r0
    b1a4:	6f100000 	svcvs	0x00100000
    b1a8:	06000000 	streq	r0, [r0], -r0
    b1ac:	141f0e00 	ldrne	r0, [pc], #-3584	; b1b4 <__Stack_Size+0xadb4>
    b1b0:	1c010000 	stcne	0, cr0, [r1], {-0}
    b1b4:	00000159 	andeq	r0, r0, r9, asr r1
    b1b8:	0013b80e 	andseq	fp, r3, lr, lsl #16
    b1bc:	591d0100 	ldmdbpl	sp, {r8}
    b1c0:	11000001 	tstne	r0, r1
    b1c4:	00003663 	andeq	r3, r0, r3, ror #12
    b1c8:	005ede05 	subseq	sp, lr, r5, lsl #28
    b1cc:	71110000 	tstvc	r1, r0
    b1d0:	05000038 	streq	r0, [r0, #-56]	; 0x38
    b1d4:	00005edb 	ldrdeq	r5, [r0], -fp
    b1d8:	36071100 	strcc	r1, [r7], -r0, lsl #2
    b1dc:	dd050000 	stcle	0, cr0, [r5, #-0]
    b1e0:	0000005e 	andeq	r0, r0, lr, asr r0
	...

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
       c:	10011117 	andne	r1, r1, r7, lsl r1
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__Stack_Size+0x2bfcac>
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	3a080300 	bcc	200c28 <__Stack_Size+0x200828>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0b3b0b3a 	bleq	ec2d20 <__Stack_Size+0xec2920>
      34:	00001349 	andeq	r1, r0, r9, asr #6
      38:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	06000013 			; <UNDEFINED> instruction: 0x06000013

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	0b0b0104 	bleq	2c0458 <__Stack_Size+0x2c0058>
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	0b3b0b3a 	bleq	ec2d34 <__Stack_Size+0xec2934>
      48:	00001301 	andeq	r1, r0, r1, lsl #6
      4c:	03002807 	movweq	r2, #2055	; 0x807

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	000d1c0e 	andeq	r1, sp, lr, lsl #24
      54:	00280800 	eoreq	r0, r8, r0, lsl #16
      58:	0d1c0803 	ldceq	8, cr0, [ip, #-12]


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	13090000 	movwne	r0, #36864	; 0x9000
      60:	3a0b0b01 	bcc	2c2c6c <__Stack_Size+0x2c286c>
      64:	01053b0b 	tsteq	r5, fp, lsl #22
      68:	0a000013 	beq	bc <_Minimum_Stack_Size-0x44>
      6c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
      70:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      74:	0b381349 	bleq	e04da0 <__Stack_Size+0xe049a0>
      78:	0d0b0000 	stceq	0, cr0, [fp, #-0]
      7c:	3a0e0300 	bcc	380c84 <__Stack_Size+0x380884>
      80:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      84:	000b3813 	andeq	r3, fp, r3, lsl r8
      88:	00160c00 	andseq	r0, r6, r0, lsl #24
      8c:	0b3a0e03 	bleq	e838a0 <__Stack_Size+0xe834a0>
      90:	1349053b 	movtne	r0, #38203	; 0x953b
      94:	130d0000 	movwne	r0, #53248	; 0xd000
      98:	3a0b0b01 	bcc	2c2ca4 <__Stack_Size+0x2c28a4>
      9c:	010b3b0b 	tsteq	fp, fp, lsl #22
      a0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
      a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	0b3b0b3a 	bleq	ec2d98 <__Stack_Size+0xec2998>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	0b381349 	bleq	e04dd8 <__Stack_Size+0xe049d8>
      b0:	150f0000 	strne	r0, [pc, #-0]	; b8 <_Minimum_Stack_Size-0x48>
      break; 
      
    default:
      break;
  }
}
      b4:	00192700 	andseq	r2, r9, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	000f1000 	andeq	r1, pc, r0
      bc:	13490b0b 	movtne	r0, #39691	; 0x9b0b
      c0:	04110000 	ldreq	r0, [r1], #-0
      c4:	0b0e0301 	bleq	380cd0 <__Stack_Size+0x3808d0>
      c8:	3b0b3a0b 	blcc	2ce8fc <__Stack_Size+0x2ce4fc>
      cc:	0013010b 	andseq	r0, r3, fp, lsl #2
      d0:	012e1200 	teqeq	lr, r0, lsl #4
      d4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
      dc:	13491927 	movtne	r1, #39207	; 0x9927
      e0:	13010b20 	movwne	r0, #6944	; 0x1b20
      e4:	05130000 	ldreq	r0, [r3, #-0]
      e8:	3a0e0300 	bcc	380cf0 <__Stack_Size+0x3808f0>
      ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      f0:	14000013 	strne	r0, [r0], #-19
      f4:	0b0b0024 	bleq	2c018c <__Stack_Size+0x2bfd8c>
      f8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      fc:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
     100:	03193f00 	tsteq	r9, #0, 30
     104:	3b0b3a0e 	blcc	2ce944 <__Stack_Size+0x2ce544>
     108:	20192705 	andscs	r2, r9, r5, lsl #14
     10c:	1600000b 	strne	r0, [r0], -fp
     110:	1331002e 	teqne	r1, #46	; 0x2e
     114:	06120111 			; <UNDEFINED> instruction: 0x06120111
     118:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     11c:	17000019 	smladne	r0, r9, r0, r0
     120:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     124:	0b3a0e03 	bleq	e83938 <__Stack_Size+0xe83538>
     128:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     12c:	01111349 	tsteq	r1, r9, asr #6
     130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     134:	00194297 	mulseq	r9, r7, r2
     138:	002e1800 	eoreq	r1, lr, r0, lsl #16
     13c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     140:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     144:	01111927 	tsteq	r1, r7, lsr #18
     148:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     14c:	00194297 	mulseq	r9, r7, r2
     150:	012e1900 	teqeq	lr, r0, lsl #18
     154:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     158:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     15c:	01111927 	tsteq	r1, r7, lsr #18
     160:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     164:	01194297 			; <UNDEFINED> instruction: 0x01194297
     168:	1a000013 	bne	1bc <_Minimum_Stack_Size+0xbc>
     16c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     170:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     174:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     178:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
     17c:	11010182 	smlabbne	r1, r2, r1, r0
     180:	01133101 	tsteq	r3, r1, lsl #2
     184:	1c000013 	stcne	0, cr0, [r0], {19}
     188:	0001828a 	andeq	r8, r1, sl, lsl #5
     18c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     190:	1d000018 	stcne	0, cr0, [r0, #-96]	; 0xffffffa0
     194:	01018289 	smlabbeq	r1, r9, r2, r8
     198:	13310111 	teqne	r1, #1073741828	; 0x40000004
     19c:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     1a0:	11133101 	tstne	r3, r1, lsl #2
     1a4:	40061201 	andmi	r1, r6, r1, lsl #4
     1a8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     1ac:	00001301 	andeq	r1, r0, r1, lsl #6
     1b0:	3100051f 	tstcc	r0, pc, lsl r5
     1b4:	00170213 	andseq	r0, r7, r3, lsl r2
     1b8:	00052000 	andeq	r2, r5, r0
     1bc:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
     1c0:	0b210000 	bleq	8401c8 <__Stack_Size+0x83fdc8>
     1c4:	00175501 	andseq	r5, r7, r1, lsl #10
     1c8:	00052200 	andeq	r2, r5, r0, lsl #4
     1cc:	0b3a0803 	bleq	e821e0 <__Stack_Size+0xe81de0>
     1d0:	1349053b 	movtne	r0, #38203	; 0x953b
     1d4:	00001702 	andeq	r1, r0, r2, lsl #14
     1d8:	03000523 	movweq	r0, #1315	; 0x523
     1dc:	3b0b3a0e 	blcc	2cea1c <__Stack_Size+0x2ce61c>
     1e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
     1e4:	24000017 	strcs	r0, [r0], #-23
     1e8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     1ec:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     1f0:	17021349 	strne	r1, [r2, -r9, asr #6]
     1f4:	89250000 	stmdbhi	r5!, {}	; <UNPREDICTABLE>
     1f8:	11000182 	smlabbne	r0, r2, r1, r0
     1fc:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     200:	00001331 	andeq	r1, r0, r1, lsr r3
     204:	03003426 	movweq	r3, #1062	; 0x426
     208:	3b0b3a08 	blcc	2cea30 <__Stack_Size+0x2ce630>
     20c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     210:	27000017 	smladcs	r0, r7, r0, r0
     214:	00018289 	andeq	r8, r1, r9, lsl #5
     218:	13310111 	teqne	r1, #1073741828	; 0x40000004
     21c:	89280000 	stmdbhi	r8!, {}	; <UNPREDICTABLE>
     220:	11010182 	smlabbne	r1, r2, r1, r0
     224:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     228:	00001331 	andeq	r1, r0, r1, lsr r3
     22c:	3f012e29 	svccc	0x00012e29
     230:	3a0e0319 	bcc	380e9c <__Stack_Size+0x380a9c>
     234:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     238:	11134919 	tstne	r3, r9, lsl r9
     23c:	40061201 	andmi	r1, r6, r1, lsl #4
     240:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     244:	00001301 	andeq	r1, r0, r1, lsl #6
     248:	0300052a 	movweq	r0, #1322	; 0x52a
     24c:	3b0b3a0e 	blcc	2cea8c <__Stack_Size+0x2ce68c>
     250:	02134905 	andseq	r4, r3, #81920	; 0x14000
     254:	2b000018 	blcs	2bc <_Minimum_Stack_Size+0x1bc>
     258:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     25c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     260:	0b1c1349 	bleq	704f8c <__Stack_Size+0x704b8c>
     264:	0b2c0000 	bleq	b0026c <__Stack_Size+0xaffe6c>
     268:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     26c:	00130106 	andseq	r0, r3, r6, lsl #2
     270:	001d2d00 	andseq	r2, sp, r0, lsl #26
     274:	01111331 	tsteq	r1, r1, lsr r3
     278:	0b580612 	bleq	1601ac8 <__Stack_Size+0x16016c8>
     27c:	00000559 	andeq	r0, r0, r9, asr r5
     280:	0182892e 	orreq	r8, r2, lr, lsr #18
     284:	93011100 	movwls	r1, #4352	; 0x1100
     288:	00001842 	andeq	r1, r0, r2, asr #16
     28c:	31011d2f 	tstcc	r1, pc, lsr #26
     290:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     294:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     298:	00130105 	andseq	r0, r3, r5, lsl #2
     29c:	01013000 	mrseq	r3, (UNDEF: 1)
     2a0:	13011349 	movwne	r1, #4937	; 0x1349
     2a4:	21310000 	teqcs	r1, r0
     2a8:	2f134900 	svccs	0x00134900
     2ac:	3200000b 	andcc	r0, r0, #11
     2b0:	01018289 	smlabbeq	r1, r9, r2, r8
     2b4:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     2b8:	01133119 	tsteq	r3, r9, lsl r1
     2bc:	33000013 	movwcc	r0, #19
     2c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2c4:	0b3a0e03 	bleq	e83ad8 <__Stack_Size+0xe836d8>
     2c8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2cc:	01111349 	tsteq	r1, r9, asr #6
     2d0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     2d4:	01194297 			; <UNDEFINED> instruction: 0x01194297
     2d8:	34000013 	strcc	r0, [r0], #-19
     2dc:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2e0:	0b3b0b3a 	bleq	ec2fd0 <__Stack_Size+0xec2bd0>
     2e4:	17021349 	strne	r1, [r2, -r9, asr #6]
     2e8:	34350000 	ldrtcc	r0, [r5], #-0
     2ec:	3a0e0300 	bcc	380ef4 <__Stack_Size+0x380af4>
     2f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2f4:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     2f8:	36000018 			; <UNDEFINED> instruction: 0x36000018
     2fc:	13490021 	movtne	r0, #36897	; 0x9021
     300:	0000052f 	andeq	r0, r0, pc, lsr #10
     304:	03003437 	movweq	r3, #1079	; 0x437
     308:	3b0b3a0e 	blcc	2ceb48 <__Stack_Size+0x2ce748>
     30c:	3f13490b 	svccc	0x0013490b
     310:	00193c19 	andseq	r3, r9, r9, lsl ip
     314:	00343800 	eorseq	r3, r4, r0, lsl #16
     318:	0b3a0e03 	bleq	e83b2c <__Stack_Size+0xe8372c>
     31c:	1349053b 	movtne	r0, #38203	; 0x953b
     320:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     324:	34390000 	ldrtcc	r0, [r9], #-0
     328:	3a0e0300 	bcc	380f30 <__Stack_Size+0x380b30>
     32c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     330:	3c193f13 	ldccc	15, cr3, [r9], {19}
     334:	3a000019 	bcc	3a0 <_Minimum_Stack_Size+0x2a0>
     338:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     33c:	0b3a0e03 	bleq	e83b50 <__Stack_Size+0xe83750>
     340:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     344:	1301193c 	movwne	r1, #6460	; 0x193c
     348:	053b0000 	ldreq	r0, [fp, #-0]!
     34c:	00134900 	andseq	r4, r3, r0, lsl #18
     350:	012e3c00 	teqeq	lr, r0, lsl #24
     354:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     358:	0b3b0b3a 	bleq	ec3048 <__Stack_Size+0xec2c48>
     35c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     360:	00001301 	andeq	r1, r0, r1, lsl #6
     364:	3f012e3d 	svccc	0x00012e3d
     368:	3a0e0319 	bcc	380fd4 <__Stack_Size+0x380bd4>
     36c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     370:	3c134919 	ldccc	9, cr4, [r3], {25}
     374:	00130119 	andseq	r0, r3, r9, lsl r1
     378:	002e3e00 	eoreq	r3, lr, r0, lsl #28
     37c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     380:	0b3b0b3a 	bleq	ec3070 <__Stack_Size+0xec2c70>
     384:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     388:	2e3f0000 	cdpcs	0, 3, cr0, cr15, cr0, {0}
     38c:	03193f00 	tsteq	r9, #0, 30
     390:	3b0b3a0e 	blcc	2cebd0 <__Stack_Size+0x2ce7d0>
     394:	3c192705 	ldccc	7, cr2, [r9], {5}
     398:	40000019 	andmi	r0, r0, r9, lsl r0
     39c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3a0:	0b3a0e03 	bleq	e83bb4 <__Stack_Size+0xe837b4>
     3a4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     3a8:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3ac:	2e410000 	cdpcs	0, 4, cr0, cr1, cr0, {0}
     3b0:	03193f01 	tsteq	r9, #1, 30
     3b4:	3b0b3a0e 	blcc	2cebf4 <__Stack_Size+0x2ce7f4>
     3b8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     3bc:	01193c13 	tsteq	r9, r3, lsl ip
     3c0:	42000013 	andmi	r0, r0, #19
     3c4:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     3c8:	0b3a0e03 	bleq	e83bdc <__Stack_Size+0xe837dc>
     3cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     3d0:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     3d4:	01000000 	mrseq	r0, (UNDEF: 0)
     3d8:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     3dc:	0e030b13 	vmoveq.32	d3[0], r0
     3e0:	17550e1b 	smmlane	r5, fp, lr, r0
     3e4:	17100111 			; <UNDEFINED> instruction: 0x17100111
     3e8:	24020000 	strcs	r0, [r2], #-0
     3ec:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     3f0:	000e030b 	andeq	r0, lr, fp, lsl #6
     3f4:	00160300 	andseq	r0, r6, r0, lsl #6
     3f8:	0b3a0803 	bleq	e8240c <__Stack_Size+0xe8200c>
     3fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     400:	16040000 	strne	r0, [r4], -r0
     404:	3a0e0300 	bcc	38100c <__Stack_Size+0x380c0c>
     408:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     40c:	05000013 	streq	r0, [r0, #-19]
     410:	13490035 	movtne	r0, #36917	; 0x9035
     414:	04060000 	streq	r0, [r6], #-0
     418:	3a0b0b01 	bcc	2c3024 <__Stack_Size+0x2c2c24>
     41c:	010b3b0b 	tsteq	fp, fp, lsl #22
     420:	07000013 	smladeq	r0, r3, r0, r0
     424:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     428:	00000d1c 	andeq	r0, r0, ip, lsl sp
     42c:	03002808 	movweq	r2, #2056	; 0x808
     430:	000d1c08 	andeq	r1, sp, r8, lsl #24
     434:	01130900 	tsteq	r3, r0, lsl #18
     438:	0b3a0b0b 	bleq	e8306c <__Stack_Size+0xe82c6c>
     43c:	1301053b 	movwne	r0, #5435	; 0x153b
     440:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     444:	3a080300 	bcc	20104c <__Stack_Size+0x200c4c>
     448:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     44c:	000b3813 	andeq	r3, fp, r3, lsl r8
     450:	000d0b00 	andeq	r0, sp, r0, lsl #22
     454:	0b3a0e03 	bleq	e83c68 <__Stack_Size+0xe83868>
     458:	1349053b 	movtne	r0, #38203	; 0x953b
     45c:	00000b38 	andeq	r0, r0, r8, lsr fp
     460:	0300160c 	movweq	r1, #1548	; 0x60c
     464:	3b0b3a0e 	blcc	2ceca4 <__Stack_Size+0x2ce8a4>
     468:	00134905 	andseq	r4, r3, r5, lsl #18
     46c:	002e0d00 	eoreq	r0, lr, r0, lsl #26
     470:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     474:	0b3b0b3a 	bleq	ec3164 <__Stack_Size+0xec2d64>
     478:	01111927 	tsteq	r1, r7, lsr #18
     47c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     480:	00194297 	mulseq	r9, r7, r2
     484:	002e0e00 	eoreq	r0, lr, r0, lsl #28
     488:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     48c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     490:	01111927 	tsteq	r1, r7, lsr #18
     494:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     498:	00194297 	mulseq	r9, r7, r2
     49c:	012e0f00 	teqeq	lr, r0, lsl #30
     4a0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     4a4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     4a8:	01111927 	tsteq	r1, r7, lsr #18
     4ac:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4b0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4b4:	10000013 	andne	r0, r0, r3, lsl r0
     4b8:	00018289 	andeq	r8, r1, r9, lsl #5
     4bc:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
     4c0:	00133119 	andseq	r3, r3, r9, lsl r1
     4c4:	82891100 	addhi	r1, r9, #0, 2
     4c8:	01110101 	tsteq	r1, r1, lsl #2
     4cc:	13011331 	movwne	r1, #4913	; 0x1331
     4d0:	8a120000 	bhi	4804d8 <__Stack_Size+0x4800d8>
     4d4:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     4d8:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     4dc:	89130000 	ldmdbhi	r3, {}	; <UNPREDICTABLE>
     4e0:	11010182 	smlabbne	r1, r2, r1, r0
     4e4:	00133101 	andseq	r3, r3, r1, lsl #2
     4e8:	00341400 	eorseq	r1, r4, r0, lsl #8
     4ec:	0b3a0803 	bleq	e82500 <__Stack_Size+0xe82100>
     4f0:	1349053b 	movtne	r0, #38203	; 0x953b
     4f4:	00001802 	andeq	r1, r0, r2, lsl #16
     4f8:	03003415 	movweq	r3, #1045	; 0x415
     4fc:	3b0b3a0e 	blcc	2ced3c <__Stack_Size+0x2ce93c>
     500:	3f13490b 	svccc	0x0013490b
     504:	00193c19 	andseq	r3, r9, r9, lsl ip
     508:	01011600 	tsteq	r1, r0, lsl #12
     50c:	13011349 	movwne	r1, #4937	; 0x1349
     510:	21170000 	tstcs	r7, r0
     514:	2f134900 	svccs	0x00134900
     518:	18000005 	stmdane	r0, {r0, r2}
     51c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     520:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     524:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     528:	0000193c 	andeq	r1, r0, ip, lsr r9
     52c:	49002119 	stmdbmi	r0, {r0, r3, r4, r8, sp}
     530:	000b2f13 	andeq	r2, fp, r3, lsl pc
     534:	002e1a00 	eoreq	r1, lr, r0, lsl #20
     538:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     53c:	0b3b0b3a 	bleq	ec322c <__Stack_Size+0xec2e2c>
     540:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     544:	2e1b0000 	cdpcs	0, 1, cr0, cr11, cr0, {0}
     548:	03193f01 	tsteq	r9, #1, 30
     54c:	3b0b3a0e 	blcc	2ced8c <__Stack_Size+0x2ce98c>
     550:	3c192705 	ldccc	7, cr2, [r9], {5}
     554:	00130119 	andseq	r0, r3, r9, lsl r1
     558:	00051c00 	andeq	r1, r5, r0, lsl #24
     55c:	00001349 	andeq	r1, r0, r9, asr #6
     560:	0b000f1d 	bleq	41dc <__Stack_Size+0x3ddc>
     564:	0013490b 	andseq	r4, r3, fp, lsl #18
     568:	002e1e00 	eoreq	r1, lr, r0, lsl #28
     56c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     570:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     574:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     578:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
     57c:	03193f01 	tsteq	r9, #1, 30
     580:	3b0b3a0e 	blcc	2cedc0 <__Stack_Size+0x2ce9c0>
     584:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     588:	01193c13 	tsteq	r9, r3, lsl ip
     58c:	20000013 	andcs	r0, r0, r3, lsl r0
     590:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     594:	0b3a0e03 	bleq	e83da8 <__Stack_Size+0xe839a8>
     598:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     59c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     5a0:	01000000 	mrseq	r0, (UNDEF: 0)
     5a4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     5a8:	0e030b13 	vmoveq.32	d3[0], r0
     5ac:	17100e1b 			; <UNDEFINED> instruction: 0x17100e1b
     5b0:	24020000 	strcs	r0, [r2], #-0
     5b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     5b8:	000e030b 	andeq	r0, lr, fp, lsl #6
     5bc:	00160300 	andseq	r0, r6, r0, lsl #6
     5c0:	0b3a0803 	bleq	e825d4 <__Stack_Size+0xe821d4>
     5c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     5c8:	01040000 	mrseq	r0, (UNDEF: 4)
     5cc:	01134901 	tsteq	r3, r1, lsl #18
     5d0:	05000013 	streq	r0, [r0, #-19]
     5d4:	13490021 	movtne	r0, #36897	; 0x9021
     5d8:	00000b2f 	andeq	r0, r0, pc, lsr #22
     5dc:	03003406 	movweq	r3, #1030	; 0x406
     5e0:	3b0b3a0e 	blcc	2cee20 <__Stack_Size+0x2cea20>
     5e4:	3f13490b 	svccc	0x0013490b
     5e8:	00180219 	andseq	r0, r8, r9, lsl r2
     5ec:	00260700 	eoreq	r0, r6, r0, lsl #14
     5f0:	00001349 	andeq	r1, r0, r9, asr #6
     5f4:	01110100 	tsteq	r1, r0, lsl #2
     5f8:	0b130e25 	bleq	4c3e94 <__Stack_Size+0x4c3a94>
     5fc:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     600:	01111755 	tsteq	r1, r5, asr r7
     604:	00001710 	andeq	r1, r0, r0, lsl r7
     608:	0b002402 	bleq	9618 <__Stack_Size+0x9218>
     60c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     610:	0300000e 	movweq	r0, #14
     614:	08030016 	stmdaeq	r3, {r1, r2, r4}
     618:	0b3b0b3a 	bleq	ec3308 <__Stack_Size+0xec2f08>
     61c:	00001349 	andeq	r1, r0, r9, asr #6
     620:	03001604 	movweq	r1, #1540	; 0x604
     624:	3b0b3a0e 	blcc	2cee64 <__Stack_Size+0x2cea64>
     628:	0013490b 	andseq	r4, r3, fp, lsl #18
     62c:	00350500 	eorseq	r0, r5, r0, lsl #10
     630:	00001349 	andeq	r1, r0, r9, asr #6
     634:	0b010406 	bleq	41654 <__Stack_Size+0x41254>
     638:	3b0b3a0b 	blcc	2cee6c <__Stack_Size+0x2cea6c>
     63c:	0013010b 	andseq	r0, r3, fp, lsl #2
     640:	00280700 	eoreq	r0, r8, r0, lsl #14
     644:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     648:	0f080000 	svceq	0x00080000
     64c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     650:	09000013 	stmdbeq	r0, {r0, r1, r4}
     654:	0e030104 	adfeqs	f0, f3, f4
     658:	0b3a0b0b 	bleq	e8328c <__Stack_Size+0xe82e8c>
     65c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     660:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     664:	03193f00 	tsteq	r9, #0, 30
     668:	3b0b3a0e 	blcc	2ceea8 <__Stack_Size+0x2ceaa8>
     66c:	1119270b 	tstne	r9, fp, lsl #14
     670:	40061201 	andmi	r1, r6, r1, lsl #4
     674:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     678:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     67c:	03193f01 	tsteq	r9, #1, 30
     680:	3b0b3a0e 	blcc	2ceec0 <__Stack_Size+0x2ceac0>
     684:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     688:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     68c:	97184006 	ldrls	r4, [r8, -r6]
     690:	13011942 	movwne	r1, #6466	; 0x1942
     694:	050c0000 	streq	r0, [ip, #-0]
     698:	3a0e0300 	bcc	3812a0 <__Stack_Size+0x380ea0>
     69c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     6a0:	00170213 	andseq	r0, r7, r3, lsl r2
     6a4:	00340d00 	eorseq	r0, r4, r0, lsl #26
     6a8:	0b3a0e03 	bleq	e83ebc <__Stack_Size+0xe83abc>
     6ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     6b0:	00001702 	andeq	r1, r0, r2, lsl #14
     6b4:	0300340e 	movweq	r3, #1038	; 0x40e
     6b8:	3b0b3a0e 	blcc	2ceef8 <__Stack_Size+0x2ceaf8>
     6bc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     6c0:	0f000018 	svceq	0x00000018
     6c4:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
     6c8:	89100000 	ldmdbhi	r0, {}	; <UNPREDICTABLE>
     6cc:	11010182 	smlabbne	r1, r2, r1, r0
     6d0:	01133101 	tsteq	r3, r1, lsl #2
     6d4:	11000013 	tstne	r0, r3, lsl r0
     6d8:	0001828a 	andeq	r8, r1, sl, lsl #5
     6dc:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     6e0:	12000018 	andne	r0, r0, #24
     6e4:	00018289 	andeq	r8, r1, r9, lsl #5
     6e8:	13310111 	teqne	r1, #1073741828	; 0x40000004
     6ec:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     6f0:	03193f01 	tsteq	r9, #1, 30
     6f4:	3b0b3a0e 	blcc	2cef34 <__Stack_Size+0x2ceb34>
     6f8:	1119270b 	tstne	r9, fp, lsl #14
     6fc:	40061201 	andmi	r1, r6, r1, lsl #4
     700:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     704:	00001301 	andeq	r1, r0, r1, lsl #6
     708:	11010b14 	tstne	r1, r4, lsl fp
     70c:	01061201 	tsteq	r6, r1, lsl #4
     710:	15000013 	strne	r0, [r0, #-19]
     714:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     718:	0b3a0e03 	bleq	e83f2c <__Stack_Size+0xe83b2c>
     71c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     720:	1301193c 	movwne	r1, #6460	; 0x193c
     724:	18160000 	ldmdane	r6, {}	; <UNPREDICTABLE>
     728:	17000000 	strne	r0, [r0, -r0]
     72c:	01018289 	smlabbeq	r1, r9, r2, r8
     730:	13310111 	teqne	r1, #1073741828	; 0x40000004
     734:	89180000 	ldmdbhi	r8, {}	; <UNPREDICTABLE>
     738:	11010182 	smlabbne	r1, r2, r1, r0
     73c:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     740:	00001331 	andeq	r1, r0, r1, lsr r3
     744:	0b002419 	bleq	97b0 <__Stack_Size+0x93b0>
     748:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     74c:	1a000008 	bne	774 <__Stack_Size+0x374>
     750:	13490101 	movtne	r0, #37121	; 0x9101
     754:	00001301 	andeq	r1, r0, r1, lsl #6
     758:	4900211b 	stmdbmi	r0, {r0, r1, r3, r4, r8, sp}
     75c:	000b2f13 	andeq	r2, fp, r3, lsl pc
     760:	00341c00 	eorseq	r1, r4, r0, lsl #24
     764:	0b3a0e03 	bleq	e83f78 <__Stack_Size+0xe83b78>
     768:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     76c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     770:	211d0000 	tstcs	sp, r0
     774:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     778:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     77c:	0b3b0b3a 	bleq	ec346c <__Stack_Size+0xec306c>
     780:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     784:	0000193c 	andeq	r1, r0, ip, lsr r9
     788:	3f012e1f 	svccc	0x00012e1f
     78c:	3a0e0319 	bcc	3813f8 <__Stack_Size+0x380ff8>
     790:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     794:	3c134919 	ldccc	9, cr4, [r3], {25}
     798:	00130119 	andseq	r0, r3, r9, lsl r1
     79c:	00052000 	andeq	r2, r5, r0
     7a0:	00001349 	andeq	r1, r0, r9, asr #6
     7a4:	3f012e21 	svccc	0x00012e21
     7a8:	3a0e0319 	bcc	381414 <__Stack_Size+0x381014>
     7ac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     7b0:	01193c19 	tsteq	r9, r9, lsl ip
     7b4:	22000013 	andcs	r0, r0, #19
     7b8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     7bc:	0b3a0e03 	bleq	e83fd0 <__Stack_Size+0xe83bd0>
     7c0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     7c4:	0000193c 	andeq	r1, r0, ip, lsr r9
     7c8:	01110100 	tsteq	r1, r0, lsl #2
     7cc:	0b130e25 	bleq	4c4068 <__Stack_Size+0x4c3c68>
     7d0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     7d4:	01111755 	tsteq	r1, r5, asr r7
     7d8:	00001710 	andeq	r1, r0, r0, lsl r7
     7dc:	0b002402 	bleq	97ec <__Stack_Size+0x93ec>
     7e0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7e4:	0300000e 	movweq	r0, #14
     7e8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     7ec:	0b3b0b3a 	bleq	ec34dc <__Stack_Size+0xec30dc>
     7f0:	00001349 	andeq	r1, r0, r9, asr #6
     7f4:	0b000f04 	bleq	440c <__Stack_Size+0x400c>
     7f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     7fc:	01040500 	tsteq	r4, r0, lsl #10
     800:	0b0b0e03 	bleq	2c4014 <__Stack_Size+0x2c3c14>
     804:	0b3b0b3a 	bleq	ec34f4 <__Stack_Size+0xec30f4>
     808:	00001301 	andeq	r1, r0, r1, lsl #6
     80c:	03002806 	movweq	r2, #2054	; 0x806
     810:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     814:	00160700 	andseq	r0, r6, r0, lsl #14
     818:	0b3a0e03 	bleq	e8402c <__Stack_Size+0xe83c2c>
     81c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     820:	15080000 	strne	r0, [r8, #-0]
     824:	49192701 	ldmdbmi	r9, {r0, r8, r9, sl, sp}
     828:	00130113 	andseq	r0, r3, r3, lsl r1
     82c:	00050900 	andeq	r0, r5, r0, lsl #18
     830:	00001349 	andeq	r1, r0, r9, asr #6
     834:	0301130a 	movweq	r1, #4874	; 0x130a
     838:	3a0b0b0e 	bcc	2c3478 <__Stack_Size+0x2c3078>
     83c:	010b3b0b 	tsteq	fp, fp, lsl #22
     840:	0b000013 	bleq	894 <__Stack_Size+0x494>
     844:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     848:	0b3b0b3a 	bleq	ec3538 <__Stack_Size+0xec3138>
     84c:	0b381349 	bleq	e05578 <__Stack_Size+0xe05178>
     850:	150c0000 	strne	r0, [ip, #-0]
     854:	00192700 	andseq	r2, r9, r0, lsl #14
     858:	000f0d00 	andeq	r0, pc, r0, lsl #26
     85c:	00000b0b 	andeq	r0, r0, fp, lsl #22
     860:	3f012e0e 	svccc	0x00012e0e
     864:	3a0e0319 	bcc	3814d0 <__Stack_Size+0x3810d0>
     868:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     86c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     870:	96184006 	ldrls	r4, [r8], -r6
     874:	13011942 	movwne	r1, #6466	; 0x1942
     878:	890f0000 	stmdbhi	pc, {}	; <UNPREDICTABLE>
     87c:	11000182 	smlabbne	r0, r2, r1, r0
     880:	00133101 	andseq	r3, r3, r1, lsl #2
     884:	00341000 	eorseq	r1, r4, r0
     888:	0b3a0e03 	bleq	e8409c <__Stack_Size+0xe83c9c>
     88c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     890:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     894:	35110000 	ldrcc	r0, [r1, #-0]
     898:	00134900 	andseq	r4, r3, r0, lsl #18
     89c:	00341200 	eorseq	r1, r4, r0, lsl #4
     8a0:	0b3a0e03 	bleq	e840b4 <__Stack_Size+0xe83cb4>
     8a4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     8a8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     8ac:	01130000 	tsteq	r3, r0
     8b0:	01134901 	tsteq	r3, r1, lsl #18
     8b4:	14000013 	strne	r0, [r0], #-19
     8b8:	13490021 	movtne	r0, #36897	; 0x9021
     8bc:	00000b2f 	andeq	r0, r0, pc, lsr #22
     8c0:	3f002e15 	svccc	0x00002e15
     8c4:	3a0e0319 	bcc	381530 <__Stack_Size+0x381130>
     8c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     8cc:	00193c19 	andseq	r3, r9, r9, lsl ip
     8d0:	11010000 	mrsne	r0, (UNDEF: 1)
     8d4:	130e2501 	movwne	r2, #58625	; 0xe501
     8d8:	1b0e030b 	blne	38150c <__Stack_Size+0x38110c>
     8dc:	1117550e 	tstne	r7, lr, lsl #10
     8e0:	00171001 	andseq	r1, r7, r1
     8e4:	00240200 	eoreq	r0, r4, r0, lsl #4
     8e8:	0b3e0b0b 	bleq	f8351c <__Stack_Size+0xf8311c>
     8ec:	00000e03 	andeq	r0, r0, r3, lsl #28
     8f0:	03001603 	movweq	r1, #1539	; 0x603
     8f4:	3b0b3a08 	blcc	2cf11c <__Stack_Size+0x2ced1c>
     8f8:	0013490b 	andseq	r4, r3, fp, lsl #18
     8fc:	01040400 	tsteq	r4, r0, lsl #8
     900:	0b0b0e03 	bleq	2c4114 <__Stack_Size+0x2c3d14>
     904:	0b3b0b3a 	bleq	ec35f4 <__Stack_Size+0xec31f4>
     908:	00001301 	andeq	r1, r0, r1, lsl #6
     90c:	03002805 	movweq	r2, #2053	; 0x805
     910:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     914:	01130600 	tsteq	r3, r0, lsl #12
     918:	0b0b0e03 	bleq	2c412c <__Stack_Size+0x2c3d2c>
     91c:	0b3b0b3a 	bleq	ec360c <__Stack_Size+0xec320c>
     920:	00001301 	andeq	r1, r0, r1, lsl #6
     924:	03000d07 	movweq	r0, #3335	; 0xd07
     928:	3b0b3a0e 	blcc	2cf168 <__Stack_Size+0x2ced68>
     92c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     930:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     934:	0b0b000f 	bleq	2c0978 <__Stack_Size+0x2c0578>
     938:	00001349 	andeq	r1, r0, r9, asr #6
     93c:	03001609 	movweq	r1, #1545	; 0x609
     940:	3b0b3a0e 	blcc	2cf180 <__Stack_Size+0x2ced80>
     944:	0013490b 	andseq	r4, r3, fp, lsl #18
     948:	01150a00 	tsteq	r5, r0, lsl #20
     94c:	13491927 	movtne	r1, #39207	; 0x9927
     950:	00001301 	andeq	r1, r0, r1, lsl #6
     954:	4900050b 	stmdbmi	r0, {r0, r1, r3, r8, sl}
     958:	0c000013 	stceq	0, cr0, [r0], {19}
     95c:	08030113 	stmdaeq	r3, {r0, r1, r4, r8}
     960:	0b3a0b0b 	bleq	e83594 <__Stack_Size+0xe83194>
     964:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     968:	0d0d0000 	stceq	0, cr0, [sp, #-0]
     96c:	3a080300 	bcc	201574 <__Stack_Size+0x201174>
     970:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     974:	000b3813 	andeq	r3, fp, r3, lsl r8
     978:	01170e00 	tsteq	r7, r0, lsl #28
     97c:	0b3a0b0b 	bleq	e835b0 <__Stack_Size+0xe831b0>
     980:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     984:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 98c <__Stack_Size+0x58c>
     988:	3a080300 	bcc	201590 <__Stack_Size+0x201190>
     98c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     990:	10000013 	andne	r0, r0, r3, lsl r0
     994:	19270015 	stmdbne	r7!, {r0, r2, r4}
     998:	0f110000 	svceq	0x00110000
     99c:	000b0b00 	andeq	r0, fp, r0, lsl #22
     9a0:	01131200 	tsteq	r3, r0, lsl #4
     9a4:	0b3a0b0b 	bleq	e835d8 <__Stack_Size+0xe831d8>
     9a8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     9ac:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     9b0:	03193f01 	tsteq	r9, #1, 30
     9b4:	3b0b3a0e 	blcc	2cf1f4 <__Stack_Size+0x2cedf4>
     9b8:	1119270b 	tstne	r9, fp, lsl #14
     9bc:	40061201 	andmi	r1, r6, r1, lsl #4
     9c0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     9c4:	00001301 	andeq	r1, r0, r1, lsl #6
     9c8:	03003414 	movweq	r3, #1044	; 0x414
     9cc:	3b0b3a0e 	blcc	2cf20c <__Stack_Size+0x2cee0c>
     9d0:	0013490b 	andseq	r4, r3, fp, lsl #18
     9d4:	002e1500 	eoreq	r1, lr, r0, lsl #10
     9d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9dc:	0b3b0b3a 	bleq	ec36cc <__Stack_Size+0xec32cc>
     9e0:	01111927 	tsteq	r1, r7, lsr #18
     9e4:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     9e8:	00194297 	mulseq	r9, r7, r2
     9ec:	012e1600 	teqeq	lr, r0, lsl #12
     9f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     9f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     9f8:	13491927 	movtne	r1, #39207	; 0x9927
     9fc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     a00:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     a04:	00130119 	andseq	r0, r3, r9, lsl r1
     a08:	00051700 	andeq	r1, r5, r0, lsl #14
     a0c:	0b3a0e03 	bleq	e84220 <__Stack_Size+0xe83e20>
     a10:	1349053b 	movtne	r0, #38203	; 0x953b
     a14:	00001702 	andeq	r1, r0, r2, lsl #14
     a18:	03003418 	movweq	r3, #1048	; 0x418
     a1c:	3b0b3a0e 	blcc	2cf25c <__Stack_Size+0x2cee5c>
     a20:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a24:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
     a28:	01018289 	smlabbeq	r1, r9, r2, r8
     a2c:	00000111 	andeq	r0, r0, r1, lsl r1
     a30:	01828a1a 	orreq	r8, r2, sl, lsl sl
     a34:	91180200 	tstls	r8, r0, lsl #4
     a38:	00001842 	andeq	r1, r0, r2, asr #16
     a3c:	0300051b 	movweq	r0, #1307	; 0x51b
     a40:	3b0b3a0e 	blcc	2cf280 <__Stack_Size+0x2cee80>
     a44:	02134905 	andseq	r4, r3, #81920	; 0x14000
     a48:	1c000018 	stcne	0, cr0, [r0], {24}
     a4c:	00018289 	andeq	r8, r1, r9, lsl #5
     a50:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a54:	891d0000 	ldmdbhi	sp, {}	; <UNPREDICTABLE>
     a58:	11010182 	smlabbne	r1, r2, r1, r0
     a5c:	01133101 	tsteq	r3, r1, lsl #2
     a60:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     a64:	01018289 	smlabbeq	r1, r9, r2, r8
     a68:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a6c:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
     a70:	11010182 	smlabbne	r1, r2, r1, r0
     a74:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
     a78:	00001331 	andeq	r1, r0, r1, lsr r3
     a7c:	01828920 	orreq	r8, r2, r0, lsr #18
     a80:	95011100 	strls	r1, [r1, #-256]	; 0x100
     a84:	13311942 	teqne	r1, #1081344	; 0x108000
     a88:	34210000 	strtcc	r0, [r1], #-0
     a8c:	3a0e0300 	bcc	381694 <__Stack_Size+0x381294>
     a90:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a94:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
     a98:	22000018 	andcs	r0, r0, #24
     a9c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     aa0:	0b3b0b3a 	bleq	ec3790 <__Stack_Size+0xec3390>
     aa4:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     aa8:	0000193c 	andeq	r1, r0, ip, lsr r9
     aac:	49010123 	stmdbmi	r1, {r0, r1, r5, r8}
     ab0:	00130113 	andseq	r0, r3, r3, lsl r1
     ab4:	00212400 	eoreq	r2, r1, r0, lsl #8
     ab8:	0b2f1349 	bleq	bc57e4 <__Stack_Size+0xbc53e4>
     abc:	26250000 	strtcs	r0, [r5], -r0
     ac0:	00134900 	andseq	r4, r3, r0, lsl #18
     ac4:	00352600 	eorseq	r2, r5, r0, lsl #12
     ac8:	00001349 	andeq	r1, r0, r9, asr #6
     acc:	03003427 	movweq	r3, #1063	; 0x427
     ad0:	3b0b3a0e 	blcc	2cf310 <__Stack_Size+0x2cef10>
     ad4:	3f134905 	svccc	0x00134905
     ad8:	00180219 	andseq	r0, r8, r9, lsl r2
     adc:	00242800 	eoreq	r2, r4, r0, lsl #16
     ae0:	0b3e0b0b 	bleq	f83714 <__Stack_Size+0xf83314>
     ae4:	00000803 	andeq	r0, r0, r3, lsl #16
     ae8:	3f002e29 	svccc	0x00002e29
     aec:	3a0e0319 	bcc	381758 <__Stack_Size+0x381358>
     af0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     af4:	00193c19 	andseq	r3, r9, r9, lsl ip
     af8:	002e2a00 	eoreq	r2, lr, r0, lsl #20
     afc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     b00:	0b3b0b3a 	bleq	ec37f0 <__Stack_Size+0xec33f0>
     b04:	13491927 	movtne	r1, #39207	; 0x9927
     b08:	0000193c 	andeq	r1, r0, ip, lsr r9
     b0c:	3f012e2b 	svccc	0x00012e2b
     b10:	3a0e0319 	bcc	38177c <__Stack_Size+0x38137c>
     b14:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     b18:	01193c19 	tsteq	r9, r9, lsl ip
     b1c:	2c000013 	stccs	0, cr0, [r0], {19}
     b20:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     b24:	0b3a0e03 	bleq	e84338 <__Stack_Size+0xe83f38>
     b28:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     b2c:	1301193c 	movwne	r1, #6460	; 0x193c
     b30:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     b34:	03193f01 	tsteq	r9, #1, 30
     b38:	3b0b3a0e 	blcc	2cf378 <__Stack_Size+0x2cef78>
     b3c:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     b40:	00193c13 	andseq	r3, r9, r3, lsl ip
     b44:	11010000 	mrsne	r0, (UNDEF: 1)
     b48:	130e2501 	movwne	r2, #58625	; 0xe501
     b4c:	1b0e030b 	blne	381780 <__Stack_Size+0x381380>
     b50:	1117550e 	tstne	r7, lr, lsl #10
     b54:	00171001 	andseq	r1, r7, r1
     b58:	00240200 	eoreq	r0, r4, r0, lsl #4
     b5c:	0b3e0b0b 	bleq	f83790 <__Stack_Size+0xf83390>
     b60:	00000e03 	andeq	r0, r0, r3, lsl #28
     b64:	03001603 	movweq	r1, #1539	; 0x603
     b68:	3b0b3a08 	blcc	2cf390 <__Stack_Size+0x2cef90>
     b6c:	0013490b 	andseq	r4, r3, fp, lsl #18
     b70:	00160400 	andseq	r0, r6, r0, lsl #8
     b74:	0b3a0e03 	bleq	e84388 <__Stack_Size+0xe83f88>
     b78:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b7c:	35050000 	strcc	r0, [r5, #-0]
     b80:	00134900 	andseq	r4, r3, r0, lsl #18
     b84:	01040600 	tsteq	r4, r0, lsl #12
     b88:	0b3a0b0b 	bleq	e837bc <__Stack_Size+0xe833bc>
     b8c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     b90:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
     b94:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     b98:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     b9c:	0b0b0113 	bleq	2c0ff0 <__Stack_Size+0x2c0bf0>
     ba0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ba4:	00001301 	andeq	r1, r0, r1, lsl #6
     ba8:	03000d09 	movweq	r0, #3337	; 0xd09
     bac:	3b0b3a08 	blcc	2cf3d4 <__Stack_Size+0x2cefd4>
     bb0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     bb4:	0a00000b 	beq	be8 <__Stack_Size+0x7e8>
     bb8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     bbc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     bc0:	0b381349 	bleq	e058ec <__Stack_Size+0xe054ec>
     bc4:	160b0000 	strne	r0, [fp], -r0
     bc8:	3a0e0300 	bcc	3817d0 <__Stack_Size+0x3813d0>
     bcc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bd0:	0c000013 	stceq	0, cr0, [r0], {19}
     bd4:	0b0b000f 	bleq	2c0c18 <__Stack_Size+0x2c0818>
     bd8:	00001349 	andeq	r1, r0, r9, asr #6
     bdc:	0301040d 	movweq	r0, #5133	; 0x140d
     be0:	3a0b0b0e 	bcc	2c3820 <__Stack_Size+0x2c3420>
     be4:	010b3b0b 	tsteq	fp, fp, lsl #22
     be8:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     bec:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     bf0:	0b3a0e03 	bleq	e84404 <__Stack_Size+0xe84004>
     bf4:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     bf8:	13010b20 	movwne	r0, #6944	; 0x1b20
     bfc:	050f0000 	streq	r0, [pc, #-0]	; c04 <__Stack_Size+0x804>
     c00:	3a0e0300 	bcc	381808 <__Stack_Size+0x381408>
     c04:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c08:	10000013 	andne	r0, r0, r3, lsl r0
     c0c:	0e03012e 	adfeqsp	f0, f3, #0.5
     c10:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c14:	01111927 	tsteq	r1, r7, lsr #18
     c18:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c1c:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c20:	11000013 	tstne	r0, r3, lsl r0
     c24:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     c2c:	17021349 	strne	r1, [r2, -r9, asr #6]
     c30:	05120000 	ldreq	r0, [r2, #-0]
     c34:	3a0e0300 	bcc	38183c <__Stack_Size+0x38143c>
     c38:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     c3c:	00180213 	andseq	r0, r8, r3, lsl r2
     c40:	00051300 	andeq	r1, r5, r0, lsl #6
     c44:	0b3a0803 	bleq	e82c58 <__Stack_Size+0xe82858>
     c48:	1349053b 	movtne	r0, #38203	; 0x953b
     c4c:	00001802 	andeq	r1, r0, r2, lsl #16
     c50:	03003414 	movweq	r3, #1044	; 0x414
     c54:	3b0b3a08 	blcc	2cf47c <__Stack_Size+0x2cf07c>
     c58:	02134905 	andseq	r4, r3, #81920	; 0x14000
     c5c:	15000017 	strne	r0, [r0, #-23]
     c60:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     c64:	0b3a0e03 	bleq	e84478 <__Stack_Size+0xe84078>
     c68:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     c6c:	01111349 	tsteq	r1, r9, asr #6
     c70:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     c74:	01194297 			; <UNDEFINED> instruction: 0x01194297
     c78:	16000013 			; <UNDEFINED> instruction: 0x16000013
     c7c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     c80:	0b3b0b3a 	bleq	ec3970 <__Stack_Size+0xec3570>
     c84:	0b1c1349 	bleq	7059b0 <__Stack_Size+0x7055b0>
     c88:	1d170000 	ldcne	0, cr0, [r7, #-0]
     c8c:	11133101 	tstne	r3, r1, lsl #2
     c90:	58061201 	stmdapl	r6, {r0, r9, ip}
     c94:	000b590b 	andeq	r5, fp, fp, lsl #18
     c98:	00051800 	andeq	r1, r5, r0, lsl #16
     c9c:	0b1c1331 	bleq	705968 <__Stack_Size+0x705568>
     ca0:	0b190000 	bleq	640ca8 <__Stack_Size+0x6408a8>
     ca4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     ca8:	1a000006 	bne	cc8 <__Stack_Size+0x8c8>
     cac:	01018289 	smlabbeq	r1, r9, r2, r8
     cb0:	13310111 	teqne	r1, #1073741828	; 0x40000004
     cb4:	8a1b0000 	bhi	6c0cbc <__Stack_Size+0x6c08bc>
     cb8:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
     cbc:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
     cc0:	2e1c0000 	cdpcs	0, 1, cr0, cr12, cr0, {0}
     cc4:	03193f01 	tsteq	r9, #1, 30
     cc8:	3b0b3a0e 	blcc	2cf508 <__Stack_Size+0x2cf108>
     ccc:	1119270b 	tstne	r9, fp, lsl #14
     cd0:	40061201 	andmi	r1, r6, r1, lsl #4
     cd4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cd8:	00001301 	andeq	r1, r0, r1, lsl #6
     cdc:	0182891d 	orreq	r8, r2, sp, lsl r9
     ce0:	95011100 	strls	r1, [r1, #-256]	; 0x100
     ce4:	13311942 	teqne	r1, #1081344	; 0x108000
     ce8:	2e1e0000 	cdpcs	0, 1, cr0, cr14, cr0, {0}
     cec:	11133101 	tstne	r3, r1, lsl #2
     cf0:	40061201 	andmi	r1, r6, r1, lsl #4
     cf4:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cf8:	00001301 	andeq	r1, r0, r1, lsl #6
     cfc:	3100051f 	tstcc	r0, pc, lsl r5
     d00:	00170213 	andseq	r0, r7, r3, lsl r2
     d04:	010b2000 	mrseq	r2, (UNDEF: 11)
     d08:	06120111 			; <UNDEFINED> instruction: 0x06120111
     d0c:	00001301 	andeq	r1, r0, r1, lsl #6
     d10:	01828921 	orreq	r8, r2, r1, lsr #18
     d14:	95011101 	strls	r1, [r1, #-257]	; 0x101
     d18:	13311942 	teqne	r1, #1081344	; 0x108000
     d1c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
     d20:	03193f01 	tsteq	r9, #1, 30
     d24:	3b0b3a0e 	blcc	2cf564 <__Stack_Size+0x2cf164>
     d28:	11192705 	tstne	r9, r5, lsl #14
     d2c:	40061201 	andmi	r1, r6, r1, lsl #4
     d30:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     d34:	00001301 	andeq	r1, r0, r1, lsl #6
     d38:	03003423 	movweq	r3, #1059	; 0x423
     d3c:	3b0b3a0e 	blcc	2cf57c <__Stack_Size+0x2cf17c>
     d40:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d44:	24000017 	strcs	r0, [r0], #-23
     d48:	01018289 	smlabbeq	r1, r9, r2, r8
     d4c:	13310111 	teqne	r1, #1073741828	; 0x40000004
     d50:	00001301 	andeq	r1, r0, r1, lsl #6
     d54:	03000525 	movweq	r0, #1317	; 0x525
     d58:	3b0b3a08 	blcc	2cf580 <__Stack_Size+0x2cf180>
     d5c:	02134905 	andseq	r4, r3, #81920	; 0x14000
     d60:	26000017 			; <UNDEFINED> instruction: 0x26000017
     d64:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d68:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     d6c:	00001349 	andeq	r1, r0, r9, asr #6
     d70:	03003427 	movweq	r3, #1063	; 0x427
     d74:	3b0b3a0e 	blcc	2cf5b4 <__Stack_Size+0x2cf1b4>
     d78:	3f13490b 	svccc	0x0013490b
     d7c:	00193c19 	andseq	r3, r9, r9, lsl ip
     d80:	01012800 	tsteq	r1, r0, lsl #16
     d84:	13011349 	movwne	r1, #4937	; 0x1349
     d88:	21290000 	teqcs	r9, r0
     d8c:	2f134900 	svccs	0x00134900
     d90:	2a00000b 	bcs	dc4 <__Stack_Size+0x9c4>
     d94:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     d98:	0b3b0b3a 	bleq	ec3a88 <__Stack_Size+0xec3688>
     d9c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     da0:	00001802 	andeq	r1, r0, r2, lsl #16
     da4:	3f012e2b 	svccc	0x00012e2b
     da8:	3a0e0319 	bcc	381a14 <__Stack_Size+0x381614>
     dac:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     db0:	01193c19 	tsteq	r9, r9, lsl ip
     db4:	2c000013 	stccs	0, cr0, [r0], {19}
     db8:	13490005 	movtne	r0, #36869	; 0x9005
     dbc:	2e2d0000 	cdpcs	0, 2, cr0, cr13, cr0, {0}
     dc0:	03193f01 	tsteq	r9, #1, 30
     dc4:	3b0b3a0e 	blcc	2cf604 <__Stack_Size+0x2cf204>
     dc8:	3c192705 	ldccc	7, cr2, [r9], {5}
     dcc:	00130119 	andseq	r0, r3, r9, lsl r1
     dd0:	012e2e00 	teqeq	lr, r0, lsl #28
     dd4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     dd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     ddc:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     de0:	01000000 	mrseq	r0, (UNDEF: 0)
     de4:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     de8:	0e030b13 	vmoveq.32	d3[0], r0
     dec:	17550e1b 	smmlane	r5, fp, lr, r0
     df0:	17100111 			; <UNDEFINED> instruction: 0x17100111
     df4:	24020000 	strcs	r0, [r2], #-0
     df8:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     dfc:	000e030b 	andeq	r0, lr, fp, lsl #6
     e00:	00160300 	andseq	r0, r6, r0, lsl #6
     e04:	0b3a0803 	bleq	e82e18 <__Stack_Size+0xe82a18>
     e08:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e0c:	16040000 	strne	r0, [r4], -r0
     e10:	3a0e0300 	bcc	381a18 <__Stack_Size+0x381618>
     e14:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e18:	05000013 	streq	r0, [r0, #-19]
     e1c:	13490035 	movtne	r0, #36917	; 0x9035
     e20:	04060000 	streq	r0, [r6], #-0
     e24:	3a0b0b01 	bcc	2c3a30 <__Stack_Size+0x2c3630>
     e28:	010b3b0b 	tsteq	fp, fp, lsl #22
     e2c:	07000013 	smladeq	r0, r3, r0, r0
     e30:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     e34:	00000d1c 	andeq	r0, r0, ip, lsl sp
     e38:	03002808 	movweq	r2, #2056	; 0x808
     e3c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     e40:	01130900 	tsteq	r3, r0, lsl #18
     e44:	0b3a0b0b 	bleq	e83a78 <__Stack_Size+0xe83678>
     e48:	1301053b 	movwne	r0, #5435	; 0x153b
     e4c:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     e50:	3a080300 	bcc	201a58 <__Stack_Size+0x201658>
     e54:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e58:	000b3813 	andeq	r3, fp, r3, lsl r8
     e5c:	000d0b00 	andeq	r0, sp, r0, lsl #22
     e60:	0b3a0e03 	bleq	e84674 <__Stack_Size+0xe84274>
     e64:	1349053b 	movtne	r0, #38203	; 0x953b
     e68:	00000b38 	andeq	r0, r0, r8, lsr fp
     e6c:	0300160c 	movweq	r1, #1548	; 0x60c
     e70:	3b0b3a0e 	blcc	2cf6b0 <__Stack_Size+0x2cf2b0>
     e74:	00134905 	andseq	r4, r3, r5, lsl #18
     e78:	012e0d00 	teqeq	lr, r0, lsl #26
     e7c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     e80:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     e84:	13491927 	movtne	r1, #39207	; 0x9927
     e88:	13010b20 	movwne	r0, #6944	; 0x1b20
     e8c:	340e0000 	strcc	r0, [lr], #-0
     e90:	3a0e0300 	bcc	381a98 <__Stack_Size+0x381698>
     e94:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e98:	0f000013 	svceq	0x00000013
     e9c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ea0:	0b3a0e03 	bleq	e846b4 <__Stack_Size+0xe842b4>
     ea4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ea8:	06120111 			; <UNDEFINED> instruction: 0x06120111
     eac:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     eb0:	00130119 	andseq	r0, r3, r9, lsl r1
     eb4:	00051000 	andeq	r1, r5, r0
     eb8:	0b3a0e03 	bleq	e846cc <__Stack_Size+0xe842cc>
     ebc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     ec0:	00001702 	andeq	r1, r0, r2, lsl #14
     ec4:	3f002e11 	svccc	0x00002e11
     ec8:	3a0e0319 	bcc	381b34 <__Stack_Size+0x381734>
     ecc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     ed0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     ed4:	97184006 	ldrls	r4, [r8, -r6]
     ed8:	00001942 	andeq	r1, r0, r2, asr #18
     edc:	3f002e12 	svccc	0x00002e12
     ee0:	3a0e0319 	bcc	381b4c <__Stack_Size+0x38174c>
     ee4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ee8:	11134919 	tstne	r3, r9, lsl r9
     eec:	40061201 	andmi	r1, r6, r1, lsl #4
     ef0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     ef4:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     ef8:	03193f01 	tsteq	r9, #1, 30
     efc:	3b0b3a0e 	blcc	2cf73c <__Stack_Size+0x2cf33c>
     f00:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
     f04:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f08:	97184006 	ldrls	r4, [r8, -r6]
     f0c:	13011942 	movwne	r1, #6466	; 0x1942
     f10:	34140000 	ldrcc	r0, [r4], #-0
     f14:	3a0e0300 	bcc	381b1c <__Stack_Size+0x38171c>
     f18:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f1c:	00170213 	andseq	r0, r7, r3, lsl r2
     f20:	012e1500 	teqeq	lr, r0, lsl #10
     f24:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     f28:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f2c:	01111927 	tsteq	r1, r7, lsr #18
     f30:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f34:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f38:	16000013 			; <UNDEFINED> instruction: 0x16000013
     f3c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     f40:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
     f44:	17021349 	strne	r1, [r2, -r9, asr #6]
     f48:	05170000 	ldreq	r0, [r7, #-0]
     f4c:	3a0e0300 	bcc	381b54 <__Stack_Size+0x381754>
     f50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f54:	00180213 	andseq	r0, r8, r3, lsl r2
     f58:	012e1800 	teqeq	lr, r0, lsl #16
     f5c:	01111331 	tsteq	r1, r1, lsr r3
     f60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     f64:	01194297 			; <UNDEFINED> instruction: 0x01194297
     f68:	19000013 	stmdbne	r0, {r0, r1, r4}
     f6c:	13310034 	teqne	r1, #52	; 0x34
     f70:	00001702 	andeq	r1, r0, r2, lsl #14
     f74:	11010b1a 	tstne	r1, sl, lsl fp
     f78:	00061201 	andeq	r1, r6, r1, lsl #4
     f7c:	00341b00 	eorseq	r1, r4, r0, lsl #22
     f80:	00001331 	andeq	r1, r0, r1, lsr r3
     f84:	03012e1c 	movweq	r2, #7708	; 0x1e1c
     f88:	3b0b3a0e 	blcc	2cf7c8 <__Stack_Size+0x2cf3c8>
     f8c:	20192705 	andscs	r2, r9, r5, lsl #14
     f90:	0013010b 	andseq	r0, r3, fp, lsl #2
     f94:	00341d00 	eorseq	r1, r4, r0, lsl #26
     f98:	0b3a0803 	bleq	e82fac <__Stack_Size+0xe82bac>
     f9c:	1349053b 	movtne	r0, #38203	; 0x953b
     fa0:	1d1e0000 	ldcne	0, cr0, [lr, #-0]
     fa4:	11133101 	tstne	r3, r1, lsl #2
     fa8:	58061201 	stmdapl	r6, {r0, r9, ip}
     fac:	0105590b 	tsteq	r5, fp, lsl #18
     fb0:	1f000013 	svcne	0x00000013
     fb4:	13310034 	teqne	r1, #52	; 0x34
     fb8:	00001802 	andeq	r1, r0, r2, lsl #16
     fbc:	01828920 	orreq	r8, r2, r0, lsr #18
     fc0:	31011100 	mrscc	r1, (UNDEF: 17)
     fc4:	21000013 	tstcs	r0, r3, lsl r0
     fc8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     fcc:	0b3a0e03 	bleq	e847e0 <__Stack_Size+0xe843e0>
     fd0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     fd4:	01111349 	tsteq	r1, r9, asr #6
     fd8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     fdc:	01194297 			; <UNDEFINED> instruction: 0x01194297
     fe0:	22000013 	andcs	r0, r0, #19
     fe4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     fe8:	0b3b0b3a 	bleq	ec3cd8 <__Stack_Size+0xec38d8>
     fec:	17021349 	strne	r1, [r2, -r9, asr #6]
     ff0:	89230000 	stmdbhi	r3!, {}	; <UNPREDICTABLE>
     ff4:	11010182 	smlabbne	r1, r2, r1, r0
     ff8:	01133101 	tsteq	r3, r1, lsl #2
     ffc:	24000013 	strcs	r0, [r0], #-19
    1000:	0001828a 	andeq	r8, r1, sl, lsl #5
    1004:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1008:	25000018 	strcs	r0, [r0, #-24]
    100c:	01018289 	smlabbeq	r1, r9, r2, r8
    1010:	13310111 	teqne	r1, #1073741828	; 0x40000004
    1014:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    1018:	03193f01 	tsteq	r9, #1, 30
    101c:	3b0b3a0e 	blcc	2cf85c <__Stack_Size+0x2cf45c>
    1020:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    1024:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1028:	97184006 	ldrls	r4, [r8, -r6]
    102c:	00001942 	andeq	r1, r0, r2, asr #18
    1030:	01110100 	tsteq	r1, r0, lsl #2
    1034:	0b130e25 	bleq	4c48d0 <__Stack_Size+0x4c44d0>
    1038:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    103c:	01111755 	tsteq	r1, r5, asr r7
    1040:	00001710 	andeq	r1, r0, r0, lsl r7
    1044:	0b002402 	bleq	a054 <__Stack_Size+0x9c54>
    1048:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    104c:	0300000e 	movweq	r0, #14
    1050:	08030016 	stmdaeq	r3, {r1, r2, r4}
    1054:	0b3b0b3a 	bleq	ec3d44 <__Stack_Size+0xec3944>
    1058:	00001349 	andeq	r1, r0, r9, asr #6
    105c:	03001604 	movweq	r1, #1540	; 0x604
    1060:	3b0b3a0e 	blcc	2cf8a0 <__Stack_Size+0x2cf4a0>
    1064:	0013490b 	andseq	r4, r3, fp, lsl #18
    1068:	00350500 	eorseq	r0, r5, r0, lsl #10
    106c:	00001349 	andeq	r1, r0, r9, asr #6
    1070:	0b010406 	bleq	42090 <__Stack_Size+0x41c90>
    1074:	3b0b3a0b 	blcc	2cf8a8 <__Stack_Size+0x2cf4a8>
    1078:	0013010b 	andseq	r0, r3, fp, lsl #2
    107c:	00280700 	eoreq	r0, r8, r0, lsl #14
    1080:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1084:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1088:	1c080300 	stcne	3, cr0, [r8], {-0}
    108c:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1090:	0b0b0113 	bleq	2c14e4 <__Stack_Size+0x2c10e4>
    1094:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1098:	00001301 	andeq	r1, r0, r1, lsl #6
    109c:	03000d0a 	movweq	r0, #3338	; 0xd0a
    10a0:	3b0b3a08 	blcc	2cf8c8 <__Stack_Size+0x2cf4c8>
    10a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    10a8:	0b00000b 	bleq	10dc <__Stack_Size+0xcdc>
    10ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    10b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    10b4:	00001349 	andeq	r1, r0, r9, asr #6
    10b8:	3f012e0c 	svccc	0x00012e0c
    10bc:	3a0e0319 	bcc	381d28 <__Stack_Size+0x381928>
    10c0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10c4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    10c8:	97184006 	ldrls	r4, [r8, -r6]
    10cc:	13011942 	movwne	r1, #6466	; 0x1942
    10d0:	050d0000 	streq	r0, [sp, #-0]
    10d4:	3a0e0300 	bcc	381cdc <__Stack_Size+0x3818dc>
    10d8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    10dc:	00180213 	andseq	r0, r8, r3, lsl r2
    10e0:	002e0e00 	eoreq	r0, lr, r0, lsl #28
    10e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10e8:	0b3b0b3a 	bleq	ec3dd8 <__Stack_Size+0xec39d8>
    10ec:	01111927 	tsteq	r1, r7, lsr #18
    10f0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    10f4:	00194297 	mulseq	r9, r7, r2
    10f8:	012e0f00 	teqeq	lr, r0, lsl #30
    10fc:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1100:	0b3b0b3a 	bleq	ec3df0 <__Stack_Size+0xec39f0>
    1104:	13491927 	movtne	r1, #39207	; 0x9927
    1108:	06120111 			; <UNDEFINED> instruction: 0x06120111
    110c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1110:	10000019 	andne	r0, r0, r9, lsl r0
    1114:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1118:	0b3b0b3a 	bleq	ec3e08 <__Stack_Size+0xec3a08>
    111c:	17021349 	strne	r1, [r2, -r9, asr #6]
    1120:	34110000 	ldrcc	r0, [r1], #-0
    1124:	3a0e0300 	bcc	381d2c <__Stack_Size+0x38192c>
    1128:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    112c:	00170213 	andseq	r0, r7, r3, lsl r2
    1130:	11010000 	mrsne	r0, (UNDEF: 1)
    1134:	130e2501 	movwne	r2, #58625	; 0xe501
    1138:	1b0e030b 	blne	381d6c <__Stack_Size+0x38196c>
    113c:	1117550e 	tstne	r7, lr, lsl #10
    1140:	00171001 	andseq	r1, r7, r1
    1144:	00240200 	eoreq	r0, r4, r0, lsl #4
    1148:	0b3e0b0b 	bleq	f83d7c <__Stack_Size+0xf8397c>
    114c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1150:	03001603 	movweq	r1, #1539	; 0x603
    1154:	3b0b3a08 	blcc	2cf97c <__Stack_Size+0x2cf57c>
    1158:	0013490b 	andseq	r4, r3, fp, lsl #18
    115c:	00160400 	andseq	r0, r6, r0, lsl #8
    1160:	0b3a0e03 	bleq	e84974 <__Stack_Size+0xe84574>
    1164:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1168:	35050000 	strcc	r0, [r5, #-0]
    116c:	00134900 	andseq	r4, r3, r0, lsl #18
    1170:	01040600 	tsteq	r4, r0, lsl #12
    1174:	0b3a0b0b 	bleq	e83da8 <__Stack_Size+0xe839a8>
    1178:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    117c:	28070000 	stmdacs	r7, {}	; <UNPREDICTABLE>
    1180:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1184:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    1188:	0b0b0113 	bleq	2c15dc <__Stack_Size+0x2c11dc>
    118c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1190:	00001301 	andeq	r1, r0, r1, lsl #6
    1194:	03000d09 	movweq	r0, #3337	; 0xd09
    1198:	3b0b3a08 	blcc	2cf9c0 <__Stack_Size+0x2cf5c0>
    119c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    11a0:	0a00000b 	beq	11d4 <__Stack_Size+0xdd4>
    11a4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    11a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    11ac:	0b381349 	bleq	e05ed8 <__Stack_Size+0xe05ad8>
    11b0:	160b0000 	strne	r0, [fp], -r0
    11b4:	3a0e0300 	bcc	381dbc <__Stack_Size+0x3819bc>
    11b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11bc:	0c000013 	stceq	0, cr0, [r0], {19}
    11c0:	13490101 	movtne	r0, #37121	; 0x9101
    11c4:	00001301 	andeq	r1, r0, r1, lsl #6
    11c8:	4900210d 	stmdbmi	r0, {r0, r2, r3, r8, sp}
    11cc:	000b2f13 	andeq	r2, fp, r3, lsl pc
    11d0:	01130e00 	tsteq	r3, r0, lsl #28
    11d4:	0b3a0b0b 	bleq	e83e08 <__Stack_Size+0xe83a08>
    11d8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    11dc:	0d0f0000 	stceq	0, cr0, [pc, #-0]	; 11e4 <__Stack_Size+0xde4>
    11e0:	3a0e0300 	bcc	381de8 <__Stack_Size+0x3819e8>
    11e4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11e8:	000b3813 	andeq	r3, fp, r3, lsl r8
    11ec:	012e1000 	teqeq	lr, r0
    11f0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    11f4:	0b3b0b3a 	bleq	ec3ee4 <__Stack_Size+0xec3ae4>
    11f8:	01111927 	tsteq	r1, r7, lsr #18
    11fc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1200:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1204:	11000013 	tstne	r0, r3, lsl r0
    1208:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    120c:	0b3b0b3a 	bleq	ec3efc <__Stack_Size+0xec3afc>
    1210:	17021349 	strne	r1, [r2, -r9, asr #6]
    1214:	89120000 	ldmdbhi	r2, {}	; <UNPREDICTABLE>
    1218:	11010182 	smlabbne	r1, r2, r1, r0
    121c:	01133101 	tsteq	r3, r1, lsl #2
    1220:	13000013 	movwne	r0, #19
    1224:	0001828a 	andeq	r8, r1, sl, lsl #5
    1228:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    122c:	14000018 	strne	r0, [r0], #-24
    1230:	01018289 	smlabbeq	r1, r9, r2, r8
    1234:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1238:	00133119 	andseq	r3, r3, r9, lsl r1
    123c:	000f1500 	andeq	r1, pc, r0, lsl #10
    1240:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1244:	05160000 	ldreq	r0, [r6, #-0]
    1248:	3a0e0300 	bcc	381e50 <__Stack_Size+0x381a50>
    124c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1250:	00180213 	andseq	r0, r8, r3, lsl r2
    1254:	00341700 	eorseq	r1, r4, r0, lsl #14
    1258:	0b3a0e03 	bleq	e84a6c <__Stack_Size+0xe8466c>
    125c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1260:	00001702 	andeq	r1, r0, r2, lsl #14
    1264:	03003418 	movweq	r3, #1048	; 0x418
    1268:	3b0b3a08 	blcc	2cfa90 <__Stack_Size+0x2cf690>
    126c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1270:	19000017 	stmdbne	r0, {r0, r1, r2, r4}
    1274:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1278:	0b3a0e03 	bleq	e84a8c <__Stack_Size+0xe8468c>
    127c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1280:	01111349 	tsteq	r1, r9, asr #6
    1284:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1288:	01194297 			; <UNDEFINED> instruction: 0x01194297
    128c:	1a000013 	bne	12e0 <__Stack_Size+0xee0>
    1290:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1294:	0b3a0e03 	bleq	e84aa8 <__Stack_Size+0xe846a8>
    1298:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    129c:	01111349 	tsteq	r1, r9, asr #6
    12a0:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    12a4:	01194297 			; <UNDEFINED> instruction: 0x01194297
    12a8:	1b000013 	blne	12fc <__Stack_Size+0xefc>
    12ac:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    12b0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    12b4:	17021349 	strne	r1, [r2, -r9, asr #6]
    12b8:	051c0000 	ldreq	r0, [ip, #-0]
    12bc:	3a0e0300 	bcc	381ec4 <__Stack_Size+0x381ac4>
    12c0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12c4:	00180213 	andseq	r0, r8, r3, lsl r2
    12c8:	00341d00 	eorseq	r1, r4, r0, lsl #26
    12cc:	0b3a0e03 	bleq	e84ae0 <__Stack_Size+0xe846e0>
    12d0:	1349053b 	movtne	r0, #38203	; 0x953b
    12d4:	00001702 	andeq	r1, r0, r2, lsl #14
    12d8:	3f012e1e 	svccc	0x00012e1e
    12dc:	3a0e0319 	bcc	381f48 <__Stack_Size+0x381b48>
    12e0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    12e4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    12e8:	97184006 	ldrls	r4, [r8, -r6]
    12ec:	13011942 	movwne	r1, #6466	; 0x1942
    12f0:	341f0000 	ldrcc	r0, [pc], #-0	; 12f8 <__Stack_Size+0xef8>
    12f4:	3a080300 	bcc	201efc <__Stack_Size+0x201afc>
    12f8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    12fc:	00170213 	andseq	r0, r7, r3, lsl r2
    1300:	012e2000 	teqeq	lr, r0
    1304:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1308:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    130c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1310:	05210000 	streq	r0, [r1, #-0]!
    1314:	00134900 	andseq	r4, r3, r0, lsl #18
    1318:	11010000 	mrsne	r0, (UNDEF: 1)
    131c:	130e2501 	movwne	r2, #58625	; 0xe501
    1320:	1b0e030b 	blne	381f54 <__Stack_Size+0x381b54>
    1324:	1117550e 	tstne	r7, lr, lsl #10
    1328:	00171001 	andseq	r1, r7, r1
    132c:	00240200 	eoreq	r0, r4, r0, lsl #4
    1330:	0b3e0b0b 	bleq	f83f64 <__Stack_Size+0xf83b64>
    1334:	00000e03 	andeq	r0, r0, r3, lsl #28
    1338:	03001603 	movweq	r1, #1539	; 0x603
    133c:	3b0b3a08 	blcc	2cfb64 <__Stack_Size+0x2cf764>
    1340:	0013490b 	andseq	r4, r3, fp, lsl #18
    1344:	00160400 	andseq	r0, r6, r0, lsl #8
    1348:	0b3a0e03 	bleq	e84b5c <__Stack_Size+0xe8475c>
    134c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1350:	35050000 	strcc	r0, [r5, #-0]
    1354:	00134900 	andseq	r4, r3, r0, lsl #18
    1358:	00260600 	eoreq	r0, r6, r0, lsl #12
    135c:	00001349 	andeq	r1, r0, r9, asr #6
    1360:	0b010407 	bleq	42384 <__Stack_Size+0x41f84>
    1364:	3b0b3a0b 	blcc	2cfb98 <__Stack_Size+0x2cf798>
    1368:	0013010b 	andseq	r0, r3, fp, lsl #2
    136c:	00280800 	eoreq	r0, r8, r0, lsl #16
    1370:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1374:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    1378:	1c080300 	stcne	3, cr0, [r8], {-0}
    137c:	0a00000d 	beq	13b8 <__Stack_Size+0xfb8>
    1380:	050b0113 	streq	r0, [fp, #-275]	; 0x113
    1384:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1388:	00001301 	andeq	r1, r0, r1, lsl #6
    138c:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1390:	3b0b3a0e 	blcc	2cfbd0 <__Stack_Size+0x2cf7d0>
    1394:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1398:	0c00000b 	stceq	0, cr0, [r0], {11}
    139c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13a4:	05381349 	ldreq	r1, [r8, #-841]!	; 0x349
    13a8:	0d0d0000 	stceq	0, cr0, [sp, #-0]
    13ac:	3a080300 	bcc	201fb4 <__Stack_Size+0x201bb4>
    13b0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    13b4:	00053813 	andeq	r3, r5, r3, lsl r8
    13b8:	01010e00 	tsteq	r1, r0, lsl #28
    13bc:	13011349 	movwne	r1, #4937	; 0x1349
    13c0:	210f0000 	mrscs	r0, CPSR
    13c4:	2f134900 	svccs	0x00134900
    13c8:	1000000b 	andne	r0, r0, fp
    13cc:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    13d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    13d4:	00001349 	andeq	r1, r0, r9, asr #6
    13d8:	0b011311 	bleq	46024 <__Stack_Size+0x45c24>
    13dc:	3b0b3a0b 	blcc	2cfc10 <__Stack_Size+0x2cf810>
    13e0:	00130105 	andseq	r0, r3, r5, lsl #2
    13e4:	000d1200 	andeq	r1, sp, r0, lsl #4
    13e8:	0b3a0803 	bleq	e833fc <__Stack_Size+0xe82ffc>
    13ec:	1349053b 	movtne	r0, #38203	; 0x953b
    13f0:	00000b38 	andeq	r0, r0, r8, lsr fp
    13f4:	0b011313 	bleq	46048 <__Stack_Size+0x45c48>
    13f8:	3b0b3a0b 	blcc	2cfc2c <__Stack_Size+0x2cf82c>
    13fc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1400:	000d1400 	andeq	r1, sp, r0, lsl #8
    1404:	0b3a0e03 	bleq	e84c18 <__Stack_Size+0xe84818>
    1408:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    140c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1410:	3f012e15 	svccc	0x00012e15
    1414:	3a0e0319 	bcc	382080 <__Stack_Size+0x381c80>
    1418:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    141c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1420:	97184006 	ldrls	r4, [r8, -r6]
    1424:	13011942 	movwne	r1, #6466	; 0x1942
    1428:	34160000 	ldrcc	r0, [r6], #-0
    142c:	3a0e0300 	bcc	382034 <__Stack_Size+0x381c34>
    1430:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1434:	00170213 	andseq	r0, r7, r3, lsl r2
    1438:	00051700 	andeq	r1, r5, r0, lsl #14
    143c:	0b3a0e03 	bleq	e84c50 <__Stack_Size+0xe84850>
    1440:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1444:	00001702 	andeq	r1, r0, r2, lsl #14
    1448:	03000518 	movweq	r0, #1304	; 0x518
    144c:	3b0b3a0e 	blcc	2cfc8c <__Stack_Size+0x2cf88c>
    1450:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1454:	19000018 	stmdbne	r0, {r3, r4}
    1458:	0b0b000f 	bleq	2c149c <__Stack_Size+0x2c109c>
    145c:	00001349 	andeq	r1, r0, r9, asr #6
    1460:	0182891a 	orreq	r8, r2, sl, lsl r9
    1464:	95011100 	strls	r1, [r1, #-256]	; 0x100
    1468:	13311942 	teqne	r1, #1081344	; 0x108000
    146c:	891b0000 	ldmdbhi	fp, {}	; <UNPREDICTABLE>
    1470:	11010182 	smlabbne	r1, r2, r1, r0
    1474:	19429501 	stmdbne	r2, {r0, r8, sl, ip, pc}^
    1478:	00001331 	andeq	r1, r0, r1, lsr r3
    147c:	01828a1c 	orreq	r8, r2, ip, lsl sl
    1480:	91180200 	tstls	r8, r0, lsl #4
    1484:	00001842 	andeq	r1, r0, r2, asr #16
    1488:	3f012e1d 	svccc	0x00012e1d
    148c:	3a0e0319 	bcc	3820f8 <__Stack_Size+0x381cf8>
    1490:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1494:	11134919 	tstne	r3, r9, lsl r9
    1498:	40061201 	andmi	r1, r6, r1, lsl #4
    149c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14a0:	00001301 	andeq	r1, r0, r1, lsl #6
    14a4:	3f002e1e 	svccc	0x00002e1e
    14a8:	3a0e0319 	bcc	382114 <__Stack_Size+0x381d14>
    14ac:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    14b0:	11134919 	tstne	r3, r9, lsl r9
    14b4:	40061201 	andmi	r1, r6, r1, lsl #4
    14b8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    14bc:	2e1f0000 	cdpcs	0, 1, cr0, cr15, cr0, {0}
    14c0:	03193f01 	tsteq	r9, #1, 30
    14c4:	3b0b3a0e 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14c8:	49192705 	ldmdbmi	r9, {r0, r2, r8, r9, sl, sp}
    14cc:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    14d0:	97184006 	ldrls	r4, [r8, -r6]
    14d4:	13011942 	movwne	r1, #6466	; 0x1942
    14d8:	05200000 	streq	r0, [r0, #-0]!
    14dc:	3a0e0300 	bcc	3820e4 <__Stack_Size+0x381ce4>
    14e0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    14e4:	00170213 	andseq	r0, r7, r3, lsl r2
    14e8:	00342100 	eorseq	r2, r4, r0, lsl #2
    14ec:	0b3a0e03 	bleq	e84d00 <__Stack_Size+0xe84900>
    14f0:	1349053b 	movtne	r0, #38203	; 0x953b
    14f4:	00001702 	andeq	r1, r0, r2, lsl #14
    14f8:	03003422 	movweq	r3, #1058	; 0x422
    14fc:	3b0b3a08 	blcc	2cfd24 <__Stack_Size+0x2cf924>
    1500:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1504:	23000017 	movwcs	r0, #23
    1508:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    150c:	0b3a0e03 	bleq	e84d20 <__Stack_Size+0xe84920>
    1510:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1514:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1518:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    151c:	00130119 	andseq	r0, r3, r9, lsl r1
    1520:	00052400 	andeq	r2, r5, r0, lsl #8
    1524:	0b3a0e03 	bleq	e84d38 <__Stack_Size+0xe84938>
    1528:	1349053b 	movtne	r0, #38203	; 0x953b
    152c:	00001802 	andeq	r1, r0, r2, lsl #16
    1530:	01828925 	orreq	r8, r2, r5, lsr #18
    1534:	31011100 	mrscc	r1, (UNDEF: 17)
    1538:	26000013 			; <UNDEFINED> instruction: 0x26000013
    153c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1540:	0b3a0e03 	bleq	e84d54 <__Stack_Size+0xe84954>
    1544:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1548:	06120111 			; <UNDEFINED> instruction: 0x06120111
    154c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1550:	27000019 	smladcs	r0, r9, r0, r0
    1554:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1558:	0b3a0e03 	bleq	e84d6c <__Stack_Size+0xe8496c>
    155c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1560:	0000193c 	andeq	r1, r0, ip, lsr r9
    1564:	3f012e28 	svccc	0x00012e28
    1568:	3a0e0319 	bcc	3821d4 <__Stack_Size+0x381dd4>
    156c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1570:	01193c19 	tsteq	r9, r9, lsl ip
    1574:	29000013 	stmdbcs	r0, {r0, r1, r4}
    1578:	13490005 	movtne	r0, #36869	; 0x9005
    157c:	2e2a0000 	cdpcs	0, 2, cr0, cr10, cr0, {0}
    1580:	03193f00 	tsteq	r9, #0, 30
    1584:	3b0b3a0e 	blcc	2cfdc4 <__Stack_Size+0x2cf9c4>
    1588:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    158c:	00193c13 	andseq	r3, r9, r3, lsl ip
    1590:	11010000 	mrsne	r0, (UNDEF: 1)
    1594:	130e2501 	movwne	r2, #58625	; 0xe501
    1598:	1b0e030b 	blne	3821cc <__Stack_Size+0x381dcc>
    159c:	1117550e 	tstne	r7, lr, lsl #10
    15a0:	00171001 	andseq	r1, r7, r1
    15a4:	00240200 	eoreq	r0, r4, r0, lsl #4
    15a8:	0b3e0b0b 	bleq	f841dc <__Stack_Size+0xf83ddc>
    15ac:	00000e03 	andeq	r0, r0, r3, lsl #28
    15b0:	03001603 	movweq	r1, #1539	; 0x603
    15b4:	3b0b3a08 	blcc	2cfddc <__Stack_Size+0x2cf9dc>
    15b8:	0013490b 	andseq	r4, r3, fp, lsl #18
    15bc:	00260400 	eoreq	r0, r6, r0, lsl #8
    15c0:	00001349 	andeq	r1, r0, r9, asr #6
    15c4:	03001605 	movweq	r1, #1541	; 0x605
    15c8:	3b0b3a0e 	blcc	2cfe08 <__Stack_Size+0x2cfa08>
    15cc:	0013490b 	andseq	r4, r3, fp, lsl #18
    15d0:	00350600 	eorseq	r0, r5, r0, lsl #12
    15d4:	00001349 	andeq	r1, r0, r9, asr #6
    15d8:	0b010407 	bleq	425fc <__Stack_Size+0x421fc>
    15dc:	3b0b3a0b 	blcc	2cfe10 <__Stack_Size+0x2cfa10>
    15e0:	0013010b 	andseq	r0, r3, fp, lsl #2
    15e4:	00280800 	eoreq	r0, r8, r0, lsl #16
    15e8:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    15ec:	28090000 	stmdacs	r9, {}	; <UNPREDICTABLE>
    15f0:	1c080300 	stcne	3, cr0, [r8], {-0}
    15f4:	0a00000d 	beq	1630 <__Stack_Size+0x1230>
    15f8:	0b0b0113 	bleq	2c1a4c <__Stack_Size+0x2c164c>
    15fc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1600:	00001301 	andeq	r1, r0, r1, lsl #6
    1604:	03000d0b 	movweq	r0, #3339	; 0xd0b
    1608:	3b0b3a08 	blcc	2cfe30 <__Stack_Size+0x2cfa30>
    160c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1610:	0c00000b 	stceq	0, cr0, [r0], {11}
    1614:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1618:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    161c:	0b381349 	bleq	e06348 <__Stack_Size+0xe05f48>
    1620:	160d0000 	strne	r0, [sp], -r0
    1624:	3a0e0300 	bcc	38222c <__Stack_Size+0x381e2c>
    1628:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    162c:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    1630:	0b0b0113 	bleq	2c1a84 <__Stack_Size+0x2c1684>
    1634:	0b3b0b3a 	bleq	ec4324 <__Stack_Size+0xec3f24>
    1638:	00001301 	andeq	r1, r0, r1, lsl #6
    163c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1640:	3b0b3a0e 	blcc	2cfe80 <__Stack_Size+0x2cfa80>
    1644:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1648:	1000000b 	andne	r0, r0, fp
    164c:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1650:	0b3a0e03 	bleq	e84e64 <__Stack_Size+0xe84a64>
    1654:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1658:	06120111 			; <UNDEFINED> instruction: 0x06120111
    165c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1660:	11000019 	tstne	r0, r9, lsl r0
    1664:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1668:	0b3a0e03 	bleq	e84e7c <__Stack_Size+0xe84a7c>
    166c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1670:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1674:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1678:	00130119 	andseq	r0, r3, r9, lsl r1
    167c:	00051200 	andeq	r1, r5, r0, lsl #4
    1680:	0b3a0e03 	bleq	e84e94 <__Stack_Size+0xe84a94>
    1684:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1688:	00001802 	andeq	r1, r0, r2, lsl #16
    168c:	03000513 	movweq	r0, #1299	; 0x513
    1690:	3b0b3a0e 	blcc	2cfed0 <__Stack_Size+0x2cfad0>
    1694:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1698:	14000017 	strne	r0, [r0], #-23
    169c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    16a0:	0b3b0b3a 	bleq	ec4390 <__Stack_Size+0xec3f90>
    16a4:	17021349 	strne	r1, [r2, -r9, asr #6]
    16a8:	2e150000 	cdpcs	0, 1, cr0, cr5, cr0, {0}
    16ac:	03193f01 	tsteq	r9, #1, 30
    16b0:	3b0b3a0e 	blcc	2cfef0 <__Stack_Size+0x2cfaf0>
    16b4:	11192705 	tstne	r9, r5, lsl #14
    16b8:	40061201 	andmi	r1, r6, r1, lsl #4
    16bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    16c0:	00001301 	andeq	r1, r0, r1, lsl #6
    16c4:	03000516 	movweq	r0, #1302	; 0x516
    16c8:	3b0b3a0e 	blcc	2cff08 <__Stack_Size+0x2cfb08>
    16cc:	02134905 	andseq	r4, r3, #81920	; 0x14000
    16d0:	17000018 	smladne	r0, r8, r0, r0
    16d4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    16d8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16dc:	17021349 	strne	r1, [r2, -r9, asr #6]
    16e0:	34180000 	ldrcc	r0, [r8], #-0
    16e4:	3a0e0300 	bcc	3822ec <__Stack_Size+0x381eec>
    16e8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    16ec:	00170213 	andseq	r0, r7, r3, lsl r2
    16f0:	002e1900 	eoreq	r1, lr, r0, lsl #18
    16f4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    16f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    16fc:	13491927 	movtne	r1, #39207	; 0x9927
    1700:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1704:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1708:	1a000019 	bne	1774 <__Stack_Size+0x1374>
    170c:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1710:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1714:	17021349 	strne	r1, [r2, -r9, asr #6]
    1718:	0f1b0000 	svceq	0x001b0000
    171c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1720:	1c000013 	stcne	0, cr0, [r0], {19}
    1724:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1728:	0b3a0e03 	bleq	e84f3c <__Stack_Size+0xe84b3c>
    172c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1730:	01111349 	tsteq	r1, r9, asr #6
    1734:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1738:	01194297 			; <UNDEFINED> instruction: 0x01194297
    173c:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1740:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1744:	0b3a0e03 	bleq	e84f58 <__Stack_Size+0xe84b58>
    1748:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    174c:	01111349 	tsteq	r1, r9, asr #6
    1750:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1754:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1758:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
    175c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1760:	0b3b0b3a 	bleq	ec4450 <__Stack_Size+0xec4050>
    1764:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1768:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    176c:	11010182 	smlabbne	r1, r2, r1, r0
    1770:	01133101 	tsteq	r3, r1, lsl #2
    1774:	20000013 	andcs	r0, r0, r3, lsl r0
    1778:	0001828a 	andeq	r8, r1, sl, lsl #5
    177c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1780:	21000018 	tstcs	r0, r8, lsl r0
    1784:	01018289 	smlabbeq	r1, r9, r2, r8
    1788:	13310111 	teqne	r1, #1073741828	; 0x40000004
    178c:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1790:	03193f00 	tsteq	r9, #0, 30
    1794:	3b0b3a0e 	blcc	2cffd4 <__Stack_Size+0x2cfbd4>
    1798:	11192705 	tstne	r9, r5, lsl #14
    179c:	40061201 	andmi	r1, r6, r1, lsl #4
    17a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    17a4:	01230000 	teqeq	r3, r0
    17a8:	01134901 	tsteq	r3, r1, lsl #18
    17ac:	24000013 	strcs	r0, [r0], #-19
    17b0:	13490021 	movtne	r0, #36897	; 0x9021
    17b4:	00000b2f 	andeq	r0, r0, pc, lsr #22
    17b8:	01110100 	tsteq	r1, r0, lsl #2
    17bc:	0b130e25 	bleq	4c5058 <__Stack_Size+0x4c4c58>
    17c0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    17c4:	01111755 	tsteq	r1, r5, asr r7
    17c8:	00001710 	andeq	r1, r0, r0, lsl r7
    17cc:	0b002402 	bleq	a7dc <__Stack_Size+0xa3dc>
    17d0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    17d4:	0300000e 	movweq	r0, #14
    17d8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    17dc:	0b3b0b3a 	bleq	ec44cc <__Stack_Size+0xec40cc>
    17e0:	00001349 	andeq	r1, r0, r9, asr #6
    17e4:	03001604 	movweq	r1, #1540	; 0x604
    17e8:	3b0b3a0e 	blcc	2d0028 <__Stack_Size+0x2cfc28>
    17ec:	0013490b 	andseq	r4, r3, fp, lsl #18
    17f0:	00350500 	eorseq	r0, r5, r0, lsl #10
    17f4:	00001349 	andeq	r1, r0, r9, asr #6
    17f8:	0b010406 	bleq	42818 <__Stack_Size+0x42418>
    17fc:	3b0b3a0b 	blcc	2d0030 <__Stack_Size+0x2cfc30>
    1800:	0013010b 	andseq	r0, r3, fp, lsl #2
    1804:	00280700 	eoreq	r0, r8, r0, lsl #14
    1808:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    180c:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1810:	1c080300 	stcne	3, cr0, [r8], {-0}
    1814:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1818:	0b0b0113 	bleq	2c1c6c <__Stack_Size+0x2c186c>
    181c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1820:	00001301 	andeq	r1, r0, r1, lsl #6
    1824:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1828:	3b0b3a08 	blcc	2d0050 <__Stack_Size+0x2cfc50>
    182c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1830:	0b00000b 	bleq	1864 <__Stack_Size+0x1464>
    1834:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1838:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    183c:	0b381349 	bleq	e06568 <__Stack_Size+0xe06168>
    1840:	160c0000 	strne	r0, [ip], -r0
    1844:	3a0e0300 	bcc	38244c <__Stack_Size+0x38204c>
    1848:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    184c:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1850:	0b0b0113 	bleq	2c1ca4 <__Stack_Size+0x2c18a4>
    1854:	0b3b0b3a 	bleq	ec4544 <__Stack_Size+0xec4144>
    1858:	00001301 	andeq	r1, r0, r1, lsl #6
    185c:	03000d0e 	movweq	r0, #3342	; 0xd0e
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1868:	0f00000b 	svceq	0x0000000b
    186c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1870:	0b3a0e03 	bleq	e85084 <__Stack_Size+0xe84c84>
    1874:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1878:	13010b20 	movwne	r0, #6944	; 0x1b20
    187c:	05100000 	ldreq	r0, [r0, #-0]
    1880:	3a0e0300 	bcc	382488 <__Stack_Size+0x382088>
    1884:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1888:	11000013 	tstne	r0, r3, lsl r0
    188c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1890:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1894:	00001349 	andeq	r1, r0, r9, asr #6
    1898:	0b000f12 	bleq	54e8 <__Stack_Size+0x50e8>
    189c:	0013490b 	andseq	r4, r3, fp, lsl #18
    18a0:	012e1300 	teqeq	lr, r0, lsl #6
    18a4:	0b3a0e03 	bleq	e850b8 <__Stack_Size+0xe84cb8>
    18a8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    18ac:	06120111 			; <UNDEFINED> instruction: 0x06120111
    18b0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    18b4:	00130119 	andseq	r0, r3, r9, lsl r1
    18b8:	00051400 	andeq	r1, r5, r0, lsl #8
    18bc:	0b3a0e03 	bleq	e850d0 <__Stack_Size+0xe84cd0>
    18c0:	1349053b 	movtne	r0, #38203	; 0x953b
    18c4:	00001802 	andeq	r1, r0, r2, lsl #16
    18c8:	03000515 	movweq	r0, #1301	; 0x515
    18cc:	3b0b3a0e 	blcc	2d010c <__Stack_Size+0x2cfd0c>
    18d0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    18d4:	16000017 			; <UNDEFINED> instruction: 0x16000017
    18d8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    18e0:	17021349 	strne	r1, [r2, -r9, asr #6]
    18e4:	34170000 	ldrcc	r0, [r7], #-0
    18e8:	3a080300 	bcc	2024f0 <__Stack_Size+0x2020f0>
    18ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    18f0:	00170213 	andseq	r0, r7, r3, lsl r2
    18f4:	012e1800 	teqeq	lr, r0, lsl #16
    18f8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    18fc:	0b3b0b3a 	bleq	ec45ec <__Stack_Size+0xec41ec>
    1900:	01111927 	tsteq	r1, r7, lsr #18
    1904:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1908:	01194297 			; <UNDEFINED> instruction: 0x01194297
    190c:	19000013 	stmdbne	r0, {r0, r1, r4}
    1910:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1914:	0b3b0b3a 	bleq	ec4604 <__Stack_Size+0xec4204>
    1918:	17021349 	strne	r1, [r2, -r9, asr #6]
    191c:	891a0000 	ldmdbhi	sl, {}	; <UNPREDICTABLE>
    1920:	11010182 	smlabbne	r1, r2, r1, r0
    1924:	01133101 	tsteq	r3, r1, lsl #2
    1928:	1b000013 	blne	197c <__Stack_Size+0x157c>
    192c:	0001828a 	andeq	r8, r1, sl, lsl #5
    1930:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1934:	1c000018 	stcne	0, cr0, [r0], {24}
    1938:	01018289 	smlabbeq	r1, r9, r2, r8
    193c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1940:	01133119 	tsteq	r3, r9, lsl r1
    1944:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1948:	01018289 	smlabbeq	r1, r9, r2, r8
    194c:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1950:	00133119 	andseq	r3, r3, r9, lsl r1
    1954:	00051e00 	andeq	r1, r5, r0, lsl #28
    1958:	0b3a0e03 	bleq	e8516c <__Stack_Size+0xe84d6c>
    195c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1960:	00001802 	andeq	r1, r0, r2, lsl #16
    1964:	0300341f 	movweq	r3, #1055	; 0x41f
    1968:	3b0b3a0e 	blcc	2d01a8 <__Stack_Size+0x2cfda8>
    196c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1970:	20000017 	andcs	r0, r0, r7, lsl r0
    1974:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1978:	0b3a0e03 	bleq	e8518c <__Stack_Size+0xe84d8c>
    197c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1980:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1984:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1988:	00130119 	andseq	r0, r3, r9, lsl r1
    198c:	011d2100 	tsteq	sp, r0, lsl #2
    1990:	01111331 	tsteq	r1, r1, lsr r3
    1994:	0b580612 	bleq	16031e4 <__Stack_Size+0x1602de4>
    1998:	00000559 	andeq	r0, r0, r9, asr r5
    199c:	31000522 	tstcc	r0, r2, lsr #10
    19a0:	00170213 	andseq	r0, r7, r3, lsl r2
    19a4:	00052300 	andeq	r2, r5, r0, lsl #6
    19a8:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    19ac:	0b240000 	bleq	9019b4 <__Stack_Size+0x9015b4>
    19b0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    19b4:	25000006 	strcs	r0, [r0, #-6]
    19b8:	13310034 	teqne	r1, #52	; 0x34
    19bc:	00001702 	andeq	r1, r0, r2, lsl #14
    19c0:	31011d26 	tstcc	r1, r6, lsr #26
    19c4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    19c8:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    19cc:	00130105 	andseq	r0, r3, r5, lsl #2
    19d0:	82892700 	addhi	r2, r9, #0, 14
    19d4:	01110001 	tsteq	r1, r1
    19d8:	00001331 	andeq	r1, r0, r1, lsr r3
    19dc:	01828928 	orreq	r8, r2, r8, lsr #18
    19e0:	31011101 	tstcc	r1, r1, lsl #2
    19e4:	29000013 	stmdbcs	r0, {r0, r1, r4}
    19e8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    19ec:	06120111 			; <UNDEFINED> instruction: 0x06120111
    19f0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    19f4:	00130119 	andseq	r0, r3, r9, lsl r1
    19f8:	012e2a00 	teqeq	lr, r0, lsl #20
    19fc:	0b3a0e03 	bleq	e85210 <__Stack_Size+0xe84e10>
    1a00:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a04:	13010b20 	movwne	r0, #6944	; 0x1b20
    1a08:	342b0000 	strtcc	r0, [fp], #-0
    1a0c:	3a080300 	bcc	202614 <__Stack_Size+0x202214>
    1a10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a14:	2c000013 	stccs	0, cr0, [r0], {19}
    1a18:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1a1c:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1a20:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xb58
    1a24:	00001301 	andeq	r1, r0, r1, lsl #6
    1a28:	55010b2d 	strpl	r0, [r1, #-2861]	; 0xb2d
    1a2c:	2e000017 	mcrcs	0, 0, r0, cr0, cr7, {0}
    1a30:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a34:	0b3a0e03 	bleq	e85248 <__Stack_Size+0xe84e48>
    1a38:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a3c:	01111349 	tsteq	r1, r9, asr #6
    1a40:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1a44:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1a48:	2f000013 	svccs	0x00000013
    1a4c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1a50:	0b3a0e03 	bleq	e85264 <__Stack_Size+0xe84e64>
    1a54:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    1a58:	1301193c 	movwne	r1, #6460	; 0x193c
    1a5c:	05300000 	ldreq	r0, [r0, #-0]!
    1a60:	00134900 	andseq	r4, r3, r0, lsl #18
    1a64:	012e3100 	teqeq	lr, r0, lsl #2
    1a68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1a6c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1a70:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1a74:	01000000 	mrseq	r0, (UNDEF: 0)
    1a78:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1a7c:	0e030b13 	vmoveq.32	d3[0], r0
    1a80:	17550e1b 	smmlane	r5, fp, lr, r0
    1a84:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1a88:	24020000 	strcs	r0, [r2], #-0
    1a8c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1a90:	000e030b 	andeq	r0, lr, fp, lsl #6
    1a94:	00160300 	andseq	r0, r6, r0, lsl #6
    1a98:	0b3a0803 	bleq	e83aac <__Stack_Size+0xe836ac>
    1a9c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1aa0:	16040000 	strne	r0, [r4], -r0
    1aa4:	3a0e0300 	bcc	3826ac <__Stack_Size+0x3822ac>
    1aa8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1aac:	05000013 	streq	r0, [r0, #-19]
    1ab0:	13490035 	movtne	r0, #36917	; 0x9035
    1ab4:	26060000 	strcs	r0, [r6], -r0
    1ab8:	00134900 	andseq	r4, r3, r0, lsl #18
    1abc:	01040700 	tsteq	r4, r0, lsl #14
    1ac0:	0b3a0b0b 	bleq	e846f4 <__Stack_Size+0xe842f4>
    1ac4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1ac8:	28080000 	stmdacs	r8, {}	; <UNPREDICTABLE>
    1acc:	1c0e0300 	stcne	3, cr0, [lr], {-0}
    1ad0:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1ad4:	08030028 	stmdaeq	r3, {r3, r5}
    1ad8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1adc:	0b01130a 	bleq	4670c <__Stack_Size+0x4630c>
    1ae0:	3b0b3a0b 	blcc	2d0314 <__Stack_Size+0x2cff14>
    1ae4:	00130105 	andseq	r0, r3, r5, lsl #2
    1ae8:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1aec:	0b3a0e03 	bleq	e85300 <__Stack_Size+0xe84f00>
    1af0:	1349053b 	movtne	r0, #38203	; 0x953b
    1af4:	00000b38 	andeq	r0, r0, r8, lsr fp
    1af8:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1afc:	3b0b3a08 	blcc	2d0324 <__Stack_Size+0x2cff24>
    1b00:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1b04:	0d00000b 	stceq	0, cr0, [r0, #-44]	; 0xffffffd4
    1b08:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1b0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1b10:	00001349 	andeq	r1, r0, r9, asr #6
    1b14:	3f012e0e 	svccc	0x00012e0e
    1b18:	3a0e0319 	bcc	382784 <__Stack_Size+0x382384>
    1b1c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b20:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    1b24:	97184006 	ldrls	r4, [r8, -r6]
    1b28:	13011942 	movwne	r1, #6466	; 0x1942
    1b2c:	050f0000 	streq	r0, [pc, #-0]	; 1b34 <__Stack_Size+0x1734>
    1b30:	3a0e0300 	bcc	382738 <__Stack_Size+0x382338>
    1b34:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1b38:	00180213 	andseq	r0, r8, r3, lsl r2
    1b3c:	00051000 	andeq	r1, r5, r0
    1b40:	0b3a0e03 	bleq	e85354 <__Stack_Size+0xe84f54>
    1b44:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1b48:	00001702 	andeq	r1, r0, r2, lsl #14
    1b4c:	3f002e11 	svccc	0x00002e11
    1b50:	3a0e0319 	bcc	3827bc <__Stack_Size+0x3823bc>
    1b54:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1b58:	11134919 	tstne	r3, r9, lsl r9
    1b5c:	40061201 	andmi	r1, r6, r1, lsl #4
    1b60:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1b64:	2e120000 	cdpcs	0, 1, cr0, cr2, cr0, {0}
    1b68:	03193f01 	tsteq	r9, #1, 30
    1b6c:	3b0b3a0e 	blcc	2d03ac <__Stack_Size+0x2cffac>
    1b70:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    1b74:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1b78:	97184006 	ldrls	r4, [r8, -r6]
    1b7c:	00001942 	andeq	r1, r0, r2, asr #18
    1b80:	03003413 	movweq	r3, #1043	; 0x413
    1b84:	3b0b3a0e 	blcc	2d03c4 <__Stack_Size+0x2cffc4>
    1b88:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1b8c:	14000017 	strne	r0, [r0], #-23
    1b90:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1b94:	0b3b0b3a 	bleq	ec4884 <__Stack_Size+0xec4484>
    1b98:	17021349 	strne	r1, [r2, -r9, asr #6]
    1b9c:	01000000 	mrseq	r0, (UNDEF: 0)
    1ba0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1ba4:	0e030b13 	vmoveq.32	d3[0], r0
    1ba8:	17550e1b 	smmlane	r5, fp, lr, r0
    1bac:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1bb0:	24020000 	strcs	r0, [r2], #-0
    1bb4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1bb8:	000e030b 	andeq	r0, lr, fp, lsl #6
    1bbc:	00160300 	andseq	r0, r6, r0, lsl #6
    1bc0:	0b3a0803 	bleq	e83bd4 <__Stack_Size+0xe837d4>
    1bc4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1bc8:	16040000 	strne	r0, [r4], -r0
    1bcc:	3a0e0300 	bcc	3827d4 <__Stack_Size+0x3823d4>
    1bd0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bd4:	05000013 	streq	r0, [r0, #-19]
    1bd8:	13490035 	movtne	r0, #36917	; 0x9035
    1bdc:	04060000 	streq	r0, [r6], #-0
    1be0:	3a0b0b01 	bcc	2c47ec <__Stack_Size+0x2c43ec>
    1be4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1be8:	07000013 	smladeq	r0, r3, r0, r0
    1bec:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1bf0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1bf4:	03002808 	movweq	r2, #2056	; 0x808
    1bf8:	000d1c08 	andeq	r1, sp, r8, lsl #24
    1bfc:	01130900 	tsteq	r3, r0, lsl #18
    1c00:	0b3a0b0b 	bleq	e84834 <__Stack_Size+0xe84434>
    1c04:	1301053b 	movwne	r0, #5435	; 0x153b
    1c08:	0d0a0000 	stceq	0, cr0, [sl, #-0]
    1c0c:	3a080300 	bcc	202814 <__Stack_Size+0x202414>
    1c10:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c14:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c18:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1c1c:	0b3a0e03 	bleq	e85430 <__Stack_Size+0xe85030>
    1c20:	1349053b 	movtne	r0, #38203	; 0x953b
    1c24:	00000b38 	andeq	r0, r0, r8, lsr fp
    1c28:	0300160c 	movweq	r1, #1548	; 0x60c
    1c2c:	3b0b3a0e 	blcc	2d046c <__Stack_Size+0x2d006c>
    1c30:	00134905 	andseq	r4, r3, r5, lsl #18
    1c34:	01130d00 	tsteq	r3, r0, lsl #26
    1c38:	0b3a0b0b 	bleq	e8486c <__Stack_Size+0xe8446c>
    1c3c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c40:	0d0e0000 	stceq	0, cr0, [lr, #-0]
    1c44:	3a0e0300 	bcc	38284c <__Stack_Size+0x38244c>
    1c48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c4c:	000b3813 	andeq	r3, fp, r3, lsl r8
    1c50:	012e0f00 	teqeq	lr, r0, lsl #30
    1c54:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1c58:	0b3b0b3a 	bleq	ec4948 <__Stack_Size+0xec4548>
    1c5c:	01111927 	tsteq	r1, r7, lsr #18
    1c60:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1c64:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1c68:	10000013 	andne	r0, r0, r3, lsl r0
    1c6c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1c70:	0b3b0b3a 	bleq	ec4960 <__Stack_Size+0xec4560>
    1c74:	17021349 	strne	r1, [r2, -r9, asr #6]
    1c78:	89110000 	ldmdbhi	r1, {}	; <UNPREDICTABLE>
    1c7c:	11010182 	smlabbne	r1, r2, r1, r0
    1c80:	01133101 	tsteq	r3, r1, lsl #2
    1c84:	12000013 	andne	r0, r0, #19
    1c88:	0001828a 	andeq	r8, r1, sl, lsl #5
    1c8c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    1c90:	13000018 	movwne	r0, #24
    1c94:	01018289 	smlabbeq	r1, r9, r2, r8
    1c98:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1c9c:	01133119 	tsteq	r3, r9, lsl r1
    1ca0:	14000013 	strne	r0, [r0], #-19
    1ca4:	01018289 	smlabbeq	r1, r9, r2, r8
    1ca8:	42950111 	addsmi	r0, r5, #1073741828	; 0x40000004
    1cac:	00133119 	andseq	r3, r3, r9, lsl r1
    1cb0:	000f1500 	andeq	r1, pc, r0, lsl #10
    1cb4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    1cb8:	34160000 	ldrcc	r0, [r6], #-0
    1cbc:	3a0e0300 	bcc	3828c4 <__Stack_Size+0x3824c4>
    1cc0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cc4:	00170213 	andseq	r0, r7, r3, lsl r2
    1cc8:	00341700 	eorseq	r1, r4, r0, lsl #14
    1ccc:	0b3a0e03 	bleq	e854e0 <__Stack_Size+0xe850e0>
    1cd0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1cd4:	00001802 	andeq	r1, r0, r2, lsl #16
    1cd8:	01828918 	orreq	r8, r2, r8, lsl r9
    1cdc:	31011101 	tstcc	r1, r1, lsl #2
    1ce0:	19000013 	stmdbne	r0, {r0, r1, r4}
    1ce4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1ce8:	0b3b0b3a 	bleq	ec49d8 <__Stack_Size+0xec45d8>
    1cec:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1cf0:	341a0000 	ldrcc	r0, [sl], #-0
    1cf4:	3a0e0300 	bcc	3828fc <__Stack_Size+0x3824fc>
    1cf8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cfc:	00170213 	andseq	r0, r7, r3, lsl r2
    1d00:	012e1b00 	teqeq	lr, r0, lsl #22
    1d04:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d08:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d0c:	01111927 	tsteq	r1, r7, lsr #18
    1d10:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1d14:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1d18:	1c000013 	stcne	0, cr0, [r0], {19}
    1d1c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1d20:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d24:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    1d28:	051d0000 	ldreq	r0, [sp, #-0]
    1d2c:	3a0e0300 	bcc	382934 <__Stack_Size+0x382534>
    1d30:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d34:	00170213 	andseq	r0, r7, r3, lsl r2
    1d38:	00341e00 	eorseq	r1, r4, r0, lsl #28
    1d3c:	0b3a0e03 	bleq	e85550 <__Stack_Size+0xe85150>
    1d40:	1349053b 	movtne	r0, #38203	; 0x953b
    1d44:	00001802 	andeq	r1, r0, r2, lsl #16
    1d48:	3f012e1f 	svccc	0x00012e1f
    1d4c:	3a0e0319 	bcc	3829b8 <__Stack_Size+0x3825b8>
    1d50:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1d54:	11134919 	tstne	r3, r9, lsl r9
    1d58:	40061201 	andmi	r1, r6, r1, lsl #4
    1d5c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    1d60:	00001301 	andeq	r1, r0, r1, lsl #6
    1d64:	03003420 	movweq	r3, #1056	; 0x420
    1d68:	3b0b3a0e 	blcc	2d05a8 <__Stack_Size+0x2d01a8>
    1d6c:	00134905 	andseq	r4, r3, r5, lsl #18
    1d70:	012e2100 	teqeq	lr, r0, lsl #2
    1d74:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1d78:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    1d7c:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    1d80:	00001301 	andeq	r1, r0, r1, lsl #6
    1d84:	49000522 	stmdbmi	r0, {r1, r5, r8, sl}
    1d88:	00000013 	andeq	r0, r0, r3, lsl r0
    1d8c:	10001101 	andne	r1, r0, r1, lsl #2
    1d90:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1d94:	1b080301 	blne	2029a0 <__Stack_Size+0x2025a0>
    1d98:	13082508 	movwne	r2, #34056	; 0x8508
    1d9c:	00000005 	andeq	r0, r0, r5
    1da0:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1da4:	030b130e 	movweq	r1, #45838	; 0xb30e
    1da8:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1dac:	10011117 	andne	r1, r1, r7, lsl r1
    1db0:	02000017 	andeq	r0, r0, #23
    1db4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    1db8:	0b3a0e03 	bleq	e855cc <__Stack_Size+0xe851cc>
    1dbc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1dc0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1dc4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1dc8:	00130119 	andseq	r0, r3, r9, lsl r1
    1dcc:	00340300 	eorseq	r0, r4, r0, lsl #6
    1dd0:	0b3a0e03 	bleq	e855e4 <__Stack_Size+0xe851e4>
    1dd4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1dd8:	34040000 	strcc	r0, [r4], #-0
    1ddc:	3a0e0300 	bcc	3829e4 <__Stack_Size+0x3825e4>
    1de0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1de4:	00170213 	andseq	r0, r7, r3, lsl r2
    1de8:	82890500 	addhi	r0, r9, #0, 10
    1dec:	01110001 	tsteq	r1, r1
    1df0:	00001331 	andeq	r1, r0, r1, lsr r3
    1df4:	0b000f06 	bleq	5a14 <__Stack_Size+0x5614>
    1df8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1dfc:	00240700 	eoreq	r0, r4, r0, lsl #14
    1e00:	0b3e0b0b 	bleq	f84a34 <__Stack_Size+0xf84634>
    1e04:	00000e03 	andeq	r0, r0, r3, lsl #28
    1e08:	03003408 	movweq	r3, #1032	; 0x408
    1e0c:	3b0b3a0e 	blcc	2d064c <__Stack_Size+0x2d024c>
    1e10:	3f13490b 	svccc	0x0013490b
    1e14:	00193c19 	andseq	r3, r9, r9, lsl ip
    1e18:	00340900 	eorseq	r0, r4, r0, lsl #18
    1e1c:	0b3a0e03 	bleq	e85630 <__Stack_Size+0xe85230>
    1e20:	193f0b3b 	ldmdbne	pc!, {r0, r1, r3, r4, r5, r8, r9, fp}	; <UNPREDICTABLE>
    1e24:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e28:	4901010a 	stmdbmi	r1, {r1, r3, r8}
    1e2c:	00130113 	andseq	r0, r3, r3, lsl r1
    1e30:	00210b00 	eoreq	r0, r1, r0, lsl #22
    1e34:	0b2f1349 	bleq	bc6b60 <__Stack_Size+0xbc6760>
    1e38:	150c0000 	strne	r0, [ip, #-0]
    1e3c:	00192700 	andseq	r2, r9, r0, lsl #14
    1e40:	00340d00 	eorseq	r0, r4, r0, lsl #26
    1e44:	0b3a0e03 	bleq	e85658 <__Stack_Size+0xe85258>
    1e48:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e4c:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1e50:	260e0000 	strcs	r0, [lr], -r0
    1e54:	00134900 	andseq	r4, r3, r0, lsl #18
    1e58:	002e0f00 	eoreq	r0, lr, r0, lsl #30
    1e5c:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1e60:	0b3b0b3a 	bleq	ec4b50 <__Stack_Size+0xec4750>
    1e64:	13491927 	movtne	r1, #39207	; 0x9927
    1e68:	0000193c 	andeq	r1, r0, ip, lsr r9
    1e6c:	0b002410 	bleq	aeb4 <__Stack_Size+0xaab4>
    1e70:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1e74:	00000008 	andeq	r0, r0, r8
    1e78:	25011101 	strcs	r1, [r1, #-257]	; 0x101
    1e7c:	030b130e 	movweq	r1, #45838	; 0xb30e
    1e80:	550e1b0e 	strpl	r1, [lr, #-2830]	; 0xb0e
    1e84:	10011117 	andne	r1, r1, r7, lsl r1
    1e88:	02000017 	andeq	r0, r0, #23
    1e8c:	0b0b0024 	bleq	2c1f24 <__Stack_Size+0x2c1b24>
    1e90:	0e030b3e 	vmoveq.16	d3[0], r0
    1e94:	16030000 	strne	r0, [r3], -r0
    1e98:	3a080300 	bcc	202aa0 <__Stack_Size+0x2026a0>
    1e9c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ea0:	04000013 	streq	r0, [r0], #-19
    1ea4:	0b0b000f 	bleq	2c1ee8 <__Stack_Size+0x2c1ae8>
    1ea8:	00001349 	andeq	r1, r0, r9, asr #6
    1eac:	03010405 	movweq	r0, #5125	; 0x1405
    1eb0:	3a0b0b0e 	bcc	2c4af0 <__Stack_Size+0x2c46f0>
    1eb4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1eb8:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1ebc:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1ec0:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1ec4:	03001607 	movweq	r1, #1543	; 0x607
    1ec8:	3b0b3a0e 	blcc	2d0708 <__Stack_Size+0x2d0308>
    1ecc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ed0:	01130800 	tsteq	r3, r0, lsl #16
    1ed4:	0b0b0e03 	bleq	2c56e8 <__Stack_Size+0x2c52e8>
    1ed8:	0b3b0b3a 	bleq	ec4bc8 <__Stack_Size+0xec47c8>
    1edc:	00001301 	andeq	r1, r0, r1, lsl #6
    1ee0:	03000d09 	movweq	r0, #3337	; 0xd09
    1ee4:	3b0b3a0e 	blcc	2d0724 <__Stack_Size+0x2d0324>
    1ee8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1eec:	0a00000b 	beq	1f20 <__Stack_Size+0x1b20>
    1ef0:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    1ef4:	13011349 	movwne	r1, #4937	; 0x1349
    1ef8:	050b0000 	streq	r0, [fp, #-0]
    1efc:	00134900 	andseq	r4, r3, r0, lsl #18
    1f00:	01130c00 	tsteq	r3, r0, lsl #24
    1f04:	0b0b0803 	bleq	2c3f18 <__Stack_Size+0x2c3b18>
    1f08:	0b3b0b3a 	bleq	ec4bf8 <__Stack_Size+0xec47f8>
    1f0c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f10:	03000d0d 	movweq	r0, #3341	; 0xd0d
    1f14:	3b0b3a08 	blcc	2d073c <__Stack_Size+0x2d033c>
    1f18:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f1c:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
    1f20:	0b0b0117 	bleq	2c2384 <__Stack_Size+0x2c1f84>
    1f24:	0b3b0b3a 	bleq	ec4c14 <__Stack_Size+0xec4814>
    1f28:	00001301 	andeq	r1, r0, r1, lsl #6
    1f2c:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1f30:	3b0b3a08 	blcc	2d0758 <__Stack_Size+0x2d0358>
    1f34:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f38:	00151000 	andseq	r1, r5, r0
    1f3c:	00001927 	andeq	r1, r0, r7, lsr #18
    1f40:	0b000f11 	bleq	5b8c <__Stack_Size+0x578c>
    1f44:	1200000b 	andne	r0, r0, #11
    1f48:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    1f4c:	0b3a0e03 	bleq	e85760 <__Stack_Size+0xe85360>
    1f50:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    1f54:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1f58:	00001840 	andeq	r1, r0, r0, asr #16
    1f5c:	03003413 	movweq	r3, #1043	; 0x413
    1f60:	3b0b3a0e 	blcc	2d07a0 <__Stack_Size+0x2d03a0>
    1f64:	3f13490b 	svccc	0x0013490b
    1f68:	00193c19 	andseq	r3, r9, r9, lsl ip
    1f6c:	00341400 	eorseq	r1, r4, r0, lsl #8
    1f70:	0b3a0e03 	bleq	e85784 <__Stack_Size+0xe85384>
    1f74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f78:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    1f7c:	01000000 	mrseq	r0, (UNDEF: 0)
    1f80:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1f84:	0e030b13 	vmoveq.32	d3[0], r0
    1f88:	17550e1b 	smmlane	r5, fp, lr, r0
    1f8c:	17100111 			; <UNDEFINED> instruction: 0x17100111
    1f90:	24020000 	strcs	r0, [r2], #-0
    1f94:	3e0b0b00 	vmlacc.f64	d0, d11, d0
    1f98:	000e030b 	andeq	r0, lr, fp, lsl #6
    1f9c:	00160300 	andseq	r0, r6, r0, lsl #6
    1fa0:	0b3a0803 	bleq	e83fb4 <__Stack_Size+0xe83bb4>
    1fa4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1fa8:	04040000 	streq	r0, [r4], #-0
    1fac:	3a0b0b01 	bcc	2c4bb8 <__Stack_Size+0x2c47b8>
    1fb0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fb4:	05000013 	streq	r0, [r0, #-19]
    1fb8:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    1fbc:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1fc0:	03001606 	movweq	r1, #1542	; 0x606
    1fc4:	3b0b3a0e 	blcc	2d0804 <__Stack_Size+0x2d0404>
    1fc8:	0013490b 	andseq	r4, r3, fp, lsl #18
    1fcc:	01040700 	tsteq	r4, r0, lsl #14
    1fd0:	0b0b0e03 	bleq	2c57e4 <__Stack_Size+0x2c53e4>
    1fd4:	0b3b0b3a 	bleq	ec4cc4 <__Stack_Size+0xec48c4>
    1fd8:	00001301 	andeq	r1, r0, r1, lsl #6
    1fdc:	03011308 	movweq	r1, #4872	; 0x1308
    1fe0:	3a0b0b0e 	bcc	2c4c20 <__Stack_Size+0x2c4820>
    1fe4:	010b3b0b 	tsteq	fp, fp, lsl #22
    1fe8:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1fec:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ff0:	0b3b0b3a 	bleq	ec4ce0 <__Stack_Size+0xec48e0>
    1ff4:	0b381349 	bleq	e06d20 <__Stack_Size+0xe06920>
    1ff8:	0f0a0000 	svceq	0x000a0000
    1ffc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    2000:	0b000013 	bleq	2054 <__Stack_Size+0x1c54>
    2004:	19270115 	stmdbne	r7!, {r0, r2, r4, r8}
    2008:	13011349 	movwne	r1, #4937	; 0x1349
    200c:	050c0000 	streq	r0, [ip, #-0]
    2010:	00134900 	andseq	r4, r3, r0, lsl #18
    2014:	01130d00 	tsteq	r3, r0, lsl #26
    2018:	0b0b0803 	bleq	2c402c <__Stack_Size+0x2c3c2c>
    201c:	0b3b0b3a 	bleq	ec4d0c <__Stack_Size+0xec490c>
    2020:	00001301 	andeq	r1, r0, r1, lsl #6
    2024:	03000d0e 	movweq	r0, #3342	; 0xd0e
    2028:	3b0b3a08 	blcc	2d0850 <__Stack_Size+0x2d0450>
    202c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    2030:	0f00000b 	svceq	0x0000000b
    2034:	0b0b0117 	bleq	2c2498 <__Stack_Size+0x2c2098>
    2038:	0b3b0b3a 	bleq	ec4d28 <__Stack_Size+0xec4928>
    203c:	00001301 	andeq	r1, r0, r1, lsl #6
    2040:	03000d10 	movweq	r0, #3344	; 0xd10
    2044:	3b0b3a08 	blcc	2d086c <__Stack_Size+0x2d046c>
    2048:	0013490b 	andseq	r4, r3, fp, lsl #18
    204c:	00151100 	andseq	r1, r5, r0, lsl #2
    2050:	00001927 	andeq	r1, r0, r7, lsr #18
    2054:	0b000f12 	bleq	5ca4 <__Stack_Size+0x58a4>
    2058:	1300000b 	movwne	r0, #11
    205c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2060:	0b3a0e03 	bleq	e85874 <__Stack_Size+0xe85474>
    2064:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    2068:	0b201349 	bleq	806d94 <__Stack_Size+0x806994>
    206c:	00001301 	andeq	r1, r0, r1, lsl #6
    2070:	03003414 	movweq	r3, #1044	; 0x414
    2074:	3b0b3a08 	blcc	2d089c <__Stack_Size+0x2d049c>
    2078:	0013490b 	andseq	r4, r3, fp, lsl #18
    207c:	012e1500 	teqeq	lr, r0, lsl #10
    2080:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2084:	0b3b0b3a 	bleq	ec4d74 <__Stack_Size+0xec4974>
    2088:	13491927 	movtne	r1, #39207	; 0x9927
    208c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2090:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    2094:	00130119 	andseq	r0, r3, r9, lsl r1
    2098:	00051600 	andeq	r1, r5, r0, lsl #12
    209c:	0b3a0e03 	bleq	e858b0 <__Stack_Size+0xe854b0>
    20a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20a4:	00001702 	andeq	r1, r0, r2, lsl #14
    20a8:	11010b17 	tstne	r1, r7, lsl fp
    20ac:	01061201 	tsteq	r6, r1, lsl #4
    20b0:	18000013 	stmdane	r0, {r0, r1, r4}
    20b4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20b8:	0b3b0b3a 	bleq	ec4da8 <__Stack_Size+0xec49a8>
    20bc:	17021349 	strne	r1, [r2, -r9, asr #6]
    20c0:	0b190000 	bleq	6420c8 <__Stack_Size+0x641cc8>
    20c4:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    20c8:	1a000006 	bne	20e8 <__Stack_Size+0x1ce8>
    20cc:	0e03012e 	adfeqsp	f0, f3, #0.5
    20d0:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20d4:	01111927 	tsteq	r1, r7, lsr #18
    20d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    20dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    20e0:	1b000013 	blne	2134 <__Stack_Size+0x1d34>
    20e4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    20e8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    20ec:	17021349 	strne	r1, [r2, -r9, asr #6]
    20f0:	0a1c0000 	beq	7020f8 <__Stack_Size+0x701cf8>
    20f4:	3a0e0300 	bcc	382cfc <__Stack_Size+0x3828fc>
    20f8:	11053b0b 	tstne	r5, fp, lsl #22
    20fc:	1d000001 	stcne	0, cr0, [r0, #-4]
    2100:	01018289 	smlabbeq	r1, r9, r2, r8
    2104:	13010111 	movwne	r0, #4369	; 0x1111
    2108:	8a1e0000 	bhi	782110 <__Stack_Size+0x781d10>
    210c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    2110:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    2114:	891f0000 	ldmdbhi	pc, {}	; <UNPREDICTABLE>
    2118:	11010182 	smlabbne	r1, r2, r1, r0
    211c:	01133101 	tsteq	r3, r1, lsl #2
    2120:	20000013 	andcs	r0, r0, r3, lsl r0
    2124:	01018289 	smlabbeq	r1, r9, r2, r8
    2128:	13310111 	teqne	r1, #1073741828	; 0x40000004
    212c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
    2130:	03193f00 	tsteq	r9, #0, 30
    2134:	3b0b3a0e 	blcc	2d0974 <__Stack_Size+0x2d0574>
    2138:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    213c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2140:	96184006 	ldrls	r4, [r8], -r6
    2144:	00001942 	andeq	r1, r0, r2, asr #18
    2148:	31012e22 	tstcc	r1, r2, lsr #28
    214c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2150:	96184006 	ldrls	r4, [r8], -r6
    2154:	13011942 	movwne	r1, #6466	; 0x1942
    2158:	34230000 	strtcc	r0, [r3], #-0
    215c:	02133100 	andseq	r3, r3, #0, 2
    2160:	24000017 	strcs	r0, [r0], #-23
    2164:	13310034 	teqne	r1, #52	; 0x34
    2168:	34250000 	strtcc	r0, [r5], #-0
    216c:	3a0e0300 	bcc	382d74 <__Stack_Size+0x382974>
    2170:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2174:	26000013 			; <UNDEFINED> instruction: 0x26000013
    2178:	08030034 	stmdaeq	r3, {r2, r4, r5}
    217c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2180:	17021349 	strne	r1, [r2, -r9, asr #6]
    2184:	89270000 	stmdbhi	r7!, {}	; <UNPREDICTABLE>
    2188:	11000182 	smlabbne	r0, r2, r1, r0
    218c:	00133101 	andseq	r3, r3, r1, lsl #2
    2190:	012e2800 	teqeq	lr, r0, lsl #16
    2194:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2198:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    219c:	13491927 	movtne	r1, #39207	; 0x9927
    21a0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    21a4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    21a8:	00130119 	andseq	r0, r3, r9, lsl r1
    21ac:	010b2900 	tsteq	fp, r0, lsl #18
    21b0:	13011755 	movwne	r1, #5973	; 0x1755
    21b4:	0b2a0000 	bleq	a821bc <__Stack_Size+0xa81dbc>
    21b8:	00175501 	andseq	r5, r7, r1, lsl #10
    21bc:	002e2b00 	eoreq	r2, lr, r0, lsl #22
    21c0:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    21c4:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21c8:	13491927 	movtne	r1, #39207	; 0x9927
    21cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
    21d0:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
    21d4:	2c000019 	stccs	0, cr0, [r0], {25}
    21d8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    21dc:	0b3a0e03 	bleq	e859f0 <__Stack_Size+0xe855f0>
    21e0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    21e4:	01111349 	tsteq	r1, r9, asr #6
    21e8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    21ec:	01194297 			; <UNDEFINED> instruction: 0x01194297
    21f0:	2d000013 	stccs	0, cr0, [r0, #-76]	; 0xffffffb4
    21f4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    21f8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    21fc:	17021349 	strne	r1, [r2, -r9, asr #6]
    2200:	052e0000 	streq	r0, [lr, #-0]!
    2204:	3a0e0300 	bcc	382e0c <__Stack_Size+0x382a0c>
    2208:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    220c:	00180213 	andseq	r0, r8, r3, lsl r2
    2210:	00342f00 	eorseq	r2, r4, r0, lsl #30
    2214:	0b3a0e03 	bleq	e85a28 <__Stack_Size+0xe85628>
    2218:	1349053b 	movtne	r0, #38203	; 0x953b
    221c:	00001802 	andeq	r1, r0, r2, lsl #16
    2220:	03012e30 	movweq	r2, #7728	; 0x1e30
    2224:	3b0b3a0e 	blcc	2d0a64 <__Stack_Size+0x2d0664>
    2228:	20192705 	andscs	r2, r9, r5, lsl #14
    222c:	0013010b 	andseq	r0, r3, fp, lsl #2
    2230:	000a3100 	andeq	r3, sl, r0, lsl #2
    2234:	0b3a0e03 	bleq	e85a48 <__Stack_Size+0xe85648>
    2238:	0000053b 	andeq	r0, r0, fp, lsr r5
    223c:	01010b32 	tsteq	r1, r2, lsr fp
    2240:	33000013 	movwcc	r0, #19
    2244:	0000010b 	andeq	r0, r0, fp, lsl #2
    2248:	49003534 	stmdbmi	r0, {r2, r4, r5, r8, sl, ip, sp}
    224c:	35000013 	strcc	r0, [r0, #-19]
    2250:	0b0b0117 	bleq	2c26b4 <__Stack_Size+0x2c22b4>
    2254:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2258:	00001301 	andeq	r1, r0, r1, lsl #6
    225c:	03000d36 	movweq	r0, #3382	; 0xd36
    2260:	3b0b3a08 	blcc	2d0a88 <__Stack_Size+0x2d0688>
    2264:	00134905 	andseq	r4, r3, r5, lsl #18
    2268:	00343700 	eorseq	r3, r4, r0, lsl #14
    226c:	0b3a0e03 	bleq	e85a80 <__Stack_Size+0xe85680>
    2270:	1349053b 	movtne	r0, #38203	; 0x953b
    2274:	00000b1c 	andeq	r0, r0, ip, lsl fp
    2278:	31011d38 	tstcc	r1, r8, lsr sp
    227c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2280:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
    2284:	00130105 	andseq	r0, r3, r5, lsl #2
    2288:	000a3900 	andeq	r3, sl, r0, lsl #18
    228c:	01111331 	tsteq	r1, r1, lsr r3
    2290:	1d3a0000 	ldcne	0, cr0, [sl, #-0]
    2294:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    2298:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    229c:	0105590b 	tsteq	r5, fp, lsl #18
    22a0:	3b000013 	blcc	22f4 <__Stack_Size+0x1ef4>
    22a4:	13310034 	teqne	r1, #52	; 0x34
    22a8:	00001802 	andeq	r1, r0, r2, lsl #16
    22ac:	0182893c 	orreq	r8, r2, ip, lsr r9
    22b0:	00011101 	andeq	r1, r1, r1, lsl #2
    22b4:	82893d00 	addhi	r3, r9, #0, 26
    22b8:	01110001 	tsteq	r1, r1
    22bc:	31194295 			; <UNDEFINED> instruction: 0x31194295
    22c0:	3e000013 	mcrcc	0, 0, r0, cr0, cr3, {0}
    22c4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    22c8:	0b3a0e03 	bleq	e85adc <__Stack_Size+0xe856dc>
    22cc:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    22d0:	06120111 			; <UNDEFINED> instruction: 0x06120111
    22d4:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    22d8:	00130119 	andseq	r0, r3, r9, lsl r1
    22dc:	00053f00 	andeq	r3, r5, r0, lsl #30
    22e0:	0b3a0803 	bleq	e842f4 <__Stack_Size+0xe83ef4>
    22e4:	1349053b 	movtne	r0, #38203	; 0x953b
    22e8:	00001702 	andeq	r1, r0, r2, lsl #14
    22ec:	03003440 	movweq	r3, #1088	; 0x440
    22f0:	3b0b3a08 	blcc	2d0b18 <__Stack_Size+0x2d0718>
    22f4:	02134905 	andseq	r4, r3, #81920	; 0x14000
    22f8:	41000018 	tstmi	r0, r8, lsl r0
    22fc:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
    2300:	0b3a0e03 	bleq	e85b14 <__Stack_Size+0xe85714>
    2304:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    2308:	06120111 			; <UNDEFINED> instruction: 0x06120111
    230c:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2310:	42000019 	andmi	r0, r0, #25
    2314:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2318:	0b3b0b3a 	bleq	ec5008 <__Stack_Size+0xec4c08>
    231c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    2320:	0000193c 	andeq	r1, r0, ip, lsr r9
    2324:	03003443 	movweq	r3, #1091	; 0x443
    2328:	3b0b3a0e 	blcc	2d0b68 <__Stack_Size+0x2d0768>
    232c:	3f13490b 	svccc	0x0013490b
    2330:	00180219 	andseq	r0, r8, r9, lsl r2
    2334:	012e4400 	teqeq	lr, r0, lsl #8
    2338:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    233c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2340:	13491927 	movtne	r1, #39207	; 0x9927
    2344:	1301193c 	movwne	r1, #6460	; 0x193c
    2348:	2e450000 	cdpcs	0, 4, cr0, cr5, cr0, {0}
    234c:	03193f01 	tsteq	r9, #1, 30
    2350:	3b0b3a0e 	blcc	2d0b90 <__Stack_Size+0x2d0790>
    2354:	3c19270b 	ldccc	7, cr2, [r9], {11}
    2358:	00130119 	andseq	r0, r3, r9, lsl r1
    235c:	012e4600 	teqeq	lr, r0, lsl #12
    2360:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2364:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xb3a
    2368:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
    236c:	00001301 	andeq	r1, r0, r1, lsl #6
    2370:	3f012e47 	svccc	0x00012e47
    2374:	3a0e0319 	bcc	382fe0 <__Stack_Size+0x382be0>
    2378:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    237c:	00193c19 	andseq	r3, r9, r9, lsl ip
    2380:	11010000 	mrsne	r0, (UNDEF: 1)
    2384:	130e2501 	movwne	r2, #58625	; 0xe501
    2388:	1b0e030b 	blne	382fbc <__Stack_Size+0x382bbc>
    238c:	1117550e 	tstne	r7, lr, lsl #10
    2390:	00171001 	andseq	r1, r7, r1
    2394:	00240200 	eoreq	r0, r4, r0, lsl #4
    2398:	0b3e0b0b 	bleq	f84fcc <__Stack_Size+0xf84bcc>
    239c:	00000e03 	andeq	r0, r0, r3, lsl #28
    23a0:	03001603 	movweq	r1, #1539	; 0x603
    23a4:	3b0b3a08 	blcc	2d0bcc <__Stack_Size+0x2d07cc>
    23a8:	0013490b 	andseq	r4, r3, fp, lsl #18
    23ac:	000f0400 	andeq	r0, pc, r0, lsl #8
    23b0:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    23b4:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    23b8:	03193f01 	tsteq	r9, #1, 30
    23bc:	3b0b3a0e 	blcc	2d0bfc <__Stack_Size+0x2d07fc>
    23c0:	1119270b 	tstne	r9, fp, lsl #14
    23c4:	40061201 	andmi	r1, r6, r1, lsl #4
    23c8:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    23cc:	00001301 	andeq	r1, r0, r1, lsl #6
    23d0:	03000506 	movweq	r0, #1286	; 0x506
    23d4:	3b0b3a0e 	blcc	2d0c14 <__Stack_Size+0x2d0814>
    23d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    23dc:	07000017 	smladeq	r0, r7, r0, r0
    23e0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    23e4:	0b3b0b3a 	bleq	ec50d4 <__Stack_Size+0xec4cd4>
    23e8:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
    23ec:	34080000 	strcc	r0, [r8], #-0
    23f0:	3a080300 	bcc	202ff8 <__Stack_Size+0x202bf8>
    23f4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    23f8:	00170213 	andseq	r0, r7, r3, lsl r2
    23fc:	00340900 	eorseq	r0, r4, r0, lsl #18
    2400:	0b3a0e03 	bleq	e85c14 <__Stack_Size+0xe85814>
    2404:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2408:	00001702 	andeq	r1, r0, r2, lsl #14
    240c:	01110100 	tsteq	r1, r0, lsl #2
    2410:	0b130e25 	bleq	4c5cac <__Stack_Size+0x4c58ac>
    2414:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    2418:	01111755 	tsteq	r1, r5, asr r7
    241c:	00001710 	andeq	r1, r0, r0, lsl r7
    2420:	0b002402 	bleq	b430 <__Stack_Size+0xb030>
    2424:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2428:	0300000e 	movweq	r0, #14
    242c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2430:	0b3b0b3a 	bleq	ec5120 <__Stack_Size+0xec4d20>
    2434:	00001349 	andeq	r1, r0, r9, asr #6
    2438:	03010404 	movweq	r0, #5124	; 0x1404
    243c:	3a0b0b0e 	bcc	2c507c <__Stack_Size+0x2c4c7c>
    2440:	010b3b0b 	tsteq	fp, fp, lsl #22
    2444:	05000013 	streq	r0, [r0, #-19]
    2448:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
    244c:	00000d1c 	andeq	r0, r0, ip, lsl sp
    2450:	03001606 	movweq	r1, #1542	; 0x606
    2454:	3b0b3a0e 	blcc	2d0c94 <__Stack_Size+0x2d0894>
    2458:	0013490b 	andseq	r4, r3, fp, lsl #18
    245c:	012e0700 	teqeq	lr, r0, lsl #14
    2460:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    2464:	0b3b0b3a 	bleq	ec5154 <__Stack_Size+0xec4d54>
    2468:	13491927 	movtne	r1, #39207	; 0x9927
    246c:	13010b20 	movwne	r0, #6944	; 0x1b20
    2470:	05080000 	streq	r0, [r8, #-0]
    2474:	3a0e0300 	bcc	38307c <__Stack_Size+0x382c7c>
    2478:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    247c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    2480:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    2484:	0b3a0e03 	bleq	e85c98 <__Stack_Size+0xe85898>
    2488:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    248c:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2490:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    2494:	00130119 	andseq	r0, r3, r9, lsl r1
    2498:	00050a00 	andeq	r0, r5, r0, lsl #20
    249c:	0b3a0e03 	bleq	e85cb0 <__Stack_Size+0xe858b0>
    24a0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    24a4:	00001802 	andeq	r1, r0, r2, lsl #16
    24a8:	3f002e0b 	svccc	0x00002e0b
    24ac:	3a0e0319 	bcc	383118 <__Stack_Size+0x382d18>
    24b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24b4:	11134919 	tstne	r3, r9, lsl r9
    24b8:	40061201 	andmi	r1, r6, r1, lsl #4
    24bc:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    24c0:	050c0000 	streq	r0, [ip, #-0]
    24c4:	3a0e0300 	bcc	3830cc <__Stack_Size+0x382ccc>
    24c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    24cc:	00170213 	andseq	r0, r7, r3, lsl r2
    24d0:	012e0d00 	teqeq	lr, r0, lsl #26
    24d4:	01111331 	tsteq	r1, r1, lsr r3
    24d8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    24dc:	01194297 			; <UNDEFINED> instruction: 0x01194297
    24e0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    24e4:	13310005 	teqne	r1, #5
    24e8:	00001702 	andeq	r1, r0, r2, lsl #14
    24ec:	3f012e0f 	svccc	0x00012e0f
    24f0:	3a0e0319 	bcc	38315c <__Stack_Size+0x382d5c>
    24f4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    24f8:	11134919 	tstne	r3, r9, lsl r9
    24fc:	40061201 	andmi	r1, r6, r1, lsl #4
    2500:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2504:	00001301 	andeq	r1, r0, r1, lsl #6
    2508:	11010b10 	tstne	r1, r0, lsl fp
    250c:	00061201 	andeq	r1, r6, r1, lsl #4
    2510:	00341100 	eorseq	r1, r4, r0, lsl #2
    2514:	0b3a0e03 	bleq	e85d28 <__Stack_Size+0xe85928>
    2518:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    251c:	00001702 	andeq	r1, r0, r2, lsl #14
    2520:	03003412 	movweq	r3, #1042	; 0x412
    2524:	3b0b3a0e 	blcc	2d0d64 <__Stack_Size+0x2d0964>
    2528:	0013490b 	andseq	r4, r3, fp, lsl #18
    252c:	011d1300 	tsteq	sp, r0, lsl #6
    2530:	01521331 	cmpeq	r2, r1, lsr r3
    2534:	0b581755 	bleq	1608290 <__Stack_Size+0x1607e90>
    2538:	00000b59 	andeq	r0, r0, r9, asr fp
    253c:	3f012e14 	svccc	0x00012e14
    2540:	3a0e0319 	bcc	3831ac <__Stack_Size+0x382dac>
    2544:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2548:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    254c:	97184006 	ldrls	r4, [r8, -r6]
    2550:	13011942 	movwne	r1, #6466	; 0x1942
    2554:	05150000 	ldreq	r0, [r5, #-0]
    2558:	3a0e0300 	bcc	383160 <__Stack_Size+0x382d60>
    255c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    2560:	00170213 	andseq	r0, r7, r3, lsl r2
    2564:	00341600 	eorseq	r1, r4, r0, lsl #12
    2568:	0b3a0e03 	bleq	e85d7c <__Stack_Size+0xe8597c>
    256c:	1349053b 	movtne	r0, #38203	; 0x953b
    2570:	00001702 	andeq	r1, r0, r2, lsl #14
    2574:	3f012e17 	svccc	0x00012e17
    2578:	3a0e0319 	bcc	3831e4 <__Stack_Size+0x382de4>
    257c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    2580:	11134919 	tstne	r3, r9, lsl r9
    2584:	40061201 	andmi	r1, r6, r1, lsl #4
    2588:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    258c:	00001301 	andeq	r1, r0, r1, lsl #6
    2590:	03000518 	movweq	r0, #1304	; 0x518
    2594:	3b0b3a0e 	blcc	2d0dd4 <__Stack_Size+0x2d09d4>
    2598:	02134905 	andseq	r4, r3, #81920	; 0x14000
    259c:	19000018 	stmdbne	r0, {r3, r4}
    25a0:	0b0b000f 	bleq	2c25e4 <__Stack_Size+0x2c21e4>
    25a4:	00001349 	andeq	r1, r0, r9, asr #6
    25a8:	0300341a 	movweq	r3, #1050	; 0x41a
    25ac:	3b0b3a0e 	blcc	2d0dec <__Stack_Size+0x2d09ec>
    25b0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25b4:	1b000018 	blne	261c <__Stack_Size+0x221c>
    25b8:	1755010b 	ldrbne	r0, [r5, -fp, lsl #2]
    25bc:	0b1c0000 	bleq	7025c4 <__Stack_Size+0x7021c4>
    25c0:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    25c4:	00130106 	andseq	r0, r3, r6, lsl #2
    25c8:	00051d00 	andeq	r1, r5, r0, lsl #26
    25cc:	0b3a0803 	bleq	e845e0 <__Stack_Size+0xe841e0>
    25d0:	1349053b 	movtne	r0, #38203	; 0x953b
    25d4:	00001702 	andeq	r1, r0, r2, lsl #14
    25d8:	0300051e 	movweq	r0, #1310	; 0x51e
    25dc:	3b0b3a08 	blcc	2d0e04 <__Stack_Size+0x2d0a04>
    25e0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    25e4:	1f000018 	svcne	0x00000018
    25e8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    25ec:	0b3a0e03 	bleq	e85e00 <__Stack_Size+0xe85a00>
    25f0:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    25f4:	01111349 	tsteq	r1, r9, asr #6
    25f8:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    25fc:	00194297 	mulseq	r9, r7, r2
    2600:	11010000 	mrsne	r0, (UNDEF: 1)
    2604:	130e2501 	movwne	r2, #58625	; 0xe501
    2608:	1b0e030b 	blne	38323c <__Stack_Size+0x382e3c>
    260c:	1117550e 	tstne	r7, lr, lsl #10
    2610:	00171001 	andseq	r1, r7, r1
    2614:	00240200 	eoreq	r0, r4, r0, lsl #4
    2618:	0b3e0b0b 	bleq	f8524c <__Stack_Size+0xf84e4c>
    261c:	00000e03 	andeq	r0, r0, r3, lsl #28
    2620:	03001603 	movweq	r1, #1539	; 0x603
    2624:	3b0b3a08 	blcc	2d0e4c <__Stack_Size+0x2d0a4c>
    2628:	0013490b 	andseq	r4, r3, fp, lsl #18
    262c:	000f0400 	andeq	r0, pc, r0, lsl #8
    2630:	13490b0b 	movtne	r0, #39691	; 0x9b0b
    2634:	2e050000 	cdpcs	0, 0, cr0, cr5, cr0, {0}
    2638:	03193f00 	tsteq	r9, #0, 30
    263c:	3b0b3a0e 	blcc	2d0e7c <__Stack_Size+0x2d0a7c>
    2640:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    2644:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    2648:	97184006 	ldrls	r4, [r8, -r6]
    264c:	00001942 	andeq	r1, r0, r2, asr #18
    2650:	3f012e06 	svccc	0x00012e06
    2654:	3a0e0319 	bcc	3832c0 <__Stack_Size+0x382ec0>
    2658:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    265c:	11134919 	tstne	r3, r9, lsl r9
    2660:	40061201 	andmi	r1, r6, r1, lsl #4
    2664:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
    2668:	00001301 	andeq	r1, r0, r1, lsl #6
    266c:	03000507 	movweq	r0, #1287	; 0x507
    2670:	3b0b3a0e 	blcc	2d0eb0 <__Stack_Size+0x2d0ab0>
    2674:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2678:	08000017 	stmdaeq	r0, {r0, r1, r2, r4}
    267c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    2680:	0b3b0b3a 	bleq	ec5370 <__Stack_Size+0xec4f70>
    2684:	17021349 	strne	r1, [r2, -r9, asr #6]
    2688:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
    268c:	11010182 	smlabbne	r1, r2, r1, r0
    2690:	01133101 	tsteq	r3, r1, lsl #2
    2694:	0a000013 	beq	26e8 <__Stack_Size+0x22e8>
    2698:	0001828a 	andeq	r8, r1, sl, lsl #5
    269c:	42911802 	addsmi	r1, r1, #131072	; 0x20000
    26a0:	0b000018 	bleq	2708 <__Stack_Size+0x2308>
    26a4:	01018289 	smlabbeq	r1, r9, r2, r8
    26a8:	13310111 	teqne	r1, #1073741828	; 0x40000004
    26ac:	340c0000 	strcc	r0, [ip], #-0
    26b0:	3a0e0300 	bcc	3832b8 <__Stack_Size+0x382eb8>
    26b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    26b8:	3c193f13 	ldccc	15, cr3, [r9], {19}
    26bc:	0d000019 	stceq	0, cr0, [r0, #-100]	; 0xffffff9c
    26c0:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26c4:	0b3a0e03 	bleq	e85ed8 <__Stack_Size+0xe85ad8>
    26c8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
    26cc:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
    26d0:	00001301 	andeq	r1, r0, r1, lsl #6
    26d4:	4900050e 	stmdbmi	r0, {r1, r2, r3, r8, sl}
    26d8:	0f000013 	svceq	0x00000013
    26dc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    26e0:	0b3a0e03 	bleq	e85ef4 <__Stack_Size+0xe85af4>
    26e4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    26e8:	0000193c 	andeq	r1, r0, ip, lsr r9
    26ec:	01110100 	tsteq	r1, r0, lsl #2
    26f0:	0b130e25 	bleq	4c5f8c <__Stack_Size+0x4c5b8c>
    26f4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    26f8:	01111755 	tsteq	r1, r5, asr r7
    26fc:	00001710 	andeq	r1, r0, r0, lsl r7
    2700:	0b002402 	bleq	b710 <__Stack_Size+0xb310>
    2704:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    2708:	0300000e 	movweq	r0, #14
    270c:	08030016 	stmdaeq	r3, {r1, r2, r4}
    2710:	0b3b0b3a 	bleq	ec5400 <__Stack_Size+0xec5000>
    2714:	00001349 	andeq	r1, r0, r9, asr #6
    2718:	27001504 	strcs	r1, [r0, -r4, lsl #10]
    271c:	05000019 	streq	r0, [r0, #-25]
    2720:	0b0b000f 	bleq	2c2764 <__Stack_Size+0x2c2364>
    2724:	00001349 	andeq	r1, r0, r9, asr #6
    2728:	3f012e06 	svccc	0x00012e06
    272c:	3a0e0319 	bcc	383398 <__Stack_Size+0x382f98>
    2730:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    2734:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    2738:	96184006 	ldrls	r4, [r8], -r6
    273c:	13011942 	movwne	r1, #6466	; 0x1942
    2740:	34070000 	strcc	r0, [r7], #-0
    2744:	3a0e0300 	bcc	38334c <__Stack_Size+0x382f4c>
    2748:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    274c:	00180213 	andseq	r0, r8, r3, lsl r2
    2750:	010b0800 	tsteq	fp, r0, lsl #16
    2754:	06120111 			; <UNDEFINED> instruction: 0x06120111
    2758:	00001301 	andeq	r1, r0, r1, lsl #6
    275c:	03003409 	movweq	r3, #1033	; 0x409
    2760:	3b0b3a0e 	blcc	2d0fa0 <__Stack_Size+0x2d0ba0>
    2764:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    2768:	0a000017 	beq	27cc <__Stack_Size+0x23cc>
    276c:	00018289 	andeq	r8, r1, r9, lsl #5
    2770:	13310111 	teqne	r1, #1073741828	; 0x40000004
    2774:	350b0000 	strcc	r0, [fp, #-0]
    2778:	00134900 	andseq	r4, r3, r0, lsl #18
    277c:	00340c00 	eorseq	r0, r4, r0, lsl #24
    2780:	0b3a0e03 	bleq	e85f94 <__Stack_Size+0xe85b94>
    2784:	1349053b 	movtne	r0, #38203	; 0x953b
    2788:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    278c:	340d0000 	strcc	r0, [sp], #-0
    2790:	3a0e0300 	bcc	383398 <__Stack_Size+0x382f98>
    2794:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2798:	02193f13 	andseq	r3, r9, #19, 30	; 0x4c
    279c:	0e000018 	mcreq	0, 0, r0, cr0, cr8, {0}
    27a0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    27a4:	0b3b0b3a 	bleq	ec5494 <__Stack_Size+0xec5094>
    27a8:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    27ac:	0000193c 	andeq	r1, r0, ip, lsr r9
    27b0:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
    27b4:	00130113 	andseq	r0, r3, r3, lsl r1
    27b8:	00211000 	eoreq	r1, r1, r0
    27bc:	0b2f1349 	bleq	bc74e8 <__Stack_Size+0xbc70e8>
    27c0:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    27c4:	03193f00 	tsteq	r9, #0, 30
    27c8:	3b0b3a0e 	blcc	2d1008 <__Stack_Size+0x2d0c08>
    27cc:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    27d0:	00193c13 	andseq	r3, r9, r3, lsl ip
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000059d 	muleq	r0, sp, r5
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	011a0002 	tsteq	sl, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	6c010000 	stcvs	0, cr0, [r1], {-0}
      1c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
      24:	552f6269 	strpl	r6, [pc, #-617]!	; fffffdc3 <SCS_BASE+0x1fff1dc3>
      28:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000636e 	andeq	r6, r0, lr, ror #6
      34:	6e69616d 	powvsez	f6, f1, #5.0
      38:	0000632e 	andeq	r6, r0, lr, lsr #6

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	74730000 	ldrbtvc	r0, [r3], #-0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	5f783031 	svcpl	0x00783031
      48:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
      4c:	0100682e 	tsteq	r0, lr, lsr #16

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	74730000 	ldrbtvc	r0, [r3], #-0
      54:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      58:	5f783031 	svcpl	0x00783031


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	2e70616d 	rpwcssz	f6, f0, #5.0
      60:	00010068 	andeq	r0, r1, r8, rrx
      64:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      68:	31663233 	cmncc	r6, r3, lsr r2
      6c:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
      70:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	74730000 	ldrbtvc	r0, [r3], #-0
      7c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      80:	5f783031 	svcpl	0x00783031
      84:	6f697067 	svcvs	0x00697067
      88:	0100682e 	tsteq	r0, lr, lsr #16
      8c:	74730000 	ldrbtvc	r0, [r3], #-0
      90:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      94:	5f783031 	svcpl	0x00783031
      98:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
      9c:	0100682e 	tsteq	r0, lr, lsr #16
      a0:	74730000 	ldrbtvc	r0, [r3], #-0
      a4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	5f783031 	svcpl	0x00783031
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
      b0:	00010068 	andeq	r0, r1, r8, rrx
      break; 
      
    default:
      break;
  }
}
      b4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	31663233 	cmncc	r6, r3, lsr r2
      bc:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffff894 <SCS_BASE+0x1fff1894>
      c0:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
      c4:	0100682e 	tsteq	r0, lr, lsr #16
      c8:	74730000 	ldrbtvc	r0, [r3], #-0
      cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      d0:	5f783031 	svcpl	0x00783031
      d4:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0x973
      d8:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
      dc:	00010068 	andeq	r0, r1, r8, rrx
      e0:	42535500 	subsmi	r5, r3, #0, 10
      e4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
      e8:	0000682e 	andeq	r6, r0, lr, lsr #16
      ec:	74730000 	ldrbtvc	r0, [r3], #-0
      f0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
      f4:	5f783031 	svcpl	0x00783031
      f8:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
      fc:	00010068 	andeq	r0, r1, r8, rrx
     100:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     104:	31663233 	cmncc	r6, r3, lsr r2
     108:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     10c:	2e676477 	mcrcs	4, 3, r6, cr7, cr7, {3}
     110:	00010068 	andeq	r0, r1, r8, rrx
     114:	62737500 	rsbsvs	r7, r3, #0, 10
     118:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     11c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     120:	00000002 	andeq	r0, r0, r2
     124:	a4020500 	strge	r0, [r2], #-1280	; 0x500
     128:	03080001 	movweq	r0, #32769	; 0x8001
     12c:	14010293 	strne	r0, [r1], #-659	; 0x293
     130:	01000602 	tsteq	r0, r2, lsl #12
     134:	02050001 	andeq	r0, r5, #1
     138:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
     13c:	01029803 	tsteq	r2, r3, lsl #16
     140:	08023316 	stmdaeq	r2, {r1, r2, r4, r8, r9, ip, sp}
     144:	00010100 	andeq	r0, r1, r0, lsl #2
     148:	01c40205 	biceq	r0, r4, r5, lsl #4
     14c:	a5030800 	strge	r0, [r3, #-2048]	; 0x800
     150:	4b130102 	blmi	4c0560 <__Stack_Size+0x4c0160>
     154:	01000602 	tsteq	r0, r2, lsl #12
     158:	02050001 	andeq	r0, r5, #1
     15c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
     160:	0102ab03 	tsteq	r2, r3, lsl #22
     164:	251b4324 	ldrcs	r4, [fp, #-804]	; 0x324
     168:	2f2f2f29 	svccs	0x002f2f29
     16c:	5d773330 	ldclpl	3, cr3, [r7, #-192]!	; 0xffffff40
     170:	0003026d 	andeq	r0, r3, sp, ror #4
     174:	05000101 	streq	r0, [r0, #-257]	; 0x101
     178:	00000002 	andeq	r0, r0, r2
     17c:	02cc0300 	sbceq	r0, ip, #0, 6
     180:	0a021301 	beq	84d8c <__Stack_Size+0x8498c>
     184:	00010100 	andeq	r0, r1, r0, lsl #2
     188:	00000205 	andeq	r0, r0, r5, lsl #4
     18c:	d1030000 	mrsle	r0, (UNDEF: 3)
     190:	2f130102 	svccs	0x00130102
     194:	03901c03 	orrseq	r1, r0, #768	; 0x300
     198:	1e035864 	cdpne	8, 0, cr5, cr3, cr4, {3}
     19c:	0006022e 	andeq	r0, r6, lr, lsr #4
     1a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     1a4:	00022802 	andeq	r2, r2, r2, lsl #16
     1a8:	039f0308 	orrseq	r0, pc, #8, 6	; 0x20000000
     1ac:	4b262001 	blmi	9881b8 <__Stack_Size+0x987db8>
     1b0:	01040200 	mrseq	r0, R12_usr
     1b4:	0402684b 	streq	r6, [r2], #-2123	; 0x84b
     1b8:	00010100 	andeq	r0, r1, r0, lsl #2
     1bc:	00000205 	andeq	r0, r0, r5, lsl #4
     1c0:	ab030000 	blge	c01c8 <__Stack_Size+0xbfdc8>
     1c4:	3a220103 	bcc	8805d8 <__Stack_Size+0x8801d8>
     1c8:	3d755923 	ldclcc	9, cr5, [r5, #-140]!	; 0xffffff74
     1cc:	2d3d5959 	ldccs	9, cr5, [sp, #-356]!	; 0xfffffe9c
     1d0:	01000202 	tsteq	r0, r2, lsl #4
     1d4:	02050001 	andeq	r0, r5, #1
     1d8:	08000250 	stmdaeq	r0, {r4, r6, r9}
     1dc:	0103b703 	tsteq	r3, r3, lsl #14
     1e0:	01040200 	mrseq	r0, R12_usr
     1e4:	04020030 	streq	r0, [r2], #-48	; 0x30
     1e8:	023e3e03 	eorseq	r3, lr, #3, 28	; 0x30
     1ec:	01010001 	tsteq	r1, r1
     1f0:	62020500 	andvs	r0, r2, #0, 10
     1f4:	03080002 	movweq	r0, #32770	; 0x8002
     1f8:	200103c0 	andcs	r0, r1, r0, asr #7
     1fc:	2c4d4b23 	mcrrcs	11, 2, r4, sp, cr3
     200:	214b2f3e 	cmpcs	fp, lr, lsr pc
     204:	0002022d 	andeq	r0, r2, sp, lsr #4
     208:	05000101 	streq	r0, [r0, #-257]	; 0x101
     20c:	00029602 	andeq	r9, r2, r2, lsl #12
     210:	03cd0308 	biceq	r0, sp, #8, 6	; 0x20000000
     214:	3d212001 	stccc	0, cr2, [r1, #-4]!
     218:	02022d21 	andeq	r2, r2, #2112	; 0x840
     21c:	00010100 	andeq	r0, r1, r0, lsl #2
     220:	02aa0205 	adceq	r0, sl, #1342177280	; 0x50000000
     224:	d3030800 	movwle	r0, #14336	; 0x3800
     228:	21200103 	teqcs	r0, r3, lsl #2
     22c:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     230:	01010002 	tsteq	r1, r2
     234:	00020500 	andeq	r0, r2, r0, lsl #10
     238:	03000000 	movweq	r0, #0
     23c:	220103da 	andcs	r0, r1, #1744830467	; 0x68000003
     240:	7559233a 	ldrbvc	r2, [r9, #-826]	; 0x33a
     244:	3d59593d 	ldclcc	9, cr5, [r9, #-244]	; 0xffffff0c
     248:	0002022d 	andeq	r0, r2, sp, lsr #4
     24c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     250:	0002be02 	andeq	fp, r2, r2, lsl #28
     254:	03e70308 	mvneq	r0, #8, 6	; 0x20000000
     258:	04020001 	streq	r0, [r2], #-1
     25c:	02003001 	andeq	r3, r0, #1
     260:	3e3e0304 	cdpcc	3, 3, cr0, cr14, cr4, {0}
     264:	01000102 	tsteq	r0, r2, lsl #2
     268:	02050001 	andeq	r0, r5, #1
     26c:	00000000 	andeq	r0, r0, r0
     270:	0103f003 	tsteq	r3, r3
     274:	4d4b2320 	stclmi	3, cr2, [fp, #-128]	; 0xffffff80
     278:	4b2f3e2c 	blmi	bcfb30 <__Stack_Size+0xbcf730>
     27c:	02022d21 	andeq	r2, r2, #2112	; 0x840
     280:	00010100 	andeq	r0, r1, r0, lsl #2
     284:	00000205 	andeq	r0, r0, r5, lsl #4
     288:	fd030000 	stc2	0, cr0, [r3, #-0]
     28c:	21200103 	teqcs	r0, r3, lsl #2
     290:	022d213d 	eoreq	r2, sp, #1073741839	; 0x4000000f
     294:	01010002 	tsteq	r1, r2
     298:	00020500 	andeq	r0, r2, r0, lsl #10
     29c:	03000000 	movweq	r0, #0
     2a0:	20010483 	andcs	r0, r1, r3, lsl #9
     2a4:	2d213d21 	stccs	13, cr3, [r1, #-132]!	; 0xffffff7c
     2a8:	01000202 	tsteq	r0, r2, lsl #4
     2ac:	02050001 	andeq	r0, r5, #1
     2b0:	00000000 	andeq	r0, r0, r0
     2b4:	01048a03 	tsteq	r4, r3, lsl #20
     2b8:	06029f13 			; <UNDEFINED> instruction: 0x06029f13
     2bc:	00010100 	andeq	r0, r1, r0, lsl #2
     2c0:	02d00205 	sbcseq	r0, r0, #1342177280	; 0x50000000
     2c4:	96030800 	strls	r0, [r3], -r0, lsl #16
     2c8:	22200104 	eorcs	r0, r0, #4, 2
     2cc:	0402003e 	streq	r0, [r2], #-62	; 0x3e
     2d0:	4c3f3001 	ldcmi	0, cr3, [pc], #-4	; 2d4 <_Minimum_Stack_Size+0x1d4>
     2d4:	05022d21 	streq	r2, [r2, #-3361]	; 0xd21
     2d8:	00010100 	andeq	r0, r1, r0, lsl #2
     2dc:	02fc0205 	rscseq	r0, ip, #1342177280	; 0x50000000
     2e0:	e7030800 	str	r0, [r3, -r0, lsl #16]
     2e4:	77310107 	ldrvc	r0, [r1, -r7, lsl #2]!
     2e8:	0022211f 	eoreq	r2, r2, pc, lsl r1
     2ec:	06010402 	streq	r0, [r1], -r2, lsl #8
     2f0:	0402002e 	streq	r0, [r2], #-46	; 0x2e
     2f4:	063c3c04 	ldrteq	r3, [ip], -r4, lsl #24
     2f8:	01022122 	tsteq	r2, r2, lsr #2
     2fc:	00010100 	andeq	r0, r1, r0, lsl #2
     300:	032a0205 	teqeq	sl, #1342177280	; 0x50000000
     304:	f5030800 			; <UNDEFINED> instruction: 0xf5030800
     308:	595c0107 	ldmdbpl	ip, {r0, r1, r2, r8}^
     30c:	02040200 	andeq	r0, r4, #0, 4
     310:	02024239 	andeq	r4, r2, #-1879048189	; 0x90000003
     314:	00010100 	andeq	r0, r1, r0, lsl #2
     318:	03500205 	cmpeq	r0, #1342177280	; 0x50000000
     31c:	bc030800 	stclt	8, cr0, [r3], {-0}
     320:	3f4d0108 	svccc	0x004d0108
     324:	312f2f3d 	teqcc	pc, sp, lsr pc	; <UNPREDICTABLE>
     328:	3025291e 	eorcc	r2, r5, lr, lsl r9
     32c:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!	; 0xffffff78
     330:	3d303f6a 	ldccc	15, cr3, [r0, #-424]!	; 0xfffffe58
     334:	31694d3e 	cmncc	r9, lr, lsr sp
     338:	4d3e3d31 	ldcmi	13, cr3, [lr, #-196]!	; 0xffffff3c
     33c:	08024c6a 	stmdaeq	r2, {r1, r3, r5, r6, sl, fp, lr}
     340:	00010100 	andeq	r0, r1, r0, lsl #2
     344:	04080205 	streq	r0, [r8], #-517	; 0x205
     348:	a9030800 	stmdbge	r3, {fp}
     34c:	1b330104 	blne	cc0764 <__Stack_Size+0xcc0364>
     350:	03040200 	movweq	r0, #16896	; 0x4200
     354:	04020026 	streq	r0, [r2], #-38	; 0x26
     358:	03393b03 	teqeq	r9, #3072	; 0xc00
     35c:	2c22200a 	stccs	0, cr2, [r2], #-40	; 0xffffffd8
     360:	251b4b2f 	ldrcs	r4, [fp, #-2863]	; 0xb2f
     364:	01040200 	mrseq	r0, R12_usr
     368:	03200d03 	teqeq	r0, #3, 26	; 0xc0
     36c:	4b496617 	blmi	1259bd0 <__Stack_Size+0x12597d0>
     370:	00331b33 	eorseq	r1, r3, r3, lsr fp
     374:	30030402 	andcc	r0, r3, r2, lsl #8
     378:	03040200 	movweq	r0, #16896	; 0x4200
     37c:	02005157 	andeq	r5, r0, #-1073741803	; 0xc0000015
     380:	58060104 	stmdapl	r6, {r2, r8}
     384:	02040200 	andeq	r0, r4, #0, 4
     388:	035b063c 	cmpeq	fp, #60, 12	; 0x3c00000
     38c:	7803820c 	stmdavc	r3, {r2, r3, r9, pc}
     390:	3e2f3620 	cfmadda32cc	mvax1, mvax3, mvfx15, mvfx0
     394:	03201d03 	teqeq	r0, #3, 26	; 0xc0
     398:	03212e63 	teqeq	r1, #1584	; 0x630
     39c:	4e303c15 	mrcmi	12, 1, r3, cr0, cr5, {0}
     3a0:	2b1b3332 	blcs	6cd070 <__Stack_Size+0x6ccc70>
     3a4:	02002531 	andeq	r2, r0, #205520896	; 0xc400000
     3a8:	00340104 	eorseq	r0, r4, r4, lsl #2
     3ac:	06030402 	streq	r0, [r3], -r2, lsl #8
     3b0:	004d063c 	subeq	r0, sp, ip, lsr r6
     3b4:	92020402 	andls	r0, r2, #33554432	; 0x2000000
     3b8:	02040200 	andeq	r0, r4, #0, 4
     3bc:	04020067 	streq	r0, [r2], #-103	; 0x67
     3c0:	02001f02 	andeq	r1, r0, #2, 30
     3c4:	002f0204 	eoreq	r0, pc, r4, lsl #4
     3c8:	03020402 	movweq	r0, #9218	; 0x2402
     3cc:	02002e7a 	andeq	r2, r0, #1952	; 0x7a0
     3d0:	00340204 	eorseq	r0, r4, r4, lsl #4
     3d4:	3d020402 	cfstrscc	mvf0, [r2, #-8]
     3d8:	4c4a0a03 	mcrrmi	10, 0, r0, sl, cr3
     3dc:	213d232f 	teqcs	sp, pc, lsr #6
     3e0:	422f212d 	eormi	r2, pc, #1073741835	; 0x4000000b
     3e4:	304b4b4b 	subcc	r4, fp, fp, asr #22
     3e8:	7ccd033a 	stclvc	3, cr0, [sp], {58}	; 0x3a
     3ec:	03b5032e 			; <UNDEFINED> instruction: 0x03b5032e
     3f0:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
     3f4:	03587703 	cmpeq	r8, #786432	; 0xc0000
     3f8:	50214a09 	eorpl	r4, r1, r9, lsl #20
     3fc:	02003f2f 	andeq	r3, r0, #47, 30	; 0xbc
     400:	58060104 	stmdapl	r6, {r2, r8}
     404:	3e314b06 	vaddcc.f64	d4, d1, d6
     408:	660c034d 	strvs	r0, [ip], -sp, asr #6
     40c:	3d323624 	ldccc	6, cr3, [r2, #-144]!	; 0xffffff70
     410:	863e6a30 			; <UNDEFINED> instruction: 0x863e6a30
     414:	0402003d 	streq	r0, [r2], #-61	; 0x3d
     418:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     41c:	2f863d3e 	svccs	0x00863d3e
     420:	01040200 	mrseq	r0, R12_usr
     424:	02006606 	andeq	r6, r0, #6291456	; 0x600000
     428:	59060104 	stmdbpl	r6, {r2, r8}
     42c:	30740903 	rsbscc	r0, r4, r3, lsl #18
     430:	207cc803 	rsbscs	ip, ip, r3, lsl #16
     434:	2e03b803 	cdpcs	8, 0, cr11, cr3, cr3, {0}
     438:	47235080 	strmi	r5, [r3, -r0, lsl #1]!
     43c:	324b3d30 	subcc	r3, fp, #48, 26	; 0xc00
     440:	0402005e 	streq	r0, [r2], #-94	; 0x5e
     444:	00580601 	subseq	r0, r8, r1, lsl #12
     448:	3c020402 	cfstrscc	mvf0, [r2], {2}
     44c:	3d1f3f06 	ldccc	15, cr3, [pc, #-24]	; 43c <__Stack_Size+0x3c>
     450:	4b224b21 	blmi	8930dc <__Stack_Size+0x892cdc>
     454:	01040200 	mrseq	r0, R12_usr
     458:	59062e06 	stmdbpl	r6, {r1, r2, r9, sl, fp, sp}
     45c:	01040200 	mrseq	r0, R12_usr
     460:	04020067 	streq	r0, [r2], #-103	; 0x67
     464:	34026402 	strcc	r6, [r2], #-1026	; 0x402
     468:	212d2116 	teqcs	sp, r6, lsl r1
     46c:	9f686732 	svcls	0x00686732
     470:	4e31675e 	mrcmi	7, 1, r6, cr1, cr14, {2}
     474:	01040200 	mrseq	r0, R12_usr
     478:	4b062e06 	blmi	18bc98 <__Stack_Size+0x18b898>
     47c:	0402003f 	streq	r0, [r2], #-63	; 0x3f
     480:	02003003 	andeq	r3, r0, #3
     484:	3f2d0304 	svccc	0x002d0304
     488:	01001302 	tsteq	r0, r2, lsl #6
     48c:	02050001 	andeq	r0, r5, #1
     490:	08000804 	stmdaeq	r0, {r2, fp}
     494:	0109a103 	tsteq	r9, r3, lsl #2
     498:	3e4d3122 	dvfccep	f3, f5, f2
     49c:	2803301e 	stmdacs	r3, {r1, r2, r3, r4, ip, sp}
     4a0:	58130320 	ldmdapl	r3, {r5, r8, r9}
     4a4:	032e7803 	teqeq	lr, #196608	; 0x30000
     4a8:	3f3f4a50 	svccc	0x003f4a50
     4ac:	694d3f3f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}^
     4b0:	01040200 	mrseq	r0, R12_usr
     4b4:	003e5c3f 	eorseq	r5, lr, pc, lsr ip
     4b8:	3e010402 	cdpcc	4, 0, cr0, cr1, cr2, {0}
     4bc:	01000902 	tsteq	r0, r2, lsl #18
     4c0:	02050001 	andeq	r0, r5, #1
     4c4:	08000890 	stmdaeq	r0, {r4, r7, fp}
     4c8:	0109f203 	tsteq	r9, r3, lsl #4
     4cc:	262e0b03 	strtcs	r0, [lr], -r3, lsl #22
     4d0:	2e78031f 	mrccs	3, 3, r0, cr8, cr15, {0}
     4d4:	2c212121 	stfcss	f2, [r1], #-132	; 0xffffff7c
     4d8:	32312c2f 	eorscc	r2, r1, #12032	; 0x2f00
     4dc:	342f3a22 	strtcc	r3, [pc], #-2594	; 4e4 <__Stack_Size+0xe4>
     4e0:	2f393429 	svccs	0x00393429
     4e4:	2c342f2f 	ldccs	15, cr2, [r4], #-188	; 0xffffff44
     4e8:	2f2f1e30 	svccs	0x002f1e30
     4ec:	03393131 	teqeq	r9, #1073741836	; 0x4000000c
     4f0:	74032e0d 	strvc	r2, [r3], #-3597	; 0xe0d
     4f4:	032f2f20 	teqeq	pc, #32, 30	; 0x80
     4f8:	74032e19 	strvc	r2, [r3], #-3609	; 0xe19
     4fc:	7a033f2e 	bvc	d01bc <__Stack_Size+0xcfdbc>
     500:	2f2f2f20 	svccs	0x002f2f20
     504:	7a033f34 	bvc	d01dc <__Stack_Size+0xcfddc>
     508:	2f2f2f2e 	svccs	0x002f2f2e
     50c:	2d2c2232 	sfmcs	f2, 4, [ip, #-200]!	; 0xffffff38
     510:	03302f30 	teqeq	r0, #48, 30	; 0xc0
     514:	4f4b4a14 	svcmi	0x004b4a14
     518:	000b024d 	andeq	r0, fp, sp, asr #4
     51c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     520:	00099802 	andeq	r9, r9, r2, lsl #16
     524:	0ad70308 	beq	ff5c114c <SCS_BASE+0x1f5b314c>
     528:	200b0301 	andcs	r0, fp, r1, lsl #6
     52c:	7903355d 	stmdbvc	r3, {r0, r2, r3, r4, r6, r8, sl, ip, sp}
     530:	241f3320 	ldrcs	r3, [pc], #-800	; 538 <__Stack_Size+0x138>
     534:	2f2f2f1c 	svccs	0x002f2f1c
     538:	1c24312f 	stfnes	f3, [r4], #-188	; 0xffffff44
     53c:	2f2f2f2f 	svccs	0x002f2f2f
     540:	2f1c2431 	svccs	0x001c2431
     544:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
     548:	2f2f1c24 	svccs	0x002f1c24
     54c:	02302f2f 	eorseq	r2, r0, #47, 30	; 0xbc
     550:	01010002 	tsteq	r1, r2
     554:	14020500 	strne	r0, [r2], #-1280	; 0x500
     558:	0308000a 	movweq	r0, #32778	; 0x800a
     55c:	220101b0 	andcs	r0, r1, #176, 2	; 0x2c
     560:	31303131 	teqcc	r0, r1, lsr r1
     564:	3e4c3e4d 	cdpcc	14, 4, cr3, cr12, cr13, {2}
     568:	593c0c03 	ldmdbpl	ip!, {r0, r1, sl, fp}
     56c:	31211f4b 	teqcc	r1, fp, asr #30
     570:	44673f31 	strbtmi	r3, [r7], #-3889	; 0xf31
     574:	4e251b25 	vmulmi.f64	d1, d5, d21
     578:	0402002f 	streq	r0, [r2], #-47	; 0x2f
     57c:	02001b01 	andeq	r1, r0, #1024	; 0x400
     580:	66060204 	strvs	r0, [r6], -r4, lsl #4
     584:	2e120306 	cdpcs	3, 1, cr0, cr2, cr6, {0}
     588:	443d3d22 	ldrtmi	r3, [sp], #-3362	; 0xd22
     58c:	213d1f21 	teqcs	sp, r1, lsr #30
     590:	00222421 	eoreq	r2, r2, r1, lsr #8
     594:	03010402 	movweq	r0, #5122	; 0x1402
     598:	3e4c2e5e 	mcrcc	14, 2, r2, cr12, cr14, {2}
     59c:	01001b02 	tsteq	r0, r2, lsl #22
     5a0:	0004e001 	andeq	lr, r4, r1
     5a4:	7c000200 	sfmvc	f0, 4, [r0], {-0}
     5a8:	02000000 	andeq	r0, r0, #0
     5ac:	0d0efb01 	vstreq	d15, [lr, #-4]
     5b0:	01010100 	mrseq	r0, (UNDEF: 17)
     5b4:	00000001 	andeq	r0, r0, r1
     5b8:	01000001 	tsteq	r0, r1
     5bc:	2f62696c 	svccs	0x0062696c
     5c0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     5c4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     5c8:	31663233 	cmncc	r6, r3, lsr r2
     5cc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     5d0:	00632e74 	rsbeq	r2, r3, r4, ror lr
     5d4:	73000000 	movwvc	r0, #0
     5d8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     5dc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5e0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     5e4:	00682e65 	rsbeq	r2, r8, r5, ror #28
     5e8:	73000001 	movwvc	r0, #1
     5ec:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     5f0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     5f4:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     5f8:	0100682e 	tsteq	r0, lr, lsr #16
     5fc:	74730000 	ldrbtvc	r0, [r3], #-0
     600:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     604:	5f783031 	svcpl	0x00783031
     608:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
     60c:	00010068 	andeq	r0, r1, r8, rrx
     610:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     614:	31663233 	cmncc	r6, r3, lsr r2
     618:	755f7830 	ldrbvc	r7, [pc, #-2096]	; fffffdf0 <SCS_BASE+0x1fff1df0>
     61c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
     620:	0100682e 	tsteq	r0, lr, lsr #16
     624:	00000000 	andeq	r0, r0, r0
     628:	0b100205 	bleq	400e44 <__Stack_Size+0x400a44>
     62c:	29030800 	stmdbcs	r3, {fp}
     630:	00010201 	andeq	r0, r1, r1, lsl #4
     634:	05000101 	streq	r0, [r0, #-257]	; 0x101
     638:	000b1202 	andeq	r1, fp, r2, lsl #4
     63c:	01350308 	teqeq	r5, r8, lsl #6
     640:	01000102 	tsteq	r0, r2, lsl #2
     644:	02050001 	andeq	r0, r5, #1
     648:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     64c:	0100c403 	tsteq	r0, r3, lsl #8
     650:	01000102 	tsteq	r0, r2, lsl #2
     654:	02050001 	andeq	r0, r5, #1
     658:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     65c:	0100d103 	tsteq	r0, r3, lsl #2
     660:	01000102 	tsteq	r0, r2, lsl #2
     664:	02050001 	andeq	r0, r5, #1
     668:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     66c:	0100de03 	tsteq	r0, r3, lsl #28
     670:	01000102 	tsteq	r0, r2, lsl #2
     674:	02050001 	andeq	r0, r5, #1
     678:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     67c:	0100eb03 	tsteq	r0, r3, lsl #22
     680:	01000102 	tsteq	r0, r2, lsl #2
     684:	02050001 	andeq	r0, r5, #1
     688:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     68c:	0100f603 	tsteq	r0, r3, lsl #12
     690:	01000102 	tsteq	r0, r2, lsl #2
     694:	02050001 	andeq	r0, r5, #1
     698:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     69c:	01018103 	tsteq	r1, r3, lsl #2
     6a0:	01000102 	tsteq	r0, r2, lsl #2
     6a4:	02050001 	andeq	r0, r5, #1
     6a8:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     6ac:	01018c03 	tsteq	r1, r3, lsl #24
     6b0:	07023e17 	smladeq	r2, r7, lr, r3
     6b4:	00010100 	andeq	r0, r1, r0, lsl #2
     6b8:	0b340205 	bleq	d00ed4 <__Stack_Size+0xd00ad4>
     6bc:	9f030800 	svcls	0x00030800
     6c0:	01020101 	tsteq	r2, r1, lsl #2
     6c4:	00010100 	andeq	r0, r1, r0, lsl #2
     6c8:	0b360205 	bleq	d80ee4 <__Stack_Size+0xd80ae4>
     6cc:	aa030800 	bge	c26d4 <__Stack_Size+0xc22d4>
     6d0:	01020101 	tsteq	r2, r1, lsl #2
     6d4:	00010100 	andeq	r0, r1, r0, lsl #2
     6d8:	0b380205 	bleq	e00ef4 <__Stack_Size+0xe00af4>
     6dc:	b5030800 	strlt	r0, [r3, #-2048]	; 0x800
     6e0:	01020101 	tsteq	r2, r1, lsl #2
     6e4:	00010100 	andeq	r0, r1, r0, lsl #2
     6e8:	0b3a0205 	bleq	e80f04 <__Stack_Size+0xe80b04>
     6ec:	c0030800 	andgt	r0, r3, r0, lsl #16
     6f0:	01020101 	tsteq	r2, r1, lsl #2
     6f4:	00010100 	andeq	r0, r1, r0, lsl #2
     6f8:	0b3c0205 	bleq	f00f14 <__Stack_Size+0xf00b14>
     6fc:	cb030800 	blgt	c2704 <__Stack_Size+0xc2304>
     700:	01020101 	tsteq	r2, r1, lsl #2
     704:	00010100 	andeq	r0, r1, r0, lsl #2
     708:	0b3e0205 	bleq	f80f24 <__Stack_Size+0xf80b24>
     70c:	d6030800 	strle	r0, [r3], -r0, lsl #16
     710:	01020101 	tsteq	r2, r1, lsl #2
     714:	00010100 	andeq	r0, r1, r0, lsl #2
     718:	0b400205 	bleq	1000f34 <__Stack_Size+0x1000b34>
     71c:	e1030800 	tst	r3, r0, lsl #16
     720:	01020101 	tsteq	r2, r1, lsl #2
     724:	00010100 	andeq	r0, r1, r0, lsl #2
     728:	0b420205 	bleq	1080f44 <__Stack_Size+0x1080b44>
     72c:	ec030800 	stc	8, cr0, [r3], {-0}
     730:	01020101 	tsteq	r2, r1, lsl #2
     734:	00010100 	andeq	r0, r1, r0, lsl #2
     738:	0b440205 	bleq	1100f54 <__Stack_Size+0x1100b54>
     73c:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
     740:	01020101 	tsteq	r2, r1, lsl #2
     744:	00010100 	andeq	r0, r1, r0, lsl #2
     748:	0b460205 	bleq	1180f64 <__Stack_Size+0x1180b64>
     74c:	82030800 	andhi	r0, r3, #0, 16
     750:	01020102 	tsteq	r2, r2, lsl #2
     754:	00010100 	andeq	r0, r1, r0, lsl #2
     758:	0b480205 	bleq	1200f74 <__Stack_Size+0x1200b74>
     75c:	8d030800 	stchi	8, cr0, [r3, #-0]
     760:	01020102 	tsteq	r2, r2, lsl #2
     764:	00010100 	andeq	r0, r1, r0, lsl #2
     768:	00000205 	andeq	r0, r0, r5, lsl #4
     76c:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
     770:	01020102 	tsteq	r2, r2, lsl #2
     774:	00010100 	andeq	r0, r1, r0, lsl #2
     778:	00000205 	andeq	r0, r0, r5, lsl #4
     77c:	a3030000 	movwge	r0, #12288	; 0x3000
     780:	01020102 	tsteq	r2, r2, lsl #2
     784:	00010100 	andeq	r0, r1, r0, lsl #2
     788:	00000205 	andeq	r0, r0, r5, lsl #4
     78c:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
     790:	01020102 	tsteq	r2, r2, lsl #2
     794:	00010100 	andeq	r0, r1, r0, lsl #2
     798:	00000205 	andeq	r0, r0, r5, lsl #4
     79c:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
     7a0:	01020102 	tsteq	r2, r2, lsl #2
     7a4:	00010100 	andeq	r0, r1, r0, lsl #2
     7a8:	00000205 	andeq	r0, r0, r5, lsl #4
     7ac:	c4030000 	strgt	r0, [r3], #-0
     7b0:	01020102 	tsteq	r2, r2, lsl #2
     7b4:	00010100 	andeq	r0, r1, r0, lsl #2
     7b8:	00000205 	andeq	r0, r0, r5, lsl #4
     7bc:	cf030000 	svcgt	0x00030000
     7c0:	01020102 	tsteq	r2, r2, lsl #2
     7c4:	00010100 	andeq	r0, r1, r0, lsl #2
     7c8:	00000205 	andeq	r0, r0, r5, lsl #4
     7cc:	da030000 	ble	c07d4 <__Stack_Size+0xc03d4>
     7d0:	01020102 	tsteq	r2, r2, lsl #2
     7d4:	00010100 	andeq	r0, r1, r0, lsl #2
     7d8:	0b4a0205 	bleq	1280ff4 <__Stack_Size+0x1280bf4>
     7dc:	e5030800 	str	r0, [r3, #-2048]	; 0x800
     7e0:	01020102 	tsteq	r2, r2, lsl #2
     7e4:	00010100 	andeq	r0, r1, r0, lsl #2
     7e8:	0b4c0205 	bleq	1301004 <__Stack_Size+0x1300c04>
     7ec:	f1030800 			; <UNDEFINED> instruction: 0xf1030800
     7f0:	01020102 	tsteq	r2, r2, lsl #2
     7f4:	00010100 	andeq	r0, r1, r0, lsl #2
     7f8:	0b4e0205 	bleq	1381014 <__Stack_Size+0x1380c14>
     7fc:	fd030800 	stc2	8, cr0, [r3, #-0]
     800:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
     804:	01010002 	tsteq	r1, r2
     808:	52020500 	andpl	r0, r2, #0, 10
     80c:	0308000b 	movweq	r0, #32779	; 0x800b
     810:	02010389 	andeq	r0, r1, #603979778	; 0x24000002
     814:	01010001 	tsteq	r1, r1
     818:	54020500 	strpl	r0, [r2], #-1280	; 0x500
     81c:	0308000b 	movweq	r0, #32779	; 0x800b
     820:	02010394 	andeq	r0, r1, #148, 6	; 0x50000002
     824:	01010001 	tsteq	r1, r1
     828:	56020500 	strpl	r0, [r2], -r0, lsl #10
     82c:	0308000b 	movweq	r0, #32779	; 0x800b
     830:	0201039f 	andeq	r0, r1, #2080374786	; 0x7c000002
     834:	01010001 	tsteq	r1, r1
     838:	58020500 	stmdapl	r2, {r8, sl}
     83c:	0308000b 	movweq	r0, #32779	; 0x800b
     840:	020103aa 	andeq	r0, r1, #-1476395006	; 0xa8000002
     844:	01010001 	tsteq	r1, r1
     848:	5a020500 	bpl	81c50 <__Stack_Size+0x81850>
     84c:	0308000b 	movweq	r0, #32779	; 0x800b
     850:	020103b6 	andeq	r0, r1, #-671088638	; 0xd8000002
     854:	01010001 	tsteq	r1, r1
     858:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
     85c:	0308000b 	movweq	r0, #32779	; 0x800b
     860:	020103c2 	andeq	r0, r1, #134217731	; 0x8000003
     864:	01010001 	tsteq	r1, r1
     868:	5e020500 	cfsh32pl	mvfx0, mvfx2, #0
     86c:	0308000b 	movweq	r0, #32779	; 0x800b
     870:	020103cd 	andeq	r0, r1, #872415235	; 0x34000003
     874:	01010001 	tsteq	r1, r1
     878:	60020500 	andvs	r0, r2, r0, lsl #10
     87c:	0308000b 	movweq	r0, #32779	; 0x800b
     880:	010103dc 	ldrdeq	r0, [r1, -ip]
     884:	022c5e23 	eoreq	r5, ip, #560	; 0x230
     888:	01010002 	tsteq	r1, r2
     88c:	74020500 	strvc	r0, [r2], #-1280	; 0x500
     890:	0308000b 	movweq	r0, #32779	; 0x800b
     894:	020103ef 	andeq	r0, r1, #-1140850685	; 0xbc000003
     898:	01010001 	tsteq	r1, r1
     89c:	76020500 	strvc	r0, [r2], -r0, lsl #10
     8a0:	0308000b 	movweq	r0, #32779	; 0x800b
     8a4:	020103fa 	andeq	r0, r1, #-402653181	; 0xe8000003
     8a8:	01010001 	tsteq	r1, r1
     8ac:	78020500 	stmdavc	r2, {r8, sl}
     8b0:	0308000b 	movweq	r0, #32779	; 0x800b
     8b4:	02010485 	andeq	r0, r1, #-2063597568	; 0x85000000
     8b8:	01010001 	tsteq	r1, r1
     8bc:	7a020500 	bvc	81cc4 <__Stack_Size+0x818c4>
     8c0:	0308000b 	movweq	r0, #32779	; 0x800b
     8c4:	02010490 	andeq	r0, r1, #144, 8	; 0x90000000
     8c8:	01010001 	tsteq	r1, r1
     8cc:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
     8d0:	0308000b 	movweq	r0, #32779	; 0x800b
     8d4:	0201049b 	andeq	r0, r1, #-1694498816	; 0x9b000000
     8d8:	01010001 	tsteq	r1, r1
     8dc:	7e020500 	cfsh32vc	mvfx0, mvfx2, #0
     8e0:	0308000b 	movweq	r0, #32779	; 0x800b
     8e4:	020104a6 	andeq	r0, r1, #-1509949440	; 0xa6000000
     8e8:	01010001 	tsteq	r1, r1
     8ec:	80020500 	andhi	r0, r2, r0, lsl #10
     8f0:	0308000b 	movweq	r0, #32779	; 0x800b
     8f4:	020104b1 	andeq	r0, r1, #-1325400064	; 0xb1000000
     8f8:	01010001 	tsteq	r1, r1
     8fc:	82020500 	andhi	r0, r2, #0, 10
     900:	0308000b 	movweq	r0, #32779	; 0x800b
     904:	020104bc 	andeq	r0, r1, #188, 8	; 0xbc000000
     908:	01010001 	tsteq	r1, r1
     90c:	84020500 	strhi	r0, [r2], #-1280	; 0x500
     910:	0308000b 	movweq	r0, #32779	; 0x800b
     914:	010104cd 	smlabteq	r1, sp, r4, r0
     918:	13026721 	movwne	r6, #10017	; 0x2721
     91c:	00010100 	andeq	r0, r1, r0, lsl #2
     920:	0bb80205 	bleq	fee0113c <SCS_BASE+0x1edf313c>
     924:	dd030800 	stcle	8, cr0, [r3, #-0]
     928:	03180104 	tsteq	r8, #4, 2
     92c:	d726207a 			; <UNDEFINED> instruction: 0xd726207a
     930:	01000e02 	tsteq	r0, r2, lsl #28
     934:	02050001 	andeq	r0, r5, #1
     938:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
     93c:	0104f303 	tsteq	r4, r3, lsl #6
     940:	01000102 	tsteq	r0, r2, lsl #2
     944:	02050001 	andeq	r0, r5, #1
     948:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
     94c:	0104ff03 	tsteq	r4, r3, lsl #30
     950:	01000102 	tsteq	r0, r2, lsl #2
     954:	02050001 	andeq	r0, r5, #1
     958:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
     95c:	01058a03 	tsteq	r5, r3, lsl #20
     960:	01000102 	tsteq	r0, r2, lsl #2
     964:	02050001 	andeq	r0, r5, #1
     968:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
     96c:	01059503 	tsteq	r5, r3, lsl #10
     970:	01000102 	tsteq	r0, r2, lsl #2
     974:	02050001 	andeq	r0, r5, #1
     978:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
     97c:	0105a003 	tsteq	r5, r3
     980:	01000102 	tsteq	r0, r2, lsl #2
     984:	02050001 	andeq	r0, r5, #1
     988:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
     98c:	0105ac03 	tsteq	r5, r3, lsl #24
     990:	01000102 	tsteq	r0, r2, lsl #2
     994:	02050001 	andeq	r0, r5, #1
     998:	08000c00 	stmdaeq	r0, {sl, fp}
     99c:	0105b803 	tsteq	r5, r3, lsl #16
     9a0:	01000102 	tsteq	r0, r2, lsl #2
     9a4:	02050001 	andeq	r0, r5, #1
     9a8:	08000c02 	stmdaeq	r0, {r1, sl, fp}
     9ac:	0105c303 	tsteq	r5, r3, lsl #6
     9b0:	01000102 	tsteq	r0, r2, lsl #2
     9b4:	02050001 	andeq	r0, r5, #1
     9b8:	08000c04 	stmdaeq	r0, {r2, sl, fp}
     9bc:	0105ce03 	tsteq	r5, r3, lsl #28
     9c0:	01000102 	tsteq	r0, r2, lsl #2
     9c4:	02050001 	andeq	r0, r5, #1
     9c8:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
     9cc:	0105d903 	tsteq	r5, r3, lsl #18
     9d0:	01000102 	tsteq	r0, r2, lsl #2
     9d4:	02050001 	andeq	r0, r5, #1
     9d8:	08000c08 	stmdaeq	r0, {r3, sl, fp}
     9dc:	0105e403 	tsteq	r5, r3, lsl #8
     9e0:	01000102 	tsteq	r0, r2, lsl #2
     9e4:	02050001 	andeq	r0, r5, #1
     9e8:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
     9ec:	0105ef03 	tsteq	r5, r3, lsl #30
     9f0:	01000102 	tsteq	r0, r2, lsl #2
     9f4:	02050001 	andeq	r0, r5, #1
     9f8:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
     9fc:	0105fa03 	tsteq	r5, r3, lsl #20
     a00:	01000102 	tsteq	r0, r2, lsl #2
     a04:	02050001 	andeq	r0, r5, #1
     a08:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
     a0c:	01068503 	tsteq	r6, r3, lsl #10
     a10:	01000102 	tsteq	r0, r2, lsl #2
     a14:	02050001 	andeq	r0, r5, #1
     a18:	08000c10 	stmdaeq	r0, {r4, sl, fp}
     a1c:	01069003 	tsteq	r6, r3
     a20:	01000102 	tsteq	r0, r2, lsl #2
     a24:	02050001 	andeq	r0, r5, #1
     a28:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
     a2c:	01069b03 	tsteq	r6, r3, lsl #22
     a30:	01000102 	tsteq	r0, r2, lsl #2
     a34:	02050001 	andeq	r0, r5, #1
     a38:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
     a3c:	0106a603 	tsteq	r6, r3, lsl #12
     a40:	01000102 	tsteq	r0, r2, lsl #2
     a44:	02050001 	andeq	r0, r5, #1
     a48:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
     a4c:	0106b103 	tsteq	r6, r3, lsl #2
     a50:	01000102 	tsteq	r0, r2, lsl #2
     a54:	02050001 	andeq	r0, r5, #1
     a58:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
     a5c:	0106bc03 	tsteq	r6, r3, lsl #24
     a60:	01000102 	tsteq	r0, r2, lsl #2
     a64:	02050001 	andeq	r0, r5, #1
     a68:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
     a6c:	0106c703 	tsteq	r6, r3, lsl #14
     a70:	01000102 	tsteq	r0, r2, lsl #2
     a74:	02050001 	andeq	r0, r5, #1
     a78:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
     a7c:	0106d303 	tsteq	r6, r3, lsl #6
     a80:	01000102 	tsteq	r0, r2, lsl #2
     a84:	00004301 	andeq	r4, r0, r1, lsl #6
     a88:	3d000200 	sfmcc	f0, 4, [r0, #-0]
     a8c:	02000000 	andeq	r0, r0, #0
     a90:	0d0efb01 	vstreq	d15, [lr, #-4]
     a94:	01010100 	mrseq	r0, (UNDEF: 17)
     a98:	00000001 	andeq	r0, r0, r1
     a9c:	01000001 	tsteq	r0, r1
     aa0:	2f62696c 	svccs	0x0062696c
     aa4:	00636e69 	rsbeq	r6, r3, r9, ror #28
     aa8:	62737500 	rsbsvs	r7, r3, #0, 10
     aac:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     ab0:	00632e63 	rsbeq	r2, r3, r3, ror #28
     ab4:	73000000 	movwvc	r0, #0
     ab8:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     abc:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ac0:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     ac4:	00682e65 	rsbeq	r2, r8, r5, ror #28
     ac8:	00000001 	andeq	r0, r0, r1
     acc:	00000161 	andeq	r0, r0, r1, ror #2
     ad0:	008c0002 	addeq	r0, ip, r2
     ad4:	01020000 	mrseq	r0, (UNDEF: 2)
     ad8:	000d0efb 	strdeq	r0, [sp], -fp
     adc:	01010101 	tsteq	r1, r1, lsl #2
     ae0:	01000000 	mrseq	r0, (UNDEF: 0)
     ae4:	6c010000 	stcvs	0, cr0, [r1], {-0}
     ae8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     aec:	6c00636e 	stcvs	3, cr6, [r0], {110}	; 0x6e
     af0:	552f6269 	strpl	r6, [pc, #-617]!	; 88f <__Stack_Size+0x48f>
     af4:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
     af8:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
     afc:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
     b00:	73750000 	cmnvc	r5, #0
     b04:	6e655f62 	cdpvs	15, 6, cr5, cr5, cr2, {3}
     b08:	632e7064 	teqvs	lr, #100	; 0x64
     b0c:	00000000 	andeq	r0, r0, r0
     b10:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b14:	30316632 	eorscc	r6, r1, r2, lsr r6
     b18:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     b1c:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     b20:	00000100 	andeq	r0, r0, r0, lsl #2
     b24:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b28:	30316632 	eorscc	r6, r1, r2, lsr r6
     b2c:	6c665f78 	stclvs	15, cr5, [r6], #-480	; 0xfffffe20
     b30:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
     b34:	00010068 	andeq	r0, r1, r8, rrx
     b38:	62737500 	rsbsvs	r7, r3, #0, 10
     b3c:	6c69735f 	stclvs	3, cr7, [r9], #-380	; 0xfffffe84
     b40:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     b44:	53550000 	cmppl	r5, #0
     b48:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     b4c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     b50:	75000003 	strvc	r0, [r0, #-3]
     b54:	725f6273 	subsvc	r6, pc, #805306375	; 0x30000007
     b58:	2e736765 	cdpcs	7, 7, cr6, cr3, cr5, {3}
     b5c:	00020068 	andeq	r0, r2, r8, rrx
     b60:	05000000 	streq	r0, [r0, #-0]
     b64:	000c2002 	andeq	r2, ip, r2
     b68:	00c10308 	sbceq	r0, r1, r8, lsl #6
     b6c:	06021401 	streq	r1, [r2], -r1, lsl #8
     b70:	00010100 	andeq	r0, r1, r0, lsl #2
     b74:	0c2c0205 	sfmeq	f0, 4, [ip], #-20	; 0xffffffec
     b78:	f5030800 			; <UNDEFINED> instruction: 0xf5030800
     b7c:	03340100 	teqeq	r4, #0, 2
     b80:	0326207a 	teqeq	r6, #122	; 0x7a
     b84:	0326207a 	teqeq	r6, #122	; 0x7a
     b88:	2326207a 	teqcs	r6, #122	; 0x7a
     b8c:	0402005a 	streq	r0, [r2], #-90	; 0x5a
     b90:	06200601 	strteq	r0, [r0], -r1, lsl #12
     b94:	764b0836 			; <UNDEFINED> instruction: 0x764b0836
     b98:	325a301e 	subscc	r3, sl, #30
     b9c:	4c233d4c 	stcmi	13, cr3, [r3], #-304	; 0xfffffed0
     ba0:	02040200 	andeq	r0, r4, #0, 4
     ba4:	04020031 	streq	r0, [r2], #-49	; 0x31
     ba8:	02002202 	andeq	r2, r0, #536870912	; 0x20000000
     bac:	001e0204 	andseq	r0, lr, r4, lsl #4
     bb0:	30020402 	andcc	r0, r2, r2, lsl #8
     bb4:	02040200 	andeq	r0, r4, #0, 4
     bb8:	00826203 	addeq	r6, r2, r3, lsl #4
     bbc:	03020402 	movweq	r0, #9218	; 0x2402
     bc0:	0200201e 	andeq	r2, r0, #30
     bc4:	62030204 	andvs	r0, r3, #4, 4	; 0x40000000
     bc8:	0402003c 	streq	r0, [r2], #-60	; 0x3c
     bcc:	201e0302 	andscs	r0, lr, r2, lsl #6
     bd0:	02040200 	andeq	r0, r4, #0, 4
     bd4:	04020030 	streq	r0, [r2], #-48	; 0x30
     bd8:	02001e02 	andeq	r1, r0, #2, 28
     bdc:	4e220204 	cdpmi	2, 2, cr0, cr2, cr4, {0}
     be0:	1e4c4d30 	mcrne	13, 2, r4, cr12, cr0, {1}
     be4:	031e301e 	tsteq	lr, #30
     be8:	14022009 	strne	r2, [r2], #-9
     bec:	00010100 	andeq	r0, r1, r0, lsl #2
     bf0:	0d300205 	lfmeq	f0, 4, [r0, #-20]!	; 0xffffffec
     bf4:	d9030800 	stmdble	r3, {fp}
     bf8:	03230100 	teqeq	r3, #0, 2
     bfc:	77034a09 	strvc	r4, [r3, -r9, lsl #20]
     c00:	20090320 	andcs	r0, r9, r0, lsr #6
     c04:	03207703 	teqeq	r0, #786432	; 0xc0000
     c08:	77032009 	strvc	r2, [r3, -r9]
     c0c:	2e090320 	cdpcs	3, 0, cr0, cr9, cr0, {1}
     c10:	265b2f21 	ldrbcs	r2, [fp], -r1, lsr #30
     c14:	a6207a03 	strtge	r7, [r0], -r3, lsl #20
     c18:	000c022c 	andeq	r0, ip, ip, lsr #4
     c1c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     c20:	00000002 	andeq	r0, r0, r2
     c24:	01be0300 			; <UNDEFINED> instruction: 0x01be0300
     c28:	5b4c1501 	blpl	1306034 <__Stack_Size+0x1305c34>
     c2c:	01000702 	tsteq	r0, r2, lsl #14
     c30:	00008e01 	andeq	r8, r0, r1, lsl #28
     c34:	68000200 	stmdavs	r0, {r9}
     c38:	02000000 	andeq	r0, r0, #0
     c3c:	0d0efb01 	vstreq	d15, [lr, #-4]
     c40:	01010100 	mrseq	r0, (UNDEF: 17)
     c44:	00000001 	andeq	r0, r0, r1
     c48:	01000001 	tsteq	r0, r1
     c4c:	2f62696c 	svccs	0x0062696c
     c50:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c54:	2f62696c 	svccs	0x0062696c
     c58:	5f425355 	svcpl	0x00425355
     c5c:	2f62696c 	svccs	0x0062696c
     c60:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c64:	62737500 	rsbsvs	r7, r3, #0, 10
     c68:	7473695f 	ldrbtvc	r6, [r3], #-2399	; 0x95f
     c6c:	00632e72 	rsbeq	r2, r3, r2, ror lr
     c70:	73000000 	movwvc	r0, #0
     c74:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     c78:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     c7c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     c80:	00682e65 	rsbeq	r2, r8, r5, ror #28
     c84:	75000001 	strvc	r0, [r0, #-1]
     c88:	635f6273 	cmpvs	pc, #805306375	; 0x30000007
     c8c:	2e65726f 	cdpcs	2, 6, cr7, cr5, cr15, {3}
     c90:	00020068 	andeq	r0, r2, r8, rrx
     c94:	62737500 	rsbsvs	r7, r3, #0, 10
     c98:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
     c9c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	0d8c0205 	sfmeq	f0, 4, [ip, #20]
     ca8:	3e030800 	cdpcc	8, 0, cr0, cr3, cr0, {0}
     cac:	435b2201 	cmpmi	fp, #268435456	; 0x10000000
     cb0:	50211f2f 	eorpl	r1, r1, pc, lsr #30
     cb4:	344a0903 	strbcc	r0, [sl], #-2307	; 0x903
     cb8:	35433d44 	strbcc	r3, [r3, #-3396]	; 0xd44
     cbc:	0e023650 	mcreq	6, 0, r3, cr2, cr0, {2}
     cc0:	0f010100 	svceq	0x00010100
     cc4:	02000002 	andeq	r0, r0, #2
     cc8:	0000ba00 	andeq	fp, r0, r0, lsl #20
     ccc:	fb010200 	blx	414d6 <__Stack_Size+0x410d6>
     cd0:	01000d0e 	tsteq	r0, lr, lsl #26
     cd4:	00010101 	andeq	r0, r1, r1, lsl #2
     cd8:	00010000 	andeq	r0, r1, r0
     cdc:	696c0100 	stmdbvs	ip!, {r8}^
     ce0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     ce4:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
     ce8:	53552f62 	cmppl	r5, #392	; 0x188
     cec:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
     cf0:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     cf4:	75000063 	strvc	r0, [r0, #-99]	; 0x63
     cf8:	705f6273 	subsvc	r6, pc, r3, ror r2	; <UNPREDICTABLE>
     cfc:	2e706f72 	mrccs	15, 3, r6, cr0, cr2, {3}
     d00:	00000063 	andeq	r0, r0, r3, rrx
     d04:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     d08:	31663233 	cmncc	r6, r3, lsr r2
     d0c:	745f7830 	ldrbvc	r7, [pc], #-2096	; d14 <__Stack_Size+0x914>
     d10:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     d14:	00010068 	andeq	r0, r1, r8, rrx
     d18:	62737500 	rsbsvs	r7, r3, #0, 10
     d1c:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
     d20:	00682e65 	rsbeq	r2, r8, r5, ror #28
     d24:	75000002 	strvc	r0, [r0, #-2]
     d28:	645f6273 	ldrbvs	r6, [pc], #-627	; d30 <__Stack_Size+0x930>
     d2c:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
     d30:	00000200 	andeq	r0, r0, r0, lsl #4
     d34:	5f627375 	svcpl	0x00627375
     d38:	706f7270 	rsbvc	r7, pc, r0, ror r2	; <UNPREDICTABLE>
     d3c:	0000682e 	andeq	r6, r0, lr, lsr #16
     d40:	53550000 	cmppl	r5, #0
     d44:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     d48:	00682e74 	rsbeq	r2, r8, r4, ror lr
     d4c:	75000000 	strvc	r0, [r0, #-0]
     d50:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
     d54:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     d58:	00020068 	andeq	r0, r2, r8, rrx
     d5c:	62737500 	rsbsvs	r7, r3, #0, 10
     d60:	7365645f 	cmnvc	r5, #1593835520	; 0x5f000000
     d64:	00682e63 	rsbeq	r2, r8, r3, ror #28
     d68:	75000000 	strvc	r0, [r0, #-0]
     d6c:	735f6273 	cmpvc	pc, #805306375	; 0x30000007
     d70:	682e6c69 	stmdavs	lr!, {r0, r3, r5, r6, sl, fp, sp, lr}
     d74:	00000200 	andeq	r0, r0, r0, lsl #4
     d78:	5f627375 	svcpl	0x00627375
     d7c:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
     d80:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     d84:	00000000 	andeq	r0, r0, r0
     d88:	0df80205 	lfmeq	f0, 2, [r8, #20]!
     d8c:	c9030800 	stmdbgt	r3, {fp}
     d90:	3f150101 	svccc	0x00150101
     d94:	01000902 	tsteq	r0, r2, lsl #18
     d98:	02050001 	andeq	r0, r5, #1
     d9c:	08000e10 	stmdaeq	r0, {r4, r9, sl, fp}
     da0:	0101db03 	tsteq	r1, r3, lsl #22
     da4:	00060213 	andeq	r0, r6, r3, lsl r2
     da8:	05000101 	streq	r0, [r0, #-257]	; 0x101
     dac:	000e1c02 	andeq	r1, lr, r2, lsl #24
     db0:	01e80308 	mvneq	r0, r8, lsl #6
     db4:	02411301 	subeq	r1, r1, #67108864	; 0x4000000
     db8:	01010007 	tsteq	r1, r7
     dbc:	30020500 	andcc	r0, r2, r0, lsl #10
     dc0:	0308000e 	movweq	r0, #32782	; 0x800e
     dc4:	020101fb 	andeq	r0, r1, #-1073741762	; 0xc000003e
     dc8:	01010001 	tsteq	r1, r1
     dcc:	34020500 	strcc	r0, [r2], #-1280	; 0x500
     dd0:	0308000e 	movweq	r0, #32782	; 0x800e
     dd4:	19010288 	stmdbne	r1, {r3, r7, r9}
     dd8:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
     ddc:	74100322 	ldrvc	r0, [r0], #-802	; 0x322
     de0:	302e7503 	eorcc	r7, lr, r3, lsl #10
     de4:	1c321c24 	ldcne	12, cr1, [r2], #-144	; 0xffffff70
     de8:	74034f30 	strvc	r4, [r3], #-3888	; 0xf30
     dec:	2011032e 	andscs	r0, r1, lr, lsr #6
     df0:	1e221f21 	cdpne	15, 2, cr1, cr2, cr1, {1}
     df4:	21212121 	teqcs	r1, r1, lsr #2
     df8:	01000a02 	tsteq	r0, r2, lsl #20
     dfc:	02050001 	andeq	r0, r5, #1
     e00:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
     e04:	0102b403 	tsteq	r2, r3, lsl #8
     e08:	76011203 	strvc	r1, [r1], -r3, lsl #4
     e0c:	0221523e 	eoreq	r5, r1, #-536870909	; 0xe0000003
     e10:	01010003 	tsteq	r1, r3
     e14:	b4020500 	strlt	r0, [r2], #-1280	; 0x500
     e18:	0308000e 	movweq	r0, #32782	; 0x800e
     e1c:	1401038e 	strne	r0, [r1], #-910	; 0x38e
     e20:	7a032424 	bvc	c9eb8 <__Stack_Size+0xc9ab8>
     e24:	0102274a 	tsteq	r2, sl, asr #14
     e28:	00010100 	andeq	r0, r1, r0, lsl #2
     e2c:	0ec40205 	cdpeq	2, 12, cr0, cr4, cr5, {0}
     e30:	a3030800 	movwge	r0, #14336	; 0x3800
     e34:	0e030103 	adfeqs	f0, f3, f3
     e38:	224b2201 	subcs	r2, fp, #268435456	; 0x10000000
     e3c:	00050221 	andeq	r0, r5, r1, lsr #4
     e40:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e44:	000edc02 	andeq	sp, lr, r2, lsl #24
     e48:	03c10308 	biceq	r0, r1, #8, 6	; 0x20000000
     e4c:	4c4c1601 	mcrrmi	6, 0, r1, ip, cr1
     e50:	21234b22 	teqcs	r3, r2, lsr #22
     e54:	01000702 	tsteq	r0, r2, lsl #14
     e58:	02050001 	andeq	r0, r5, #1
     e5c:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
     e60:	0100ea03 	tsteq	r0, r3, lsl #20
     e64:	314d3024 	cmpcc	sp, r4, lsr #32
     e68:	00070230 	andeq	r0, r7, r0, lsr r2
     e6c:	05000101 	streq	r0, [r0, #-257]	; 0x101
     e70:	000f2c02 	andeq	r2, pc, r2, lsl #24
     e74:	01840308 	orreq	r0, r4, r8, lsl #6
     e78:	1d231401 	cfstrsne	mvf1, [r3, #-4]!
     e7c:	23221b23 	teqcs	r2, #35840	; 0x8c00
     e80:	0f03261d 	svceq	0x0003261d
     e84:	4b593f20 	blmi	1650b0c <__Stack_Size+0x165070c>
     e88:	673d4b4b 	ldrvs	r4, [sp, -fp, asr #22]!
     e8c:	4b4b4b3f 	blmi	12d3b90 <__Stack_Size+0x12d3790>
     e90:	4b59594d 	blmi	16573cc <__Stack_Size+0x1656fcc>
     e94:	4b594b4d 	blmi	1653bd0 <__Stack_Size+0x16537d0>
     e98:	023f4d59 	eorseq	r4, pc, #5696	; 0x1640
     e9c:	0101000c 	tsteq	r1, ip
     ea0:	0c020500 	cfstr32eq	mvfx0, [r2], {-0}
     ea4:	03080010 	movweq	r0, #32784	; 0x8010
     ea8:	140102dd 	strne	r0, [r1], #-733	; 0x2dd
     eac:	01000602 	tsteq	r0, r2, lsl #12
     eb0:	02050001 	andeq	r0, r5, #1
     eb4:	08001018 	stmdaeq	r0, {r3, r4, ip}
     eb8:	0102ea03 	tsteq	r2, r3, lsl #20
     ebc:	00060214 	andeq	r0, r6, r4, lsl r2
     ec0:	05000101 	streq	r0, [r0, #-257]	; 0x101
     ec4:	00102402 	andseq	r2, r0, r2, lsl #8
     ec8:	02f70308 	rscseq	r0, r7, #8, 6	; 0x20000000
     ecc:	343d1401 	ldrtcc	r1, [sp], #-1025	; 0x401
     ed0:	0006025a 	andeq	r0, r6, sl, asr r2
     ed4:	01830101 	orreq	r0, r3, r1, lsl #2
     ed8:	00020000 	andeq	r0, r2, r0
     edc:	000000c5 	andeq	r0, r0, r5, asr #1
     ee0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     ee4:	0101000d 	tsteq	r1, sp
     ee8:	00000101 	andeq	r0, r0, r1, lsl #2
     eec:	00000100 	andeq	r0, r0, r0, lsl #2
     ef0:	62696c01 	rsbvs	r6, r9, #256	; 0x100
     ef4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     ef8:	62696c00 	rsbvs	r6, r9, #0, 24
     efc:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
     f00:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     f04:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     f08:	53550000 	cmppl	r5, #0
     f0c:	696e4942 	stmdbvs	lr!, {r1, r6, r8, fp, lr}^
     f10:	00632e74 	rsbeq	r2, r3, r4, ror lr
     f14:	73000000 	movwvc	r0, #0
     f18:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f1c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f20:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     f24:	00682e65 	rsbeq	r2, r8, r5, ror #28
     f28:	73000001 	movwvc	r0, #1
     f2c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     f30:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f34:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     f38:	0100682e 	tsteq	r0, lr, lsr #16
     f3c:	73750000 	cmnvc	r5, #0
     f40:	6f635f62 	svcvs	0x00635f62
     f44:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
     f48:	00000200 	andeq	r0, r0, r0, lsl #4
     f4c:	49425355 	stmdbmi	r2, {r0, r2, r4, r6, r8, r9, ip, lr}^
     f50:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
     f54:	00000068 	andeq	r0, r0, r8, rrx
     f58:	62737500 	rsbsvs	r7, r3, #0, 10
     f5c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     f60:	00682e74 	rsbeq	r2, r8, r4, ror lr
     f64:	75000002 	strvc	r0, [r0, #-2]
     f68:	645f6273 	ldrbvs	r6, [pc], #-627	; f70 <__Stack_Size+0xb70>
     f6c:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
     f70:	00000068 	andeq	r0, r0, r8, rrx
     f74:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     f78:	31663233 	cmncc	r6, r3, lsr r2
     f7c:	675f7830 	smmlarvs	pc, r0, r8, r7	; <UNPREDICTABLE>
     f80:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     f84:	00010068 	andeq	r0, r1, r8, rrx
     f88:	62737500 	rsbsvs	r7, r3, #0, 10
     f8c:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
     f90:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f94:	73750000 	cmnvc	r5, #0
     f98:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
     f9c:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
     fa0:	00000200 	andeq	r0, r0, r0, lsl #4
     fa4:	02050000 	andeq	r0, r5, #0
     fa8:	08001044 	stmdaeq	r0, {r2, r6, ip}
     fac:	0102f303 	tsteq	r2, r3, lsl #6
     fb0:	04020023 	streq	r0, [r2], #-35	; 0x23
     fb4:	06200601 	strteq	r0, [r0], -r1, lsl #12
     fb8:	4132303e 	teqmi	r2, lr, lsr r0
     fbc:	023e223a 	eorseq	r2, lr, #-1610612733	; 0xa0000003
     fc0:	01010001 	tsteq	r1, r1
     fc4:	6c020500 	cfstr32vs	mvfx0, [r2], {-0}
     fc8:	03080010 	movweq	r0, #32784	; 0x8010
     fcc:	83030127 	movwhi	r0, #12583	; 0x3127
     fd0:	86032002 	strhi	r2, [r3], -r2
     fd4:	1e42587e 	mcrne	8, 2, r5, cr2, cr14, {3}
     fd8:	22221c24 	eorcs	r1, r2, #36, 24	; 0x2400
     fdc:	0a02243d 	beq	8a0d8 <__Stack_Size+0x89cd8>
     fe0:	00010100 	andeq	r0, r1, r0, lsl #2
     fe4:	00000205 	andeq	r0, r0, r5, lsl #4
     fe8:	da030000 	ble	c0ff0 <__Stack_Size+0xc0bf0>
     fec:	02130100 	andseq	r0, r3, #0, 2
     ff0:	01010002 	tsteq	r1, r2
     ff4:	a4020500 	strge	r0, [r2], #-1280	; 0x500
     ff8:	03080010 	movweq	r0, #32784	; 0x8010
     ffc:	130102a6 	movwne	r0, #4774	; 0x12a6
    1000:	08025d23 	stmdaeq	r2, {r0, r1, r5, r8, sl, fp, ip, lr}
    1004:	00010100 	andeq	r0, r1, r0, lsl #2
    1008:	10c00205 	sbcne	r0, r0, r5, lsl #4
    100c:	c7030800 	strgt	r0, [r3, -r0, lsl #16]
    1010:	3e230100 	sufccs	f0, f3, f0
    1014:	02353e3e 	eorseq	r3, r5, #992	; 0x3e0
    1018:	01010006 	tsteq	r1, r6
    101c:	e4020500 	str	r0, [r2], #-1280	; 0x500
    1020:	03080010 	movweq	r0, #32784	; 0x8010
    1024:	130100df 	movwne	r0, #4319	; 0x10df
    1028:	01000202 	tsteq	r0, r2, lsl #4
    102c:	02050001 	andeq	r0, r5, #1
    1030:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
    1034:	0102bb03 	tsteq	r2, r3, lsl #22
    1038:	21231d15 	teqcs	r3, r5, lsl sp
    103c:	4b303221 	blmi	c0d8c8 <__Stack_Size+0xc0d4c8>
    1040:	0b022b23 	bleq	8bcd4 <__Stack_Size+0x8b8d4>
    1044:	00010100 	andeq	r0, r1, r0, lsl #2
    1048:	111c0205 	tstne	ip, r5, lsl #4
    104c:	dd030800 	stcle	8, cr0, [r3, #-0]
    1050:	40200102 	eormi	r0, r0, r2, lsl #2
    1054:	3e4b593e 	mcrcc	9, 2, r5, cr11, cr14, {1}
    1058:	01000202 	tsteq	r0, r2, lsl #4
    105c:	00030e01 	andeq	r0, r3, r1, lsl #28
    1060:	74000200 	strvc	r0, [r0], #-512	; 0x200
    1064:	02000000 	andeq	r0, r0, #0
    1068:	0d0efb01 	vstreq	d15, [lr, #-4]
    106c:	01010100 	mrseq	r0, (UNDEF: 17)
    1070:	00000001 	andeq	r0, r0, r1
    1074:	01000001 	tsteq	r0, r1
    1078:	2f62696c 	svccs	0x0062696c
    107c:	00637273 	rsbeq	r7, r3, r3, ror r2
    1080:	2f62696c 	svccs	0x0062696c
    1084:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1088:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    108c:	31663233 	cmncc	r6, r3, lsr r2
    1090:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    1094:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    1098:	0100632e 	tsteq	r0, lr, lsr #6
    109c:	74730000 	ldrbtvc	r0, [r3], #-0
    10a0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10a4:	5f783031 	svcpl	0x00783031
    10a8:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    10ac:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10b0:	74730000 	ldrbtvc	r0, [r3], #-0
    10b4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    10b8:	5f783031 	svcpl	0x00783031
    10bc:	2e70616d 	rpwcssz	f6, f0, #5.0
    10c0:	00020068 	andeq	r0, r2, r8, rrx
    10c4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    10c8:	31663233 	cmncc	r6, r3, lsr r2
    10cc:	665f7830 			; <UNDEFINED> instruction: 0x665f7830
    10d0:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
    10d4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    10d8:	00000000 	andeq	r0, r0, r0
    10dc:	11480205 	cmpne	r8, r5, lsl #4
    10e0:	d6030800 	strle	r0, [r3], -r0, lsl #16
    10e4:	59170100 	ldmdbpl	r7, {r8}
    10e8:	01000702 	tsteq	r0, r2, lsl #14
    10ec:	02050001 	andeq	r0, r5, #1
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	0100ea03 	tsteq	r0, r3, lsl #20
    10f8:	07025917 	smladeq	r2, r7, r9, r5
    10fc:	00010100 	andeq	r0, r1, r0, lsl #2
    1100:	11600205 	cmnne	r0, r5, lsl #4
    1104:	fe030800 	cdp2	8, 0, cr0, cr3, cr0, {0}
    1108:	59170100 	ldmdbpl	r7, {r8}
    110c:	01000702 	tsteq	r0, r2, lsl #14
    1110:	02050001 	andeq	r0, r5, #1
    1114:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
    1118:	01019003 	tsteq	r1, r3
    111c:	09023d14 	stmdbeq	r2, {r2, r4, r8, sl, fp, ip, sp}
    1120:	00010100 	andeq	r0, r1, r0, lsl #2
    1124:	11900205 	orrsne	r0, r0, r5, lsl #4
    1128:	9e030800 	cdpls	8, 0, cr0, cr3, cr0, {0}
    112c:	02140101 	andseq	r0, r4, #1073741824	; 0x40000000
    1130:	01010008 	tsteq	r1, r8
    1134:	00020500 	andeq	r0, r2, r0, lsl #10
    1138:	03000000 	movweq	r0, #0
    113c:	14010596 	strne	r0, [r1], #-1430	; 0x596
    1140:	0004022f 	andeq	r0, r4, pc, lsr #4
    1144:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1148:	00000002 	andeq	r0, r0, r2
    114c:	05a30300 	streq	r0, [r3, #768]!	; 0x300
    1150:	022f1401 	eoreq	r1, pc, #16777216	; 0x1000000
    1154:	01010004 	tsteq	r1, r4
    1158:	00020500 	andeq	r0, r2, r0, lsl #10
    115c:	03000000 	movweq	r0, #0
    1160:	150105b1 	strne	r0, [r1, #-1457]	; 0x5b1
    1164:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    1168:	01010006 	tsteq	r1, r6
    116c:	00020500 	andeq	r0, r2, r0, lsl #10
    1170:	03000000 	movweq	r0, #0
    1174:	150105c7 	strne	r0, [r1, #-1479]	; 0x5c7
    1178:	022e0a03 	eoreq	r0, lr, #12288	; 0x3000
    117c:	01010006 	tsteq	r1, r6
    1180:	00020500 	andeq	r0, r2, r0, lsl #10
    1184:	03000000 	movweq	r0, #0
    1188:	280105e2 	stmdacs	r1, {r1, r5, r6, r7, r8, sl}
    118c:	0233231d 	eorseq	r2, r3, #1946157056	; 0x74000000
    1190:	01010007 	tsteq	r1, r7
    1194:	00020500 	andeq	r0, r2, r0, lsl #10
    1198:	03000000 	movweq	r0, #0
    119c:	18010681 	stmdane	r1, {r0, r7, r9, sl}
    11a0:	2941263e 	stmdbcs	r1, {r1, r2, r3, r4, r5, r9, sl, sp}^
    11a4:	023c1003 	eorseq	r1, ip, #3
    11a8:	01010004 	tsteq	r1, r4
    11ac:	a0020500 	andge	r0, r2, r0, lsl #10
    11b0:	03080011 	movweq	r0, #32785	; 0x8011
    11b4:	170106ae 	strne	r0, [r1, -lr, lsr #13]
    11b8:	01000602 	tsteq	r0, r2, lsl #12
    11bc:	02050001 	andeq	r0, r5, #1
    11c0:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
    11c4:	0106bf03 	tsteq	r6, r3, lsl #30
    11c8:	42425015 	submi	r5, r2, #21
    11cc:	344a7003 	strbcc	r7, [sl], #-3
    11d0:	02201003 	eoreq	r1, r0, #3
    11d4:	01010003 	tsteq	r1, r3
    11d8:	d4020500 	strle	r0, [r2], #-1280	; 0x500
    11dc:	03080011 	movweq	r0, #32785	; 0x8011
    11e0:	200106e6 	andcs	r0, r1, r6, ror #13
    11e4:	02003124 	andeq	r3, r0, #36, 2
    11e8:	2e060104 	adfcss	f0, f6, f4
    11ec:	20190306 	andscs	r0, r9, r6, lsl #6
    11f0:	74680330 	strbtvc	r0, [r8], #-816	; 0x330
    11f4:	025d332f 	subseq	r3, sp, #-1140850688	; 0xbc000000
    11f8:	01010002 	tsteq	r1, r2
    11fc:	0c020500 	cfstr32eq	mvfx0, [r2], {-0}
    1200:	03080012 	movweq	r0, #32786	; 0x8012
    1204:	200101ad 	andcs	r0, r1, sp, lsr #3
    1208:	25314c27 	ldrcs	r4, [r1, #-3111]!	; 0xc27
    120c:	4d214b29 	fstmdbxmi	r1!, {d4-d23}	;@ Deprecated
    1210:	026b2330 	rsbeq	r2, fp, #48, 6	; 0xc0000000
    1214:	01010003 	tsteq	r1, r3
    1218:	00020500 	andeq	r0, r2, r0, lsl #10
    121c:	03000000 	movweq	r0, #0
    1220:	240101d4 	strcs	r0, [r1], #-468	; 0x1d4
    1224:	2a24314c 	bcs	90d75c <__Stack_Size+0x90d35c>
    1228:	23304d4b 	teqcs	r0, #4800	; 0x12c0
    122c:	0003026b 	andeq	r0, r3, fp, ror #4
    1230:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1234:	00000002 	andeq	r0, r0, r2
    1238:	01f70300 	mvnseq	r0, r0, lsl #6
    123c:	314c2401 	cmpcc	ip, r1, lsl #8
    1240:	2e780336 	mrccs	3, 3, r0, cr8, cr6, {1}
    1244:	4d4b3f21 	stclmi	15, cr3, [fp, #-132]	; 0xffffff7c
    1248:	09033130 	stmdbeq	r3, {r4, r5, r8, ip, sp}
    124c:	2077033c 	rsbscs	r0, r7, ip, lsr r3
    1250:	3f1d2331 	svccc	0x001d2331
    1254:	2e0a0331 	mcrcs	3, 0, r0, cr10, cr1, {1}
    1258:	07026c23 	streq	r6, [r2, -r3, lsr #24]
    125c:	00010100 	andeq	r0, r1, r0, lsl #2
    1260:	124c0205 	subne	r0, ip, #1342177280	; 0x50000000
    1264:	b6030800 	strlt	r0, [r3], -r0, lsl #16
    1268:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    126c:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1270:	1b253230 	blne	94db38 <__Stack_Size+0x94d738>
    1274:	3230314c 	eorscc	r3, r0, #76, 2
    1278:	3c0a0331 	stccc	3, cr0, [sl], {49}	; 0x31
    127c:	04026c23 	streq	r6, [r2], #-3107	; 0xc23
    1280:	00010100 	andeq	r0, r1, r0, lsl #2
    1284:	00000205 	andeq	r0, r0, r5, lsl #4
    1288:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    128c:	27200102 	strcs	r0, [r0, -r2, lsl #2]!
    1290:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    1294:	1c243130 	stfnes	f3, [r4], #-192	; 0xffffff40
    1298:	2330224c 	teqcs	r0, #76, 4	; 0xc0000004
    129c:	0004026b 	andeq	r0, r4, fp, ror #4
    12a0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    12a4:	00000002 	andeq	r0, r0, r2
    12a8:	03990300 	orrseq	r0, r9, #0, 6
    12ac:	03262001 	teqeq	r6, #1
    12b0:	3026207a 	eorcc	r2, r6, sl, ror r0
    12b4:	211b3331 	tstcs	fp, r1, lsr r3
    12b8:	3d1c243f 	cfldrscc	mvf2, [ip, #-252]	; 0xffffff04
    12bc:	6b233023 	blvs	8cd350 <__Stack_Size+0x8ccf50>
    12c0:	01000602 	tsteq	r0, r2, lsl #12
    12c4:	02050001 	andeq	r0, r5, #1
    12c8:	00000000 	andeq	r0, r0, r0
    12cc:	0103ca03 	tsteq	r3, r3, lsl #20
    12d0:	200f0320 	andcs	r0, pc, r0, lsr #6
    12d4:	2e77033e 	mrccs	3, 3, r0, cr7, cr14, {1}
    12d8:	03200c03 	teqeq	r0, #768	; 0x300
    12dc:	0b032e75 	bleq	cccb8 <__Stack_Size+0xcc8b8>
    12e0:	223d2120 	eorscs	r2, sp, #32, 2
    12e4:	72033e1e 	andvc	r3, r3, #480	; 0x1e0
    12e8:	2e150320 	cdpcs	3, 1, cr0, cr5, cr0, {1}
    12ec:	231d2337 	tstcs	sp, #-603979776	; 0xdc000000
    12f0:	69033e30 	stmdbvs	r3, {r4, r5, r9, sl, fp, ip, sp}
    12f4:	20170320 	andscs	r0, r7, r0, lsr #6
    12f8:	64033f23 	strvs	r3, [r3], #-3875	; 0xf23
    12fc:	2e1c032e 	cdpcs	3, 1, cr0, cr12, cr14, {1}
    1300:	20620330 	rsbcs	r0, r2, r0, lsr r3
    1304:	23201e03 	teqcs	r0, #3, 28	; 0x30
    1308:	2e5d033f 	mrccs	3, 2, r0, cr13, cr15, {1}
    130c:	4c202303 	stcmi	3, cr2, [r0], #-12
    1310:	03205b03 	teqeq	r0, #3072	; 0xc00
    1314:	3f232025 	svccc	0x00232025
    1318:	07026b31 	smladxeq	r2, r1, fp, r6
    131c:	00010100 	andeq	r0, r1, r0, lsl #2
    1320:	00000205 	andeq	r0, r0, r5, lsl #4
    1324:	99030000 	stmdbls	r3, {}	; <UNPREDICTABLE>
    1328:	26200104 	strtcs	r0, [r0], -r4, lsl #2
    132c:	0335314c 	teqeq	r5, #76, 2
    1330:	3e212e79 	mcrcc	14, 1, r2, cr1, cr9, {3}
    1334:	31304d4b 	teqcc	r0, fp, asr #26
    1338:	32225a5b 	eorcc	r5, r2, #372736	; 0x5b000
    133c:	79314c32 	ldmdbvc	r1!, {r1, r4, r5, sl, fp, lr}
    1340:	07026c23 	streq	r6, [r2, -r3, lsr #24]
    1344:	00010100 	andeq	r0, r1, r0, lsl #2
    1348:	00000205 	andeq	r0, r0, r5, lsl #4
    134c:	ea030000 	b	c1354 <__Stack_Size+0xc0f54>
    1350:	09030104 	stmdbeq	r3, {r2, r8}
    1354:	2e770320 	cdpcs	3, 7, cr0, cr7, cr0, {1}
    1358:	21200903 	teqcs	r0, r3, lsl #18
    135c:	2073033f 	rsbscs	r0, r3, pc, lsr r3
    1360:	302e0d03 	eorcc	r0, lr, r3, lsl #26
    1364:	3e3f7631 	mrccc	6, 1, r7, cr15, cr1, {1}
    1368:	07026b23 	streq	r6, [r2, -r3, lsr #22]
    136c:	cc010100 	stfgts	f0, [r1], {-0}
    1370:	02000000 	andeq	r0, r0, #0
    1374:	00005e00 	andeq	r5, r0, r0, lsl #28
    1378:	fb010200 	blx	41b82 <__Stack_Size+0x41782>
    137c:	01000d0e 	tsteq	r0, lr, lsl #26
    1380:	00010101 	andeq	r0, r1, r1, lsl #2
    1384:	00010000 	andeq	r0, r1, r0
    1388:	696c0100 	stmdbvs	ip!, {r8}^
    138c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1390:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    1394:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1398:	73000063 	movwvc	r0, #99	; 0x63
    139c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13a0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13a4:	6477695f 	ldrbtvs	r6, [r7], #-2399	; 0x95f
    13a8:	00632e67 	rsbeq	r2, r3, r7, ror #28
    13ac:	73000001 	movwvc	r0, #1
    13b0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13b4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13b8:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    13bc:	00682e65 	rsbeq	r2, r8, r5, ror #28
    13c0:	73000002 	movwvc	r0, #2
    13c4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    13c8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    13cc:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    13d0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    13d4:	00000000 	andeq	r0, r0, r0
    13d8:	12940205 	addsne	r0, r4, #1342177280	; 0x50000000
    13dc:	2d030800 	stccs	8, cr0, [r3, #-0]
    13e0:	06021601 	streq	r1, [r2], -r1, lsl #12
    13e4:	00010100 	andeq	r0, r1, r0, lsl #2
    13e8:	12a00205 	adcne	r0, r0, #1342177280	; 0x50000000
    13ec:	c4030800 	strgt	r0, [r3], #-2048	; 0x800
    13f0:	02160100 	andseq	r0, r6, #0, 2
    13f4:	01010006 	tsteq	r1, r6
    13f8:	ac020500 	cfstr32ge	mvfx0, [r2], {-0}
    13fc:	03080012 	movweq	r0, #32786	; 0x8012
    1400:	160100d4 			; <UNDEFINED> instruction: 0x160100d4
    1404:	01000602 	tsteq	r0, r2, lsl #12
    1408:	02050001 	andeq	r0, r5, #1
    140c:	00000000 	andeq	r0, r0, r0
    1410:	0100e403 	tsteq	r0, r3, lsl #8
    1414:	00080213 	andeq	r0, r8, r3, lsl r2
    1418:	05000101 	streq	r0, [r0, #-257]	; 0x101
    141c:	00000002 	andeq	r0, r0, r2
    1420:	00f10300 	rscseq	r0, r1, r0, lsl #6
    1424:	08021301 	stmdaeq	r2, {r0, r8, r9, ip}
    1428:	00010100 	andeq	r0, r1, r0, lsl #2
    142c:	00000205 	andeq	r0, r0, r5, lsl #4
    1430:	80030000 	andhi	r0, r3, r0
    1434:	03180101 	tsteq	r8, #1073741824	; 0x40000000
    1438:	07023c0b 	streq	r3, [r2, -fp, lsl #24]
    143c:	3a010100 	bcc	41844 <__Stack_Size+0x41444>
    1440:	02000002 	andeq	r0, r0, #2
    1444:	00008500 	andeq	r8, r0, r0, lsl #10
    1448:	fb010200 	blx	41c52 <__Stack_Size+0x41852>
    144c:	01000d0e 	tsteq	r0, lr, lsl #26
    1450:	00010101 	andeq	r0, r1, r1, lsl #2
    1454:	00010000 	andeq	r0, r1, r0
    1458:	696c0100 	stmdbvs	ip!, {r8}^
    145c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1460:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    1464:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    1468:	73000063 	movwvc	r0, #99	; 0x63
    146c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1470:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1474:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1478:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    147c:	73000001 	movwvc	r0, #1
    1480:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1484:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1488:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    148c:	00682e65 	rsbeq	r2, r8, r5, ror #28
    1490:	73000002 	movwvc	r0, #2
    1494:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1498:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    149c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
    14a0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14a4:	74730000 	ldrbtvc	r0, [r3], #-0
    14a8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    14ac:	5f783031 	svcpl	0x00783031
    14b0:	6f697067 	svcvs	0x00697067
    14b4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    14b8:	74730000 	ldrbtvc	r0, [r3], #-0
    14bc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    14c0:	5f783031 	svcpl	0x00783031
    14c4:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    14c8:	00020068 	andeq	r0, r2, r8, rrx
    14cc:	05000000 	streq	r0, [r0, #-0]
    14d0:	00000002 	andeq	r0, r0, r2
    14d4:	01330300 	teqeq	r3, r0, lsl #6
    14d8:	2a4bf524 	bcs	12fe970 <__Stack_Size+0x12fe570>
    14dc:	4bac1703 	blmi	feb070f0 <SCS_BASE+0x1eaf90f0>
    14e0:	4b2e7003 	blmi	b9d4f4 <__Stack_Size+0xb9d0f4>
    14e4:	4b324b32 	blmi	c941b4 <__Stack_Size+0xc93db4>
    14e8:	4b2e0903 	blmi	b838fc <__Stack_Size+0xb834fc>
    14ec:	03425932 	movteq	r5, #10546	; 0x2932
    14f0:	08022e7a 	stmdaeq	r2, {r1, r3, r4, r5, r6, r9, sl, fp, sp}
    14f4:	00010100 	andeq	r0, r1, r0, lsl #2
    14f8:	00000205 	andeq	r0, r0, r5, lsl #4
    14fc:	eb030000 	bl	c1504 <__Stack_Size+0xc1104>
    1500:	4c210100 	stfmis	f0, [r1], #-0
    1504:	0004022d 	andeq	r0, r4, sp, lsr #4
    1508:	05000101 	streq	r0, [r0, #-257]	; 0x101
    150c:	0012b802 	andseq	fp, r2, r2, lsl #16
    1510:	00fc0308 	rscseq	r0, ip, r8, lsl #6
    1514:	010a0301 	tsteq	sl, r1, lsl #6
    1518:	03207603 	teqeq	r0, #3145728	; 0x300000
    151c:	3325200c 	teqcc	r5, #12
    1520:	35207403 	strcc	r7, [r0, #-1027]!	; 0x403
    1524:	22223e33 	eorcs	r3, r2, #816	; 0x330
    1528:	30303030 	eorscc	r3, r0, r0, lsr r0
    152c:	4d1d343d 	cfldrsmi	mvf3, [sp, #-244]	; 0xffffff0c
    1530:	00223322 	eoreq	r3, r2, r2, lsr #6
    1534:	03020402 	movweq	r0, #9218	; 0x2402
    1538:	1f032e66 	svcne	0x00032e66
    153c:	2130253c 	teqcs	r0, ip, lsr r5
    1540:	302f303e 	eorcc	r3, pc, lr, lsr r0	; <UNPREDICTABLE>
    1544:	1d343d30 	ldcne	13, cr3, [r4, #-192]!	; 0xffffff40
    1548:	2231224d 	eorscs	r2, r1, #-805306364	; 0xd0000004
    154c:	02040200 	andeq	r0, r4, #0, 4
    1550:	032e6903 	teqeq	lr, #49152	; 0xc000
    1554:	02023c1b 	andeq	r3, r2, #6912	; 0x1b00
    1558:	00010100 	andeq	r0, r1, r0, lsl #2
    155c:	00000205 	andeq	r0, r0, r5, lsl #4
    1560:	e5030000 	str	r0, [r3, #-0]
    1564:	3d140101 	ldfccs	f0, [r4, #-4]
    1568:	0003022f 	andeq	r0, r3, pc, lsr #4
    156c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1570:	00135402 	andseq	r5, r3, r2, lsl #8
    1574:	01f60308 	mvnseq	r0, r8, lsl #6
    1578:	09031901 	stmdbeq	r3, {r0, r8, fp, ip}
    157c:	0004022e 	andeq	r0, r4, lr, lsr #4
    1580:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1584:	00000002 	andeq	r0, r0, r2
    1588:	02900300 	addseq	r0, r0, #0, 6
    158c:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    1590:	01010002 	tsteq	r1, r2
    1594:	00020500 	andeq	r0, r2, r0, lsl #10
    1598:	03000000 	movweq	r0, #0
    159c:	190102a1 	stmdbne	r1, {r0, r5, r7, r9}
    15a0:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    15a4:	01010004 	tsteq	r1, r4
    15a8:	00020500 	andeq	r0, r2, r0, lsl #10
    15ac:	03000000 	movweq	r0, #0
    15b0:	160102bb 			; <UNDEFINED> instruction: 0x160102bb
    15b4:	00020221 	andeq	r0, r2, r1, lsr #4
    15b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    15bc:	00136002 	andseq	r6, r3, r2
    15c0:	02cd0308 	sbceq	r0, sp, #8, 6	; 0x20000000
    15c4:	02021701 	andeq	r1, r2, #262144	; 0x40000
    15c8:	00010100 	andeq	r0, r1, r0, lsl #2
    15cc:	13640205 	cmnne	r4, #1342177280	; 0x50000000
    15d0:	e0030800 	and	r0, r3, r0, lsl #16
    15d4:	02170102 	andseq	r0, r7, #-2147483648	; 0x80000000
    15d8:	01010002 	tsteq	r1, r2
    15dc:	00020500 	andeq	r0, r2, r0, lsl #10
    15e0:	03000000 	movweq	r0, #0
    15e4:	180102f6 	stmdane	r1, {r1, r2, r4, r5, r6, r7, r9}
    15e8:	02023222 	andeq	r3, r2, #536870914	; 0x20000002
    15ec:	00010100 	andeq	r0, r1, r0, lsl #2
    15f0:	00000205 	andeq	r0, r0, r5, lsl #4
    15f4:	90030000 	andls	r0, r3, r0
    15f8:	02160103 	andseq	r0, r6, #-1073741824	; 0xc0000000
    15fc:	01010002 	tsteq	r1, r2
    1600:	00020500 	andeq	r0, r2, r0, lsl #10
    1604:	03000000 	movweq	r0, #0
    1608:	190103a2 	stmdbne	r1, {r1, r5, r7, r8, r9}
    160c:	22222230 	eorcs	r2, r2, #48, 4
    1610:	00020222 	andeq	r0, r2, r2, lsr #4
    1614:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1618:	00000002 	andeq	r0, r0, r2
    161c:	03c30300 	biceq	r0, r3, #0, 6
    1620:	5a301901 	bpl	c07a2c <__Stack_Size+0xc0762c>
    1624:	00050230 	andeq	r0, r5, r0, lsr r2
    1628:	05000101 	streq	r0, [r0, #-257]	; 0x101
    162c:	00000002 	andeq	r0, r0, r2
    1630:	03dc0300 	bicseq	r0, ip, #0, 6
    1634:	06021601 	streq	r1, [r2], -r1, lsl #12
    1638:	00010100 	andeq	r0, r1, r0, lsl #2
    163c:	13680205 	cmnne	r8, #1342177280	; 0x50000000
    1640:	87030800 	strhi	r0, [r3, -r0, lsl #16]
    1644:	25270104 	strcs	r0, [r7, #-260]!	; 0x104
    1648:	23222345 	teqcs	r2, #335544321	; 0x14000001
    164c:	284c2f1f 	stmdacs	ip, {r0, r1, r2, r3, r4, r8, r9, sl, fp, sp}^
    1650:	262e7a03 	strtcs	r7, [lr], -r3, lsl #20
    1654:	03207003 	teqeq	r0, #3
    1658:	4b342e0a 	blmi	d0ce88 <__Stack_Size+0xd0ca88>
    165c:	024d2231 	subeq	r2, sp, #268435459	; 0x10000003
    1660:	01010006 	tsteq	r1, r6
    1664:	00020500 	andeq	r0, r2, r0, lsl #10
    1668:	03000000 	movweq	r0, #0
    166c:	190104b9 	stmdbne	r1, {r0, r3, r4, r5, r7, sl}
    1670:	27827903 	strcs	r7, [r2, r3, lsl #18]
    1674:	3d301e22 	ldccc	14, cr1, [r0, #-136]!	; 0xffffff78
    1678:	01000502 	tsteq	r0, r2, lsl #10
    167c:	00033801 	andeq	r3, r3, r1, lsl #16
    1680:	86000200 	strhi	r0, [r0], -r0, lsl #4
    1684:	02000000 	andeq	r0, r0, #0
    1688:	0d0efb01 	vstreq	d15, [lr, #-4]
    168c:	01010100 	mrseq	r0, (UNDEF: 17)
    1690:	00000001 	andeq	r0, r0, r1
    1694:	01000001 	tsteq	r0, r1
    1698:	2f62696c 	svccs	0x0062696c
    169c:	00637273 	rsbeq	r7, r3, r3, ror r2
    16a0:	2f62696c 	svccs	0x0062696c
    16a4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    16a8:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16ac:	31663233 	cmncc	r6, r3, lsr r2
    16b0:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
    16b4:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
    16b8:	00010063 	andeq	r0, r1, r3, rrx
    16bc:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16c0:	31663233 	cmncc	r6, r3, lsr r2
    16c4:	745f7830 	ldrbvc	r7, [pc], #-2096	; 16cc <__Stack_Size+0x12cc>
    16c8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    16cc:	00020068 	andeq	r0, r2, r8, rrx
    16d0:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    16d4:	31663233 	cmncc	r6, r3, lsr r2
    16d8:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1620 <__Stack_Size+0x1220>
    16dc:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    16e0:	00000200 	andeq	r0, r0, r0, lsl #4
    16e4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    16e8:	30316632 	eorscc	r6, r1, r2, lsr r6
    16ec:	766e5f78 	uqsub16vc	r5, lr, r8
    16f0:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
    16f4:	00000200 	andeq	r0, r0, r0, lsl #4
    16f8:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
    16fc:	336d7865 	cmncc	sp, #6619136	; 0x650000
    1700:	63616d5f 	cmnvs	r1, #6080	; 0x17c0
    1704:	682e6f72 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}
    1708:	00000200 	andeq	r0, r0, r0, lsl #4
    170c:	02050000 	andeq	r0, r5, #0
    1710:	00000000 	andeq	r0, r0, r0
    1714:	15012403 	strne	r2, [r1, #-1027]	; 0x403
    1718:	2f4b2d21 	svccs	0x004b2d21
    171c:	0200302f 	andeq	r3, r0, #47	; 0x2f
    1720:	00220304 	eoreq	r0, r2, r4, lsl #6
    1724:	2c030402 	cfstrscs	mvf0, [r3], {2}
    1728:	03040200 	movweq	r0, #16896	; 0x4200
    172c:	04020022 	streq	r0, [r2], #-34	; 0x22
    1730:	02001e03 	andeq	r1, r0, #3, 28	; 0x30
    1734:	00220304 	eoreq	r0, r2, r4, lsl #6
    1738:	2c030402 	cfstrscs	mvf0, [r3], {2}
    173c:	00040224 	andeq	r0, r4, r4, lsr #4
    1740:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1744:	00000002 	andeq	r0, r0, r2
    1748:	013b0300 	teqeq	fp, r0, lsl #6
    174c:	211e3e15 	tstcs	lr, r5, lsl lr
    1750:	2321212f 	teqcs	r1, #-1073741813	; 0xc000000b
    1754:	213d213e 	teqcs	sp, lr, lsr r1
    1758:	01000602 	tsteq	r0, r2, lsl #12
    175c:	02050001 	andeq	r0, r5, #1
    1760:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
    1764:	0100e103 	tsteq	r0, r3, lsl #2
    1768:	000a0217 	andeq	r0, sl, r7, lsl r2
    176c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1770:	0013d002 	andseq	sp, r3, r2
    1774:	00f40308 	rscseq	r0, r4, r8, lsl #6
    1778:	010a0301 	tsteq	sl, r1, lsl #6
    177c:	03207603 	teqeq	r0, #3145728	; 0x300000
    1780:	28232e0a 	stmdacs	r3!, {r1, r3, r9, sl, fp, sp}
    1784:	242e7803 	strtcs	r7, [lr], #-2051	; 0x803
    1788:	2c313d1c 	ldccs	13, cr3, [r1], #-112	; 0xffffff90
    178c:	1f2c9531 	svcne	0x002c9531
    1790:	2f242b24 	svccs	0x00242b24
    1794:	21312221 	teqcs	r1, r1, lsr #4
    1798:	5049211f 	subpl	r2, r9, pc, lsl r1
    179c:	0a024921 	beq	93c28 <__Stack_Size+0x93828>
    17a0:	00010100 	andeq	r0, r1, r0, lsl #2
    17a4:	00000205 	andeq	r0, r0, r5, lsl #4
    17a8:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    17ac:	2f140101 	svccs	0x00140101
    17b0:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    17b4:	00010100 	andeq	r0, r1, r0, lsl #2
    17b8:	00000205 	andeq	r0, r0, r5, lsl #4
    17bc:	b8030000 	stmdalt	r3, {}	; <UNPREDICTABLE>
    17c0:	02130101 	andseq	r0, r3, #1073741824	; 0x40000000
    17c4:	01010002 	tsteq	r1, r2
    17c8:	00020500 	andeq	r0, r2, r0, lsl #10
    17cc:	03000000 	movweq	r0, #0
    17d0:	130101c4 	movwne	r0, #4548	; 0x11c4
    17d4:	01000202 	tsteq	r0, r2, lsl #4
    17d8:	02050001 	andeq	r0, r5, #1
    17dc:	00000000 	andeq	r0, r0, r0
    17e0:	0101d003 	tsteq	r1, r3
    17e4:	00020213 	andeq	r0, r2, r3, lsl r2
    17e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    17ec:	00000002 	andeq	r0, r0, r2
    17f0:	01dc0300 	bicseq	r0, ip, r0, lsl #6
    17f4:	02021301 	andeq	r1, r2, #67108864	; 0x4000000
    17f8:	00010100 	andeq	r0, r1, r0, lsl #2
    17fc:	00000205 	andeq	r0, r0, r5, lsl #4
    1800:	ea030000 	b	c1808 <__Stack_Size+0xc1408>
    1804:	02160101 	andseq	r0, r6, #1073741824	; 0x40000000
    1808:	01010003 	tsteq	r1, r3
    180c:	00020500 	andeq	r0, r2, r0, lsl #10
    1810:	03000000 	movweq	r0, #0
    1814:	130101f9 	movwne	r0, #4601	; 0x11f9
    1818:	01000202 	tsteq	r0, r2, lsl #4
    181c:	02050001 	andeq	r0, r5, #1
    1820:	00000000 	andeq	r0, r0, r0
    1824:	01028503 	tsteq	r2, r3, lsl #10
    1828:	06022f13 			; <UNDEFINED> instruction: 0x06022f13
    182c:	00010100 	andeq	r0, r1, r0, lsl #2
    1830:	00000205 	andeq	r0, r0, r5, lsl #4
    1834:	92030000 	andls	r0, r3, #0
    1838:	4c190102 	ldfmis	f0, [r9], {2}
    183c:	02660903 	rsbeq	r0, r6, #49152	; 0xc000
    1840:	01010006 	tsteq	r1, r6
    1844:	00020500 	andeq	r0, r2, r0, lsl #10
    1848:	03000000 	movweq	r0, #0
    184c:	160102ae 	strne	r0, [r1], -lr, lsr #5
    1850:	01000602 	tsteq	r0, r2, lsl #12
    1854:	02050001 	andeq	r0, r5, #1
    1858:	00000000 	andeq	r0, r0, r0
    185c:	0102bd03 	tsteq	r2, r3, lsl #26
    1860:	000c0216 	andeq	r0, ip, r6, lsl r2
    1864:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1868:	00000002 	andeq	r0, r0, r2
    186c:	02cd0300 	sbceq	r0, sp, #0, 6
    1870:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    1874:	01010006 	tsteq	r1, r6
    1878:	00020500 	andeq	r0, r2, r0, lsl #10
    187c:	03000000 	movweq	r0, #0
    1880:	190102da 	stmdbne	r1, {r1, r3, r4, r6, r7, r9}
    1884:	6609034c 	strvs	r0, [r9], -ip, asr #6
    1888:	01000602 	tsteq	r0, r2, lsl #12
    188c:	02050001 	andeq	r0, r5, #1
    1890:	00000000 	andeq	r0, r0, r0
    1894:	0102f703 	tsteq	r2, r3, lsl #14
    1898:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    189c:	00010100 	andeq	r0, r1, r0, lsl #2
    18a0:	14540205 	ldrbne	r0, [r4], #-517	; 0x205
    18a4:	89030800 	stmdbhi	r3, {fp}
    18a8:	02170103 	andseq	r0, r7, #-1073741824	; 0xc0000000
    18ac:	0101000a 	tsteq	r1, sl
    18b0:	68020500 	stmdavs	r2, {r8, sl}
    18b4:	03080014 	movweq	r0, #32788	; 0x8014
    18b8:	21010399 			; <UNDEFINED> instruction: 0x21010399
    18bc:	0402003d 	streq	r0, [r2], #-61	; 0x3d
    18c0:	06022f01 	streq	r2, [r2], -r1, lsl #30
    18c4:	00010100 	andeq	r0, r1, r0, lsl #2
    18c8:	00000205 	andeq	r0, r0, r5, lsl #4
    18cc:	a7030000 	strge	r0, [r3, -r0]
    18d0:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    18d4:	01010008 	tsteq	r1, r8
    18d8:	00020500 	andeq	r0, r2, r0, lsl #10
    18dc:	03000000 	movweq	r0, #0
    18e0:	270103ba 			; <UNDEFINED> instruction: 0x270103ba
    18e4:	0232221e 	eorseq	r2, r2, #-536870911	; 0xe0000001
    18e8:	01010007 	tsteq	r1, r7
    18ec:	00020500 	andeq	r0, r2, r0, lsl #10
    18f0:	03000000 	movweq	r0, #0
    18f4:	190103d8 	stmdbne	r1, {r3, r4, r6, r7, r8, r9}
    18f8:	0240225a 	subeq	r2, r0, #-1610612731	; 0xa0000005
    18fc:	01010007 	tsteq	r1, r7
    1900:	00020500 	andeq	r0, r2, r0, lsl #10
    1904:	03000000 	movweq	r0, #0
    1908:	03010481 	movweq	r0, #5249	; 0x1481
    190c:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    1910:	20090320 	andcs	r0, r9, r0, lsr #6
    1914:	3f1e314b 	svccc	0x001e314b
    1918:	26702d25 	ldrbtcs	r2, [r0], -r5, lsr #26
    191c:	3d221e23 	stccc	14, cr1, [r2, #-140]!	; 0xffffff74
    1920:	24207803 	strtcs	r7, [r0], #-2051	; 0x803
    1924:	00060224 	andeq	r0, r6, r4, lsr #4
    1928:	05000101 	streq	r0, [r0, #-257]	; 0x101
    192c:	00000002 	andeq	r0, r0, r2
    1930:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    1934:	010c0301 	tsteq	ip, r1, lsl #6
    1938:	0330301c 	teqeq	r0, #28
    193c:	07022e0b 	streq	r2, [r2, -fp, lsl #28]
    1940:	00010100 	andeq	r0, r1, r0, lsl #2
    1944:	00000205 	andeq	r0, r0, r5, lsl #4
    1948:	d0030000 	andle	r0, r3, r0
    194c:	09030104 	stmdbeq	r3, {r2, r8}
    1950:	02301e01 	eorseq	r1, r0, #1, 28
    1954:	01010009 	tsteq	r1, r9
    1958:	00020500 	andeq	r0, r2, r0, lsl #10
    195c:	03000000 	movweq	r0, #0
    1960:	030104e8 	movweq	r0, #5352	; 0x14e8
    1964:	301e0109 	andscc	r0, lr, r9, lsl #2
    1968:	01000902 	tsteq	r0, r2, lsl #18
    196c:	02050001 	andeq	r0, r5, #1
    1970:	00000000 	andeq	r0, r0, r0
    1974:	01058603 	tsteq	r5, r3, lsl #12
    1978:	1c010c03 	stcne	12, cr0, [r1], {3}
    197c:	0b033030 	bleq	cda44 <__Stack_Size+0xcd644>
    1980:	0007022e 	andeq	r0, r7, lr, lsr #4
    1984:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1988:	00000002 	andeq	r0, r0, r2
    198c:	05ae0300 	streq	r0, [lr, #768]!	; 0x300
    1990:	223f1901 	eorscs	r1, pc, #16384	; 0x4000
    1994:	2e7a0330 	mrccs	3, 3, r0, cr10, cr0, {1}
    1998:	40223d36 	eormi	r3, r2, r6, lsr sp
    199c:	04022333 	streq	r2, [r2], #-819	; 0x333
    19a0:	00010100 	andeq	r0, r1, r0, lsl #2
    19a4:	00000205 	andeq	r0, r0, r5, lsl #4
    19a8:	dc030000 	stcle	0, cr0, [r3], {-0}
    19ac:	09030105 	stmdbeq	r3, {r0, r2, r8}
    19b0:	23323020 	teqcs	r2, #32
    19b4:	01000402 	tsteq	r0, r2, lsl #8
    19b8:	00031901 	andeq	r1, r3, r1, lsl #18
    19bc:	70000200 	andvc	r0, r0, r0, lsl #4
    19c0:	02000000 	andeq	r0, r0, #0
    19c4:	0d0efb01 	vstreq	d15, [lr, #-4]
    19c8:	01010100 	mrseq	r0, (UNDEF: 17)
    19cc:	00000001 	andeq	r0, r0, r1
    19d0:	01000001 	tsteq	r0, r1
    19d4:	2f62696c 	svccs	0x0062696c
    19d8:	00637273 	rsbeq	r7, r3, r3, ror r2
    19dc:	2f62696c 	svccs	0x0062696c
    19e0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    19e4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    19e8:	31663233 	cmncc	r6, r3, lsr r2
    19ec:	725f7830 	subsvc	r7, pc, #48, 16	; 0x300000
    19f0:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    19f4:	00000100 	andeq	r0, r0, r0, lsl #2
    19f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    19fc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a00:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1a04:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1a08:	00000200 	andeq	r0, r0, r0, lsl #4
    1a0c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1a10:	30316632 	eorscc	r6, r1, r2, lsr r6
    1a14:	616d5f78 	smcvs	54776	; 0xd5f8
    1a18:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1a1c:	73000002 	movwvc	r0, #2
    1a20:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1a24:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1a28:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1a2c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1a30:	00000000 	andeq	r0, r0, r0
    1a34:	14800205 	strne	r0, [r0], #517	; 0x205
    1a38:	fc030800 	stc2	8, cr0, [r3], {-0}
    1a3c:	5b140100 	blpl	501e44 <__Stack_Size+0x501a44>
    1a40:	4d4d694d 	stclmi	9, cr6, [sp, #-308]	; 0xfffffecc
    1a44:	01000702 	tsteq	r0, r2, lsl #14
    1a48:	02050001 	andeq	r0, r5, #1
    1a4c:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
    1a50:	01019f03 	tsteq	r1, r3, lsl #30
    1a54:	7a032618 	bvc	cb2bc <__Stack_Size+0xcaebc>
    1a58:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    1a5c:	0008024f 	andeq	r0, r8, pc, asr #4
    1a60:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a64:	00000002 	andeq	r0, r0, r2
    1a68:	01e90300 	mvneq	r0, r0, lsl #6
    1a6c:	31311801 	teqcc	r1, r1, lsl #16
    1a70:	00040231 	andeq	r0, r4, r1, lsr r2
    1a74:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1a78:	00000002 	andeq	r0, r0, r2
    1a7c:	02860300 	addeq	r0, r6, #0, 6
    1a80:	06021601 	streq	r1, [r2], -r1, lsl #12
    1a84:	00010100 	andeq	r0, r1, r0, lsl #2
    1a88:	14f40205 	ldrbtne	r0, [r4], #517	; 0x205
    1a8c:	9f030800 	svcls	0x00030800
    1a90:	31190102 	tstcc	r9, r2, lsl #2
    1a94:	0402233f 	streq	r2, [r2], #-831	; 0x33f
    1a98:	00010100 	andeq	r0, r1, r0, lsl #2
    1a9c:	15080205 	strne	r0, [r8, #-517]	; 0x205
    1aa0:	bc030800 	stclt	8, cr0, [r3], {-0}
    1aa4:	02160102 	andseq	r0, r6, #-2147483648	; 0x80000000
    1aa8:	01010006 	tsteq	r1, r6
    1aac:	14020500 	strne	r0, [r2], #-1280	; 0x500
    1ab0:	03080015 	movweq	r0, #32789	; 0x8015
    1ab4:	180102cf 	stmdane	r1, {r0, r1, r2, r3, r6, r7, r9}
    1ab8:	02233131 	eoreq	r3, r3, #1073741836	; 0x4000000c
    1abc:	01010005 	tsteq	r1, r5
    1ac0:	28020500 	stmdacs	r2, {r8, sl}
    1ac4:	03080015 	movweq	r0, #32789	; 0x8015
    1ac8:	130102ed 	movwne	r0, #4845	; 0x12ed
    1acc:	0006022f 	andeq	r0, r6, pc, lsr #4
    1ad0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ad4:	00153802 	andseq	r3, r5, r2, lsl #16
    1ad8:	03840308 	orreq	r0, r4, #8, 6	; 0x20000000
    1adc:	31311801 	teqcc	r1, r1, lsl #16
    1ae0:	00050223 	andeq	r0, r5, r3, lsr #4
    1ae4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1ae8:	00154c02 	andseq	r4, r5, r2, lsl #24
    1aec:	03a50308 			; <UNDEFINED> instruction: 0x03a50308
    1af0:	31311801 	teqcc	r1, r1, lsl #16
    1af4:	00050223 	andeq	r0, r5, r3, lsr #4
    1af8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1afc:	00156002 	andseq	r6, r5, r2
    1b00:	03c60308 	biceq	r0, r6, #8, 6	; 0x20000000
    1b04:	31311801 	teqcc	r1, r1, lsl #16
    1b08:	00040231 	andeq	r0, r4, r1, lsr r2
    1b0c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b10:	00000002 	andeq	r0, r0, r2
    1b14:	03e90300 	mvneq	r0, #0, 6
    1b18:	231d2801 	tstcs	sp, #65536	; 0x10000
    1b1c:	00070233 	andeq	r0, r7, r3, lsr r2
    1b20:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b24:	00157402 	andseq	r7, r5, r2, lsl #8
    1b28:	04880308 	streq	r0, [r8], #776	; 0x308
    1b2c:	06021601 	streq	r1, [r2], -r1, lsl #12
    1b30:	00010100 	andeq	r0, r1, r0, lsl #2
    1b34:	00000205 	andeq	r0, r0, r5, lsl #4
    1b38:	9d030000 	stcls	0, cr0, [r3, #-0]
    1b3c:	31180104 	tstcc	r8, r4, lsl #2
    1b40:	05022331 	streq	r2, [r2, #-817]	; 0x331
    1b44:	00010100 	andeq	r0, r1, r0, lsl #2
    1b48:	00000205 	andeq	r0, r0, r5, lsl #4
    1b4c:	bc030000 	stclt	0, cr0, [r3], {-0}
    1b50:	34180104 	ldrcc	r0, [r8], #-260	; 0x104
    1b54:	23207a03 	teqcs	r0, #12288	; 0x3000
    1b58:	24214e23 	strtcs	r4, [r1], #-3619	; 0xe23
    1b5c:	01000502 	tsteq	r0, r2, lsl #10
    1b60:	02050001 	andeq	r0, r5, #1
    1b64:	00000000 	andeq	r0, r0, r0
    1b68:	0104e303 	tsteq	r4, r3, lsl #6
    1b6c:	00060216 	andeq	r0, r6, r6, lsl r2
    1b70:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1b74:	00000002 	andeq	r0, r0, r2
    1b78:	04f90300 	ldrbteq	r0, [r9], #768	; 0x300
    1b7c:	08021701 	stmdaeq	r2, {r0, r8, r9, sl, ip}
    1b80:	00010100 	andeq	r0, r1, r0, lsl #2
    1b84:	00000205 	andeq	r0, r0, r5, lsl #4
    1b88:	8c030000 	stchi	0, cr0, [r3], {-0}
    1b8c:	02160105 	andseq	r0, r6, #1073741825	; 0x40000001
    1b90:	01010006 	tsteq	r1, r6
    1b94:	80020500 	andhi	r0, r2, r0, lsl #10
    1b98:	03080015 	movweq	r0, #32789	; 0x8015
    1b9c:	1601059c 			; <UNDEFINED> instruction: 0x1601059c
    1ba0:	513e241c 	teqpl	lr, ip, lsl r4
    1ba4:	321e2333 	andscc	r2, lr, #-872415232	; 0xcc000000
    1ba8:	3f27321c 	svccc	0x0027321c
    1bac:	3c0c0332 	stccc	3, cr0, [ip], {50}	; 0x32
    1bb0:	4d321f22 	ldcmi	15, cr1, [r2, #-136]!	; 0xffffff78
    1bb4:	214d3221 	cmpcs	sp, r1, lsr #4
    1bb8:	2f213f32 	svccs	0x00213f32
    1bbc:	000d0231 	andeq	r0, sp, r1, lsr r2
    1bc0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1bc4:	00000002 	andeq	r0, r0, r2
    1bc8:	06800300 	streq	r0, [r0], r0, lsl #6
    1bcc:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1bd0:	00070232 	andeq	r0, r7, r2, lsr r2
    1bd4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1bd8:	00160402 	andseq	r0, r6, r2, lsl #8
    1bdc:	06a10308 	strteq	r0, [r1], r8, lsl #6
    1be0:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1be4:	00070232 	andeq	r0, r7, r2, lsr r2
    1be8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1bec:	00161c02 	andseq	r1, r6, r2, lsl #24
    1bf0:	06c30308 	strbeq	r0, [r3], r8, lsl #6
    1bf4:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1bf8:	00070232 	andeq	r0, r7, r2, lsr r2
    1bfc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c00:	00163402 	andseq	r3, r6, r2, lsl #8
    1c04:	06e30308 	strbteq	r0, [r3], r8, lsl #6
    1c08:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c0c:	00070232 	andeq	r0, r7, r2, lsr r2
    1c10:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c14:	00164c02 	andseq	r4, r6, r2, lsl #24
    1c18:	07840308 	streq	r0, [r4, r8, lsl #6]
    1c1c:	221e2701 	andscs	r2, lr, #262144	; 0x40000
    1c20:	00070232 	andeq	r0, r7, r2, lsr r2
    1c24:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1c28:	00000002 	andeq	r0, r0, r2
    1c2c:	079c0300 	ldreq	r0, [ip, r0, lsl #6]
    1c30:	06021601 	streq	r1, [r2], -r1, lsl #12
    1c34:	00010100 	andeq	r0, r1, r0, lsl #2
    1c38:	00000205 	andeq	r0, r0, r5, lsl #4
    1c3c:	ac030000 	stcge	0, cr0, [r3], {-0}
    1c40:	02160107 	andseq	r0, r6, #-1073741823	; 0xc0000001
    1c44:	01010006 	tsteq	r1, r6
    1c48:	00020500 	andeq	r0, r2, r0, lsl #10
    1c4c:	03000000 	movweq	r0, #0
    1c50:	170107c1 	strne	r0, [r1, -r1, asr #15]
    1c54:	01000602 	tsteq	r0, r2, lsl #12
    1c58:	02050001 	andeq	r0, r5, #1
    1c5c:	08001664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip}
    1c60:	0107dd03 	tsteq	r7, r3, lsl #26
    1c64:	22010903 	andcs	r0, r1, #49152	; 0xc000
    1c68:	3222303e 	eorcc	r3, r2, #62	; 0x3e
    1c6c:	4a0b0326 	bmi	2c290c <__Stack_Size+0x2c250c>
    1c70:	01000602 	tsteq	r0, r2, lsl #12
    1c74:	02050001 	andeq	r0, r5, #1
    1c78:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
    1c7c:	0101c603 	tsteq	r1, r3, lsl #12
    1c80:	04020021 	streq	r0, [r2], #-33	; 0x21
    1c84:	02003502 	andeq	r3, r0, #8388608	; 0x800000
    1c88:	003d0204 	eorseq	r0, sp, r4, lsl #4
    1c8c:	3d020402 	cfstrscc	mvf0, [r2, #-8]
    1c90:	01040200 	mrseq	r0, R12_usr
    1c94:	4d062006 	stcmi	0, cr2, [r6, #-24]	; 0xffffffe8
    1c98:	023c0a03 	eorseq	r0, ip, #12288	; 0x3000
    1c9c:	01010006 	tsteq	r1, r6
    1ca0:	bc020500 	cfstr32lt	mvfx0, [r2], {-0}
    1ca4:	03080016 	movweq	r0, #32790	; 0x8016
    1ca8:	14010890 	strne	r0, [r1], #-2192	; 0x890
    1cac:	01000802 	tsteq	r0, r2, lsl #16
    1cb0:	02050001 	andeq	r0, r5, #1
    1cb4:	00000000 	andeq	r0, r0, r0
    1cb8:	0108a403 	tsteq	r8, r3, lsl #8
    1cbc:	3c0b0319 	stccc	3, cr0, [fp], {25}
    1cc0:	01000702 	tsteq	r0, r2, lsl #14
    1cc4:	02050001 	andeq	r0, r5, #1
    1cc8:	00000000 	andeq	r0, r0, r0
    1ccc:	0108c703 	tsteq	r8, r3, lsl #14
    1cd0:	00060218 	andeq	r0, r6, r8, lsl r2
    1cd4:	09310101 	ldmdbeq	r1!, {r0, r8}
    1cd8:	00020000 	andeq	r0, r2, r0
    1cdc:	00000083 	andeq	r0, r0, r3, lsl #1
    1ce0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1ce4:	0101000d 	tsteq	r1, sp
    1ce8:	00000101 	andeq	r0, r0, r1, lsl #2
    1cec:	00000100 	andeq	r0, r0, r0, lsl #2
    1cf0:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    1cf4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1cf8:	62696c00 	rsbvs	r6, r9, #0, 24
    1cfc:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d00:	74730000 	ldrbtvc	r0, [r3], #-0
    1d04:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1d08:	5f783031 	svcpl	0x00783031
    1d0c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1d10:	00010063 	andeq	r0, r1, r3, rrx
    1d14:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d18:	31663233 	cmncc	r6, r3, lsr r2
    1d1c:	745f7830 	ldrbvc	r7, [pc], #-2096	; 1d24 <__Stack_Size+0x1924>
    1d20:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    1d24:	00020068 	andeq	r0, r2, r8, rrx
    1d28:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    1d2c:	31663233 	cmncc	r6, r3, lsr r2
    1d30:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]	; 1c78 <__Stack_Size+0x1878>
    1d34:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    1d38:	00000200 	andeq	r0, r0, r0, lsl #4
    1d3c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1d40:	30316632 	eorscc	r6, r1, r2, lsr r6
    1d44:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1d48:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    1d4c:	73000002 	movwvc	r0, #2
    1d50:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1d54:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1d58:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1d5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1d60:	00000000 	andeq	r0, r0, r0
    1d64:	00000205 	andeq	r0, r0, r5, lsl #4
    1d68:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    1d6c:	68240117 	stmdavs	r4!, {r0, r1, r2, r4, r8}
    1d70:	23211f21 	teqcs	r1, #33, 30	; 0x84
    1d74:	235c2b40 	cmpcs	ip, #64, 22	; 0x10000
    1d78:	00020221 	andeq	r0, r2, r1, lsr #4
    1d7c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1d80:	00000002 	andeq	r0, r0, r2
    1d84:	189c0300 	ldmne	ip, {r8, r9}
    1d88:	21682401 	cmncs	r8, r1, lsl #8
    1d8c:	33242a24 	teqcc	r4, #36, 20	; 0x24000
    1d90:	242a3263 	strtcs	r3, [sl], #-611	; 0x263
    1d94:	02022123 	andeq	r2, r2, #-1073741816	; 0xc0000008
    1d98:	00010100 	andeq	r0, r1, r0, lsl #2
    1d9c:	00000205 	andeq	r0, r0, r5, lsl #4
    1da0:	86030000 	strhi	r0, [r3], -r0
    1da4:	ec240101 	stfs	f0, [r4], #-4
    1da8:	2e77034b 	cdpcs	3, 7, cr0, cr7, cr11, {2}
    1dac:	03591508 	cmpeq	r9, #8, 10	; 0x2000000
    1db0:	034b3c09 	movteq	r3, #48137	; 0xbc09
    1db4:	61032e1f 	tstvs	r3, pc, lsl lr
    1db8:	324b322e 	subcc	r3, fp, #-536870910	; 0xe0000002
    1dbc:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1dc0:	4259324b 	subsmi	r3, r9, #-1342177276	; 0xb0000004
    1dc4:	022e7a03 	eoreq	r7, lr, #12288	; 0x3000
    1dc8:	01010009 	tsteq	r1, r9
    1dcc:	cc020500 	cfstr32gt	mvfx0, [r2], {-0}
    1dd0:	03080016 	movweq	r0, #32790	; 0x8016
    1dd4:	190101c6 	stmdbne	r1, {r1, r2, r6, r7, r8}
    1dd8:	31317759 	teqcc	r1, r9, asr r7
    1ddc:	04020030 	streq	r0, [r2], #-48	; 0x30
    1de0:	063c0601 	ldrteq	r0, [ip], -r1, lsl #12
    1de4:	0005024d 	andeq	r0, r5, sp, asr #4
    1de8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1dec:	00000002 	andeq	r0, r0, r2
    1df0:	01ed0300 	mvneq	r0, r0, lsl #6
    1df4:	010a0301 	tsteq	sl, r1, lsl #6
    1df8:	03207603 	teqeq	r0, #3145728	; 0x300000
    1dfc:	235b200a 	cmpcs	fp, #10
    1e00:	501d2623 	andspl	r2, sp, r3, lsr #12
    1e04:	09033f2b 	stmdbeq	r3, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp}
    1e08:	2077032e 	rsbscs	r0, r7, lr, lsr #6
    1e0c:	22200903 	eorcs	r0, r0, #49152	; 0xc000
    1e10:	6903251b 	stmdbvs	r3, {r0, r1, r3, r4, r8, sl, sp}
    1e14:	20120320 	andscs	r0, r2, r0, lsr #6
    1e18:	04020025 	streq	r0, [r2], #-37	; 0x25
    1e1c:	06200601 	strteq	r0, [r0], -r1, lsl #12
    1e20:	034a1503 	movteq	r1, #42243	; 0xa503
    1e24:	311d2e76 	tstcc	sp, r6, ror lr
    1e28:	1c351d26 	ldcne	13, cr1, [r5], #-152	; 0xffffff68
    1e2c:	314a0a03 	cmpcc	sl, r3, lsl #20
    1e30:	05022323 	streq	r2, [r2, #-803]	; 0x323
    1e34:	00010100 	andeq	r0, r1, r0, lsl #2
    1e38:	00000205 	andeq	r0, r0, r5, lsl #4
    1e3c:	c8030000 	stmdagt	r3, {}	; <UNPREDICTABLE>
    1e40:	0a030102 	beq	c2250 <__Stack_Size+0xc1e50>
    1e44:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1e48:	5b200a03 	blpl	80465c <__Stack_Size+0x80425c>
    1e4c:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1e50:	232b314d 	teqcs	fp, #1073741843	; 0x40000013
    1e54:	31231d23 	teqcc	r3, r3, lsr #26
    1e58:	03206e03 	teqeq	r0, #3, 28	; 0x30
    1e5c:	1d312012 	ldcne	0, cr2, [r1, #-72]!	; 0xffffffb8
    1e60:	02002223 	andeq	r2, r0, #805306370	; 0x30000002
    1e64:	3c060104 	stfccs	f0, [r6], {4}
    1e68:	1d315206 	lfmne	f5, 4, [r1, #-24]!	; 0xffffffe8
    1e6c:	403f3123 	eorsmi	r3, pc, r3, lsr #2
    1e70:	2079033f 	rsbscs	r0, r9, pc, lsr r3
    1e74:	234e3127 	movtcs	r3, #57639	; 0xe127
    1e78:	00040223 	andeq	r0, r4, r3, lsr #4
    1e7c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1e80:	00000002 	andeq	r0, r0, r2
    1e84:	03a40300 			; <UNDEFINED> instruction: 0x03a40300
    1e88:	010a0301 	tsteq	sl, r1, lsl #6
    1e8c:	03207603 	teqeq	r0, #3145728	; 0x300000
    1e90:	235b200a 	cmpcs	fp, #10
    1e94:	501d2623 	andspl	r2, sp, r3, lsr #12
    1e98:	1d23232b 	stcne	3, cr2, [r3, #-172]!	; 0xffffff54
    1e9c:	6e033123 	adfvssp	f3, f3, f3
    1ea0:	20120320 	andscs	r0, r2, r0, lsr #6
    1ea4:	22231d31 	eorcs	r1, r3, #3136	; 0xc40
    1ea8:	01040200 	mrseq	r0, R12_usr
    1eac:	52063c06 	andpl	r3, r6, #1536	; 0x600
    1eb0:	200a0331 	andcs	r0, sl, r1, lsr r3
    1eb4:	232e7303 	teqcs	lr, #201326592	; 0xc000000
    1eb8:	03233531 	teqeq	r3, #205520896	; 0xc400000
    1ebc:	0a032076 	beq	ca09c <__Stack_Size+0xc9c9c>
    1ec0:	2e790320 	cdpcs	3, 7, cr0, cr9, cr0, {1}
    1ec4:	03200a03 	teqeq	r0, #12288	; 0x3000
    1ec8:	0a032076 	beq	ca0a8 <__Stack_Size+0xc9ca8>
    1ecc:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    1ed0:	24200a03 	strtcs	r0, [r0], #-2563	; 0xa03
    1ed4:	04022323 	streq	r2, [r2], #-803	; 0x323
    1ed8:	00010100 	andeq	r0, r1, r0, lsl #2
    1edc:	00000205 	andeq	r0, r0, r5, lsl #4
    1ee0:	80030000 	andhi	r0, r3, r0
    1ee4:	0a030104 	beq	c22fc <__Stack_Size+0xc1efc>
    1ee8:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1eec:	5b200a03 	blpl	804700 <__Stack_Size+0x804300>
    1ef0:	1d262323 	stcne	3, cr2, [r6, #-140]!	; 0xffffff74
    1ef4:	23312b50 	teqcs	r1, #80, 22	; 0x14000
    1ef8:	0331231d 	teqeq	r1, #1946157056	; 0x74000000
    1efc:	1203206e 	andne	r2, r3, #110	; 0x6e
    1f00:	74033120 	strvc	r3, [r3], #-288	; 0x120
    1f04:	200c0320 	andcs	r0, ip, r0, lsr #6
    1f08:	00251b30 	eoreq	r1, r5, r0, lsr fp
    1f0c:	06010402 	streq	r0, [r1], -r2, lsl #8
    1f10:	1d52062e 	ldclne	6, cr0, [r2, #-184]	; 0xffffff48
    1f14:	23234031 	teqcs	r3, #49	; 0x31
    1f18:	01000402 	tsteq	r0, r2, lsl #8
    1f1c:	02050001 	andeq	r0, r5, #1
    1f20:	00000000 	andeq	r0, r0, r0
    1f24:	0105d103 	tsteq	r5, r3, lsl #2
    1f28:	08010d03 	stmdaeq	r1, {r0, r1, r8, sl, fp}
    1f2c:	00010100 	andeq	r0, r1, r0, lsl #2
    1f30:	00000205 	andeq	r0, r0, r5, lsl #4
    1f34:	ee030000 	cdp	0, 0, cr0, cr3, cr0, {0}
    1f38:	3d140105 	ldfccs	f0, [r4, #-20]	; 0xffffffec
    1f3c:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    1f40:	01010002 	tsteq	r1, r2
    1f44:	00020500 	andeq	r0, r2, r0, lsl #10
    1f48:	03000000 	movweq	r0, #0
    1f4c:	14010680 	strne	r0, [r1], #-1664	; 0x680
    1f50:	2121212f 	teqcs	r1, pc, lsr #2
    1f54:	02212121 	eoreq	r2, r1, #1073741832	; 0x40000008
    1f58:	01010002 	tsteq	r1, r2
    1f5c:	00020500 	andeq	r0, r2, r0, lsl #10
    1f60:	03000000 	movweq	r0, #0
    1f64:	14010695 	strne	r0, [r1], #-1685	; 0x695
    1f68:	21211e22 	teqcs	r1, r2, lsr #28
    1f6c:	02022121 	andeq	r2, r2, #1073741832	; 0x40000008
    1f70:	00010100 	andeq	r0, r1, r0, lsl #2
    1f74:	00000205 	andeq	r0, r0, r5, lsl #4
    1f78:	a7030000 	strge	r0, [r3, -r0]
    1f7c:	2f140106 	svccs	0x00140106
    1f80:	21212121 	teqcs	r1, r1, lsr #2
    1f84:	00020221 	andeq	r0, r2, r1, lsr #4
    1f88:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1f8c:	00170802 	andseq	r0, r7, r2, lsl #16
    1f90:	06bc0308 	ldrteq	r0, [ip], r8, lsl #6
    1f94:	231d1a01 	tstcs	sp, #4096	; 0x1000
    1f98:	0006024f 	andeq	r0, r6, pc, asr #4
    1f9c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fa0:	00000002 	andeq	r0, r0, r2
    1fa4:	06d70300 	ldrbeq	r0, [r7], r0, lsl #6
    1fa8:	232b1a01 	teqcs	fp, #4096	; 0x1000
    1fac:	0005026b 	andeq	r0, r5, fp, ror #4
    1fb0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fb4:	00172002 	andseq	r2, r7, r2
    1fb8:	06fd0308 	ldrbteq	r0, [sp], r8, lsl #6
    1fbc:	010a0301 	tsteq	sl, r1, lsl #6
    1fc0:	0233232b 	eorseq	r2, r3, #-1409286144	; 0xac000000
    1fc4:	01010004 	tsteq	r1, r4
    1fc8:	00020500 	andeq	r0, r2, r0, lsl #10
    1fcc:	03000000 	movweq	r0, #0
    1fd0:	190107a0 	stmdbne	r1, {r5, r7, r8, r9, sl}
    1fd4:	01000202 	tsteq	r0, r2, lsl #4
    1fd8:	02050001 	andeq	r0, r5, #1
    1fdc:	00000000 	andeq	r0, r0, r0
    1fe0:	0107bf03 	tsteq	r7, r3, lsl #30
    1fe4:	00040219 	andeq	r0, r4, r9, lsl r2
    1fe8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    1fec:	00000002 	andeq	r0, r0, r2
    1ff0:	07dc0300 	ldrbeq	r0, [ip, r0, lsl #6]
    1ff4:	010a0301 	tsteq	sl, r1, lsl #6
    1ff8:	0233232b 	eorseq	r2, r3, #-1409286144	; 0xac000000
    1ffc:	01010004 	tsteq	r1, r4
    2000:	00020500 	andeq	r0, r2, r0, lsl #10
    2004:	03000000 	movweq	r0, #0
    2008:	170107f8 			; <UNDEFINED> instruction: 0x170107f8
    200c:	01000702 	tsteq	r0, r2, lsl #14
    2010:	02050001 	andeq	r0, r5, #1
    2014:	00000000 	andeq	r0, r0, r0
    2018:	01088e03 	tsteq	r8, r3, lsl #28
    201c:	01029203 	tsteq	r2, r3, lsl #4
    2020:	03234d23 	teqeq	r3, #2240	; 0x8c0
    2024:	02207dee 	eoreq	r7, r0, #15232	; 0x3b80
    2028:	01010006 	tsteq	r1, r6
    202c:	00020500 	andeq	r0, r2, r0, lsl #10
    2030:	03000000 	movweq	r0, #0
    2034:	200108ae 	andcs	r0, r1, lr, lsr #17
    2038:	20780328 	rsbscs	r0, r8, r8, lsr #6
    203c:	2c2e0a03 	stccs	10, cr0, [lr], #-12
    2040:	e4034022 	str	r4, [r3], #-34	; 0x22
    2044:	4d232e01 	stcmi	14, cr2, [r3, #-4]!
    2048:	7e9a0323 	cdpvc	3, 9, cr0, cr10, cr3, {1}
    204c:	00060220 	andeq	r0, r6, r0, lsr #4
    2050:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2054:	00000002 	andeq	r0, r0, r2
    2058:	09b20300 	ldmibeq	r2!, {r8, r9}
    205c:	20090301 	andcs	r0, r9, r1, lsl #6
    2060:	02233f3f 	eoreq	r3, r3, #63, 30	; 0xfc
    2064:	01010002 	tsteq	r1, r2
    2068:	00020500 	andeq	r0, r2, r0, lsl #10
    206c:	03000000 	movweq	r0, #0
    2070:	200108dc 	ldrdcs	r0, [r1], -ip
    2074:	31200a03 	teqcc	r0, r3, lsl #20
    2078:	02314b28 	eorseq	r4, r1, #40, 22	; 0xa000
    207c:	01010002 	tsteq	r1, r2
    2080:	00020500 	andeq	r0, r2, r0, lsl #10
    2084:	03000000 	movweq	r0, #0
    2088:	2001098e 	andcs	r0, r1, lr, lsl #19
    208c:	06023128 	streq	r3, [r2], -r8, lsr #2
    2090:	00010100 	andeq	r0, r1, r0, lsl #2
    2094:	17320205 	ldrne	r0, [r2, -r5, lsl #4]!
    2098:	d6030800 	strle	r0, [r3], -r0, lsl #16
    209c:	23180109 	tstcs	r8, #1073741826	; 0x40000002
    20a0:	01000202 	tsteq	r0, r2, lsl #4
    20a4:	02050001 	andeq	r0, r5, #1
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	0109f203 	tsteq	r9, r3, lsl #4
    20b0:	234d2319 	movtcs	r2, #54041	; 0xd319
    20b4:	01000202 	tsteq	r0, r2, lsl #4
    20b8:	02050001 	andeq	r0, r5, #1
    20bc:	00000000 	andeq	r0, r0, r0
    20c0:	010a9803 	tsteq	sl, r3, lsl #16
    20c4:	234d231a 	movtcs	r2, #54042	; 0xd31a
    20c8:	01000202 	tsteq	r0, r2, lsl #4
    20cc:	02050001 	andeq	r0, r5, #1
    20d0:	00000000 	andeq	r0, r0, r0
    20d4:	010ac603 	tsteq	sl, r3, lsl #12
    20d8:	23200c03 	teqcs	r0, #768	; 0x300
    20dc:	79032723 	stmdbvc	r3, {r0, r1, r5, r8, r9, sl, sp}
    20e0:	0332272e 	teqeq	r2, #12058624	; 0xb80000
    20e4:	2a322e78 	bcs	c8dacc <__Stack_Size+0xc8d6cc>
    20e8:	32251c24 	eorcc	r1, r5, #36, 24	; 0x2400
    20ec:	242e7803 	strtcs	r7, [lr], #-2051	; 0x803
    20f0:	23232332 	teqcs	r3, #-939524096	; 0xc8000000
    20f4:	01000202 	tsteq	r0, r2, lsl #4
    20f8:	02050001 	andeq	r0, r5, #1
    20fc:	00000000 	andeq	r0, r0, r0
    2100:	010aff03 	tsteq	sl, r3, lsl #30
    2104:	234d2319 	movtcs	r2, #54041	; 0xd319
    2108:	01000202 	tsteq	r0, r2, lsl #4
    210c:	02050001 	andeq	r0, r5, #1
    2110:	00000000 	andeq	r0, r0, r0
    2114:	010ba103 	tsteq	fp, r3, lsl #2
    2118:	3f4d2319 	svccc	0x004d2319
    211c:	01000202 	tsteq	r0, r2, lsl #4
    2120:	02050001 	andeq	r0, r5, #1
    2124:	00000000 	andeq	r0, r0, r0
    2128:	010bc303 	tsteq	fp, r3, lsl #6
    212c:	234d2319 	movtcs	r2, #54041	; 0xd319
    2130:	01000202 	tsteq	r0, r2, lsl #4
    2134:	02050001 	andeq	r0, r5, #1
    2138:	00000000 	andeq	r0, r0, r0
    213c:	010be503 	tsteq	fp, r3, lsl #10
    2140:	3f4d2318 	svccc	0x004d2318
    2144:	01000202 	tsteq	r0, r2, lsl #4
    2148:	02050001 	andeq	r0, r5, #1
    214c:	00000000 	andeq	r0, r0, r0
    2150:	010c8203 	tsteq	ip, r3, lsl #4
    2154:	4f231d1a 	svcmi	0x00231d1a
    2158:	01000602 	tsteq	r0, r2, lsl #12
    215c:	02050001 	andeq	r0, r5, #1
    2160:	00000000 	andeq	r0, r0, r0
    2164:	010c9d03 	tsteq	ip, r3, lsl #26
    2168:	4f231d1a 	svcmi	0x00231d1a
    216c:	01000602 	tsteq	r0, r2, lsl #12
    2170:	02050001 	andeq	r0, r5, #1
    2174:	00000000 	andeq	r0, r0, r0
    2178:	010cb903 	tsteq	ip, r3, lsl #18
    217c:	4f231d1a 	svcmi	0x00231d1a
    2180:	01000602 	tsteq	r0, r2, lsl #12
    2184:	02050001 	andeq	r0, r5, #1
    2188:	00000000 	andeq	r0, r0, r0
    218c:	010cd503 	tsteq	ip, r3, lsl #10
    2190:	4f231d1a 	svcmi	0x00231d1a
    2194:	01000602 	tsteq	r0, r2, lsl #12
    2198:	02050001 	andeq	r0, r5, #1
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	010cf403 	tsteq	ip, r3, lsl #8
    21a4:	234d2319 	movtcs	r2, #54041	; 0xd319
    21a8:	01000202 	tsteq	r0, r2, lsl #4
    21ac:	02050001 	andeq	r0, r5, #1
    21b0:	00000000 	andeq	r0, r0, r0
    21b4:	010d9503 	tsteq	sp, r3, lsl #10
    21b8:	3f4d2319 	svccc	0x004d2319
    21bc:	01000202 	tsteq	r0, r2, lsl #4
    21c0:	02050001 	andeq	r0, r5, #1
    21c4:	00000000 	andeq	r0, r0, r0
    21c8:	010db603 	tsteq	sp, r3, lsl #12
    21cc:	234d2319 	movtcs	r2, #54041	; 0xd319
    21d0:	01000202 	tsteq	r0, r2, lsl #4
    21d4:	02050001 	andeq	r0, r5, #1
    21d8:	00000000 	andeq	r0, r0, r0
    21dc:	010dd703 	tsteq	sp, r3, lsl #14
    21e0:	3f4d2319 	svccc	0x004d2319
    21e4:	01000202 	tsteq	r0, r2, lsl #4
    21e8:	02050001 	andeq	r0, r5, #1
    21ec:	00000000 	andeq	r0, r0, r0
    21f0:	010df703 	tsteq	sp, r3, lsl #14
    21f4:	234d231a 	movtcs	r2, #54042	; 0xd31a
    21f8:	01000202 	tsteq	r0, r2, lsl #4
    21fc:	02050001 	andeq	r0, r5, #1
    2200:	00000000 	andeq	r0, r0, r0
    2204:	010e9803 	tsteq	lr, r3, lsl #16
    2208:	3f4d231a 	svccc	0x004d231a
    220c:	01000202 	tsteq	r0, r2, lsl #4
    2210:	02050001 	andeq	r0, r5, #1
    2214:	00000000 	andeq	r0, r0, r0
    2218:	010eb903 	tsteq	lr, r3, lsl #18
    221c:	234d231a 	movtcs	r2, #54042	; 0xd31a
    2220:	01000202 	tsteq	r0, r2, lsl #4
    2224:	02050001 	andeq	r0, r5, #1
    2228:	00000000 	andeq	r0, r0, r0
    222c:	010eda03 	tsteq	lr, r3, lsl #20
    2230:	3f4d231a 	svccc	0x004d231a
    2234:	01000202 	tsteq	r0, r2, lsl #4
    2238:	02050001 	andeq	r0, r5, #1
    223c:	00000000 	andeq	r0, r0, r0
    2240:	010efb03 	tsteq	lr, r3, lsl #22
    2244:	234d2319 	movtcs	r2, #54041	; 0xd319
    2248:	01000202 	tsteq	r0, r2, lsl #4
    224c:	02050001 	andeq	r0, r5, #1
    2250:	00000000 	andeq	r0, r0, r0
    2254:	010f9b03 	tsteq	pc, r3, lsl #22
    2258:	3f312319 	svccc	0x00312319
    225c:	01000202 	tsteq	r0, r2, lsl #4
    2260:	02050001 	andeq	r0, r5, #1
    2264:	00000000 	andeq	r0, r0, r0
    2268:	010fbb03 	tsteq	pc, r3, lsl #22
    226c:	234d2319 	movtcs	r2, #54041	; 0xd319
    2270:	01000202 	tsteq	r0, r2, lsl #4
    2274:	02050001 	andeq	r0, r5, #1
    2278:	00000000 	andeq	r0, r0, r0
    227c:	010fdb03 	tsteq	pc, r3, lsl #22
    2280:	3f312319 	svccc	0x00312319
    2284:	01000202 	tsteq	r0, r2, lsl #4
    2288:	02050001 	andeq	r0, r5, #1
    228c:	00000000 	andeq	r0, r0, r0
    2290:	010ffb03 	tsteq	pc, r3, lsl #22
    2294:	234b2319 	movtcs	r2, #45849	; 0xb319
    2298:	01000202 	tsteq	r0, r2, lsl #4
    229c:	02050001 	andeq	r0, r5, #1
    22a0:	00000000 	andeq	r0, r0, r0
    22a4:	01109803 	tsteq	r0, r3, lsl #16
    22a8:	234b2319 	movtcs	r2, #45849	; 0xb319
    22ac:	01000202 	tsteq	r0, r2, lsl #4
    22b0:	02050001 	andeq	r0, r5, #1
    22b4:	00000000 	andeq	r0, r0, r0
    22b8:	0110b603 	tsteq	r0, r3, lsl #12
    22bc:	3f4b2319 	svccc	0x004b2319
    22c0:	01000202 	tsteq	r0, r2, lsl #4
    22c4:	02050001 	andeq	r0, r5, #1
    22c8:	00000000 	andeq	r0, r0, r0
    22cc:	0110d303 	tsteq	r0, r3, lsl #6
    22d0:	3f4b2319 	svccc	0x004b2319
    22d4:	01000202 	tsteq	r0, r2, lsl #4
    22d8:	02050001 	andeq	r0, r5, #1
    22dc:	00000000 	andeq	r0, r0, r0
    22e0:	0110f103 	tsteq	r0, r3, lsl #2
    22e4:	3f4b2319 	svccc	0x004b2319
    22e8:	01000202 	tsteq	r0, r2, lsl #4
    22ec:	02050001 	andeq	r0, r5, #1
    22f0:	00000000 	andeq	r0, r0, r0
    22f4:	01118e03 	tsteq	r1, r3, lsl #28
    22f8:	3f4b2319 	svccc	0x004b2319
    22fc:	01000202 	tsteq	r0, r2, lsl #4
    2300:	02050001 	andeq	r0, r5, #1
    2304:	00000000 	andeq	r0, r0, r0
    2308:	0111ac03 	tsteq	r1, r3, lsl #24
    230c:	3f4b2319 	svccc	0x004b2319
    2310:	01000202 	tsteq	r0, r2, lsl #4
    2314:	02050001 	andeq	r0, r5, #1
    2318:	00000000 	andeq	r0, r0, r0
    231c:	0111ce03 	tsteq	r1, r3, lsl #28
    2320:	20790319 	rsbscs	r0, r9, r9, lsl r3
    2324:	06026927 	streq	r6, [r2], -r7, lsr #18
    2328:	00010100 	andeq	r0, r1, r0, lsl #2
    232c:	00000205 	andeq	r0, r0, r5, lsl #4
    2330:	ea030000 	b	c2338 <__Stack_Size+0xc1f38>
    2334:	03190111 	tsteq	r9, #1073741828	; 0x40000004
    2338:	69272079 	stmdbvs	r7!, {r0, r3, r4, r5, r6, sp}
    233c:	01000602 	tsteq	r0, r2, lsl #12
    2340:	02050001 	andeq	r0, r5, #1
    2344:	00000000 	andeq	r0, r0, r0
    2348:	01129203 	tsteq	r2, r3, lsl #4
    234c:	20790319 	rsbscs	r0, r9, r9, lsl r3
    2350:	694d6827 	stmdbvs	sp, {r0, r1, r2, r5, fp, sp, lr}^
    2354:	311d6934 	tstcc	sp, r4, lsr r9
    2358:	01000502 	tsteq	r0, r2, lsl #10
    235c:	02050001 	andeq	r0, r5, #1
    2360:	00000000 	andeq	r0, r0, r0
    2364:	0112b803 	tsteq	r2, r3, lsl #16
    2368:	4f231d1a 	svcmi	0x00231d1a
    236c:	01000602 	tsteq	r0, r2, lsl #12
    2370:	02050001 	andeq	r0, r5, #1
    2374:	00000000 	andeq	r0, r0, r0
    2378:	0112d503 	tsteq	r2, r3, lsl #10
    237c:	4f231d1a 	svcmi	0x00231d1a
    2380:	01000602 	tsteq	r0, r2, lsl #12
    2384:	02050001 	andeq	r0, r5, #1
    2388:	00000000 	andeq	r0, r0, r0
    238c:	0112f003 	tsteq	r2, r3
    2390:	4f231d1a 	svcmi	0x00231d1a
    2394:	01000602 	tsteq	r0, r2, lsl #12
    2398:	02050001 	andeq	r0, r5, #1
    239c:	00000000 	andeq	r0, r0, r0
    23a0:	01138d03 	tsteq	r3, r3, lsl #26
    23a4:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    23a8:	00010100 	andeq	r0, r1, r0, lsl #2
    23ac:	00000205 	andeq	r0, r0, r5, lsl #4
    23b0:	ae030000 	cdpge	0, 0, cr0, cr3, cr0, {0}
    23b4:	69190113 	ldmdbvs	r9, {r0, r1, r4, r8}
    23b8:	01000502 	tsteq	r0, r2, lsl #10
    23bc:	02050001 	andeq	r0, r5, #1
    23c0:	00000000 	andeq	r0, r0, r0
    23c4:	0113ca03 	tsteq	r3, r3, lsl #20
    23c8:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    23cc:	00010100 	andeq	r0, r1, r0, lsl #2
    23d0:	00000205 	andeq	r0, r0, r5, lsl #4
    23d4:	e4030000 	str	r0, [r3], #-0
    23d8:	69180113 	ldmdbvs	r8, {r0, r1, r4, r8}
    23dc:	01000502 	tsteq	r0, r2, lsl #10
    23e0:	02050001 	andeq	r0, r5, #1
    23e4:	00000000 	andeq	r0, r0, r0
    23e8:	0113f903 	tsteq	r3, r3, lsl #18
    23ec:	00020217 	andeq	r0, r2, r7, lsl r2
    23f0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    23f4:	00000002 	andeq	r0, r0, r2
    23f8:	148a0300 	strne	r0, [sl], #768	; 0x300
    23fc:	02021701 	andeq	r1, r2, #262144	; 0x40000
    2400:	00010100 	andeq	r0, r1, r0, lsl #2
    2404:	00000205 	andeq	r0, r0, r5, lsl #4
    2408:	9c030000 	stcls	0, cr0, [r3], {-0}
    240c:	02170114 	andseq	r0, r7, #20, 2
    2410:	01010002 	tsteq	r1, r2
    2414:	00020500 	andeq	r0, r2, r0, lsl #10
    2418:	03000000 	movweq	r0, #0
    241c:	170114ae 	strne	r1, [r1, -lr, lsr #9]
    2420:	01000202 	tsteq	r0, r2, lsl #4
    2424:	02050001 	andeq	r0, r5, #1
    2428:	00000000 	andeq	r0, r0, r0
    242c:	0114c003 	tsteq	r4, r3
    2430:	00020217 	andeq	r0, r2, r7, lsl r2
    2434:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2438:	00000002 	andeq	r0, r0, r2
    243c:	14d20300 	ldrbne	r0, [r2], #768	; 0x300
    2440:	03021701 	movweq	r1, #9985	; 0x2701
    2444:	00010100 	andeq	r0, r1, r0, lsl #2
    2448:	00000205 	andeq	r0, r0, r5, lsl #4
    244c:	ea030000 	b	c2454 <__Stack_Size+0xc2054>
    2450:	69180114 	ldmdbvs	r8, {r2, r4, r8}
    2454:	01000502 	tsteq	r0, r2, lsl #10
    2458:	02050001 	andeq	r0, r5, #1
    245c:	00000000 	andeq	r0, r0, r0
    2460:	01158603 	tsteq	r5, r3, lsl #12
    2464:	07026918 	smladeq	r2, r8, r9, r6
    2468:	00010100 	andeq	r0, r1, r0, lsl #2
    246c:	00000205 	andeq	r0, r0, r5, lsl #4
    2470:	8a030000 	bhi	c2478 <__Stack_Size+0xc2078>
    2474:	28200105 	stmdacs	r0!, {r0, r2, r8}
    2478:	03200a03 	teqeq	r0, #12288	; 0x3000
    247c:	13032076 	movwne	r2, #12406	; 0x3076
    2480:	2e730320 	cdpcs	3, 7, cr0, cr3, cr0, {1}
    2484:	206e0340 	rsbcs	r0, lr, r0, asr #6
    2488:	4d201803 	stcmi	8, cr1, [r0, #-12]!
    248c:	694d323f 	stmdbvs	sp, {r0, r1, r2, r3, r4, r5, r9, ip, sp}^
    2490:	032e1103 	teqeq	lr, #-1073741824	; 0xc0000000
    2494:	32332e6f 	eorscc	r2, r3, #1776	; 0x6f0
    2498:	2c30694d 	ldccs	9, cr6, [r0], #-308	; 0xfffffecc
    249c:	01000202 	tsteq	r0, r2, lsl #4
    24a0:	02050001 	andeq	r0, r5, #1
    24a4:	00000000 	andeq	r0, r0, r0
    24a8:	0115a203 	tsteq	r5, r3, lsl #4
    24ac:	05026918 	streq	r6, [r2, #-2328]	; 0x918
    24b0:	00010100 	andeq	r0, r1, r0, lsl #2
    24b4:	00000205 	andeq	r0, r0, r5, lsl #4
    24b8:	be030000 	cdplt	0, 0, cr0, cr3, cr0, {0}
    24bc:	69180115 	ldmdbvs	r8, {r0, r2, r4, r8}
    24c0:	01000702 	tsteq	r0, r2, lsl #14
    24c4:	02050001 	andeq	r0, r5, #1
    24c8:	00000000 	andeq	r0, r0, r0
    24cc:	0104c903 	tsteq	r4, r3, lsl #18
    24d0:	20090320 	andcs	r0, r9, r0, lsr #6
    24d4:	03207703 	teqeq	r0, #786432	; 0xc0000
    24d8:	33234a09 	teqcc	r3, #36864	; 0x9000
    24dc:	032e2003 	teqeq	lr, #3
    24e0:	31302e60 	teqcc	r0, r0, ror #28
    24e4:	2e160333 	mrccs	3, 0, r0, cr6, cr3, {1}
    24e8:	302e6a03 	eorcc	r6, lr, r3, lsl #20
    24ec:	3c13ea03 	ldccc	10, cr14, [r3], {3}
    24f0:	206c9603 	rsbcs	r9, ip, r3, lsl #12
    24f4:	2013ea03 	andscs	lr, r3, r3, lsl #20
    24f8:	211f215a 	tstcs	pc, sl, asr r1	; <UNPREDICTABLE>
    24fc:	464b3224 	strbmi	r3, [fp], -r4, lsr #4
    2500:	8f033124 	svchi	0x00033124
    2504:	f203206c 	vhadd.s8	q1, <illegal reg q1.5>, q14
    2508:	9a032013 	bls	ca55c <__Stack_Size+0xca15c>
    250c:	7403206c 	strvc	r2, [r3], #-108	; 0x6c
    2510:	1491032e 	ldrne	r0, [r1], #814	; 0x32e
    2514:	24215a2e 	strtcs	r5, [r1], #-2606	; 0xa2e
    2518:	2f402438 	svccs	0x00402438
    251c:	241c322a 	ldrcs	r3, [ip], #-554	; 0x22a
    2520:	6bea0331 	blvs	ffa831ec <SCS_BASE+0x1fa751ec>
    2524:	95032220 	strls	r2, [r3, #-544]	; 0x220
    2528:	e9032e14 	stmdb	r3, {r2, r4, r9, sl, fp, sp}
    252c:	0202206b 	andeq	r2, r2, #107	; 0x6b
    2530:	00010100 	andeq	r0, r1, r0, lsl #2
    2534:	00000205 	andeq	r0, r0, r5, lsl #4
    2538:	d8030000 	stmdale	r3, {}	; <UNPREDICTABLE>
    253c:	3f180115 	svccc	0x00180115
    2540:	01000502 	tsteq	r0, r2, lsl #10
    2544:	02050001 	andeq	r0, r5, #1
    2548:	00000000 	andeq	r0, r0, r0
    254c:	0115ec03 	tsteq	r5, r3, lsl #24
    2550:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    2554:	00010100 	andeq	r0, r1, r0, lsl #2
    2558:	00000205 	andeq	r0, r0, r5, lsl #4
    255c:	fd030000 	stc2	0, cr0, [r3, #-0]
    2560:	21170115 	tstcs	r7, r5, lsl r1
    2564:	01000202 	tsteq	r0, r2, lsl #4
    2568:	02050001 	andeq	r0, r5, #1
    256c:	00000000 	andeq	r0, r0, r0
    2570:	01168e03 	tsteq	r6, r3, lsl #28
    2574:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    2578:	00010100 	andeq	r0, r1, r0, lsl #2
    257c:	00000205 	andeq	r0, r0, r5, lsl #4
    2580:	9f030000 	svcls	0x00030000
    2584:	2f170116 	svccs	0x00170116
    2588:	01000202 	tsteq	r0, r2, lsl #4
    258c:	02050001 	andeq	r0, r5, #1
    2590:	00000000 	andeq	r0, r0, r0
    2594:	0116af03 	tsteq	r6, r3, lsl #30
    2598:	02022117 	andeq	r2, r2, #-1073741819	; 0xc0000005
    259c:	00010100 	andeq	r0, r1, r0, lsl #2
    25a0:	00000205 	andeq	r0, r0, r5, lsl #4
    25a4:	bf030000 	svclt	0x00030000
    25a8:	21170116 	tstcs	r7, r6, lsl r1
    25ac:	01000202 	tsteq	r0, r2, lsl #4
    25b0:	02050001 	andeq	r0, r5, #1
    25b4:	00000000 	andeq	r0, r0, r0
    25b8:	0116dd03 	tsteq	r6, r3, lsl #26
    25bc:	2e09031a 	mcrcs	3, 0, r0, cr9, cr10, {0}
    25c0:	01000402 	tsteq	r0, r2, lsl #8
    25c4:	02050001 	andeq	r0, r5, #1
    25c8:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
    25cc:	01178603 	tsteq	r7, r3, lsl #12
    25d0:	00040218 	andeq	r0, r4, r8, lsl r2
    25d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    25d8:	00000002 	andeq	r0, r0, r2
    25dc:	17a20300 	strne	r0, [r2, r0, lsl #6]!
    25e0:	01090301 	tsteq	r9, r1, lsl #6
    25e4:	222c2222 	eorcs	r2, ip, #536870914	; 0x20000002
    25e8:	01040200 	mrseq	r0, R12_usr
    25ec:	02002006 	andeq	r2, r0, #6
    25f0:	22060104 	andcs	r0, r6, #4, 2
    25f4:	00010243 	andeq	r0, r1, r3, asr #4
    25f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    25fc:	00174002 	andseq	r4, r7, r2
    2600:	17cd0308 	strbne	r0, [sp, r8, lsl #6]
    2604:	04021801 	streq	r1, [r2], #-2049	; 0x801
    2608:	de010100 	adfles	f0, f1, f0
    260c:	02000000 	andeq	r0, r0, #0
    2610:	00006100 	andeq	r6, r0, r0, lsl #2
    2614:	fb010200 	blx	42e1e <__Stack_Size+0x42a1e>
    2618:	01000d0e 	tsteq	r0, lr, lsl #26
    261c:	00010101 	andeq	r0, r1, r1, lsl #2
    2620:	00010000 	andeq	r0, r1, r0
    2624:	696c0100 	stmdbvs	ip!, {r8}^
    2628:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    262c:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2630:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2634:	73000063 	movwvc	r0, #99	; 0x63
    2638:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    263c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2640:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    2644:	6b636974 	blvs	18dcc1c <__Stack_Size+0x18dc81c>
    2648:	0100632e 	tsteq	r0, lr, lsr #6
    264c:	74730000 	ldrbtvc	r0, [r3], #-0
    2650:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2654:	5f783031 	svcpl	0x00783031
    2658:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    265c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2660:	74730000 	ldrbtvc	r0, [r3], #-0
    2664:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2668:	5f783031 	svcpl	0x00783031
    266c:	2e70616d 	rpwcssz	f6, f0, #5.0
    2670:	00020068 	andeq	r0, r2, r8, rrx
    2674:	05000000 	streq	r0, [r0, #-0]
    2678:	00000002 	andeq	r0, r0, r2
    267c:	012b0300 	teqeq	fp, r0, lsl #6
    2680:	024e2224 	subeq	r2, lr, #36, 4	; 0x40000002
    2684:	01010006 	tsteq	r1, r6
    2688:	48020500 	stmdami	r2, {r8, sl}
    268c:	03080017 	movweq	r0, #32791	; 0x8017
    2690:	160100c2 	strne	r0, [r1], -r2, asr #1
    2694:	01000602 	tsteq	r0, r2, lsl #12
    2698:	02050001 	andeq	r0, r5, #1
    269c:	08001754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip}
    26a0:	0100d503 	tsteq	r0, r3, lsl #10
    26a4:	304c3e16 	subcc	r3, ip, r6, lsl lr
    26a8:	0006025c 	andeq	r0, r6, ip, asr r2
    26ac:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26b0:	00177c02 	andseq	r7, r7, r2, lsl #24
    26b4:	00f00308 	rscseq	r0, r0, r8, lsl #6
    26b8:	221e2601 	andscs	r2, lr, #1048576	; 0x100000
    26bc:	00060240 	andeq	r0, r6, r0, asr #4
    26c0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    26c4:	00000002 	andeq	r0, r0, r2
    26c8:	01860300 	orreq	r0, r6, r0, lsl #6
    26cc:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    26d0:	01010004 	tsteq	r1, r4
    26d4:	00020500 	andeq	r0, r2, r0, lsl #10
    26d8:	03000000 	movweq	r0, #0
    26dc:	03010196 	movweq	r0, #4502	; 0x1196
    26e0:	323e010a 	eorscc	r0, lr, #-2147483646	; 0x80000002
    26e4:	2e090323 	cdpcs	3, 0, cr0, cr9, cr3, {1}
    26e8:	01000602 	tsteq	r0, r2, lsl #12
    26ec:	00031401 	andeq	r1, r3, r1, lsl #8
    26f0:	87000200 	strhi	r0, [r0, -r0, lsl #4]
    26f4:	02000000 	andeq	r0, r0, #0
    26f8:	0d0efb01 	vstreq	d15, [lr, #-4]
    26fc:	01010100 	mrseq	r0, (UNDEF: 17)
    2700:	00000001 	andeq	r0, r0, r1
    2704:	01000001 	tsteq	r0, r1
    2708:	2f62696c 	svccs	0x0062696c
    270c:	00637273 	rsbeq	r7, r3, r3, ror r2
    2710:	2f62696c 	svccs	0x0062696c
    2714:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2718:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    271c:	31663233 	cmncc	r6, r3, lsr r2
    2720:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1ef8 <__Stack_Size+0x1af8>
    2724:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    2728:	0100632e 	tsteq	r0, lr, lsr #6
    272c:	74730000 	ldrbtvc	r0, [r3], #-0
    2730:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2734:	5f783031 	svcpl	0x00783031
    2738:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    273c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2740:	74730000 	ldrbtvc	r0, [r3], #-0
    2744:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2748:	5f783031 	svcpl	0x00783031
    274c:	2e70616d 	rpwcssz	f6, f0, #5.0
    2750:	00020068 	andeq	r0, r2, r8, rrx
    2754:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    2758:	31663233 	cmncc	r6, r3, lsr r2
    275c:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1f34 <__Stack_Size+0x1b34>
    2760:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    2764:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    2768:	74730000 	ldrbtvc	r0, [r3], #-0
    276c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2770:	5f783031 	svcpl	0x00783031
    2774:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    2778:	00020068 	andeq	r0, r2, r8, rrx
    277c:	05000000 	streq	r0, [r0, #-0]
    2780:	00179402 	andseq	r9, r7, r2, lsl #8
    2784:	00da0308 	sbcseq	r0, sl, r8, lsl #6
    2788:	3f082401 	svccc	0x00082401
    278c:	03581b03 	cmpeq	r8, #3072	; 0xc00
    2790:	595c2e66 	ldmdbpl	ip, {r1, r2, r5, r6, r9, sl, fp, sp}^
    2794:	59405940 	stmdbpl	r0, {r6, r8, fp, ip, lr}^
    2798:	03425940 	movteq	r5, #10560	; 0x2940
    279c:	07022e7a 	smlsdxeq	r2, sl, lr, r2
    27a0:	00010100 	andeq	r0, r1, r0, lsl #2
    27a4:	18280205 	stmdane	r8!, {r0, r2, r9}
    27a8:	8c030800 	stchi	8, cr0, [r3], {-0}
    27ac:	15030101 	strne	r0, [r3, #-257]	; 0x101
    27b0:	7a03263c 	bvc	cc0a8 <__Stack_Size+0xcbca8>
    27b4:	23322220 	teqcs	r2, #32, 4
    27b8:	78032823 	stmdavc	r3, {r0, r1, r5, fp, sp}
    27bc:	7a03282e 	bvc	cc87c <__Stack_Size+0xcc47c>
    27c0:	7a03342e 	bvc	cf880 <__Stack_Size+0xcf480>
    27c4:	23323420 	teqcs	r2, #32, 8	; 0x20000000
    27c8:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    27cc:	2e4e0322 	cdpcs	3, 4, cr0, cr14, cr2, {1}
    27d0:	23203603 	teqcs	r0, #3145728	; 0x300000
    27d4:	241c4324 	ldrcs	r4, [ip], #-804	; 0x324
    27d8:	3d4d674e 	stclcc	7, cr6, [sp, #-312]	; 0xfffffec8
    27dc:	05022f77 	streq	r2, [r2, #-3959]	; 0xf77
    27e0:	00010100 	andeq	r0, r1, r0, lsl #2
    27e4:	18b00205 	ldmne	r0!, {r0, r2, r9}
    27e8:	e8030800 	stmda	r3, {fp}
    27ec:	40140101 	andsmi	r0, r4, r1, lsl #2
    27f0:	21212f1d 	teqcs	r1, sp, lsl pc
    27f4:	00020221 	andeq	r0, r2, r1, lsr #4
    27f8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    27fc:	00000002 	andeq	r0, r0, r2
    2800:	01ff0300 	mvnseq	r0, r0, lsl #6
    2804:	01150301 	tsteq	r5, r1, lsl #6
    2808:	03206b03 	teqeq	r0, #3072	; 0xc00
    280c:	76032015 			; <UNDEFINED> instruction: 0x76032015
    2810:	200a0320 	andcs	r0, sl, r0, lsr #6
    2814:	033c7603 	teqeq	ip, #3145728	; 0x300000
    2818:	7803200a 	stmdavc	r3, {r1, r3, sp}
    281c:	0232352e 	eorseq	r3, r2, #192937984	; 0xb800000
    2820:	01010002 	tsteq	r1, r2
    2824:	00020500 	andeq	r0, r2, r0, lsl #10
    2828:	03000000 	movweq	r0, #0
    282c:	140102a3 	strne	r0, [r1], #-675	; 0x2a3
    2830:	0221212f 	eoreq	r2, r1, #-1073741813	; 0xc000000b
    2834:	01010002 	tsteq	r1, r2
    2838:	c6020500 	strgt	r0, [r2], -r0, lsl #10
    283c:	03080018 	movweq	r0, #32792	; 0x8018
    2840:	1a0102b7 	bne	43324 <__Stack_Size+0x42f24>
    2844:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2848:	01010006 	tsteq	r1, r6
    284c:	de020500 	cfsh32le	mvfx0, mvfx2, #0
    2850:	03080018 	movweq	r0, #32792	; 0x8018
    2854:	030102e2 	movweq	r0, #4834	; 0x12e2
    2858:	3e33200d 	cdpcc	0, 3, cr2, cr3, cr13, {0}
    285c:	3022301e 	eorcc	r3, r2, lr, lsl r0
    2860:	22223222 	eorcs	r3, r2, #536870914	; 0x20000002
    2864:	00050240 	andeq	r0, r5, r0, asr #4
    2868:	05000101 	streq	r0, [r0, #-257]	; 0x101
    286c:	00000002 	andeq	r0, r0, r2
    2870:	039d0300 	orrseq	r0, sp, #0, 6
    2874:	010a0301 	tsteq	sl, r1, lsl #6
    2878:	0234242a 	eorseq	r2, r4, #704643072	; 0x2a000000
    287c:	01010004 	tsteq	r1, r4
    2880:	00020500 	andeq	r0, r2, r0, lsl #10
    2884:	03000000 	movweq	r0, #0
    2888:	180103bc 	stmdane	r1, {r2, r3, r4, r5, r7, r8, r9}
    288c:	00050268 	andeq	r0, r5, r8, ror #4
    2890:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2894:	00000002 	andeq	r0, r0, r2
    2898:	03d50300 	bicseq	r0, r5, #0, 6
    289c:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    28a0:	01010005 	tsteq	r1, r5
    28a4:	00020500 	andeq	r0, r2, r0, lsl #10
    28a8:	03000000 	movweq	r0, #0
    28ac:	1a0103ea 	bne	4385c <__Stack_Size+0x4345c>
    28b0:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    28b4:	01010006 	tsteq	r1, r6
    28b8:	00020500 	andeq	r0, r2, r0, lsl #10
    28bc:	03000000 	movweq	r0, #0
    28c0:	1701048a 	strne	r0, [r1, -sl, lsl #9]
    28c4:	00050267 	andeq	r0, r5, r7, ror #4
    28c8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28cc:	00000002 	andeq	r0, r0, r2
    28d0:	049f0300 	ldreq	r0, [pc], #768	; 28d8 <__Stack_Size+0x24d8>
    28d4:	231d1a01 	tstcs	sp, #4096	; 0x1000
    28d8:	0006024f 	andeq	r0, r6, pc, asr #4
    28dc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    28e0:	00191002 	andseq	r1, r9, r2
    28e4:	04bb0308 	ldrteq	r0, [fp], #776	; 0x308
    28e8:	04021801 	streq	r1, [r2], #-2049	; 0x801
    28ec:	00010100 	andeq	r0, r1, r0, lsl #2
    28f0:	19180205 	ldmdbne	r8, {r0, r2, r9}
    28f4:	ce030800 	cdpgt	8, 0, cr0, cr3, cr0, {0}
    28f8:	21170104 	tstcs	r7, r4, lsl #2
    28fc:	01000302 	tsteq	r0, r2, lsl #6
    2900:	02050001 	andeq	r0, r5, #1
    2904:	00000000 	andeq	r0, r0, r0
    2908:	0104e003 	tsteq	r4, r3
    290c:	00060217 	andeq	r0, r6, r7, lsl r2
    2910:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2914:	00000002 	andeq	r0, r0, r2
    2918:	04f30300 	ldrbteq	r0, [r3], #768	; 0x300
    291c:	023e1701 	eorseq	r1, lr, #262144	; 0x40000
    2920:	01010006 	tsteq	r1, r6
    2924:	00020500 	andeq	r0, r2, r0, lsl #10
    2928:	03000000 	movweq	r0, #0
    292c:	17010589 	strne	r0, [r1, -r9, lsl #11]
    2930:	0005024c 	andeq	r0, r5, ip, asr #4
    2934:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2938:	00000002 	andeq	r0, r0, r2
    293c:	059f0300 	ldreq	r0, [pc, #768]	; 2c44 <__Stack_Size+0x2844>
    2940:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2944:	0006024f 	andeq	r0, r6, pc, asr #4
    2948:	05000101 	streq	r0, [r0, #-257]	; 0x101
    294c:	00000002 	andeq	r0, r0, r2
    2950:	05bc0300 	ldreq	r0, [ip, #768]!	; 0x300
    2954:	231d1a01 	tstcs	sp, #4096	; 0x1000
    2958:	0006024f 	andeq	r0, r6, pc, asr #4
    295c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2960:	00000002 	andeq	r0, r0, r2
    2964:	05d90300 	ldrbeq	r0, [r9, #768]	; 0x300
    2968:	231d1a01 	tstcs	sp, #4096	; 0x1000
    296c:	0006024f 	andeq	r0, r6, pc, asr #4
    2970:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2974:	00000002 	andeq	r0, r0, r2
    2978:	05f80300 	ldrbeq	r0, [r8, #768]!	; 0x300
    297c:	02671701 	rsbeq	r1, r7, #262144	; 0x40000
    2980:	01010005 	tsteq	r1, r5
    2984:	00020500 	andeq	r0, r2, r0, lsl #10
    2988:	03000000 	movweq	r0, #0
    298c:	1a01068d 	bne	443c8 <__Stack_Size+0x43fc8>
    2990:	024f231d 	subeq	r2, pc, #1946157056	; 0x74000000
    2994:	01010006 	tsteq	r1, r6
    2998:	20020500 	andcs	r0, r2, r0, lsl #10
    299c:	03080019 	movweq	r0, #32793	; 0x8019
    29a0:	1a0106b5 	bne	4447c <__Stack_Size+0x4407c>
    29a4:	022e0903 	eoreq	r0, lr, #49152	; 0xc000
    29a8:	01010004 	tsteq	r1, r4
    29ac:	2c020500 	cfstr32cs	mvfx0, [r2], {-0}
    29b0:	03080019 	movweq	r0, #32793	; 0x8019
    29b4:	180106e9 	stmdane	r1, {r0, r3, r5, r6, r7, r9, sl}
    29b8:	01000402 	tsteq	r0, r2, lsl #8
    29bc:	02050001 	andeq	r0, r5, #1
    29c0:	08001934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip}
    29c4:	01078a03 	tsteq	r7, r3, lsl #20
    29c8:	03010f03 	movweq	r0, #7939	; 0x1f03
    29cc:	0a032071 	beq	cab98 <__Stack_Size+0xca798>
    29d0:	1e303320 	cdpne	3, 3, cr3, cr0, cr0, {1}
    29d4:	22302230 	eorscs	r2, r0, #48, 4
    29d8:	00304232 	eorseq	r4, r0, r2, lsr r2
    29dc:	1d010402 	cfstrsne	mvf0, [r1, #-8]
    29e0:	01040200 	mrseq	r0, R12_usr
    29e4:	0402003f 	streq	r0, [r2], #-63	; 0x3f
    29e8:	244e2201 	strbcs	r2, [lr], #-513	; 0x201
    29ec:	01000102 	tsteq	r0, r2, lsl #2
    29f0:	02050001 	andeq	r0, r5, #1
    29f4:	00000000 	andeq	r0, r0, r0
    29f8:	0107da03 	tsteq	r7, r3, lsl #20
    29fc:	3d010a03 	vstrcc	s0, [r1, #-12]
    2a00:	01000402 	tsteq	r0, r2, lsl #8
    2a04:	00009601 	andeq	r9, r0, r1, lsl #12
    2a08:	2f000200 	svccs	0x00000200
    2a0c:	02000000 	andeq	r0, r0, #0
    2a10:	0d0efb01 	vstreq	d15, [lr, #-4]
    2a14:	01010100 	mrseq	r0, (UNDEF: 17)
    2a18:	00000001 	andeq	r0, r0, r1
    2a1c:	01000001 	tsteq	r0, r1
    2a20:	2f62696c 	svccs	0x0062696c
    2a24:	00637273 	rsbeq	r7, r3, r3, ror r2
    2a28:	726f6300 	rsbvc	r6, pc, #0, 6
    2a2c:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!	; 0xfffffe30
    2a30:	616d5f33 	cmnvs	sp, r3, lsr pc
    2a34:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    2a38:	00010073 	andeq	r0, r1, r3, ror r0
    2a3c:	05000000 	streq	r0, [r0, #-0]
    2a40:	00013402 	andeq	r3, r1, r2, lsl #8
    2a44:	01340308 	teqeq	r4, r8, lsl #6
    2a48:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a4c:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a50:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a54:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a58:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a5c:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a60:	200b0321 	andcs	r0, fp, r1, lsr #6
    2a64:	200b032f 	andcs	r0, fp, pc, lsr #6
    2a68:	0a032f2f 	beq	ce72c <__Stack_Size+0xce32c>
    2a6c:	0b032f20 	bleq	ce6f4 <__Stack_Size+0xce2f4>
    2a70:	0b032f20 	bleq	ce6f8 <__Stack_Size+0xce2f8>
    2a74:	0b032f20 	bleq	ce6fc <__Stack_Size+0xce2fc>
    2a78:	0a032f20 	beq	ce700 <__Stack_Size+0xce300>
    2a7c:	0b032120 	bleq	caf04 <__Stack_Size+0xcab04>
    2a80:	0b032120 	bleq	caf08 <__Stack_Size+0xcab08>
    2a84:	0b032120 	bleq	caf0c <__Stack_Size+0xcab0c>
    2a88:	0b032120 	bleq	caf10 <__Stack_Size+0xcab10>
    2a8c:	0b032f20 	bleq	ce714 <__Stack_Size+0xce314>
    2a90:	0a032f20 	beq	ce718 <__Stack_Size+0xce318>
    2a94:	0b032120 	bleq	caf1c <__Stack_Size+0xcab1c>
    2a98:	01022120 	tsteq	r2, r0, lsr #2
    2a9c:	55010100 	strpl	r0, [r1, #-256]	; 0x100
    2aa0:	02000000 	andeq	r0, r0, #0
    2aa4:	00003100 	andeq	r3, r0, r0, lsl #2
    2aa8:	fb010200 	blx	432b2 <__Stack_Size+0x42eb2>
    2aac:	01000d0e 	tsteq	r0, lr, lsl #26
    2ab0:	00010101 	andeq	r0, r1, r1, lsl #2
    2ab4:	00010000 	andeq	r0, r1, r0
    2ab8:	696c0100 	stmdbvs	ip!, {r8}^
    2abc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2ac0:	73000063 	movwvc	r0, #99	; 0x63
    2ac4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2ac8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2acc:	6365765f 	cmnvs	r5, #99614720	; 0x5f00000
    2ad0:	2e726f74 	mrccs	15, 3, r6, cr2, cr4, {3}
    2ad4:	00010063 	andeq	r0, r1, r3, rrx
    2ad8:	05000000 	streq	r0, [r0, #-0]
    2adc:	00197402 	andseq	r7, r9, r2, lsl #8
    2ae0:	01d70308 	bicseq	r0, r7, r8, lsl #6
    2ae4:	04020001 	streq	r0, [r2], #-1
    2ae8:	003e7b01 	eorseq	r7, lr, r1, lsl #22
    2aec:	6c010402 	cfstrsvs	mvf0, [r1], {2}
    2af0:	022f503e 	eoreq	r5, pc, #62	; 0x3e
    2af4:	0101000f 	tsteq	r1, pc
    2af8:	0000008b 	andeq	r0, r0, fp, lsl #1
    2afc:	006d0002 	rsbeq	r0, sp, r2
    2b00:	01020000 	mrseq	r0, (UNDEF: 2)
    2b04:	000d0efb 	strdeq	r0, [sp], -fp
    2b08:	01010101 	tsteq	r1, r1, lsl #2
    2b0c:	01000000 	mrseq	r0, (UNDEF: 0)
    2b10:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2b14:	552f6269 	strpl	r6, [pc, #-617]!	; 28b3 <__Stack_Size+0x24b3>
    2b18:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2b1c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2b20:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2b24:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2b28:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    2b2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2b30:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    2b34:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    2b38:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    2b3c:	73750000 	cmnvc	r5, #0
    2b40:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    2b44:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    2b48:	00000100 	andeq	r0, r0, r0, lsl #2
    2b4c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2b50:	30316632 	eorscc	r6, r1, r2, lsr r6
    2b54:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2b58:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2b5c:	00000200 	andeq	r0, r0, r0, lsl #4
    2b60:	5f627375 	svcpl	0x00627375
    2b64:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2b68:	0300682e 	movweq	r6, #2094	; 0x82e
    2b6c:	00000000 	andeq	r0, r0, r0
    2b70:	19c40205 	stmibne	r4, {r0, r2, r9}^
    2b74:	35030800 	strcc	r0, [r3, #-2048]	; 0x800
    2b78:	1d311301 	ldcne	3, cr1, [r1, #-4]!
    2b7c:	223d2f21 	eorscs	r2, sp, #33, 30	; 0x84
    2b80:	0e02221e 	mcreq	2, 0, r2, cr2, cr14, {0}
    2b84:	90010100 	andls	r0, r1, r0, lsl #2
    2b88:	02000003 	andeq	r0, r0, #3
    2b8c:	0000a300 	andeq	sl, r0, r0, lsl #6
    2b90:	fb010200 	blx	4339a <__Stack_Size+0x42f9a>
    2b94:	01000d0e 	tsteq	r0, lr, lsl #26
    2b98:	00010101 	andeq	r0, r1, r1, lsl #2
    2b9c:	00010000 	andeq	r0, r1, r0
    2ba0:	696c0100 	stmdbvs	ip!, {r8}^
    2ba4:	53552f62 	cmppl	r5, #392	; 0x188
    2ba8:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2bac:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2bb0:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2bb4:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2bb8:	2f2e0063 	svccs	0x002e0063
    2bbc:	2f62696c 	svccs	0x0062696c
    2bc0:	5f425355 	svcpl	0x00425355
    2bc4:	2f62696c 	svccs	0x0062696c
    2bc8:	00636e69 	rsbeq	r6, r3, r9, ror #28
    2bcc:	62737500 	rsbsvs	r7, r3, #0, 10
    2bd0:	726f635f 	rsbvc	r6, pc, #2080374785	; 0x7c000001
    2bd4:	00632e65 	rsbeq	r2, r3, r5, ror #28
    2bd8:	73000001 	movwvc	r0, #1
    2bdc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    2be0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2be4:	7079745f 	rsbsvc	r7, r9, pc, asr r4
    2be8:	00682e65 	rsbeq	r2, r8, r5, ror #28
    2bec:	75000002 	strvc	r0, [r0, #-2]
    2bf0:	645f6273 	ldrbvs	r6, [pc], #-627	; 2bf8 <__Stack_Size+0x27f8>
    2bf4:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    2bf8:	00000300 	andeq	r0, r0, r0, lsl #6
    2bfc:	5f627375 	svcpl	0x00627375
    2c00:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    2c04:	0300682e 	movweq	r6, #2094	; 0x82e
    2c08:	73750000 	cmnvc	r5, #0
    2c0c:	6e695f62 	cdpvs	15, 6, cr5, cr9, cr2, {3}
    2c10:	682e7469 	stmdavs	lr!, {r0, r3, r5, r6, sl, ip, sp, lr}
    2c14:	00000300 	andeq	r0, r0, r0, lsl #6
    2c18:	5f627375 	svcpl	0x00627375
    2c1c:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    2c20:	0300682e 	movweq	r6, #2094	; 0x82e
    2c24:	73750000 	cmnvc	r5, #0
    2c28:	656d5f62 	strbvs	r5, [sp, #-3938]!	; 0xf62
    2c2c:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    2c30:	00000003 	andeq	r0, r0, r3
    2c34:	f8020500 			; <UNDEFINED> instruction: 0xf8020500
    2c38:	03080019 	movweq	r0, #32793	; 0x8019
    2c3c:	222f013d 	eorcs	r0, pc, #1073741839	; 0x4000000f
    2c40:	2f4b223e 	svccs	0x004b223e
    2c44:	01000502 	tsteq	r0, r2, lsl #10
    2c48:	02050001 	andeq	r0, r5, #1
    2c4c:	08001a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip}
    2c50:	0100eb03 	tsteq	r0, r3, lsl #22
    2c54:	223e222f 	eorscs	r2, lr, #-268435454	; 0xf0000002
    2c58:	05022f4b 	streq	r2, [r2, #-3915]	; 0xf4b
    2c5c:	00010100 	andeq	r0, r1, r0, lsl #2
    2c60:	1a400205 	bne	100347c <__Stack_Size+0x100307c>
    2c64:	a3030800 	movwge	r0, #14336	; 0x3800
    2c68:	222f0101 	eorcs	r0, pc, #1073741824	; 0x40000000
    2c6c:	1e22243d 	mcrne	4, 1, r2, cr2, cr13, {1}
    2c70:	22235b30 	eorcs	r5, r3, #48, 22	; 0xc000
    2c74:	404e3044 	submi	r3, lr, r4, asr #32
    2c78:	40223133 	eormi	r3, r2, r3, lsr r1
    2c7c:	231d3147 	tstcs	sp, #-1073741807	; 0xc0000011
    2c80:	0b03424c 	bleq	d35b8 <__Stack_Size+0xd31b8>
    2c84:	242b4b58 	strtcs	r4, [fp], #-2904	; 0xb58
    2c88:	01000702 	tsteq	r0, r2, lsl #14
    2c8c:	02050001 	andeq	r0, r5, #1
    2c90:	08001ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip}
    2c94:	0103f403 	tsteq	r3, r3, lsl #8
    2c98:	25214b2f 	strcs	r4, [r1, #-2863]!	; 0xb2f
    2c9c:	01040200 	mrseq	r0, R12_usr
    2ca0:	30062006 	andcc	r2, r6, r6
    2ca4:	0c03ae4d 	stceq	14, cr10, [r3], {77}	; 0x4d
    2ca8:	3c79032e 	ldclcc	3, cr0, [r9], #-184	; 0xffffff48
    2cac:	212e0e03 	teqcs	lr, r3, lsl #28
    2cb0:	4c857951 	stcmi	9, cr7, [r5], {81}	; 0x51
    2cb4:	3d2f2a24 	vstmdbcc	pc!, {s4-s39}
    2cb8:	1002313e 	andne	r3, r2, lr, lsr r1
    2cbc:	00010100 	andeq	r0, r1, r0, lsl #2
    2cc0:	1b7c0205 	blne	1f034dc <__Stack_Size+0x1f030dc>
    2cc4:	d2030800 	andle	r0, r3, #0, 16
    2cc8:	21220100 	teqcs	r2, r0, lsl #2
    2ccc:	302f591f 	eorcc	r5, pc, pc, lsl r9	; <UNPREDICTABLE>
    2cd0:	22324b21 	eorscs	r4, r2, #33792	; 0x8400
    2cd4:	01000802 	tsteq	r0, r2, lsl #16
    2cd8:	02050001 	andeq	r0, r5, #1
    2cdc:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    2ce0:	01018003 	tsteq	r1, r3
    2ce4:	003e8424 	eorseq	r8, lr, r4, lsr #8
    2ce8:	06010402 	streq	r0, [r1], -r2, lsl #8
    2cec:	342f0620 	strtcc	r0, [pc], #-1568	; 2cf4 <__Stack_Size+0x28f4>
    2cf0:	2f1f214b 	svccs	0x001f214b
    2cf4:	07022142 	streq	r2, [r2, -r2, asr #2]
    2cf8:	00010100 	andeq	r0, r1, r0, lsl #2
    2cfc:	1bfc0205 	blne	fff03518 <SCS_BASE+0x1fef5518>
    2d00:	f5030800 			; <UNDEFINED> instruction: 0xf5030800
    2d04:	40210101 	eormi	r0, r1, r1, lsl #2
    2d08:	35224b3e 	strcc	r4, [r2, #-2878]!	; 0xb3e
    2d0c:	0f03423d 	svceq	0x0003423d
    2d10:	20720320 	rsbscs	r0, r2, r0, lsr #6
    2d14:	75035f43 	strvc	r5, [r3, #-3907]	; 0xf43
    2d18:	31403220 	cmpcc	r0, r0, lsr #4
    2d1c:	01040200 	mrseq	r0, R12_usr
    2d20:	2f062e06 	svccs	0x00062e06
    2d24:	473c0903 	ldrmi	r0, [ip, -r3, lsl #18]!
    2d28:	4d231d23 	stcmi	13, cr1, [r3, #-140]!	; 0xffffff74
    2d2c:	235a5e4c 	cmpcs	sl, #76, 28	; 0x4c0
    2d30:	4bcc306c 	blmi	ff30eee8 <SCS_BASE+0x1f300ee8>
    2d34:	09022131 	stmdbeq	r2, {r0, r4, r5, r8, sp}
    2d38:	00010100 	andeq	r0, r1, r0, lsl #2
    2d3c:	1cd40205 	lfmne	f0, 2, [r4], {5}
    2d40:	d2030800 	andle	r0, r3, #0, 16
    2d44:	03260102 	teqeq	r6, #-2147483648	; 0x80000000
    2d48:	7103200f 	tstvc	r3, pc
    2d4c:	200f0320 	andcs	r0, pc, r0, lsr #6
    2d50:	21207103 	teqcs	r0, r3, lsl #2
    2d54:	40325443 	eorsmi	r5, r2, r3, asr #8
    2d58:	02002f31 	andeq	r2, r0, #49, 30	; 0xc4
    2d5c:	2e060104 	adfcss	f0, f6, f4
    2d60:	09032106 	stmdbeq	r3, {r1, r2, r8, sp}
    2d64:	4223552e 	eormi	r5, r3, #192937984	; 0xb800000
    2d68:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    2d6c:	342e7a03 	strtcc	r7, [lr], #-2563	; 0xa03
    2d70:	34207a03 	strtcc	r7, [r0], #-2563	; 0xa03
    2d74:	6f034b77 	svcvs	0x00034b77
    2d78:	2012032e 	andscs	r0, r2, lr, lsr #6
    2d7c:	01000802 	tsteq	r0, r2, lsl #16
    2d80:	02050001 	andeq	r0, r5, #1
    2d84:	08001d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip}
    2d88:	01038803 	tsteq	r3, r3, lsl #16
    2d8c:	024c6721 	subeq	r6, ip, #8650752	; 0x840000
    2d90:	01010007 	tsteq	r1, r7
    2d94:	84020500 	strhi	r0, [r2], #-1280	; 0x500
    2d98:	0308001d 	movweq	r0, #32797	; 0x801d
    2d9c:	150103a2 	strne	r0, [r1, #-930]	; 0x3a2
    2da0:	222f231d 	eorcs	r2, pc, #1946157056	; 0x74000000
    2da4:	022f233d 	eoreq	r2, pc, #-201326592	; 0xf4000000
    2da8:	01010003 	tsteq	r1, r3
    2dac:	a0020500 	andge	r0, r2, r0, lsl #10
    2db0:	0308001d 	movweq	r0, #32797	; 0x801d
    2db4:	250107f6 	strcs	r0, [r1, #-2038]	; 0x7f6
    2db8:	03594c68 	cmpeq	r9, #104, 24	; 0x6800
    2dbc:	0e024a18 	mcreq	10, 0, r4, cr2, cr8, {0}
    2dc0:	00010100 	andeq	r0, r1, r0, lsl #2
    2dc4:	1de40205 	sfmne	f0, 2, [r4, #20]!
    2dc8:	ed030800 	stc	8, cr0, [r3, #-0]
    2dcc:	11030106 	tstne	r3, r6, lsl #2
    2dd0:	232b3f20 	teqcs	fp, #32, 30	; 0x80
    2dd4:	5d47311d 	stfple	f3, [r7, #-116]	; 0xffffff8c
    2dd8:	5a4c302f 	bpl	130ee9c <__Stack_Size+0x130ea9c>
    2ddc:	b1033d3f 	tstlt	r3, pc, lsr sp
    2de0:	304e4a7d 	subcc	r4, lr, sp, ror sl
    2de4:	294f3040 	stmdbcs	pc, {r6, ip, sp}^	; <UNPREDICTABLE>
    2de8:	10033d3d 	andne	r3, r3, sp, lsr sp
    2dec:	3c03304a 	stccc	0, cr3, [r3], {74}	; 0x4a
    2df0:	4403593c 	strmi	r5, [r3], #-2364	; 0x93c
    2df4:	443e3d3c 	ldrtmi	r3, [lr], #-3388	; 0xd3c
    2df8:	3e3d3d30 	mrccc	13, 1, r3, cr13, cr0, {1}
    2dfc:	313c0b03 	teqcc	ip, r3, lsl #22
    2e00:	33314130 	teqcc	r1, #48, 2
    2e04:	2e090330 	mcrcs	3, 0, r0, cr9, cr0, {1}
    2e08:	362e0a03 	strtcc	r0, [lr], -r3, lsl #20
    2e0c:	2e7503aa 	cdpcs	3, 7, cr0, cr5, cr10, {5}
    2e10:	03201003 	teqeq	r0, #3
    2e14:	3e303c1a 	mrccc	12, 1, r3, cr0, cr10, {0}
    2e18:	303e302f 	eorscc	r3, lr, pc, lsr #32
    2e1c:	5a42303e 	bpl	108ef1c <__Stack_Size+0x108eb1c>
    2e20:	305e4b69 	subscc	r4, lr, r9, ror #22
    2e24:	03305175 	teqeq	r0, #1073741853	; 0x4000001d
    2e28:	7203200e 	andvc	r2, r3, #14
    2e2c:	035f4320 	cmpeq	pc, #32, 6	; 0x80000000
    2e30:	40322075 	eorsmi	r2, r2, r5, ror r0
    2e34:	09035931 	stmdbeq	r3, {r0, r4, r5, r8, fp, ip, lr}
    2e38:	3050303c 	subscc	r3, r0, ip, lsr r0
    2e3c:	89674b59 	stmdbhi	r7!, {r0, r3, r4, r6, r8, r9, fp, lr}^
    2e40:	2f233d22 	svccs	0x00233d22
    2e44:	41306732 	teqmi	r0, r2, lsr r7
    2e48:	413f3169 	teqmi	pc, r9, ror #2
    2e4c:	083e3f4d 	ldmdaeq	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp}
    2e50:	305a3015 	subscc	r3, sl, r5, lsl r0
    2e54:	404b405a 	submi	r4, fp, sl, asr r0
    2e58:	4a39032f 	bmi	e43b1c <__Stack_Size+0xe4371c>
    2e5c:	7ecc032f 	cdpvc	3, 12, cr0, cr12, cr15, {1}
    2e60:	2e2c032e 	cdpcs	3, 2, cr0, cr12, cr14, {1}
    2e64:	022e0b03 	eoreq	r0, lr, #3072	; 0xc00
    2e68:	0101000c 	tsteq	r1, ip
    2e6c:	c0020500 	andgt	r0, r2, r0, lsl #10
    2e70:	03080020 	movweq	r0, #32800	; 0x8020
    2e74:	210107cb 	smlabtcs	r1, fp, r7, r0
    2e78:	0402003e 	streq	r0, [r2], #-62	; 0x3e
    2e7c:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2e80:	04020033 	streq	r0, [r2], #-51	; 0x33
    2e84:	062e0601 	strteq	r0, [lr], -r1, lsl #12
    2e88:	2e7bea03 	vaddcs.f32	s29, s22, s6
    2e8c:	2633221e 			; <UNDEFINED> instruction: 0x2633221e
    2e90:	2f211f59 	svccs	0x00211f59
    2e94:	78331b25 	ldmdavc	r3!, {r0, r2, r5, r8, r9, fp, ip}
    2e98:	2f1f2130 	svccs	0x001f2130
    2e9c:	3f2f211f 	svccc	0x002f211f
    2ea0:	32221e3e 	eorcc	r1, r2, #992	; 0x3e0
    2ea4:	032f4022 	teqeq	pc, #34	; 0x22
    2ea8:	3fac03ef 	svccc	0x00ac03ef
    2eac:	4a760330 	bmi	1d83b74 <__Stack_Size+0x1d83774>
    2eb0:	31201703 	teqcc	r0, r3, lsl #14
    2eb4:	000e022d 	andeq	r0, lr, sp, lsr #4
    2eb8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2ebc:	00218c02 	eoreq	r8, r1, r2, lsl #24
    2ec0:	08a20308 	stmiaeq	r2!, {r3, r8, r9}
    2ec4:	1d232501 	cfstr32ne	mvfx2, [r3, #-4]!
    2ec8:	01040200 	mrseq	r0, R12_usr
    2ecc:	04020023 	streq	r0, [r2], #-35	; 0x23
    2ed0:	02003003 	andeq	r3, r0, #3
    2ed4:	32e20304 	rsccc	r0, r2, #4, 6	; 0x10000000
    2ed8:	01000902 	tsteq	r0, r2, lsl #18
    2edc:	02050001 	andeq	r0, r5, #1
    2ee0:	080021cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sp}
    2ee4:	0107a303 	tsteq	r7, r3, lsl #6
    2ee8:	02003e21 	andeq	r3, r0, #528	; 0x210
    2eec:	2e060104 	adfcss	f0, f6, f4
    2ef0:	3f303006 	svccc	0x00303006
    2ef4:	04020030 	streq	r0, [r2], #-48	; 0x30
    2ef8:	02003d01 	andeq	r3, r0, #1, 26	; 0x40
    2efc:	311f0104 	tstcc	pc, r4, lsl #2
    2f00:	23504c3d 	cmpcs	r0, #15616	; 0x3d00
    2f04:	09022d31 	stmdbeq	r2, {r0, r4, r5, r8, sl, fp, sp}
    2f08:	00010100 	andeq	r0, r1, r0, lsl #2
    2f0c:	22280205 	eorcs	r0, r8, #1342177280	; 0x50000000
    2f10:	ba030800 	blt	c4f18 <__Stack_Size+0xc4b18>
    2f14:	01020108 	tsteq	r2, r8, lsl #2
    2f18:	a5010100 	strge	r0, [r1, #-256]	; 0x100
    2f1c:	02000000 	andeq	r0, r0, #0
    2f20:	00004c00 	andeq	r4, r0, r0, lsl #24
    2f24:	fb010200 	blx	4372e <__Stack_Size+0x4332e>
    2f28:	01000d0e 	tsteq	r0, lr, lsl #26
    2f2c:	00010101 	andeq	r0, r1, r1, lsl #2
    2f30:	00010000 	andeq	r0, r1, r0
    2f34:	696c0100 	stmdbvs	ip!, {r8}^
    2f38:	53552f62 	cmppl	r5, #392	; 0x188
    2f3c:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    2f40:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2f44:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    2f48:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    2f4c:	75000063 	strvc	r0, [r0, #-99]	; 0x63
    2f50:	6d5f6273 	lfmvs	f6, 2, [pc, #-460]	; 2d8c <__Stack_Size+0x298c>
    2f54:	632e6d65 	teqvs	lr, #6464	; 0x1940
    2f58:	00000100 	andeq	r0, r0, r0, lsl #2
    2f5c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f60:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f64:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    2f68:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    2f6c:	00000200 	andeq	r0, r0, r0, lsl #4
    2f70:	02050000 	andeq	r0, r5, #0
    2f74:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
    2f78:	24012403 	strcs	r2, [r1], #-1027	; 0x403
    2f7c:	232b232b 	teqcs	fp, #-1409286144	; 0xac000000
    2f80:	04020021 	streq	r0, [r2], #-33	; 0x21
    2f84:	00200601 	eoreq	r0, r0, r1, lsl #12
    2f88:	06030402 	streq	r0, [r3], -r2, lsl #8
    2f8c:	0402004e 	streq	r0, [r2], #-78	; 0x4e
    2f90:	02002c03 	andeq	r2, r0, #768	; 0x300
    2f94:	00300304 	eorseq	r0, r0, r4, lsl #6
    2f98:	2f030402 	svccs	0x00030402
    2f9c:	0001024e 	andeq	r0, r1, lr, asr #4
    2fa0:	05000101 	streq	r0, [r0, #-257]	; 0x101
    2fa4:	00225a02 	eoreq	r5, r2, r2, lsl #20
    2fa8:	013d0308 	teqeq	sp, r8, lsl #6
    2fac:	2b232b24 	blcs	8cdc44 <__Stack_Size+0x8cd844>
    2fb0:	02002123 	andeq	r2, r0, #-1073741816	; 0xc0000008
    2fb4:	20060104 	andcs	r0, r6, r4, lsl #2
    2fb8:	03040200 	movweq	r0, #16896	; 0x4200
    2fbc:	02693006 	rsbeq	r3, r9, #6
    2fc0:	01010001 	tsteq	r1, r1
    2fc4:	00000516 	andeq	r0, r0, r6, lsl r5
    2fc8:	006d0002 	rsbeq	r0, sp, r2
    2fcc:	01020000 	mrseq	r0, (UNDEF: 2)
    2fd0:	000d0efb 	strdeq	r0, [sp], -fp
    2fd4:	01010101 	tsteq	r1, r1, lsl #2
    2fd8:	01000000 	mrseq	r0, (UNDEF: 0)
    2fdc:	6c010000 	stcvs	0, cr0, [r1], {-0}
    2fe0:	552f6269 	strpl	r6, [pc, #-617]!	; 2d7f <__Stack_Size+0x297f>
    2fe4:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    2fe8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2fec:	6c006372 	stcvs	3, cr6, [r0], {114}	; 0x72
    2ff0:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    2ff4:	2e00636e 	cdpcs	3, 0, cr6, cr0, cr14, {3}
    2ff8:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2ffc:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3000:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3004:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3008:	73750000 	cmnvc	r5, #0
    300c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3010:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3014:	00000100 	andeq	r0, r0, r0, lsl #2
    3018:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    301c:	30316632 	eorscc	r6, r1, r2, lsr r6
    3020:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    3024:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    3028:	00000200 	andeq	r0, r0, r0, lsl #4
    302c:	5f627375 	svcpl	0x00627375
    3030:	73676572 	cmnvc	r7, #478150656	; 0x1c800000
    3034:	0300682e 	movweq	r6, #2094	; 0x82e
    3038:	00000000 	andeq	r0, r0, r0
    303c:	00000205 	andeq	r0, r0, r5, lsl #4
    3040:	23030000 	movwcs	r0, #12288	; 0x3000
    3044:	06021301 	streq	r1, [r2], -r1, lsl #6
    3048:	00010100 	andeq	r0, r1, r0, lsl #2
    304c:	00000205 	andeq	r0, r0, r5, lsl #4
    3050:	2f030000 	svccs	0x00030000
    3054:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    3058:	01010004 	tsteq	r1, r4
    305c:	00020500 	andeq	r0, r2, r0, lsl #10
    3060:	03000000 	movweq	r0, #0
    3064:	0213013b 	andseq	r0, r3, #-1073741810	; 0xc000000e
    3068:	01010006 	tsteq	r1, r6
    306c:	00020500 	andeq	r0, r2, r0, lsl #10
    3070:	03000000 	movweq	r0, #0
    3074:	130100c7 	movwne	r0, #4295	; 0x10c7
    3078:	0004022f 	andeq	r0, r4, pc, lsr #4
    307c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3080:	00000002 	andeq	r0, r0, r2
    3084:	00d30300 	sbcseq	r0, r3, r0, lsl #6
    3088:	022f1301 	eoreq	r1, pc, #67108864	; 0x4000000
    308c:	01010004 	tsteq	r1, r4
    3090:	00020500 	andeq	r0, r2, r0, lsl #10
    3094:	03000000 	movweq	r0, #0
    3098:	130100df 	movwne	r0, #4319	; 0x10df
    309c:	01000602 	tsteq	r0, r2, lsl #12
    30a0:	02050001 	andeq	r0, r5, #1
    30a4:	00000000 	andeq	r0, r0, r0
    30a8:	0100eb03 	tsteq	r0, r3, lsl #22
    30ac:	04022f13 	streq	r2, [r2], #-3859	; 0xf13
    30b0:	00010100 	andeq	r0, r1, r0, lsl #2
    30b4:	22800205 	addcs	r0, r0, #1342177280	; 0x50000000
    30b8:	f7030800 			; <UNDEFINED> instruction: 0xf7030800
    30bc:	02130100 	andseq	r0, r3, #0, 2
    30c0:	01010008 	tsteq	r1, r8
    30c4:	00020500 	andeq	r0, r2, r0, lsl #10
    30c8:	03000000 	movweq	r0, #0
    30cc:	13010183 	movwne	r0, #4483	; 0x1183
    30d0:	0004022f 	andeq	r0, r4, pc, lsr #4
    30d4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    30d8:	00000002 	andeq	r0, r0, r2
    30dc:	01900300 	orrseq	r0, r0, r0, lsl #6
    30e0:	07021301 	streq	r1, [r2, -r1, lsl #6]
    30e4:	00010100 	andeq	r0, r1, r0, lsl #2
    30e8:	00000205 	andeq	r0, r0, r5, lsl #4
    30ec:	9c030000 	stcls	0, cr0, [r3], {-0}
    30f0:	67130101 	ldrvs	r0, [r3, -r1, lsl #2]
    30f4:	01000202 	tsteq	r0, r2, lsl #4
    30f8:	02050001 	andeq	r0, r5, #1
    30fc:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
    3100:	0101a903 	tsteq	r1, r3, lsl #18
    3104:	000e0213 	andeq	r0, lr, r3, lsl r2
    3108:	05000101 	streq	r0, [r0, #-257]	; 0x101
    310c:	00000002 	andeq	r0, r0, r2
    3110:	01b50300 			; <UNDEFINED> instruction: 0x01b50300
    3114:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3118:	01010003 	tsteq	r1, r3
    311c:	ac020500 	cfstr32ge	mvfx0, [r2], {-0}
    3120:	03080022 	movweq	r0, #32802	; 0x8022
    3124:	130101c2 	movwne	r0, #4546	; 0x11c2
    3128:	01001902 	tsteq	r0, r2, lsl #18
    312c:	02050001 	andeq	r0, r5, #1
    3130:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    3134:	0101cf03 	tsteq	r1, r3, lsl #30
    3138:	00190213 	andseq	r0, r9, r3, lsl r2
    313c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3140:	00000002 	andeq	r0, r0, r2
    3144:	01dc0300 	bicseq	r0, ip, r0, lsl #6
    3148:	01410301 	cmpeq	r1, r1, lsl #6
    314c:	5800c203 	stmdapl	r0, {r0, r1, r9, lr, pc}
    3150:	207fbe03 	rsbscs	fp, pc, r3, lsl #28
    3154:	2000c203 	andcs	ip, r0, r3, lsl #4
    3158:	02303e22 	eorseq	r3, r0, #544	; 0x220
    315c:	01010005 	tsteq	r1, r5
    3160:	00020500 	andeq	r0, r2, r0, lsl #10
    3164:	03000000 	movweq	r0, #0
    3168:	130101f1 	movwne	r0, #4593	; 0x11f1
    316c:	00030267 	andeq	r0, r3, r7, ror #4
    3170:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3174:	00000002 	andeq	r0, r0, r2
    3178:	01fd0300 	mvnseq	r0, r0, lsl #6
    317c:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    3180:	01010003 	tsteq	r1, r3
    3184:	10020500 	andne	r0, r2, r0, lsl #10
    3188:	03080023 	movweq	r0, #32803	; 0x8023
    318c:	13010289 	movwne	r0, #4745	; 0x1289
    3190:	01001302 	tsteq	r0, r2, lsl #6
    3194:	02050001 	andeq	r0, r5, #1
    3198:	08002336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sp}
    319c:	01029503 	tsteq	r2, r3, lsl #10
    31a0:	00130213 	andseq	r0, r3, r3, lsl r2
    31a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31a8:	00000002 	andeq	r0, r0, r2
    31ac:	02a10300 	adceq	r0, r1, #0, 6
    31b0:	10021301 	andne	r1, r2, r1, lsl #6
    31b4:	00010100 	andeq	r0, r1, r0, lsl #2
    31b8:	00000205 	andeq	r0, r0, r5, lsl #4
    31bc:	ad030000 	stcge	0, cr0, [r3, #-0]
    31c0:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    31c4:	01010010 	tsteq	r1, r0, lsl r0
    31c8:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
    31cc:	03080023 	movweq	r0, #32803	; 0x8023
    31d0:	130102b8 	movwne	r0, #4792	; 0x12b8
    31d4:	01001002 	tsteq	r0, r2
    31d8:	02050001 	andeq	r0, r5, #1
    31dc:	00000000 	andeq	r0, r0, r0
    31e0:	0102c303 	tsteq	r2, r3, lsl #6
    31e4:	00100213 	andseq	r0, r0, r3, lsl r2
    31e8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    31ec:	00000002 	andeq	r0, r0, r2
    31f0:	02ce0300 	sbceq	r0, lr, #0, 6
    31f4:	10021301 	andne	r1, r2, r1, lsl #6
    31f8:	00010100 	andeq	r0, r1, r0, lsl #2
    31fc:	00000205 	andeq	r0, r0, r5, lsl #4
    3200:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    3204:	02130102 	andseq	r0, r3, #-2147483648	; 0x80000000
    3208:	01010010 	tsteq	r1, r0, lsl r0
    320c:	00020500 	andeq	r0, r2, r0, lsl #10
    3210:	03000000 	movweq	r0, #0
    3214:	130102e4 	movwne	r0, #4836	; 0x12e4
    3218:	00050283 	andeq	r0, r5, r3, lsl #5
    321c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3220:	00000002 	andeq	r0, r0, r2
    3224:	02ef0300 	rsceq	r0, pc, #0, 6
    3228:	02831301 	addeq	r1, r3, #67108864	; 0x4000000
    322c:	01010005 	tsteq	r1, r5
    3230:	00020500 	andeq	r0, r2, r0, lsl #10
    3234:	03000000 	movweq	r0, #0
    3238:	130102fa 	movwne	r0, #4858	; 0x12fa
    323c:	01000c02 	tsteq	r0, r2, lsl #24
    3240:	02050001 	andeq	r0, r5, #1
    3244:	00000000 	andeq	r0, r0, r0
    3248:	01038503 	tsteq	r3, r3, lsl #10
    324c:	000e0213 	andeq	r0, lr, r3, lsl r2
    3250:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3254:	00000002 	andeq	r0, r0, r2
    3258:	03900300 	orrseq	r0, r0, #0, 6
    325c:	10021301 	andne	r1, r2, r1, lsl #6
    3260:	00010100 	andeq	r0, r1, r0, lsl #2
    3264:	00000205 	andeq	r0, r0, r5, lsl #4
    3268:	9b030000 	blls	c3270 <__Stack_Size+0xc2e70>
    326c:	02130103 	andseq	r0, r3, #-1073741824	; 0xc0000000
    3270:	01010010 	tsteq	r1, r0, lsl r0
    3274:	7c020500 	cfstr32vc	mvfx0, [r2], {-0}
    3278:	03080023 	movweq	r0, #32803	; 0x8023
    327c:	130103a6 	movwne	r0, #5030	; 0x13a6
    3280:	01001302 	tsteq	r0, r2, lsl #6
    3284:	02050001 	andeq	r0, r5, #1
    3288:	080023a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sp}
    328c:	0103b103 	tsteq	r3, r3, lsl #2
    3290:	00130213 	andseq	r0, r3, r3, lsl r2
    3294:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3298:	00000002 	andeq	r0, r0, r2
    329c:	03bd0300 			; <UNDEFINED> instruction: 0x03bd0300
    32a0:	00081301 	andeq	r1, r8, r1, lsl #6
    32a4:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32a8:	00000002 	andeq	r0, r0, r2
    32ac:	03c80300 	biceq	r0, r8, #0, 6
    32b0:	02671301 	rsbeq	r1, r7, #67108864	; 0x4000000
    32b4:	01010003 	tsteq	r1, r3
    32b8:	c8020500 	stmdagt	r2, {r8, sl}
    32bc:	03080023 	movweq	r0, #32803	; 0x8023
    32c0:	130103d4 	movwne	r0, #5076	; 0x13d4
    32c4:	01001002 	tsteq	r0, r2
    32c8:	02050001 	andeq	r0, r5, #1
    32cc:	080023e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sp}
    32d0:	0103e003 	tsteq	r3, r3
    32d4:	00100213 	andseq	r0, r0, r3, lsl r2
    32d8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    32dc:	00240802 	eoreq	r0, r4, r2, lsl #16
    32e0:	03eb0308 	mvneq	r0, #8, 6	; 0x20000000
    32e4:	02ad1301 	adceq	r1, sp, #67108864	; 0x4000000
    32e8:	01010005 	tsteq	r1, r5
    32ec:	28020500 	stmdacs	r2, {r8, sl}
    32f0:	03080024 	movweq	r0, #32804	; 0x8024
    32f4:	130103f6 	movwne	r0, #5110	; 0x13f6
    32f8:	00070291 	muleq	r7, r1, r2
    32fc:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3300:	00244802 	eoreq	r4, r4, r2, lsl #16
    3304:	04820308 	streq	r0, [r2], #776	; 0x308
    3308:	0e021301 	cdpeq	3, 0, cr1, cr2, cr1, {0}
    330c:	00010100 	andeq	r0, r1, r0, lsl #2
    3310:	00000205 	andeq	r0, r0, r5, lsl #4
    3314:	8e030000 	cdphi	0, 0, cr0, cr3, cr0, {0}
    3318:	00130104 	andseq	r0, r3, r4, lsl #2
    331c:	06010402 	streq	r0, [r1], -r2, lsl #8
    3320:	0402002e 	streq	r0, [r2], #-46	; 0x2e
    3324:	02009e02 	andeq	r9, r0, #2, 28
    3328:	02580804 	subseq	r0, r8, #4, 16	; 0x40000
    332c:	01010002 	tsteq	r1, r2
    3330:	64020500 	strvs	r0, [r2], #-1280	; 0x500
    3334:	03080024 	movweq	r0, #32804	; 0x8024
    3338:	1301049a 	movwne	r0, #5274	; 0x149a
    333c:	01040200 	mrseq	r0, R12_usr
    3340:	0200ac06 	andeq	sl, r0, #1536	; 0x600
    3344:	009e0204 	addseq	r0, lr, r4, lsl #4
    3348:	58080402 	stmdapl	r8, {r1, sl}
    334c:	01000602 	tsteq	r0, r2, lsl #12
    3350:	02050001 	andeq	r0, r5, #1
    3354:	00000000 	andeq	r0, r0, r0
    3358:	0104a503 	tsteq	r4, r3, lsl #10
    335c:	07029113 	smladeq	r2, r3, r1, r9
    3360:	00010100 	andeq	r0, r1, r0, lsl #2
    3364:	24a40205 	strtcs	r0, [r4], #517	; 0x205
    3368:	b0030800 	andlt	r0, r3, r0, lsl #16
    336c:	91130104 	tstls	r3, r4, lsl #2
    3370:	01000702 	tsteq	r0, r2, lsl #14
    3374:	02050001 	andeq	r0, r5, #1
    3378:	00000000 	andeq	r0, r0, r0
    337c:	0104bd03 	tsteq	r4, r3, lsl #26
    3380:	001b0221 	andseq	r0, fp, r1, lsr #4
    3384:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3388:	00000002 	andeq	r0, r0, r2
    338c:	04c90300 	strbeq	r0, [r9], #768	; 0x300
    3390:	10021301 	andne	r1, r2, r1, lsl #6
    3394:	00010100 	andeq	r0, r1, r0, lsl #2
    3398:	00000205 	andeq	r0, r0, r5, lsl #4
    339c:	d5030000 	strle	r0, [r3, #-0]
    33a0:	02130104 	andseq	r0, r3, #4, 2
    33a4:	01010010 	tsteq	r1, r0, lsl r0
    33a8:	00020500 	andeq	r0, r2, r0, lsl #10
    33ac:	03000000 	movweq	r0, #0
    33b0:	130104e0 	movwne	r0, #5344	; 0x14e0
    33b4:	000502ad 	andeq	r0, r5, sp, lsr #5
    33b8:	05000101 	streq	r0, [r0, #-257]	; 0x101
    33bc:	00000002 	andeq	r0, r0, r2
    33c0:	04eb0300 	strbteq	r0, [fp], #768	; 0x300
    33c4:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    33c8:	01010007 	tsteq	r1, r7
    33cc:	00020500 	andeq	r0, r2, r0, lsl #10
    33d0:	03000000 	movweq	r0, #0
    33d4:	130104f7 	movwne	r0, #5367	; 0x14f7
    33d8:	0200211f 	andeq	r2, r0, #-1073741817	; 0xc0000007
    33dc:	20060104 	andcs	r0, r6, r4, lsl #2
    33e0:	03040200 	movweq	r0, #16896	; 0x4200
    33e4:	040200ac 	streq	r0, [r2], #-172	; 0xac
    33e8:	0200ac04 	andeq	sl, r0, #4, 24	; 0x400
    33ec:	00660a04 	rsbeq	r0, r6, r4, lsl #20
    33f0:	9e100402 	cfmulsls	mvf0, mvf0, mvf2
    33f4:	02040200 	andeq	r0, r4, #0, 4
    33f8:	0402009e 	streq	r0, [r2], #-158	; 0x9e
    33fc:	02002e0b 	andeq	r2, r0, #11, 28	; 0xb0
    3400:	12081104 	andne	r1, r8, #4, 2
    3404:	17040200 	strne	r0, [r4, -r0, lsl #4]
    3408:	00090258 	andeq	r0, r9, r8, asr r2
    340c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3410:	00000002 	andeq	r0, r0, r2
    3414:	05830300 	streq	r0, [r3, #768]	; 0x300
    3418:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    341c:	2e060104 	adfcss	f0, f6, f4
    3420:	03040200 	movweq	r0, #16896	; 0x4200
    3424:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3428:	02009e04 	andeq	r9, r0, #4, 28	; 0x40
    342c:	00580a04 	subseq	r0, r8, r4, lsl #20
    3430:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    3434:	0b040200 	bleq	103c3c <__Stack_Size+0x10383c>
    3438:	000e022e 	andeq	r0, lr, lr, lsr #4
    343c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3440:	00000002 	andeq	r0, r0, r2
    3444:	058f0300 	streq	r0, [pc, #768]	; 374c <__Stack_Size+0x334c>
    3448:	02001301 	andeq	r1, r0, #67108864	; 0x4000000
    344c:	2e060104 	adfcss	f0, f6, f4
    3450:	03040200 	movweq	r0, #16896	; 0x4200
    3454:	040200ac 	streq	r0, [r2], #-172	; 0xac
    3458:	02009e04 	andeq	r9, r0, #4, 28	; 0x40
    345c:	00580a04 	subseq	r0, r8, r4, lsl #20
    3460:	2e020402 	cdpcs	4, 0, cr0, cr2, cr2, {0}
    3464:	0b040200 	bleq	103c6c <__Stack_Size+0x10386c>
    3468:	000e022e 	andeq	r0, lr, lr, lsr #4
    346c:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3470:	00000002 	andeq	r0, r0, r2
    3474:	059b0300 	ldreq	r0, [fp, #768]	; 0x300
    3478:	02911301 	addseq	r1, r1, #67108864	; 0x4000000
    347c:	01010007 	tsteq	r1, r7
    3480:	00020500 	andeq	r0, r2, r0, lsl #10
    3484:	03000000 	movweq	r0, #0
    3488:	130105a7 	movwne	r0, #5543	; 0x15a7
    348c:	00070291 	muleq	r7, r1, r2
    3490:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3494:	00000002 	andeq	r0, r0, r2
    3498:	05b30300 	ldreq	r0, [r3, #768]!	; 0x300
    349c:	a1bc1301 			; <UNDEFINED> instruction: 0xa1bc1301
    34a0:	07022546 	streq	r2, [r2, -r6, asr #10]
    34a4:	00010100 	andeq	r0, r1, r0, lsl #2
    34a8:	00000205 	andeq	r0, r0, r5, lsl #4
    34ac:	c4030000 	strgt	r0, [r3], #-0
    34b0:	30130105 	andscc	r0, r3, r5, lsl #2
    34b4:	0f0230d8 	svceq	0x000230d8
    34b8:	00010100 	andeq	r0, r1, r0, lsl #2
    34bc:	00000205 	andeq	r0, r0, r5, lsl #4
    34c0:	d7030000 	strle	r0, [r3, -r0]
    34c4:	02160105 	andseq	r0, r6, #1073741825	; 0x40000001
    34c8:	01010003 	tsteq	r1, r3
    34cc:	c4020500 	strgt	r0, [r2], #-1280	; 0x500
    34d0:	03080024 	movweq	r0, #32804	; 0x8024
    34d4:	160105e4 	strne	r0, [r1], -r4, ror #11
    34d8:	00030230 	andeq	r0, r3, r0, lsr r2
    34dc:	00bd0101 	adcseq	r0, sp, r1, lsl #2
    34e0:	00020000 	andeq	r0, r2, r0
    34e4:	00000087 	andeq	r0, r0, r7, lsl #1
    34e8:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    34ec:	0101000d 	tsteq	r1, sp
    34f0:	00000101 	andeq	r0, r0, r1, lsl #2
    34f4:	00000100 	andeq	r0, r0, r0, lsl #2
    34f8:	62696c01 	rsbvs	r6, r9, #256	; 0x100
    34fc:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3500:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3504:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3508:	62696c00 	rsbvs	r6, r9, #0, 24
    350c:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    3510:	6c2f2e00 	stcvs	14, cr2, [pc], #-0	; 3518 <__Stack_Size+0x3118>
    3514:	552f6269 	strpl	r6, [pc, #-617]!	; 32b3 <__Stack_Size+0x2eb3>
    3518:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    351c:	692f6269 	stmdbvs	pc!, {r0, r3, r5, r6, r9, sp, lr}	; <UNPREDICTABLE>
    3520:	0000636e 	andeq	r6, r0, lr, ror #6
    3524:	5f627375 	svcpl	0x00627375
    3528:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    352c:	00010063 	andeq	r0, r1, r3, rrx
    3530:	6d747300 	ldclvs	3, cr7, [r4, #-0]
    3534:	31663233 	cmncc	r6, r3, lsr r2
    3538:	745f7830 	ldrbvc	r7, [pc], #-2096	; 3540 <__Stack_Size+0x3140>
    353c:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    3540:	00020068 	andeq	r0, r2, r8, rrx
    3544:	62737500 	rsbsvs	r7, r3, #0, 10
    3548:	6765725f 			; <UNDEFINED> instruction: 0x6765725f
    354c:	00682e73 	rsbeq	r2, r8, r3, ror lr
    3550:	75000003 	strvc	r0, [r0, #-3]
    3554:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3558:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    355c:	00030068 	andeq	r0, r3, r8, rrx
    3560:	62737500 	rsbsvs	r7, r3, #0, 10
    3564:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3568:	0300682e 	movweq	r6, #2094	; 0x82e
    356c:	00000000 	andeq	r0, r0, r0
    3570:	24d00205 	ldrbcs	r0, [r0], #517	; 0x205
    3574:	23030800 	movwcs	r0, #14336	; 0x3800
    3578:	1f2f1701 	svcne	0x002f1701
    357c:	0a033e21 	beq	d2e08 <__Stack_Size+0xd2a08>
    3580:	0007022e 	andeq	r0, r7, lr, lsr #4
    3584:	05000101 	streq	r0, [r0, #-257]	; 0x101
    3588:	0024f002 	eoreq	pc, r4, r2
    358c:	00df0308 	sbcseq	r0, pc, r8, lsl #6
    3590:	7a032601 	bvc	ccd9c <__Stack_Size+0xcc99c>
    3594:	033f263c 	teqeq	pc, #60, 12	; 0x3c00000
    3598:	02028213 	andeq	r8, r2, #805306369	; 0x30000001
    359c:	e5010100 	str	r0, [r1, #-256]	; 0x100
    35a0:	02000000 	andeq	r0, r0, #0
    35a4:	00008800 	andeq	r8, r0, r0, lsl #16
    35a8:	fb010200 	blx	43db2 <__Stack_Size+0x439b2>
    35ac:	01000d0e 	tsteq	r0, lr, lsl #26
    35b0:	00010101 	andeq	r0, r1, r1, lsl #2
    35b4:	00010000 	andeq	r0, r1, r0
    35b8:	696c0100 	stmdbvs	ip!, {r8}^
    35bc:	53552f62 	cmppl	r5, #392	; 0x188
    35c0:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    35c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    35c8:	696c0063 	stmdbvs	ip!, {r0, r1, r5, r6}^
    35cc:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
    35d0:	2f2e0063 	svccs	0x002e0063
    35d4:	2f62696c 	svccs	0x0062696c
    35d8:	5f425355 	svcpl	0x00425355
    35dc:	2f62696c 	svccs	0x0062696c
    35e0:	00636e69 	rsbeq	r6, r3, r9, ror #28
    35e4:	62737500 	rsbsvs	r7, r3, #0, 10
    35e8:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    35ec:	0100632e 	tsteq	r0, lr, lsr #6
    35f0:	74730000 	ldrbtvc	r0, [r3], #-0
    35f4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    35f8:	5f783031 	svcpl	0x00783031
    35fc:	65707974 	ldrbvs	r7, [r0, #-2420]!	; 0x974
    3600:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    3604:	73750000 	cmnvc	r5, #0
    3608:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    360c:	682e7367 	stmdavs	lr!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}
    3610:	00000300 	andeq	r0, r0, r0, lsl #6
    3614:	5f627375 	svcpl	0x00627375
    3618:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xe69
    361c:	0300682e 	movweq	r6, #2094	; 0x82e
    3620:	73750000 	cmnvc	r5, #0
    3624:	6f635f62 	svcvs	0x00635f62
    3628:	682e6572 	stmdavs	lr!, {r1, r4, r5, r6, r8, sl, sp, lr}
    362c:	00000300 	andeq	r0, r0, r0, lsl #6
    3630:	02050000 	andeq	r0, r5, #0
    3634:	08002514 	stmdaeq	r0, {r2, r4, r8, sl, sp}
    3638:	21012a03 	tstcs	r1, r3, lsl #20
    363c:	0359853e 	cmpeq	r9, #260046848	; 0xf800000
    3640:	1f3d2e0a 	svcne	0x003d2e0a
    3644:	cc4c4b2f 	mcrrgt	11, 2, r4, ip, cr15
    3648:	0e035944 	cdpeq	9, 0, cr5, cr3, cr4, {2}
    364c:	594c4c3c 	stmdbpl	ip, {r2, r3, r4, r5, sl, fp, lr}^
    3650:	31595a43 	cmpcc	r9, r3, asr #20
    3654:	0903d708 	stmdbeq	r3, {r3, r8, r9, sl, ip, lr, pc}
    3658:	3f5b9120 	svccc	0x005b9120
    365c:	5b4e311d 	blpl	138fad8 <__Stack_Size+0x138f6d8>
    3660:	5e311d93 	mrcpl	13, 1, r1, cr1, cr3, {4}
    3664:	01001302 	tsteq	r0, r2, lsl #6
    3668:	02050001 	andeq	r0, r5, #1
    366c:	00000000 	andeq	r0, r0, r0
    3670:	01019803 	tsteq	r1, r3, lsl #16
    3674:	5a3e7623 	bpl	fa0f08 <__Stack_Size+0xfa0b08>
    3678:	1d3f3167 	ldfnes	f3, [pc, #-412]!	; 34e4 <__Stack_Size+0x30e4>
    367c:	3f313131 	svccc	0x00313131
    3680:	025e311d 	subseq	r3, lr, #1073741831	; 0x40000007
    3684:	0101000b 	tsteq	r1, fp

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	0000000c 	andeq	r0, r0, ip
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
      1c:	0000000c 	andeq	r0, r0, ip
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	0000000c 	andeq	r0, r0, ip
      24:	00000000 	andeq	r0, r0, r0
      28:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000000 	andeq	r0, r0, r0
      38:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	00000014 	andeq	r0, r0, r4, lsl r0

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000014 	andeq	r0, r0, r4, lsl r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	00000000 	andeq	r0, r0, r0
      48:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
      4c:	0000004e 	andeq	r0, r0, lr, asr #32

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	8e180e41 	cdphi	14, 1, cr0, cr8, cr1, {2}
      54:	040e6401 	streq	r6, [lr], #-1025	; 0x401
      58:	0000000c 	andeq	r0, r0, ip
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      64:	00000014 	andeq	r0, r0, r4, lsl r0
      68:	0000000c 	andeq	r0, r0, ip
	...
      74:	00000030 	andeq	r0, r0, r0, lsr r0
      78:	00000014 	andeq	r0, r0, r4, lsl r0
      7c:	00000000 	andeq	r0, r0, r0
      80:	08000228 	stmdaeq	r0, {r3, r5, r9}
      84:	00000028 	andeq	r0, r0, r8, lsr #32
      88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      8c:	00018e02 	andeq	r8, r1, r2, lsl #28
      90:	00000020 	andeq	r0, r0, r0, lsr #32
	...
      9c:	0000004a 	andeq	r0, r0, sl, asr #32
      a0:	83100e41 	tsthi	r0, #1040	; 0x410
      a4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	62018e02 	andvs	r8, r1, #2, 28
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
      b0:	0000000e 	andeq	r0, r0, lr
      break; 
      
    default:
      break;
  }
}
      b4:	00000014 	andeq	r0, r0, r4, lsl r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	00000000 	andeq	r0, r0, r0
      bc:	08000250 	stmdaeq	r0, {r4, r6, r9}
      c0:	00000012 	andeq	r0, r0, r2, lsl r0
      c4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      c8:	00018e02 	andeq	r8, r1, r2, lsl #28
      cc:	00000018 	andeq	r0, r0, r8, lsl r0
      d0:	00000000 	andeq	r0, r0, r0
      d4:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
      d8:	00000034 	andeq	r0, r0, r4, lsr r0
      dc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      e0:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
      e4:	000ec4ce 	andeq	ip, lr, lr, asr #9
      e8:	00000018 	andeq	r0, r0, r8, lsl r0
      ec:	00000000 	andeq	r0, r0, r0
      f0:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
      f4:	00000014 	andeq	r0, r0, r4, lsl r0
      f8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
      fc:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     100:	000ec4ce 	andeq	ip, lr, lr, asr #9
     104:	00000018 	andeq	r0, r0, r8, lsl r0
     108:	00000000 	andeq	r0, r0, r0
     10c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     110:	00000014 	andeq	r0, r0, r4, lsl r0
     114:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     118:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     11c:	000ec4ce 	andeq	ip, lr, lr, asr #9
     120:	00000020 	andeq	r0, r0, r0, lsr #32
	...
     12c:	0000004a 	andeq	r0, r0, sl, asr #32
     130:	83100e41 	tsthi	r0, #1040	; 0x410
     134:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     138:	62018e02 	andvs	r8, r1, #2, 28
     13c:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     140:	0000000e 	andeq	r0, r0, lr
     144:	00000014 	andeq	r0, r0, r4, lsl r0
     148:	00000000 	andeq	r0, r0, r0
     14c:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     150:	00000012 	andeq	r0, r0, r2, lsl r0
     154:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     158:	00018e02 	andeq	r8, r1, r2, lsl #28
     15c:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     168:	00000034 	andeq	r0, r0, r4, lsr r0
     16c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     170:	57018e02 	strpl	r8, [r1, -r2, lsl #28]
     174:	000ec4ce 	andeq	ip, lr, lr, asr #9
     178:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     184:	00000014 	andeq	r0, r0, r4, lsl r0
     188:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     18c:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     190:	000ec4ce 	andeq	ip, lr, lr, asr #9
     194:	00000018 	andeq	r0, r0, r8, lsl r0
	...
     1a0:	00000014 	andeq	r0, r0, r4, lsl r0
     1a4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1a8:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     1ac:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1b0:	0000000c 	andeq	r0, r0, ip
	...
     1bc:	00000020 	andeq	r0, r0, r0, lsr #32
     1c0:	00000018 	andeq	r0, r0, r8, lsl r0
     1c4:	00000000 	andeq	r0, r0, r0
     1c8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     1cc:	0000002c 	andeq	r0, r0, ip, lsr #32
     1d0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     1d4:	50018e02 	andpl	r8, r1, r2, lsl #28
     1d8:	000ec4ce 	andeq	ip, lr, lr, asr #9
     1dc:	00000018 	andeq	r0, r0, r8, lsl r0
     1e0:	00000000 	andeq	r0, r0, r0
     1e4:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     1e8:	0000002e 	andeq	r0, r0, lr, lsr #32
     1ec:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     1f0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     1f4:	00000001 	andeq	r0, r0, r1
     1f8:	00000018 	andeq	r0, r0, r8, lsl r0
     1fc:	00000000 	andeq	r0, r0, r0
     200:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     204:	00000024 	andeq	r0, r0, r4, lsr #32
     208:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     20c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     210:	00000001 	andeq	r0, r0, r1
     214:	0000001c 	andeq	r0, r0, ip, lsl r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     220:	000000b8 	strheq	r0, [r0], -r8
     224:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     228:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     22c:	200e4301 	andcs	r4, lr, r1, lsl #6
     230:	0c0e5102 	stfeqs	f5, [lr], {2}
     234:	00000024 	andeq	r0, r0, r4, lsr #32
     238:	00000000 	andeq	r0, r0, r0
     23c:	08000408 	stmdaeq	r0, {r3, sl}
     240:	000003fc 	strdeq	r0, [r0], -ip
     244:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     248:	86088509 	strhi	r8, [r8], -r9, lsl #10
     24c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     250:	8a048905 	bhi	12266c <__Stack_Size+0x12226c>
     254:	8e028b03 	vmlahi.f64	d8, d2, d3
     258:	580e4201 	stmdapl	lr, {r0, r9, lr}
     25c:	0000001c 	andeq	r0, r0, ip, lsl r0
     260:	00000000 	andeq	r0, r0, r0
     264:	08000804 	stmdaeq	r0, {r2, fp}
     268:	0000008c 	andeq	r0, r0, ip, lsl #1
     26c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     270:	54018e02 	strpl	r8, [r1], #-3586	; 0xe02
     274:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     278:	000b4400 	andeq	r4, fp, r0, lsl #8
     27c:	00000024 	andeq	r0, r0, r4, lsr #32
     280:	00000000 	andeq	r0, r0, r0
     284:	08000890 	stmdaeq	r0, {r4, r7, fp}
     288:	00000108 	andeq	r0, r0, r8, lsl #2
     28c:	84280e42 	strthi	r0, [r8], #-3650	; 0xe42
     290:	86068507 	strhi	r8, [r6], -r7, lsl #10
     294:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     298:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     29c:	0e780201 	cdpeq	2, 7, cr0, cr8, cr1, {0}
     2a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     2a4:	00000018 	andeq	r0, r0, r8, lsl r0
     2a8:	00000000 	andeq	r0, r0, r0
     2ac:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
     2b0:	0000007c 	andeq	r0, r0, ip, ror r0
     2b4:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
     2b8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     2bc:	0c0e7c01 	stceq	12, cr7, [lr], {1}
     2c0:	00000018 	andeq	r0, r0, r8, lsl r0
     2c4:	00000000 	andeq	r0, r0, r0
     2c8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
     2cc:	000000fc 	strdeq	r0, [r0], -ip
     2d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     2d4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     2d8:	00018e02 	andeq	r8, r1, r2, lsl #28
     2dc:	0000000c 	andeq	r0, r0, ip
     2e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     2e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2ec:	0000000c 	andeq	r0, r0, ip
     2f0:	000002dc 	ldrdeq	r0, [r0], -ip
     2f4:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
     2f8:	00000002 	andeq	r0, r0, r2
     2fc:	0000000c 	andeq	r0, r0, ip
     300:	000002dc 	ldrdeq	r0, [r0], -ip
     304:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
     308:	00000002 	andeq	r0, r0, r2
     30c:	0000000c 	andeq	r0, r0, ip
     310:	000002dc 	ldrdeq	r0, [r0], -ip
     314:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
     318:	00000002 	andeq	r0, r0, r2
     31c:	0000000c 	andeq	r0, r0, ip
     320:	000002dc 	ldrdeq	r0, [r0], -ip
     324:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
     328:	00000002 	andeq	r0, r0, r2
     32c:	0000000c 	andeq	r0, r0, ip
     330:	000002dc 	ldrdeq	r0, [r0], -ip
     334:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
     338:	00000002 	andeq	r0, r0, r2
     33c:	0000000c 	andeq	r0, r0, ip
     340:	000002dc 	ldrdeq	r0, [r0], -ip
     344:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
     348:	00000002 	andeq	r0, r0, r2
     34c:	0000000c 	andeq	r0, r0, ip
     350:	000002dc 	ldrdeq	r0, [r0], -ip
     354:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
     358:	00000002 	andeq	r0, r0, r2
     35c:	0000000c 	andeq	r0, r0, ip
     360:	000002dc 	ldrdeq	r0, [r0], -ip
     364:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
     368:	00000002 	andeq	r0, r0, r2
     36c:	0000000c 	andeq	r0, r0, ip
     370:	000002dc 	ldrdeq	r0, [r0], -ip
     374:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
     378:	00000014 	andeq	r0, r0, r4, lsl r0
     37c:	0000000c 	andeq	r0, r0, ip
     380:	000002dc 	ldrdeq	r0, [r0], -ip
     384:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
     388:	00000002 	andeq	r0, r0, r2
     38c:	0000000c 	andeq	r0, r0, ip
     390:	000002dc 	ldrdeq	r0, [r0], -ip
     394:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
     398:	00000002 	andeq	r0, r0, r2
     39c:	0000000c 	andeq	r0, r0, ip
     3a0:	000002dc 	ldrdeq	r0, [r0], -ip
     3a4:	08000b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp}
     3a8:	00000002 	andeq	r0, r0, r2
     3ac:	0000000c 	andeq	r0, r0, ip
     3b0:	000002dc 	ldrdeq	r0, [r0], -ip
     3b4:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
     3b8:	00000002 	andeq	r0, r0, r2
     3bc:	0000000c 	andeq	r0, r0, ip
     3c0:	000002dc 	ldrdeq	r0, [r0], -ip
     3c4:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
     3c8:	00000002 	andeq	r0, r0, r2
     3cc:	0000000c 	andeq	r0, r0, ip
     3d0:	000002dc 	ldrdeq	r0, [r0], -ip
     3d4:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
     3d8:	00000002 	andeq	r0, r0, r2
     3dc:	0000000c 	andeq	r0, r0, ip
     3e0:	000002dc 	ldrdeq	r0, [r0], -ip
     3e4:	08000b40 	stmdaeq	r0, {r6, r8, r9, fp}
     3e8:	00000002 	andeq	r0, r0, r2
     3ec:	0000000c 	andeq	r0, r0, ip
     3f0:	000002dc 	ldrdeq	r0, [r0], -ip
     3f4:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
     3f8:	00000002 	andeq	r0, r0, r2
     3fc:	0000000c 	andeq	r0, r0, ip
     400:	000002dc 	ldrdeq	r0, [r0], -ip
     404:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
     408:	00000002 	andeq	r0, r0, r2
     40c:	0000000c 	andeq	r0, r0, ip
     410:	000002dc 	ldrdeq	r0, [r0], -ip
     414:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
     418:	00000002 	andeq	r0, r0, r2
     41c:	0000000c 	andeq	r0, r0, ip
     420:	000002dc 	ldrdeq	r0, [r0], -ip
     424:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
     428:	00000002 	andeq	r0, r0, r2
     42c:	0000000c 	andeq	r0, r0, ip
     430:	000002dc 	ldrdeq	r0, [r0], -ip
     434:	00000000 	andeq	r0, r0, r0
     438:	00000002 	andeq	r0, r0, r2
     43c:	0000000c 	andeq	r0, r0, ip
     440:	000002dc 	ldrdeq	r0, [r0], -ip
     444:	00000000 	andeq	r0, r0, r0
     448:	00000002 	andeq	r0, r0, r2
     44c:	0000000c 	andeq	r0, r0, ip
     450:	000002dc 	ldrdeq	r0, [r0], -ip
     454:	00000000 	andeq	r0, r0, r0
     458:	00000002 	andeq	r0, r0, r2
     45c:	0000000c 	andeq	r0, r0, ip
     460:	000002dc 	ldrdeq	r0, [r0], -ip
     464:	00000000 	andeq	r0, r0, r0
     468:	00000002 	andeq	r0, r0, r2
     46c:	0000000c 	andeq	r0, r0, ip
     470:	000002dc 	ldrdeq	r0, [r0], -ip
     474:	00000000 	andeq	r0, r0, r0
     478:	00000002 	andeq	r0, r0, r2
     47c:	0000000c 	andeq	r0, r0, ip
     480:	000002dc 	ldrdeq	r0, [r0], -ip
     484:	00000000 	andeq	r0, r0, r0
     488:	00000002 	andeq	r0, r0, r2
     48c:	0000000c 	andeq	r0, r0, ip
     490:	000002dc 	ldrdeq	r0, [r0], -ip
     494:	00000000 	andeq	r0, r0, r0
     498:	00000002 	andeq	r0, r0, r2
     49c:	0000000c 	andeq	r0, r0, ip
     4a0:	000002dc 	ldrdeq	r0, [r0], -ip
     4a4:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
     4a8:	00000002 	andeq	r0, r0, r2
     4ac:	0000000c 	andeq	r0, r0, ip
     4b0:	000002dc 	ldrdeq	r0, [r0], -ip
     4b4:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
     4b8:	00000002 	andeq	r0, r0, r2
     4bc:	0000000c 	andeq	r0, r0, ip
     4c0:	000002dc 	ldrdeq	r0, [r0], -ip
     4c4:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
     4c8:	00000004 	andeq	r0, r0, r4
     4cc:	0000000c 	andeq	r0, r0, ip
     4d0:	000002dc 	ldrdeq	r0, [r0], -ip
     4d4:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
     4d8:	00000002 	andeq	r0, r0, r2
     4dc:	0000000c 	andeq	r0, r0, ip
     4e0:	000002dc 	ldrdeq	r0, [r0], -ip
     4e4:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
     4e8:	00000002 	andeq	r0, r0, r2
     4ec:	0000000c 	andeq	r0, r0, ip
     4f0:	000002dc 	ldrdeq	r0, [r0], -ip
     4f4:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
     4f8:	00000002 	andeq	r0, r0, r2
     4fc:	0000000c 	andeq	r0, r0, ip
     500:	000002dc 	ldrdeq	r0, [r0], -ip
     504:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
     508:	00000002 	andeq	r0, r0, r2
     50c:	0000000c 	andeq	r0, r0, ip
     510:	000002dc 	ldrdeq	r0, [r0], -ip
     514:	08000b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp}
     518:	00000002 	andeq	r0, r0, r2
     51c:	0000000c 	andeq	r0, r0, ip
     520:	000002dc 	ldrdeq	r0, [r0], -ip
     524:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
     528:	00000002 	andeq	r0, r0, r2
     52c:	0000000c 	andeq	r0, r0, ip
     530:	000002dc 	ldrdeq	r0, [r0], -ip
     534:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
     538:	00000002 	andeq	r0, r0, r2
     53c:	00000018 	andeq	r0, r0, r8, lsl r0
     540:	000002dc 	ldrdeq	r0, [r0], -ip
     544:	08000b60 	stmdaeq	r0, {r5, r6, r8, r9, fp}
     548:	00000014 	andeq	r0, r0, r4, lsl r0
     54c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     550:	47018e02 	strmi	r8, [r1, -r2, lsl #28]
     554:	000ec3ce 	andeq	ip, lr, lr, asr #7
     558:	0000000c 	andeq	r0, r0, ip
     55c:	000002dc 	ldrdeq	r0, [r0], -ip
     560:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
     564:	00000002 	andeq	r0, r0, r2
     568:	0000000c 	andeq	r0, r0, ip
     56c:	000002dc 	ldrdeq	r0, [r0], -ip
     570:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
     574:	00000002 	andeq	r0, r0, r2
     578:	0000000c 	andeq	r0, r0, ip
     57c:	000002dc 	ldrdeq	r0, [r0], -ip
     580:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
     584:	00000002 	andeq	r0, r0, r2
     588:	0000000c 	andeq	r0, r0, ip
     58c:	000002dc 	ldrdeq	r0, [r0], -ip
     590:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
     594:	00000002 	andeq	r0, r0, r2
     598:	0000000c 	andeq	r0, r0, ip
     59c:	000002dc 	ldrdeq	r0, [r0], -ip
     5a0:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
     5a4:	00000002 	andeq	r0, r0, r2
     5a8:	0000000c 	andeq	r0, r0, ip
     5ac:	000002dc 	ldrdeq	r0, [r0], -ip
     5b0:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
     5b4:	00000002 	andeq	r0, r0, r2
     5b8:	0000000c 	andeq	r0, r0, ip
     5bc:	000002dc 	ldrdeq	r0, [r0], -ip
     5c0:	08000b80 	stmdaeq	r0, {r7, r8, r9, fp}
     5c4:	00000002 	andeq	r0, r0, r2
     5c8:	0000000c 	andeq	r0, r0, ip
     5cc:	000002dc 	ldrdeq	r0, [r0], -ip
     5d0:	08000b82 	stmdaeq	r0, {r1, r7, r8, r9, fp}
     5d4:	00000002 	andeq	r0, r0, r2
     5d8:	00000014 	andeq	r0, r0, r4, lsl r0
     5dc:	000002dc 	ldrdeq	r0, [r0], -ip
     5e0:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
     5e4:	00000034 	andeq	r0, r0, r4, lsr r0
     5e8:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     5ec:	00018e02 	andeq	r8, r1, r2, lsl #28
     5f0:	00000018 	andeq	r0, r0, r8, lsl r0
     5f4:	000002dc 	ldrdeq	r0, [r0], -ip
     5f8:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
     5fc:	0000003c 	andeq	r0, r0, ip, lsr r0
     600:	83100e42 	tsthi	r0, #1056	; 0x420
     604:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     608:	00018e02 	andeq	r8, r1, r2, lsl #28
     60c:	0000000c 	andeq	r0, r0, ip
     610:	000002dc 	ldrdeq	r0, [r0], -ip
     614:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
     618:	00000002 	andeq	r0, r0, r2
     61c:	0000000c 	andeq	r0, r0, ip
     620:	000002dc 	ldrdeq	r0, [r0], -ip
     624:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
     628:	00000002 	andeq	r0, r0, r2
     62c:	0000000c 	andeq	r0, r0, ip
     630:	000002dc 	ldrdeq	r0, [r0], -ip
     634:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
     638:	00000002 	andeq	r0, r0, r2
     63c:	0000000c 	andeq	r0, r0, ip
     640:	000002dc 	ldrdeq	r0, [r0], -ip
     644:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
     648:	00000002 	andeq	r0, r0, r2
     64c:	0000000c 	andeq	r0, r0, ip
     650:	000002dc 	ldrdeq	r0, [r0], -ip
     654:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
     658:	00000002 	andeq	r0, r0, r2
     65c:	0000000c 	andeq	r0, r0, ip
     660:	000002dc 	ldrdeq	r0, [r0], -ip
     664:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
     668:	00000002 	andeq	r0, r0, r2
     66c:	0000000c 	andeq	r0, r0, ip
     670:	000002dc 	ldrdeq	r0, [r0], -ip
     674:	08000c00 	stmdaeq	r0, {sl, fp}
     678:	00000002 	andeq	r0, r0, r2
     67c:	0000000c 	andeq	r0, r0, ip
     680:	000002dc 	ldrdeq	r0, [r0], -ip
     684:	08000c02 	stmdaeq	r0, {r1, sl, fp}
     688:	00000002 	andeq	r0, r0, r2
     68c:	0000000c 	andeq	r0, r0, ip
     690:	000002dc 	ldrdeq	r0, [r0], -ip
     694:	08000c04 	stmdaeq	r0, {r2, sl, fp}
     698:	00000002 	andeq	r0, r0, r2
     69c:	0000000c 	andeq	r0, r0, ip
     6a0:	000002dc 	ldrdeq	r0, [r0], -ip
     6a4:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
     6a8:	00000002 	andeq	r0, r0, r2
     6ac:	0000000c 	andeq	r0, r0, ip
     6b0:	000002dc 	ldrdeq	r0, [r0], -ip
     6b4:	08000c08 	stmdaeq	r0, {r3, sl, fp}
     6b8:	00000002 	andeq	r0, r0, r2
     6bc:	0000000c 	andeq	r0, r0, ip
     6c0:	000002dc 	ldrdeq	r0, [r0], -ip
     6c4:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
     6c8:	00000002 	andeq	r0, r0, r2
     6cc:	0000000c 	andeq	r0, r0, ip
     6d0:	000002dc 	ldrdeq	r0, [r0], -ip
     6d4:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
     6d8:	00000002 	andeq	r0, r0, r2
     6dc:	0000000c 	andeq	r0, r0, ip
     6e0:	000002dc 	ldrdeq	r0, [r0], -ip
     6e4:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
     6e8:	00000002 	andeq	r0, r0, r2
     6ec:	0000000c 	andeq	r0, r0, ip
     6f0:	000002dc 	ldrdeq	r0, [r0], -ip
     6f4:	08000c10 	stmdaeq	r0, {r4, sl, fp}
     6f8:	00000002 	andeq	r0, r0, r2
     6fc:	0000000c 	andeq	r0, r0, ip
     700:	000002dc 	ldrdeq	r0, [r0], -ip
     704:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
     708:	00000002 	andeq	r0, r0, r2
     70c:	0000000c 	andeq	r0, r0, ip
     710:	000002dc 	ldrdeq	r0, [r0], -ip
     714:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
     718:	00000002 	andeq	r0, r0, r2
     71c:	0000000c 	andeq	r0, r0, ip
     720:	000002dc 	ldrdeq	r0, [r0], -ip
     724:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
     728:	00000002 	andeq	r0, r0, r2
     72c:	0000000c 	andeq	r0, r0, ip
     730:	000002dc 	ldrdeq	r0, [r0], -ip
     734:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
     738:	00000002 	andeq	r0, r0, r2
     73c:	0000000c 	andeq	r0, r0, ip
     740:	000002dc 	ldrdeq	r0, [r0], -ip
     744:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
     748:	00000002 	andeq	r0, r0, r2
     74c:	0000000c 	andeq	r0, r0, ip
     750:	000002dc 	ldrdeq	r0, [r0], -ip
     754:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
     758:	00000002 	andeq	r0, r0, r2
     75c:	0000000c 	andeq	r0, r0, ip
     760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     764:	7c020001 	stcvc	0, cr0, [r2], {1}
     768:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     76c:	0000000c 	andeq	r0, r0, ip
     770:	0000075c 	andeq	r0, r0, ip, asr r7
     774:	08000c20 	stmdaeq	r0, {r5, sl, fp}
     778:	0000000c 	andeq	r0, r0, ip
     77c:	00000028 	andeq	r0, r0, r8, lsr #32
     780:	0000075c 	andeq	r0, r0, ip, asr r7
     784:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
     788:	00000104 	andeq	r0, r0, r4, lsl #2
     78c:	84240e42 	strthi	r0, [r4], #-3650	; 0xe42
     790:	86088509 	strhi	r8, [r8], -r9, lsl #10
     794:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     798:	8a048905 	bhi	122bb4 <__Stack_Size+0x1227b4>
     79c:	8e028b03 	vmlahi.f64	d8, d2, d3
     7a0:	380e4201 	stmdacc	lr, {r0, r9, lr}
     7a4:	240e6c02 	strcs	r6, [lr], #-3074	; 0xc02
     7a8:	00000020 	andeq	r0, r0, r0, lsr #32
     7ac:	0000075c 	andeq	r0, r0, ip, asr r7
     7b0:	08000d30 	stmdaeq	r0, {r4, r5, r8, sl, fp}
     7b4:	0000005c 	andeq	r0, r0, ip, asr r0
     7b8:	83100e41 	tsthi	r0, #1040	; 0x410
     7bc:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     7c0:	61018e02 	tstvs	r1, r2, lsl #28
     7c4:	c3c4c5ce 	bicgt	ip, r4, #864026624	; 0x33800000
     7c8:	0000000e 	andeq	r0, r0, lr
     7cc:	0000000c 	andeq	r0, r0, ip
     7d0:	0000075c 	andeq	r0, r0, ip, asr r7
     7d4:	00000000 	andeq	r0, r0, r0
     7d8:	00000020 	andeq	r0, r0, r0, lsr #32
     7dc:	0000000c 	andeq	r0, r0, ip
     7e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     7e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     7e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     7ec:	00000018 	andeq	r0, r0, r8, lsl r0
     7f0:	000007dc 	ldrdeq	r0, [r0], -ip
     7f4:	08000d8c 	stmdaeq	r0, {r2, r3, r7, r8, sl, fp}
     7f8:	0000006c 	andeq	r0, r0, ip, rrx
     7fc:	83100e41 	tsthi	r0, #1040	; 0x410
     800:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     804:	00018e02 	andeq	r8, r1, r2, lsl #28
     808:	0000000c 	andeq	r0, r0, ip
     80c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     810:	7c020001 	stcvc	0, cr0, [r2], {1}
     814:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     818:	0000000c 	andeq	r0, r0, ip
     81c:	00000808 	andeq	r0, r0, r8, lsl #16
     820:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
     824:	00000018 	andeq	r0, r0, r8, lsl r0
     828:	0000000c 	andeq	r0, r0, ip
     82c:	00000808 	andeq	r0, r0, r8, lsl #16
     830:	08000e10 	stmdaeq	r0, {r4, r9, sl, fp}
     834:	0000000c 	andeq	r0, r0, ip
     838:	0000000c 	andeq	r0, r0, ip
     83c:	00000808 	andeq	r0, r0, r8, lsl #16
     840:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
     844:	00000014 	andeq	r0, r0, r4, lsl r0
     848:	0000000c 	andeq	r0, r0, ip
     84c:	00000808 	andeq	r0, r0, r8, lsl #16
     850:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
     854:	00000002 	andeq	r0, r0, r2
     858:	00000014 	andeq	r0, r0, r4, lsl r0
     85c:	00000808 	andeq	r0, r0, r8, lsl #16
     860:	08000e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp}
     864:	0000005c 	andeq	r0, r0, ip, asr r0
     868:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     86c:	00018e02 	andeq	r8, r1, r2, lsl #28
     870:	0000000c 	andeq	r0, r0, ip
     874:	00000808 	andeq	r0, r0, r8, lsl #16
     878:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
     87c:	00000024 	andeq	r0, r0, r4, lsr #32
     880:	0000000c 	andeq	r0, r0, ip
     884:	00000808 	andeq	r0, r0, r8, lsl #16
     888:	08000eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp}
     88c:	00000010 	andeq	r0, r0, r0, lsl r0
     890:	0000000c 	andeq	r0, r0, ip
     894:	00000808 	andeq	r0, r0, r8, lsl #16
     898:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     89c:	00000018 	andeq	r0, r0, r8, lsl r0
     8a0:	0000000c 	andeq	r0, r0, ip
     8a4:	00000808 	andeq	r0, r0, r8, lsl #16
     8a8:	08000edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp}
     8ac:	0000002c 	andeq	r0, r0, ip, lsr #32
     8b0:	00000014 	andeq	r0, r0, r4, lsl r0
     8b4:	00000808 	andeq	r0, r0, r8, lsl #16
     8b8:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
     8bc:	00000024 	andeq	r0, r0, r4, lsr #32
     8c0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     8c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     8c8:	00000014 	andeq	r0, r0, r4, lsl r0
     8cc:	00000808 	andeq	r0, r0, r8, lsl #16
     8d0:	08000f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp}
     8d4:	000000e0 	andeq	r0, r0, r0, ror #1
     8d8:	84080e45 	strhi	r0, [r8], #-3653	; 0xe45
     8dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     8e0:	0000000c 	andeq	r0, r0, ip
     8e4:	00000808 	andeq	r0, r0, r8, lsl #16
     8e8:	0800100c 	stmdaeq	r0, {r2, r3, ip}
     8ec:	0000000c 	andeq	r0, r0, ip
     8f0:	0000000c 	andeq	r0, r0, ip
     8f4:	00000808 	andeq	r0, r0, r8, lsl #16
     8f8:	08001018 	stmdaeq	r0, {r3, r4, ip}
     8fc:	0000000c 	andeq	r0, r0, ip
     900:	0000000c 	andeq	r0, r0, ip
     904:	00000808 	andeq	r0, r0, r8, lsl #16
     908:	08001024 	stmdaeq	r0, {r2, r5, ip}
     90c:	00000020 	andeq	r0, r0, r0, lsr #32
     910:	0000000c 	andeq	r0, r0, ip
     914:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     918:	7c020001 	stcvc	0, cr0, [r2], {1}
     91c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     920:	00000018 	andeq	r0, r0, r8, lsl r0
     924:	00000910 	andeq	r0, r0, r0, lsl r9
     928:	08001044 	stmdaeq	r0, {r2, r6, ip}
     92c:	00000028 	andeq	r0, r0, r8, lsr #32
     930:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     934:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     938:	00000001 	andeq	r0, r0, r1
     93c:	00000014 	andeq	r0, r0, r4, lsl r0
     940:	00000910 	andeq	r0, r0, r0, lsl r9
     944:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
     948:	00000038 	andeq	r0, r0, r8, lsr r0
     94c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     950:	00018e02 	andeq	r8, r1, r2, lsl #28
     954:	0000000c 	andeq	r0, r0, ip
     958:	00000910 	andeq	r0, r0, r0, lsl r9
     95c:	00000000 	andeq	r0, r0, r0
     960:	00000004 	andeq	r0, r0, r4
     964:	0000000c 	andeq	r0, r0, ip
     968:	00000910 	andeq	r0, r0, r0, lsl r9
     96c:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
     970:	0000001c 	andeq	r0, r0, ip, lsl r0
     974:	00000018 	andeq	r0, r0, r8, lsl r0
     978:	00000910 	andeq	r0, r0, r0, lsl r9
     97c:	080010c0 	stmdaeq	r0, {r6, r7, ip}
     980:	00000024 	andeq	r0, r0, r4, lsr #32
     984:	83100e41 	tsthi	r0, #1040	; 0x410
     988:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     98c:	00018e02 	andeq	r8, r1, r2, lsl #28
     990:	0000000c 	andeq	r0, r0, ip
     994:	00000910 	andeq	r0, r0, r0, lsl r9
     998:	080010e4 	stmdaeq	r0, {r2, r5, r6, r7, ip}
     99c:	00000004 	andeq	r0, r0, r4
     9a0:	0000001c 	andeq	r0, r0, ip, lsl r0
     9a4:	00000910 	andeq	r0, r0, r0, lsl r9
     9a8:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
     9ac:	00000034 	andeq	r0, r0, r4, lsr r0
     9b0:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     9b4:	4d018e02 	stcmi	14, cr8, [r1, #-8]
     9b8:	0ec4ce0a 	cdpeq	14, 12, cr12, cr4, cr10, {0}
     9bc:	000b4400 	andeq	r4, fp, r0, lsl #8
     9c0:	00000018 	andeq	r0, r0, r8, lsl r0
     9c4:	00000910 	andeq	r0, r0, r0, lsl r9
     9c8:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
     9cc:	0000002a 	andeq	r0, r0, sl, lsr #32
     9d0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     9d4:	53018e02 	movwpl	r8, #7682	; 0x1e02
     9d8:	0000080e 	andeq	r0, r0, lr, lsl #16
     9dc:	0000000c 	andeq	r0, r0, ip
     9e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9e4:	7c020001 	stcvc	0, cr0, [r2], {1}
     9e8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9ec:	0000000c 	andeq	r0, r0, ip
     9f0:	000009dc 	ldrdeq	r0, [r0], -ip
     9f4:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
     9f8:	00000018 	andeq	r0, r0, r8, lsl r0
     9fc:	0000000c 	andeq	r0, r0, ip
     a00:	000009dc 	ldrdeq	r0, [r0], -ip
     a04:	00000000 	andeq	r0, r0, r0
     a08:	00000018 	andeq	r0, r0, r8, lsl r0
     a0c:	0000000c 	andeq	r0, r0, ip
     a10:	000009dc 	ldrdeq	r0, [r0], -ip
     a14:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
     a18:	00000018 	andeq	r0, r0, r8, lsl r0
     a1c:	0000000c 	andeq	r0, r0, ip
     a20:	000009dc 	ldrdeq	r0, [r0], -ip
     a24:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
     a28:	00000018 	andeq	r0, r0, r8, lsl r0
     a2c:	0000000c 	andeq	r0, r0, ip
     a30:	000009dc 	ldrdeq	r0, [r0], -ip
     a34:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
     a38:	00000010 	andeq	r0, r0, r0, lsl r0
     a3c:	0000000c 	andeq	r0, r0, ip
     a40:	000009dc 	ldrdeq	r0, [r0], -ip
     a44:	00000000 	andeq	r0, r0, r0
     a48:	0000000c 	andeq	r0, r0, ip
     a4c:	0000000c 	andeq	r0, r0, ip
     a50:	000009dc 	ldrdeq	r0, [r0], -ip
     a54:	00000000 	andeq	r0, r0, r0
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	0000000c 	andeq	r0, r0, ip
     a60:	000009dc 	ldrdeq	r0, [r0], -ip
     a64:	00000000 	andeq	r0, r0, r0
     a68:	00000010 	andeq	r0, r0, r0, lsl r0
     a6c:	0000000c 	andeq	r0, r0, ip
     a70:	000009dc 	ldrdeq	r0, [r0], -ip
     a74:	00000000 	andeq	r0, r0, r0
     a78:	00000010 	andeq	r0, r0, r0, lsl r0
     a7c:	0000000c 	andeq	r0, r0, ip
     a80:	000009dc 	ldrdeq	r0, [r0], -ip
     a84:	00000000 	andeq	r0, r0, r0
     a88:	00000018 	andeq	r0, r0, r8, lsl r0
     a8c:	0000000c 	andeq	r0, r0, ip
     a90:	000009dc 	ldrdeq	r0, [r0], -ip
     a94:	00000000 	andeq	r0, r0, r0
     a98:	00000020 	andeq	r0, r0, r0, lsr #32
     a9c:	0000000c 	andeq	r0, r0, ip
     aa0:	000009dc 	ldrdeq	r0, [r0], -ip
     aa4:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
     aa8:	0000000c 	andeq	r0, r0, ip
     aac:	0000000c 	andeq	r0, r0, ip
     ab0:	000009dc 	ldrdeq	r0, [r0], -ip
     ab4:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
     ab8:	00000028 	andeq	r0, r0, r8, lsr #32
     abc:	00000018 	andeq	r0, r0, r8, lsl r0
     ac0:	000009dc 	ldrdeq	r0, [r0], -ip
     ac4:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
     ac8:	00000036 	andeq	r0, r0, r6, lsr r0
     acc:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     ad0:	59018e02 	stmdbpl	r1, {r1, r9, sl, fp, pc}
     ad4:	0000080e 	andeq	r0, r0, lr, lsl #16
     ad8:	00000018 	andeq	r0, r0, r8, lsl r0
     adc:	000009dc 	ldrdeq	r0, [r0], -ip
     ae0:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
     ae4:	00000040 	andeq	r0, r0, r0, asr #32
     ae8:	83100e41 	tsthi	r0, #1040	; 0x410
     aec:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     af0:	00018e02 	andeq	r8, r1, r2, lsl #28
     af4:	00000014 	andeq	r0, r0, r4, lsl r0
     af8:	000009dc 	ldrdeq	r0, [r0], -ip
     afc:	00000000 	andeq	r0, r0, r0
     b00:	0000003c 	andeq	r0, r0, ip, lsr r0
     b04:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b08:	00018e02 	andeq	r8, r1, r2, lsl #28
     b0c:	00000014 	andeq	r0, r0, r4, lsl r0
     b10:	000009dc 	ldrdeq	r0, [r0], -ip
     b14:	00000000 	andeq	r0, r0, r0
     b18:	00000070 	andeq	r0, r0, r0, ror r0
     b1c:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b20:	00018e02 	andeq	r8, r1, r2, lsl #28
     b24:	00000018 	andeq	r0, r0, r8, lsl r0
     b28:	000009dc 	ldrdeq	r0, [r0], -ip
     b2c:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
     b30:	00000048 	andeq	r0, r0, r8, asr #32
     b34:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b38:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b3c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b40:	00000018 	andeq	r0, r0, r8, lsl r0
     b44:	000009dc 	ldrdeq	r0, [r0], -ip
     b48:	00000000 	andeq	r0, r0, r0
     b4c:	00000038 	andeq	r0, r0, r8, lsr r0
     b50:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b54:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b58:	00018e02 	andeq	r8, r1, r2, lsl #28
     b5c:	00000018 	andeq	r0, r0, r8, lsl r0
     b60:	000009dc 	ldrdeq	r0, [r0], -ip
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00000048 	andeq	r0, r0, r8, asr #32
     b6c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
     b70:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b74:	00018e02 	andeq	r8, r1, r2, lsl #28
     b78:	00000014 	andeq	r0, r0, r4, lsl r0
     b7c:	000009dc 	ldrdeq	r0, [r0], -ip
     b80:	00000000 	andeq	r0, r0, r0
     b84:	000000a0 	andeq	r0, r0, r0, lsr #1
     b88:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
     b8c:	00018e02 	andeq	r8, r1, r2, lsl #28
     b90:	00000018 	andeq	r0, r0, r8, lsl r0
     b94:	000009dc 	ldrdeq	r0, [r0], -ip
     b98:	00000000 	andeq	r0, r0, r0
     b9c:	0000008c 	andeq	r0, r0, ip, lsl #1
     ba0:	83100e41 	tsthi	r0, #1040	; 0x410
     ba4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
     ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bac:	0000001c 	andeq	r0, r0, ip, lsl r0
     bb0:	000009dc 	ldrdeq	r0, [r0], -ip
     bb4:	00000000 	andeq	r0, r0, r0
     bb8:	00000054 	andeq	r0, r0, r4, asr r0
     bbc:	83180e41 	tsthi	r8, #1040	; 0x410
     bc0:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
     bc4:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     bc8:	00018e02 	andeq	r8, r1, r2, lsl #28
     bcc:	0000000c 	andeq	r0, r0, ip
     bd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     bd4:	7c020001 	stcvc	0, cr0, [r2], {1}
     bd8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     bdc:	0000000c 	andeq	r0, r0, ip
     be0:	00000bcc 	andeq	r0, r0, ip, asr #23
     be4:	08001294 	stmdaeq	r0, {r2, r4, r7, r9, ip}
     be8:	0000000c 	andeq	r0, r0, ip
     bec:	0000000c 	andeq	r0, r0, ip
     bf0:	00000bcc 	andeq	r0, r0, ip, asr #23
     bf4:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
     bf8:	0000000c 	andeq	r0, r0, ip
     bfc:	0000000c 	andeq	r0, r0, ip
     c00:	00000bcc 	andeq	r0, r0, ip, asr #23
     c04:	080012ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip}
     c08:	0000000c 	andeq	r0, r0, ip
     c0c:	0000000c 	andeq	r0, r0, ip
     c10:	00000bcc 	andeq	r0, r0, ip, asr #23
     c14:	00000000 	andeq	r0, r0, r0
     c18:	00000010 	andeq	r0, r0, r0, lsl r0
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000bcc 	andeq	r0, r0, ip, asr #23
     c24:	00000000 	andeq	r0, r0, r0
     c28:	00000010 	andeq	r0, r0, r0, lsl r0
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000bcc 	andeq	r0, r0, ip, asr #23
     c34:	00000000 	andeq	r0, r0, r0
     c38:	00000014 	andeq	r0, r0, r4, lsl r0
     c3c:	0000000c 	andeq	r0, r0, ip
     c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     c44:	7c020001 	stcvc	0, cr0, [r2], {1}
     c48:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     c4c:	0000001c 	andeq	r0, r0, ip, lsl r0
     c50:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c54:	00000000 	andeq	r0, r0, r0
     c58:	000000a4 	andeq	r0, r0, r4, lsr #1
     c5c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c60:	02018e02 	andeq	r8, r1, #2, 28
     c64:	c3ce0a49 	bicgt	r0, lr, #299008	; 0x49000
     c68:	0b42000e 	bleq	1080ca8 <__Stack_Size+0x10808a8>
     c6c:	00000018 	andeq	r0, r0, r8, lsl r0
     c70:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c74:	00000000 	andeq	r0, r0, r0
     c78:	00000016 	andeq	r0, r0, r6, lsl r0
     c7c:	83080e41 	movwhi	r0, #36417	; 0x8e41
     c80:	46018e02 	strmi	r8, [r1], -r2, lsl #28
     c84:	000ec3ce 	andeq	ip, lr, lr, asr #7
     c88:	0000001c 	andeq	r0, r0, ip, lsl r0
     c8c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     c90:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
     c94:	0000009c 	muleq	r0, ip, r0
     c98:	84140e42 	ldrhi	r0, [r4], #-3650	; 0xe42
     c9c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     ca0:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     ca4:	00000001 	andeq	r0, r0, r1
     ca8:	0000000c 	andeq	r0, r0, ip
     cac:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cb0:	00000000 	andeq	r0, r0, r0
     cb4:	00000010 	andeq	r0, r0, r0, lsl r0
     cb8:	0000000c 	andeq	r0, r0, ip
     cbc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cc0:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
     cc4:	0000000c 	andeq	r0, r0, ip
     cc8:	0000000c 	andeq	r0, r0, ip
     ccc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cd0:	00000000 	andeq	r0, r0, r0
     cd4:	00000006 	andeq	r0, r0, r6
     cd8:	0000000c 	andeq	r0, r0, ip
     cdc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     ce0:	00000000 	andeq	r0, r0, r0
     ce4:	0000000c 	andeq	r0, r0, ip
     ce8:	0000000c 	andeq	r0, r0, ip
     cec:	00000c3c 	andeq	r0, r0, ip, lsr ip
     cf0:	00000000 	andeq	r0, r0, r0
     cf4:	00000006 	andeq	r0, r0, r6
     cf8:	0000000c 	andeq	r0, r0, ip
     cfc:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d00:	08001360 	stmdaeq	r0, {r5, r6, r8, r9, ip}
     d04:	00000004 	andeq	r0, r0, r4
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d10:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
     d14:	00000004 	andeq	r0, r0, r4
     d18:	0000000c 	andeq	r0, r0, ip
     d1c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d20:	00000000 	andeq	r0, r0, r0
     d24:	0000000a 	andeq	r0, r0, sl
     d28:	0000000c 	andeq	r0, r0, ip
     d2c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d30:	00000000 	andeq	r0, r0, r0
     d34:	00000004 	andeq	r0, r0, r4
     d38:	0000000c 	andeq	r0, r0, ip
     d3c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d40:	00000000 	andeq	r0, r0, r0
     d44:	00000010 	andeq	r0, r0, r0, lsl r0
     d48:	0000000c 	andeq	r0, r0, ip
     d4c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d50:	00000000 	andeq	r0, r0, r0
     d54:	0000001c 	andeq	r0, r0, ip, lsl r0
     d58:	0000000c 	andeq	r0, r0, ip
     d5c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d60:	00000000 	andeq	r0, r0, r0
     d64:	0000000c 	andeq	r0, r0, ip
     d68:	00000018 	andeq	r0, r0, r8, lsl r0
     d6c:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d70:	08001368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip}
     d74:	00000054 	andeq	r0, r0, r4, asr r0
     d78:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
     d7c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     d80:	00000001 	andeq	r0, r0, r1
     d84:	00000014 	andeq	r0, r0, r4, lsl r0
     d88:	00000c3c 	andeq	r0, r0, ip, lsr ip
     d8c:	00000000 	andeq	r0, r0, r0
     d90:	0000002a 	andeq	r0, r0, sl, lsr #32
     d94:	84080e49 	strhi	r0, [r8], #-3657	; 0xe49
     d98:	00018e02 	andeq	r8, r1, r2, lsl #28
     d9c:	0000000c 	andeq	r0, r0, ip
     da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     da4:	7c020001 	stcvc	0, cr0, [r2], {1}
     da8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dac:	0000000c 	andeq	r0, r0, ip
     db0:	00000d9c 	muleq	r0, ip, sp
     db4:	00000000 	andeq	r0, r0, r0
     db8:	00000034 	andeq	r0, r0, r4, lsr r0
     dbc:	0000000c 	andeq	r0, r0, ip
     dc0:	00000d9c 	muleq	r0, ip, sp
     dc4:	00000000 	andeq	r0, r0, r0
     dc8:	00000030 	andeq	r0, r0, r0, lsr r0
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	00000d9c 	muleq	r0, ip, sp
     dd4:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
     dd8:	00000014 	andeq	r0, r0, r4, lsl r0
     ddc:	00000018 	andeq	r0, r0, r8, lsl r0
     de0:	00000d9c 	muleq	r0, ip, sp
     de4:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
     de8:	00000084 	andeq	r0, r0, r4, lsl #1
     dec:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
     df0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     df4:	00000001 	andeq	r0, r0, r1
     df8:	0000000c 	andeq	r0, r0, ip
     dfc:	00000d9c 	muleq	r0, ip, sp
     e00:	00000000 	andeq	r0, r0, r0
     e04:	0000000c 	andeq	r0, r0, ip
     e08:	0000000c 	andeq	r0, r0, ip
     e0c:	00000d9c 	muleq	r0, ip, sp
     e10:	00000000 	andeq	r0, r0, r0
     e14:	00000004 	andeq	r0, r0, r4
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	00000d9c 	muleq	r0, ip, sp
     e20:	00000000 	andeq	r0, r0, r0
     e24:	00000004 	andeq	r0, r0, r4
     e28:	0000000c 	andeq	r0, r0, ip
     e2c:	00000d9c 	muleq	r0, ip, sp
     e30:	00000000 	andeq	r0, r0, r0
     e34:	00000004 	andeq	r0, r0, r4
     e38:	0000000c 	andeq	r0, r0, ip
     e3c:	00000d9c 	muleq	r0, ip, sp
     e40:	00000000 	andeq	r0, r0, r0
     e44:	00000004 	andeq	r0, r0, r4
     e48:	0000000c 	andeq	r0, r0, ip
     e4c:	00000d9c 	muleq	r0, ip, sp
     e50:	00000000 	andeq	r0, r0, r0
     e54:	00000006 	andeq	r0, r0, r6
     e58:	0000000c 	andeq	r0, r0, ip
     e5c:	00000d9c 	muleq	r0, ip, sp
     e60:	00000000 	andeq	r0, r0, r0
     e64:	00000004 	andeq	r0, r0, r4
     e68:	0000000c 	andeq	r0, r0, ip
     e6c:	00000d9c 	muleq	r0, ip, sp
     e70:	00000000 	andeq	r0, r0, r0
     e74:	00000010 	andeq	r0, r0, r0, lsl r0
     e78:	0000000c 	andeq	r0, r0, ip
     e7c:	00000d9c 	muleq	r0, ip, sp
     e80:	00000000 	andeq	r0, r0, r0
     e84:	00000020 	andeq	r0, r0, r0, lsr #32
     e88:	0000000c 	andeq	r0, r0, ip
     e8c:	00000d9c 	muleq	r0, ip, sp
     e90:	00000000 	andeq	r0, r0, r0
     e94:	0000000c 	andeq	r0, r0, ip
     e98:	0000000c 	andeq	r0, r0, ip
     e9c:	00000d9c 	muleq	r0, ip, sp
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	00000018 	andeq	r0, r0, r8, lsl r0
     ea8:	0000000c 	andeq	r0, r0, ip
     eac:	00000d9c 	muleq	r0, ip, sp
     eb0:	00000000 	andeq	r0, r0, r0
     eb4:	00000010 	andeq	r0, r0, r0, lsl r0
     eb8:	0000000c 	andeq	r0, r0, ip
     ebc:	00000d9c 	muleq	r0, ip, sp
     ec0:	00000000 	andeq	r0, r0, r0
     ec4:	00000020 	andeq	r0, r0, r0, lsr #32
     ec8:	0000000c 	andeq	r0, r0, ip
     ecc:	00000d9c 	muleq	r0, ip, sp
     ed0:	00000000 	andeq	r0, r0, r0
     ed4:	0000000c 	andeq	r0, r0, ip
     ed8:	0000000c 	andeq	r0, r0, ip
     edc:	00000d9c 	muleq	r0, ip, sp
     ee0:	08001454 	stmdaeq	r0, {r2, r4, r6, sl, ip}
     ee4:	00000014 	andeq	r0, r0, r4, lsl r0
     ee8:	00000014 	andeq	r0, r0, r4, lsl r0
     eec:	00000d9c 	muleq	r0, ip, sp
     ef0:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
     ef4:	00000018 	andeq	r0, r0, r8, lsl r0
     ef8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     efc:	00018e02 	andeq	r8, r1, r2, lsl #28
     f00:	0000000c 	andeq	r0, r0, ip
     f04:	00000d9c 	muleq	r0, ip, sp
     f08:	00000000 	andeq	r0, r0, r0
     f0c:	00000010 	andeq	r0, r0, r0, lsl r0
     f10:	0000000c 	andeq	r0, r0, ip
     f14:	00000d9c 	muleq	r0, ip, sp
     f18:	00000000 	andeq	r0, r0, r0
     f1c:	00000018 	andeq	r0, r0, r8, lsl r0
     f20:	0000000c 	andeq	r0, r0, ip
     f24:	00000d9c 	muleq	r0, ip, sp
     f28:	00000000 	andeq	r0, r0, r0
     f2c:	00000020 	andeq	r0, r0, r0, lsr #32
     f30:	00000014 	andeq	r0, r0, r4, lsl r0
     f34:	00000d9c 	muleq	r0, ip, sp
     f38:	00000000 	andeq	r0, r0, r0
     f3c:	0000004c 	andeq	r0, r0, ip, asr #32
     f40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
     f44:	00018e02 	andeq	r8, r1, r2, lsl #28
     f48:	0000000c 	andeq	r0, r0, ip
     f4c:	00000d9c 	muleq	r0, ip, sp
     f50:	00000000 	andeq	r0, r0, r0
     f54:	0000001c 	andeq	r0, r0, ip, lsl r0
     f58:	0000000c 	andeq	r0, r0, ip
     f5c:	00000d9c 	muleq	r0, ip, sp
     f60:	00000000 	andeq	r0, r0, r0
     f64:	00000018 	andeq	r0, r0, r8, lsl r0
     f68:	0000000c 	andeq	r0, r0, ip
     f6c:	00000d9c 	muleq	r0, ip, sp
     f70:	00000000 	andeq	r0, r0, r0
     f74:	00000018 	andeq	r0, r0, r8, lsl r0
     f78:	0000000c 	andeq	r0, r0, ip
     f7c:	00000d9c 	muleq	r0, ip, sp
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0000001c 	andeq	r0, r0, ip, lsl r0
     f88:	0000000c 	andeq	r0, r0, ip
     f8c:	00000d9c 	muleq	r0, ip, sp
     f90:	00000000 	andeq	r0, r0, r0
     f94:	00000030 	andeq	r0, r0, r0, lsr r0
     f98:	0000000c 	andeq	r0, r0, ip
     f9c:	00000d9c 	muleq	r0, ip, sp
     fa0:	00000000 	andeq	r0, r0, r0
     fa4:	00000014 	andeq	r0, r0, r4, lsl r0
     fa8:	0000000c 	andeq	r0, r0, ip
     fac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fb0:	7c020001 	stcvc	0, cr0, [r2], {1}
     fb4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fb8:	0000000c 	andeq	r0, r0, ip
     fbc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fc0:	08001480 	stmdaeq	r0, {r7, sl, ip}
     fc4:	0000003c 	andeq	r0, r0, ip, lsr r0
     fc8:	0000000c 	andeq	r0, r0, ip
     fcc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fd0:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
     fd4:	00000038 	andeq	r0, r0, r8, lsr r0
     fd8:	0000000c 	andeq	r0, r0, ip
     fdc:	00000fa8 	andeq	r0, r0, r8, lsr #31
     fe0:	00000000 	andeq	r0, r0, r0
     fe4:	00000014 	andeq	r0, r0, r4, lsl r0
     fe8:	0000000c 	andeq	r0, r0, ip
     fec:	00000fa8 	andeq	r0, r0, r8, lsr #31
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	0000000c 	andeq	r0, r0, ip
     ff8:	0000000c 	andeq	r0, r0, ip
     ffc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1000:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
    1004:	00000014 	andeq	r0, r0, r4, lsl r0
    1008:	0000000c 	andeq	r0, r0, ip
    100c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1010:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
    1014:	0000000c 	andeq	r0, r0, ip
    1018:	0000000c 	andeq	r0, r0, ip
    101c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1020:	08001514 	stmdaeq	r0, {r2, r4, r8, sl, ip}
    1024:	00000014 	andeq	r0, r0, r4, lsl r0
    1028:	0000000c 	andeq	r0, r0, ip
    102c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1030:	08001528 	stmdaeq	r0, {r3, r5, r8, sl, ip}
    1034:	00000010 	andeq	r0, r0, r0, lsl r0
    1038:	0000000c 	andeq	r0, r0, ip
    103c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1040:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    1044:	00000014 	andeq	r0, r0, r4, lsl r0
    1048:	0000000c 	andeq	r0, r0, ip
    104c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1050:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
    1054:	00000014 	andeq	r0, r0, r4, lsl r0
    1058:	0000000c 	andeq	r0, r0, ip
    105c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1060:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
    1064:	00000014 	andeq	r0, r0, r4, lsl r0
    1068:	0000000c 	andeq	r0, r0, ip
    106c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1070:	00000000 	andeq	r0, r0, r0
    1074:	00000018 	andeq	r0, r0, r8, lsl r0
    1078:	0000000c 	andeq	r0, r0, ip
    107c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1080:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
    1084:	0000000c 	andeq	r0, r0, ip
    1088:	0000000c 	andeq	r0, r0, ip
    108c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1090:	00000000 	andeq	r0, r0, r0
    1094:	00000014 	andeq	r0, r0, r4, lsl r0
    1098:	0000000c 	andeq	r0, r0, ip
    109c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	00000020 	andeq	r0, r0, r0, lsr #32
    10a8:	0000000c 	andeq	r0, r0, ip
    10ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10b0:	00000000 	andeq	r0, r0, r0
    10b4:	0000000c 	andeq	r0, r0, ip
    10b8:	0000000c 	andeq	r0, r0, ip
    10bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10c0:	00000000 	andeq	r0, r0, r0
    10c4:	00000010 	andeq	r0, r0, r0, lsl r0
    10c8:	0000000c 	andeq	r0, r0, ip
    10cc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10d0:	00000000 	andeq	r0, r0, r0
    10d4:	0000000c 	andeq	r0, r0, ip
    10d8:	00000014 	andeq	r0, r0, r4, lsl r0
    10dc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10e0:	08001580 	stmdaeq	r0, {r7, r8, sl, ip}
    10e4:	00000084 	andeq	r0, r0, r4, lsl #1
    10e8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    10ec:	00018e02 	andeq	r8, r1, r2, lsl #28
    10f0:	0000000c 	andeq	r0, r0, ip
    10f4:	00000fa8 	andeq	r0, r0, r8, lsr #31
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	00000018 	andeq	r0, r0, r8, lsl r0
    1100:	0000000c 	andeq	r0, r0, ip
    1104:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1108:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
    110c:	00000018 	andeq	r0, r0, r8, lsl r0
    1110:	0000000c 	andeq	r0, r0, ip
    1114:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1118:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
    111c:	00000018 	andeq	r0, r0, r8, lsl r0
    1120:	0000000c 	andeq	r0, r0, ip
    1124:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1128:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
    112c:	00000018 	andeq	r0, r0, r8, lsl r0
    1130:	0000000c 	andeq	r0, r0, ip
    1134:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1138:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
    113c:	00000018 	andeq	r0, r0, r8, lsl r0
    1140:	0000000c 	andeq	r0, r0, ip
    1144:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1148:	00000000 	andeq	r0, r0, r0
    114c:	0000000c 	andeq	r0, r0, ip
    1150:	0000000c 	andeq	r0, r0, ip
    1154:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1158:	00000000 	andeq	r0, r0, r0
    115c:	0000000c 	andeq	r0, r0, ip
    1160:	0000000c 	andeq	r0, r0, ip
    1164:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1168:	00000000 	andeq	r0, r0, r0
    116c:	0000000c 	andeq	r0, r0, ip
    1170:	0000000c 	andeq	r0, r0, ip
    1174:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1178:	08001664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip}
    117c:	00000028 	andeq	r0, r0, r8, lsr #32
    1180:	00000014 	andeq	r0, r0, r4, lsl r0
    1184:	00000fa8 	andeq	r0, r0, r8, lsr #31
    1188:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
    118c:	0000002e 	andeq	r0, r0, lr, lsr #32
    1190:	8e100e41 	cdphi	14, 1, cr0, cr0, cr1, {2}
    1194:	040e5401 	streq	r5, [lr], #-1025	; 0x401
    1198:	0000000c 	andeq	r0, r0, ip
    119c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11a0:	080016bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, ip}
    11a4:	00000010 	andeq	r0, r0, r0, lsl r0
    11a8:	0000000c 	andeq	r0, r0, ip
    11ac:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11b0:	00000000 	andeq	r0, r0, r0
    11b4:	00000014 	andeq	r0, r0, r4, lsl r0
    11b8:	0000000c 	andeq	r0, r0, ip
    11bc:	00000fa8 	andeq	r0, r0, r8, lsr #31
    11c0:	00000000 	andeq	r0, r0, r0
    11c4:	0000000c 	andeq	r0, r0, ip
    11c8:	0000000c 	andeq	r0, r0, ip
    11cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    11d0:	7c020001 	stcvc	0, cr0, [r2], {1}
    11d4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    11d8:	00000018 	andeq	r0, r0, r8, lsl r0
    11dc:	000011c8 	andeq	r1, r0, r8, asr #3
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	00000032 	andeq	r0, r0, r2, lsr r0
    11e8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    11ec:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    11f0:	00000001 	andeq	r0, r0, r1
    11f4:	00000018 	andeq	r0, r0, r8, lsl r0
    11f8:	000011c8 	andeq	r1, r0, r8, asr #3
    11fc:	00000000 	andeq	r0, r0, r0
    1200:	0000003a 	andeq	r0, r0, sl, lsr r0
    1204:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1208:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    120c:	00000001 	andeq	r0, r0, r1
    1210:	00000024 	andeq	r0, r0, r4, lsr #32
    1214:	000011c8 	andeq	r1, r0, r8, asr #3
    1218:	00000000 	andeq	r0, r0, r0
    121c:	000000c8 	andeq	r0, r0, r8, asr #1
    1220:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1224:	76018e02 	strvc	r8, [r1], -r2, lsl #28
    1228:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    122c:	620b4200 	andvs	r4, fp, #0, 4
    1230:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1234:	000b4200 	andeq	r4, fp, r0, lsl #4
    1238:	0000000c 	andeq	r0, r0, ip
    123c:	000011c8 	andeq	r1, r0, r8, asr #3
    1240:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
    1244:	0000003c 	andeq	r0, r0, ip, lsr r0
    1248:	00000018 	andeq	r0, r0, r8, lsl r0
    124c:	000011c8 	andeq	r1, r0, r8, asr #3
    1250:	00000000 	andeq	r0, r0, r0
    1254:	00000074 	andeq	r0, r0, r4, ror r0
    1258:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    125c:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1260:	00018e02 	andeq	r8, r1, r2, lsl #28
    1264:	00000018 	andeq	r0, r0, r8, lsl r0
    1268:	000011c8 	andeq	r1, r0, r8, asr #3
    126c:	00000000 	andeq	r0, r0, r0
    1270:	00000088 	andeq	r0, r0, r8, lsl #1
    1274:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    1278:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    127c:	00000001 	andeq	r0, r0, r1
    1280:	00000018 	andeq	r0, r0, r8, lsl r0
    1284:	000011c8 	andeq	r1, r0, r8, asr #3
    1288:	00000000 	andeq	r0, r0, r0
    128c:	00000084 	andeq	r0, r0, r4, lsl #1
    1290:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xe42
    1294:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1298:	00018e02 	andeq	r8, r1, r2, lsl #28
    129c:	00000018 	andeq	r0, r0, r8, lsl r0
    12a0:	000011c8 	andeq	r1, r0, r8, asr #3
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	00000068 	andeq	r0, r0, r8, rrx
    12ac:	840c0e42 	strhi	r0, [ip], #-3650	; 0xe42
    12b0:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    12b4:	00000001 	andeq	r0, r0, r1
    12b8:	0000000c 	andeq	r0, r0, ip
    12bc:	000011c8 	andeq	r1, r0, r8, asr #3
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	00000022 	andeq	r0, r0, r2, lsr #32
    12c8:	0000000c 	andeq	r0, r0, ip
    12cc:	000011c8 	andeq	r1, r0, r8, asr #3
    12d0:	00000000 	andeq	r0, r0, r0
    12d4:	00000012 	andeq	r0, r0, r2, lsl r0
    12d8:	0000000c 	andeq	r0, r0, ip
    12dc:	000011c8 	andeq	r1, r0, r8, asr #3
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	00000014 	andeq	r0, r0, r4, lsl r0
    12e8:	0000000c 	andeq	r0, r0, ip
    12ec:	000011c8 	andeq	r1, r0, r8, asr #3
    12f0:	00000000 	andeq	r0, r0, r0
    12f4:	00000010 	andeq	r0, r0, r0, lsl r0
    12f8:	0000000c 	andeq	r0, r0, ip
    12fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1300:	00000000 	andeq	r0, r0, r0
    1304:	00000012 	andeq	r0, r0, r2, lsl r0
    1308:	0000000c 	andeq	r0, r0, ip
    130c:	000011c8 	andeq	r1, r0, r8, asr #3
    1310:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
    1314:	00000018 	andeq	r0, r0, r8, lsl r0
    1318:	0000000c 	andeq	r0, r0, ip
    131c:	000011c8 	andeq	r1, r0, r8, asr #3
    1320:	00000000 	andeq	r0, r0, r0
    1324:	0000001c 	andeq	r0, r0, ip, lsl r0
    1328:	0000000c 	andeq	r0, r0, ip
    132c:	000011c8 	andeq	r1, r0, r8, asr #3
    1330:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
    1334:	00000012 	andeq	r0, r0, r2, lsl r0
    1338:	0000000c 	andeq	r0, r0, ip
    133c:	000011c8 	andeq	r1, r0, r8, asr #3
    1340:	00000000 	andeq	r0, r0, r0
    1344:	00000004 	andeq	r0, r0, r4
    1348:	0000000c 	andeq	r0, r0, ip
    134c:	000011c8 	andeq	r1, r0, r8, asr #3
    1350:	00000000 	andeq	r0, r0, r0
    1354:	00000008 	andeq	r0, r0, r8
    1358:	0000000c 	andeq	r0, r0, ip
    135c:	000011c8 	andeq	r1, r0, r8, asr #3
    1360:	00000000 	andeq	r0, r0, r0
    1364:	00000012 	andeq	r0, r0, r2, lsl r0
    1368:	0000000c 	andeq	r0, r0, ip
    136c:	000011c8 	andeq	r1, r0, r8, asr #3
    1370:	00000000 	andeq	r0, r0, r0
    1374:	0000000e 	andeq	r0, r0, lr
    1378:	0000000c 	andeq	r0, r0, ip
    137c:	000011c8 	andeq	r1, r0, r8, asr #3
    1380:	00000000 	andeq	r0, r0, r0
    1384:	0000001a 	andeq	r0, r0, sl, lsl r0
    1388:	00000018 	andeq	r0, r0, r8, lsl r0
    138c:	000011c8 	andeq	r1, r0, r8, asr #3
    1390:	00000000 	andeq	r0, r0, r0
    1394:	00000034 	andeq	r0, r0, r4, lsr r0
    1398:	83100e41 	tsthi	r0, #1040	; 0x410
    139c:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    13a0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13a4:	00000014 	andeq	r0, r0, r4, lsl r0
    13a8:	000011c8 	andeq	r1, r0, r8, asr #3
    13ac:	00000000 	andeq	r0, r0, r0
    13b0:	00000014 	andeq	r0, r0, r4, lsl r0
    13b4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13b8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13bc:	00000014 	andeq	r0, r0, r4, lsl r0
    13c0:	000011c8 	andeq	r1, r0, r8, asr #3
    13c4:	00000000 	andeq	r0, r0, r0
    13c8:	0000001a 	andeq	r0, r0, sl, lsl r0
    13cc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13d0:	00018e02 	andeq	r8, r1, r2, lsl #28
    13d4:	00000014 	andeq	r0, r0, r4, lsl r0
    13d8:	000011c8 	andeq	r1, r0, r8, asr #3
    13dc:	00000000 	andeq	r0, r0, r0
    13e0:	00000014 	andeq	r0, r0, r4, lsl r0
    13e4:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    13e8:	00018e02 	andeq	r8, r1, r2, lsl #28
    13ec:	0000000c 	andeq	r0, r0, ip
    13f0:	000011c8 	andeq	r1, r0, r8, asr #3
    13f4:	08001732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip}
    13f8:	00000006 	andeq	r0, r0, r6
    13fc:	0000000c 	andeq	r0, r0, ip
    1400:	000011c8 	andeq	r1, r0, r8, asr #3
    1404:	00000000 	andeq	r0, r0, r0
    1408:	00000010 	andeq	r0, r0, r0, lsl r0
    140c:	0000000c 	andeq	r0, r0, ip
    1410:	000011c8 	andeq	r1, r0, r8, asr #3
    1414:	00000000 	andeq	r0, r0, r0
    1418:	00000010 	andeq	r0, r0, r0, lsl r0
    141c:	00000018 	andeq	r0, r0, r8, lsl r0
    1420:	000011c8 	andeq	r1, r0, r8, asr #3
    1424:	00000000 	andeq	r0, r0, r0
    1428:	0000003c 	andeq	r0, r0, ip, lsr r0
    142c:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1430:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1434:	00018e02 	andeq	r8, r1, r2, lsl #28
    1438:	0000000c 	andeq	r0, r0, ip
    143c:	000011c8 	andeq	r1, r0, r8, asr #3
    1440:	00000000 	andeq	r0, r0, r0
    1444:	00000010 	andeq	r0, r0, r0, lsl r0
    1448:	0000000c 	andeq	r0, r0, ip
    144c:	000011c8 	andeq	r1, r0, r8, asr #3
    1450:	00000000 	andeq	r0, r0, r0
    1454:	00000014 	andeq	r0, r0, r4, lsl r0
    1458:	0000000c 	andeq	r0, r0, ip
    145c:	000011c8 	andeq	r1, r0, r8, asr #3
    1460:	00000000 	andeq	r0, r0, r0
    1464:	00000010 	andeq	r0, r0, r0, lsl r0
    1468:	0000000c 	andeq	r0, r0, ip
    146c:	000011c8 	andeq	r1, r0, r8, asr #3
    1470:	00000000 	andeq	r0, r0, r0
    1474:	00000014 	andeq	r0, r0, r4, lsl r0
    1478:	0000000c 	andeq	r0, r0, ip
    147c:	000011c8 	andeq	r1, r0, r8, asr #3
    1480:	00000000 	andeq	r0, r0, r0
    1484:	00000018 	andeq	r0, r0, r8, lsl r0
    1488:	0000000c 	andeq	r0, r0, ip
    148c:	000011c8 	andeq	r1, r0, r8, asr #3
    1490:	00000000 	andeq	r0, r0, r0
    1494:	00000018 	andeq	r0, r0, r8, lsl r0
    1498:	0000000c 	andeq	r0, r0, ip
    149c:	000011c8 	andeq	r1, r0, r8, asr #3
    14a0:	00000000 	andeq	r0, r0, r0
    14a4:	00000018 	andeq	r0, r0, r8, lsl r0
    14a8:	0000000c 	andeq	r0, r0, ip
    14ac:	000011c8 	andeq	r1, r0, r8, asr #3
    14b0:	00000000 	andeq	r0, r0, r0
    14b4:	00000018 	andeq	r0, r0, r8, lsl r0
    14b8:	0000000c 	andeq	r0, r0, ip
    14bc:	000011c8 	andeq	r1, r0, r8, asr #3
    14c0:	00000000 	andeq	r0, r0, r0
    14c4:	00000010 	andeq	r0, r0, r0, lsl r0
    14c8:	0000000c 	andeq	r0, r0, ip
    14cc:	000011c8 	andeq	r1, r0, r8, asr #3
    14d0:	00000000 	andeq	r0, r0, r0
    14d4:	00000014 	andeq	r0, r0, r4, lsl r0
    14d8:	0000000c 	andeq	r0, r0, ip
    14dc:	000011c8 	andeq	r1, r0, r8, asr #3
    14e0:	00000000 	andeq	r0, r0, r0
    14e4:	00000010 	andeq	r0, r0, r0, lsl r0
    14e8:	0000000c 	andeq	r0, r0, ip
    14ec:	000011c8 	andeq	r1, r0, r8, asr #3
    14f0:	00000000 	andeq	r0, r0, r0
    14f4:	00000014 	andeq	r0, r0, r4, lsl r0
    14f8:	0000000c 	andeq	r0, r0, ip
    14fc:	000011c8 	andeq	r1, r0, r8, asr #3
    1500:	00000000 	andeq	r0, r0, r0
    1504:	00000010 	andeq	r0, r0, r0, lsl r0
    1508:	0000000c 	andeq	r0, r0, ip
    150c:	000011c8 	andeq	r1, r0, r8, asr #3
    1510:	00000000 	andeq	r0, r0, r0
    1514:	00000014 	andeq	r0, r0, r4, lsl r0
    1518:	0000000c 	andeq	r0, r0, ip
    151c:	000011c8 	andeq	r1, r0, r8, asr #3
    1520:	00000000 	andeq	r0, r0, r0
    1524:	00000010 	andeq	r0, r0, r0, lsl r0
    1528:	0000000c 	andeq	r0, r0, ip
    152c:	000011c8 	andeq	r1, r0, r8, asr #3
    1530:	00000000 	andeq	r0, r0, r0
    1534:	00000014 	andeq	r0, r0, r4, lsl r0
    1538:	0000000c 	andeq	r0, r0, ip
    153c:	000011c8 	andeq	r1, r0, r8, asr #3
    1540:	00000000 	andeq	r0, r0, r0
    1544:	00000010 	andeq	r0, r0, r0, lsl r0
    1548:	0000000c 	andeq	r0, r0, ip
    154c:	000011c8 	andeq	r1, r0, r8, asr #3
    1550:	00000000 	andeq	r0, r0, r0
    1554:	00000010 	andeq	r0, r0, r0, lsl r0
    1558:	0000000c 	andeq	r0, r0, ip
    155c:	000011c8 	andeq	r1, r0, r8, asr #3
    1560:	00000000 	andeq	r0, r0, r0
    1564:	00000010 	andeq	r0, r0, r0, lsl r0
    1568:	0000000c 	andeq	r0, r0, ip
    156c:	000011c8 	andeq	r1, r0, r8, asr #3
    1570:	00000000 	andeq	r0, r0, r0
    1574:	00000010 	andeq	r0, r0, r0, lsl r0
    1578:	0000000c 	andeq	r0, r0, ip
    157c:	000011c8 	andeq	r1, r0, r8, asr #3
    1580:	00000000 	andeq	r0, r0, r0
    1584:	00000010 	andeq	r0, r0, r0, lsl r0
    1588:	0000000c 	andeq	r0, r0, ip
    158c:	000011c8 	andeq	r1, r0, r8, asr #3
    1590:	00000000 	andeq	r0, r0, r0
    1594:	00000010 	andeq	r0, r0, r0, lsl r0
    1598:	0000000c 	andeq	r0, r0, ip
    159c:	000011c8 	andeq	r1, r0, r8, asr #3
    15a0:	00000000 	andeq	r0, r0, r0
    15a4:	00000014 	andeq	r0, r0, r4, lsl r0
    15a8:	0000000c 	andeq	r0, r0, ip
    15ac:	000011c8 	andeq	r1, r0, r8, asr #3
    15b0:	00000000 	andeq	r0, r0, r0
    15b4:	00000014 	andeq	r0, r0, r4, lsl r0
    15b8:	0000000c 	andeq	r0, r0, ip
    15bc:	000011c8 	andeq	r1, r0, r8, asr #3
    15c0:	00000000 	andeq	r0, r0, r0
    15c4:	00000014 	andeq	r0, r0, r4, lsl r0
    15c8:	0000000c 	andeq	r0, r0, ip
    15cc:	000011c8 	andeq	r1, r0, r8, asr #3
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	00000014 	andeq	r0, r0, r4, lsl r0
    15d8:	0000000c 	andeq	r0, r0, ip
    15dc:	000011c8 	andeq	r1, r0, r8, asr #3
    15e0:	00000000 	andeq	r0, r0, r0
    15e4:	00000014 	andeq	r0, r0, r4, lsl r0
    15e8:	00000014 	andeq	r0, r0, r4, lsl r0
    15ec:	000011c8 	andeq	r1, r0, r8, asr #3
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	0000001c 	andeq	r0, r0, ip, lsl r0
    15f8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    15fc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1600:	00000014 	andeq	r0, r0, r4, lsl r0
    1604:	000011c8 	andeq	r1, r0, r8, asr #3
    1608:	00000000 	andeq	r0, r0, r0
    160c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1610:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1614:	00018e02 	andeq	r8, r1, r2, lsl #28
    1618:	00000014 	andeq	r0, r0, r4, lsl r0
    161c:	000011c8 	andeq	r1, r0, r8, asr #3
    1620:	00000000 	andeq	r0, r0, r0
    1624:	00000044 	andeq	r0, r0, r4, asr #32
    1628:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    162c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1630:	0000000c 	andeq	r0, r0, ip
    1634:	000011c8 	andeq	r1, r0, r8, asr #3
    1638:	00000000 	andeq	r0, r0, r0
    163c:	00000018 	andeq	r0, r0, r8, lsl r0
    1640:	0000000c 	andeq	r0, r0, ip
    1644:	000011c8 	andeq	r1, r0, r8, asr #3
    1648:	00000000 	andeq	r0, r0, r0
    164c:	00000018 	andeq	r0, r0, r8, lsl r0
    1650:	0000000c 	andeq	r0, r0, ip
    1654:	000011c8 	andeq	r1, r0, r8, asr #3
    1658:	00000000 	andeq	r0, r0, r0
    165c:	00000018 	andeq	r0, r0, r8, lsl r0
    1660:	0000000c 	andeq	r0, r0, ip
    1664:	000011c8 	andeq	r1, r0, r8, asr #3
    1668:	00000000 	andeq	r0, r0, r0
    166c:	00000016 	andeq	r0, r0, r6, lsl r0
    1670:	0000000c 	andeq	r0, r0, ip
    1674:	000011c8 	andeq	r1, r0, r8, asr #3
    1678:	00000000 	andeq	r0, r0, r0
    167c:	00000016 	andeq	r0, r0, r6, lsl r0
    1680:	0000000c 	andeq	r0, r0, ip
    1684:	000011c8 	andeq	r1, r0, r8, asr #3
    1688:	00000000 	andeq	r0, r0, r0
    168c:	00000016 	andeq	r0, r0, r6, lsl r0
    1690:	0000000c 	andeq	r0, r0, ip
    1694:	000011c8 	andeq	r1, r0, r8, asr #3
    1698:	00000000 	andeq	r0, r0, r0
    169c:	00000016 	andeq	r0, r0, r6, lsl r0
    16a0:	0000000c 	andeq	r0, r0, ip
    16a4:	000011c8 	andeq	r1, r0, r8, asr #3
    16a8:	00000000 	andeq	r0, r0, r0
    16ac:	00000004 	andeq	r0, r0, r4
    16b0:	0000000c 	andeq	r0, r0, ip
    16b4:	000011c8 	andeq	r1, r0, r8, asr #3
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	00000004 	andeq	r0, r0, r4
    16c0:	0000000c 	andeq	r0, r0, ip
    16c4:	000011c8 	andeq	r1, r0, r8, asr #3
    16c8:	00000000 	andeq	r0, r0, r0
    16cc:	00000004 	andeq	r0, r0, r4
    16d0:	0000000c 	andeq	r0, r0, ip
    16d4:	000011c8 	andeq	r1, r0, r8, asr #3
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00000004 	andeq	r0, r0, r4
    16e0:	0000000c 	andeq	r0, r0, ip
    16e4:	000011c8 	andeq	r1, r0, r8, asr #3
    16e8:	00000000 	andeq	r0, r0, r0
    16ec:	00000004 	andeq	r0, r0, r4
    16f0:	0000000c 	andeq	r0, r0, ip
    16f4:	000011c8 	andeq	r1, r0, r8, asr #3
    16f8:	00000000 	andeq	r0, r0, r0
    16fc:	00000006 	andeq	r0, r0, r6
    1700:	0000000c 	andeq	r0, r0, ip
    1704:	000011c8 	andeq	r1, r0, r8, asr #3
    1708:	00000000 	andeq	r0, r0, r0
    170c:	00000016 	andeq	r0, r0, r6, lsl r0
    1710:	0000000c 	andeq	r0, r0, ip
    1714:	000011c8 	andeq	r1, r0, r8, asr #3
    1718:	00000000 	andeq	r0, r0, r0
    171c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1720:	00000030 	andeq	r0, r0, r0, lsr r0
    1724:	000011c8 	andeq	r1, r0, r8, asr #3
    1728:	00000000 	andeq	r0, r0, r0
    172c:	0000006e 	andeq	r0, r0, lr, rrx
    1730:	83180e41 	tsthi	r8, #1040	; 0x410
    1734:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1738:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    173c:	62018e02 	andvs	r8, r1, #2, 28
    1740:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1744:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1748:	500b4200 	andpl	r4, fp, r0, lsl #4
    174c:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    1750:	000ec3c4 	andeq	ip, lr, r4, asr #7
    1754:	0000000c 	andeq	r0, r0, ip
    1758:	000011c8 	andeq	r1, r0, r8, asr #3
    175c:	00000000 	andeq	r0, r0, r0
    1760:	00000016 	andeq	r0, r0, r6, lsl r0
    1764:	0000000c 	andeq	r0, r0, ip
    1768:	000011c8 	andeq	r1, r0, r8, asr #3
    176c:	00000000 	andeq	r0, r0, r0
    1770:	0000001a 	andeq	r0, r0, sl, lsl r0
    1774:	00000048 	andeq	r0, r0, r8, asr #32
    1778:	000011c8 	andeq	r1, r0, r8, asr #3
    177c:	00000000 	andeq	r0, r0, r0
    1780:	000000b6 	strheq	r0, [r0], -r6
    1784:	83180e41 	tsthi	r8, #1040	; 0x410
    1788:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    178c:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1790:	4d018e02 	stcmi	14, cr8, [r1, #-8]
    1794:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    1798:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    179c:	480b4200 	stmdami	fp, {r9, lr}
    17a0:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17a4:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17a8:	600b4200 	andvs	r4, fp, r0, lsl #4
    17ac:	c6c7ce0a 	strbgt	ip, [r7], sl, lsl #28
    17b0:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    17b4:	5c0b4200 	sfmpl	f4, 4, [fp], {-0}
    17b8:	c5c6c7ce 	strbgt	ip, [r6, #1998]	; 0x7ce
    17bc:	000ec3c4 	andeq	ip, lr, r4, asr #7
    17c0:	0000000c 	andeq	r0, r0, ip
    17c4:	000011c8 	andeq	r1, r0, r8, asr #3
    17c8:	00000000 	andeq	r0, r0, r0
    17cc:	00000010 	andeq	r0, r0, r0, lsl r0
    17d0:	0000000c 	andeq	r0, r0, ip
    17d4:	000011c8 	andeq	r1, r0, r8, asr #3
    17d8:	00000000 	andeq	r0, r0, r0
    17dc:	00000006 	andeq	r0, r0, r6
    17e0:	0000000c 	andeq	r0, r0, ip
    17e4:	000011c8 	andeq	r1, r0, r8, asr #3
    17e8:	00000000 	andeq	r0, r0, r0
    17ec:	00000006 	andeq	r0, r0, r6
    17f0:	0000000c 	andeq	r0, r0, ip
    17f4:	000011c8 	andeq	r1, r0, r8, asr #3
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	00000006 	andeq	r0, r0, r6
    1800:	0000000c 	andeq	r0, r0, ip
    1804:	000011c8 	andeq	r1, r0, r8, asr #3
    1808:	00000000 	andeq	r0, r0, r0
    180c:	00000008 	andeq	r0, r0, r8
    1810:	0000000c 	andeq	r0, r0, ip
    1814:	000011c8 	andeq	r1, r0, r8, asr #3
    1818:	00000000 	andeq	r0, r0, r0
    181c:	00000006 	andeq	r0, r0, r6
    1820:	0000000c 	andeq	r0, r0, ip
    1824:	000011c8 	andeq	r1, r0, r8, asr #3
    1828:	00000000 	andeq	r0, r0, r0
    182c:	00000006 	andeq	r0, r0, r6
    1830:	0000000c 	andeq	r0, r0, ip
    1834:	000011c8 	andeq	r1, r0, r8, asr #3
    1838:	00000000 	andeq	r0, r0, r0
    183c:	0000000c 	andeq	r0, r0, ip
    1840:	0000000c 	andeq	r0, r0, ip
    1844:	000011c8 	andeq	r1, r0, r8, asr #3
    1848:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
    184c:	00000008 	andeq	r0, r0, r8
    1850:	0000000c 	andeq	r0, r0, ip
    1854:	000011c8 	andeq	r1, r0, r8, asr #3
    1858:	00000000 	andeq	r0, r0, r0
    185c:	00000016 	andeq	r0, r0, r6, lsl r0
    1860:	0000000c 	andeq	r0, r0, ip
    1864:	000011c8 	andeq	r1, r0, r8, asr #3
    1868:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
    186c:	00000008 	andeq	r0, r0, r8
    1870:	0000000c 	andeq	r0, r0, ip
    1874:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1878:	7c020001 	stcvc	0, cr0, [r2], {1}
    187c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1880:	0000000c 	andeq	r0, r0, ip
    1884:	00001870 	andeq	r1, r0, r0, ror r8
    1888:	00000000 	andeq	r0, r0, r0
    188c:	00000018 	andeq	r0, r0, r8, lsl r0
    1890:	0000000c 	andeq	r0, r0, ip
    1894:	00001870 	andeq	r1, r0, r0, ror r8
    1898:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
    189c:	0000000c 	andeq	r0, r0, ip
    18a0:	0000000c 	andeq	r0, r0, ip
    18a4:	00001870 	andeq	r1, r0, r0, ror r8
    18a8:	08001754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip}
    18ac:	00000028 	andeq	r0, r0, r8, lsr #32
    18b0:	0000000c 	andeq	r0, r0, ip
    18b4:	00001870 	andeq	r1, r0, r0, ror r8
    18b8:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
    18bc:	00000018 	andeq	r0, r0, r8, lsl r0
    18c0:	0000000c 	andeq	r0, r0, ip
    18c4:	00001870 	andeq	r1, r0, r0, ror r8
    18c8:	00000000 	andeq	r0, r0, r0
    18cc:	0000000c 	andeq	r0, r0, ip
    18d0:	0000000c 	andeq	r0, r0, ip
    18d4:	00001870 	andeq	r1, r0, r0, ror r8
    18d8:	00000000 	andeq	r0, r0, r0
    18dc:	0000001c 	andeq	r0, r0, ip, lsl r0
    18e0:	0000000c 	andeq	r0, r0, ip
    18e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    18e8:	7c020001 	stcvc	0, cr0, [r2], {1}
    18ec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    18f0:	00000024 	andeq	r0, r0, r4, lsr #32
    18f4:	000018e0 	andeq	r1, r0, r0, ror #17
    18f8:	08001794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip}
    18fc:	00000094 	muleq	r0, r4, r0
    1900:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1904:	5b018e02 	blpl	65114 <__Stack_Size+0x64d14>
    1908:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    190c:	620b4500 	andvs	r4, fp, #0, 10
    1910:	0ec3ce0a 	cdpeq	14, 12, cr12, cr3, cr10, {0}
    1914:	000b4200 	andeq	r4, fp, r0, lsl #4
    1918:	0000001c 	andeq	r0, r0, ip, lsl r0
    191c:	000018e0 	andeq	r1, r0, r0, ror #17
    1920:	08001828 	stmdaeq	r0, {r3, r5, fp, ip}
    1924:	00000088 	andeq	r0, r0, r8, lsl #1
    1928:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    192c:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1930:	280e5d01 	stmdacs	lr, {r0, r8, sl, fp, ip, lr}
    1934:	000c0e62 	andeq	r0, ip, r2, ror #28
    1938:	0000000c 	andeq	r0, r0, ip
    193c:	000018e0 	andeq	r1, r0, r0, ror #17
    1940:	080018b0 	stmdaeq	r0, {r4, r5, r7, fp, ip}
    1944:	00000016 	andeq	r0, r0, r6, lsl r0
    1948:	00000014 	andeq	r0, r0, r4, lsl r0
    194c:	000018e0 	andeq	r1, r0, r0, ror #17
    1950:	00000000 	andeq	r0, r0, r0
    1954:	00000020 	andeq	r0, r0, r0, lsr #32
    1958:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    195c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1960:	0000000c 	andeq	r0, r0, ip
    1964:	000018e0 	andeq	r1, r0, r0, ror #17
    1968:	00000000 	andeq	r0, r0, r0
    196c:	0000000c 	andeq	r0, r0, ip
    1970:	0000000c 	andeq	r0, r0, ip
    1974:	000018e0 	andeq	r1, r0, r0, ror #17
    1978:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
    197c:	00000018 	andeq	r0, r0, r8, lsl r0
    1980:	00000014 	andeq	r0, r0, r4, lsl r0
    1984:	000018e0 	andeq	r1, r0, r0, ror #17
    1988:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
    198c:	00000032 	andeq	r0, r0, r2, lsr r0
    1990:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1994:	00018e02 	andeq	r8, r1, r2, lsl #28
    1998:	0000000c 	andeq	r0, r0, ip
    199c:	000018e0 	andeq	r1, r0, r0, ror #17
    19a0:	00000000 	andeq	r0, r0, r0
    19a4:	00000012 	andeq	r0, r0, r2, lsl r0
    19a8:	0000000c 	andeq	r0, r0, ip
    19ac:	000018e0 	andeq	r1, r0, r0, ror #17
    19b0:	00000000 	andeq	r0, r0, r0
    19b4:	00000016 	andeq	r0, r0, r6, lsl r0
    19b8:	0000000c 	andeq	r0, r0, ip
    19bc:	000018e0 	andeq	r1, r0, r0, ror #17
    19c0:	00000000 	andeq	r0, r0, r0
    19c4:	00000016 	andeq	r0, r0, r6, lsl r0
    19c8:	0000000c 	andeq	r0, r0, ip
    19cc:	000018e0 	andeq	r1, r0, r0, ror #17
    19d0:	00000000 	andeq	r0, r0, r0
    19d4:	00000018 	andeq	r0, r0, r8, lsl r0
    19d8:	0000000c 	andeq	r0, r0, ip
    19dc:	000018e0 	andeq	r1, r0, r0, ror #17
    19e0:	00000000 	andeq	r0, r0, r0
    19e4:	00000016 	andeq	r0, r0, r6, lsl r0
    19e8:	0000000c 	andeq	r0, r0, ip
    19ec:	000018e0 	andeq	r1, r0, r0, ror #17
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00000018 	andeq	r0, r0, r8, lsl r0
    19f8:	0000000c 	andeq	r0, r0, ip
    19fc:	000018e0 	andeq	r1, r0, r0, ror #17
    1a00:	08001910 	stmdaeq	r0, {r4, r8, fp, ip}
    1a04:	00000008 	andeq	r0, r0, r8
    1a08:	0000000c 	andeq	r0, r0, ip
    1a0c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a10:	08001918 	stmdaeq	r0, {r3, r4, r8, fp, ip}
    1a14:	00000008 	andeq	r0, r0, r8
    1a18:	0000000c 	andeq	r0, r0, ip
    1a1c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a20:	00000000 	andeq	r0, r0, r0
    1a24:	0000000c 	andeq	r0, r0, ip
    1a28:	0000000c 	andeq	r0, r0, ip
    1a2c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a30:	00000000 	andeq	r0, r0, r0
    1a34:	00000012 	andeq	r0, r0, r2, lsl r0
    1a38:	0000000c 	andeq	r0, r0, ip
    1a3c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a40:	00000000 	andeq	r0, r0, r0
    1a44:	00000012 	andeq	r0, r0, r2, lsl r0
    1a48:	0000000c 	andeq	r0, r0, ip
    1a4c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00000018 	andeq	r0, r0, r8, lsl r0
    1a58:	0000000c 	andeq	r0, r0, ip
    1a5c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a60:	00000000 	andeq	r0, r0, r0
    1a64:	00000018 	andeq	r0, r0, r8, lsl r0
    1a68:	0000000c 	andeq	r0, r0, ip
    1a6c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a70:	00000000 	andeq	r0, r0, r0
    1a74:	00000018 	andeq	r0, r0, r8, lsl r0
    1a78:	0000000c 	andeq	r0, r0, ip
    1a7c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a80:	00000000 	andeq	r0, r0, r0
    1a84:	00000016 	andeq	r0, r0, r6, lsl r0
    1a88:	0000000c 	andeq	r0, r0, ip
    1a8c:	000018e0 	andeq	r1, r0, r0, ror #17
    1a90:	00000000 	andeq	r0, r0, r0
    1a94:	00000018 	andeq	r0, r0, r8, lsl r0
    1a98:	0000000c 	andeq	r0, r0, ip
    1a9c:	000018e0 	andeq	r1, r0, r0, ror #17
    1aa0:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
    1aa4:	0000000c 	andeq	r0, r0, ip
    1aa8:	0000000c 	andeq	r0, r0, ip
    1aac:	000018e0 	andeq	r1, r0, r0, ror #17
    1ab0:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
    1ab4:	00000008 	andeq	r0, r0, r8
    1ab8:	00000014 	andeq	r0, r0, r4, lsl r0
    1abc:	000018e0 	andeq	r1, r0, r0, ror #17
    1ac0:	08001934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip}
    1ac4:	0000003e 	andeq	r0, r0, lr, lsr r0
    1ac8:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1acc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1ad0:	0000000c 	andeq	r0, r0, ip
    1ad4:	000018e0 	andeq	r1, r0, r0, ror #17
    1ad8:	00000000 	andeq	r0, r0, r0
    1adc:	0000000e 	andeq	r0, r0, lr
    1ae0:	0000000c 	andeq	r0, r0, ip
    1ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1ae8:	7c020001 	stcvc	0, cr0, [r2], {1}
    1aec:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1af0:	0000001c 	andeq	r0, r0, ip, lsl r0
    1af4:	00001ae0 	andeq	r1, r0, r0, ror #21
    1af8:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
    1afc:	00000050 	andeq	r0, r0, r0, asr r0
    1b00:	000d0941 	andeq	r0, sp, r1, asr #18
    1b04:	8d080e44 	stchi	14, cr0, [r8, #-272]	; 0xfffffef0
    1b08:	56018e02 	strpl	r8, [r1], -r2, lsl #28
    1b0c:	000ec0ce 	andeq	ip, lr, lr, asr #1
    1b10:	0000000c 	andeq	r0, r0, ip
    1b14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b18:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b1c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b20:	0000000c 	andeq	r0, r0, ip
    1b24:	00001b10 	andeq	r1, r0, r0, lsl fp
    1b28:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
    1b2c:	00000034 	andeq	r0, r0, r4, lsr r0
    1b30:	0000000c 	andeq	r0, r0, ip
    1b34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1b38:	7c020001 	stcvc	0, cr0, [r2], {1}
    1b3c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1b40:	00000014 	andeq	r0, r0, r4, lsl r0
    1b44:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b48:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
    1b4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1b50:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b54:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b58:	00000014 	andeq	r0, r0, r4, lsl r0
    1b5c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b60:	08001a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip}
    1b64:	00000024 	andeq	r0, r0, r4, lsr #32
    1b68:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b6c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b70:	00000014 	andeq	r0, r0, r4, lsl r0
    1b74:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b78:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
    1b7c:	00000090 	muleq	r0, r0, r0
    1b80:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1b84:	00018e02 	andeq	r8, r1, r2, lsl #28
    1b88:	00000020 	andeq	r0, r0, r0, lsr #32
    1b8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1b90:	08001ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip}
    1b94:	000000ac 	andeq	r0, r0, ip, lsr #1
    1b98:	83200e42 	teqhi	r0, #1056	; 0x420
    1b9c:	85078408 	strhi	r8, [r7, #-1032]	; 0x408
    1ba0:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1ba4:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1ba8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bac:	00000014 	andeq	r0, r0, r4, lsl r0
    1bb0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bb4:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
    1bb8:	00000038 	andeq	r0, r0, r8, lsr r0
    1bbc:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1bc0:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bc4:	00000018 	andeq	r0, r0, r8, lsl r0
    1bc8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1bcc:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
    1bd0:	00000048 	andeq	r0, r0, r8, asr #32
    1bd4:	83100e41 	tsthi	r0, #1040	; 0x410
    1bd8:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bdc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1be0:	00000018 	andeq	r0, r0, r8, lsl r0
    1be4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1be8:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
    1bec:	000000d8 	ldrdeq	r0, [r0], -r8
    1bf0:	83100e41 	tsthi	r0, #1040	; 0x410
    1bf4:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1bf8:	00018e02 	andeq	r8, r1, r2, lsl #28
    1bfc:	00000018 	andeq	r0, r0, r8, lsl r0
    1c00:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c04:	08001cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip}
    1c08:	0000008c 	andeq	r0, r0, ip, lsl #1
    1c0c:	83100e41 	tsthi	r0, #1040	; 0x410
    1c10:	85038404 	strhi	r8, [r3, #-1028]	; 0x404
    1c14:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c18:	00000014 	andeq	r0, r0, r4, lsl r0
    1c1c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c20:	08001d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip}
    1c24:	00000024 	andeq	r0, r0, r4, lsr #32
    1c28:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c2c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c30:	00000014 	andeq	r0, r0, r4, lsl r0
    1c34:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c38:	08001d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip}
    1c3c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1c40:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    1c44:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c48:	00000014 	andeq	r0, r0, r4, lsl r0
    1c4c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c50:	08001da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip}
    1c54:	00000044 	andeq	r0, r0, r4, asr #32
    1c58:	83080e41 	movwhi	r0, #36417	; 0x8e41
    1c5c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1c60:	00000024 	andeq	r0, r0, r4, lsr #32
    1c64:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c68:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
    1c6c:	000002dc 	ldrdeq	r0, [r0], -ip
    1c70:	84200e41 	strthi	r0, [r0], #-3649	; 0xe41
    1c74:	86048505 	strhi	r8, [r4], -r5, lsl #10
    1c78:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
    1c7c:	015c0301 	cmpeq	ip, r1, lsl #6
    1c80:	41140e0a 	tstmi	r4, sl, lsl #28
    1c84:	0000000b 	andeq	r0, r0, fp
    1c88:	00000028 	andeq	r0, r0, r8, lsr #32
    1c8c:	00001b30 	andeq	r1, r0, r0, lsr fp
    1c90:	080020c0 	stmdaeq	r0, {r6, r7, sp}
    1c94:	000000cc 	andeq	r0, r0, ip, asr #1
    1c98:	83180e41 	tsthi	r8, #1040	; 0x410
    1c9c:	85058406 	strhi	r8, [r5, #-1030]	; 0x406
    1ca0:	87038604 	strhi	r8, [r3, -r4, lsl #12]
    1ca4:	02018e02 	andeq	r8, r1, #2, 28
    1ca8:	c6c7ce57 			; <UNDEFINED> instruction: 0xc6c7ce57
    1cac:	0ec3c4c5 	cdpeq	4, 12, cr12, cr3, cr5, {6}
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	00000018 	andeq	r0, r0, r8, lsl r0
    1cb8:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cbc:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
    1cc0:	00000040 	andeq	r0, r0, r0, asr #32
    1cc4:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    1cc8:	86038504 	strhi	r8, [r3], -r4, lsl #10
    1ccc:	00018e02 	andeq	r8, r1, r2, lsl #28
    1cd0:	00000018 	andeq	r0, r0, r8, lsl r0
    1cd4:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cd8:	080021cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sp}
    1cdc:	0000005c 	andeq	r0, r0, ip, asr r0
    1ce0:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1ce4:	64018e02 	strvs	r8, [r1], #-3586	; 0xe02
    1ce8:	000ec4ce 	andeq	ip, lr, lr, asr #9
    1cec:	0000000c 	andeq	r0, r0, ip
    1cf0:	00001b30 	andeq	r1, r0, r0, lsr fp
    1cf4:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
    1cf8:	00000002 	andeq	r0, r0, r2
    1cfc:	0000000c 	andeq	r0, r0, ip
    1d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d04:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d08:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d0c:	00000018 	andeq	r0, r0, r8, lsl r0
    1d10:	00001cfc 	strdeq	r1, [r0], -ip
    1d14:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
    1d18:	00000030 	andeq	r0, r0, r0, lsr r0
    1d1c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xe41
    1d20:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
    1d24:	00000001 	andeq	r0, r0, r1
    1d28:	00000014 	andeq	r0, r0, r4, lsl r0
    1d2c:	00001cfc 	strdeq	r1, [r0], -ip
    1d30:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
    1d34:	00000024 	andeq	r0, r0, r4, lsr #32
    1d38:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    1d3c:	00018e02 	andeq	r8, r1, r2, lsl #28
    1d40:	0000000c 	andeq	r0, r0, ip
    1d44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1d48:	7c020001 	stcvc	0, cr0, [r2], {1}
    1d4c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1d50:	0000000c 	andeq	r0, r0, ip
    1d54:	00001d40 	andeq	r1, r0, r0, asr #26
    1d58:	00000000 	andeq	r0, r0, r0
    1d5c:	0000000c 	andeq	r0, r0, ip
    1d60:	0000000c 	andeq	r0, r0, ip
    1d64:	00001d40 	andeq	r1, r0, r0, asr #26
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	0000000c 	andeq	r0, r0, ip
    1d70:	0000000c 	andeq	r0, r0, ip
    1d74:	00001d40 	andeq	r1, r0, r0, asr #26
    1d78:	00000000 	andeq	r0, r0, r0
    1d7c:	0000000c 	andeq	r0, r0, ip
    1d80:	0000000c 	andeq	r0, r0, ip
    1d84:	00001d40 	andeq	r1, r0, r0, asr #26
    1d88:	00000000 	andeq	r0, r0, r0
    1d8c:	0000000c 	andeq	r0, r0, ip
    1d90:	0000000c 	andeq	r0, r0, ip
    1d94:	00001d40 	andeq	r1, r0, r0, asr #26
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	0000000c 	andeq	r0, r0, ip
    1da0:	0000000c 	andeq	r0, r0, ip
    1da4:	00001d40 	andeq	r1, r0, r0, asr #26
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	0000000c 	andeq	r0, r0, ip
    1db0:	0000000c 	andeq	r0, r0, ip
    1db4:	00001d40 	andeq	r1, r0, r0, asr #26
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	0000000c 	andeq	r0, r0, ip
    1dc0:	0000000c 	andeq	r0, r0, ip
    1dc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dc8:	08002280 	stmdaeq	r0, {r7, r9, sp}
    1dcc:	00000010 	andeq	r0, r0, r0, lsl r0
    1dd0:	0000000c 	andeq	r0, r0, ip
    1dd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1dd8:	00000000 	andeq	r0, r0, r0
    1ddc:	0000000c 	andeq	r0, r0, ip
    1de0:	0000000c 	andeq	r0, r0, ip
    1de4:	00001d40 	andeq	r1, r0, r0, asr #26
    1de8:	00000000 	andeq	r0, r0, r0
    1dec:	0000000e 	andeq	r0, r0, lr
    1df0:	0000000c 	andeq	r0, r0, ip
    1df4:	00001d40 	andeq	r1, r0, r0, asr #26
    1df8:	00000000 	andeq	r0, r0, r0
    1dfc:	00000010 	andeq	r0, r0, r0, lsl r0
    1e00:	0000000c 	andeq	r0, r0, ip
    1e04:	00001d40 	andeq	r1, r0, r0, asr #26
    1e08:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
    1e0c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1e10:	0000000c 	andeq	r0, r0, ip
    1e14:	00001d40 	andeq	r1, r0, r0, asr #26
    1e18:	00000000 	andeq	r0, r0, r0
    1e1c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e20:	0000000c 	andeq	r0, r0, ip
    1e24:	00001d40 	andeq	r1, r0, r0, asr #26
    1e28:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
    1e2c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e30:	0000000c 	andeq	r0, r0, ip
    1e34:	00001d40 	andeq	r1, r0, r0, asr #26
    1e38:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
    1e3c:	00000032 	andeq	r0, r0, r2, lsr r0
    1e40:	0000000c 	andeq	r0, r0, ip
    1e44:	00001d40 	andeq	r1, r0, r0, asr #26
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00000024 	andeq	r0, r0, r4, lsr #32
    1e50:	0000000c 	andeq	r0, r0, ip
    1e54:	00001d40 	andeq	r1, r0, r0, asr #26
    1e58:	00000000 	andeq	r0, r0, r0
    1e5c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e60:	0000000c 	andeq	r0, r0, ip
    1e64:	00001d40 	andeq	r1, r0, r0, asr #26
    1e68:	00000000 	andeq	r0, r0, r0
    1e6c:	00000012 	andeq	r0, r0, r2, lsl r0
    1e70:	0000000c 	andeq	r0, r0, ip
    1e74:	00001d40 	andeq	r1, r0, r0, asr #26
    1e78:	08002310 	stmdaeq	r0, {r4, r8, r9, sp}
    1e7c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e80:	0000000c 	andeq	r0, r0, ip
    1e84:	00001d40 	andeq	r1, r0, r0, asr #26
    1e88:	08002336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sp}
    1e8c:	00000026 	andeq	r0, r0, r6, lsr #32
    1e90:	0000000c 	andeq	r0, r0, ip
    1e94:	00001d40 	andeq	r1, r0, r0, asr #26
    1e98:	00000000 	andeq	r0, r0, r0
    1e9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1ea0:	0000000c 	andeq	r0, r0, ip
    1ea4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ea8:	00000000 	andeq	r0, r0, r0
    1eac:	00000020 	andeq	r0, r0, r0, lsr #32
    1eb0:	0000000c 	andeq	r0, r0, ip
    1eb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1eb8:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
    1ebc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ec0:	0000000c 	andeq	r0, r0, ip
    1ec4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ec8:	00000000 	andeq	r0, r0, r0
    1ecc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ed0:	0000000c 	andeq	r0, r0, ip
    1ed4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00000020 	andeq	r0, r0, r0, lsr #32
    1ee0:	0000000c 	andeq	r0, r0, ip
    1ee4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ee8:	00000000 	andeq	r0, r0, r0
    1eec:	00000020 	andeq	r0, r0, r0, lsr #32
    1ef0:	0000000c 	andeq	r0, r0, ip
    1ef4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ef8:	00000000 	andeq	r0, r0, r0
    1efc:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f00:	0000000c 	andeq	r0, r0, ip
    1f04:	00001d40 	andeq	r1, r0, r0, asr #26
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	0000001a 	andeq	r0, r0, sl, lsl r0
    1f10:	0000000c 	andeq	r0, r0, ip
    1f14:	00001d40 	andeq	r1, r0, r0, asr #26
    1f18:	00000000 	andeq	r0, r0, r0
    1f1c:	00000018 	andeq	r0, r0, r8, lsl r0
    1f20:	0000000c 	andeq	r0, r0, ip
    1f24:	00001d40 	andeq	r1, r0, r0, asr #26
    1f28:	00000000 	andeq	r0, r0, r0
    1f2c:	0000001c 	andeq	r0, r0, ip, lsl r0
    1f30:	0000000c 	andeq	r0, r0, ip
    1f34:	00001d40 	andeq	r1, r0, r0, asr #26
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f40:	0000000c 	andeq	r0, r0, ip
    1f44:	00001d40 	andeq	r1, r0, r0, asr #26
    1f48:	00000000 	andeq	r0, r0, r0
    1f4c:	00000020 	andeq	r0, r0, r0, lsr #32
    1f50:	0000000c 	andeq	r0, r0, ip
    1f54:	00001d40 	andeq	r1, r0, r0, asr #26
    1f58:	0800237c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sp}
    1f5c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f60:	0000000c 	andeq	r0, r0, ip
    1f64:	00001d40 	andeq	r1, r0, r0, asr #26
    1f68:	080023a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sp}
    1f6c:	00000026 	andeq	r0, r0, r6, lsr #32
    1f70:	0000000c 	andeq	r0, r0, ip
    1f74:	00001d40 	andeq	r1, r0, r0, asr #26
    1f78:	00000000 	andeq	r0, r0, r0
    1f7c:	00000022 	andeq	r0, r0, r2, lsr #32
    1f80:	0000000c 	andeq	r0, r0, ip
    1f84:	00001d40 	andeq	r1, r0, r0, asr #26
    1f88:	00000000 	andeq	r0, r0, r0
    1f8c:	00000012 	andeq	r0, r0, r2, lsl r0
    1f90:	0000000c 	andeq	r0, r0, ip
    1f94:	00001d40 	andeq	r1, r0, r0, asr #26
    1f98:	080023c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sp}
    1f9c:	00000020 	andeq	r0, r0, r0, lsr #32
    1fa0:	0000000c 	andeq	r0, r0, ip
    1fa4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fa8:	080023e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sp}
    1fac:	00000020 	andeq	r0, r0, r0, lsr #32
    1fb0:	0000000c 	andeq	r0, r0, ip
    1fb4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fb8:	08002408 	stmdaeq	r0, {r3, sl, sp}
    1fbc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fc0:	0000000c 	andeq	r0, r0, ip
    1fc4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fc8:	08002428 	stmdaeq	r0, {r3, r5, sl, sp}
    1fcc:	00000020 	andeq	r0, r0, r0, lsr #32
    1fd0:	0000000c 	andeq	r0, r0, ip
    1fd4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fd8:	08002448 	stmdaeq	r0, {r3, r6, sl, sp}
    1fdc:	0000001c 	andeq	r0, r0, ip, lsl r0
    1fe0:	0000000c 	andeq	r0, r0, ip
    1fe4:	00001d40 	andeq	r1, r0, r0, asr #26
    1fe8:	00000000 	andeq	r0, r0, r0
    1fec:	00000026 	andeq	r0, r0, r6, lsr #32
    1ff0:	0000000c 	andeq	r0, r0, ip
    1ff4:	00001d40 	andeq	r1, r0, r0, asr #26
    1ff8:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
    1ffc:	00000040 	andeq	r0, r0, r0, asr #32
    2000:	0000000c 	andeq	r0, r0, ip
    2004:	00001d40 	andeq	r1, r0, r0, asr #26
    2008:	00000000 	andeq	r0, r0, r0
    200c:	00000020 	andeq	r0, r0, r0, lsr #32
    2010:	0000000c 	andeq	r0, r0, ip
    2014:	00001d40 	andeq	r1, r0, r0, asr #26
    2018:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
    201c:	00000020 	andeq	r0, r0, r0, lsr #32
    2020:	00000014 	andeq	r0, r0, r4, lsl r0
    2024:	00001d40 	andeq	r1, r0, r0, asr #26
    2028:	00000000 	andeq	r0, r0, r0
    202c:	00000038 	andeq	r0, r0, r8, lsr r0
    2030:	84080e41 	strhi	r0, [r8], #-3649	; 0xe41
    2034:	00018e02 	andeq	r8, r1, r2, lsl #28
    2038:	0000000c 	andeq	r0, r0, ip
    203c:	00001d40 	andeq	r1, r0, r0, asr #26
    2040:	00000000 	andeq	r0, r0, r0
    2044:	00000020 	andeq	r0, r0, r0, lsr #32
    2048:	0000000c 	andeq	r0, r0, ip
    204c:	00001d40 	andeq	r1, r0, r0, asr #26
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00000020 	andeq	r0, r0, r0, lsr #32
    2058:	0000000c 	andeq	r0, r0, ip
    205c:	00001d40 	andeq	r1, r0, r0, asr #26
    2060:	00000000 	andeq	r0, r0, r0
    2064:	00000020 	andeq	r0, r0, r0, lsr #32
    2068:	0000000c 	andeq	r0, r0, ip
    206c:	00001d40 	andeq	r1, r0, r0, asr #26
    2070:	00000000 	andeq	r0, r0, r0
    2074:	00000020 	andeq	r0, r0, r0, lsr #32
    2078:	00000014 	andeq	r0, r0, r4, lsl r0
    207c:	00001d40 	andeq	r1, r0, r0, asr #26
    2080:	00000000 	andeq	r0, r0, r0
    2084:	000000a8 	andeq	r0, r0, r8, lsr #1
    2088:	84080e42 	strhi	r0, [r8], #-3650	; 0xe42
    208c:	00018e02 	andeq	r8, r1, r2, lsl #28
    2090:	0000000c 	andeq	r0, r0, ip
    2094:	00001d40 	andeq	r1, r0, r0, asr #26
    2098:	00000000 	andeq	r0, r0, r0
    209c:	0000005c 	andeq	r0, r0, ip, asr r0
    20a0:	0000000c 	andeq	r0, r0, ip
    20a4:	00001d40 	andeq	r1, r0, r0, asr #26
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	0000005c 	andeq	r0, r0, ip, asr r0
    20b0:	0000000c 	andeq	r0, r0, ip
    20b4:	00001d40 	andeq	r1, r0, r0, asr #26
    20b8:	00000000 	andeq	r0, r0, r0
    20bc:	00000020 	andeq	r0, r0, r0, lsr #32
    20c0:	0000000c 	andeq	r0, r0, ip
    20c4:	00001d40 	andeq	r1, r0, r0, asr #26
    20c8:	00000000 	andeq	r0, r0, r0
    20cc:	00000020 	andeq	r0, r0, r0, lsr #32
    20d0:	0000000c 	andeq	r0, r0, ip
    20d4:	00001d40 	andeq	r1, r0, r0, asr #26
    20d8:	00000000 	andeq	r0, r0, r0
    20dc:	00000044 	andeq	r0, r0, r4, asr #32
    20e0:	0000000c 	andeq	r0, r0, ip
    20e4:	00001d40 	andeq	r1, r0, r0, asr #26
    20e8:	00000000 	andeq	r0, r0, r0
    20ec:	00000042 	andeq	r0, r0, r2, asr #32
    20f0:	0000000c 	andeq	r0, r0, ip
    20f4:	00001d40 	andeq	r1, r0, r0, asr #26
    20f8:	00000000 	andeq	r0, r0, r0
    20fc:	00000006 	andeq	r0, r0, r6
    2100:	0000000c 	andeq	r0, r0, ip
    2104:	00001d40 	andeq	r1, r0, r0, asr #26
    2108:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
    210c:	0000000a 	andeq	r0, r0, sl
    2110:	0000000c 	andeq	r0, r0, ip
    2114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2118:	7c020001 	stcvc	0, cr0, [r2], {1}
    211c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    2120:	0000000c 	andeq	r0, r0, ip
    2124:	00002110 	andeq	r2, r0, r0, lsl r1
    2128:	080024d0 	stmdaeq	r0, {r4, r6, r7, sl, sp}
    212c:	00000020 	andeq	r0, r0, r0, lsr #32
    2130:	00000018 	andeq	r0, r0, r8, lsl r0
    2134:	00002110 	andeq	r2, r0, r0, lsl r1
    2138:	080024f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp}
    213c:	00000024 	andeq	r0, r0, r4, lsr #32
    2140:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xe41
    2144:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2148:	00018e02 	andeq	r8, r1, r2, lsl #28
    214c:	0000000c 	andeq	r0, r0, ip
    2150:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    2154:	7c020001 	stcvc	0, cr0, [r2], {1}
    2158:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    215c:	0000001c 	andeq	r0, r0, ip, lsl r0
    2160:	0000214c 	andeq	r2, r0, ip, asr #2
    2164:	08002514 	stmdaeq	r0, {r2, r4, r8, sl, sp}
    2168:	0000016c 	andeq	r0, r0, ip, ror #2
    216c:	84180e41 	ldrhi	r0, [r8], #-3649	; 0xe41
    2170:	86038504 	strhi	r8, [r3], -r4, lsl #10
    2174:	02018e02 	andeq	r8, r1, #2, 28
    2178:	00100ea3 	andseq	r0, r0, r3, lsr #29
    217c:	00000014 	andeq	r0, r0, r4, lsl r0
    2180:	0000214c 	andeq	r2, r0, ip, asr #2
    2184:	00000000 	andeq	r0, r0, r0
    2188:	00000070 	andeq	r0, r0, r0, ror r0
    218c:	83080e41 	movwhi	r0, #36417	; 0x8e41
    2190:	00018e02 	andeq	r8, r1, r2, lsl #28

Disassembly of section .debug_str:

00000000 <.debug_str>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
       0:	4f495047 	svcmi	0x00495047
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; c <_Minimum_Stack_Size-0xf4>
       8:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff0ab <SCS_BASE+0x1fff10ab>
       c:	50505f74 	subspl	r5, r0, r4, ror pc
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	6f437700 	svcvs	0x00437700
      14:	00746e75 	rsbseq	r6, r4, r5, ror lr
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	5f434352 	svcpl	0x00434352
      1c:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	6f434b4c 	svcvs	0x00434b4c
      24:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
      28:	554e4700 	strbpl	r4, [lr, #-1792]	; 0x700
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	34204320 	strtcc	r4, [r0], #-800	; 0x320
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	332e392e 	teqcc	lr, #753664	; 0xb8000
      34:	31303220 	teqcc	r0, r0, lsr #4
      38:	32353035 	eorscc	r3, r5, #53	; 0x35

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	72282039 	eorvc	r2, r8, #57	; 0x39

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	61656c65 	cmnvs	r5, r5, ror #24
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	20296573 	eorcs	r6, r9, r3, ror r5
      48:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
      4c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	65646465 	strbvs	r6, [r4, #-1125]!	; 0x465
      54:	5f342d64 	svcpl	0x00342d64
      58:	72622d39 	rsbvc	r2, r2, #3648	; 0xe40


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      5c:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
      60:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
      64:	6f697369 	svcvs	0x00697369
      68:	3232206e 	eorscc	r2, r2, #110	; 0x6e
      6c:	38383234 	ldmdacc	r8!, {r2, r4, r5, r9, ip, sp}
      70:	6d2d205d 	stcvs	0, cr2, [sp, #-372]!	; 0xfffffe8c
      74:	3d757063 	ldclcc	0, cr7, [r5, #-396]!	; 0xfffffe74
      78:	74726f63 	ldrbtvc	r6, [r2], #-3939	; 0xf63
      7c:	6d2d7865 	stcvs	8, cr7, [sp, #-404]!	; 0xfffffe6c
      80:	6d2d2033 	stcvs	0, cr2, [sp, #-204]!	; 0xffffff34
      84:	6d756874 	ldclvs	8, cr6, [r5, #-464]!	; 0xfffffe30
      88:	672d2062 	strvs	r2, [sp, -r2, rrx]!
      8c:	734f2d20 	movtvc	r2, #64800	; 0xfd20
      90:	66662d20 	strbtvs	r2, [r6], -r0, lsr #26
      94:	74636e75 	strbtvc	r6, [r3], #-3701	; 0xe75
      98:	2d6e6f69 	stclcs	15, cr6, [lr, #-420]!	; 0xfffffe5c
      9c:	74636573 	strbtvc	r6, [r3], #-1395	; 0x573
      a0:	736e6f69 	cmnvc	lr, #420	; 0x1a4
      a4:	70776700 	rsbsvc	r6, r7, r0, lsl #14
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      a8:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      ac:	66754254 			; <UNDEFINED> instruction: 0x66754254
      b0:	00726566 	rsbseq	r6, r2, r6, ror #10
      break; 
      
    default:
      break;
  }
}
      b4:	5f434352 	svcpl	0x00434352
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
      bc:	67007469 	strvs	r7, [r0, -r9, ror #8]
      c0:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
      c4:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
      c8:	756f4367 	strbvc	r4, [pc, #-871]!	; fffffd69 <SCS_BASE+0x1fff1d69>
      cc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
      d0:	00736d31 	rsbseq	r6, r3, r1, lsr sp
      d4:	6e69616d 	powvsez	f6, f1, #5.0
      d8:	4200632e 	andmi	r6, r0, #-1207959552	; 0xb8000000
      dc:	00525253 	subseq	r5, r2, r3, asr r2
      e0:	4f495047 	svcmi	0x00495047
      e4:	646f4d5f 	strbtvs	r4, [pc], #-3423	; ec <_Minimum_Stack_Size-0x14>
      e8:	70620065 	rsbvc	r0, r2, r5, rrx
      ec:	6d6d6f43 	stclvs	15, cr6, [sp, #-268]!	; 0xfffffef4
      f0:	00646e61 	rsbeq	r6, r4, r1, ror #28
      f4:	61656c43 	cmnvs	r5, r3, asr #24
      f8:	66754272 			; <UNDEFINED> instruction: 0x66754272
      fc:	32726566 	rsbscc	r6, r2, #427819008	; 0x19800000
     100:	47003635 	smladxmi	r0, r5, r6, r3
     104:	5f4f4950 	svcpl	0x004f4950
     108:	006e6950 	rsbeq	r6, lr, r0, asr r9
     10c:	5f425355 	svcpl	0x00425355
     110:	5f447854 	svcpl	0x00447854
     114:	5f636544 	svcpl	0x00636544
     118:	46003855 			; <UNDEFINED> instruction: 0x46003855
     11c:	454c4941 	strbmi	r4, [ip, #-2369]	; 0x941
     120:	75460044 	strbvc	r0, [r6, #-68]	; 0x44
     124:	6974636e 	ldmdbvs	r4!, {r1, r2, r3, r5, r6, r8, r9, sp, lr}^
     128:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
     12c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     130:	4c460065 	mcrrmi	0, 6, r0, r6, cr5
     134:	5f485341 	svcpl	0x00485341
     138:	4f525245 	svcmi	0x00525245
     13c:	52575f52 	subspl	r5, r7, #328	; 0x148
     140:	536c0050 	cmnpl	ip, #80	; 0x50
     144:	44746e65 	ldrbtmi	r6, [r4], #-3685	; 0xe65
     148:	00617461 	rsbeq	r7, r1, r1, ror #8
     14c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     150:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
     154:	45007469 	strmi	r7, [r0, #-1129]	; 0x469
     158:	726f7272 	rsbvc	r7, pc, #536870919	; 0x20000007
     15c:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     160:	4a007375 	bmi	1cf3c <__Stack_Size+0x1cb3c>
     164:	41706d75 	cmnmi	r0, r5, ror sp
     168:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
     16c:	52007373 	andpl	r7, r0, #-872415231	; 0xcc000001
     170:	505f4343 	subspl	r4, pc, r3, asr #6
     174:	6f434c4c 	svcvs	0x00434c4c
     178:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     17c:	41535500 	cmpmi	r3, r0, lsl #10
     180:	575f5452 			; <UNDEFINED> instruction: 0x575f5452
     184:	4c64726f 	sfmmi	f7, 2, [r4], #-444	; 0xfffffe44
     188:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
     18c:	77670068 	strbvc	r0, [r7, -r8, rrx]!
     190:	6f547852 	svcvs	0x00547852
     194:	436c6174 	cmnmi	ip, #116, 2
     198:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
     19c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     1a0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
     1a4:	6172656e 	cmnvs	r2, lr, ror #10
     1a8:	79536574 	ldmdbvc	r3, {r2, r4, r5, r6, r8, sl, sp, lr}^
     1ac:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!	; 0xfffffe34
     1b0:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
     1b4:	696c0074 	stmdbvs	ip!, {r2, r4, r5, r6}^
     1b8:	0074696d 	rsbseq	r6, r4, sp, ror #18
     1bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     1c0:	74535f54 	ldrbvc	r5, [r3], #-3924	; 0xf54
     1c4:	6942706f 	stmdbvs	r2, {r0, r1, r2, r3, r5, r6, ip, sp, lr}^
     1c8:	46007374 			; <UNDEFINED> instruction: 0x46007374
     1cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     1d0:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     1d4:	63746566 	cmnvs	r4, #427819008	; 0x19800000
     1d8:	66754268 	ldrbtvs	r4, [r5], -r8, ror #4
     1dc:	43726566 	cmnmi	r2, #427819008	; 0x19800000
     1e0:	6200646d 	andvs	r6, r0, #1828716544	; 0x6d000000
     1e4:	6e647561 	cdpvs	5, 6, cr7, cr4, cr1, {3}
     1e8:	47006d75 	smlsdxmi	r0, r5, sp, r6
     1ec:	5f4f4950 	svcpl	0x004f4950
     1f0:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     1f4:	43435200 	movtmi	r5, #12800	; 0x3200
     1f8:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     1fc:	6f43324b 	svcvs	0x0043324b
     200:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     204:	6d695400 	cfstrdvs	mvd5, [r9, #-0]
     208:	44676e69 	strbtmi	r6, [r7], #-3689	; 0xe69
     20c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     210:	73655400 	cmnvc	r5, #0, 8
     214:	61745374 	cmnvs	r4, r4, ror r3
     218:	00737574 	rsbseq	r7, r3, r4, ror r5
     21c:	4f495047 	svcmi	0x00495047
     220:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     224:	325f6465 	subscc	r6, pc, #1694498816	; 0x65000000
     228:	007a484d 	rsbseq	r4, sl, sp, asr #16
     22c:	53414c46 	movtpl	r4, #7238	; 0x1c46
     230:	6c435f48 	mcrrvs	15, 4, r5, r3, cr8
     234:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     238:	0067616c 	rsbeq	r6, r7, ip, ror #2
     23c:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
     240:	43435200 	movtmi	r5, #12800	; 0x3200
     244:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     248:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
     24c:	53455348 	movtpl	r5, #21320	; 0x5348
     250:	74726174 	ldrbtvc	r6, [r2], #-372	; 0x174
     254:	54007055 	strpl	r7, [r0], #-85	; 0x55
     258:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 260 <_Minimum_Stack_Size+0x160>
     25c:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
     260:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
     264:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     268:	646d435f 	strbtvs	r4, [sp], #-863	; 0x35f
     26c:	42535500 	subsmi	r5, r3, #0, 10
     270:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     274:	31786548 	cmncc	r8, r8, asr #10
     278:	53550036 	cmppl	r5, #54	; 0x36
     27c:	5f545241 	svcpl	0x00545241
     280:	64756142 	ldrbtvs	r6, [r5], #-322	; 0x142
     284:	65746152 	ldrbvs	r6, [r4, #-338]!	; 0x152
     288:	55525400 	ldrbpl	r5, [r2, #-1024]	; 0x400
     28c:	49540045 	ldmdbmi	r4, {r0, r2, r6}^
     290:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
     294:	446b636f 	strbtmi	r6, [fp], #-879	; 0x36f
     298:	73697669 	cmnvc	r9, #110100480	; 0x6900000
     29c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     2a0:	5f4d4954 	svcpl	0x004d4954
     2a4:	61656c43 	cmnvs	r5, r3, asr #24
     2a8:	616c4672 	smcvs	50274	; 0xc462
     2ac:	44420067 	strbmi	r0, [r2], #-103	; 0x67
     2b0:	76005254 			; <UNDEFINED> instruction: 0x76005254
     2b4:	00363175 	eorseq	r3, r6, r5, ror r1
     2b8:	4349564e 	movtmi	r5, #38478	; 0x964e
     2bc:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     2c0:	70795474 	rsbsvc	r5, r9, r4, ror r4
     2c4:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     2c8:	65536200 	ldrbvs	r6, [r3, #-512]	; 0x200
     2cc:	6144746e 	cmpvs	r4, lr, ror #8
     2d0:	43006174 	movwmi	r6, #372	; 0x174
     2d4:	00315243 	eorseq	r5, r1, r3, asr #4
     2d8:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
     2dc:	52434300 	subpl	r4, r3, #0, 6
     2e0:	43430033 	movtmi	r0, #12339	; 0x3033
     2e4:	43003452 	movwmi	r3, #1106	; 0x452
     2e8:	31524d43 	cmpcc	r2, r3, asr #26
     2ec:	4d434300 	stclmi	3, cr4, [r3, #-0]
     2f0:	47003252 	smlsdmi	r0, r2, r2, r3
     2f4:	5f4f4950 	svcpl	0x004f4950
     2f8:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     2fc:	30315f64 	eorscc	r5, r1, r4, ror #30
     300:	007a484d 	rsbseq	r4, sl, sp, asr #16
     304:	64417767 	strbvs	r7, [r1], #-1895	; 0x767
     308:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
     30c:	696f5073 	stmdbvs	pc!, {r0, r1, r4, r5, r6, ip, lr}^	; <UNPREDICTABLE>
     310:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     314:	746f4e00 	strbtvc	r4, [pc], #-3584	; 31c <_Minimum_Stack_Size+0x21c>
     318:	00707041 	rsbseq	r7, r0, r1, asr #32
     31c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     320:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     324:	63416574 	movtvs	r6, #5492	; 0x1574
     328:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
     32c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     330:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     334:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
     338:	6144646e 	cmpvs	r4, lr, ror #8
     33c:	77006174 	smlsdxvc	r0, r4, r1, r6
     340:	746e6553 	strbtvc	r6, [lr], #-1363	; 0x553
     344:	61746144 	cmnvs	r4, r4, asr #2
     348:	70626700 	rsbvc	r6, r2, r0, lsl #14
     34c:	75427852 	strbvc	r7, [r2, #-2130]	; 0x852
     350:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     354:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     358:	65535f4f 	ldrbvs	r5, [r3, #-3919]	; 0xf4f
     35c:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
     360:	53550073 	cmppl	r5, #115	; 0x73
     364:	6e495f42 	cdpvs	15, 4, cr5, cr9, cr2, {2}
     368:	46007469 	strmi	r7, [r0], -r9, ror #8
     36c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     370:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     374:	47007375 	smlsdxmi	r0, r5, r3, r7
     378:	5f4f4950 	svcpl	0x004f4950
     37c:	526e6950 	rsbpl	r6, lr, #80, 18	; 0x140000
     380:	70616d65 	rsbvc	r6, r1, r5, ror #26
     384:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     388:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
     38c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     390:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
     394:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     398:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
     39c:	2f007375 	svccs	0x00007375
     3a0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     3a4:	6d692f73 	stclvs	15, cr2, [r9, #-460]!	; 0xfffffe34
     3a8:	432f6361 	teqmi	pc, #-2080374783	; 0x84000001
     3ac:	72447075 	subvc	r7, r4, #117	; 0x75
     3b0:	5f656e6f 	svcpl	0x00656e6f
     3b4:	746f6f42 	strbtvc	r6, [pc], #-3906	; 3bc <_Minimum_Stack_Size+0x2bc>
     3b8:	4462002f 	strbtmi	r0, [r2], #-47	; 0x2f
     3bc:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     3c0:	61745365 	cmnvs	r4, r5, ror #6
     3c4:	47006574 	smlsdxmi	r0, r4, r5, r6
     3c8:	5f4f4950 	svcpl	0x004f4950
     3cc:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     3d0:	4450495f 	ldrbmi	r4, [r0], #-2399	; 0x95f
     3d4:	6d654d00 	stclvs	13, cr4, [r5, #-0]
     3d8:	5079726f 	rsbspl	r7, r9, pc, ror #4
     3dc:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     3e0:	74536d61 	ldrbvc	r6, [r3], #-3425	; 0xd61
     3e4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     3e8:	55776700 	ldrbpl	r6, [r7, #-1792]!	; 0x700
     3ec:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     3f0:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
     3f4:	72745065 	rsbsvc	r5, r4, #101	; 0x65
     3f8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     3fc:	6f4d5f4f 	svcvs	0x004d5f4f
     400:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     404:	46005550 			; <UNDEFINED> instruction: 0x46005550
     408:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     40c:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84
     410:	54554f45 	ldrbpl	r4, [r5], #-3909	; 0xf45
     414:	42535500 	subsmi	r5, r3, #0, 10
     418:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     41c:	33786548 	cmncc	r8, #72, 10	; 0x12000000
     420:	50470032 	subpl	r0, r7, r2, lsr r0
     424:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 308 <_Minimum_Stack_Size+0x208>
     428:	5f65646f 	svcpl	0x0065646f
     42c:	5f74754f 	svcpl	0x0074754f
     430:	4500444f 	strmi	r4, [r0, #-1103]	; 0x44f
     434:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     438:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     43c:	00726574 	rsbseq	r6, r2, r4, ror r5
     440:	44785262 	ldrbtmi	r5, [r8], #-610	; 0x262
     444:	00617461 	rsbeq	r7, r1, r1, ror #8
     448:	4f72624e 	svcmi	0x0072624e
     44c:	67615066 	strbvs	r5, [r1, -r6, rrx]!
     450:	75760065 	ldrbvc	r0, [r6, #-101]!	; 0x65
     454:	54003233 	strpl	r3, [r0], #-563	; 0x233
     458:	505f4d49 	subspl	r4, pc, r9, asr #26
     45c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
     460:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
     464:	414c4600 	cmpmi	ip, r0, lsl #12
     468:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
     46c:	00595355 	subseq	r5, r9, r5, asr r3
     470:	52454944 	subpl	r4, r5, #68, 18	; 0x110000
     474:	42535500 	subsmi	r5, r3, #0, 10
     478:	4478545f 	ldrbtmi	r5, [r8], #-1119	; 0x45f
     47c:	38786548 	ldmdacc	r8!, {r3, r6, r8, sl, sp, lr}^
     480:	414c4600 	cmpmi	ip, r0, lsl #12
     484:	555f4853 	ldrbpl	r4, [pc, #-2131]	; fffffc39 <SCS_BASE+0x1fff1c39>
     488:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
     48c:	5047006b 	subpl	r0, r7, fp, rrx
     490:	525f4f49 	subspl	r4, pc, #292	; 0x124
     494:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
     498:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
     49c:	61746144 	cmnvs	r4, r4, asr #2
     4a0:	00746942 	rsbseq	r6, r4, r2, asr #18
     4a4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     4a8:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
     4ac:	65446570 	strbvs	r6, [r4, #-1392]	; 0x570
     4b0:	44410066 	strbmi	r0, [r1], #-102	; 0x66
     4b4:	53455244 	movtpl	r5, #21060	; 0x5244
     4b8:	00444553 	subeq	r4, r4, r3, asr r5
     4bc:	5f4d4954 	svcpl	0x004d4954
     4c0:	65706552 	ldrbvs	r6, [r0, #-1362]!	; 0x552
     4c4:	69746974 	ldmdbvs	r4!, {r2, r4, r5, r6, r8, fp, sp, lr}^
     4c8:	6f436e6f 	svcvs	0x00436e6f
     4cc:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
     4d0:	62670072 	rsbvs	r0, r7, #114	; 0x72
     4d4:	73616c46 	cmnvc	r1, #17920	; 0x4600
     4d8:	776f4468 	strbvc	r4, [pc, -r8, ror #8]!
     4dc:	616f6c6e 	cmnvs	pc, lr, ror #24
     4e0:	61745364 	cmnvs	r4, r4, ror #6
     4e4:	54007472 	strpl	r7, [r0], #-1138	; 0x472
     4e8:	435f4d49 	cmpmi	pc, #4672	; 0x1240
     4ec:	4600646d 	strmi	r6, [r0], -sp, ror #8
     4f0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     4f4:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 380 <_Minimum_Stack_Size+0x280>
     4f8:	54454c50 	strbpl	r4, [r5], #-3152	; 0xc50
     4fc:	53550045 	cmppl	r5, #69	; 0x45
     500:	5f545241 	svcpl	0x00545241
     504:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     508:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
     50c:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     510:	74530065 	ldrbvc	r0, [r3], #-101	; 0x65
     514:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     518:	706d6f43 	rsbvc	r6, sp, r3, asr #30
     51c:	00657261 	rsbeq	r7, r5, r1, ror #4
     520:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
     524:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     528:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     52c:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     530:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     534:	00657275 	rsbeq	r7, r5, r5, ror r2
     538:	41534944 	cmpmi	r3, r4, asr #18
     53c:	00454c42 	subeq	r4, r5, r2, asr #24
     540:	5f434352 	svcpl	0x00434352
     544:	31425041 	cmpcc	r2, r1, asr #32
     548:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     54c:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     550:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     554:	7500646d 	strvc	r6, [r0, #-1133]	; 0x46d
     558:	78526273 	ldmdavc	r2, {r0, r1, r4, r5, r6, r9, sp, lr}^
     55c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     560:	564e0074 			; <UNDEFINED> instruction: 0x564e0074
     564:	535f4349 	cmppl	pc, #603979777	; 0x24000001
     568:	65567465 	ldrbvs	r7, [r6, #-1125]	; 0x465
     56c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
     570:	6c626154 	stfvse	f6, [r2], #-336	; 0xfffffeb0
     574:	70620065 	rsbvc	r0, r2, r5, rrx
     578:	00747344 	rsbseq	r7, r4, r4, asr #6
     57c:	5f4d4954 	svcpl	0x004d4954
     580:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     584:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
     588:	0065646f 	rsbeq	r6, r5, pc, ror #8
     58c:	53557767 	cmppl	r5, #27000832	; 0x19c0000
     590:	52545241 	subspl	r5, r4, #268435460	; 0x10000004
     594:	50646165 	rsbpl	r6, r4, r5, ror #2
     598:	55007274 	strpl	r7, [r0, #-628]	; 0x274
     59c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     5a0:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 5a8 <__Stack_Size+0x1a8>
     5a4:	4d530065 	ldclmi	0, cr0, [r3, #-404]	; 0xfffffe6c
     5a8:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
     5ac:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     5b0:	6f434553 	svcvs	0x00434553
     5b4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     5b8:	41535500 	cmpmi	r3, r0, lsl #10
     5bc:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
     5c0:	77647261 	strbvc	r7, [r4, -r1, ror #4]!
     5c4:	46657261 	strbtmi	r7, [r5], -r1, ror #4
     5c8:	43776f6c 	cmnmi	r7, #108, 30	; 0x1b0
     5cc:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
     5d0:	67006c6f 	strvs	r6, [r0, -pc, ror #24]
     5d4:	69725777 	ldmdbvs	r2!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, ip, lr}^
     5d8:	72506574 	subsvc	r6, r0, #116, 10	; 0x1d000000
     5dc:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     5e0:	50646574 	rsbpl	r6, r4, r4, ror r5
     5e4:	73656761 	cmnvc	r5, #25427968	; 0x1840000
     5e8:	574f5000 	strbpl	r5, [pc, -r0]
     5ec:	44455245 	strbmi	r5, [r5], #-581	; 0x245
     5f0:	414c4600 	cmpmi	ip, r0, lsl #12
     5f4:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
     5f8:	006b636f 	rsbeq	r6, fp, pc, ror #6
     5fc:	6c6f6f62 	stclvs	15, cr6, [pc], #-392	; 47c <__Stack_Size+0x7c>
     600:	43435200 	movtmi	r5, #12800	; 0x3200
     604:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     608:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     60c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     610:	67006e6f 	strvs	r6, [r0, -pc, ror #28]
     614:	54323375 	ldrtpl	r3, [r2], #-885	; 0x375
     618:	6e696d69 	cdpvs	13, 6, cr6, cr9, cr9, {3}
     61c:	756f4367 	strbvc	r4, [pc, #-871]!	; 2bd <_Minimum_Stack_Size+0x1bd>
     620:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     624:	5f736d31 	svcpl	0x00736d31
     628:	00647854 	rsbeq	r7, r4, r4, asr r8
     62c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     630:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     634:	6f6c6552 	svcvs	0x006c6552
     638:	67006461 	strvs	r6, [r0, -r1, ror #8]
     63c:	46734962 	ldrbtmi	r4, [r3], -r2, ror #18
     640:	6873616c 	ldmdavs	r3!, {r2, r3, r5, r6, r8, sp, lr}^
     644:	6b636f4c 	blvs	18dc37c <__Stack_Size+0x18dbf7c>
     648:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     64c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     650:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
     654:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     658:	00657275 	rsbeq	r7, r5, r5, ror r2
     65c:	47445749 	strbmi	r5, [r4, -r9, asr #14]
     660:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     664:	73657250 	cmnvc	r5, #80, 4
     668:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
     66c:	78520072 	ldmdavc	r2, {r1, r4, r5, r6}^
     670:	66754244 	ldrbtvs	r4, [r5], -r4, asr #4
     674:	46726566 	ldrbtmi	r6, [r2], -r6, ror #10
     678:	486d6f72 	stmdami	sp!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     67c:	0074736f 	rsbseq	r7, r4, pc, ror #6
     680:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
     684:	70757272 	rsbsvc	r7, r5, r2, ror r2
     688:	736d3174 	cmnvc	sp, #116, 2
     68c:	43435200 	movtmi	r5, #12800	; 0x3200
     690:	4c43485f 	mcrrmi	8, 5, r4, r3, cr15
     694:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     698:	00676966 	rsbeq	r6, r7, r6, ror #18
     69c:	74794262 	ldrbtvc	r4, [r9], #-610	; 0x262
     6a0:	564e0065 	strbpl	r0, [lr], -r5, rrx
     6a4:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     6a8:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     6ac:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     6b0:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
     6b4:	65505f4d 	ldrbvs	r5, [r0, #-3917]	; 0xf4d
     6b8:	646f6972 	strbtvs	r6, [pc], #-2418	; 6c0 <__Stack_Size+0x2c0>
     6bc:	43435200 	movtmi	r5, #12800	; 0x3200
     6c0:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
     6c4:	6f43314b 	svcvs	0x0043314b
     6c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     6cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     6d0:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     6d4:	6f007469 	svcvs	0x00007469
     6d8:	6f697470 	svcvs	0x00697470
     6dc:	6267006e 	rsbvs	r0, r7, #110	; 0x6e
     6e0:	4c584470 	cfldrdmi	mvd4, [r8], {112}	; 0x70
     6e4:	61746144 	cmnvs	r4, r4, asr #2
     6e8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     6ec:	47007265 	strmi	r7, [r0, -r5, ror #4]
     6f0:	5f4f4950 	svcpl	0x004f4950
     6f4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     6f8:	5f46415f 	svcpl	0x0046415f
     6fc:	5400444f 	strpl	r4, [r0], #-1103	; 0x44f
     700:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     704:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     708:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
     70c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     710:	74006e6f 	strvc	r6, [r0], #-3695	; 0xe6f
     714:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     718:	64644174 	strbtvs	r4, [r4], #-372	; 0x174
     71c:	50470072 	subpl	r0, r7, r2, ror r0
     720:	525f4f49 	subspl	r4, pc, #292	; 0x124
     724:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
     728:	73746942 	cmnvc	r4, #1081344	; 0x108000
     72c:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
     730:	69547261 	ldmdbvs	r4, {r0, r5, r6, r9, ip, sp, lr}^
     734:	754f656d 	strbvc	r6, [pc, #-1389]	; 1cf <_Minimum_Stack_Size+0xcf>
     738:	66754274 			; <UNDEFINED> instruction: 0x66754274
     73c:	00726566 	rsbseq	r6, r2, r6, ror #10
     740:	53414c46 	movtpl	r4, #7238	; 0x1c46
     744:	65535f48 	ldrbvs	r5, [r3, #-3912]	; 0xf48
     748:	74614c74 	strbtvc	r4, [r1], #-3188	; 0xc74
     74c:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     750:	414c4600 	cmpmi	ip, r0, lsl #12
     754:	535f4853 	cmppl	pc, #5439488	; 0x530000
     758:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     75c:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
     760:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     764:	54495f6b 	strbpl	r5, [r9], #-3947	; 0xf6b
     768:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     76c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
     770:	555f4343 	ldrbpl	r4, [pc, #-835]	; 435 <__Stack_Size+0x35>
     774:	4c434253 	sfmmi	f4, 2, [r3], {83}	; 0x53
     778:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
     77c:	00676966 	rsbeq	r6, r7, r6, ror #18
     780:	5f434352 	svcpl	0x00434352
     784:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
     788:	5367616c 	cmnpl	r7, #108, 2
     78c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     790:	50470073 	subpl	r0, r7, r3, ror r0
     794:	70534f49 	subsvc	r4, r3, r9, asr #30
     798:	5f646565 	svcpl	0x00646565
     79c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     7a0:	00666544 	rsbeq	r6, r6, r4, asr #10
     7a4:	4f495047 	svcmi	0x00495047
     7a8:	646f4d5f 	strbtvs	r4, [pc], #-3423	; 7b0 <__Stack_Size+0x3b0>
     7ac:	49415f65 	stmdbmi	r1, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
     7b0:	4552004e 	ldrbmi	r0, [r2, #-78]	; 0x4e
     7b4:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7b8:	00304445 	eorseq	r4, r0, r5, asr #8
     7bc:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7c0:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7c4:	45520031 	ldrbmi	r0, [r2, #-49]	; 0x31
     7c8:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7cc:	00324445 	eorseq	r4, r2, r5, asr #8
     7d0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7d4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7d8:	45520033 	ldrbmi	r0, [r2, #-51]	; 0x33
     7dc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7e0:	00344445 	eorseq	r4, r4, r5, asr #8
     7e4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     7e8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     7ec:	45520035 	ldrbmi	r0, [r2, #-53]	; 0x35
     7f0:	56524553 			; <UNDEFINED> instruction: 0x56524553
     7f4:	00364445 	eorseq	r4, r6, r5, asr #8
     7f8:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     7fc:	6e692074 	mcrvs	0, 3, r2, cr9, cr4, {3}
     800:	45520074 	ldrbmi	r0, [r2, #-116]	; 0x74
     804:	56524553 			; <UNDEFINED> instruction: 0x56524553
     808:	00384445 	eorseq	r4, r8, r5, asr #8
     80c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     810:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     814:	50470039 	subpl	r0, r7, r9, lsr r0
     818:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]	; 6fc <__Stack_Size+0x2fc>
     81c:	5f65646f 	svcpl	0x0065646f
     820:	505f4641 	subspl	r4, pc, r1, asr #12
     824:	6f6c0050 	svcvs	0x006c0050
     828:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     82c:	4400746e 	strmi	r7, [r0], #-1134	; 0x46e
     830:	0052414d 	subseq	r4, r2, sp, asr #2
     834:	53414c46 	movtpl	r4, #7238	; 0x1c46
     838:	52455f48 	subpl	r5, r5, #72, 30	; 0x120
     83c:	5f524f52 	svcpl	0x00524f52
     840:	50004750 	andpl	r4, r0, r0, asr r7
     844:	45535341 	ldrbmi	r5, [r3, #-833]	; 0x341
     848:	62670044 	rsbvs	r0, r7, #68	; 0x44
     84c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
     850:	68430074 	stmdavs	r3, {r2, r4, r5, r6}^
     854:	546b6365 	strbtpl	r6, [fp], #-869	; 0x365
     858:	4f656d69 	svcmi	0x00656d69
     85c:	55007475 	strpl	r7, [r0, #-1141]	; 0x475
     860:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     864:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
     868:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     86c:	41460067 	cmpmi	r6, r7, rrx
     870:	0045534c 	subeq	r5, r5, ip, asr #6
     874:	6e457767 	cdpvs	7, 4, cr7, cr5, cr7, {3}
     878:	64644164 	strbtvs	r4, [r4], #-356	; 0x164
     87c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
     880:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     884:	00726574 	rsbseq	r6, r2, r4, ror r5
     888:	5f4d4954 	svcpl	0x004d4954
     88c:	6f435449 	svcvs	0x00435449
     890:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     894:	73795300 	cmnvc	r9, #0, 6
     898:	6b636954 	blvs	18dadf0 <__Stack_Size+0x18da9f0>
     89c:	756f435f 	strbvc	r4, [pc, #-863]!	; 545 <__Stack_Size+0x145>
     8a0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     8a4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     8a8:	65527767 	ldrbvs	r7, [r2, #-1895]	; 0x767
     8ac:	76696563 	strbtvc	r6, [r9], -r3, ror #10
     8b0:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
     8b4:	536b6365 	cmnpl	fp, #-1811939327	; 0x94000001
     8b8:	72466d75 	subvc	r6, r6, #7488	; 0x1d40
     8bc:	6f486d6f 	svcvs	0x00486d6f
     8c0:	55007473 	strpl	r7, [r0, #-1139]	; 0x473
     8c4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     8c8:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     8cc:	6c467261 	sfmvs	f7, 2, [r6], {97}	; 0x61
     8d0:	47006761 	strmi	r6, [r0, -r1, ror #14]
     8d4:	5f4f4950 	svcpl	0x004f4950
     8d8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     8dc:	00666544 	rsbeq	r6, r6, r4, asr #10
     8e0:	4f495047 	svcmi	0x00495047
     8e4:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
     8e8:	7079545f 	rsbsvc	r5, r9, pc, asr r4
     8ec:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     8f0:	42535500 	subsmi	r5, r3, #0, 10
     8f4:	5f78525f 	svcpl	0x0078525f
     8f8:	00746e43 	rsbseq	r6, r4, r3, asr #28
     8fc:	5f434352 	svcpl	0x00434352
     900:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     904:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
     908:	756f534b 	strbvc	r5, [pc, #-843]!	; 5c5 <__Stack_Size+0x1c5>
     90c:	00656372 	rsbeq	r6, r5, r2, ror r3
     910:	42414e45 	submi	r4, r1, #1104	; 0x450
     914:	4e00454c 	cfsh32mi	mvfx4, mvfx0, #44
     918:	5f434956 	svcpl	0x00434956
     91c:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     920:	6e6e6168 	powvsez	f6, f6, #0.0
     924:	6d436c65 	stclvs	12, cr6, [r3, #-404]	; 0xfffffe6c
     928:	69730064 	ldmdbvs	r3!, {r2, r5, r6}^
     92c:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
     930:	6c006570 	cfstr32vs	mvfx6, [r0], {112}	; 0x70
     934:	20676e6f 	rsbcs	r6, r7, pc, ror #28
     938:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     93c:	64656e67 	strbtvs	r6, [r5], #-3687	; 0xe67
     940:	746e6920 	strbtvc	r6, [lr], #-2336	; 0x920
     944:	62735500 	rsbsvs	r5, r3, #0, 10
     948:	44706356 	ldrbtmi	r6, [r0], #-854	; 0x356
     94c:	6f637369 	svcvs	0x00637369
     950:	63656e6e 	cmnvs	r5, #1760	; 0x6e0
     954:	43520074 	cmpmi	r2, #116	; 0x74
     958:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
     95c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
     960:	0067616c 	rsbeq	r6, r7, ip, ror #2
     964:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
     968:	6f4d6c61 	svcvs	0x004d6c61
     96c:	6f74696e 	svcvs	0x0074696e
     970:	62670072 	rsbvs	r0, r7, #114	; 0x72
     974:	574c5844 	strbpl	r5, [ip, -r4, asr #16]
     978:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
     97c:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
     980:	00726574 	rsbseq	r6, r2, r4, ror r5
     984:	5f425355 	svcpl	0x00425355
     988:	53447854 	movtpl	r7, #18516	; 0x4854
     98c:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     990:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
     994:	69545f4d 	ldmdbvs	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     998:	6142656d 	cmpvs	r2, sp, ror #10
     99c:	74536573 	ldrbvc	r6, [r3], #-1395	; 0x573
     9a0:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
     9a4:	00657275 	rsbeq	r7, r5, r5, ror r2
     9a8:	5f6c7864 	svcpl	0x006c7864
     9ac:	5f746567 	svcpl	0x00746567
     9b0:	64756162 	ldrbtvs	r6, [r5], #-354	; 0x162
     9b4:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
     9b8:	4e4f4300 	cdpmi	3, 4, cr4, cr15, cr0, {0}
     9bc:	55474946 	strbpl	r4, [r7, #-2374]	; 0x946
     9c0:	00444552 	subeq	r4, r4, r2, asr r5
     9c4:	4f495047 	svcmi	0x00495047
     9c8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9cc:	70795474 	rsbsvc	r5, r9, r4, ror r4
     9d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9d4:	736e7500 	cmnvc	lr, #0, 10
     9d8:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0x769
     9dc:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
     9e0:	62007261 	andvs	r7, r0, #268435462	; 0x10000006
     9e4:	00706d54 	rsbseq	r6, r0, r4, asr sp
     9e8:	4f495047 	svcmi	0x00495047
     9ec:	6570535f 	ldrbvs	r5, [r0, #-863]!	; 0x35f
     9f0:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 593 <__Stack_Size+0x193>
     9f4:	7a484d30 	bvc	1213ebc <__Stack_Size+0x1213abc>
     9f8:	41535500 	cmpmi	r3, r0, lsl #10
     9fc:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
     a00:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a04:	61727567 	cmnvs	r2, r7, ror #10
     a08:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a0c:	73795300 	cmnvc	r9, #0, 6
     a10:	6b636954 	blvs	18daf68 <__Stack_Size+0x18dab68>
     a14:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
     a18:	6f6c6552 	svcvs	0x006c6552
     a1c:	5f006461 	svcpl	0x00006461
     a20:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
     a24:	535f4543 	cmppl	pc, #281018368	; 0x10c00000
     a28:	45544154 	ldrbmi	r4, [r4, #-340]	; 0x154
     a2c:	41535500 	cmpmi	r3, r0, lsl #10
     a30:	445f5452 	ldrbmi	r5, [pc], #-1106	; a38 <__Stack_Size+0x638>
     a34:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     a38:	754a0074 	strbvc	r0, [sl, #-116]	; 0x74
     a3c:	545f706d 	ldrbpl	r7, [pc], #-109	; a44 <__Stack_Size+0x644>
     a40:	70415f6f 	subvc	r5, r1, pc, ror #30
     a44:	63696c70 	cmnvs	r9, #112, 24	; 0x7000
     a48:	6f697461 	svcvs	0x00697461
     a4c:	564e006e 	strbpl	r0, [lr], -lr, rrx
     a50:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
     a54:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     a58:	61727567 	cmnvs	r2, r7, ror #10
     a5c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     a60:	434e5500 	movtmi	r5, #58624	; 0xe500
     a64:	454e4e4f 	strbmi	r4, [lr, #-3663]	; 0xe4f
     a68:	44455443 	strbmi	r5, [r5], #-1091	; 0x443
     a6c:	53455200 	movtpl	r5, #20992	; 0x5200
     a70:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     a74:	00303144 	eorseq	r3, r0, r4, asr #2
     a78:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     a7c:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     a80:	52003131 	andpl	r3, r0, #1073741836	; 0x4000000c
     a84:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     a88:	31444556 	cmpcc	r4, r6, asr r5
     a8c:	45520032 	ldrbmi	r0, [r2, #-50]	; 0x32
     a90:	56524553 			; <UNDEFINED> instruction: 0x56524553
     a94:	33314445 	teqcc	r1, #1157627904	; 0x45000000
     a98:	53455200 	movtpl	r5, #20992	; 0x5200
     a9c:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     aa0:	00343144 	eorseq	r3, r4, r4, asr #2
     aa4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     aa8:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     aac:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
     ab0:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     ab4:	31444556 	cmpcc	r4, r6, asr r5
     ab8:	45520036 	ldrbmi	r0, [r2, #-54]	; 0x36
     abc:	56524553 			; <UNDEFINED> instruction: 0x56524553
     ac0:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
     ac4:	53455200 	movtpl	r5, #20992	; 0x5200
     ac8:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
     acc:	00383144 	eorseq	r3, r8, r4, asr #2
     ad0:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
     ad4:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
     ad8:	47003931 	smladxmi	r0, r1, r9, r3
     adc:	5f4f4950 	svcpl	0x004f4950
     ae0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ae4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     ae8:	6f697461 	svcvs	0x00697461
     aec:	5355006e 	cmppl	r5, #110	; 0x6e
     af0:	5f545241 	svcpl	0x00545241
     af4:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     af8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
     afc:	00666544 	rsbeq	r6, r6, r4, asr #10
     b00:	4349564e 	movtmi	r5, #38478	; 0x964e
     b04:	5152495f 	cmppl	r2, pc, asr r9
     b08:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     b0c:	536c656e 	cmnpl	ip, #461373440	; 0x1b800000
     b10:	72506275 	subsvc	r6, r0, #1342177287	; 0x50000007
     b14:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     b18:	55007974 	strpl	r7, [r0, #-2420]	; 0x974
     b1c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
     b20:	7261505f 	rsbvc	r5, r1, #95	; 0x5f
     b24:	00797469 	rsbseq	r7, r9, r9, ror #8
     b28:	5f434352 	svcpl	0x00434352
     b2c:	32425041 	subcc	r5, r2, #65	; 0x41
     b30:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
     b34:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
     b38:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
     b3c:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
     b40:	525f4253 	subspl	r4, pc, #805306373	; 0x30000005
     b44:	75425f78 	strbvc	r5, [r2, #-3960]	; 0xf78
     b48:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
     b4c:	65546200 	ldrbvs	r6, [r4, #-512]	; 0x200
     b50:	6e696d72 	mcrvs	13, 3, r6, cr9, cr2, {3}
     b54:	00657461 	rsbeq	r7, r5, r1, ror #8
     b58:	5f425355 	svcpl	0x00425355
     b5c:	42447854 	submi	r7, r4, #84, 16	; 0x540000
     b60:	00657479 	rsbeq	r7, r5, r9, ror r4
     b64:	5f434352 	svcpl	0x00434352
     b68:	434c4c50 	movtmi	r4, #52304	; 0xcc50
     b6c:	7000646d 	andvc	r6, r0, sp, ror #8
     b70:	636e7546 	cmnvs	lr, #293601280	; 0x11800000
     b74:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
     b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
     b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     b88:	70795474 	rsbsvc	r5, r9, r4, ror r4
     b8c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     b90:	43776700 	cmnmi	r7, #0, 14
     b94:	75636c61 	strbvc	r6, [r3, #-3169]!	; 0xc61
     b98:	6574616c 	ldrbvs	r6, [r4, #-364]!	; 0x16c
     b9c:	65684364 	strbvs	r4, [r8, #-868]!	; 0x364
     ba0:	75536b63 	ldrbvc	r6, [r3, #-2915]	; 0xb63
     ba4:	564e006d 	strbpl	r0, [lr], -sp, rrx
     ba8:	505f4349 	subspl	r4, pc, r9, asr #6
     bac:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     bb0:	47797469 	ldrbmi	r7, [r9, -r9, ror #8]!
     bb4:	70756f72 	rsbsvc	r6, r5, r2, ror pc
     bb8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     bbc:	47006769 	strmi	r6, [r0, -r9, ror #14]
     bc0:	5f4f4950 	svcpl	0x004f4950
     bc4:	65657053 	strbvs	r7, [r5, #-83]!	; 0x53
     bc8:	70620064 	rsbvc	r0, r2, r4, rrx
     bcc:	00637253 	rsbeq	r7, r3, r3, asr r2
     bd0:	726f6873 	rsbvc	r6, pc, #7536640	; 0x730000
     bd4:	6e752074 	mrcvs	0, 3, r2, cr5, cr4, {3}
     bd8:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     bdc:	69206465 	stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}
     be0:	4100746e 	tstmi	r0, lr, ror #8
     be4:	43415454 	movtmi	r5, #5204	; 0x1454
     be8:	00444548 	subeq	r4, r4, r8, asr #10
     bec:	6e69616d 	powvsez	f6, f1, #5.0
     bf0:	414c4600 	cmpmi	ip, r0, lsl #12
     bf4:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 3a9 <_Minimum_Stack_Size+0x2a9>
     bf8:	65736172 	ldrbvs	r6, [r3, #-370]!	; 0x172
     bfc:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
     c00:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     c04:	52495f43 	subpl	r5, r9, #268	; 0x10c
     c08:	61684351 	cmnvs	r8, r1, asr r3
     c0c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     c10:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
     c14:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
     c18:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
     c1c:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
     c20:	53007974 	movwpl	r7, #2420	; 0x974
     c24:	45505355 	ldrbmi	r5, [r0, #-853]	; 0x355
     c28:	4445444e 	strbmi	r4, [r5], #-1102	; 0x44e
     c2c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     c30:	6f4d5f4f 	svcvs	0x004d5f4f
     c34:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
     c38:	4c465f4e 	mcrrmi	15, 4, r5, r6, cr14
     c3c:	4954414f 	ldmdbmi	r4, {r0, r1, r2, r3, r6, r8, lr}^
     c40:	5200474e 	andpl	r4, r0, #20447232	; 0x1380000
     c44:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     c48:	37444556 	smlsldcc	r4, r4, r6, r5	; <UNPREDICTABLE>
     c4c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     c50:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0x5f
     c54:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
     c58:	6f437265 	svcvs	0x00437265
     c5c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     c60:	44626700 	strbtmi	r6, [r2], #-1792	; 0x700
     c64:	65524c58 	ldrbvs	r4, [r2, #-3160]	; 0xc58
     c68:	6f506461 	svcvs	0x00506461
     c6c:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
     c70:	546e0072 	strbtpl	r0, [lr], #-114	; 0x72
     c74:	00656d69 	rsbeq	r6, r5, r9, ror #26
     c78:	5f4d4954 	svcpl	0x004d4954
     c7c:	656d6954 	strbvs	r6, [sp, #-2388]!	; 0x954
     c80:	65736142 	ldrbvs	r6, [r3, #-322]!	; 0x142
     c84:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
     c88:	45534800 	ldrbmi	r4, [r3, #-2048]	; 0x800
     c8c:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     c90:	53705574 	cmnpl	r0, #116, 10	; 0x1d000000
     c94:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
     c98:	74530073 	ldrbvc	r0, [r3], #-115	; 0x73
     c9c:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
     ca0:	79706f43 	ldmdbvc	r0!, {r0, r1, r6, r8, r9, sl, fp, sp, lr}^
     ca4:	41535500 	cmpmi	r3, r0, lsl #10
     ca8:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
     cac:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
     cb0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
     cb4:	434c0074 	movtmi	r0, #49268	; 0xc074
     cb8:	6400524b 	strvs	r5, [r0], #-587	; 0x24b
     cbc:	61426c78 	hvcvs	9928	; 0x26c8
     cc0:	61726475 	cmnvs	r2, r5, ror r4
     cc4:	49006574 	stmdbmi	r0, {r2, r4, r5, r6, r8, sl, sp, lr}
     cc8:	5f324332 	svcpl	0x00324332
     ccc:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
     cd0:	61485152 	cmpvs	r8, r2, asr r1
     cd4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     cd8:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     cdc:	5f394954 	svcpl	0x00394954
     ce0:	52495f35 	subpl	r5, r9, #53, 30	; 0xd4
     ce4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ce8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     cec:	6e655000 	cdpvs	0, 6, cr5, cr5, cr0, {0}
     cf0:	43565364 	cmpmi	r6, #100, 6	; 0x90000001
     cf4:	6d747300 	ldclvs	3, cr7, [r4, #-0]
     cf8:	31663233 	cmncc	r6, r3, lsr r2
     cfc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^	; <UNPREDICTABLE>
     d00:	00632e74 	rsbeq	r2, r3, r4, ror lr
     d04:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     d08:	6168435f 	cmnvs	r8, pc, asr r3
     d0c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     d10:	5f355f34 	svcpl	0x00355f34
     d14:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     d18:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     d1c:	45007265 	strmi	r7, [r0, #-613]	; 0x265
     d20:	31495458 	cmpcc	r9, r8, asr r4
     d24:	30315f35 	eorscc	r5, r1, r5, lsr pc
     d28:	5152495f 	cmppl	r2, pc, asr r9
     d2c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d30:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d34:	314d4954 	cmpcc	sp, r4, asr r9
     d38:	4b52425f 	blmi	14916bc <__Stack_Size+0x14912bc>
     d3c:	5152495f 	cmppl	r2, pc, asr r9
     d40:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d44:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d48:	54524155 	ldrbpl	r4, [r2], #-341	; 0x155
     d4c:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
     d50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d58:	43545200 	cmpmi	r4, #0, 4
     d5c:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     d60:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     d64:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d68:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d6c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     d70:	43435f38 	movtmi	r5, #16184	; 0x3f38
     d74:	5152495f 	cmppl	r2, pc, asr r9
     d78:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     d7c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     d80:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     d84:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
     d88:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     d8c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     d90:	414d4400 	cmpmi	sp, r0, lsl #8
     d94:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     d98:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     d9c:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     da0:	61485152 	cmpvs	r8, r2, asr r1
     da4:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     da8:	32490072 	subcc	r0, r9, #114	; 0x72
     dac:	455f3143 	ldrbmi	r3, [pc, #-323]	; c71 <__Stack_Size+0x871>
     db0:	52495f56 	subpl	r5, r9, #344	; 0x158
     db4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     db8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     dbc:	42535500 	subsmi	r5, r3, #0, 10
     dc0:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
     dc4:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
     dc8:	61485152 	cmpvs	r8, r2, asr r1
     dcc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     dd0:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
     dd4:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     dd8:	6e6e6168 	powvsez	f6, f6, #0.0
     ddc:	5f356c65 	svcpl	0x00356c65
     de0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     de4:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     de8:	44007265 	strmi	r7, [r0], #-613	; 0x265
     dec:	5f31414d 	svcpl	0x0031414d
     df0:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     df4:	326c656e 	rsbcc	r6, ip, #461373440	; 0x1b800000
     df8:	5152495f 	cmppl	r2, pc, asr r9
     dfc:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     e00:	0072656c 	rsbseq	r6, r2, ip, ror #10
     e04:	31434441 	cmpcc	r3, r1, asr #8
     e08:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
     e0c:	61485152 	cmpvs	r8, r2, asr r1
     e10:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e14:	44530072 	ldrbmi	r0, [r3], #-114	; 0x72
     e18:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^	; <UNPREDICTABLE>
     e1c:	61485152 	cmpvs	r8, r2, asr r1
     e20:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     e24:	53550072 	cmppl	r5, #114	; 0x72
     e28:	5f545241 	svcpl	0x00545241
     e2c:	65636552 	strbvs	r6, [r3, #-1362]!	; 0x552
     e30:	44657669 	strbtmi	r7, [r5], #-1641	; 0x669
     e34:	00617461 	rsbeq	r7, r1, r1, ror #8
     e38:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     e3c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     e40:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e44:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e48:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     e4c:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
     e50:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     e54:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     e58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     e5c:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
     e60:	54497261 	strbpl	r7, [r9], #-609	; 0x261
     e64:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
     e68:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     e6c:	54007469 	strpl	r7, [r0], #-1129	; 0x469
     e70:	5f374d49 	svcpl	0x00374d49
     e74:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e78:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e7c:	54007265 	strpl	r7, [r0], #-613	; 0x265
     e80:	5f334d49 	svcpl	0x00334d49
     e84:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     e88:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     e8c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
     e90:	485f4253 	ldmdami	pc, {r0, r1, r4, r6, r9, lr}^	; <UNPREDICTABLE>
     e94:	41435f50 	cmpmi	r3, r0, asr pc
     e98:	58545f4e 	ldmdapl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     e9c:	5152495f 	cmppl	r2, pc, asr r9
     ea0:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     ea4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     ea8:	67617355 			; <UNDEFINED> instruction: 0x67617355
     eac:	75614665 	strbvc	r4, [r1, #-1637]!	; 0x665
     eb0:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     eb4:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     eb8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     ebc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     ec0:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     ec4:	61485152 	cmpvs	r8, r2, asr r1
     ec8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     ecc:	41430072 	hvcmi	12290	; 0x3002
     ed0:	43535f4e 	cmpmi	r3, #312	; 0x138
     ed4:	52495f45 	subpl	r5, r9, #276	; 0x114
     ed8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     edc:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ee0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ee4:	52545f38 	subspl	r5, r4, #56, 30	; 0xe0
     ee8:	4f435f47 	svcmi	0x00435f47
     eec:	52495f4d 	subpl	r5, r9, #308	; 0x134
     ef0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ef4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ef8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     efc:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
     f00:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f04:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f08:	73795300 	cmnvc	r9, #0, 6
     f0c:	6b636954 	blvs	18db464 <__Stack_Size+0x18db064>
     f10:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
     f14:	0072656c 	rsbseq	r6, r2, ip, ror #10
     f18:	64726148 	ldrbtvs	r6, [r2], #-328	; 0x148
     f1c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f20:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     f24:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f28:	41006e6f 	tstmi	r0, pc, ror #28
     f2c:	5f334344 	svcpl	0x00334344
     f30:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f34:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f38:	57007265 	strpl	r7, [r0, -r5, ror #4]
     f3c:	5f474457 	svcpl	0x00474457
     f40:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     f44:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     f48:	4e007265 	cdpmi	2, 0, cr7, cr0, cr5, {3}
     f4c:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
     f50:	74706563 	ldrbtvc	r6, [r0], #-1379	; 0x563
     f54:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     f58:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
     f5c:	6168435f 	cmnvs	r8, pc, asr r3
     f60:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
     f64:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
     f68:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     f6c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     f70:	73754200 	cmnvc	r5, #0, 4
     f74:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
     f78:	63784574 	cmnvs	r8, #116, 10	; 0x1d000000
     f7c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     f80:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
     f84:	5f384d49 	svcpl	0x00384d49
     f88:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
     f8c:	61485152 	cmpvs	r8, r2, asr r1
     f90:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     f94:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     f98:	435f314d 	cmpmi	pc, #1073741843	; 0x40000013
     f9c:	52495f43 	subpl	r5, r9, #268	; 0x10c
     fa0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     fa4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     fa8:	414d4400 	cmpmi	sp, r0, lsl #8
     fac:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     fb0:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
     fb4:	495f336c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
     fb8:	61485152 	cmpvs	r8, r2, asr r1
     fbc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fc0:	53460072 	movtpl	r0, #24690	; 0x6072
     fc4:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^	; <UNPREDICTABLE>
     fc8:	61485152 	cmpvs	r8, r2, asr r1
     fcc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
     fd0:	41550072 	cmpmi	r5, r2, ror r0
     fd4:	5f355452 	svcpl	0x00355452
     fd8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     fdc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
     fe0:	54007265 	strpl	r7, [r0], #-613	; 0x265
     fe4:	45504d41 	ldrbmi	r4, [r0, #-3393]	; 0xd41
     fe8:	52495f52 	subpl	r5, r9, #328	; 0x148
     fec:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     ff0:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
     ff4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
     ff8:	52545f31 	subspl	r5, r4, #49, 30	; 0xc4
     ffc:	4f435f47 	svcmi	0x00435f47
    1000:	52495f4d 	subpl	r5, r9, #308	; 0x134
    1004:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1008:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    100c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1010:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1014:	61485152 	cmpvs	r8, r2, asr r1
    1018:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    101c:	53550072 	cmppl	r5, #114	; 0x72
    1020:	5f545241 	svcpl	0x00545241
    1024:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1028:	61745354 	cmnvs	r4, r4, asr r3
    102c:	00737574 	rsbseq	r7, r3, r4, ror r5
    1030:	53555f5f 	cmppl	r5, #380	; 0x17c
    1034:	43444342 	movtmi	r4, #17218	; 0x4342
    1038:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
    103c:	54584500 	ldrbpl	r4, [r8], #-1280	; 0x500
    1040:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1044:	61485152 	cmpvs	r8, r2, asr r1
    1048:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    104c:	50530072 	subspl	r0, r3, r2, ror r0
    1050:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1054:	61485152 	cmpvs	r8, r2, asr r1
    1058:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    105c:	53550072 	cmppl	r5, #114	; 0x72
    1060:	504c5f42 	subpl	r5, ip, r2, asr #30
    1064:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
    1068:	3058525f 	subscc	r5, r8, pc, asr r2
    106c:	5152495f 	cmppl	r2, pc, asr r9
    1070:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1074:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1078:	75626544 	strbvc	r6, [r2, #-1348]!	; 0x544
    107c:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
    1080:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
    1084:	43545200 	cmpmi	r4, #0, 4
    1088:	5152495f 	cmppl	r2, pc, asr r9
    108c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1090:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1094:	31414d44 	cmpcc	r1, r4, asr #26
    1098:	6168435f 	cmnvs	r8, pc, asr r3
    109c:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    10a0:	52495f36 	subpl	r5, r9, #54, 30	; 0xd8
    10a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10a8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    10b0:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
    10b4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    10b8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    10bc:	43324900 	teqmi	r2, #0, 18
    10c0:	52455f32 	subpl	r5, r5, #50, 30	; 0xc8
    10c4:	5152495f 	cmppl	r2, pc, asr r9
    10c8:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    10cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
    10d0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    10d4:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    10d8:	61485152 	cmpvs	r8, r2, asr r1
    10dc:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    10e0:	4c460072 	mcrrmi	0, 7, r0, r6, cr2
    10e4:	5f485341 	svcpl	0x00485341
    10e8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    10ec:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    10f0:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    10f4:	5f314332 	svcpl	0x00314332
    10f8:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
    10fc:	61485152 	cmpvs	r8, r2, asr r1
    1100:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1104:	41430072 	hvcmi	12290	; 0x3002
    1108:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    110c:	52495f31 	subpl	r5, r9, #49, 30	; 0xc4
    1110:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1114:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1118:	43565300 	cmpmi	r6, #0, 6
    111c:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1120:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1124:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
    1128:	4b52425f 	blmi	1491aac <__Stack_Size+0x14916ac>
    112c:	5152495f 	cmppl	r2, pc, asr r9
    1130:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    1134:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1138:	32414d44 	subcc	r4, r1, #68, 26	; 0x1100
    113c:	6168435f 	cmnvs	r8, pc, asr r3
    1140:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    1144:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
    1148:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    114c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1150:	414d4400 	cmpmi	sp, r0, lsl #8
    1154:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1158:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    115c:	495f346c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp}^	; <UNPREDICTABLE>
    1160:	61485152 	cmpvs	r8, r2, asr r1
    1164:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1168:	43520072 	cmpmi	r2, #114	; 0x72
    116c:	52495f43 	subpl	r5, r9, #268	; 0x10c
    1170:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    1174:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1178:	414d4400 	cmpmi	sp, r0, lsl #8
    117c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
    1180:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    1184:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^	; <UNPREDICTABLE>
    1188:	61485152 	cmpvs	r8, r2, asr r1
    118c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1190:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
    1194:	5f324954 	svcpl	0x00324954
    1198:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    119c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11a0:	53007265 	movwpl	r7, #613	; 0x265
    11a4:	5f324950 	svcpl	0x00324950
    11a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11ac:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11b0:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11b4:	5f314d49 	svcpl	0x00314d49
    11b8:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
    11bc:	61485152 	cmpvs	r8, r2, asr r1
    11c0:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    11c4:	4d440072 	stclmi	0, cr0, [r4, #-456]	; 0xfffffe38
    11c8:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
    11cc:	6e6e6168 	powvsez	f6, f6, #0.0
    11d0:	5f376c65 	svcpl	0x00376c65
    11d4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11d8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11dc:	54007265 	strpl	r7, [r0], #-613	; 0x265
    11e0:	5f354d49 	svcpl	0x00354d49
    11e4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    11e8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    11ec:	4d007265 	sfmmi	f7, 4, [r0, #-404]	; 0xfffffe6c
    11f0:	614d6d65 	cmpvs	sp, r5, ror #26
    11f4:	6567616e 	strbvs	r6, [r7, #-366]!	; 0x16e
    11f8:	65637845 	strbvs	r7, [r3, #-2117]!	; 0x845
    11fc:	6f697470 	svcvs	0x00697470
    1200:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    1204:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
    1208:	61485152 	cmpvs	r8, r2, asr r1
    120c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    1210:	56500072 			; <UNDEFINED> instruction: 0x56500072
    1214:	52495f44 	subpl	r5, r9, #68, 30	; 0x110
    1218:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
    121c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    1220:	41535500 	cmpmi	r3, r0, lsl #10
    1224:	5f325452 	svcpl	0x00325452
    1228:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
    122c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    1230:	75007265 	strvc	r7, [r0, #-613]	; 0x265
    1234:	645f6273 	ldrbvs	r6, [pc], #-627	; 123c <__Stack_Size+0xe3c>
    1238:	2e637365 	cdpcs	3, 6, cr7, cr3, cr5, {3}
    123c:	69560063 	ldmdbvs	r6, {r0, r1, r5, r6}^
    1240:	61757472 	cmnvs	r5, r2, ror r4
    1244:	6f435f6c 	svcvs	0x00435f6c
    1248:	6f505f6d 	svcvs	0x00505f6d
    124c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1250:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    1254:	72655367 	rsbvc	r5, r5, #-1677721599	; 0x9c000001
    1258:	006c6169 	rsbeq	r6, ip, r9, ror #2
    125c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    1260:	5f6c6175 	svcpl	0x006c6175
    1264:	5f6d6f43 	svcpl	0x006d6f43
    1268:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    126c:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1270:	56676e69 	strbtpl	r6, [r7], -r9, ror #28
    1274:	6f646e65 	svcvs	0x00646e65
    1278:	69560072 	ldmdbvs	r6, {r1, r4, r5, r6}^
    127c:	61757472 	cmnvs	r5, r2, ror r4
    1280:	6f435f6c 	svcvs	0x00435f6c
    1284:	6f505f6d 	svcvs	0x00505f6d
    1288:	445f7472 	ldrbmi	r7, [pc], #-1138	; 1290 <__Stack_Size+0xe90>
    128c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    1290:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    1294:	70697263 	rsbvc	r7, r9, r3, ror #4
    1298:	00726f74 	rsbseq	r6, r2, r4, ror pc
    129c:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    12a0:	5f6c6175 	svcpl	0x006c6175
    12a4:	5f6d6f43 	svcpl	0x006d6f43
    12a8:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    12ac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    12b0:	4c676e69 	stclmi	14, cr6, [r7], #-420	; 0xfffffe5c
    12b4:	49676e61 	stmdbmi	r7!, {r0, r5, r6, r9, sl, fp, sp, lr}^
    12b8:	69560044 	ldmdbvs	r6, {r2, r6}^
    12bc:	61757472 	cmnvs	r5, r2, ror r4
    12c0:	6f435f6c 	svcvs	0x00435f6c
    12c4:	6f505f6d 	svcvs	0x00505f6d
    12c8:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    12cc:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
    12d0:	6f725067 	svcvs	0x00725067
    12d4:	74637564 	strbtvc	r7, [r3], #-1380	; 0x564
    12d8:	72695600 	rsbvc	r5, r9, #0, 12
    12dc:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    12e0:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 116c <__Stack_Size+0xd6c>
    12e4:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    12e8:	6f435f74 	svcvs	0x00435f74
    12ec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    12f0:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    12f4:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    12f8:	4500726f 	strmi	r7, [r0, #-623]	; 0x26f
    12fc:	4f5f3350 	svcmi	0x005f3350
    1300:	435f5455 	cmpmi	pc, #1426063360	; 0x55000000
    1304:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    1308:	006b6361 	rsbeq	r6, fp, r1, ror #6
    130c:	5f627375 	svcpl	0x00627375
    1310:	70646e65 	rsbvc	r6, r4, r5, ror #28
    1314:	6c00632e 	stcvs	3, cr6, [r0], {46}	; 0x2e
    1318:	73616c46 	cmnvc	r1, #17920	; 0x4600
    131c:	756f4368 	strbvc	r4, [pc, #-872]!	; fbc <__Stack_Size+0xbbc>
    1320:	4600746e 	strmi	r7, [r0], -lr, ror #8
    1324:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1328:	6f72505f 	svcvs	0x0072505f
    132c:	6d617267 	sfmvs	f7, 2, [r1, #-412]!	; 0xfffffe64
    1330:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    1334:	69725700 	ldmdbvs	r2!, {r8, r9, sl, ip, lr}^
    1338:	6c466574 	cfstr64vs	mvdx6, [r6], {116}	; 0x74
    133c:	36687361 	strbtcc	r7, [r8], -r1, ror #6
    1340:	69460034 	stmdbvs	r6, {r2, r4, r5}^
    1344:	6873696e 	ldmdavs	r3!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
    1348:	65536f54 	ldrbvs	r6, [r3, #-3924]	; 0xf54
    134c:	5500646e 	strpl	r6, [r0, #-1134]	; 0x46e
    1350:	535f4253 	cmppl	pc, #805306373	; 0x30000005
    1354:	525f4c49 	subspl	r4, pc, #18688	; 0x4900
    1358:	00646165 	rsbeq	r6, r4, r5, ror #2
    135c:	5f315045 	svcpl	0x00315045
    1360:	435f4e49 	cmpmi	pc, #1168	; 0x490
    1364:	626c6c61 	rsbvs	r6, ip, #24832	; 0x6100
    1368:	006b6361 	rsbeq	r6, fp, r1, ror #6
    136c:	5f464f53 	svcpl	0x00464f53
    1370:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
    1374:	6b636162 	blvs	18d9904 <__Stack_Size+0x18d9504>
    1378:	61724600 	cmnvs	r2, r0, lsl #12
    137c:	6f43656d 	svcvs	0x0043656d
    1380:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1384:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1388:	56785250 			; <UNDEFINED> instruction: 0x56785250
    138c:	64696c61 	strbtvs	r6, [r9], #-3169	; 0xc61
    1390:	68546c00 	ldmdavs	r4, {sl, fp, sp, lr}^
    1394:	73655265 	cmnvc	r5, #1342177286	; 0x50000006
    1398:	756f4374 	strbvc	r4, [pc, #-884]!	; 102c <__Stack_Size+0xc2c>
    139c:	5f00746e 	svcpl	0x0000746e
    13a0:	49564544 	ldmdbmi	r6, {r2, r6, r8, sl, lr}^
    13a4:	505f4543 	subspl	r4, pc, r3, asr #10
    13a8:	00504f52 	subseq	r4, r0, r2, asr pc
    13ac:	50457852 	subpl	r7, r5, r2, asr r8
    13b0:	6675625f 			; <UNDEFINED> instruction: 0x6675625f
    13b4:	00726566 	rsbseq	r6, r2, r6, ror #10
    13b8:	49704570 	ldmdbmi	r0!, {r4, r5, r6, r8, sl, lr}^
    13bc:	4f5f746e 	svcmi	0x005f746e
    13c0:	43005455 	movwmi	r5, #1109	; 0x455
    13c4:	7373616c 	cmnvc	r3, #108, 2
    13c8:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 13d0 <__Stack_Size+0xfd0>
    13cc:	5f617461 	svcpl	0x00617461
    13d0:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    13d4:	65440070 	strbvs	r0, [r4, #-112]	; 0x70
    13d8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    13dc:	6f72505f 	svcvs	0x0072505f
    13e0:	74726570 	ldrbtvc	r6, [r2], #-1392	; 0x570
    13e4:	49770079 	ldmdbmi	r7!, {r0, r3, r4, r5, r6}^
    13e8:	00727473 	rsbseq	r7, r2, r3, ror r4
    13ec:	5345525f 	movtpl	r5, #21087	; 0x525f
    13f0:	00544c55 	subseq	r4, r4, r5, asr ip
    13f4:	746e4962 	strbtvc	r4, [lr], #-2402	; 0x962
    13f8:	6b636150 	blvs	18d9940 <__Stack_Size+0x18d9540>
    13fc:	00464f53 	subeq	r4, r6, r3, asr pc
    1400:	5f425355 	svcpl	0x00425355
    1404:	43435553 	movtmi	r5, #13651	; 0x3553
    1408:	00535345 	subseq	r5, r3, r5, asr #6
    140c:	636f7250 	cmnvs	pc, #80, 4
    1410:	5f737365 	svcpl	0x00737365
    1414:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1418:	4f5f7375 	svcmi	0x005f7375
    141c:	70005455 	andvc	r5, r0, r5, asr r4
    1420:	6e497045 	cdpvs	0, 4, cr7, cr9, cr5, {2}
    1424:	4e495f74 	mcrmi	15, 2, r5, cr9, cr4, {3}
    1428:	42535500 	subsmi	r5, r3, #0, 10
    142c:	534e555f 	movtpl	r5, #58719	; 0xe55f
    1430:	4f505055 	svcmi	0x00505055
    1434:	75005452 	strvc	r5, [r0, #-1106]	; 0x452
    1438:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    143c:	2e727473 	mrccs	4, 3, r7, cr2, cr3, {3}
    1440:	6c430063 	mcrrvs	0, 6, r0, r3, cr3
    1444:	5f737361 	svcpl	0x00737361
    1448:	61746144 	cmnvs	r4, r4, asr #2
    144c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1450:	43007075 	movwmi	r7, #117	; 0x75
    1454:	7373616c 	cmnvc	r3, #108, 2
    1458:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    145c:	746e495f 	strbtvc	r4, [lr], #-2399	; 0x95f
    1460:	61667265 	cmnvs	r6, r5, ror #4
    1464:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1468:	69747465 	ldmdbvs	r4!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    146c:	5000676e 	andpl	r6, r0, lr, ror #14
    1470:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    1474:	535f7373 	cmppl	pc, #-872415231	; 0xcc000001
    1478:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    147c:	4e495f73 	mcrmi	15, 2, r5, cr9, cr3, {3}
    1480:	52544300 	subspl	r4, r4, #0, 6
    1484:	00504c5f 	subseq	r4, r0, pc, asr ip
    1488:	5f425355 	svcpl	0x00425355
    148c:	5f544f4e 	svcpl	0x00544f4e
    1490:	44414552 	strbmi	r4, [r1], #-1362	; 0x552
    1494:	53550059 	cmppl	r5, #89	; 0x59
    1498:	52455f42 	subpl	r5, r5, #264	; 0x108
    149c:	00524f52 	subseq	r4, r2, r2, asr pc
    14a0:	62425355 	subvs	r5, r2, #1409286145	; 0x54000001
    14a4:	75716552 	ldrbvc	r6, [r1, #-1362]!	; 0x552
    14a8:	00747365 	rsbseq	r7, r4, r5, ror #6
    14ac:	736d6f63 	cmnvc	sp, #396	; 0x18c
    14b0:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    14b4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    14b8:	726f6600 	rsbvc	r6, pc, #0, 12
    14bc:	0074616d 	rsbseq	r6, r4, sp, ror #2
    14c0:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    14c4:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    14c8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    14cc:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    14d0:	54504574 	ldrbpl	r4, [r0], #-1396	; 0x574
    14d4:	00657079 	rsbeq	r7, r5, r9, ror r0
    14d8:	44656e4f 	strbtmi	r6, [r5], #-3663	; 0xe4f
    14dc:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    14e0:	6f747069 	svcvs	0x00747069
    14e4:	65530072 	ldrbvs	r0, [r3, #-114]	; 0x72
    14e8:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    14ec:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    14f0:	555f0072 	ldrbpl	r0, [pc, #-114]	; 1486 <__Stack_Size+0x1086>
    14f4:	5f524553 	svcpl	0x00524553
    14f8:	4e415453 	mcrmi	4, 2, r5, cr1, cr3, {2}
    14fc:	44524144 	ldrbmi	r4, [r2], #-324	; 0x144
    1500:	5145525f 	cmppl	r5, pc, asr r2
    1504:	54534555 	ldrbpl	r4, [r3], #-1365	; 0x555
    1508:	73550053 	cmpvc	r5, #83	; 0x53
    150c:	475f7265 	ldrbmi	r7, [pc, -r5, ror #4]
    1510:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1514:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1518:	72617000 	rsbvc	r7, r1, #0
    151c:	74797469 	ldrbtvc	r7, [r9], #-1129	; 0x469
    1520:	00657079 	rsbeq	r7, r5, r9, ror r0
    1524:	5f425355 	svcpl	0x00425355
    1528:	5f4c4953 	svcpl	0x004c4953
    152c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    1530:	45445f00 	strbmi	r5, [r4, #-3840]	; 0xf00
    1534:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1538:	464e495f 			; <UNDEFINED> instruction: 0x464e495f
    153c:	7375004f 	cmnvc	r5, #79	; 0x4f
    1540:	72705f62 	rsbsvc	r5, r0, #392	; 0x188
    1544:	632e706f 	teqvs	lr, #111	; 0x6f
    1548:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    154c:	7265535f 	rsbvc	r5, r5, #2080374785	; 0x7c000001
    1550:	4e6c6169 	powmiez	f6, f4, #1.0
    1554:	55006d75 	strpl	r6, [r0, #-3445]	; 0xd75
    1558:	49774253 	ldmdbmi	r7!, {r0, r1, r4, r6, r9, lr}^
    155c:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
    1560:	696c0073 	stmdbvs	ip!, {r0, r1, r4, r5, r6}^
    1564:	6f63656e 	svcvs	0x0063656e
    1568:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    156c:	72695600 	rsbvc	r5, r9, #0, 12
    1570:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1574:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 1400 <__Stack_Size+0x1000>
    1578:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    157c:	6f4e5f74 	svcvs	0x004e5f74
    1580:	61746144 	cmnvs	r4, r4, asr #2
    1584:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    1588:	45007075 	strmi	r7, [r0, #-117]	; 0x75
    158c:	4f50444e 	svcmi	0x0050444e
    1590:	5f544e49 	svcpl	0x00544e49
    1594:	49434552 	stmdbmi	r3, {r1, r4, r6, r8, sl, lr}^
    1598:	4e454950 	mcrmi	9, 2, r4, cr5, cr0, {2}
    159c:	73550054 	cmpvc	r5, #84	; 0x54
    15a0:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    15a4:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    15a8:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    15ac:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    15b0:	00657275 	rsbeq	r7, r5, r5, ror r2
    15b4:	5f627355 	svcpl	0x00627355
    15b8:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    15bc:	00687467 	rsbeq	r7, r8, r7, ror #8
    15c0:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    15c4:	616d726f 	cmnvs	sp, pc, ror #4
    15c8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    15cc:	72745300 	rsbsvc	r5, r4, #0, 6
    15d0:	5f676e69 	svcpl	0x00676e69
    15d4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    15d8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    15dc:	6200726f 	andvs	r7, r0, #-268435450	; 0xf0000006
    15e0:	61727469 	cmnvs	r2, r9, ror #8
    15e4:	44006574 	strmi	r6, [r0], #-1396	; 0x574
    15e8:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    15ec:	61545f65 	cmpvs	r4, r5, ror #30
    15f0:	00656c62 	rsbeq	r6, r5, r2, ror #24
    15f4:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    15f8:	41785450 	cmnmi	r8, r0, asr r4
    15fc:	00726464 	rsbseq	r6, r2, r4, ror #8
    1600:	4345525f 	movtmi	r5, #21087	; 0x525f
    1604:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    1608:	545f544e 	ldrbpl	r5, [pc], #-1102	; 1610 <__Stack_Size+0x1210>
    160c:	00455059 	subeq	r5, r5, r9, asr r0
    1610:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    1614:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    1618:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    161c:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    1620:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    1624:	6144726f 	cmpvs	r4, pc, ror #4
    1628:	56006174 			; <UNDEFINED> instruction: 0x56006174
    162c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1630:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1634:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1638:	5f74726f 	svcpl	0x0074726f
    163c:	4c746547 	cfldr64mi	mvdx6, [r4], #-284	; 0xfffffee4
    1640:	43656e69 	cmnmi	r5, #1680	; 0x690
    1644:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    1648:	65530067 	ldrbvs	r0, [r3, #-103]	; 0x67
    164c:	41544274 	cmpmi	r4, r4, ror r2
    1650:	00454c42 	subeq	r4, r5, r2, asr #24
    1654:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1658:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    165c:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1660:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1664:	73550065 	cmpvc	r5, #101	; 0x65
    1668:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    166c:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1670:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1674:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    1678:	00737365 	rsbseq	r7, r3, r5, ror #6
    167c:	77425355 	smlsldvc	r5, r2, r5, r3
    1680:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1684:	56007365 	strpl	r7, [r0], -r5, ror #6
    1688:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    168c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1690:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1694:	5f74726f 	svcpl	0x0074726f
    1698:	44746547 	ldrbtmi	r6, [r4], #-1351	; 0x547
    169c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
    16a0:	73654465 	cmnvc	r5, #1694498816	; 0x65000000
    16a4:	70697263 	rsbvc	r7, r9, r3, ror #4
    16a8:	00726f74 	rsbseq	r6, r2, r4, ror pc
    16ac:	61746f54 	cmnvs	r4, r4, asr pc
    16b0:	6e455f6c 	cdpvs	15, 4, cr5, cr5, cr12, {3}
    16b4:	696f7064 	stmdbvs	pc!, {r2, r5, r6, ip, sp, lr}^	; <UNPREDICTABLE>
    16b8:	5600746e 	strpl	r7, [r0], -lr, ror #8
    16bc:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    16c0:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    16c4:	505f6d6f 	subspl	r6, pc, pc, ror #26
    16c8:	5f74726f 	svcpl	0x0074726f
    16cc:	65736552 	ldrbvs	r6, [r3, #-1362]!	; 0x552
    16d0:	65440074 	strbvs	r0, [r4, #-116]	; 0x74
    16d4:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    16d8:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    16dc:	7a69535f 	bvc	1a56460 <__Stack_Size+0x1a56060>
    16e0:	65530065 	ldrbvs	r0, [r3, #-101]	; 0x65
    16e4:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    16e8:	61745378 	cmnvs	r4, r8, ror r3
    16ec:	00737574 	rsbseq	r7, r3, r4, ror r5
    16f0:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    16f4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    16f8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16fc:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1700:	6f697461 	svcvs	0x00697461
    1704:	7355006e 	cmpvc	r5, #110	; 0x6e
    1708:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    170c:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
    1710:	66726574 			; <UNDEFINED> instruction: 0x66726574
    1714:	00656361 	rsbeq	r6, r5, r1, ror #6
    1718:	666e4970 			; <UNDEFINED> instruction: 0x666e4970
    171c:	6956006f 	ldmdbvs	r6, {r0, r1, r2, r3, r5, r6}^
    1720:	61757472 	cmnvs	r5, r2, ror r4
    1724:	6f435f6c 	svcvs	0x00435f6c
    1728:	6f505f6d 	svcvs	0x00505f6d
    172c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1730:	65447465 	strbvs	r7, [r4, #-1125]	; 0x465
    1734:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1738:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    173c:	00737365 	rsbseq	r7, r3, r5, ror #6
    1740:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1744:	445f6563 	ldrbmi	r6, [pc], #-1379	; 174c <__Stack_Size+0x134c>
    1748:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    174c:	6f747069 	svcvs	0x00747069
    1750:	65520072 	ldrbvs	r0, [r2, #-114]	; 0x72
    1754:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    1758:	006f4e74 	rsbeq	r4, pc, r4, ror lr	; <UNPREDICTABLE>
    175c:	77425355 	smlsldvc	r5, r2, r5, r3
    1760:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    1764:	00736874 	rsbseq	r6, r3, r4, ror r8
    1768:	72727543 	rsbsvc	r7, r2, #281018368	; 0x10c00000
    176c:	5f746e65 	svcpl	0x00746e65
    1770:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1774:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1778:	6f697461 	svcvs	0x00697461
    177c:	4544006e 	strbmi	r0, [r4, #-110]	; 0x6e
    1780:	45434956 	strbmi	r4, [r3, #-2390]	; 0x956
    1784:	4345525f 	movtmi	r5, #21087	; 0x525f
    1788:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    178c:	7700544e 	strvc	r5, [r0, -lr, asr #8]
    1790:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    1794:	56003065 	strpl	r3, [r0], -r5, rrx
    1798:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    179c:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    17a0:	505f6d6f 	subspl	r6, pc, pc, ror #26
    17a4:	5f74726f 	svcpl	0x0074726f
    17a8:	4c746553 	cfldr64mi	mvdx6, [r4], #-332	; 0xfffffeb4
    17ac:	43656e69 	cmnmi	r5, #1680	; 0x690
    17b0:	6e69646f 	cdpvs	4, 6, cr6, cr9, cr15, {3}
    17b4:	75430067 	strbvc	r0, [r3, #-103]	; 0x67
    17b8:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    17bc:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
    17c0:	66726574 			; <UNDEFINED> instruction: 0x66726574
    17c4:	00656361 	rsbeq	r6, r5, r1, ror #6
    17c8:	454e4f50 	strbmi	r4, [lr, #-3920]	; 0xf50
    17cc:	5345445f 	movtpl	r4, #21599	; 0x545f
    17d0:	50495243 	subpl	r5, r9, r3, asr #4
    17d4:	00524f54 	subseq	r4, r2, r4, asr pc
    17d8:	61746f54 	cmnvs	r4, r4, asr pc
    17dc:	6f435f6c 	svcvs	0x00435f6c
    17e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    17e4:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    17e8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    17ec:	65776f50 	ldrbvs	r6, [r7, #-3920]!	; 0xf50
    17f0:	006e4f72 	rsbeq	r4, lr, r2, ror pc
    17f4:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    17f8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    17fc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1800:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
    1804:	6f697461 	svcvs	0x00697461
    1808:	6956006e 	ldmdbvs	r6, {r1, r2, r3, r5, r6}^
    180c:	61757472 	cmnvs	r5, r2, ror r4
    1810:	6f435f6c 	svcvs	0x00435f6c
    1814:	6f505f6d 	svcvs	0x00505f6d
    1818:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    181c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1820:	6e495f73 	mcrvs	15, 2, r5, cr9, cr3, {3}
    1824:	72754300 	rsbsvc	r4, r5, #0, 6
    1828:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    182c:	746c415f 	strbtvc	r4, [ip], #-351	; 0x15f
    1830:	616e7265 	cmnvs	lr, r5, ror #4
    1834:	65536574 	ldrbvs	r6, [r3, #-1396]	; 0x574
    1838:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    183c:	455f0067 	ldrbmi	r0, [pc, #-103]	; 17dd <__Stack_Size+0x13dd>
    1840:	4f50444e 	svcmi	0x0050444e
    1844:	5f544e49 	svcpl	0x00544e49
    1848:	4f464e49 	svcmi	0x00464e49
    184c:	72695600 	rsbvc	r5, r9, #0, 12
    1850:	6c617574 	cfstr64vs	mvdx7, [r1], #-464	; 0xfffffe30
    1854:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!	; 16e0 <__Stack_Size+0x12e0>
    1858:	726f505f 	rsbvc	r5, pc, #95	; 0x5f
    185c:	65535f74 	ldrbvs	r5, [r3, #-3956]	; 0xf74
    1860:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    1864:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    1868:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    186c:	43006e6f 	movwmi	r6, #3695	; 0xe6f
    1870:	5279706f 	rsbspl	r7, r9, #111	; 0x6f
    1874:	6974756f 	ldmdbvs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^
    1878:	6400656e 	strvs	r6, [r0], #-1390	; 0x56e
    187c:	74617461 	strbtvc	r7, [r1], #-1121	; 0x461
    1880:	00657079 	rsbeq	r7, r5, r9, ror r0
    1884:	5645445f 			; <UNDEFINED> instruction: 0x5645445f
    1888:	00454349 	subeq	r4, r5, r9, asr #6
    188c:	746e6f43 	strbtvc	r6, [lr], #-3907	; 0xf43
    1890:	536c6f72 	cmnpl	ip, #456	; 0x1c8
    1894:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1898:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    189c:	41465245 	cmpmi	r6, r5, asr #4
    18a0:	525f4543 	subspl	r4, pc, #281018368	; 0x10c00000
    18a4:	50494345 	subpl	r4, r9, r5, asr #6
    18a8:	544e4549 	strbpl	r4, [lr], #-1353	; 0x549
    18ac:	706f4300 	rsbvc	r4, pc, r0, lsl #6
    18b0:	74614479 	strbtvc	r4, [r1], #-1145	; 0x479
    18b4:	73550061 	cmpvc	r5, #97	; 0x61
    18b8:	435f7265 	cmpmi	pc, #1342177286	; 0x50000006
    18bc:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    18c0:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    18c4:	00657275 	rsbeq	r7, r5, r5, ror r2
    18c8:	74726956 	ldrbtvc	r6, [r2], #-2390	; 0x956
    18cc:	5f6c6175 	svcpl	0x006c6175
    18d0:	5f6d6f43 	svcpl	0x006d6f43
    18d4:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    18d8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    18dc:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
    18e0:	6544676e 	strbvs	r6, [r4, #-1902]	; 0x76e
    18e4:	69726373 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    18e8:	726f7470 	rsbvc	r7, pc, #112, 8	; 0x70000000
    18ec:	42535500 	subsmi	r5, r3, #0, 10
    18f0:	65526d62 	ldrbvs	r6, [r2, #-3426]	; 0xd62
    18f4:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    18f8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    18fc:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    1900:	61757472 	cmnvs	r5, r2, ror r4
    1904:	6f435f6c 	svcvs	0x00435f6c
    1908:	6f505f6d 	svcvs	0x00505f6d
    190c:	535f7472 	cmppl	pc, #1912602624	; 0x72000000
    1910:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1914:	754f5f73 	strbvc	r5, [pc, #-3955]	; 9a9 <__Stack_Size+0x5a9>
    1918:	6c430074 	mcrrvs	0, 7, r0, r3, cr4
    191c:	5f726165 	svcpl	0x00726165
    1920:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    1924:	4f5f7375 	svcmi	0x005f7375
    1928:	56007475 			; <UNDEFINED> instruction: 0x56007475
    192c:	75747269 	ldrbvc	r7, [r4, #-617]!	; 0x269
    1930:	435f6c61 	cmpmi	pc, #24832	; 0x6100
    1934:	505f6d6f 	subspl	r6, pc, pc, ror #26
    1938:	5f74726f 	svcpl	0x0074726f
    193c:	5f746547 	svcpl	0x00746547
    1940:	65746e49 	ldrbvs	r6, [r4, #-3657]!	; 0xe49
    1944:	63616672 	cmnvs	r1, #119537664	; 0x7200000
    1948:	65535f65 	ldrbvs	r5, [r3, #-3941]	; 0xf65
    194c:	6e697474 	mcrvs	4, 3, r7, cr9, cr4, {3}
    1950:	65440067 	strbvs	r0, [r4, #-103]	; 0x67
    1954:	65636976 	strbvs	r6, [r3, #-2422]!	; 0x976
    1958:	666e495f 			; <UNDEFINED> instruction: 0x666e495f
    195c:	7443006f 	strbvc	r0, [r3], #-111	; 0x6f
    1960:	495f6c72 	ldmdbmi	pc, {r1, r4, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>
    1964:	006f666e 	rsbeq	r6, pc, lr, ror #12
    1968:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    196c:	445f6769 	ldrbmi	r6, [pc], #-1897	; 1974 <__Stack_Size+0x1574>
    1970:	72637365 	rsbvc	r7, r3, #-1811939327	; 0x94000001
    1974:	6f747069 	svcvs	0x00747069
    1978:	75430072 	strbvc	r0, [r3, #-114]	; 0x72
    197c:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    1980:	65465f74 	strbvs	r5, [r6, #-3956]	; 0xf74
    1984:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    1988:	73550065 	cmpvc	r5, #101	; 0x65
    198c:	4f775f62 	svcmi	0x00775f62
    1990:	65736666 	ldrbvs	r6, [r3, #-1638]!	; 0x666
    1994:	73550074 	cmpvc	r5, #116	; 0x74
    1998:	535f7265 	cmppl	pc, #1342177286	; 0x50000006
    199c:	6e457465 	cdpvs	4, 4, cr7, cr5, cr5, {3}
    19a0:	696f5064 	stmdbvs	pc!, {r2, r5, r6, ip, lr}^	; <UNPREDICTABLE>
    19a4:	6546746e 	strbvs	r7, [r6, #-1134]	; 0x46e
    19a8:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    19ac:	69560065 	ldmdbvs	r6, {r0, r2, r5, r6}^
    19b0:	61757472 	cmnvs	r5, r2, ror r4
    19b4:	6f435f6c 	svcvs	0x00435f6c
    19b8:	6f505f6d 	svcvs	0x00505f6d
    19bc:	445f7472 	ldrbmi	r7, [pc], #-1138	; 19c4 <__Stack_Size+0x15c4>
    19c0:	5f617461 	svcpl	0x00617461
    19c4:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    19c8:	69560070 	ldmdbvs	r6, {r4, r5, r6}^
    19cc:	61757472 	cmnvs	r5, r2, ror r4
    19d0:	6f435f6c 	svcvs	0x00435f6c
    19d4:	6f505f6d 	svcvs	0x00505f6d
    19d8:	475f7472 			; <UNDEFINED> instruction: 0x475f7472
    19dc:	6f437465 	svcvs	0x00437465
    19e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    19e4:	63736544 	cmnvs	r3, #68, 10	; 0x11000000
    19e8:	74706972 	ldrbtvc	r6, [r0], #-2418	; 0x972
    19ec:	4f00726f 	svcmi	0x0000726f
    19f0:	52454854 	subpl	r4, r5, #84, 16	; 0x540000
    19f4:	4345525f 	movtmi	r5, #21087	; 0x525f
    19f8:	45495049 	strbmi	r5, [r9, #-73]	; 0x49
    19fc:	7500544e 	strvc	r5, [r0, #-1102]	; 0x44e
    1a00:	755f3631 	ldrbvc	r3, [pc, #-1585]	; 13d7 <__Stack_Size+0xfd7>
    1a04:	69560038 	ldmdbvs	r6, {r3, r4, r5}^
    1a08:	61757472 	cmnvs	r5, r2, ror r4
    1a0c:	6f435f6c 	svcvs	0x00435f6c
    1a10:	6f505f6d 	svcvs	0x00505f6d
    1a14:	695f7472 	ldmdbvs	pc, {r1, r4, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
    1a18:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1a1c:	454e494c 	strbmi	r4, [lr, #-2380]	; 0x94c
    1a20:	444f435f 	strbmi	r4, [pc], #-863	; 1a28 <__Stack_Size+0x1628>
    1a24:	00474e49 	subeq	r4, r7, r9, asr #28
    1a28:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    1a2c:	43785250 	cmnmi	r8, #80, 4
    1a30:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    1a34:	776f5000 	strbvc	r5, [pc, -r0]!
    1a38:	664f7265 	strbvs	r7, [pc], -r5, ror #4
    1a3c:	6e490066 	cdpvs	0, 4, cr0, cr9, cr6, {3}
    1a40:	556f5474 	strbpl	r5, [pc, #-1140]!	; 15d4 <__Stack_Size+0x11d4>
    1a44:	6f63696e 	svcvs	0x0063696e
    1a48:	55006564 	strpl	r6, [r0, #-1380]	; 0x564
    1a4c:	6e494253 	mcrvs	2, 2, r4, cr9, cr3, {2}
    1a50:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    1a54:	61745300 	cmnvs	r4, r0, lsl #6
    1a58:	69547472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, ip, sp, lr}^
    1a5c:	0072656d 	rsbseq	r6, r2, sp, ror #10
    1a60:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1a64:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1a68:	61697265 	cmnvs	r9, r5, ror #4
    1a6c:	5300316c 	movwpl	r3, #364	; 0x16c
    1a70:	50457465 	subpl	r7, r5, r5, ror #8
    1a74:	6f437854 	svcvs	0x00437854
    1a78:	00746e75 	rsbseq	r6, r4, r5, ror lr
    1a7c:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
    1a80:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1a84:	6e497700 	cdpvs	7, 4, cr7, cr9, cr0, {0}
    1a88:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
    1a8c:	5f747075 	svcpl	0x00747075
    1a90:	6b73614d 	blvs	1cd9fcc <__Stack_Size+0x1cd9bcc>
    1a94:	76654400 	strbtvc	r4, [r5], -r0, lsl #8
    1a98:	5f656369 	svcpl	0x00656369
    1a9c:	69726553 	ldmdbvs	r2!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1aa0:	00306c61 	eorseq	r6, r0, r1, ror #24
    1aa4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    1aa8:	535f6563 	cmppl	pc, #415236096	; 0x18c00000
    1aac:	61697265 	cmnvs	r9, r5, ror #4
    1ab0:	5500326c 	strpl	r3, [r0, #-620]	; 0x26c
    1ab4:	435f4253 	cmpmi	pc, #805306373	; 0x30000005
    1ab8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    1abc:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    1ac0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1ac4:	5f425355 	svcpl	0x00425355
    1ac8:	535f7854 	cmppl	pc, #84, 16	; 0x540000
    1acc:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    1ad0:	62735500 	rsbsvs	r5, r3, #0, 10
    1ad4:	43706356 	cmnmi	r0, #1476395009	; 0x58000001
    1ad8:	656e6e6f 	strbvs	r6, [lr, #-3695]!	; 0xe6f
    1adc:	55007463 	strpl	r7, [r0, #-1123]	; 0x463
    1ae0:	54726573 	ldrbtpl	r6, [r2], #-1395	; 0x573
    1ae4:	414d506f 	cmpmi	sp, pc, rrx
    1ae8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1aec:	6f437265 	svcvs	0x00437265
    1af0:	53007970 	movwpl	r7, #2416	; 0x970
    1af4:	50457465 	subpl	r7, r5, r5, ror #8
    1af8:	61567854 	cmpvs	r6, r4, asr r8
    1afc:	0064696c 	rsbeq	r6, r4, ip, ror #18
    1b00:	756c6176 	strbvc	r6, [ip, #-374]!	; 0x176
    1b04:	53550065 	cmppl	r5, #101	; 0x65
    1b08:	5f545241 	svcpl	0x00545241
    1b0c:	6c5f7852 	mrrcvs	8, 5, r7, pc, cr2	; <UNPREDICTABLE>
    1b10:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    1b14:	62700068 	rsbsvs	r0, r0, #104	; 0x68
    1b18:	46006675 			; <UNDEFINED> instruction: 0x46006675
    1b1c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1b24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b28:	52570067 	subspl	r0, r7, #103	; 0x67
    1b2c:	445f3250 	ldrbmi	r3, [pc], #-592	; 1b34 <__Stack_Size+0x1734>
    1b30:	00617461 	rsbeq	r7, r1, r1, ror #8
    1b34:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1b38:	00504f54 	subseq	r4, r0, r4, asr pc
    1b3c:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1b40:	72455f48 	subvc	r5, r5, #72, 30	; 0x120
    1b44:	4f657361 	svcmi	0x00657361
    1b48:	6f697470 	svcvs	0x00697470
    1b4c:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1b50:	72007365 	andvc	r7, r0, #-1811939327	; 0x94000001
    1b54:	6f646165 	svcvs	0x00646165
    1b58:	74737475 	ldrbtvc	r7, [r3], #-1141	; 0x475
    1b5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b60:	414c4600 	cmpmi	ip, r0, lsl #12
    1b64:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3	; <UNPREDICTABLE>
    1b68:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1b6c:	46007963 	strmi	r7, [r0], -r3, ror #18
    1b70:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1b74:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1b78:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1b7c:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1b80:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1b84:	74537265 	ldrbvc	r7, [r3], #-613	; 0x265
    1b88:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b8c:	6c656400 	cfstrdvs	mvd6, [r5], #-0
    1b90:	6c007961 	stcvs	9, cr7, [r0], {97}	; 0x61
    1b94:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1b98:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1b9c:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ba0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ba4:	616c665f 	cmnvs	ip, pc, asr r6
    1ba8:	632e6873 	teqvs	lr, #7536640	; 0x730000
    1bac:	50525700 	subspl	r5, r2, r0, lsl #14
    1bb0:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    1bb4:	5f485341 	svcpl	0x00485341
    1bb8:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1bbc:	6c6c4165 	stfvse	f4, [ip], #-404	; 0xfffffe6c
    1bc0:	65676150 	strbvs	r6, [r7, #-336]!	; 0x150
    1bc4:	52570073 	subspl	r0, r7, #115	; 0x73
    1bc8:	57003050 	smlsdpl	r0, r0, r0, r3
    1bcc:	00315052 	eorseq	r5, r1, r2, asr r0
    1bd0:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1bd4:	50525700 	subspl	r5, r2, r0, lsl #14
    1bd8:	4c460033 	mcrrmi	0, 3, r0, r6, cr3
    1bdc:	5f485341 	svcpl	0x00485341
    1be0:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
    1be4:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0x972
    1be8:	746f7250 	strbtvc	r7, [pc], #-592	; 1bf0 <__Stack_Size+0x17f0>
    1bec:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1bf0:	704f6e6f 	subvc	r6, pc, pc, ror #28
    1bf4:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1bf8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1bfc:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xf00
    1c00:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
    1c04:	414c4600 	cmpmi	ip, r0, lsl #12
    1c08:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 13bd <__Stack_Size+0xfbd>
    1c0c:	4f726573 	svcmi	0x00726573
    1c10:	6f697470 	svcvs	0x00697470
    1c14:	7479426e 	ldrbtvc	r4, [r9], #-622	; 0x26e
    1c18:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1c1c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c20:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>
    1c24:	00474457 	subeq	r4, r7, r7, asr r4
    1c28:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1c2c:	65525f48 	ldrbvs	r5, [r2, #-3912]	; 0xf48
    1c30:	754f6461 	strbvc	r6, [pc, #-1121]	; 17d7 <__Stack_Size+0x13d7>
    1c34:	6f725074 	svcvs	0x00725074
    1c38:	74636574 	strbtvc	r6, [r3], #-1396	; 0x574
    1c3c:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    1c40:	73616c66 	cmnvc	r1, #26112	; 0x6600
    1c44:	61747368 	cmnvs	r4, r8, ror #6
    1c48:	00737574 	rsbseq	r7, r3, r4, ror r5
    1c4c:	73746962 	cmnvc	r4, #1605632	; 0x188000
    1c50:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    1c54:	61500073 	cmpvs	r0, r3, ror r0
    1c58:	415f6567 	cmpmi	pc, r7, ror #10
    1c5c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    1c60:	57007373 	smlsdxpl	r0, r3, r3, r7
    1c64:	5f335052 	svcpl	0x00335052
    1c68:	61746144 	cmnvs	r4, r4, asr #2
    1c6c:	414c4600 	cmpmi	ip, r0, lsl #12
    1c70:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1c74:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    1c78:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    1c7c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1c80:	50525700 	subspl	r5, r2, r0, lsl #14
    1c84:	61445f31 	cmpvs	r4, r1, lsr pc
    1c88:	54006174 	strpl	r6, [r0], #-372	; 0x174
    1c8c:	6f656d69 	svcvs	0x00656d69
    1c90:	46007475 			; <UNDEFINED> instruction: 0x46007475
    1c94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1c98:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    1c9c:	64616552 	strbtvs	r6, [r1], #-1362	; 0x552
    1ca0:	5074754f 	rsbspl	r7, r4, pc, asr #10
    1ca4:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1ca8:	6f697463 	svcvs	0x00697463
    1cac:	6174536e 	cmnvs	r4, lr, ror #6
    1cb0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1cb4:	535f424f 	cmppl	pc, #-268435452	; 0xf0000004
    1cb8:	59424454 	stmdbpl	r2, {r2, r4, r6, sl, lr}^
    1cbc:	50525700 	subspl	r5, r2, r0, lsl #14
    1cc0:	61445f30 	cmpvs	r4, r0, lsr pc
    1cc4:	46006174 			; <UNDEFINED> instruction: 0x46006174
    1cc8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1ccc:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    1cd0:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1cd4:	6341656c 	movtvs	r6, #5484	; 0x156c
    1cd8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1cdc:	414c4600 	cmpmi	ip, r0, lsl #12
    1ce0:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1ce4:	74537465 	ldrbvc	r7, [r3], #-1125	; 0x465
    1ce8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1cec:	5f424f00 	svcpl	0x00424f00
    1cf0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1cf4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1cf8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1cfc:	61485f48 	cmpvs	r8, r8, asr #30
    1d00:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    1d04:	41656c63 	cmnmi	r5, r3, ror #24
    1d08:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1d0c:	646d4373 	strbtvs	r4, [sp], #-883	; 0x373
    1d10:	414c4600 	cmpmi	ip, r0, lsl #12
    1d14:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d18:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d1c:	704f6d61 	subvc	r6, pc, r1, ror #26
    1d20:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d24:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d28:	61746144 	cmnvs	r4, r4, asr #2
    1d2c:	414c4600 	cmpmi	ip, r0, lsl #12
    1d30:	475f4853 			; <UNDEFINED> instruction: 0x475f4853
    1d34:	73557465 	cmpvc	r5, #1694498816	; 0x65000000
    1d38:	704f7265 	subvc	r7, pc, r5, ror #4
    1d3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1d40:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    1d44:	414c4600 	cmpmi	ip, r0, lsl #12
    1d48:	505f4853 	subspl	r4, pc, r3, asr r8	; <UNPREDICTABLE>
    1d4c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
    1d50:	61486d61 	cmpvs	r8, r1, ror #26
    1d54:	6f57666c 	svcvs	0x0057666c
    1d58:	46006472 			; <UNDEFINED> instruction: 0x46006472
    1d5c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d60:	414c465f 	cmpmi	ip, pc, asr r6
    1d64:	4c460047 	mcrrmi	0, 4, r0, r6, cr7
    1d68:	5f485341 	svcpl	0x00485341
    1d6c:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1d70:	7257656c 	subsvc	r6, r7, #108, 10	; 0x1b000000
    1d74:	50657469 	rsbpl	r7, r5, r9, ror #8
    1d78:	65746f72 	ldrbvs	r6, [r4, #-3954]!	; 0xf72
    1d7c:	6f697463 	svcvs	0x00697463
    1d80:	5355006e 	cmppl	r5, #110	; 0x6e
    1d84:	44005245 	strmi	r5, [r0], #-581	; 0x245
    1d88:	30617461 	rsbcc	r7, r1, r1, ror #8
    1d8c:	74614400 	strbtvc	r4, [r1], #-1024	; 0x400
    1d90:	46003161 	strmi	r3, [r0], -r1, ror #2
    1d94:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1d98:	6761505f 			; <UNDEFINED> instruction: 0x6761505f
    1d9c:	46007365 	strmi	r7, [r0], -r5, ror #6
    1da0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1da4:	0054495f 	subseq	r4, r4, pc, asr r9
    1da8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0x552
    1dac:	44455652 	strbmi	r5, [r5], #-1618	; 0x652
    1db0:	414c4600 	cmpmi	ip, r0, lsl #12
    1db4:	545f4853 	ldrbpl	r4, [pc], #-2131	; 1dbc <__Stack_Size+0x19bc>
    1db8:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    1dbc:	46006665 	strmi	r6, [r0], -r5, ror #12
    1dc0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1dc4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1dc8:	726f4674 	rsbvc	r4, pc, #116, 12	; 0x7400000
    1dcc:	7473614c 	ldrbtvc	r6, [r3], #-332	; 0x14c
    1dd0:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
    1dd4:	6f697461 	svcvs	0x00697461
    1dd8:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    1ddc:	5f485341 	svcpl	0x00485341
    1de0:	66657250 			; <UNDEFINED> instruction: 0x66657250
    1de4:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1de8:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1dec:	49007265 	stmdbmi	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
    1df0:	5f474457 	svcpl	0x00474457
    1df4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    1df8:	4900656c 	stmdbmi	r0, {r2, r3, r5, r6, r8, sl, sp, lr}
    1dfc:	5f474457 	svcpl	0x00474457
    1e00:	73657250 	cmnvc	r5, #80, 4
    1e04:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    1e08:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    1e0c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1e10:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    1e14:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1e18:	5f783031 	svcpl	0x00783031
    1e1c:	67647769 	strbvs	r7, [r4, -r9, ror #14]!
    1e20:	4900632e 	stmdbmi	r0, {r1, r2, r3, r5, r8, r9, sp, lr}
    1e24:	5f474457 	svcpl	0x00474457
    1e28:	6f6c6552 	svcvs	0x006c6552
    1e2c:	6f436461 	svcvs	0x00436461
    1e30:	65746e75 	ldrbvs	r6, [r4, #-3701]!	; 0xe75
    1e34:	57490072 	smlsldxpl	r0, r9, r2, r0
    1e38:	465f4744 	ldrbmi	r4, [pc], -r4, asr #14
    1e3c:	0047414c 	subeq	r4, r7, ip, asr #2
    1e40:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e44:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1e48:	63416574 	movtvs	r6, #5492	; 0x1574
    1e4c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1e50:	44574900 	ldrbmi	r4, [r7], #-2304	; 0x900
    1e54:	65475f47 	strbvs	r5, [r7, #-3911]	; 0xf47
    1e58:	616c4674 	smcvs	50276	; 0xc464
    1e5c:	61745367 	cmnvs	r4, r7, ror #6
    1e60:	00737574 	rsbseq	r7, r3, r4, ror r5
    1e64:	47445749 	strbmi	r5, [r4, -r9, asr #14]
    1e68:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    1e6c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1e70:	6e697000 	cdpvs	0, 6, cr7, cr9, cr0, {0}
    1e74:	00736f70 	rsbseq	r6, r3, r0, ror pc
    1e78:	5f746942 	svcpl	0x00746942
    1e7c:	00544553 	subseq	r4, r4, r3, asr r5
    1e80:	4f495047 	svcmi	0x00495047
    1e84:	6165525f 	cmnvs	r5, pc, asr r2
    1e88:	74754f64 	ldrbtvc	r4, [r5], #-3940	; 0xf64
    1e8c:	44747570 	ldrbtmi	r7, [r4], #-1392	; 0x570
    1e90:	00617461 	rsbeq	r7, r1, r1, ror #8
    1e94:	4f495047 	svcmi	0x00495047
    1e98:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    1e9c:	754f746e 	strbvc	r7, [pc, #-1134]	; 1a36 <__Stack_Size+0x1636>
    1ea0:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    1ea4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1ea8:	4f495047 	svcmi	0x00495047
    1eac:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1eb0:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1eb4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1eb8:	56746942 	ldrbtpl	r6, [r4], -r2, asr #18
    1ebc:	42006c61 	andmi	r6, r0, #24832	; 0x6100
    1ec0:	525f7469 	subspl	r7, pc, #1761607680	; 0x69000000
    1ec4:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    1ec8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1ecc:	72575f4f 	subsvc	r5, r7, #316	; 0x13c
    1ed0:	42657469 	rsbmi	r7, r5, #1761607680	; 0x69000000
    1ed4:	6c007469 	cfstrsvs	mvf7, [r0], {105}	; 0x69
    1ed8:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1edc:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    1ee0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    1ee4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1ee8:	6970675f 	ldmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, sp, lr}^
    1eec:	00632e6f 	rsbeq	r2, r3, pc, ror #28
    1ef0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1ef4:	70005243 	andvc	r5, r0, r3, asr #4
    1ef8:	616d6e69 	cmnvs	sp, r9, ror #28
    1efc:	47006b73 	smlsdxmi	r0, r3, fp, r6
    1f00:	5f4f4950 	svcpl	0x004f4950
    1f04:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f08:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f0c:	47006563 	strmi	r6, [r0, -r3, ror #10]
    1f10:	5f4f4950 	svcpl	0x004f4950
    1f14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1f18:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1f1c:	5f4f4950 	svcpl	0x004f4950
    1f20:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1f24:	74754f74 	ldrbtvc	r4, [r5], #-3956	; 0xf74
    1f28:	43747570 	cmnmi	r4, #112, 10	; 0x1c000000
    1f2c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f30:	50470067 	subpl	r0, r7, r7, rrx
    1f34:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f38:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1f3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f40:	00676572 	rsbeq	r6, r7, r2, ror r5
    1f44:	74726f50 	ldrbtvc	r6, [r2], #-3920	; 0xf50
    1f48:	006c6156 	rsbeq	r6, ip, r6, asr r1
    1f4c:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1f50:	6d746e65 	ldclvs	14, cr6, [r4, #-404]!	; 0xfffffe6c
    1f54:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1f58:	4f495047 	svcmi	0x00495047
    1f5c:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1f60:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1f64:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1f68:	415f4343 	cmpmi	pc, r3, asr #6
    1f6c:	50324250 	eorspl	r4, r2, r0, asr r2
    1f70:	70697265 	rsbvc	r7, r9, r5, ror #4
    1f74:	73655268 	cmnvc	r5, #104, 4	; 0x80000006
    1f78:	6d437465 	cfstrdvs	mvd7, [r3, #-404]	; 0xfffffe6c
    1f7c:	50470064 	subpl	r0, r7, r4, rrx
    1f80:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1f84:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1f88:	7475706e 	ldrbtvc	r7, [r5], #-110	; 0x6e
    1f8c:	61746144 	cmnvs	r4, r4, asr #2
    1f90:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    1f94:	6b73616d 	blvs	1cda550 <__Stack_Size+0x1cda150>
    1f98:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1f9c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
    1fa0:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    1fa4:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    1fa8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1fac:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1fb0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    1fb4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    1fb8:	00676966 	rsbeq	r6, r7, r6, ror #18
    1fbc:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    1fc0:	70746e65 	rsbsvc	r6, r4, r5, ror #28
    1fc4:	47006e69 	strmi	r6, [r0, -r9, ror #28]
    1fc8:	5f4f4950 	svcpl	0x004f4950
    1fcc:	74697257 	strbtvc	r7, [r9], #-599	; 0x257
    1fd0:	50470065 	subpl	r0, r7, r5, rrx
    1fd4:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 1093 <__Stack_Size+0xc93>
    1fd8:	4c495458 	cfstrdmi	mvd5, [r9], {88}	; 0x58
    1fdc:	43656e69 	cmnmi	r5, #1680	; 0x690
    1fe0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1fe4:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    1fe8:	41003170 	tstmi	r0, r0, ror r1
    1fec:	5f4f4946 	svcpl	0x004f4946
    1ff0:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    1ff4:	00666544 	rsbeq	r6, r6, r4, asr #10
    1ff8:	41746942 	cmnmi	r4, r2, asr #18
    1ffc:	6f697463 	svcvs	0x00697463
    2000:	414d006e 	cmpmi	sp, lr, rrx
    2004:	47005250 	smlsdmi	r0, r0, r2, r5
    2008:	784f4950 	stmdavc	pc, {r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    200c:	43564500 	cmpmi	r6, #0, 10
    2010:	50470052 	subpl	r0, r7, r2, asr r0
    2014:	525f4f49 	subspl	r4, pc, #292	; 0x124
    2018:	4f646165 	svcmi	0x00646165
    201c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2020:	74614474 	strbtvc	r4, [r1], #-1140	; 0x474
    2024:	74694261 	strbtvc	r4, [r9], #-609	; 0x261
    2028:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    202c:	46415f4f 	strbmi	r5, [r1], -pc, asr #30
    2030:	65444f49 	strbvs	r4, [r4, #-3913]	; 0xf49
    2034:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    2038:	42414900 	submi	r4, r1, #0, 18
    203c:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    2040:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    2044:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2048:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    204c:	6e6e6168 	powvsez	f6, f6, #0.0
    2050:	65506c65 	ldrbvs	r6, [r0, #-3173]	; 0xc65
    2054:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2058:	74694267 	strbtvc	r4, [r9], #-615	; 0x267
    205c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2060:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    2064:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2068:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    206c:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    2070:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2074:	72754374 	rsbsvc	r4, r5, #116, 6	; 0xd0000001
    2078:	746e6572 	strbtvc	r6, [lr], #-1394	; 0x572
    207c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2080:	49676e69 	stmdbmi	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    2084:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    2088:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    208c:	564e006c 	strbpl	r0, [lr], -ip, rrx
    2090:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2094:	61467465 	cmpvs	r6, r5, ror #8
    2098:	41746c75 	cmnmi	r4, r5, ror ip
    209c:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    20a0:	53007373 	movwpl	r7, #883	; 0x373
    20a4:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    20a8:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    20ac:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    20b0:	50627553 	rsbpl	r7, r2, r3, asr r5
    20b4:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    20b8:	00797469 	rsbseq	r7, r9, r9, ror #8
    20bc:	4349564e 	movtmi	r5, #38478	; 0x964e
    20c0:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    20c4:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
    20c8:	004b5341 	subeq	r5, fp, r1, asr #6
    20cc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    20d0:	6c006572 	cfstr32vs	mvfx6, [r0], {114}	; 0x72
    20d4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    20d8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    20dc:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    20e0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20e4:	69766e5f 	ldmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^
    20e8:	00632e63 	rsbeq	r2, r3, r3, ror #28
    20ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    20f0:	5345525f 	movtpl	r5, #21087	; 0x525f
    20f4:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    20f8:	53414d49 	movtpl	r4, #7497	; 0x1d49
    20fc:	6166004b 	cmnvs	r6, fp, asr #32
    2100:	61746c75 	cmnvs	r4, r5, ror ip
    2104:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    2108:	4e007373 	mcrmi	3, 0, r7, cr0, cr3, {3}
    210c:	5f434956 	svcpl	0x00434956
    2110:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2114:	61486d65 	cmpvs	r8, r5, ror #26
    2118:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    211c:	69725072 	ldmdbvs	r2!, {r1, r4, r5, r6, ip, lr}^
    2120:	7469726f 	strbtvc	r7, [r9], #-623	; 0x26f
    2124:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2128:	00676966 	rsbeq	r6, r7, r6, ror #18
    212c:	65475f5f 	strbvs	r5, [r7, #-3935]	; 0xf5f
    2130:	53414274 	movtpl	r4, #4724	; 0x1274
    2134:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    2138:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    213c:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    2140:	55504374 	ldrbpl	r4, [r0, #-884]	; 0x374
    2144:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    2148:	5f434956 	svcpl	0x00434956
    214c:	6f697250 	svcvs	0x00697250
    2150:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2154:	756f7247 	strbvc	r7, [pc, #-583]!	; 1f15 <__Stack_Size+0x1b15>
    2158:	564e0070 			; <UNDEFINED> instruction: 0x564e0070
    215c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    2160:	54455345 	strbpl	r5, [r5], #-837	; 0x345
    2164:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    2168:	53414d54 	movtpl	r4, #7508	; 0x1d54
    216c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    2170:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    2174:	75437465 	strbvc	r7, [r3, #-1125]	; 0x465
    2178:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    217c:	74634174 	strbtvc	r4, [r3], #-372	; 0x174
    2180:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    2184:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    2188:	53007265 	movwpl	r7, #613	; 0x265
    218c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2190:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2194:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2198:	53434900 	movtpl	r4, #14592	; 0x3900
    219c:	53520052 	cmppl	r2, #82	; 0x52
    21a0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0x245
    21a4:	5f003144 	svcpl	0x00003144
    21a8:	5445535f 	strbpl	r5, [r5], #-863	; 0x35f
    21ac:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
    21b0:	53414d54 	movtpl	r4, #7508	; 0x1d54
    21b4:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    21b8:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    21bc:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    21c0:	43657461 	cmnmi	r5, #1627389952	; 0x61000000
    21c4:	5265726f 	rsbpl	r7, r5, #-268435450	; 0xf0000006
    21c8:	74657365 	strbtvc	r7, [r5], #-869	; 0x365
    21cc:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    21d0:	65475f43 	strbvs	r5, [r7, #-3907]	; 0xf43
    21d4:	73795374 	cmnvc	r9, #116, 6	; 0xd0000001
    21d8:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    21dc:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
    21e0:	63417265 	movtvs	r7, #4709	; 0x1265
    21e4:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    21e8:	53746942 	cmnpl	r4, #1081344	; 0x108000
    21ec:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    21f0:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    21f4:	425f4349 	subsmi	r4, pc, #603979777	; 0x24000001
    21f8:	50455341 	subpl	r5, r5, r1, asr #6
    21fc:	4f434952 	svcmi	0x00434952
    2200:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
    2204:	41464200 	mrsmi	r4, (UNDEF: 102)
    2208:	564e0052 			; <UNDEFINED> instruction: 0x564e0052
    220c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2210:	52497465 	subpl	r7, r9, #1694498816	; 0x65000000
    2214:	61684351 	cmnvs	r8, r1, asr r3
    2218:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
    221c:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    2220:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2224:	74007469 	strvc	r7, [r0], #-1129	; 0x469
    2228:	6f70706d 	svcvs	0x0070706d
    222c:	46430073 			; <UNDEFINED> instruction: 0x46430073
    2230:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2234:	5f434956 	svcpl	0x00434956
    2238:	53746553 	cmnpl	r4, #348127232	; 0x14c00000
    223c:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    2240:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    2244:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    2248:	646e6550 	strbtvs	r6, [lr], #-1360	; 0x550
    224c:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    2250:	41007469 	tstmi	r0, r9, ror #8
    2254:	52435249 	subpl	r5, r3, #-1879048188	; 0x90000004
    2258:	50434900 	subpl	r4, r3, r0, lsl #18
    225c:	5f5f0052 	svcpl	0x005f0052
    2260:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2264:	43495250 	movtmi	r5, #37456	; 0x9250
    2268:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    226c:	5f5f0047 	svcpl	0x005f0047
    2270:	00425344 	subeq	r5, r2, r4, asr #6
    2274:	52504853 	subspl	r4, r0, #5439488	; 0x530000
    2278:	43485300 	movtmi	r5, #33536	; 0x8300
    227c:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2280:	5f434956 	svcpl	0x00434956
    2284:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2288:	00666544 	rsbeq	r6, r6, r4, asr #10
    228c:	4349564e 	movtmi	r5, #38478	; 0x964e
    2290:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2294:	45534142 	ldrbmi	r4, [r3, #-322]	; 0x142
    2298:	00495250 	subeq	r5, r9, r0, asr r2
    229c:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    22a0:	46544553 			; <UNDEFINED> instruction: 0x46544553
    22a4:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    22a8:	4b53414d 	blmi	14d27e4 <__Stack_Size+0x14d23e4>
    22ac:	464d4d00 	strbmi	r4, [sp], -r0, lsl #26
    22b0:	74005241 	strvc	r5, [r0], #-577	; 0x241
    22b4:	7573706d 	ldrbvc	r7, [r3, #-109]!	; 0x6d
    22b8:	564e0062 	strbpl	r0, [lr], -r2, rrx
    22bc:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    22c0:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    22c4:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    22c8:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    22cc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22d0:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22d4:	5f434956 	svcpl	0x00434956
    22d8:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    22dc:	504c6d65 	subpl	r6, ip, r5, ror #26
    22e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    22e4:	4e006769 	cdpmi	7, 0, cr6, cr0, cr9, {3}
    22e8:	5f434956 	svcpl	0x00434956
    22ec:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    22f0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    22f4:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    22f8:	00524543 	subseq	r4, r2, r3, asr #10
    22fc:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    2300:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    2304:	00797469 	rsbseq	r7, r9, r9, ror #8
    2308:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
    230c:	50534900 	subspl	r4, r3, r0, lsl #18
    2310:	46440052 			; <UNDEFINED> instruction: 0x46440052
    2314:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    2318:	5f434956 	svcpl	0x00434956
    231c:	46544553 			; <UNDEFINED> instruction: 0x46544553
    2320:	544c5541 	strbpl	r5, [ip], #-1345	; 0x541
    2324:	4b53414d 	blmi	14d2860 <__Stack_Size+0x14d2460>
    2328:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    232c:	46480032 			; <UNDEFINED> instruction: 0x46480032
    2330:	49005253 	stmdbmi	r0, {r0, r1, r4, r6, r9, ip, lr}
    2334:	00524553 	subseq	r4, r2, r3, asr r5
    2338:	4349564e 	movtmi	r5, #38478	; 0x964e
    233c:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2340:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
    2344:	6e614874 	mcrvs	8, 3, r4, cr1, cr4, {3}
    2348:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    234c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2350:	00736563 	rsbseq	r6, r3, r3, ror #10
    2354:	5f424353 	svcpl	0x00424353
    2358:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    235c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2360:	4349564e 	movtmi	r5, #38478	; 0x964e
    2364:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2368:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    236c:	61486d65 	cmpvs	r8, r5, ror #26
    2370:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    2374:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    2378:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    237c:	53746942 	cmnpl	r4, #1081344	; 0x108000
    2380:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2384:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2388:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    238c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2390:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2394:	61486d65 	cmpvs	r8, r5, ror #26
    2398:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0x46e
    239c:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    23a0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23a4:	00746942 	rsbseq	r6, r4, r2, asr #18
    23a8:	33637576 	cmncc	r3, #494927872	; 0x1d800000
    23ac:	61660032 	cmnvs	r6, r2, lsr r0
    23b0:	73746c75 	cmnvc	r4, #29952	; 0x7500
    23b4:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    23b8:	53007365 	movwpl	r7, #869	; 0x365
    23bc:	65747379 	ldrbvs	r7, [r4, #-889]!	; 0x379
    23c0:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    23c4:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
    23c8:	65657250 	strbvs	r7, [r5, #-592]!	; 0x250
    23cc:	6974706d 	ldmdbvs	r4!, {r0, r2, r3, r5, r6, ip, sp, lr}^
    23d0:	72506e6f 	subsvc	r6, r0, #1776	; 0x6f0
    23d4:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    23d8:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    23dc:	5f434956 	svcpl	0x00434956
    23e0:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    23e4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    23e8:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xe61
    23ec:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    23f0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    23f4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    23f8:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    23fc:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2400:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    2404:	65444243 	strbvs	r4, [r4, #-579]	; 0x243
    2408:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    240c:	77654e00 	strbvc	r4, [r5, -r0, lsl #28]!
    2410:	6f697250 	svcvs	0x00697250
    2414:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2418:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    241c:	65565f43 	ldrbvs	r5, [r6, #-3907]	; 0xf43
    2420:	61547463 	cmpvs	r4, r3, ror #8
    2424:	63610062 	cmnvs	r1, #98	; 0x62
    2428:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    242c:	73717269 	cmnvc	r1, #-1879048186	; 0x90000006
    2430:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2434:	5f5f0073 	svcpl	0x005f0073
    2438:	50544553 	subspl	r4, r4, r3, asr r5
    243c:	414d4952 	cmpmi	sp, r2, asr r9
    2440:	41004b53 	tstmi	r0, r3, asr fp
    2444:	00525346 	subseq	r5, r2, r6, asr #6
    2448:	646e6168 	strbtvs	r6, [lr], #-360	; 0x168
    244c:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!	; 0xfffffe50
    2450:	006b7361 	rsbeq	r7, fp, r1, ror #6
    2454:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xf5f
    2458:	50544553 	subspl	r4, r4, r3, asr r5
    245c:	414d4952 	cmpmi	sp, r2, asr r9
    2460:	4c004b53 	stcmi	11, cr4, [r0], {83}	; 0x53
    2464:	6f50776f 	svcvs	0x0050776f
    2468:	4d726577 	cfldr64mi	mvdx6, [r2, #-476]!	; 0xfffffe24
    246c:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2470:	4349564e 	movtmi	r5, #38478	; 0x964e
    2474:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2478:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    247c:	6e6e6168 	powvsez	f6, f6, #0.0
    2480:	63416c65 	movtvs	r6, #7269	; 0x1c65
    2484:	65766974 	ldrbvs	r6, [r6, #-2420]!	; 0x974
    2488:	53746942 	cmnpl	r4, #1081344	; 0x108000
    248c:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2490:	564e0073 			; <UNDEFINED> instruction: 0x564e0073
    2494:	445f4349 	ldrbmi	r4, [pc], #-841	; 249c <__Stack_Size+0x209c>
    2498:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    249c:	65700074 	ldrbvs	r0, [r0, #-116]!	; 0x74
    24a0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    24a4:	71726967 	cmnvc	r2, r7, ror #18
    24a8:	74617473 	strbtvc	r7, [r1], #-1139	; 0x473
    24ac:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    24b0:	545f4343 	ldrbpl	r4, [pc], #-835	; 24b8 <__Stack_Size+0x20b8>
    24b4:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    24b8:	41006665 	tstmi	r0, r5, ror #12
    24bc:	52314250 	eorspl	r4, r1, #80, 4
    24c0:	00525453 	subseq	r5, r2, r3, asr r4
    24c4:	5f434352 	svcpl	0x00434352
    24c8:	4b4c4348 	blmi	13131f0 <__Stack_Size+0x1312df0>
    24cc:	43435200 	movtmi	r5, #12800	; 0x3200
    24d0:	4344415f 	movtmi	r4, #16735	; 0x415f
    24d4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    24d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    24dc:	43520067 	cmpmi	r2, #103	; 0x67
    24e0:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    24e4:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    24e8:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    24ec:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    24f0:	00746942 	rsbseq	r6, r4, r2, asr #18
    24f4:	2f62696c 	svccs	0x0062696c
    24f8:	2f637273 	svccs	0x00637273
    24fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2500:	30316632 	eorscc	r6, r1, r2, lsr r6
    2504:	63725f78 	cmnvs	r2, #120, 30	; 0x1e0
    2508:	00632e63 	rsbeq	r2, r3, r3, ror #28
    250c:	5f434352 	svcpl	0x00434352
    2510:	0045534c 	subeq	r5, r5, ip, asr #6
    2514:	5f434352 	svcpl	0x00434352
    2518:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    251c:	61745354 	cmnvs	r4, r4, asr r3
    2520:	00737574 	rsbseq	r7, r3, r4, ror r5
    2524:	52434442 	subpl	r4, r3, #1107296256	; 0x42000000
    2528:	43435200 	movtmi	r5, #12800	; 0x3200
    252c:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    2530:	72655032 	rsbvc	r5, r5, #50	; 0x32
    2534:	00687069 	rsbeq	r7, r8, r9, rrx
    2538:	5f434352 	svcpl	0x00434352
    253c:	4b4c4350 	blmi	1313284 <__Stack_Size+0x1312e84>
    2540:	43520032 	cmpmi	r2, #50	; 0x32
    2544:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2548:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    254c:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    2550:	00666544 	rsbeq	r6, r6, r4, asr #10
    2554:	5f434352 	svcpl	0x00434352
    2558:	4d4c4c50 	stclmi	12, cr4, [ip, #-320]	; 0xfffffec0
    255c:	52006c75 	andpl	r6, r0, #29952	; 0x7500
    2560:	415f4343 	cmpmi	pc, r3, asr #6
    2564:	65504248 	ldrbvs	r4, [r0, #-584]	; 0x248
    2568:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    256c:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2570:	646d436b 	strbtvs	r4, [sp], #-875	; 0x36b
    2574:	47464300 	strbmi	r4, [r6, -r0, lsl #6]
    2578:	43480052 	movtmi	r0, #32850	; 0x8052
    257c:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    2580:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    2584:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    2588:	42504100 	subsmi	r4, r0, #0, 2
    258c:	524e4531 	subpl	r4, lr, #205520896	; 0xc400000
    2590:	43435200 	movtmi	r5, #12800	; 0x3200
    2594:	4f434d5f 	svcmi	0x00434d5f
    2598:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    259c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    25a0:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    25a4:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    25a8:	756f534b 	strbvc	r5, [pc, #-843]!	; 2265 <__Stack_Size+0x1e65>
    25ac:	00656372 	rsbeq	r6, r5, r2, ror r3
    25b0:	5f434352 	svcpl	0x00434352
    25b4:	31425041 	cmpcc	r2, r1, asr #32
    25b8:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    25bc:	65526870 	ldrbvs	r6, [r2, #-2160]	; 0x870
    25c0:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    25c4:	7000646d 	andvc	r6, r0, sp, ror #8
    25c8:	756d6c6c 	strbvc	r6, [sp, #-3180]!	; 0xc6c
    25cc:	52006c6c 	andpl	r6, r0, #108, 24	; 0x6c00
    25d0:	4c5f4343 	mrrcmi	3, 4, r4, pc, cr3	; <UNPREDICTABLE>
    25d4:	6d434953 	stclvs	9, cr4, [r3, #-332]	; 0xfffffeb4
    25d8:	50410064 	subpl	r0, r1, r4, rrx
    25dc:	53523242 	cmppl	r2, #536870916	; 0x20000004
    25e0:	52005254 	andpl	r5, r0, #84, 4	; 0x40000005
    25e4:	415f4343 	cmpmi	pc, r3, asr #6
    25e8:	50314250 	eorspl	r4, r1, r0, asr r2
    25ec:	70697265 	rsbvc	r7, r9, r5, ror #4
    25f0:	6c700068 	ldclvs	0, cr0, [r0], #-416	; 0xfffffe60
    25f4:	756f736c 	strbvc	r7, [pc, #-876]!	; 2290 <__Stack_Size+0x1e90>
    25f8:	00656372 	rsbeq	r6, r5, r2, ror r3
    25fc:	45424841 	strbmi	r4, [r2, #-2113]	; 0x841
    2600:	7300524e 	movwvc	r5, #590	; 0x24e
    2604:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    2608:	67657273 			; <UNDEFINED> instruction: 0x67657273
    260c:	42504100 	subsmi	r4, r0, #0, 2
    2610:	524e4532 	subpl	r4, lr, #209715200	; 0xc800000
    2614:	61745300 	cmnvs	r4, r0, lsl #6
    2618:	70557472 	subsvc	r7, r5, r2, ror r4
    261c:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2620:	00726574 	rsbseq	r6, r2, r4, ror r5
    2624:	5f434352 	svcpl	0x00434352
    2628:	6b636142 	blvs	18dab38 <__Stack_Size+0x18da738>
    262c:	65527075 	ldrbvs	r7, [r2, #-117]	; 0x75
    2630:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    2634:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    2638:	415f4343 	cmpmi	pc, r3, asr #6
    263c:	73756a64 	cmnvc	r5, #100, 20	; 0x64000
    2640:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    2644:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    2648:	74617262 	strbtvc	r7, [r1], #-610	; 0x262
    264c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    2650:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    2654:	43444100 	movtmi	r4, #16640	; 0x4100
    2658:	5f4b4c43 	svcpl	0x004b4c43
    265c:	71657246 	cmnvc	r5, r6, asr #4
    2660:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    2664:	43520079 	cmpmi	r2, #121	; 0x79
    2668:	4c465f43 	mcrrmi	15, 4, r5, r6, cr3
    266c:	52004741 	andpl	r4, r0, #17039360	; 0x1040000
    2670:	505f4343 	subspl	r4, pc, r3, asr #6
    2674:	6f534c4c 	svcvs	0x00534c4c
    2678:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    267c:	43435200 	movtmi	r5, #12800	; 0x3200
    2680:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2684:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2688:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    268c:	43520067 	cmpmi	r2, #103	; 0x67
    2690:	53555f43 	cmppl	r5, #268	; 0x10c
    2694:	4b4c4342 	blmi	13133a4 <__Stack_Size+0x1312fa4>
    2698:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    269c:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    26a0:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    26a4:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    26a8:	5348004b 	movtpl	r0, #32843	; 0x804b
    26ac:	61745345 	cmnvs	r4, r5, asr #6
    26b0:	00737574 	rsbseq	r7, r3, r4, ror r5
    26b4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    26b8:	465f4b4c 	ldrbmi	r4, [pc], -ip, asr #22
    26bc:	75716572 	ldrbvc	r6, [r1, #-1394]!	; 0x572
    26c0:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    26c4:	43435200 	movtmi	r5, #12800	; 0x3200
    26c8:	6f6c435f 	svcvs	0x006c435f
    26cc:	00736b63 	rsbseq	r6, r3, r3, ror #22
    26d0:	4b4c4350 	blmi	1313418 <__Stack_Size+0x1313018>
    26d4:	72465f32 	subvc	r5, r6, #50, 30	; 0xc8
    26d8:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    26dc:	0079636e 	rsbseq	r6, r9, lr, ror #6
    26e0:	5f434352 	svcpl	0x00434352
    26e4:	6f435449 	svcvs	0x00435449
    26e8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    26ec:	65727000 	ldrbvs	r7, [r2, #-0]!
    26f0:	52006373 	andpl	r6, r0, #-872415231	; 0xcc000001
    26f4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>
    26f8:	52004553 	andpl	r4, r0, #348127232	; 0x14c00000
    26fc:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    2700:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    2704:	756f534b 	strbvc	r5, [pc, #-843]!	; 23c1 <__Stack_Size+0x1fc1>
    2708:	00656372 	rsbeq	r6, r5, r2, ror r3
    270c:	4b4c4350 	blmi	1313454 <__Stack_Size+0x1313054>
    2710:	72465f31 	subvc	r5, r6, #49, 30	; 0xc4
    2714:	65757165 	ldrbvs	r7, [r5, #-357]!	; 0x165
    2718:	0079636e 	rsbseq	r6, r9, lr, ror #6
    271c:	5f434352 	svcpl	0x00434352
    2720:	4345534c 	movtmi	r5, #21324	; 0x534c
    2724:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2728:	50410067 	subpl	r0, r1, r7, rrx
    272c:	42484142 	submi	r4, r8, #-2147483632	; 0x80000010
    2730:	73657250 	cmnvc	r5, #80, 4
    2734:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2738:	5200656c 	andpl	r6, r0, #108, 10	; 0x1b000000
    273c:	475f4343 	ldrbmi	r4, [pc, -r3, asr #6]
    2740:	6c437465 	cfstrdvs	mvd7, [r3], {101}	; 0x65
    2744:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2748:	71657246 	cmnvc	r5, r6, asr #4
    274c:	43435200 	movtmi	r5, #12800	; 0x3200
    2750:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    2754:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    2758:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    275c:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    2760:	6b636f6c 	blvs	18de518 <__Stack_Size+0x18de118>
    2764:	75636553 	strbvc	r6, [r3, #-1363]!	; 0x553
    2768:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    276c:	74737953 	ldrbtvc	r7, [r3], #-2387	; 0x953
    2770:	6d436d65 	stclvs	13, cr6, [r3, #-404]	; 0xfffffe6c
    2774:	43520064 	cmpmi	r2, #100	; 0x64
    2778:	53485f43 	movtpl	r5, #36675	; 0x8f43
    277c:	646d4349 	strbtvs	r4, [sp], #-841	; 0x349
    2780:	43435200 	movtmi	r5, #12800	; 0x3200
    2784:	4f434d5f 	svcmi	0x00434d5f
    2788:	43435200 	movtmi	r5, #12800	; 0x3200
    278c:	0054495f 	subseq	r4, r4, pc, asr r9
    2790:	5f434352 	svcpl	0x00434352
    2794:	50424841 	subpl	r4, r2, r1, asr #16
    2798:	70697265 	rsbvc	r7, r9, r5, ror #4
    279c:	44410068 	strbmi	r0, [r1], #-104	; 0x68
    27a0:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    27a4:	61546373 	cmpvs	r4, r3, ror r3
    27a8:	00656c62 	rsbeq	r6, r5, r2, ror #24
    27ac:	5f4d4954 	svcpl	0x004d4954
    27b0:	4634434f 	ldrtmi	r4, [r4], -pc, asr #6
    27b4:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27b8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27bc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27c0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    27c4:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    27c8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    27cc:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    27d0:	4f5f4d49 	svcmi	0x005f4d49
    27d4:	72503443 	subsvc	r3, r0, #1124073472	; 0x43000000
    27d8:	616f6c65 	cmnvs	pc, r5, ror #24
    27dc:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    27e0:	00676966 	rsbeq	r6, r7, r6, ror #18
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27ec:	61706d6f 	cmnvs	r0, pc, ror #26
    27f0:	00316572 	eorseq	r6, r1, r2, ror r5
    27f4:	5f4d4954 	svcpl	0x004d4954
    27f8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    27fc:	61706d6f 	cmnvs	r0, pc, ror #26
    2800:	00326572 	eorseq	r6, r2, r2, ror r5
    2804:	5f4d4954 	svcpl	0x004d4954
    2808:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    280c:	61706d6f 	cmnvs	r0, pc, ror #26
    2810:	00346572 	eorseq	r6, r4, r2, ror r5
    2814:	5f4d4954 	svcpl	0x004d4954
    2818:	4e33434f 	cdpmi	3, 3, cr4, cr3, cr15, {2}
    281c:	616c6f50 	cmnvs	ip, r0, asr pc
    2820:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2824:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2828:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    282c:	4f5f4d49 	svcmi	0x005f4d49
    2830:	65725043 	ldrbvs	r5, [r2, #-67]!	; 0x43
    2834:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2838:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    283c:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2840:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2844:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2848:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    284c:	4f5f4d49 	svcmi	0x005f4d49
    2850:	6c6f5043 	stclvs	0, cr5, [pc], #-268	; 274c <__Stack_Size+0x234c>
    2854:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    2858:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    285c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2860:	65725033 	ldrbvs	r5, [r2, #-51]!	; 0x33
    2864:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2868:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    286c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2870:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2874:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    2878:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    287c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2880:	32495400 	subcc	r5, r9, #0, 8
    2884:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2888:	00676966 	rsbeq	r6, r7, r6, ror #18
    288c:	5f4d4954 	svcpl	0x004d4954
    2890:	6146434f 	cmpvs	r6, pc, asr #6
    2894:	54007473 	strpl	r7, [r0], #-1139	; 0x473
    2898:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    289c:	5400444b 	strpl	r4, [r0], #-1099	; 0x44b
    28a0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    28a4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    28a8:	70795474 	rsbsvc	r5, r9, r4, ror r4
    28ac:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    28b0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28b4:	706e495f 	rsbvc	r4, lr, pc, asr r9
    28b8:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    28bc:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    28c0:	756f5372 	strbvc	r5, [pc, #-882]!	; 2556 <__Stack_Size+0x2156>
    28c4:	00656372 	rsbeq	r6, r5, r2, ror r3
    28c8:	5f4d4954 	svcpl	0x004d4954
    28cc:	54747845 	ldrbtpl	r7, [r4], #-2117	; 0x845
    28d0:	72504752 	subsvc	r4, r0, #21495808	; 0x1480000
    28d4:	61637365 	cmnvs	r3, r5, ror #6
    28d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
    28dc:	5f4d4954 	svcpl	0x004d4954
    28e0:	4e784343 	cdpmi	3, 7, cr4, cr8, cr3, {2}
    28e4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    28e8:	6e657469 	cdpvs	4, 6, cr7, cr5, cr9, {3}
    28ec:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    28f0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    28f4:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    28f8:	6c657250 	sfmvs	f7, 2, [r5], #-320	; 0xfffffec0
    28fc:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2900:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2904:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2908:	6f465f4d 	svcvs	0x00465f4d
    290c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2910:	4332434f 	teqmi	r2, #1006632961	; 0x3c000001
    2914:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2918:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    291c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2920:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    2924:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2928:	54007469 	strpl	r7, [r0], #-1129	; 0x469
    292c:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1beb <__Stack_Size+0x17eb>
    2930:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2934:	71655265 	cmnvc	r5, r5, ror #4
    2938:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    293c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2940:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2944:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2948:	63656c65 	cmnvs	r5, #25856	; 0x6500
    294c:	44434374 	strbmi	r4, [r3], #-884	; 0x374
    2950:	5400414d 	strpl	r4, [r0], #-333	; 0x14d
    2954:	4f5f4d49 	svcmi	0x005f4d49
    2958:	646f4d50 	strbtvs	r4, [pc], #-3408	; 2960 <__Stack_Size+0x2560>
    295c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2964:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    2968:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    296c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2970:	65725031 	ldrbvs	r5, [r2, #-49]!	; 0x31
    2974:	64616f6c 	strbtvs	r6, [r1], #-3948	; 0xf6c
    2978:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    297c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2980:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2984:	6f503143 	svcvs	0x00503143
    2988:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    298c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2990:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2994:	61437465 	cmpvs	r3, r5, ror #8
    2998:	72757470 	rsbsvc	r7, r5, #112, 8	; 0x70000000
    299c:	54003165 	strpl	r3, [r0], #-357	; 0x165
    29a0:	4f5f4d49 	svcmi	0x005f4d49
    29a4:	6c644943 	stclvs	9, cr4, [r4], #-268	; 0xfffffef4
    29a8:	61745365 	cmnvs	r4, r5, ror #6
    29ac:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    29b0:	6d73706d 	ldclvs	0, cr7, [r3, #-436]!	; 0xfffffe4c
    29b4:	54007263 	strpl	r7, [r0], #-611	; 0x263
    29b8:	4f5f4d49 	svcmi	0x005f4d49
    29bc:	61463343 	cmpvs	r6, r3, asr #6
    29c0:	6f437473 	svcvs	0x00437473
    29c4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29c8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    29cc:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    29d0:	6f465f4d 	svcvs	0x00465f4d
    29d4:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    29d8:	69746341 	ldmdbvs	r4!, {r0, r6, r8, r9, sp, lr}^
    29dc:	54006e6f 	strpl	r6, [r0], #-3695	; 0xe6f
    29e0:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    29e4:	6f503243 	svcvs	0x00503243
    29e8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    29ec:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    29f0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    29f4:	43497465 	movtmi	r7, #37989	; 0x9465
    29f8:	65725034 	ldrbvs	r5, [r2, #-52]!	; 0x34
    29fc:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2a00:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2a04:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2a08:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2a0c:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2a10:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a14:	53534f5f 	cmppl	r3, #380	; 0x17c
    2a18:	61745349 	cmnvs	r4, r9, asr #6
    2a1c:	74006574 	strvc	r6, [r0], #-1396	; 0x574
    2a20:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2a24:	49540031 	ldmdbmi	r4, {r0, r4, r5}^
    2a28:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a2c:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    2a30:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a34:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2a38:	6f6c4352 	svcvs	0x006c4352
    2a3c:	6f4d6b63 	svcvs	0x004d6b63
    2a40:	43326564 	teqmi	r2, #100, 10	; 0x19000000
    2a44:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a48:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a4c:	6f435f31 	svcvs	0x00435f31
    2a50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2a54:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a58:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a5c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a60:	32657275 	rsbcc	r7, r5, #1342177287	; 0x50000007
    2a64:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a68:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a6c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a70:	33657275 	cmncc	r5, #1342177287	; 0x50000007
    2a74:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a78:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    2a7c:	74706143 	ldrbtvc	r6, [r0], #-323	; 0x143
    2a80:	34657275 	strbtcc	r7, [r5], #-629	; 0x275
    2a84:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2a88:	6c75505f 	ldclvs	0, cr5, [r5], #-380	; 0xfffffe84
    2a8c:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2a90:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2a98 <__Stack_Size+0x2698>
    2a94:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    2a98:	4c747372 	ldclmi	3, cr7, [r4], #-456	; 0xfffffe38
    2a9c:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    2aa0:	49540068 	ldmdbmi	r4, {r3, r5, r6}^
    2aa4:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1b5f <__Stack_Size+0x175f>
    2aa8:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2aac:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2ab0:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2ab4:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2ab8:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    2abc:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2ac0:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2ac4:	4f726165 	svcmi	0x00726165
    2ac8:	65523443 	ldrbvs	r3, [r2, #-1091]	; 0x443
    2acc:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2ad0:	54495f4d 	strbpl	r5, [r9], #-3917	; 0xf4d
    2ad4:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    2ad8:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2adc:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ae0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ae4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ae8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2aec:	4d445f4d 	stclmi	15, cr5, [r4, #-308]	; 0xfffffecc
    2af0:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    2af4:	00676966 	rsbeq	r6, r7, r6, ror #18
    2af8:	5f4d4954 	svcpl	0x004d4954
    2afc:	50525241 	subspl	r5, r2, r1, asr #4
    2b00:	6f6c6572 	svcvs	0x006c6572
    2b04:	6f436461 	svcvs	0x00436461
    2b08:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b0c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b10:	5444425f 	strbpl	r4, [r4], #-607	; 0x25f
    2b14:	696e4952 	stmdbvs	lr!, {r1, r4, r6, r8, fp, lr}^
    2b18:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b1c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b20:	63706d74 	cmnvs	r0, #116, 26	; 0x1d00
    2b24:	00726563 	rsbseq	r6, r2, r3, ror #10
    2b28:	5f4d4954 	svcpl	0x004d4954
    2b2c:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2b30:	6b636f6c 	blvs	18de8e8 <__Stack_Size+0x18de4e8>
    2b34:	69766944 	ldmdbvs	r6!, {r2, r6, r8, fp, sp, lr}^
    2b38:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b40:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    2b44:	74736146 	ldrbtvc	r6, [r3], #-326	; 0x146
    2b48:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b4c:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2b50:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2b54:	6b616572 	blvs	185c124 <__Stack_Size+0x185bd24>
    2b58:	616c6f50 	cmnvs	ip, r0, asr pc
    2b5c:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2b60:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b64:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    2b68:	4f746365 	svcmi	0x00746365
    2b6c:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2b70:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    2b74:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2b78:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2b7c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!	; 0xfffffe84
    2b80:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    2b84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2b88:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    2b8c:	00746375 	rsbseq	r6, r4, r5, ror r3
    2b90:	5f4d4954 	svcpl	0x004d4954
    2b94:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2b98:	434f7463 	movtmi	r7, #62563	; 0xf463
    2b9c:	54004d78 	strpl	r4, [r0], #-3448	; 0xd78
    2ba0:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2ba4:	0047414c 	subeq	r4, r7, ip, asr #2
    2ba8:	5f4d4954 	svcpl	0x004d4954
    2bac:	4b434f4c 	blmi	10d68e4 <__Stack_Size+0x10d64e4>
    2bb0:	6576654c 	ldrbvs	r6, [r6, #-1356]!	; 0x54c
    2bb4:	4954006c 	ldmdbmi	r4, {r2, r3, r5, r6}^
    2bb8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2bbc:	756f4374 	strbvc	r4, [pc, #-884]!	; 2850 <__Stack_Size+0x2450>
    2bc0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2bc4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bc8:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    2bcc:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    2bd0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2bd4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bd8:	5043495f 	subpl	r4, r3, pc, asr r9
    2bdc:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2be0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2be4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2be8:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    2bec:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    2bf0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2bf4:	4353505f 	cmpmi	r3, #95	; 0x5f
    2bf8:	6f6c6552 	svcvs	0x006c6552
    2bfc:	6f4d6461 	svcvs	0x004d6461
    2c00:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2c04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2c08:	6d437843 	stclvs	8, cr7, [r3, #-268]	; 0xfffffef4
    2c0c:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    2c10:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2c14:	65725074 	ldrbvs	r5, [r2, #-116]!	; 0x74
    2c18:	6c616373 	stclvs	3, cr6, [r1], #-460	; 0xfffffe34
    2c1c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2c20:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 2c28 <__Stack_Size+0x2828>
    2c24:	6142414d 	cmpvs	r2, sp, asr #2
    2c28:	54006573 	strpl	r6, [r0], #-1395	; 0x573
    2c2c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2c30:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2c34:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    2c38:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    2c3c:	54006665 	strpl	r6, [r0], #-1637	; 0x665
    2c40:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2c44:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2c48:	6c614874 	stclvs	8, cr4, [r1], #-464	; 0xfffffe30
    2c4c:	6e65536c 	cdpvs	3, 6, cr5, cr5, cr12, {3}
    2c50:	00726f73 	rsbseq	r6, r2, r3, ror pc
    2c54:	5f4d4954 	svcpl	0x004d4954
    2c58:	656e6547 	strbvs	r6, [lr, #-1351]!	; 0x547
    2c5c:	65746172 	ldrbvs	r6, [r4, #-370]!	; 0x172
    2c60:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    2c64:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2c68:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2c6c:	32434974 	subcc	r4, r3, #116, 18	; 0x1d0000
    2c70:	73657250 	cmnvc	r5, #80, 4
    2c74:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2c78:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2c7c:	6e455f4d 	cdpvs	15, 4, cr5, cr5, cr13, {2}
    2c80:	65646f63 	strbvs	r6, [r4, #-3939]!	; 0xf63
    2c84:	746e4972 	strbtvc	r4, [lr], #-2418	; 0x972
    2c88:	61667265 	cmnvs	r6, r5, ror #4
    2c8c:	6f436563 	svcvs	0x00436563
    2c90:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2c94:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2c98:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2c9c:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    2ca0:	72425f4d 	subvc	r5, r2, #308	; 0x134
    2ca4:	006b6165 	rsbeq	r6, fp, r5, ror #2
    2ca8:	5f4d4954 	svcpl	0x004d4954
    2cac:	504e434f 	subpl	r4, lr, pc, asr #6
    2cb0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2cb4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2cb8:	5f4d4954 	svcpl	0x004d4954
    2cbc:	45784954 	ldrbmi	r4, [r8, #-2388]!	; 0x954
    2cc0:	72657478 	rsbvc	r7, r5, #120, 8	; 0x78000000
    2cc4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    2cc8:	6f534b4c 	svcvs	0x00534b4c
    2ccc:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2cd0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2cd4:	31434f5f 	cmpcc	r3, pc, asr pc
    2cd8:	616c6f50 	cmnvs	ip, r0, asr pc
    2cdc:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2ce0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2ce4:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ce8:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 1fa7 <__Stack_Size+0x1ba7>
    2cec:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2cf0:	756f5365 	strbvc	r5, [pc, #-869]!	; 2993 <__Stack_Size+0x2593>
    2cf4:	00656372 	rsbeq	r6, r5, r2, ror r3
    2cf8:	5f4d4954 	svcpl	0x004d4954
    2cfc:	6e494349 	cdpvs	3, 4, cr4, cr9, cr9, {2}
    2d00:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    2d04:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    2d08:	33495400 	movtcc	r5, #37888	; 0x9400
    2d0c:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
    2d10:	00676966 	rsbeq	r6, r7, r6, ror #18
    2d14:	5f4d4954 	svcpl	0x004d4954
    2d18:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    2d1c:	4d726574 	cfldr64mi	mvdx6, [r2, #-464]!	; 0xfffffe30
    2d20:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
    2d24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d28:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2d2c:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2d30:	6d6f4374 	stclvs	3, cr4, [pc, #-464]!	; 2b68 <__Stack_Size+0x2768>
    2d34:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0x170
    2d38:	49540033 	ldmdbmi	r4, {r0, r1, r4, r5}^
    2d3c:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2d40:	4f726165 	svcmi	0x00726165
    2d44:	65523343 	ldrbvs	r3, [r2, #-835]	; 0x343
    2d48:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2d4c:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2d50:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    2d54:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2d58:	6f465f4d 	svcvs	0x00465f4d
    2d5c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    2d60:	4334434f 	teqmi	r4, #1006632961	; 0x3c000001
    2d64:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2d68:	696c0067 	stmdbvs	ip!, {r0, r1, r2, r5, r6}^
    2d6c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    2d70:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    2d74:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2d78:	5f783031 	svcpl	0x00783031
    2d7c:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    2d80:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
    2d84:	65475f4d 	strbvs	r5, [r7, #-3917]	; 0xf4d
    2d88:	756f4374 	strbvc	r4, [pc, #-884]!	; 2a1c <__Stack_Size+0x261c>
    2d8c:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2d90:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2d94:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    2d98:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2d9c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    2da0:	78450074 	stmdavc	r5, {r2, r4, r5, r6}^
    2da4:	47525474 			; <UNDEFINED> instruction: 0x47525474
    2da8:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    2dac:	54007265 	strpl	r7, [r0], #-613	; 0x265
    2db0:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2db4:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2db8:	616c5374 	smcvs	50484	; 0xc534
    2dbc:	6f4d6576 	svcvs	0x004d6576
    2dc0:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    2dc4:	555f4d49 	ldrbpl	r4, [pc, #-3401]	; 2083 <__Stack_Size+0x1c83>
    2dc8:	74616470 	strbtvc	r6, [r1], #-1136	; 0x470
    2dcc:	73694465 	cmnvc	r9, #1694498816	; 0x65000000
    2dd0:	656c6261 	strbvs	r6, [ip, #-609]!	; 0x261
    2dd4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2dd8:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2ddc:	4f5f4d49 	svcmi	0x005f4d49
    2de0:	61463143 	cmpvs	r6, r3, asr #2
    2de4:	6f437473 	svcvs	0x00437473
    2de8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2dec:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2df0:	4e434f5f 	mcrmi	15, 2, r4, cr3, cr15, {2}
    2df4:	656c6449 	strbvs	r6, [ip, #-1097]!	; 0x449
    2df8:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2dfc:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2e00:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2e04:	6e6f4352 	mcrvs	3, 3, r4, cr15, cr2, {2}
    2e08:	00676966 	rsbeq	r6, r7, r6, ror #18
    2e0c:	5f4d4954 	svcpl	0x004d4954
    2e10:	4e31434f 	cdpmi	3, 3, cr4, cr1, cr15, {2}
    2e14:	616c6f50 	cmnvs	ip, r0, asr pc
    2e18:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2e1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2e20:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    2e24:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    2e28:	43535043 	cmpmi	r3, #67	; 0x43
    2e2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e30:	6576455f 	ldrbvs	r4, [r6, #-1375]!	; 0x55f
    2e34:	6f53746e 	svcvs	0x0053746e
    2e38:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    2e3c:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2e40:	726d6363 	rsbvc	r6, sp, #-1946157055	; 0x8c000001
    2e44:	6d740031 	ldclvs	0, cr0, [r4, #-196]!	; 0xffffff3c
    2e48:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2e4c:	54003272 	strpl	r3, [r0], #-626	; 0x272
    2e50:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2e54:	6e6e6168 	powvsez	f6, f6, #0.0
    2e58:	54006c65 	strpl	r6, [r0], #-3173	; 0xc65
    2e5c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2e60:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2e64:	4d4f4374 	stclmi	3, cr4, [pc, #-464]	; 2c9c <__Stack_Size+0x289c>
    2e68:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2e6c:	5043435f 	subpl	r4, r3, pc, asr r3
    2e70:	6f6c6572 	svcvs	0x006c6572
    2e74:	6f436461 	svcvs	0x00436461
    2e78:	6f72746e 	svcvs	0x0072746e
    2e7c:	6369006c 	cmnvs	r9, #108	; 0x6c
    2e80:	6f70706f 	svcvs	0x0070706f
    2e84:	65746973 	ldrbvs	r6, [r4, #-2419]!	; 0x973
    2e88:	656c6573 	strbvs	r6, [ip, #-1395]!	; 0x573
    2e8c:	6f697463 	svcvs	0x00697463
    2e90:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2e94:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    2e98:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    2e9c:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    2ea0:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    2ea4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2ea8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2eac:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2eb0:	31434974 	hvccc	13460	; 0x3494
    2eb4:	73657250 	cmnvc	r5, #80, 4
    2eb8:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ebc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2ec0:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2ec4:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    2ec8:	65535f4d 	ldrbvs	r5, [r3, #-3917]	; 0xf4d
    2ecc:	33434974 	movtcc	r4, #14708	; 0x3974
    2ed0:	73657250 	cmnvc	r5, #80, 4
    2ed4:	656c6163 	strbvs	r6, [ip, #-355]!	; 0x163
    2ed8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2edc:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2ee0:	656c6553 	strbvs	r6, [ip, #-1363]!	; 0x553
    2ee4:	6f697463 	svcvs	0x00697463
    2ee8:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2eec:	54455f4d 	strbpl	r5, [r5], #-3917	; 0xf4d
    2ef0:	6f6c4352 	svcvs	0x006c4352
    2ef4:	6f4d6b63 	svcvs	0x004d6b63
    2ef8:	43316564 	teqmi	r1, #100, 10	; 0x19000000
    2efc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f00:	6d740067 	ldclvs	0, cr0, [r4, #-412]!	; 0xfffffe64
    2f04:	6d636370 	stclvs	3, cr6, [r3, #-448]!	; 0xfffffe40
    2f08:	54007872 	strpl	r7, [r0], #-2162	; 0x872
    2f0c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2f10:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2f14:	656e4f74 	strbvs	r4, [lr, #-3956]!	; 0xf74
    2f18:	736c7550 	cmnvc	ip, #80, 10	; 0x14000000
    2f1c:	646f4d65 	strbtvs	r4, [pc], #-3429	; 2f24 <__Stack_Size+0x2b24>
    2f20:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f24:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2f28:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2f2c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f30:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
    2f34:	756f534f 	strbvc	r5, [pc, #-847]!	; 2bed <__Stack_Size+0x27ed>
    2f38:	00656372 	rsbeq	r6, r5, r2, ror r3
    2f3c:	5f4d4954 	svcpl	0x004d4954
    2f40:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2f44:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    2f48:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2f4c:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2f50:	616c6f50 	cmnvs	ip, r0, asr pc
    2f54:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2f58:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2f5c:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2f60:	4d57506c 	ldclmi	0, cr5, [r7, #-432]	; 0xfffffe50
    2f64:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    2f68:	00737475 	rsbseq	r7, r3, r5, ror r4
    2f6c:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2f70:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2f74:	6f706574 	svcvs	0x00706574
    2f78:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2f7c:	54007974 	strpl	r7, [r0], #-2420	; 0x974
    2f80:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2f84:	43525444 	cmpmi	r2, #68, 8	; 0x44000000
    2f88:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2f8c:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2f90:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2f94:	4f726165 	svcmi	0x00726165
    2f98:	65523243 	ldrbvs	r3, [r2, #-579]	; 0x243
    2f9c:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    2fa0:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    2fa4:	74784578 	ldrbtvc	r4, [r8], #-1400	; 0x578
    2fa8:	616e7265 	cmnvs	lr, r5, ror #4
    2fac:	6f6c436c 	svcvs	0x006c436c
    2fb0:	6f436b63 	svcvs	0x00436b63
    2fb4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2fb8:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fbc:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    2fc0:	53726574 	cmnpl	r2, #116, 10	; 0x1d000000
    2fc4:	6576616c 	ldrbvs	r6, [r6, #-364]!	; 0x16c
    2fc8:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    2fcc:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fd0:	7475415f 	ldrbtvc	r4, [r5], #-351	; 0x15f
    2fd4:	74616d6f 	strbtvc	r6, [r1], #-3439	; 0xd6f
    2fd8:	754f6369 	strbvc	r6, [pc, #-873]	; 2c77 <__Stack_Size+0x2877>
    2fdc:	74757074 	ldrbtvc	r7, [r5], #-116	; 0x74
    2fe0:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    2fe4:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    2fe8:	6f747541 	svcvs	0x00747541
    2fec:	6f6c6572 	svcvs	0x006c6572
    2ff0:	54006461 	strpl	r6, [r0], #-1121	; 0x461
    2ff4:	4f5f4d49 	svcmi	0x005f4d49
    2ff8:	75707475 	ldrbvc	r7, [r0, #-1141]!	; 0x475
    2ffc:	74534e74 	ldrbvc	r4, [r3], #-3700	; 0xe74
    3000:	00657461 	rsbeq	r7, r5, r1, ror #8
    3004:	5f4d4954 	svcpl	0x004d4954
    3008:	43414d44 	movtmi	r4, #7492	; 0x1d44
    300c:	5400646d 	strpl	r6, [r0], #-1133	; 0x46d
    3010:	545f4d49 	ldrbpl	r4, [pc], #-3401	; 3018 <__Stack_Size+0x2c18>
    3014:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    3018:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    301c:	63757274 	cmnvs	r5, #116, 4	; 0x40000007
    3020:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    3024:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3028:	6f465f4d 	svcvs	0x00465f4d
    302c:	64656372 	strbtvs	r6, [r5], #-882	; 0x372
    3030:	4331434f 	teqmi	r1, #1006632961	; 0x3c000001
    3034:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3038:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    303c:	6f435f34 	svcvs	0x00435f34
    3040:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3044:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3048:	6165445f 	cmnvs	r5, pc, asr r4
    304c:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3050:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    3054:	65445f4d 	strbvs	r5, [r4, #-3917]	; 0xf4d
    3058:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    305c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3060:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    3064:	6c6f504e 	stclvs	0, cr5, [pc], #-312	; 2f34 <__Stack_Size+0x2b34>
    3068:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    306c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3070:	00676966 	rsbeq	r6, r7, r6, ror #18
    3074:	5f4d4954 	svcpl	0x004d4954
    3078:	5034434f 	eorspl	r4, r4, pc, asr #6
    307c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    3080:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    3084:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    3088:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    308c:	44425f4d 	strbmi	r5, [r2], #-3917	; 0xf4d
    3090:	74535254 	ldrbvc	r5, [r3], #-596	; 0x254
    3094:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    3098:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xe49
    309c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30a0:	656c435f 	strbvs	r4, [ip, #-863]!	; 0x35f
    30a4:	434f7261 	movtmi	r7, #62049	; 0xf261
    30a8:	66655231 			; <UNDEFINED> instruction: 0x66655231
    30ac:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30b0:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    30b4:	616c6f50 	cmnvs	ip, r0, asr pc
    30b8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    30bc:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    30c0:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    30c4:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 2383 <__Stack_Size+0x1f83>
    30c8:	52547478 	subspl	r7, r4, #120, 8	; 0x78000000
    30cc:	6c6f5047 	stclvs	0, cr5, [pc], #-284	; 2fb8 <__Stack_Size+0x2bb8>
    30d0:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    30d4:	49540079 	ldmdbmi	r4, {r0, r3, r4, r5, r6}^
    30d8:	57505f4d 	ldrbpl	r5, [r0, -sp, asr #30]
    30dc:	6f43494d 	svcvs	0x0043494d
    30e0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    30e4:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    30e8:	7465475f 	strbtvc	r4, [r5], #-1887	; 0x75f
    30ec:	74535449 	ldrbvc	r5, [r3], #-1097	; 0x449
    30f0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    30f4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    30f8:	00327263 	eorseq	r7, r2, r3, ror #4
    30fc:	5f4d4954 	svcpl	0x004d4954
    3100:	54005449 	strpl	r5, [r0], #-1097	; 0x449
    3104:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    3108:	6563726f 	strbvs	r7, [r3, #-623]!	; 0x26f
    310c:	33434f64 	movtcc	r4, #16228	; 0x3f64
    3110:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3114:	54006769 	strpl	r6, [r0], #-1897	; 0x769
    3118:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>
    311c:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    3120:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    3124:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    3128:	746c6946 	strbtvc	r6, [ip], #-2374	; 0x946
    312c:	54007265 	strpl	r7, [r0], #-613	; 0x265
    3130:	445f4d49 	ldrbmi	r4, [pc], #-3401	; 3138 <__Stack_Size+0x2d38>
    3134:	6f53414d 	svcvs	0x0053414d
    3138:	65637275 	strbvs	r7, [r3, #-629]!	; 0x275
    313c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
    3140:	6c65535f 	stclvs	3, cr5, [r5], #-380	; 0xfffffe84
    3144:	4d746365 	ldclmi	3, cr6, [r4, #-404]!	; 0xfffffe6c
    3148:	65747361 	ldrbvs	r7, [r4, #-865]!	; 0x361
    314c:	616c5372 	smcvs	50482	; 0xc532
    3150:	6f4d6576 	svcvs	0x004d6576
    3154:	54006564 	strpl	r6, [r0], #-1380	; 0x564
    3158:	535f4d49 	cmppl	pc, #4672	; 0x1240
    315c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    3160:	706e4974 	rsbvc	r4, lr, r4, ror r9
    3164:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    3168:	65676769 	strbvs	r6, [r7, #-1897]!	; 0x769
    316c:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    3170:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    3174:	6c6f5032 	stclvs	0, cr5, [pc], #-200	; 30b4 <__Stack_Size+0x2cb4>
    3178:	74697261 	strbtvc	r7, [r9], #-609	; 0x261
    317c:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    3180:	00676966 	rsbeq	r6, r7, r6, ror #18
    3184:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    3188:	5f6b6369 	svcpl	0x006b6369
    318c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    3190:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3194:	6c007265 	sfmvs	f7, 4, [r0], {101}	; 0x65
    3198:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    319c:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    31a0:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
    31a4:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    31a8:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    31ac:	6b636974 	blvs	18dd784 <__Stack_Size+0x18dd384>
    31b0:	5300632e 	movwpl	r6, #814	; 0x32e
    31b4:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    31b8:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    31bc:	6c467465 	cfstrdvs	mvd7, [r6], {101}	; 0x65
    31c0:	74536761 	ldrbvc	r6, [r3], #-1889	; 0x761
    31c4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    31c8:	73795300 	cmnvc	r9, #0, 6
    31cc:	6b636954 	blvs	18dd724 <__Stack_Size+0x18dd324>
    31d0:	414c465f 	cmpmi	ip, pc, asr r6
    31d4:	41430047 	cmpmi	r3, r7, asr #32
    31d8:	0042494c 	subeq	r4, r2, ip, asr #18
    31dc:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0x953
    31e0:	5f6b6369 	svcpl	0x006b6369
    31e4:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    31e8:	00666544 	rsbeq	r6, r6, r4, asr #10
    31ec:	4c525443 	cfldrdmi	mvd5, [r2], {67}	; 0x43
    31f0:	73795300 	cmnvc	r9, #0, 6
    31f4:	6b636954 	blvs	18dd74c <__Stack_Size+0x18dd34c>
    31f8:	756f435f 	strbvc	r4, [pc, #-863]!	; 2ea1 <__Stack_Size+0x2aa1>
    31fc:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3200:	73795300 	cmnvc	r9, #0, 6
    3204:	6b636954 	blvs	18dd75c <__Stack_Size+0x18dd35c>
    3208:	4b4c435f 	blmi	1313f8c <__Stack_Size+0x1313b8c>
    320c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    3210:	6f436563 	svcvs	0x00436563
    3214:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3218:	414f4c00 	cmpmi	pc, r0, lsl #24
    321c:	79530044 	ldmdbvc	r3, {r2, r6}^
    3220:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    3224:	4c435f6b 	mcrrmi	15, 6, r5, r3, cr11
    3228:	756f534b 	strbvc	r5, [pc, #-843]!	; 2ee5 <__Stack_Size+0x2ae5>
    322c:	00656372 	rsbeq	r6, r5, r2, ror r3
    3230:	65746e69 	ldrbvs	r6, [r4, #-3689]!	; 0xe69
    3234:	64726567 	ldrbtvs	r6, [r2], #-1383	; 0x567
    3238:	64697669 	strbtvs	r7, [r9], #-1641	; 0x669
    323c:	55007265 	strpl	r7, [r0, #-613]	; 0x265
    3240:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3244:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    3248:	53550041 	cmppl	r5, #65	; 0x41
    324c:	5f545241 	svcpl	0x00545241
    3250:	50746553 	rsbspl	r6, r4, r3, asr r5
    3254:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    3258:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    325c:	41535500 	cmpmi	r3, r0, lsl #10
    3260:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    3264:	72424e49 	subvc	r4, r2, #1168	; 0x490
    3268:	446b6165 	strbtmi	r6, [fp], #-357	; 0x165
    326c:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    3270:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    3274:	00687467 	rsbeq	r7, r8, r7, ror #8
    3278:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    327c:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    3280:	496b636f 	stmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^
    3284:	5474696e 	ldrbtpl	r6, [r4], #-2414	; 0x96e
    3288:	44657079 	strbtmi	r7, [r5], #-121	; 0x79
    328c:	55006665 	strpl	r6, [r0, #-1637]	; 0x665
    3290:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3294:	6c61485f 	stclvs	8, cr4, [r1], #-380	; 0xfffffe84
    3298:	70754466 	rsbsvc	r4, r5, r6, ror #8
    329c:	4378656c 	cmnmi	r8, #108, 10	; 0x1b000000
    32a0:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    32a4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    32a8:	6b61575f 	blvs	185902c <__Stack_Size+0x1858c2c>
    32ac:	00705565 	rsbseq	r5, r0, r5, ror #10
    32b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    32b4:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    32b8:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    32bc:	41535500 	cmpmi	r3, r0, lsl #10
    32c0:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>
    32c4:	53550054 	cmppl	r5, #84	; 0x54
    32c8:	5f545241 	svcpl	0x00545241
    32cc:	41447249 	cmpmi	r4, r9, asr #4
    32d0:	65646f4d 	strbvs	r6, [r4, #-3917]!	; 0xf4d
    32d4:	62706100 	rsbsvs	r6, r0, #0, 2
    32d8:	636f6c63 	cmnvs	pc, #25344	; 0x6300
    32dc:	5355006b 	cmppl	r5, #107	; 0x6b
    32e0:	5f545241 	svcpl	0x00545241
    32e4:	61656c43 	cmnvs	r5, r3, asr #24
    32e8:	50544972 	subspl	r4, r4, r2, ror r9
    32ec:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    32f0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    32f4:	53550074 	cmppl	r5, #116	; 0x74
    32f8:	5f545241 	svcpl	0x00545241
    32fc:	72617547 	rsbvc	r7, r1, #297795584	; 0x11c00000
    3300:	6d695464 	cfstrdvs	mvd5, [r9, #-400]!	; 0xfffffe70
    3304:	53550065 	cmppl	r5, #101	; 0x65
    3308:	5f545241 	svcpl	0x00545241
    330c:	424e494c 	submi	r4, lr, #76, 18	; 0x130000
    3310:	6b616572 	blvs	185c8e0 <__Stack_Size+0x185c4e0>
    3314:	65746544 	ldrbvs	r6, [r4, #-1348]!	; 0x544
    3318:	654c7463 	strbvs	r7, [ip, #-1123]	; 0x463
    331c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3320:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3324:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3328:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    332c:	414c465f 	cmpmi	ip, pc, asr r6
    3330:	53550047 	cmppl	r5, #71	; 0x47
    3334:	5f545241 	svcpl	0x00545241
    3338:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    333c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    3340:	72745374 	rsbsvc	r5, r4, #116, 6	; 0xd0000001
    3344:	00746375 	rsbseq	r6, r4, r5, ror r3
    3348:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    334c:	4d445f54 	stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0
    3350:	71655241 	cmnvc	r5, r1, asr #4
    3354:	41535500 	cmpmi	r3, r0, lsl #10
    3358:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    335c:	6b636f6c 	blvs	18df114 <__Stack_Size+0x18ded14>
    3360:	75727453 	ldrbvc	r7, [r2, #-1107]!	; 0x453
    3364:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    3368:	75007469 	strvc	r7, [r0, #-1129]	; 0x469
    336c:	74726173 	ldrbtvc	r6, [r2], #-371	; 0x173
    3370:	73616278 	cmnvc	r1, #120, 4	; 0x80000007
    3374:	43520065 	cmpmi	r2, #101	; 0x65
    3378:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    337c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3380:	74617453 	strbtvc	r7, [r1], #-1107	; 0x453
    3384:	55007375 	strpl	r7, [r0, #-885]	; 0x375
    3388:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    338c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3390:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3394:	00737365 	rsbseq	r7, r3, r5, ror #6
    3398:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    339c:	65535f54 	ldrbvs	r5, [r3, #-3924]	; 0xf54
    33a0:	61754774 	cmnvs	r5, r4, ror r7
    33a4:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    33a8:	5500656d 	strpl	r6, [r0, #-1389]	; 0x56d
    33ac:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33b0:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    33b4:	65724264 	ldrbvs	r4, [r2, #-612]!	; 0x264
    33b8:	55006b61 	strpl	r6, [r0, #-2913]	; 0xb61
    33bc:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    33c0:	696c0078 	stmdbvs	ip!, {r3, r4, r5, r6}^
    33c4:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    33c8:	74732f63 	ldrbtvc	r2, [r3], #-3939	; 0xf63
    33cc:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    33d0:	5f783031 	svcpl	0x00783031
    33d4:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
    33d8:	00632e74 	rsbeq	r2, r3, r4, ror lr
    33dc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    33e0:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    33e4:	74537469 	ldrbvc	r7, [r3], #-1129	; 0x469
    33e8:	74637572 	strbtvc	r7, [r3], #-1394	; 0x572
    33ec:	41535500 	cmpmi	r3, r0, lsl #10
    33f0:	415f5452 	cmpmi	pc, r2, asr r4	; <UNPREDICTABLE>
    33f4:	65726464 	ldrbvs	r6, [r2, #-1124]!	; 0x464
    33f8:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    33fc:	6f707469 	svcvs	0x00707469
    3400:	53550073 	cmppl	r5, #115	; 0x73
    3404:	5f545241 	svcpl	0x00545241
    3408:	41447249 	cmpmi	r4, r9, asr #4
    340c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    3410:	55006769 	strpl	r6, [r0, #-1897]	; 0x769
    3414:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3418:	6f6c435f 	svcvs	0x006c435f
    341c:	55006b63 	strpl	r6, [r0, #-2915]	; 0xb63
    3420:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3424:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    3428:	65766965 	ldrbvs	r6, [r6, #-2405]!	; 0x965
    342c:	6b615772 	blvs	18591fc <__Stack_Size+0x1858dfc>
    3430:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    3434:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    3438:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    343c:	4472495f 	ldrbtmi	r4, [r2], #-2399	; 0x95f
    3440:	646d4341 	strbtvs	r4, [sp], #-833	; 0x341
    3444:	41535500 	cmpmi	r3, r0, lsl #10
    3448:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}	; 0x52
    344c:	6d434e49 	stclvs	14, cr4, [r3, #-292]	; 0xfffffedc
    3450:	72660064 	rsbvc	r0, r6, #100	; 0x64
    3454:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    3458:	6c616e6f 	stclvs	14, cr6, [r1], #-444	; 0xfffffe44
    345c:	69766964 	ldmdbvs	r6!, {r2, r5, r6, r8, fp, sp, lr}^
    3460:	00726564 	rsbseq	r6, r2, r4, ror #10
    3464:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    3468:	6d535f54 	ldclvs	15, cr5, [r3, #-336]	; 0xfffffeb0
    346c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
    3470:	4e647261 	cdpmi	2, 6, cr7, cr4, cr1, {3}
    3474:	434b4341 	movtmi	r4, #45889	; 0xb341
    3478:	5500646d 	strpl	r6, [r0, #-1133]	; 0x46d
    347c:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    3480:	616d535f 	cmnvs	sp, pc, asr r3
    3484:	61437472 	hvcvs	14146	; 0x3742
    3488:	6d436472 	cfstrdvs	mvd6, [r3, #-456]	; 0xfffffe38
    348c:	53550064 	cmppl	r5, #100	; 0x64
    3490:	5f545241 	svcpl	0x00545241
    3494:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    3498:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    349c:	53550074 	cmppl	r5, #116	; 0x74
    34a0:	5f545241 	svcpl	0x00545241
    34a4:	656b6157 	strbvs	r6, [fp, #-343]!	; 0x157
    34a8:	6f437055 	svcvs	0x00437055
    34ac:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    34b0:	41535500 	cmpmi	r3, r0, lsl #10
    34b4:	505f5452 	subspl	r5, pc, r2, asr r4	; <UNPREDICTABLE>
    34b8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    34bc:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    34c0:	41535500 	cmpmi	r3, r0, lsl #10
    34c4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    34c8:	004c4f50 	subeq	r4, ip, r0, asr pc
    34cc:	616d7469 	cmnvs	sp, r9, ror #8
    34d0:	55006b73 	strpl	r6, [r0, #-2931]	; 0xb73
    34d4:	54524153 	ldrbpl	r4, [r2], #-339	; 0x153
    34d8:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    34dc:	74694274 	strbtvc	r4, [r9], #-628	; 0x274
    34e0:	61737500 	cmnvs	r3, r0, lsl #10
    34e4:	65727472 	ldrbvs	r7, [r2, #-1138]!	; 0x472
    34e8:	655f0067 	ldrbvs	r0, [pc, #-103]	; 3489 <__Stack_Size+0x3089>
    34ec:	63617473 	cmnvs	r1, #1929379840	; 0x73000000
    34f0:	655f006b 	ldrbvs	r0, [pc, #-107]	; 348d <__Stack_Size+0x308d>
    34f4:	00737362 	rsbseq	r7, r3, r2, ror #6
    34f8:	2f62696c 	svccs	0x0062696c
    34fc:	2f637273 	svccs	0x00637273
    3500:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    3504:	30316632 	eorscc	r6, r1, r2, lsr r6
    3508:	65765f78 	ldrbvs	r5, [r6, #-3960]!	; 0xf78
    350c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3510:	7000632e 	andvc	r6, r0, lr, lsr #6
    3514:	65446c75 	strbvs	r6, [r4, #-3189]	; 0xc75
    3518:	5f007473 	svcpl	0x00007473
    351c:	61646973 	smcvs	18067	; 0x4693
    3520:	70006174 	andvc	r6, r0, r4, ror r1
    3524:	72536c75 	subsvc	r6, r3, #29952	; 0x7500
    3528:	65520063 	ldrbvs	r0, [r2, #-99]	; 0x63
    352c:	5f746573 	svcpl	0x00746573
    3530:	646e6148 	strbtvs	r6, [lr], #-328	; 0x148
    3534:	0072656c 	rsbseq	r6, r2, ip, ror #10
    3538:	7362735f 	cmnvc	r2, #2080374785	; 0x7c000001
    353c:	735f0073 	cmpvc	pc, #115	; 0x73
    3540:	61746164 	cmnvs	r4, r4, ror #2
    3544:	705f6700 	subsvc	r6, pc, r0, lsl #14
    3548:	65566e66 	ldrbvs	r6, [r6, #-3686]	; 0xe66
    354c:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    3550:	655f0073 	ldrbvs	r0, [pc, #-115]	; 34e5 <__Stack_Size+0x30e5>
    3554:	61746164 	cmnvs	r4, r4, ror #2
    3558:	76615300 	strbtvc	r5, [r1], -r0, lsl #6
    355c:	61745365 	cmnvs	r4, r5, ror #6
    3560:	70006574 	andvc	r6, r0, r4, ror r5
    3564:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    3568:	6174535f 	cmnvs	r4, pc, asr r3
    356c:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    3570:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xf64
    3574:	73657571 	cmnvc	r5, #473956352	; 0x1c400000
    3578:	6c007374 	stcvs	3, cr7, [r0], {116}	; 0x74
    357c:	552f6269 	strpl	r6, [pc, #-617]!	; 331b <__Stack_Size+0x2f1b>
    3580:	6c5f4253 	lfmvs	f4, 2, [pc], {83}	; 0x53
    3584:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    3588:	752f6372 	strvc	r6, [pc, #-882]!	; 321e <__Stack_Size+0x2e1e>
    358c:	695f6273 	ldmdbvs	pc, {r0, r1, r4, r5, r6, r9, sp, lr}^	; <UNPREDICTABLE>
    3590:	2e74696e 	cdpcs	9, 7, cr6, cr4, cr14, {3}
    3594:	50450063 	subpl	r0, r5, r3, rrx
    3598:	65646e69 	strbvs	r6, [r4, #-3689]!	; 0xe69
    359c:	50700078 	rsbspl	r0, r0, r8, ror r0
    35a0:	65706f72 	ldrbvs	r6, [r0, #-3954]!	; 0xf72
    35a4:	00797472 	rsbseq	r7, r9, r2, ror r4
    35a8:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
    35ac:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
    35b0:	4154535f 	cmpmi	r4, pc, asr r3
    35b4:	5f004554 	svcpl	0x00004554
    35b8:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    35bc:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    35c0:	545f524f 	ldrbpl	r5, [pc], #-591	; 35c8 <__Stack_Size+0x31c8>
    35c4:	00455059 	subeq	r5, r5, r9, asr r0
    35c8:	2f62696c 	svccs	0x0062696c
    35cc:	5f425355 	svcpl	0x00425355
    35d0:	2f62696c 	svccs	0x0062696c
    35d4:	2f637273 	svccs	0x00637273
    35d8:	5f627375 	svcpl	0x00627375
    35dc:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xf63
    35e0:	5300632e 	movwpl	r6, #814	; 0x32e
    35e4:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    35e8:	5f647261 	svcpl	0x00647261
    35ec:	61656c43 	cmnvs	r5, r3, asr #24
    35f0:	61654672 	smcvs	21602	; 0x5462
    35f4:	65727574 	ldrbvs	r7, [r2, #-1396]!	; 0x574
    35f8:	53414c00 	movtpl	r4, #7168	; 0x1c00
    35fc:	554f5f54 	strbpl	r5, [pc, #-3924]	; 26b0 <__Stack_Size+0x22b0>
    3600:	41445f54 	cmpmi	r4, r4, asr pc
    3604:	4f004154 	svcmi	0x00004154
    3608:	5f307475 	svcpl	0x00307475
    360c:	636f7250 	cmnvs	pc, #80, 4
    3610:	00737365 	rsbseq	r7, r3, r5, ror #6
    3614:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0x954
    3618:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    361c:	75427000 	strbvc	r7, [r2, #-0]
    3620:	65470066 	strbvs	r0, [r7, #-102]	; 0x66
    3624:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3628:	64644178 	strbtvs	r4, [r4], #-376	; 0x178
    362c:	74530072 	ldrbvc	r0, [r3], #-114	; 0x72
    3630:	61646e61 	cmnvs	r4, r1, ror #28
    3634:	475f6472 			; <UNDEFINED> instruction: 0x475f6472
    3638:	6f437465 	svcvs	0x00437465
    363c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    3640:	74617275 	strbtvc	r7, [r1], #-629	; 0x275
    3644:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    3648:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    364c:	445f4749 	ldrbmi	r4, [pc], #-1865	; 3654 <__Stack_Size+0x3254>
    3650:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3654:	4f545049 	svcmi	0x00545049
    3658:	65520052 	ldrbvs	r0, [r2, #-82]	; 0x52
    365c:	76726573 			; <UNDEFINED> instruction: 0x76726573
    3660:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
    3664:	505f306e 	subspl	r3, pc, lr, rrx
    3668:	65636f72 	strbvs	r6, [r3, #-3954]!	; 0xf72
    366c:	53007373 	movwpl	r7, #883	; 0x373
    3670:	465f5445 	ldrbmi	r5, [pc], -r5, asr #8
    3674:	55544145 	ldrbpl	r4, [r4, #-325]	; 0x145
    3678:	5f004552 	svcpl	0x00004552
    367c:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    3680:	5f455255 	svcpl	0x00455255
    3684:	454c4553 	strbmi	r4, [ip, #-1363]	; 0x553
    3688:	524f5443 	subpl	r5, pc, #1124073472	; 0x43000000
    368c:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3690:	5f454349 	svcpl	0x00454349
    3694:	4f4d4552 	svcmi	0x004d4552
    3698:	575f4554 			; <UNDEFINED> instruction: 0x575f4554
    369c:	55454b41 	strbpl	r4, [r5, #-2881]	; 0xb41
    36a0:	41570050 	cmpmi	r7, r0, asr r0
    36a4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36a8:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    36ac:	554f5f53 	strbpl	r5, [pc, #-3923]	; 2761 <__Stack_Size+0x2361>
    36b0:	41570054 	cmpmi	r7, r4, asr r0
    36b4:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    36b8:	50555445 	subspl	r5, r5, r5, asr #8
    36bc:	66666f00 	strbtvs	r6, [r6], -r0, lsl #30
    36c0:	00746573 	rsbseq	r6, r4, r3, ror r5
    36c4:	5453414c 	ldrbpl	r4, [r3], #-332	; 0x14c
    36c8:	5f4e495f 	svcpl	0x004e495f
    36cc:	41544144 	cmpmi	r4, r4, asr #2
    36d0:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    36d4:	4444415f 	strbmi	r4, [r4], #-351	; 0x15f
    36d8:	53534552 	cmppl	r3, #343932928	; 0x14800000
    36dc:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    36e0:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    36e4:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    36e8:	61745300 	cmnvs	r4, r0, lsl #6
    36ec:	49737574 	ldmdbmi	r3!, {r2, r4, r5, r6, r8, sl, ip, sp, lr}^
    36f0:	006f666e 	rsbeq	r6, pc, lr, ror #12
    36f4:	41544f54 	cmpmi	r4, r4, asr pc
    36f8:	52735f4c 	rsbspl	r5, r3, #76, 30	; 0x130
    36fc:	45555145 	ldrbmi	r5, [r5, #-325]	; 0x145
    3700:	77005453 	smlsdvc	r0, r3, r4, r5
    3704:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xe49
    3708:	73003078 	movwvc	r3, #120	; 0x78
    370c:	5f657661 	svcpl	0x00657661
    3710:	6e654c77 	mcrvs	12, 3, r4, cr5, cr7, {3}
    3714:	00687467 	rsbeq	r7, r8, r7, ror #8
    3718:	74697865 	strbtvc	r7, [r9], #-2149	; 0x865
    371c:	446f4e5f 	strbtmi	r4, [pc], #-3679	; 3724 <__Stack_Size+0x3324>
    3720:	5f617461 	svcpl	0x00617461
    3724:	75746553 	ldrbvc	r6, [r4, #-1363]!	; 0x553
    3728:	53003070 	movwpl	r3, #112	; 0x70
    372c:	445f5445 	ldrbmi	r5, [pc], #-1093	; 3734 <__Stack_Size+0x3334>
    3730:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3734:	4f545049 	svcmi	0x00545049
    3738:	61440052 	qdaddvs	r0, r2, r4
    373c:	4d5f6174 	ldfmie	f6, [pc, #-464]	; 3574 <__Stack_Size+0x3174>
    3740:	4d5f6c75 	ldclmi	12, cr6, [pc, #-468]	; 3574 <__Stack_Size+0x3174>
    3744:	61507861 	cmpvs	r0, r1, ror #16
    3748:	74656b63 	strbtvc	r6, [r5], #-2915	; 0xb63
    374c:	657a6953 	ldrbvs	r6, [sl, #-2387]!	; 0x953
    3750:	50457000 	subpl	r7, r5, r0
    3754:	6f666e69 	svcvs	0x00666e69
    3758:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    375c:	474e4954 	smlsldmi	r4, lr, r4, r9
    3760:	0050555f 	subseq	r5, r0, pc, asr r5
    3764:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    3768:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    376c:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    3770:	50646e45 	rsbpl	r6, r4, r5, asr #28
    3774:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3778:	74616546 	strbtvc	r6, [r1], #-1350	; 0x546
    377c:	00657275 	rsbeq	r7, r5, r5, ror r2
    3780:	74736f50 	ldrbtvc	r6, [r3], #-3920	; 0xf50
    3784:	72505f30 	subsvc	r5, r0, #48, 30	; 0xc0
    3788:	7365636f 	cmnvc	r5, #-1140850687	; 0xbc000001
    378c:	4e450073 	mcrmi	0, 2, r0, cr5, cr3, {3}
    3790:	494f5044 	stmdbmi	pc, {r2, r6, ip, lr}^	; <UNPREDICTABLE>
    3794:	535f544e 	cmppl	pc, #1308622848	; 0x4e000000
    3798:	4c4c4154 	stfmie	f4, [ip], {84}	; 0x54
    379c:	54454700 	strbpl	r4, [r5], #-1792	; 0x700
    37a0:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    37a4:	41465245 	cmpmi	r6, r5, asr #4
    37a8:	77004543 	strvc	r4, [r0, -r3, asr #10]
    37ac:	756c6156 	strbvc	r6, [ip, #-342]!	; 0x156
    37b0:	42003165 	andmi	r3, r0, #1073741849	; 0x40000019
    37b4:	53657479 	cmnpl	r5, #2030043136	; 0x79000000
    37b8:	00706177 	rsbseq	r6, r0, r7, ror r1
    37bc:	61656c43 	cmnvs	r5, r3, asr #24
    37c0:	4f544472 	svcmi	0x00544472
    37c4:	58525f47 	ldmdapl	r2, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    37c8:	76617300 	strbtvc	r7, [r1], -r0, lsl #6
    37cc:	4c725f65 	ldclmi	15, cr5, [r2], #-404	; 0xfffffe6c
    37d0:	74676e65 	strbtvc	r6, [r7], #-3685	; 0xe65
    37d4:	4c430068 	mcrrmi	0, 6, r0, r3, cr8
    37d8:	5f524145 	svcpl	0x00524145
    37dc:	54414546 	strbpl	r4, [r1], #-1350	; 0x546
    37e0:	00455255 	subeq	r5, r5, r5, asr r2
    37e4:	4c415453 	cfstrdmi	mvd5, [r1], {83}	; 0x53
    37e8:	0044454c 	subeq	r4, r4, ip, asr #10
    37ec:	61746144 	cmnvs	r4, r4, asr #2
    37f0:	67617453 			; <UNDEFINED> instruction: 0x67617453
    37f4:	74754f65 	ldrbtvc	r4, [r5], #-3941	; 0xf65
    37f8:	54455300 	strbpl	r5, [r5], #-768	; 0x300
    37fc:	544e495f 	strbpl	r4, [lr], #-2399	; 0x95f
    3800:	41465245 	cmpmi	r6, r5, asr #4
    3804:	53004543 	movwpl	r4, #1347	; 0x543
    3808:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    380c:	5f647261 	svcpl	0x00647261
    3810:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    3814:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    3818:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    381c:	6c655200 	sfmvs	f5, 2, [r5], #-0
    3820:	64657461 	strbtvs	r7, [r5], #-1121	; 0x461
    3824:	646e455f 	strbtvs	r4, [lr], #-1375	; 0x55f
    3828:	6e696f70 	mcrvs	15, 3, r6, cr9, cr0, {3}
    382c:	45470074 	strbmi	r0, [r7, #-116]	; 0x74
    3830:	45445f54 	strbmi	r5, [r4, #-3924]	; 0xf54
    3834:	49524353 	ldmdbmi	r2, {r0, r1, r4, r6, r8, r9, lr}^
    3838:	524f5450 	subpl	r5, pc, #80, 8	; 0x50000000
    383c:	52545300 	subspl	r5, r4, #0, 6
    3840:	5f474e49 	svcpl	0x00474e49
    3844:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3848:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    384c:	4400524f 	strmi	r5, [r0], #-591	; 0x24f
    3850:	53617461 	cmnpl	r1, #1627389952	; 0x61000000
    3854:	65676174 	strbvs	r6, [r7, #-372]!	; 0x174
    3858:	43006e49 	movwmi	r6, #3657	; 0xe49
    385c:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3860:	474f5444 	strbmi	r5, [pc, -r4, asr #8]
    3864:	0058545f 	subseq	r5, r8, pc, asr r4
    3868:	6552775f 	ldrbvs	r7, [r2, #-1887]	; 0x75f
    386c:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
    3870:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3874:	5f307075 	svcpl	0x00307075
    3878:	636f7250 	cmnvs	pc, #80, 4
    387c:	00737365 	rsbseq	r7, r3, r5, ror #6
    3880:	65707845 	ldrbvs	r7, [r0, #-2117]!	; 0x845
    3884:	535f7463 	cmppl	pc, #1660944384	; 0x63000000
    3888:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    388c:	754f5f73 	strbvc	r5, [pc, #-3955]	; 2921 <__Stack_Size+0x2521>
    3890:	41570074 	cmpmi	r7, r4, ror r0
    3894:	535f5449 	cmppl	pc, #1224736768	; 0x49000000
    3898:	55544154 	ldrbpl	r4, [r4, #-340]	; 0x154
    389c:	4e495f53 	mcrmi	15, 2, r5, cr9, cr3, {2}
    38a0:	55415000 	strbpl	r5, [r1, #-0]
    38a4:	53004553 	movwpl	r4, #1363	; 0x553
    38a8:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    38ac:	5f647261 	svcpl	0x00647261
    38b0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    38b4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    38b8:	65636166 	strbvs	r6, [r3, #-358]!	; 0x166
    38bc:	71655200 	cmnvc	r5, r0, lsl #4
    38c0:	74736575 	ldrbtvc	r6, [r3], #-1397	; 0x575
    38c4:	006f4e5f 	rsbeq	r4, pc, pc, asr lr	; <UNPREDICTABLE>
    38c8:	6e617453 	mcrvs	4, 3, r7, cr1, cr3, {2}
    38cc:	64726164 	ldrbtvs	r6, [r2], #-356	; 0x164
    38d0:	7465535f 	strbtvc	r5, [r5], #-863	; 0x35f
    38d4:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    38d8:	65466563 	strbvs	r6, [r6, #-1379]	; 0x563
    38dc:	72757461 	rsbsvc	r7, r5, #1627389952	; 0x61000000
    38e0:	59530065 	ldmdbpl	r3, {r0, r2, r5, r6}^
    38e4:	5f48434e 	svcpl	0x0048434e
    38e8:	4d415246 	sfmmi	f5, 2, [r1, #-280]	; 0xfffffee8
    38ec:	4d500045 	ldclmi	0, cr0, [r0, #-276]	; 0xfffffeec
    38f0:	556f5441 	strbpl	r5, [pc, #-1089]!	; 34b7 <__Stack_Size+0x30b7>
    38f4:	42726573 	rsbsmi	r6, r2, #482344960	; 0x1cc00000
    38f8:	65666675 	strbvs	r6, [r6, #-1653]!	; 0x675
    38fc:	706f4372 	rsbvc	r4, pc, r2, ror r3	; <UNPREDICTABLE>
    3900:	44700079 	ldrbtmi	r0, [r0], #-121	; 0x79
    3904:	00637365 	rsbeq	r7, r3, r5, ror #6
    3908:	5f544547 	svcpl	0x00544547
    390c:	54415453 	strbpl	r5, [r1], #-1107	; 0x453
    3910:	45005355 	strmi	r5, [r0, #-853]	; 0x355
    3914:	4f50444e 	svcmi	0x0050444e
    3918:	5f544e49 	svcpl	0x00544e49
    391c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3920:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3924:	5200524f 	andpl	r5, r0, #-268435452	; 0xf0000004
    3928:	6c757365 	ldclvs	3, cr7, [r5], #-404	; 0xfffffe6c
    392c:	61530074 	cmpvs	r3, r4, ror r0
    3930:	53526576 	cmppl	r2, #494927872	; 0x1d800000
    3934:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3938:	544e4900 	strbpl	r4, [lr], #-2304	; 0x900
    393c:	41465245 	cmpmi	r6, r5, asr #4
    3940:	445f4543 	ldrbmi	r4, [pc], #-1347	; 3948 <__Stack_Size+0x3548>
    3944:	52435345 	subpl	r5, r3, #335544321	; 0x14000001
    3948:	4f545049 	svcmi	0x00545049
    394c:	44700052 	ldrbtmi	r0, [r0], #-82	; 0x52
    3950:	47007665 	strmi	r7, [r0, -r5, ror #12]
    3954:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    3958:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    395c:	41525547 	cmpmi	r2, r7, asr #10
    3960:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    3964:	56454400 	strbpl	r4, [r5], -r0, lsl #8
    3968:	5f454349 	svcpl	0x00454349
    396c:	43534544 	cmpmi	r3, #68, 10	; 0x11000000
    3970:	54504952 	ldrbpl	r4, [r0], #-2386	; 0x952
    3974:	5300524f 	movwpl	r5, #591	; 0x24f
    3978:	646e6174 	strbtvs	r6, [lr], #-372	; 0x174
    397c:	5f647261 	svcpl	0x00647261
    3980:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    3984:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3988:	61530073 	cmpvs	r3, r3, ror r0
    398c:	53546576 	cmppl	r4, #494927872	; 0x1d800000
    3990:	65746174 	ldrbvs	r6, [r4, #-372]!	; 0x174
    3994:	61745300 	cmnvs	r4, r0, lsl #6
    3998:	7261646e 	rsbvc	r6, r1, #1845493760	; 0x6e000000
    399c:	65535f64 	ldrbvs	r5, [r3, #-3940]	; 0xf64
    39a0:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
    39a4:	75676966 	strbvc	r6, [r7, #-2406]!	; 0x966
    39a8:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
    39ac:	53006e6f 	movwpl	r6, #3695	; 0xe6f
    39b0:	435f5445 	cmpmi	pc, #1157627904	; 0x45000000
    39b4:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    39b8:	41525547 	cmpmi	r2, r7, asr #10
    39bc:	4e4f4954 	mcrmi	9, 2, r4, cr15, cr4, {2}
    39c0:	504f4e00 	subpl	r4, pc, r0, lsl #28
    39c4:	6f72505f 	svcvs	0x0072505f
    39c8:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    39cc:	55627000 	strbpl	r7, [r2, #-0]!
    39d0:	75427273 	strbvc	r7, [r2, #-627]	; 0x273
    39d4:	4e770066 	cdpmi	0, 7, cr0, cr7, cr6, {3}
    39d8:	65747942 	ldrbvs	r7, [r4, #-2370]!	; 0x942
    39dc:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0x73
    39e0:	0031706d 	eorseq	r7, r1, sp, rrx
    39e4:	706d6574 	rsbvc	r6, sp, r4, ror r5
    39e8:	50770032 	rsbspl	r0, r7, r2, lsr r0
    39ec:	7542414d 	strbvc	r4, [r2, #-333]	; 0x14d
    39f0:	64644166 	strbtvs	r4, [r4], #-358	; 0x166
    39f4:	64700072 	ldrbtvs	r0, [r0], #-114	; 0x72
    39f8:	6c615677 	stclvs	6, cr5, [r1], #-476	; 0xfffffe24
    39fc:	62696c00 	rsbvs	r6, r9, #0, 24
    3a00:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3a04:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3a08:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3a0c:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3a10:	6d656d5f 	stclvs	13, cr6, [r5, #-380]!	; 0xfffffe84
    3a14:	4500632e 	strmi	r6, [r0, #-814]	; 0x32e
    3a18:	42445f50 	submi	r5, r4, #80, 30	; 0x140
    3a1c:	455f4655 	ldrbmi	r4, [pc, #-1621]	; 33cf <__Stack_Size+0x2fcf>
    3a20:	62005252 	andvs	r5, r0, #536870917	; 0x20000005
    3a24:	706d6554 	rsbvc	r6, sp, r4, asr r5
    3a28:	676f5400 	strbvs	r5, [pc, -r0, lsl #8]!
    3a2c:	44656c67 	strbtmi	r6, [r5], #-3175	; 0xc67
    3a30:	5f474f54 	svcpl	0x00474f54
    3a34:	43005852 	movwmi	r5, #2130	; 0x852
    3a38:	7261656c 	rsbvc	r6, r1, #108, 10	; 0x1b000000
    3a3c:	6f445045 	svcvs	0x00445045
    3a40:	656c6275 	strbvs	r6, [ip, #-629]!	; 0x275
    3a44:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3a48:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3a4c:	42415442 	submi	r5, r1, #1107296256	; 0x42000000
    3a50:	5300454c 	movwpl	r4, #1356	; 0x54c
    3a54:	53497465 	movtpl	r7, #37989	; 0x9465
    3a58:	53005254 	movwpl	r5, #596	; 0x254
    3a5c:	50457465 	subpl	r7, r5, r5, ror #8
    3a60:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3a64:	00737365 	rsbseq	r7, r3, r5, ror #6
    3a68:	70646e45 	rsbvc	r6, r4, r5, asr #28
    3a6c:	746e696f 	strbtvc	r6, [lr], #-2415	; 0x96f
    3a70:	4f54445f 	svcmi	0x0054445f
    3a74:	74535f47 	ldrbvc	r5, [r3], #-3911	; 0xf47
    3a78:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3a7c:	50455f00 	subpl	r5, r5, r0, lsl #30
    3a80:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3a84:	49445f46 	stmdbmi	r4, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^
    3a88:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a8c:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3a90:	65530052 	ldrbvs	r0, [r3, #-82]	; 0x52
    3a94:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3a98:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3a9c:	6f433166 	svcvs	0x00433166
    3aa0:	00746e75 	rsbseq	r6, r4, r5, ror lr
    3aa4:	6c424e77 	mcrrvs	14, 7, r4, r2, cr7
    3aa8:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    3aac:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3ab0:	50444e45 	subpl	r4, r4, r5, asr #28
    3ab4:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3ab8:	5f504500 	svcpl	0x00504500
    3abc:	46554244 	ldrbmi	r4, [r5], -r4, asr #4
    3ac0:	004e495f 	subeq	r4, lr, pc, asr r9
    3ac4:	61656c43 	cmnvs	r5, r3, asr #24
    3ac8:	5f504572 	svcpl	0x00504572
    3acc:	444e494b 	strbmi	r4, [lr], #-2379	; 0x94b
    3ad0:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3ad4:	50457261 	subpl	r7, r5, r1, ror #4
    3ad8:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3adc:	0058545f 	subseq	r5, r8, pc, asr r4
    3ae0:	64644162 	strbtvs	r4, [r4], #-354	; 0x162
    3ae4:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3ae8:	544e4374 	strbpl	r4, [lr], #-884	; 0x374
    3aec:	64700052 	ldrbtvs	r0, [r0], #-82	; 0x52
    3af0:	67655277 			; <UNDEFINED> instruction: 0x67655277
    3af4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3af8:	00524e46 	subseq	r4, r2, r6, asr #28
    3afc:	70795477 	rsbsvc	r5, r9, r7, ror r4
    3b00:	65470065 	strbvs	r0, [r7, #-101]	; 0x65
    3b04:	44414474 	strbmi	r4, [r1], #-1140	; 0x474
    3b08:	47005244 	strmi	r5, [r0, -r4, asr #4]
    3b0c:	50457465 	subpl	r7, r5, r5, ror #8
    3b10:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b14:	41306675 	teqmi	r0, r5, ror r6
    3b18:	00726464 	rsbseq	r6, r2, r4, ror #8
    3b1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3b20:	53785450 	cmnpl	r8, #80, 8	; 0x50000000
    3b24:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3b28:	65530073 	ldrbvs	r0, [r3, #-115]	; 0x73
    3b2c:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3b30:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3b34:	64416666 	strbvs	r6, [r1], #-1638	; 0x666
    3b38:	47007264 	strmi	r7, [r0, -r4, ror #4]
    3b3c:	50457465 	subpl	r7, r5, r5, ror #8
    3b40:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3b44:	69446675 	stmdbvs	r4, {r0, r2, r4, r5, r6, r9, sl, sp, lr}^
    3b48:	696c0072 	stmdbvs	ip!, {r1, r4, r5, r6}^
    3b4c:	53552f62 	cmppl	r5, #392	; 0x188
    3b50:	696c5f42 	stmdbvs	ip!, {r1, r6, r8, r9, sl, fp, ip, lr}^
    3b54:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    3b58:	73752f63 	cmnvc	r5, #396	; 0x18c
    3b5c:	65725f62 	ldrbvs	r5, [r2, #-3938]!	; 0xf62
    3b60:	632e7367 	teqvs	lr, #-1677721599	; 0x9c000001
    3b64:	77537700 	ldrbvc	r7, [r3, -r0, lsl #14]
    3b68:	65470057 	strbvs	r0, [r7, #-87]	; 0x57
    3b6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3b70:	61745378 	cmnvs	r4, r8, ror r3
    3b74:	00737574 	rsbseq	r7, r3, r4, ror r5
    3b78:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3b7c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3b80:	30667542 	rsbcc	r7, r6, r2, asr #10
    3b84:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3b88:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3b8c:	44444144 	strbmi	r4, [r4], #-324	; 0x144
    3b90:	45620052 	strbmi	r0, [r2, #-82]!	; 0x52
    3b94:	6d754e70 	ldclvs	14, cr4, [r5, #-448]!	; 0xfffffe40
    3b98:	656c4300 	strbvs	r4, [ip, #-768]!	; 0x300
    3b9c:	50457261 	subpl	r7, r5, r1, ror #4
    3ba0:	5254435f 	subspl	r4, r4, #2080374785	; 0x7c000001
    3ba4:	0058525f 	subseq	r5, r8, pc, asr r2
    3ba8:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3bac:	756f4350 	strbvc	r4, [pc, #-848]!	; 3864 <__Stack_Size+0x3464>
    3bb0:	7852746e 	ldmdavc	r2, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    3bb4:	00676552 	rsbeq	r6, r7, r2, asr r5
    3bb8:	67676f54 			; <UNDEFINED> instruction: 0x67676f54
    3bbc:	5444656c 	strbpl	r6, [r4], #-1388	; 0x56c
    3bc0:	545f474f 	ldrbpl	r4, [pc], #-1871	; 3bc8 <__Stack_Size+0x37c8>
    3bc4:	42770058 	rsbsmi	r0, r7, #88	; 0x58
    3bc8:	41306675 	teqmi	r0, r5, ror r6
    3bcc:	00726464 	rsbseq	r6, r2, r4, ror #8
    3bd0:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
    3bd4:	61745378 	cmnvs	r4, r8, ror r3
    3bd8:	74536c6c 	ldrbvc	r6, [r3], #-3180	; 0xc6c
    3bdc:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    3be0:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3be4:	62445045 	subvs	r5, r4, #69	; 0x45
    3be8:	6675426c 	ldrbtvs	r4, [r5], -ip, ror #4
    3bec:	756f4330 	strbvc	r4, [pc, #-816]!	; 38c4 <__Stack_Size+0x34c4>
    3bf0:	5300746e 	movwpl	r7, #1134	; 0x46e
    3bf4:	50457465 	subpl	r7, r5, r5, ror #8
    3bf8:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3bfc:	43306675 	teqmi	r0, #122683392	; 0x7500000
    3c00:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c04:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c08:	74537854 	ldrbvc	r7, [r3], #-2132	; 0x854
    3c0c:	536c6c61 	cmnpl	ip, #24832	; 0x6100
    3c10:	75746174 	ldrbvc	r6, [r4, #-372]!	; 0x174
    3c14:	50450073 	subpl	r0, r5, r3, ror r0
    3c18:	5542445f 	strbpl	r4, [r2, #-1119]	; 0x45f
    3c1c:	554f5f46 	strbpl	r5, [pc, #-3910]	; 2cde <__Stack_Size+0x28de>
    3c20:	44620054 	strbtmi	r0, [r2], #-84	; 0x54
    3c24:	47007269 	strmi	r7, [r0, -r9, ror #4]
    3c28:	50457465 	subpl	r7, r5, r5, ror #8
    3c2c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c30:	43316675 	teqmi	r1, #122683392	; 0x7500000
    3c34:	746e756f 	strbtvc	r7, [lr], #-1391	; 0x56f
    3c38:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3c3c:	64415045 	strbvs	r5, [r1], #-69	; 0x45
    3c40:	73657264 	cmnvc	r5, #100, 4	; 0x40000006
    3c44:	6f540073 	svcvs	0x00540073
    3c48:	64726f57 	ldrbtvs	r6, [r2], #-3927	; 0xf57
    3c4c:	74655300 	strbtvc	r5, [r5], #-768	; 0x300
    3c50:	6174535f 	cmnvs	r4, pc, asr r3
    3c54:	5f737574 	svcpl	0x00737574
    3c58:	0074754f 	rsbseq	r7, r4, pc, asr #10
    3c5c:	64644177 	strbtvs	r4, [r4], #-375	; 0x177
    3c60:	65470072 	strbvs	r0, [r7, #-114]	; 0x72
    3c64:	54534974 	ldrbpl	r4, [r3], #-2420	; 0x974
    3c68:	65470052 	strbvs	r0, [r7, #-82]	; 0x52
    3c6c:	52504574 	subspl	r4, r0, #116, 10	; 0x1d000000
    3c70:	756f4378 	strbvc	r4, [pc, #-888]!	; 3900 <__Stack_Size+0x3500>
    3c74:	4700746e 	strmi	r7, [r0, -lr, ror #8]
    3c78:	50457465 	subpl	r7, r5, r5, ror #8
    3c7c:	426c6244 	rsbmi	r6, ip, #68, 4	; 0x40000004
    3c80:	41316675 	teqmi	r1, r5, ror r6
    3c84:	00726464 	rsbseq	r6, r2, r4, ror #8
    3c88:	45746553 	ldrbmi	r6, [r4, #-1363]!	; 0x553
    3c8c:	6c624450 	cfstrdvs	mvd4, [r2], #-320	; 0xfffffec0
    3c90:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    3c94:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3c98:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3c9c:	756f4474 	strbvc	r4, [pc, #-1140]!	; 3830 <__Stack_Size+0x3430>
    3ca0:	42656c42 	rsbmi	r6, r5, #16896	; 0x4200
    3ca4:	45666675 	strbmi	r6, [r6, #-1653]!	; 0x675
    3ca8:	61745350 	cmnvs	r4, r0, asr r3
    3cac:	77006c6c 	strvc	r6, [r0, -ip, ror #24]
    3cb0:	56676552 			; <UNDEFINED> instruction: 0x56676552
    3cb4:	65756c61 	ldrbvs	r6, [r5, #-3169]!	; 0xc61
    3cb8:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cbc:	50444e45 	subpl	r4, r4, r5, asr #28
    3cc0:	544e494f 	strbpl	r4, [lr], #-2383	; 0x94f
    3cc4:	74654700 	strbtvc	r4, [r5], #-1792	; 0x700
    3cc8:	78545045 	ldmdavc	r4, {r0, r2, r6, ip, lr}^
    3ccc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    3cd0:	65530074 	ldrbvs	r0, [r3, #-116]	; 0x74
    3cd4:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cd8:	75426c62 	strbvc	r6, [r2, #-3170]	; 0xc62
    3cdc:	64413166 	strbvs	r3, [r1], #-358	; 0x166
    3ce0:	53007264 	movwpl	r7, #612	; 0x264
    3ce4:	50457465 	subpl	r7, r5, r5, ror #8
    3ce8:	4e494b5f 	vmovmi.8	d9[2], r4
    3cec:	65530044 	ldrbvs	r0, [r3, #-68]	; 0x44
    3cf0:	44504574 	ldrbmi	r4, [r0], #-1396	; 0x574
    3cf4:	6c62756f 	cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44
    3cf8:	66754265 	ldrbtvs	r4, [r5], -r5, ror #4
    3cfc:	52770066 	rsbspl	r0, r7, #102	; 0x66
    3d00:	77007465 	strvc	r7, [r0, -r5, ror #8]
    3d04:	31667542 	cmncc	r6, r2, asr #10
    3d08:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    3d0c:	65724600 	ldrbvs	r4, [r2, #-1536]!	; 0x600
    3d10:	65735565 	ldrbvs	r5, [r3, #-1381]!	; 0x565
    3d14:	66754272 			; <UNDEFINED> instruction: 0x66754272
    3d18:	00726566 	rsbseq	r6, r2, r6, ror #10
    3d1c:	45746547 	ldrbmi	r6, [r4, #-1351]!	; 0x547
    3d20:	70795450 	rsbsvc	r5, r9, r0, asr r4
    3d24:	45620065 	strbmi	r0, [r2, #-101]!	; 0x65
    3d28:	64644170 	strbtvs	r4, [r4], #-368	; 0x170
    3d2c:	61440072 	hvcvs	16386	; 0x4002
    3d30:	654c6174 	strbvs	r6, [ip, #-372]	; 0x174
    3d34:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    3d38:	75427000 	strbvc	r7, [r2, #-0]
    3d3c:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    3d40:	6e696f50 	mcrvs	15, 3, r6, cr9, cr0, {2}
    3d44:	00726574 	rsbseq	r6, r2, r4, ror r5
    3d48:	2f62696c 	svccs	0x0062696c
    3d4c:	5f425355 	svcpl	0x00425355
    3d50:	2f62696c 	svccs	0x0062696c
    3d54:	2f637273 	svccs	0x00637273
    3d58:	5f627375 	svcpl	0x00627375
    3d5c:	2e6c6973 	mcrcs	9, 3, r6, cr12, cr3, {3}
    3d60:	54430063 	strbpl	r0, [r3], #-99	; 0x63
    3d64:	50485f52 	subpl	r5, r8, r2, asr pc
    3d68:	62696c00 	rsbvs	r6, r9, #0, 24
    3d6c:	4253552f 	subsmi	r5, r3, #197132288	; 0xbc00000
    3d70:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    3d74:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    3d78:	6273752f 	rsbsvs	r7, r3, #197132288	; 0xbc00000
    3d7c:	746e695f 	strbtvc	r6, [lr], #-2399	; 0x95f
    3d80:	7700632e 	strvc	r6, [r0, -lr, lsr #6]
    3d84:	61565045 	cmpvs	r6, r5, asr #32
    3d88:	Address 0x0000000000003d88 is out of bounds.


Disassembly of section .debug_loc:

00000000 <.debug_loc>:
	...
*******************************************************************************/
void CTR_HP(void)
{
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
       8:	00500001 	subseq	r0, r0, r1
       c:	00000000 	andeq	r0, r0, r0
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
      10:	04000000 	streq	r0, [r0], #-0
      14:	5001f300 	andpl	pc, r1, r0, lsl #6
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
      18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      1c:	00000000 	andeq	r0, r0, r0
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
      20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    if ((wEPVal & EP_CTR_RX) != 0)
      2c:	7f700003 	svcvc	0x00700003
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
      30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      34:	00000000 	andeq	r0, r0, r0
      38:	f3000400 	vshl.u8	d0, d0, d0

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
      3c:	009f5001 	addseq	r5, pc, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
      40:	00000000 	andeq	r0, r0, r0
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
      44:	01000000 	mrseq	r0, (UNDEF: 0)
      48:	00005000 	andeq	r5, r0, r0
      4c:	00000000 	andeq	r0, r0, r0

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
      50:	00040000 	andeq	r0, r4, r0
      54:	9f5001f3 	svcls	0x005001f3
	...


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
      68:	9f310002 	svcls	0x00310002
	...
      74:	9f310002 	svcls	0x00310002
	...
      88:	00500001 	subseq	r0, r0, r1
      8c:	00000000 	andeq	r0, r0, r0
      90:	04000000 	streq	r0, [r0], #-0
      94:	5001f300 	andpl	pc, r1, r0, lsl #6
      98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
      9c:	00000000 	andeq	r0, r0, r0
      a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
      ac:	01f30004 	mvnseq	r0, r4
      b0:	00009f50 	andeq	r9, r0, r0, asr pc
      break; 
      
    default:
      break;
  }
}
      b4:	00000000 	andeq	r0, r0, r0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
      b8:	02280000 	eoreq	r0, r8, #0
      bc:	02300800 	eorseq	r0, r0, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	00023050 	andeq	r3, r2, r0, asr r0
      c8:	00025008 	andeq	r5, r2, r8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
	...
      e0:	01000000 	mrseq	r0, (UNDEF: 0)
      e4:	00005000 	andeq	r5, r0, r0
      e8:	00000000 	andeq	r0, r0, r0
      ec:	00040000 	andeq	r0, r4, r0
      f0:	9f5001f3 	svcls	0x005001f3
	...
      fc:	00540001 	subseq	r0, r4, r1
     100:	00000000 	andeq	r0, r0, r0
     104:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     108:	09007500 	stmdbeq	r0, {r8, sl, ip, sp, lr}
     10c:	00741ef6 	ldrshteq	r1, [r4], #-230	; 0xffffff1a
     110:	00009f22 	andeq	r9, r0, r2, lsr #30
     114:	00000000 	andeq	r0, r0, r0
     118:	00090000 	andeq	r0, r9, r0
     11c:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     120:	2250741e 	subscs	r7, r0, #503316480	; 0x1e000000
     124:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     134:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     140:	0075000c 	rsbseq	r0, r5, ip
     144:	640825f7 	strvs	r2, [r8], #-1527	; 0x5f7
     148:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
     14c:	00009f00 	andeq	r9, r0, r0, lsl #30
     150:	00000000 	andeq	r0, r0, r0
     154:	00010000 	andeq	r0, r1, r0
     158:	00000055 	andeq	r0, r0, r5, asr r0
     15c:	00000000 	andeq	r0, r0, r0
     160:	00025000 	andeq	r5, r2, r0
     164:	00025408 	andeq	r5, r2, r8, lsl #8
     168:	50000108 	andpl	r0, r0, r8, lsl #2
     16c:	08000254 	stmdaeq	r0, {r2, r4, r6, r9}
     170:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
     174:	01f30004 	mvnseq	r0, r4
     178:	00009f50 	andeq	r9, r0, r0, asr pc
     17c:	00000000 	andeq	r0, r0, r0
     180:	02500000 	subseq	r0, r0, #0
     184:	02540800 	subseq	r0, r4, #0, 16
     188:	00020800 	andeq	r0, r2, r0, lsl #16
     18c:	02549f30 	subseq	r9, r4, #48, 30	; 0xc0
     190:	02580800 	subseq	r0, r8, #0, 16
     194:	00090800 	andeq	r0, r9, r0, lsl #16
     198:	01f30074 	mvnseq	r0, r4, ror r0
     19c:	01231c50 	teqeq	r3, r0, asr ip
     1a0:	0002589f 	muleq	r2, pc, r8	; <UNPREDICTABLE>
     1a4:	00025e08 	andeq	r5, r2, r8, lsl #28
     1a8:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1ac:	5001f300 	andpl	pc, r1, r0, lsl #6
     1b0:	025e9f1c 	subseq	r9, lr, #28, 30	; 0x70
     1b4:	02600800 	rsbeq	r0, r0, #0, 16
     1b8:	00090800 	andeq	r0, r9, r0, lsl #16
     1bc:	01f30074 	mvnseq	r0, r4, ror r0
     1c0:	01231c50 	teqeq	r3, r0, asr ip
     1c4:	0002609f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
     1c8:	00026208 	andeq	r6, r2, r8, lsl #4
     1cc:	74000708 	strvc	r0, [r0], #-1800	; 0x708
     1d0:	5001f300 	andpl	pc, r1, r0, lsl #6
     1d4:	00009f1c 	andeq	r9, r0, ip, lsl pc
     1d8:	00000000 	andeq	r0, r0, r0
     1dc:	02620000 	rsbeq	r0, r2, #0
     1e0:	026e0800 	rsbeq	r0, lr, #0, 16
     1e4:	00010800 	andeq	r0, r1, r0, lsl #16
     1e8:	00026e50 	andeq	r6, r2, r0, asr lr
     1ec:	00029608 	andeq	r9, r2, r8, lsl #12
     1f0:	f3000408 	vshl.u8	d0, d8, d0
     1f4:	009f5001 	addseq	r5, pc, r1
     1f8:	00000000 	andeq	r0, r0, r0
     1fc:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
     200:	7c080002 	stcvc	0, cr0, [r8], {2}
     204:	01080002 	tsteq	r8, r2
     208:	02845000 	addeq	r5, r4, #0
     20c:	028e0800 	addeq	r0, lr, #0, 16
     210:	00010800 	andeq	r0, r1, r0, lsl #16
     214:	00000050 	andeq	r0, r0, r0, asr r0
     218:	00000000 	andeq	r0, r0, r0
     21c:	00029600 	andeq	r9, r2, r0, lsl #12
     220:	00029c08 	andeq	r9, r2, r8, lsl #24
     224:	50000108 	andpl	r0, r0, r8, lsl #2
     228:	0800029c 	stmdaeq	r0, {r2, r3, r4, r7, r9}
     22c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
     230:	01f30004 	mvnseq	r0, r4
     234:	00009f50 	andeq	r9, r0, r0, asr pc
     238:	00000000 	andeq	r0, r0, r0
     23c:	02aa0000 	adceq	r0, sl, #0
     240:	02b00800 	adcseq	r0, r0, #0, 16
     244:	00010800 	andeq	r0, r1, r0, lsl #16
     248:	0002b050 	andeq	fp, r2, r0, asr r0
     24c:	0002ba08 	andeq	fp, r2, r8, lsl #20
     250:	54000108 	strpl	r0, [r0], #-264	; 0x108
     254:	080002ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9}
     258:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     25c:	01f30004 	mvnseq	r0, r4
     260:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     270:	00010000 	andeq	r0, r1, r0
     274:	00000050 	andeq	r0, r0, r0, asr r0
     278:	00000000 	andeq	r0, r0, r0
     27c:	f3000400 	vshl.u8	d0, d0, d0
     280:	009f5001 	addseq	r5, pc, r1
     284:	00000000 	andeq	r0, r0, r0
     288:	01000000 	mrseq	r0, (UNDEF: 0)
     28c:	00005400 	andeq	r5, r0, r0, lsl #8
     290:	00000000 	andeq	r0, r0, r0
     294:	00090000 	andeq	r0, r9, r0
     298:	f6090075 			; <UNDEFINED> instruction: 0xf6090075
     29c:	2200741e 	andcs	r7, r0, #503316480	; 0x1e000000
     2a0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2a4:	00000000 	andeq	r0, r0, r0
     2a8:	75000900 	strvc	r0, [r0, #-2304]	; 0x900
     2ac:	1ef60900 	cdpne	9, 15, cr0, cr6, cr0, {0}
     2b0:	9f225074 	svcls	0x00225074
	...
     2c4:	00540001 	subseq	r0, r4, r1
     2c8:	00000000 	andeq	r0, r0, r0
     2cc:	0c000000 	stceq	0, cr0, [r0], {-0}
     2d0:	f7007500 			; <UNDEFINED> instruction: 0xf7007500
     2d4:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
     2d8:	00f71b25 	rscseq	r1, r7, r5, lsr #22
     2dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     2e0:	00000000 	andeq	r0, r0, r0
     2e4:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
     2f0:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
     2f4:	080002c2 	stmdaeq	r0, {r1, r6, r7, r9}
     2f8:	c2500001 	subsgt	r0, r0, #1
     2fc:	d0080002 	andle	r0, r8, r2
     300:	04080002 	streq	r0, [r8], #-2
     304:	5001f300 	andpl	pc, r1, r0, lsl #6
     308:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     30c:	00000000 	andeq	r0, r0, r0
     310:	0002be00 	andeq	fp, r2, r0, lsl #28
     314:	0002c208 	andeq	ip, r2, r8, lsl #4
     318:	30000208 	andcc	r0, r0, r8, lsl #4
     31c:	0002c29f 	muleq	r2, pc, r2	; <UNPREDICTABLE>
     320:	0002c608 	andeq	ip, r2, r8, lsl #12
     324:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     328:	5001f300 	andpl	pc, r1, r0, lsl #6
     32c:	9f01231c 	svcls	0x0001231c
     330:	080002c6 	stmdaeq	r0, {r1, r2, r6, r7, r9}
     334:	080002cc 	stmdaeq	r0, {r2, r3, r6, r7, r9}
     338:	00740007 	rsbseq	r0, r4, r7
     33c:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     340:	0002cc9f 	muleq	r2, pc, ip	; <UNPREDICTABLE>
     344:	0002ce08 	andeq	ip, r2, r8, lsl #28
     348:	74000908 	strvc	r0, [r0], #-2312	; 0x908
     34c:	5001f300 	andpl	pc, r1, r0, lsl #6
     350:	9f01231c 	svcls	0x0001231c
     354:	080002ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9}
     358:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
     35c:	00740007 	rsbseq	r0, r4, r7
     360:	1c5001f3 	ldfnee	f0, [r0], {243}	; 0xf3
     364:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     374:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     380:	01f30004 	mvnseq	r0, r4
     384:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     394:	00010000 	andeq	r0, r1, r0
     398:	00000050 	andeq	r0, r0, r0, asr r0
     39c:	00000000 	andeq	r0, r0, r0
     3a0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3b4:	00500001 	subseq	r0, r0, r1
     3b8:	00000000 	andeq	r0, r0, r0
     3bc:	04000000 	streq	r0, [r0], #-0
     3c0:	5001f300 	andpl	pc, r1, r0, lsl #6
     3c4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     3d4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     3e0:	00540001 	subseq	r0, r4, r1
     3e4:	00000000 	andeq	r0, r0, r0
     3e8:	04000000 	streq	r0, [r0], #-0
     3ec:	5001f300 	andpl	pc, r1, r0, lsl #6
     3f0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     3f4:	00000000 	andeq	r0, r0, r0
     3f8:	0002d000 	andeq	sp, r2, r0
     3fc:	0002d608 	andeq	sp, r2, r8, lsl #12
     400:	50000108 	andpl	r0, r0, r8, lsl #2
     404:	080002d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9}
     408:	080002de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9}
     40c:	de540001 	cdple	0, 5, cr0, cr4, cr1, {0}
     410:	eb080002 	bl	200420 <__Stack_Size+0x200020>
     414:	05080002 	streq	r0, [r8, #-2]
     418:	01380300 	teqeq	r8, r0, lsl #6
     41c:	02eb2000 	rsceq	r2, fp, #0
     420:	02fc0800 	rscseq	r0, ip, #0, 16
     424:	00040800 	andeq	r0, r4, r0, lsl #16
     428:	9f5001f3 	svcls	0x005001f3
	...
     434:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
     438:	08000302 	stmdaeq	r0, {r1, r8, r9}
     43c:	02500001 	subseq	r0, r0, #1
     440:	2a080003 	bcs	200454 <__Stack_Size+0x200054>
     444:	04080003 	streq	r0, [r8], #-3
     448:	5001f300 	andpl	pc, r1, r0, lsl #6
     44c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     450:	00000000 	andeq	r0, r0, r0
     454:	0002fc00 	andeq	pc, r2, r0, lsl #24
     458:	00030208 	andeq	r0, r3, r8, lsl #4
     45c:	51000108 	tstpl	r0, r8, lsl #2
     460:	08000302 	stmdaeq	r0, {r1, r8, r9}
     464:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
     468:	01f30004 	mvnseq	r0, r4
     46c:	00009f51 	andeq	r9, r0, r1, asr pc
     470:	00000000 	andeq	r0, r0, r0
     474:	02fc0000 	rscseq	r0, ip, #0
     478:	03020800 	movweq	r0, #10240	; 0x2800
     47c:	00020800 	andeq	r0, r2, r0, lsl #16
     480:	03029f30 	movweq	r9, #12080	; 0x2f30
     484:	03120800 	tsteq	r2, #0, 16
     488:	00030800 	andeq	r0, r3, r0, lsl #16
     48c:	129f7f73 	addsne	r7, pc, #460	; 0x1cc
     490:	24080003 	strcs	r0, [r8], #-3
     494:	01080003 	tsteq	r8, r3
     498:	03265000 	teqeq	r6, #0
     49c:	03280800 	teqeq	r8, #0, 16
     4a0:	00030800 	andeq	r0, r3, r0, lsl #16
     4a4:	009f7f73 	addseq	r7, pc, r3, ror pc	; <UNPREDICTABLE>
     4a8:	00000000 	andeq	r0, r0, r0
     4ac:	2a000000 	bcs	4b4 <__Stack_Size+0xb4>
     4b0:	4c080003 	stcmi	0, cr0, [r8], {3}
     4b4:	01080003 	tsteq	r8, r3
     4b8:	034c5000 	movteq	r5, #49152	; 0xc000
     4bc:	034e0800 	movteq	r0, #59392	; 0xe800
     4c0:	00030800 	andeq	r0, r3, r0, lsl #16
     4c4:	009f7674 	addseq	r7, pc, r4, ror r6	; <UNPREDICTABLE>
     4c8:	00000000 	andeq	r0, r0, r0
     4cc:	2a000000 	bcs	4d4 <__Stack_Size+0xd4>
     4d0:	30080003 	andcc	r0, r8, r3
     4d4:	01080003 	tsteq	r8, r3
     4d8:	03305100 	teqeq	r0, #0, 2
     4dc:	03340800 	teqeq	r4, #0, 16
     4e0:	00030800 	andeq	r0, r3, r0, lsl #16
     4e4:	349f0171 	ldrcc	r0, [pc], #369	; 4ec <__Stack_Size+0xec>
     4e8:	4e080003 	cdpmi	0, 0, cr0, cr8, cr3, {0}
     4ec:	04080003 	streq	r0, [r8], #-3
     4f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     4f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     4f8:	00000000 	andeq	r0, r0, r0
     4fc:	00032a00 	andeq	r2, r3, r0, lsl #20
     500:	00033408 	andeq	r3, r3, r8, lsl #8
     504:	30000208 	andcc	r0, r0, r8, lsl #4
     508:	0003429f 	muleq	r3, pc, r2	; <UNPREDICTABLE>
     50c:	00034408 	andeq	r4, r3, r8, lsl #8
     510:	53000108 	movwpl	r0, #264	; 0x108
     514:	08000344 	stmdaeq	r0, {r2, r6, r8, r9}
     518:	0800034a 	stmdaeq	r0, {r1, r3, r6, r8, r9}
     51c:	00720006 	rsbseq	r0, r2, r6
     520:	9f1c0070 	svcls	0x001c0070
	...
     52c:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
     530:	0800035a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9}
     534:	5a500001 	bpl	1400540 <__Stack_Size+0x1400140>
     538:	08080003 	stmdaeq	r8, {r0, r1}
     53c:	04080004 	streq	r0, [r8], #-4
     540:	5001f300 	andpl	pc, r1, r0, lsl #6
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	00035000 	andeq	r5, r3, r0
     550:	00035d08 	andeq	r5, r3, r8, lsl #26
     554:	51000108 	tstpl	r0, r8, lsl #2
     558:	0800035d 	stmdaeq	r0, {r0, r2, r3, r4, r6, r8, r9}
     55c:	080003fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9}
     560:	fc550001 	mrrc2	0, 0, r0, r5, cr1
     564:	08080003 	stmdaeq	r8, {r0, r1}
     568:	04080004 	streq	r0, [r8], #-4
     56c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     570:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     574:	00000000 	andeq	r0, r0, r0
     578:	00040800 	andeq	r0, r4, r0, lsl #16
     57c:	00043608 	andeq	r3, r4, r8, lsl #12
     580:	30000208 	andcc	r0, r0, r8, lsl #4
     584:	0006589f 	muleq	r6, pc, r8	; <UNPREDICTABLE>
     588:	0007a608 	andeq	sl, r7, r8, lsl #12
     58c:	58000108 	stmdapl	r0, {r3, r8}
     590:	080007d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, sl}
     594:	08000804 	stmdaeq	r0, {r2, fp}
     598:	00580001 	subseq	r0, r8, r1
     59c:	00000000 	andeq	r0, r0, r0
     5a0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     5a4:	10080004 	andne	r0, r8, r4
     5a8:	02080004 	andeq	r0, r8, #4
     5ac:	109f3000 	addsne	r3, pc, r0
     5b0:	27080004 	strcs	r0, [r8, -r4]
     5b4:	01080004 	tsteq	r8, r4
     5b8:	04605100 	strbteq	r5, [r0], #-256	; 0x100
     5bc:	04780800 	ldrbteq	r0, [r8], #-2048	; 0x800
     5c0:	00010800 	andeq	r0, r1, r0, lsl #16
     5c4:	0006d653 	andeq	sp, r6, r3, asr r6
     5c8:	0006da08 	andeq	sp, r6, r8, lsl #20
     5cc:	30000208 	andcc	r0, r0, r8, lsl #4
     5d0:	0006da9f 	muleq	r6, pc, sl	; <UNPREDICTABLE>
     5d4:	00077008 	andeq	r7, r7, r8
     5d8:	59000108 	stmdbpl	r0, {r3, r8}
     5dc:	080007d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, sl}
     5e0:	08000804 	stmdaeq	r0, {r2, fp}
     5e4:	00530001 	subseq	r0, r3, r1
     5e8:	00000000 	andeq	r0, r0, r0
     5ec:	1c000000 	stcne	0, cr0, [r0], {-0}
     5f0:	36080004 	strcc	r0, [r8], -r4
     5f4:	02080004 	andeq	r0, r8, #4
     5f8:	d09f3000 	addsle	r3, pc, r0
     5fc:	04080007 	streq	r0, [r8], #-7
     600:	02080008 	andeq	r0, r8, #8
     604:	00007d00 	andeq	r7, r0, r0, lsl #26
     608:	00000000 	andeq	r0, r0, r0
     60c:	9c000000 	stcls	0, cr0, [r0], {-0}
     610:	de080004 	cdple	0, 0, cr0, cr8, cr4, {0}
     614:	02080004 	andeq	r0, r8, #4
     618:	de9f3000 	cdple	0, 9, cr3, cr15, cr0, {0}
     61c:	18080004 	stmdane	r8, {r2}
     620:	01080005 	tsteq	r8, r5
     624:	05185b00 	ldreq	r5, [r8, #-2816]	; 0xb00
     628:	05240800 	streq	r0, [r4, #-2048]!	; 0x800
     62c:	00030800 	andeq	r0, r3, r0, lsl #16
     630:	249f7f7b 	ldrcs	r7, [pc], #3963	; 638 <__Stack_Size+0x238>
     634:	c4080005 	strgt	r0, [r8], #-5
     638:	01080005 	tsteq	r8, r5
     63c:	00005b00 	andeq	r5, r0, r0, lsl #22
     640:	00000000 	andeq	r0, r0, r0
     644:	05d60000 	ldrbeq	r0, [r6]
     648:	05d90800 	ldrbeq	r0, [r9, #2048]	; 0x800
     64c:	00020800 	andeq	r0, r2, r0, lsl #16
     650:	05d90073 	ldrbeq	r0, [r9, #115]	; 0x73
     654:	05e40800 	strbeq	r0, [r4, #2048]!	; 0x800
     658:	00010800 	andeq	r0, r1, r0, lsl #16
     65c:	00000059 	andeq	r0, r0, r9, asr r0
     660:	00000000 	andeq	r0, r0, r0
     664:	0005d000 	andeq	sp, r5, r0
     668:	0005d208 	andeq	sp, r5, r8, lsl #4
     66c:	0c000508 	cfstr32eq	mvfx0, [r0], {8}
     670:	08003004 	stmdaeq	r0, {r2, ip, sp}
     674:	080005d2 	stmdaeq	r0, {r1, r4, r6, r7, r8, sl}
     678:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     67c:	00730002 	rsbseq	r0, r3, r2
     680:	080005d9 	stmdaeq	r0, {r0, r3, r4, r6, r7, r8, sl}
     684:	080005e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl}
     688:	00590001 	subseq	r0, r9, r1
     68c:	00000000 	andeq	r0, r0, r0
     690:	5c000000 	stcpl	0, cr0, [r0], {-0}
     694:	6a080006 	bvs	2006b4 <__Stack_Size+0x2002b4>
     698:	02080006 	andeq	r0, r8, #6
     69c:	009f3000 	addseq	r3, pc, r0
     6a0:	00000000 	andeq	r0, r0, r0
     6a4:	5c000000 	stcpl	0, cr0, [r0], {-0}
     6a8:	6a080006 	bvs	2006c8 <__Stack_Size+0x2002c8>
     6ac:	06080006 	streq	r0, [r8], -r6
     6b0:	08007800 	stmdaeq	r0, {fp, ip, sp, lr}
     6b4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     6b8:	00000000 	andeq	r0, r0, r0
     6bc:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
     6c0:	8408000a 	strhi	r0, [r8], #-10
     6c4:	0208000a 	andeq	r0, r8, #10
     6c8:	849f3000 	ldrhi	r3, [pc], #0	; 6d0 <__Stack_Size+0x2d0>
     6cc:	8c08000a 	stchi	0, cr0, [r8], {10}
     6d0:	0908000a 	stmdbeq	r8, {r1, r3}
     6d4:	09007600 	stmdbeq	r0, {r9, sl, ip, sp, lr}
     6d8:	ff0829ff 			; <UNDEFINED> instruction: 0xff0829ff
     6dc:	0a929f1a 	beq	fe4a834c <SCS_BASE+0x1e49a34c>
     6e0:	0aa00800 	beq	fe8026e8 <SCS_BASE+0x1e7f46e8>
     6e4:	00090800 	andeq	r0, r9, r0, lsl #16
     6e8:	ff090076 			; <UNDEFINED> instruction: 0xff090076
     6ec:	1aff0829 	bne	fffc2798 <SCS_BASE+0x1ffb4798>
     6f0:	000aa09f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
     6f4:	000acc08 	andeq	ip, sl, r8, lsl #24
     6f8:	76000808 	strvc	r0, [r0], -r8, lsl #16
     6fc:	08293000 	stmdaeq	r9!, {ip, sp}
     700:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
     704:	00000000 	andeq	r0, r0, r0
     708:	c6000000 	strgt	r0, [r0], -r0
     70c:	cc08000a 	stcgt	0, cr0, [r8], {10}
     710:	0108000a 	tsteq	r8, sl
     714:	00005500 	andeq	r5, r0, r0, lsl #10
     718:	00000000 	andeq	r0, r0, r0
     71c:	0aa40000 	beq	fe900724 <SCS_BASE+0x1e8f2724>
     720:	0acc0800 	beq	ff302728 <SCS_BASE+0x1f2f4728>
     724:	00010800 	andeq	r0, r1, r0, lsl #16
     728:	00000055 	andeq	r0, r0, r5, asr r0
     72c:	00000000 	andeq	r0, r0, r0
     730:	000c2c00 	andeq	r2, ip, r0, lsl #24
     734:	000c4a08 	andeq	r4, ip, r8, lsl #20
     738:	50000108 	andpl	r0, r0, r8, lsl #2
     73c:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
     740:	08000d10 	stmdaeq	r0, {r4, r8, sl, fp}
     744:	10560001 	subsne	r0, r6, r1
     748:	3008000d 	andcc	r0, r8, sp
     74c:	0408000d 	streq	r0, [r8], #-13
     750:	5001f300 	andpl	pc, r1, r0, lsl #6
     754:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     758:	00000000 	andeq	r0, r0, r0
     75c:	000c2c00 	andeq	r2, ip, r0, lsl #24
     760:	000c4a08 	andeq	r4, ip, r8, lsl #20
     764:	51000108 	tstpl	r0, r8, lsl #2
     768:	08000c4a 	stmdaeq	r0, {r1, r3, r6, sl, fp}
     76c:	08000d30 	stmdaeq	r0, {r4, r5, r8, sl, fp}
     770:	01f30004 	mvnseq	r0, r4
     774:	00009f51 	andeq	r9, r0, r1, asr pc
     778:	00000000 	andeq	r0, r0, r0
     77c:	0c480000 	mareq	acc0, r0, r8
     780:	0c4a0800 	mcrreq	8, 0, r0, sl, cr0
     784:	00020800 	andeq	r0, r2, r0, lsl #16
     788:	0c4a9f30 	mcrreq	15, 3, r9, sl, cr0
     78c:	0cd00800 	ldcleq	8, cr0, [r0], {0}
     790:	00010800 	andeq	r0, r1, r0, lsl #16
     794:	000cd855 	andeq	sp, ip, r5, asr r8
     798:	000d0808 	andeq	r0, sp, r8, lsl #16
     79c:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
     7a8:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
     7ac:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
     7b0:	9f300002 	svcls	0x00300002
     7b4:	08000c48 	stmdaeq	r0, {r3, r6, sl, fp}
     7b8:	08000d04 	stmdaeq	r0, {r2, r8, sl, fp}
     7bc:	00540001 	subseq	r0, r4, r1
     7c0:	00000000 	andeq	r0, r0, r0
     7c4:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
     7c8:	8508000c 	strhi	r0, [r8, #-12]
     7cc:	0108000c 	tsteq	r8, ip
     7d0:	0c855300 	stceq	3, cr5, [r5], {0}
     7d4:	0ce80800 	stcleq	8, cr0, [r8]
     7d8:	00020800 	andeq	r0, r2, r0, lsl #16
     7dc:	0000007d 	andeq	r0, r0, sp, ror r0
     7e0:	00000000 	andeq	r0, r0, r0
     7e4:	0e340000 	cdpeq	0, 3, cr0, cr4, cr0, {0}
     7e8:	0e4a0800 	cdpeq	8, 4, cr0, cr10, cr0, {0}
     7ec:	00010800 	andeq	r0, r1, r0, lsl #16
     7f0:	000e4a50 	andeq	r4, lr, r0, asr sl
     7f4:	000e4c08 	andeq	r4, lr, r8, lsl #24
     7f8:	f3000408 	vshl.u8	d0, d8, d0
     7fc:	4c9f5001 	ldcmi	0, cr5, [pc], {1}
     800:	7408000e 	strvc	r0, [r8], #-14
     804:	0108000e 	tsteq	r8, lr
     808:	0e745000 	cdpeq	0, 7, cr5, cr4, cr0, {0}
     80c:	0e900800 	cdpeq	8, 9, cr0, cr0, cr0, {0}
     810:	00040800 	andeq	r0, r4, r0, lsl #16
     814:	9f5001f3 	svcls	0x005001f3
	...
     820:	08000e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp}
     824:	08000e48 	stmdaeq	r0, {r3, r6, r9, sl, fp}
     828:	9f300002 	svcls	0x00300002
     82c:	08000e4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp}
     830:	08000e66 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, fp}
     834:	9f300002 	svcls	0x00300002
     838:	08000e66 	stmdaeq	r0, {r1, r2, r5, r6, r9, sl, fp}
     83c:	08000e6a 	stmdaeq	r0, {r1, r3, r5, r6, r9, sl, fp}
     840:	6a530001 	bvs	14c084c <__Stack_Size+0x14c044c>
     844:	6c08000e 	stcvs	0, cr0, [r8], {14}
     848:	0208000e 	andeq	r0, r8, #14
     84c:	6c9f3000 	ldcvs	0, cr3, [pc], {0}
     850:	7908000e 	stmdbvc	r8, {r1, r2, r3}
     854:	0108000e 	tsteq	r8, lr
     858:	00005300 	andeq	r5, r0, r0, lsl #6
     85c:	00000000 	andeq	r0, r0, r0
     860:	0e900000 	cdpeq	0, 9, cr0, cr0, cr0, {0}
     864:	0ea20800 	cdpeq	8, 10, cr0, cr2, cr0, {0}
     868:	00010800 	andeq	r0, r1, r0, lsl #16
     86c:	000ea250 	andeq	sl, lr, r0, asr r2
     870:	000eac08 	andeq	sl, lr, r8, lsl #24
     874:	f3000408 	vshl.u8	d0, d8, d0
     878:	ac9f5001 	ldcge	0, cr5, [pc], {1}
     87c:	ae08000e 	cdpge	0, 0, cr0, cr8, cr14, {0}
     880:	0108000e 	tsteq	r8, lr
     884:	0eae5000 	cdpeq	0, 10, cr5, cr14, cr0, {0}
     888:	0eb40800 	cdpeq	8, 11, cr0, cr4, cr0, {0}
     88c:	00040800 	andeq	r0, r4, r0, lsl #16
     890:	9f5001f3 	svcls	0x005001f3
	...
     89c:	08000eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp}
     8a0:	08000ebc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, fp}
     8a4:	bc500001 	mrrclt	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
     8a8:	c008000e 	andgt	r0, r8, lr
     8ac:	0408000e 	streq	r0, [r8], #-14
     8b0:	5001f300 	andpl	pc, r1, r0, lsl #6
     8b4:	000ec09f 	muleq	lr, pc, r0	; <UNPREDICTABLE>
     8b8:	000ec208 	andeq	ip, lr, r8, lsl #4
     8bc:	50000108 	andpl	r0, r0, r8, lsl #2
     8c0:	08000ec2 	stmdaeq	r0, {r1, r6, r7, r9, sl, fp}
     8c4:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
     8c8:	01f30004 	mvnseq	r0, r4
     8cc:	00009f50 	andeq	r9, r0, r0, asr pc
     8d0:	00000000 	andeq	r0, r0, r0
     8d4:	0ec40000 	cdpeq	0, 12, cr0, cr4, cr0, {0}
     8d8:	0ed20800 	cdpeq	8, 13, cr0, cr2, cr0, {0}
     8dc:	00010800 	andeq	r0, r1, r0, lsl #16
     8e0:	000ed250 	andeq	sp, lr, r0, asr r2
     8e4:	000edc08 	andeq	sp, lr, r8, lsl #24
     8e8:	f3000408 	vshl.u8	d0, d8, d0
     8ec:	009f5001 	addseq	r5, pc, r1
     8f0:	00000000 	andeq	r0, r0, r0
     8f4:	dc000000 	stcle	0, cr0, [r0], {-0}
     8f8:	fa08000e 	blx	200938 <__Stack_Size+0x200538>
     8fc:	0108000e 	tsteq	r8, lr
     900:	0efa5000 	cdpeq	0, 15, cr5, cr10, cr0, {0}
     904:	0f080800 	svceq	0x00080800
     908:	00040800 	andeq	r0, r4, r0, lsl #16
     90c:	9f5001f3 	svcls	0x005001f3
	...
     918:	0800100c 	stmdaeq	r0, {r2, r3, ip}
     91c:	08001011 	stmdaeq	r0, {r0, r4, ip}
     920:	11500001 	cmpne	r0, r1
     924:	18080010 	stmdane	r8, {r4}
     928:	04080010 	streq	r0, [r8], #-16
     92c:	5001f300 	andpl	pc, r1, r0, lsl #6
     930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     934:	00000000 	andeq	r0, r0, r0
     938:	00101800 	andseq	r1, r0, r0, lsl #16
     93c:	00101d08 	andseq	r1, r0, r8, lsl #26
     940:	50000108 	andpl	r0, r0, r8, lsl #2
     944:	0800101d 	stmdaeq	r0, {r0, r2, r3, r4, ip}
     948:	08001024 	stmdaeq	r0, {r2, r5, ip}
     94c:	01f30004 	mvnseq	r0, r4
     950:	00009f50 	andeq	r9, r0, r0, asr pc
     954:	00000000 	andeq	r0, r0, r0
     958:	10240000 	eorne	r0, r4, r0
     95c:	10370800 	eorsne	r0, r7, r0, lsl #16
     960:	00010800 	andeq	r0, r1, r0, lsl #16
     964:	00103750 	andseq	r3, r0, r0, asr r7
     968:	00103808 	andseq	r3, r0, r8, lsl #16
     96c:	f3000408 	vshl.u8	d0, d8, d0
     970:	389f5001 	ldmcc	pc, {r0, ip, lr}	; <UNPREDICTABLE>
     974:	3a080010 	bcc	2009bc <__Stack_Size+0x2005bc>
     978:	01080010 	tsteq	r8, r0, lsl r0
     97c:	103a5000 	eorsne	r5, sl, r0
     980:	10440800 	subne	r0, r4, r0, lsl #16
     984:	00040800 	andeq	r0, r4, r0, lsl #16
     988:	9f5001f3 	svcls	0x005001f3
	...
     994:	0800102a 	stmdaeq	r0, {r1, r3, r5, ip}
     998:	08001037 	stmdaeq	r0, {r0, r1, r2, r4, r5, ip}
     99c:	38530001 	ldmdacc	r3, {r0}^
     9a0:	44080010 	strmi	r0, [r8], #-16
     9a4:	01080010 	tsteq	r8, r0, lsl r0
     9a8:	00005300 	andeq	r5, r0, r0, lsl #6
     9ac:	00000000 	andeq	r0, r0, r0
     9b0:	10440000 	subne	r0, r4, r0
     9b4:	10640800 	rsbne	r0, r4, r0, lsl #16
     9b8:	00010800 	andeq	r0, r1, r0, lsl #16
     9bc:	00106450 	andseq	r6, r0, r0, asr r4
     9c0:	00106c08 	andseq	r6, r0, r8, lsl #24
     9c4:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     9d0:	08001044 	stmdaeq	r0, {r2, r6, ip}
     9d4:	08001048 	stmdaeq	r0, {r3, r6, ip}
     9d8:	9f300002 	svcls	0x00300002
     9dc:	08001048 	stmdaeq	r0, {r3, r6, ip}
     9e0:	08001066 	stmdaeq	r0, {r1, r2, r5, r6, ip}
     9e4:	66540001 	ldrbvs	r0, [r4], -r1
     9e8:	68080010 	stmdavs	r8, {r4}
     9ec:	03080010 	movweq	r0, #32784	; 0x8010
     9f0:	9f017400 	svcls	0x00017400
     9f4:	0800106a 	stmdaeq	r0, {r1, r3, r5, r6, ip}
     9f8:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
     9fc:	00540001 	subseq	r0, r4, r1
     a00:	00000000 	andeq	r0, r0, r0
     a04:	a4000000 	strge	r0, [r0], #-0
     a08:	a8080010 	stmdage	r8, {r4}
     a0c:	01080010 	tsteq	r8, r0, lsl r0
     a10:	10a85000 	adcne	r5, r8, r0
     a14:	10b00800 	adcsne	r0, r0, r0, lsl #16
     a18:	00040800 	andeq	r0, r4, r0, lsl #16
     a1c:	9f5001f3 	svcls	0x005001f3
     a20:	080010b0 	stmdaeq	r0, {r4, r5, r7, ip}
     a24:	080010b2 	stmdaeq	r0, {r1, r4, r5, r7, ip}
     a28:	b2500001 	subslt	r0, r0, #1
     a2c:	c0080010 	andgt	r0, r8, r0, lsl r0
     a30:	04080010 	streq	r0, [r8], #-16
     a34:	5001f300 	andpl	pc, r1, r0, lsl #6
     a38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     a3c:	00000000 	andeq	r0, r0, r0
     a40:	0010a600 	andseq	sl, r0, r0, lsl #12
     a44:	0010a808 	andseq	sl, r0, r8, lsl #16
     a48:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     a54:	080010ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, ip}
     a58:	080010f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip}
     a5c:	f4500001 			; <UNDEFINED> instruction: 0xf4500001
     a60:	f6080010 			; <UNDEFINED> instruction: 0xf6080010
     a64:	06080010 			; <UNDEFINED> instruction: 0x06080010
     a68:	70007300 	andvc	r7, r0, r0, lsl #6
     a6c:	f69f2200 			; <UNDEFINED> instruction: 0xf69f2200
     a70:	ff080010 			; <UNDEFINED> instruction: 0xff080010
     a74:	01080010 	tsteq	r8, r0, lsl r0
     a78:	110e5000 	mrsne	r5, (UNDEF: 14)
     a7c:	111c0800 	tstne	ip, r0, lsl #16
     a80:	00010800 	andeq	r0, r1, r0, lsl #16
     a84:	00000050 	andeq	r0, r0, r0, asr r0
     a88:	00000000 	andeq	r0, r0, r0
     a8c:	0010f000 	andseq	pc, r0, r0
     a90:	00110608 	andseq	r0, r1, r8, lsl #12
     a94:	54000108 	strpl	r0, [r0], #-264	; 0x108
     a98:	08001106 	stmdaeq	r0, {r1, r2, r8, ip}
     a9c:	0800110d 	stmdaeq	r0, {r0, r2, r3, r8, ip}
     aa0:	0e500001 	cdpeq	0, 5, cr0, cr0, cr1, {0}
     aa4:	10080011 	andne	r0, r8, r1, lsl r0
     aa8:	01080011 	tsteq	r8, r1, lsl r0
     aac:	00005400 	andeq	r5, r0, r0, lsl #8
     ab0:	00000000 	andeq	r0, r0, r0
     ab4:	10f40000 	rscsne	r0, r4, r0
     ab8:	10ff0800 	rscsne	r0, pc, r0, lsl #16
     abc:	00010800 	andeq	r0, r1, r0, lsl #16
     ac0:	00110e53 	andseq	r0, r1, r3, asr lr
     ac4:	00111c08 	andseq	r1, r1, r8, lsl #24
     ac8:	53000108 	movwpl	r0, #264	; 0x108
	...
     ad4:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
     ad8:	08001126 	stmdaeq	r0, {r1, r2, r5, r8, ip}
     adc:	26500001 	ldrbcs	r0, [r0], -r1
     ae0:	46080011 			; <UNDEFINED> instruction: 0x46080011
     ae4:	02080011 	andeq	r0, r8, #17
     ae8:	00007400 	andeq	r7, r0, r0, lsl #8
     aec:	00000000 	andeq	r0, r0, r0
     af0:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
     af4:	56080011 			; <UNDEFINED> instruction: 0x56080011
     af8:	01080011 	tsteq	r8, r1, lsl r0
     afc:	11565000 	cmpne	r6, r0
     b00:	11600800 	cmnne	r0, r0, lsl #16
     b04:	00040800 	andeq	r0, r4, r0, lsl #16
     b08:	9f5001f3 	svcls	0x005001f3
	...
     b1c:	00500001 	subseq	r0, r0, r1
     b20:	00000000 	andeq	r0, r0, r0
     b24:	04000000 	streq	r0, [r0], #-0
     b28:	5001f300 	andpl	pc, r1, r0, lsl #6
     b2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b30:	00000000 	andeq	r0, r0, r0
     b34:	00116000 	andseq	r6, r1, r0
     b38:	00116e08 	andseq	r6, r1, r8, lsl #28
     b3c:	50000108 	andpl	r0, r0, r8, lsl #2
     b40:	0800116e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, ip}
     b44:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
     b48:	01f30004 	mvnseq	r0, r4
     b4c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     b5c:	00020000 	andeq	r0, r2, r0
     b60:	00009f30 	andeq	r9, r0, r0, lsr pc
     b64:	00000000 	andeq	r0, r0, r0
     b68:	00070000 	andeq	r0, r7, r0
     b6c:	1a320070 	bne	c80d34 <__Stack_Size+0xc80934>
     b70:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
	...
     b80:	02000000 	andeq	r0, r0, #0
     b84:	009f3000 	addseq	r3, pc, r0
     b88:	00000000 	andeq	r0, r0, r0
     b8c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     b90:	08007000 	stmdaeq	r0, {ip, sp, lr}
     b94:	2e301a20 	vaddcs.f32	s2, s0, s1
     b98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     ba8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     bb4:	01f30004 	mvnseq	r0, r4
     bb8:	00009f50 	andeq	r9, r0, r0, asr pc
     bbc:	00000000 	andeq	r0, r0, r0
     bc0:	00010000 	andeq	r0, r1, r0
     bc4:	00000050 	andeq	r0, r0, r0, asr r0
     bc8:	00000000 	andeq	r0, r0, r0
     bcc:	f3000400 	vshl.u8	d0, d0, d0
     bd0:	009f5001 	addseq	r5, pc, r1
	...
     be0:	01000000 	mrseq	r0, (UNDEF: 0)
     be4:	00005000 	andeq	r5, r0, r0
     be8:	00000000 	andeq	r0, r0, r0
     bec:	00040000 	andeq	r0, r4, r0
     bf0:	9f5001f3 	svcls	0x005001f3
	...
     bfc:	00500001 	subseq	r0, r0, r1
     c00:	00000000 	andeq	r0, r0, r0
     c04:	04000000 	streq	r0, [r0], #-0
     c08:	5001f300 	andpl	pc, r1, r0, lsl #6
     c0c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     c1c:	30000200 	andcc	r0, r0, r0, lsl #4
     c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c24:	00000000 	andeq	r0, r0, r0
     c28:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     c34:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
     c38:	080011ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, ip}
     c3c:	9f340002 	svcls	0x00340002
     c40:	080011ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, ip}
     c44:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
     c48:	00500001 	subseq	r0, r0, r1
     c4c:	00000000 	andeq	r0, r0, r0
     c50:	d4000000 	strle	r0, [r0], #-0
     c54:	db080011 	blle	200ca0 <__Stack_Size+0x2008a0>
     c58:	01080011 	tsteq	r8, r1, lsl r0
     c5c:	11db5000 	bicsne	r5, fp, r0
     c60:	120a0800 	andne	r0, sl, #0, 16
     c64:	00010800 	andeq	r0, r1, r0, lsl #16
     c68:	00000054 	andeq	r0, r0, r4, asr r0
     c6c:	00000000 	andeq	r0, r0, r0
     c70:	0011d400 	andseq	sp, r1, r0, lsl #8
     c74:	0011dc08 	andseq	sp, r1, r8, lsl #24
     c78:	34000208 	strcc	r0, [r0], #-520	; 0x208
     c7c:	0011dc9f 	mulseq	r1, pc, ip	; <UNPREDICTABLE>
     c80:	0011f708 	andseq	pc, r1, r8, lsl #14
     c84:	50000108 	andpl	r0, r0, r8, lsl #2
     c88:	080011f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip}
     c8c:	080011fe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, ip}
     c90:	00500001 	subseq	r0, r0, r1
     c94:	0a080012 	beq	200ce4 <__Stack_Size+0x2008e4>
     c98:	01080012 	tsteq	r8, r2, lsl r0
     c9c:	00005000 	andeq	r5, r0, r0
     ca0:	00000000 	andeq	r0, r0, r0
     ca4:	120c0000 	andne	r0, ip, #0
     ca8:	12140800 	andsne	r0, r4, #0, 16
     cac:	00010800 	andeq	r0, r1, r0, lsl #16
     cb0:	00121450 	andseq	r1, r2, r0, asr r4
     cb4:	00124808 	andseq	r4, r2, r8, lsl #16
     cb8:	55000108 	strpl	r0, [r0, #-264]	; 0x108
     cbc:	08001248 	stmdaeq	r0, {r3, r6, r9, ip}
     cc0:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
     cc4:	01f30004 	mvnseq	r0, r4
     cc8:	00009f50 	andeq	r9, r0, r0, asr pc
     ccc:	00000000 	andeq	r0, r0, r0
     cd0:	120c0000 	andne	r0, ip, #0
     cd4:	12180800 	andsne	r0, r8, #0, 16
     cd8:	00020800 	andeq	r0, r2, r0, lsl #16
     cdc:	12189f34 	andsne	r9, r8, #52, 30	; 0xd0
     ce0:	12220800 	eorne	r0, r2, #0, 16
     ce4:	00010800 	andeq	r0, r1, r0, lsl #16
     ce8:	00123850 	andseq	r3, r2, r0, asr r8
     cec:	00124c08 	andseq	r4, r2, r8, lsl #24
     cf0:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     d04:	9f340002 	svcls	0x00340002
	...
     d10:	00500001 	subseq	r0, r0, r1
     d14:	00000000 	andeq	r0, r0, r0
     d18:	01000000 	mrseq	r0, (UNDEF: 0)
     d1c:	00005000 	andeq	r5, r0, r0
	...
     d2c:	00020000 	andeq	r0, r2, r0
     d30:	00009f34 	andeq	r9, r0, r4, lsr pc
     d34:	00000000 	andeq	r0, r0, r0
     d38:	00010000 	andeq	r0, r1, r0
     d3c:	00000050 	andeq	r0, r0, r0, asr r0
     d40:	00000000 	andeq	r0, r0, r0
     d44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d50:	00500001 	subseq	r0, r0, r1
     d54:	00000000 	andeq	r0, r0, r0
     d58:	4c000000 	stcmi	0, cr0, [r0], {-0}
     d5c:	52080012 	andpl	r0, r8, #18
     d60:	01080012 	tsteq	r8, r2, lsl r0
     d64:	12525000 	subsne	r5, r2, #0
     d68:	128e0800 	addne	r0, lr, #0, 16
     d6c:	00010800 	andeq	r0, r1, r0, lsl #16
     d70:	00128e56 	andseq	r8, r2, r6, asr lr
     d74:	00129408 	andseq	r9, r2, r8, lsl #8
     d78:	f3000408 	vshl.u8	d0, d8, d0
     d7c:	009f5001 	addseq	r5, pc, r1
     d80:	00000000 	andeq	r0, r0, r0
     d84:	4c000000 	stcmi	0, cr0, [r0], {-0}
     d88:	57080012 	smladpl	r8, r2, r0, r0
     d8c:	01080012 	tsteq	r8, r2, lsl r0
     d90:	12575100 	subsne	r5, r7, #0, 2
     d94:	12760800 	rsbsne	r0, r6, #0, 16
     d98:	00010800 	andeq	r0, r1, r0, lsl #16
     d9c:	00127655 	andseq	r7, r2, r5, asr r6
     da0:	00129408 	andseq	r9, r2, r8, lsl #8
     da4:	f3000408 	vshl.u8	d0, d8, d0
     da8:	009f5101 	addseq	r5, pc, r1, lsl #2
     dac:	00000000 	andeq	r0, r0, r0
     db0:	4c000000 	stcmi	0, cr0, [r0], {-0}
     db4:	58080012 	stmdapl	r8, {r1, r4}
     db8:	02080012 	andeq	r0, r8, #18
     dbc:	589f3400 	ldmpl	pc, {sl, ip, sp}	; <UNPREDICTABLE>
     dc0:	60080012 	andvs	r0, r8, r2, lsl r0
     dc4:	01080012 	tsteq	r8, r2, lsl r0
     dc8:	12705000 	rsbsne	r5, r0, #0
     dcc:	127a0800 	rsbsne	r0, sl, #0, 16
     dd0:	00010800 	andeq	r0, r1, r0, lsl #16
     dd4:	00127e50 	andseq	r7, r2, r0, asr lr
     dd8:	00129408 	andseq	r9, r2, r8, lsl #8
     ddc:	50000108 	andpl	r0, r0, r8, lsl #2
	...
     df0:	00500001 	subseq	r0, r0, r1
     df4:	00000000 	andeq	r0, r0, r0
     df8:	01000000 	mrseq	r0, (UNDEF: 0)
     dfc:	00005500 	andeq	r5, r0, r0, lsl #10
     e00:	00000000 	andeq	r0, r0, r0
     e04:	00040000 	andeq	r0, r4, r0
     e08:	9f5001f3 	svcls	0x005001f3
	...
     e1c:	00510001 	subseq	r0, r1, r1
     e20:	00000000 	andeq	r0, r0, r0
     e24:	04000000 	streq	r0, [r0], #-0
     e28:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     e2c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
     e3c:	34000200 	strcc	r0, [r0], #-512	; 0x200
     e40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e44:	00000000 	andeq	r0, r0, r0
     e48:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     e54:	00500001 	subseq	r0, r0, r1
	...
     e64:	01000000 	mrseq	r0, (UNDEF: 0)
     e68:	00005000 	andeq	r5, r0, r0
     e6c:	00000000 	andeq	r0, r0, r0
     e70:	00010000 	andeq	r0, r1, r0
     e74:	00000056 	andeq	r0, r0, r6, asr r0
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	f3000400 	vshl.u8	d0, d0, d0
     e80:	009f5001 	addseq	r5, pc, r1
	...
     e90:	01000000 	mrseq	r0, (UNDEF: 0)
     e94:	00005100 	andeq	r5, r0, r0, lsl #2
     e98:	00000000 	andeq	r0, r0, r0
     e9c:	00040000 	andeq	r0, r4, r0
     ea0:	9f5101f3 	svcls	0x005101f3
	...
     eb4:	9f340002 	svcls	0x00340002
	...
     ec0:	00500001 	subseq	r0, r0, r1
     ec4:	00000000 	andeq	r0, r0, r0
     ec8:	01000000 	mrseq	r0, (UNDEF: 0)
     ecc:	00005000 	andeq	r5, r0, r0
	...
     edc:	00010000 	andeq	r0, r1, r0
     ee0:	00000050 	andeq	r0, r0, r0, asr r0
     ee4:	00000000 	andeq	r0, r0, r0
     ee8:	70000400 	andvc	r0, r0, r0, lsl #8
     eec:	009f2000 	addseq	r2, pc, r0
     ef0:	00000000 	andeq	r0, r0, r0
     ef4:	04000000 	streq	r0, [r0], #-0
     ef8:	20007400 	andcs	r7, r0, r0, lsl #8
     efc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f00:	00000000 	andeq	r0, r0, r0
     f04:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
     f10:	01f30005 	mvnseq	r0, r5
     f14:	009f2050 	addseq	r2, pc, r0, asr r0	; <UNPREDICTABLE>
	...
     f24:	07000000 	streq	r0, [r0, -r0]
     f28:	20007000 	andcs	r7, r0, r0
     f2c:	9f1aff08 	svcls	0x001aff08
	...
     f38:	00740007 	rsbseq	r0, r4, r7
     f3c:	1aff0820 	bne	fffc2fc4 <SCS_BASE+0x1ffb4fc4>
     f40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f44:	00000000 	andeq	r0, r0, r0
     f48:	74000600 	strvc	r0, [r0], #-1536	; 0x600
     f4c:	1aff0800 	bne	fffc2f54 <SCS_BASE+0x1ffb4f54>
     f50:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     f54:	00000000 	andeq	r0, r0, r0
     f58:	f3000800 	vsub.i8	d0, d0, d0
     f5c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
     f60:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
     f70:	0a000000 	beq	f78 <__Stack_Size+0xb78>
     f74:	20007000 	andcs	r7, r0, r0
     f78:	1aff000a 	bne	fffc0fa8 <SCS_BASE+0x1ffb2fa8>
     f7c:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f80:	00000000 	andeq	r0, r0, r0
     f84:	0a000000 	beq	f8c <__Stack_Size+0xb8c>
     f88:	20007400 	andcs	r7, r0, r0, lsl #8
     f8c:	1aff000a 	bne	fffc0fbc <SCS_BASE+0x1ffb2fbc>
     f90:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
     f94:	00000000 	andeq	r0, r0, r0
     f98:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     f9c:	0a007400 	beq	1dfa4 <__Stack_Size+0x1dba4>
     fa0:	381aff00 	ldmdacc	sl, {r8, r9, sl, fp, ip, sp, lr, pc}
     fa4:	00009f25 	andeq	r9, r0, r5, lsr #30
     fa8:	00000000 	andeq	r0, r0, r0
     fac:	000b0000 	andeq	r0, fp, r0
     fb0:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
     fb4:	1aff000a 	bne	fffc0fe4 <SCS_BASE+0x1ffb2fe4>
     fb8:	009f2538 	addseq	r2, pc, r8, lsr r5	; <UNPREDICTABLE>
	...
     fc8:	0b000000 	bleq	fd0 <__Stack_Size+0xbd0>
     fcc:	20007000 	andcs	r7, r0, r0
     fd0:	2440ff08 	strbcs	pc, [r0], #-3848	; 0xf08	; <UNPREDICTABLE>
     fd4:	9f25401a 	svcls	0x0025401a
	...
     fe0:	0074000b 	rsbseq	r0, r4, fp
     fe4:	40ff0820 	rscsmi	r0, pc, r0, lsr #16
     fe8:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
     fec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ff0:	00000000 	andeq	r0, r0, r0
     ff4:	74000a00 	strvc	r0, [r0], #-2560	; 0xa00
     ff8:	40ff0800 	rscsmi	r0, pc, r0, lsl #16
     ffc:	25401a24 	strbcs	r1, [r0, #-2596]	; 0xa24
    1000:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1004:	00000000 	andeq	r0, r0, r0
    1008:	f3000c00 			; <UNDEFINED> instruction: 0xf3000c00
    100c:	08205001 	stmdaeq	r0!, {r0, ip, lr}
    1010:	1a2440ff 	bne	911414 <__Stack_Size+0x911014>
    1014:	009f2540 	addseq	r2, pc, r0, asr #10
	...
    1024:	06000000 	streq	r0, [r0], -r0
    1028:	20007000 	andcs	r7, r0, r0
    102c:	009f2548 	addseq	r2, pc, r8, asr #10
    1030:	00000000 	andeq	r0, r0, r0
    1034:	06000000 	streq	r0, [r0], -r0
    1038:	20007400 	andcs	r7, r0, r0, lsl #8
    103c:	009f2548 	addseq	r2, pc, r8, asr #10
    1040:	00000000 	andeq	r0, r0, r0
    1044:	05000000 	streq	r0, [r0, #-0]
    1048:	48007400 	stmdami	r0, {sl, ip, sp, lr}
    104c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1050:	00000000 	andeq	r0, r0, r0
    1054:	00070000 	andeq	r0, r7, r0
    1058:	205001f3 	ldrshcs	r0, [r0], #-19	; 0xffffffed
    105c:	009f2548 	addseq	r2, pc, r8, asr #10
	...
    106c:	02000000 	andeq	r0, r0, #0
    1070:	009f3400 	addseq	r3, pc, r0, lsl #8
    1074:	00000000 	andeq	r0, r0, r0
    1078:	01000000 	mrseq	r0, (UNDEF: 0)
    107c:	00005000 	andeq	r5, r0, r0
    1080:	00000000 	andeq	r0, r0, r0
    1084:	00010000 	andeq	r0, r1, r0
    1088:	00000050 	andeq	r0, r0, r0, asr r0
    108c:	00000000 	andeq	r0, r0, r0
    1090:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    109c:	00500001 	subseq	r0, r0, r1
    10a0:	00000000 	andeq	r0, r0, r0
    10a4:	01000000 	mrseq	r0, (UNDEF: 0)
    10a8:	00005000 	andeq	r5, r0, r0
    10ac:	00000000 	andeq	r0, r0, r0
    10b0:	00010000 	andeq	r0, r1, r0
    10b4:	00000050 	andeq	r0, r0, r0, asr r0
	...
    10c4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    10d0:	01f30004 	mvnseq	r0, r4
    10d4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    10e4:	00020000 	andeq	r0, r2, r0
    10e8:	00009f34 	andeq	r9, r0, r4, lsr pc
    10ec:	00000000 	andeq	r0, r0, r0
    10f0:	00010000 	andeq	r0, r1, r0
    10f4:	00000050 	andeq	r0, r0, r0, asr r0
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1108:	00500001 	subseq	r0, r0, r1
	...
    1118:	01000000 	mrseq	r0, (UNDEF: 0)
    111c:	00005000 	andeq	r5, r0, r0
    1120:	00000000 	andeq	r0, r0, r0
    1124:	00040000 	andeq	r0, r4, r0
    1128:	9f5001f3 	svcls	0x005001f3
	...
    113c:	00510001 	subseq	r0, r1, r1
    1140:	00000000 	andeq	r0, r0, r0
    1144:	04000000 	streq	r0, [r0], #-0
    1148:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    114c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    115c:	52000100 	andpl	r0, r0, #0, 2
	...
    1168:	01f30004 	mvnseq	r0, r4
    116c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    117c:	00020000 	andeq	r0, r2, r0
    1180:	00009f34 	andeq	r9, r0, r4, lsr pc
    1184:	00000000 	andeq	r0, r0, r0
    1188:	00010000 	andeq	r0, r1, r0
    118c:	00000050 	andeq	r0, r0, r0, asr r0
    1190:	00000000 	andeq	r0, r0, r0
    1194:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    11a8:	00500001 	subseq	r0, r0, r1
    11ac:	00000000 	andeq	r0, r0, r0
    11b0:	04000000 	streq	r0, [r0], #-0
    11b4:	5001f300 	andpl	pc, r1, r0, lsl #6
    11b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    11c8:	30000200 	andcc	r0, r0, r0, lsl #4
    11cc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    11d0:	00000000 	andeq	r0, r0, r0
    11d4:	70000c00 	andvc	r0, r0, r0, lsl #24
    11d8:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    11dc:	1a00731a 	bne	1de4c <__Stack_Size+0x1da4c>
    11e0:	009f2e30 	addseq	r2, pc, r0, lsr lr	; <UNPREDICTABLE>
    11e4:	00000000 	andeq	r0, r0, r0
    11e8:	0d000000 	stceq	0, cr0, [r0, #-0]
    11ec:	5001f300 	andpl	pc, r1, r0, lsl #6
    11f0:	1affff0a 	bne	e20 <__Stack_Size+0xa20>
    11f4:	301a0073 	andscc	r0, sl, r3, ror r0
    11f8:	00009f2e 	andeq	r9, r0, lr, lsr #30
	...
    1208:	00010000 	andeq	r0, r1, r0
    120c:	00000050 	andeq	r0, r0, r0, asr r0
    1210:	00000000 	andeq	r0, r0, r0
    1214:	f3000400 	vshl.u8	d0, d0, d0
    1218:	009f5001 	addseq	r5, pc, r1
    121c:	00000000 	andeq	r0, r0, r0
    1220:	01000000 	mrseq	r0, (UNDEF: 0)
    1224:	00005000 	andeq	r5, r0, r0
    1228:	00000000 	andeq	r0, r0, r0
    122c:	00040000 	andeq	r0, r4, r0
    1230:	9f5001f3 	svcls	0x005001f3
	...
    123c:	00500001 	subseq	r0, r0, r1
    1240:	00000000 	andeq	r0, r0, r0
    1244:	04000000 	streq	r0, [r0], #-0
    1248:	5001f300 	andpl	pc, r1, r0, lsl #6
    124c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1250:	00000000 	andeq	r0, r0, r0
    1254:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1260:	01f30004 	mvnseq	r0, r4
    1264:	00009f50 	andeq	r9, r0, r0, asr pc
    1268:	00000000 	andeq	r0, r0, r0
    126c:	00010000 	andeq	r0, r1, r0
    1270:	00000050 	andeq	r0, r0, r0, asr r0
    1274:	00000000 	andeq	r0, r0, r0
    1278:	f3000400 	vshl.u8	d0, d0, d0
    127c:	009f5001 	addseq	r5, pc, r1
    1280:	00000000 	andeq	r0, r0, r0
    1284:	01000000 	mrseq	r0, (UNDEF: 0)
    1288:	00005000 	andeq	r5, r0, r0
    128c:	00000000 	andeq	r0, r0, r0
    1290:	00040000 	andeq	r0, r4, r0
    1294:	9f5001f3 	svcls	0x005001f3
	...
    12a0:	00500001 	subseq	r0, r0, r1
    12a4:	00000000 	andeq	r0, r0, r0
    12a8:	04000000 	streq	r0, [r0], #-0
    12ac:	5001f300 	andpl	pc, r1, r0, lsl #6
    12b0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12b4:	00000000 	andeq	r0, r0, r0
    12b8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    12c4:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
    12c8:	080012d4 	stmdaeq	r0, {r2, r4, r6, r7, r9, ip}
    12cc:	d4510001 	ldrble	r0, [r1], #-1
    12d0:	54080012 	strpl	r0, [r8], #-18
    12d4:	04080013 	streq	r0, [r8], #-19
    12d8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    12dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    12e0:	00000000 	andeq	r0, r0, r0
    12e4:	0012b800 	andseq	fp, r2, r0, lsl #16
    12e8:	0012c808 	andseq	ip, r2, r8, lsl #16
    12ec:	30000208 	andcc	r0, r0, r8, lsl #4
    12f0:	0012c89f 	mulseq	r2, pc, r8	; <UNPREDICTABLE>
    12f4:	0012cc08 	andseq	ip, r2, r8, lsl #24
    12f8:	73000608 	movwvc	r0, #1544	; 0x608
    12fc:	1aff0800 	bne	fffc3304 <SCS_BASE+0x1ffb5304>
    1300:	0012cc9f 	mulseq	r2, pc, ip	; <UNPREDICTABLE>
    1304:	00135408 	andseq	r5, r3, r8, lsl #8
    1308:	53000108 	movwpl	r0, #264	; 0x108
	...
    1314:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
    1318:	080012d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, ip}
    131c:	9f300002 	svcls	0x00300002
    1320:	080012de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, ip}
    1324:	0800130e 	stmdaeq	r0, {r1, r2, r3, r8, r9, ip}
    1328:	22570001 	subscs	r0, r7, #1
    132c:	52080013 	andpl	r0, r8, #19
    1330:	01080013 	tsteq	r8, r3, lsl r0
    1334:	00005700 	andeq	r5, r0, r0, lsl #14
    1338:	00000000 	andeq	r0, r0, r0
    133c:	12b80000 	adcsne	r0, r8, #0
    1340:	12d60800 	sbcsne	r0, r6, #0, 16
    1344:	00020800 	andeq	r0, r2, r0, lsl #16
    1348:	12d69f30 	sbcsne	r9, r6, #48, 30	; 0xc0
    134c:	130e0800 	movwne	r0, #59392	; 0xe800
    1350:	00010800 	andeq	r0, r1, r0, lsl #16
    1354:	00131454 	andseq	r1, r3, r4, asr r4
    1358:	00131608 	andseq	r1, r3, r8, lsl #12
    135c:	30000208 	andcc	r0, r0, r8, lsl #4
    1360:	0013169f 	mulseq	r3, pc, r6	; <UNPREDICTABLE>
    1364:	00135208 	andseq	r5, r3, r8, lsl #4
    1368:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    1374:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
    1378:	080012d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, ip}
    137c:	9f300002 	svcls	0x00300002
    1380:	080012da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r9, ip}
    1384:	080012e2 	stmdaeq	r0, {r1, r5, r6, r7, r9, ip}
    1388:	e2560001 	subs	r0, r6, #1
    138c:	e6080012 			; <UNDEFINED> instruction: 0xe6080012
    1390:	05080012 	streq	r0, [r8, #-18]
    1394:	32007400 	andcc	r7, r0, #0, 8
    1398:	12e69f24 	rscne	r9, r6, #36, 30	; 0x90
    139c:	13060800 	movwne	r0, #26624	; 0x6800
    13a0:	00010800 	andeq	r0, r1, r0, lsl #16
    13a4:	00131e5e 	andseq	r1, r3, lr, asr lr
    13a8:	00132608 	andseq	r2, r3, r8, lsl #12
    13ac:	56000108 	strpl	r0, [r0], -r8, lsl #2
    13b0:	08001326 	stmdaeq	r0, {r1, r2, r5, r8, r9, ip}
    13b4:	0800132a 	stmdaeq	r0, {r1, r3, r5, r8, r9, ip}
    13b8:	00740005 	rsbseq	r0, r4, r5
    13bc:	2a9f2432 	bcs	fe7ca48c <SCS_BASE+0x1e7bc48c>
    13c0:	4a080013 	bmi	201414 <__Stack_Size+0x201014>
    13c4:	01080013 	tsteq	r8, r3, lsl r0
    13c8:	00005e00 	andeq	r5, r0, r0, lsl #28
    13cc:	00000000 	andeq	r0, r0, r0
    13d0:	12b80000 	adcsne	r0, r8, #0
    13d4:	12d40800 	sbcsne	r0, r4, #0, 16
    13d8:	00020800 	andeq	r0, r2, r0, lsl #16
    13dc:	12d49f30 	sbcsne	r9, r4, #48, 30	; 0xc0
    13e0:	130e0800 	movwne	r0, #59392	; 0xe800
    13e4:	00010800 	andeq	r0, r1, r0, lsl #16
    13e8:	00131451 	andseq	r1, r3, r1, asr r4
    13ec:	00135208 	andseq	r5, r3, r8, lsl #4
    13f0:	51000108 	tstpl	r0, r8, lsl #2
	...
    13fc:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
    1400:	080012d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r9, ip}
    1404:	9f300002 	svcls	0x00300002
    1408:	080012e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, ip}
    140c:	080012ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, ip}
    1410:	7e3f0005 	cdpvc	0, 3, cr0, cr15, cr5, {0}
    1414:	ec9f2400 	cfldrs	mvf2, [pc], {0}
    1418:	f6080012 			; <UNDEFINED> instruction: 0xf6080012
    141c:	01080012 	tsteq	r8, r2, lsl r0
    1420:	12f65600 	rscsne	r5, r6, #0, 12
    1424:	13060800 	movwne	r0, #26624	; 0x6800
    1428:	00050800 	andeq	r0, r5, r0, lsl #16
    142c:	24007e3f 	strcs	r7, [r0], #-3647	; 0xe3f
    1430:	00132a9f 	mulseq	r3, pc, sl	; <UNPREDICTABLE>
    1434:	00133008 	andseq	r3, r3, r8
    1438:	3f000508 	svccc	0x00000508
    143c:	9f24007e 	svcls	0x0024007e
    1440:	08001330 	stmdaeq	r0, {r4, r5, r8, r9, ip}
    1444:	0800133a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, ip}
    1448:	3a560001 	bcc	1581454 <__Stack_Size+0x1581054>
    144c:	4a080013 	bmi	2014a0 <__Stack_Size+0x2010a0>
    1450:	05080013 	streq	r0, [r8, #-19]
    1454:	007e3f00 	rsbseq	r3, lr, r0, lsl #30
    1458:	00009f24 	andeq	r9, r0, r4, lsr #30
    145c:	00000000 	andeq	r0, r0, r0
    1460:	13540000 	cmpne	r4, #0
    1464:	135c0800 	cmpne	ip, #0, 16
    1468:	00010800 	andeq	r0, r1, r0, lsl #16
    146c:	00135c50 	andseq	r5, r3, r0, asr ip
    1470:	00136008 	andseq	r6, r3, r8
    1474:	f3000408 	vshl.u8	d0, d8, d0
    1478:	009f5001 	addseq	r5, pc, r1
    147c:	00000000 	andeq	r0, r0, r0
    1480:	54000000 	strpl	r0, [r0], #-0
    1484:	56080013 			; <UNDEFINED> instruction: 0x56080013
    1488:	02080013 	andeq	r0, r8, #19
    148c:	569f3000 	ldrpl	r3, [pc], r0
    1490:	60080013 	andvs	r0, r8, r3, lsl r0
    1494:	0c080013 	stceq	0, cr0, [r8], {19}
    1498:	0a007100 	beq	1d8a0 <__Stack_Size+0x1d4a0>
    149c:	731affff 	tstvc	sl, #1020	; 0x3fc
    14a0:	2e301a00 	vaddcs.f32	s2, s0, s0
    14a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    14b4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    14c0:	01f30004 	mvnseq	r0, r4
    14c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    14d4:	00010000 	andeq	r0, r1, r0
    14d8:	00000050 	andeq	r0, r0, r0, asr r0
    14dc:	00000000 	andeq	r0, r0, r0
    14e0:	f3000400 	vshl.u8	d0, d0, d0
    14e4:	009f5001 	addseq	r5, pc, r1
	...
    14f4:	02000000 	andeq	r0, r0, #0
    14f8:	009f3000 	addseq	r3, pc, r0
    14fc:	00000000 	andeq	r0, r0, r0
    1500:	0c000000 	stceq	0, cr0, [r0], {-0}
    1504:	0a007100 	beq	1d90c <__Stack_Size+0x1d50c>
    1508:	731affff 	tstvc	sl, #1020	; 0x3fc
    150c:	2e301a00 	vaddcs.f32	s2, s0, s0
    1510:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1520:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    152c:	01f30004 	mvnseq	r0, r4
    1530:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1540:	00040000 	andeq	r0, r4, r0
    1544:	9f243c40 	svcls	0x00243c40
	...
    1550:	00530001 	subseq	r0, r3, r1
	...
    1560:	01000000 	mrseq	r0, (UNDEF: 0)
    1564:	00005000 	andeq	r5, r0, r0
    1568:	00000000 	andeq	r0, r0, r0
    156c:	00040000 	andeq	r0, r4, r0
    1570:	9f5001f3 	svcls	0x005001f3
	...
    1584:	00510001 	subseq	r0, r1, r1
    1588:	00000000 	andeq	r0, r0, r0
    158c:	04000000 	streq	r0, [r0], #-0
    1590:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1594:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    15a4:	30000200 	andcc	r0, r0, r0, lsl #4
    15a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    15ac:	00000000 	andeq	r0, r0, r0
    15b0:	73000f00 	movwvc	r0, #3840	; 0xf00
    15b4:	ff800a00 			; <UNDEFINED> instruction: 0xff800a00
    15b8:	0800701a 	stmdaeq	r0, {r1, r3, r4, ip, sp, lr}
    15bc:	24341aff 	ldrtcs	r1, [r4], #-2815	; 0xaff
    15c0:	00009f21 	andeq	r9, r0, r1, lsr #30
    15c4:	00000000 	andeq	r0, r0, r0
    15c8:	00010000 	andeq	r0, r1, r0
    15cc:	00000050 	andeq	r0, r0, r0, asr r0
    15d0:	00000000 	andeq	r0, r0, r0
    15d4:	00136800 	andseq	r6, r3, r0, lsl #16
    15d8:	0013aa08 	andseq	sl, r3, r8, lsl #20
    15dc:	50000108 	andpl	r0, r0, r8, lsl #2
    15e0:	080013aa 	stmdaeq	r0, {r1, r3, r5, r7, r8, r9, ip}
    15e4:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
    15e8:	01f30004 	mvnseq	r0, r4
    15ec:	00009f50 	andeq	r9, r0, r0, asr pc
    15f0:	00000000 	andeq	r0, r0, r0
    15f4:	13680000 	cmnne	r8, #0
    15f8:	13780800 	cmnne	r8, #0, 16
    15fc:	00020800 	andeq	r0, r2, r0, lsl #16
    1600:	13789f30 	cmnne	r8, #48, 30	; 0xc0
    1604:	13ae0800 			; <UNDEFINED> instruction: 0x13ae0800
    1608:	00010800 	andeq	r0, r1, r0, lsl #16
    160c:	0013ae52 	andseq	sl, r3, r2, asr lr
    1610:	0013bc08 	andseq	fp, r3, r8, lsl #24
    1614:	f3000808 	vsub.i8	d0, d0, d8
    1618:	ff0a5001 			; <UNDEFINED> instruction: 0xff0a5001
    161c:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    1620:	00000000 	andeq	r0, r0, r0
    1624:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1628:	8a080013 	bhi	20167c <__Stack_Size+0x20127c>
    162c:	02080013 	andeq	r0, r8, #19
    1630:	8a9f3000 	bhi	fe7cd638 <SCS_BASE+0x1e7bf638>
    1634:	a6080013 			; <UNDEFINED> instruction: 0xa6080013
    1638:	0b080013 	bleq	20168c <__Stack_Size+0x20128c>
    163c:	00703300 	rsbseq	r3, r0, r0, lsl #6
    1640:	1a243f4e 	bne	911380 <__Stack_Size+0x910f80>
    1644:	9f242540 	svcls	0x00242540
	...
    1650:	08001368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip}
    1654:	08001376 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, ip}
    1658:	9f300002 	svcls	0x00300002
    165c:	08001376 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, ip}
    1660:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
    1664:	00530001 	subseq	r0, r3, r1
    1668:	00000000 	andeq	r0, r0, r0
    166c:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    1670:	76080013 			; <UNDEFINED> instruction: 0x76080013
    1674:	02080013 	andeq	r0, r8, #19
    1678:	769f3000 	ldrvc	r3, [pc], r0
    167c:	aa080013 	bge	2016d0 <__Stack_Size+0x2012d0>
    1680:	09080013 	stmdbeq	r8, {r0, r1, r4}
    1684:	4e007000 	cdpmi	0, 0, cr7, cr0, cr0, {0}
    1688:	401a243f 	andsmi	r2, sl, pc, lsr r4
    168c:	13aa9f25 			; <UNDEFINED> instruction: 0x13aa9f25
    1690:	13bc0800 			; <UNDEFINED> instruction: 0x13bc0800
    1694:	000a0800 	andeq	r0, sl, r0, lsl #16
    1698:	4e5001f3 	mrcmi	1, 2, r0, cr0, cr3, {7}
    169c:	401a243f 	andsmi	r2, sl, pc, lsr r4
    16a0:	00009f25 	andeq	r9, r0, r5, lsr #30
	...
    16b0:	00010000 	andeq	r0, r1, r0
    16b4:	00000050 	andeq	r0, r0, r0, asr r0
    16b8:	00000000 	andeq	r0, r0, r0
    16bc:	f3000400 	vshl.u8	d0, d0, d0
    16c0:	009f5001 	addseq	r5, pc, r1
	...
    16d0:	01000000 	mrseq	r0, (UNDEF: 0)
    16d4:	00005100 	andeq	r5, r0, r0, lsl #2
    16d8:	00000000 	andeq	r0, r0, r0
    16dc:	00040000 	andeq	r0, r4, r0
    16e0:	9f5101f3 	svcls	0x005101f3
	...
    16f4:	9f300002 	svcls	0x00300002
	...
    1700:	733f0005 	teqvc	pc, #5
    1704:	009f2400 	addseq	r2, pc, r0, lsl #8
    1708:	00000000 	andeq	r0, r0, r0
    170c:	01000000 	mrseq	r0, (UNDEF: 0)
    1710:	00005200 	andeq	r5, r0, r0, lsl #4
    1714:	00000000 	andeq	r0, r0, r0
    1718:	00050000 	andeq	r0, r5, r0
    171c:	2400733f 	strcs	r7, [r0], #-831	; 0x33f
    1720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1730:	30000200 	andcc	r0, r0, r0, lsl #4
    1734:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1738:	00000000 	andeq	r0, r0, r0
    173c:	52000100 	andpl	r0, r0, #0, 2
	...
    1750:	9f300002 	svcls	0x00300002
	...
    175c:	9f310002 	svcls	0x00310002
	...
    1768:	9f320002 	svcls	0x00320002
	...
    1774:	9f330002 	svcls	0x00330002
	...
    1780:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
    1784:	080013c0 	stmdaeq	r0, {r6, r7, r8, r9, ip}
    1788:	c0500001 	subsgt	r0, r0, r1
    178c:	d0080013 	andle	r0, r8, r3, lsl r0
    1790:	04080013 	streq	r0, [r8], #-19
    1794:	5001f300 	andpl	pc, r1, r0, lsl #6
    1798:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    179c:	00000000 	andeq	r0, r0, r0
    17a0:	0013d000 	andseq	sp, r3, r0
    17a4:	0013e808 	andseq	lr, r3, r8, lsl #16
    17a8:	30000208 	andcc	r0, r0, r8, lsl #4
    17ac:	0013e89f 	mulseq	r3, pc, r8	; <UNPREDICTABLE>
    17b0:	0013f008 	andseq	pc, r3, r8
    17b4:	54000108 	strpl	r0, [r0], #-264	; 0x108
    17b8:	080013f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip}
    17bc:	08001406 	stmdaeq	r0, {r1, r2, sl, ip}
    17c0:	06510001 	ldrbeq	r0, [r1], -r1
    17c4:	18080014 	stmdane	r8, {r2, r4}
    17c8:	01080014 	tsteq	r8, r4, lsl r0
    17cc:	14185200 	ldrne	r5, [r8], #-512	; 0x200
    17d0:	141a0800 	ldrne	r0, [sl], #-2048	; 0x800
    17d4:	00060800 	andeq	r0, r6, r0, lsl #16
    17d8:	00710072 	rsbseq	r0, r1, r2, ror r0
    17dc:	141a9f1a 	ldrne	r9, [sl], #-3866	; 0xf1a
    17e0:	141c0800 	ldrne	r0, [ip], #-2048	; 0x800
    17e4:	00010800 	andeq	r0, r1, r0, lsl #16
    17e8:	00143652 	andseq	r3, r4, r2, asr r6
    17ec:	00145408 	andseq	r5, r4, r8, lsl #8
    17f0:	30000208 	andcc	r0, r0, r8, lsl #4
    17f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    17f8:	00000000 	andeq	r0, r0, r0
    17fc:	0013d000 	andseq	sp, r3, r0
    1800:	00140a08 	andseq	r0, r4, r8, lsl #20
    1804:	30000208 	andcc	r0, r0, r8, lsl #4
    1808:	0014149f 	mulseq	r4, pc, r4	; <UNPREDICTABLE>
    180c:	00141c08 	andseq	r1, r4, r8, lsl #24
    1810:	54000108 	strpl	r0, [r0], #-264	; 0x108
    1814:	0800141c 	stmdaeq	r0, {r2, r3, r4, sl, ip}
    1818:	08001424 	stmdaeq	r0, {r2, r5, sl, ip}
    181c:	36520001 	ldrbcc	r0, [r2], -r1
    1820:	54080014 	strpl	r0, [r8], #-20
    1824:	02080014 	andeq	r0, r8, #20
    1828:	009f3000 	addseq	r3, pc, r0
    182c:	00000000 	andeq	r0, r0, r0
    1830:	d0000000 	andle	r0, r0, r0
    1834:	14080013 	strne	r0, [r8], #-19
    1838:	02080014 	andeq	r0, r8, #20
    183c:	149f3000 	ldrne	r3, [pc], #0	; 1844 <__Stack_Size+0x1444>
    1840:	26080014 			; <UNDEFINED> instruction: 0x26080014
    1844:	01080014 	tsteq	r8, r4, lsl r0
    1848:	14265100 	strtne	r5, [r6], #-256	; 0x100
    184c:	14360800 	ldrtne	r0, [r6], #-2048	; 0x800
    1850:	00060800 	andeq	r0, r6, r0, lsl #16
    1854:	0075ff08 	rsbseq	pc, r5, r8, lsl #30
    1858:	14369f24 	ldrtne	r9, [r6], #-3876	; 0xf24
    185c:	14540800 	ldrbne	r0, [r4], #-2048	; 0x800
    1860:	00020800 	andeq	r0, r2, r0, lsl #16
    1864:	00009f30 	andeq	r9, r0, r0, lsr pc
    1868:	00000000 	andeq	r0, r0, r0
    186c:	13d00000 	bicsne	r0, r0, #0
    1870:	13e80800 	mvnne	r0, #0, 16
    1874:	00020800 	andeq	r0, r2, r0, lsl #16
    1878:	13e89f30 	mvnne	r9, #48, 30	; 0xc0
    187c:	13ec0800 	mvnne	r0, #0, 16
    1880:	00050800 	andeq	r0, r5, r0, lsl #16
    1884:	1c007434 	cfstrsne	mvf7, [r0], {52}	; 0x34
    1888:	0013ec9f 	mulseq	r3, pc, ip	; <UNPREDICTABLE>
    188c:	0013f008 	andseq	pc, r3, r8
    1890:	51000108 	tstpl	r0, r8, lsl #2
    1894:	080013f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip}
    1898:	080013f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, ip}
    189c:	74340005 	ldrtvc	r0, [r4], #-5
    18a0:	369f1c00 	ldrcc	r1, [pc], r0, lsl #24
    18a4:	54080014 	strpl	r0, [r8], #-20
    18a8:	02080014 	andeq	r0, r8, #20
    18ac:	009f3000 	addseq	r3, pc, r0
    18b0:	00000000 	andeq	r0, r0, r0
    18b4:	d0000000 	andle	r0, r0, r0
    18b8:	e8080013 	stmda	r8, {r0, r1, r4}
    18bc:	02080013 	andeq	r0, r8, #19
    18c0:	e89f3f00 	ldm	pc, {r8, r9, sl, fp, ip, sp}	; <UNPREDICTABLE>
    18c4:	f4080013 	vst4.8	{d0-d3}, [r8 :64], r3
    18c8:	05080013 	streq	r0, [r8, #-19]
    18cc:	00743f00 	rsbseq	r3, r4, r0, lsl #30
    18d0:	13f49f25 	mvnsne	r9, #37, 30	; 0x94
    18d4:	13fc0800 	mvnsne	r0, #0, 16
    18d8:	00010800 	andeq	r0, r1, r0, lsl #16
    18dc:	00143652 	andseq	r3, r4, r2, asr r6
    18e0:	00145408 	andseq	r5, r4, r8, lsl #8
    18e4:	3f000208 	svccc	0x00000208
    18e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    18f8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1904:	01f30004 	mvnseq	r0, r4
    1908:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1918:	00010000 	andeq	r0, r1, r0
    191c:	00000050 	andeq	r0, r0, r0, asr r0
    1920:	00000000 	andeq	r0, r0, r0
    1924:	f3000400 	vshl.u8	d0, d0, d0
    1928:	009f5001 	addseq	r5, pc, r1
	...
    1938:	02000000 	andeq	r0, r0, #0
    193c:	009f3000 	addseq	r3, pc, r0
    1940:	00000000 	andeq	r0, r0, r0
    1944:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1948:	72007000 	andvc	r7, r0, #0
    194c:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    1950:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    1960:	00020000 	andeq	r0, r2, r0
    1964:	00009f30 	andeq	r9, r0, r0, lsr pc
    1968:	00000000 	andeq	r0, r0, r0
    196c:	00010000 	andeq	r0, r1, r0
    1970:	00000052 	andeq	r0, r0, r2, asr r0
	...
    1980:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    198c:	01f30004 	mvnseq	r0, r4
    1990:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    19a0:	00010000 	andeq	r0, r1, r0
    19a4:	00000050 	andeq	r0, r0, r0, asr r0
    19a8:	00000000 	andeq	r0, r0, r0
    19ac:	f3000400 	vshl.u8	d0, d0, d0
    19b0:	009f5001 	addseq	r5, pc, r1
	...
    19c0:	02000000 	andeq	r0, r0, #0
    19c4:	009f3000 	addseq	r3, pc, r0
    19c8:	00000000 	andeq	r0, r0, r0
    19cc:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    19d0:	72007000 	andvc	r7, r0, #0
    19d4:	00721a00 	rsbseq	r1, r2, r0, lsl #20
    19d8:	00009f29 	andeq	r9, r0, r9, lsr #30
	...
    19e8:	00020000 	andeq	r0, r2, r0
    19ec:	00009f30 	andeq	r9, r0, r0, lsr pc
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	00010000 	andeq	r0, r1, r0
    19f8:	00000052 	andeq	r0, r0, r2, asr r0
    19fc:	00000000 	andeq	r0, r0, r0
    1a00:	00145400 	andseq	r5, r4, r0, lsl #8
    1a04:	00146008 	andseq	r6, r4, r8
    1a08:	50000108 	andpl	r0, r0, r8, lsl #2
    1a0c:	08001460 	stmdaeq	r0, {r5, r6, sl, ip}
    1a10:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
    1a14:	01f30004 	mvnseq	r0, r4
    1a18:	00009f50 	andeq	r9, r0, r0, asr pc
    1a1c:	00000000 	andeq	r0, r0, r0
    1a20:	14540000 	ldrbne	r0, [r4], #-0
    1a24:	14580800 	ldrbne	r0, [r8], #-2048	; 0x800
    1a28:	00010800 	andeq	r0, r1, r0, lsl #16
    1a2c:	00145851 	andseq	r5, r4, r1, asr r8
    1a30:	00146808 	andseq	r6, r4, r8, lsl #16
    1a34:	f3000408 	vshl.u8	d0, d8, d0
    1a38:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1a48:	01000000 	mrseq	r0, (UNDEF: 0)
    1a4c:	00005000 	andeq	r5, r0, r0
    1a50:	00000000 	andeq	r0, r0, r0
    1a54:	00040000 	andeq	r0, r4, r0
    1a58:	9f5001f3 	svcls	0x005001f3
	...
    1a64:	00500001 	subseq	r0, r0, r1
    1a68:	00000000 	andeq	r0, r0, r0
    1a6c:	04000000 	streq	r0, [r0], #-0
    1a70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1a74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1a84:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1a90:	01f30004 	mvnseq	r0, r4
    1a94:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1aa4:	00010000 	andeq	r0, r1, r0
    1aa8:	00000051 	andeq	r0, r0, r1, asr r0
    1aac:	00000000 	andeq	r0, r0, r0
    1ab0:	f3000400 	vshl.u8	d0, d0, d0
    1ab4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1ab8:	00000000 	andeq	r0, r0, r0
    1abc:	01000000 	mrseq	r0, (UNDEF: 0)
    1ac0:	00005100 	andeq	r5, r0, r0, lsl #2
    1ac4:	00000000 	andeq	r0, r0, r0
    1ac8:	00040000 	andeq	r0, r4, r0
    1acc:	9f5101f3 	svcls	0x005101f3
	...
    1ae0:	9f300002 	svcls	0x00300002
	...
    1aec:	00520001 	subseq	r0, r2, r1
    1af0:	00000000 	andeq	r0, r0, r0
    1af4:	05000000 	streq	r0, [r0, #-0]
    1af8:	00703100 	rsbseq	r3, r0, r0, lsl #2
    1afc:	00009f24 	andeq	r9, r0, r4, lsr #30
    1b00:	00000000 	andeq	r0, r0, r0
    1b04:	00010000 	andeq	r0, r1, r0
    1b08:	00000052 	andeq	r0, r0, r2, asr r0
    1b0c:	00000000 	andeq	r0, r0, r0
    1b10:	31000500 	tstcc	r0, r0, lsl #10
    1b14:	9f240070 	svcls	0x00240070
	...
    1b28:	00500001 	subseq	r0, r0, r1
    1b2c:	00000000 	andeq	r0, r0, r0
    1b30:	04000000 	streq	r0, [r0], #-0
    1b34:	5001f300 	andpl	pc, r1, r0, lsl #6
    1b38:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1b48:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b54:	01f30004 	mvnseq	r0, r4
    1b58:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    1b68:	00010000 	andeq	r0, r1, r0
    1b6c:	00000052 	andeq	r0, r0, r2, asr r0
    1b70:	00000000 	andeq	r0, r0, r0
    1b74:	f3000400 	vshl.u8	d0, d0, d0
    1b78:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    1b88:	02000000 	andeq	r0, r0, #0
    1b8c:	009f3000 	addseq	r3, pc, r0
    1b90:	00000000 	andeq	r0, r0, r0
    1b94:	05000000 	streq	r0, [r0, #-0]
    1b98:	00733400 	rsbseq	r3, r3, r0, lsl #8
    1b9c:	00009f1c 	andeq	r9, r0, ip, lsl pc
    1ba0:	00000000 	andeq	r0, r0, r0
    1ba4:	00010000 	andeq	r0, r1, r0
    1ba8:	00000054 	andeq	r0, r0, r4, asr r0
    1bac:	00000000 	andeq	r0, r0, r0
    1bb0:	34000500 	strcc	r0, [r0], #-1280	; 0x500
    1bb4:	9f1c0073 	svcls	0x001c0073
	...
    1bc8:	ff080003 			; <UNDEFINED> instruction: 0xff080003
    1bcc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	08000600 	stmdaeq	r0, {r9, sl}
    1bd8:	250073ff 	strcs	r7, [r0, #-1023]	; 0x3ff
    1bdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1be0:	00000000 	andeq	r0, r0, r0
    1be4:	53000100 	movwpl	r0, #256	; 0x100
	...
    1bf8:	9f300002 	svcls	0x00300002
	...
    1c04:	ff080006 			; <UNDEFINED> instruction: 0xff080006
    1c08:	9f240073 	svcls	0x00240073
	...
    1c1c:	9f300002 	svcls	0x00300002
	...
    1c28:	00530001 	subseq	r0, r3, r1
    1c2c:	00000000 	andeq	r0, r0, r0
    1c30:	01000000 	mrseq	r0, (UNDEF: 0)
    1c34:	00005100 	andeq	r5, r0, r0, lsl #2
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00060000 	andeq	r0, r6, r0
    1c40:	00730071 	rsbseq	r0, r3, r1, ror r0
    1c44:	00009f24 	andeq	r9, r0, r4, lsr #30
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	00010000 	andeq	r0, r1, r0
    1c50:	00000051 	andeq	r0, r0, r1, asr r0
	...
    1c60:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1c6c:	01f30004 	mvnseq	r0, r4
    1c70:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1c80:	00020000 	andeq	r0, r2, r0
    1c84:	00009f30 	andeq	r9, r0, r0, lsr pc
    1c88:	00000000 	andeq	r0, r0, r0
    1c8c:	00090000 	andeq	r0, r9, r0
    1c90:	00700073 	rsbseq	r0, r0, r3, ror r0
    1c94:	2900731a 	stmdbcs	r0, {r1, r3, r4, r8, r9, ip, sp, lr}
    1c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1ca8:	30000200 	andcc	r0, r0, r0, lsl #4
    1cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cb0:	00000000 	andeq	r0, r0, r0
    1cb4:	73000600 	movwvc	r0, #1536	; 0x600
    1cb8:	1a007000 	bne	1dcc0 <__Stack_Size+0x1d8c0>
    1cbc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1cc0:	00000000 	andeq	r0, r0, r0
    1cc4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1cd8:	00700007 	rsbseq	r0, r0, r7
    1cdc:	1a3f253a 	bne	fcb1cc <__Stack_Size+0xfcadcc>
    1ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ce4:	00000000 	andeq	r0, r0, r0
    1ce8:	f3000800 	vsub.i8	d0, d0, d0
    1cec:	253a5001 	ldrcs	r5, [sl, #-1]!
    1cf0:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    1cf4:	00000000 	andeq	r0, r0, r0
    1cf8:	01000000 	mrseq	r0, (UNDEF: 0)
    1cfc:	00005300 	andeq	r5, r0, r0, lsl #6
    1d00:	00000000 	andeq	r0, r0, r0
    1d04:	00090000 	andeq	r0, r9, r0
    1d08:	5001f331 	andpl	pc, r1, r1, lsr r3	; <UNPREDICTABLE>
    1d0c:	2424f609 	strtcs	pc, [r4], #-1545	; 0x609
    1d10:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d20:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d2c:	01f30004 	mvnseq	r0, r4
    1d30:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    1d40:	00050000 	andeq	r0, r5, r0
    1d44:	1a4f0070 	bne	13c1f0c <__Stack_Size+0x13c1b0c>
    1d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d4c:	00000000 	andeq	r0, r0, r0
    1d50:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1d64:	00500001 	subseq	r0, r0, r1
    1d68:	00000000 	andeq	r0, r0, r0
    1d6c:	04000000 	streq	r0, [r0], #-0
    1d70:	5001f300 	andpl	pc, r1, r0, lsl #6
    1d74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1d84:	70000500 	andvc	r0, r0, r0, lsl #10
    1d88:	9f1a4f00 	svcls	0x001a4f00
	...
    1d94:	00500001 	subseq	r0, r0, r1
    1d98:	00000000 	andeq	r0, r0, r0
    1d9c:	03000000 	movweq	r0, #0
    1da0:	9f017000 	svcls	0x00017000
	...
    1db4:	00500001 	subseq	r0, r0, r1
    1db8:	00000000 	andeq	r0, r0, r0
    1dbc:	04000000 	streq	r0, [r0], #-0
    1dc0:	5001f300 	andpl	pc, r1, r0, lsl #6
    1dc4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    1dd4:	30000200 	andcc	r0, r0, r0, lsl #4
    1dd8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ddc:	00000000 	andeq	r0, r0, r0
    1de0:	73000900 	movwvc	r0, #2304	; 0x900
    1de4:	1a007000 	bne	1ddec <__Stack_Size+0x1d9ec>
    1de8:	9f290073 	svcls	0x00290073
	...
    1dfc:	9f300002 	svcls	0x00300002
	...
    1e08:	00730006 	rsbseq	r0, r3, r6
    1e0c:	9f1a0070 	svcls	0x001a0070
	...
    1e18:	00500001 	subseq	r0, r0, r1
	...
    1e28:	07000000 	streq	r0, [r0, -r0]
    1e2c:	3e007000 	cdpcc	0, 0, cr7, cr0, cr0, {0}
    1e30:	9f1a3f25 	svcls	0x001a3f25
	...
    1e3c:	01f30008 	mvnseq	r0, r8
    1e40:	3f253e50 	svccc	0x00253e50
    1e44:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1e48:	00000000 	andeq	r0, r0, r0
    1e4c:	00010000 	andeq	r0, r1, r0
    1e50:	00000053 	andeq	r0, r0, r3, asr r0
    1e54:	00000000 	andeq	r0, r0, r0
    1e58:	31000900 	tstcc	r0, r0, lsl #18
    1e5c:	095001f3 	ldmdbeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    1e60:	9f2424f2 	svcls	0x002424f2
	...
    1e74:	00500001 	subseq	r0, r0, r1
    1e78:	00000000 	andeq	r0, r0, r0
    1e7c:	04000000 	streq	r0, [r0], #-0
    1e80:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e84:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e88:	00000000 	andeq	r0, r0, r0
    1e8c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e98:	01f30004 	mvnseq	r0, r4
    1e9c:	00009f50 	andeq	r9, r0, r0, asr pc
    1ea0:	00000000 	andeq	r0, r0, r0
    1ea4:	00010000 	andeq	r0, r1, r0
    1ea8:	00000050 	andeq	r0, r0, r0, asr r0
    1eac:	00000000 	andeq	r0, r0, r0
    1eb0:	f3000400 	vshl.u8	d0, d0, d0
    1eb4:	009f5001 	addseq	r5, pc, r1
	...
    1ec4:	02000000 	andeq	r0, r0, #0
    1ec8:	009f3000 	addseq	r3, pc, r0
    1ecc:	00000000 	andeq	r0, r0, r0
    1ed0:	01000000 	mrseq	r0, (UNDEF: 0)
    1ed4:	00005000 	andeq	r5, r0, r0
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	00020000 	andeq	r0, r2, r0
    1ee0:	00009f30 	andeq	r9, r0, r0, lsr pc
    1ee4:	00000000 	andeq	r0, r0, r0
    1ee8:	00010000 	andeq	r0, r1, r0
    1eec:	00000050 	andeq	r0, r0, r0, asr r0
    1ef0:	00000000 	andeq	r0, r0, r0
    1ef4:	30000200 	andcc	r0, r0, r0, lsl #4
    1ef8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1efc:	00000000 	andeq	r0, r0, r0
    1f00:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1f14:	9f300002 	svcls	0x00300002
	...
    1f20:	00530001 	subseq	r0, r3, r1
    1f24:	00000000 	andeq	r0, r0, r0
    1f28:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1f2c:	09007000 	stmdbeq	r0, {ip, sp, lr}
    1f30:	253224f0 	ldrcs	r2, [r2, #-1264]!	; 0x4f0
    1f34:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1f38:	00000000 	andeq	r0, r0, r0
    1f3c:	f3000900 	vmls.i8	d0, d0, d0
    1f40:	f0095001 			; <UNDEFINED> instruction: 0xf0095001
    1f44:	9f253224 	svcls	0x00253224
	...
    1f50:	00530001 	subseq	r0, r3, r1
	...
    1f60:	02000000 	andeq	r0, r0, #0
    1f64:	009f3000 	addseq	r3, pc, r0
    1f68:	00000000 	andeq	r0, r0, r0
    1f6c:	07000000 	streq	r0, [r0, -r0]
    1f70:	44007000 	strmi	r7, [r0], #-0
    1f74:	9f1a3325 	svcls	0x001a3325
	...
    1f80:	01f30008 	mvnseq	r0, r8
    1f84:	33254450 	teqcc	r5, #80, 8	; 0x50000000
    1f88:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1f8c:	00000000 	andeq	r0, r0, r0
    1f90:	00070000 	andeq	r0, r7, r0
    1f94:	25440070 	strbcs	r0, [r4, #-112]	; 0x70
    1f98:	009f1a33 	addseq	r1, pc, r3, lsr sl	; <UNPREDICTABLE>
    1f9c:	00000000 	andeq	r0, r0, r0
    1fa0:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1fa4:	5001f300 	andpl	pc, r1, r0, lsl #6
    1fa8:	1a332544 	bne	ccb4c0 <__Stack_Size+0xccb0c0>
    1fac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1fb0:	00000000 	andeq	r0, r0, r0
    1fb4:	70000700 	andvc	r0, r0, r0, lsl #14
    1fb8:	33254400 	teqcc	r5, #0, 8
    1fbc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    1fc0:	00000000 	andeq	r0, r0, r0
    1fc4:	00080000 	andeq	r0, r8, r0
    1fc8:	445001f3 	ldrbmi	r0, [r0], #-499	; 0x1f3
    1fcc:	9f1a3325 	svcls	0x001a3325
	...
    1fe0:	00500001 	subseq	r0, r0, r1
    1fe4:	00000000 	andeq	r0, r0, r0
    1fe8:	04000000 	streq	r0, [r0], #-0
    1fec:	5001f300 	andpl	pc, r1, r0, lsl #6
    1ff0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2000:	30000200 	andcc	r0, r0, r0, lsl #4
    2004:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2008:	00000000 	andeq	r0, r0, r0
    200c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2020:	00700007 	rsbseq	r0, r0, r7
    2024:	1a312546 	bne	c4b544 <__Stack_Size+0xc4b144>
    2028:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    202c:	00000000 	andeq	r0, r0, r0
    2030:	f3000800 	vsub.i8	d0, d0, d0
    2034:	25465001 	strbcs	r5, [r6, #-1]
    2038:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
	...
    2048:	01000000 	mrseq	r0, (UNDEF: 0)
    204c:	00005000 	andeq	r5, r0, r0
    2050:	00000000 	andeq	r0, r0, r0
    2054:	00040000 	andeq	r0, r4, r0
    2058:	9f5001f3 	svcls	0x005001f3
	...
    206c:	9f300002 	svcls	0x00300002
	...
    2078:	00530001 	subseq	r0, r3, r1
    207c:	00000000 	andeq	r0, r0, r0
    2080:	01000000 	mrseq	r0, (UNDEF: 0)
    2084:	00005000 	andeq	r5, r0, r0
    2088:	00000000 	andeq	r0, r0, r0
    208c:	14f40000 	ldrbtne	r0, [r4], #0
    2090:	15000800 	strne	r0, [r0, #-2048]	; 0x800
    2094:	00010800 	andeq	r0, r1, r0, lsl #16
    2098:	00150050 	andseq	r0, r5, r0, asr r0
    209c:	00150808 	andseq	r0, r5, r8, lsl #16
    20a0:	f3000408 	vshl.u8	d0, d8, d0
    20a4:	009f5001 	addseq	r5, pc, r1
    20a8:	00000000 	andeq	r0, r0, r0
    20ac:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    20b0:	fe080014 	mcr2	0, 0, r0, cr8, cr4, {0}
    20b4:	01080014 	tsteq	r8, r4, lsl r0
    20b8:	14fe5100 	ldrbtne	r5, [lr], #256	; 0x100
    20bc:	15080800 	strne	r0, [r8, #-2048]	; 0x800
    20c0:	00040800 	andeq	r0, r4, r0, lsl #16
    20c4:	9f5101f3 	svcls	0x005101f3
	...
    20d0:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
    20d4:	080014f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, ip}
    20d8:	9f300002 	svcls	0x00300002
    20dc:	080014f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, ip}
    20e0:	080014fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, ip}
    20e4:	00730009 	rsbseq	r0, r3, r9
    20e8:	83ffff11 	mvnshi	pc, #17, 30	; 0x44
    20ec:	fc9f1a7e 	ldc2	10, cr1, [pc], {126}	; 0x7e
    20f0:	00080014 	andeq	r0, r8, r4, lsl r0
    20f4:	01080015 	tsteq	r8, r5, lsl r0
    20f8:	15005300 	strne	r5, [r0, #-768]	; 0x300
    20fc:	15080800 	strne	r0, [r8, #-2048]	; 0x800
    2100:	00010800 	andeq	r0, r1, r0, lsl #16
    2104:	00000050 	andeq	r0, r0, r0, asr r0
    2108:	00000000 	andeq	r0, r0, r0
    210c:	00151400 	andseq	r1, r5, r0, lsl #8
    2110:	00151e08 	andseq	r1, r5, r8, lsl #28
    2114:	50000108 	andpl	r0, r0, r8, lsl #2
    2118:	0800151e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl, ip}
    211c:	08001528 	stmdaeq	r0, {r3, r5, r8, sl, ip}
    2120:	01f30004 	mvnseq	r0, r4
    2124:	00009f50 	andeq	r9, r0, r0, asr pc
    2128:	00000000 	andeq	r0, r0, r0
    212c:	15140000 	ldrne	r0, [r4, #-0]
    2130:	15180800 	ldrne	r0, [r8, #-2048]	; 0x800
    2134:	00020800 	andeq	r0, r2, r0, lsl #16
    2138:	15189f30 	ldrne	r9, [r8, #-3888]	; 0xf30
    213c:	151e0800 	ldrne	r0, [lr, #-2048]	; 0x800
    2140:	00010800 	andeq	r0, r1, r0, lsl #16
    2144:	00151e53 	andseq	r1, r5, r3, asr lr
    2148:	00152808 	andseq	r2, r5, r8, lsl #16
    214c:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2158:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
    215c:	08001542 	stmdaeq	r0, {r1, r6, r8, sl, ip}
    2160:	42500001 	subsmi	r0, r0, #1
    2164:	4c080015 	stcmi	0, cr0, [r8], {21}
    2168:	04080015 	streq	r0, [r8], #-21
    216c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2170:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2174:	00000000 	andeq	r0, r0, r0
    2178:	00153800 	andseq	r3, r5, r0, lsl #16
    217c:	00153c08 	andseq	r3, r5, r8, lsl #24
    2180:	30000208 	andcc	r0, r0, r8, lsl #4
    2184:	00153c9f 	mulseq	r5, pc, ip	; <UNPREDICTABLE>
    2188:	00154208 	andseq	r4, r5, r8, lsl #4
    218c:	53000108 	movwpl	r0, #264	; 0x108
    2190:	08001542 	stmdaeq	r0, {r1, r6, r8, sl, ip}
    2194:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
    2198:	00500001 	subseq	r0, r0, r1
    219c:	00000000 	andeq	r0, r0, r0
    21a0:	4c000000 	stcmi	0, cr0, [r0], {-0}
    21a4:	56080015 			; <UNDEFINED> instruction: 0x56080015
    21a8:	01080015 	tsteq	r8, r5, lsl r0
    21ac:	15565000 	ldrbne	r5, [r6, #-0]
    21b0:	15600800 	strbne	r0, [r0, #-2048]!	; 0x800
    21b4:	00040800 	andeq	r0, r4, r0, lsl #16
    21b8:	9f5001f3 	svcls	0x005001f3
	...
    21c4:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
    21c8:	08001550 	stmdaeq	r0, {r4, r6, r8, sl, ip}
    21cc:	9f300002 	svcls	0x00300002
    21d0:	08001550 	stmdaeq	r0, {r4, r6, r8, sl, ip}
    21d4:	08001556 	stmdaeq	r0, {r1, r2, r4, r6, r8, sl, ip}
    21d8:	56530001 	ldrbpl	r0, [r3], -r1
    21dc:	60080015 	andvs	r0, r8, r5, lsl r0
    21e0:	01080015 	tsteq	r8, r5, lsl r0
    21e4:	00005000 	andeq	r5, r0, r0
    21e8:	00000000 	andeq	r0, r0, r0
    21ec:	15600000 	strbne	r0, [r0, #-0]!
    21f0:	156c0800 	strbne	r0, [ip, #-2048]!	; 0x800
    21f4:	00010800 	andeq	r0, r1, r0, lsl #16
    21f8:	00156c50 	andseq	r6, r5, r0, asr ip
    21fc:	00157408 	andseq	r7, r5, r8, lsl #8
    2200:	f3000408 	vshl.u8	d0, d8, d0
    2204:	009f5001 	addseq	r5, pc, r1
    2208:	00000000 	andeq	r0, r0, r0
    220c:	60000000 	andvs	r0, r0, r0
    2210:	64080015 	strvs	r0, [r8], #-21
    2214:	02080015 	andeq	r0, r8, #21
    2218:	649f3000 	ldrvs	r3, [pc], #0	; 2220 <__Stack_Size+0x1e20>
    221c:	6c080015 	stcvs	0, cr0, [r8], {21}
    2220:	01080015 	tsteq	r8, r5, lsl r0
    2224:	156c5300 	strbne	r5, [ip, #-768]!	; 0x300
    2228:	15740800 	ldrbne	r0, [r4, #-2048]!	; 0x800
    222c:	00010800 	andeq	r0, r1, r0, lsl #16
    2230:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2240:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    224c:	01f30004 	mvnseq	r0, r4
    2250:	00009f50 	andeq	r9, r0, r0, asr pc
    2254:	00000000 	andeq	r0, r0, r0
    2258:	00010000 	andeq	r0, r1, r0
    225c:	00000050 	andeq	r0, r0, r0, asr r0
    2260:	00000000 	andeq	r0, r0, r0
    2264:	f3000400 	vshl.u8	d0, d0, d0
    2268:	009f5001 	addseq	r5, pc, r1
	...
    2278:	01000000 	mrseq	r0, (UNDEF: 0)
    227c:	00005000 	andeq	r5, r0, r0
    2280:	00000000 	andeq	r0, r0, r0
    2284:	00040000 	andeq	r0, r4, r0
    2288:	9f5001f3 	svcls	0x005001f3
	...
    229c:	9f300002 	svcls	0x00300002
	...
    22a8:	00530001 	subseq	r0, r3, r1
    22ac:	00000000 	andeq	r0, r0, r0
    22b0:	01000000 	mrseq	r0, (UNDEF: 0)
    22b4:	00005000 	andeq	r5, r0, r0
	...
    22c4:	00010000 	andeq	r0, r1, r0
    22c8:	00000050 	andeq	r0, r0, r0, asr r0
    22cc:	00000000 	andeq	r0, r0, r0
    22d0:	f3000400 	vshl.u8	d0, d0, d0
    22d4:	009f5001 	addseq	r5, pc, r1
    22d8:	00000000 	andeq	r0, r0, r0
    22dc:	80000000 	andhi	r0, r0, r0
    22e0:	86080015 			; <UNDEFINED> instruction: 0x86080015
    22e4:	02080015 	andeq	r0, r8, #21
    22e8:	869f3000 	ldrhi	r3, [pc], r0
    22ec:	8a080015 	bhi	202348 <__Stack_Size+0x201f48>
    22f0:	05080015 	streq	r0, [r8, #-21]
    22f4:	3c007300 	stccc	3, cr7, [r0], {-0}
    22f8:	158a9f1a 	strne	r9, [sl, #3866]	; 0xf1a
    22fc:	15940800 	ldrne	r0, [r4, #2048]	; 0x800
    2300:	00010800 	andeq	r0, r1, r0, lsl #16
    2304:	00159653 	andseq	r9, r5, r3, asr r6
    2308:	00159808 	andseq	r9, r5, r8, lsl #16
    230c:	53000108 	movwpl	r0, #264	; 0x108
    2310:	080015b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip}
    2314:	080015be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, ip}
    2318:	00730008 	rsbseq	r0, r3, r8
    231c:	341af008 	ldrcc	pc, [sl], #-8
    2320:	15c89f25 	strbne	r9, [r8, #3877]	; 0xf25
    2324:	15cc0800 	strbne	r0, [ip, #2048]	; 0x800
    2328:	00090800 	andeq	r0, r9, r0, lsl #16
    232c:	000a0074 	andeq	r0, sl, r4, ror r0
    2330:	25381a07 	ldrcs	r1, [r8, #-2567]!	; 0xa07
    2334:	0015d69f 	mulseq	r5, pc, r6	; <UNPREDICTABLE>
    2338:	0015da08 	andseq	sp, r5, r8, lsl #20
    233c:	74000908 	strvc	r0, [r0], #-2312	; 0x908
    2340:	38000a00 	stmdacc	r0, {r9, fp}
    2344:	9f253b1a 	svcls	0x00253b1a
    2348:	080015e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, sl, ip}
    234c:	080015e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, sl, ip}
    2350:	00720009 	rsbseq	r0, r2, r9
    2354:	1ac0000a 	bne	ff002384 <SCS_BASE+0x1eff4384>
    2358:	009f253e 	addseq	r2, pc, lr, lsr r5	; <UNPREDICTABLE>
    235c:	00000000 	andeq	r0, r0, r0
    2360:	80000000 	andhi	r0, r0, r0
    2364:	98080015 	stmdals	r8, {r0, r2, r4}
    2368:	02080015 	andeq	r0, r8, #21
    236c:	989f3000 	ldmls	pc, {ip, sp}	; <UNPREDICTABLE>
    2370:	9e080015 	mcrls	0, 0, r0, cr8, cr5, {0}
    2374:	07080015 	smladeq	r8, r5, r0, r0
    2378:	4e007300 	cdpmi	3, 0, cr7, cr0, cr0, {0}
    237c:	9f1a2441 	svcls	0x001a2441
    2380:	080015a4 	stmdaeq	r0, {r2, r5, r7, r8, sl, ip}
    2384:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
    2388:	00530001 	subseq	r0, r3, r1
    238c:	00000000 	andeq	r0, r0, r0
    2390:	80000000 	andhi	r0, r0, r0
    2394:	a4080015 	strge	r0, [r8], #-21
    2398:	02080015 	andeq	r0, r8, #21
    239c:	a49f3000 	ldrge	r3, [pc], #0	; 23a4 <__Stack_Size+0x1fa4>
    23a0:	a8080015 	stmdage	r8, {r0, r2, r4}
    23a4:	07080015 	smladeq	r8, r5, r0, r0
    23a8:	40007100 	andmi	r7, r0, r0, lsl #2
    23ac:	9f1a243c 	svcls	0x001a243c
	...
    23b8:	08001580 	stmdaeq	r0, {r7, r8, sl, ip}
    23bc:	080015b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip}
    23c0:	9f300002 	svcls	0x00300002
    23c4:	080015b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, ip}
    23c8:	080015be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r8, sl, ip}
    23cc:	00730013 	rsbseq	r0, r3, r3, lsl r0
    23d0:	341af008 	ldrcc	pc, [sl], #-8
    23d4:	27430325 	strbcs	r0, [r3, -r5, lsr #6]
    23d8:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    23dc:	1aff0801 	bne	fffc43e8 <SCS_BASE+0x1ffb63e8>
    23e0:	0015c89f 	mulseq	r5, pc, r8	; <UNPREDICTABLE>
    23e4:	0015cc08 	andseq	ip, r5, r8, lsl #24
    23e8:	74001408 	strvc	r1, [r0], #-1032	; 0x408
    23ec:	07000a00 	streq	r0, [r0, -r0, lsl #20]
    23f0:	0325381a 	teqeq	r5, #1703936	; 0x1a0000
    23f4:	08002743 	stmdaeq	r0, {r0, r1, r6, r8, r9, sl, sp}
    23f8:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    23fc:	d69f1aff 			; <UNDEFINED> instruction: 0xd69f1aff
    2400:	da080015 	ble	20245c <__Stack_Size+0x20205c>
    2404:	14080015 	strne	r0, [r8], #-21
    2408:	0a007400 	beq	1f410 <__Stack_Size+0x1f010>
    240c:	3b1a3800 	blcc	690414 <__Stack_Size+0x690014>
    2410:	27430325 	strbcs	r0, [r3, -r5, lsr #6]
    2414:	94220800 	strtls	r0, [r2], #-2048	; 0x800
    2418:	1aff0801 	bne	fffc4424 <SCS_BASE+0x1ffb6424>
    241c:	0015e29f 	mulseq	r5, pc, r2	; <UNPREDICTABLE>
    2420:	0015e608 	andseq	lr, r5, r8, lsl #12
    2424:	72001408 	andvc	r1, r0, #8, 8	; 0x8000000
    2428:	c0000a00 	andgt	r0, r0, r0, lsl #20
    242c:	03253e1a 	teqeq	r5, #416	; 0x1a0
    2430:	08002753 	stmdaeq	r0, {r0, r1, r4, r6, r8, r9, sl, sp}
    2434:	08019422 	stmdaeq	r1, {r1, r5, sl, ip, pc}
    2438:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
	...
    2448:	01000000 	mrseq	r0, (UNDEF: 0)
    244c:	00005000 	andeq	r5, r0, r0
    2450:	00000000 	andeq	r0, r0, r0
    2454:	00040000 	andeq	r0, r4, r0
    2458:	9f5001f3 	svcls	0x005001f3
	...
    2464:	00500001 	subseq	r0, r0, r1
    2468:	00000000 	andeq	r0, r0, r0
    246c:	04000000 	streq	r0, [r0], #-0
    2470:	5001f300 	andpl	pc, r1, r0, lsl #6
    2474:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2478:	00000000 	andeq	r0, r0, r0
    247c:	00160400 	andseq	r0, r6, r0, lsl #8
    2480:	00160c08 	andseq	r0, r6, r8, lsl #24
    2484:	50000108 	andpl	r0, r0, r8, lsl #2
    2488:	0800160c 	stmdaeq	r0, {r2, r3, r9, sl, ip}
    248c:	0800160e 	stmdaeq	r0, {r1, r2, r3, r9, sl, ip}
    2490:	01f30004 	mvnseq	r0, r4
    2494:	160e9f50 			; <UNDEFINED> instruction: 0x160e9f50
    2498:	16120800 	ldrne	r0, [r2], -r0, lsl #16
    249c:	00010800 	andeq	r0, r1, r0, lsl #16
    24a0:	00161250 	andseq	r1, r6, r0, asr r2
    24a4:	00161c08 	andseq	r1, r6, r8, lsl #24
    24a8:	f3000408 	vshl.u8	d0, d8, d0
    24ac:	009f5001 	addseq	r5, pc, r1
    24b0:	00000000 	andeq	r0, r0, r0
    24b4:	1c000000 	stcne	0, cr0, [r0], {-0}
    24b8:	24080016 	strcs	r0, [r8], #-22
    24bc:	01080016 	tsteq	r8, r6, lsl r0
    24c0:	16245000 	strtne	r5, [r4], -r0
    24c4:	16260800 	strtne	r0, [r6], -r0, lsl #16
    24c8:	00040800 	andeq	r0, r4, r0, lsl #16
    24cc:	9f5001f3 	svcls	0x005001f3
    24d0:	08001626 	stmdaeq	r0, {r1, r2, r5, r9, sl, ip}
    24d4:	0800162a 	stmdaeq	r0, {r1, r3, r5, r9, sl, ip}
    24d8:	2a500001 	bcs	14024e4 <__Stack_Size+0x14020e4>
    24dc:	34080016 	strcc	r0, [r8], #-22
    24e0:	04080016 	streq	r0, [r8], #-22
    24e4:	5001f300 	andpl	pc, r1, r0, lsl #6
    24e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    24ec:	00000000 	andeq	r0, r0, r0
    24f0:	00163400 	andseq	r3, r6, r0, lsl #8
    24f4:	00163c08 	andseq	r3, r6, r8, lsl #24
    24f8:	50000108 	andpl	r0, r0, r8, lsl #2
    24fc:	0800163c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip}
    2500:	0800163e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r9, sl, ip}
    2504:	01f30004 	mvnseq	r0, r4
    2508:	163e9f50 	shsaxne	r9, lr, r0
    250c:	16420800 	strbne	r0, [r2], -r0, lsl #16
    2510:	00010800 	andeq	r0, r1, r0, lsl #16
    2514:	00164250 	andseq	r4, r6, r0, asr r2
    2518:	00164c08 	andseq	r4, r6, r8, lsl #24
    251c:	f3000408 	vshl.u8	d0, d8, d0
    2520:	009f5001 	addseq	r5, pc, r1
    2524:	00000000 	andeq	r0, r0, r0
    2528:	4c000000 	stcmi	0, cr0, [r0], {-0}
    252c:	54080016 	strpl	r0, [r8], #-22
    2530:	01080016 	tsteq	r8, r6, lsl r0
    2534:	16545000 	ldrbne	r5, [r4], -r0
    2538:	16560800 	ldrbne	r0, [r6], -r0, lsl #16
    253c:	00040800 	andeq	r0, r4, r0, lsl #16
    2540:	9f5001f3 	svcls	0x005001f3
    2544:	08001656 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, ip}
    2548:	0800165a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sl, ip}
    254c:	5a500001 	bpl	1402558 <__Stack_Size+0x1402158>
    2550:	64080016 	strvs	r0, [r8], #-22
    2554:	04080016 	streq	r0, [r8], #-22
    2558:	5001f300 	andpl	pc, r1, r0, lsl #6
    255c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2560:	00000000 	andeq	r0, r0, r0
    2564:	00166400 	andseq	r6, r6, r0, lsl #8
    2568:	00167c08 	andseq	r7, r6, r8, lsl #24
    256c:	50000108 	andpl	r0, r0, r8, lsl #2
    2570:	0800167c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip}
    2574:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
    2578:	01f30004 	mvnseq	r0, r4
    257c:	00009f50 	andeq	r9, r0, r0, asr pc
    2580:	00000000 	andeq	r0, r0, r0
    2584:	16640000 	strbtne	r0, [r4], -r0
    2588:	16660800 	strbtne	r0, [r6], -r0, lsl #16
    258c:	00020800 	andeq	r0, r2, r0, lsl #16
    2590:	16669f30 	uqasxne	r9, r6, r0
    2594:	16780800 	ldrbtne	r0, [r8], -r0, lsl #16
    2598:	00060800 	andeq	r0, r6, r0, lsl #16
    259c:	ff080072 			; <UNDEFINED> instruction: 0xff080072
    25a0:	16789f1a 	uhadd16ne	r9, r8, sl
    25a4:	167c0800 	ldrbtne	r0, [ip], -r0, lsl #16
    25a8:	00080800 	andeq	r0, r8, r0, lsl #16
    25ac:	1a4f0070 	bne	13c2774 <__Stack_Size+0x13c2374>
    25b0:	9f1aff08 	svcls	0x001aff08
    25b4:	0800167c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip}
    25b8:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
    25bc:	01f30009 	mvnseq	r0, r9
    25c0:	081a4f50 	ldmdaeq	sl, {r4, r6, r8, r9, sl, fp, lr}
    25c4:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    25c8:	00000000 	andeq	r0, r0, r0
    25cc:	64000000 	strvs	r0, [r0], #-0
    25d0:	6e080016 	mcrvs	0, 0, r0, cr8, cr6, {0}
    25d4:	02080016 	andeq	r0, r8, #22
    25d8:	6e9f3000 	cdpvs	0, 9, cr3, cr15, cr0, {0}
    25dc:	70080016 	andvc	r0, r8, r6, lsl r0
    25e0:	01080016 	tsteq	r8, r6, lsl r0
    25e4:	16705300 	ldrbtne	r5, [r0], -r0, lsl #6
    25e8:	16760800 	ldrbtne	r0, [r6], -r0, lsl #16
    25ec:	00020800 	andeq	r0, r2, r0, lsl #16
    25f0:	16769f30 	uhasxne	r9, r6, r0
    25f4:	168c0800 	strne	r0, [ip], r0, lsl #16
    25f8:	00010800 	andeq	r0, r1, r0, lsl #16
    25fc:	00000053 	andeq	r0, r0, r3, asr r0
    2600:	00000000 	andeq	r0, r0, r0
    2604:	00166400 	andseq	r6, r6, r0, lsl #8
    2608:	00167808 	andseq	r7, r6, r8, lsl #16
    260c:	30000208 	andcc	r0, r0, r8, lsl #4
    2610:	0016789f 	mulseq	r6, pc, r8	; <UNPREDICTABLE>
    2614:	00167c08 	andseq	r7, r6, r8, lsl #24
    2618:	73000d08 	movwvc	r0, #3336	; 0xd08
    261c:	4f007000 	svcmi	0x00007000
    2620:	1aff081a 	bne	fffc4690 <SCS_BASE+0x1ffb6690>
    2624:	9f1a3125 	svcls	0x001a3125
    2628:	0800167c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip}
    262c:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
    2630:	0073000e 	rsbseq	r0, r3, lr
    2634:	4f5001f3 	svcmi	0x005001f3
    2638:	1aff081a 	bne	fffc46a8 <SCS_BASE+0x1ffb66a8>
    263c:	9f1a3125 	svcls	0x001a3125
	...
    2648:	08001692 	stmdaeq	r0, {r1, r4, r7, r9, sl, ip}
    264c:	080016ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, ip}
    2650:	9f300002 	svcls	0x00300002
    2654:	080016ae 	stmdaeq	r0, {r1, r2, r3, r5, r7, r9, sl, ip}
    2658:	080016b0 	stmdaeq	r0, {r4, r5, r7, r9, sl, ip}
    265c:	00700007 	rsbseq	r0, r0, r7
    2660:	2e302448 	cdpcs	4, 3, cr2, cr0, cr8, {2}
    2664:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2668:	00000000 	andeq	r0, r0, r0
    266c:	00169800 	andseq	r9, r6, r0, lsl #16
    2670:	0016aa08 	andseq	sl, r6, r8, lsl #20
    2674:	50000108 	andpl	r0, r0, r8, lsl #2
	...
    2688:	00500001 	subseq	r0, r0, r1
    268c:	00000000 	andeq	r0, r0, r0
    2690:	04000000 	streq	r0, [r0], #-0
    2694:	5001f300 	andpl	pc, r1, r0, lsl #6
    2698:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    26a8:	30000200 	andcc	r0, r0, r0, lsl #4
    26ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    26b0:	00000000 	andeq	r0, r0, r0
    26b4:	70000b00 	andvc	r0, r0, r0, lsl #22
    26b8:	1aff0800 	bne	fffc46c0 <SCS_BASE+0x1ffb66c0>
    26bc:	301a0073 	andscc	r0, sl, r3, ror r0
    26c0:	00009f2e 	andeq	r9, r0, lr, lsr #30
    26c4:	00000000 	andeq	r0, r0, r0
    26c8:	000c0000 	andeq	r0, ip, r0
    26cc:	085001f3 	ldmdaeq	r0, {r0, r1, r4, r5, r6, r7, r8}^
    26d0:	00731aff 	ldrshteq	r1, [r3], #-175	; 0xffffff51
    26d4:	9f2e301a 	svcls	0x002e301a
	...
    26e8:	00510001 	subseq	r0, r1, r1
    26ec:	00000000 	andeq	r0, r0, r0
    26f0:	04000000 	streq	r0, [r0], #-0
    26f4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    26f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2708:	52000100 	andpl	r0, r0, #0, 2
	...
    2714:	01f30004 	mvnseq	r0, r4
    2718:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2728:	00010000 	andeq	r0, r1, r0
    272c:	00000053 	andeq	r0, r0, r3, asr r0
    2730:	00000000 	andeq	r0, r0, r0
    2734:	f3000400 	vshl.u8	d0, d0, d0
    2738:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2748:	02000000 	andeq	r0, r0, #0
    274c:	009f3000 	addseq	r3, pc, r0
    2750:	00000000 	andeq	r0, r0, r0
    2754:	01000000 	mrseq	r0, (UNDEF: 0)
    2758:	00005400 	andeq	r5, r0, r0, lsl #8
    275c:	00000000 	andeq	r0, r0, r0
    2760:	00070000 	andeq	r0, r7, r0
    2764:	0c0b0074 	stceq	0, cr0, [fp], {116}	; 0x74
    2768:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    276c:	00000000 	andeq	r0, r0, r0
    2770:	01000000 	mrseq	r0, (UNDEF: 0)
    2774:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    2784:	00020000 	andeq	r0, r2, r0
    2788:	00009f30 	andeq	r9, r0, r0, lsr pc
    278c:	00000000 	andeq	r0, r0, r0
    2790:	00010000 	andeq	r0, r1, r0
    2794:	00000055 	andeq	r0, r0, r5, asr r0
    2798:	00000000 	andeq	r0, r0, r0
    279c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    27b0:	00510001 	subseq	r0, r1, r1
    27b4:	00000000 	andeq	r0, r0, r0
    27b8:	04000000 	streq	r0, [r0], #-0
    27bc:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    27c0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    27d0:	52000100 	andpl	r0, r0, #0, 2
	...
    27dc:	01f30004 	mvnseq	r0, r4
    27e0:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    27f0:	00010000 	andeq	r0, r1, r0
    27f4:	00000053 	andeq	r0, r0, r3, asr r0
    27f8:	00000000 	andeq	r0, r0, r0
    27fc:	f3000400 	vshl.u8	d0, d0, d0
    2800:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2810:	02000000 	andeq	r0, r0, #0
    2814:	009f3000 	addseq	r3, pc, r0
    2818:	00000000 	andeq	r0, r0, r0
    281c:	01000000 	mrseq	r0, (UNDEF: 0)
    2820:	00005500 	andeq	r5, r0, r0, lsl #10
    2824:	00000000 	andeq	r0, r0, r0
    2828:	00010000 	andeq	r0, r1, r0
    282c:	00000053 	andeq	r0, r0, r3, asr r0
	...
    283c:	30000200 	andcc	r0, r0, r0, lsl #4
    2840:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2844:	00000000 	andeq	r0, r0, r0
    2848:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2854:	00540001 	subseq	r0, r4, r1
	...
    2864:	02000000 	andeq	r0, r0, #0
    2868:	009f3000 	addseq	r3, pc, r0
    286c:	00000000 	andeq	r0, r0, r0
    2870:	05000000 	streq	r0, [r0, #-0]
    2874:	34007100 	strcc	r7, [r0], #-256	; 0x100
    2878:	00009f24 	andeq	r9, r0, r4, lsr #30
    287c:	00000000 	andeq	r0, r0, r0
    2880:	00060000 	andeq	r0, r6, r0
    2884:	345101f3 	ldrbcc	r0, [r1], #-499	; 0x1f3
    2888:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    2898:	00010000 	andeq	r0, r1, r0
    289c:	00000050 	andeq	r0, r0, r0, asr r0
    28a0:	00000000 	andeq	r0, r0, r0
    28a4:	f3000400 	vshl.u8	d0, d0, d0
    28a8:	009f5001 	addseq	r5, pc, r1
    28ac:	00000000 	andeq	r0, r0, r0
    28b0:	01000000 	mrseq	r0, (UNDEF: 0)
    28b4:	00005000 	andeq	r5, r0, r0
    28b8:	00000000 	andeq	r0, r0, r0
    28bc:	00040000 	andeq	r0, r4, r0
    28c0:	9f5001f3 	svcls	0x005001f3
	...
    28cc:	00500001 	subseq	r0, r0, r1
    28d0:	00000000 	andeq	r0, r0, r0
    28d4:	04000000 	streq	r0, [r0], #-0
    28d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    28dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    28e0:	00000000 	andeq	r0, r0, r0
    28e4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    28f0:	01f30004 	mvnseq	r0, r4
    28f4:	00009f50 	andeq	r9, r0, r0, asr pc
    28f8:	00000000 	andeq	r0, r0, r0
    28fc:	00010000 	andeq	r0, r1, r0
    2900:	00000050 	andeq	r0, r0, r0, asr r0
    2904:	00000000 	andeq	r0, r0, r0
    2908:	f3000400 	vshl.u8	d0, d0, d0
    290c:	009f5001 	addseq	r5, pc, r1
    2910:	00000000 	andeq	r0, r0, r0
    2914:	01000000 	mrseq	r0, (UNDEF: 0)
    2918:	00005000 	andeq	r5, r0, r0
    291c:	00000000 	andeq	r0, r0, r0
    2920:	00040000 	andeq	r0, r4, r0
    2924:	9f5001f3 	svcls	0x005001f3
	...
    2930:	00500001 	subseq	r0, r0, r1
    2934:	00000000 	andeq	r0, r0, r0
    2938:	04000000 	streq	r0, [r0], #-0
    293c:	5001f300 	andpl	pc, r1, r0, lsl #6
    2940:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2944:	00000000 	andeq	r0, r0, r0
    2948:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2954:	01f30004 	mvnseq	r0, r4
    2958:	00009f50 	andeq	r9, r0, r0, asr pc
    295c:	00000000 	andeq	r0, r0, r0
    2960:	00010000 	andeq	r0, r1, r0
    2964:	00000050 	andeq	r0, r0, r0, asr r0
	...
    2974:	30000200 	andcc	r0, r0, r0, lsl #4
    2978:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    297c:	00000000 	andeq	r0, r0, r0
    2980:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    2994:	9f300002 	svcls	0x00300002
	...
    29a0:	00530001 	subseq	r0, r3, r1
    29a4:	00000000 	andeq	r0, r0, r0
    29a8:	01000000 	mrseq	r0, (UNDEF: 0)
    29ac:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    29bc:	00020000 	andeq	r0, r2, r0
    29c0:	00009f30 	andeq	r9, r0, r0, lsr pc
    29c4:	00000000 	andeq	r0, r0, r0
    29c8:	00010000 	andeq	r0, r1, r0
    29cc:	00000054 	andeq	r0, r0, r4, asr r0
    29d0:	00000000 	andeq	r0, r0, r0
    29d4:	71000800 	tstvc	r0, r0, lsl #16
    29d8:	7502940c 	strvc	r9, [r2, #-1036]	; 0x40c
    29dc:	009f2100 	addseq	r2, pc, r0, lsl #2
    29e0:	00000000 	andeq	r0, r0, r0
    29e4:	01000000 	mrseq	r0, (UNDEF: 0)
    29e8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    29f8:	00020000 	andeq	r0, r2, r0
    29fc:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a00:	00000000 	andeq	r0, r0, r0
    2a04:	00010000 	andeq	r0, r1, r0
    2a08:	00000054 	andeq	r0, r0, r4, asr r0
	...
    2a18:	30000200 	andcc	r0, r0, r0, lsl #4
    2a1c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2a20:	00000000 	andeq	r0, r0, r0
    2a24:	53000100 	movwpl	r0, #256	; 0x100
	...
    2a30:	00530001 	subseq	r0, r3, r1
    2a34:	00000000 	andeq	r0, r0, r0
    2a38:	01000000 	mrseq	r0, (UNDEF: 0)
    2a3c:	00005300 	andeq	r5, r0, r0, lsl #6
    2a40:	00000000 	andeq	r0, r0, r0
    2a44:	00010000 	andeq	r0, r1, r0
    2a48:	00000053 	andeq	r0, r0, r3, asr r0
    2a4c:	00000000 	andeq	r0, r0, r0
    2a50:	52000100 	andpl	r0, r0, #0, 2
	...
    2a5c:	00530001 	subseq	r0, r3, r1
    2a60:	00000000 	andeq	r0, r0, r0
    2a64:	01000000 	mrseq	r0, (UNDEF: 0)
    2a68:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2a78:	00020000 	andeq	r0, r2, r0
    2a7c:	00009f30 	andeq	r9, r0, r0, lsr pc
    2a80:	00000000 	andeq	r0, r0, r0
    2a84:	00010000 	andeq	r0, r1, r0
    2a88:	00000055 	andeq	r0, r0, r5, asr r0
    2a8c:	00000000 	andeq	r0, r0, r0
    2a90:	52000100 	andpl	r0, r0, #0, 2
	...
    2a9c:	00550001 	subseq	r0, r5, r1
	...
    2aac:	02000000 	andeq	r0, r0, #0
    2ab0:	009f3000 	addseq	r3, pc, r0
    2ab4:	00000000 	andeq	r0, r0, r0
    2ab8:	01000000 	mrseq	r0, (UNDEF: 0)
    2abc:	00005600 	andeq	r5, r0, r0, lsl #12
	...
    2acc:	00020000 	andeq	r0, r2, r0
    2ad0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2ad4:	00000000 	andeq	r0, r0, r0
    2ad8:	00010000 	andeq	r0, r1, r0
    2adc:	00000053 	andeq	r0, r0, r3, asr r0
    2ae0:	00000000 	andeq	r0, r0, r0
    2ae4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2af0:	00530001 	subseq	r0, r3, r1
    2af4:	00000000 	andeq	r0, r0, r0
    2af8:	01000000 	mrseq	r0, (UNDEF: 0)
    2afc:	00005300 	andeq	r5, r0, r0, lsl #6
    2b00:	00000000 	andeq	r0, r0, r0
    2b04:	00010000 	andeq	r0, r1, r0
    2b08:	00000052 	andeq	r0, r0, r2, asr r0
    2b0c:	00000000 	andeq	r0, r0, r0
    2b10:	53000100 	movwpl	r0, #256	; 0x100
	...
    2b1c:	00530001 	subseq	r0, r3, r1
	...
    2b2c:	02000000 	andeq	r0, r0, #0
    2b30:	009f3000 	addseq	r3, pc, r0
    2b34:	00000000 	andeq	r0, r0, r0
    2b38:	01000000 	mrseq	r0, (UNDEF: 0)
    2b3c:	00005400 	andeq	r5, r0, r0, lsl #8
    2b40:	00000000 	andeq	r0, r0, r0
    2b44:	00010000 	andeq	r0, r1, r0
    2b48:	00000055 	andeq	r0, r0, r5, asr r0
    2b4c:	00000000 	andeq	r0, r0, r0
    2b50:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2b64:	00510001 	subseq	r0, r1, r1
    2b68:	00000000 	andeq	r0, r0, r0
    2b6c:	04000000 	streq	r0, [r0], #-0
    2b70:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2b74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2b84:	30000200 	andcc	r0, r0, r0, lsl #4
    2b88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2b8c:	00000000 	andeq	r0, r0, r0
    2b90:	52000100 	andpl	r0, r0, #0, 2
	...
    2ba4:	9f300002 	svcls	0x00300002
	...
    2bb0:	00530001 	subseq	r0, r3, r1
    2bb4:	00000000 	andeq	r0, r0, r0
    2bb8:	01000000 	mrseq	r0, (UNDEF: 0)
    2bbc:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    2bcc:	00020000 	andeq	r0, r2, r0
    2bd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2bd4:	00000000 	andeq	r0, r0, r0
    2bd8:	00010000 	andeq	r0, r1, r0
    2bdc:	00000054 	andeq	r0, r0, r4, asr r0
    2be0:	00000000 	andeq	r0, r0, r0
    2be4:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2bf0:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
    2bf4:	08001728 	stmdaeq	r0, {r3, r5, r8, r9, sl, ip}
    2bf8:	28510001 	ldmdacs	r1, {r0}^
    2bfc:	2a080017 	bcs	202c60 <__Stack_Size+0x202860>
    2c00:	04080017 	streq	r0, [r8], #-23
    2c04:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c08:	00172a9f 	mulseq	r7, pc, sl	; <UNPREDICTABLE>
    2c0c:	00172e08 	andseq	r2, r7, r8, lsl #28
    2c10:	51000108 	tstpl	r0, r8, lsl #2
    2c14:	0800172e 	stmdaeq	r0, {r1, r2, r3, r5, r8, r9, sl, ip}
    2c18:	08001732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip}
    2c1c:	01f30004 	mvnseq	r0, r4
    2c20:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2c30:	00010000 	andeq	r0, r1, r0
    2c34:	00000052 	andeq	r0, r0, r2, asr r0
    2c38:	00000000 	andeq	r0, r0, r0
    2c3c:	f3000400 	vshl.u8	d0, d0, d0
    2c40:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    2c50:	01000000 	mrseq	r0, (UNDEF: 0)
    2c54:	00005100 	andeq	r5, r0, r0, lsl #2
    2c58:	00000000 	andeq	r0, r0, r0
    2c5c:	00040000 	andeq	r0, r4, r0
    2c60:	9f5101f3 	svcls	0x005101f3
	...
    2c6c:	00510001 	subseq	r0, r1, r1
    2c70:	00000000 	andeq	r0, r0, r0
    2c74:	04000000 	streq	r0, [r0], #-0
    2c78:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2c7c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2c8c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2c98:	01f30004 	mvnseq	r0, r4
    2c9c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2cac:	00020000 	andeq	r0, r2, r0
    2cb0:	00009f30 	andeq	r9, r0, r0, lsr pc
    2cb4:	00000000 	andeq	r0, r0, r0
    2cb8:	00010000 	andeq	r0, r1, r0
    2cbc:	00000053 	andeq	r0, r0, r3, asr r0
    2cc0:	00000000 	andeq	r0, r0, r0
    2cc4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2cd0:	00510001 	subseq	r0, r1, r1
	...
    2ce0:	01000000 	mrseq	r0, (UNDEF: 0)
    2ce4:	00005000 	andeq	r5, r0, r0
    2ce8:	00000000 	andeq	r0, r0, r0
    2cec:	00010000 	andeq	r0, r1, r0
    2cf0:	00000054 	andeq	r0, r0, r4, asr r0
    2cf4:	00000000 	andeq	r0, r0, r0
    2cf8:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    2d04:	00540001 	subseq	r0, r4, r1
	...
    2d14:	01000000 	mrseq	r0, (UNDEF: 0)
    2d18:	00005100 	andeq	r5, r0, r0, lsl #2
    2d1c:	00000000 	andeq	r0, r0, r0
    2d20:	00040000 	andeq	r0, r4, r0
    2d24:	9f5101f3 	svcls	0x005101f3
	...
    2d38:	00520001 	subseq	r0, r2, r1
    2d3c:	00000000 	andeq	r0, r0, r0
    2d40:	04000000 	streq	r0, [r0], #-0
    2d44:	5201f300 	andpl	pc, r1, #0, 6
    2d48:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2d58:	53000100 	movwpl	r0, #256	; 0x100
	...
    2d64:	01f30004 	mvnseq	r0, r4
    2d68:	00009f53 	andeq	r9, r0, r3, asr pc
    2d6c:	00000000 	andeq	r0, r0, r0
    2d70:	00010000 	andeq	r0, r1, r0
    2d74:	00000053 	andeq	r0, r0, r3, asr r0
    2d78:	00000000 	andeq	r0, r0, r0
    2d7c:	f3000400 	vshl.u8	d0, d0, d0
    2d80:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2d90:	02000000 	andeq	r0, r0, #0
    2d94:	009f3000 	addseq	r3, pc, r0
    2d98:	00000000 	andeq	r0, r0, r0
    2d9c:	01000000 	mrseq	r0, (UNDEF: 0)
    2da0:	00005100 	andeq	r5, r0, r0, lsl #2
    2da4:	00000000 	andeq	r0, r0, r0
    2da8:	00010000 	andeq	r0, r1, r0
    2dac:	00000051 	andeq	r0, r0, r1, asr r0
	...
    2dbc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2dc8:	01f30004 	mvnseq	r0, r4
    2dcc:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2ddc:	00010000 	andeq	r0, r1, r0
    2de0:	00000053 	andeq	r0, r0, r3, asr r0
    2de4:	00000000 	andeq	r0, r0, r0
    2de8:	f3000400 	vshl.u8	d0, d0, d0
    2dec:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2dfc:	02000000 	andeq	r0, r0, #0
    2e00:	009f3000 	addseq	r3, pc, r0
    2e04:	00000000 	andeq	r0, r0, r0
    2e08:	06000000 	streq	r0, [r0], -r0
    2e0c:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    2e10:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    2e14:	00000000 	andeq	r0, r0, r0
    2e18:	01000000 	mrseq	r0, (UNDEF: 0)
    2e1c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    2e2c:	00010000 	andeq	r0, r1, r0
    2e30:	00000050 	andeq	r0, r0, r0, asr r0
    2e34:	00000000 	andeq	r0, r0, r0
    2e38:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    2e4c:	00510001 	subseq	r0, r1, r1
    2e50:	00000000 	andeq	r0, r0, r0
    2e54:	04000000 	streq	r0, [r0], #-0
    2e58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    2e5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2e6c:	52000100 	andpl	r0, r0, #0, 2
	...
    2e78:	01f30004 	mvnseq	r0, r4
    2e7c:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    2e8c:	00010000 	andeq	r0, r1, r0
    2e90:	00000053 	andeq	r0, r0, r3, asr r0
    2e94:	00000000 	andeq	r0, r0, r0
    2e98:	f3000400 	vshl.u8	d0, d0, d0
    2e9c:	009f5301 	addseq	r5, pc, r1, lsl #6
	...
    2eac:	02000000 	andeq	r0, r0, #0
    2eb0:	009f3000 	addseq	r3, pc, r0
    2eb4:	00000000 	andeq	r0, r0, r0
    2eb8:	05000000 	streq	r0, [r0, #-0]
    2ebc:	37007300 	strcc	r7, [r0, -r0, lsl #6]
    2ec0:	00009f21 	andeq	r9, r0, r1, lsr #30
    2ec4:	00000000 	andeq	r0, r0, r0
    2ec8:	00050000 	andeq	r0, r5, r0
    2ecc:	21370073 	teqcs	r7, r3, ror r0
    2ed0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2ed4:	00000000 	andeq	r0, r0, r0
    2ed8:	53000100 	movwpl	r0, #256	; 0x100
	...
    2eec:	00500001 	subseq	r0, r0, r1
    2ef0:	00000000 	andeq	r0, r0, r0
    2ef4:	01000000 	mrseq	r0, (UNDEF: 0)
    2ef8:	00005400 	andeq	r5, r0, r0, lsl #8
	...
    2f08:	00010000 	andeq	r0, r1, r0
    2f0c:	00000051 	andeq	r0, r0, r1, asr r0
    2f10:	00000000 	andeq	r0, r0, r0
    2f14:	f3000400 	vshl.u8	d0, d0, d0
    2f18:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    2f28:	01000000 	mrseq	r0, (UNDEF: 0)
    2f2c:	00005200 	andeq	r5, r0, r0, lsl #4
    2f30:	00000000 	andeq	r0, r0, r0
    2f34:	00040000 	andeq	r0, r4, r0
    2f38:	9f5201f3 	svcls	0x005201f3
	...
    2f4c:	00530001 	subseq	r0, r3, r1
    2f50:	00000000 	andeq	r0, r0, r0
    2f54:	04000000 	streq	r0, [r0], #-0
    2f58:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    2f5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    2f6c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2f78:	01f30004 	mvnseq	r0, r4
    2f7c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    2f8c:	00020000 	andeq	r0, r2, r0
    2f90:	00009f30 	andeq	r9, r0, r0, lsr pc
    2f94:	00000000 	andeq	r0, r0, r0
    2f98:	00010000 	andeq	r0, r1, r0
    2f9c:	00000053 	andeq	r0, r0, r3, asr r0
    2fa0:	00000000 	andeq	r0, r0, r0
    2fa4:	53000100 	movwpl	r0, #256	; 0x100
	...
    2fb0:	00510001 	subseq	r0, r1, r1
	...
    2fc0:	01000000 	mrseq	r0, (UNDEF: 0)
    2fc4:	00005100 	andeq	r5, r0, r0, lsl #2
    2fc8:	00000000 	andeq	r0, r0, r0
    2fcc:	00040000 	andeq	r0, r4, r0
    2fd0:	9f5101f3 	svcls	0x005101f3
	...
    2fe4:	9f300002 	svcls	0x00300002
	...
    2ff0:	00530001 	subseq	r0, r3, r1
    2ff4:	00000000 	andeq	r0, r0, r0
    2ff8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ffc:	00005300 	andeq	r5, r0, r0, lsl #6
    3000:	00000000 	andeq	r0, r0, r0
    3004:	00010000 	andeq	r0, r1, r0
    3008:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3018:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3024:	01f30004 	mvnseq	r0, r4
    3028:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3038:	00010000 	andeq	r0, r1, r0
    303c:	00000052 	andeq	r0, r0, r2, asr r0
    3040:	00000000 	andeq	r0, r0, r0
    3044:	f3000400 	vshl.u8	d0, d0, d0
    3048:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    3058:	01000000 	mrseq	r0, (UNDEF: 0)
    305c:	00005300 	andeq	r5, r0, r0, lsl #6
    3060:	00000000 	andeq	r0, r0, r0
    3064:	00040000 	andeq	r0, r4, r0
    3068:	9f5301f3 	svcls	0x005301f3
	...
    307c:	9f300002 	svcls	0x00300002
	...
    3088:	00560001 	subseq	r0, r6, r1
    308c:	00000000 	andeq	r0, r0, r0
    3090:	01000000 	mrseq	r0, (UNDEF: 0)
    3094:	00005600 	andeq	r5, r0, r0, lsl #12
    3098:	00000000 	andeq	r0, r0, r0
    309c:	00010000 	andeq	r0, r1, r0
    30a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    30b0:	30000200 	andcc	r0, r0, r0, lsl #4
    30b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    30b8:	00000000 	andeq	r0, r0, r0
    30bc:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    30c8:	00540001 	subseq	r0, r4, r1
	...
    30d8:	02000000 	andeq	r0, r0, #0
    30dc:	009f3000 	addseq	r3, pc, r0
    30e0:	00000000 	andeq	r0, r0, r0
    30e4:	01000000 	mrseq	r0, (UNDEF: 0)
    30e8:	00005500 	andeq	r5, r0, r0, lsl #10
    30ec:	00000000 	andeq	r0, r0, r0
    30f0:	00010000 	andeq	r0, r1, r0
    30f4:	00000055 	andeq	r0, r0, r5, asr r0
	...
    3104:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3110:	01f30004 	mvnseq	r0, r4
    3114:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3124:	00020000 	andeq	r0, r2, r0
    3128:	00009f30 	andeq	r9, r0, r0, lsr pc
    312c:	00000000 	andeq	r0, r0, r0
    3130:	00010000 	andeq	r0, r1, r0
    3134:	00000053 	andeq	r0, r0, r3, asr r0
    3138:	00000000 	andeq	r0, r0, r0
    313c:	53000100 	movwpl	r0, #256	; 0x100
	...
    3148:	00510001 	subseq	r0, r1, r1
	...
    3158:	01000000 	mrseq	r0, (UNDEF: 0)
    315c:	00005100 	andeq	r5, r0, r0, lsl #2
    3160:	00000000 	andeq	r0, r0, r0
    3164:	00040000 	andeq	r0, r4, r0
    3168:	9f5101f3 	svcls	0x005101f3
	...
    317c:	9f300002 	svcls	0x00300002
	...
    3188:	00530001 	subseq	r0, r3, r1
    318c:	00000000 	andeq	r0, r0, r0
    3190:	01000000 	mrseq	r0, (UNDEF: 0)
    3194:	00005300 	andeq	r5, r0, r0, lsl #6
    3198:	00000000 	andeq	r0, r0, r0
    319c:	00010000 	andeq	r0, r1, r0
    31a0:	00000051 	andeq	r0, r0, r1, asr r0
	...
    31b0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    31bc:	01f30004 	mvnseq	r0, r4
    31c0:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    31d0:	00020000 	andeq	r0, r2, r0
    31d4:	00009f30 	andeq	r9, r0, r0, lsr pc
    31d8:	00000000 	andeq	r0, r0, r0
    31dc:	00010000 	andeq	r0, r1, r0
    31e0:	00000053 	andeq	r0, r0, r3, asr r0
    31e4:	00000000 	andeq	r0, r0, r0
    31e8:	53000100 	movwpl	r0, #256	; 0x100
	...
    31f4:	00510001 	subseq	r0, r1, r1
	...
    3204:	01000000 	mrseq	r0, (UNDEF: 0)
    3208:	00005100 	andeq	r5, r0, r0, lsl #2
    320c:	00000000 	andeq	r0, r0, r0
    3210:	00040000 	andeq	r0, r4, r0
    3214:	9f5101f3 	svcls	0x005101f3
	...
    3228:	9f300002 	svcls	0x00300002
	...
    3234:	00530001 	subseq	r0, r3, r1
    3238:	00000000 	andeq	r0, r0, r0
    323c:	01000000 	mrseq	r0, (UNDEF: 0)
    3240:	00005300 	andeq	r5, r0, r0, lsl #6
    3244:	00000000 	andeq	r0, r0, r0
    3248:	00010000 	andeq	r0, r1, r0
    324c:	00000051 	andeq	r0, r0, r1, asr r0
	...
    325c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3268:	01f30004 	mvnseq	r0, r4
    326c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    327c:	00020000 	andeq	r0, r2, r0
    3280:	00009f30 	andeq	r9, r0, r0, lsr pc
    3284:	00000000 	andeq	r0, r0, r0
    3288:	00010000 	andeq	r0, r1, r0
    328c:	00000053 	andeq	r0, r0, r3, asr r0
    3290:	00000000 	andeq	r0, r0, r0
    3294:	53000100 	movwpl	r0, #256	; 0x100
	...
    32a0:	00510001 	subseq	r0, r1, r1
	...
    32b0:	01000000 	mrseq	r0, (UNDEF: 0)
    32b4:	00005100 	andeq	r5, r0, r0, lsl #2
    32b8:	00000000 	andeq	r0, r0, r0
    32bc:	00040000 	andeq	r0, r4, r0
    32c0:	9f5101f3 	svcls	0x005101f3
	...
    32d4:	9f300002 	svcls	0x00300002
	...
    32e0:	00530001 	subseq	r0, r3, r1
    32e4:	00000000 	andeq	r0, r0, r0
    32e8:	01000000 	mrseq	r0, (UNDEF: 0)
    32ec:	00005300 	andeq	r5, r0, r0, lsl #6
    32f0:	00000000 	andeq	r0, r0, r0
    32f4:	00010000 	andeq	r0, r1, r0
    32f8:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3308:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3314:	01f30004 	mvnseq	r0, r4
    3318:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3328:	00020000 	andeq	r0, r2, r0
    332c:	00009f30 	andeq	r9, r0, r0, lsr pc
    3330:	00000000 	andeq	r0, r0, r0
    3334:	00010000 	andeq	r0, r1, r0
    3338:	00000053 	andeq	r0, r0, r3, asr r0
    333c:	00000000 	andeq	r0, r0, r0
    3340:	53000100 	movwpl	r0, #256	; 0x100
	...
    334c:	00510001 	subseq	r0, r1, r1
	...
    335c:	01000000 	mrseq	r0, (UNDEF: 0)
    3360:	00005100 	andeq	r5, r0, r0, lsl #2
    3364:	00000000 	andeq	r0, r0, r0
    3368:	00040000 	andeq	r0, r4, r0
    336c:	9f5101f3 	svcls	0x005101f3
	...
    3380:	9f300002 	svcls	0x00300002
	...
    338c:	00530001 	subseq	r0, r3, r1
    3390:	00000000 	andeq	r0, r0, r0
    3394:	01000000 	mrseq	r0, (UNDEF: 0)
    3398:	00005300 	andeq	r5, r0, r0, lsl #6
    339c:	00000000 	andeq	r0, r0, r0
    33a0:	00010000 	andeq	r0, r1, r0
    33a4:	00000051 	andeq	r0, r0, r1, asr r0
	...
    33b4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    33c0:	01f30004 	mvnseq	r0, r4
    33c4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    33d4:	00020000 	andeq	r0, r2, r0
    33d8:	00009f30 	andeq	r9, r0, r0, lsr pc
    33dc:	00000000 	andeq	r0, r0, r0
    33e0:	00010000 	andeq	r0, r1, r0
    33e4:	00000053 	andeq	r0, r0, r3, asr r0
    33e8:	00000000 	andeq	r0, r0, r0
    33ec:	53000100 	movwpl	r0, #256	; 0x100
	...
    33f8:	00510001 	subseq	r0, r1, r1
	...
    3408:	01000000 	mrseq	r0, (UNDEF: 0)
    340c:	00005100 	andeq	r5, r0, r0, lsl #2
    3410:	00000000 	andeq	r0, r0, r0
    3414:	00040000 	andeq	r0, r4, r0
    3418:	9f5101f3 	svcls	0x005101f3
	...
    342c:	9f300002 	svcls	0x00300002
	...
    3438:	00530001 	subseq	r0, r3, r1
    343c:	00000000 	andeq	r0, r0, r0
    3440:	01000000 	mrseq	r0, (UNDEF: 0)
    3444:	00005300 	andeq	r5, r0, r0, lsl #6
    3448:	00000000 	andeq	r0, r0, r0
    344c:	00010000 	andeq	r0, r1, r0
    3450:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3460:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    346c:	01f30004 	mvnseq	r0, r4
    3470:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3480:	00020000 	andeq	r0, r2, r0
    3484:	00009f30 	andeq	r9, r0, r0, lsr pc
    3488:	00000000 	andeq	r0, r0, r0
    348c:	00010000 	andeq	r0, r1, r0
    3490:	00000053 	andeq	r0, r0, r3, asr r0
    3494:	00000000 	andeq	r0, r0, r0
    3498:	53000100 	movwpl	r0, #256	; 0x100
	...
    34a4:	00510001 	subseq	r0, r1, r1
	...
    34b4:	01000000 	mrseq	r0, (UNDEF: 0)
    34b8:	00005100 	andeq	r5, r0, r0, lsl #2
    34bc:	00000000 	andeq	r0, r0, r0
    34c0:	00040000 	andeq	r0, r4, r0
    34c4:	9f5101f3 	svcls	0x005101f3
	...
    34d8:	9f300002 	svcls	0x00300002
	...
    34e4:	00530001 	subseq	r0, r3, r1
    34e8:	00000000 	andeq	r0, r0, r0
    34ec:	01000000 	mrseq	r0, (UNDEF: 0)
    34f0:	00005300 	andeq	r5, r0, r0, lsl #6
    34f4:	00000000 	andeq	r0, r0, r0
    34f8:	00010000 	andeq	r0, r1, r0
    34fc:	00000051 	andeq	r0, r0, r1, asr r0
	...
    350c:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3518:	01f30004 	mvnseq	r0, r4
    351c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    352c:	00020000 	andeq	r0, r2, r0
    3530:	00009f30 	andeq	r9, r0, r0, lsr pc
    3534:	00000000 	andeq	r0, r0, r0
    3538:	00010000 	andeq	r0, r1, r0
    353c:	00000053 	andeq	r0, r0, r3, asr r0
    3540:	00000000 	andeq	r0, r0, r0
    3544:	53000100 	movwpl	r0, #256	; 0x100
	...
    3550:	00510001 	subseq	r0, r1, r1
	...
    3560:	01000000 	mrseq	r0, (UNDEF: 0)
    3564:	00005100 	andeq	r5, r0, r0, lsl #2
    3568:	00000000 	andeq	r0, r0, r0
    356c:	00040000 	andeq	r0, r4, r0
    3570:	9f5101f3 	svcls	0x005101f3
	...
    3584:	9f300002 	svcls	0x00300002
	...
    3590:	00530001 	subseq	r0, r3, r1
    3594:	00000000 	andeq	r0, r0, r0
    3598:	01000000 	mrseq	r0, (UNDEF: 0)
    359c:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    35ac:	00010000 	andeq	r0, r1, r0
    35b0:	00000051 	andeq	r0, r0, r1, asr r0
    35b4:	00000000 	andeq	r0, r0, r0
    35b8:	f3000400 	vshl.u8	d0, d0, d0
    35bc:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    35cc:	02000000 	andeq	r0, r0, #0
    35d0:	009f3000 	addseq	r3, pc, r0
    35d4:	00000000 	andeq	r0, r0, r0
    35d8:	01000000 	mrseq	r0, (UNDEF: 0)
    35dc:	00005300 	andeq	r5, r0, r0, lsl #6
    35e0:	00000000 	andeq	r0, r0, r0
    35e4:	00010000 	andeq	r0, r1, r0
    35e8:	00000053 	andeq	r0, r0, r3, asr r0
    35ec:	00000000 	andeq	r0, r0, r0
    35f0:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3604:	00510001 	subseq	r0, r1, r1
    3608:	00000000 	andeq	r0, r0, r0
    360c:	04000000 	streq	r0, [r0], #-0
    3610:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3614:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3624:	30000200 	andcc	r0, r0, r0, lsl #4
    3628:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    362c:	00000000 	andeq	r0, r0, r0
    3630:	53000100 	movwpl	r0, #256	; 0x100
	...
    363c:	00510001 	subseq	r0, r1, r1
	...
    364c:	01000000 	mrseq	r0, (UNDEF: 0)
    3650:	00005100 	andeq	r5, r0, r0, lsl #2
    3654:	00000000 	andeq	r0, r0, r0
    3658:	00040000 	andeq	r0, r4, r0
    365c:	9f5101f3 	svcls	0x005101f3
	...
    3670:	9f300002 	svcls	0x00300002
	...
    367c:	00530001 	subseq	r0, r3, r1
    3680:	00000000 	andeq	r0, r0, r0
    3684:	01000000 	mrseq	r0, (UNDEF: 0)
    3688:	00005300 	andeq	r5, r0, r0, lsl #6
    368c:	00000000 	andeq	r0, r0, r0
    3690:	00010000 	andeq	r0, r1, r0
    3694:	00000051 	andeq	r0, r0, r1, asr r0
	...
    36a4:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    36b0:	01f30004 	mvnseq	r0, r4
    36b4:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    36c4:	00020000 	andeq	r0, r2, r0
    36c8:	00009f30 	andeq	r9, r0, r0, lsr pc
    36cc:	00000000 	andeq	r0, r0, r0
    36d0:	00010000 	andeq	r0, r1, r0
    36d4:	00000053 	andeq	r0, r0, r3, asr r0
    36d8:	00000000 	andeq	r0, r0, r0
    36dc:	53000100 	movwpl	r0, #256	; 0x100
	...
    36e8:	00510001 	subseq	r0, r1, r1
	...
    36f8:	01000000 	mrseq	r0, (UNDEF: 0)
    36fc:	00005100 	andeq	r5, r0, r0, lsl #2
    3700:	00000000 	andeq	r0, r0, r0
    3704:	00040000 	andeq	r0, r4, r0
    3708:	9f5101f3 	svcls	0x005101f3
	...
    371c:	9f300002 	svcls	0x00300002
	...
    3728:	00530001 	subseq	r0, r3, r1
    372c:	00000000 	andeq	r0, r0, r0
    3730:	01000000 	mrseq	r0, (UNDEF: 0)
    3734:	00005300 	andeq	r5, r0, r0, lsl #6
    3738:	00000000 	andeq	r0, r0, r0
    373c:	00010000 	andeq	r0, r1, r0
    3740:	00000051 	andeq	r0, r0, r1, asr r0
	...
    3750:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    375c:	01f30004 	mvnseq	r0, r4
    3760:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    3770:	00020000 	andeq	r0, r2, r0
    3774:	00009f30 	andeq	r9, r0, r0, lsr pc
    3778:	00000000 	andeq	r0, r0, r0
    377c:	00010000 	andeq	r0, r1, r0
    3780:	00000053 	andeq	r0, r0, r3, asr r0
    3784:	00000000 	andeq	r0, r0, r0
    3788:	53000100 	movwpl	r0, #256	; 0x100
	...
    3794:	00510001 	subseq	r0, r1, r1
	...
    37a4:	01000000 	mrseq	r0, (UNDEF: 0)
    37a8:	00005100 	andeq	r5, r0, r0, lsl #2
    37ac:	00000000 	andeq	r0, r0, r0
    37b0:	00040000 	andeq	r0, r4, r0
    37b4:	9f5101f3 	svcls	0x005101f3
	...
    37c8:	9f300002 	svcls	0x00300002
	...
    37d4:	00530001 	subseq	r0, r3, r1
    37d8:	00000000 	andeq	r0, r0, r0
    37dc:	01000000 	mrseq	r0, (UNDEF: 0)
    37e0:	00005300 	andeq	r5, r0, r0, lsl #6
    37e4:	00000000 	andeq	r0, r0, r0
    37e8:	00010000 	andeq	r0, r1, r0
    37ec:	00000051 	andeq	r0, r0, r1, asr r0
	...
    37fc:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3808:	01f30004 	mvnseq	r0, r4
    380c:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    381c:	00020000 	andeq	r0, r2, r0
    3820:	00009f30 	andeq	r9, r0, r0, lsr pc
    3824:	00000000 	andeq	r0, r0, r0
    3828:	00010000 	andeq	r0, r1, r0
    382c:	00000053 	andeq	r0, r0, r3, asr r0
    3830:	00000000 	andeq	r0, r0, r0
    3834:	53000100 	movwpl	r0, #256	; 0x100
	...
    3840:	00510001 	subseq	r0, r1, r1
	...
    3850:	01000000 	mrseq	r0, (UNDEF: 0)
    3854:	00005100 	andeq	r5, r0, r0, lsl #2
    3858:	00000000 	andeq	r0, r0, r0
    385c:	00040000 	andeq	r0, r4, r0
    3860:	9f5101f3 	svcls	0x005101f3
	...
    3874:	9f300002 	svcls	0x00300002
	...
    3880:	00530001 	subseq	r0, r3, r1
    3884:	00000000 	andeq	r0, r0, r0
    3888:	01000000 	mrseq	r0, (UNDEF: 0)
    388c:	00005300 	andeq	r5, r0, r0, lsl #6
    3890:	00000000 	andeq	r0, r0, r0
    3894:	00010000 	andeq	r0, r1, r0
    3898:	00000051 	andeq	r0, r0, r1, asr r0
	...
    38a8:	52000100 	andpl	r0, r0, #0, 2
	...
    38b4:	01f30004 	mvnseq	r0, r4
    38b8:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    38c8:	00010000 	andeq	r0, r1, r0
    38cc:	00000052 	andeq	r0, r0, r2, asr r0
    38d0:	00000000 	andeq	r0, r0, r0
    38d4:	f3000400 	vshl.u8	d0, d0, d0
    38d8:	009f5201 	addseq	r5, pc, r1, lsl #4
	...
    38e8:	01000000 	mrseq	r0, (UNDEF: 0)
    38ec:	00005000 	andeq	r5, r0, r0
    38f0:	00000000 	andeq	r0, r0, r0
    38f4:	00030000 	andeq	r0, r3, r0
    38f8:	009f6870 	addseq	r6, pc, r0, ror r8	; <UNPREDICTABLE>
	...
    3908:	01000000 	mrseq	r0, (UNDEF: 0)
    390c:	00005100 	andeq	r5, r0, r0, lsl #2
    3910:	00000000 	andeq	r0, r0, r0
    3914:	00040000 	andeq	r0, r4, r0
    3918:	9f5101f3 	svcls	0x005101f3
	...
    3924:	00510001 	subseq	r0, r1, r1
    3928:	00000000 	andeq	r0, r0, r0
    392c:	04000000 	streq	r0, [r0], #-0
    3930:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3934:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3944:	52000100 	andpl	r0, r0, #0, 2
	...
    3950:	01f30004 	mvnseq	r0, r4
    3954:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    3964:	00010000 	andeq	r0, r1, r0
    3968:	00000051 	andeq	r0, r0, r1, asr r0
    396c:	00000000 	andeq	r0, r0, r0
    3970:	f3000400 	vshl.u8	d0, d0, d0
    3974:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3984:	01000000 	mrseq	r0, (UNDEF: 0)
    3988:	00005100 	andeq	r5, r0, r0, lsl #2
    398c:	00000000 	andeq	r0, r0, r0
    3990:	00040000 	andeq	r0, r4, r0
    3994:	9f5101f3 	svcls	0x005101f3
	...
    39a8:	00510001 	subseq	r0, r1, r1
    39ac:	00000000 	andeq	r0, r0, r0
    39b0:	04000000 	streq	r0, [r0], #-0
    39b4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    39b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    39c8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    39d4:	01f30004 	mvnseq	r0, r4
    39d8:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    39e8:	00010000 	andeq	r0, r1, r0
    39ec:	00000051 	andeq	r0, r0, r1, asr r0
    39f0:	00000000 	andeq	r0, r0, r0
    39f4:	f3000400 	vshl.u8	d0, d0, d0
    39f8:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3a08:	01000000 	mrseq	r0, (UNDEF: 0)
    3a0c:	00005100 	andeq	r5, r0, r0, lsl #2
    3a10:	00000000 	andeq	r0, r0, r0
    3a14:	00040000 	andeq	r0, r4, r0
    3a18:	9f5101f3 	svcls	0x005101f3
	...
    3a2c:	00500001 	subseq	r0, r0, r1
    3a30:	00000000 	andeq	r0, r0, r0
    3a34:	01000000 	mrseq	r0, (UNDEF: 0)
    3a38:	00005500 	andeq	r5, r0, r0, lsl #10
    3a3c:	00000000 	andeq	r0, r0, r0
    3a40:	00010000 	andeq	r0, r1, r0
    3a44:	00000050 	andeq	r0, r0, r0, asr r0
    3a48:	00000000 	andeq	r0, r0, r0
    3a4c:	f3000400 	vshl.u8	d0, d0, d0
    3a50:	009f5001 	addseq	r5, pc, r1
    3a54:	00000000 	andeq	r0, r0, r0
    3a58:	01000000 	mrseq	r0, (UNDEF: 0)
    3a5c:	00005000 	andeq	r5, r0, r0
    3a60:	00000000 	andeq	r0, r0, r0
    3a64:	00010000 	andeq	r0, r1, r0
    3a68:	00000055 	andeq	r0, r0, r5, asr r0
    3a6c:	00000000 	andeq	r0, r0, r0
    3a70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3a7c:	01f30004 	mvnseq	r0, r4
    3a80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3a90:	00010000 	andeq	r0, r1, r0
    3a94:	00000051 	andeq	r0, r0, r1, asr r0
    3a98:	00000000 	andeq	r0, r0, r0
    3a9c:	54000100 	strpl	r0, [r0], #-256	; 0x100
	...
    3aa8:	01f30004 	mvnseq	r0, r4
    3aac:	00009f51 	andeq	r9, r0, r1, asr pc
    3ab0:	00000000 	andeq	r0, r0, r0
    3ab4:	00010000 	andeq	r0, r1, r0
    3ab8:	00000054 	andeq	r0, r0, r4, asr r0
    3abc:	00000000 	andeq	r0, r0, r0
    3ac0:	f3000400 	vshl.u8	d0, d0, d0
    3ac4:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3ad4:	02000000 	andeq	r0, r0, #0
    3ad8:	009f3000 	addseq	r3, pc, r0
    3adc:	00000000 	andeq	r0, r0, r0
    3ae0:	01000000 	mrseq	r0, (UNDEF: 0)
    3ae4:	00005700 	andeq	r5, r0, r0, lsl #14
    3ae8:	00000000 	andeq	r0, r0, r0
    3aec:	00010000 	andeq	r0, r1, r0
    3af0:	00000057 	andeq	r0, r0, r7, asr r0
	...
    3b00:	31000200 	mrscc	r0, R8_usr
    3b04:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3b08:	00000000 	andeq	r0, r0, r0
    3b0c:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    3b18:	00560001 	subseq	r0, r6, r1
	...
    3b28:	01000000 	mrseq	r0, (UNDEF: 0)
    3b2c:	00005100 	andeq	r5, r0, r0, lsl #2
    3b30:	00000000 	andeq	r0, r0, r0
    3b34:	00040000 	andeq	r0, r4, r0
    3b38:	9f5101f3 	svcls	0x005101f3
	...
    3b4c:	00510001 	subseq	r0, r1, r1
    3b50:	00000000 	andeq	r0, r0, r0
    3b54:	04000000 	streq	r0, [r0], #-0
    3b58:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3b5c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3b6c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3b78:	00540001 	subseq	r0, r4, r1
    3b7c:	00000000 	andeq	r0, r0, r0
    3b80:	01000000 	mrseq	r0, (UNDEF: 0)
    3b84:	00005000 	andeq	r5, r0, r0
    3b88:	00000000 	andeq	r0, r0, r0
    3b8c:	00040000 	andeq	r0, r4, r0
    3b90:	9f5001f3 	svcls	0x005001f3
	...
    3b9c:	00500001 	subseq	r0, r0, r1
    3ba0:	00000000 	andeq	r0, r0, r0
    3ba4:	01000000 	mrseq	r0, (UNDEF: 0)
    3ba8:	00005400 	andeq	r5, r0, r0, lsl #8
    3bac:	00000000 	andeq	r0, r0, r0
    3bb0:	00010000 	andeq	r0, r1, r0
    3bb4:	00000050 	andeq	r0, r0, r0, asr r0
    3bb8:	00000000 	andeq	r0, r0, r0
    3bbc:	f3000400 	vshl.u8	d0, d0, d0
    3bc0:	009f5001 	addseq	r5, pc, r1
    3bc4:	00000000 	andeq	r0, r0, r0
    3bc8:	01000000 	mrseq	r0, (UNDEF: 0)
    3bcc:	00005000 	andeq	r5, r0, r0
    3bd0:	00000000 	andeq	r0, r0, r0
    3bd4:	00040000 	andeq	r0, r4, r0
    3bd8:	9f5001f3 	svcls	0x005001f3
	...
    3be4:	00500001 	subseq	r0, r0, r1
    3be8:	00000000 	andeq	r0, r0, r0
    3bec:	04000000 	streq	r0, [r0], #-0
    3bf0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3bf4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3c04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c10:	00550001 	subseq	r0, r5, r1
    3c14:	00000000 	andeq	r0, r0, r0
    3c18:	04000000 	streq	r0, [r0], #-0
    3c1c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3c20:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3c24:	00000000 	andeq	r0, r0, r0
    3c28:	55000100 	strpl	r0, [r0, #-256]	; 0x100
	...
    3c34:	01f30004 	mvnseq	r0, r4
    3c38:	00009f51 	andeq	r9, r0, r1, asr pc
    3c3c:	00000000 	andeq	r0, r0, r0
    3c40:	00010000 	andeq	r0, r1, r0
    3c44:	00000055 	andeq	r0, r0, r5, asr r0
    3c48:	00000000 	andeq	r0, r0, r0
    3c4c:	f3000400 	vshl.u8	d0, d0, d0
    3c50:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    3c60:	01000000 	mrseq	r0, (UNDEF: 0)
    3c64:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    3c74:	00010000 	andeq	r0, r1, r0
    3c78:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3c88:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    3c9c:	00500001 	subseq	r0, r0, r1
    3ca0:	00000000 	andeq	r0, r0, r0
    3ca4:	04000000 	streq	r0, [r0], #-0
    3ca8:	5001f300 	andpl	pc, r1, r0, lsl #6
    3cac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3cbc:	30000200 	andcc	r0, r0, r0, lsl #4
    3cc0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3cc4:	00000000 	andeq	r0, r0, r0
    3cc8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    3cd4:	00770007 	rsbseq	r0, r7, r7
    3cd8:	1aff0c0b 	bne	fffc6d0c <SCS_BASE+0x1ffb8d0c>
    3cdc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3ce0:	00000000 	andeq	r0, r0, r0
    3ce4:	52000100 	andpl	r0, r0, #0, 2
	...
    3cf8:	9f300002 	svcls	0x00300002
	...
    3d04:	00560001 	subseq	r0, r6, r1
    3d08:	00000000 	andeq	r0, r0, r0
    3d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d10:	00005600 	andeq	r5, r0, r0, lsl #12
    3d14:	00000000 	andeq	r0, r0, r0
    3d18:	00020000 	andeq	r0, r2, r0
    3d1c:	00002070 	andeq	r2, r0, r0, ror r0
	...
    3d2c:	00020000 	andeq	r0, r2, r0
    3d30:	00009f30 	andeq	r9, r0, r0, lsr pc
    3d34:	00000000 	andeq	r0, r0, r0
    3d38:	00050000 	andeq	r0, r5, r0
    3d3c:	24380071 	ldrtcs	r0, [r8], #-113	; 0x71
    3d40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3d50:	53000100 	movwpl	r0, #256	; 0x100
	...
    3d64:	00520001 	subseq	r0, r2, r1
	...
    3d74:	01000000 	mrseq	r0, (UNDEF: 0)
    3d78:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    3d88:	00010000 	andeq	r0, r1, r0
    3d8c:	00000050 	andeq	r0, r0, r0, asr r0
    3d90:	00000000 	andeq	r0, r0, r0
    3d94:	f3000400 	vshl.u8	d0, d0, d0
    3d98:	009f5001 	addseq	r5, pc, r1
	...
    3da8:	02000000 	andeq	r0, r0, #0
    3dac:	009f3000 	addseq	r3, pc, r0
    3db0:	00000000 	andeq	r0, r0, r0
    3db4:	01000000 	mrseq	r0, (UNDEF: 0)
    3db8:	00005600 	andeq	r5, r0, r0, lsl #12
    3dbc:	00000000 	andeq	r0, r0, r0
    3dc0:	00070000 	andeq	r0, r7, r0
    3dc4:	ff0a0076 			; <UNDEFINED> instruction: 0xff0a0076
    3dc8:	009f1a0c 	addseq	r1, pc, ip, lsl #20
    3dcc:	00000000 	andeq	r0, r0, r0
    3dd0:	01000000 	mrseq	r0, (UNDEF: 0)
    3dd4:	00005300 	andeq	r5, r0, r0, lsl #6
    3dd8:	00000000 	andeq	r0, r0, r0
    3ddc:	00020000 	andeq	r0, r2, r0
    3de0:	00001c70 	andeq	r1, r0, r0, ror ip
	...
    3df0:	00020000 	andeq	r0, r2, r0
    3df4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3df8:	00000000 	andeq	r0, r0, r0
    3dfc:	00010000 	andeq	r0, r1, r0
    3e00:	00000057 	andeq	r0, r0, r7, asr r0
    3e04:	00000000 	andeq	r0, r0, r0
    3e08:	77000700 	strvc	r0, [r0, -r0, lsl #14]
    3e0c:	dfff0b00 	svcle	0x00ff0b00
    3e10:	00009f1a 	andeq	r9, r0, sl, lsl pc
    3e14:	00000000 	andeq	r0, r0, r0
    3e18:	00010000 	andeq	r0, r1, r0
    3e1c:	00000052 	andeq	r0, r0, r2, asr r0
	...
    3e2c:	30000200 	andcc	r0, r0, r0, lsl #4
    3e30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3e34:	00000000 	andeq	r0, r0, r0
    3e38:	71000500 	tstvc	r0, r0, lsl #10
    3e3c:	9f243c00 	svcls	0x00243c00
	...
    3e50:	00510001 	subseq	r0, r1, r1
    3e54:	00000000 	andeq	r0, r0, r0
    3e58:	04000000 	streq	r0, [r0], #-0
    3e5c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3e60:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3e70:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3e7c:	01f30004 	mvnseq	r0, r4
    3e80:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3e90:	00010000 	andeq	r0, r1, r0
    3e94:	00000050 	andeq	r0, r0, r0, asr r0
    3e98:	00000000 	andeq	r0, r0, r0
    3e9c:	f3000400 	vshl.u8	d0, d0, d0
    3ea0:	009f5001 	addseq	r5, pc, r1
	...
    3eb0:	01000000 	mrseq	r0, (UNDEF: 0)
    3eb4:	00005000 	andeq	r5, r0, r0
    3eb8:	00000000 	andeq	r0, r0, r0
    3ebc:	00040000 	andeq	r0, r4, r0
    3ec0:	9f5001f3 	svcls	0x005001f3
	...
    3ed4:	00500001 	subseq	r0, r0, r1
    3ed8:	00000000 	andeq	r0, r0, r0
    3edc:	04000000 	streq	r0, [r0], #-0
    3ee0:	5001f300 	andpl	pc, r1, r0, lsl #6
    3ee4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3f00:	01f30004 	mvnseq	r0, r4
    3f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3f14:	00010000 	andeq	r0, r1, r0
    3f18:	00000050 	andeq	r0, r0, r0, asr r0
    3f1c:	00000000 	andeq	r0, r0, r0
    3f20:	f3000400 	vshl.u8	d0, d0, d0
    3f24:	009f5001 	addseq	r5, pc, r1
	...
    3f34:	01000000 	mrseq	r0, (UNDEF: 0)
    3f38:	00005000 	andeq	r5, r0, r0
    3f3c:	00000000 	andeq	r0, r0, r0
    3f40:	00040000 	andeq	r0, r4, r0
    3f44:	9f5001f3 	svcls	0x005001f3
	...
    3f58:	9f300002 	svcls	0x00300002
	...
    3f64:	0071000a 	rsbseq	r0, r1, sl
    3f68:	401a0073 	andsmi	r0, sl, r3, ror r0
    3f6c:	9f2e3024 	svcls	0x002e3024
	...
    3f78:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
    3f7c:	0800173a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, sl, ip}
    3f80:	3a510001 	bcc	1443f8c <__Stack_Size+0x1443b8c>
    3f84:	40080017 	andmi	r0, r8, r7, lsl r0
    3f88:	04080017 	streq	r0, [r8], #-23
    3f8c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    3f90:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    3fa0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    3fac:	01f30004 	mvnseq	r0, r4
    3fb0:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    3fc0:	00020000 	andeq	r0, r2, r0
    3fc4:	00009f30 	andeq	r9, r0, r0, lsr pc
    3fc8:	00000000 	andeq	r0, r0, r0
    3fcc:	00010000 	andeq	r0, r1, r0
    3fd0:	00000050 	andeq	r0, r0, r0, asr r0
	...
    3fe0:	30000200 	andcc	r0, r0, r0, lsl #4
    3fe4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    3fe8:	00000000 	andeq	r0, r0, r0
    3fec:	73000600 	movwvc	r0, #1536	; 0x600
    3ff0:	1a007100 	bne	203f8 <__Stack_Size+0x1fff8>
    3ff4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4004:	30000200 	andcc	r0, r0, r0, lsl #4
    4008:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    400c:	00000000 	andeq	r0, r0, r0
    4010:	71000600 	tstvc	r0, r0, lsl #12
    4014:	1a007200 	bne	2081c <__Stack_Size+0x2041c>
    4018:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    401c:	00000000 	andeq	r0, r0, r0
    4020:	00174000 	andseq	r4, r7, r0
    4024:	00174208 	andseq	r4, r7, r8, lsl #4
    4028:	51000108 	tstpl	r0, r8, lsl #2
    402c:	08001742 	stmdaeq	r0, {r1, r6, r8, r9, sl, ip}
    4030:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
    4034:	01f30004 	mvnseq	r0, r4
    4038:	00009f51 	andeq	r9, r0, r1, asr pc
    403c:	00000000 	andeq	r0, r0, r0
    4040:	17540000 	ldrbne	r0, [r4, -r0]
    4044:	17640800 	strbne	r0, [r4, -r0, lsl #16]!
    4048:	00010800 	andeq	r0, r1, r0, lsl #16
    404c:	00176450 	andseq	r6, r7, r0, asr r4
    4050:	00176c08 	andseq	r6, r7, r8, lsl #24
    4054:	70000308 	andvc	r0, r0, r8, lsl #6
    4058:	176c9f7e 			; <UNDEFINED> instruction: 0x176c9f7e
    405c:	17700800 	ldrbne	r0, [r0, -r0, lsl #16]!
    4060:	00040800 	andeq	r0, r4, r0, lsl #16
    4064:	9f5001f3 	svcls	0x005001f3
    4068:	08001770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip}
    406c:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
    4070:	7e700003 	cdpvc	0, 7, cr0, cr0, cr3, {0}
    4074:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4084:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    4090:	01f30004 	mvnseq	r0, r4
    4094:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    40a4:	00020000 	andeq	r0, r2, r0
    40a8:	00009f30 	andeq	r9, r0, r0, lsr pc
    40ac:	00000000 	andeq	r0, r0, r0
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	00000053 	andeq	r0, r0, r3, asr r0
	...
    40c4:	70000800 	andvc	r0, r0, r0, lsl #16
    40c8:	08253300 	stmdaeq	r5!, {r8, r9, ip, sp}
    40cc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    40d0:	00000000 	andeq	r0, r0, r0
    40d4:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    40d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    40dc:	ff082533 			; <UNDEFINED> instruction: 0xff082533
    40e0:	00009f1a 	andeq	r9, r0, sl, lsl pc
	...
    40f0:	00020000 	andeq	r0, r2, r0
    40f4:	00009f30 	andeq	r9, r0, r0, lsr pc
    40f8:	00000000 	andeq	r0, r0, r0
    40fc:	000b0000 	andeq	r0, fp, r0
    4100:	00700073 	rsbseq	r0, r0, r3, ror r0
    4104:	251aff08 	ldrcs	pc, [sl, #-3848]	; 0xf08
    4108:	009f1a31 	addseq	r1, pc, r1, lsr sl	; <UNPREDICTABLE>
    410c:	00000000 	andeq	r0, r0, r0
    4110:	0c000000 	stceq	0, cr0, [r0], {-0}
    4114:	f3007300 	vcgt.u8	d7, d0, d0
    4118:	ff085001 			; <UNDEFINED> instruction: 0xff085001
    411c:	1a31251a 	bne	c4d58c <__Stack_Size+0xc4d18c>
    4120:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4124:	00000000 	andeq	r0, r0, r0
    4128:	00179400 	andseq	r9, r7, r0, lsl #8
    412c:	0017c208 	andseq	ip, r7, r8, lsl #4
    4130:	50000108 	andpl	r0, r0, r8, lsl #2
    4134:	080017c2 	stmdaeq	r0, {r1, r6, r7, r8, r9, sl, ip}
    4138:	080017d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sl, ip}
    413c:	01f30004 	mvnseq	r0, r4
    4140:	17d69f50 			; <UNDEFINED> instruction: 0x17d69f50
    4144:	17da0800 	ldrbne	r0, [sl, r0, lsl #16]
    4148:	00010800 	andeq	r0, r1, r0, lsl #16
    414c:	0017da50 	andseq	sp, r7, r0, asr sl
    4150:	0017e608 	andseq	lr, r7, r8, lsl #12
    4154:	f3000408 	vshl.u8	d0, d8, d0
    4158:	e69f5001 	ldr	r5, [pc], r1
    415c:	ea080017 	b	2041c0 <__Stack_Size+0x203dc0>
    4160:	01080017 	tsteq	r8, r7, lsl r0
    4164:	17ea5000 	strbne	r5, [sl, r0]!
    4168:	17f60800 	ldrbne	r0, [r6, r0, lsl #16]!
    416c:	00040800 	andeq	r0, r4, r0, lsl #16
    4170:	9f5001f3 	svcls	0x005001f3
    4174:	080017f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip}
    4178:	080017fa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip}
    417c:	fa500001 	blx	1404188 <__Stack_Size+0x1403d88>
    4180:	06080017 			; <UNDEFINED> instruction: 0x06080017
    4184:	04080018 	streq	r0, [r8], #-24
    4188:	5001f300 	andpl	pc, r1, r0, lsl #6
    418c:	0018069f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    4190:	00180a08 	andseq	r0, r8, r8, lsl #20
    4194:	50000108 	andpl	r0, r0, r8, lsl #2
    4198:	0800180a 	stmdaeq	r0, {r1, r3, fp, ip}
    419c:	0800181e 	stmdaeq	r0, {r1, r2, r3, r4, fp, ip}
    41a0:	01f30004 	mvnseq	r0, r4
    41a4:	181e9f50 	ldmdane	lr, {r4, r6, r8, r9, sl, fp, ip, pc}
    41a8:	18280800 	stmdane	r8!, {fp}
    41ac:	00010800 	andeq	r0, r1, r0, lsl #16
    41b0:	00000050 	andeq	r0, r0, r0, asr r0
    41b4:	00000000 	andeq	r0, r0, r0
    41b8:	00182800 	andseq	r2, r8, r0, lsl #16
    41bc:	00186a08 	andseq	r6, r8, r8, lsl #20
    41c0:	50000108 	andpl	r0, r0, r8, lsl #2
    41c4:	0800186a 	stmdaeq	r0, {r1, r3, r5, r6, fp, ip}
    41c8:	080018aa 	stmdaeq	r0, {r1, r3, r5, r7, fp, ip}
    41cc:	aa540001 	bge	15041d8 <__Stack_Size+0x1503dd8>
    41d0:	b0080018 	andlt	r0, r8, r8, lsl r0
    41d4:	04080018 	streq	r0, [r8], #-24
    41d8:	5001f300 	andpl	pc, r1, r0, lsl #6
    41dc:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    41e0:	00000000 	andeq	r0, r0, r0
    41e4:	00182800 	andseq	r2, r8, r0, lsl #16
    41e8:	00184008 	andseq	r4, r8, r8
    41ec:	51000108 	tstpl	r0, r8, lsl #2
    41f0:	08001840 	stmdaeq	r0, {r6, fp, ip}
    41f4:	080018aa 	stmdaeq	r0, {r1, r3, r5, r7, fp, ip}
    41f8:	aa550001 	bge	1544204 <__Stack_Size+0x1543e04>
    41fc:	b0080018 	andlt	r0, r8, r8, lsl r0
    4200:	04080018 	streq	r0, [r8], #-24
    4204:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4208:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    420c:	00000000 	andeq	r0, r0, r0
    4210:	00182800 	andseq	r2, r8, r0, lsl #16
    4214:	00183408 	andseq	r3, r8, r8, lsl #8
    4218:	30000208 	andcc	r0, r0, r8, lsl #4
    421c:	0018349f 	mulseq	r8, pc, r4	; <UNPREDICTABLE>
    4220:	00183808 	andseq	r3, r8, r8, lsl #16
    4224:	73000b08 	movwvc	r0, #2824	; 0xb08
    4228:	cfff0b00 	svcgt	0x00ff0b00
    422c:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    4230:	183a9f1a 	ldmdane	sl!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}
    4234:	18420800 	stmdane	r2, {fp}^
    4238:	00070800 	andeq	r0, r7, r0, lsl #16
    423c:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    4240:	429f1aff 	addsmi	r1, pc, #1044480	; 0xff000
    4244:	44080018 	strmi	r0, [r8], #-24
    4248:	09080018 	stmdbeq	r8, {r3, r4}
    424c:	94107000 	ldrls	r7, [r0], #-0
    4250:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4254:	18449f1a 	stmdane	r4, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4258:	184c0800 	stmdane	ip, {fp}^
    425c:	000b0800 	andeq	r0, fp, r0, lsl #16
    4260:	f30b0072 	vqadd.u8	q0, <illegal reg q5.5>, q9
    4264:	ff0a1ae9 			; <UNDEFINED> instruction: 0xff0a1ae9
    4268:	569f1aff 			; <UNDEFINED> instruction: 0x569f1aff
    426c:	5a080018 	bpl	2042d4 <__Stack_Size+0x203ed4>
    4270:	07080018 	smladeq	r8, r8, r0, r0
    4274:	0a007300 	beq	20e7c <__Stack_Size+0x20a7c>
    4278:	9f1affff 	svcls	0x001affff
    427c:	0800185a 	stmdaeq	r0, {r1, r3, r4, r6, fp, ip}
    4280:	0800185e 	stmdaeq	r0, {r1, r2, r3, r4, r6, fp, ip}
    4284:	0c700009 	ldcleq	0, cr0, [r0], #-36	; 0xffffffdc
    4288:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    428c:	5e9f1aff 	mrcpl	10, 4, r1, cr15, cr15, {7}
    4290:	62080018 	andvs	r0, r8, #24
    4294:	0b080018 	bleq	2042fc <__Stack_Size+0x203efc>
    4298:	0b007300 	bleq	20ea0 <__Stack_Size+0x20aa0>
    429c:	0a1afcff 	beq	6c36a0 <__Stack_Size+0x6c32a0>
    42a0:	9f1affff 	svcls	0x001affff
    42a4:	08001866 	stmdaeq	r0, {r1, r2, r5, r6, fp, ip}
    42a8:	0800186d 	stmdaeq	r0, {r0, r2, r3, r5, r6, fp, ip}
    42ac:	00730007 	rsbseq	r0, r3, r7
    42b0:	1affff0a 	bne	3ee0 <__Stack_Size+0x3ae0>
    42b4:	00188e9f 	mulseq	r8, pc, lr	; <UNPREDICTABLE>
    42b8:	0018a008 	andseq	sl, r8, r8
    42bc:	50000108 	andpl	r0, r0, r8, lsl #2
    42c0:	080018a0 	stmdaeq	r0, {r5, r7, fp, ip}
    42c4:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    42c8:	00730006 	rsbseq	r0, r3, r6
    42cc:	9f210070 	svcls	0x00210070
    42d0:	080018a2 	stmdaeq	r0, {r1, r5, r7, fp, ip}
    42d4:	080018a4 	stmdaeq	r0, {r2, r5, r7, fp, ip}
    42d8:	a4530001 	ldrbge	r0, [r3], #-1
    42dc:	b0080018 	andlt	r0, r8, r8, lsl r0
    42e0:	11080018 	tstne	r8, r8, lsl r0
    42e4:	f7007200 			; <UNDEFINED> instruction: 0xf7007200
    42e8:	f7640825 			; <UNDEFINED> instruction: 0xf7640825
    42ec:	00f71b25 	rscseq	r1, r7, r5, lsr #22
    42f0:	00701a3f 	rsbseq	r1, r0, pc, lsr sl
    42f4:	00009f21 	andeq	r9, r0, r1, lsr #30
    42f8:	00000000 	andeq	r0, r0, r0
    42fc:	18280000 	stmdane	r8!, {}	; <UNPREDICTABLE>
    4300:	187a0800 	ldmdane	sl!, {fp}^
    4304:	00020800 	andeq	r0, r2, r0, lsl #16
    4308:	187a9f30 	ldmdane	sl!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    430c:	18800800 	stmne	r0, {fp}
    4310:	00010800 	andeq	r0, r1, r0, lsl #16
    4314:	00188052 	andseq	r8, r8, r2, asr r0
    4318:	00189008 	andseq	r9, r8, r8
    431c:	91001108 	tstls	r0, r8, lsl #2
    4320:	64910668 	ldrvs	r0, [r1], #1640	; 0x668
    4324:	71007406 	tstvc	r0, r6, lsl #8
    4328:	01282900 	teqeq	r8, r0, lsl #18
    432c:	9f131600 	svcls	0x00131600
    4330:	08001890 	stmdaeq	r0, {r4, r7, fp, ip}
    4334:	080018aa 	stmdaeq	r0, {r1, r3, r5, r7, fp, ip}
    4338:	68910014 	ldmvs	r1, {r2, r4}
    433c:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    4340:	000c0074 	andeq	r0, ip, r4, ror r0
    4344:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    4348:	16000128 	strne	r0, [r0], -r8, lsr #2
    434c:	18aa9f13 	stmiane	sl!, {r0, r1, r4, r8, r9, sl, fp, ip, pc}
    4350:	18b00800 	ldmne	r0!, {fp}
    4354:	00150800 	andseq	r0, r5, r0, lsl #16
    4358:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    435c:	01f30664 	mvnseq	r0, r4, ror #12
    4360:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4364:	28294001 	stmdacs	r9!, {r0, lr}
    4368:	13160001 	tstne	r6, #1
    436c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4370:	00000000 	andeq	r0, r0, r0
    4374:	00182800 	andseq	r2, r8, r0, lsl #16
    4378:	00188608 	andseq	r8, r8, r8, lsl #12
    437c:	30000208 	andcc	r0, r0, r8, lsl #4
    4380:	0018869f 	mulseq	r8, pc, r6	; <UNPREDICTABLE>
    4384:	00189408 	andseq	r9, r8, r8, lsl #8
    4388:	52000108 	andpl	r0, r0, #8, 2
    438c:	08001894 	stmdaeq	r0, {r2, r4, r7, fp, ip}
    4390:	080018aa 	stmdaeq	r0, {r1, r3, r5, r7, fp, ip}
    4394:	68910022 	ldmvs	r1, {r1, r5}
    4398:	06649106 	strbteq	r9, [r4], -r6, lsl #2
    439c:	000c0074 	andeq	r0, ip, r4, ror r0
    43a0:	29400138 	stmdbcs	r0, {r3, r4, r5, r8}^
    43a4:	16000128 	strne	r0, [r0], -r8, lsr #2
    43a8:	f71e4913 			; <UNDEFINED> instruction: 0xf71e4913
    43ac:	06007525 	streq	r7, [r0], -r5, lsr #10
    43b0:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    43b4:	9f00f71b 	svcls	0x0000f71b
    43b8:	080018aa 	stmdaeq	r0, {r1, r3, r5, r7, fp, ip}
    43bc:	080018b0 	stmdaeq	r0, {r4, r5, r7, fp, ip}
    43c0:	687d0024 	ldmdavs	sp!, {r2, r5}^
    43c4:	06647d06 	strbteq	r7, [r4], -r6, lsl #26
    43c8:	0c5001f3 	ldfeqe	f0, [r0], {243}	; 0xf3
    43cc:	40013800 	andmi	r3, r1, r0, lsl #16
    43d0:	00012829 	andeq	r2, r1, r9, lsr #16
    43d4:	1e491316 	mcrne	3, 2, r1, cr9, cr6, {0}
    43d8:	01f325f7 	ldrsheq	r2, [r3, #87]!	; 0x57
    43dc:	24320651 	ldrtcs	r0, [r2], #-1617	; 0x651
    43e0:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    43e4:	00009f00 	andeq	r9, r0, r0, lsl #30
    43e8:	00000000 	andeq	r0, r0, r0
    43ec:	18280000 	stmdane	r8!, {}	; <UNPREDICTABLE>
    43f0:	188e0800 	stmne	lr, {fp}
    43f4:	00020800 	andeq	r0, r2, r0, lsl #16
    43f8:	188e9f30 	stmne	lr, {r4, r5, r8, r9, sl, fp, ip, pc}
    43fc:	18940800 	ldmne	r4, {fp}
    4400:	000b0800 	andeq	r0, fp, r0, lsl #16
    4404:	00700072 	rsbseq	r0, r0, r2, ror r0
    4408:	64082534 	strvs	r2, [r8], #-1332	; 0x534
    440c:	949f1c1e 	ldrls	r1, [pc], #3102	; 4414 <__Stack_Size+0x4014>
    4410:	96080018 			; <UNDEFINED> instruction: 0x96080018
    4414:	01080018 	tsteq	r8, r8, lsl r0
    4418:	18965200 	ldmne	r6, {r9, ip, lr}
    441c:	18aa0800 	stmiane	sl!, {fp}
    4420:	002a0800 	eoreq	r0, sl, r0, lsl #16
    4424:	91066891 			; <UNDEFINED> instruction: 0x91066891
    4428:	00740664 	rsbseq	r0, r4, r4, ror #12
    442c:	0138000c 	teqeq	r8, ip
    4430:	01282940 	teqeq	r8, r0, asr #18
    4434:	49131600 	ldmdbmi	r3, {r9, sl, ip}
    4438:	7525f71e 	strvc	pc, [r5, #-1822]!	; 0x71e
    443c:	24320600 	ldrtcs	r0, [r2], #-1536	; 0x600
    4440:	f71b25f7 			; <UNDEFINED> instruction: 0xf71b25f7
    4444:	34007000 	strcc	r7, [r0], #-0
    4448:	1e640825 	cdpne	8, 6, cr0, cr4, cr5, {1}
    444c:	18aa9f1c 	stmiane	sl!, {r2, r3, r4, r8, r9, sl, fp, ip, pc}
    4450:	18b00800 	ldmne	r0!, {fp}
    4454:	002c0800 	eoreq	r0, ip, r0, lsl #16
    4458:	7d06687d 	stcvc	8, cr6, [r6, #-500]	; 0xfffffe0c
    445c:	01f30664 	mvnseq	r0, r4, ror #12
    4460:	38000c50 	stmdacc	r0, {r4, r6, sl, fp}
    4464:	28294001 	stmdacs	r9!, {r0, lr}
    4468:	13160001 	tstne	r6, #1
    446c:	25f71e49 	ldrbcs	r1, [r7, #3657]!	; 0xe49
    4470:	065101f3 			; <UNDEFINED> instruction: 0x065101f3
    4474:	25f72432 	ldrbcs	r2, [r7, #1074]!	; 0x432
    4478:	7000f71b 	andvc	pc, r0, fp, lsl r7	; <UNPREDICTABLE>
    447c:	08253400 	stmdaeq	r5!, {sl, ip, sp}
    4480:	9f1c1e64 	svcls	0x001c1e64
	...
    4494:	00510001 	subseq	r0, r1, r1
    4498:	00000000 	andeq	r0, r0, r0
    449c:	04000000 	streq	r0, [r0], #-0
    44a0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    44a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    44b4:	30000200 	andcc	r0, r0, r0, lsl #4
    44b8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    44bc:	00000000 	andeq	r0, r0, r0
    44c0:	72000b00 	andvc	r0, r0, #0, 22
    44c4:	f0ff0b00 			; <UNDEFINED> instruction: 0xf0ff0b00
    44c8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    44cc:	00009f1a 	andeq	r9, r0, sl, lsl pc
    44d0:	00000000 	andeq	r0, r0, r0
    44d4:	00070000 	andeq	r0, r7, r0
    44d8:	ff0a0073 			; <UNDEFINED> instruction: 0xff0a0073
    44dc:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    44e0:	00000000 	andeq	r0, r0, r0
    44e4:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    44e8:	f4080018 	vst4.8	{d0-d3}, [r8 :64], r8
    44ec:	01080018 	tsteq	r8, r8, lsl r0
    44f0:	18f45000 	ldmne	r4!, {ip, lr}^
    44f4:	18f60800 	ldmne	r6!, {fp}^
    44f8:	00030800 	andeq	r0, r3, r0, lsl #16
    44fc:	f69f7470 			; <UNDEFINED> instruction: 0xf69f7470
    4500:	fc080018 	stc2	0, cr0, [r8], {24}
    4504:	01080018 	tsteq	r8, r8, lsl r0
    4508:	18fc5000 	ldmne	ip!, {ip, lr}^
    450c:	19100800 	ldmdbne	r0, {fp}
    4510:	00040800 	andeq	r0, r4, r0, lsl #16
    4514:	9f5001f3 	svcls	0x005001f3
	...
    4520:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
    4524:	080018ea 	stmdaeq	r0, {r1, r3, r5, r6, r7, fp, ip}
    4528:	ea510001 	b	1444534 <__Stack_Size+0x1444134>
    452c:	10080018 	andne	r0, r8, r8, lsl r0
    4530:	04080019 	streq	r0, [r8], #-25
    4534:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4538:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    453c:	00000000 	andeq	r0, r0, r0
    4540:	0018de00 	andseq	sp, r8, r0, lsl #28
    4544:	00190208 	andseq	r0, r9, r8, lsl #4
    4548:	52000108 	andpl	r0, r0, #8, 2
    454c:	08001902 	stmdaeq	r0, {r1, r8, fp, ip}
    4550:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
    4554:	01f30004 	mvnseq	r0, r4
    4558:	19069f52 	stmdbne	r6, {r1, r4, r6, r8, r9, sl, fp, ip, pc}
    455c:	19080800 	stmdbne	r8, {fp}
    4560:	00010800 	andeq	r0, r1, r0, lsl #16
    4564:	00190852 	andseq	r0, r9, r2, asr r8
    4568:	00191008 	andseq	r1, r9, r8
    456c:	f3000408 	vshl.u8	d0, d8, d0
    4570:	009f5201 	addseq	r5, pc, r1, lsl #4
    4574:	00000000 	andeq	r0, r0, r0
    4578:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    457c:	e4080018 	str	r0, [r8], #-24
    4580:	02080018 	andeq	r0, r8, #24
    4584:	e49f3000 	ldr	r3, [pc], #0	; 458c <__Stack_Size+0x418c>
    4588:	10080018 	andne	r0, r8, r8, lsl r0
    458c:	06080019 			; <UNDEFINED> instruction: 0x06080019
    4590:	08007400 	stmdaeq	r0, {sl, ip, sp, lr}
    4594:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4598:	00000000 	andeq	r0, r0, r0
    459c:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    45a0:	e4080018 	str	r0, [r8], #-24
    45a4:	02080018 	andeq	r0, r8, #24
    45a8:	e49f3000 	ldr	r3, [pc], #0	; 45b0 <__Stack_Size+0x41b0>
    45ac:	ea080018 	b	204614 <__Stack_Size+0x204214>
    45b0:	09080018 	stmdbeq	r8, {r3, r4}
    45b4:	4f007100 	svcmi	0x00007100
    45b8:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45bc:	18ea9f1a 	stmiane	sl!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    45c0:	19100800 	ldmdbne	r0, {fp}
    45c4:	000a0800 	andeq	r0, sl, r0, lsl #16
    45c8:	4f5101f3 	svcmi	0x005101f3
    45cc:	ffff0a1a 			; <UNDEFINED> instruction: 0xffff0a1a
    45d0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    45d4:	00000000 	andeq	r0, r0, r0
    45d8:	18de0000 	ldmne	lr, {}^	; <UNPREDICTABLE>
    45dc:	18f00800 	ldmne	r0!, {fp}^
    45e0:	00020800 	andeq	r0, r2, r0, lsl #16
    45e4:	18f09f30 	ldmne	r0!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    45e8:	19040800 	stmdbne	r4, {fp}
    45ec:	00010800 	andeq	r0, r1, r0, lsl #16
    45f0:	00190453 	andseq	r0, r9, r3, asr r4
    45f4:	00190608 	andseq	r0, r9, r8, lsl #12
    45f8:	31000508 	tstcc	r0, r8, lsl #10
    45fc:	9f240071 	svcls	0x00240071
    4600:	08001906 	stmdaeq	r0, {r1, r2, r8, fp, ip}
    4604:	0800190c 	stmdaeq	r0, {r2, r3, r8, fp, ip}
    4608:	0c530001 	mrrceq	0, 0, r0, r3, cr1
    460c:	10080019 	andne	r0, r8, r9, lsl r0
    4610:	05080019 	streq	r0, [r8, #-25]
    4614:	00713100 	rsbseq	r3, r1, r0, lsl #2
    4618:	00009f24 	andeq	r9, r0, r4, lsr #30
	...
    4628:	00010000 	andeq	r0, r1, r0
    462c:	00000051 	andeq	r0, r0, r1, asr r0
    4630:	00000000 	andeq	r0, r0, r0
    4634:	f3000400 	vshl.u8	d0, d0, d0
    4638:	009f5101 	addseq	r5, pc, r1, lsl #2
    463c:	00000000 	andeq	r0, r0, r0
    4640:	01000000 	mrseq	r0, (UNDEF: 0)
    4644:	00005100 	andeq	r5, r0, r0, lsl #2
    4648:	00000000 	andeq	r0, r0, r0
    464c:	00040000 	andeq	r0, r4, r0
    4650:	9f5101f3 	svcls	0x005101f3
	...
    4664:	00510001 	subseq	r0, r1, r1
    4668:	00000000 	andeq	r0, r0, r0
    466c:	04000000 	streq	r0, [r0], #-0
    4670:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4674:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4684:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4690:	01f30004 	mvnseq	r0, r4
    4694:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    46a4:	00010000 	andeq	r0, r1, r0
    46a8:	00000051 	andeq	r0, r0, r1, asr r0
    46ac:	00000000 	andeq	r0, r0, r0
    46b0:	f3000400 	vshl.u8	d0, d0, d0
    46b4:	009f5101 	addseq	r5, pc, r1, lsl #2
    46b8:	00000000 	andeq	r0, r0, r0
    46bc:	10000000 	andne	r0, r0, r0
    46c0:	14080019 	strne	r0, [r8], #-25
    46c4:	01080019 	tsteq	r8, r9, lsl r0
    46c8:	19145100 	ldmdbne	r4, {r8, ip, lr}
    46cc:	19180800 	ldmdbne	r8, {fp}
    46d0:	00040800 	andeq	r0, r4, r0, lsl #16
    46d4:	9f5101f3 	svcls	0x005101f3
	...
    46e0:	08001918 	stmdaeq	r0, {r3, r4, r8, fp, ip}
    46e4:	0800191a 	stmdaeq	r0, {r1, r3, r4, r8, fp, ip}
    46e8:	1a500001 	bne	14046f4 <__Stack_Size+0x14042f4>
    46ec:	20080019 	andcs	r0, r8, r9, lsl r0
    46f0:	04080019 	streq	r0, [r8], #-25
    46f4:	5001f300 	andpl	pc, r1, r0, lsl #6
    46f8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    4708:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4714:	01f30004 	mvnseq	r0, r4
    4718:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4728:	00010000 	andeq	r0, r1, r0
    472c:	00000051 	andeq	r0, r0, r1, asr r0
    4730:	00000000 	andeq	r0, r0, r0
    4734:	f3000400 	vshl.u8	d0, d0, d0
    4738:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    4748:	01000000 	mrseq	r0, (UNDEF: 0)
    474c:	00005100 	andeq	r5, r0, r0, lsl #2
    4750:	00000000 	andeq	r0, r0, r0
    4754:	00040000 	andeq	r0, r4, r0
    4758:	9f5101f3 	svcls	0x005101f3
	...
    4764:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
    4768:	08001928 	stmdaeq	r0, {r3, r5, r8, fp, ip}
    476c:	28500001 	ldmdacs	r0, {r0}^
    4770:	2c080019 	stccs	0, cr0, [r8], {25}
    4774:	04080019 	streq	r0, [r8], #-25
    4778:	5001f300 	andpl	pc, r1, r0, lsl #6
    477c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4780:	00000000 	andeq	r0, r0, r0
    4784:	00192000 	andseq	r2, r9, r0
    4788:	00192208 	andseq	r2, r9, r8, lsl #4
    478c:	30000208 	andcc	r0, r0, r8, lsl #4
    4790:	0019229f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    4794:	00192c08 	andseq	r2, r9, r8, lsl #24
    4798:	71000a08 	tstvc	r0, r8, lsl #20
    479c:	1a007300 	bne	213a4 <__Stack_Size+0x20fa4>
    47a0:	2e302440 	cfnegscs	mvf2, mvf0
    47a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    47a8:	00000000 	andeq	r0, r0, r0
    47ac:	00192c00 	andseq	r2, r9, r0, lsl #24
    47b0:	00192e08 	andseq	r2, r9, r8, lsl #28
    47b4:	51000108 	tstpl	r0, r8, lsl #2
    47b8:	0800192e 	stmdaeq	r0, {r1, r2, r3, r5, r8, fp, ip}
    47bc:	08001934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip}
    47c0:	01f30004 	mvnseq	r0, r4
    47c4:	00009f51 	andeq	r9, r0, r1, asr pc
    47c8:	00000000 	andeq	r0, r0, r0
    47cc:	19340000 	ldmdbne	r4!, {}	; <UNPREDICTABLE>
    47d0:	196a0800 	stmdbne	sl!, {fp}^
    47d4:	00010800 	andeq	r0, r1, r0, lsl #16
    47d8:	00196a50 	andseq	r6, r9, r0, asr sl
    47dc:	00196e08 	andseq	r6, r9, r8, lsl #28
    47e0:	f3000408 	vshl.u8	d0, d8, d0
    47e4:	6e9f5001 	cdpvs	0, 9, cr5, cr15, cr1, {0}
    47e8:	70080019 	andvc	r0, r8, r9, lsl r0
    47ec:	01080019 	tsteq	r8, r9, lsl r0
    47f0:	19705000 	ldmdbne	r0!, {ip, lr}^
    47f4:	19720800 	ldmdbne	r2!, {fp}^
    47f8:	00040800 	andeq	r0, r4, r0, lsl #16
    47fc:	9f5001f3 	svcls	0x005001f3
	...
    4808:	08001934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip}
    480c:	08001960 	stmdaeq	r0, {r5, r6, r8, fp, ip}
    4810:	60510001 	subsvs	r0, r1, r1
    4814:	6e080019 	mcrvs	0, 0, r0, cr8, cr9, {0}
    4818:	04080019 	streq	r0, [r8], #-25
    481c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    4820:	00196e9f 	mulseq	r9, pc, lr	; <UNPREDICTABLE>
    4824:	00197208 	andseq	r7, r9, r8, lsl #4
    4828:	51000108 	tstpl	r0, r8, lsl #2
	...
    4834:	08001934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip}
    4838:	08001958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip}
    483c:	9f300002 	svcls	0x00300002
    4840:	08001958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip}
    4844:	0800195c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, ip}
    4848:	7131000b 	teqvc	r1, fp
    484c:	0a253800 	beq	952854 <__Stack_Size+0x952454>
    4850:	241affff 	ldrcs	pc, [sl], #-4095	; 0xfff
    4854:	00195c9f 	mulseq	r9, pc, ip	; <UNPREDICTABLE>
    4858:	00196008 	andseq	r6, r9, r8
    485c:	31001208 	tstcc	r0, r8, lsl #4
    4860:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    4864:	1affff0a 	bne	4494 <__Stack_Size+0x4094>
    4868:	0a007224 	beq	21100 <__Stack_Size+0x20d00>
    486c:	1a1affff 	bne	6c4870 <__Stack_Size+0x6c4470>
    4870:	0019609f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    4874:	00196e08 	andseq	r6, r9, r8, lsl #28
    4878:	31001308 	tstcc	r0, r8, lsl #6
    487c:	385101f3 	ldmdacc	r1, {r0, r1, r4, r5, r6, r7, r8}^
    4880:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    4884:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    4888:	1affff0a 	bne	44b8 <__Stack_Size+0x40b8>
    488c:	196e9f1a 	stmdbne	lr!, {r1, r3, r4, r8, r9, sl, fp, ip, pc}^
    4890:	19720800 	ldmdbne	r2!, {fp}^
    4894:	00120800 	andseq	r0, r2, r0, lsl #16
    4898:	38007131 	stmdacc	r0, {r0, r4, r5, r8, ip, sp, lr}
    489c:	ffff0a25 			; <UNDEFINED> instruction: 0xffff0a25
    48a0:	0072241a 	rsbseq	r2, r2, sl, lsl r4
    48a4:	1affff0a 	bne	44d4 <__Stack_Size+0x40d4>
    48a8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    48ac:	00000000 	andeq	r0, r0, r0
    48b0:	19340000 	ldmdbne	r4!, {}	; <UNPREDICTABLE>
    48b4:	193c0800 	ldmdbne	ip!, {fp}
    48b8:	00020800 	andeq	r0, r2, r0, lsl #16
    48bc:	193c9f30 	ldmdbne	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}
    48c0:	19460800 	stmdbne	r6, {fp}^
    48c4:	00090800 	andeq	r0, r9, r0, lsl #16
    48c8:	1a4f0071 	bne	13c4a94 <__Stack_Size+0x13c4694>
    48cc:	1affff0a 	bne	44fc <__Stack_Size+0x40fc>
    48d0:	0019469f 	mulseq	r9, pc, r6	; <UNPREDICTABLE>
    48d4:	00195808 	andseq	r5, r9, r8, lsl #16
    48d8:	52000108 	andpl	r0, r0, #8, 2
    48dc:	08001958 	stmdaeq	r0, {r3, r4, r6, r8, fp, ip}
    48e0:	08001962 	stmdaeq	r0, {r1, r5, r6, r8, fp, ip}
    48e4:	6e530001 	cdpvs	0, 5, cr0, cr3, cr1, {0}
    48e8:	72080019 	andvc	r0, r8, #25
    48ec:	01080019 	tsteq	r8, r9, lsl r0
    48f0:	00005300 	andeq	r5, r0, r0, lsl #6
    48f4:	00000000 	andeq	r0, r0, r0
    48f8:	19340000 	ldmdbne	r4!, {}	; <UNPREDICTABLE>
    48fc:	193c0800 	ldmdbne	ip!, {fp}
    4900:	00020800 	andeq	r0, r2, r0, lsl #16
    4904:	193c9f30 	ldmdbne	ip!, {r4, r5, r8, r9, sl, fp, ip, pc}
    4908:	19720800 	ldmdbne	r2!, {fp}^
    490c:	00060800 	andeq	r0, r6, r0, lsl #16
    4910:	ff080074 			; <UNDEFINED> instruction: 0xff080074
    4914:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4918:	00000000 	andeq	r0, r0, r0
    491c:	19340000 	ldmdbne	r4!, {}	; <UNPREDICTABLE>
    4920:	19700800 	ldmdbne	r0!, {fp}^
    4924:	00020800 	andeq	r0, r2, r0, lsl #16
    4928:	19709f30 	ldmdbne	r0!, {r4, r5, r8, r9, sl, fp, ip, pc}^
    492c:	19720800 	ldmdbne	r2!, {fp}^
    4930:	00010800 	andeq	r0, r1, r0, lsl #16
    4934:	00000050 	andeq	r0, r0, r0, asr r0
	...
    4944:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    4950:	01f30004 	mvnseq	r0, r4
    4954:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    4964:	00050000 	andeq	r0, r5, r0
    4968:	25380071 	ldrcs	r0, [r8, #-113]!	; 0x71
    496c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4970:	00000000 	andeq	r0, r0, r0
    4974:	f3000600 	vmax.u8	d0, d0, d0
    4978:	25385101 	ldrcs	r5, [r8, #-257]!	; 0x101
    497c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4980:	00000000 	andeq	r0, r0, r0
    4984:	00198200 	andseq	r8, r9, r0, lsl #4
    4988:	00198808 	andseq	r8, r9, r8, lsl #16
    498c:	53000108 	movwpl	r0, #264	; 0x108
    4990:	08001988 	stmdaeq	r0, {r3, r7, r8, fp, ip}
    4994:	08001990 	stmdaeq	r0, {r4, r7, r8, fp, ip}
    4998:	04730003 	ldrbteq	r0, [r3], #-3
    499c:	0019909f 	mulseq	r9, pc, r0	; <UNPREDICTABLE>
    49a0:	0019a008 	andseq	sl, r9, r8
    49a4:	53000108 	movwpl	r0, #264	; 0x108
    49a8:	080019a0 	stmdaeq	r0, {r5, r7, r8, fp, ip}
    49ac:	080019a2 	stmdaeq	r0, {r1, r5, r7, r8, fp, ip}
    49b0:	7c730003 	ldclvc	0, cr0, [r3], #-12
    49b4:	0019a29f 	mulseq	r9, pc, r2	; <UNPREDICTABLE>
    49b8:	0019a508 	andseq	sl, r9, r8, lsl #10
    49bc:	53000108 	movwpl	r0, #264	; 0x108
	...
    49c8:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
    49cc:	08001a0d 	stmdaeq	r0, {r0, r2, r3, r9, fp, ip}
    49d0:	0d500001 	ldcleq	0, cr0, [r0, #-4]
    49d4:	1c08001a 	stcne	0, cr0, [r8], {26}
    49d8:	0408001a 	streq	r0, [r8], #-26
    49dc:	5001f300 	andpl	pc, r1, r0, lsl #6
    49e0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    49e4:	00000000 	andeq	r0, r0, r0
    49e8:	001a1c00 	andseq	r1, sl, r0, lsl #24
    49ec:	001a3108 	andseq	r3, sl, r8, lsl #2
    49f0:	50000108 	andpl	r0, r0, r8, lsl #2
    49f4:	08001a31 	stmdaeq	r0, {r0, r4, r5, r9, fp, ip}
    49f8:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
    49fc:	01f30004 	mvnseq	r0, r4
    4a00:	00009f50 	andeq	r9, r0, r0, asr pc
    4a04:	00000000 	andeq	r0, r0, r0
    4a08:	1a400000 	bne	1004a10 <__Stack_Size+0x1004610>
    4a0c:	1a500800 	bne	1406a14 <__Stack_Size+0x1406614>
    4a10:	00010800 	andeq	r0, r1, r0, lsl #16
    4a14:	001a5050 	andseq	r5, sl, r0, asr r0
    4a18:	001ad008 	andseq	sp, sl, r8
    4a1c:	f3000408 	vshl.u8	d0, d8, d0
    4a20:	009f5001 	addseq	r5, pc, r1
    4a24:	00000000 	andeq	r0, r0, r0
    4a28:	62000000 	andvs	r0, r0, #0
    4a2c:	7008001a 	andvc	r0, r8, sl, lsl r0
    4a30:	0108001a 	tsteq	r8, sl, lsl r0
    4a34:	1a705300 	bne	1c1963c <__Stack_Size+0x1c1923c>
    4a38:	1a7c0800 	bne	1f06a40 <__Stack_Size+0x1f06640>
    4a3c:	00020800 	andeq	r0, r2, r0, lsl #16
    4a40:	00000974 	andeq	r0, r0, r4, ror r9
    4a44:	00000000 	andeq	r0, r0, r0
    4a48:	1a8a0000 	bne	fe284a50 <SCS_BASE+0x1e276a50>
    4a4c:	1a8c0800 	bne	fe306a54 <SCS_BASE+0x1e2f8a54>
    4a50:	00010800 	andeq	r0, r1, r0, lsl #16
    4a54:	001a8c53 	andseq	r8, sl, r3, asr ip
    4a58:	001aa608 	andseq	sl, sl, r8, lsl #12
    4a5c:	71000508 	tstvc	r0, r8, lsl #10
    4a60:	9f1a3f00 	svcls	0x001a3f00
    4a64:	08001aaa 	stmdaeq	r0, {r1, r3, r5, r7, r9, fp, ip}
    4a68:	08001ab4 	stmdaeq	r0, {r2, r4, r5, r7, r9, fp, ip}
    4a6c:	00710005 	rsbseq	r0, r1, r5
    4a70:	009f1a3f 	addseq	r1, pc, pc, lsr sl	; <UNPREDICTABLE>
    4a74:	00000000 	andeq	r0, r0, r0
    4a78:	86000000 	strhi	r0, [r0], -r0
    4a7c:	a608001a 			; <UNDEFINED> instruction: 0xa608001a
    4a80:	0108001a 	tsteq	r8, sl, lsl r0
    4a84:	1aaa5100 	bne	fea98e8c <SCS_BASE+0x1ea8ae8c>
    4a88:	1ab40800 	bne	fed06a90 <SCS_BASE+0x1ecf8a90>
    4a8c:	00010800 	andeq	r0, r1, r0, lsl #16
    4a90:	00000051 	andeq	r0, r0, r1, asr r0
    4a94:	00000000 	andeq	r0, r0, r0
    4a98:	001adc00 	andseq	sp, sl, r0, lsl #24
    4a9c:	001b6408 	andseq	r6, fp, r8, lsl #8
    4aa0:	75000308 	strvc	r0, [r0, #-776]	; 0x308
    4aa4:	00009f10 	andeq	r9, r0, r0, lsl pc
    4aa8:	00000000 	andeq	r0, r0, r0
    4aac:	1ade0000 	bne	ff784ab4 <SCS_BASE+0x1f776ab4>
    4ab0:	1b0a0800 	blne	286ab8 <__Stack_Size+0x2866b8>
    4ab4:	00010800 	andeq	r0, r1, r0, lsl #16
    4ab8:	001b0a53 	andseq	r0, fp, r3, asr sl
    4abc:	001b1208 	andseq	r1, fp, r8, lsl #4
    4ac0:	75000908 	strvc	r0, [r0, #-2312]	; 0x908
    4ac4:	0a029410 	beq	a9b0c <__Stack_Size+0xa970c>
    4ac8:	9f1affff 	svcls	0x001affff
    4acc:	08001b12 	stmdaeq	r0, {r1, r4, r8, r9, fp, ip}
    4ad0:	08001b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip}
    4ad4:	24530001 	ldrbcs	r0, [r3], #-1
    4ad8:	2708001b 	smladcs	r8, fp, r0, r0
    4adc:	0908001b 	stmdbeq	r8, {r0, r1, r3, r4}
    4ae0:	94107500 	ldrls	r7, [r0], #-1280	; 0x500
    4ae4:	ffff0a02 			; <UNDEFINED> instruction: 0xffff0a02
    4ae8:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4aec:	00000000 	andeq	r0, r0, r0
    4af0:	1ae00000 	bne	ff804af8 <SCS_BASE+0x1f7f6af8>
    4af4:	1b040800 	blne	106afc <__Stack_Size+0x1066fc>
    4af8:	00060800 	andeq	r0, r6, r0, lsl #16
    4afc:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b00:	1b049f1a 	blne	12c770 <__Stack_Size+0x12c370>
    4b04:	1b080800 	blne	206b0c <__Stack_Size+0x20670c>
    4b08:	00020800 	andeq	r0, r2, r0, lsl #16
    4b0c:	1b089f34 	blne	22c7e4 <__Stack_Size+0x22c3e4>
    4b10:	1b120800 	blne	486b18 <__Stack_Size+0x486718>
    4b14:	00020800 	andeq	r0, r2, r0, lsl #16
    4b18:	1b129f37 	blne	4ac7fc <__Stack_Size+0x4ac3fc>
    4b1c:	1b1c0800 	blne	706b24 <__Stack_Size+0x706724>
    4b20:	00060800 	andeq	r0, r6, r0, lsl #16
    4b24:	ff080076 			; <UNDEFINED> instruction: 0xff080076
    4b28:	1b1c9f1a 	blne	72c798 <__Stack_Size+0x72c398>
    4b2c:	1b640800 	blne	1906b34 <__Stack_Size+0x1906734>
    4b30:	00010800 	andeq	r0, r1, r0, lsl #16
    4b34:	00000056 	andeq	r0, r0, r6, asr r0
    4b38:	00000000 	andeq	r0, r0, r0
    4b3c:	001b2a00 	andseq	r2, fp, r0, lsl #20
    4b40:	001b2c08 	andseq	r2, fp, r8, lsl #24
    4b44:	50000108 	andpl	r0, r0, r8, lsl #2
    4b48:	08001b2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, fp, ip}
    4b4c:	08001b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip}
    4b50:	00590001 	subseq	r0, r9, r1
    4b54:	00000000 	andeq	r0, r0, r0
    4b58:	14000000 	strne	r0, [r0], #-0
    4b5c:	1c08001b 	stcne	0, cr0, [r8], {27}
    4b60:	0108001b 	tsteq	r8, fp, lsl r0
    4b64:	1b1c5400 	blne	719b6c <__Stack_Size+0x71976c>
    4b68:	1b220800 	blne	886b70 <__Stack_Size+0x886770>
    4b6c:	00160800 	andseq	r0, r6, r0, lsl #16
    4b70:	40120074 	andsmi	r0, r2, r4, ror r0
    4b74:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    4b78:	40141600 	andsmi	r1, r4, r0, lsl #12
    4b7c:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    4b80:	16000128 	strne	r0, [r0], -r8, lsr #2
    4b84:	1b229f13 	blne	8ac7d8 <__Stack_Size+0x8ac3d8>
    4b88:	1b240800 	blne	906b90 <__Stack_Size+0x906790>
    4b8c:	001c0800 	andseq	r0, ip, r0, lsl #16
    4b90:	02941475 	addseq	r1, r4, #1962934272	; 0x75000000
    4b94:	1affff0a 	bne	47c4 <__Stack_Size+0x43c4>
    4b98:	244b4012 	strbcs	r4, [fp], #-18
    4b9c:	16007322 	strne	r7, [r0], -r2, lsr #6
    4ba0:	244b4014 	strbcs	r4, [fp], #-20
    4ba4:	01282d22 	teqeq	r8, r2, lsr #26
    4ba8:	9f131600 	svcls	0x00131600
    4bac:	08001b24 	stmdaeq	r0, {r2, r5, r8, r9, fp, ip}
    4bb0:	08001b27 	stmdaeq	r0, {r0, r1, r2, r5, r8, r9, fp, ip}
    4bb4:	14750022 	ldrbtne	r0, [r5], #-34	; 0x22
    4bb8:	ff0a0294 			; <UNDEFINED> instruction: 0xff0a0294
    4bbc:	40121aff 			; <UNDEFINED> instruction: 0x40121aff
    4bc0:	7522244b 	strvc	r2, [r2, #-1099]!	; 0x44b
    4bc4:	0a029410 	beq	a9c0c <__Stack_Size+0xa980c>
    4bc8:	161affff 	ssub8ne	pc, sl, pc	; <UNPREDICTABLE>
    4bcc:	244b4014 	strbcs	r4, [fp], #-20
    4bd0:	01282d22 	teqeq	r8, r2, lsr #26
    4bd4:	9f131600 	svcls	0x00131600
	...
    4be0:	08001bc6 	stmdaeq	r0, {r1, r2, r6, r7, r8, r9, fp, ip}
    4be4:	08001bdd 	stmdaeq	r0, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip}
    4be8:	ec500001 	mrrc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    4bec:	ee08001b 	mcr	0, 0, r0, cr8, cr11, {0}
    4bf0:	0108001b 	tsteq	r8, fp, lsl r0
    4bf4:	00005000 	andeq	r5, r0, r0
    4bf8:	00000000 	andeq	r0, r0, r0
    4bfc:	1c040000 	stcne	0, cr0, [r4], {-0}
    4c00:	1c080800 	stcne	8, cr0, [r8], {-0}
    4c04:	00060800 	andeq	r0, r6, r0, lsl #16
    4c08:	7f080070 	svcvc	0x00080070
    4c0c:	1c089f1a 	stcne	15, cr9, [r8], {26}
    4c10:	1c2c0800 	stcne	8, cr0, [ip], #-0
    4c14:	00010800 	andeq	r0, r1, r0, lsl #16
    4c18:	001c2c50 	andseq	r2, ip, r0, asr ip
    4c1c:	001c5208 	andseq	r5, ip, r8, lsl #4
    4c20:	73000b08 	movwvc	r0, #2824	; 0xb08
    4c24:	08019400 	stmdaeq	r1, {sl, ip, pc}
    4c28:	ff081a7f 			; <UNDEFINED> instruction: 0xff081a7f
    4c2c:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4c30:	00000000 	andeq	r0, r0, r0
    4c34:	1c440000 	marne	acc0, r0, r4
    4c38:	1c600800 	stclne	8, cr0, [r0], #-0
    4c3c:	00010800 	andeq	r0, r1, r0, lsl #16
    4c40:	00000052 	andeq	r0, r0, r2, asr r0
    4c44:	00000000 	andeq	r0, r0, r0
    4c48:	001c2c00 	andseq	r2, ip, r0, lsl #24
    4c4c:	001c7008 	andseq	r7, ip, r8
    4c50:	50000108 	andpl	r0, r0, r8, lsl #2
    4c54:	08001c70 	stmdaeq	r0, {r4, r5, r6, sl, fp, ip}
    4c58:	08001c73 	stmdaeq	r0, {r0, r1, r4, r5, r6, sl, fp, ip}
    4c5c:	00710007 	rsbseq	r0, r1, r7
    4c60:	1aff7f0b 	bne	fffe4894 <SCS_BASE+0x1ffd6894>
    4c64:	001c7e9f 	mulseq	ip, pc, lr	; <UNPREDICTABLE>
    4c68:	001c9308 	andseq	r9, ip, r8, lsl #6
    4c6c:	50000108 	andpl	r0, r0, r8, lsl #2
    4c70:	08001c96 	stmdaeq	r0, {r1, r2, r4, r7, sl, fp, ip}
    4c74:	08001c99 	stmdaeq	r0, {r0, r3, r4, r7, sl, fp, ip}
    4c78:	00500001 	subseq	r0, r0, r1
    4c7c:	00000000 	andeq	r0, r0, r0
    4c80:	26000000 	strcs	r0, [r0], -r0
    4c84:	7308001c 	movwvc	r0, #32796	; 0x801c
    4c88:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c8c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4c90:	7e9f1aff 	mrcvc	10, 4, r1, cr15, cr15, {7}
    4c94:	9008001c 	andls	r0, r8, ip, lsl r0
    4c98:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4c9c:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4ca0:	969f1aff 			; <UNDEFINED> instruction: 0x969f1aff
    4ca4:	9908001c 	stmdbls	r8, {r2, r3, r4}
    4ca8:	0608001c 			; <UNDEFINED> instruction: 0x0608001c
    4cac:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4cb0:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4cb4:	00000000 	andeq	r0, r0, r0
    4cb8:	a6000000 	strge	r0, [r0], -r0
    4cbc:	aa08001c 	bge	204d34 <__Stack_Size+0x204934>
    4cc0:	0708001c 	smladeq	r8, ip, r0, r0
    4cc4:	0a007300 	beq	218cc <__Stack_Size+0x214cc>
    4cc8:	9f273000 	svcls	0x00273000
    4ccc:	08001caa 	stmdaeq	r0, {r1, r3, r5, r7, sl, fp, ip}
    4cd0:	08001cae 	stmdaeq	r0, {r1, r2, r3, r5, r7, sl, fp, ip}
    4cd4:	0073000b 	rsbseq	r0, r3, fp
    4cd8:	2730000a 	ldrcs	r0, [r0, -sl]!
    4cdc:	2730000a 	ldrcs	r0, [r0, -sl]!
    4ce0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4ce4:	00000000 	andeq	r0, r0, r0
    4ce8:	001ce000 	andseq	lr, ip, r0
    4cec:	001d1808 	andseq	r1, sp, r8, lsl #16
    4cf0:	71000608 	tstvc	r0, r8, lsl #12
    4cf4:	1aff0800 	bne	fffc6cfc <SCS_BASE+0x1ffb8cfc>
    4cf8:	001d189f 	mulseq	sp, pc, r8	; <UNPREDICTABLE>
    4cfc:	001d4208 	andseq	r4, sp, r8, lsl #4
    4d00:	70000808 	andvc	r0, r0, r8, lsl #16
    4d04:	08019405 	stmdaeq	r1, {r0, r2, sl, ip, pc}
    4d08:	4e9f1aff 	mrcmi	10, 4, r1, cr15, cr15, {7}
    4d0c:	6008001d 	andvs	r0, r8, sp, lsl r0
    4d10:	0608001d 			; <UNDEFINED> instruction: 0x0608001d
    4d14:	08007100 	stmdaeq	r0, {r8, ip, sp, lr}
    4d18:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    4d1c:	00000000 	andeq	r0, r0, r0
    4d20:	e4000000 	str	r0, [r0], #-0
    4d24:	0408001c 	streq	r0, [r8], #-28
    4d28:	0108001d 	tsteq	r8, sp, lsl r0
    4d2c:	1d045400 	cfstrsne	mvf5, [r4, #-0]
    4d30:	1d180800 	ldcne	8, cr0, [r8, #-0]
    4d34:	00070800 	andeq	r0, r7, r0, lsl #16
    4d38:	7f0b0071 	svcvc	0x000b0071
    4d3c:	189f1aff 	ldmne	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>
    4d40:	4208001d 	andmi	r0, r8, #29
    4d44:	0c08001d 	stceq	0, cr0, [r8], {29}
    4d48:	94057000 	strls	r7, [r5], #-0
    4d4c:	1aff0801 	bne	fffc6d58 <SCS_BASE+0x1ffb8d58>
    4d50:	1aff7f0b 	bne	fffe4984 <SCS_BASE+0x1ffd6984>
    4d54:	001d4e9f 	mulseq	sp, pc, lr	; <UNPREDICTABLE>
    4d58:	001d6008 	andseq	r6, sp, r8
    4d5c:	71000708 	tstvc	r0, r8, lsl #14
    4d60:	ff7f0b00 			; <UNDEFINED> instruction: 0xff7f0b00
    4d64:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4d68:	00000000 	andeq	r0, r0, r0
    4d6c:	1cfa0000 	ldclne	0, cr0, [sl]
    4d70:	1d0a0800 	stcne	8, cr0, [sl, #-0]
    4d74:	00010800 	andeq	r0, r1, r0, lsl #16
    4d78:	00000052 	andeq	r0, r0, r2, asr r0
    4d7c:	00000000 	andeq	r0, r0, r0
    4d80:	001d3400 	andseq	r3, sp, r0, lsl #8
    4d84:	001d3808 	andseq	r3, sp, r8, lsl #16
    4d88:	72000708 	andvc	r0, r0, #8, 14	; 0x200000
    4d8c:	10000a00 	andne	r0, r0, r0, lsl #20
    4d90:	00009f27 	andeq	r9, r0, r7, lsr #30
    4d94:	00000000 	andeq	r0, r0, r0
    4d98:	1d840000 	stcne	0, cr0, [r4]
    4d9c:	1d980800 	ldcne	8, cr0, [r8]
    4da0:	00010800 	andeq	r0, r1, r0, lsl #16
    4da4:	001d9850 	andseq	r9, sp, r0, asr r8
    4da8:	001da008 	andseq	sl, sp, r8
    4dac:	f3000408 	vshl.u8	d0, d8, d0
    4db0:	009f5001 	addseq	r5, pc, r1
    4db4:	00000000 	andeq	r0, r0, r0
    4db8:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
    4dbc:	0008001d 	andeq	r0, r8, sp, lsl r0
    4dc0:	1108001e 	tstne	r8, lr, lsl r0
    4dc4:	0a007400 	beq	21dcc <__Stack_Size+0x219cc>
    4dc8:	311affff 			; <UNDEFINED> instruction: 0x311affff
    4dcc:	c0802324 	addgt	r2, r0, r4, lsr #6
    4dd0:	9f048081 	svcls	0x00048081
    4dd4:	00000493 	muleq	r0, r3, r4
    4dd8:	00000000 	andeq	r0, r0, r0
    4ddc:	1e380000 	cdpne	0, 3, cr0, cr8, cr0, {0}
    4de0:	1e480800 	cdpne	8, 4, cr0, cr8, cr0, {0}
    4de4:	00020800 	andeq	r0, r2, r0, lsl #16
    4de8:	1e489f32 	mcrne	15, 2, r9, cr8, cr2, {1}
    4dec:	1e4a0800 	cdpne	8, 4, cr0, cr10, cr0, {0}
    4df0:	00010800 	andeq	r0, r1, r0, lsl #16
    4df4:	001e4a50 	andseq	r4, lr, r0, asr sl
    4df8:	001e5608 	andseq	r5, lr, r8, lsl #12
    4dfc:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e00:	001e5a9f 	mulseq	lr, pc, sl	; <UNPREDICTABLE>
    4e04:	001e7808 	andseq	r7, lr, r8, lsl #16
    4e08:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e0c:	001e829f 	mulseq	lr, pc, r2	; <UNPREDICTABLE>
    4e10:	001e8808 	andseq	r8, lr, r8, lsl #16
    4e14:	50000108 	andpl	r0, r0, r8, lsl #2
    4e18:	08001e88 	stmdaeq	r0, {r3, r7, r9, sl, fp, ip}
    4e1c:	08001e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp, ip}
    4e20:	9f320002 	svcls	0x00320002
    4e24:	08001e98 	stmdaeq	r0, {r3, r4, r7, r9, sl, fp, ip}
    4e28:	08001e9a 	stmdaeq	r0, {r1, r3, r4, r7, r9, sl, fp, ip}
    4e2c:	9a500001 	bls	1404e38 <__Stack_Size+0x1404a38>
    4e30:	b408001e 	strlt	r0, [r8], #-30
    4e34:	0208001e 	andeq	r0, r8, #30
    4e38:	b49f3200 	ldrlt	r3, [pc], #512	; 4e40 <__Stack_Size+0x4a40>
    4e3c:	b608001e 			; <UNDEFINED> instruction: 0xb608001e
    4e40:	0108001e 	tsteq	r8, lr, lsl r0
    4e44:	1eb65000 	cdpne	0, 11, cr5, cr6, cr0, {0}
    4e48:	1ec20800 	cdpne	8, 12, cr0, cr2, cr0, {0}
    4e4c:	00020800 	andeq	r0, r2, r0, lsl #16
    4e50:	1ec29f32 	mcrne	15, 6, r9, cr2, cr2, {1}
    4e54:	1ec40800 	cdpne	8, 12, cr0, cr4, cr0, {0}
    4e58:	00010800 	andeq	r0, r1, r0, lsl #16
    4e5c:	001ec450 	andseq	ip, lr, r0, asr r4
    4e60:	001ed408 	andseq	sp, lr, r8, lsl #8
    4e64:	32000208 	andcc	r0, r0, #8, 4	; 0x80000000
    4e68:	001ed49f 	mulseq	lr, pc, r4	; <UNPREDICTABLE>
    4e6c:	001edc08 	andseq	sp, lr, r8, lsl #24
    4e70:	50000108 	andpl	r0, r0, r8, lsl #2
    4e74:	08001ef6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, ip}
    4e78:	08001ef8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r9, sl, fp, ip}
    4e7c:	00500001 	subseq	r0, r0, r1
    4e80:	00000000 	andeq	r0, r0, r0
    4e84:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    4e88:	fe08001e 	mcr2	0, 0, r0, cr8, cr14, {0}
    4e8c:	0108001e 	tsteq	r8, lr, lsl r0
    4e90:	00005400 	andeq	r5, r0, r0, lsl #8
    4e94:	00000000 	andeq	r0, r0, r0
    4e98:	1edc0000 	cdpne	0, 13, cr0, cr12, cr0, {0}
    4e9c:	1ef60800 	cdpne	8, 15, cr0, cr6, cr0, {0}
    4ea0:	00020800 	andeq	r0, r2, r0, lsl #16
    4ea4:	1ef89f36 	mrcne	15, 7, r9, cr8, cr6, {1}
    4ea8:	1efe0800 	cdpne	8, 15, cr0, cr14, cr0, {0}
    4eac:	00010800 	andeq	r0, r1, r0, lsl #16
    4eb0:	00000053 	andeq	r0, r0, r3, asr r0
    4eb4:	00000000 	andeq	r0, r0, r0
    4eb8:	001efe00 	andseq	pc, lr, r0, lsl #28
    4ebc:	001f1408 	andseq	r1, pc, r8, lsl #8
    4ec0:	30000208 	andcc	r0, r0, r8, lsl #4
    4ec4:	001f149f 	mulseq	pc, pc, r4	; <UNPREDICTABLE>
    4ec8:	001f1608 	andseq	r1, pc, r8, lsl #12
    4ecc:	53000108 	movwpl	r0, #264	; 0x108
    4ed0:	08001f16 	stmdaeq	r0, {r1, r2, r4, r8, r9, sl, fp, ip}
    4ed4:	08001f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp, ip}
    4ed8:	9f300002 	svcls	0x00300002
    4edc:	08001f1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, sl, fp, ip}
    4ee0:	08001f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip}
    4ee4:	20530001 	subscs	r0, r3, r1
    4ee8:	2808001f 	stmdacs	r8, {r0, r1, r2, r3, r4}
    4eec:	0208001f 	andeq	r0, r8, #31
    4ef0:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
    4ef4:	2a08001f 	bcs	204f78 <__Stack_Size+0x204b78>
    4ef8:	0108001f 	tsteq	r8, pc, lsl r0
    4efc:	1f2a5300 	svcne	0x002a5300
    4f00:	1fe20800 	svcne	0x00e20800
    4f04:	00020800 	andeq	r0, r2, r0, lsl #16
    4f08:	1fe29f30 	svcne	0x00e29f30
    4f0c:	1fef0800 	svcne	0x00ef0800
    4f10:	00010800 	andeq	r0, r1, r0, lsl #16
    4f14:	0020a053 	eoreq	sl, r0, r3, asr r0
    4f18:	0020aa08 	eoreq	sl, r0, r8, lsl #20
    4f1c:	30000208 	andcc	r0, r0, r8, lsl #4
    4f20:	0020aa9f 	mlaeq	r0, pc, sl, sl	; <UNPREDICTABLE>
    4f24:	0020c008 	eoreq	ip, r0, r8
    4f28:	03000608 	movweq	r0, #1544	; 0x608
    4f2c:	08001a1d 	stmdaeq	r0, {r0, r2, r3, r4, r9, fp, ip}
    4f30:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    4f34:	00000000 	andeq	r0, r0, r0
    4f38:	001ff000 	andseq	pc, pc, r0
    4f3c:	001ff408 	andseq	pc, pc, r8, lsl #8
    4f40:	30000208 	andcc	r0, r0, r8, lsl #4
    4f44:	0020009f 	mlaeq	r0, pc, r0, r0	; <UNPREDICTABLE>
    4f48:	00203608 	eoreq	r3, r0, r8, lsl #12
    4f4c:	50000108 	andpl	r0, r0, r8, lsl #2
    4f50:	0800208c 	stmdaeq	r0, {r2, r3, r7, sp}
    4f54:	08002098 	stmdaeq	r0, {r3, r4, r7, sp}
    4f58:	00500001 	subseq	r0, r0, r1
    4f5c:	00000000 	andeq	r0, r0, r0
    4f60:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
    4f64:	e808001e 	stmda	r8, {r1, r2, r3, r4}
    4f68:	0108001f 	tsteq	r8, pc, lsl r0
    4f6c:	1ff45400 	svcne	0x00f45400
    4f70:	200a0800 	andcs	r0, sl, r0, lsl #16
    4f74:	00010800 	andeq	r0, r1, r0, lsl #16
    4f78:	0020a054 	eoreq	sl, r0, r4, asr r0
    4f7c:	0020c008 	eoreq	ip, r0, r8
    4f80:	54000108 	strpl	r0, [r0], #-264	; 0x108
	...
    4f8c:	08001f78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, sl, fp, ip}
    4f90:	08001f9e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r8, r9, sl, fp, ip}
    4f94:	00510001 	subseq	r0, r1, r1
    4f98:	00000000 	andeq	r0, r0, r0
    4f9c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    4fa0:	9e08001f 	mcrls	0, 0, r0, cr8, cr15, {0}
    4fa4:	0908001f 	stmdbeq	r8, {r0, r1, r2, r3, r4}
    4fa8:	08007200 	stmdaeq	r0, {r9, ip, sp, lr}
    4fac:	ff081a70 			; <UNDEFINED> instruction: 0xff081a70
    4fb0:	00009f1a 	andeq	r9, r0, sl, lsl pc
    4fb4:	00000000 	andeq	r0, r0, r0
    4fb8:	1efe0000 	cdpne	0, 15, cr0, cr14, cr0, {0}
    4fbc:	20980800 	addscs	r0, r8, r0, lsl #16
    4fc0:	00020800 	andeq	r0, r2, r0, lsl #16
    4fc4:	20a09f30 	adccs	r9, r0, r0, lsr pc
    4fc8:	20c00800 	sbccs	r0, r0, r0, lsl #16
    4fcc:	00020800 	andeq	r0, r2, r0, lsl #16
    4fd0:	00009f30 	andeq	r9, r0, r0, lsr pc
    4fd4:	00000000 	andeq	r0, r0, r0
    4fd8:	1f900000 	svcne	0x00900000
    4fdc:	1f9e0800 	svcne	0x009e0800
    4fe0:	00010800 	andeq	r0, r1, r0, lsl #16
    4fe4:	00000053 	andeq	r0, r0, r3, asr r0
    4fe8:	00000000 	andeq	r0, r0, r0
    4fec:	001f0a00 	andseq	r0, pc, r0, lsl #20
    4ff0:	001f2a08 	andseq	r2, pc, r8, lsl #20
    4ff4:	52000108 	andpl	r0, r0, #8, 2
    4ff8:	08001fe2 	stmdaeq	r0, {r1, r5, r6, r7, r8, r9, sl, fp, ip}
    4ffc:	08001fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip}
    5000:	00520001 	subseq	r0, r2, r1
    5004:	00000000 	andeq	r0, r0, r0
    5008:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    500c:	dc080020 	stcle	0, cr0, [r8], {32}
    5010:	01080020 	tsteq	r8, r0, lsr #32
    5014:	20dc5300 	sbcscs	r5, ip, r0, lsl #6
    5018:	20eb0800 	rsccs	r0, fp, r0, lsl #16
    501c:	00080800 	andeq	r0, r8, r0, lsl #16
    5020:	01940874 	orrseq	r0, r4, r4, ror r8
    5024:	9f1aff08 	svcls	0x001aff08
    5028:	08002158 	stmdaeq	r0, {r3, r4, r6, r8, sp}
    502c:	08002160 	stmdaeq	r0, {r5, r6, r8, sp}
    5030:	60530001 	subsvs	r0, r3, r1
    5034:	65080021 	strvs	r0, [r8, #-33]	; 0x21
    5038:	08080021 	stmdaeq	r8, {r0, r5}
    503c:	94087400 	strls	r7, [r8], #-1024	; 0x400
    5040:	1aff0801 	bne	fffc704c <SCS_BASE+0x1ffb904c>
    5044:	0021689f 	mlaeq	r1, pc, r8, r6	; <UNPREDICTABLE>
    5048:	00217008 	eoreq	r7, r1, r8
    504c:	53000108 	movwpl	r0, #264	; 0x108
	...
    5058:	080020d8 	stmdaeq	r0, {r3, r4, r6, r7, sp}
    505c:	0800215a 	stmdaeq	r0, {r1, r3, r4, r6, r8, sp}
    5060:	10740003 	rsbsne	r0, r4, r3
    5064:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5068:	00000000 	andeq	r0, r0, r0
    506c:	0020dc00 	eoreq	sp, r0, r0, lsl #24
    5070:	0020eb08 	eoreq	lr, r0, r8, lsl #22
    5074:	53000108 	movwpl	r0, #264	; 0x108
	...
    5080:	080020f0 	stmdaeq	r0, {r4, r5, r6, r7, sp}
    5084:	080020f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sp}
    5088:	f8500001 			; <UNDEFINED> instruction: 0xf8500001
    508c:	0a080020 	beq	205114 <__Stack_Size+0x204d14>
    5090:	01080021 	tsteq	r8, r1, lsr #32
    5094:	00005700 	andeq	r5, r0, r0, lsl #14
    5098:	00000000 	andeq	r0, r0, r0
    509c:	20e20000 	rsccs	r0, r2, r0
    50a0:	20e80800 	rsccs	r0, r8, r0, lsl #16
    50a4:	00160800 	andseq	r0, r6, r0, lsl #16
    50a8:	40120076 	andsmi	r0, r2, r6, ror r0
    50ac:	7322244b 	teqvc	r2, #1258291200	; 0x4b000000
    50b0:	40141600 	andsmi	r1, r4, r0, lsl #12
    50b4:	2d22244b 	cfstrscs	mvf2, [r2, #-300]!	; 0xfffffed4
    50b8:	16000128 	strne	r0, [r0], -r8, lsr #2
    50bc:	20e89f13 	rsccs	r9, r8, r3, lsl pc
    50c0:	20eb0800 	rsccs	r0, fp, r0, lsl #16
    50c4:	001c0800 	andseq	r0, ip, r0, lsl #16
    50c8:	02941474 	addseq	r1, r4, #116, 8	; 0x74000000
    50cc:	1affff0a 	bne	4cfc <__Stack_Size+0x48fc>
    50d0:	244b4012 	strbcs	r4, [fp], #-18
    50d4:	16007322 	strne	r7, [r0], -r2, lsr #6
    50d8:	244b4014 	strbcs	r4, [fp], #-20
    50dc:	01282d22 	teqeq	r8, r2, lsr #26
    50e0:	9f131600 	svcls	0x00131600
	...
    50ec:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
    50f0:	080021c0 	stmdaeq	r0, {r6, r7, r8, sp}
    50f4:	c0500001 	subsgt	r0, r0, r1
    50f8:	cc080021 	stcgt	0, cr0, [r8], {33}	; 0x21
    50fc:	04080021 	streq	r0, [r8], #-33	; 0x21
    5100:	5001f300 	andpl	pc, r1, r0, lsl #6
    5104:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5108:	00000000 	andeq	r0, r0, r0
    510c:	00219400 	eoreq	r9, r1, r0, lsl #8
    5110:	0021c408 	eoreq	ip, r1, r8, lsl #8
    5114:	55000108 	strpl	r0, [r0, #-264]	; 0x108
	...
    5120:	080021d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sp}
    5124:	080021df 	stmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, r8, sp}
    5128:	e4520001 	ldrb	r0, [r2], #-1
    512c:	e6080021 	str	r0, [r8], -r1, lsr #32
    5130:	01080021 	tsteq	r8, r1, lsr #32
    5134:	21e65300 	mvncs	r5, r0, lsl #6
    5138:	21ec0800 	mvncs	r0, r0, lsl #16
    513c:	00010800 	andeq	r0, r1, r0, lsl #16
    5140:	0021ec52 	eoreq	lr, r1, r2, asr ip
    5144:	0021fb08 	eoreq	pc, r1, r8, lsl #22
    5148:	73000808 	movwvc	r0, #2056	; 0x808
    514c:	08019408 	stmdaeq	r1, {r3, sl, ip, pc}
    5150:	0e9f1aff 	mrceq	10, 4, r1, cr15, cr15, {7}
    5154:	19080022 	stmdbne	r8, {r1, r5}
    5158:	01080022 	tsteq	r8, r2, lsr #32
    515c:	00005300 	andeq	r5, r0, r0, lsl #6
    5160:	00000000 	andeq	r0, r0, r0
    5164:	222a0000 	eorcs	r0, sl, #0
    5168:	22420800 	subcs	r0, r2, #0, 16
    516c:	00010800 	andeq	r0, r1, r0, lsl #16
    5170:	00224250 	eoreq	r4, r2, r0, asr r2
    5174:	00224408 	eoreq	r4, r2, r8, lsl #8
    5178:	70000308 	andvc	r0, r0, r8, lsl #6
    517c:	22449f7e 	subcs	r9, r4, #504	; 0x1f8
    5180:	22540800 	subscs	r0, r4, #0, 16
    5184:	00030800 	andeq	r0, r3, r0, lsl #16
    5188:	549f7f70 	ldrpl	r7, [pc], #3952	; 5190 <__Stack_Size+0x4d90>
    518c:	58080022 	stmdapl	r8, {r1, r5}
    5190:	01080022 	tsteq	r8, r2, lsr #32
    5194:	22585000 	subscs	r5, r8, #0
    5198:	225a0800 	subscs	r0, sl, #0, 16
    519c:	00030800 	andeq	r0, r3, r0, lsl #16
    51a0:	009f7e70 	addseq	r7, pc, r0, ror lr	; <UNPREDICTABLE>
    51a4:	00000000 	andeq	r0, r0, r0
    51a8:	2a000000 	bcs	51b0 <__Stack_Size+0x4db0>
    51ac:	30080022 	andcc	r0, r8, r2, lsr #32
    51b0:	01080022 	tsteq	r8, r2, lsr #32
    51b4:	22305100 	eorscs	r5, r0, #0, 2
    51b8:	225a0800 	subscs	r0, sl, #0, 16
    51bc:	00040800 	andeq	r0, r4, r0, lsl #16
    51c0:	9f5101f3 	svcls	0x005101f3
	...
    51cc:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
    51d0:	08002232 	stmdaeq	r0, {r1, r4, r5, r9, sp}
    51d4:	32520001 	subscc	r0, r2, #1
    51d8:	5a080022 	bpl	205268 <__Stack_Size+0x204e68>
    51dc:	04080022 	streq	r0, [r8], #-34	; 0x22
    51e0:	5201f300 	andpl	pc, r1, #0, 6
    51e4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    51e8:	00000000 	andeq	r0, r0, r0
    51ec:	00223a00 	eoreq	r3, r2, r0, lsl #20
    51f0:	00223c08 	eoreq	r3, r2, r8, lsl #24
    51f4:	52000108 	andpl	r0, r0, #8, 2
    51f8:	0800223c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sp}
    51fc:	08002254 	stmdaeq	r0, {r2, r4, r6, r9, sp}
    5200:	01f3000f 	mvnseq	r0, pc
    5204:	ffff0a52 			; <UNDEFINED> instruction: 0xffff0a52
    5208:	3101231a 	tstcc	r1, sl, lsl r3
    520c:	1c007326 	stcne	3, cr7, [r0], {38}	; 0x26
    5210:	0022549f 	mlaeq	r2, pc, r4, r5	; <UNPREDICTABLE>
    5214:	00225608 	eoreq	r5, r2, r8, lsl #12
    5218:	f3001008 	vhadd.u8	d1, d0, d8
    521c:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    5220:	01231aff 	strdeq	r1, [r3, -pc]!
    5224:	00732631 	rsbseq	r2, r3, r1, lsr r6
    5228:	569f2220 	ldrpl	r2, [pc], r0, lsr #4
    522c:	5a080022 	bpl	2052bc <__Stack_Size+0x204ebc>
    5230:	0f080022 	svceq	0x00080022
    5234:	5201f300 	andpl	pc, r1, #0, 6
    5238:	1affff0a 	bne	4e68 <__Stack_Size+0x4a68>
    523c:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5240:	9f1c0073 	svcls	0x001c0073
	...
    524c:	08002244 	stmdaeq	r0, {r2, r6, r9, sp}
    5250:	0800224c 	stmdaeq	r0, {r2, r3, r6, r9, sp}
    5254:	7e700008 	cdpvc	0, 7, cr0, cr0, cr8, {0}
    5258:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    525c:	224c9f1a 	subcs	r9, ip, #26, 30	; 0x68
    5260:	22500800 	subscs	r0, r0, #0, 16
    5264:	00010800 	andeq	r0, r1, r0, lsl #16
    5268:	00225054 	eoreq	r5, r2, r4, asr r0
    526c:	00225408 	eoreq	r5, r2, r8, lsl #8
    5270:	70000808 	andvc	r0, r0, r8, lsl #16
    5274:	0801947e 	stmdaeq	r1, {r1, r2, r3, r4, r5, r6, sl, ip, pc}
    5278:	009f1aff 			; <UNDEFINED> instruction: 0x009f1aff
    527c:	00000000 	andeq	r0, r0, r0
    5280:	44000000 	strmi	r0, [r0], #-0
    5284:	54080022 	strpl	r0, [r8], #-34	; 0x22
    5288:	12080022 	andne	r0, r8, #34	; 0x22
    528c:	947f7000 	ldrbtls	r7, [pc], #-0	; 5294 <__Stack_Size+0x4e94>
    5290:	1aff0801 	bne	fffc729c <SCS_BASE+0x1ffb929c>
    5294:	7e702438 	mrcvc	4, 3, r2, cr0, cr8, {1}
    5298:	ff080194 			; <UNDEFINED> instruction: 0xff080194
    529c:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    52a0:	00000000 	andeq	r0, r0, r0
    52a4:	3a000000 	bcc	52ac <__Stack_Size+0x4eac>
    52a8:	3c080022 	stccc	0, cr0, [r8], {34}	; 0x22
    52ac:	01080022 	tsteq	r8, r2, lsr #32
    52b0:	22545100 	subscs	r5, r4, #0, 2
    52b4:	22560800 	subscs	r0, r6, #0, 16
    52b8:	000a0800 	andeq	r0, sl, r0, lsl #16
    52bc:	24320073 	ldrtcs	r0, [r2], #-115	; 0x73
    52c0:	23220071 	teqcs	r2, #113	; 0x71
    52c4:	22569f04 	subscs	r9, r6, #4, 30
    52c8:	22580800 	subscs	r0, r8, #0, 16
    52cc:	000a0800 	andeq	r0, sl, r0, lsl #16
    52d0:	24327f73 	ldrtcs	r7, [r2], #-3955	; 0xf73
    52d4:	23220071 	teqcs	r2, #113	; 0x71
    52d8:	00009f04 	andeq	r9, r0, r4, lsl #30
    52dc:	00000000 	andeq	r0, r0, r0
    52e0:	225a0000 	subscs	r0, sl, #0
    52e4:	226c0800 	rsbcs	r0, ip, #0, 16
    52e8:	00010800 	andeq	r0, r1, r0, lsl #16
    52ec:	00227850 	eoreq	r7, r2, r0, asr r8
    52f0:	00227a08 	eoreq	r7, r2, r8, lsl #20
    52f4:	73000808 	movwvc	r0, #2056	; 0x808
    52f8:	70243101 	eorvc	r3, r4, r1, lsl #2
    52fc:	7a9f2200 	bvc	fe7cdb04 <SCS_BASE+0x1e7bfb04>
    5300:	7c080022 	stcvc	0, cr0, [r8], {34}	; 0x22
    5304:	08080022 	stmdaeq	r8, {r1, r5}
    5308:	31007300 	mrscc	r7, LR_irq
    530c:	22007024 	andcs	r7, r0, #36	; 0x24
    5310:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5314:	00000000 	andeq	r0, r0, r0
    5318:	00225a00 	eoreq	r5, r2, r0, lsl #20
    531c:	00226008 	eoreq	r6, r2, r8
    5320:	51000108 	tstpl	r0, r8, lsl #2
    5324:	08002260 	stmdaeq	r0, {r5, r6, r9, sp}
    5328:	0800227e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sp}
    532c:	01f30004 	mvnseq	r0, r4
    5330:	00009f51 	andeq	r9, r0, r1, asr pc
    5334:	00000000 	andeq	r0, r0, r0
    5338:	225a0000 	subscs	r0, sl, #0
    533c:	22620800 	rsbcs	r0, r2, #0, 16
    5340:	00010800 	andeq	r0, r1, r0, lsl #16
    5344:	00226252 	eoreq	r6, r2, r2, asr r2
    5348:	00227e08 	eoreq	r7, r2, r8, lsl #28
    534c:	f3000408 	vshl.u8	d0, d8, d0
    5350:	009f5201 	addseq	r5, pc, r1, lsl #4
    5354:	00000000 	andeq	r0, r0, r0
    5358:	6a000000 	bvs	5360 <__Stack_Size+0x4f60>
    535c:	6c080022 	stcvs	0, cr0, [r8], {34}	; 0x22
    5360:	01080022 	tsteq	r8, r2, lsr #32
    5364:	226c5200 	rsbcs	r5, ip, #0, 4
    5368:	22780800 	rsbscs	r0, r8, #0, 16
    536c:	000f0800 	andeq	r0, pc, r0, lsl #16
    5370:	0a5201f3 	beq	1485b44 <__Stack_Size+0x1485744>
    5374:	231affff 	tstcs	sl, #1020	; 0x3fc
    5378:	73263101 	teqvc	r6, #1073741824	; 0x40000000
    537c:	789f1c00 	ldmvc	pc, {sl, fp, ip}	; <UNPREDICTABLE>
    5380:	7a080022 	bvc	205410 <__Stack_Size+0x205010>
    5384:	10080022 	andne	r0, r8, r2, lsr #32
    5388:	5201f300 	andpl	pc, r1, #0, 6
    538c:	1affff0a 	bne	4fbc <__Stack_Size+0x4bbc>
    5390:	26310123 	ldrtcs	r0, [r1], -r3, lsr #2
    5394:	22200073 	eorcs	r0, r0, #115	; 0x73
    5398:	00227a9f 	mlaeq	r2, pc, sl, r7	; <UNPREDICTABLE>
    539c:	00227e08 	eoreq	r7, r2, r8, lsl #28
    53a0:	f3000f08 	vpmax.f32	d0, d0, d8
    53a4:	ff0a5201 			; <UNDEFINED> instruction: 0xff0a5201
    53a8:	01231aff 	strdeq	r1, [r3, -pc]!
    53ac:	00732631 	rsbseq	r2, r3, r1, lsr r6
    53b0:	00009f1c 	andeq	r9, r0, ip, lsl pc
    53b4:	00000000 	andeq	r0, r0, r0
    53b8:	226a0000 	rsbcs	r0, sl, #0
    53bc:	226c0800 	rsbcs	r0, ip, #0, 16
    53c0:	00010800 	andeq	r0, r1, r0, lsl #16
    53c4:	00227051 	eoreq	r7, r2, r1, asr r0
    53c8:	00227a08 	eoreq	r7, r2, r8, lsl #20
    53cc:	73000a08 	movwvc	r0, #2568	; 0xa08
    53d0:	71243200 	teqvc	r4, r0, lsl #4
    53d4:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53d8:	00227a9f 	mlaeq	r2, pc, sl, r7	; <UNPREDICTABLE>
    53dc:	00227c08 	eoreq	r7, r2, r8, lsl #24
    53e0:	73000a08 	movwvc	r0, #2568	; 0xa08
    53e4:	7124327f 	teqvc	r4, pc, ror r2
    53e8:	04232200 	strteq	r2, [r3], #-512	; 0x200
    53ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    53fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5408:	01f30004 	mvnseq	r0, r4
    540c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    541c:	00010000 	andeq	r0, r1, r0
    5420:	00000050 	andeq	r0, r0, r0, asr r0
    5424:	00000000 	andeq	r0, r0, r0
    5428:	f3000400 	vshl.u8	d0, d0, d0
    542c:	009f5001 	addseq	r5, pc, r1
    5430:	00000000 	andeq	r0, r0, r0
    5434:	90000000 	andls	r0, r0, r0
    5438:	92080022 	andls	r0, r8, #34	; 0x22
    543c:	01080022 	tsteq	r8, r2, lsr #32
    5440:	22925000 	addscs	r5, r2, #0
    5444:	22ac0800 	adccs	r0, ip, #0, 16
    5448:	00040800 	andeq	r0, r4, r0, lsl #16
    544c:	9f5001f3 	svcls	0x005001f3
	...
    5458:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
    545c:	080022a6 	stmdaeq	r0, {r1, r2, r5, r7, r9, sp}
    5460:	a6510001 	ldrbge	r0, [r1], -r1
    5464:	ac080022 	stcge	0, cr0, [r8], {34}	; 0x22
    5468:	04080022 	streq	r0, [r8], #-34	; 0x22
    546c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5470:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5480:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    548c:	01f30004 	mvnseq	r0, r4
    5490:	00009f50 	andeq	r9, r0, r0, asr pc
    5494:	00000000 	andeq	r0, r0, r0
    5498:	22ac0000 	adccs	r0, ip, #0
    549c:	22ae0800 	adccs	r0, lr, #0, 16
    54a0:	00010800 	andeq	r0, r1, r0, lsl #16
    54a4:	0022ae50 	eoreq	sl, r2, r0, asr lr
    54a8:	0022de08 	eoreq	sp, r2, r8, lsl #28
    54ac:	f3000408 	vshl.u8	d0, d8, d0
    54b0:	009f5001 	addseq	r5, pc, r1
    54b4:	00000000 	andeq	r0, r0, r0
    54b8:	c4000000 	strgt	r0, [r0], #-0
    54bc:	d6080022 	strle	r0, [r8], -r2, lsr #32
    54c0:	01080022 	tsteq	r8, r2, lsr #32
    54c4:	00005300 	andeq	r5, r0, r0, lsl #6
    54c8:	00000000 	andeq	r0, r0, r0
    54cc:	22de0000 	sbcscs	r0, lr, #0
    54d0:	22e00800 	rsccs	r0, r0, #0, 16
    54d4:	00010800 	andeq	r0, r1, r0, lsl #16
    54d8:	0022e050 	eoreq	lr, r2, r0, asr r0
    54dc:	00231008 	eoreq	r1, r3, r8
    54e0:	f3000408 	vshl.u8	d0, d8, d0
    54e4:	009f5001 	addseq	r5, pc, r1
    54e8:	00000000 	andeq	r0, r0, r0
    54ec:	f6000000 			; <UNDEFINED> instruction: 0xf6000000
    54f0:	08080022 	stmdaeq	r8, {r1, r5}
    54f4:	01080023 	tsteq	r8, r3, lsr #32
    54f8:	00005300 	andeq	r5, r0, r0, lsl #6
	...
    5508:	00010000 	andeq	r0, r1, r0
    550c:	00000050 	andeq	r0, r0, r0, asr r0
    5510:	00000000 	andeq	r0, r0, r0
    5514:	f3000400 	vshl.u8	d0, d0, d0
    5518:	009f5001 	addseq	r5, pc, r1
	...
    5528:	01000000 	mrseq	r0, (UNDEF: 0)
    552c:	00005000 	andeq	r5, r0, r0
    5530:	00000000 	andeq	r0, r0, r0
    5534:	00040000 	andeq	r0, r4, r0
    5538:	9f5001f3 	svcls	0x005001f3
	...
    554c:	00500001 	subseq	r0, r0, r1
    5550:	00000000 	andeq	r0, r0, r0
    5554:	04000000 	streq	r0, [r0], #-0
    5558:	5001f300 	andpl	pc, r1, r0, lsl #6
    555c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5560:	00000000 	andeq	r0, r0, r0
    5564:	00231000 	eoreq	r1, r3, r0
    5568:	00231208 	eoreq	r1, r3, r8, lsl #4
    556c:	50000108 	andpl	r0, r0, r8, lsl #2
    5570:	08002312 	stmdaeq	r0, {r1, r4, r8, r9, sp}
    5574:	08002336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sp}
    5578:	01f30004 	mvnseq	r0, r4
    557c:	00009f50 	andeq	r9, r0, r0, asr pc
    5580:	00000000 	andeq	r0, r0, r0
    5584:	23260000 	teqcs	r6, #0
    5588:	232a0800 	teqcs	sl, #0, 16
    558c:	00060800 	andeq	r0, r6, r0, lsl #16
    5590:	30080073 	andcc	r0, r8, r3, ror r0
    5594:	232a9f27 	teqcs	sl, #39, 30	; 0x9c
    5598:	232e0800 	teqcs	lr, #0, 16
    559c:	00090800 	andeq	r0, r9, r0, lsl #16
    55a0:	30080073 	andcc	r0, r8, r3, ror r0
    55a4:	27300827 	ldrcs	r0, [r0, -r7, lsr #16]!
    55a8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    55ac:	00000000 	andeq	r0, r0, r0
    55b0:	00233600 	eoreq	r3, r3, r0, lsl #12
    55b4:	00233808 	eoreq	r3, r3, r8, lsl #16
    55b8:	50000108 	andpl	r0, r0, r8, lsl #2
    55bc:	08002338 	stmdaeq	r0, {r3, r4, r5, r8, r9, sp}
    55c0:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
    55c4:	01f30004 	mvnseq	r0, r4
    55c8:	00009f50 	andeq	r9, r0, r0, asr pc
    55cc:	00000000 	andeq	r0, r0, r0
    55d0:	234c0000 	movtcs	r0, #49152	; 0xc000
    55d4:	23500800 	cmpcs	r0, #0, 16
    55d8:	00070800 	andeq	r0, r7, r0, lsl #16
    55dc:	000a0073 	andeq	r0, sl, r3, ror r0
    55e0:	509f2730 	addspl	r2, pc, r0, lsr r7	; <UNPREDICTABLE>
    55e4:	54080023 	strpl	r0, [r8], #-35	; 0x23
    55e8:	0b080023 	bleq	20567c <__Stack_Size+0x20527c>
    55ec:	0a007300 	beq	221f4 <__Stack_Size+0x21df4>
    55f0:	0a273000 	beq	9d15f8 <__Stack_Size+0x9d11f8>
    55f4:	9f273000 	svcls	0x00273000
	...
    5608:	00500001 	subseq	r0, r0, r1
    560c:	00000000 	andeq	r0, r0, r0
    5610:	04000000 	streq	r0, [r0], #-0
    5614:	5001f300 	andpl	pc, r1, r0, lsl #6
    5618:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5628:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5634:	01f30004 	mvnseq	r0, r4
    5638:	00009f50 	andeq	r9, r0, r0, asr pc
    563c:	00000000 	andeq	r0, r0, r0
    5640:	235c0000 	cmpcs	ip, #0
    5644:	235e0800 	cmpcs	lr, #0, 16
    5648:	00010800 	andeq	r0, r1, r0, lsl #16
    564c:	00235e50 	eoreq	r5, r3, r0, asr lr
    5650:	00237c08 	eoreq	r7, r3, r8, lsl #24
    5654:	f3000408 	vshl.u8	d0, d8, d0
    5658:	009f5001 	addseq	r5, pc, r1
	...
    5668:	01000000 	mrseq	r0, (UNDEF: 0)
    566c:	00005000 	andeq	r5, r0, r0
    5670:	00000000 	andeq	r0, r0, r0
    5674:	00040000 	andeq	r0, r4, r0
    5678:	9f5001f3 	svcls	0x005001f3
	...
    568c:	00500001 	subseq	r0, r0, r1
    5690:	00000000 	andeq	r0, r0, r0
    5694:	04000000 	streq	r0, [r0], #-0
    5698:	5001f300 	andpl	pc, r1, r0, lsl #6
    569c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    56ac:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    56b8:	01f30004 	mvnseq	r0, r4
    56bc:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    56cc:	00010000 	andeq	r0, r1, r0
    56d0:	00000050 	andeq	r0, r0, r0, asr r0
    56d4:	00000000 	andeq	r0, r0, r0
    56d8:	f3000400 	vshl.u8	d0, d0, d0
    56dc:	009f5001 	addseq	r5, pc, r1
	...
    56ec:	01000000 	mrseq	r0, (UNDEF: 0)
    56f0:	00005000 	andeq	r5, r0, r0
    56f4:	00000000 	andeq	r0, r0, r0
    56f8:	00040000 	andeq	r0, r4, r0
    56fc:	9f5001f3 	svcls	0x005001f3
	...
    5710:	00500001 	subseq	r0, r0, r1
    5714:	00000000 	andeq	r0, r0, r0
    5718:	04000000 	streq	r0, [r0], #-0
    571c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5720:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5730:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    573c:	01f30004 	mvnseq	r0, r4
    5740:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5750:	00010000 	andeq	r0, r1, r0
    5754:	00000050 	andeq	r0, r0, r0, asr r0
    5758:	00000000 	andeq	r0, r0, r0
    575c:	f3000400 	vshl.u8	d0, d0, d0
    5760:	009f5001 	addseq	r5, pc, r1
	...
    5770:	01000000 	mrseq	r0, (UNDEF: 0)
    5774:	00005000 	andeq	r5, r0, r0
    5778:	00000000 	andeq	r0, r0, r0
    577c:	00040000 	andeq	r0, r4, r0
    5780:	9f5001f3 	svcls	0x005001f3
	...
    578c:	0800237c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sp}
    5790:	0800237e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, sp}
    5794:	7e500001 	cdpvc	0, 5, cr0, cr0, cr1, {0}
    5798:	a2080023 	andge	r0, r8, #35	; 0x23
    579c:	04080023 	streq	r0, [r8], #-35	; 0x23
    57a0:	5001f300 	andpl	pc, r1, r0, lsl #6
    57a4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    57a8:	00000000 	andeq	r0, r0, r0
    57ac:	0023a200 	eoreq	sl, r3, r0, lsl #4
    57b0:	0023a408 	eoreq	sl, r3, r8, lsl #8
    57b4:	50000108 	andpl	r0, r0, r8, lsl #2
    57b8:	080023a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, sp}
    57bc:	080023c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sp}
    57c0:	01f30004 	mvnseq	r0, r4
    57c4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    57d4:	00010000 	andeq	r0, r1, r0
    57d8:	00000050 	andeq	r0, r0, r0, asr r0
    57dc:	00000000 	andeq	r0, r0, r0
    57e0:	f3000400 	vshl.u8	d0, d0, d0
    57e4:	009f5001 	addseq	r5, pc, r1
	...
    57f4:	01000000 	mrseq	r0, (UNDEF: 0)
    57f8:	00005100 	andeq	r5, r0, r0, lsl #2
    57fc:	00000000 	andeq	r0, r0, r0
    5800:	00040000 	andeq	r0, r4, r0
    5804:	9f5101f3 	svcls	0x005101f3
	...
    5818:	00500001 	subseq	r0, r0, r1
    581c:	00000000 	andeq	r0, r0, r0
    5820:	04000000 	streq	r0, [r0], #-0
    5824:	5001f300 	andpl	pc, r1, r0, lsl #6
    5828:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    582c:	00000000 	andeq	r0, r0, r0
    5830:	0023c800 	eoreq	ip, r3, r0, lsl #16
    5834:	0023d608 	eoreq	sp, r3, r8, lsl #12
    5838:	50000108 	andpl	r0, r0, r8, lsl #2
    583c:	080023d6 	stmdaeq	r0, {r1, r2, r4, r6, r7, r8, r9, sp}
    5840:	080023e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sp}
    5844:	01f30004 	mvnseq	r0, r4
    5848:	00009f50 	andeq	r9, r0, r0, asr pc
    584c:	00000000 	andeq	r0, r0, r0
    5850:	23c80000 	biccs	r0, r8, #0
    5854:	23cc0800 	biccs	r0, ip, #0, 16
    5858:	00010800 	andeq	r0, r1, r0, lsl #16
    585c:	0023cc51 	eoreq	ip, r3, r1, asr ip
    5860:	0023e808 	eoreq	lr, r3, r8, lsl #16
    5864:	f3000408 	vshl.u8	d0, d8, d0
    5868:	009f5101 	addseq	r5, pc, r1, lsl #2
    586c:	00000000 	andeq	r0, r0, r0
    5870:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    5874:	f6080023 			; <UNDEFINED> instruction: 0xf6080023
    5878:	01080023 	tsteq	r8, r3, lsr #32
    587c:	23f65000 	mvnscs	r5, #0
    5880:	24080800 	strcs	r0, [r8], #-2048	; 0x800
    5884:	00040800 	andeq	r0, r4, r0, lsl #16
    5888:	9f5001f3 	svcls	0x005001f3
	...
    5894:	080023e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sp}
    5898:	080023ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sp}
    589c:	ec510001 	mrrc	0, 0, r0, r1, cr1
    58a0:	08080023 	stmdaeq	r8, {r0, r1, r5}
    58a4:	04080024 	streq	r0, [r8], #-36	; 0x24
    58a8:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    58ac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    58b0:	00000000 	andeq	r0, r0, r0
    58b4:	00240800 	eoreq	r0, r4, r0, lsl #16
    58b8:	00241208 	eoreq	r1, r4, r8, lsl #4
    58bc:	50000108 	andpl	r0, r0, r8, lsl #2
    58c0:	08002412 	stmdaeq	r0, {r1, r4, sl, sp}
    58c4:	08002428 	stmdaeq	r0, {r3, r5, sl, sp}
    58c8:	01f30004 	mvnseq	r0, r4
    58cc:	00009f50 	andeq	r9, r0, r0, asr pc
    58d0:	00000000 	andeq	r0, r0, r0
    58d4:	24280000 	strtcs	r0, [r8], #-0
    58d8:	24320800 	ldrtcs	r0, [r2], #-2048	; 0x800
    58dc:	00010800 	andeq	r0, r1, r0, lsl #16
    58e0:	00243250 	eoreq	r3, r4, r0, asr r2
    58e4:	00244808 	eoreq	r4, r4, r8, lsl #16
    58e8:	f3000408 	vshl.u8	d0, d8, d0
    58ec:	009f5001 	addseq	r5, pc, r1
    58f0:	00000000 	andeq	r0, r0, r0
    58f4:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    58f8:	52080024 	andpl	r0, r8, #36	; 0x24
    58fc:	01080024 	tsteq	r8, r4, lsr #32
    5900:	24525000 	ldrbcs	r5, [r2], #-0
    5904:	24640800 	strbtcs	r0, [r4], #-2048	; 0x800
    5908:	00040800 	andeq	r0, r4, r0, lsl #16
    590c:	9f5001f3 	svcls	0x005001f3
	...
    5920:	00510001 	subseq	r0, r1, r1
    5924:	00000000 	andeq	r0, r0, r0
    5928:	04000000 	streq	r0, [r0], #-0
    592c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5930:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5934:	00000000 	andeq	r0, r0, r0
    5938:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5944:	01f30004 	mvnseq	r0, r4
    5948:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5958:	00010000 	andeq	r0, r1, r0
    595c:	00000053 	andeq	r0, r0, r3, asr r0
    5960:	00000000 	andeq	r0, r0, r0
    5964:	53000100 	movwpl	r0, #256	; 0x100
	...
    5970:	00530001 	subseq	r0, r3, r1
    5974:	00000000 	andeq	r0, r0, r0
    5978:	64000000 	strvs	r0, [r0], #-0
    597c:	70080024 	andvc	r0, r8, r4, lsr #32
    5980:	01080024 	tsteq	r8, r4, lsr #32
    5984:	24705000 	ldrbtcs	r5, [r0], #-0
    5988:	24a40800 	strtcs	r0, [r4], #2048	; 0x800
    598c:	00040800 	andeq	r0, r4, r0, lsl #16
    5990:	9f5001f3 	svcls	0x005001f3
	...
    599c:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
    59a0:	08002492 	stmdaeq	r0, {r1, r4, r7, sl, sp}
    59a4:	92510001 	subsls	r0, r1, #1
    59a8:	a4080024 	strge	r0, [r8], #-36	; 0x24
    59ac:	04080024 	streq	r0, [r8], #-36	; 0x24
    59b0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    59b4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    59b8:	00000000 	andeq	r0, r0, r0
    59bc:	00247c00 	eoreq	r7, r4, r0, lsl #24
    59c0:	00248408 	eoreq	r8, r4, r8, lsl #8
    59c4:	53000108 	movwpl	r0, #264	; 0x108
    59c8:	08002484 	stmdaeq	r0, {r2, r7, sl, sp}
    59cc:	08002486 	stmdaeq	r0, {r1, r2, r7, sl, sp}
    59d0:	00710005 	rsbseq	r0, r1, r5
    59d4:	869f2535 			; <UNDEFINED> instruction: 0x869f2535
    59d8:	88080024 	stmdahi	r8, {r2, r5}
    59dc:	01080024 	tsteq	r8, r4, lsr #32
    59e0:	24905300 	ldrcs	r5, [r0], #768	; 0x300
    59e4:	24980800 	ldrcs	r0, [r8], #2048	; 0x800
    59e8:	00010800 	andeq	r0, r1, r0, lsl #16
    59ec:	00000053 	andeq	r0, r0, r3, asr r0
	...
    59fc:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5a08:	01f30004 	mvnseq	r0, r4
    5a0c:	00009f50 	andeq	r9, r0, r0, asr pc
    5a10:	00000000 	andeq	r0, r0, r0
    5a14:	24a40000 	strtcs	r0, [r4], #0
    5a18:	24ae0800 	strtcs	r0, [lr], #2048	; 0x800
    5a1c:	00010800 	andeq	r0, r1, r0, lsl #16
    5a20:	0024ae50 	eoreq	sl, r4, r0, asr lr
    5a24:	0024c408 	eoreq	ip, r4, r8, lsl #8
    5a28:	f3000408 	vshl.u8	d0, d8, d0
    5a2c:	009f5001 	addseq	r5, pc, r1
	...
    5a3c:	01000000 	mrseq	r0, (UNDEF: 0)
    5a40:	00005000 	andeq	r5, r0, r0
    5a44:	00000000 	andeq	r0, r0, r0
    5a48:	00040000 	andeq	r0, r4, r0
    5a4c:	9f5001f3 	svcls	0x005001f3
	...
    5a60:	00510001 	subseq	r0, r1, r1
    5a64:	00000000 	andeq	r0, r0, r0
    5a68:	04000000 	streq	r0, [r0], #-0
    5a6c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    5a70:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5a80:	52000100 	andpl	r0, r0, #0, 2
	...
    5a8c:	01f30004 	mvnseq	r0, r4
    5a90:	00009f52 	andeq	r9, r0, r2, asr pc
	...
    5aa0:	00010000 	andeq	r0, r1, r0
    5aa4:	00000050 	andeq	r0, r0, r0, asr r0
    5aa8:	00000000 	andeq	r0, r0, r0
    5aac:	f3000400 	vshl.u8	d0, d0, d0
    5ab0:	009f5001 	addseq	r5, pc, r1
	...
    5ac0:	01000000 	mrseq	r0, (UNDEF: 0)
    5ac4:	00005100 	andeq	r5, r0, r0, lsl #2
    5ac8:	00000000 	andeq	r0, r0, r0
    5acc:	00040000 	andeq	r0, r4, r0
    5ad0:	9f5101f3 	svcls	0x005101f3
	...
    5ae4:	00500001 	subseq	r0, r0, r1
    5ae8:	00000000 	andeq	r0, r0, r0
    5aec:	04000000 	streq	r0, [r0], #-0
    5af0:	5001f300 	andpl	pc, r1, r0, lsl #6
    5af4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5b04:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5b10:	01f30004 	mvnseq	r0, r4
    5b14:	00009f51 	andeq	r9, r0, r1, asr pc
	...
    5b24:	00010000 	andeq	r0, r1, r0
    5b28:	00000050 	andeq	r0, r0, r0, asr r0
    5b2c:	00000000 	andeq	r0, r0, r0
    5b30:	f3000400 	vshl.u8	d0, d0, d0
    5b34:	009f5001 	addseq	r5, pc, r1
	...
    5b44:	01000000 	mrseq	r0, (UNDEF: 0)
    5b48:	00005000 	andeq	r5, r0, r0
    5b4c:	00000000 	andeq	r0, r0, r0
    5b50:	00040000 	andeq	r0, r4, r0
    5b54:	9f5001f3 	svcls	0x005001f3
	...
    5b68:	00500001 	subseq	r0, r0, r1
    5b6c:	00000000 	andeq	r0, r0, r0
    5b70:	04000000 	streq	r0, [r0], #-0
    5b74:	5001f300 	andpl	pc, r1, r0, lsl #6
    5b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5b7c:	00000000 	andeq	r0, r0, r0
    5b80:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5b8c:	01f30004 	mvnseq	r0, r4
    5b90:	00009f50 	andeq	r9, r0, r0, asr pc
    5b94:	00000000 	andeq	r0, r0, r0
    5b98:	00010000 	andeq	r0, r1, r0
    5b9c:	00000050 	andeq	r0, r0, r0, asr r0
	...
    5bac:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5bb8:	01f30004 	mvnseq	r0, r4
    5bbc:	00009f51 	andeq	r9, r0, r1, asr pc
    5bc0:	00000000 	andeq	r0, r0, r0
    5bc4:	00010000 	andeq	r0, r1, r0
    5bc8:	00000051 	andeq	r0, r0, r1, asr r0
    5bcc:	00000000 	andeq	r0, r0, r0
    5bd0:	f3000400 	vshl.u8	d0, d0, d0
    5bd4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5bd8:	00000000 	andeq	r0, r0, r0
    5bdc:	01000000 	mrseq	r0, (UNDEF: 0)
    5be0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5bf0:	00010000 	andeq	r0, r1, r0
    5bf4:	00000052 	andeq	r0, r0, r2, asr r0
    5bf8:	00000000 	andeq	r0, r0, r0
    5bfc:	f3000400 	vshl.u8	d0, d0, d0
    5c00:	009f5201 	addseq	r5, pc, r1, lsl #4
    5c04:	00000000 	andeq	r0, r0, r0
    5c08:	01000000 	mrseq	r0, (UNDEF: 0)
    5c0c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5c1c:	00010000 	andeq	r0, r1, r0
    5c20:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5c30:	53000100 	movwpl	r0, #256	; 0x100
	...
    5c3c:	00720005 	rsbseq	r0, r2, r5
    5c40:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5c44:	00000000 	andeq	r0, r0, r0
    5c48:	01000000 	mrseq	r0, (UNDEF: 0)
    5c4c:	00005300 	andeq	r5, r0, r0, lsl #6
    5c50:	00000000 	andeq	r0, r0, r0
    5c54:	00010000 	andeq	r0, r1, r0
    5c58:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5c68:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5c74:	00510001 	subseq	r0, r1, r1
	...
    5c84:	01000000 	mrseq	r0, (UNDEF: 0)
    5c88:	00005300 	andeq	r5, r0, r0, lsl #6
    5c8c:	00000000 	andeq	r0, r0, r0
    5c90:	00050000 	andeq	r0, r5, r0
    5c94:	25350072 	ldrcs	r0, [r5, #-114]!	; 0x72
    5c98:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5c9c:	00000000 	andeq	r0, r0, r0
    5ca0:	53000100 	movwpl	r0, #256	; 0x100
	...
    5cac:	00530001 	subseq	r0, r3, r1
	...
    5cbc:	01000000 	mrseq	r0, (UNDEF: 0)
    5cc0:	00005000 	andeq	r5, r0, r0
    5cc4:	00000000 	andeq	r0, r0, r0
    5cc8:	00040000 	andeq	r0, r4, r0
    5ccc:	9f5001f3 	svcls	0x005001f3
	...
    5cd8:	00500001 	subseq	r0, r0, r1
    5cdc:	00000000 	andeq	r0, r0, r0
    5ce0:	04000000 	streq	r0, [r0], #-0
    5ce4:	5001f300 	andpl	pc, r1, r0, lsl #6
    5ce8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
	...
    5cf8:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d04:	01f30004 	mvnseq	r0, r4
    5d08:	00009f51 	andeq	r9, r0, r1, asr pc
    5d0c:	00000000 	andeq	r0, r0, r0
    5d10:	00010000 	andeq	r0, r1, r0
    5d14:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5d24:	52000100 	andpl	r0, r0, #0, 2
	...
    5d30:	01f30004 	mvnseq	r0, r4
    5d34:	00009f52 	andeq	r9, r0, r2, asr pc
    5d38:	00000000 	andeq	r0, r0, r0
    5d3c:	00010000 	andeq	r0, r1, r0
    5d40:	00000052 	andeq	r0, r0, r2, asr r0
	...
    5d50:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    5d64:	00530001 	subseq	r0, r3, r1
    5d68:	00000000 	andeq	r0, r0, r0
    5d6c:	05000000 	streq	r0, [r0, #-0]
    5d70:	35007200 	strcc	r7, [r0, #-512]	; 0x200
    5d74:	00009f25 	andeq	r9, r0, r5, lsr #30
    5d78:	00000000 	andeq	r0, r0, r0
    5d7c:	00010000 	andeq	r0, r1, r0
    5d80:	00000053 	andeq	r0, r0, r3, asr r0
    5d84:	00000000 	andeq	r0, r0, r0
    5d88:	53000100 	movwpl	r0, #256	; 0x100
	...
    5d9c:	00500001 	subseq	r0, r0, r1
    5da0:	00000000 	andeq	r0, r0, r0
    5da4:	04000000 	streq	r0, [r0], #-0
    5da8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5dac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5db0:	00000000 	andeq	r0, r0, r0
    5db4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5dc0:	01f30004 	mvnseq	r0, r4
    5dc4:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5dd4:	00010000 	andeq	r0, r1, r0
    5dd8:	00000051 	andeq	r0, r0, r1, asr r0
    5ddc:	00000000 	andeq	r0, r0, r0
    5de0:	f3000400 	vshl.u8	d0, d0, d0
    5de4:	009f5101 	addseq	r5, pc, r1, lsl #2
    5de8:	00000000 	andeq	r0, r0, r0
    5dec:	01000000 	mrseq	r0, (UNDEF: 0)
    5df0:	00005100 	andeq	r5, r0, r0, lsl #2
	...
    5e00:	00010000 	andeq	r0, r1, r0
    5e04:	00000052 	andeq	r0, r0, r2, asr r0
    5e08:	00000000 	andeq	r0, r0, r0
    5e0c:	f3000400 	vshl.u8	d0, d0, d0
    5e10:	009f5201 	addseq	r5, pc, r1, lsl #4
    5e14:	00000000 	andeq	r0, r0, r0
    5e18:	01000000 	mrseq	r0, (UNDEF: 0)
    5e1c:	00005200 	andeq	r5, r0, r0, lsl #4
	...
    5e2c:	00010000 	andeq	r0, r1, r0
    5e30:	00000051 	andeq	r0, r0, r1, asr r0
	...
    5e40:	53000100 	movwpl	r0, #256	; 0x100
	...
    5e4c:	00720005 	rsbseq	r0, r2, r5
    5e50:	009f2535 	addseq	r2, pc, r5, lsr r5	; <UNPREDICTABLE>
    5e54:	00000000 	andeq	r0, r0, r0
    5e58:	01000000 	mrseq	r0, (UNDEF: 0)
    5e5c:	00005300 	andeq	r5, r0, r0, lsl #6
    5e60:	00000000 	andeq	r0, r0, r0
    5e64:	00010000 	andeq	r0, r1, r0
    5e68:	00000053 	andeq	r0, r0, r3, asr r0
	...
    5e78:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5e84:	01f30004 	mvnseq	r0, r4
    5e88:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5e98:	00010000 	andeq	r0, r1, r0
    5e9c:	00000050 	andeq	r0, r0, r0, asr r0
    5ea0:	00000000 	andeq	r0, r0, r0
    5ea4:	f3000400 	vshl.u8	d0, d0, d0
    5ea8:	009f5001 	addseq	r5, pc, r1
	...
    5eb8:	01000000 	mrseq	r0, (UNDEF: 0)
    5ebc:	00005000 	andeq	r5, r0, r0
    5ec0:	00000000 	andeq	r0, r0, r0
    5ec4:	00040000 	andeq	r0, r4, r0
    5ec8:	9f5001f3 	svcls	0x005001f3
	...
    5edc:	00500001 	subseq	r0, r0, r1
    5ee0:	00000000 	andeq	r0, r0, r0
    5ee4:	04000000 	streq	r0, [r0], #-0
    5ee8:	5001f300 	andpl	pc, r1, r0, lsl #6
    5eec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5ef0:	00000000 	andeq	r0, r0, r0
    5ef4:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    5f00:	01f30004 	mvnseq	r0, r4
    5f04:	00009f50 	andeq	r9, r0, r0, asr pc
	...
    5f14:	00010000 	andeq	r0, r1, r0
    5f18:	00000050 	andeq	r0, r0, r0, asr r0
    5f1c:	00000000 	andeq	r0, r0, r0
    5f20:	f3000400 	vshl.u8	d0, d0, d0
    5f24:	009f5001 	addseq	r5, pc, r1
	...
    5f34:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    5f38:	08007000 	stmdaeq	r0, {ip, sp, lr}
    5f3c:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5f40:	ff080071 			; <UNDEFINED> instruction: 0xff080071
    5f44:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
    5f48:	00000000 	andeq	r0, r0, r0
    5f4c:	0f000000 	svceq	0x00000000
    5f50:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f54:	381aff08 	ldmdacc	sl, {r3, r8, r9, sl, fp, ip, sp, lr, pc}
    5f58:	08007124 	stmdaeq	r0, {r2, r5, r8, ip, sp, lr}
    5f5c:	9f211aff 	svcls	0x00211aff
	...
    5f68:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
    5f6c:	080024c8 	stmdaeq	r0, {r3, r6, r7, sl, sp}
    5f70:	c8500001 	ldmdagt	r0, {r0}^
    5f74:	ce080024 	cdpgt	0, 0, cr0, cr8, cr4, {1}
    5f78:	04080024 	streq	r0, [r8], #-36	; 0x24
    5f7c:	5001f300 	andpl	pc, r1, r0, lsl #6
    5f80:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    5f84:	00000000 	andeq	r0, r0, r0
    5f88:	0024c400 	eoreq	ip, r4, r0, lsl #8
    5f8c:	0024c808 	eoreq	ip, r4, r8, lsl #16
    5f90:	50000108 	andpl	r0, r0, r8, lsl #2
    5f94:	080024c8 	stmdaeq	r0, {r3, r6, r7, sl, sp}
    5f98:	080024ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, sp}
    5f9c:	00530001 	subseq	r0, r3, r1
    5fa0:	00000000 	andeq	r0, r0, r0
    5fa4:	c4000000 	strgt	r0, [r0], #-0
    5fa8:	c8080024 	stmdagt	r8, {r2, r5}
    5fac:	0d080024 	stceq	0, cr0, [r8, #-144]	; 0xffffff70
    5fb0:	38007000 	stmdacc	r0, {ip, sp, lr}
    5fb4:	08007025 	stmdaeq	r0, {r0, r2, r5, ip, sp, lr}
    5fb8:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fbc:	24c89f21 	strbcs	r9, [r8], #3873	; 0xf21
    5fc0:	24ce0800 	strbcs	r0, [lr], #2048	; 0x800
    5fc4:	000e0800 	andeq	r0, lr, r0, lsl #16
    5fc8:	385001f3 	ldmdacc	r0, {r0, r1, r4, r5, r6, r7, r8}^
    5fcc:	08007325 	stmdaeq	r0, {r0, r2, r5, r8, r9, ip, sp, lr}
    5fd0:	24381aff 	ldrtcs	r1, [r8], #-2815	; 0xaff
    5fd4:	00009f21 	andeq	r9, r0, r1, lsr #30
    5fd8:	00000000 	andeq	r0, r0, r0
    5fdc:	24f00000 	ldrbtcs	r0, [r0], #0
    5fe0:	24f80800 	ldrbtcs	r0, [r8], #2048	; 0x800
    5fe4:	00010800 	andeq	r0, r1, r0, lsl #16
    5fe8:	0024f850 	eoreq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    5fec:	00251408 	eoreq	r1, r5, r8, lsl #8
    5ff0:	f3000408 	vshl.u8	d0, d8, d0
    5ff4:	009f5001 	addseq	r5, pc, r1
    5ff8:	00000000 	andeq	r0, r0, r0
    5ffc:	f0000000 			; <UNDEFINED> instruction: 0xf0000000
    6000:	fd080024 	stc2	0, cr0, [r8, #-144]	; 0xffffff70
    6004:	01080024 	tsteq	r8, r4, lsr #32
    6008:	24fd5100 	ldrbtcs	r5, [sp], #256	; 0x100
    600c:	25140800 	ldrcs	r0, [r4, #-2048]	; 0x800
    6010:	00010800 	andeq	r0, r1, r0, lsl #16
    6014:	00000056 	andeq	r0, r0, r6, asr r0
    6018:	00000000 	andeq	r0, r0, r0
    601c:	0024f000 	eoreq	pc, r4, r0
    6020:	00250008 	eoreq	r0, r5, r8
    6024:	30000208 	andcc	r0, r0, r8, lsl #4
    6028:	0025009f 	mlaeq	r5, pc, r0, r0	; <UNPREDICTABLE>
    602c:	00251408 	eoreq	r1, r5, r8, lsl #8
    6030:	74000708 	strvc	r0, [r0], #-1800	; 0x708
    6034:	ffff0a00 			; <UNDEFINED> instruction: 0xffff0a00
    6038:	00009f1a 	andeq	r9, r0, sl, lsl pc
    603c:	00000000 	andeq	r0, r0, r0
    6040:	255e0000 	ldrbcs	r0, [lr, #-0]
    6044:	25620800 	strbcs	r0, [r2, #-2048]!	; 0x800
    6048:	00070800 	andeq	r0, r7, r0, lsl #16
    604c:	200a0073 	andcs	r0, sl, r3, ror r0
    6050:	629f2720 	addsvs	r2, pc, #32, 14	; 0x800000
    6054:	66080025 	strvs	r0, [r8], -r5, lsr #32
    6058:	06080025 	streq	r0, [r8], -r5, lsr #32
    605c:	08007300 	stmdaeq	r0, {r8, r9, ip, sp, lr}
    6060:	669f2720 	ldrvs	r2, [pc], r0, lsr #14
    6064:	6a080025 	bvs	206100 <__Stack_Size+0x205d00>
    6068:	01080025 	tsteq	r8, r5, lsr #32
    606c:	256a5300 	strbcs	r5, [sl, #-768]!	; 0x300
    6070:	25830800 	strcs	r0, [r3, #2048]	; 0x800
    6074:	000b0800 	andeq	r0, fp, r0, lsl #16
    6078:	bf0a0071 	svclt	0x000a0071
    607c:	200a1abf 			; <UNDEFINED> instruction: 0x200a1abf
    6080:	869f2720 	ldrhi	r2, [pc], r0, lsr #14
    6084:	94080025 	strls	r0, [r8], #-37	; 0x25
    6088:	0b080025 	bleq	206124 <__Stack_Size+0x205d24>
    608c:	0a007100 	beq	22494 <__Stack_Size+0x22094>
    6090:	0a1abfbf 	beq	6b5f94 <__Stack_Size+0x6b5b94>
    6094:	9f272020 	svcls	0x00272020
	...
    60a0:	080025c6 	stmdaeq	r0, {r1, r2, r6, r7, r8, sl, sp}
    60a4:	080025f2 	stmdaeq	r0, {r1, r4, r5, r6, r7, r8, sl, sp}
    60a8:	00530001 	subseq	r0, r3, r1
	...
    60b8:	07000000 	streq	r0, [r0, -r0]
    60bc:	0a007100 	beq	224c4 <__Stack_Size+0x220c4>
    60c0:	9f1affff 	svcls	0x001affff
	...
    60cc:	00710007 	rsbseq	r0, r1, r7
    60d0:	1affff0a 	bne	5d00 <__Stack_Size+0x5900>
    60d4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    60d8:	00000000 	andeq	r0, r0, r0
	...

Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
* Input          : None.
* Output         : None.
* Return         : None.
*******************************************************************************/
void CTR_HP(void)
{
   0:	00000001 	andeq	r0, r0, r1
  u32 wEPVal = 0;

  while (((wIstr = _GetISTR()) & ISTR_CTR) != 0)
   4:	00000001 	andeq	r0, r0, r1
   8:	00000001 	andeq	r0, r0, r1
   c:	00000001 	andeq	r0, r0, r1
	...
  {
    _SetISTR((u16)CLR_CTR); /* clear CTR flag */
    /* extract highest priority endpoint number */
    EPindex = (u8)(wIstr & ISTR_EP_ID);
  18:	080001a4 	stmdaeq	r0, {r2, r5, r7, r8}
  1c:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
    /* process related endpoint register */
    wEPVal = _GetENDPOINT(EPindex);
  20:	080001b0 	stmdaeq	r0, {r4, r5, r7, r8}
  24:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
  28:	080001c4 	stmdaeq	r0, {r2, r6, r7, r8}
    if ((wEPVal & EP_CTR_RX) != 0)
  2c:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
    {
      /* clear int flag */
      _ClearEP_CTR_RX(EPindex);
  30:	080001d8 	stmdaeq	r0, {r3, r4, r6, r7, r8}
  34:	08000226 	stmdaeq	r0, {r1, r2, r5, r9}
  38:	00000001 	andeq	r0, r0, r1

      /* call OUT service function */
      (*pEpInt_OUT[EPindex-1])();
  3c:	00000001 	andeq	r0, r0, r1

    } /* if((wEPVal & EP_CTR_RX) */
    else if ((wEPVal & EP_CTR_TX) != 0)
  40:	00000001 	andeq	r0, r0, r1
    {
      /* clear int flag */
      _ClearEP_CTR_TX(EPindex);
  44:	00000001 	andeq	r0, r0, r1
  48:	08000228 	stmdaeq	r0, {r3, r5, r9}
  4c:	08000250 	stmdaeq	r0, {r4, r6, r9}

      /* call IN service function */
      (*pEpInt_IN[EPindex-1])();
  50:	00000001 	andeq	r0, r0, r1
  54:	00000001 	andeq	r0, r0, r1
  58:	08000250 	stmdaeq	r0, {r4, r6, r9}


    } /* if((wEPVal & EP_CTR_TX) != 0) */

  }/* while(...) */
}
  5c:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  60:	08000262 	stmdaeq	r0, {r1, r5, r6, r9}
  64:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  68:	08000296 	stmdaeq	r0, {r1, r2, r4, r7, r9}
  6c:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  70:	080002aa 	stmdaeq	r0, {r1, r3, r5, r7, r9}
  74:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  78:	00000001 	andeq	r0, r0, r1
  7c:	00000001 	andeq	r0, r0, r1
  80:	080002be 	stmdaeq	r0, {r1, r2, r3, r4, r5, r7, r9}
  84:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
  88:	00000001 	andeq	r0, r0, r1
  8c:	00000001 	andeq	r0, r0, r1
  90:	00000001 	andeq	r0, r0, r1
  94:	00000001 	andeq	r0, r0, r1
  98:	00000001 	andeq	r0, r0, r1
  9c:	00000001 	andeq	r0, r0, r1
  a0:	00000001 	andeq	r0, r0, r1
  a4:	00000001 	andeq	r0, r0, r1
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
  a8:	080002d0 	stmdaeq	r0, {r4, r6, r7, r9}
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  ac:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
  b0:	080002fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9}
      break; 
      
    default:
      break;
  }
}
  b4:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
  b8:	0800032a 	stmdaeq	r0, {r1, r3, r5, r8, r9}
  bc:	0800034e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9}
  c0:	08000350 	stmdaeq	r0, {r4, r6, r8, r9}
  c4:	08000408 	stmdaeq	r0, {r3, sl}
  c8:	08000408 	stmdaeq	r0, {r3, sl}
  cc:	08000804 	stmdaeq	r0, {r2, fp}
  d0:	08000804 	stmdaeq	r0, {r2, fp}
  d4:	08000890 	stmdaeq	r0, {r4, r7, fp}
  d8:	08000890 	stmdaeq	r0, {r4, r7, fp}
  dc:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e0:	08000998 	stmdaeq	r0, {r3, r4, r7, r8, fp}
  e4:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  e8:	08000a14 	stmdaeq	r0, {r2, r4, r9, fp}
  ec:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
	...
  f8:	08000b10 	stmdaeq	r0, {r4, r8, r9, fp}
  fc:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
 100:	08000b12 	stmdaeq	r0, {r1, r4, r8, r9, fp}
 104:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
 108:	08000b14 	stmdaeq	r0, {r2, r4, r8, r9, fp}
 10c:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
 110:	08000b16 	stmdaeq	r0, {r1, r2, r4, r8, r9, fp}
 114:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
 118:	08000b18 	stmdaeq	r0, {r3, r4, r8, r9, fp}
 11c:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
 120:	08000b1a 	stmdaeq	r0, {r1, r3, r4, r8, r9, fp}
 124:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
 128:	08000b1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, fp}
 12c:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 130:	08000b1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, r9, fp}
 134:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 138:	08000b20 	stmdaeq	r0, {r5, r8, r9, fp}
 13c:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 140:	08000b34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp}
 144:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 148:	08000b36 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, fp}
 14c:	08000b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp}
 150:	08000b38 	stmdaeq	r0, {r3, r4, r5, r8, r9, fp}
 154:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 158:	08000b3a 	stmdaeq	r0, {r1, r3, r4, r5, r8, r9, fp}
 15c:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 160:	08000b3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, fp}
 164:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
 168:	08000b3e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r8, r9, fp}
 16c:	08000b40 	stmdaeq	r0, {r6, r8, r9, fp}
 170:	08000b40 	stmdaeq	r0, {r6, r8, r9, fp}
 174:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
 178:	08000b42 	stmdaeq	r0, {r1, r6, r8, r9, fp}
 17c:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 180:	08000b44 	stmdaeq	r0, {r2, r6, r8, r9, fp}
 184:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 188:	08000b46 	stmdaeq	r0, {r1, r2, r6, r8, r9, fp}
 18c:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 190:	08000b48 	stmdaeq	r0, {r3, r6, r8, r9, fp}
 194:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 198:	00000001 	andeq	r0, r0, r1
 19c:	00000001 	andeq	r0, r0, r1
 1a0:	00000001 	andeq	r0, r0, r1
 1a4:	00000001 	andeq	r0, r0, r1
 1a8:	00000001 	andeq	r0, r0, r1
 1ac:	00000001 	andeq	r0, r0, r1
 1b0:	00000001 	andeq	r0, r0, r1
 1b4:	00000001 	andeq	r0, r0, r1
 1b8:	00000001 	andeq	r0, r0, r1
 1bc:	00000001 	andeq	r0, r0, r1
 1c0:	00000001 	andeq	r0, r0, r1
 1c4:	00000001 	andeq	r0, r0, r1
 1c8:	00000001 	andeq	r0, r0, r1
 1cc:	00000001 	andeq	r0, r0, r1
 1d0:	08000b4a 	stmdaeq	r0, {r1, r3, r6, r8, r9, fp}
 1d4:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 1d8:	08000b4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, fp}
 1dc:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 1e0:	08000b4e 	stmdaeq	r0, {r1, r2, r3, r6, r8, r9, fp}
 1e4:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 1e8:	08000b52 	stmdaeq	r0, {r1, r4, r6, r8, r9, fp}
 1ec:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 1f0:	08000b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp}
 1f4:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 1f8:	08000b56 	stmdaeq	r0, {r1, r2, r4, r6, r8, r9, fp}
 1fc:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 200:	08000b58 	stmdaeq	r0, {r3, r4, r6, r8, r9, fp}
 204:	08000b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp}
 208:	08000b5a 	stmdaeq	r0, {r1, r3, r4, r6, r8, r9, fp}
 20c:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 210:	08000b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp}
 214:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 218:	08000b5e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r8, r9, fp}
 21c:	08000b60 	stmdaeq	r0, {r5, r6, r8, r9, fp}
 220:	08000b60 	stmdaeq	r0, {r5, r6, r8, r9, fp}
 224:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 228:	08000b74 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, fp}
 22c:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
 230:	08000b76 	stmdaeq	r0, {r1, r2, r4, r5, r6, r8, r9, fp}
 234:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
 238:	08000b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp}
 23c:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
 240:	08000b7a 	stmdaeq	r0, {r1, r3, r4, r5, r6, r8, r9, fp}
 244:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
 248:	08000b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp}
 24c:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
 250:	08000b7e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r8, r9, fp}
 254:	08000b80 	stmdaeq	r0, {r7, r8, r9, fp}
 258:	08000b80 	stmdaeq	r0, {r7, r8, r9, fp}
 25c:	08000b82 	stmdaeq	r0, {r1, r7, r8, r9, fp}
 260:	08000b82 	stmdaeq	r0, {r1, r7, r8, r9, fp}
 264:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 268:	08000b84 	stmdaeq	r0, {r2, r7, r8, r9, fp}
 26c:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 270:	08000bb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, fp}
 274:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 278:	08000bf4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, fp}
 27c:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 280:	08000bf6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, r9, fp}
 284:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 288:	08000bf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, fp}
 28c:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 290:	08000bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp}
 294:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 298:	08000bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp}
 29c:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 2a0:	08000bfe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp}
 2a4:	08000c00 	stmdaeq	r0, {sl, fp}
 2a8:	08000c00 	stmdaeq	r0, {sl, fp}
 2ac:	08000c02 	stmdaeq	r0, {r1, sl, fp}
 2b0:	08000c02 	stmdaeq	r0, {r1, sl, fp}
 2b4:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 2b8:	08000c04 	stmdaeq	r0, {r2, sl, fp}
 2bc:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
 2c0:	08000c06 	stmdaeq	r0, {r1, r2, sl, fp}
 2c4:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 2c8:	08000c08 	stmdaeq	r0, {r3, sl, fp}
 2cc:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
 2d0:	08000c0a 	stmdaeq	r0, {r1, r3, sl, fp}
 2d4:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 2d8:	08000c0c 	stmdaeq	r0, {r2, r3, sl, fp}
 2dc:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
 2e0:	08000c0e 	stmdaeq	r0, {r1, r2, r3, sl, fp}
 2e4:	08000c10 	stmdaeq	r0, {r4, sl, fp}
 2e8:	08000c10 	stmdaeq	r0, {r4, sl, fp}
 2ec:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
 2f0:	08000c12 	stmdaeq	r0, {r1, r4, sl, fp}
 2f4:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 2f8:	08000c14 	stmdaeq	r0, {r2, r4, sl, fp}
 2fc:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
 300:	08000c16 	stmdaeq	r0, {r1, r2, r4, sl, fp}
 304:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
 308:	08000c18 	stmdaeq	r0, {r3, r4, sl, fp}
 30c:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
 310:	08000c1a 	stmdaeq	r0, {r1, r3, r4, sl, fp}
 314:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
 318:	08000c1c 	stmdaeq	r0, {r2, r3, r4, sl, fp}
 31c:	08000c1e 	stmdaeq	r0, {r1, r2, r3, r4, sl, fp}
	...
 328:	08000c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp}
 32c:	08000cce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, fp}
 330:	08000cd0 	stmdaeq	r0, {r4, r6, r7, sl, fp}
 334:	08000cd6 	stmdaeq	r0, {r1, r2, r4, r6, r7, sl, fp}
 338:	08000cd8 	stmdaeq	r0, {r3, r4, r6, r7, sl, fp}
 33c:	08000ce8 	stmdaeq	r0, {r3, r5, r6, r7, sl, fp}
	...
 348:	08000c20 	stmdaeq	r0, {r5, sl, fp}
 34c:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 350:	08000c2c 	stmdaeq	r0, {r2, r3, r5, sl, fp}
 354:	08000d30 	stmdaeq	r0, {r4, r5, r8, sl, fp}
 358:	08000d30 	stmdaeq	r0, {r4, r5, r8, sl, fp}
 35c:	08000d8c 	stmdaeq	r0, {r2, r3, r7, r8, sl, fp}
 360:	00000001 	andeq	r0, r0, r1
 364:	00000001 	andeq	r0, r0, r1
	...
 370:	08000d8c 	stmdaeq	r0, {r2, r3, r7, r8, sl, fp}
 374:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
	...
 380:	08000df8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, fp}
 384:	08000e10 	stmdaeq	r0, {r4, r9, sl, fp}
 388:	08000e10 	stmdaeq	r0, {r4, r9, sl, fp}
 38c:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
 390:	08000e1c 	stmdaeq	r0, {r2, r3, r4, r9, sl, fp}
 394:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
 398:	08000e30 	stmdaeq	r0, {r4, r5, r9, sl, fp}
 39c:	08000e32 	stmdaeq	r0, {r1, r4, r5, r9, sl, fp}
 3a0:	08000e34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp}
 3a4:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
 3a8:	08000e90 	stmdaeq	r0, {r4, r7, r9, sl, fp}
 3ac:	08000eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp}
 3b0:	08000eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp}
 3b4:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3b8:	08000ec4 	stmdaeq	r0, {r2, r6, r7, r9, sl, fp}
 3bc:	08000edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp}
 3c0:	08000edc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, sl, fp}
 3c4:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
 3c8:	08000f08 	stmdaeq	r0, {r3, r8, r9, sl, fp}
 3cc:	08000f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp}
 3d0:	08000f2c 	stmdaeq	r0, {r2, r3, r5, r8, r9, sl, fp}
 3d4:	0800100c 	stmdaeq	r0, {r2, r3, ip}
 3d8:	0800100c 	stmdaeq	r0, {r2, r3, ip}
 3dc:	08001018 	stmdaeq	r0, {r3, r4, ip}
 3e0:	08001018 	stmdaeq	r0, {r3, r4, ip}
 3e4:	08001024 	stmdaeq	r0, {r2, r5, ip}
 3e8:	08001024 	stmdaeq	r0, {r2, r5, ip}
 3ec:	08001044 	stmdaeq	r0, {r2, r6, ip}
	...
 3f8:	08001044 	stmdaeq	r0, {r2, r6, ip}
 3fc:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 400:	0800106c 	stmdaeq	r0, {r2, r3, r5, r6, ip}
 404:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 408:	00000001 	andeq	r0, r0, r1
 40c:	00000001 	andeq	r0, r0, r1
 410:	080010a4 	stmdaeq	r0, {r2, r5, r7, ip}
 414:	080010c0 	stmdaeq	r0, {r6, r7, ip}
 418:	080010c0 	stmdaeq	r0, {r6, r7, ip}
 41c:	080010e4 	stmdaeq	r0, {r2, r5, r6, r7, ip}
 420:	080010e4 	stmdaeq	r0, {r2, r5, r6, r7, ip}
 424:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
 428:	080010e8 	stmdaeq	r0, {r3, r5, r6, r7, ip}
 42c:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
 430:	0800111c 	stmdaeq	r0, {r2, r3, r4, r8, ip}
 434:	08001146 	stmdaeq	r0, {r1, r2, r6, r8, ip}
	...
 440:	08001148 	stmdaeq	r0, {r3, r6, r8, ip}
 444:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 448:	00000001 	andeq	r0, r0, r1
 44c:	00000001 	andeq	r0, r0, r1
 450:	08001160 	stmdaeq	r0, {r5, r6, r8, ip}
 454:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 458:	08001178 	stmdaeq	r0, {r3, r4, r5, r6, r8, ip}
 45c:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
 460:	08001190 	stmdaeq	r0, {r4, r7, r8, ip}
 464:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
 468:	00000001 	andeq	r0, r0, r1
 46c:	00000001 	andeq	r0, r0, r1
 470:	00000001 	andeq	r0, r0, r1
 474:	00000001 	andeq	r0, r0, r1
 478:	00000001 	andeq	r0, r0, r1
 47c:	00000001 	andeq	r0, r0, r1
 480:	00000001 	andeq	r0, r0, r1
 484:	00000001 	andeq	r0, r0, r1
 488:	00000001 	andeq	r0, r0, r1
 48c:	00000001 	andeq	r0, r0, r1
 490:	00000001 	andeq	r0, r0, r1
 494:	00000001 	andeq	r0, r0, r1
 498:	080011a0 	stmdaeq	r0, {r5, r7, r8, ip}
 49c:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
 4a0:	080011ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, ip}
 4a4:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
 4a8:	080011d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, ip}
 4ac:	0800120a 	stmdaeq	r0, {r1, r3, r9, ip}
 4b0:	0800120c 	stmdaeq	r0, {r2, r3, r9, ip}
 4b4:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
 4b8:	00000001 	andeq	r0, r0, r1
 4bc:	00000001 	andeq	r0, r0, r1
 4c0:	00000001 	andeq	r0, r0, r1
 4c4:	00000001 	andeq	r0, r0, r1
 4c8:	0800124c 	stmdaeq	r0, {r2, r3, r6, r9, ip}
 4cc:	08001294 	stmdaeq	r0, {r2, r4, r7, r9, ip}
 4d0:	00000001 	andeq	r0, r0, r1
 4d4:	00000001 	andeq	r0, r0, r1
 4d8:	00000001 	andeq	r0, r0, r1
 4dc:	00000001 	andeq	r0, r0, r1
 4e0:	00000001 	andeq	r0, r0, r1
 4e4:	00000001 	andeq	r0, r0, r1
 4e8:	00000001 	andeq	r0, r0, r1
 4ec:	00000001 	andeq	r0, r0, r1
 4f0:	00000001 	andeq	r0, r0, r1
 4f4:	00000001 	andeq	r0, r0, r1
	...
 500:	08001294 	stmdaeq	r0, {r2, r4, r7, r9, ip}
 504:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 508:	080012a0 	stmdaeq	r0, {r5, r7, r9, ip}
 50c:	080012ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip}
 510:	080012ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip}
 514:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
 518:	00000001 	andeq	r0, r0, r1
 51c:	00000001 	andeq	r0, r0, r1
 520:	00000001 	andeq	r0, r0, r1
 524:	00000001 	andeq	r0, r0, r1
 528:	00000001 	andeq	r0, r0, r1
 52c:	00000001 	andeq	r0, r0, r1
	...
 538:	00000001 	andeq	r0, r0, r1
 53c:	00000001 	andeq	r0, r0, r1
 540:	00000001 	andeq	r0, r0, r1
 544:	00000001 	andeq	r0, r0, r1
 548:	080012b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, ip}
 54c:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
 550:	00000001 	andeq	r0, r0, r1
 554:	00000001 	andeq	r0, r0, r1
 558:	08001354 	stmdaeq	r0, {r2, r4, r6, r8, r9, ip}
 55c:	08001360 	stmdaeq	r0, {r5, r6, r8, r9, ip}
 560:	00000001 	andeq	r0, r0, r1
 564:	00000001 	andeq	r0, r0, r1
 568:	00000001 	andeq	r0, r0, r1
 56c:	00000001 	andeq	r0, r0, r1
 570:	00000001 	andeq	r0, r0, r1
 574:	00000001 	andeq	r0, r0, r1
 578:	08001360 	stmdaeq	r0, {r5, r6, r8, r9, ip}
 57c:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
 580:	08001364 	stmdaeq	r0, {r2, r5, r6, r8, r9, ip}
 584:	08001368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip}
 588:	00000001 	andeq	r0, r0, r1
 58c:	00000001 	andeq	r0, r0, r1
 590:	00000001 	andeq	r0, r0, r1
 594:	00000001 	andeq	r0, r0, r1
 598:	00000001 	andeq	r0, r0, r1
 59c:	00000001 	andeq	r0, r0, r1
 5a0:	00000001 	andeq	r0, r0, r1
 5a4:	00000001 	andeq	r0, r0, r1
 5a8:	00000001 	andeq	r0, r0, r1
 5ac:	00000001 	andeq	r0, r0, r1
 5b0:	08001368 	stmdaeq	r0, {r3, r5, r6, r8, r9, ip}
 5b4:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
 5b8:	00000001 	andeq	r0, r0, r1
 5bc:	00000001 	andeq	r0, r0, r1
	...
 5c8:	00000001 	andeq	r0, r0, r1
 5cc:	00000001 	andeq	r0, r0, r1
 5d0:	00000001 	andeq	r0, r0, r1
 5d4:	00000001 	andeq	r0, r0, r1
 5d8:	080013bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, ip}
 5dc:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
 5e0:	080013d0 	stmdaeq	r0, {r4, r6, r7, r8, r9, ip}
 5e4:	08001454 	stmdaeq	r0, {r2, r4, r6, sl, ip}
 5e8:	00000001 	andeq	r0, r0, r1
 5ec:	00000001 	andeq	r0, r0, r1
 5f0:	00000001 	andeq	r0, r0, r1
 5f4:	00000001 	andeq	r0, r0, r1
 5f8:	00000001 	andeq	r0, r0, r1
 5fc:	00000001 	andeq	r0, r0, r1
 600:	00000001 	andeq	r0, r0, r1
 604:	00000001 	andeq	r0, r0, r1
 608:	00000001 	andeq	r0, r0, r1
 60c:	00000001 	andeq	r0, r0, r1
 610:	00000001 	andeq	r0, r0, r1
 614:	00000001 	andeq	r0, r0, r1
 618:	00000001 	andeq	r0, r0, r1
 61c:	00000001 	andeq	r0, r0, r1
 620:	00000001 	andeq	r0, r0, r1
 624:	00000001 	andeq	r0, r0, r1
 628:	00000001 	andeq	r0, r0, r1
 62c:	00000001 	andeq	r0, r0, r1
 630:	00000001 	andeq	r0, r0, r1
 634:	00000001 	andeq	r0, r0, r1
 638:	00000001 	andeq	r0, r0, r1
 63c:	00000001 	andeq	r0, r0, r1
 640:	00000001 	andeq	r0, r0, r1
 644:	00000001 	andeq	r0, r0, r1
 648:	00000001 	andeq	r0, r0, r1
 64c:	00000001 	andeq	r0, r0, r1
 650:	00000001 	andeq	r0, r0, r1
 654:	00000001 	andeq	r0, r0, r1
 658:	08001454 	stmdaeq	r0, {r2, r4, r6, sl, ip}
 65c:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
 660:	08001468 	stmdaeq	r0, {r3, r5, r6, sl, ip}
 664:	08001480 	stmdaeq	r0, {r7, sl, ip}
 668:	00000001 	andeq	r0, r0, r1
 66c:	00000001 	andeq	r0, r0, r1
 670:	00000001 	andeq	r0, r0, r1
 674:	00000001 	andeq	r0, r0, r1
 678:	00000001 	andeq	r0, r0, r1
 67c:	00000001 	andeq	r0, r0, r1
 680:	00000001 	andeq	r0, r0, r1
 684:	00000001 	andeq	r0, r0, r1
 688:	00000001 	andeq	r0, r0, r1
 68c:	00000001 	andeq	r0, r0, r1
 690:	00000001 	andeq	r0, r0, r1
 694:	00000001 	andeq	r0, r0, r1
 698:	00000001 	andeq	r0, r0, r1
 69c:	00000001 	andeq	r0, r0, r1
 6a0:	00000001 	andeq	r0, r0, r1
 6a4:	00000001 	andeq	r0, r0, r1
 6a8:	00000001 	andeq	r0, r0, r1
 6ac:	00000001 	andeq	r0, r0, r1
 6b0:	00000001 	andeq	r0, r0, r1
 6b4:	00000001 	andeq	r0, r0, r1
	...
 6c0:	08001480 	stmdaeq	r0, {r7, sl, ip}
 6c4:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
 6c8:	080014bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, sl, ip}
 6cc:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
 6d0:	00000001 	andeq	r0, r0, r1
 6d4:	00000001 	andeq	r0, r0, r1
 6d8:	00000001 	andeq	r0, r0, r1
 6dc:	00000001 	andeq	r0, r0, r1
 6e0:	080014f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip}
 6e4:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
 6e8:	08001508 	stmdaeq	r0, {r3, r8, sl, ip}
 6ec:	08001514 	stmdaeq	r0, {r2, r4, r8, sl, ip}
 6f0:	08001514 	stmdaeq	r0, {r2, r4, r8, sl, ip}
 6f4:	08001528 	stmdaeq	r0, {r3, r5, r8, sl, ip}
 6f8:	08001528 	stmdaeq	r0, {r3, r5, r8, sl, ip}
 6fc:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 700:	08001538 	stmdaeq	r0, {r3, r4, r5, r8, sl, ip}
 704:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
 708:	0800154c 	stmdaeq	r0, {r2, r3, r6, r8, sl, ip}
 70c:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
 710:	08001560 	stmdaeq	r0, {r5, r6, r8, sl, ip}
 714:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
 718:	00000001 	andeq	r0, r0, r1
 71c:	00000001 	andeq	r0, r0, r1
 720:	08001574 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, ip}
 724:	08001580 	stmdaeq	r0, {r7, r8, sl, ip}
 728:	00000001 	andeq	r0, r0, r1
 72c:	00000001 	andeq	r0, r0, r1
 730:	00000001 	andeq	r0, r0, r1
 734:	00000001 	andeq	r0, r0, r1
 738:	00000001 	andeq	r0, r0, r1
 73c:	00000001 	andeq	r0, r0, r1
 740:	00000001 	andeq	r0, r0, r1
 744:	00000001 	andeq	r0, r0, r1
 748:	00000001 	andeq	r0, r0, r1
 74c:	00000001 	andeq	r0, r0, r1
 750:	08001580 	stmdaeq	r0, {r7, r8, sl, ip}
 754:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 758:	00000001 	andeq	r0, r0, r1
 75c:	00000001 	andeq	r0, r0, r1
 760:	08001604 	stmdaeq	r0, {r2, r9, sl, ip}
 764:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 768:	0800161c 	stmdaeq	r0, {r2, r3, r4, r9, sl, ip}
 76c:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
 770:	08001634 	stmdaeq	r0, {r2, r4, r5, r9, sl, ip}
 774:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
 778:	0800164c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip}
 77c:	08001664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip}
 780:	00000001 	andeq	r0, r0, r1
 784:	00000001 	andeq	r0, r0, r1
 788:	00000001 	andeq	r0, r0, r1
 78c:	00000001 	andeq	r0, r0, r1
 790:	00000001 	andeq	r0, r0, r1
 794:	00000001 	andeq	r0, r0, r1
 798:	08001664 	stmdaeq	r0, {r2, r5, r6, r9, sl, ip}
 79c:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
 7a0:	0800168c 	stmdaeq	r0, {r2, r3, r7, r9, sl, ip}
 7a4:	080016ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, ip}
 7a8:	080016bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r9, sl, ip}
 7ac:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
 7b0:	00000001 	andeq	r0, r0, r1
 7b4:	00000001 	andeq	r0, r0, r1
 7b8:	00000001 	andeq	r0, r0, r1
 7bc:	00000001 	andeq	r0, r0, r1
	...
 7c8:	00000001 	andeq	r0, r0, r1
 7cc:	00000001 	andeq	r0, r0, r1
 7d0:	00000001 	andeq	r0, r0, r1
 7d4:	00000001 	andeq	r0, r0, r1
 7d8:	00000001 	andeq	r0, r0, r1
 7dc:	00000001 	andeq	r0, r0, r1
	...
 7e8:	00000001 	andeq	r0, r0, r1
 7ec:	00000001 	andeq	r0, r0, r1
 7f0:	00000001 	andeq	r0, r0, r1
 7f4:	00000001 	andeq	r0, r0, r1
	...
 800:	00000001 	andeq	r0, r0, r1
 804:	00000001 	andeq	r0, r0, r1
 808:	00000001 	andeq	r0, r0, r1
 80c:	00000001 	andeq	r0, r0, r1
 810:	00000001 	andeq	r0, r0, r1
 814:	00000001 	andeq	r0, r0, r1
 818:	080016cc 	stmdaeq	r0, {r2, r3, r6, r7, r9, sl, ip}
 81c:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 820:	00000001 	andeq	r0, r0, r1
 824:	00000001 	andeq	r0, r0, r1
 828:	00000001 	andeq	r0, r0, r1
 82c:	00000001 	andeq	r0, r0, r1
 830:	00000001 	andeq	r0, r0, r1
 834:	00000001 	andeq	r0, r0, r1
 838:	00000001 	andeq	r0, r0, r1
 83c:	00000001 	andeq	r0, r0, r1
 840:	00000001 	andeq	r0, r0, r1
 844:	00000001 	andeq	r0, r0, r1
 848:	00000001 	andeq	r0, r0, r1
 84c:	00000001 	andeq	r0, r0, r1
 850:	00000001 	andeq	r0, r0, r1
 854:	00000001 	andeq	r0, r0, r1
 858:	00000001 	andeq	r0, r0, r1
 85c:	00000001 	andeq	r0, r0, r1
 860:	00000001 	andeq	r0, r0, r1
 864:	00000001 	andeq	r0, r0, r1
 868:	08001708 	stmdaeq	r0, {r3, r8, r9, sl, ip}
 86c:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 870:	00000001 	andeq	r0, r0, r1
 874:	00000001 	andeq	r0, r0, r1
 878:	08001720 	stmdaeq	r0, {r5, r8, r9, sl, ip}
 87c:	08001732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip}
 880:	00000001 	andeq	r0, r0, r1
 884:	00000001 	andeq	r0, r0, r1
 888:	00000001 	andeq	r0, r0, r1
 88c:	00000001 	andeq	r0, r0, r1
 890:	00000001 	andeq	r0, r0, r1
 894:	00000001 	andeq	r0, r0, r1
 898:	00000001 	andeq	r0, r0, r1
 89c:	00000001 	andeq	r0, r0, r1
 8a0:	00000001 	andeq	r0, r0, r1
 8a4:	00000001 	andeq	r0, r0, r1
 8a8:	00000001 	andeq	r0, r0, r1
 8ac:	00000001 	andeq	r0, r0, r1
 8b0:	00000001 	andeq	r0, r0, r1
 8b4:	00000001 	andeq	r0, r0, r1
 8b8:	00000001 	andeq	r0, r0, r1
 8bc:	00000001 	andeq	r0, r0, r1
 8c0:	00000001 	andeq	r0, r0, r1
 8c4:	00000001 	andeq	r0, r0, r1
 8c8:	08001732 	stmdaeq	r0, {r1, r4, r5, r8, r9, sl, ip}
 8cc:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
 8d0:	00000001 	andeq	r0, r0, r1
 8d4:	00000001 	andeq	r0, r0, r1
 8d8:	00000001 	andeq	r0, r0, r1
 8dc:	00000001 	andeq	r0, r0, r1
 8e0:	00000001 	andeq	r0, r0, r1
 8e4:	00000001 	andeq	r0, r0, r1
 8e8:	00000001 	andeq	r0, r0, r1
 8ec:	00000001 	andeq	r0, r0, r1
 8f0:	00000001 	andeq	r0, r0, r1
 8f4:	00000001 	andeq	r0, r0, r1
 8f8:	00000001 	andeq	r0, r0, r1
 8fc:	00000001 	andeq	r0, r0, r1
 900:	00000001 	andeq	r0, r0, r1
 904:	00000001 	andeq	r0, r0, r1
 908:	00000001 	andeq	r0, r0, r1
 90c:	00000001 	andeq	r0, r0, r1
 910:	00000001 	andeq	r0, r0, r1
 914:	00000001 	andeq	r0, r0, r1
 918:	00000001 	andeq	r0, r0, r1
 91c:	00000001 	andeq	r0, r0, r1
 920:	00000001 	andeq	r0, r0, r1
 924:	00000001 	andeq	r0, r0, r1
 928:	00000001 	andeq	r0, r0, r1
 92c:	00000001 	andeq	r0, r0, r1
 930:	00000001 	andeq	r0, r0, r1
 934:	00000001 	andeq	r0, r0, r1
 938:	00000001 	andeq	r0, r0, r1
 93c:	00000001 	andeq	r0, r0, r1
 940:	00000001 	andeq	r0, r0, r1
 944:	00000001 	andeq	r0, r0, r1
 948:	00000001 	andeq	r0, r0, r1
 94c:	00000001 	andeq	r0, r0, r1
 950:	00000001 	andeq	r0, r0, r1
 954:	00000001 	andeq	r0, r0, r1
 958:	00000001 	andeq	r0, r0, r1
 95c:	00000001 	andeq	r0, r0, r1
 960:	00000001 	andeq	r0, r0, r1
 964:	00000001 	andeq	r0, r0, r1
 968:	00000001 	andeq	r0, r0, r1
 96c:	00000001 	andeq	r0, r0, r1
 970:	00000001 	andeq	r0, r0, r1
 974:	00000001 	andeq	r0, r0, r1
 978:	00000001 	andeq	r0, r0, r1
 97c:	00000001 	andeq	r0, r0, r1
 980:	00000001 	andeq	r0, r0, r1
 984:	00000001 	andeq	r0, r0, r1
 988:	00000001 	andeq	r0, r0, r1
 98c:	00000001 	andeq	r0, r0, r1
 990:	00000001 	andeq	r0, r0, r1
 994:	00000001 	andeq	r0, r0, r1
 998:	00000001 	andeq	r0, r0, r1
 99c:	00000001 	andeq	r0, r0, r1
 9a0:	00000001 	andeq	r0, r0, r1
 9a4:	00000001 	andeq	r0, r0, r1
 9a8:	00000001 	andeq	r0, r0, r1
 9ac:	00000001 	andeq	r0, r0, r1
 9b0:	00000001 	andeq	r0, r0, r1
 9b4:	00000001 	andeq	r0, r0, r1
 9b8:	00000001 	andeq	r0, r0, r1
 9bc:	00000001 	andeq	r0, r0, r1
 9c0:	00000001 	andeq	r0, r0, r1
 9c4:	00000001 	andeq	r0, r0, r1
 9c8:	00000001 	andeq	r0, r0, r1
 9cc:	00000001 	andeq	r0, r0, r1
 9d0:	00000001 	andeq	r0, r0, r1
 9d4:	00000001 	andeq	r0, r0, r1
 9d8:	00000001 	andeq	r0, r0, r1
 9dc:	00000001 	andeq	r0, r0, r1
 9e0:	00000001 	andeq	r0, r0, r1
 9e4:	00000001 	andeq	r0, r0, r1
 9e8:	00000001 	andeq	r0, r0, r1
 9ec:	00000001 	andeq	r0, r0, r1
 9f0:	00000001 	andeq	r0, r0, r1
 9f4:	00000001 	andeq	r0, r0, r1
 9f8:	00000001 	andeq	r0, r0, r1
 9fc:	00000001 	andeq	r0, r0, r1
 a00:	00000001 	andeq	r0, r0, r1
 a04:	00000001 	andeq	r0, r0, r1
 a08:	00000001 	andeq	r0, r0, r1
 a0c:	00000001 	andeq	r0, r0, r1
 a10:	00000001 	andeq	r0, r0, r1
 a14:	00000001 	andeq	r0, r0, r1
 a18:	00000001 	andeq	r0, r0, r1
 a1c:	00000001 	andeq	r0, r0, r1
 a20:	00000001 	andeq	r0, r0, r1
 a24:	00000001 	andeq	r0, r0, r1
 a28:	00000001 	andeq	r0, r0, r1
 a2c:	00000001 	andeq	r0, r0, r1
 a30:	00000001 	andeq	r0, r0, r1
 a34:	00000001 	andeq	r0, r0, r1
 a38:	00000001 	andeq	r0, r0, r1
 a3c:	00000001 	andeq	r0, r0, r1
 a40:	00000001 	andeq	r0, r0, r1
 a44:	00000001 	andeq	r0, r0, r1
 a48:	00000001 	andeq	r0, r0, r1
 a4c:	00000001 	andeq	r0, r0, r1
 a50:	00000001 	andeq	r0, r0, r1
 a54:	00000001 	andeq	r0, r0, r1
 a58:	00000001 	andeq	r0, r0, r1
 a5c:	00000001 	andeq	r0, r0, r1
 a60:	00000001 	andeq	r0, r0, r1
 a64:	00000001 	andeq	r0, r0, r1
 a68:	00000001 	andeq	r0, r0, r1
 a6c:	00000001 	andeq	r0, r0, r1
 a70:	00000001 	andeq	r0, r0, r1
 a74:	00000001 	andeq	r0, r0, r1
 a78:	00000001 	andeq	r0, r0, r1
 a7c:	00000001 	andeq	r0, r0, r1
 a80:	00000001 	andeq	r0, r0, r1
 a84:	00000001 	andeq	r0, r0, r1
 a88:	00000001 	andeq	r0, r0, r1
 a8c:	00000001 	andeq	r0, r0, r1
 a90:	00000001 	andeq	r0, r0, r1
 a94:	00000001 	andeq	r0, r0, r1
 a98:	00000001 	andeq	r0, r0, r1
 a9c:	00000001 	andeq	r0, r0, r1
 aa0:	00000001 	andeq	r0, r0, r1
 aa4:	00000001 	andeq	r0, r0, r1
 aa8:	00000001 	andeq	r0, r0, r1
 aac:	00000001 	andeq	r0, r0, r1
 ab0:	08001738 	stmdaeq	r0, {r3, r4, r5, r8, r9, sl, ip}
 ab4:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
 ab8:	00000001 	andeq	r0, r0, r1
 abc:	00000001 	andeq	r0, r0, r1
 ac0:	08001740 	stmdaeq	r0, {r6, r8, r9, sl, ip}
 ac4:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
	...
 ad0:	00000001 	andeq	r0, r0, r1
 ad4:	00000001 	andeq	r0, r0, r1
 ad8:	08001748 	stmdaeq	r0, {r3, r6, r8, r9, sl, ip}
 adc:	08001754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip}
 ae0:	08001754 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, ip}
 ae4:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
 ae8:	0800177c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip}
 aec:	08001794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip}
 af0:	00000001 	andeq	r0, r0, r1
 af4:	00000001 	andeq	r0, r0, r1
 af8:	00000001 	andeq	r0, r0, r1
 afc:	00000001 	andeq	r0, r0, r1
	...
 b08:	08001794 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, ip}
 b0c:	08001828 	stmdaeq	r0, {r3, r5, fp, ip}
 b10:	08001828 	stmdaeq	r0, {r3, r5, fp, ip}
 b14:	080018b0 	stmdaeq	r0, {r4, r5, r7, fp, ip}
 b18:	080018b0 	stmdaeq	r0, {r4, r5, r7, fp, ip}
 b1c:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
 b20:	00000001 	andeq	r0, r0, r1
 b24:	00000001 	andeq	r0, r0, r1
 b28:	00000001 	andeq	r0, r0, r1
 b2c:	00000001 	andeq	r0, r0, r1
 b30:	080018c6 	stmdaeq	r0, {r1, r2, r6, r7, fp, ip}
 b34:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
 b38:	080018de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, fp, ip}
 b3c:	08001910 	stmdaeq	r0, {r4, r8, fp, ip}
 b40:	00000001 	andeq	r0, r0, r1
 b44:	00000001 	andeq	r0, r0, r1
 b48:	00000001 	andeq	r0, r0, r1
 b4c:	00000001 	andeq	r0, r0, r1
 b50:	00000001 	andeq	r0, r0, r1
 b54:	00000001 	andeq	r0, r0, r1
 b58:	00000001 	andeq	r0, r0, r1
 b5c:	00000001 	andeq	r0, r0, r1
 b60:	00000001 	andeq	r0, r0, r1
 b64:	00000001 	andeq	r0, r0, r1
 b68:	00000001 	andeq	r0, r0, r1
 b6c:	00000001 	andeq	r0, r0, r1
 b70:	08001910 	stmdaeq	r0, {r4, r8, fp, ip}
 b74:	08001918 	stmdaeq	r0, {r3, r4, r8, fp, ip}
 b78:	08001918 	stmdaeq	r0, {r3, r4, r8, fp, ip}
 b7c:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
 b80:	00000001 	andeq	r0, r0, r1
 b84:	00000001 	andeq	r0, r0, r1
 b88:	00000001 	andeq	r0, r0, r1
 b8c:	00000001 	andeq	r0, r0, r1
 b90:	00000001 	andeq	r0, r0, r1
 b94:	00000001 	andeq	r0, r0, r1
 b98:	00000001 	andeq	r0, r0, r1
 b9c:	00000001 	andeq	r0, r0, r1
 ba0:	00000001 	andeq	r0, r0, r1
 ba4:	00000001 	andeq	r0, r0, r1
 ba8:	00000001 	andeq	r0, r0, r1
 bac:	00000001 	andeq	r0, r0, r1
 bb0:	00000001 	andeq	r0, r0, r1
 bb4:	00000001 	andeq	r0, r0, r1
 bb8:	00000001 	andeq	r0, r0, r1
 bbc:	00000001 	andeq	r0, r0, r1
 bc0:	08001920 	stmdaeq	r0, {r5, r8, fp, ip}
 bc4:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
 bc8:	0800192c 	stmdaeq	r0, {r2, r3, r5, r8, fp, ip}
 bcc:	08001934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip}
 bd0:	08001934 	stmdaeq	r0, {r2, r4, r5, r8, fp, ip}
 bd4:	08001972 	stmdaeq	r0, {r1, r4, r5, r6, r8, fp, ip}
 bd8:	00000001 	andeq	r0, r0, r1
 bdc:	00000001 	andeq	r0, r0, r1
	...
 be8:	08001974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip}
 bec:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
	...
 bf8:	080019c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, ip}
 bfc:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
	...
 c08:	08001d0c 	stmdaeq	r0, {r2, r3, r8, sl, fp, ip}
 c0c:	08001d16 	stmdaeq	r0, {r1, r2, r4, r8, sl, fp, ip}
 c10:	08001d18 	stmdaeq	r0, {r3, r4, r8, sl, fp, ip}
 c14:	08001d1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl, fp, ip}
 c18:	08001d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip}
 c1c:	08001d26 	stmdaeq	r0, {r1, r2, r5, r8, sl, fp, ip}
 c20:	08001d2a 	stmdaeq	r0, {r1, r3, r5, r8, sl, fp, ip}
 c24:	08001d2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, fp, ip}
 c28:	08001d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip}
 c2c:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
	...
 c38:	08001d1e 	stmdaeq	r0, {r1, r2, r3, r4, r8, sl, fp, ip}
 c3c:	08001d22 	stmdaeq	r0, {r1, r5, r8, sl, fp, ip}
 c40:	08001d26 	stmdaeq	r0, {r1, r2, r5, r8, sl, fp, ip}
 c44:	08001d2a 	stmdaeq	r0, {r1, r3, r5, r8, sl, fp, ip}
 c48:	08001d2e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, fp, ip}
 c4c:	08001d30 	stmdaeq	r0, {r4, r5, r8, sl, fp, ip}
 c50:	08001d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip}
 c54:	08001d42 	stmdaeq	r0, {r1, r6, r8, sl, fp, ip}
	...
 c60:	08001efe 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip}
 c64:	08002098 	stmdaeq	r0, {r3, r4, r7, sp}
 c68:	080020a0 	stmdaeq	r0, {r5, r7, sp}
 c6c:	080020c0 	stmdaeq	r0, {r6, r7, sp}
	...
 c78:	080019f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip}
 c7c:	08001a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip}
 c80:	08001a1c 	stmdaeq	r0, {r2, r3, r4, r9, fp, ip}
 c84:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
 c88:	08001a40 	stmdaeq	r0, {r6, r9, fp, ip}
 c8c:	08001ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip}
 c90:	08001ad0 	stmdaeq	r0, {r4, r6, r7, r9, fp, ip}
 c94:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
 c98:	08001b7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, fp, ip}
 c9c:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 ca0:	08001bb4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, fp, ip}
 ca4:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
 ca8:	08001bfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, fp, ip}
 cac:	08001cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip}
 cb0:	08001cd4 	stmdaeq	r0, {r2, r4, r6, r7, sl, fp, ip}
 cb4:	08001d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip}
 cb8:	08001d60 	stmdaeq	r0, {r5, r6, r8, sl, fp, ip}
 cbc:	08001d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip}
 cc0:	08001d84 	stmdaeq	r0, {r2, r7, r8, sl, fp, ip}
 cc4:	08001da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip}
 cc8:	08001da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, ip}
 ccc:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
 cd0:	08001de4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, fp, ip}
 cd4:	080020c0 	stmdaeq	r0, {r6, r7, sp}
 cd8:	080020c0 	stmdaeq	r0, {r6, r7, sp}
 cdc:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
 ce0:	0800218c 	stmdaeq	r0, {r2, r3, r7, r8, sp}
 ce4:	080021cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sp}
 ce8:	080021cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sp}
 cec:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
 cf0:	08002228 	stmdaeq	r0, {r3, r5, r9, sp}
 cf4:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
	...
 d00:	0800222a 	stmdaeq	r0, {r1, r3, r5, r9, sp}
 d04:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
 d08:	0800225a 	stmdaeq	r0, {r1, r3, r4, r6, r9, sp}
 d0c:	0800227e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, r9, sp}
	...
 d18:	00000001 	andeq	r0, r0, r1
 d1c:	00000001 	andeq	r0, r0, r1
 d20:	00000001 	andeq	r0, r0, r1
 d24:	00000001 	andeq	r0, r0, r1
	...
 d30:	08002466 	stmdaeq	r0, {r1, r2, r5, r6, sl, sp}
 d34:	08002468 	stmdaeq	r0, {r3, r5, r6, sl, sp}
 d38:	08002478 	stmdaeq	r0, {r3, r4, r5, r6, sl, sp}
 d3c:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
	...
 d48:	00000001 	andeq	r0, r0, r1
 d4c:	00000001 	andeq	r0, r0, r1
 d50:	00000001 	andeq	r0, r0, r1
 d54:	00000001 	andeq	r0, r0, r1
	...
 d60:	00000001 	andeq	r0, r0, r1
 d64:	00000001 	andeq	r0, r0, r1
 d68:	00000001 	andeq	r0, r0, r1
 d6c:	00000001 	andeq	r0, r0, r1
	...
 d78:	00000001 	andeq	r0, r0, r1
 d7c:	00000001 	andeq	r0, r0, r1
 d80:	00000001 	andeq	r0, r0, r1
 d84:	00000001 	andeq	r0, r0, r1
 d88:	00000001 	andeq	r0, r0, r1
 d8c:	00000001 	andeq	r0, r0, r1
	...
 d98:	00000001 	andeq	r0, r0, r1
 d9c:	00000001 	andeq	r0, r0, r1
 da0:	00000001 	andeq	r0, r0, r1
 da4:	00000001 	andeq	r0, r0, r1
	...
 db0:	00000001 	andeq	r0, r0, r1
 db4:	00000001 	andeq	r0, r0, r1
 db8:	00000001 	andeq	r0, r0, r1
 dbc:	00000001 	andeq	r0, r0, r1
	...
 dc8:	00000001 	andeq	r0, r0, r1
 dcc:	00000001 	andeq	r0, r0, r1
 dd0:	00000001 	andeq	r0, r0, r1
 dd4:	00000001 	andeq	r0, r0, r1
 dd8:	00000001 	andeq	r0, r0, r1
 ddc:	00000001 	andeq	r0, r0, r1
 de0:	00000001 	andeq	r0, r0, r1
 de4:	00000001 	andeq	r0, r0, r1
 de8:	00000001 	andeq	r0, r0, r1
 dec:	00000001 	andeq	r0, r0, r1
 df0:	00000001 	andeq	r0, r0, r1
 df4:	00000001 	andeq	r0, r0, r1
 df8:	00000001 	andeq	r0, r0, r1
 dfc:	00000001 	andeq	r0, r0, r1
 e00:	08002280 	stmdaeq	r0, {r7, r9, sp}
 e04:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
 e08:	00000001 	andeq	r0, r0, r1
 e0c:	00000001 	andeq	r0, r0, r1
 e10:	00000001 	andeq	r0, r0, r1
 e14:	00000001 	andeq	r0, r0, r1
 e18:	00000001 	andeq	r0, r0, r1
 e1c:	00000001 	andeq	r0, r0, r1
 e20:	08002290 	stmdaeq	r0, {r4, r7, r9, sp}
 e24:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
 e28:	00000001 	andeq	r0, r0, r1
 e2c:	00000001 	andeq	r0, r0, r1
 e30:	080022ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sp}
 e34:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
 e38:	080022de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, r9, sp}
 e3c:	08002310 	stmdaeq	r0, {r4, r8, r9, sp}
 e40:	00000001 	andeq	r0, r0, r1
 e44:	00000001 	andeq	r0, r0, r1
 e48:	00000001 	andeq	r0, r0, r1
 e4c:	00000001 	andeq	r0, r0, r1
 e50:	00000001 	andeq	r0, r0, r1
 e54:	00000001 	andeq	r0, r0, r1
 e58:	08002310 	stmdaeq	r0, {r4, r8, r9, sp}
 e5c:	08002336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sp}
 e60:	08002336 	stmdaeq	r0, {r1, r2, r4, r5, r8, r9, sp}
 e64:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
 e68:	00000001 	andeq	r0, r0, r1
 e6c:	00000001 	andeq	r0, r0, r1
 e70:	00000001 	andeq	r0, r0, r1
 e74:	00000001 	andeq	r0, r0, r1
 e78:	0800235c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sp}
 e7c:	0800237c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sp}
 e80:	00000001 	andeq	r0, r0, r1
 e84:	00000001 	andeq	r0, r0, r1
 e88:	00000001 	andeq	r0, r0, r1
 e8c:	00000001 	andeq	r0, r0, r1
 e90:	00000001 	andeq	r0, r0, r1
 e94:	00000001 	andeq	r0, r0, r1
 e98:	00000001 	andeq	r0, r0, r1
 e9c:	00000001 	andeq	r0, r0, r1
 ea0:	00000001 	andeq	r0, r0, r1
 ea4:	00000001 	andeq	r0, r0, r1
 ea8:	00000001 	andeq	r0, r0, r1
 eac:	00000001 	andeq	r0, r0, r1
 eb0:	00000001 	andeq	r0, r0, r1
 eb4:	00000001 	andeq	r0, r0, r1
 eb8:	00000001 	andeq	r0, r0, r1
 ebc:	00000001 	andeq	r0, r0, r1
 ec0:	00000001 	andeq	r0, r0, r1
 ec4:	00000001 	andeq	r0, r0, r1
 ec8:	0800237c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sp}
 ecc:	080023a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sp}
 ed0:	080023a2 	stmdaeq	r0, {r1, r5, r7, r8, r9, sp}
 ed4:	080023c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sp}
 ed8:	00000001 	andeq	r0, r0, r1
 edc:	00000001 	andeq	r0, r0, r1
 ee0:	00000001 	andeq	r0, r0, r1
 ee4:	00000001 	andeq	r0, r0, r1
 ee8:	080023c8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sp}
 eec:	080023e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sp}
 ef0:	080023e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, sp}
 ef4:	08002408 	stmdaeq	r0, {r3, sl, sp}
 ef8:	08002408 	stmdaeq	r0, {r3, sl, sp}
 efc:	08002428 	stmdaeq	r0, {r3, r5, sl, sp}
 f00:	08002428 	stmdaeq	r0, {r3, r5, sl, sp}
 f04:	08002448 	stmdaeq	r0, {r3, r6, sl, sp}
 f08:	08002448 	stmdaeq	r0, {r3, r6, sl, sp}
 f0c:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
 f10:	00000001 	andeq	r0, r0, r1
 f14:	00000001 	andeq	r0, r0, r1
 f18:	08002464 	stmdaeq	r0, {r2, r5, r6, sl, sp}
 f1c:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
 f20:	00000001 	andeq	r0, r0, r1
 f24:	00000001 	andeq	r0, r0, r1
 f28:	080024a4 	stmdaeq	r0, {r2, r5, r7, sl, sp}
 f2c:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
 f30:	00000001 	andeq	r0, r0, r1
 f34:	00000001 	andeq	r0, r0, r1
 f38:	00000001 	andeq	r0, r0, r1
 f3c:	00000001 	andeq	r0, r0, r1
 f40:	00000001 	andeq	r0, r0, r1
 f44:	00000001 	andeq	r0, r0, r1
 f48:	00000001 	andeq	r0, r0, r1
 f4c:	00000001 	andeq	r0, r0, r1
 f50:	00000001 	andeq	r0, r0, r1
 f54:	00000001 	andeq	r0, r0, r1
 f58:	00000001 	andeq	r0, r0, r1
 f5c:	00000001 	andeq	r0, r0, r1
 f60:	00000001 	andeq	r0, r0, r1
 f64:	00000001 	andeq	r0, r0, r1
 f68:	00000001 	andeq	r0, r0, r1
 f6c:	00000001 	andeq	r0, r0, r1
 f70:	00000001 	andeq	r0, r0, r1
 f74:	00000001 	andeq	r0, r0, r1
 f78:	00000001 	andeq	r0, r0, r1
 f7c:	00000001 	andeq	r0, r0, r1
 f80:	00000001 	andeq	r0, r0, r1
 f84:	00000001 	andeq	r0, r0, r1
 f88:	00000001 	andeq	r0, r0, r1
 f8c:	00000001 	andeq	r0, r0, r1
 f90:	00000001 	andeq	r0, r0, r1
 f94:	00000001 	andeq	r0, r0, r1
 f98:	080024c4 	stmdaeq	r0, {r2, r6, r7, sl, sp}
 f9c:	080024ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, sl, sp}
	...
 fa8:	080024d0 	stmdaeq	r0, {r4, r6, r7, sl, sp}
 fac:	080024f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp}
 fb0:	080024f0 	stmdaeq	r0, {r4, r5, r6, r7, sl, sp}
 fb4:	08002514 	stmdaeq	r0, {r2, r4, r8, sl, sp}
	...
 fc0:	08002514 	stmdaeq	r0, {r2, r4, r8, sl, sp}
 fc4:	08002680 	stmdaeq	r0, {r7, r9, sl, sp}
 fc8:	00000001 	andeq	r0, r0, r1
 fcc:	00000001 	andeq	r0, r0, r1
	...
