TimeQuest Timing Analyzer report for Synthesizer
Fri May 25 08:50:34 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 15. Slow Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 16. Slow Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50'
 18. Slow Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 32. Fast Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 33. Fast Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 34. Fast Model Minimum Pulse Width: 'CLOCK_50'
 35. Fast Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Synthesizer                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; Clock Name                                                                           ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                  ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+
; CLOCK_50                                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                             ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] } ;
+--------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                                              ;
+-------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                           ; Note                                                          ;
+-------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 170.59 MHz  ; 170.59 MHz      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;                                                               ;
; 1158.75 MHz ; 380.08 MHz      ; CLOCK_50                                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                                      ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.862 ; -382.105      ;
; CLOCK_50                                                                             ; 0.137  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -2.695 ; -2.695        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.445  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.799 ; -232.964      ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                                   ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.535 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.631 ; -4.075        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.611 ; -163.748      ;
+--------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -4.862 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.900      ;
; -4.712 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.750      ;
; -4.688 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.726      ;
; -4.687 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.725      ;
; -4.616 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.654      ;
; -4.538 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.576      ;
; -4.537 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.575      ;
; -4.442 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.480      ;
; -4.441 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.479      ;
; -4.096 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 5.134      ;
; -3.922 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 4.960      ;
; -3.921 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 4.959      ;
; -3.884 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 4.929      ;
; -3.884 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 4.929      ;
; -3.807 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 4.852      ;
; -3.807 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 4.852      ;
; -3.662 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 4.707      ;
; -3.662 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 4.707      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[8]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[12]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.629 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.675      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[8]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[12]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.552 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.598      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.527 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.563      ;
; -3.526 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; i2c_master:inst_i2c_master|data[0]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.568      ;
; -3.525 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; i2c_master:inst_i2c_master|data[3]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.567      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.518 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.554      ;
; -3.517 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.559      ;
; -3.517 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.559      ;
; -3.513 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 4.548      ;
; -3.510 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; i2c_master:inst_i2c_master|data[0]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.552      ;
; -3.504 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 4.539      ;
; -3.488 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; i2c_master:inst_i2c_master|data[4]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.530      ;
; -3.478 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; i2c_master:inst_i2c_master|data[3]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.520      ;
; -3.465 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; i2c_master:inst_i2c_master|data[0]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.507      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.464 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 4.500      ;
; -3.450 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 4.485      ;
; -3.446 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; i2c_master:inst_i2c_master|data[1]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.488      ;
; -3.422 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; i2c_master:inst_i2c_master|data[2]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.004      ; 4.464      ;
; -3.407 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 4.453      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.137 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.901      ;
; 0.307 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 2.947 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 0.500        ; 2.863      ; 0.731      ;
; 3.447 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 1.000        ; 2.863      ; 0.731      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.695 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 0.000        ; 2.863      ; 0.731      ;
; -2.195 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; -0.500       ; 2.863      ; 0.731      ;
; 0.445  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.615  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                           ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                           ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                          ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|sda                                                                                                                     ; i2c_master:inst_i2c_master|sda                                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|ack                                                                                                                     ; i2c_master:inst_i2c_master|ack                                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                  ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                               ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                   ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; i2c_master:inst_i2c_master|scl                                                                                                                     ; i2c_master:inst_i2c_master|scl                                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[2]                                                            ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1]                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.897      ;
; 0.621 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                           ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; i2c_master:inst_i2c_master|ack                                                                                                                     ; i2c_master:inst_i2c_master|ack_error                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.626 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.912      ;
; 0.628 ; i2c_master:inst_i2c_master|data[21]                                                                                                                ; i2c_master:inst_i2c_master|data[22]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.630 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.919      ;
; 0.659 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.724 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[2]                                                            ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1]                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.010      ;
; 0.765 ; i2c_master:inst_i2c_master|data[12]                                                                                                                ; i2c_master:inst_i2c_master|data[13]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.051      ;
; 0.768 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.054      ;
; 0.770 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.056      ;
; 0.771 ; i2c_master:inst_i2c_master|data[5]                                                                                                                 ; i2c_master:inst_i2c_master|data[6]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.772 ; i2c_master:inst_i2c_master|data[7]                                                                                                                 ; i2c_master:inst_i2c_master|data[8]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.772 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.058      ;
; 0.773 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.773 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.774 ; i2c_master:inst_i2c_master|data[18]                                                                                                                ; i2c_master:inst_i2c_master|data[19]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.774 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.774 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.775 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.775 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.061      ;
; 0.776 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.776 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.062      ;
; 0.777 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.063      ;
; 0.778 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.779 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.065      ;
; 0.780 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.066      ;
; 0.783 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.069      ;
; 0.791 ; i2c_master:inst_i2c_master|write_done                                                                                                              ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.077      ;
; 0.799 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                               ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.085      ;
; 0.811 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.001     ; 1.096      ;
; 0.813 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; i2c_master:inst_i2c_master|data[22]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.099      ;
; 0.816 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; i2c_master:inst_i2c_master|data[23]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.102      ;
; 0.820 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; i2c_master:inst_i2c_master|data[21]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.106      ;
; 0.853 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.002      ; 1.141      ;
; 0.857 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.143      ;
; 0.864 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.150      ;
; 0.875 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                           ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.161      ;
; 0.934 ; i2c_master:inst_i2c_master|data[6]                                                                                                                 ; i2c_master:inst_i2c_master|data[7]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.220      ;
; 0.936 ; i2c_master:inst_i2c_master|data[14]                                                                                                                ; i2c_master:inst_i2c_master|data[15]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.222      ;
; 0.955 ; i2c_master:inst_i2c_master|write_done                                                                                                              ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.241      ;
; 0.961 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.001     ; 1.246      ;
; 0.963 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.249      ;
; 0.965 ; i2c_master:inst_i2c_master|data[17]                                                                                                                ; i2c_master:inst_i2c_master|data[18]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.251      ;
; 0.968 ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                          ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.258      ;
; 0.975 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1]                                                            ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.261      ;
; 0.979 ; i2c_master:inst_i2c_master|data[15]                                                                                                                ; i2c_master:inst_i2c_master|data[16]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; i2c_master:inst_i2c_master|data[16]                                                                                                                ; i2c_master:inst_i2c_master|data[17]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.266      ;
; 0.981 ; i2c_master:inst_i2c_master|data[22]                                                                                                                ; i2c_master:inst_i2c_master|data[23]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.267      ;
; 0.982 ; i2c_master:inst_i2c_master|data[13]                                                                                                                ; i2c_master:inst_i2c_master|data[14]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.268      ;
; 0.992 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.278      ;
; 0.993 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.279      ;
; 0.996 ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                        ; i2c_master:inst_i2c_master|sda                                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.282      ;
; 0.998 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 1.284      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.008     ; 2.829      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.831      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 2.833      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.799 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.832      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 2.833      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 2.833      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 2.833      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 2.833      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 2.833      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 2.833      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 2.833      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 2.833      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.798 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.830      ;
; -1.785 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.817      ;
; -1.785 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.010     ; 2.812      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.010     ; 2.812      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.010     ; 2.812      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.010     ; 2.812      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 2.813      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 2.813      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.010     ; 2.812      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.011     ; 2.811      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 2.813      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 2.813      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 2.813      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 2.813      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 2.813      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
; -1.784 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 2.817      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 2.809      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 2.809      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 2.809      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.012     ; 2.809      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.535 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.013     ; 2.808      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 2.812      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 2.812      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 2.812      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 2.812      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 2.812      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 2.811      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 2.811      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.005     ; 2.817      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 2.812      ;
; 2.536 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 2.813      ;
; 2.537 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.817      ;
; 2.537 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.817      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 2.833      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 2.833      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 2.833      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 2.833      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 2.833      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 2.833      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 2.833      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 2.833      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.550 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.830      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.008     ; 2.829      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 2.831      ;
; 2.551 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 2.833      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[0]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[0]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[1]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[1]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[2]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[2]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[3]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[3]                                                                                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                           ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.147 ; 4.147 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 6.639 ; 6.639 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.664 ; 4.664 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.858 ; 3.858 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.664 ; 4.664 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.905 ; 3.905 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.824 ; 3.824 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.775 ; 3.775 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.905 ; 3.905 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                              ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -3.634 ; -3.634 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -5.385 ; -5.385 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -3.610 ; -3.610 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -3.610 ; -3.610 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.416 ; -4.416 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.728 ; -0.728 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.977 ; -0.977 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.921 ; -0.921 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.728 ; -0.728 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                  ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 6.790 ; 6.790 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.030 ; 7.030 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.633 ; 7.633 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 6.804 ; 6.804 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.574 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.273 ; 8.273 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.628 ; 8.628 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 4.574 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                          ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 6.790 ; 6.790 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.030 ; 7.030 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.433 ; 7.433 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 6.804 ; 6.804 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.574 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.273 ; 8.273 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.628 ; 8.628 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 4.574 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                                      ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.150 ; -77.031       ;
; CLOCK_50                                                                             ; 0.641  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                                       ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.725 ; -1.725        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.215  ; 0.000         ;
+--------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                                   ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.732 ; -94.335       ;
+--------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                                   ;
+--------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------+-------+---------------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.598 ; 0.000         ;
+--------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                                        ;
+--------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                             ; -1.380 ; -3.380        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -0.500 ; -134.000      ;
+--------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                           ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.150 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.182      ;
; -1.111 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.143      ;
; -1.107 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.139      ;
; -1.107 ; codec_control:inst_codec_control|reg[0]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.139      ;
; -1.068 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.100      ;
; -1.068 ; codec_control:inst_codec_control|reg[2]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.100      ;
; -1.058 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.090      ;
; -1.015 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.047      ;
; -1.015 ; codec_control:inst_codec_control|reg[1]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 2.047      ;
; -0.929 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.968      ;
; -0.929 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.968      ;
; -0.905 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.944      ;
; -0.905 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.944      ;
; -0.867 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.899      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[8]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[12]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.837 ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.877      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.833 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.864      ;
; -0.831 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.870      ;
; -0.831 ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.007      ; 1.870      ;
; -0.826 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.856      ;
; -0.824 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.856      ;
; -0.824 ; codec_control:inst_codec_control|reg[3]                                                                                                             ; codec_control:inst_codec_control|reg[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.000      ; 1.856      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.817 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.848      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[5]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[6]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[7]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[8]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[11]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[12]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[13]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[14]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[15]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[16]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[17]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[18]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.813 ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; i2c_master:inst_i2c_master|data[19]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.008      ; 1.853      ;
; -0.810 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.840      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.797 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.001     ; 1.828      ;
; -0.790 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.820      ;
; -0.772 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[9]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.005      ; 1.809      ;
; -0.772 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; i2c_master:inst_i2c_master|data[10]                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; 0.005      ; 1.809      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
; -0.761 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.002     ; 1.791      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.641 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.391      ;
; 0.665 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 2.105 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 0.500        ; 1.799      ; 0.367      ;
; 2.605 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 1.000        ; 1.799      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.725 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; 0.000        ; 1.799      ; 0.367      ;
; -1.225 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50    ; -0.500       ; 1.799      ; 0.367      ;
; 0.215  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                           ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                           ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                          ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|sda                                                                                                                     ; i2c_master:inst_i2c_master|sda                                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|ack                                                                                                                     ; i2c_master:inst_i2c_master|ack                                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                  ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                               ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                   ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; i2c_master:inst_i2c_master|scl                                                                                                                     ; i2c_master:inst_i2c_master|scl                                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[2]                                                            ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1]                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.387      ;
; 0.239 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                           ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; i2c_master:inst_i2c_master|ack                                                                                                                     ; i2c_master:inst_i2c_master|ack_error                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; i2c_master:inst_i2c_master|data[21]                                                                                                                ; i2c_master:inst_i2c_master|data[22]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.399      ;
; 0.259 ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.411      ;
; 0.288 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; i2c_master:inst_i2c_master|data[5]                                                                                                                 ; i2c_master:inst_i2c_master|data[6]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.445      ;
; 0.293 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.445      ;
; 0.296 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.448      ;
; 0.303 ; i2c_master:inst_i2c_master|write_done                                                                                                              ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.455      ;
; 0.304 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.456      ;
; 0.314 ; i2c_master:inst_i2c_master|data[12]                                                                                                                ; i2c_master:inst_i2c_master|data[13]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.466      ;
; 0.314 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[2]                                                            ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1]                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.466      ;
; 0.315 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; i2c_master:inst_i2c_master|data[21]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.467      ;
; 0.319 ; i2c_master:inst_i2c_master|data[7]                                                                                                                 ; i2c_master:inst_i2c_master|data[8]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.471      ;
; 0.319 ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                            ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.001     ; 0.470      ;
; 0.322 ; i2c_master:inst_i2c_master|data[18]                                                                                                                ; i2c_master:inst_i2c_master|data[19]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.474      ;
; 0.324 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.001      ; 0.477      ;
; 0.326 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.483      ;
; 0.331 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                           ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.486      ;
; 0.336 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.488      ;
; 0.337 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; i2c_master:inst_i2c_master|data[23]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.489      ;
; 0.337 ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                        ; i2c_master:inst_i2c_master|data[22]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.489      ;
; 0.346 ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                               ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.498      ;
; 0.356 ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                          ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; i2c_master:inst_i2c_master|data[6]                                                                                                                 ; i2c_master:inst_i2c_master|data[7]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; i2c_master:inst_i2c_master|data[17]                                                                                                                ; i2c_master:inst_i2c_master|data[18]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; i2c_master:inst_i2c_master|data[14]                                                                                                                ; i2c_master:inst_i2c_master|data[15]                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                          ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_2|shiftreg[1]                                                            ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                          ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                          ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                          ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; i2c_master:inst_i2c_master|write_done                                                                                                              ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]   ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]  ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; 0.000      ; 0.522      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.760      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.005     ; 1.759      ;
; -0.732 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.758      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.007     ; 1.756      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.731 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.757      ;
; -0.719 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 1.742      ;
; -0.719 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.747      ;
; -0.719 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.004     ; 1.747      ;
; -0.719 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.009     ; 1.742      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.008     ; 1.742      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.008     ; 1.742      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.008     ; 1.742      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.008     ; 1.742      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.744      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.011     ; 1.739      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.744      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.011     ; 1.739      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.011     ; 1.739      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.010     ; 1.740      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.011     ; 1.739      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.010     ; 1.740      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.010     ; 1.740      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.011     ; 1.739      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.744      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.006     ; 1.744      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.007     ; 1.743      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.007     ; 1.743      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.007     ; 1.743      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 1.747      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 1.747      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 1.747      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 1.747      ;
; -0.718 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.000        ; -0.003     ; 1.747      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                             ; Launch Clock                                                                         ; Latch Clock                                                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[1]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.008     ; 1.742      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[2]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.008     ; 1.742      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[3]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.008     ; 1.742      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_divider[4]                                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.008     ; 1.742      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[0]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.744      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[0]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_mask[1]                                                                                                              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.744      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[2]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|clk_edge_mask[1]                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 1.740      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_ACK_BYTE                                                                                                     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[0]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 1.740      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|byte_count[1]                                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 1.740      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_NEXT_BYTE                                                                                           ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|write_done                                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.744      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.744      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[3]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.007     ; 1.743      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.007     ; 1.743      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[2]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.007     ; 1.743      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[0]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[1]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[2]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[3]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[4]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[5]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[6]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[7]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[8]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[11]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[12]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[13]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[14]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[15]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[16]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[17]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[18]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[19]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[20]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[21]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[22]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[23]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|sda                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 1.740      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|ack_error                                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 1.740      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.744      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|reg[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.007     ; 1.743      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.744      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_STOP                                                                                                ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_STOP                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_IDLE                                                                                                         ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_WAIT_FOR_START                                                                                               ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.011     ; 1.739      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_START                                                                                                        ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.010     ; 1.740      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|fsm_state.S_SEND_BYTE                                                                                                    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.003     ; 1.747      ;
; 1.598 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|scl                                                                                                                      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.744      ;
; 1.599 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[0]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 1.742      ;
; 1.599 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[9]                                                                                                                  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.747      ;
; 1.599 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|data[10]                                                                                                                 ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.747      ;
; 1.599 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; i2c_master:inst_i2c_master|bit_count[1]                                                                                                             ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.009     ; 1.742      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.007     ; 1.756      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.611 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.757      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.006     ; 1.758      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
; 1.612 ; infrastructure_block:inst_infrastructure_block|sync_block:inst_sync_block_1|shiftreg[1] ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.000        ; -0.004     ; 1.760      ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[0]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_infrastructure_block|inst_takt_teiler|count[1]|clk                              ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]'                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                ; Clock Edge ; Target                                                                                                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_IDLE                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_START_WRITE                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|fsm_state.S_WAIT                                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[0]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[0]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[1]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[1]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[2]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[2]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[3]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; codec_control:inst_codec_control|reg[3]                                                                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|bclk_gen:inst_bclk_gen|count              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|frame_decoder:inst_frame_decoder|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_left|shiftreg[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[10]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[11]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[12]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[13]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[14]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[15]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[5]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[6]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[7]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[8]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|p2s_register:inst_p2s_right|shiftreg[9]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; Rise       ; digital_audio_interface_driver_top:inst_digital_audio_interface_driver_top|i2s_master_top:inst_i2s_master|s2p_register:inst_s2p_left|shiftreg[11]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                           ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.969 ; 1.969 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.028 ; 3.028 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.221 ; 2.221 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.876 ; 1.876 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.221 ; 2.221 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.009 ; 1.009 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.990 ; 0.990 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.959 ; 0.959 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 1.009 ; 1.009 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                              ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.757 ; -1.757 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.548 ; -2.548 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.756 ; -1.756 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.756 ; -1.756 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.101 ; -2.101 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.209  ; 0.209  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.082  ; 0.082  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.128  ; 0.128  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.209  ; 0.209  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                  ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.610 ; 3.610 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.698 ; 3.698 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.905 ; 3.905 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.623 ; 3.623 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.198 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.290 ; 4.290 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.440 ; 4.440 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.198 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                          ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.610 ; 3.610 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.698 ; 3.698 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.827 ; 3.827 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.623 ; 3.623 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.198 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.290 ; 4.290 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.440 ; 4.440 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.198 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                                                                 ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                      ; -4.862   ; -2.695 ; -1.799   ; 1.598   ; -1.631              ;
;  CLOCK_50                                                                             ; 0.137    ; -2.695 ; N/A      ; N/A     ; -1.631              ;
;  infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -4.862   ; 0.215  ; -1.799   ; 1.598   ; -0.611              ;
; Design-wide TNS                                                                       ; -382.105 ; -2.695 ; -232.964 ; 0.0     ; -167.823            ;
;  CLOCK_50                                                                             ; 0.000    ; -2.695 ; N/A      ; N/A     ; -4.075              ;
;  infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -382.105 ; 0.000  ; -232.964 ; 0.000   ; -163.748            ;
+---------------------------------------------------------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                           ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.147 ; 4.147 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 6.639 ; 6.639 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.664 ; 4.664 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.858 ; 3.858 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.664 ; 4.664 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.905 ; 3.905 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.824 ; 3.824 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.775 ; 3.775 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.905 ; 3.905 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                              ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port  ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.757 ; -1.757 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT   ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.548 ; -2.548 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; KEY[*]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.756 ; -1.756 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[0]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -1.756 ; -1.756 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  KEY[1]    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; -2.101 ; -2.101 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; SW[*]      ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.209  ; 0.209  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[0]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.082  ; 0.082  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[1]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.128  ; 0.128  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
;  SW[2]     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 0.209  ; 0.209  ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                  ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 6.790 ; 6.790 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.030 ; 7.030 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 7.633 ; 7.633 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 6.804 ; 6.804 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.574 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.273 ; 8.273 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 8.628 ; 8.628 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 4.574 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                          ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port   ; Clock Port                                                                           ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; AUD_ADCLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.610 ; 3.610 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_BCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.698 ; 3.698 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACDAT  ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.827 ; 3.827 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_DACLRCK ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 3.623 ; 3.623 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2.198 ;       ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SCLK    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.290 ; 4.290 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; I2C_SDAT    ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 4.440 ; 4.440 ; Rise       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
; AUD_XCK     ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;       ; 2.198 ; Fall       ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ;
+-------------+--------------------------------------------------------------------------------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                             ; CLOCK_50                                                                             ; 2        ; 0        ; 0        ; 0        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; 1        ; 1        ; 0        ; 0        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2702     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                                             ; CLOCK_50                                                                             ; 2        ; 0        ; 0        ; 0        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; CLOCK_50                                                                             ; 1        ; 1        ; 0        ; 0        ;
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 2702     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 130      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                           ; To Clock                                                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] ; 130      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 92    ; 92   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 25 08:50:29 2018
Info: Command: quartus_sta Synthesizer -c Synthesizer
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Synthesizer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1]
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.862
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.862      -382.105 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
    Info (332119):     0.137         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -2.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.695        -2.695 CLOCK_50 
    Info (332119):     0.445         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case recovery slack is -1.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.799      -232.964 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case removal slack is 2.535
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.535         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631        -4.075 CLOCK_50 
    Info (332119):    -0.611      -163.748 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.150
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.150       -77.031 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
    Info (332119):     0.641         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.725        -1.725 CLOCK_50 
    Info (332119):     0.215         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case recovery slack is -0.732
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.732       -94.335 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case removal slack is 1.598
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.598         0.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -3.380 CLOCK_50 
    Info (332119):    -0.500      -134.000 infrastructure_block:inst_infrastructure_block|takt_teiler:inst_takt_teiler|count[1] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Fri May 25 08:50:34 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:02


