
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.241597                       # Number of seconds simulated
sim_ticks                                241597354500                       # Number of ticks simulated
final_tick                               241597354500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 163038                       # Simulator instruction rate (inst/s)
host_op_rate                                   312971                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              787789363                       # Simulator tick rate (ticks/s)
host_mem_usage                                 832480                       # Number of bytes of host memory used
host_seconds                                   306.68                       # Real time elapsed on the host
sim_insts                                    50000000                       # Number of instructions simulated
sim_ops                                      95981250                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          103936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       414951424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          415055360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       103936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        103936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    413848064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       413848064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           810452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              810655                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        808297                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             808297                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             430203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1717532979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1717963182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        430203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           430203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1712966042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1712966042                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1712966042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            430203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1717532979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3430929224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      810655                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     808297                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6485240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6466376                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              415055360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               413847104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               415055360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            413848064                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          133                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            405280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            405088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            405120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            405288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            405408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            405208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            405064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            405208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            405120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            405360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           405528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           405576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           405464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           405496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           405472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           405560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            403984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            403984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            404024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            404032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            404064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            403992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            403952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            403984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            404032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            404152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           404376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           404432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           404360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           404344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           404344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           404305                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  241597224500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6485240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6466376                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  810655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  810655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  810655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  810655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  810655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  810655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  810655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  810655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 159479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 230598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 279819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 281049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 281277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 282645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 284109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 288719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 290334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 290355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 290359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 290363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 290363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 290364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 290365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 287344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 287346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 287341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 238117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 236883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                 236655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                 235286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                 233821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                 232232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  71137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1106660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    749.011375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   649.257123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.261881                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        37870      3.42%      3.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        36399      3.29%      6.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1698      0.15%      6.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       138333     12.50%     19.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       291850     26.37%     45.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13628      1.23%     46.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          653      0.06%     47.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17189      1.55%     48.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       569040     51.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1106660                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       287331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.570624                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.255889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.510957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        287323    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6400-6655            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        287331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       287331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      22.504919                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     22.374335                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.304183                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3242      1.13%      1.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%      1.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            47640     16.58%     17.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1463      0.51%     18.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1592      0.55%     18.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2594      0.90%     19.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1463      0.51%     20.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23           120214     41.84%     62.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24            85428     29.73%     91.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25            20661      7.19%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             3022      1.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        287331                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 326160827000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            447759077000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                32426200000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     50292.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69042.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1717.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1712.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1717.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1712.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        26.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   13.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       8.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.71                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  5958099                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5886840                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     149230.63                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4171441680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2276084250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             25284854400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            20943360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          15779599680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          86729932890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          68876318250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           224061591150                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            927.437915                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 112139824500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    8067280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  121390131500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4194718920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2288785125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             25298832000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            20957622480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          15779599680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          87619963095                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          68095598250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           224235119550                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            928.156132                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 110684045750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8067280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  122841806250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  108                       # Number of system calls
system.cpu.numCycles                        483194709                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000000                       # Number of instructions committed
system.cpu.committedOps                      95981250                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              95975785                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               51833393                       # Number of float alu accesses
system.cpu.num_func_calls                        7602                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      6532565                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     95975785                       # number of integer instructions
system.cpu.num_fp_insts                      51833393                       # number of float instructions
system.cpu.num_int_register_reads           219093278                       # number of times the integer registers were read
system.cpu.num_int_register_writes           37404612                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             51836929                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                4221                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             34496135                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            29304313                       # number of times the CC registers were written
system.cpu.num_mem_refs                      53378424                       # number of memory refs
system.cpu.num_load_insts                     1350127                       # Number of load instructions
system.cpu.num_store_insts                   52028297                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  483194709                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           6543945                       # Number of branches fetched
system.cpu.op_class::No_OpClass                  1613      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  42596797     44.38%     44.38% # Class of executed instruction
system.cpu.op_class::IntMult                      725      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     44.38% # Class of executed instruction
system.cpu.op_class::FloatAdd                    3670      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     44.39% # Class of executed instruction
system.cpu.op_class::MemRead                  1350127      1.41%     45.79% # Class of executed instruction
system.cpu.op_class::MemWrite                52028297     54.21%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   95981250                       # Class of executed instruction
system.cpu.dcache.tags.replacements            810212                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.037043                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52567966                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            810468                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.861248                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        7399934500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.037043                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996238                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996238                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         107567336                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        107567336                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1349976                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1349976                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     51217990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       51217990                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      52567966                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         52567966                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     52567966                       # number of overall hits
system.cpu.dcache.overall_hits::total        52567966                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          152                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       810316                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       810316                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       810468                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         810468                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       810468                       # number of overall misses
system.cpu.dcache.overall_misses::total        810468                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     20186000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20186000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 112543090500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 112543090500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 112563276500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 112563276500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 112563276500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 112563276500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1350128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1350128                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     52028306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     52028306                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     53378434                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     53378434                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     53378434                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     53378434                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015575                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.015575                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.015183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015183                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.015183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015183                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 132802.631579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 132802.631579                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 138887.903608                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 138887.903608                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 138886.762340                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 138886.762340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 138886.762340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 138886.762340                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       810104                       # number of writebacks
system.cpu.dcache.writebacks::total            810104                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          152                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          152                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       810316                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       810316                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       810468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       810468                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       810468                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       810468                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20034000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 111732774500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 111732774500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 111752808500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 111752808500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 111752808500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 111752808500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015575                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015575                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015183                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015183                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015183                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015183                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 131802.631579                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 131802.631579                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 137887.903608                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 137887.903608                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 137886.762340                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 137886.762340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 137886.762340                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 137886.762340                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                59                       # number of replacements
system.cpu.icache.tags.tagsinuse           132.048585                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            70768301                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               236                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          299865.682203                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   132.048585                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.515815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.515815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         141537310                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        141537310                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     70768301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        70768301                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      70768301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         70768301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     70768301                       # number of overall hits
system.cpu.icache.overall_hits::total        70768301                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          236                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           236                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          236                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            236                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          236                       # number of overall misses
system.cpu.icache.overall_misses::total           236                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     27252500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27252500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     27252500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27252500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     27252500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27252500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     70768537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     70768537                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     70768537                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     70768537                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     70768537                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     70768537                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 115476.694915                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 115476.694915                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 115476.694915                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 115476.694915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 115476.694915                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 115476.694915                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           59                       # number of writebacks
system.cpu.icache.writebacks::total                59                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          236                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          236                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          236                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          236                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          236                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27016500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27016500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27016500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27016500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27016500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27016500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 114476.694915                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 114476.694915                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 114476.694915                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 114476.694915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 114476.694915                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 114476.694915                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    808630                       # number of replacements
system.l2.tags.tagsinuse                  1741.101373                       # Cycle average of tags in use
system.l2.tags.total_refs                         216                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    810422                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.000267                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1737.116068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          2.846049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          1.139256                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.848201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.850147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1446                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3241712                       # Number of tag accesses
system.l2.tags.data_accesses                  3241712                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       810104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           810104                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           59                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               59                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data              9                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 9                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    33                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    16                       # number of demand (read+write) hits
system.l2.demand_hits::total                       49                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   33                       # number of overall hits
system.l2.overall_hits::cpu.data                   16                       # number of overall hits
system.l2.overall_hits::total                      49                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           810309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              810309                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              203                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          143                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             143                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 203                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              810452                       # number of demand (read+write) misses
system.l2.demand_misses::total                 810655                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                203                       # number of overall misses
system.l2.overall_misses::cpu.data             810452                       # number of overall misses
system.l2.overall_misses::total                810655                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 110517112500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  110517112500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     26245500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26245500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     19629000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     19629000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26245500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  110536741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     110562987000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26245500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 110536741500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    110562987000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       810104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       810104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           59                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           59                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         810316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            810316                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            236                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           152                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               236                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            810468                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               810704                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              236                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           810468                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              810704                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999991                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.860169                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.860169                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.940789                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.940789                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.860169                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.999980                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999940                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.860169                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.999980                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999940                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 136388.849809                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136388.849809                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 129288.177340                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 129288.177340                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 137265.734266                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 137265.734266                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 129288.177340                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 136389.004531                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 136387.226379                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 129288.177340                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 136389.004531                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 136387.226379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               808297                       # number of writebacks
system.l2.writebacks::total                    808297                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       810309                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         810309                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          203                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          203                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          143                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          143                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         810452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            810655                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        810452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           810655                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 102414022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 102414022500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     24215500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24215500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     18199000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     18199000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     24215500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 102432221500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 102456437000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     24215500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 102432221500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 102456437000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999991                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.860169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.860169                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.940789                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.940789                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.860169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.999980                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999940                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.860169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.999980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999940                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 126388.849809                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 126388.849809                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 119288.177340                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119288.177340                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 127265.734266                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 127265.734266                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 119288.177340                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 126389.004531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 126387.226379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 119288.177340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 126389.004531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 126387.226379                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp                346                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       808297                       # Transaction distribution
system.membus.trans_dist::CleanEvict              133                       # Transaction distribution
system.membus.trans_dist::ReadExReq            810309                       # Transaction distribution
system.membus.trans_dist::ReadExResp           810309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           346                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2429740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2429740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2429740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    828903424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    828903424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               828903424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1619085                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1619085    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1619085                       # Request fanout histogram
system.membus.reqLayer2.occupancy         27484593000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization              11.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27028486750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.2                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1620975                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       810271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            220                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          219                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp               388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1618401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           59                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           810316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          810316                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           236                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          152                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2431147                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2431678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       151040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    829732864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              829883904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          808630                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1619334                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000137                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011761                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1619113     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    220      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1619334                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7291791500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2006000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6888978000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
