$date
	Fri Apr 22 10:35:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module branchTest $end
$var wire 1 ! BLT $end
$var wire 1 " BGE $end
$var reg 1 # Branch $end
$var reg 3 $ Funct [2:0] $end
$var reg 64 % Result [63:0] $end
$scope module b1 $end
$var wire 1 # Branch $end
$var wire 3 & Funct [2:0] $end
$var wire 64 ' Result [63:0] $end
$var reg 1 " BGE $end
$var reg 1 ! BLT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000000000000000000000000000000000000000000000000000100 '
b100 &
b1000000000000000000000000000000000000000000000000000000000000100 %
b100 $
1#
0"
1!
$end
#5
0!
b100 %
b100 '
#10
1"
b101 $
b101 &
#15
0"
b1000000000000000000000000000000000000000000000000000000000000100 %
b1000000000000000000000000000000000000000000000000000000000000100 '
#20
1!
b100 $
b100 &
#25
0!
0#
#30
b101 $
b101 &
