Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 21 23:47:09 2025
| Host         : DESKTOP-LCS45AM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dino_top_timing_summary_routed.rpt -pb dino_top_timing_summary_routed.pb -rpx dino_top_timing_summary_routed.rpx -warn_on_violation
| Design       : dino_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 45 register/latch pins with no clock driven by root clock pin: B/clk1/out_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: display_inst/clk_divider_reg[15]/Q (HIGH)

 There are 220 register/latch pins with no clock driven by root clock pin: pclk_gen/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 773 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.832        0.000                      0                  301        0.028        0.000                      0                  301        4.500        0.000                       0                   222  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.832        0.000                      0                  301        0.028        0.000                      0                  301        4.500        0.000                       0                   222  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.854ns (23.669%)  route 2.754ns (76.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.559     8.688    kbd_decoder/key
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.439    14.780    kbd_decoder/pb_in_delay_reg
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[0]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.413    14.520    kbd_decoder/key_reg[0]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.854ns (23.669%)  route 2.754ns (76.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.559     8.688    kbd_decoder/key
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.439    14.780    kbd_decoder/pb_in_delay_reg
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[1]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.413    14.520    kbd_decoder/key_reg[1]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.854ns (23.669%)  route 2.754ns (76.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.559     8.688    kbd_decoder/key
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.439    14.780    kbd_decoder/pb_in_delay_reg
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[2]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.413    14.520    kbd_decoder/key_reg[2]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.854ns (23.669%)  route 2.754ns (76.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.559     8.688    kbd_decoder/key
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.439    14.780    kbd_decoder/pb_in_delay_reg
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[3]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.413    14.520    kbd_decoder/key_reg[3]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 0.854ns (23.669%)  route 2.754ns (76.331%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.559     8.688    kbd_decoder/key
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.439    14.780    kbd_decoder/pb_in_delay_reg
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[6]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X36Y34         FDCE (Setup_fdce_C_CE)      -0.413    14.520    kbd_decoder/key_reg[6]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.184ns (28.885%)  route 2.915ns (71.115%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.561     5.082    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X43Y36         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDCE (Prop_fdce_C_Q)         0.456     5.538 r  kbd_decoder/inst/Ps2Interface_i/counter_reg[0]/Q
                         net (fo=4, routed)           0.836     6.374    kbd_decoder/inst/Ps2Interface_i/counter[0]
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124     6.498 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3/O
                         net (fo=2, routed)           0.561     7.059    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_3_n_0
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.124     7.183 r  kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2/O
                         net (fo=3, routed)           0.763     7.945    kbd_decoder/inst/Ps2Interface_i/FSM_onehot_state[14]_i_2_n_0
    SLICE_X39Y37         LUT4 (Prop_lut4_I0_O)        0.153     8.098 f  kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2/O
                         net (fo=14, routed)          0.756     8.854    kbd_decoder/inst/Ps2Interface_i/counter[13]_i_2_n_0
    SLICE_X44Y38         LUT4 (Prop_lut4_I0_O)        0.327     9.181 r  kbd_decoder/inst/Ps2Interface_i/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.181    kbd_decoder/inst/Ps2Interface_i/counter[6]_i_1_n_0
    SLICE_X44Y38         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.445    14.786    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X44Y38         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/counter_reg[6]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X44Y38         FDCE (Setup_fdce_C_D)        0.032    15.043    kbd_decoder/inst/Ps2Interface_i/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.854ns (24.074%)  route 2.693ns (75.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.499     8.628    kbd_decoder/key
    SLICE_X37Y34         FDCE                                         r  kbd_decoder/key_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.439    14.780    kbd_decoder/pb_in_delay_reg
    SLICE_X37Y34         FDCE                                         r  kbd_decoder/key_reg[4]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X37Y34         FDCE (Setup_fdce_C_CE)      -0.413    14.520    kbd_decoder/key_reg[4]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.854ns (24.074%)  route 2.693ns (75.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.499     8.628    kbd_decoder/key
    SLICE_X37Y34         FDCE                                         r  kbd_decoder/key_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.439    14.780    kbd_decoder/pb_in_delay_reg
    SLICE_X37Y34         FDCE                                         r  kbd_decoder/key_reg[5]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X37Y34         FDCE (Setup_fdce_C_CE)      -0.413    14.520    kbd_decoder/key_reg[5]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.854ns (24.074%)  route 2.693ns (75.926%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.499     8.628    kbd_decoder/key
    SLICE_X37Y34         FDCE                                         r  kbd_decoder/key_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.439    14.780    kbd_decoder/pb_in_delay_reg
    SLICE_X37Y34         FDCE                                         r  kbd_decoder/key_reg[7]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X37Y34         FDCE (Setup_fdce_C_CE)      -0.413    14.520    kbd_decoder/key_reg[7]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 kbd_decoder/inst/key_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.854ns (23.383%)  route 2.798ns (76.617%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.559     5.080    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  kbd_decoder/inst/key_in_reg[3]/Q
                         net (fo=2, routed)           1.090     6.626    kbd_decoder/inst/key_in[3]
    SLICE_X37Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.750 f  kbd_decoder/inst/FSM_sequential_state[0]_i_3__0/O
                         net (fo=1, routed)           0.350     7.100    kbd_decoder/inst/FSM_sequential_state[0]_i_3__0_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I4_O)        0.124     7.224 f  kbd_decoder/inst/FSM_sequential_state[0]_i_2__0/O
                         net (fo=5, routed)           0.755     7.979    kbd_decoder/inst/FSM_sequential_state[0]_i_2__0_n_0
    SLICE_X35Y34         LUT3 (Prop_lut3_I0_O)        0.150     8.129 r  kbd_decoder/inst/key[9]_i_1/O
                         net (fo=10, routed)          0.604     8.733    kbd_decoder/key
    SLICE_X34Y34         FDCE                                         r  kbd_decoder/key_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         1.438    14.779    kbd_decoder/pb_in_delay_reg
    SLICE_X34Y34         FDCE                                         r  kbd_decoder/key_reg[8]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X34Y34         FDCE (Setup_fdce_C_CE)      -0.377    14.642    kbd_decoder/key_reg[8]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  5.909    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/valid_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.784%)  route 0.195ns (51.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.559     1.442    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X36Y35         FDCE                                         r  kbd_decoder/inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  kbd_decoder/inst/valid_reg/Q
                         net (fo=5, routed)           0.195     1.778    kbd_decoder/inst/valid
    SLICE_X35Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.823 r  kbd_decoder/inst/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.823    kbd_decoder/state__1[1]
    SLICE_X35Y34         FDCE                                         r  kbd_decoder/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.825     1.952    kbd_decoder/pb_in_delay_reg
    SLICE_X35Y34         FDCE                                         r  kbd_decoder/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X35Y34         FDCE (Hold_fdce_C_D)         0.092     1.795    kbd_decoder/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/rx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/key_in_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.517%)  route 0.225ns (61.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.558     1.441    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X35Y36         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[7]/Q
                         net (fo=3, routed)           0.225     1.807    kbd_decoder/inst/rx_data[7]
    SLICE_X37Y33         FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.825     1.952    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X37Y33         FDCE                                         r  kbd_decoder/inst/key_in_reg[7]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X37Y33         FDCE (Hold_fdce_C_D)         0.070     1.773    kbd_decoder/inst/key_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/key_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.759%)  route 0.203ns (52.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.558     1.441    kbd_decoder/inst/ps2_data_out_reg
    SLICE_X35Y35         FDCE                                         r  kbd_decoder/inst/key_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd_decoder/inst/key_in_reg[1]/Q
                         net (fo=2, routed)           0.203     1.786    kbd_decoder/inst/key_in[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  kbd_decoder/inst/key[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    kbd_decoder/key0_in[1]
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.826     1.953    kbd_decoder/pb_in_delay_reg
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.091     1.795    kbd_decoder/key_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.022%)  route 0.192ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.559     1.442    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X36Y36         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[3]/Q
                         net (fo=3, routed)           0.192     1.762    kbd_decoder/inst/Ps2Interface_i/p_0_in[2]
    SLICE_X34Y36         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.826     1.953    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X34Y36         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)         0.010     1.714    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 kbd_decoder/inst/Ps2Interface_i/frame_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/inst/Ps2Interface_i/rx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.128ns (40.479%)  route 0.188ns (59.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.559     1.442    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X36Y36         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDCE (Prop_fdce_C_Q)         0.128     1.570 r  kbd_decoder/inst/Ps2Interface_i/frame_reg[2]/Q
                         net (fo=4, routed)           0.188     1.758    kbd_decoder/inst/Ps2Interface_i/p_0_in[1]
    SLICE_X34Y36         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.826     1.953    kbd_decoder/inst/Ps2Interface_i/ps2_data_out_reg_0
    SLICE_X34Y36         FDCE                                         r  kbd_decoder/inst/Ps2Interface_i/rx_data_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y36         FDCE (Hold_fdce_C_D)        -0.002     1.702    kbd_decoder/inst/Ps2Interface_i/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 kbd_decoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.187ns (42.054%)  route 0.258ns (57.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.558     1.441    kbd_decoder/pb_in_delay_reg
    SLICE_X35Y34         FDCE                                         r  kbd_decoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd_decoder/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.258     1.840    kbd_decoder/inst/Q[1]
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.046     1.886 r  kbd_decoder/inst/key[5]_i_1/O
                         net (fo=1, routed)           0.000     1.886    kbd_decoder/key0_in[5]
    SLICE_X37Y34         FDCE                                         r  kbd_decoder/key_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.826     1.953    kbd_decoder/pb_in_delay_reg
    SLICE_X37Y34         FDCE                                         r  kbd_decoder/key_reg[5]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y34         FDCE (Hold_fdce_C_D)         0.105     1.809    kbd_decoder/key_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.164%)  route 0.254ns (54.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.558     1.441    kbd_decoder/pb_in_delay_reg
    SLICE_X34Y34         FDCE                                         r  kbd_decoder/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  kbd_decoder/key_reg[8]/Q
                         net (fo=15, routed)          0.254     1.859    kbd_decoder/key_reg_n_0_[8]
    SLICE_X38Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  kbd_decoder/key_down[27]_i_1/O
                         net (fo=1, routed)           0.000     1.904    kbd_decoder/p_0_in[27]
    SLICE_X38Y33         FDCE                                         r  kbd_decoder/key_down_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.825     1.952    kbd_decoder/pb_in_delay_reg
    SLICE_X38Y33         FDCE                                         r  kbd_decoder/key_down_reg[27]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y33         FDCE (Hold_fdce_C_D)         0.121     1.824    kbd_decoder/key_down_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 kbd_decoder/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.187ns (41.032%)  route 0.269ns (58.968%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.558     1.441    kbd_decoder/pb_in_delay_reg
    SLICE_X35Y34         FDCE                                         r  kbd_decoder/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  kbd_decoder/FSM_sequential_state_reg[1]/Q
                         net (fo=16, routed)          0.269     1.851    kbd_decoder/inst/Q[1]
    SLICE_X36Y34         LUT2 (Prop_lut2_I0_O)        0.046     1.897 r  kbd_decoder/inst/key[2]_i_1/O
                         net (fo=1, routed)           0.000     1.897    kbd_decoder/key0_in[2]
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.826     1.953    kbd_decoder/pb_in_delay_reg
    SLICE_X36Y34         FDCE                                         r  kbd_decoder/key_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X36Y34         FDCE (Hold_fdce_C_D)         0.107     1.811    kbd_decoder/key_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 kbd_decoder/op/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[77]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.453%)  route 0.176ns (55.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.556     1.439    kbd_decoder/op/pb_in_delay_reg_1
    SLICE_X35Y32         FDRE                                         r  kbd_decoder/op/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  kbd_decoder/op/pb_out_reg/Q
                         net (fo=15, routed)          0.176     1.756    kbd_decoder/pulse_been_ready
    SLICE_X36Y31         FDCE                                         r  kbd_decoder/key_down_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.823     1.950    kbd_decoder/pb_in_delay_reg
    SLICE_X36Y31         FDCE                                         r  kbd_decoder/key_down_reg[77]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y31         FDCE (Hold_fdce_C_CE)       -0.039     1.662    kbd_decoder/key_down_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 kbd_decoder/key_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kbd_decoder/key_down_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.969%)  route 0.256ns (55.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.558     1.441    kbd_decoder/pb_in_delay_reg
    SLICE_X34Y34         FDCE                                         r  kbd_decoder/key_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y34         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  kbd_decoder/key_reg[8]/Q
                         net (fo=15, routed)          0.256     1.861    kbd_decoder/key_reg_n_0_[8]
    SLICE_X39Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.906 r  kbd_decoder/key_down[122]_i_1/O
                         net (fo=1, routed)           0.000     1.906    kbd_decoder/p_0_in[122]
    SLICE_X39Y33         FDCE                                         r  kbd_decoder/key_down_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=221, routed)         0.825     1.952    kbd_decoder/pb_in_delay_reg
    SLICE_X39Y33         FDCE                                         r  kbd_decoder/key_down_reg[122]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.092     1.795    kbd_decoder/key_down_reg[122]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   B/clk1/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   B/clk1/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   B/clk1/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   B/clk1/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   B/clk1/cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   B/clk1/cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y49   B/clk1/cnt_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y47   B/clk1/out_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y70    B/u1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B/clk1/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B/clk1/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B/clk1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   B/clk1/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   B/clk1/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   B/clk1/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y49   B/clk1/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   B/clk1/out_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   pclk_gen/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   pclk_gen/num_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72    B/u1/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72    B/u1/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    B/u1/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    B/u1/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73    B/u1/count_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73    B/u1/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y74    B/u1/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    B/u1/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y72    B/u1/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y72    B/u1/trig_reg/C



