#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:00:25 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Fri Jul 31 14:55:57 2015
# Process ID: 10212
# Log file: /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/xillydemo.vds
# Journal file: /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source xillydemo.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7vx485tffg1761-2
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# add_files -quiet /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/fifo_8x2048_synth_1/fifo_8x2048.dcp
# set_property used_in_implementation false [get_files /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/fifo_8x2048_synth_1/fifo_8x2048.dcp]
# add_files -quiet /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/fifo_32x512_synth_1/fifo_32x512.dcp
# set_property used_in_implementation false [get_files /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/fifo_32x512_synth_1/fifo_32x512.dcp]
# add_files -quiet /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/pcie_k7_vivado_synth_1/pcie_k7_vivado.dcp
# set_property used_in_implementation false [get_files /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/pcie_k7_vivado_synth_1/pcie_k7_vivado.dcp]
# read_verilog -library xil_defaultlib {
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillydemo.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus_core.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x_pipe_clock.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_sitodp_32ns_64_3.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fmul_32ns_32ns_32_3_max_dsp.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/fft_nrvs_two_arrays.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_sitofp_32ns_32_3.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fptrunc_64ns_32_3.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fadd_32ns_32ns_32_3_full_dsp.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fsub_32ns_32ns_32_3_full_dsp.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_ddiv_64ns_64ns_64_10.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_dmul_64ns_64ns_64_4_max_dsp.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_fpext_32ns_64_3.v
#   /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v
# }
# set_property edif_extra_search_paths /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/core [current_fileset]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.cache/wt [current_project]
# set_property parent.project_dir /home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado [current_project]
# synth_design -top xillydemo -part xc7vx485tffg1761-2
Command: synth_design -top xillydemo -part xc7vx485tffg1761-2

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 783.777 ; gain = 159.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xillydemo' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillydemo.v:1]
INFO: [Synth 8-638] synthesizing module 'xillybus' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v:3]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (1#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10382]
INFO: [Synth 8-638] synthesizing module 'pcie_k7_8x' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x.v:4]
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'pcie_k7_vivado' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/pcie_k7_vivado_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pcie_k7_vivado' (2#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/pcie_k7_vivado_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'pcie_k7_8x' (3#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x.v:4]
WARNING: [Synth 8-350] instance 'pcie' of module 'pcie_k7_8x' requires 167 connections, but only 94 given [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v:109]
INFO: [Synth 8-638] synthesizing module 'pcie_k7_8x_pipe_clock' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x_pipe_clock.v:3]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_k7_vivado_pipe_clock' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v:67]
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_CLK_SHARING_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 6'b001000 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10 - type: integer 
	Parameter CLKIN1_PERIOD bound to: 10 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter PCIE_GEN1_MODE bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v:137]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v:138]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v:139]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v:141]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v:142]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v:143]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (5#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
	Parameter PRESELECT_I0 bound to: FALSE - type: string 
	Parameter PRESELECT_I1 bound to: FALSE - type: string 
	Parameter IS_CE0_INVERTED bound to: 1'b0 
	Parameter IS_CE1_INVERTED bound to: 1'b0 
	Parameter IS_I0_INVERTED bound to: 1'b0 
	Parameter IS_I1_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE0_INVERTED bound to: 1'b0 
	Parameter IS_IGNORE1_INVERTED bound to: 1'b0 
	Parameter IS_S0_INVERTED bound to: 1'b0 
	Parameter IS_S1_INVERTED bound to: 1'b0 
	Parameter INIT_OUT bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (6#1) [/opt/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:660]
INFO: [Synth 8-256] done synthesizing module 'pcie_k7_vivado_pipe_clock' (7#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/vivado-essentials/pcie_k7_vivado_pipe_clock.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_k7_8x_pipe_clock' (8#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/vivado-essentials/pcie_k7_8x_pipe_clock.v:3]
WARNING: [Synth 8-350] instance 'pipe_clock' of module 'pcie_k7_8x_pipe_clock' requires 16 connections, but only 14 given [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v:235]
INFO: [Synth 8-638] synthesizing module 'xillybus_core' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus_core' (9#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus_core.v:1]
INFO: [Synth 8-256] done synthesizing module 'xillybus' (10#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillybus.v:3]
INFO: [Synth 8-638] synthesizing module 'fifo_32x512' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/fifo_32x512_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_32x512' (11#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/fifo_32x512_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'fifo_8x2048' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/fifo_8x2048_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'fifo_8x2048' (12#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.runs/synth_1/.Xil/Vivado-10212-cecaraw/realtime/fifo_8x2048_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 4'b0000 
	Parameter ap_ST_st2_fsm_1 bound to: 4'b0001 
	Parameter ap_ST_st3_fsm_2 bound to: 4'b0010 
	Parameter ap_ST_st4_fsm_3 bound to: 4'b0011 
	Parameter ap_ST_st5_fsm_4 bound to: 4'b0100 
	Parameter ap_ST_st6_fsm_5 bound to: 4'b0101 
	Parameter ap_ST_st7_fsm_6 bound to: 4'b0110 
	Parameter ap_ST_st8_fsm_7 bound to: 4'b0111 
	Parameter ap_ST_st9_fsm_8 bound to: 4'b1000 
	Parameter ap_ST_st10_fsm_9 bound to: 4'b1001 
	Parameter ap_ST_st11_fsm_10 bound to: 4'b1010 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv4_D bound to: 4'b1101 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_p_str3' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:43]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_p_str3_rom' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:9]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 14 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:24]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity xillybus_wrapper_p_str3_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:21]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_p_str3_rom' (13#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:9]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_p_str3' (14#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_p_str3.v:43]
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_a_real' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_a_real_ram' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v:22]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_a_real_ram' (15#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v:9]
INFO: [Synth 8-256] done synthesizing module 'xillybus_wrapper_a_real' (16#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_a_real.v:46]
INFO: [Synth 8-638] synthesizing module 'fft_nrvs_two_arrays' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/fft_nrvs_two_arrays.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 6'b000000 
	Parameter ap_ST_st2_fsm_1 bound to: 6'b000001 
	Parameter ap_ST_st3_fsm_2 bound to: 6'b000010 
	Parameter ap_ST_st4_fsm_3 bound to: 6'b000011 
	Parameter ap_ST_st5_fsm_4 bound to: 6'b000100 
	Parameter ap_ST_st6_fsm_5 bound to: 6'b000101 
	Parameter ap_ST_st7_fsm_6 bound to: 6'b000110 
	Parameter ap_ST_st8_fsm_7 bound to: 6'b000111 
	Parameter ap_ST_st9_fsm_8 bound to: 6'b001000 
	Parameter ap_ST_st10_fsm_9 bound to: 6'b001001 
	Parameter ap_ST_st11_fsm_10 bound to: 6'b001010 
	Parameter ap_ST_st12_fsm_11 bound to: 6'b001011 
	Parameter ap_ST_st13_fsm_12 bound to: 6'b001100 
	Parameter ap_ST_st14_fsm_13 bound to: 6'b001101 
	Parameter ap_ST_st15_fsm_14 bound to: 6'b001110 
	Parameter ap_ST_st16_fsm_15 bound to: 6'b001111 
	Parameter ap_ST_st17_fsm_16 bound to: 6'b010000 
	Parameter ap_ST_st18_fsm_17 bound to: 6'b010001 
	Parameter ap_ST_st19_fsm_18 bound to: 6'b010010 
	Parameter ap_ST_st20_fsm_19 bound to: 6'b010011 
	Parameter ap_ST_st21_fsm_20 bound to: 6'b010100 
	Parameter ap_ST_st22_fsm_21 bound to: 6'b010101 
	Parameter ap_ST_st23_fsm_22 bound to: 6'b010110 
	Parameter ap_ST_st24_fsm_23 bound to: 6'b010111 
	Parameter ap_ST_st25_fsm_24 bound to: 6'b011000 
	Parameter ap_ST_st26_fsm_25 bound to: 6'b011001 
	Parameter ap_ST_st27_fsm_26 bound to: 6'b011010 
	Parameter ap_ST_st28_fsm_27 bound to: 6'b011011 
	Parameter ap_ST_st29_fsm_28 bound to: 6'b011100 
	Parameter ap_ST_st30_fsm_29 bound to: 6'b011101 
	Parameter ap_ST_st31_fsm_30 bound to: 6'b011110 
	Parameter ap_ST_st32_fsm_31 bound to: 6'b011111 
	Parameter ap_ST_st33_fsm_32 bound to: 6'b100000 
	Parameter ap_ST_st34_fsm_33 bound to: 6'b100001 
	Parameter ap_ST_st35_fsm_34 bound to: 6'b100010 
	Parameter ap_ST_st36_fsm_35 bound to: 6'b100011 
	Parameter ap_ST_st37_fsm_36 bound to: 6'b100100 
	Parameter ap_ST_st38_fsm_37 bound to: 6'b100101 
	Parameter ap_ST_st39_fsm_38 bound to: 6'b100110 
	Parameter ap_ST_st40_fsm_39 bound to: 6'b100111 
	Parameter ap_ST_st41_fsm_40 bound to: 6'b101000 
	Parameter ap_ST_st42_fsm_41 bound to: 6'b101001 
	Parameter ap_ST_st43_fsm_42 bound to: 6'b101010 
	Parameter ap_ST_st44_fsm_43 bound to: 6'b101011 
	Parameter ap_ST_st45_fsm_44 bound to: 6'b101100 
	Parameter ap_ST_st46_fsm_45 bound to: 6'b101101 
	Parameter ap_ST_st47_fsm_46 bound to: 6'b101110 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv64_401921FB54442D18 bound to: 64'b0100000000011001001000011111101101010100010001000010110100011000 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_FFFFFFFF bound to: -1 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'sin_cos_range_redux_cordic' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 3'b000 
	Parameter ap_ST_st2_fsm_1 bound to: 3'b001 
	Parameter ap_ST_st3_fsm_2 bound to: 3'b010 
	Parameter ap_ST_st4_fsm_3 bound to: 3'b011 
	Parameter ap_ST_st5_fsm_4 bound to: 3'b100 
	Parameter ap_ST_st6_fsm_5 bound to: 3'b101 
	Parameter ap_ST_st7_fsm_6 bound to: 3'b110 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv79_0 bound to: 79'b0000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv79_9B74EDA8435E5A67F5F bound to: 79'b0001001101101110100111011011010100001000011010111100101101001100111111101011111 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv32_3F bound to: 63 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_const_lv12_C01 bound to: 12'b110000000001 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv12_C4D bound to: 12'b110001001101 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv25_0 bound to: 25'b0000000000000000000000000 
	Parameter ap_const_lv12_3FE bound to: 12'b001111111110 
	Parameter ap_const_lv32_83 bound to: 131 - type: integer 
	Parameter ap_const_lv32_FF bound to: 255 - type: integer 
	Parameter ap_const_lv125_0 bound to: 125'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_79 bound to: 121 - type: integer 
	Parameter ap_const_lv32_7A bound to: 122 - type: integer 
	Parameter ap_const_lv32_7C bound to: 124 - type: integer 
	Parameter ap_const_lv32_4D bound to: 77 - type: integer 
	Parameter ap_const_lv32_9B bound to: 155 - type: integer 
	Parameter ap_const_lv79_6487ED5110B4611A6263 bound to: 79'b1100100100001111110110101010001000100001011010001100001000110100110001001100011 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_4E bound to: 78 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv7_4E bound to: 7'b1001110 
	Parameter ap_const_lv7_1 bound to: 7'b0000001 
	Parameter ap_const_lv76_0 bound to: 76'b0000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv78_0 bound to: 78'b000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv78_20000000000000000000 bound to: 78'b100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv16_8000 bound to: 16'b1000000000000000 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_4C bound to: 76 - type: integer 
	Parameter ap_const_lv11_3FF bound to: 11'b01111111111 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv3_7 bound to: 3'b111 
	Parameter ap_const_lv11_7FF bound to: 11'b11111111111 
	Parameter ap_const_lv11_3E7 bound to: 11'b01111100111 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_7D bound to: 125 - type: integer 
	Parameter ap_const_lv64_8000000000000000 bound to: 64'b1000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv3_6 bound to: 3'b110 
	Parameter ap_const_lv3_5 bound to: 3'b101 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv3_3 bound to: 3'b011 
	Parameter ap_const_lv3_2 bound to: 3'b010 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv64_7FFFFFFFFFFFFFFF bound to: 64'b0111111111111111111111111111111111111111111111111111111111111111 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:43]
	Parameter DataWidth bound to: 256 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:9]
	Parameter DWIDTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:24]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:21]
INFO: [Synth 8-256] done synthesizing module 'sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V_rom' (17#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V' (18#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_ref_4oPi_table_256_V.v:43]
INFO: [Synth 8-638] synthesizing module 'sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:43]
	Parameter DataWidth bound to: 126 - type: integer 
	Parameter AddressRange bound to: 128 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:9]
	Parameter DWIDTH bound to: 126 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 128 - type: integer 
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file, ignoring [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:24]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
WARNING: [Synth 8-3848] Net ram in module/entity sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom does not have driver. [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:21]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V_rom' (19#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V' (20#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic_hls_cordic_ctab_table_128_V.v:43]
INFO: [Synth 8-638] synthesizing module 'big_mult_v3small_125_53_17_s' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 4'b0000 
	Parameter ap_ST_st2_fsm_1 bound to: 4'b0001 
	Parameter ap_ST_st3_fsm_2 bound to: 4'b0010 
	Parameter ap_ST_st4_fsm_3 bound to: 4'b0011 
	Parameter ap_ST_st5_fsm_4 bound to: 4'b0100 
	Parameter ap_ST_st6_fsm_5 bound to: 4'b0101 
	Parameter ap_ST_st7_fsm_6 bound to: 4'b0110 
	Parameter ap_ST_st8_fsm_7 bound to: 4'b0111 
	Parameter ap_ST_st9_fsm_8 bound to: 4'b1000 
	Parameter ap_ST_st10_fsm_9 bound to: 4'b1001 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv64_7 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000111 
	Parameter ap_const_lv4_8 bound to: 4'b1000 
	Parameter ap_const_lv4_7 bound to: 4'b0111 
	Parameter ap_const_lv7_10 bound to: 7'b0010000 
	Parameter ap_const_lv7_7C bound to: 7'b1111100 
	Parameter ap_const_lv3_7 bound to: 3'b111 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_45 bound to: 69 - type: integer 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv32_77 bound to: 119 - type: integer 
	Parameter ap_const_lv32_B1 bound to: 177 - type: integer 
	Parameter ap_const_lv178_lc_1 bound to: 178'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'big_mult_v3small_125_53_17_s_pp_V_1' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v:46]
	Parameter DataWidth bound to: 70 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'big_mult_v3small_125_53_17_s_pp_V_1_ram' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v:9]
	Parameter DWIDTH bound to: 70 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v:22]
INFO: [Synth 8-256] done synthesizing module 'big_mult_v3small_125_53_17_s_pp_V_1_ram' (21#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'big_mult_v3small_125_53_17_s_pp_V_1' (22#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s_pp_V_1.v:46]
INFO: [Synth 8-256] done synthesizing module 'big_mult_v3small_125_53_17_s' (23#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3small_125_53_17_s.v:10]
INFO: [Synth 8-638] synthesizing module 'big_mult_v3_94_17_s' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 4'b0000 
	Parameter ap_ST_st2_fsm_1 bound to: 4'b0001 
	Parameter ap_ST_st3_fsm_2 bound to: 4'b0010 
	Parameter ap_ST_st4_fsm_3 bound to: 4'b0011 
	Parameter ap_ST_st5_fsm_4 bound to: 4'b0100 
	Parameter ap_ST_st6_fsm_5 bound to: 4'b0101 
	Parameter ap_ST_st7_fsm_6 bound to: 4'b0110 
	Parameter ap_ST_st8_fsm_7 bound to: 4'b0111 
	Parameter ap_ST_st9_fsm_8 bound to: 4'b1000 
	Parameter ap_ST_st10_fsm_9 bound to: 4'b1001 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv3_6 bound to: 3'b110 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv3_5 bound to: 3'b101 
	Parameter ap_const_lv7_10 bound to: 7'b0010000 
	Parameter ap_const_lv7_5D bound to: 7'b1011101 
	Parameter ap_const_lv94_3243F6A8885A308D3131 bound to: 94'b0000000000000000110010010000111111011010101000100010000101101000110000100011010011000100110001 
	Parameter ap_const_lv4_C bound to: 4'b1100 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv5_6 bound to: 5'b00110 
	Parameter ap_const_lv8_BC bound to: 8'b10111100 
	Parameter ap_const_lv8_10 bound to: 8'b00010000 
	Parameter ap_const_lv8_BB bound to: 8'b10111011 
	Parameter ap_const_lv188_lc_1 bound to: 188'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'big_mult_v3_94_17_s_pp_V_1' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v:46]
	Parameter DataWidth bound to: 34 - type: integer 
	Parameter AddressRange bound to: 36 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'big_mult_v3_94_17_s_pp_V_1_ram' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v:9]
	Parameter DWIDTH bound to: 34 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 36 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v:22]
INFO: [Synth 8-256] done synthesizing module 'big_mult_v3_94_17_s_pp_V_1_ram' (24#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'big_mult_v3_94_17_s_pp_V_1' (25#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pp_V_1.v:46]
INFO: [Synth 8-638] synthesizing module 'big_mult_v3_94_17_s_pps_V' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v:46]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'big_mult_v3_94_17_s_pps_V_ram' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'big_mult_v3_94_17_s_pps_V_ram' (26#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'big_mult_v3_94_17_s_pps_V' (27#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s_pps_V.v:46]
INFO: [Synth 8-256] done synthesizing module 'big_mult_v3_94_17_s' (28#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/big_mult_v3_94_17_s.v:10]
INFO: [Synth 8-256] done synthesizing module 'sin_cos_range_redux_cordic' (29#1) [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/sin_cos_range_redux_cordic.v:10]
INFO: [Synth 8-638] synthesizing module 'xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp.v:11]
	Parameter ID bound to: 10 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
ERROR: [Synth 8-439] module 'xillybus_wrapper_ap_faddfsub_1_full_dsp' not found [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp.v:42]
ERROR: [Synth 8-285] failed synthesizing module 'xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper_faddfsub_32ns_32ns_32_3_full_dsp.v:11]
ERROR: [Synth 8-285] failed synthesizing module 'fft_nrvs_two_arrays' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/fft_nrvs_two_arrays.v:10]
ERROR: [Synth 8-285] failed synthesizing module 'xillybus_wrapper' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/vivado/xillydemo.srcs/sources_1/imports/verilog/xillybus_wrapper.v:12]
ERROR: [Synth 8-285] failed synthesizing module 'xillydemo' [/home/xuechao/Projects/xillybus-eval-virtex7-1.2c/fft/src/xillydemo.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 830.637 ; gain = 206.770
---------------------------------------------------------------------------------
RTL Elaboration failed
    while executing
"rt::run_rtlelab -module $rt::top"
    invoked from within
"if {$rt::useElabCache == false} {
      rt::run_rtlelab -module $rt::top
    }"
    ("uplevel" body line 67)
    invoked from within
"uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg t..."
ERROR: [Common 17-39] 'source' failed due to earlier errors.
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 102 Warnings, 3 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
ERROR: [Common 17-39] 'source' failed due to earlier errors.

    while executing
"source -notrace ./.Xil/Vivado-10212-cecaraw/realtime/xillydemo.tcl"
    invoked from within
"synth_design -top xillydemo -part xc7vx485tffg1761-2"
    (file "xillydemo.tcl" line 54)
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 14:56:04 2015...
