
module top(
	input clk,
	
	input reset,
	
	output reg led
);

always @(posedge reset) led <= !led;


endmodule
