D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv {1 {vlog -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 09:51:16 on Jul 28,2020
vlog -reportprogress 300 -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv 
-- Compiling module fp_add
** Warning: D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv(88): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv(89): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv(90): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv(91): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv(92): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
** Warning: D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add.sv(93): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
	fp_add
End time: 09:51:16 on Jul 28,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 6

} {} {}} D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv {1 {vlog -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 09:51:16 on Jul 28,2020
vlog -reportprogress 300 -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 
-- Compiling module fp_mlt

Top level modules:
	fp_mlt
End time: 09:51:16 on Jul 28,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv {1 {vlog -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 09:51:16 on Jul 28,2020
vlog -reportprogress 300 -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst.sv 
-- Compiling module convolution_burst

Top level modules:
	convolution_burst
End time: 09:51:16 on Jul 28,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/ram.sv {1 {vlog -work work -sv -stats=none D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/ram.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ram

Top level modules:
	ram

} {} {}} D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst_tb.sv {1 {vlog -work work -sv -stats=none D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/platform_designer_components/convolution_burst/convolution_burst_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module convolution_burst_tb

Top level modules:
	convolution_burst_tb

} {} {}} D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv {1 {vlog -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 09:51:17 on Jul 28,2020
vlog -reportprogress 300 -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv 
-- Compiling module convolution_calc
** Warning: D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/ml_inference/convolution_calc.sv(100): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.

Top level modules:
	convolution_calc
End time: 09:51:17 on Jul 28,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 1

} {} {}} D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv {1 {vlog -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 09:51:17 on Jul 28,2020
vlog -reportprogress 300 -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 
-- Compiling module fp_add_tree

Top level modules:
	--none--
End time: 09:51:17 on Jul 28,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}} D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv {1 {vlog -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
Start time: 09:51:16 on Jul 28,2020
vlog -reportprogress 300 -work work -sv D:/GitHub/FAccel-CNN/QuartusProjects/verilog_src/verilog/floating_point/fp_common/zero_count.sv 
-- Compiling module zero_count

Top level modules:
	zero_count
End time: 09:51:16 on Jul 28,2020, Elapsed time: 0:00:00
Errors: 0, Warnings: 0

} {} {}}
