Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 25 13:44:59 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: divider_even_inst/clk_div_even_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 141 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.322        0.000                      0                   63        0.132        0.000                      0                   63        1.100        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
SYSCLK_P                {0.000 2.500}        5.000           200.000         
  clk_out1_glb_clk_src  {0.000 50.000}       100.000         10.000          
  clkfbout_glb_clk_src  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_glb_clk_src       97.322        0.000                      0                   63        0.132        0.000                      0                   63       49.500        0.000                       0                    35  
  clkfbout_glb_clk_src                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out1_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack       97.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.322ns  (required time - arrival time)
  Source:                 reset_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.484ns (22.579%)  route 1.660ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 97.818 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.379    -2.274 f  reset_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.727    -1.547    reset_inst/Q[1]
    SLICE_X83Y150        LUT2 (Prop_lut2_I1_O)        0.105    -1.442 r  reset_inst/counter_reg[15]_i_1/O
                         net (fo=30, routed)          0.933    -0.510    para_to_serial_inst/SR[0]
    SLICE_X79Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.276    97.818    para_to_serial_inst/CLK
    SLICE_X79Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism             -0.563    97.255    
                         clock uncertainty           -0.091    97.164    
    SLICE_X79Y149        FDRE (Setup_fdre_C_R)       -0.352    96.812    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         96.812    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                 97.322    

Slack (MET) :             97.322ns  (required time - arrival time)
  Source:                 reset_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.484ns (22.579%)  route 1.660ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 97.818 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.379    -2.274 f  reset_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.727    -1.547    reset_inst/Q[1]
    SLICE_X83Y150        LUT2 (Prop_lut2_I1_O)        0.105    -1.442 r  reset_inst/counter_reg[15]_i_1/O
                         net (fo=30, routed)          0.933    -0.510    para_to_serial_inst/SR[0]
    SLICE_X79Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.276    97.818    para_to_serial_inst/CLK
    SLICE_X79Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.563    97.255    
                         clock uncertainty           -0.091    97.164    
    SLICE_X79Y149        FDRE (Setup_fdre_C_R)       -0.352    96.812    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         96.812    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                 97.322    

Slack (MET) :             97.322ns  (required time - arrival time)
  Source:                 reset_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.484ns (22.579%)  route 1.660ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 97.818 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.379    -2.274 f  reset_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.727    -1.547    reset_inst/Q[1]
    SLICE_X83Y150        LUT2 (Prop_lut2_I1_O)        0.105    -1.442 r  reset_inst/counter_reg[15]_i_1/O
                         net (fo=30, routed)          0.933    -0.510    para_to_serial_inst/SR[0]
    SLICE_X79Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.276    97.818    para_to_serial_inst/CLK
    SLICE_X79Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.563    97.255    
                         clock uncertainty           -0.091    97.164    
    SLICE_X79Y149        FDRE (Setup_fdre_C_R)       -0.352    96.812    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         96.812    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                 97.322    

Slack (MET) :             97.322ns  (required time - arrival time)
  Source:                 reset_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.484ns (22.579%)  route 1.660ns (77.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 97.818 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.379    -2.274 f  reset_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.727    -1.547    reset_inst/Q[1]
    SLICE_X83Y150        LUT2 (Prop_lut2_I1_O)        0.105    -1.442 r  reset_inst/counter_reg[15]_i_1/O
                         net (fo=30, routed)          0.933    -0.510    para_to_serial_inst/SR[0]
    SLICE_X79Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.276    97.818    para_to_serial_inst/CLK
    SLICE_X79Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.563    97.255    
                         clock uncertainty           -0.091    97.164    
    SLICE_X79Y149        FDRE (Setup_fdre_C_R)       -0.352    96.812    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         96.812    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                 97.322    

Slack (MET) :             97.440ns  (required time - arrival time)
  Source:                 reset_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.484ns (23.898%)  route 1.541ns (76.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 97.818 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.379    -2.274 f  reset_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.727    -1.547    reset_inst/Q[1]
    SLICE_X83Y150        LUT2 (Prop_lut2_I1_O)        0.105    -1.442 r  reset_inst/counter_reg[15]_i_1/O
                         net (fo=30, routed)          0.814    -0.628    para_to_serial_inst/SR[0]
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.276    97.818    para_to_serial_inst/CLK
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.563    97.255    
                         clock uncertainty           -0.091    97.164    
    SLICE_X79Y148        FDRE (Setup_fdre_C_R)       -0.352    96.812    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         96.812    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                 97.440    

Slack (MET) :             97.440ns  (required time - arrival time)
  Source:                 reset_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.484ns (23.898%)  route 1.541ns (76.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 97.818 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.379    -2.274 f  reset_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.727    -1.547    reset_inst/Q[1]
    SLICE_X83Y150        LUT2 (Prop_lut2_I1_O)        0.105    -1.442 r  reset_inst/counter_reg[15]_i_1/O
                         net (fo=30, routed)          0.814    -0.628    para_to_serial_inst/SR[0]
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.276    97.818    para_to_serial_inst/CLK
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism             -0.563    97.255    
                         clock uncertainty           -0.091    97.164    
    SLICE_X79Y148        FDRE (Setup_fdre_C_R)       -0.352    96.812    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         96.812    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                 97.440    

Slack (MET) :             97.440ns  (required time - arrival time)
  Source:                 reset_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.484ns (23.898%)  route 1.541ns (76.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 97.818 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.379    -2.274 f  reset_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.727    -1.547    reset_inst/Q[1]
    SLICE_X83Y150        LUT2 (Prop_lut2_I1_O)        0.105    -1.442 r  reset_inst/counter_reg[15]_i_1/O
                         net (fo=30, routed)          0.814    -0.628    para_to_serial_inst/SR[0]
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.276    97.818    para_to_serial_inst/CLK
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism             -0.563    97.255    
                         clock uncertainty           -0.091    97.164    
    SLICE_X79Y148        FDRE (Setup_fdre_C_R)       -0.352    96.812    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         96.812    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                 97.440    

Slack (MET) :             97.440ns  (required time - arrival time)
  Source:                 reset_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.484ns (23.898%)  route 1.541ns (76.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.182ns = ( 97.818 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y150        FDRE (Prop_fdre_C_Q)         0.379    -2.274 f  reset_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=6, routed)           0.727    -1.547    reset_inst/Q[1]
    SLICE_X83Y150        LUT2 (Prop_lut2_I1_O)        0.105    -1.442 r  reset_inst/counter_reg[15]_i_1/O
                         net (fo=30, routed)          0.814    -0.628    para_to_serial_inst/SR[0]
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.276    97.818    para_to_serial_inst/CLK
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[3]/C
                         clock pessimism             -0.563    97.255    
                         clock uncertainty           -0.091    97.164    
    SLICE_X79Y148        FDRE (Setup_fdre_C_R)       -0.352    96.812    para_to_serial_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         96.812    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                 97.440    

Slack (MET) :             97.689ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.589ns (27.680%)  route 1.539ns (72.320%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.196ns = ( 97.804 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.635ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.386    -2.635    para_to_serial_inst/CLK
    SLICE_X79Y148        FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y148        FDRE (Prop_fdre_C_Q)         0.379    -2.256 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.711    -1.544    para_to_serial_inst/counter[0]
    SLICE_X79Y148        LUT4 (Prop_lut4_I0_O)        0.105    -1.439 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.828    -0.612    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X81Y150        LUT5 (Prop_lut5_I2_O)        0.105    -0.507 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.507    para_to_serial_inst/D[7]
    SLICE_X81Y150        FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.262    97.804    para_to_serial_inst/CLK
    SLICE_X81Y150        FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.563    97.242    
                         clock uncertainty           -0.091    97.151    
    SLICE_X81Y150        FDRE (Setup_fdre_C_D)        0.032    97.183    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         97.183    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                 97.689    

Slack (MET) :             97.766ns  (required time - arrival time)
  Source:                 reset_inst/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.149ns  (logic 0.692ns (32.201%)  route 1.457ns (67.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.201ns = ( 97.799 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.653ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.367    -2.653    reset_inst/CLK
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDRE (Prop_fdre_C_Q)         0.348    -2.305 r  reset_inst/counter_reg_reg[1]/Q
                         net (fo=3, routed)           0.574    -1.731    reset_inst/counter_reg[1]
    SLICE_X82Y150        LUT2 (Prop_lut2_I0_O)        0.239    -1.492 f  reset_inst/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.883    -0.609    reset_inst/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X83Y150        LUT6 (Prop_lut6_I3_O)        0.105    -0.504 r  reset_inst/FSM_sequential_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.504    reset_inst/state_next[1]
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          1.257    97.799    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.476    97.323    
                         clock uncertainty           -0.091    97.232    
    SLICE_X83Y150        FDRE (Setup_fdre_C_D)        0.030    97.262    reset_inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         97.262    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                 97.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.619%)  route 0.308ns (62.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.467ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.565    -0.540    para_to_serial_inst/CLK
    SLICE_X81Y150        FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  para_to_serial_inst/para_reg_reg[8]/Q
                         net (fo=1, routed)           0.308    -0.090    data_gen_inst/PRBS_GENERATE/para_reg_reg[9][8]
    SLICE_X82Y149        LUT5 (Prop_lut5_I1_O)        0.045    -0.045 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.045    para_to_serial_inst/D[9]
    SLICE_X82Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.836    -0.467    para_to_serial_inst/CLK
    SLICE_X82Y149        FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism              0.198    -0.269    
    SLICE_X82Y149        FDRE (Hold_fdre_C_D)         0.092    -0.177    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/FSM_sequential_state_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.344%)  route 0.247ns (63.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.538    reset_inst/CLK
    SLICE_X86Y148        FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  reset_inst/reset_sync_reg/Q
                         net (fo=12, routed)          0.247    -0.150    reset_inst/SR[0]
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.833    -0.469    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.198    -0.271    
    SLICE_X83Y150        FDRE (Hold_fdre_C_R)        -0.018    -0.289    reset_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/FSM_sequential_state_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.344%)  route 0.247ns (63.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.538    reset_inst/CLK
    SLICE_X86Y148        FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  reset_inst/reset_sync_reg/Q
                         net (fo=12, routed)          0.247    -0.150    reset_inst/SR[0]
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.833    -0.469    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.198    -0.271    
    SLICE_X83Y150        FDRE (Hold_fdre_C_R)        -0.018    -0.289    reset_inst/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.998%)  route 0.251ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.538    reset_inst/CLK
    SLICE_X86Y148        FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  reset_inst/reset_sync_reg/Q
                         net (fo=12, routed)          0.251    -0.146    reset_inst/SR[0]
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.833    -0.469    reset_inst/CLK
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[0]/C
                         clock pessimism              0.198    -0.271    
    SLICE_X82Y150        FDRE (Hold_fdre_C_R)        -0.018    -0.289    reset_inst/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.998%)  route 0.251ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.538    reset_inst/CLK
    SLICE_X86Y148        FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  reset_inst/reset_sync_reg/Q
                         net (fo=12, routed)          0.251    -0.146    reset_inst/SR[0]
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.833    -0.469    reset_inst/CLK
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[1]/C
                         clock pessimism              0.198    -0.271    
    SLICE_X82Y150        FDRE (Hold_fdre_C_R)        -0.018    -0.289    reset_inst/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.998%)  route 0.251ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.538    reset_inst/CLK
    SLICE_X86Y148        FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  reset_inst/reset_sync_reg/Q
                         net (fo=12, routed)          0.251    -0.146    reset_inst/SR[0]
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.833    -0.469    reset_inst/CLK
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[2]/C
                         clock pessimism              0.198    -0.271    
    SLICE_X82Y150        FDRE (Hold_fdre_C_R)        -0.018    -0.289    reset_inst/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/counter_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.998%)  route 0.251ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.538    reset_inst/CLK
    SLICE_X86Y148        FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  reset_inst/reset_sync_reg/Q
                         net (fo=12, routed)          0.251    -0.146    reset_inst/SR[0]
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.833    -0.469    reset_inst/CLK
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[3]/C
                         clock pessimism              0.198    -0.271    
    SLICE_X82Y150        FDRE (Hold_fdre_C_R)        -0.018    -0.289    reset_inst/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.998%)  route 0.251ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.538    reset_inst/CLK
    SLICE_X86Y148        FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y148        FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  reset_inst/reset_sync_reg/Q
                         net (fo=12, routed)          0.251    -0.146    reset_inst/SR[0]
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.833    -0.469    reset_inst/CLK
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[4]/C
                         clock pessimism              0.198    -0.271    
    SLICE_X82Y150        FDRE (Hold_fdre_C_R)        -0.018    -0.289    reset_inst/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.575    -0.530    reset_inst/syn_block_0/clk
    SLICE_X88Y148        FDRE                                         r  reset_inst/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y148        FDRE (Prop_fdre_C_Q)         0.164    -0.366 r  reset_inst/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.055    -0.310    reset_inst/syn_block_0/data_sync0
    SLICE_X88Y148        FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.845    -0.458    reset_inst/syn_block_0/clk
    SLICE_X88Y148        FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.072    -0.530    
    SLICE_X88Y148        FDRE (Hold_fdre_C_D)         0.060    -0.470    reset_inst/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 reset_inst/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.053%)  route 0.083ns (30.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.564    -0.541    reset_inst/CLK
    SLICE_X82Y150        FDRE                                         r  reset_inst/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  reset_inst/counter_reg_reg[2]/Q
                         net (fo=5, routed)           0.083    -0.316    reset_inst/counter_reg[2]
    SLICE_X83Y150        LUT6 (Prop_lut6_I4_O)        0.045    -0.271 r  reset_inst/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.271    reset_inst/state_next[0]
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=33, routed)          0.833    -0.469    reset_inst/CLK
    SLICE_X83Y150        FDRE                                         r  reset_inst/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism             -0.059    -0.528    
    SLICE_X83Y150        FDRE (Hold_fdre_C_D)         0.092    -0.436    reset_inst/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_glb_clk_src
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y1   glb_clk_src_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y147   divider_even_inst/clk_div_even_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y147   divider_even_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y147   divider_even_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y147   divider_even_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X84Y147   divider_even_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X79Y148   para_to_serial_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X79Y148   para_to_serial_inst/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X79Y148   para_to_serial_inst/counter_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/clk_div_even_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y148   para_to_serial_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y148   para_to_serial_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y148   para_to_serial_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y148   para_to_serial_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y149   para_to_serial_inst/para_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/clk_div_even_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X84Y147   divider_even_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y148   para_to_serial_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y148   para_to_serial_inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y148   para_to_serial_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y148   para_to_serial_inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X79Y149   para_to_serial_inst/para_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_glb_clk_src
  To Clock:  clkfbout_glb_clk_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_glb_clk_src
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   glb_clk_src_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT



