Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id DABC61582FF
	for <lists+qemu-devel@lfdr.de>; Mon, 10 Feb 2020 19:52:06 +0100 (CET)
Received: from localhost ([::1]:37506 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1j1EA9-0002X5-MS
	for lists+qemu-devel@lfdr.de; Mon, 10 Feb 2020 13:52:05 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:47201)
 by lists.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <palmerdabbelt@google.com>) id 1j1E9B-00022v-1F
 for qemu-devel@nongnu.org; Mon, 10 Feb 2020 13:51:06 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
 (envelope-from <palmerdabbelt@google.com>) id 1j1E97-0006ns-8Q
 for qemu-devel@nongnu.org; Mon, 10 Feb 2020 13:51:03 -0500
Received: from mail-pj1-x1044.google.com ([2607:f8b0:4864:20::1044]:54880)
 by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
 (Exim 4.71) (envelope-from <palmerdabbelt@google.com>)
 id 1j1E95-0006kY-CF
 for qemu-devel@nongnu.org; Mon, 10 Feb 2020 13:50:59 -0500
Received: by mail-pj1-x1044.google.com with SMTP id dw13so145358pjb.4
 for <qemu-devel@nongnu.org>; Mon, 10 Feb 2020 10:50:58 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20161025;
 h=date:from:subject:in-reply-to:cc:to:message-id:mime-version
 :content-transfer-encoding;
 bh=AJq3udkvqyyW9bCJfvWVkPQb883xwdiDvKuw5HNezPc=;
 b=jkl5JFzfFnPR8uZsx3HSgeQpncwRjoNwxTk+yq/0WMp3trgS1dvEvl144qBcWAOGyp
 7m3wT4LbakztNEMvP+AJn5jnfCoIBdNlYRR89A52+NnsgJbKxooq0j2+RYvz1QCLBm1x
 75DOpBtNtLP5VD1p1bEVYnUYagyBBH2K7sPW5vabk7JkFX9rXNDyZoqR0AMOzfOuQ69y
 DY2HsAw3cfe2Zu01QgbVYIasIAH07t/OdoFJu4ybqT36uU7yrHqmp+DymSAmo5xUHxaR
 L0sfqeVXlJNqu4zJOLHsTY1vHOm3YriRxNeFrq2BI8IQzGzXCui4MY/tRKbduejuRWlE
 2+/Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:date:from:subject:in-reply-to:cc:to:message-id
 :mime-version:content-transfer-encoding;
 bh=AJq3udkvqyyW9bCJfvWVkPQb883xwdiDvKuw5HNezPc=;
 b=jco3VKXgH3sR17B3g+jyny5kVUkyCcHDDO+tgw5w03ktfJ3VJAOQehRwR3aSqqsQoq
 9DGgO8V15lpuLUA0YxsNLutRB9Zi/zMT9udnImT6DJpBOoBUEWr3NVeyzqxasd74grw5
 XCrBqGQQcYNdsNVmNZ24ycTIVxqpKXqVecR1UZUel9M9RiZ1/ffSSWi+hqPg4HUgWL3L
 e8G/JSD45hpwbdMoJ8bBFVLp9bKVSj04srW/iEfNHqHTM3IPO2YftIoWok5vkLzmO39M
 KasEfLgKKRytIk/xJSUik3IBjckfJnpqY+dAJUgTHB5JrXWwzkSk//2LC3O8t4xgQDa2
 hlCQ==
X-Gm-Message-State: APjAAAXVYfUjdAtWB5gNXWPwLWup52tkhosdaLWXtB8i3mmfwoKau9Fh
 6+dzUmz5kfo6Glib2xsIvBK4gY9vSAc=
X-Google-Smtp-Source: APXvYqxL/BnrnQAXhTC2G/VDrUD2JylynYAfc69A5yCRIGqlxitsTBHerXJM8lq8RP2oGoovDZO62A==
X-Received: by 2002:a17:90a:d103:: with SMTP id
 l3mr538543pju.116.1581360656350; 
 Mon, 10 Feb 2020 10:50:56 -0800 (PST)
Received: from localhost ([2600:1012:b161:af3e:21a9:6308:301b:ae65])
 by smtp.gmail.com with ESMTPSA id v184sm1192356pfc.67.2020.02.10.10.50.55
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Mon, 10 Feb 2020 10:50:55 -0800 (PST)
Date: Mon, 10 Feb 2020 10:50:55 -0800 (PST)
X-Google-Original-Date: Mon, 10 Feb 2020 10:50:53 PST (-0800)
From: Palmer Dabbelt <palmerdabbelt@google.com>
X-Google-Original-From: Palmer Dabbelt <palmer@dabbelt.com>
Subject: Re: [PATCH v2 00/35]  Add RISC-V Hypervisor Extension v0.5
In-Reply-To: <cover.1580518859.git.alistair.francis@wdc.com>
CC: qemu-devel@nongnu.org, qemu-riscv@nongnu.org,
 Alistair Francis <Alistair.Francis@wdc.com>, alistair23@gmail.com
To: Alistair Francis <Alistair.Francis@wdc.com>
Message-ID: <mhng-f46568ad-b708-4cc5-92ba-d7bd931020ce@palmerdabbelt-glaptop1>
Mime-Version: 1.0 (MHng)
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
 recognized.
X-Received-From: 2607:f8b0:4864:20::1044
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

On Fri, 31 Jan 2020 17:01:35 PST (-0800), Alistair Francis wrote:
> This patch series adds the RISC-V Hypervisor extension v0.5. This is the
> latest draft spec of the Hypervisor extension.
>
> The Hypervisor extension is disabled by default, so this series should
> result in no changes to anyone using QEMU unless they enable the
> extension. The extention can be enabled with the -cpu property (see
> below).
>
> Testing of this implementation has been done by using the baremetal
> Xvisor Hypervisor. We are able to run two Linux guests (that's all I
> have tried) as guests in 64-bit. In 32-bit so far I can only run
> baremetal guests, but I think this is a baremetal boot loader issue and
> not an issue in QEMU.
>
> The RISC-V KVM implementation was also written using these patches. The
> KVM implementation is currently under review.
>
> At the moment this spec is in a draft state and is subject to change. As
> QEMU is extreamly useful in early bring up I think it makes sense for
> QEMU to support non-frozen extensions.
>
> Thanks to Anup for doing the initial port of Xvisor. The port is avaliable here:
> https://github.com/avpatel/xvisor-next and will run on QEMU.
>
> Also thanks to Atish for implementing the SBI call support in Xvisor and
> for lots of help debugging.
>
> To run this yourself:
>  1. Apply this patch series to QEMU. The latest branch can be found here:
>       https://github.com/alistair23/qemu/tree/mainline/alistair/riscv-hyp-ext-v0.5.next
>  2. Get the version of OpenSBI that supports the H extension. This can
>     be found here:
>       https://github.com/avpatel/opensbi/tree/riscv_hyp_ext_0_5_v1
>  3. Build the next release of Xvisor. It is available here:
>       https://github.com/avpatel/xvisor-next
>  4. Make sure you build the Xvisor tests, see here for details:
>       https://github.com/avpatel/xvisor-next/tree/master/tests/riscv/virt64/linux
>  5. Run QEMU:
>      ./riscv64-softmmu/qemu-system-riscv64 -nographic \
>        -machine virt -cpu rv64,x-h=true \
>        -serial mon:stdio -serial null -m 4G \
>        -device loader,file=vmm.bin,addr=0x80200000 \
>        -kernel fw_jump.elf \
>        -initrd vmm-disk-linux.img \
>        -append "vmm.console=uart@10000000 vmm.bootcmd=\"vfs mount initrd /;vfs run /boot.xscript;vfs cat /system/banner.txt\""
>
>    Once you get to the prompt you can start the geust by running:
>      guest kick guest0
>    You can then bind to the serial port using:
>      vserial bind guest0/uart0
>    Then you can start Linux using:
>      autoexec
>
>  This was all tested with the mainline 5.2/5.3 kernels.
>
> There is very early work on a Xen port as well which is avaliable here:
> https://github.com/alistair23/xen/tree/alistair/riscv-port
>
> ToDo/Issues
>  - Get 32-bit fully working
>
> v2:
>  - Don't use riscv_cpu_set_force_hs_excep() for 2nd stage MMU fauls as
>    the v0.5 spec has a specific fault
>  - Address review comments
>  - Rebase on master
>  - Remove pointers for mstatus
>
> Alistair Francis (35):
>   target/riscv: Convert MIP CSR to target_ulong
>   target/riscv: Add the Hypervisor extension
>   target/riscv: Add the Hypervisor CSRs to CPUState
>   target/riscv: Add support for the new execption numbers
>   target/riscv: Rename the H irqs to VS irqs
>   target/riscv: Add the virtulisation mode
>   target/riscv: Add the force HS exception mode
>   target/riscv: Fix CSR perm checking for HS mode
>   target/riscv: Print priv and virt in disas log
>   target/riscv: Dump Hypervisor registers if enabled
>   target/riscv: Add Hypervisor CSR access functions
>   target/riscv: Add Hypervisor virtual CSRs accesses
>   target/riscv: Add Hypervisor machine CSRs accesses
>   target/riscv: Add virtual register swapping function
>   target/riscv: Set VS bits in mideleg for Hyp extension
>   target/riscv: Extend the MIE CSR to support virtulisation
>   target/riscv: Extend the SIP CSR to support virtulisation
>   target/riscv: Add support for virtual interrupt setting
>   target/ricsv: Flush the TLB on virtulisation mode changes
>   target/riscv: Generate illegal instruction on WFI when V=1
>   target/riscv: Add hypvervisor trap support
>   target/riscv: Add Hypervisor trap return support
>   target/riscv: Add hfence instructions
>   target/riscv: Remove the hret instruction
>   target/riscv: Only set TB flags with FP status if enabled
>   target/riscv: Disable guest FP support based on virtual status
>   target/riscv: Mark both sstatus and msstatus_hs as dirty
>   target/riscv: Respect MPRV and SPRV for floating point ops
>   target/riscv: Allow specifying MMU stage
>   target/riscv: Implement second stage MMU
>   target/riscv: Raise the new execptions when 2nd stage translation
>     fails
>   target/riscv: Set htval and mtval2 on execptions
>   target/riscv: Add support for the 32-bit MSTATUSH CSR
>   target/riscv: Add the MSTATUS_MPV_ISSET helper macro
>   target/riscv: Allow enabling the Hypervisor extension
>
>  target/riscv/cpu.c                            |  57 ++-
>  target/riscv/cpu.h                            |  58 ++-
>  target/riscv/cpu_bits.h                       | 111 ++--
>  target/riscv/cpu_helper.c                     | 481 ++++++++++++++++--
>  target/riscv/csr.c                            | 369 +++++++++++++-
>  target/riscv/gdbstub.c                        |  11 +-
>  target/riscv/insn32.decode                    |  22 +-
>  .../riscv/insn_trans/trans_privileged.inc.c   |  45 +-
>  target/riscv/op_helper.c                      |  71 ++-
>  target/riscv/translate.c                      |  34 ++
>  10 files changed, 1130 insertions(+), 129 deletions(-)

Thanks.  I'm going to send out the current queue, just to make sure it doesn't
get blocked, and then dig through all this.  It should be essentially ready to
go, IIRC there were just a few patches that changed enough to warrant a review.

