###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:45:17 2025
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: scan_clk
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 14
Nr. of Sinks                   : 374
Nr. of Buffer                  : 60
Nr. of Level (including gates) : 15
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): DELAY_ONE_PERIOD/Signal_delayed_reg/CK 1499.3(ps)
Min trig. edge delay at sink(R): UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 1371.3(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1371.3~1499.3(ps)      0~0(ps)             
Fall Phase Delay               : 1352~1639.7(ps)        0~0(ps)             
Trig. Edge Skew                : 128(ps)                200(ps)             
Rise Skew                      : 128(ps)                
Fall Skew                      : 287.7(ps)              
Max. Rise Buffer Tran          : 153.7(ps)              50(ps)              
Max. Fall Buffer Tran          : 135(ps)                50(ps)              
Max. Rise Sink Tran            : 81.8(ps)               50(ps)              
Max. Fall Sink Tran            : 77.3(ps)               50(ps)              
Min. Rise Buffer Tran          : 22.5(ps)               0(ps)               
Min. Fall Buffer Tran          : 24.1(ps)               0(ps)               
Min. Rise Sink Tran            : 50(ps)                 0(ps)               
Min. Fall Sink Tran            : 46.9(ps)               0(ps)               

view setup1_analysis_view : skew = 128ps (required = 200ps)
view setup2_analysis_view : skew = 128ps (required = 200ps)
view setup3_analysis_view : skew = 128ps (required = 200ps)
view hold1_analysis_view : skew = 43.7ps (required = 200ps)
view hold2_analysis_view : skew = 43.7ps (required = 200ps)
view hold3_analysis_view : skew = 43.7ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
scan_clk__L4_I0/A                [51.2 50.7](ps)        50(ps)              
UART_CLK_M__L1_I0/A              [153.7 135](ps)        50(ps)              
scan_clk__L5_I0/A                [51.2 50.8](ps)        50(ps)              
UART_CLK_M__L2_I0/A              [95.1 95.8](ps)        50(ps)              
scan_clk__L6_I0/A                [50.1 49.6](ps)        50(ps)              
UART_CLK_M__L3_I0/A              [52.8 47.5](ps)        50(ps)              
CLK_DIV_TX/div_clk_reg/CK        [52.8 47.5](ps)        50(ps)              
CLK_DIV_RX/div_clk_reg/CK        [52.8 47.5](ps)        50(ps)              
scan_clk__L7_I1/A                [54.6 54.1](ps)        50(ps)              
scan_clk__L7_I0/A                [54.6 54.1](ps)        50(ps)              
CLK_DIV_TX/U15/B                 [138.3 108.5](ps)      50(ps)              
CLK_DIV_RX/U16/B                 [135.1 106.8](ps)      50(ps)              
UART_CLK_M__L5_I0/A              [68.7 63.1](ps)        50(ps)              
U2_mux2X1/U1/A                   [77.2 83.2](ps)        50(ps)              
U3_mux2X1/U1/A                   [86.7 89.1](ps)        50(ps)              
REF_CLK_M__L1_I0/A               [110.4 98.4](ps)       50(ps)              
UART_CLK_M__L6_I2/A              [81.8 80.7](ps)        50(ps)              
UART_CLK_M__L6_I1/A              [81.8 80.7](ps)        50(ps)              
UART_CLK_M__L6_I0/A              [81.8 80.7](ps)        50(ps)              
TX_CLK_M__L1_I0/A                [144.2 107](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [137 103.8](ps)        50(ps)              
U2_mux2X1/U1/B                   [56.7 57.9](ps)        50(ps)              
U3_mux2X1/U1/B                   [56.7 57.9](ps)        50(ps)              
REF_CLK_M__L2_I1/A               [73.2 72](ps)          50(ps)              
REF_CLK_M__L2_I0/A               [73.2 72](ps)          50(ps)              
TX_CLK_M__L2_I0/A                [67.4 74.5](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [58.6 64](ps)          50(ps)              
TX_CLK_M__L1_I0/A                [147.3 121.3](ps)      50(ps)              
RX_CLK_M__L1_I0/A                [140.1 117.9](ps)      50(ps)              
CLOCK_GATING/U0_TLATNCAX12M/CK   [105.6 108.4](ps)      50(ps)              
REF_CLK_M__L3_I0/A               [87.1 79.3](ps)        50(ps)              
U2_mux2X1/U1/A                   [73.1 70.8](ps)        50(ps)              
U3_mux2X1/U1/A                   [82.6 76.2](ps)        50(ps)              
TX_CLK_M__L3_I0/A                [94.8 59.4](ps)        50(ps)              
RX_CLK_M__L3_I0/A                [109.1 64.6](ps)       50(ps)              
TX_CLK_M__L2_I0/A                [70.4 75.2](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [61.4 64.7](ps)        50(ps)              
GATED_CLK__L1_I0/A               [100.3 77.7](ps)       50(ps)              
TX_CLK_M__L1_I0/A                [144.2 107](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [137 103.8](ps)        50(ps)              
UART_CLK_M__L9_I0/A              [50.9 50.4](ps)        50(ps)              
UART/UART_Tx/linkFSM/ser_en_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK[81.7 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_done_reg/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_data_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/busy_reg/CK [81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
DELAY_ONE_PERIOD/Signal_delayed_reg/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK[81.8 77.2](ps)        50(ps)              
PULSE_GENERATOR/pulse_done_reg/CK[81.8 77.3](ps)        50(ps)              
PULSE_GENERATOR/PULSE_SIG_reg/CK [81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/strt_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/dat_samp_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK[66.6 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/stp_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/deser_en_reg/CK[66.6 64.4](ps)        50(ps)              
UART/UART_Rx/FSM_block/enable_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/data_valid_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/par_chk_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[0]/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[1]/CK[66.5 64.3](ps)        50(ps)              
TX_CLK_M__L3_I0/A                [94.8 59.4](ps)        50(ps)              
RX_CLK_M__L3_I0/A                [109.1 64.6](ps)       50(ps)              
GATED_CLK__L2_I0/A               [52.4 54.9](ps)        50(ps)              
REF_CLK_M__L5_I1/A               [77.4 71.4](ps)        50(ps)              
REF_CLK_M__L5_I0/A               [77.5 71.6](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [67.4 74.5](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [58.6 64](ps)          50(ps)              
UART_CLK_M__L10_I0/A             [50.1 49.7](ps)        50(ps)              
UART/UART_Tx/linkFSM/ser_en_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK[81.7 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_done_reg/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_data_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/busy_reg/CK [81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
DELAY_ONE_PERIOD/Signal_delayed_reg/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK[81.8 77.2](ps)        50(ps)              
PULSE_GENERATOR/pulse_done_reg/CK[81.8 77.3](ps)        50(ps)              
PULSE_GENERATOR/PULSE_SIG_reg/CK [81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/strt_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/dat_samp_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK[66.6 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/stp_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/deser_en_reg/CK[66.6 64.4](ps)        50(ps)              
UART/UART_Rx/FSM_block/enable_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/data_valid_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/par_chk_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[0]/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[1]/CK[66.5 64.3](ps)        50(ps)              
GATED_CLK__L3_I0/A               [80.9 53.2](ps)        50(ps)              
REF_CLK_M__L6_I3/A               [71 65.7](ps)          50(ps)              
REF_CLK_M__L6_I2/A               [71 65.7](ps)          50(ps)              
REF_CLK_M__L6_I1/A               [69.5 64.3](ps)        50(ps)              
REF_CLK_M__L6_I0/A               [69.5 64.3](ps)        50(ps)              
TX_CLK_M__L3_I0/A                [94.8 59.4](ps)        50(ps)              
RX_CLK_M__L3_I0/A                [109.1 64.6](ps)       50(ps)              
UART_CLK_M__L11_I0/A             [78.3 77.6](ps)        50(ps)              
ALU_UNIT/ALU_OUT_reg[6]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[7]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[3]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[4]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[5]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[14]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[15]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/OUT_VALID_reg/CK        [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[8]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[1]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[2]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[0]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[13]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[12]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[10]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[11]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[9]/CK       [50 51.1](ps)          50(ps)              
REF_CLK_M__L7_I15/A              [101.9 94.3](ps)       50(ps)              
REF_CLK_M__L7_I14/A              [101.9 94.3](ps)       50(ps)              
REF_CLK_M__L7_I13/A              [101.9 94.4](ps)       50(ps)              
REF_CLK_M__L7_I12/A              [101.8 94.3](ps)       50(ps)              
REF_CLK_M__L7_I11/A              [99.4 92](ps)          50(ps)              
REF_CLK_M__L7_I10/A              [99.4 92](ps)          50(ps)              
REF_CLK_M__L7_I9/A               [99.4 92](ps)          50(ps)              
REF_CLK_M__L7_I8/A               [99.4 92](ps)          50(ps)              
REF_CLK_M__L7_I7/A               [100.1 92.7](ps)       50(ps)              
REF_CLK_M__L7_I6/A               [100.1 92.7](ps)       50(ps)              
REF_CLK_M__L7_I5/A               [100.1 92.7](ps)       50(ps)              
REF_CLK_M__L7_I4/A               [100.1 92.7](ps)       50(ps)              
REF_CLK_M__L7_I3/A               [97.4 90.2](ps)        50(ps)              
REF_CLK_M__L7_I2/A               [97.4 90.2](ps)        50(ps)              
REF_CLK_M__L7_I1/A               [97.4 90.2](ps)        50(ps)              
REF_CLK_M__L7_I0/A               [97.4 90.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/ser_en_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK[81.7 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_done_reg/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_data_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/busy_reg/CK [81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
DELAY_ONE_PERIOD/Signal_delayed_reg/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK[81.8 77.2](ps)        50(ps)              
PULSE_GENERATOR/pulse_done_reg/CK[81.8 77.3](ps)        50(ps)              
PULSE_GENERATOR/PULSE_SIG_reg/CK [81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/strt_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/dat_samp_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK[66.6 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/stp_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/deser_en_reg/CK[66.6 64.4](ps)        50(ps)              
UART/UART_Rx/FSM_block/enable_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/data_valid_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/par_chk_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[0]/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[1]/CK[66.5 64.3](ps)        50(ps)              
CLK_DIV_TX/odd_edge_tog_reg/CK   [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[6]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[5]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[4]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[3]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[2]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[1]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[0]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[1]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/odd_edge_tog_reg/CK   [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[0]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[2]/CK       [51.7 46.9](ps)        50(ps)              
RST_SYN_UART/ff_reg[1]/CK        [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[3]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[5]/CK       [51.7 46.9](ps)        50(ps)              
RST_SYN_UART/ff_reg[0]/CK        [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[6]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[4]/CK       [51.7 46.9](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][1]/CK[51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[3]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[6]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[5]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[4]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[2]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[1]/CK [51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][7]/CK[51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][1]/CK[51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[7]/CK [51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]/CK[51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/CK[51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[0]/CK [51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][0]/CK[51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK[54.1 51.9](ps)        50(ps)              
CONTROL_UNIT/RdEn_reg/CK         [54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][0]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_reg[0]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[2]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/waddr_reg[2]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/waddr_reg[1]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/waddr_reg[0]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK[54.1 51.9](ps)        50(ps)              
CONTROL_UNIT/TX_D_VLD_reg/CK     [54.1 51.9](ps)        50(ps)              
CONTROL_UNIT/state_reg[0]/CK     [55 52.8](ps)          50(ps)              
DATA_SYNC/Pulse_Gen_reg/CK       [55 52.8](ps)          50(ps)              
ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/CK[55 52.8](ps)          50(ps)              
DATA_SYNC/ff_reg[1]/CK           [55 52.8](ps)          50(ps)              
DATA_SYNC/enable_pulse_reg/CK    [55 52.8](ps)          50(ps)              
ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/CK[55 52.8](ps)          50(ps)              
ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK[55 52.8](ps)          50(ps)              
ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK[55 52.8](ps)          50(ps)              
CONTROL_UNIT/ALU_FUN_reg[3]/CK   [55 52.8](ps)          50(ps)              
CONTROL_UNIT/ALU_Part1_Done_reg/CK[55 52.8](ps)          50(ps)              
CONTROL_UNIT/Address_reg[0]/CK   [55 52.8](ps)          50(ps)              
CONTROL_UNIT/EN_reg/CK           [55 52.8](ps)          50(ps)              
CONTROL_UNIT/state_reg[1]/CK     [55 52.8](ps)          50(ps)              
CONTROL_UNIT/state_reg[2]/CK     [55 52.8](ps)          50(ps)              
DATA_SYNC/ff_reg[0]/CK           [55 52.8](ps)          50(ps)              
CONTROL_UNIT/CLK_EN_reg/CK       [55 52.8](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[2]/CK     [55 52.8](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[1]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[6]/CK    [55 52.7](ps)          50(ps)              
REGISTER_FILE/RdData_Valid_reg/CK[55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[7]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[6]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[5]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[4]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[3]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[1]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[0]/CK     [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrEn_reg/CK         [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[7]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[5]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[4]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[3]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[2]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/ALU_FUN_reg[0]/CK   [55 52.7](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][4]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][4]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][5]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][2]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][4]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][3]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][4]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][3]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][2]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][2]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][2]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][3]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][5]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][5]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][7]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][5]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][7]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][7]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][7]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][7]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][4]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][4]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][3]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][5]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][2]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK[52.2 50.1](ps)        50(ps)              
CONTROL_UNIT/WrData_reg[0]/CK    [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[0][5]/CK[55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/ALU_FUN_reg[1]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[6]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[1]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[1][0]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[0][6]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[0][1]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[0][0]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[5]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[4]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[0]/CK   [55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/Address_reg[3]/CK   [55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/Address_reg[2]/CK   [55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/Address_reg[1]/CK   [55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/ALU_FUN_reg[2]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[3]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][0]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[3][1]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][7]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][6]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][5]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][4]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][3]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][2]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][0]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[2][2]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[2][1]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][7]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[0][3]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/RdData_reg[7]/CK   [54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[8][7]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/RdData_reg[2]/CK   [54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[0][7]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[14][0]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][3]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][0]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][0]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][1]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][2]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][1]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][2]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][1]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][0]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][1]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][2]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][3]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][4]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][5]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][6]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][7]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][7]/CK[55.8 53.7](ps)        50(ps)              
RST_SYN_REF/ff_reg[1]/CK         [54.5 52.3](ps)        50(ps)              
RST_SYN_REF/ff_reg[0]/CK         [54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][7]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][6]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][5]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][4]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][7]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][6]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][5]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][4]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][7]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][6]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][5]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][0]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][6]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][5]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][4]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][6]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][5]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][6]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][6]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][5]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][4]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][6]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][5]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][1]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][7]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][7]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][7]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][0]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][7]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][4]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][5]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][0]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][4]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][0]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[1][5]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[9][7]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[9][2]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][7]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][6]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][4]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][3]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][2]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][1]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][5]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][4]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][3]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][2]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][1]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][0]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[0][4]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[0][2]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][6]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[9][0]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[11][3]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][6]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][1]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][2]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][5]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][4]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][3]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][1]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][5]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][4]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][3]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][2]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][4]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][6]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][1]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][5]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][0]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][7]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][6]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][1]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][0]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][4]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][4]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][1]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][1]/CK[55.2 53.1](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: scan_clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 374
     Rise Delay	   : [1371.3(ps)  1499.3(ps)]
     Rise Skew	   : 128(ps)
     Fall Delay	   : [1352(ps)  1639.7(ps)]
     Fall Skew	   : 287.7(ps)


  Child Tree 1 from U1_mux2X1/U1/B1: 
     nrSink : 90
     Rise Delay [1378.3(ps)  1499.3(ps)] Skew [121(ps)]
     Fall Delay[1511(ps)  1639.7(ps)] Skew=[128.7(ps)]


  Child Tree 2 from U0_mux2X1/U1/B1: 
     nrSink : 284
     Rise Delay [1400.6(ps)  1418.8(ps)] Skew [18.2(ps)]
     Fall Delay[1459.4(ps)  1476.6(ps)] Skew=[17.2(ps)]


  Child Tree 3 from U2_mux2X1/U1/B: 
     nrSink : 42
     Rise Delay [1393.7(ps)  1402(ps)] Skew [8.3(ps)]
     Fall Delay[1365.4(ps)  1373.7(ps)] Skew=[8.3(ps)]


  Child Tree 4 from U3_mux2X1/U1/B: 
     nrSink : 30
     Rise Delay [1371.3(ps)  1381.3(ps)] Skew [10(ps)]
     Fall Delay[1352(ps)  1362(ps)] Skew=[10(ps)]


  Main Tree from scan_clk w/o tracing through gates: 
     nrSink : 0
     nrGate : 4


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/B1 [53.4(ps) 55.7(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [266(ps) 426.6(ps)]

Main Tree: 
     nrSink         : 90
     Rise Delay	   : [1378.3(ps)  1499.3(ps)]
     Rise Skew	   : 121(ps)
     Fall Delay	   : [1511(ps)  1639.7(ps)]
     Fall Skew	   : 128.7(ps)


  Child Tree 1 from CLK_DIV_TX/div_clk_reg/CK: 
     nrSink : 42
     Rise Delay [1491(ps)  1499.3(ps)] Skew [8.3(ps)]
     Fall Delay[1631.4(ps)  1639.7(ps)] Skew=[8.3(ps)]


  Child Tree 2 from CLK_DIV_RX/div_clk_reg/CK: 
     nrSink : 30
     Rise Delay [1473.9(ps)  1483.9(ps)] Skew [10(ps)]
     Fall Delay[1623.5(ps)  1633.5(ps)] Skew=[10(ps)]


  Child Tree 3 from CLK_DIV_TX/U15/A: 
     nrSink : 42
     Rise Delay [1391.6(ps)  1399.9(ps)] Skew [8.3(ps)]
     Fall Delay[1606.2(ps)  1614.5(ps)] Skew=[8.3(ps)]


  Child Tree 4 from CLK_DIV_RX/U16/A: 
     nrSink : 30
     Rise Delay [1378.3(ps)  1388.3(ps)] Skew [10(ps)]
     Fall Delay[1600.7(ps)  1610.7(ps)] Skew=[10(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1410.1(ps)  1412.1(ps)] Skew [2(ps)]
     Fall Delay [1511(ps)  1513(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX/div_clk_reg/CK [425.8(ps) 578.2(ps)]
OUTPUT_TERM: CLK_DIV_TX/div_clk_reg/Q [829.7(ps) 892.9(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1491(ps)  1499.3(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1631.4(ps)  1639.7(ps)]
     Fall Skew	   : 8.3(ps)


  Child Tree 1 from CLK_DIV_TX/U15/B: 
     nrSink : 42
     Rise Delay [1491(ps)  1499.3(ps)] Skew [8.3(ps)]
     Fall Delay[1631.4(ps)  1639.7(ps)] Skew=[8.3(ps)]


  Main Tree from CLK_DIV_TX/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX/div_clk_reg/CK [424.8(ps) 577.2(ps)]
OUTPUT_TERM: CLK_DIV_RX/div_clk_reg/Q [826.4(ps) 890.1(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1473.9(ps)  1483.9(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1623.5(ps)  1633.5(ps)]
     Fall Skew	   : 10(ps)


  Child Tree 1 from CLK_DIV_RX/U16/B: 
     nrSink : 30
     Rise Delay [1473.9(ps)  1483.9(ps)] Skew [10(ps)]
     Fall Delay[1623.5(ps)  1633.5(ps)] Skew=[10(ps)]


  Main Tree from CLK_DIV_RX/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX/U15/B [829.9(ps) 893.1(ps)]
OUTPUT_TERM: CLK_DIV_TX/U15/Y [1006.6(ps) 1129.2(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1491(ps)  1499.3(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1631.4(ps)  1639.7(ps)]
     Fall Skew	   : 8.3(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 42
     Rise Delay [1491(ps)  1499.3(ps)] Skew [8.3(ps)]
     Fall Delay[1631.4(ps)  1639.7(ps)] Skew=[8.3(ps)]


  Main Tree from CLK_DIV_TX/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX/U16/B [826.5(ps) 890.2(ps)]
OUTPUT_TERM: CLK_DIV_RX/U16/Y [1009.4(ps) 1132.6(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1473.9(ps)  1483.9(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1623.5(ps)  1633.5(ps)]
     Fall Skew	   : 10(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [1473.9(ps)  1483.9(ps)] Skew [10(ps)]
     Fall Delay[1623.5(ps)  1633.5(ps)] Skew=[10(ps)]


  Main Tree from CLK_DIV_RX/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/B1 [653.5(ps) 599.9(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [835.3(ps) 901.1(ps)]

Main Tree: 
     nrSink         : 284
     Rise Delay	   : [1400.6(ps)  1418.8(ps)]
     Rise Skew	   : 18.2(ps)
     Fall Delay	   : [1459.4(ps)  1476.6(ps)]
     Fall Skew	   : 17.2(ps)


  Child Tree 1 from CLOCK_GATING/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [1400.6(ps)  1401.9(ps)] Skew [1.3(ps)]
     Fall Delay[1459.4(ps)  1460.7(ps)] Skew=[1.3(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 267
     nrGate : 1
     Rise Delay [1403.6(ps)  1418.8(ps)] Skew [15.2(ps)]
     Fall Delay [1461.3(ps)  1476.6(ps)] Skew=[15.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [1006.7(ps) 1129.3(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1197.8(ps) 1356.4(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1491(ps)  1499.3(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1631.4(ps)  1639.7(ps)]
     Fall Skew	   : 8.3(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1491(ps)  1499.3(ps)] Skew [8.3(ps)]
     Fall Delay [1631.4(ps)  1639.7(ps)] Skew=[8.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [1009.6(ps) 1132.8(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1198.9(ps) 1358.7(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1473.9(ps)  1483.9(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1623.5(ps)  1633.5(ps)]
     Fall Skew	   : 10(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [1473.9(ps)  1483.9(ps)] Skew [10(ps)]
     Fall Delay [1623.5(ps)  1633.5(ps)] Skew=[10(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/B [898.1(ps) 824(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1099.5(ps) 1086.1(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1393.7(ps)  1402(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1365.4(ps)  1373.7(ps)]
     Fall Skew	   : 8.3(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1393.7(ps)  1402(ps)] Skew [8.3(ps)]
     Fall Delay [1365.4(ps)  1373.7(ps)] Skew=[8.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/B [898.2(ps) 824.1(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1095.4(ps) 1083.1(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1371.3(ps)  1381.3(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1352(ps)  1362(ps)]
     Fall Skew	   : 10(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [1371.3(ps)  1381.3(ps)] Skew [10(ps)]
     Fall Delay [1352(ps)  1362(ps)] Skew=[10(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX/U15/A [774.4(ps) 932.9(ps)]
OUTPUT_TERM: CLK_DIV_TX/U15/Y [908.3(ps) 1107.6(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1391.6(ps)  1399.9(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1606.2(ps)  1614.5(ps)]
     Fall Skew	   : 8.3(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 42
     Rise Delay [1391.6(ps)  1399.9(ps)] Skew [8.3(ps)]
     Fall Delay[1606.2(ps)  1614.5(ps)] Skew=[8.3(ps)]


  Main Tree from CLK_DIV_TX/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX/U16/A [774.1(ps) 932.6(ps)]
OUTPUT_TERM: CLK_DIV_RX/U16/Y [914.8(ps) 1113.5(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1378.3(ps)  1388.3(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1600.7(ps)  1610.7(ps)]
     Fall Skew	   : 10(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [1378.3(ps)  1388.3(ps)] Skew [10(ps)]
     Fall Delay[1600.7(ps)  1610.7(ps)] Skew=[10(ps)]


  Main Tree from CLK_DIV_RX/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLOCK_GATING/U0_TLATNCAX12M/CK [1002.2(ps) 1068.2(ps)]
OUTPUT_TERM: CLOCK_GATING/U0_TLATNCAX12M/ECK [1166.4(ps) 1242.6(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [1400.6(ps)  1401.9(ps)]
     Rise Skew	   : 1.3(ps)
     Fall Delay	   : [1459.4(ps)  1460.7(ps)]
     Fall Skew	   : 1.3(ps)


  Main Tree from CLOCK_GATING/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [1400.6(ps)  1401.9(ps)] Skew [1.3(ps)]
     Fall Delay [1459.4(ps)  1460.7(ps)] Skew=[1.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [908.4(ps) 1107.7(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1098.4(ps) 1331.2(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1391.6(ps)  1399.9(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1606.2(ps)  1614.5(ps)]
     Fall Skew	   : 8.3(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1391.6(ps)  1399.9(ps)] Skew [8.3(ps)]
     Fall Delay [1606.2(ps)  1614.5(ps)] Skew=[8.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [915(ps) 1113.7(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1103.3(ps) 1335.9(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1378.3(ps)  1388.3(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1600.7(ps)  1610.7(ps)]
     Fall Skew	   : 10(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [1378.3(ps)  1388.3(ps)] Skew [10(ps)]
     Fall Delay [1600.7(ps)  1610.7(ps)] Skew=[10(ps)]


scan_clk (0 0) load=0.048261(pf) 

scan_clk__L1_I0/A (0.002 0.002) 
scan_clk__L1_I0/Y (0.0264 0.028) load=0.0233727(pf) 

scan_clk__L2_I1/A (0.0264 0.028) 
scan_clk__L2_I1/Y (0.1245 0.1364) load=0.014076(pf) 

scan_clk__L2_I0/A (0.0273 0.0289) 
scan_clk__L2_I0/Y (0.0533 0.0556) load=0.00251905(pf) 

scan_clk__L3_I0/A (0.1253 0.1372) 
scan_clk__L3_I0/Y (0.2318 0.2549) load=0.0179814(pf) 

U1_mux2X1/U1/B1 (0.0534 0.0557) 
U1_mux2X1/U1/Y (0.266 0.4266) load=0.0121268(pf) 

scan_clk__L4_I0/A (0.2332 0.2563) 
scan_clk__L4_I0/Y (0.3406 0.375) load=0.0180439(pf) 

UART_CLK_M__L1_I0/A (0.2666 0.4272) 
UART_CLK_M__L1_I0/Y (0.5188 0.3675) load=0.0293615(pf) 

scan_clk__L5_I0/A (0.3422 0.3766) 
scan_clk__L5_I0/Y (0.4487 0.4944) load=0.016756(pf) 

UART_CLK_M__L2_I0/A (0.5197 0.3684) 
UART_CLK_M__L2_I0/Y (0.424 0.5764) load=0.0319641(pf) 

scan_clk__L6_I0/A (0.4499 0.4956) 
scan_clk__L6_I0/Y (0.5597 0.6167) load=0.0217663(pf) 

UART_CLK_M__L3_I0/A (0.426 0.5784) 
UART_CLK_M__L3_I0/Y (0.5325 0.6901) load=0.0152979(pf) 

CLK_DIV_TX/div_clk_reg/CK (0.4258 0.5782) 
CLK_DIV_TX/div_clk_reg/Q (0.8297 0.8929) load=0.00989664(pf) 

CLK_DIV_RX/div_clk_reg/CK (0.4248 0.5772) 
CLK_DIV_RX/div_clk_reg/Q (0.8264 0.8901) load=0.00951462(pf) 

scan_clk__L7_I1/A (0.5603 0.6173) 
scan_clk__L7_I1/Y (0.667 0.7353) load=0.0157028(pf) 

scan_clk__L7_I0/A (0.5605 0.6175) 
scan_clk__L7_I0/Y (0.6534 0.5998) load=0.00413698(pf) 

UART_CLK_M__L4_I0/A (0.5334 0.691) 
UART_CLK_M__L4_I0/Y (0.6537 0.8164) load=0.0385642(pf) 

CLK_DIV_TX/U15/B (0.8299 0.8931) 
CLK_DIV_TX/U15/Y (1.0066 1.1292) load=0.00363548(pf) 

CLK_DIV_RX/U16/B (0.8265 0.8902) 
CLK_DIV_RX/U16/Y (1.0094 1.1326) load=0.00471475(pf) 

scan_clk__L8_I0/A (0.6681 0.7364) 
scan_clk__L8_I0/Y (0.7698 0.8491) load=0.010605(pf) 

U0_mux2X1/U1/B1 (0.6535 0.5999) 
U0_mux2X1/U1/Y (0.8353 0.9011) load=0.0148382(pf) 

UART_CLK_M__L5_I0/A (0.6554 0.8181) 
UART_CLK_M__L5_I0/Y (0.8873 0.7295) load=0.103835(pf) 

U2_mux2X1/U1/A (1.0067 1.1293) 
U2_mux2X1/U1/Y (1.1978 1.3564) load=0.011554(pf) 

U3_mux2X1/U1/A (1.0096 1.1328) 
U3_mux2X1/U1/Y (1.1989 1.3587) load=0.0107771(pf) 

scan_clk__L9_I0/A (0.7703 0.8496) 
scan_clk__L9_I0/Y (0.8978 0.8237) load=0.0125425(pf) 

REF_CLK_M__L1_I0/A (0.8362 0.902) 
REF_CLK_M__L1_I0/Y (0.9735 0.9149) load=0.0220082(pf) 

UART_CLK_M__L6_I2/A (0.893 0.7352) 
UART_CLK_M__L6_I2/Y (0.7741 0.9326) load=0.00646671(pf) 

UART_CLK_M__L6_I1/A (0.8922 0.7344) 
UART_CLK_M__L6_I1/Y (0.7737 0.9322) load=0.00782766(pf) 

UART_CLK_M__L6_I0/A (0.8903 0.7325) 
UART_CLK_M__L6_I0/Y (1.0027 0.8566) load=0.0135233(pf) 

TX_CLK_M__L1_I0/A (1.1984 1.357) 
TX_CLK_M__L1_I0/Y (1.427 1.282) load=0.0144343(pf) 

RX_CLK_M__L1_I0/A (1.1994 1.3593) 
RX_CLK_M__L1_I0/Y (1.4211 1.2729) load=0.0108802(pf) 

U2_mux2X1/U1/B (0.8981 0.824) 
U2_mux2X1/U1/Y (1.0995 1.0861) load=0.011554(pf) 

U3_mux2X1/U1/B (0.8982 0.8241) 
U3_mux2X1/U1/Y (1.0954 1.0831) load=0.0107771(pf) 

REF_CLK_M__L2_I1/A (0.974 0.9154) 
REF_CLK_M__L2_I1/Y (0.9987 1.0647) load=0.0276779(pf) 

REF_CLK_M__L2_I0/A (0.9739 0.9153) 
REF_CLK_M__L2_I0/Y (1.1137 1.0608) load=0.0597789(pf) 

CLK_DIV_TX/U15/A (0.7744 0.9329) 
CLK_DIV_TX/U15/Y (0.9083 1.1076) load=0.00363548(pf) 

CLK_DIV_RX/U16/A (0.7741 0.9326) 
CLK_DIV_RX/U16/Y (0.9148 1.1135) load=0.00471475(pf) 

UART_CLK_M__L7_I0/A (1.0035 0.8574) 
UART_CLK_M__L7_I0/Y (1.1082 0.9732) load=0.0155829(pf) 

TX_CLK_M__L2_I0/A (1.4277 1.2827) 
TX_CLK_M__L2_I0/Y (1.5441 1.4138) load=0.0597789(pf) 

RX_CLK_M__L2_I0/A (1.4215 1.2733) 
RX_CLK_M__L2_I0/Y (1.5423 1.4052) load=0.0571927(pf) 

TX_CLK_M__L1_I0/A (1.1001 1.0867) 
TX_CLK_M__L1_I0/Y (1.1602 1.1845) load=0.0144343(pf) 

RX_CLK_M__L1_I0/A (1.0959 1.0836) 
RX_CLK_M__L1_I0/Y (1.1488 1.1701) load=0.0108802(pf) 

CLOCK_GATING/U0_TLATNCAX12M/CK (1.0022 1.0682) 
CLOCK_GATING/U0_TLATNCAX12M/ECK (1.1664 1.2426) load=0.00954655(pf) 

REF_CLK_M__L3_I0/A (1.1218 1.0689) 
REF_CLK_M__L3_I0/Y (1.1205 1.1756) load=0.0485009(pf) 

U2_mux2X1/U1/A (0.9084 1.1077) 
U2_mux2X1/U1/Y (1.0984 1.3312) load=0.011554(pf) 

U3_mux2X1/U1/A (0.915 1.1137) 
U3_mux2X1/U1/Y (1.1033 1.3359) load=0.0107771(pf) 

UART_CLK_M__L8_I0/A (1.1092 0.9742) 
UART_CLK_M__L8_I0/Y (1.2158 1.092) load=0.017632(pf) 

TX_CLK_M__L3_I0/A (1.5516 1.4213) 
TX_CLK_M__L3_I0/Y (1.4901 1.6305) load=0.126031(pf) 

RX_CLK_M__L3_I0/A (1.5485 1.4114) 
RX_CLK_M__L3_I0/Y (1.4731 1.6227) load=0.0955778(pf) 

TX_CLK_M__L2_I0/A (1.1609 1.1852) 
TX_CLK_M__L2_I0/Y (1.2781 1.3165) load=0.0597789(pf) 

RX_CLK_M__L2_I0/A (1.1492 1.1705) 
RX_CLK_M__L2_I0/Y (1.2708 1.3026) load=0.0571927(pf) 

GATED_CLK__L1_I0/A (1.1668 1.243) 
GATED_CLK__L1_I0/Y (1.2959 1.2299) load=0.0100043(pf) 

REF_CLK_M__L4_I0/A (1.1229 1.178) 
REF_CLK_M__L4_I0/Y (1.24 1.1865) load=0.117165(pf) 

TX_CLK_M__L1_I0/A (1.099 1.3318) 
TX_CLK_M__L1_I0/Y (1.4018 1.1826) load=0.0144343(pf) 

RX_CLK_M__L1_I0/A (1.1038 1.3365) 
RX_CLK_M__L1_I0/Y (1.3983 1.1773) load=0.0108802(pf) 

UART_CLK_M__L9_I0/A (1.2171 1.0933) 
UART_CLK_M__L9_I0/Y (1.3236 1.211) load=0.0167717(pf) 

UART/UART_Tx/linkFSM/ser_en_reg/CK (1.4919 1.6323) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (1.4911 1.6315) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK (1.4921 1.6325) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (1.4986 1.639) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (1.4934 1.6338) 

UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (1.4986 1.639) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (1.4986 1.639) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (1.4932 1.6336) 

UART/UART_Tx/linkFSM/state_reg[2]/CK (1.4985 1.639) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (1.4944 1.6348) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (1.4952 1.6356) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (1.4952 1.6356) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK (1.4975 1.6379) 

UART/UART_Tx/linkFSM/state_reg[0]/CK (1.4986 1.639) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (1.494 1.6344) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (1.494 1.6344) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (1.4939 1.6343) 

UART/UART_Tx/linkserializer/count_reg[1]/CK (1.4938 1.6342) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (1.4937 1.6341) 

UART/UART_Tx/linkserializer/count_reg[0]/CK (1.4937 1.6341) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (1.4933 1.6337) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (1.4933 1.6337) 

UART/UART_Tx/linkserializer/count_reg[2]/CK (1.4934 1.6338) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (1.4932 1.6336) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (1.4931 1.6335) 

UART/UART_Tx/linkserializer/ser_done_reg/CK (1.4927 1.6331) 

UART/UART_Tx/linkserializer/ser_data_reg/CK (1.4924 1.6328) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK (1.491 1.6314) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK (1.4989 1.6393) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK (1.4986 1.639) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (1.4984 1.6388) 

UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (1.4989 1.6393) 

UART/UART_Tx/linkFSM/busy_reg/CK (1.4989 1.6393) 

UART/UART_Tx/linkFSM/state_reg[1]/CK (1.4985 1.6389) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (1.4967 1.6371) 

DELAY_ONE_PERIOD/Signal_delayed_reg/CK (1.4993 1.6397) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (1.4966 1.6371) 

PULSE_GENERATOR/pulse_done_reg/CK (1.4993 1.6397) 

PULSE_GENERATOR/PULSE_SIG_reg/CK (1.4991 1.6395) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (1.4957 1.6361) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (1.4967 1.6371) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK (1.498 1.6384) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (1.4823 1.6319) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (1.482 1.6316) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (1.4823 1.6319) 

UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (1.4813 1.6308) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (1.4826 1.6322) 

UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (1.4804 1.6299) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (1.4828 1.6324) 

UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (1.4799 1.6295) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (1.4831 1.6327) 

UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (1.4786 1.6282) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (1.4834 1.633) 

UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (1.4789 1.6285) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (1.4836 1.6332) 

UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (1.4793 1.6288) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (1.4837 1.6333) 

UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (1.4772 1.6268) 

UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (1.4777 1.6273) 

UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (1.4835 1.6331) 

UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (1.4839 1.6334) 

UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (1.4772 1.6268) 

UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (1.4739 1.6235) 

UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (1.4768 1.6264) 

UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (1.4839 1.6335) 

UART/UART_Rx/FSM_block/deser_en_reg/CK (1.4756 1.6252) 

UART/UART_Rx/FSM_block/enable_reg/CK (1.4747 1.6243) 

UART/UART_Rx/FSM_block/state_reg[2]/CK (1.4839 1.6335) 

UART/UART_Rx/FSM_block/data_valid_reg/CK (1.4749 1.6245) 

UART/UART_Rx/FSM_block/par_chk_en_reg/CK (1.4749 1.6245) 

UART/UART_Rx/FSM_block/state_reg[0]/CK (1.475 1.6246) 

UART/UART_Rx/FSM_block/state_reg[1]/CK (1.4751 1.6247) 

TX_CLK_M__L3_I0/A (1.2856 1.324) 
TX_CLK_M__L3_I0/Y (1.3928 1.3645) load=0.126031(pf) 

RX_CLK_M__L3_I0/A (1.277 1.3088) 
RX_CLK_M__L3_I0/Y (1.3705 1.3512) load=0.0955778(pf) 

GATED_CLK__L2_I0/A (1.2962 1.2302) 
GATED_CLK__L2_I0/Y (1.3992 1.35) load=0.037558(pf) 

REF_CLK_M__L5_I1/A (1.2476 1.1941) 
REF_CLK_M__L5_I1/Y (1.26 1.3153) load=0.103405(pf) 

REF_CLK_M__L5_I0/A (1.2511 1.1976) 
REF_CLK_M__L5_I0/Y (1.2627 1.318) load=0.100375(pf) 

TX_CLK_M__L2_I0/A (1.4025 1.1833) 
TX_CLK_M__L2_I0/Y (1.5189 1.3144) load=0.0597789(pf) 

RX_CLK_M__L2_I0/A (1.3987 1.1777) 
RX_CLK_M__L2_I0/Y (1.5195 1.3096) load=0.0571927(pf) 

UART_CLK_M__L10_I0/A (1.325 1.2124) 
UART_CLK_M__L10_I0/Y (1.4527 1.3523) load=0.0479168(pf) 

UART/UART_Tx/linkFSM/ser_en_reg/CK (1.3946 1.3663) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (1.3938 1.3655) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK (1.3948 1.3665) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (1.4013 1.373) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (1.3961 1.3678) 

UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (1.4013 1.373) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (1.4013 1.373) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (1.3959 1.3676) 

UART/UART_Tx/linkFSM/state_reg[2]/CK (1.4012 1.373) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (1.3971 1.3688) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (1.3979 1.3696) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (1.3979 1.3696) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK (1.4002 1.3719) 

UART/UART_Tx/linkFSM/state_reg[0]/CK (1.4013 1.373) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (1.3967 1.3684) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (1.3967 1.3684) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (1.3966 1.3683) 

UART/UART_Tx/linkserializer/count_reg[1]/CK (1.3965 1.3682) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (1.3964 1.3681) 

UART/UART_Tx/linkserializer/count_reg[0]/CK (1.3964 1.3681) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (1.396 1.3677) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (1.396 1.3677) 

UART/UART_Tx/linkserializer/count_reg[2]/CK (1.3961 1.3678) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (1.3959 1.3676) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (1.3958 1.3675) 

UART/UART_Tx/linkserializer/ser_done_reg/CK (1.3954 1.3671) 

UART/UART_Tx/linkserializer/ser_data_reg/CK (1.3951 1.3668) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK (1.3937 1.3654) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK (1.4016 1.3733) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK (1.4013 1.373) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (1.4011 1.3728) 

UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (1.4016 1.3733) 

UART/UART_Tx/linkFSM/busy_reg/CK (1.4016 1.3733) 

UART/UART_Tx/linkFSM/state_reg[1]/CK (1.4012 1.3729) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (1.3994 1.3711) 

DELAY_ONE_PERIOD/Signal_delayed_reg/CK (1.402 1.3737) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (1.3993 1.3711) 

PULSE_GENERATOR/pulse_done_reg/CK (1.402 1.3737) 

PULSE_GENERATOR/PULSE_SIG_reg/CK (1.4018 1.3735) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (1.3984 1.3701) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (1.3994 1.3711) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK (1.4007 1.3724) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (1.3797 1.3604) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (1.3794 1.3601) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (1.3797 1.3604) 

UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (1.3787 1.3593) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (1.38 1.3607) 

UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (1.3778 1.3584) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (1.3802 1.3609) 

UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (1.3773 1.358) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (1.3805 1.3612) 

UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (1.376 1.3567) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (1.3808 1.3615) 

UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (1.3763 1.357) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (1.381 1.3617) 

UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (1.3767 1.3573) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (1.3811 1.3618) 

UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (1.3746 1.3553) 

UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (1.3751 1.3558) 

UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (1.3809 1.3616) 

UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (1.3813 1.3619) 

UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (1.3746 1.3553) 

UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (1.3713 1.352) 

UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (1.3742 1.3549) 

UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (1.3813 1.362) 

UART/UART_Rx/FSM_block/deser_en_reg/CK (1.373 1.3537) 

UART/UART_Rx/FSM_block/enable_reg/CK (1.3721 1.3528) 

UART/UART_Rx/FSM_block/state_reg[2]/CK (1.3813 1.362) 

UART/UART_Rx/FSM_block/data_valid_reg/CK (1.3723 1.353) 

UART/UART_Rx/FSM_block/par_chk_en_reg/CK (1.3723 1.353) 

UART/UART_Rx/FSM_block/state_reg[0]/CK (1.3724 1.3531) 

UART/UART_Rx/FSM_block/state_reg[1]/CK (1.3725 1.3532) 

GATED_CLK__L3_I0/A (1.4002 1.351) 
GATED_CLK__L3_I0/Y (1.3994 1.4582) load=0.0522037(pf) 

REF_CLK_M__L6_I3/A (1.2653 1.3206) 
REF_CLK_M__L6_I3/Y (1.4023 1.3486) load=0.164836(pf) 

REF_CLK_M__L6_I2/A (1.2647 1.32) 
REF_CLK_M__L6_I2/Y (1.4004 1.3467) load=0.16018(pf) 

REF_CLK_M__L6_I1/A (1.2666 1.3219) 
REF_CLK_M__L6_I1/Y (1.4023 1.3486) load=0.161645(pf) 

REF_CLK_M__L6_I0/A (1.2668 1.3221) 
REF_CLK_M__L6_I0/Y (1.401 1.3473) load=0.156327(pf) 

TX_CLK_M__L3_I0/A (1.5264 1.3219) 
TX_CLK_M__L3_I0/Y (1.3907 1.6053) load=0.126031(pf) 

RX_CLK_M__L3_I0/A (1.5257 1.3158) 
RX_CLK_M__L3_I0/Y (1.3775 1.5999) load=0.0955778(pf) 

UART_CLK_M__L11_I0/A (1.4548 1.3544) 
UART_CLK_M__L11_I0/Y (1.4088 1.5097) load=0.0591897(pf) 

ALU_UNIT/ALU_OUT_reg[6]/CK (1.4006 1.4594) 

ALU_UNIT/ALU_OUT_reg[7]/CK (1.4006 1.4594) 

ALU_UNIT/ALU_OUT_reg[3]/CK (1.4009 1.4597) 

ALU_UNIT/ALU_OUT_reg[4]/CK (1.4006 1.4594) 

ALU_UNIT/ALU_OUT_reg[5]/CK (1.4006 1.4594) 

ALU_UNIT/ALU_OUT_reg[14]/CK (1.4019 1.4607) 

ALU_UNIT/ALU_OUT_reg[15]/CK (1.4019 1.4607) 

ALU_UNIT/OUT_VALID_reg/CK (1.4006 1.4594) 

ALU_UNIT/ALU_OUT_reg[8]/CK (1.401 1.4598) 

ALU_UNIT/ALU_OUT_reg[1]/CK (1.401 1.4598) 

ALU_UNIT/ALU_OUT_reg[2]/CK (1.401 1.4598) 

ALU_UNIT/ALU_OUT_reg[0]/CK (1.401 1.4598) 

ALU_UNIT/ALU_OUT_reg[13]/CK (1.4018 1.4606) 

ALU_UNIT/ALU_OUT_reg[12]/CK (1.4018 1.4606) 

ALU_UNIT/ALU_OUT_reg[10]/CK (1.4017 1.4605) 

ALU_UNIT/ALU_OUT_reg[11]/CK (1.4016 1.4604) 

ALU_UNIT/ALU_OUT_reg[9]/CK (1.4015 1.4603) 

REF_CLK_M__L7_I15/A (1.4144 1.3607) 
REF_CLK_M__L7_I15/Y (1.4158 1.4736) load=0.0415851(pf) 

REF_CLK_M__L7_I14/A (1.413 1.3593) 
REF_CLK_M__L7_I14/Y (1.4171 1.4749) load=0.0481926(pf) 

REF_CLK_M__L7_I13/A (1.4086 1.3549) 
REF_CLK_M__L7_I13/Y (1.4135 1.4713) load=0.0501921(pf) 

REF_CLK_M__L7_I12/A (1.4103 1.3566) 
REF_CLK_M__L7_I12/Y (1.4152 1.473) load=0.0501608(pf) 

REF_CLK_M__L7_I11/A (1.4027 1.349) 
REF_CLK_M__L7_I11/Y (1.4036 1.4613) load=0.0416744(pf) 

REF_CLK_M__L7_I10/A (1.4021 1.3484) 
REF_CLK_M__L7_I10/Y (1.4035 1.4612) load=0.0428418(pf) 

REF_CLK_M__L7_I9/A (1.4024 1.3487) 
REF_CLK_M__L7_I9/Y (1.4049 1.4627) load=0.0457669(pf) 

REF_CLK_M__L7_I8/A (1.4034 1.3497) 
REF_CLK_M__L7_I8/Y (1.4056 1.4634) load=0.0450838(pf) 

REF_CLK_M__L7_I7/A (1.4087 1.355) 
REF_CLK_M__L7_I7/Y (1.4138 1.4717) load=0.0519417(pf) 

REF_CLK_M__L7_I6/A (1.4076 1.3539) 
REF_CLK_M__L7_I6/Y (1.4116 1.4694) load=0.0490207(pf) 

REF_CLK_M__L7_I5/A (1.4067 1.353) 
REF_CLK_M__L7_I5/Y (1.4121 1.47) load=0.0526173(pf) 

REF_CLK_M__L7_I4/A (1.4076 1.3539) 
REF_CLK_M__L7_I4/Y (1.4119 1.4697) load=0.0497284(pf) 

REF_CLK_M__L7_I3/A (1.4044 1.3507) 
REF_CLK_M__L7_I3/Y (1.4102 1.468) load=0.0551943(pf) 

REF_CLK_M__L7_I2/A (1.4034 1.3497) 
REF_CLK_M__L7_I2/Y (1.4087 1.4665) load=0.0539847(pf) 

REF_CLK_M__L7_I1/A (1.4035 1.3498) 
REF_CLK_M__L7_I1/Y (1.409 1.4668) load=0.0545894(pf) 

REF_CLK_M__L7_I0/A (1.4046 1.3509) 
REF_CLK_M__L7_I0/Y (1.4091 1.4669) load=0.0520545(pf) 

UART/UART_Tx/linkFSM/ser_en_reg/CK (1.3925 1.6071) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (1.3917 1.6063) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK (1.3927 1.6073) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (1.3992 1.6138) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (1.394 1.6086) 

UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (1.3992 1.6138) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (1.3992 1.6138) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (1.3938 1.6084) 

UART/UART_Tx/linkFSM/state_reg[2]/CK (1.3991 1.6138) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (1.395 1.6096) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (1.3958 1.6104) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (1.3958 1.6104) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK (1.3981 1.6127) 

UART/UART_Tx/linkFSM/state_reg[0]/CK (1.3992 1.6138) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (1.3946 1.6092) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (1.3946 1.6092) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (1.3945 1.6091) 

UART/UART_Tx/linkserializer/count_reg[1]/CK (1.3944 1.609) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (1.3943 1.6089) 

UART/UART_Tx/linkserializer/count_reg[0]/CK (1.3943 1.6089) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (1.3939 1.6085) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (1.3939 1.6085) 

UART/UART_Tx/linkserializer/count_reg[2]/CK (1.394 1.6086) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (1.3938 1.6084) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (1.3937 1.6083) 

UART/UART_Tx/linkserializer/ser_done_reg/CK (1.3933 1.6079) 

UART/UART_Tx/linkserializer/ser_data_reg/CK (1.393 1.6076) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK (1.3916 1.6062) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK (1.3995 1.6141) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK (1.3992 1.6138) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (1.399 1.6136) 

UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (1.3995 1.6141) 

UART/UART_Tx/linkFSM/busy_reg/CK (1.3995 1.6141) 

UART/UART_Tx/linkFSM/state_reg[1]/CK (1.3991 1.6137) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (1.3973 1.6119) 

DELAY_ONE_PERIOD/Signal_delayed_reg/CK (1.3999 1.6145) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (1.3972 1.6119) 

PULSE_GENERATOR/pulse_done_reg/CK (1.3999 1.6145) 

PULSE_GENERATOR/PULSE_SIG_reg/CK (1.3997 1.6143) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (1.3963 1.6109) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (1.3973 1.6119) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK (1.3986 1.6132) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (1.3867 1.6091) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (1.3864 1.6088) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (1.3867 1.6091) 

UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (1.3857 1.608) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (1.387 1.6094) 

UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (1.3848 1.6071) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (1.3872 1.6096) 

UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (1.3843 1.6067) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (1.3875 1.6099) 

UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (1.383 1.6054) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (1.3878 1.6102) 

UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (1.3833 1.6057) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (1.388 1.6104) 

UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (1.3837 1.606) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (1.3881 1.6105) 

UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (1.3816 1.604) 

UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (1.3821 1.6045) 

UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (1.3879 1.6103) 

UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (1.3883 1.6106) 

UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (1.3816 1.604) 

UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (1.3783 1.6007) 

UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (1.3812 1.6036) 

UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (1.3883 1.6107) 

UART/UART_Rx/FSM_block/deser_en_reg/CK (1.38 1.6024) 

UART/UART_Rx/FSM_block/enable_reg/CK (1.3791 1.6015) 

UART/UART_Rx/FSM_block/state_reg[2]/CK (1.3883 1.6107) 

UART/UART_Rx/FSM_block/data_valid_reg/CK (1.3793 1.6017) 

UART/UART_Rx/FSM_block/par_chk_en_reg/CK (1.3793 1.6017) 

UART/UART_Rx/FSM_block/state_reg[0]/CK (1.3794 1.6018) 

UART/UART_Rx/FSM_block/state_reg[1]/CK (1.3795 1.6019) 

CLK_DIV_TX/odd_edge_tog_reg/CK (1.4115 1.5124) 

CLK_DIV_TX/count_reg[6]/CK (1.4113 1.5122) 

CLK_DIV_TX/count_reg[5]/CK (1.4114 1.5123) 

CLK_DIV_TX/count_reg[4]/CK (1.4111 1.512) 

CLK_DIV_TX/count_reg[3]/CK (1.4109 1.5118) 

CLK_DIV_TX/count_reg[2]/CK (1.4105 1.5114) 

CLK_DIV_TX/count_reg[1]/CK (1.4103 1.5112) 

CLK_DIV_TX/count_reg[0]/CK (1.4101 1.511) 

CLK_DIV_RX/count_reg[1]/CK (1.4108 1.5117) 

CLK_DIV_RX/odd_edge_tog_reg/CK (1.4109 1.5118) 

CLK_DIV_RX/count_reg[0]/CK (1.4121 1.513) 

CLK_DIV_RX/count_reg[2]/CK (1.4112 1.5121) 

RST_SYN_UART/ff_reg[1]/CK (1.4121 1.513) 

CLK_DIV_RX/count_reg[3]/CK (1.4115 1.5124) 

CLK_DIV_RX/count_reg[5]/CK (1.4119 1.5128) 

RST_SYN_UART/ff_reg[0]/CK (1.412 1.5129) 

CLK_DIV_RX/count_reg[6]/CK (1.4118 1.5127) 

CLK_DIV_RX/count_reg[4]/CK (1.4117 1.5126) 

ASYN_FIFO/link_Memory/RAM_reg[7][1]/CK (1.4169 1.4747) 

CONTROL_UNIT/TX_P_DATA_reg[3]/CK (1.4165 1.4743) 

CONTROL_UNIT/TX_P_DATA_reg[6]/CK (1.4171 1.4749) 

CONTROL_UNIT/TX_P_DATA_reg[5]/CK (1.4166 1.4744) 

CONTROL_UNIT/TX_P_DATA_reg[4]/CK (1.4164 1.4742) 

CONTROL_UNIT/TX_P_DATA_reg[2]/CK (1.4165 1.4743) 

CONTROL_UNIT/TX_P_DATA_reg[1]/CK (1.4164 1.4742) 

ASYN_FIFO/link_Memory/RAM_reg[6][7]/CK (1.4168 1.4746) 

ASYN_FIFO/link_Memory/RAM_reg[5][1]/CK (1.4159 1.4737) 

CONTROL_UNIT/TX_P_DATA_reg[7]/CK (1.4171 1.4749) 

ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]/CK (1.4172 1.475) 

ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/CK (1.417 1.4748) 

CONTROL_UNIT/TX_P_DATA_reg[0]/CK (1.4172 1.475) 

ASYN_FIFO/link_Memory/RAM_reg[7][0]/CK (1.4169 1.4747) 

ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK (1.4188 1.4766) 

CONTROL_UNIT/RdEn_reg/CK (1.4187 1.4765) 

ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/CK (1.4185 1.4763) 

ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/CK (1.4171 1.4749) 

ASYN_FIFO/link_Memory/RAM_reg[0][0]/CK (1.4174 1.4752) 

ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (1.4173 1.4751) 

ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/CK (1.4181 1.4759) 

ASYN_FIFO/link_FIFO_Write/wptr_reg[0]/CK (1.4185 1.4763) 

ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/CK (1.4186 1.4764) 

ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[2]/CK (1.4186 1.4764) 

ASYN_FIFO/link_FIFO_Write/waddr_reg[2]/CK (1.4173 1.4751) 

ASYN_FIFO/link_FIFO_Write/waddr_reg[1]/CK (1.4173 1.4751) 

ASYN_FIFO/link_FIFO_Write/waddr_reg[0]/CK (1.4185 1.4763) 

ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/CK (1.4188 1.4766) 

ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK (1.4187 1.4765) 

CONTROL_UNIT/TX_D_VLD_reg/CK (1.4187 1.4765) 

CONTROL_UNIT/state_reg[0]/CK (1.4147 1.4725) 

DATA_SYNC/Pulse_Gen_reg/CK (1.4148 1.4726) 

ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/CK (1.4159 1.4737) 

DATA_SYNC/ff_reg[1]/CK (1.4156 1.4734) 

DATA_SYNC/enable_pulse_reg/CK (1.4155 1.4733) 

ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/CK (1.4158 1.4736) 

ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK (1.4159 1.4737) 

ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK (1.4159 1.4737) 

CONTROL_UNIT/ALU_FUN_reg[3]/CK (1.4149 1.4727) 

CONTROL_UNIT/ALU_Part1_Done_reg/CK (1.415 1.4728) 

CONTROL_UNIT/Address_reg[0]/CK (1.4149 1.4727) 

CONTROL_UNIT/EN_reg/CK (1.4151 1.4729) 

CONTROL_UNIT/state_reg[1]/CK (1.4136 1.4714) 

CONTROL_UNIT/state_reg[2]/CK (1.4135 1.4713) 

DATA_SYNC/ff_reg[0]/CK (1.4153 1.4731) 

CONTROL_UNIT/CLK_EN_reg/CK (1.415 1.4728) 

DATA_SYNC/sync_bus_reg[2]/CK (1.4152 1.473) 

CONTROL_UNIT/WrData_reg[1]/CK (1.4174 1.4752) 

CONTROL_UNIT/WrData_reg[6]/CK (1.4167 1.4745) 

REGISTER_FILE/RdData_Valid_reg/CK (1.4159 1.4737) 

DATA_SYNC/sync_bus_reg[7]/CK (1.4167 1.4745) 

DATA_SYNC/sync_bus_reg[6]/CK (1.4167 1.4745) 

DATA_SYNC/sync_bus_reg[5]/CK (1.4164 1.4742) 

DATA_SYNC/sync_bus_reg[4]/CK (1.4159 1.4737) 

DATA_SYNC/sync_bus_reg[3]/CK (1.4168 1.4746) 

DATA_SYNC/sync_bus_reg[1]/CK (1.416 1.4738) 

DATA_SYNC/sync_bus_reg[0]/CK (1.416 1.4738) 

CONTROL_UNIT/WrEn_reg/CK (1.4158 1.4736) 

CONTROL_UNIT/WrData_reg[7]/CK (1.4162 1.474) 

CONTROL_UNIT/WrData_reg[5]/CK (1.417 1.4748) 

CONTROL_UNIT/WrData_reg[4]/CK (1.4172 1.475) 

CONTROL_UNIT/WrData_reg[3]/CK (1.4173 1.4751) 

CONTROL_UNIT/WrData_reg[2]/CK (1.4174 1.4752) 

CONTROL_UNIT/ALU_FUN_reg[0]/CK (1.4172 1.475) 

ASYN_FIFO/link_Memory/RAM_reg[7][4]/CK (1.4044 1.4621) 

ASYN_FIFO/link_Memory/RAM_reg[5][4]/CK (1.4055 1.4632) 

ASYN_FIFO/link_Memory/RAM_reg[7][5]/CK (1.4046 1.4623) 

ASYN_FIFO/link_Memory/RAM_reg[6][2]/CK (1.4054 1.4631) 

ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK (1.404 1.4617) 

ASYN_FIFO/link_Memory/RAM_reg[6][4]/CK (1.4045 1.4622) 

ASYN_FIFO/link_Memory/RAM_reg[6][3]/CK (1.4055 1.4632) 

ASYN_FIFO/link_Memory/RAM_reg[4][4]/CK (1.4045 1.4622) 

ASYN_FIFO/link_Memory/RAM_reg[4][3]/CK (1.4042 1.4619) 

ASYN_FIFO/link_Memory/RAM_reg[7][2]/CK (1.4053 1.463) 

ASYN_FIFO/link_Memory/RAM_reg[4][2]/CK (1.4049 1.4626) 

ASYN_FIFO/link_Memory/RAM_reg[5][2]/CK (1.4046 1.4623) 

ASYN_FIFO/link_Memory/RAM_reg[5][3]/CK (1.4044 1.4621) 

ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK (1.4052 1.4629) 

ASYN_FIFO/link_Memory/RAM_reg[5][5]/CK (1.4054 1.4631) 

ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK (1.4054 1.4631) 

ASYN_FIFO/link_Memory/RAM_reg[4][5]/CK (1.4055 1.4632) 

ASYN_FIFO/link_Memory/RAM_reg[5][7]/CK (1.4055 1.4632) 

ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK (1.4043 1.462) 

ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK (1.4053 1.463) 

ASYN_FIFO/link_Memory/RAM_reg[6][5]/CK (1.4036 1.4613) 

ASYN_FIFO/link_Memory/RAM_reg[7][6]/CK (1.4038 1.4615) 

ASYN_FIFO/link_Memory/RAM_reg[5][6]/CK (1.4054 1.4631) 

ASYN_FIFO/link_Memory/RAM_reg[4][6]/CK (1.4054 1.4631) 

ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK (1.4049 1.4626) 

ASYN_FIFO/link_Memory/RAM_reg[2][6]/CK (1.4053 1.463) 

ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK (1.4054 1.4631) 

ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK (1.4044 1.4621) 

ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK (1.4036 1.4613) 

ASYN_FIFO/link_Memory/RAM_reg[6][0]/CK (1.4059 1.4637) 

ASYN_FIFO/link_Memory/RAM_reg[0][1]/CK (1.4058 1.4636) 

ASYN_FIFO/link_Memory/RAM_reg[1][7]/CK (1.4057 1.4635) 

ASYN_FIFO/link_Memory/RAM_reg[2][0]/CK (1.4055 1.4633) 

ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK (1.4062 1.464) 

ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK (1.406 1.4638) 

ASYN_FIFO/link_Memory/RAM_reg[4][0]/CK (1.4056 1.4634) 

ASYN_FIFO/link_Memory/RAM_reg[5][0]/CK (1.4058 1.4636) 

ASYN_FIFO/link_Memory/RAM_reg[0][7]/CK (1.405 1.4628) 

ASYN_FIFO/link_Memory/RAM_reg[7][7]/CK (1.4054 1.4632) 

ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK (1.406 1.4638) 

ASYN_FIFO/link_Memory/RAM_reg[4][7]/CK (1.4058 1.4636) 

ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK (1.406 1.4638) 

ASYN_FIFO/link_Memory/RAM_reg[1][1]/CK (1.406 1.4638) 

ASYN_FIFO/link_Memory/RAM_reg[6][1]/CK (1.4059 1.4637) 

ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK (1.4082 1.466) 

ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK (1.4082 1.466) 

ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK (1.407 1.4648) 

ASYN_FIFO/link_Memory/RAM_reg[0][4]/CK (1.4065 1.4643) 

ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK (1.4061 1.4639) 

ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK (1.4083 1.4661) 

ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK (1.4074 1.4652) 

ASYN_FIFO/link_Memory/RAM_reg[1][4]/CK (1.4078 1.4656) 

ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK (1.4056 1.4634) 

ASYN_FIFO/link_Memory/RAM_reg[2][3]/CK (1.408 1.4658) 

ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK (1.4078 1.4656) 

ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK (1.4081 1.4659) 

ASYN_FIFO/link_Memory/RAM_reg[3][5]/CK (1.4061 1.4639) 

ASYN_FIFO/link_Memory/RAM_reg[3][2]/CK (1.4083 1.4661) 

ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK (1.4067 1.4645) 

CONTROL_UNIT/WrData_reg[0]/CK (1.4151 1.473) 

REGISTER_FILE/Reg_File_reg[0][5]/CK (1.416 1.4739) 

CONTROL_UNIT/ALU_FUN_reg[1]/CK (1.4151 1.473) 

REGISTER_FILE/RdData_reg[6]/CK (1.4155 1.4734) 

REGISTER_FILE/RdData_reg[1]/CK (1.4138 1.4717) 

REGISTER_FILE/Reg_File_reg[1][0]/CK (1.4161 1.474) 

REGISTER_FILE/Reg_File_reg[0][6]/CK (1.4161 1.474) 

REGISTER_FILE/Reg_File_reg[0][1]/CK (1.416 1.4739) 

REGISTER_FILE/Reg_File_reg[0][0]/CK (1.416 1.4739) 

REGISTER_FILE/RdData_reg[5]/CK (1.4153 1.4732) 

REGISTER_FILE/RdData_reg[4]/CK (1.4149 1.4728) 

REGISTER_FILE/RdData_reg[0]/CK (1.415 1.4729) 

CONTROL_UNIT/Address_reg[3]/CK (1.4149 1.4728) 

CONTROL_UNIT/Address_reg[2]/CK (1.415 1.4729) 

CONTROL_UNIT/Address_reg[1]/CK (1.415 1.4729) 

CONTROL_UNIT/ALU_FUN_reg[2]/CK (1.415 1.4729) 

REGISTER_FILE/RdData_reg[3]/CK (1.4158 1.4737) 

REGISTER_FILE/Reg_File_reg[2][0]/CK (1.4156 1.4735) 

REGISTER_FILE/Reg_File_reg[3][1]/CK (1.4131 1.4709) 

REGISTER_FILE/Reg_File_reg[3][7]/CK (1.4132 1.471) 

REGISTER_FILE/Reg_File_reg[3][6]/CK (1.413 1.4708) 

REGISTER_FILE/Reg_File_reg[3][5]/CK (1.413 1.4708) 

REGISTER_FILE/Reg_File_reg[3][4]/CK (1.4135 1.4713) 

REGISTER_FILE/Reg_File_reg[3][3]/CK (1.4133 1.4711) 

REGISTER_FILE/Reg_File_reg[3][2]/CK (1.4134 1.4712) 

REGISTER_FILE/Reg_File_reg[3][0]/CK (1.4131 1.4709) 

REGISTER_FILE/Reg_File_reg[2][2]/CK (1.4128 1.4706) 

REGISTER_FILE/Reg_File_reg[2][1]/CK (1.4127 1.4705) 

REGISTER_FILE/Reg_File_reg[10][7]/CK (1.4121 1.4699) 

REGISTER_FILE/Reg_File_reg[0][3]/CK (1.412 1.4698) 

REGISTER_FILE/RdData_reg[7]/CK (1.412 1.4698) 

REGISTER_FILE/Reg_File_reg[8][7]/CK (1.4122 1.47) 

REGISTER_FILE/RdData_reg[2]/CK (1.4119 1.4697) 

REGISTER_FILE/Reg_File_reg[0][7]/CK (1.4121 1.4699) 

REGISTER_FILE/Reg_File_reg[14][0]/CK (1.4123 1.4702) 

REGISTER_FILE/Reg_File_reg[15][3]/CK (1.4127 1.4706) 

REGISTER_FILE/Reg_File_reg[4][0]/CK (1.4143 1.4722) 

REGISTER_FILE/Reg_File_reg[12][0]/CK (1.4143 1.4722) 

REGISTER_FILE/Reg_File_reg[12][1]/CK (1.4138 1.4717) 

REGISTER_FILE/Reg_File_reg[12][2]/CK (1.4138 1.4717) 

REGISTER_FILE/Reg_File_reg[13][1]/CK (1.4132 1.4711) 

REGISTER_FILE/Reg_File_reg[13][2]/CK (1.4133 1.4712) 

REGISTER_FILE/Reg_File_reg[14][1]/CK (1.4147 1.4726) 

REGISTER_FILE/Reg_File_reg[15][0]/CK (1.4123 1.4702) 

REGISTER_FILE/Reg_File_reg[15][1]/CK (1.4122 1.4701) 

REGISTER_FILE/Reg_File_reg[15][2]/CK (1.4148 1.4727) 

REGISTER_FILE/Reg_File_reg[2][3]/CK (1.4149 1.4728) 

REGISTER_FILE/Reg_File_reg[2][4]/CK (1.4149 1.4728) 

REGISTER_FILE/Reg_File_reg[2][5]/CK (1.415 1.4729) 

REGISTER_FILE/Reg_File_reg[2][6]/CK (1.4148 1.4727) 

REGISTER_FILE/Reg_File_reg[2][7]/CK (1.415 1.4729) 

REGISTER_FILE/Reg_File_reg[12][7]/CK (1.415 1.4729) 

RST_SYN_REF/ff_reg[1]/CK (1.4137 1.4715) 

RST_SYN_REF/ff_reg[0]/CK (1.4137 1.4715) 

REGISTER_FILE/Reg_File_reg[15][7]/CK (1.4127 1.4705) 

REGISTER_FILE/Reg_File_reg[15][6]/CK (1.4123 1.4701) 

REGISTER_FILE/Reg_File_reg[15][5]/CK (1.4143 1.4721) 

REGISTER_FILE/Reg_File_reg[15][4]/CK (1.4142 1.472) 

REGISTER_FILE/Reg_File_reg[14][7]/CK (1.4127 1.4705) 

REGISTER_FILE/Reg_File_reg[14][6]/CK (1.4137 1.4715) 

REGISTER_FILE/Reg_File_reg[14][5]/CK (1.4139 1.4717) 

REGISTER_FILE/Reg_File_reg[14][4]/CK (1.4139 1.4717) 

REGISTER_FILE/Reg_File_reg[13][7]/CK (1.4127 1.4705) 

REGISTER_FILE/Reg_File_reg[13][6]/CK (1.4132 1.471) 

REGISTER_FILE/Reg_File_reg[13][5]/CK (1.4139 1.4717) 

REGISTER_FILE/Reg_File_reg[13][0]/CK (1.4143 1.4721) 

REGISTER_FILE/Reg_File_reg[12][6]/CK (1.4136 1.4714) 

REGISTER_FILE/Reg_File_reg[12][5]/CK (1.414 1.4718) 

REGISTER_FILE/Reg_File_reg[12][4]/CK (1.4141 1.4719) 

REGISTER_FILE/Reg_File_reg[7][6]/CK (1.4138 1.4716) 

REGISTER_FILE/Reg_File_reg[7][5]/CK (1.4146 1.4724) 

REGISTER_FILE/Reg_File_reg[6][6]/CK (1.4147 1.4725) 

REGISTER_FILE/Reg_File_reg[5][6]/CK (1.4143 1.4721) 

REGISTER_FILE/Reg_File_reg[5][5]/CK (1.4147 1.4725) 

REGISTER_FILE/Reg_File_reg[5][4]/CK (1.4147 1.4725) 

REGISTER_FILE/Reg_File_reg[4][6]/CK (1.4146 1.4724) 

REGISTER_FILE/Reg_File_reg[4][5]/CK (1.4143 1.4721) 

REGISTER_FILE/Reg_File_reg[11][1]/CK (1.4132 1.471) 

REGISTER_FILE/Reg_File_reg[4][7]/CK (1.414 1.4718) 

REGISTER_FILE/Reg_File_reg[5][7]/CK (1.4128 1.4706) 

REGISTER_FILE/Reg_File_reg[7][7]/CK (1.4133 1.4711) 

REGISTER_FILE/Reg_File_reg[11][0]/CK (1.4146 1.4724) 

REGISTER_FILE/Reg_File_reg[6][7]/CK (1.4122 1.47) 

REGISTER_FILE/Reg_File_reg[7][4]/CK (1.4123 1.4701) 

REGISTER_FILE/Reg_File_reg[6][5]/CK (1.4147 1.4725) 

REGISTER_FILE/Reg_File_reg[7][0]/CK (1.4123 1.4701) 

REGISTER_FILE/Reg_File_reg[6][4]/CK (1.4147 1.4725) 

REGISTER_FILE/Reg_File_reg[5][0]/CK (1.4117 1.4695) 

REGISTER_FILE/Reg_File_reg[1][5]/CK (1.4106 1.4684) 

REGISTER_FILE/Reg_File_reg[9][7]/CK (1.4101 1.4679) 

REGISTER_FILE/Reg_File_reg[9][2]/CK (1.4091 1.4669) 

REGISTER_FILE/Reg_File_reg[1][7]/CK (1.4092 1.467) 

REGISTER_FILE/Reg_File_reg[1][6]/CK (1.4091 1.4669) 

REGISTER_FILE/Reg_File_reg[1][4]/CK (1.4106 1.4684) 

REGISTER_FILE/Reg_File_reg[1][3]/CK (1.4096 1.4674) 

REGISTER_FILE/Reg_File_reg[1][2]/CK (1.4104 1.4682) 

REGISTER_FILE/Reg_File_reg[1][1]/CK (1.4105 1.4683) 

REGISTER_FILE/Reg_File_reg[10][5]/CK (1.41 1.4678) 

REGISTER_FILE/Reg_File_reg[10][4]/CK (1.4105 1.4683) 

REGISTER_FILE/Reg_File_reg[10][3]/CK (1.4094 1.4672) 

REGISTER_FILE/Reg_File_reg[10][2]/CK (1.409 1.4668) 

REGISTER_FILE/Reg_File_reg[10][1]/CK (1.4091 1.4669) 

REGISTER_FILE/Reg_File_reg[10][0]/CK (1.4092 1.467) 

REGISTER_FILE/Reg_File_reg[0][4]/CK (1.4104 1.4682) 

REGISTER_FILE/Reg_File_reg[0][2]/CK (1.4105 1.4683) 

REGISTER_FILE/Reg_File_reg[10][6]/CK (1.4101 1.4679) 

REGISTER_FILE/Reg_File_reg[9][0]/CK (1.4092 1.467) 

REGISTER_FILE/Reg_File_reg[11][3]/CK (1.4103 1.4681) 

REGISTER_FILE/Reg_File_reg[9][6]/CK (1.4108 1.4686) 

REGISTER_FILE/Reg_File_reg[8][1]/CK (1.4107 1.4685) 

REGISTER_FILE/Reg_File_reg[11][2]/CK (1.4106 1.4684) 

REGISTER_FILE/Reg_File_reg[9][5]/CK (1.4111 1.4689) 

REGISTER_FILE/Reg_File_reg[9][4]/CK (1.4111 1.4689) 

REGISTER_FILE/Reg_File_reg[9][3]/CK (1.4111 1.4689) 

REGISTER_FILE/Reg_File_reg[9][1]/CK (1.4108 1.4686) 

REGISTER_FILE/Reg_File_reg[8][5]/CK (1.41 1.4678) 

REGISTER_FILE/Reg_File_reg[8][4]/CK (1.4108 1.4686) 

REGISTER_FILE/Reg_File_reg[8][3]/CK (1.4108 1.4686) 

REGISTER_FILE/Reg_File_reg[8][2]/CK (1.4107 1.4685) 

REGISTER_FILE/Reg_File_reg[11][4]/CK (1.4099 1.4677) 

REGISTER_FILE/Reg_File_reg[11][6]/CK (1.4106 1.4684) 

REGISTER_FILE/Reg_File_reg[7][1]/CK (1.4102 1.468) 

REGISTER_FILE/Reg_File_reg[11][5]/CK (1.4109 1.4687) 

REGISTER_FILE/Reg_File_reg[8][0]/CK (1.4105 1.4683) 

REGISTER_FILE/Reg_File_reg[11][7]/CK (1.4107 1.4685) 

REGISTER_FILE/Reg_File_reg[8][6]/CK (1.4107 1.4685) 

REGISTER_FILE/Reg_File_reg[4][2]/CK (1.4128 1.4706) 

REGISTER_FILE/Reg_File_reg[6][2]/CK (1.4117 1.4694) 

REGISTER_FILE/Reg_File_reg[5][2]/CK (1.4119 1.4697) 

REGISTER_FILE/Reg_File_reg[7][3]/CK (1.4119 1.4697) 

REGISTER_FILE/Reg_File_reg[7][2]/CK (1.4115 1.4693) 

REGISTER_FILE/Reg_File_reg[6][3]/CK (1.4124 1.4702) 

REGISTER_FILE/Reg_File_reg[6][1]/CK (1.4116 1.4694) 

REGISTER_FILE/Reg_File_reg[6][0]/CK (1.4115 1.4693) 

REGISTER_FILE/Reg_File_reg[5][3]/CK (1.4123 1.4701) 

REGISTER_FILE/Reg_File_reg[4][4]/CK (1.412 1.4698) 

REGISTER_FILE/Reg_File_reg[4][3]/CK (1.4128 1.4706) 

REGISTER_FILE/Reg_File_reg[14][3]/CK (1.413 1.4708) 

REGISTER_FILE/Reg_File_reg[14][2]/CK (1.4131 1.4709) 

REGISTER_FILE/Reg_File_reg[13][4]/CK (1.4131 1.4709) 

REGISTER_FILE/Reg_File_reg[13][3]/CK (1.413 1.4708) 

REGISTER_FILE/Reg_File_reg[12][3]/CK (1.4128 1.4706) 

REGISTER_FILE/Reg_File_reg[5][1]/CK (1.4108 1.4686) 

REGISTER_FILE/Reg_File_reg[4][1]/CK (1.4117 1.4695) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: UART_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 10
Nr. of Sinks                   : 90
Nr. of Buffer                  : 21
Nr. of Level (including gates) : 14
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): DELAY_ONE_PERIOD/Signal_delayed_reg/CK 1477.8(ps)
Min trig. edge delay at sink(R): UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 1356.8(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1356.8~1477.8(ps)      0~0(ps)             
Fall Phase Delay               : 1444.6~1618.2(ps)      0~0(ps)             
Trig. Edge Skew                : 121(ps)                200(ps)             
Rise Skew                      : 121(ps)                
Fall Skew                      : 173.6(ps)              
Max. Rise Buffer Tran          : 150.2(ps)              50(ps)              
Max. Fall Buffer Tran          : 131.8(ps)              50(ps)              
Max. Rise Sink Tran            : 81.8(ps)               50(ps)              
Max. Fall Sink Tran            : 77.3(ps)               50(ps)              
Min. Rise Buffer Tran          : 21.1(ps)               0(ps)               
Min. Fall Buffer Tran          : 20.2(ps)               0(ps)               
Min. Rise Sink Tran            : 51.7(ps)               0(ps)               
Min. Fall Sink Tran            : 46.9(ps)               0(ps)               

view setup1_analysis_view : skew = 121ps (required = 200ps)
view setup2_analysis_view : skew = 121ps (required = 200ps)
view setup3_analysis_view : skew = 121ps (required = 200ps)
view hold1_analysis_view : skew = 34.8ps (required = 200ps)
view hold2_analysis_view : skew = 34.8ps (required = 200ps)
view hold3_analysis_view : skew = 34.8ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
UART_CLK_M__L1_I0/A              [150.2 131.8](ps)      50(ps)              
UART_CLK_M__L2_I0/A              [94.5 95.2](ps)        50(ps)              
UART_CLK_M__L3_I0/A              [52.7 47.4](ps)        50(ps)              
CLK_DIV_TX/div_clk_reg/CK        [52.7 47.4](ps)        50(ps)              
CLK_DIV_RX/div_clk_reg/CK        [52.7 47.4](ps)        50(ps)              
CLK_DIV_TX/U15/B                 [138.3 108.5](ps)      50(ps)              
CLK_DIV_RX/U16/B                 [135.1 106.8](ps)      50(ps)              
UART_CLK_M__L5_I0/A              [68.7 63.1](ps)        50(ps)              
U2_mux2X1/U1/A                   [77.2 83.2](ps)        50(ps)              
U3_mux2X1/U1/A                   [86.7 89.1](ps)        50(ps)              
UART_CLK_M__L6_I2/A              [81.8 80.7](ps)        50(ps)              
UART_CLK_M__L6_I1/A              [81.8 80.7](ps)        50(ps)              
UART_CLK_M__L6_I0/A              [81.8 80.7](ps)        50(ps)              
TX_CLK_M__L1_I0/A                [144.2 107](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [137 103.8](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [67.4 74.5](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [58.6 64](ps)          50(ps)              
U2_mux2X1/U1/A                   [73.1 70.8](ps)        50(ps)              
U3_mux2X1/U1/A                   [82.6 76.2](ps)        50(ps)              
TX_CLK_M__L3_I0/A                [94.8 59.4](ps)        50(ps)              
RX_CLK_M__L3_I0/A                [109.1 64.6](ps)       50(ps)              
TX_CLK_M__L1_I0/A                [144.2 107](ps)        50(ps)              
RX_CLK_M__L1_I0/A                [137 103.8](ps)        50(ps)              
UART_CLK_M__L9_I0/A              [50.9 50.4](ps)        50(ps)              
UART/UART_Tx/linkFSM/ser_en_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK[81.7 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_done_reg/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_data_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/busy_reg/CK [81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
DELAY_ONE_PERIOD/Signal_delayed_reg/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK[81.8 77.2](ps)        50(ps)              
PULSE_GENERATOR/pulse_done_reg/CK[81.8 77.3](ps)        50(ps)              
PULSE_GENERATOR/PULSE_SIG_reg/CK [81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/strt_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/dat_samp_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK[66.6 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/stp_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/deser_en_reg/CK[66.6 64.4](ps)        50(ps)              
UART/UART_Rx/FSM_block/enable_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/data_valid_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/par_chk_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[0]/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[1]/CK[66.5 64.3](ps)        50(ps)              
TX_CLK_M__L2_I0/A                [67.4 74.5](ps)        50(ps)              
RX_CLK_M__L2_I0/A                [58.6 64](ps)          50(ps)              
UART_CLK_M__L10_I0/A             [50.1 49.7](ps)        50(ps)              
TX_CLK_M__L3_I0/A                [94.8 59.4](ps)        50(ps)              
RX_CLK_M__L3_I0/A                [109.1 64.6](ps)       50(ps)              
UART_CLK_M__L11_I0/A             [78.3 77.6](ps)        50(ps)              
UART/UART_Tx/linkFSM/ser_en_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK[81.7 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK[81.8 77.2](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/count_reg[2]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_done_reg/CK[81.7 77.1](ps)        50(ps)              
UART/UART_Tx/linkserializer/ser_data_reg/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK[81.7 77.1](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/busy_reg/CK [81.8 77.3](ps)        50(ps)              
UART/UART_Tx/linkFSM/state_reg[1]/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK[81.8 77.2](ps)        50(ps)              
DELAY_ONE_PERIOD/Signal_delayed_reg/CK[81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK[81.8 77.2](ps)        50(ps)              
PULSE_GENERATOR/pulse_done_reg/CK[81.8 77.3](ps)        50(ps)              
PULSE_GENERATOR/PULSE_SIG_reg/CK [81.8 77.3](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK[81.8 77.2](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK[81.8 77.3](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/saving_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK[66.8 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/strt_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/dat_samp_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK[66.6 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/stp_chk_en_reg/CK[66.7 64.6](ps)        50(ps)              
UART/UART_Rx/FSM_block/deser_en_reg/CK[66.6 64.4](ps)        50(ps)              
UART/UART_Rx/FSM_block/enable_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[2]/CK[66.7 64.5](ps)        50(ps)              
UART/UART_Rx/FSM_block/data_valid_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/par_chk_en_reg/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[0]/CK[66.5 64.3](ps)        50(ps)              
UART/UART_Rx/FSM_block/state_reg[1]/CK[66.5 64.3](ps)        50(ps)              
CLK_DIV_TX/odd_edge_tog_reg/CK   [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[6]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[5]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[4]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[3]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[2]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[1]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_TX/count_reg[0]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[1]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/odd_edge_tog_reg/CK   [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[0]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[2]/CK       [51.7 46.9](ps)        50(ps)              
RST_SYN_UART/ff_reg[1]/CK        [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[3]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[5]/CK       [51.7 46.9](ps)        50(ps)              
RST_SYN_UART/ff_reg[0]/CK        [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[6]/CK       [51.7 46.9](ps)        50(ps)              
CLK_DIV_RX/count_reg[4]/CK       [51.7 46.9](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: UART_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 90
     Rise Delay	   : [1356.8(ps)  1477.8(ps)]
     Rise Skew	   : 121(ps)
     Fall Delay	   : [1444.6(ps)  1618.2(ps)]
     Fall Skew	   : 173.6(ps)


  Child Tree 1 from U1_mux2X1/U1/A0: 
     nrSink : 90
     Rise Delay [1356.8(ps)  1477.8(ps)] Skew [121(ps)]
     Fall Delay[1444.6(ps)  1618.2(ps)] Skew=[173.6(ps)]


  Main Tree from UART_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U1_mux2X1/U1/A0 [56(ps) 58.1(ps)]
OUTPUT_TERM: U1_mux2X1/U1/Y [245.5(ps) 361.2(ps)]

Main Tree: 
     nrSink         : 90
     Rise Delay	   : [1356.8(ps)  1477.8(ps)]
     Rise Skew	   : 121(ps)
     Fall Delay	   : [1444.6(ps)  1618.2(ps)]
     Fall Skew	   : 173.6(ps)


  Child Tree 1 from CLK_DIV_TX/div_clk_reg/CK: 
     nrSink : 42
     Rise Delay [1469.5(ps)  1477.8(ps)] Skew [8.3(ps)]
     Fall Delay[1609.9(ps)  1618.2(ps)] Skew=[8.3(ps)]


  Child Tree 2 from CLK_DIV_RX/div_clk_reg/CK: 
     nrSink : 30
     Rise Delay [1452.4(ps)  1462.4(ps)] Skew [10(ps)]
     Fall Delay[1601.9(ps)  1611.9(ps)] Skew=[10(ps)]


  Child Tree 3 from CLK_DIV_TX/U15/A: 
     nrSink : 42
     Rise Delay [1370.1(ps)  1378.4(ps)] Skew [8.3(ps)]
     Fall Delay[1539.8(ps)  1548.1(ps)] Skew=[8.3(ps)]


  Child Tree 4 from CLK_DIV_RX/U16/A: 
     nrSink : 30
     Rise Delay [1356.8(ps)  1366.8(ps)] Skew [10(ps)]
     Fall Delay[1534.3(ps)  1544.3(ps)] Skew=[10(ps)]


  Main Tree from U1_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 18
     nrGate : 4
     Rise Delay [1388.6(ps)  1390.6(ps)] Skew [2(ps)]
     Fall Delay [1444.6(ps)  1446.6(ps)] Skew=[2(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX/div_clk_reg/CK [404.3(ps) 511.8(ps)]
OUTPUT_TERM: CLK_DIV_TX/div_clk_reg/Q [808.2(ps) 871.4(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1469.5(ps)  1477.8(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1609.9(ps)  1618.2(ps)]
     Fall Skew	   : 8.3(ps)


  Child Tree 1 from CLK_DIV_TX/U15/B: 
     nrSink : 42
     Rise Delay [1469.5(ps)  1477.8(ps)] Skew [8.3(ps)]
     Fall Delay[1609.9(ps)  1618.2(ps)] Skew=[8.3(ps)]


  Main Tree from CLK_DIV_TX/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX/div_clk_reg/CK [403.3(ps) 510.8(ps)]
OUTPUT_TERM: CLK_DIV_RX/div_clk_reg/Q [804.9(ps) 868.5(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1452.4(ps)  1462.4(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1601.9(ps)  1611.9(ps)]
     Fall Skew	   : 10(ps)


  Child Tree 1 from CLK_DIV_RX/U16/B: 
     nrSink : 30
     Rise Delay [1452.4(ps)  1462.4(ps)] Skew [10(ps)]
     Fall Delay[1601.9(ps)  1611.9(ps)] Skew=[10(ps)]


  Main Tree from CLK_DIV_RX/div_clk_reg/Q w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX/U15/B [808.4(ps) 871.6(ps)]
OUTPUT_TERM: CLK_DIV_TX/U15/Y [985.1(ps) 1107.7(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1469.5(ps)  1477.8(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1609.9(ps)  1618.2(ps)]
     Fall Skew	   : 8.3(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 42
     Rise Delay [1469.5(ps)  1477.8(ps)] Skew [8.3(ps)]
     Fall Delay[1609.9(ps)  1618.2(ps)] Skew=[8.3(ps)]


  Main Tree from CLK_DIV_TX/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX/U16/B [805(ps) 868.6(ps)]
OUTPUT_TERM: CLK_DIV_RX/U16/Y [987.9(ps) 1111(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1452.4(ps)  1462.4(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1601.9(ps)  1611.9(ps)]
     Fall Skew	   : 10(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [1452.4(ps)  1462.4(ps)] Skew [10(ps)]
     Fall Delay[1601.9(ps)  1611.9(ps)] Skew=[10(ps)]


  Main Tree from CLK_DIV_RX/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [985.2(ps) 1107.8(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1176.3(ps) 1334.9(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1469.5(ps)  1477.8(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1609.9(ps)  1618.2(ps)]
     Fall Skew	   : 8.3(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1469.5(ps)  1477.8(ps)] Skew [8.3(ps)]
     Fall Delay [1609.9(ps)  1618.2(ps)] Skew=[8.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [988.1(ps) 1111.2(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1177.4(ps) 1337.1(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1452.4(ps)  1462.4(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1601.9(ps)  1611.9(ps)]
     Fall Skew	   : 10(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [1452.4(ps)  1462.4(ps)] Skew [10(ps)]
     Fall Delay [1601.9(ps)  1611.9(ps)] Skew=[10(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_TX/U15/A [752.9(ps) 866.5(ps)]
OUTPUT_TERM: CLK_DIV_TX/U15/Y [886.8(ps) 1041.2(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1370.1(ps)  1378.4(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1539.8(ps)  1548.1(ps)]
     Fall Skew	   : 8.3(ps)


  Child Tree 1 from U2_mux2X1/U1/A: 
     nrSink : 42
     Rise Delay [1370.1(ps)  1378.4(ps)] Skew [8.3(ps)]
     Fall Delay[1539.8(ps)  1548.1(ps)] Skew=[8.3(ps)]


  Main Tree from CLK_DIV_TX/U15/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: CLK_DIV_RX/U16/A [752.6(ps) 866.2(ps)]
OUTPUT_TERM: CLK_DIV_RX/U16/Y [893.3(ps) 1047.1(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1356.8(ps)  1366.8(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1534.3(ps)  1544.3(ps)]
     Fall Skew	   : 10(ps)


  Child Tree 1 from U3_mux2X1/U1/A: 
     nrSink : 30
     Rise Delay [1356.8(ps)  1366.8(ps)] Skew [10(ps)]
     Fall Delay[1534.3(ps)  1544.3(ps)] Skew=[10(ps)]


  Main Tree from CLK_DIV_RX/U16/Y w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U2_mux2X1/U1/A [886.9(ps) 1041.3(ps)]
OUTPUT_TERM: U2_mux2X1/U1/Y [1076.9(ps) 1264.8(ps)]

Main Tree: 
     nrSink         : 42
     Rise Delay	   : [1370.1(ps)  1378.4(ps)]
     Rise Skew	   : 8.3(ps)
     Fall Delay	   : [1539.8(ps)  1548.1(ps)]
     Fall Skew	   : 8.3(ps)


  Main Tree from U2_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 42
     nrGate : 0
     Rise Delay [1370.1(ps)  1378.4(ps)] Skew [8.3(ps)]
     Fall Delay [1539.8(ps)  1548.1(ps)] Skew=[8.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: U3_mux2X1/U1/A [893.5(ps) 1047.3(ps)]
OUTPUT_TERM: U3_mux2X1/U1/Y [1081.8(ps) 1269.5(ps)]

Main Tree: 
     nrSink         : 30
     Rise Delay	   : [1356.8(ps)  1366.8(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1534.3(ps)  1544.3(ps)]
     Fall Skew	   : 10(ps)


  Main Tree from U3_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 30
     nrGate : 0
     Rise Delay [1356.8(ps)  1366.8(ps)] Skew [10(ps)]
     Fall Delay [1534.3(ps)  1544.3(ps)] Skew=[10(ps)]


UART_CLK (0 0) load=0.0480475(pf) 

UART_CLK__L1_I0/A (0.0019 0.0019) 
UART_CLK__L1_I0/Y (0.0238 0.0254) load=0.0149216(pf) 

UART_CLK__L2_I0/A (0.0248 0.0264) 
UART_CLK__L2_I0/Y (0.0556 0.0577) load=0.00785659(pf) 

U1_mux2X1/U1/A0 (0.056 0.0581) 
U1_mux2X1/U1/Y (0.2455 0.3612) load=0.0121268(pf) 

UART_CLK_M__L1_I0/A (0.2461 0.3618) 
UART_CLK_M__L1_I0/Y (0.4525 0.3461) load=0.0293615(pf) 

UART_CLK_M__L2_I0/A (0.4534 0.347) 
UART_CLK_M__L2_I0/Y (0.4025 0.51) load=0.0319641(pf) 

UART_CLK_M__L3_I0/A (0.4045 0.512) 
UART_CLK_M__L3_I0/Y (0.511 0.6237) load=0.0152979(pf) 

CLK_DIV_TX/div_clk_reg/CK (0.4043 0.5118) 
CLK_DIV_TX/div_clk_reg/Q (0.8082 0.8714) load=0.00989664(pf) 

CLK_DIV_RX/div_clk_reg/CK (0.4033 0.5108) 
CLK_DIV_RX/div_clk_reg/Q (0.8049 0.8685) load=0.00951462(pf) 

UART_CLK_M__L4_I0/A (0.5119 0.6246) 
UART_CLK_M__L4_I0/Y (0.6322 0.75) load=0.0385642(pf) 

CLK_DIV_TX/U15/B (0.8084 0.8716) 
CLK_DIV_TX/U15/Y (0.9851 1.1077) load=0.00363548(pf) 

CLK_DIV_RX/U16/B (0.805 0.8686) 
CLK_DIV_RX/U16/Y (0.9879 1.111) load=0.00471475(pf) 

UART_CLK_M__L5_I0/A (0.6339 0.7517) 
UART_CLK_M__L5_I0/Y (0.8209 0.708) load=0.103835(pf) 

U2_mux2X1/U1/A (0.9852 1.1078) 
U2_mux2X1/U1/Y (1.1763 1.3349) load=0.011554(pf) 

U3_mux2X1/U1/A (0.9881 1.1112) 
U3_mux2X1/U1/Y (1.1774 1.3371) load=0.0107771(pf) 

UART_CLK_M__L6_I2/A (0.8266 0.7137) 
UART_CLK_M__L6_I2/Y (0.7526 0.8662) load=0.00646671(pf) 

UART_CLK_M__L6_I1/A (0.8258 0.7129) 
UART_CLK_M__L6_I1/Y (0.7522 0.8658) load=0.00782766(pf) 

UART_CLK_M__L6_I0/A (0.8239 0.711) 
UART_CLK_M__L6_I0/Y (0.9363 0.8351) load=0.0135233(pf) 

TX_CLK_M__L1_I0/A (1.1769 1.3355) 
TX_CLK_M__L1_I0/Y (1.4055 1.2605) load=0.0144343(pf) 

RX_CLK_M__L1_I0/A (1.1779 1.3377) 
RX_CLK_M__L1_I0/Y (1.3995 1.2514) load=0.0108802(pf) 

CLK_DIV_TX/U15/A (0.7529 0.8665) 
CLK_DIV_TX/U15/Y (0.8868 1.0412) load=0.00363548(pf) 

CLK_DIV_RX/U16/A (0.7526 0.8662) 
CLK_DIV_RX/U16/Y (0.8933 1.0471) load=0.00471475(pf) 

UART_CLK_M__L7_I0/A (0.9371 0.8359) 
UART_CLK_M__L7_I0/Y (1.0418 0.9517) load=0.0155829(pf) 

TX_CLK_M__L2_I0/A (1.4062 1.2612) 
TX_CLK_M__L2_I0/Y (1.5226 1.3923) load=0.0597789(pf) 

RX_CLK_M__L2_I0/A (1.3999 1.2518) 
RX_CLK_M__L2_I0/Y (1.5207 1.3837) load=0.0571927(pf) 

U2_mux2X1/U1/A (0.8869 1.0413) 
U2_mux2X1/U1/Y (1.0769 1.2648) load=0.011554(pf) 

U3_mux2X1/U1/A (0.8935 1.0473) 
U3_mux2X1/U1/Y (1.0818 1.2695) load=0.0107771(pf) 

UART_CLK_M__L8_I0/A (1.0428 0.9527) 
UART_CLK_M__L8_I0/Y (1.1494 1.0705) load=0.017632(pf) 

TX_CLK_M__L3_I0/A (1.5301 1.3998) 
TX_CLK_M__L3_I0/Y (1.4686 1.609) load=0.126031(pf) 

RX_CLK_M__L3_I0/A (1.5269 1.3899) 
RX_CLK_M__L3_I0/Y (1.4516 1.6011) load=0.0955778(pf) 

TX_CLK_M__L1_I0/A (1.0775 1.2654) 
TX_CLK_M__L1_I0/Y (1.3354 1.1611) load=0.0144343(pf) 

RX_CLK_M__L1_I0/A (1.0823 1.2701) 
RX_CLK_M__L1_I0/Y (1.3319 1.1558) load=0.0108802(pf) 

UART_CLK_M__L9_I0/A (1.1507 1.0718) 
UART_CLK_M__L9_I0/Y (1.2572 1.1895) load=0.0167717(pf) 

UART/UART_Tx/linkFSM/ser_en_reg/CK (1.4704 1.6108) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (1.4696 1.61) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK (1.4706 1.611) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (1.4771 1.6175) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (1.4719 1.6123) 

UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (1.4771 1.6175) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (1.4771 1.6175) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (1.4717 1.6121) 

UART/UART_Tx/linkFSM/state_reg[2]/CK (1.477 1.6175) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (1.4729 1.6133) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (1.4737 1.6141) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (1.4737 1.6141) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK (1.476 1.6164) 

UART/UART_Tx/linkFSM/state_reg[0]/CK (1.4771 1.6175) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (1.4725 1.6129) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (1.4725 1.6129) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (1.4724 1.6128) 

UART/UART_Tx/linkserializer/count_reg[1]/CK (1.4723 1.6127) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (1.4722 1.6126) 

UART/UART_Tx/linkserializer/count_reg[0]/CK (1.4722 1.6126) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (1.4718 1.6122) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (1.4718 1.6122) 

UART/UART_Tx/linkserializer/count_reg[2]/CK (1.4719 1.6123) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (1.4717 1.6121) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (1.4716 1.612) 

UART/UART_Tx/linkserializer/ser_done_reg/CK (1.4712 1.6116) 

UART/UART_Tx/linkserializer/ser_data_reg/CK (1.4709 1.6113) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK (1.4695 1.6099) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK (1.4774 1.6178) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK (1.4771 1.6175) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (1.4769 1.6173) 

UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (1.4774 1.6178) 

UART/UART_Tx/linkFSM/busy_reg/CK (1.4774 1.6178) 

UART/UART_Tx/linkFSM/state_reg[1]/CK (1.477 1.6174) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (1.4752 1.6156) 

DELAY_ONE_PERIOD/Signal_delayed_reg/CK (1.4778 1.6182) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (1.4751 1.6156) 

PULSE_GENERATOR/pulse_done_reg/CK (1.4778 1.6182) 

PULSE_GENERATOR/PULSE_SIG_reg/CK (1.4776 1.618) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (1.4742 1.6146) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (1.4752 1.6156) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK (1.4765 1.6169) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (1.4608 1.6103) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (1.4605 1.61) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (1.4608 1.6103) 

UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (1.4598 1.6092) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (1.4611 1.6106) 

UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (1.4589 1.6083) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (1.4613 1.6108) 

UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (1.4584 1.6079) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (1.4616 1.6111) 

UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (1.4571 1.6066) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (1.4619 1.6114) 

UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (1.4574 1.6069) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (1.4621 1.6116) 

UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (1.4578 1.6072) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (1.4622 1.6117) 

UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (1.4557 1.6052) 

UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (1.4562 1.6057) 

UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (1.462 1.6115) 

UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (1.4624 1.6118) 

UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (1.4557 1.6052) 

UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (1.4524 1.6019) 

UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (1.4553 1.6048) 

UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (1.4624 1.6119) 

UART/UART_Rx/FSM_block/deser_en_reg/CK (1.4541 1.6036) 

UART/UART_Rx/FSM_block/enable_reg/CK (1.4532 1.6027) 

UART/UART_Rx/FSM_block/state_reg[2]/CK (1.4624 1.6119) 

UART/UART_Rx/FSM_block/data_valid_reg/CK (1.4534 1.6029) 

UART/UART_Rx/FSM_block/par_chk_en_reg/CK (1.4534 1.6029) 

UART/UART_Rx/FSM_block/state_reg[0]/CK (1.4535 1.603) 

UART/UART_Rx/FSM_block/state_reg[1]/CK (1.4536 1.6031) 

TX_CLK_M__L2_I0/A (1.3361 1.1618) 
TX_CLK_M__L2_I0/Y (1.4525 1.2929) load=0.0597789(pf) 

RX_CLK_M__L2_I0/A (1.3323 1.1562) 
RX_CLK_M__L2_I0/Y (1.4531 1.2881) load=0.0571927(pf) 

UART_CLK_M__L10_I0/A (1.2586 1.1909) 
UART_CLK_M__L10_I0/Y (1.3863 1.3308) load=0.0479168(pf) 

TX_CLK_M__L3_I0/A (1.46 1.3004) 
TX_CLK_M__L3_I0/Y (1.3692 1.5389) load=0.126031(pf) 

RX_CLK_M__L3_I0/A (1.4593 1.2943) 
RX_CLK_M__L3_I0/Y (1.356 1.5335) load=0.0955778(pf) 

UART_CLK_M__L11_I0/A (1.3884 1.3329) 
UART_CLK_M__L11_I0/Y (1.3873 1.4433) load=0.0591897(pf) 

UART/UART_Tx/linkFSM/ser_en_reg/CK (1.371 1.5407) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (1.3702 1.5399) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK (1.3712 1.5409) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (1.3777 1.5474) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (1.3725 1.5422) 

UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (1.3777 1.5474) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (1.3777 1.5474) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (1.3723 1.542) 

UART/UART_Tx/linkFSM/state_reg[2]/CK (1.3776 1.5474) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (1.3735 1.5432) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (1.3743 1.544) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (1.3743 1.544) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK (1.3766 1.5463) 

UART/UART_Tx/linkFSM/state_reg[0]/CK (1.3777 1.5474) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (1.3731 1.5428) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (1.3731 1.5428) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (1.373 1.5427) 

UART/UART_Tx/linkserializer/count_reg[1]/CK (1.3729 1.5426) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (1.3728 1.5425) 

UART/UART_Tx/linkserializer/count_reg[0]/CK (1.3728 1.5425) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (1.3724 1.5421) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (1.3724 1.5421) 

UART/UART_Tx/linkserializer/count_reg[2]/CK (1.3725 1.5422) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (1.3723 1.542) 

UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (1.3722 1.5419) 

UART/UART_Tx/linkserializer/ser_done_reg/CK (1.3718 1.5415) 

UART/UART_Tx/linkserializer/ser_data_reg/CK (1.3715 1.5412) 

ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK (1.3701 1.5398) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK (1.378 1.5477) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK (1.3777 1.5474) 

ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (1.3775 1.5472) 

UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (1.378 1.5477) 

UART/UART_Tx/linkFSM/busy_reg/CK (1.378 1.5477) 

UART/UART_Tx/linkFSM/state_reg[1]/CK (1.3776 1.5473) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (1.3758 1.5455) 

DELAY_ONE_PERIOD/Signal_delayed_reg/CK (1.3784 1.5481) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (1.3757 1.5455) 

PULSE_GENERATOR/pulse_done_reg/CK (1.3784 1.5481) 

PULSE_GENERATOR/PULSE_SIG_reg/CK (1.3782 1.5479) 

ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (1.3748 1.5445) 

ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (1.3758 1.5455) 

ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK (1.3771 1.5468) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (1.3652 1.5427) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (1.3649 1.5424) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (1.3652 1.5427) 

UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (1.3642 1.5416) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (1.3655 1.543) 

UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (1.3633 1.5407) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (1.3657 1.5432) 

UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (1.3628 1.5403) 

UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (1.366 1.5435) 

UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (1.3615 1.539) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (1.3663 1.5438) 

UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (1.3618 1.5393) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (1.3665 1.544) 

UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (1.3622 1.5396) 

UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (1.3666 1.5441) 

UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (1.3601 1.5376) 

UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (1.3606 1.5381) 

UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (1.3664 1.5439) 

UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (1.3668 1.5442) 

UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (1.3601 1.5376) 

UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (1.3568 1.5343) 

UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (1.3597 1.5372) 

UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (1.3668 1.5443) 

UART/UART_Rx/FSM_block/deser_en_reg/CK (1.3585 1.536) 

UART/UART_Rx/FSM_block/enable_reg/CK (1.3576 1.5351) 

UART/UART_Rx/FSM_block/state_reg[2]/CK (1.3668 1.5443) 

UART/UART_Rx/FSM_block/data_valid_reg/CK (1.3578 1.5353) 

UART/UART_Rx/FSM_block/par_chk_en_reg/CK (1.3578 1.5353) 

UART/UART_Rx/FSM_block/state_reg[0]/CK (1.3579 1.5354) 

UART/UART_Rx/FSM_block/state_reg[1]/CK (1.358 1.5355) 

CLK_DIV_TX/odd_edge_tog_reg/CK (1.39 1.446) 

CLK_DIV_TX/count_reg[6]/CK (1.3898 1.4458) 

CLK_DIV_TX/count_reg[5]/CK (1.3899 1.4459) 

CLK_DIV_TX/count_reg[4]/CK (1.3896 1.4456) 

CLK_DIV_TX/count_reg[3]/CK (1.3894 1.4454) 

CLK_DIV_TX/count_reg[2]/CK (1.389 1.445) 

CLK_DIV_TX/count_reg[1]/CK (1.3888 1.4448) 

CLK_DIV_TX/count_reg[0]/CK (1.3886 1.4446) 

CLK_DIV_RX/count_reg[1]/CK (1.3893 1.4453) 

CLK_DIV_RX/odd_edge_tog_reg/CK (1.3894 1.4454) 

CLK_DIV_RX/count_reg[0]/CK (1.3906 1.4466) 

CLK_DIV_RX/count_reg[2]/CK (1.3897 1.4457) 

RST_SYN_UART/ff_reg[1]/CK (1.3906 1.4466) 

CLK_DIV_RX/count_reg[3]/CK (1.39 1.446) 

CLK_DIV_RX/count_reg[5]/CK (1.3904 1.4464) 

RST_SYN_UART/ff_reg[0]/CK (1.3905 1.4465) 

CLK_DIV_RX/count_reg[6]/CK (1.3903 1.4463) 

CLK_DIV_RX/count_reg[4]/CK (1.3902 1.4462) 

###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: REF_CLK
#
# Mode: clkRouteOnly
#
# Delay Corner information
# Analysis View       : setup1_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup2_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : setup3_analysis_view
# Delay Corner Name   : max_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold1_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold2_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
# Analysis View       : hold3_analysis_view
# Delay Corner Name   : min_corner
# RC Corner Name      : RCcorner
###############################################################


Nr. of Subtrees                : 3
Nr. of Sinks                   : 284
Nr. of Buffer                  : 32
Nr. of Level (including gates) : 10
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK 795.1(ps)
Min trig. edge delay at sink(R): ALU_UNIT/ALU_OUT_reg[6]/CK 776.9(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 776.9~795.1(ps)        0~0(ps)             
Fall Phase Delay               : 856.1~873.2(ps)        0~0(ps)             
Trig. Edge Skew                : 18.2(ps)               200(ps)             
Rise Skew                      : 18.2(ps)               
Fall Skew                      : 17.1(ps)               
Max. Rise Buffer Tran          : 107.3(ps)              50(ps)              
Max. Fall Buffer Tran          : 108.4(ps)              50(ps)              
Max. Rise Sink Tran            : 56.6(ps)               50(ps)              
Max. Fall Sink Tran            : 54.6(ps)               50(ps)              
Min. Rise Buffer Tran          : 18.5(ps)               0(ps)               
Min. Fall Buffer Tran          : 17.7(ps)               0(ps)               
Min. Rise Sink Tran            : 50(ps)                 0(ps)               
Min. Fall Sink Tran            : 48.5(ps)               0(ps)               

view setup1_analysis_view : skew = 18.2ps (required = 200ps)
view setup2_analysis_view : skew = 18.2ps (required = 200ps)
view setup3_analysis_view : skew = 18.2ps (required = 200ps)
view hold1_analysis_view : skew = 34ps (required = 200ps)
view hold2_analysis_view : skew = 34ps (required = 200ps)
view hold3_analysis_view : skew = 34ps (required = 200ps)



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
REF_CLK_M__L1_I0/A               [107.3 96](ps)         50(ps)              
REF_CLK_M__L2_I1/A               [73 71.8](ps)          50(ps)              
REF_CLK_M__L2_I0/A               [73 71.8](ps)          50(ps)              
CLOCK_GATING/U0_TLATNCAX12M/CK   [105.6 108.4](ps)      50(ps)              
REF_CLK_M__L3_I0/A               [87.1 79.3](ps)        50(ps)              
GATED_CLK__L1_I0/A               [100.3 77.7](ps)       50(ps)              
GATED_CLK__L2_I0/A               [52.4 54.9](ps)        50(ps)              
REF_CLK_M__L5_I1/A               [77.4 71.4](ps)        50(ps)              
REF_CLK_M__L5_I0/A               [77.5 71.6](ps)        50(ps)              
GATED_CLK__L3_I0/A               [80.9 53.2](ps)        50(ps)              
REF_CLK_M__L6_I3/A               [71 65.7](ps)          50(ps)              
REF_CLK_M__L6_I2/A               [71 65.7](ps)          50(ps)              
REF_CLK_M__L6_I1/A               [69.5 64.3](ps)        50(ps)              
REF_CLK_M__L6_I0/A               [69.5 64.3](ps)        50(ps)              
ALU_UNIT/ALU_OUT_reg[6]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[7]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[3]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[4]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[5]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[14]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[15]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/OUT_VALID_reg/CK        [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[8]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[1]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[2]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[0]/CK       [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[13]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[12]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[10]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[11]/CK      [50 51.1](ps)          50(ps)              
ALU_UNIT/ALU_OUT_reg[9]/CK       [50 51.1](ps)          50(ps)              
REF_CLK_M__L7_I15/A              [101.9 94.3](ps)       50(ps)              
REF_CLK_M__L7_I14/A              [101.9 94.3](ps)       50(ps)              
REF_CLK_M__L7_I13/A              [101.9 94.4](ps)       50(ps)              
REF_CLK_M__L7_I12/A              [101.8 94.3](ps)       50(ps)              
REF_CLK_M__L7_I11/A              [99.4 92](ps)          50(ps)              
REF_CLK_M__L7_I10/A              [99.4 92](ps)          50(ps)              
REF_CLK_M__L7_I9/A               [99.4 92](ps)          50(ps)              
REF_CLK_M__L7_I8/A               [99.4 92](ps)          50(ps)              
REF_CLK_M__L7_I7/A               [100.1 92.7](ps)       50(ps)              
REF_CLK_M__L7_I6/A               [100.1 92.7](ps)       50(ps)              
REF_CLK_M__L7_I5/A               [100.1 92.7](ps)       50(ps)              
REF_CLK_M__L7_I4/A               [100.1 92.7](ps)       50(ps)              
REF_CLK_M__L7_I3/A               [97.4 90.2](ps)        50(ps)              
REF_CLK_M__L7_I2/A               [97.4 90.2](ps)        50(ps)              
REF_CLK_M__L7_I1/A               [97.4 90.2](ps)        50(ps)              
REF_CLK_M__L7_I0/A               [97.4 90.2](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][1]/CK[51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[3]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[6]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[5]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[4]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[2]/CK [51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[1]/CK [51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][7]/CK[51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][1]/CK[51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[7]/CK [51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]/CK[51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/CK[51.1 48.8](ps)        50(ps)              
CONTROL_UNIT/TX_P_DATA_reg[0]/CK [51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][0]/CK[51.1 48.8](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK[54.1 51.9](ps)        50(ps)              
CONTROL_UNIT/RdEn_reg/CK         [54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][0]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_reg[0]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[2]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/waddr_reg[2]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/waddr_reg[1]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_FIFO_Write/waddr_reg[0]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/CK[54.1 51.9](ps)        50(ps)              
ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK[54.1 51.9](ps)        50(ps)              
CONTROL_UNIT/TX_D_VLD_reg/CK     [54.1 51.9](ps)        50(ps)              
CONTROL_UNIT/state_reg[0]/CK     [55 52.8](ps)          50(ps)              
DATA_SYNC/Pulse_Gen_reg/CK       [55 52.8](ps)          50(ps)              
ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/CK[55 52.8](ps)          50(ps)              
DATA_SYNC/ff_reg[1]/CK           [55 52.8](ps)          50(ps)              
DATA_SYNC/enable_pulse_reg/CK    [55 52.8](ps)          50(ps)              
ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/CK[55 52.8](ps)          50(ps)              
ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK[55 52.8](ps)          50(ps)              
ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK[55 52.8](ps)          50(ps)              
CONTROL_UNIT/ALU_FUN_reg[3]/CK   [55 52.8](ps)          50(ps)              
CONTROL_UNIT/ALU_Part1_Done_reg/CK[55 52.8](ps)          50(ps)              
CONTROL_UNIT/Address_reg[0]/CK   [55 52.8](ps)          50(ps)              
CONTROL_UNIT/EN_reg/CK           [55 52.8](ps)          50(ps)              
CONTROL_UNIT/state_reg[1]/CK     [55 52.8](ps)          50(ps)              
CONTROL_UNIT/state_reg[2]/CK     [55 52.8](ps)          50(ps)              
DATA_SYNC/ff_reg[0]/CK           [55 52.8](ps)          50(ps)              
CONTROL_UNIT/CLK_EN_reg/CK       [55 52.8](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[2]/CK     [55 52.8](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[1]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[6]/CK    [55 52.7](ps)          50(ps)              
REGISTER_FILE/RdData_Valid_reg/CK[55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[7]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[6]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[5]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[4]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[3]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[1]/CK     [55 52.7](ps)          50(ps)              
DATA_SYNC/sync_bus_reg[0]/CK     [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrEn_reg/CK         [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[7]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[5]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[4]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[3]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/WrData_reg[2]/CK    [55 52.7](ps)          50(ps)              
CONTROL_UNIT/ALU_FUN_reg[0]/CK   [55 52.7](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][4]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][4]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][5]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][2]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][4]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][3]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][4]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][3]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][2]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][2]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][2]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][3]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK[50.7 48.5](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][5]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][5]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][7]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][5]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK[51.2 49](ps)          50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][7]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[5][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][7]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[7][7]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[4][7]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[6][1]/CK[52.6 50.4](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][4]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][4]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][3]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][5]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][2]/CK[52.2 50.1](ps)        50(ps)              
ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK[52.2 50.1](ps)        50(ps)              
CONTROL_UNIT/WrData_reg[0]/CK    [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[0][5]/CK[55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/ALU_FUN_reg[1]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[6]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[1]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[1][0]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[0][6]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[0][1]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[0][0]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[5]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[4]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[0]/CK   [55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/Address_reg[3]/CK   [55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/Address_reg[2]/CK   [55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/Address_reg[1]/CK   [55.5 53.3](ps)        50(ps)              
CONTROL_UNIT/ALU_FUN_reg[2]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/RdData_reg[3]/CK   [55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][0]/CK[55.5 53.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[3][1]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][7]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][6]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][5]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][4]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][3]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][2]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[3][0]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[2][2]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[2][1]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][7]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[0][3]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/RdData_reg[7]/CK   [54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[8][7]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/RdData_reg[2]/CK   [54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[0][7]/CK[54.2 52](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[14][0]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][3]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][0]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][0]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][1]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][2]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][1]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][2]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][1]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][0]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][1]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][2]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][3]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][4]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][5]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][6]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[2][7]/CK[55.8 53.7](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][7]/CK[55.8 53.7](ps)        50(ps)              
RST_SYN_REF/ff_reg[1]/CK         [54.5 52.3](ps)        50(ps)              
RST_SYN_REF/ff_reg[0]/CK         [54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][7]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][6]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][5]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[15][4]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][7]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][6]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][5]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][4]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][7]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][6]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][5]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][0]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][6]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][5]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][4]/CK[54.5 52.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][6]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][5]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][6]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][6]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][5]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][4]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][6]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][5]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][1]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][7]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][7]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][7]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][0]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][7]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][4]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][5]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][0]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][4]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][0]/CK[56.6 54.6](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[1][5]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[9][7]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[9][2]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][7]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][6]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][4]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][3]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][2]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[1][1]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][5]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][4]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][3]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][2]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][1]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][0]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[0][4]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[0][2]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[10][6]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[9][0]/CK[56.1 54](ps)          50(ps)              
REGISTER_FILE/Reg_File_reg[11][3]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][6]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][1]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][2]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][5]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][4]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][3]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[9][1]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][5]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][4]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][3]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][2]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][4]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][6]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][1]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][5]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][0]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[11][7]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[8][6]/CK[56.4 54.3](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[7][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][1]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[6][0]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][4]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[14][2]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][4]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[13][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[12][3]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[5][1]/CK[55.2 53.1](ps)        50(ps)              
REGISTER_FILE/Reg_File_reg[4][1]/CK[55.2 53.1](ps)        50(ps)              



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: REF_CLK [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 284
     Rise Delay	   : [776.9(ps)  795.1(ps)]
     Rise Skew	   : 18.2(ps)
     Fall Delay	   : [856.1(ps)  873.2(ps)]
     Fall Skew	   : 17.1(ps)


  Child Tree 1 from U0_mux2X1/U1/A0: 
     nrSink : 284
     Rise Delay [776.9(ps)  795.1(ps)] Skew [18.2(ps)]
     Fall Delay[856.1(ps)  873.2(ps)] Skew=[17.1(ps)]


  Main Tree from REF_CLK w/o tracing through gates: 
     nrSink : 0
     nrGate : 1


**** Sub Tree Report ****
INPUT_TERM: U0_mux2X1/U1/A0 [56(ps) 58.1(ps)]
OUTPUT_TERM: U0_mux2X1/U1/Y [212.6(ps) 298.5(ps)]

Main Tree: 
     nrSink         : 284
     Rise Delay	   : [776.9(ps)  795.1(ps)]
     Rise Skew	   : 18.2(ps)
     Fall Delay	   : [856.1(ps)  873.2(ps)]
     Fall Skew	   : 17.1(ps)


  Child Tree 1 from CLOCK_GATING/U0_TLATNCAX12M/CK: 
     nrSink : 17
     Rise Delay [776.9(ps)  778.2(ps)] Skew [1.3(ps)]
     Fall Delay[856.1(ps)  857.4(ps)] Skew=[1.3(ps)]


  Main Tree from U0_mux2X1/U1/Y w/o tracing through gates: 
     nrSink : 267
     nrGate : 1
     Rise Delay [779.9(ps)  795.1(ps)] Skew [15.2(ps)]
     Fall Delay [857.9(ps)  873.2(ps)] Skew=[15.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: CLOCK_GATING/U0_TLATNCAX12M/CK [378.5(ps) 464.9(ps)]
OUTPUT_TERM: CLOCK_GATING/U0_TLATNCAX12M/ECK [542.7(ps) 639.3(ps)]

Main Tree: 
     nrSink         : 17
     Rise Delay	   : [776.9(ps)  778.2(ps)]
     Rise Skew	   : 1.3(ps)
     Fall Delay	   : [856.1(ps)  857.4(ps)]
     Fall Skew	   : 1.3(ps)


  Main Tree from CLOCK_GATING/U0_TLATNCAX12M/ECK w/o tracing through gates: 
     nrSink : 17
     nrGate : 0
     Rise Delay [776.9(ps)  778.2(ps)] Skew [1.3(ps)]
     Fall Delay [856.1(ps)  857.4(ps)] Skew=[1.3(ps)]


REF_CLK (0 0) load=0.0537345(pf) 

REF_CLK__L1_I0/A (0.0038 0.0038) 
REF_CLK__L1_I0/Y (0.0247 0.0263) load=0.00980656(pf) 

REF_CLK__L2_I0/A (0.0249 0.0265) 
REF_CLK__L2_I0/Y (0.0556 0.0577) load=0.00826628(pf) 

U0_mux2X1/U1/A0 (0.056 0.0581) 
U0_mux2X1/U1/Y (0.2126 0.2985) load=0.0148382(pf) 

REF_CLK_M__L1_I0/A (0.2135 0.2994) 
REF_CLK_M__L1_I0/Y (0.3702 0.2913) load=0.0220082(pf) 

REF_CLK_M__L2_I1/A (0.3707 0.2918) 
REF_CLK_M__L2_I1/Y (0.375 0.4614) load=0.0276779(pf) 

REF_CLK_M__L2_I0/A (0.3706 0.2917) 
REF_CLK_M__L2_I0/Y (0.5103 0.4371) load=0.0597789(pf) 

CLOCK_GATING/U0_TLATNCAX12M/CK (0.3785 0.4649) 
CLOCK_GATING/U0_TLATNCAX12M/ECK (0.5427 0.6393) load=0.00954655(pf) 

REF_CLK_M__L3_I0/A (0.5184 0.4452) 
REF_CLK_M__L3_I0/Y (0.4968 0.5722) load=0.0485009(pf) 

GATED_CLK__L1_I0/A (0.5431 0.6397) 
GATED_CLK__L1_I0/Y (0.6926 0.6062) load=0.0100043(pf) 

REF_CLK_M__L4_I0/A (0.4992 0.5746) 
REF_CLK_M__L4_I0/Y (0.6366 0.5628) load=0.117165(pf) 

GATED_CLK__L2_I0/A (0.6929 0.6065) 
GATED_CLK__L2_I0/Y (0.7959 0.7263) load=0.037558(pf) 

REF_CLK_M__L5_I1/A (0.6442 0.5704) 
REF_CLK_M__L5_I1/Y (0.6363 0.7119) load=0.103405(pf) 

REF_CLK_M__L5_I0/A (0.6477 0.5739) 
REF_CLK_M__L5_I0/Y (0.639 0.7146) load=0.100375(pf) 

GATED_CLK__L3_I0/A (0.7969 0.7273) 
GATED_CLK__L3_I0/Y (0.7757 0.8549) load=0.0522037(pf) 

REF_CLK_M__L6_I3/A (0.6416 0.7172) 
REF_CLK_M__L6_I3/Y (0.7989 0.7249) load=0.164836(pf) 

REF_CLK_M__L6_I2/A (0.641 0.7166) 
REF_CLK_M__L6_I2/Y (0.797 0.723) load=0.16018(pf) 

REF_CLK_M__L6_I1/A (0.6429 0.7185) 
REF_CLK_M__L6_I1/Y (0.7989 0.7249) load=0.161645(pf) 

REF_CLK_M__L6_I0/A (0.6431 0.7187) 
REF_CLK_M__L6_I0/Y (0.7976 0.7236) load=0.156327(pf) 

ALU_UNIT/ALU_OUT_reg[6]/CK (0.7769 0.8561) 

ALU_UNIT/ALU_OUT_reg[7]/CK (0.7769 0.8561) 

ALU_UNIT/ALU_OUT_reg[3]/CK (0.7772 0.8564) 

ALU_UNIT/ALU_OUT_reg[4]/CK (0.7769 0.8561) 

ALU_UNIT/ALU_OUT_reg[5]/CK (0.7769 0.8561) 

ALU_UNIT/ALU_OUT_reg[14]/CK (0.7782 0.8574) 

ALU_UNIT/ALU_OUT_reg[15]/CK (0.7782 0.8574) 

ALU_UNIT/OUT_VALID_reg/CK (0.7769 0.8561) 

ALU_UNIT/ALU_OUT_reg[8]/CK (0.7773 0.8565) 

ALU_UNIT/ALU_OUT_reg[1]/CK (0.7773 0.8565) 

ALU_UNIT/ALU_OUT_reg[2]/CK (0.7773 0.8565) 

ALU_UNIT/ALU_OUT_reg[0]/CK (0.7773 0.8565) 

ALU_UNIT/ALU_OUT_reg[13]/CK (0.7781 0.8573) 

ALU_UNIT/ALU_OUT_reg[12]/CK (0.7781 0.8573) 

ALU_UNIT/ALU_OUT_reg[10]/CK (0.778 0.8572) 

ALU_UNIT/ALU_OUT_reg[11]/CK (0.7779 0.8571) 

ALU_UNIT/ALU_OUT_reg[9]/CK (0.7778 0.857) 

REF_CLK_M__L7_I15/A (0.811 0.737) 
REF_CLK_M__L7_I15/Y (0.7921 0.8702) load=0.0415851(pf) 

REF_CLK_M__L7_I14/A (0.8096 0.7356) 
REF_CLK_M__L7_I14/Y (0.7934 0.8715) load=0.0481926(pf) 

REF_CLK_M__L7_I13/A (0.8052 0.7312) 
REF_CLK_M__L7_I13/Y (0.7898 0.8679) load=0.0501921(pf) 

REF_CLK_M__L7_I12/A (0.8069 0.7329) 
REF_CLK_M__L7_I12/Y (0.7915 0.8696) load=0.0501608(pf) 

REF_CLK_M__L7_I11/A (0.7993 0.7253) 
REF_CLK_M__L7_I11/Y (0.7799 0.8579) load=0.0416744(pf) 

REF_CLK_M__L7_I10/A (0.7987 0.7247) 
REF_CLK_M__L7_I10/Y (0.7798 0.8578) load=0.0428418(pf) 

REF_CLK_M__L7_I9/A (0.799 0.725) 
REF_CLK_M__L7_I9/Y (0.7812 0.8593) load=0.0457669(pf) 

REF_CLK_M__L7_I8/A (0.8 0.726) 
REF_CLK_M__L7_I8/Y (0.7819 0.86) load=0.0450838(pf) 

REF_CLK_M__L7_I7/A (0.8053 0.7313) 
REF_CLK_M__L7_I7/Y (0.7901 0.8683) load=0.0519417(pf) 

REF_CLK_M__L7_I6/A (0.8042 0.7302) 
REF_CLK_M__L7_I6/Y (0.7879 0.866) load=0.0490207(pf) 

REF_CLK_M__L7_I5/A (0.8033 0.7293) 
REF_CLK_M__L7_I5/Y (0.7884 0.8666) load=0.0526173(pf) 

REF_CLK_M__L7_I4/A (0.8042 0.7302) 
REF_CLK_M__L7_I4/Y (0.7882 0.8663) load=0.0497284(pf) 

REF_CLK_M__L7_I3/A (0.801 0.727) 
REF_CLK_M__L7_I3/Y (0.7865 0.8646) load=0.0551943(pf) 

REF_CLK_M__L7_I2/A (0.8 0.726) 
REF_CLK_M__L7_I2/Y (0.785 0.8631) load=0.0539847(pf) 

REF_CLK_M__L7_I1/A (0.8001 0.7261) 
REF_CLK_M__L7_I1/Y (0.7853 0.8634) load=0.0545894(pf) 

REF_CLK_M__L7_I0/A (0.8012 0.7272) 
REF_CLK_M__L7_I0/Y (0.7854 0.8635) load=0.0520545(pf) 

ASYN_FIFO/link_Memory/RAM_reg[7][1]/CK (0.7932 0.8713) 

CONTROL_UNIT/TX_P_DATA_reg[3]/CK (0.7928 0.8709) 

CONTROL_UNIT/TX_P_DATA_reg[6]/CK (0.7934 0.8715) 

CONTROL_UNIT/TX_P_DATA_reg[5]/CK (0.7929 0.871) 

CONTROL_UNIT/TX_P_DATA_reg[4]/CK (0.7927 0.8708) 

CONTROL_UNIT/TX_P_DATA_reg[2]/CK (0.7928 0.8709) 

CONTROL_UNIT/TX_P_DATA_reg[1]/CK (0.7927 0.8708) 

ASYN_FIFO/link_Memory/RAM_reg[6][7]/CK (0.7931 0.8712) 

ASYN_FIFO/link_Memory/RAM_reg[5][1]/CK (0.7922 0.8703) 

CONTROL_UNIT/TX_P_DATA_reg[7]/CK (0.7934 0.8715) 

ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]/CK (0.7935 0.8716) 

ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/CK (0.7933 0.8714) 

CONTROL_UNIT/TX_P_DATA_reg[0]/CK (0.7935 0.8716) 

ASYN_FIFO/link_Memory/RAM_reg[7][0]/CK (0.7932 0.8713) 

ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK (0.7951 0.8732) 

CONTROL_UNIT/RdEn_reg/CK (0.795 0.8731) 

ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/CK (0.7948 0.8729) 

ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/CK (0.7934 0.8715) 

ASYN_FIFO/link_Memory/RAM_reg[0][0]/CK (0.7937 0.8718) 

ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (0.7936 0.8717) 

ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/CK (0.7944 0.8725) 

ASYN_FIFO/link_FIFO_Write/wptr_reg[0]/CK (0.7948 0.8729) 

ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/CK (0.7949 0.873) 

ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[2]/CK (0.7949 0.873) 

ASYN_FIFO/link_FIFO_Write/waddr_reg[2]/CK (0.7936 0.8717) 

ASYN_FIFO/link_FIFO_Write/waddr_reg[1]/CK (0.7936 0.8717) 

ASYN_FIFO/link_FIFO_Write/waddr_reg[0]/CK (0.7948 0.8729) 

ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/CK (0.7951 0.8732) 

ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK (0.795 0.8731) 

CONTROL_UNIT/TX_D_VLD_reg/CK (0.795 0.8731) 

CONTROL_UNIT/state_reg[0]/CK (0.791 0.8691) 

DATA_SYNC/Pulse_Gen_reg/CK (0.7911 0.8692) 

ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/CK (0.7922 0.8703) 

DATA_SYNC/ff_reg[1]/CK (0.7919 0.87) 

DATA_SYNC/enable_pulse_reg/CK (0.7918 0.8699) 

ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/CK (0.7921 0.8702) 

ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK (0.7922 0.8703) 

ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK (0.7922 0.8703) 

CONTROL_UNIT/ALU_FUN_reg[3]/CK (0.7912 0.8693) 

CONTROL_UNIT/ALU_Part1_Done_reg/CK (0.7913 0.8694) 

CONTROL_UNIT/Address_reg[0]/CK (0.7912 0.8693) 

CONTROL_UNIT/EN_reg/CK (0.7914 0.8695) 

CONTROL_UNIT/state_reg[1]/CK (0.7899 0.868) 

CONTROL_UNIT/state_reg[2]/CK (0.7898 0.8679) 

DATA_SYNC/ff_reg[0]/CK (0.7916 0.8697) 

CONTROL_UNIT/CLK_EN_reg/CK (0.7913 0.8694) 

DATA_SYNC/sync_bus_reg[2]/CK (0.7915 0.8696) 

CONTROL_UNIT/WrData_reg[1]/CK (0.7937 0.8718) 

CONTROL_UNIT/WrData_reg[6]/CK (0.793 0.8711) 

REGISTER_FILE/RdData_Valid_reg/CK (0.7922 0.8703) 

DATA_SYNC/sync_bus_reg[7]/CK (0.793 0.8711) 

DATA_SYNC/sync_bus_reg[6]/CK (0.793 0.8711) 

DATA_SYNC/sync_bus_reg[5]/CK (0.7927 0.8708) 

DATA_SYNC/sync_bus_reg[4]/CK (0.7922 0.8703) 

DATA_SYNC/sync_bus_reg[3]/CK (0.7931 0.8712) 

DATA_SYNC/sync_bus_reg[1]/CK (0.7923 0.8704) 

DATA_SYNC/sync_bus_reg[0]/CK (0.7923 0.8704) 

CONTROL_UNIT/WrEn_reg/CK (0.7921 0.8702) 

CONTROL_UNIT/WrData_reg[7]/CK (0.7925 0.8706) 

CONTROL_UNIT/WrData_reg[5]/CK (0.7933 0.8714) 

CONTROL_UNIT/WrData_reg[4]/CK (0.7935 0.8716) 

CONTROL_UNIT/WrData_reg[3]/CK (0.7936 0.8717) 

CONTROL_UNIT/WrData_reg[2]/CK (0.7937 0.8718) 

CONTROL_UNIT/ALU_FUN_reg[0]/CK (0.7935 0.8716) 

ASYN_FIFO/link_Memory/RAM_reg[7][4]/CK (0.7807 0.8587) 

ASYN_FIFO/link_Memory/RAM_reg[5][4]/CK (0.7818 0.8598) 

ASYN_FIFO/link_Memory/RAM_reg[7][5]/CK (0.7809 0.8589) 

ASYN_FIFO/link_Memory/RAM_reg[6][2]/CK (0.7817 0.8597) 

ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK (0.7803 0.8583) 

ASYN_FIFO/link_Memory/RAM_reg[6][4]/CK (0.7808 0.8588) 

ASYN_FIFO/link_Memory/RAM_reg[6][3]/CK (0.7818 0.8598) 

ASYN_FIFO/link_Memory/RAM_reg[4][4]/CK (0.7808 0.8588) 

ASYN_FIFO/link_Memory/RAM_reg[4][3]/CK (0.7805 0.8585) 

ASYN_FIFO/link_Memory/RAM_reg[7][2]/CK (0.7816 0.8596) 

ASYN_FIFO/link_Memory/RAM_reg[4][2]/CK (0.7812 0.8592) 

ASYN_FIFO/link_Memory/RAM_reg[5][2]/CK (0.7809 0.8589) 

ASYN_FIFO/link_Memory/RAM_reg[5][3]/CK (0.7807 0.8587) 

ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK (0.7815 0.8595) 

ASYN_FIFO/link_Memory/RAM_reg[5][5]/CK (0.7817 0.8597) 

ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK (0.7817 0.8597) 

ASYN_FIFO/link_Memory/RAM_reg[4][5]/CK (0.7818 0.8598) 

ASYN_FIFO/link_Memory/RAM_reg[5][7]/CK (0.7818 0.8598) 

ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK (0.7806 0.8586) 

ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK (0.7816 0.8596) 

ASYN_FIFO/link_Memory/RAM_reg[6][5]/CK (0.7799 0.8579) 

ASYN_FIFO/link_Memory/RAM_reg[7][6]/CK (0.7801 0.8581) 

ASYN_FIFO/link_Memory/RAM_reg[5][6]/CK (0.7817 0.8597) 

ASYN_FIFO/link_Memory/RAM_reg[4][6]/CK (0.7817 0.8597) 

ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK (0.7812 0.8592) 

ASYN_FIFO/link_Memory/RAM_reg[2][6]/CK (0.7816 0.8596) 

ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK (0.7817 0.8597) 

ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK (0.7807 0.8587) 

ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK (0.7799 0.8579) 

ASYN_FIFO/link_Memory/RAM_reg[6][0]/CK (0.7822 0.8603) 

ASYN_FIFO/link_Memory/RAM_reg[0][1]/CK (0.7821 0.8602) 

ASYN_FIFO/link_Memory/RAM_reg[1][7]/CK (0.782 0.8601) 

ASYN_FIFO/link_Memory/RAM_reg[2][0]/CK (0.7818 0.8599) 

ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK (0.7825 0.8606) 

ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK (0.7823 0.8604) 

ASYN_FIFO/link_Memory/RAM_reg[4][0]/CK (0.7819 0.86) 

ASYN_FIFO/link_Memory/RAM_reg[5][0]/CK (0.7821 0.8602) 

ASYN_FIFO/link_Memory/RAM_reg[0][7]/CK (0.7813 0.8594) 

ASYN_FIFO/link_Memory/RAM_reg[7][7]/CK (0.7817 0.8598) 

ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK (0.7823 0.8604) 

ASYN_FIFO/link_Memory/RAM_reg[4][7]/CK (0.7821 0.8602) 

ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK (0.7823 0.8604) 

ASYN_FIFO/link_Memory/RAM_reg[1][1]/CK (0.7823 0.8604) 

ASYN_FIFO/link_Memory/RAM_reg[6][1]/CK (0.7822 0.8603) 

ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK (0.7845 0.8626) 

ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK (0.7845 0.8626) 

ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK (0.7833 0.8614) 

ASYN_FIFO/link_Memory/RAM_reg[0][4]/CK (0.7828 0.8609) 

ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK (0.7824 0.8605) 

ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK (0.7846 0.8627) 

ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK (0.7837 0.8618) 

ASYN_FIFO/link_Memory/RAM_reg[1][4]/CK (0.7841 0.8622) 

ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK (0.7819 0.86) 

ASYN_FIFO/link_Memory/RAM_reg[2][3]/CK (0.7843 0.8624) 

ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK (0.7841 0.8622) 

ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK (0.7844 0.8625) 

ASYN_FIFO/link_Memory/RAM_reg[3][5]/CK (0.7824 0.8605) 

ASYN_FIFO/link_Memory/RAM_reg[3][2]/CK (0.7846 0.8627) 

ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK (0.783 0.8611) 

CONTROL_UNIT/WrData_reg[0]/CK (0.7914 0.8696) 

REGISTER_FILE/Reg_File_reg[0][5]/CK (0.7923 0.8705) 

CONTROL_UNIT/ALU_FUN_reg[1]/CK (0.7914 0.8696) 

REGISTER_FILE/RdData_reg[6]/CK (0.7918 0.87) 

REGISTER_FILE/RdData_reg[1]/CK (0.7901 0.8683) 

REGISTER_FILE/Reg_File_reg[1][0]/CK (0.7924 0.8706) 

REGISTER_FILE/Reg_File_reg[0][6]/CK (0.7924 0.8706) 

REGISTER_FILE/Reg_File_reg[0][1]/CK (0.7923 0.8705) 

REGISTER_FILE/Reg_File_reg[0][0]/CK (0.7923 0.8705) 

REGISTER_FILE/RdData_reg[5]/CK (0.7916 0.8698) 

REGISTER_FILE/RdData_reg[4]/CK (0.7912 0.8694) 

REGISTER_FILE/RdData_reg[0]/CK (0.7913 0.8695) 

CONTROL_UNIT/Address_reg[3]/CK (0.7912 0.8694) 

CONTROL_UNIT/Address_reg[2]/CK (0.7913 0.8695) 

CONTROL_UNIT/Address_reg[1]/CK (0.7913 0.8695) 

CONTROL_UNIT/ALU_FUN_reg[2]/CK (0.7913 0.8695) 

REGISTER_FILE/RdData_reg[3]/CK (0.7921 0.8703) 

REGISTER_FILE/Reg_File_reg[2][0]/CK (0.7919 0.8701) 

REGISTER_FILE/Reg_File_reg[3][1]/CK (0.7894 0.8675) 

REGISTER_FILE/Reg_File_reg[3][7]/CK (0.7895 0.8676) 

REGISTER_FILE/Reg_File_reg[3][6]/CK (0.7893 0.8674) 

REGISTER_FILE/Reg_File_reg[3][5]/CK (0.7893 0.8674) 

REGISTER_FILE/Reg_File_reg[3][4]/CK (0.7898 0.8679) 

REGISTER_FILE/Reg_File_reg[3][3]/CK (0.7896 0.8677) 

REGISTER_FILE/Reg_File_reg[3][2]/CK (0.7897 0.8678) 

REGISTER_FILE/Reg_File_reg[3][0]/CK (0.7894 0.8675) 

REGISTER_FILE/Reg_File_reg[2][2]/CK (0.7891 0.8672) 

REGISTER_FILE/Reg_File_reg[2][1]/CK (0.789 0.8671) 

REGISTER_FILE/Reg_File_reg[10][7]/CK (0.7884 0.8665) 

REGISTER_FILE/Reg_File_reg[0][3]/CK (0.7883 0.8664) 

REGISTER_FILE/RdData_reg[7]/CK (0.7883 0.8664) 

REGISTER_FILE/Reg_File_reg[8][7]/CK (0.7885 0.8666) 

REGISTER_FILE/RdData_reg[2]/CK (0.7882 0.8663) 

REGISTER_FILE/Reg_File_reg[0][7]/CK (0.7884 0.8665) 

REGISTER_FILE/Reg_File_reg[14][0]/CK (0.7886 0.8668) 

REGISTER_FILE/Reg_File_reg[15][3]/CK (0.789 0.8672) 

REGISTER_FILE/Reg_File_reg[4][0]/CK (0.7906 0.8688) 

REGISTER_FILE/Reg_File_reg[12][0]/CK (0.7906 0.8688) 

REGISTER_FILE/Reg_File_reg[12][1]/CK (0.7901 0.8683) 

REGISTER_FILE/Reg_File_reg[12][2]/CK (0.7901 0.8683) 

REGISTER_FILE/Reg_File_reg[13][1]/CK (0.7895 0.8677) 

REGISTER_FILE/Reg_File_reg[13][2]/CK (0.7896 0.8678) 

REGISTER_FILE/Reg_File_reg[14][1]/CK (0.791 0.8692) 

REGISTER_FILE/Reg_File_reg[15][0]/CK (0.7886 0.8668) 

REGISTER_FILE/Reg_File_reg[15][1]/CK (0.7885 0.8667) 

REGISTER_FILE/Reg_File_reg[15][2]/CK (0.7911 0.8693) 

REGISTER_FILE/Reg_File_reg[2][3]/CK (0.7912 0.8694) 

REGISTER_FILE/Reg_File_reg[2][4]/CK (0.7912 0.8694) 

REGISTER_FILE/Reg_File_reg[2][5]/CK (0.7913 0.8695) 

REGISTER_FILE/Reg_File_reg[2][6]/CK (0.7911 0.8693) 

REGISTER_FILE/Reg_File_reg[2][7]/CK (0.7913 0.8695) 

REGISTER_FILE/Reg_File_reg[12][7]/CK (0.7913 0.8695) 

RST_SYN_REF/ff_reg[1]/CK (0.79 0.8681) 

RST_SYN_REF/ff_reg[0]/CK (0.79 0.8681) 

REGISTER_FILE/Reg_File_reg[15][7]/CK (0.789 0.8671) 

REGISTER_FILE/Reg_File_reg[15][6]/CK (0.7886 0.8667) 

REGISTER_FILE/Reg_File_reg[15][5]/CK (0.7906 0.8687) 

REGISTER_FILE/Reg_File_reg[15][4]/CK (0.7905 0.8686) 

REGISTER_FILE/Reg_File_reg[14][7]/CK (0.789 0.8671) 

REGISTER_FILE/Reg_File_reg[14][6]/CK (0.79 0.8681) 

REGISTER_FILE/Reg_File_reg[14][5]/CK (0.7902 0.8683) 

REGISTER_FILE/Reg_File_reg[14][4]/CK (0.7902 0.8683) 

REGISTER_FILE/Reg_File_reg[13][7]/CK (0.789 0.8671) 

REGISTER_FILE/Reg_File_reg[13][6]/CK (0.7895 0.8676) 

REGISTER_FILE/Reg_File_reg[13][5]/CK (0.7902 0.8683) 

REGISTER_FILE/Reg_File_reg[13][0]/CK (0.7906 0.8687) 

REGISTER_FILE/Reg_File_reg[12][6]/CK (0.7899 0.868) 

REGISTER_FILE/Reg_File_reg[12][5]/CK (0.7903 0.8684) 

REGISTER_FILE/Reg_File_reg[12][4]/CK (0.7904 0.8685) 

REGISTER_FILE/Reg_File_reg[7][6]/CK (0.7901 0.8682) 

REGISTER_FILE/Reg_File_reg[7][5]/CK (0.7909 0.869) 

REGISTER_FILE/Reg_File_reg[6][6]/CK (0.791 0.8691) 

REGISTER_FILE/Reg_File_reg[5][6]/CK (0.7906 0.8687) 

REGISTER_FILE/Reg_File_reg[5][5]/CK (0.791 0.8691) 

REGISTER_FILE/Reg_File_reg[5][4]/CK (0.791 0.8691) 

REGISTER_FILE/Reg_File_reg[4][6]/CK (0.7909 0.869) 

REGISTER_FILE/Reg_File_reg[4][5]/CK (0.7906 0.8687) 

REGISTER_FILE/Reg_File_reg[11][1]/CK (0.7895 0.8676) 

REGISTER_FILE/Reg_File_reg[4][7]/CK (0.7903 0.8684) 

REGISTER_FILE/Reg_File_reg[5][7]/CK (0.7891 0.8672) 

REGISTER_FILE/Reg_File_reg[7][7]/CK (0.7896 0.8677) 

REGISTER_FILE/Reg_File_reg[11][0]/CK (0.7909 0.869) 

REGISTER_FILE/Reg_File_reg[6][7]/CK (0.7885 0.8666) 

REGISTER_FILE/Reg_File_reg[7][4]/CK (0.7886 0.8667) 

REGISTER_FILE/Reg_File_reg[6][5]/CK (0.791 0.8691) 

REGISTER_FILE/Reg_File_reg[7][0]/CK (0.7886 0.8667) 

REGISTER_FILE/Reg_File_reg[6][4]/CK (0.791 0.8691) 

REGISTER_FILE/Reg_File_reg[5][0]/CK (0.788 0.8661) 

REGISTER_FILE/Reg_File_reg[1][5]/CK (0.7869 0.865) 

REGISTER_FILE/Reg_File_reg[9][7]/CK (0.7864 0.8645) 

REGISTER_FILE/Reg_File_reg[9][2]/CK (0.7854 0.8635) 

REGISTER_FILE/Reg_File_reg[1][7]/CK (0.7855 0.8636) 

REGISTER_FILE/Reg_File_reg[1][6]/CK (0.7854 0.8635) 

REGISTER_FILE/Reg_File_reg[1][4]/CK (0.7869 0.865) 

REGISTER_FILE/Reg_File_reg[1][3]/CK (0.7859 0.864) 

REGISTER_FILE/Reg_File_reg[1][2]/CK (0.7867 0.8648) 

REGISTER_FILE/Reg_File_reg[1][1]/CK (0.7868 0.8649) 

REGISTER_FILE/Reg_File_reg[10][5]/CK (0.7863 0.8644) 

REGISTER_FILE/Reg_File_reg[10][4]/CK (0.7868 0.8649) 

REGISTER_FILE/Reg_File_reg[10][3]/CK (0.7857 0.8638) 

REGISTER_FILE/Reg_File_reg[10][2]/CK (0.7853 0.8634) 

REGISTER_FILE/Reg_File_reg[10][1]/CK (0.7854 0.8635) 

REGISTER_FILE/Reg_File_reg[10][0]/CK (0.7855 0.8636) 

REGISTER_FILE/Reg_File_reg[0][4]/CK (0.7867 0.8648) 

REGISTER_FILE/Reg_File_reg[0][2]/CK (0.7868 0.8649) 

REGISTER_FILE/Reg_File_reg[10][6]/CK (0.7864 0.8645) 

REGISTER_FILE/Reg_File_reg[9][0]/CK (0.7855 0.8636) 

REGISTER_FILE/Reg_File_reg[11][3]/CK (0.7866 0.8647) 

REGISTER_FILE/Reg_File_reg[9][6]/CK (0.7871 0.8652) 

REGISTER_FILE/Reg_File_reg[8][1]/CK (0.787 0.8651) 

REGISTER_FILE/Reg_File_reg[11][2]/CK (0.7869 0.865) 

REGISTER_FILE/Reg_File_reg[9][5]/CK (0.7874 0.8655) 

REGISTER_FILE/Reg_File_reg[9][4]/CK (0.7874 0.8655) 

REGISTER_FILE/Reg_File_reg[9][3]/CK (0.7874 0.8655) 

REGISTER_FILE/Reg_File_reg[9][1]/CK (0.7871 0.8652) 

REGISTER_FILE/Reg_File_reg[8][5]/CK (0.7863 0.8644) 

REGISTER_FILE/Reg_File_reg[8][4]/CK (0.7871 0.8652) 

REGISTER_FILE/Reg_File_reg[8][3]/CK (0.7871 0.8652) 

REGISTER_FILE/Reg_File_reg[8][2]/CK (0.787 0.8651) 

REGISTER_FILE/Reg_File_reg[11][4]/CK (0.7862 0.8643) 

REGISTER_FILE/Reg_File_reg[11][6]/CK (0.7869 0.865) 

REGISTER_FILE/Reg_File_reg[7][1]/CK (0.7865 0.8646) 

REGISTER_FILE/Reg_File_reg[11][5]/CK (0.7872 0.8653) 

REGISTER_FILE/Reg_File_reg[8][0]/CK (0.7868 0.8649) 

REGISTER_FILE/Reg_File_reg[11][7]/CK (0.787 0.8651) 

REGISTER_FILE/Reg_File_reg[8][6]/CK (0.787 0.8651) 

REGISTER_FILE/Reg_File_reg[4][2]/CK (0.7891 0.8672) 

REGISTER_FILE/Reg_File_reg[6][2]/CK (0.788 0.866) 

REGISTER_FILE/Reg_File_reg[5][2]/CK (0.7882 0.8663) 

REGISTER_FILE/Reg_File_reg[7][3]/CK (0.7882 0.8663) 

REGISTER_FILE/Reg_File_reg[7][2]/CK (0.7878 0.8659) 

REGISTER_FILE/Reg_File_reg[6][3]/CK (0.7887 0.8668) 

REGISTER_FILE/Reg_File_reg[6][1]/CK (0.7879 0.866) 

REGISTER_FILE/Reg_File_reg[6][0]/CK (0.7878 0.8659) 

REGISTER_FILE/Reg_File_reg[5][3]/CK (0.7886 0.8667) 

REGISTER_FILE/Reg_File_reg[4][4]/CK (0.7883 0.8664) 

REGISTER_FILE/Reg_File_reg[4][3]/CK (0.7891 0.8672) 

REGISTER_FILE/Reg_File_reg[14][3]/CK (0.7893 0.8674) 

REGISTER_FILE/Reg_File_reg[14][2]/CK (0.7894 0.8675) 

REGISTER_FILE/Reg_File_reg[13][4]/CK (0.7894 0.8675) 

REGISTER_FILE/Reg_File_reg[13][3]/CK (0.7893 0.8674) 

REGISTER_FILE/Reg_File_reg[12][3]/CK (0.7891 0.8672) 

REGISTER_FILE/Reg_File_reg[5][1]/CK (0.7871 0.8652) 

REGISTER_FILE/Reg_File_reg[4][1]/CK (0.788 0.8661) 

