{
  "module_name": "intel_gmbus_regs.h",
  "hash_id": "b397917d779c5108e675a1a35620ef68734b8f510f47690fa600d6debfce0733",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_gmbus_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_GMBUS_REGS_H__\n#define __INTEL_GMBUS_REGS_H__\n\n#include \"i915_reg_defs.h\"\n\n#define GMBUS_MMIO_BASE(__i915) ((__i915)->display.gmbus.mmio_base)\n\n#define GPIO(__i915, gpio)\t_MMIO(GMBUS_MMIO_BASE(__i915) + 0x5010 + 4 * (gpio))\n#define   GPIO_CLOCK_DIR_MASK\t\t(1 << 0)\n#define   GPIO_CLOCK_DIR_IN\t\t(0 << 1)\n#define   GPIO_CLOCK_DIR_OUT\t\t(1 << 1)\n#define   GPIO_CLOCK_VAL_MASK\t\t(1 << 2)\n#define   GPIO_CLOCK_VAL_OUT\t\t(1 << 3)\n#define   GPIO_CLOCK_VAL_IN\t\t(1 << 4)\n#define   GPIO_CLOCK_PULLUP_DISABLE\t(1 << 5)\n#define   GPIO_DATA_DIR_MASK\t\t(1 << 8)\n#define   GPIO_DATA_DIR_IN\t\t(0 << 9)\n#define   GPIO_DATA_DIR_OUT\t\t(1 << 9)\n#define   GPIO_DATA_VAL_MASK\t\t(1 << 10)\n#define   GPIO_DATA_VAL_OUT\t\t(1 << 11)\n#define   GPIO_DATA_VAL_IN\t\t(1 << 12)\n#define   GPIO_DATA_PULLUP_DISABLE\t(1 << 13)\n\n \n#define GMBUS0(__i915)\t\t_MMIO(GMBUS_MMIO_BASE(__i915) + 0x5100)\n#define   GMBUS_AKSV_SELECT\t\t(1 << 11)\n#define   GMBUS_RATE_100KHZ\t\t(0 << 8)\n#define   GMBUS_RATE_50KHZ\t\t(1 << 8)\n#define   GMBUS_RATE_400KHZ\t\t(2 << 8)  \n#define   GMBUS_RATE_1MHZ\t\t(3 << 8)  \n#define   GMBUS_HOLD_EXT\t\t(1 << 7)  \n#define   GMBUS_BYTE_CNT_OVERRIDE\t(1 << 6)\n\n \n#define GMBUS1(__i915)\t\t_MMIO(GMBUS_MMIO_BASE(__i915) + 0x5104)\n#define   GMBUS_SW_CLR_INT\t\t(1 << 31)\n#define   GMBUS_SW_RDY\t\t\t(1 << 30)\n#define   GMBUS_ENT\t\t\t(1 << 29)  \n#define   GMBUS_CYCLE_NONE\t\t(0 << 25)\n#define   GMBUS_CYCLE_WAIT\t\t(1 << 25)\n#define   GMBUS_CYCLE_INDEX\t\t(2 << 25)\n#define   GMBUS_CYCLE_STOP\t\t(4 << 25)\n#define   GMBUS_BYTE_COUNT_SHIFT\t16\n#define   GMBUS_BYTE_COUNT_MAX\t\t256U\n#define   GEN9_GMBUS_BYTE_COUNT_MAX\t511U\n#define   GMBUS_SLAVE_INDEX_SHIFT\t8\n#define   GMBUS_SLAVE_ADDR_SHIFT\t1\n#define   GMBUS_SLAVE_READ\t\t(1 << 0)\n#define   GMBUS_SLAVE_WRITE\t\t(0 << 0)\n\n \n#define GMBUS2(__i915)\t\t_MMIO(GMBUS_MMIO_BASE(__i915) + 0x5108)\n#define   GMBUS_INUSE\t\t\t(1 << 15)\n#define   GMBUS_HW_WAIT_PHASE\t\t(1 << 14)\n#define   GMBUS_STALL_TIMEOUT\t\t(1 << 13)\n#define   GMBUS_INT\t\t\t(1 << 12)\n#define   GMBUS_HW_RDY\t\t\t(1 << 11)\n#define   GMBUS_SATOER\t\t\t(1 << 10)\n#define   GMBUS_ACTIVE\t\t\t(1 << 9)\n\n \n#define GMBUS3(__i915)\t\t_MMIO(GMBUS_MMIO_BASE(__i915) + 0x510c)\n\n \n#define GMBUS4(__i915)\t\t_MMIO(GMBUS_MMIO_BASE(__i915) + 0x5110)\n#define   GMBUS_SLAVE_TIMEOUT_EN\t(1 << 4)\n#define   GMBUS_NAK_EN\t\t\t(1 << 3)\n#define   GMBUS_IDLE_EN\t\t\t(1 << 2)\n#define   GMBUS_HW_WAIT_EN\t\t(1 << 1)\n#define   GMBUS_HW_RDY_EN\t\t(1 << 0)\n\n \n#define GMBUS5(__i915)\t\t_MMIO(GMBUS_MMIO_BASE(__i915) + 0x5120)\n#define   GMBUS_2BYTE_INDEX_EN\t\t(1 << 31)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}