{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518906782862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518906782862 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 17 23:33:01 2018 " "Processing started: Sat Feb 17 23:33:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518906782862 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518906782862 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off complete-nixie -c complete-nixie " "Command: quartus_map --read_settings_files=on --write_settings_files=off complete-nixie -c complete-nixie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518906782862 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1518906785030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nixie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nixie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nixie-Behavioral " "Found design unit 1: nixie-Behavioral" {  } { { "nixie.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/nixie.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518906787417 ""} { "Info" "ISGN_ENTITY_NAME" "1 nixie " "Found entity 1: nixie" {  } { { "nixie.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/nixie.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518906787417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518906787417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complete-nixie.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complete-nixie.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complete-nixie " "Found entity 1: complete-nixie" {  } { { "complete-nixie.bdf" "" { Schematic "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/complete-nixie.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518906787448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518906787448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tgmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tgmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tgmux-RTL " "Found design unit 1: tgmux-RTL" {  } { { "tgmux.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/tgmux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518906787464 ""} { "Info" "ISGN_ENTITY_NAME" "1 tgmux " "Found entity 1: tgmux" {  } { { "tgmux.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/tgmux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518906787464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518906787464 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Block1.bdf " "Can't analyze file -- file Block1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1518906787620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "complete-nixie " "Elaborating entity \"complete-nixie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518906787916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tgmux tgmux:inst2 " "Elaborating entity \"tgmux\" for hierarchy \"tgmux:inst2\"" {  } { { "complete-nixie.bdf" "inst2" { Schematic "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/complete-nixie.bdf" { { 120 256 456 232 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518906787916 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_Data2 tgmux.vhd(32) " "VHDL Process Statement warning at tgmux.vhd(32): signal \"in_Data2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tgmux.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/tgmux.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518906787932 "|complete-nixie|tgmux:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_Data1 tgmux.vhd(34) " "VHDL Process Statement warning at tgmux.vhd(34): signal \"in_Data1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tgmux.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/tgmux.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518906787932 "|complete-nixie|tgmux:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nixie nixie:inst " "Elaborating entity \"nixie\" for hierarchy \"nixie:inst\"" {  } { { "complete-nixie.bdf" "inst" { Schematic "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/complete-nixie.bdf" { { 136 648 856 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518906787932 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "autosetmosfet nixie.vhd(17) " "VHDL Signal Declaration warning at nixie.vhd(17): used explicit default value for signal \"autosetmosfet\" because signal was never assigned a value" {  } { { "nixie.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/nixie.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1518906787932 "|complete-nixie|nixie:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_Data nixie.vhd(25) " "VHDL Signal Declaration warning at nixie.vhd(25): used implicit default value for signal \"out_Data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nixie.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/nixie.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1518906787932 "|complete-nixie|nixie:inst"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tgmux:inst2\|out_Data " "Found clock multiplexer tgmux:inst2\|out_Data" {  } { { "tgmux.vhd" "" { Text "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/tgmux.vhd" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1518906788556 "|complete-nixie|tgmux:inst2|out_Data"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1518906788556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "request_setpulses GND " "Pin \"request_setpulses\" is stuck at GND" {  } { { "complete-nixie.bdf" "" { Schematic "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/complete-nixie.bdf" { { 144 456 641 160 "request_setpulses" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1518906791145 "|complete-nixie|request_setpulses"} { "Warning" "WMLS_MLS_STUCK_PIN" "anode3 VCC " "Pin \"anode3\" is stuck at VCC" {  } { { "complete-nixie.bdf" "" { Schematic "T:/Documents/ycontroller/projects/nixie/fpga-nixie-2017/complete-nixie/complete-nixie.bdf" { { 208 856 1032 224 "anode3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1518906791145 "|complete-nixie|anode3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1518906791145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1518906791629 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1518906791629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "84 " "Implemented 84 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1518906791629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1518906791629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "369 " "Peak virtual memory: 369 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518906791912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 17 23:33:11 2018 " "Processing ended: Sat Feb 17 23:33:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518906791912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518906791912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518906791912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518906791912 ""}
