# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -voptargs="+acc" apb_tb -do "run -all;" 
# Start time: 14:35:05 on Mar 06,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_slave(fast)".
# Loading work.apb_tb(fast)
# Loading work.apb_slave(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'paddr'. The port definition is at: ../RTL/apb_change.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /apb_tb/dut File: ../TB/apb_tb.v Line: 14
# run -all
# ** Note: $finish    : ../TB/apb_tb.v(72)
#    Time: 140 ns  Iteration: 1  Instance: /apb_tb
# 1
# Break in Module apb_tb at ../TB/apb_tb.v line 72
# 
add wave -position insertpoint  \
sim:/apb_tb/dut/pclk \
sim:/apb_tb/dut/pwrite \
sim:/apb_tb/dut/preset \
sim:/apb_tb/dut/psel \
sim:/apb_tb/dut/penable \
sim:/apb_tb/dut/pwdata \
sim:/apb_tb/dut/paddr \
sim:/apb_tb/dut/prdata \
sim:/apb_tb/dut/pready \
sim:/apb_tb/dut/pslvrr \
sim:/apb_tb/dut/ram \
sim:/apb_tb/dut/pr_state \
sim:/apb_tb/dut/nx_state
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MUSKAN THAKUR  Hostname: LAPTOP-V0K2BRUQ  ProcessID: 9908
#           Attempting to use alternate WLF file "./wlft80yjek".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft80yjek
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading work.apb_tb(fast)
# Loading work.apb_slave(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (32) for port 'paddr'. The port definition is at: ../RTL/apb_change.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /apb_tb/dut File: ../TB/apb_tb.v Line: 14
run
run
# ** Note: $finish    : ../TB/apb_tb.v(72)
#    Time: 140 ns  Iteration: 1  Instance: /apb_tb
# 1
# Break in Module apb_tb at ../TB/apb_tb.v line 72
run
