@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_V-2023.12-SP2-1
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[OneSearch]
isExisted = TRUE
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[fusa]
fdb_server = 
fdb_proj = 
fdb_campaign = 
fdb_tool = 
[hb]
viewport = 2770 610 900 700 0 0 256 898
activeNode = "riscv_core"
activeScope = "riscv_core"
activeFile = "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_core.v"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 41
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
safetyAwareAnnot = True
amsAnnot = True
DnDtraceCrossHierOnly = True
leadingZero = False
signalPane = False
SourceVerticalScrollLines = 5
Scope1 = "riscv_core"
multipleSelection = 1 41 2 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_alu.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_core.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_csr.v" "/home/net/lu282362/full_custom/lab_5/core/co\
re/rv32imsu/riscv_decode.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_defs.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_exec.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_fetch.v" "/home/net/lu2\
82362/full_custom/lab_5/core/core/rv32imsu/riscv_lsu.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_mmu.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_mmu_arb.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu\
/riscv_muldiv.v" "/home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_regfile.v" 
workPath = /home/net/lu282362/full_custom/lab_5/core/core/rv32imsu
invokeDir = /home/net/lu282362/full_custom/lab_5/core/syn
[hb.sourceTab.1]
scope = riscv_core
File = /home/net/lu282362/full_custom/lab_5/core/core/rv32imsu/riscv_core.v
Line = 42
