[View]
Entity=\CPU Diagram\
Architecture=\CPU Diagram\
TopLevelType=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 3x8.vhd]
File Time Lo=-1060838655
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 3x8.vhd]
File Time Hi=30163637
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 3x8.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
File Time Lo=370497447
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
File Time Lo=-913264342
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
File Time Hi=30163875
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Lo=-1060058654
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Hi=30163637
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Lo=-1949034163
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Hi=30163320
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Lo=1910645375
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Hi=30163751
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Lo=699323110
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 3x8.vhd]
File Time Lo=-1060838655
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 3x8.vhd]
File Time Hi=30163637
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 3x8.vhd]
Enabled=0
[file:.\src\decoder 3x8.vhd]
File Time Lo=-1060838655
File Time Hi=30163637
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
File Time Lo=370497447
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
File Time Lo=-913264342
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
File Time Hi=30163875
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Lo=-1060058654
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Hi=30163637
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Lo=-1949034163
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Hi=30163320
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Lo=1910645375
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Hi=30163751
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Lo=699323110
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
File Time Lo=370497447
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\test waveform.awf]
Enabled=0
[file:.\src\test waveform.awf]
File Time Lo=-366012097
File Time Hi=30165482
Enabled=1
State=Modified
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
File Time Lo=-913264342
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
File Time Hi=30163875
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Lo=-1060058654
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Hi=30163637
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Lo=-1949034163
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Hi=30163320
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Lo=1910645375
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Hi=30163751
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Lo=699323110
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
File Time Lo=-913264342
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
File Time Hi=30163875
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\memory 16x16.vhd]
Enabled=0
[file:.\src\memory 16x16.vhd]
File Time Lo=-913264342
File Time Hi=30163875
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Lo=-1060058654
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Hi=30163637
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Lo=-1949034163
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Hi=30163320
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Lo=1910645375
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Hi=30163751
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Lo=699323110
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Lo=-1060058654
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
File Time Hi=30163637
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adder.vhd]
Enabled=0
[file:.\src\address adder.vhd]
File Time Lo=-1060058654
File Time Hi=30163637
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Lo=-1949034163
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Hi=30163320
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Lo=1910645375
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Hi=30163751
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Lo=699323110
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Lo=-1949034163
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
File Time Hi=30163320
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 2x1.vhd]
Enabled=0
[file:.\src\mux 2x1.vhd]
File Time Lo=-1949034163
File Time Hi=30163320
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Lo=1910645375
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Hi=30163751
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Lo=699323110
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Lo=1910645375
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
File Time Hi=30163751
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 16 bit.vhd]
Enabled=0
[file:.\src\register 16 bit.vhd]
File Time Lo=1910645375
File Time Hi=30163751
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Lo=699323110
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Lo=699323110
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 4x1.vhd]
Enabled=0
[file:.\src\mux 4x1.vhd]
File Time Lo=699323110
File Time Hi=30163640
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Lo=-1947463766
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
File Time Hi=30163717
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\destination sync.vhd]
Enabled=0
[file:.\src\destination sync.vhd]
File Time Lo=-1947463766
File Time Hi=30163717
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Lo=1974330819
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\alu.vhd]
Enabled=0
[file:.\src\alu.vhd]
File Time Lo=1974330819
File Time Hi=30163876
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Lo=213801382
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
File Time Hi=30163466
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\address adaptor.vhd]
Enabled=0
[file:.\src\address adaptor.vhd]
File Time Lo=213801382
File Time Hi=30163466
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Lo=2114481148
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
File Time Hi=30163442
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\mux 8x1.vhd]
Enabled=0
[file:.\src\mux 8x1.vhd]
File Time Lo=2114481148
File Time Hi=30163442
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Lo=700571112
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
File Time Hi=30163640
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\register 4 bit.vhd]
Enabled=0
[file:.\src\register 4 bit.vhd]
File Time Lo=700571112
File Time Hi=30163640
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Lo=-1920373583
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
File Time Hi=30163876
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\flow control.vhd]
Enabled=0
[file:.\src\flow control.vhd]
File Time Lo=-1920373583
File Time Hi=30163876
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Lo=1814728400
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
File Time Hi=30154572
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\decoder 4x16.vhd]
Enabled=0
[file:.\src\decoder 4x16.vhd]
File Time Lo=1814728400
File Time Hi=30154572
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Lo=-730807182
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\cpu diagram.bde]
Enabled=0
[file:.\src\cpu diagram.bde]
File Time Lo=-730807182
File Time Hi=30163877
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
File Time Hi=30156053
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\std ulogic vector to integer.vhd]
Enabled=0
[file:.\src\std ulogic vector to integer.vhd]
File Time Lo=849905475
File Time Hi=30156053
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Lo=1337763845
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
File Time Hi=30163245
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\ir parser.vhd]
Enabled=0
[file:.\src\ir parser.vhd]
File Time Lo=1337763845
File Time Hi=30163245
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Lo=-1673781682
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
File Time Hi=30163246
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sequence counter.vhd]
Enabled=0
[file:.\src\sequence counter.vhd]
File Time Lo=-1673781682
File Time Hi=30163246
Enabled=1
State=Compiled
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=1
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Lo=359876840
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
File Time Hi=30163877
[file:c:\users\hamed\desktop\computer_system_architecture_project - [register self inc]\single core\src\sc cleaner.vhd]
Enabled=0
[file:.\src\sc cleaner.vhd]
File Time Lo=359876840
File Time Hi=30163877
Enabled=1
State=Compiled
[file:.\compile\cpu diagram.vhd]
Generated=TRUE
File Time Lo=-735003202
File Time Hi=30165482
Enabled=1
State=Compiled
