fifo_33_reset.v,verilog,xil_defaultlib,../../../../Lab1.srcs/sources_1/ip/fifo_33_reset/sim/fifo_33_reset.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
