
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,0,rD,0,16}                        Premise(F2)
	S3= [Hi]=hi                                                 Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= Hi.Out=hi                                               Hi-Out(S3)
	S7= Hi.Out1_0={hi}[1:0]                                     Hi-Out(S3)
	S8= Hi.Out4_0={hi}[4:0]                                     Hi-Out(S3)
	S9= PC.Out=>IMem.RAddr                                      Premise(F4)
	S10= IMem.RAddr=addr                                        Path(S5,S9)
	S11= CP0.ASID=>IMem.ASID                                    Premise(F5)
	S12= IMem.ASID=pid                                          Path(S4,S11)
	S13= IMem.Out={0,0,0,rD,0,16}                               IMem-Read(S12,S10,S2)
	S14= IMem.Out=>IR.In                                        Premise(F6)
	S15= IR.In={0,0,0,rD,0,16}                                  Path(S13,S14)
	S16= CtrlPC=0                                               Premise(F7)
	S17= CtrlPCInc=1                                            Premise(F8)
	S18= PC[Out]=addr+4                                         PC-Inc(S1,S16,S17)
	S19= PC[CIA]=addr                                           PC-Inc(S1,S16,S17)
	S20= CtrlIMem=0                                             Premise(F9)
	S21= IMem[{pid,addr}]={0,0,0,rD,0,16}                       IMem-Hold(S2,S20)
	S22= CtrlASIDIn=0                                           Premise(F10)
	S23= CtrlCP0=0                                              Premise(F11)
	S24= CP0[ASID]=pid                                          CP0-Hold(S0,S23)
	S25= CtrlEPCIn=0                                            Premise(F12)
	S26= CtrlExCodeIn=0                                         Premise(F13)
	S27= CtrlIR=1                                               Premise(F14)
	S28= [IR]={0,0,0,rD,0,16}                                   IR-Write(S15,S27)
	S29= CtrlGPR=0                                              Premise(F15)
	S30= CtrlHi=0                                               Premise(F16)
	S31= [Hi]=hi                                                Hi-Hold(S3,S30)

ID	S32= PC.Out=addr+4                                          PC-Out(S18)
	S33= PC.CIA=addr                                            PC-Out(S19)
	S34= PC.CIA31_28=addr[31:28]                                PC-Out(S19)
	S35= CP0.ASID=pid                                           CP0-Read-ASID(S24)
	S36= IR.Out={0,0,0,rD,0,16}                                 IR-Out(S28)
	S37= IR.Out31_26=0                                          IR-Out(S28)
	S38= IR.Out25_21=0                                          IR-Out(S28)
	S39= IR.Out20_16=0                                          IR-Out(S28)
	S40= IR.Out15_11=rD                                         IR-Out(S28)
	S41= IR.Out10_6=0                                           IR-Out(S28)
	S42= IR.Out5_0=16                                           IR-Out(S28)
	S43= Hi.Out=hi                                              Hi-Out(S31)
	S44= Hi.Out1_0={hi}[1:0]                                    Hi-Out(S31)
	S45= Hi.Out4_0={hi}[4:0]                                    Hi-Out(S31)
	S46= IR.Out31_26=>CU.Op                                     Premise(F17)
	S47= CU.Op=0                                                Path(S37,S46)
	S48= IR.Out15_11=>GPR.WReg                                  Premise(F18)
	S49= GPR.WReg=rD                                            Path(S40,S48)
	S50= IR.Out5_0=>CU.IRFunc                                   Premise(F19)
	S51= CU.IRFunc=16                                           Path(S42,S50)
	S52= Hi.Out=>GPR.WData                                      Premise(F20)
	S53= GPR.WData=hi                                           Path(S43,S52)
	S54= CtrlPC=0                                               Premise(F21)
	S55= CtrlPCInc=0                                            Premise(F22)
	S56= PC[CIA]=addr                                           PC-Hold(S19,S55)
	S57= PC[Out]=addr+4                                         PC-Hold(S18,S54,S55)
	S58= CtrlIMem=0                                             Premise(F23)
	S59= IMem[{pid,addr}]={0,0,0,rD,0,16}                       IMem-Hold(S21,S58)
	S60= CtrlASIDIn=0                                           Premise(F24)
	S61= CtrlCP0=0                                              Premise(F25)
	S62= CP0[ASID]=pid                                          CP0-Hold(S24,S61)
	S63= CtrlEPCIn=0                                            Premise(F26)
	S64= CtrlExCodeIn=0                                         Premise(F27)
	S65= CtrlIR=0                                               Premise(F28)
	S66= [IR]={0,0,0,rD,0,16}                                   IR-Hold(S28,S65)
	S67= CtrlGPR=1                                              Premise(F29)
	S68= GPR[rD]=hi                                             GPR-Write(S49,S53,S67)
	S69= CtrlHi=0                                               Premise(F30)
	S70= [Hi]=hi                                                Hi-Hold(S31,S69)

EX	S71= PC.CIA=addr                                            PC-Out(S56)
	S72= PC.CIA31_28=addr[31:28]                                PC-Out(S56)
	S73= PC.Out=addr+4                                          PC-Out(S57)
	S74= CP0.ASID=pid                                           CP0-Read-ASID(S62)
	S75= IR.Out={0,0,0,rD,0,16}                                 IR-Out(S66)
	S76= IR.Out31_26=0                                          IR-Out(S66)
	S77= IR.Out25_21=0                                          IR-Out(S66)
	S78= IR.Out20_16=0                                          IR-Out(S66)
	S79= IR.Out15_11=rD                                         IR-Out(S66)
	S80= IR.Out10_6=0                                           IR-Out(S66)
	S81= IR.Out5_0=16                                           IR-Out(S66)
	S82= Hi.Out=hi                                              Hi-Out(S70)
	S83= Hi.Out1_0={hi}[1:0]                                    Hi-Out(S70)
	S84= Hi.Out4_0={hi}[4:0]                                    Hi-Out(S70)
	S85= CtrlPC=0                                               Premise(F31)
	S86= CtrlPCInc=0                                            Premise(F32)
	S87= PC[CIA]=addr                                           PC-Hold(S56,S86)
	S88= PC[Out]=addr+4                                         PC-Hold(S57,S85,S86)
	S89= CtrlIMem=0                                             Premise(F33)
	S90= IMem[{pid,addr}]={0,0,0,rD,0,16}                       IMem-Hold(S59,S89)
	S91= CtrlASIDIn=0                                           Premise(F34)
	S92= CtrlCP0=0                                              Premise(F35)
	S93= CP0[ASID]=pid                                          CP0-Hold(S62,S92)
	S94= CtrlEPCIn=0                                            Premise(F36)
	S95= CtrlExCodeIn=0                                         Premise(F37)
	S96= CtrlIR=0                                               Premise(F38)
	S97= [IR]={0,0,0,rD,0,16}                                   IR-Hold(S66,S96)
	S98= CtrlGPR=0                                              Premise(F39)
	S99= GPR[rD]=hi                                             GPR-Hold(S68,S98)
	S100= CtrlHi=0                                              Premise(F40)
	S101= [Hi]=hi                                               Hi-Hold(S70,S100)

MEM	S102= PC.CIA=addr                                           PC-Out(S87)
	S103= PC.CIA31_28=addr[31:28]                               PC-Out(S87)
	S104= PC.Out=addr+4                                         PC-Out(S88)
	S105= CP0.ASID=pid                                          CP0-Read-ASID(S93)
	S106= IR.Out={0,0,0,rD,0,16}                                IR-Out(S97)
	S107= IR.Out31_26=0                                         IR-Out(S97)
	S108= IR.Out25_21=0                                         IR-Out(S97)
	S109= IR.Out20_16=0                                         IR-Out(S97)
	S110= IR.Out15_11=rD                                        IR-Out(S97)
	S111= IR.Out10_6=0                                          IR-Out(S97)
	S112= IR.Out5_0=16                                          IR-Out(S97)
	S113= Hi.Out=hi                                             Hi-Out(S101)
	S114= Hi.Out1_0={hi}[1:0]                                   Hi-Out(S101)
	S115= Hi.Out4_0={hi}[4:0]                                   Hi-Out(S101)
	S116= CtrlPC=0                                              Premise(F41)
	S117= CtrlPCInc=0                                           Premise(F42)
	S118= PC[CIA]=addr                                          PC-Hold(S87,S117)
	S119= PC[Out]=addr+4                                        PC-Hold(S88,S116,S117)
	S120= CtrlIMem=0                                            Premise(F43)
	S121= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S90,S120)
	S122= CtrlASIDIn=0                                          Premise(F44)
	S123= CtrlCP0=0                                             Premise(F45)
	S124= CP0[ASID]=pid                                         CP0-Hold(S93,S123)
	S125= CtrlEPCIn=0                                           Premise(F46)
	S126= CtrlExCodeIn=0                                        Premise(F47)
	S127= CtrlIR=0                                              Premise(F48)
	S128= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S97,S127)
	S129= CtrlGPR=0                                             Premise(F49)
	S130= GPR[rD]=hi                                            GPR-Hold(S99,S129)
	S131= CtrlHi=0                                              Premise(F50)
	S132= [Hi]=hi                                               Hi-Hold(S101,S131)

WB	S133= PC.CIA=addr                                           PC-Out(S118)
	S134= PC.CIA31_28=addr[31:28]                               PC-Out(S118)
	S135= PC.Out=addr+4                                         PC-Out(S119)
	S136= CP0.ASID=pid                                          CP0-Read-ASID(S124)
	S137= IR.Out={0,0,0,rD,0,16}                                IR-Out(S128)
	S138= IR.Out31_26=0                                         IR-Out(S128)
	S139= IR.Out25_21=0                                         IR-Out(S128)
	S140= IR.Out20_16=0                                         IR-Out(S128)
	S141= IR.Out15_11=rD                                        IR-Out(S128)
	S142= IR.Out10_6=0                                          IR-Out(S128)
	S143= IR.Out5_0=16                                          IR-Out(S128)
	S144= Hi.Out=hi                                             Hi-Out(S132)
	S145= Hi.Out1_0={hi}[1:0]                                   Hi-Out(S132)
	S146= Hi.Out4_0={hi}[4:0]                                   Hi-Out(S132)
	S147= CtrlPC=0                                              Premise(F51)
	S148= CtrlPCInc=0                                           Premise(F52)
	S149= PC[CIA]=addr                                          PC-Hold(S118,S148)
	S150= PC[Out]=addr+4                                        PC-Hold(S119,S147,S148)
	S151= CtrlIMem=0                                            Premise(F53)
	S152= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S121,S151)
	S153= CtrlASIDIn=0                                          Premise(F54)
	S154= CtrlCP0=0                                             Premise(F55)
	S155= CP0[ASID]=pid                                         CP0-Hold(S124,S154)
	S156= CtrlEPCIn=0                                           Premise(F56)
	S157= CtrlExCodeIn=0                                        Premise(F57)
	S158= CtrlIR=0                                              Premise(F58)
	S159= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S128,S158)
	S160= CtrlGPR=0                                             Premise(F59)
	S161= GPR[rD]=hi                                            GPR-Hold(S130,S160)
	S162= CtrlHi=0                                              Premise(F60)
	S163= [Hi]=hi                                               Hi-Hold(S132,S162)

POST	S149= PC[CIA]=addr                                          PC-Hold(S118,S148)
	S150= PC[Out]=addr+4                                        PC-Hold(S119,S147,S148)
	S152= IMem[{pid,addr}]={0,0,0,rD,0,16}                      IMem-Hold(S121,S151)
	S155= CP0[ASID]=pid                                         CP0-Hold(S124,S154)
	S159= [IR]={0,0,0,rD,0,16}                                  IR-Hold(S128,S158)
	S161= GPR[rD]=hi                                            GPR-Hold(S130,S160)
	S163= [Hi]=hi                                               Hi-Hold(S132,S162)

