# TCL Workshop: From Introduction to Advanced Scripting Techniques in VLSI Design and Synthesis

## WORKSHOP AGENDA
### DAY 1: Introduction to TCL and VSDSYNTH Toolbox Usage
        1. Basic Introduction and Tasks
        
### DAY 2: Variable Creation and Processing Constraints from CSV
        1. CSV to format[1] and SDC - Variable Creation
        2. CSV to format[1] and SDC - Processing constraints, CSV
        
### DAY 3: Processing Clock and Input Constraints
        1. Processing clock constraints
        2. Processing input constraints
        
### DAY 4: Complete Scripting and Yosys Synthesis Introduction
        1. Full script for donwload and conclusion
        2. Introduction to Yosys synthesis tool usage
        3. Hierarchy check and error handling script creation for Yosys
        
### DAY 5: Advanced Scripting Techniques and Quality of Results Generation
        1. Sysnthesis main file scripting and output file editing
        2. World of 'Procs'
        3. Interpret clock generation constraints
        4. Interpret IO delays and transition constraints
        5. Process bussed ports and configuration file creation for Opentimer
        6. Quality of results (QoR) generation algorithm

## WORKSHOP SESSIONS ARE RECORED IN THE BELOW THEORY AND PRACTICAL SESSIONS
  
  --> [LAB SESSIONS](https://github.com/prachurjyaghy/TCL_Workshop--From_Basic_to_Advanced_in_VLSI/blob/92e7ffbab09d0f41708c5fe5d602f40404adf337/LAB%20SESSIONS.md)

  --> [THEORY SESSIONS](https://github.com/prachurjyaghy/TCL_Workshop--From_Basic_to_Advanced_in_VLSI/blob/ad7bd34e7ba5bf6005df139d53706318fd3b8288/THEORY%20SESSIONS.md)
        
