<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE root SYSTEM "Menu.dtd" >
<!-- Mgc.xml -->

<root xmlns:xi="http://www.w3.org/2001/XInclude">
   <page name="_instance" description="Multipurpose Clock Generator" >
   
      <menu name="Internal" description="Internal Clock Sources" >
         <intOption name="irc48m_clock" 
            units="Hz"
            description="Frequency of Internal 48MHz Clock [IRC48MCLK]"
            toolTip="48 MHz Internal Oscillator [Trimmed against USB bus]"
            value="48000000" 
            constant="true" />
   
         <intOption name="system_usb_clkin_clock" 
            units="Hz"
            description="Frequency of External USB Clock (Hz)"
            toolTip="Externally provided clock for USB on USB_CLKIN" 
            value="48000000"
            constant="true" />

         <intOption name="system_low_power_clock"
            units="Hz"
            description="Frequency of Internal Low Power Oscillator [LPO] Clock (Hz)"
            toolTip="Dependent on device. [Typically ~1kHz]" 
            value="1000"
            constant="true" />
   
         <intOption name="system_slow_irc_clock"
            units="Hz"
            description="Frequency of Slow Internal Reference [SIRC] Clock (Hz)"
            toolTip="Dependent on device and clock Trim. [Typically ~32kHz]"
            value="32768" />
   
         <intOption name="system_fast_irc_clock"
            units="Hz"
            description="Frequency of Fast Internal Reference [FIRC] Clock (Hz)"
            toolTip="Dependent on device and clock Trim. [Typically ~4MHz]"
            value="4000000" 
            constant="true" />
   
         <choiceOption name="mcg_sc_fcrdiv"
            description="Fast Internal Clock [FIRC] Reference Divider"
            toolTip="Selects the amount to divide down the fast internal reference clock\n
               The FIR clock is available for use as MCGIRCLK or MCGOUTCLK">
            <choice value="0" name="Divide by 1" />
            <choice value="1" name="Divide by 2" />
            <choice value="2" name="Divide by 4" />
            <choice value="3" name="Divide by 8" />
            <choice value="4" name="Divide by 16" />
            <choice value="5" name="Divide by 32" />
            <choice value="6" name="Divide by 64" />
            <choice value="7" name="Divide by 128" />
         </choiceOption>

         <binaryOption name="mcg_c1_irclken"
            description="Internal Reference [MCGIRCLK] Clock Enable "
            toolTip="Enables the internal reference clock for use as MCGIRCLK">
            <choice value="0" name="Inactive" />
            <choice value="1" name="Active" />
         </binaryOption>
   
         <binaryOption name="mcg_c1_irefsten"
            description="Internal Reference [MCGIRCLK] Stop Enable" 
            toolTip="Determines if MCGIRCLK is enabled in Stop mode">
            <choice value="0" name="IR disabled in STOP" />
            <choice value="1" name="IR enabled in STOP" />
         </binaryOption>
         
         <binaryOption name="mcg_c2_ircs"
            description="Internal Reference [MCGIRCLK] Clock Source" 
            toolTip="Clock Source for MCGIRCLK" >
            <choice value="0" name="Slow internal reference clock" />
            <choice value="1" name="Fast internal reference clock" />
         </binaryOption>

         <intOption name="system_mcgir_clock" 
            description="Frequency of Internal Reference [MCGIRCLK] (MHz) "
            toolTip="Derive from system_slow_irc_clock or system_fast_irc_clock/fcrdiv"
            value="48000000" 
            constant="true" />

      </menu>  
      
      <menu name="OSC" description="System Oscillator" >
         <binaryOption name="osc_cr_erclken" description="External Reference Enable"
            toolTip="Enables OSC as OSCERCLK peripheral clock source\n
            The oscillator will also be enabled if used by MCG" >
            <choice value="0" name="Disabled" />
            <choice value="1" name="Enabled" />
         </binaryOption>
   
         <intOption name="oscclk_clock"
            units="Hz"
            description="Frequency of OSC Clock or Crystal (Hz)"
            toolTip="Frequency of external crystal or clock on XTAL/EXTAL"
            value="8000000" />
   
         <binaryOption name="mcg_c2_erefs0"
            description="External Reference Select" 
            toolTip="Determines whether a clock or crystal is used for the external reference clock" >
            <choice value="0" name="External clock" />
            <choice value="1" name="Oscillator" />
         </binaryOption>
   
         <binaryOption name="mcg_c2_hgo0"
            description="Oscillator Gain" 
            toolTip="Controls the crystal oscillator mode of operation">
            <choice value="0" name="Low power" />
            <choice value="1" name="High gain" />
         </binaryOption>
   
         <choiceOption name="osc_cr_scp" 
            description="Oscillator load capacitance"
            toolTip="Configures the oscillator load capacitance" >
            <choice value="0"  name="0 pF" />
            <choice value="8"  name="2 pF" />
            <choice value="4"  name="4 pF" />
            <choice value="12" name="6 pF" />
            <choice value="2"  name="8 pF" isDefault="true" />
            <choice value="10" name="10 pF" />
            <choice value="6"  name="12 pF" />
            <choice value="14" name="14 pF" />
            <choice value="1"  name="16 pF" />
            <choice value="9"  name="18 pF" />
            <choice value="5"  name="20 pF" />
            <choice value="13" name="22 pF" />
            <choice value="3"  name="24 pF" />
            <choice value="11" name="26 pF" />
            <choice value="7"  name="28 pF" />
            <choice value="15" name="30 pF" />
            <choice value="2"  name="Default" />
         </choiceOption>
   
         <binaryOption name="osc_cr_erefsten" 
            description="External Reference Stop Enable"
            toolTip="Determines if external reference clock is enabled in Stop mode" >
            <choice value="0" name="Disabled in Stop mode" />
            <choice value="1" name="Enabled in Stop mode" />
         </binaryOption>
   
         <choiceOption name="osc_div_erps" 
            description="ERCLK prescaler"
            toolTip="Divides down the ERCLK output" >
            <choice value="0"  name="/1" isDefault="true" />
            <choice value="1"  name="/2" />
            <choice value="2"  name="/4" />
            <choice value="3"  name="/8" />
            <choice value="0"  name="Default" />
         </choiceOption>

         <choiceOption name="mcg_c2_range0"
            constant="true"
            description="Frequency Range Select"
            toolTip="Selects the frequency range for the crystal oscillator or external clock source\n
                     May affect the choice of divider for FLL input clock\n
                     This value is calculated from the external clock frequency">
            <choice value="0" name="Low range" />
            <choice value="1" name="High range" />
            <choice value="2" name="Very High range" />
            <choice value="0" name="Default" />
         </choiceOption>
         
      </menu>

      <menu name="ERCLK"  
         description="External Reference Clock">
         <binaryOption name="rtc_cr_osce"
            description="Enable 32kHz oscillator" >
            <choice value="0" name="Disabled" />
            <choice value="1"  name="Enabled" />
         </binaryOption>
         
         <intOption name="rtcclk_clock"
            units="Hz"
            description="Frequency of RTC External Clock or Crystal (Hz)"
            toolTip="Frequency of external crystal or clock on XTAL32/EXTAL32 [Typically 32768 Hz]"
            value="32768" min="30000" max="35000" step="1" />
            
         <choiceOption name="rtc_cr_scp" 
            description="Oscillator load capacitance"
            toolTip="Configures the oscillator load capacitance">
            <choice value="0"  name="0 pF" />
            <choice value="8"  name="2 pF" />
            <choice value="4"  name="4 pF" />
            <choice value="12" name="6 pF" />
            <choice value="2"  name="8 pF" isDefault="true" />
            <choice value="10" name="10 pF" />
            <choice value="6"  name="12 pF" />
            <choice value="14" name="14 pF" />
            <choice value="1"  name="16 pF" />
            <choice value="9"  name="18 pF" />
            <choice value="5"  name="20 pF" />
            <choice value="13" name="22 pF" />
            <choice value="3"  name="24 pF" />
            <choice value="11" name="26 pF" />
            <choice value="7"  name="28 pF" />
            <choice value="15" name="30 pF" />
            <choice value="0"  name="Default" />
         </choiceOption>
   
         <binaryOption name="rtc_cr_clko" 
            description="RTC 32kHz Clock Output"
            toolTip="Determines if RTC 32kHz Clock is available to peripherals" >
            <choice value="0" name="The 32kHz clock is output to other peripherals" />
            <choice value="1" name="The 32kHz clock is not output to other peripherals" />
         </binaryOption>
         
         <choiceOption name="sim_sopt1_osc32ksel" 
            description="ERCLK32K source"
            toolTip="Clock source for some modules">
            <choice value="0"  name="System oscillator (OSC32KCLK)" isDefault="true" />
            <choice value="2"  name="RTC 32kHz clock" />
            <choice value="3"  name="LPO 1kHz clock" />
            <choice value="0"  name="Default" />
         </choiceOption>
      </menu>

      <choiceOption name="clock_mode" 
         description="Default Clock Mode"
         toolTip="FLL Engaged Internal(FEI)\n
                  In FEI mode, MCGOUT is derived from the FLL clock (DCOCLK) that is controlled by the 32 kHz Internal Reference Clock (IRC).\n
                  The FLL loop will lock the DCO frequency to the FLL factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the\n
                  internal reference frequency.\n
                  \n
                  FLL Engaged External(FEE)\n
                  In FEE mode, MCGOUT is derived from the FLL clock (DCOCLK) that is controlled by the external reference clock. The FLL loop\n
                  will lock the DCO frequency to the FLL factor, as selected by C4[DRST_DRS] and C4[DMX32] bits, times the external reference\n
                  frequency, as specified by the C1[FRDIV] and C2[RANGE].\n
                  \n
                  FLL Bypassed Internal(FBI)\n
                  In FBI mode, the MCGOUT clock is derived either from the slow (32 kHz IRC) or fast (2 MHz IRC) internal reference clock,\n
                  as selected by the C2[IRCS] bit. The FLL is operational but its output is not used. This mode is useful to allow the FLL\n
                  to acquire its target frequency while the MCGOUT clock is driven from the C2[IRCS] selected internal reference clock. The\n
                  FLL clock (DCOCLK) is controlled by the slow internal reference clock, and the DCO clock frequency locks to a multiplication\n
                  factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the internal reference frequency.\n
                  \n
                  FLL Bypassed External(FBE)\n
                  In FBE mode, the MCGOUT clock is derived from the external reference clock. The FLL is operational but its output is not\n
                  used. This mode is useful to allow the FLL to acquire its target frequency while the MCGOUT clock is driven from the\n
                  external reference clock. The FLL clock (DCOCLK) is controlled by the external reference clock, and the DCO clock frequency\n
                  locks to a multiplication factor, as selected by the C4[DRST_DRS] and C4[DMX32] bits, times the divided external reference\n
                  frequency.\n
                  \n
                  PLL Engaged External(PEE)\n
                  In PEE mode, the MCGOUT is derived from the PLL clock, which is controlled by the external reference clock. The PLL clock\n
                  frequency locks to a multiplication factor, as specified by C6[VDIV0], times the external reference frequency, as specified\n
                  by C5[PRDIV0].\n
                  \n
                  PLL Bypassed External(PBE)\n
                  In PBE mode, MCGOUT is derived from the OSCSEL external reference clock; the PLL is operational, but its output clock is\n
                  not used. This mode is useful to allow the PLL to acquire its target frequency while MCGOUT is driven from the external\n
                  reference clock. The PLL clock frequency locks to a multiplication factor, as specified by its [VDIV0], times the external\n
                  reference frequency, as specified by its [PRDIV0].\n
                  \n
                  Bypassed Low Power Internal (BLPI/FBILP)\n
                  In BLPI mode, MCGOUT is derived from the internal reference clock. The FLL is disabled and PLL is disabled even if the\n
                  C5[PLLCLKEN] is set to 1.\n
                  \n
                  Bypassed Low Power External (BLPE/FBELP)\n
                  In BLPE mode, MCGOUT is derived from the external reference clock. The FLL is disabled and PLL is disabled even if the\n
                  C5[PLLCLKEN] is set to 1.">
         <choice name="No setup (Reset default)"            value="ClockMode_None" />
         <choice name="FLL Engaged Internal (FEI)"          value="ClockMode_FEI" />
         <choice name="FLL Engaged External (FEE)"          value="ClockMode_FEE" />
         <choice name="FLL bypassed internal (FBI)"         value="ClockMode_FBI" />
         <choice name="FLL bypassed external (FBE)"         value="ClockMode_FBE" />
         <choice name="PLL Bypassed External (PBE)"         value="ClockMode_PBE" />
         <choice name="PLL Engaged External (PEE)"          value="ClockMode_PEE" />
         <choice name="Bypassed low power internal (BLPI)"  value="ClockMode_BLPI" />
         <choice name="Bypassed low power external (BLPE)"  value="ClockMode_BLPE" />
      </choiceOption>

      <stringOption name="mcgOutputClock"
         constant="true" 
         description="MCG Output Clock"/>
      
      <choiceOption name="mcg_c7_oscsel" 
         description="MCG External Reference Clock source"
         toolTip="Selects the MCG FLL/PLL external reference clock source">
         <choice value="0" name="Main System Oscillator (OSCCLK)" />
         <choice value="1" name="32 kHz RTC Oscillator (OSC32KCLK)" />
         <choice value="2" name="48 MHz Internal Oscillator (IRC48M)" />
         <choice value="0" name="Default" />
      </choiceOption>
   
      <intOption name="system_erc_clock" 
         units="Hz"
         constant="true"  
         description="MCG External Reference Clock (Hz)"
         toolTip="Derived from the OSCCLK0 (external crystal or clock source on XTAL/EXTAL), \n 
                  RTC_CLOCK(XTAL32/EXTAL32) or IRC48M(Internal 48MHz)"
         value="12000000" />
   
      <menu name="FLL" description="FLL Settings">
         <binaryOption name="fll_enabled"
            constant="true" 
            description="Enabled"
            toolTip="Determined from clock mode selected" >
            <choice value="0" name="Inactive" />
            <choice value="1" name="Active" />
         </binaryOption>

         <choiceOption name="mcg_c1_frdiv"
            constant="true"
            description="FLL External Reference Divider"
            toolTip="Selects the amount to divide down the external reference clock for the FLL.\n
                     The resulting frequency must be in the range 31.25 kHz to 39.0625 kHz\n
                     Division factor depends on Clock Range [MGC_C2_RANGE0]\n
                     This option is determined by the Clock Mode and FLL input clock">
            <choice value="0" name="if RANGE0 = low, divide by 1, else 32" />
            <choice value="1" name="if RANGE0 = low, divide by 2, else 64" />
            <choice value="2" name="if RANGE0 = low, divide by 4, else 128" />
            <choice value="3" name="if RANGE0 = low, divide by 8, else 256" />
            <choice value="4" name="if RANGE0 = low, divide by 16, else 512" />
            <choice value="5" name="if RANGE0 = low, divide by 32, else 1024" />
            <choice value="6" name="if RANGE0 = low, divide by 64, else 1280" />
            <choice value="7" name="if RANGE0 = low, divide by 128, else 1536" />
            <choice value="0" name="Default" />
         </choiceOption>
   
         <intOption name="system_mcgffclk_clock" 
            units="Hz"
            constant="true"  
            description="MCG Fixed Frequency Clock [MCGFFCLK] (Hz)"
            toolTip="Used as input clock to FLL and available to some peripherals\n
            Derived from ERCLK or IRC"
            value="12000000" />
      
         <binaryOption 
            name="mcg_c4_dmx32"
            description="DMX32 DCO lock range" 
            toolTip="Allows the FLL parameters to be optimised for maximum output frequency\n
            with a 32.768 kHz FLL input clock" >
            <choice value="0" name="Wide lock range 31.25-39.06 kHz" />
            <choice value="1" name="Optimised for 32.768 kHz reference" />
         </binaryOption>
   
         <choiceOption name="mcg_c4_drst_drs"
            constant="true"
            description="DCO Range Select"
            toolTip="Frequency range for the FLL output, DCOOUT\n
                     This is determined from the FLL input and output clock frequencies" >
            <choice value="0" name="Low (x640/x732, 20-25/24 MHz)" />
            <choice value="1" name="Mid (x1280/x1464, 40-50/48 MHz)" />
            <choice value="2" name="Mid-high (x1920/x2197, 60-75/72 MHz)" />
            <choice value="3" name="High (x2560/x2929, 80-100/96 MHz)" />
         </choiceOption>
   
         <intOption name="fllTargetFrequency" 
            units="Hz"
            description="FLL Output clock frequency (Hz)"
            toolTip="Used for main MCGOUTCLK system clock if FEI or FEE mode is selected"
            value="96000000" />
   
      </menu>
      
      <menu name="PLL" description="PLL Settings">
         <binaryOption name="pll_enabled"
            description="Enabled"
            toolTip="Determined from clock mode selected" >
            <choice value="0" name="Inactive" />
            <choice value="1" name="Active" />
         </binaryOption>
      
         <intOption name="pllTargetFrequency" 
            units="Hz"
            description="PLL Output clock frequency (Hz)"
            toolTip="Used for main MCGOUTCLK system clock if PEE mode is selected"
            value="120000000"/>
            
         <intOption name="mcg_c5_prdiv0"
            constant="true" 
            description="PLL External Reference Divider"
            toolTip="Determines the amount to divide down the external reference clock for the PLL\n
                     This value is calculated from PLL input and output clock frequencies"
            value="1" 
            offset="-1" />
            
         <intOption name="mcg_c6_vdiv0" 
            constant="true"
            description="VCO Divider (VDIV0)"
            toolTip="Determines the multiplication factor for the reference clock of the PLL.\n
                     This value is calculated from PLL input and output clock frequencies"
            value="16" 
            offset="-24"
            min="24"
            max="55"
            />
      </menu>

      <intOption name="system_mcgout_clock" 
         units="Hz"
         description="System MCGOUT Clock (Hz)"
         toolTip="MCG Main clock output\n
                  Derived from slow IRC, fast IRC, ERC, FLL or PLL"
         value="120000000" constant="true" />
   
      <intOption name="system_core_clock" 
         units="Hz"
         description="System Core Clock (Hz)"
         toolTip="Clocks the ARM Cortex-M4 core and bus masters"
         value="120000000" />
   
      <intOption name="system_bus_clock" 
         units="Hz"
         description="System Bus Clock (Hz)"
         toolTip="Clocks the bus slaves and peripherals\n
                  Must be &lt;= Core Clock frequency and an integer divisor"
         value="60000000" />
   
      <intOption name="system_flexbus_clock" 
         units="Hz"
         description="System Flexbus Clock (Hz)"
         toolTip="Clocks the flexbus interface\n
                  Must be &lt;= Bus Clock frequency"
         value="60000000" />
   
      <intOption name="system_flash_clock" 
         units="Hz"
         description="System Flash Clock (Hz)"
         toolTip="Clocks the flash memory\n
                  Must be an integer divisor of the Core Clock.\n
                  Must be &lt;= Bus Clock frequency."
         value="24000000" />
   
      <menu name="Device Parameters" description="Register values">
         <menu name="MCG_C1" description="MCG Control Register 1">
            <choiceOption name="mcg_c1_clks"
               constant="true"
               description="MCGOUTCLK Clock Source Select"
               toolTip="Selects the clock source for MCGOUTCLK\n
                        This option is determined by the Clock Mode selection\n" >
               <choice value="0" name="Output of FLL or PLL is selected" />
               <choice value="1" name="Internal reference clock is selected" />
               <choice value="2" name="External reference clock is selected" />
               <choice value="0" name="Default" />
            </choiceOption>
      
            <choiceOption name="mcg_c1_frdiv" alias="true"
               constant="true"
               description="FLL External Reference Divider"
               toolTip="Selects the amount to divide down the external reference clock for the FLL.\n
                        The resulting frequency must be in the range 31.25 kHz to 39.0625 kHz\n
                        Division factor depends on Clock Range [MGC_C2_RANGE0]\n
                        This option is determined by the Clock Mode and FLL input clock">
               <choice value="0" name="if RANGE0 = low, divide by 1, else 32" />
               <choice value="1" name="if RANGE0 = low, divide by 2, else 64" />
               <choice value="2" name="if RANGE0 = low, divide by 4, else 128" />
               <choice value="3" name="if RANGE0 = low, divide by 8, else 256" />
               <choice value="4" name="if RANGE0 = low, divide by 16, else 512" />
               <choice value="5" name="if RANGE0 = low, divide by 32, else 1024" />
               <choice value="6" name="if RANGE0 = low, divide by 64, else 1280" />
               <choice value="7" name="if RANGE0 = low, divide by 128, else 1536" />
               <choice value="0" name="Default" />
            </choiceOption>
      
            <binaryOption name="mcg_c1_irefs"
               constant="true"
               description="Internal Reference Select"
               toolTip="Selects the reference clock source for the FLL\n
                        This option is determined by the Clock Mode selection">
               <choice value="0" name="External Reference Clock" />
               <choice value="1" name="Slow Internal Clock" />
            </binaryOption>
      
            <binaryOption name="mcg_c1_irclken" alias="true"
               constant="true"
               description="Internal Reference Clock Enable"
               toolTip="Enables the internal reference clock for use as MCGIRCLK">
               <choice value="0" name="Inactive" />
               <choice value="1" name="Active" />
            </binaryOption>
      
            <binaryOption name="mcg_c1_irefsten" alias="true"
               constant="true"
               description="Internal Reference Stop Enable" 
               toolTip="Determines if IR is enabled in Stop mode">
               <choice value="0" name="IR disabled in STOP" />
               <choice value="1" name="IR enabled in STOP" />
            </binaryOption>
         </menu>
         
         <menu name="MCG_C2" description="MCG Control Register 2">
            <binaryOption name="mcg_c2_locre0"
               constant="true"
               description="Action on Loss of Clock" 
               toolTip="Determines if an Interrupt or Reset occurs on loss of OSC0 external reference\n
                        This option only has effect if the clock monitor is first enabled CME0">
               <choice value="0" name="Interrupt" />
               <choice value="1" name="Reset" />
            </binaryOption>
      
            <choiceOption name="mcg_c2_range0" alias="true"
               constant="true"
               description="Frequency Range Select"
               toolTip="Selects the frequency range for the crystal oscillator or external clock source\n
                        This value is calculated from the FLL input clock frequency">
               <choice value="0" name="Low range" />
               <choice value="1" name="High range" />
               <choice value="2" name="Very High range" />
               <choice value="0" name="Default" />
            </choiceOption>
            
            <binaryOption name="mcg_c2_hgo0" alias="true"
               constant="true"
               description="Oscillator Gain" 
               toolTip="Controls the crystal oscillator mode of operation">
               <choice value="0" name="Low power" />
               <choice value="1" name="High gain" />
            </binaryOption>
      
            <binaryOption name="mcg_c2_erefs0" alias="true"
               constant="true"
               description="External Reference Select" 
               toolTip="Determines whether a clock or crystal is used for the external reference clock" >
               <choice value="0" name="External clock" />
               <choice value="1" name="Oscillator" />
            </binaryOption>
      
            <binaryOption name="mcg_c2_lp"
               constant="true"
               description="Low Power Selectk" 
               toolTip="Whether FLL or PLL continues operation when bypassed\n
                        This option is determined by the Clock Mode selection">
               <choice value="0" name="FLL is enabled in bypass modes" />
               <choice value="1" name="FLL is disabled in bypass modes" />
            </binaryOption>
      
            <binaryOption name="mcg_c2_ircs" alias="true"
               constant="true"
               description="MCG IRC Clock Source" 
               toolTip="MCG Internal Clock Source" >
               <choice value="0" name="Slow internal reference clock" />
               <choice value="1" name="Fast internal reference clock" />
            </binaryOption>
         </menu>
         
         <menu name="MCG_C4" description="MCG Control Register 4">
            <binaryOption 
               constant="true"
               name="mcg_c4_dmx32" alias="true"
               description="DMX32 DCO lock range" 
               toolTip="Optimise for 32.768 kHz Reference" >
               <choice value="0" name="Wide lock range 31.25-39.06 kHz" />
               <choice value="1" name="Optimised for 32.768 kHz reference" />
            </binaryOption>
      
            <choiceOption name="mcg_c4_drst_drs" alias="true"
               constant="true"
               description="DCO Range Select"
               toolTip="Frequency range for the FLL output, DCOOUT\n
                        This is determined from the clock frequency" >
               <choice value="0" name="Low (x640/x732, 20-25/24 MHz)" />
               <choice value="1" name="Mid (x1280/x1464, 40-50/48 MHz)" />
               <choice value="2" name="Mid-high (x1920/x2197, 60-75/72 MHz)" />
               <choice value="3" name="High (x2560/x2929, 80-100/96 MHz)" />
            </choiceOption>
         </menu>
         
         <menu name="MCG_C5" description="MCG Control Register 5">
            <binaryOption name="mcg_c5_pllclken" 
               description="PLL Clock Enable"
               toolTip="Enables the PLL independent of PLLS and enables the PLL clock for use as MCGPLLCLK">
               <choice value="0" name="MCGPLLCLK is inactive" />
               <choice value="1" name="MCGPLLCLK is active" />
            </binaryOption>
      
            <binaryOption name="mcg_c5_pllsten" 
               description="PLL Stop Enable"
               toolTip="Enables the PLL Clock during Normal Stop">
               <choice value="0" name="MCGPLLCLK is disabled in any Stop mode" />
               <choice value="1" name="MCGPLLCLK is enabled in Normal Stop mode" />
            </binaryOption>
            
            <intOption name="mcg_c5_prdiv0" alias="true"
               constant="true" 
               description="PLL External Reference Divider"
               toolTip="Determines the amount to divide down the external reference clock for the PLL\n
                        This value is calculated from PLL input and output clock frequencies"
               value="1" 
               offset="-1" />
         </menu>
         
         <menu name="MCG_C6" description="MCG Control Register 6">
            <binaryOption name="mcg_c6_lolie0" 
               description="Loss of Lock interrupt Enable"
               toolTip="Determines if an interrupt request is made following a loss of lock indication.\n
                        This bit only has an effect when LOLS0 is set.">
               <choice value="0" name="No interrupt request" />
               <choice value="1" name="Interrupt request on LOL" />
            </binaryOption>
            
            <binaryOption name="mcg_c6_plls" 
               constant="true"
               description="FLL/PLL selected as Clock source when CLKS=0"
               toolTip="Selects PLL or FLL output" >
               <choice value="0" name="FLL is selected" />
               <choice value="1" name="PLL is selected" />
            </binaryOption>
            
            <binaryOption name="mcg_c6_cme0" 
               description="Clock Monitor Enable"
               toolTip="Determines if a reset request is made following a loss of external clock indication.\n
                        This field must be set to a logic 1 only when the ICS is in an operational mode that uses the external clock" >
               <choice value="0" name="Clock monitor is disabled" />
               <choice value="1" name="Clock monitor is enabled" />
            </binaryOption>
            
            <intOption name="mcg_c6_vdiv0" alias="true" 
               constant="true"
               description="VCO Divider (VDIV0)"
               toolTip="Determines the multiplication factor for the reference clock of the PLL.\n
                        This value is calculated from PLL input and output clock frequencies"
               value="16" 
               offset="-24"
               min="24"
               max="55"
               />
         </menu>
         
         <menu name="MCG_SC" description="MCG Status and Control Register" >
            <choiceOption name="mcg_sc_fcrdiv" alias="true"
               constant="true"
               description="Fast Internal Clock Reference Divider"
               toolTip="Selects the amount to divide down the fast internal reference clock\n
                        The FIR clock is available for use as MCGIRCLK or MCGOUTCLK">
               <choice value="0" name="Divide by 1" />
               <choice value="1" name="Divide by 2" />
               <choice value="2" name="Divide by 4" />
               <choice value="3" name="Divide by 8" />
               <choice value="4" name="Divide by 16" />
               <choice value="5" name="Divide by 32" />
               <choice value="6" name="Divide by 64" />
               <choice value="7" name="Divide by 128" />
            </choiceOption>
         </menu>
         
         <menu name="MCG_C7" description="MCG Control Register 7">
            <choiceOption name="mcg_c7_oscsel" alias="true" 
               constant="true"
               description="MCG OSC Clock Select"
               toolTip="Selects the MCG FLL/PLL external reference clock source">
               <choice value="0" name="Main System Oscillator (OSCCLK)" />
               <choice value="1" name="32 kHz RTC Oscillator (OSC32KCLK)" />
               <choice value="2" name="48 MHz Internal Oscillator (IRC48M)" />
               <choice value="0" name="Default" />
            </choiceOption>
         </menu>
      
         <menu name="MCG_C8" description="MCG Control Register 8">
            <binaryOption name="mcg_c8_locre1" 
               description="RTC Loss of Clock Reset Enable"
               toolTip="Determines if a interrupt or a reset request is made following a loss of RTC external reference clock.\n 
                        Only has an affect when CME1 is set." >
               <choice value="0" name="Interrupt request" />
               <choice value="1" name="Reset request" />
            </binaryOption>
      
            <binaryOption name="mcg_c8_lolre" 
               description="PLL Loss of Lock Reset Enable"
               toolTip="Determines if an interrupt or a reset request is made following a PLL loss of lock.\n
                        Only has an affect when CME1 is set">
               <choice value="0" name="Interrupt request" />
               <choice value="1" name="Reset request" />
            </binaryOption>
      
            <binaryOption name="mcg_c8_cme1" 
               description="Clock Monitor Enable"
               toolTip="Determines if the clock monitor is enabled for the RTC external clock.\n
                        CME1 bit must be set to a logic 0 before the MCG enters any Stop mode">
               <choice value="0" name="Clock monitor is disabled for RTC" />
               <choice value="1" name="Clock monitor is enabled for RTC" />
            </binaryOption>
         </menu>
      
         <menu name="MCG_C9" description="MCG Control Register 9">
            <binaryOption name="mcg_c9_pll_cme" 
               description="MCG External PLL Clock Monitor Enable"
               toolTip="Enables the loss of clock monitoring circuit for the MCG External PLL (EXT_PLL) reference clock">
               <choice value="0" name="Disabled" />
               <choice value="1" name="Enabled" />
            </binaryOption>
      
            <binaryOption name="mcg_c9_pll_locre" 
               description="MCG External PLL Loss of Clock Reset Enable"
               toolTip="Determines wheather an interrupt or a reset request is made following a loss of the\n
                        MCG External PLL clock when the MCG is running in PEE mode">
               <choice value="0" name="Interrupt request" />
               <choice value="1" name="Reset request" />
            </binaryOption>
      
            </menu>
       
         <menu name="MCG_C11" description="MCG Control Register 11">
            <binaryOption name="mcg_c11_pllcs" 
               description="PLL Clock Select (Some targets only)"
               toolTip="Controls whether the PLL0 output or MCG External PLL input is selected as the MCG
                        source when CLKS are programmed in PLL Engaged External (PEE) mode (CLKS[1:0]=00 and IREFS=0 and PLLS=1).">
               <choice value="0" name="PLL0 output clock is selected" />
               <choice value="1" name="External PLL clock is selected" />
            </binaryOption>
         </menu>

         <menu name="RTC CR" description="Real Time Clock">
            <binaryOption name="rtc_cr_osce"  alias="true"
               constant="true"
               description="RTC Oscillator Enable"
               toolTip="Enables external 32.768 kHz RTC oscillator" >
               <choice value="0" name="Disabled" />
               <choice value="1" name="Enabled" />
            </binaryOption>
         </menu>   

         <menu name="SIM_CLKDIV1" description="Clock Dividers">
            <intOption name="sim_clkdiv1_outdiv1" 
               constant="true"
               description="Core &amp; System Clock Divider (OUTDIV1) - Divide by [1-16]"
               toolTip="Clocks the ARM Cortex-M4 core and bus masters [SIM_CLKDIV1_OUTDIV1]\n
                        Divides MCGOUT Clock to generate system_core_clock"
               value="1" offset="-1" min="1" max="16" />
         
            <intOption name="sim_clkdiv1_outdiv2" 
               constant="true"
               description="Bus Clock Divider (OUTDIV2) - Divide by [1-16]"
               toolTip="Clocks the bus slaves and peripheral [SIM_CLKDIV1_OUTDIV2]\n
                  Divides MCGOUT Clock to generate system_bus_clock\n
                  MCGOUTCLK clock is source. Default /2"
               value="1" offset="-1" min="1" max="16" />
         
            <intOption name="sim_clkdiv1_outdiv3" 
               constant="true"
               description="Flexbus Clock Divider (OUTDIV3) - Divide by [1-16]"
               toolTip="Clocks the flexbus interface [SIM_CLKDIV1_OUTDIV3]\n
                        Divides MCGOUT Clock to generate system_flexbus_clock\n
                        MCGOUTCLK clock is source. Default /2"
               value="1" offset="-1" min="1" max="16" />
         
            <intOption name="sim_clkdiv1_outdiv4" 
               constant="true"
               description="Flash Clock Divider (OUTDIV4) - Divide by [1-16]"
               toolTip="Clocks the flash memory [SIM_CLKDIV1_OUTDIV4]\n
                        Divides MCGOUT Clock to generate system_flash_clock\n
                        MCGOUTCLK clock is source. Default /4"
               value="4" offset="-1" min="1" max="16" />
         </menu>
      </menu>
      
   </page>

   <validate
      class="net.sourceforge.usbdm.annotationEditor.validators.ClockValidate_MKxx">
      <param type="int" value="120000000" /> <!-- Core -->
      <param type="int" value="60000000" />  <!-- Bus -->
      <param type="int" value="28000000" />  <!-- Flash -->
      <param type="int" value="60000000" />  <!-- Flexbus -->
   </validate>

   <template>
      \tenum ClockMode {
      \t   ClockMode_None = -1,
      \t   ClockMode_FEI  = 0,
      \t   ClockMode_FEE,
      \t   ClockMode_FBI,
      \t   ClockMode_BLPI,
      \t   ClockMode_FBE,
      \t   ClockMode_BLPE,
      \t   ClockMode_PBE,
      \t   ClockMode_PEE,
      \t};\n\n
      
      \t//! Clock Mode\n
      \tstatic constexpr ClockMode clockMode = $(clock_mode);\n\n
      
      \t//! Control Register 1\n
      \tstatic constexpr uint32_t MCG_C1 =
      \t   MCG_C1_FRDIV($(mcg_c1_frdiv))   | // FRDIV    FLL External Reference Divider
      \t   MCG_C1_IRCLKEN($(mcg_c1_irclken)) | // IRCLEN   Internal Reference Clock Enable
      \t   MCG_C1_IREFSTEN($(mcg_c1_irefsten)); // IREFSTEN Internal Reference Stop Enable\n\n
      
      \t//! Control Register 2\n
      \tstatic constexpr uint32_t MCG_C2 =
      \t   MCG_C2_LOCRE0($(mcg_c2_locre0)) | // LOLRE0  Loss of Clock Reset Enable
      \t   MCG_C2_RANGE0($(mcg_c2_range0)) | // RANGE   Frequency Range Select
      \t   MCG_C2_HGO0($(mcg_c2_hgo0))   | // HGO     High Gain Oscillator Select
      \t   MCG_C2_EREFS0($(mcg_c2_erefs0)) | // EREFS   External Reference Select
      \t   MCG_C2_IRCS($(mcg_c2_ircs));    // IRCS    Internal Reference Clock Select\n\n
      
      \t//! Control Register 4\n
      \tstatic constexpr uint32_t MCG_C4 =
      \t   MCG_C4_DMX32($(mcg_c4_dmx32))     | // DMX32    DCO lock range
      \t   MCG_C4_DRST_DRS($(mcg_c4_drst_drs));   // DRST_DRS DCO Range Select\n\n
      
      \t//! Control Register 5\n
      \tstatic constexpr uint32_t MCG_C5 =
      \t   MCG_C5_PLLCLKEN0($(mcg_c5_pllclken))  | // PLLCLKEN0 PLL Clock Enable
      \t   MCG_C5_PLLSTEN0($(mcg_c5_pllsten))   | // PLLSTEN0  PLL Stop Enable
      \t   MCG_C5_PRDIV0($(mcg_c5_prdiv0));     // PRDIV0    PLL External Reference Divider\n\n
      
      \t//! Control Register 6\n
      \tstatic constexpr uint32_t MCG_C6 =
      \t   MCG_C6_LOLIE0($(mcg_c6_lolie0)) | // LOLIE0 Loss of Lock interrupt Enable
      \t   MCG_C6_CME0($(mcg_c6_cme0))   | // CME0   Clock Monitor Enable
      \t   MCG_C6_VDIV0($(mcg_c6_vdiv0));   // VDIV0  PLL VCO Divider\n\n
      
      \t//! Status and Control Register\n
      \tstatic constexpr uint32_t MCG_SC =
      \t   MCG_SC_FCRDIV($(mcg_sc_fcrdiv)); // FCRDIV Internal Clock Reference Divider\n\n
      
      \t//! Control Register 7\n
      \tstatic constexpr uint32_t MCG_C7 =
      \t   MCG_C7_OSCSEL($(mcg_c7_oscsel)); // OSCSEL MCG OSC Clock Select\n\n
      
      \t//! Control Register 8\n
      \tstatic constexpr uint32_t MCG_C8 =
      \t   MCG_C8_LOCRE1($(mcg_c8_locre1)) | // LOCRE1 RTC Loss of Clock Reset Enable
      \t   MCG_C8_LOLRE($(mcg_c8_lolre))  | // LOLRE  PLL Loss of Lock Reset Enable
      \t   MCG_C8_CME1($(mcg_c8_cme1));    // CME1   Clock Monitor Enable 1\n\n
      
      \t#ifdef MCG_C9_PLL_CME
      \t//! Control Register 9\n
      \tstatic constexpr uint32_t MCG_C9 =
      \t   MCG_C9_PLL_CME($(mcg_c9_pll_cme))   | // PLL_CME MCG External PLL Clock Monitor Enable
      \t   MCG_C9_PLL_LOCRE($(mcg_c9_pll_locre));  // PLL_LOCRE   MCG External PLL Loss of Clock Reset Enable
      \t#endif\n\n
      
      \t#ifdef MCG_C11_PLLCS
      \t//! Control Register 11\n
      \tstatic constexpr uint32_t MCG_C11 =
      \t   MCG_C11_PLLCS($(mcg_c11_pllcs)); // PLLCS PLL Clock Select
      \t#endif\n\n

      \t//! Clock divider\n
      \tstatic constexpr uint32_t SIM_CLKDIV1 = 
      \t   SIM_CLKDIV1_OUTDIV4($(sim_clkdiv1_outdiv4)) | // SIM_CLKDIV1_OUTDIV4
      \t#ifdef SIM_CLKDIV1_OUTDIV3
      \t   SIM_CLKDIV1_OUTDIV3($(sim_clkdiv1_outdiv3)) | // SIM_CLKDIV1_OUTDIV3
      \t#endif
      \t   SIM_CLKDIV1_OUTDIV2($(sim_clkdiv1_outdiv2)) | // SIM_CLKDIV1_OUTDIV2
      \t   SIM_CLKDIV1_OUTDIV1($(sim_clkdiv1_outdiv1));  // SIM_CLKDIV1_OUTDIV1
      
   </template>
</root>
