Server: Netscape-Communications/1.1b1
Date: Friday, 21-Nov-97 05:03:31 GMT
Last-modified: Thursday, 14-Aug-97 19:03:48 GMT
Content-length: 6984
Content-type: text/html

<HTML>
<HEAD>
   <META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=iso-8859-1">
   <META NAME="GENERATOR" CONTENT="Mozilla/4.01 [en] (Win95; I) [Netscape]">
   <TITLE>PACKAGING CAPABILITIES</TITLE>
</HEAD>
<BODY TEXT="#EEEEBB" LINK="#33CCFF" VLINK="#CC0000" ALINK="#D99F00" BACKGROUND="BACK.GIF">

<CENTER><FONT FACE="Arial"><FONT COLOR="#66FFFF"><FONT SIZE=+3>PACKAGING
CAPABILITIES</FONT></FONT></FONT></CENTER>

<CENTER>&nbsp;</CENTER>

<TABLE BORDER=0 CELLSPACING=0 CELLPADDING=7 WIDTH="725" >
<TR>
<TD ALIGN=LEFT VALIGN=CENTER WIDTH="22%"><A HREF="image10.jpg"><IMG SRC="image10.jpg" BORDER=0 HEIGHT=126 WIDTH=125></A>
<BR>*click on pictures for high resolution image</TD>

<TD VALIGN=TOP COLSPAN="3" WIDTH="40%"><FONT FACE="Arial"><FONT COLOR="#66FFFF">MCM
MULTICHIP MODULES</FONT></FONT>&nbsp;&nbsp;

<P><FONT FACE="Arial"><FONT SIZE=-1>Multichip modules from HEI can reduce
board space for electronic circuits that contain several integrated circuits
with high I/O counts. These high density modules can be manufactured on
both ceramic and laminate substrates with up to 80% silicon coverage.</FONT></FONT></TD>

<TD VALIGN=CENTER COLSPAN="2" WIDTH="50%">&nbsp;
<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Thick film printing 006/.006&nbsp;</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Diffusion patterning. 004/.004&nbsp;</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Fodel imaging .002/.002&nbsp;</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Multilayer laminate and ceramic</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Die bond pitch to .006&nbsp;</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Blind vias and thru vias to .002</FONT></FONT></LI>
</TD>
</TR>
</TABLE>

<HR WIDTH="100%">
<TABLE BORDER=0 CELLSPACING=0 CELLPADDING=7 WIDTH="725" >
<TR>
<TD VALIGN=CENTER WIDTH="22%"><A HREF="image14.jpg"><IMG SRC="image14.jpg" BORDER=0 HEIGHT=126 WIDTH=125></A></TD>

<TD VALIGN=TOP COLSPAN="3" WIDTH="40%"><FONT FACE="Arial"><FONT COLOR="#66FFFF">CHIP-ON-LAMINATE</FONT></FONT><FONT COLOR="#FF0000">&nbsp;</FONT>&nbsp;&nbsp;

<P><FONT FACE="Arial"><FONT SIZE=-1>Chip on laminate in most cases is the
lowest cost packaging solution for circuit size reduction. Most circuitry
requiring less than 3 conductive layers with minimal power dissipation
requirements are ideal applications for this technology. HEI can integrate
chip &amp; wire, flip chip, and surface mount devices, or combination of
these technologies to offer the best final circuit price and performance.</FONT></FONT></TD>

<TD VALIGN=CENTER COLSPAN="2" WIDTH="50%">
<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Chip &amp; wire interconnects</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Flip chip IC integration&nbsp;</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Multilayer laminate designs&nbsp;</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Aluminum, gold and palladium bonding</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Leading edge SMT to die design layout&nbsp;</FONT></FONT></LI>
</TD>
</TR>
</TABLE>

<HR WIDTH="100%">
<TABLE BORDER=0 CELLSPACING=0 CELLPADDING=7 WIDTH="725" >
<TR>
<TD VALIGN=CENTER WIDTH="22%"><A HREF="image15.jpg"><IMG SRC="image15.jpg" BORDER=0 HEIGHT=126 WIDTH=125></A></TD>

<TD COLSPAN="3" WIDTH="40%"><FONT COLOR="#66FFFF"><FONT FACE="Arial">CHIP-ON-FLEX</FONT>&nbsp;</FONT>&nbsp;&nbsp;

<P><FONT FACE="Arial"><FONT SIZE=-1>Direct chip attach and interconnect
on flex circuitry can offer reduced size as well as flexible interconnection
capability. HEI can manufacture active flex circuitry using both chip &amp;
wire, and flip chip technology. Chip-on-flex can offer the most adaptable
finished product assembly.&nbsp;</FONT></FONT></TD>

<TD COLSPAN="2" WIDTH="50%">
<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Chip &amp; wire interconnect</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Flip chip on flex IC integration</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Passive component attachment</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Flex design/CAD support</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>X-ray inspection capability</FONT></FONT></LI>
</TD>
</TR>
</TABLE>

<HR>
<TABLE BORDER=0 CELLSPACING=0 CELLPADDING=7 WIDTH="725" >
<TR>
<TD WIDTH="22%"><A HREF="image9.jpg"><IMG SRC="image9.jpg" BORDER=0 HEIGHT=126 WIDTH=125></A></TD>

<TD VALIGN=TOP COLSPAN="3" WIDTH="40%"><FONT COLOR="#66FFFF"><FONT FACE="Arial">BGA/CSP/FLIP
CHIP</FONT>&nbsp;</FONT>&nbsp;

<P><FONT FACE="Arial"><FONT SIZE=-1>HEI Flip Chip/BGA/CSP technology can
accommodate either single chip or multiple chip integration on both ceramic
and laminate substrates. These high density packages offer the smallest
circuit outline with finished sizes only slightly larger than the circuit
IC's.&nbsp;</FONT></FONT></TD>

<TD COLSPAN="2" WIDTH="50%">
<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Flip chip and chip &amp; wire interconnects</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Ceramic or laminate substrates</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Single and multiple IC packages</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>.006 - .008 die bump pitches</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Outlines as small as .008 larger than
IC</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Full test and X-ray inspection capabilities</FONT></FONT></LI>
</TD>
</TR>
</TABLE>

<HR>
<TABLE BORDER=0 CELLSPACING=0 CELLPADDING=7 WIDTH="725" >
<TR>
<TD VALIGN=CENTER WIDTH="22%"><A HREF="image16.jpg"><IMG SRC="image16.jpg" BORDER=0 HEIGHT=126 WIDTH=125></A></TD>

<TD VALIGN=TOP COLSPAN="3" WIDTH="40%"><FONT FACE="Arial"><FONT COLOR="#66FFFF">CHIP
STACKING</FONT></FONT><FONT COLOR="#FF0000">&nbsp;&nbsp;</FONT>&nbsp;&nbsp;

<P><FONT FACE="Arial"><FONT SIZE=-1>HEI specializes in multilevel interconnection
of semiconductors. "Chip stacking" can be achieved by mounting wire bonded
IC's over flip chip circuits, mounting IC's on top of other wire bonded
IC's or mounting IC's over passive components. Vertical stacking of both
active and passive components can minimize the finished circuit outline.&nbsp;</FONT></FONT></TD>

<TD COLSPAN="2" WIDTH="50%">
<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Multilevel IC interconnects</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Chip stacking</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Aluminum, gold, and palladium bonding</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Flip chip and wire bond combinations</FONT></FONT></LI>

<LI>
<FONT FACE="Arial"><FONT SIZE=-1>Creative package design</FONT></FONT></LI>
</TD>
</TR>
</TABLE>

<HR>
<CENTER>Return to <A HREF="hei.htm">HEI INC. Home Page</A></CENTER>

</BODY>
</HTML>
