// Seed: 1681939585
module module_0 (
    input uwire id_0,
    input wire id_1,
    output supply1 id_2,
    output uwire id_3,
    input wand id_4,
    output supply1 id_5,
    input tri1 id_6
    , id_42, id_43,
    input wire id_7,
    input wire id_8,
    output supply1 id_9,
    input uwire id_10,
    output uwire id_11,
    output tri id_12,
    output wire id_13,
    output tri id_14,
    output tri1 id_15,
    output tri1 id_16,
    input uwire id_17,
    input tri id_18,
    input tri0 id_19,
    input tri1 id_20,
    input uwire id_21,
    input uwire id_22,
    output wor id_23,
    input supply1 id_24,
    input tri0 id_25,
    output tri id_26,
    output supply0 id_27,
    input wire id_28,
    output wire id_29,
    input wand id_30,
    input tri1 id_31,
    input wire id_32
    , id_44,
    input uwire id_33,
    output wire id_34
    , id_45,
    input wor id_35,
    input tri id_36,
    input tri0 id_37,
    input wand id_38,
    input wire id_39,
    input uwire id_40
);
  uwire id_46 = 1;
  wor   id_47 = -1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd57,
    parameter id_7 = 32'd93
) (
    output wand  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  wire  id_3,
    input  tri1  _id_4,
    output wand  id_5,
    output tri   id_6,
    input  tri0  _id_7
);
  wire [id_4 : id_7] id_9;
  wire id_10;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_0,
      id_3,
      id_6,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_5,
      id_5,
      id_2,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_6,
      id_3,
      id_1,
      id_5,
      id_5,
      id_1,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_6,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
