{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 15:37:41 2014 " "Info: Processing started: Wed Nov 19 15:37:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_lab3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 G07_Lab3-behv " "Info: Found design unit 1: G07_Lab3-behv" {  } { { "G07_Lab3.vhd" "" { Text "H:/workspace/DSD-lab5/G07_Lab3.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 G07_Lab3 " "Info: Found entity 1: G07_Lab3" {  } { { "G07_Lab3.vhd" "" { Text "H:/workspace/DSD-lab5/G07_Lab3.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_seconds_timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_seconds_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_SECONDS_TIMER-behv " "Info: Found design unit 1: g07_SECONDS_TIMER-behv" {  } { { "g07_SECONDS_TIMER.vhd" "" { Text "H:/workspace/DSD-lab5/g07_SECONDS_TIMER.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_SECONDS_TIMER " "Info: Found entity 1: g07_SECONDS_TIMER" {  } { { "g07_SECONDS_TIMER.vhd" "" { Text "H:/workspace/DSD-lab5/g07_SECONDS_TIMER.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_stroke_counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_stroke_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 G07_Stroke_Counter-behv " "Info: Found design unit 1: G07_Stroke_Counter-behv" {  } { { "G07_Stroke_Counter.vhd" "" { Text "H:/workspace/DSD-lab5/G07_Stroke_Counter.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 G07_Stroke_Counter " "Info: Found entity 1: G07_Stroke_Counter" {  } { { "G07_Stroke_Counter.vhd" "" { Text "H:/workspace/DSD-lab5/G07_Stroke_Counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_16shift_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_16shift_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_16shift_test-behv " "Info: Found design unit 1: g07_16shift_test-behv" {  } { { "g07_16shift_test.vhd" "" { Text "H:/workspace/DSD-lab5/g07_16shift_test.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_16shift_test " "Info: Found entity 1: g07_16shift_test" {  } { { "g07_16shift_test.vhd" "" { Text "H:/workspace/DSD-lab5/g07_16shift_test.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_7_segment_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder-behv " "Info: Found design unit 1: g07_7_segment_decoder-behv" {  } { { "g07_7_segment_decoder.vhd" "" { Text "H:/workspace/DSD-lab5/g07_7_segment_decoder.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder " "Info: Found entity 1: g07_7_segment_decoder" {  } { { "g07_7_segment_decoder.vhd" "" { Text "H:/workspace/DSD-lab5/g07_7_segment_decoder.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_7_segment_decoder_full.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_7_segment_decoder_full.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_7_segment_decoder_full-behv " "Info: Found design unit 1: g07_7_segment_decoder_full-behv" {  } { { "g07_7_segment_decoder_full.vhd" "" { Text "H:/workspace/DSD-lab5/g07_7_segment_decoder_full.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_7_segment_decoder_full " "Info: Found entity 1: g07_7_segment_decoder_full" {  } { { "g07_7_segment_decoder_full.vhd" "" { Text "H:/workspace/DSD-lab5/g07_7_segment_decoder_full.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_add3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_add3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_ADD3-behv " "Info: Found design unit 1: g07_ADD3-behv" {  } { { "g07_ADD3.vhd" "" { Text "H:/workspace/DSD-lab5/g07_ADD3.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_ADD3 " "Info: Found entity 1: g07_ADD3" {  } { { "g07_ADD3.vhd" "" { Text "H:/workspace/DSD-lab5/g07_ADD3.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_bcd_testbed.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_bcd_testbed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_BCD_testbed-behv " "Info: Found design unit 1: g07_BCD_testbed-behv" {  } { { "g07_BCD_testbed.vhd" "" { Text "H:/workspace/DSD-lab5/g07_BCD_testbed.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_BCD_testbed " "Info: Found entity 1: g07_BCD_testbed" {  } { { "g07_BCD_testbed.vhd" "" { Text "H:/workspace/DSD-lab5/g07_BCD_testbed.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_controller-behv " "Info: Found design unit 1: g07_controller-behv" {  } { { "g07_controller.vhd" "" { Text "H:/workspace/DSD-lab5/g07_controller.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_controller " "Info: Found entity 1: g07_controller" {  } { { "g07_controller.vhd" "" { Text "H:/workspace/DSD-lab5/g07_controller.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_lab5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_lab5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_lab5-behv " "Info: Found design unit 1: g07_lab5-behv" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_lab5 " "Info: Found entity 1: g07_lab5" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_serial_binary_to_bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_serial_binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_serial_binary_to_bcd-behv " "Info: Found design unit 1: g07_serial_binary_to_bcd-behv" {  } { { "g07_serial_binary_to_bcd.vhd" "" { Text "H:/workspace/DSD-lab5/g07_serial_binary_to_bcd.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_serial_binary_to_bcd " "Info: Found entity 1: g07_serial_binary_to_bcd" {  } { { "g07_serial_binary_to_bcd.vhd" "" { Text "H:/workspace/DSD-lab5/g07_serial_binary_to_bcd.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_speed_calories.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file g07_speed_calories.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_speed_calories-behv " "Info: Found design unit 1: g07_speed_calories-behv" {  } { { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 g07_speed_calories " "Info: Found entity 1: g07_speed_calories" {  } { { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_lab5 " "Info: Elaborating entity \"g07_lab5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G07_Lab3 G07_Lab3:stroke_stats " "Info: Elaborating entity \"G07_Lab3\" for hierarchy \"G07_Lab3:stroke_stats\"" {  } { { "g07_lab5.vhd" "stroke_stats" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "count_out G07_Lab3.vhd(21) " "Warning (10541): VHDL Signal Declaration warning at G07_Lab3.vhd(21): used implicit default value for signal \"count_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "G07_Lab3.vhd" "" { Text "H:/workspace/DSD-lab5/G07_Lab3.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "load G07_Lab3.vhd(21) " "Warning (10036): Verilog HDL or VHDL warning at G07_Lab3.vhd(21): object \"load\" assigned a value but never read" {  } { { "G07_Lab3.vhd" "" { Text "H:/workspace/DSD-lab5/G07_Lab3.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BCD_in G07_Lab3.vhd(22) " "Warning (10036): Verilog HDL or VHDL warning at G07_Lab3.vhd(22): object \"BCD_in\" assigned a value but never read" {  } { { "G07_Lab3.vhd" "" { Text "H:/workspace/DSD-lab5/G07_Lab3.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_SECONDS_TIMER G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser " "Info: Elaborating entity \"g07_SECONDS_TIMER\" for hierarchy \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\"" {  } { { "G07_Lab3.vhd" "pulser" { Text "H:/workspace/DSD-lab5/G07_Lab3.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|LPM_COUNTER:counter " "Info: Elaborating entity \"LPM_COUNTER\" for hierarchy \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|LPM_COUNTER:counter\"" {  } { { "g07_SECONDS_TIMER.vhd" "counter" { Text "H:/workspace/DSD-lab5/g07_SECONDS_TIMER.vhd" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|LPM_COUNTER:counter " "Info: Elaborated megafunction instantiation \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|LPM_COUNTER:counter\"" {  } { { "g07_SECONDS_TIMER.vhd" "" { Text "H:/workspace/DSD-lab5/g07_SECONDS_TIMER.vhd" 29 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|LPM_COUNTER:counter " "Info: Instantiated megafunction \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|LPM_COUNTER:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Info: Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Info: Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Info: Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Info: Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Info: Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Info: Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g07_SECONDS_TIMER.vhd" "" { Text "H:/workspace/DSD-lab5/g07_SECONDS_TIMER.vhd" 29 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8fl.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_8fl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8fl " "Info: Found entity 1: cntr_8fl" {  } { { "db/cntr_8fl.tdf" "" { Text "H:/workspace/DSD-lab5/db/cntr_8fl.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8fl G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|LPM_COUNTER:counter\|cntr_8fl:auto_generated " "Info: Elaborating entity \"cntr_8fl\" for hierarchy \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|LPM_COUNTER:counter\|cntr_8fl:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G07_Stroke_Counter G07_Lab3:stroke_stats\|G07_Stroke_Counter:stroke_counter " "Info: Elaborating entity \"G07_Stroke_Counter\" for hierarchy \"G07_Lab3:stroke_stats\|G07_Stroke_Counter:stroke_counter\"" {  } { { "G07_Lab3.vhd" "stroke_counter" { Text "H:/workspace/DSD-lab5/G07_Lab3.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_speed_calories g07_speed_calories:power_stats " "Info: Elaborating entity \"g07_speed_calories\" for hierarchy \"g07_speed_calories:power_stats\"" {  } { { "g07_lab5.vhd" "power_stats" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g07_speed_calories:power_stats\|LPM_ROM:crc_table " "Info: Elaborating entity \"LPM_ROM\" for hierarchy \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\"" {  } { { "g07_speed_calories.vhd" "crc_table" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "g07_speed_calories:power_stats\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\"" {  } { { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g07_speed_calories:power_stats\|LPM_ROM:crc_table " "Info: Instantiated megafunction \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 4 " "Info: Parameter \"LPM_WIDTHAD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 16 " "Info: Parameter \"LPM_NUMWORDS\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE crc_rom.mif " "Info: Parameter \"LPM_FILE\" = \"crc_rom.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Info: Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom g07_speed_calories:power_stats\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom\", which is child of megafunction instantiation \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block g07_speed_calories:power_stats\|LPM_ROM:crc_table " "Info: Elaborated megafunction instantiation \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\"" {  } { { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k601.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k601.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k601 " "Info: Found entity 1: altsyncram_k601" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k601 g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated " "Info: Elaborating entity \"altsyncram_k601\" for hierarchy \"g07_speed_calories:power_stats\|LPM_ROM:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_controller g07_controller:controller " "Info: Elaborating entity \"g07_controller\" for hierarchy \"g07_controller:controller\"" {  } { { "g07_lab5.vhd" "controller" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start g07_controller.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at g07_controller.vhd(31): used implicit default value for signal \"start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g07_controller.vhd" "" { Text "H:/workspace/DSD-lab5/g07_controller.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load g07_controller.vhd(51) " "Warning (10492): VHDL Process Statement warning at g07_controller.vhd(51): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g07_controller.vhd" "" { Text "H:/workspace/DSD-lab5/g07_controller.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_BCD_testbed g07_controller:controller\|g07_BCD_testbed:decoder " "Info: Elaborating entity \"g07_BCD_testbed\" for hierarchy \"g07_controller:controller\|g07_BCD_testbed:decoder\"" {  } { { "g07_controller.vhd" "decoder" { Text "H:/workspace/DSD-lab5/g07_controller.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "binfull g07_BCD_testbed.vhd(15) " "Warning (10541): VHDL Signal Declaration warning at g07_BCD_testbed.vhd(15): used implicit default value for signal \"binfull\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "g07_BCD_testbed.vhd" "" { Text "H:/workspace/DSD-lab5/g07_BCD_testbed.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_serial_binary_to_bcd g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter " "Info: Elaborating entity \"g07_serial_binary_to_bcd\" for hierarchy \"g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\"" {  } { { "g07_BCD_testbed.vhd" "converter" { Text "H:/workspace/DSD-lab5/g07_BCD_testbed.vhd" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_ADD3 g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\|g07_ADD3:add3_3 " "Info: Elaborating entity \"g07_ADD3\" for hierarchy \"g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\|g07_ADD3:add3_3\"" {  } { { "g07_serial_binary_to_bcd.vhd" "add3_3" { Text "H:/workspace/DSD-lab5/g07_serial_binary_to_bcd.vhd" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_7_segment_decoder_full g07_controller:controller\|g07_BCD_testbed:decoder\|g07_7_segment_decoder_full:decoder " "Info: Elaborating entity \"g07_7_segment_decoder_full\" for hierarchy \"g07_controller:controller\|g07_BCD_testbed:decoder\|g07_7_segment_decoder_full:decoder\"" {  } { { "g07_BCD_testbed.vhd" "decoder" { Text "H:/workspace/DSD-lab5/g07_BCD_testbed.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOTHING g07_7_segment_decoder_full.vhd(26) " "Warning (10036): Verilog HDL or VHDL warning at g07_7_segment_decoder_full.vhd(26): object \"NOTHING\" assigned a value but never read" {  } { { "g07_7_segment_decoder_full.vhd" "" { Text "H:/workspace/DSD-lab5/g07_7_segment_decoder_full.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_7_segment_decoder g07_controller:controller\|g07_BCD_testbed:decoder\|g07_7_segment_decoder_full:decoder\|g07_7_segment_decoder:i4 " "Info: Elaborating entity \"g07_7_segment_decoder\" for hierarchy \"g07_controller:controller\|g07_BCD_testbed:decoder\|g07_7_segment_decoder_full:decoder\|g07_7_segment_decoder:i4\"" {  } { { "g07_7_segment_decoder_full.vhd" "i4" { Text "H:/workspace/DSD-lab5/g07_7_segment_decoder_full.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning: Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"g07_speed_calories:power_stats\|lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_k601:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_k601.tdf" "" { Text "H:/workspace/DSD-lab5/db/altsyncram_k601.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "altrom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altrom.tdf" 90 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_speed_calories.vhd" "" { Text "H:/workspace/DSD-lab5/g07_speed_calories.vhd" 39 0 0 } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[0\] VCC " "Warning (13410): Pin \"seg1\[0\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[1\] VCC " "Warning (13410): Pin \"seg1\[1\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[2\] VCC " "Warning (13410): Pin \"seg1\[2\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[3\] VCC " "Warning (13410): Pin \"seg1\[3\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[4\] VCC " "Warning (13410): Pin \"seg1\[4\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[5\] VCC " "Warning (13410): Pin \"seg1\[5\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg1\[6\] VCC " "Warning (13410): Pin \"seg1\[6\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[0\] VCC " "Warning (13410): Pin \"seg2\[0\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[1\] VCC " "Warning (13410): Pin \"seg2\[1\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[2\] VCC " "Warning (13410): Pin \"seg2\[2\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[3\] VCC " "Warning (13410): Pin \"seg2\[3\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[4\] VCC " "Warning (13410): Pin \"seg2\[4\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[5\] VCC " "Warning (13410): Pin \"seg2\[5\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg2\[6\] VCC " "Warning (13410): Pin \"seg2\[6\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[0\] VCC " "Warning (13410): Pin \"seg3\[0\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[1\] VCC " "Warning (13410): Pin \"seg3\[1\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[2\] VCC " "Warning (13410): Pin \"seg3\[2\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[3\] VCC " "Warning (13410): Pin \"seg3\[3\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[4\] VCC " "Warning (13410): Pin \"seg3\[4\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[5\] VCC " "Warning (13410): Pin \"seg3\[5\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg3\[6\] VCC " "Warning (13410): Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[0\] VCC " "Warning (13410): Pin \"seg4\[0\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[1\] VCC " "Warning (13410): Pin \"seg4\[1\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[2\] VCC " "Warning (13410): Pin \"seg4\[2\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[3\] VCC " "Warning (13410): Pin \"seg4\[3\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[4\] VCC " "Warning (13410): Pin \"seg4\[4\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[5\] VCC " "Warning (13410): Pin \"seg4\[5\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "seg4\[6\] VCC " "Warning (13410): Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 43 " "Info: 43 registers lost all their fanouts during netlist optimizations. The first 43 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\] " "Info: Register \"G07_Lab3:stroke_stats\|g07_SECONDS_TIMER:pulser\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\|ready " "Info: Register \"g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\|ready\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\|\\bcd16_reg:count\[31\] " "Info: Register \"g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\|\\bcd16_reg:count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\|\\bcd16_reg:count\[0\] " "Info: Register \"g07_controller:controller\|g07_BCD_testbed:decoder\|g07_serial_binary_to_bcd:converter\|\\bcd16_reg:count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Warning: Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "Warning (15610): No output dependent on input pin \"en\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "stroke_button " "Warning (15610): No output dependent on input pin \"stroke_button\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start_stop_button " "Warning (15610): No output dependent on input pin \"start_stop_button\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rowing_power_switch\[0\] " "Warning (15610): No output dependent on input pin \"rowing_power_switch\[0\]\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rowing_power_switch\[1\] " "Warning (15610): No output dependent on input pin \"rowing_power_switch\[1\]\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rowing_power_switch\[2\] " "Warning (15610): No output dependent on input pin \"rowing_power_switch\[2\]\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rowing_power_switch\[3\] " "Warning (15610): No output dependent on input pin \"rowing_power_switch\[3\]\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "value_switch\[0\] " "Warning (15610): No output dependent on input pin \"value_switch\[0\]\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "value_switch\[1\] " "Warning (15610): No output dependent on input pin \"value_switch\[1\]\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "value_switch\[2\] " "Warning (15610): No output dependent on input pin \"value_switch\[2\]\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_button " "Warning (15610): No output dependent on input pin \"reset_button\"" {  } { { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Info: Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Info: Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 15:38:03 2014 " "Info: Processing ended: Wed Nov 19 15:38:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 15:38:09 2014 " "Info: Processing started: Wed Nov 19 15:38:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "g07_lab5 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"g07_lab5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "Critical Warning: No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Info: Pin en not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { en } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stroke_button " "Info: Pin stroke_button not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { stroke_button } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { stroke_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start_stop_button " "Info: Pin start_stop_button not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { start_stop_button } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start_stop_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rowing_power_switch\[0\] " "Info: Pin rowing_power_switch\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rowing_power_switch[0] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rowing_power_switch[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rowing_power_switch\[1\] " "Info: Pin rowing_power_switch\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rowing_power_switch[1] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rowing_power_switch[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rowing_power_switch\[2\] " "Info: Pin rowing_power_switch\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rowing_power_switch[2] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rowing_power_switch[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rowing_power_switch\[3\] " "Info: Pin rowing_power_switch\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { rowing_power_switch[3] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rowing_power_switch[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_switch\[0\] " "Info: Pin value_switch\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { value_switch[0] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_switch[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_switch\[1\] " "Info: Pin value_switch\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { value_switch[1] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_switch[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_switch\[2\] " "Info: Pin value_switch\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { value_switch[2] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_switch[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[0\] " "Info: Pin seg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg1[0] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 38 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[1\] " "Info: Pin seg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg1[1] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 39 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[2\] " "Info: Pin seg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg1[2] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 40 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[3\] " "Info: Pin seg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg1[3] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 41 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[4\] " "Info: Pin seg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg1[4] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[5\] " "Info: Pin seg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg1[5] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 43 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg1\[6\] " "Info: Pin seg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg1[6] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 44 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[0\] " "Info: Pin seg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg2[0] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 45 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[1\] " "Info: Pin seg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg2[1] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[2\] " "Info: Pin seg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg2[2] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[3\] " "Info: Pin seg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg2[3] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[4\] " "Info: Pin seg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg2[4] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[5\] " "Info: Pin seg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg2[5] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg2\[6\] " "Info: Pin seg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg2[6] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[0\] " "Info: Pin seg3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg3[0] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[1\] " "Info: Pin seg3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg3[1] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[2\] " "Info: Pin seg3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg3[2] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[3\] " "Info: Pin seg3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg3[3] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[4\] " "Info: Pin seg3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg3[4] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[5\] " "Info: Pin seg3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg3[5] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg3\[6\] " "Info: Pin seg3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg3[6] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[0\] " "Info: Pin seg4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg4[0] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[1\] " "Info: Pin seg4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg4[1] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[2\] " "Info: Pin seg4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg4[2] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[3\] " "Info: Pin seg4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg4[3] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[4\] " "Info: Pin seg4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg4[4] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[5\] " "Info: Pin seg4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg4[5] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "seg4\[6\] " "Info: Pin seg4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { seg4[6] } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seg4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_button " "Info: Pin reset_button not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin64/pin_planner.ppl" { reset_button } } } { "g07_lab5.vhd" "" { Text "H:/workspace/DSD-lab5/g07_lab5.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_button } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "H:/workspace/DSD-lab5/" 0 { } { { 0 { 0 ""} 0 69 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 3.3V 12 28 0 " "Info: Number of I/O pins in group: 40 (unused VREF, 3.3V VCCIO, 12 input, 28 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 41 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "28 " "Warning: Found 28 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[0\] 0 " "Info: Pin \"seg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[1\] 0 " "Info: Pin \"seg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[2\] 0 " "Info: Pin \"seg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[3\] 0 " "Info: Pin \"seg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[4\] 0 " "Info: Pin \"seg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[5\] 0 " "Info: Pin \"seg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg1\[6\] 0 " "Info: Pin \"seg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[0\] 0 " "Info: Pin \"seg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[1\] 0 " "Info: Pin \"seg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[2\] 0 " "Info: Pin \"seg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[3\] 0 " "Info: Pin \"seg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[4\] 0 " "Info: Pin \"seg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[5\] 0 " "Info: Pin \"seg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg2\[6\] 0 " "Info: Pin \"seg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[0\] 0 " "Info: Pin \"seg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[1\] 0 " "Info: Pin \"seg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[2\] 0 " "Info: Pin \"seg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[3\] 0 " "Info: Pin \"seg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[4\] 0 " "Info: Pin \"seg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[5\] 0 " "Info: Pin \"seg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg3\[6\] 0 " "Info: Pin \"seg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[0\] 0 " "Info: Pin \"seg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[1\] 0 " "Info: Pin \"seg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[2\] 0 " "Info: Pin \"seg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[3\] 0 " "Info: Pin \"seg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[4\] 0 " "Info: Pin \"seg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[5\] 0 " "Info: Pin \"seg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg4\[6\] 0 " "Info: Pin \"seg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/workspace/DSD-lab5/g07_lab5.fit.smsg " "Info: Generated suppressed messages file H:/workspace/DSD-lab5/g07_lab5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "354 " "Info: Peak virtual memory: 354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 15:38:18 2014 " "Info: Processing ended: Wed Nov 19 15:38:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 15:38:23 2014 " "Info: Processing started: Wed Nov 19 15:38:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Info: Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 15:38:28 2014 " "Info: Processing ended: Wed Nov 19 15:38:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 19 15:38:33 2014 " "Info: Processing started: Wed Nov 19 15:38:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g07_lab5 -c g07_lab5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NOTHING_TO_TIMING_ANALYZE" "" "Warning: No paths found for timing analysis" {  } {  } 0 0 "No paths found for timing analysis" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 19 15:38:34 2014 " "Info: Processing ended: Wed Nov 19 15:38:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Info: Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
