Running: /mnt/support/software/linux/all/x86_64/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/tb_cpu_isim_beh.exe" -prj "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/tb_cpu_beh.prj" "work.tb_cpu" "work.glbl" 
ISim P.28xd (signature 0x54af6ca1)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/sign_extend.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/shift_left_2.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/PC.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/nbit_register_file.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/mux.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/Memory.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/InstrMem.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/control.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/ALU_control.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/ALU.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/Adder.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/cpu.v" into library work
Analyzing Verilog file "/ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/../lab7files/tb_cpu.v" into library work
Analyzing Verilog file "/mnt/support/software/linux/all/x86_64/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94248 KB
Fuse CPU Usage: 1010 ms
Compiling module InstrMem_default
Compiling module control
Compiling module mux(size=5)
Compiling module nbit_register_file_default
Compiling module sign_extend_default
Compiling module mux
Compiling module ALU_control
Compiling module ALU
Compiling module Memory_default
Compiling module PC
Compiling module Adder
Compiling module shift_left_2
Compiling module shift_left_2(size=28)
Compiling module cpu
Compiling module tb_cpu
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable /ad/eng/users/c/o/cole0995/My Documents/ISE/SingleCycleCPU/SingleCycleCPU/tb_cpu_isim_beh.exe
Fuse Memory Usage: 652180 KB
Fuse CPU Usage: 1080 ms
GCC CPU Usage: 170 ms
