[06/13 17:59:03      0s] 
[06/13 17:59:03      0s] Cadence Innovus(TM) Implementation System.
[06/13 17:59:03      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/13 17:59:03      0s] 
[06/13 17:59:03      0s] Version:	v17.11-s080_1, built Fri Aug 4 11:13:11 PDT 2017
[06/13 17:59:03      0s] Options:	
[06/13 17:59:03      0s] Date:		Mon Jun 13 17:59:03 2022
[06/13 17:59:03      0s] Host:		cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB)
[06/13 17:59:03      0s] OS:		Red Hat Enterprise Linux Server release 6.10 (Santiago)
[06/13 17:59:03      0s] 
[06/13 17:59:03      0s] License:
[06/13 17:59:03      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[06/13 17:59:03      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/13 17:59:13      9s] @(#)CDS: Innovus v17.11-s080_1 (64bit) 08/04/2017 11:13 (Linux 2.6.18-194.el5)
[06/13 17:59:13      9s] @(#)CDS: NanoRoute 17.11-s080_1 NR170721-2155/17_11-UB (database version 2.30, 390.7.1) {superthreading v1.44}
[06/13 17:59:13      9s] @(#)CDS: AAE 17.11-s034 (64bit) 08/04/2017 (Linux 2.6.18-194.el5)
[06/13 17:59:13      9s] @(#)CDS: CTE 17.11-s053_1 () Aug  1 2017 23:31:41 ( )
[06/13 17:59:13      9s] @(#)CDS: SYNTECH 17.11-s012_1 () Jul 21 2017 02:29:12 ( )
[06/13 17:59:13      9s] @(#)CDS: CPE v17.11-s095
[06/13 17:59:13      9s] @(#)CDS: IQRC/TQRC 16.1.1-s215 (64bit) Thu Jul  6 20:18:10 PDT 2017 (Linux 2.6.18-194.el5)
[06/13 17:59:13      9s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[06/13 17:59:13      9s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[06/13 17:59:13      9s] @(#)CDS: RCDB 11.10
[06/13 17:59:13      9s] --- Running on cimeld105 (x86_64 w/Linux 2.6.32-754.35.1.el6.x86_64) (8cores*8cpus*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) ---
[06/13 17:59:13      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31934_cimeld105_xph2app102_nxy21g.

[06/13 17:59:13      9s] Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.
[06/13 17:59:14     10s] 
[06/13 17:59:14     10s] **INFO:  MMMC transition support version v31-84 
[06/13 17:59:14     10s] 
[06/13 17:59:14     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/13 17:59:14     10s] <CMD> suppressMessage ENCEXT-2799
[06/13 17:59:14     10s] <CMD> getDrawView
[06/13 17:59:14     10s] <CMD> loadWorkspace -name Physical
[06/13 17:59:14     10s] <CMD> win
[06/13 17:59:44     12s] <CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
[06/13 17:59:44     12s] ---# TCL Script amsSetup.tcl loaded
[06/13 17:59:44     12s] <CMD> set init_layout_view {}
[06/13 17:59:44     12s] <CMD> set init_verilog {../INPUT_DATA/TOP_netlist.v ../INPUT_DATA/top_io.v}
[06/13 17:59:44     12s] <CMD> set init_mmmc_file ../SCRIPTS/view_definition.tcl
[06/13 17:59:44     12s] <CMD> set init_lef_file {/softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef}
[06/13 17:59:44     12s] <CMD> set init_top_cell top_io
[06/13 17:59:44     12s] <CMD> set init_gnd_net {gnd! gnd3r! gnd3o!}
[06/13 17:59:44     12s] <CMD> set init_pwr_net {vdd! vdd3r1! vdd3r2! vdd3o!}
[06/13 17:59:44     12s] <CMD> set cts_cell_list {CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15}
[06/13 17:59:44     12s] <CMD> init_design
[06/13 17:59:44     12s] #% Begin Load MMMC data ... (date=06/13 17:59:44, mem=450.2M)
[06/13 17:59:44     12s] #% End Load MMMC data ... (date=06/13 17:59:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=450.4M, current mem=450.4M)
[06/13 17:59:44     12s] 
[06/13 17:59:44     12s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/c35b4.lef ...
[06/13 17:59:44     12s] **WARN: (IMPLF-228):	 ANTENNAOUTPUTDIFFAREA is specified and will be
[06/13 17:59:44     12s] applied to any OUTPUT PIN or INOUT PIN without ANTENNADIFFAREA. This often
[06/13 17:59:44     12s] causes a mismatch between process antenna violations found in Innovus
[06/13 17:59:44     12s] (during routing or verification) and violations found by external physical
[06/13 17:59:44     12s] verification tools. This global defaulting mechanism is obsolete in LEF
[06/13 17:59:44     12s] 5.5. The recommended solution is to remove ANTENNAOUTPUTDIFFAREA and add
[06/13 17:59:44     12s] ANTENNADIFFAREA to all OUTPUT or INOUT PINS in the MACROS in order to
[06/13 17:59:44     12s] avoid a mismatch in violations.
[06/13 17:59:44     12s] **WARN: (IMPLF-230):	 ANTENNAINOUTDIFFAREA is specified and will be
[06/13 17:59:44     12s] applied to any INOUT PIN without ANTENNADIFFAREA. This often causes a
[06/13 17:59:44     12s] mismatch between process antenna violations found in Innovus (during
[06/13 17:59:44     12s] routing or verification) and violations found by external physical
[06/13 17:59:44     12s] verification tools. This global defaulting mechanism is obsolete in
[06/13 17:59:44     12s] LEF 5.5. The recommended solution is to remove ANTENNAINOUTDIFFAREA
[06/13 17:59:44     12s] and add ANTENNADIFFAREA to all INOUT PINS in the MACROS in order to
[06/13 17:59:44     12s] avoid a mismatch in violations.
[06/13 17:59:44     12s] 
[06/13 17:59:44     12s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/CORELIB.lef ...
[06/13 17:59:44     12s] Set DBUPerIGU to M2 pitch 1400.
[06/13 17:59:45     12s] 
[06/13 17:59:45     12s] Loading LEF file /softslin/AMS_410_ISR15/cds/HK_C35/LEF/c35b4/IOLIB_4M.lef ...
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC16SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC1P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC24SP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC4SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC4SMP' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'PAD' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-201):	Pin 'Y' in macro 'BBC8P' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-201' for more detail.
[06/13 17:59:45     12s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[06/13 17:59:45     12s] To increase the message display limit, refer to the product command reference manual.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBC8SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD16SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD1P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SMP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD24SP' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'BBCD4P' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[06/13 17:59:45     12s] Type 'man IMPLF-200' for more detail.
[06/13 17:59:45     12s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[06/13 17:59:45     12s] To increase the message display limit, refer to the product command reference manual.
[06/13 17:59:45     12s] 
[06/13 17:59:45     12s] viaInitial starts at Mon Jun 13 17:59:45 2022
viaInitial ends at Mon Jun 13 17:59:45 2022
Loading view definition file from ../SCRIPTS/view_definition.tcl
[06/13 17:59:45     12s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib' ...
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD21' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD22' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD31' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADD32' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI210' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI211' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2110' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2111' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI2112' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI212' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI220' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI221' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI222' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI310' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI311' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI312' is not defined in the library. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib)
[06/13 17:59:45     12s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/13 17:59:45     12s] **ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7673)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7685)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7816)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7828)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7959)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 7971)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8102)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8114)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8245)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8257)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8388)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8400)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8531)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8543)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8668)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8680)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8805)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8817)
**ERROR: (TECHLIB-1318):	All the table values in the 'rise_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8942)
**ERROR: (TECHLIB-1318):	All the table values in the 'fall_transition' group are within '0.000010' of each other. (File /softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_WC.lib, Line 8954)
Message <TECHLIB-1318> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/13 17:59:45     13s] Read 248 cells in library 'c35_CORELIB_WC' 
[06/13 17:59:45     13s] Reading slow_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_WC.lib' ...
[06/13 17:59:45     13s] Read 181 cells in library 'c35_IOLIB_WC' 
[06/13 17:59:45     13s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_CORELIB_BC.lib' ...
[06/13 17:59:46     13s] Read 248 cells in library 'c35_CORELIB_BC' 
[06/13 17:59:46     13s] Reading fast_libs timing library '/softl1/AMS_410_ISR15/liberty/c35_3.3V/c35_IOLIB_BC.lib' ...
[06/13 17:59:46     13s] Read 181 cells in library 'c35_IOLIB_BC' 
[06/13 17:59:46     13s] *** End library_loading (cpu=0.02min, real=0.02min, mem=32.0M, fe_cpu=0.23min, fe_real=0.72min, fe_mem=537.5M) ***
[06/13 17:59:46     13s] #% Begin Load netlist data ... (date=06/13 17:59:46, mem=539.3M)
[06/13 17:59:46     13s] *** Begin netlist parsing (mem=537.5M) ***
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT25' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT10' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT5' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT2' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'FILLANT1' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC1' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'LOGIC0' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIEHIGH' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIELOW' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'TIE1' is defined in LEF but not in the timing library.
[06/13 17:59:46     13s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[06/13 17:59:46     13s] To increase the message display limit, refer to the product command reference manual.
[06/13 17:59:46     13s] Pin 'A' of cell 'VDD3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/13 17:59:46     13s] Pin 'A' of cell 'VDD3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/13 17:59:46     13s] Pin 'A' of cell 'VDD3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/13 17:59:46     13s] Pin 'A' of cell 'VDD3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/13 17:59:46     13s] Pin 'A' of cell 'GND3RP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/13 17:59:46     13s] Pin 'A' of cell 'GND3OP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/13 17:59:46     13s] Pin 'A' of cell 'GND3IP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/13 17:59:46     13s] Pin 'A' of cell 'GND3ALLP' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[06/13 17:59:46     13s] Created 429 new cells from 4 timing libraries.
[06/13 17:59:46     13s] Reading netlist ...
[06/13 17:59:46     13s] Backslashed names will retain backslash and a trailing blank character.
[06/13 17:59:46     13s] **WARN: (IMPVL-324):	Module TOP in ../INPUT_DATA/TOP_netlist.v will overwrite the previous definition in another file.
[06/13 17:59:46     13s] Reading verilog netlist '../INPUT_DATA/TOP_netlist.v'
[06/13 17:59:46     13s] Reading verilog netlist '../INPUT_DATA/top_io.v'
[06/13 17:59:46     14s] 
[06/13 17:59:46     14s] *** Memory Usage v#1 (Current mem = 537.496M, initial mem = 184.402M) ***
[06/13 17:59:46     14s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=537.5M) ***
[06/13 17:59:46     14s] #% End Load netlist data ... (date=06/13 17:59:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=539.3M, current mem=484.0M)
[06/13 17:59:46     14s] Set top cell to top_io.
[06/13 17:59:46     14s] Hooked 858 DB cells to tlib cells.
[06/13 17:59:46     14s] Starting recursive module instantiation check.
[06/13 17:59:46     14s] No recursion found.
[06/13 17:59:46     14s] Building hierarchical netlist for Cell top_io ...
[06/13 17:59:46     14s] *** Netlist is unique.
[06/13 17:59:46     14s] ** info: there are 888 modules.
[06/13 17:59:46     14s] ** info: there are 9614 stdCell insts.
[06/13 17:59:46     14s] ** info: there are 44 Pad insts.
[06/13 17:59:46     14s] 
[06/13 17:59:46     14s] *** Memory Usage v#1 (Current mem = 581.668M, initial mem = 184.402M) ***
[06/13 17:59:46     14s] Initializing I/O assignment ...
[06/13 17:59:46     14s] Adjusting Core to Left to: 1.2000. Core to Bottom to: 0.2000.
[06/13 17:59:46     14s] **WARN: (IMPFP-3961):	The techSite 'corner_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/13 17:59:46     14s] Type 'man IMPFP-3961' for more detail.
[06/13 17:59:46     14s] **WARN: (IMPFP-3961):	The techSite 'ioSite_P' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/13 17:59:46     14s] Type 'man IMPFP-3961' for more detail.
[06/13 17:59:46     14s] **WARN: (IMPFP-3961):	The techSite 'blockSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/13 17:59:46     14s] Type 'man IMPFP-3961' for more detail.
[06/13 17:59:46     14s] **WARN: (IMPFP-3961):	The techSite 'portCellSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[06/13 17:59:46     14s] Type 'man IMPFP-3961' for more detail.
[06/13 17:59:46     14s] Set Default Net Delay as 1000 ps.
[06/13 17:59:46     14s] Set Default Net Load as 0.5 pF. 
[06/13 17:59:46     14s] Set Default Input Pin Transition as 0.1 ps.
[06/13 17:59:46     14s] **WARN: (IMPCK-7003):	Command "addCTSCellList" is obsolete. Use "specifyClockTree -update {AutoCTSRootPin clkname Buffer bufferlist ...}" as an alternative. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove "addCTSCellList" from your script.
[06/13 17:59:46     14s] Set CTS cells: CLKIN0 CLKIN1 CLKIN2 CLKIN3 CLKIN4 CLKIN6 CLKIN8 CLKIN10 CLKIN12 CLKIN15 CLKBU2 CLKBU4 CLKBU6 CLKBU8 CLKBU12 CLKBU15
[06/13 17:59:46     14s] Extraction setup Delayed 
[06/13 17:59:46     14s] *Info: initialize multi-corner CTS.
[06/13 17:59:46     14s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[06/13 17:59:46     14s] Current (total cpu=0:00:14.4, real=0:00:43.0, peak res=630.8M, current mem=630.8M)
[06/13 17:59:46     14s] INFO (CTE): Constraints read successfully.
[06/13 17:59:46     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=639.0M, current mem=639.0M)
[06/13 17:59:46     14s] Current (total cpu=0:00:14.4, real=0:00:43.0, peak res=639.0M, current mem=639.0M)
[06/13 17:59:46     14s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[06/13 17:59:46     14s] Current (total cpu=0:00:14.4, real=0:00:43.0, peak res=639.0M, current mem=639.0M)
[06/13 17:59:46     14s] INFO (CTE): Constraints read successfully.
[06/13 17:59:46     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=646.6M, current mem=646.6M)
[06/13 17:59:46     14s] Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=646.6M, current mem=646.6M)
[06/13 17:59:46     14s] Reading timing constraints file '../INPUT_DATA/constraints_def_worst.sdc' ...
[06/13 17:59:46     14s] Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=646.6M, current mem=646.6M)
[06/13 17:59:46     14s] INFO (CTE): Constraints read successfully.
[06/13 17:59:46     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=647.1M, current mem=647.1M)
[06/13 17:59:46     14s] Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=647.1M, current mem=647.1M)
[06/13 17:59:46     14s] Reading timing constraints file '../INPUT_DATA/clock_def.sdc' ...
[06/13 17:59:46     14s] Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=647.1M, current mem=647.1M)
[06/13 17:59:46     14s] INFO (CTE): Constraints read successfully.
[06/13 17:59:46     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=647.3M, current mem=647.3M)
[06/13 17:59:46     14s] Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=647.3M, current mem=647.3M)
[06/13 17:59:46     14s] Reading timing constraints file '../INPUT_DATA/clock_uncertainty_prects.sdc' ...
[06/13 17:59:46     14s] Current (total cpu=0:00:14.5, real=0:00:43.0, peak res=647.3M, current mem=647.3M)
[06/13 17:59:46     14s] INFO (CTE): Constraints read successfully.
[06/13 17:59:46     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=647.8M, current mem=647.8M)
[06/13 17:59:46     14s] Current (total cpu=0:00:14.6, real=0:00:43.0, peak res=647.8M, current mem=647.8M)
[06/13 17:59:46     14s] Reading timing constraints file '../INPUT_DATA/constraints_def_best.sdc' ...
[06/13 17:59:46     14s] Current (total cpu=0:00:14.6, real=0:00:43.0, peak res=647.8M, current mem=647.8M)
[06/13 17:59:46     14s] INFO (CTE): Constraints read successfully.
[06/13 17:59:46     14s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=648.2M, current mem=648.2M)
[06/13 17:59:46     14s] Current (total cpu=0:00:14.6, real=0:00:43.0, peak res=648.2M, current mem=648.2M)
[06/13 17:59:46     14s] Creating Cell Server ...(0, 1, 1, 1)
[06/13 17:59:47     14s] Summary for sequential cells identification: 
[06/13 17:59:47     14s]   Identified SBFF number: 32
[06/13 17:59:47     14s]   Identified MBFF number: 0
[06/13 17:59:47     14s]   Identified SB Latch number: 0
[06/13 17:59:47     14s]   Identified MB Latch number: 0
[06/13 17:59:47     14s]   Not identified SBFF number: 34
[06/13 17:59:47     14s]   Not identified MBFF number: 0
[06/13 17:59:47     14s]   Not identified SB Latch number: 0
[06/13 17:59:47     14s]   Not identified MB Latch number: 0
[06/13 17:59:47     14s]   Number of sequential cells which are not FFs: 23
[06/13 17:59:47     14s] Total number of combinational cells: 145
[06/13 17:59:47     14s] Total number of sequential cells: 89
[06/13 17:59:47     14s] Total number of tristate cells: 14
[06/13 17:59:47     14s] Total number of level shifter cells: 0
[06/13 17:59:47     14s] Total number of power gating cells: 0
[06/13 17:59:47     14s] Total number of isolation cells: 0
[06/13 17:59:47     14s] Total number of power switch cells: 0
[06/13 17:59:47     14s] Total number of pulse generator cells: 0
[06/13 17:59:47     14s] Total number of always on buffers: 0
[06/13 17:59:47     14s] Total number of retention cells: 0
[06/13 17:59:47     14s] List of usable buffers: BUF12 BUF15 BUF2 BUF6 BUF4 BUF8 CLKBU12 CLKBU15 CLKBU2 CLKBU6 CLKBU4 CLKBU8
[06/13 17:59:47     14s] Total number of usable buffers: 12
[06/13 17:59:47     14s] List of unusable buffers:
[06/13 17:59:47     14s] Total number of unusable buffers: 0
[06/13 17:59:47     14s] List of usable inverters: CLKIN1 CLKIN0 CLKIN12 CLKIN10 CLKIN15 CLKIN3 CLKIN2 CLKIN6 CLKIN4 CLKIN8 INV1 INV0 INV12 INV10 INV15 INV3 INV2 INV6 INV4 INV8
[06/13 17:59:47     14s] Total number of usable inverters: 20
[06/13 17:59:47     14s] List of unusable inverters:
[06/13 17:59:47     14s] Total number of unusable inverters: 0
[06/13 17:59:47     14s] List of identified usable delay cells: DLY12 DLY22 DLY32 DLY42
[06/13 17:59:47     14s] Total number of identified usable delay cells: 4
[06/13 17:59:47     14s] List of identified unusable delay cells:
[06/13 17:59:47     14s] Total number of identified unusable delay cells: 0
[06/13 17:59:47     14s] Creating Cell Server, finished. 
[06/13 17:59:47     14s] 
[06/13 17:59:47     14s] Deleting Cell Server ...
[06/13 17:59:47     14s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[06/13 17:59:47     14s] Extraction setup Started 
[06/13 17:59:47     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/13 17:59:47     14s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[06/13 17:59:47     14s] Type 'man IMPEXT-6202' for more detail.
[06/13 17:59:47     14s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable ...
[06/13 17:59:47     14s] Cap table was created using Encounter 10.11-s096_1.
[06/13 17:59:47     14s] Process name: c35b4_thick-worst.
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [1].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [2].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [3].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_worst [4].
[06/13 17:59:47     14s] Reading Capacitance Table File /softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable ...
[06/13 17:59:47     14s] Cap table was created using Encounter 10.11-s096_1.
[06/13 17:59:47     14s] Process name: c35b4_thick-best.
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_best [1].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_best [2].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_best [3].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[06/13 17:59:47     14s] Allocated an empty WireEdgeEnlargement table in rc_best [4].
[06/13 17:59:47     14s] Importing multi-corner RC tables ... 
[06/13 17:59:47     14s] Summary of Active RC-Corners : 
[06/13 17:59:47     14s]  
[06/13 17:59:47     14s]  Analysis View: setup_func_max
[06/13 17:59:47     14s]     RC-Corner Name        : rc_worst
[06/13 17:59:47     14s]     RC-Corner Index       : 0
[06/13 17:59:47     14s]     RC-Corner Temperature : 125 Celsius
[06/13 17:59:47     14s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-worst.capTable'
[06/13 17:59:47     14s]     RC-Corner PreRoute Res Factor         : 1
[06/13 17:59:47     14s]     RC-Corner PreRoute Cap Factor         : 1
[06/13 17:59:47     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/13 17:59:47     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/13 17:59:47     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/13 17:59:47     14s]     RC-Corner PreRoute Clock Res Factor   : 1
[06/13 17:59:47     14s]     RC-Corner PreRoute Clock Cap Factor   : 1
[06/13 17:59:47     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[06/13 17:59:47     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[06/13 17:59:47     14s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile'
[06/13 17:59:47     14s]  
[06/13 17:59:47     14s]  Analysis View: hold_func_min
[06/13 17:59:47     14s]     RC-Corner Name        : rc_best
[06/13 17:59:47     14s]     RC-Corner Index       : 1
[06/13 17:59:47     14s]     RC-Corner Temperature : -25 Celsius
[06/13 17:59:47     14s]     RC-Corner Cap Table   : '/softslin/AMS_410_ISR15/cds/HK_C35/LEF/encounter/c35b4_thick-best.capTable'
[06/13 17:59:47     14s]     RC-Corner PreRoute Res Factor         : 1
[06/13 17:59:47     14s]     RC-Corner PreRoute Cap Factor         : 1
[06/13 17:59:47     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/13 17:59:47     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/13 17:59:47     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/13 17:59:47     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/13 17:59:47     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/13 17:59:47     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/13 17:59:47     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/13 17:59:47     14s]     RC-Corner Technology file: '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-best/qrcTechFile'
[06/13 17:59:47     14s] Technology file '/softslin/AMS_410_ISR15/assura/c35b4/c35b4thickall/RCX-worst/qrcTechFile' associated with first view 'setup_func_max' will be used as the primary corner for the multi-corner extraction.
[06/13 17:59:47     14s] 
[06/13 17:59:47     14s] *** Summary of all messages that are not suppressed in this session:
[06/13 17:59:47     14s] Severity  ID               Count  Summary                                  
[06/13 17:59:47     14s] WARNING   IMPLF-200          131  Pin '%s' in macro '%s' has no ANTENNAGAT...
[06/13 17:59:47     14s] WARNING   IMPLF-201          608  Pin '%s' in macro '%s' has no ANTENNADIF...
[06/13 17:59:47     14s] WARNING   IMPLF-228            1   ANTENNAOUTPUTDIFFAREA is specified and ...
[06/13 17:59:47     14s] WARNING   IMPLF-230            1   ANTENNAINOUTDIFFAREA is specified and w...
[06/13 17:59:47     14s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[06/13 17:59:47     14s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[06/13 17:59:47     14s] WARNING   IMPCK-7003           1  Command "%s" is obsolete. Use "%s" as an...
[06/13 17:59:47     14s] WARNING   IMPVL-324            1  Module %s in %s will overwrite the previ...
[06/13 17:59:47     14s] WARNING   IMPVL-159         1401  Pin '%s' of cell '%s' is defined in LEF ...
[06/13 17:59:47     14s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[06/13 17:59:47     14s] ERROR     TECHLIB-1318        20  All the table values in the '%s' group a...
[06/13 17:59:47     14s] *** Message Summary: 2169 warning(s), 20 error(s)
[06/13 17:59:47     14s] 
[06/13 17:59:47     14s] <CMD> loadIoFile ../CONSTRAINTS/top_pads.io
[06/13 17:59:47     14s] Reading IO assignment file "../CONSTRAINTS/top_pads.io" ...
[06/13 17:59:47     14s] **WARN: (IMPFP-710):	File version 0 is too old.
[06/13 17:59:47     14s] IO file version '0' is too old, will try to place io cell any way.
[06/13 17:59:47     14s] <CMD> floorPlan -site standard -r 1 0.7 80 80 80 80
[06/13 17:59:47     14s] Adjusting Core to Left to: 82.4000. Core to Bottom to: 80.8000.
[06/13 17:59:47     14s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/13 17:59:47     14s] The ring targets are set to core/block ring wires.
[06/13 17:59:47     14s] addRing command will consider rows while creating rings.
[06/13 17:59:47     14s] addRing command will disallow rings to go over rows.
[06/13 17:59:47     14s] addRing command will ignore shorts while creating rings.
[06/13 17:59:47     14s] <CMD> addRing -nets {gnd! vdd!} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 20 bottom 20 left 20 right 20} -spacing {top 10 bottom 10 left 10 right 10} -offset {top 0.7 bottom 0.7 left 0.7 right 0.7} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[06/13 17:59:47     14s] #% Begin addRing (date=06/13 17:59:47, mem=654.1M)
[06/13 17:59:47     14s] 
[06/13 17:59:47     14s] Ring generation is complete.
[06/13 17:59:47     14s] vias are now being generated.
[06/13 17:59:47     14s] addRing created 8 wires.
[06/13 17:59:47     14s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/13 17:59:47     14s] +--------+----------------+----------------+
[06/13 17:59:47     14s] |  Layer |     Created    |     Deleted    |
[06/13 17:59:47     14s] +--------+----------------+----------------+
[06/13 17:59:47     14s] |  MET1  |        4       |       NA       |
[06/13 17:59:47     14s] |  VIA1  |        8       |        0       |
[06/13 17:59:47     14s] |  MET2  |        4       |       NA       |
[06/13 17:59:47     14s] +--------+----------------+----------------+
[06/13 17:59:47     14s] #% End addRing (date=06/13 17:59:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=656.2M, current mem=656.2M)
[06/13 17:59:47     14s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 5 -stripe_min_length 0 -stacked_via_top_layer MET4 -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[06/13 17:59:47     14s] addStripe will allow jog to connect padcore ring and block ring.
[06/13 17:59:47     14s] Stripes will stop at the boundary of the specified area.
[06/13 17:59:47     14s] When breaking rings, the power planner will consider the existence of blocks.
[06/13 17:59:47     14s] Stripes will not extend to closest target.
[06/13 17:59:47     14s] The power planner will set stripe antenna targets to none (no trimming allowed).
[06/13 17:59:47     14s] Stripes will not be created over regions without power planning wires.
[06/13 17:59:47     14s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[06/13 17:59:47     14s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[06/13 17:59:47     14s] AddStripe segment minimum length set to 1
[06/13 17:59:47     14s] Global stripes will break 5.000000 user units from obstructed blocks.
[06/13 17:59:47     14s] <CMD> addStripe -nets {gnd! vdd!} -layer MET2 -direction vertical -width 5 -spacing 0.5 -number_of_sets 12 -start_from left -start_offset 100 -stop_offset 100 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit MET4 -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit MET4 -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[06/13 17:59:47     14s] #% Begin addStripe (date=06/13 17:59:47, mem=656.2M)
[06/13 17:59:47     14s] 
[06/13 17:59:47     14s] Starting stripe generation ...
[06/13 17:59:47     14s] Non-Default Mode Option Settings :
[06/13 17:59:47     14s]   -spacing_from_block  5.00 
[06/13 17:59:47     14s] Stripe generation is complete.
[06/13 17:59:47     14s] vias are now being generated.
[06/13 17:59:47     14s] addStripe created 24 wires.
[06/13 17:59:47     14s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[06/13 17:59:47     14s] +--------+----------------+----------------+
[06/13 17:59:47     14s] |  Layer |     Created    |     Deleted    |
[06/13 17:59:47     14s] +--------+----------------+----------------+
[06/13 17:59:47     14s] |  VIA1  |       48       |        0       |
[06/13 17:59:47     14s] |  MET2  |       24       |       NA       |
[06/13 17:59:47     14s] +--------+----------------+----------------+
[06/13 17:59:47     14s] #% End addStripe (date=06/13 17:59:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=657.1M, current mem=657.1M)
[06/13 17:59:47     14s] <CMD> clearGlobalNets
[06/13 17:59:47     14s] <CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
[06/13 17:59:47     14s] <CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
[06/13 17:59:47     14s] <CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR1 -module {}
[06/13 17:59:47     14s] <CMD> globalNetConnect vdd! -type pgpin -pin A -inst PWR2 -module {}
[06/13 17:59:47     14s] <CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND1 -module {}
[06/13 17:59:47     14s] <CMD> globalNetConnect gnd! -type pgpin -pin A -inst GND2 -module {}
[06/13 17:59:47     14s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[06/13 17:59:47     14s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) MET4(4) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) MET4(4) } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) MET4(4) }
[06/13 17:59:47     14s] #% Begin sroute (date=06/13 17:59:47, mem=657.7M)
[06/13 17:59:47     14s] *** Begin SPECIAL ROUTE on Mon Jun 13 17:59:47 2022 ***
[06/13 17:59:47     14s] SPECIAL ROUTE ran on directory: /tp/xph2app/xph2app102/projet_Numerique/git/zigbee_project_2/implem/pnr/PNR_TOP_ANTHO/WORK
[06/13 17:59:47     14s] SPECIAL ROUTE ran on machine: cimeld105 (Linux 2.6.32-754.35.1.el6.x86_64 x86_64 3.00Ghz)
[06/13 17:59:47     14s] 
[06/13 17:59:47     14s] Begin option processing ...
[06/13 17:59:47     14s] srouteConnectPowerBump set to false
[06/13 17:59:47     14s] routeSelectNet set to "gnd! vdd!"
[06/13 17:59:47     14s] routeSpecial set to true
[06/13 17:59:47     14s] srouteBlockPin set to "useLef"
[06/13 17:59:47     14s] srouteBottomLayerLimit set to 1
[06/13 17:59:47     14s] srouteBottomTargetLayerLimit set to 1
[06/13 17:59:47     14s] srouteConnectConverterPin set to false
[06/13 17:59:47     14s] srouteCrossoverViaBottomLayer set to 1
[06/13 17:59:47     14s] srouteCrossoverViaTopLayer set to 4
[06/13 17:59:47     14s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[06/13 17:59:47     14s] srouteFollowCorePinEnd set to 3
[06/13 17:59:47     14s] srouteJogControl set to "preferWithChanges differentLayer"
[06/13 17:59:47     14s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[06/13 17:59:47     14s] sroutePadPinAllPorts set to true
[06/13 17:59:47     14s] sroutePreserveExistingRoutes set to true
[06/13 17:59:47     14s] srouteRoutePowerBarPortOnBothDir set to true
[06/13 17:59:47     14s] srouteStopBlockPin set to "nearestTarget"
[06/13 17:59:47     14s] srouteTopLayerLimit set to 4
[06/13 17:59:47     14s] srouteTopTargetLayerLimit set to 4
[06/13 17:59:47     14s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1488.00 megs.
[06/13 17:59:47     14s] 
[06/13 17:59:47     14s] Reading DB technology information...
[06/13 17:59:47     14s] Finished reading DB technology information.
[06/13 17:59:47     14s] Reading floorplan and netlist information...
[06/13 17:59:47     14s] Finished reading floorplan and netlist information.
[06/13 17:59:47     15s] Read in 8 layers, 4 routing layers, 1 overlap layer
[06/13 17:59:47     15s] Read in 518 macros, 65 used
[06/13 17:59:47     15s] Read in 102 components
[06/13 17:59:47     15s]   50 core components: 50 unplaced, 0 placed, 0 fixed
[06/13 17:59:47     15s]   48 pad components: 0 unplaced, 0 placed, 48 fixed
[06/13 17:59:47     15s]   4 other components: 0 unplaced, 0 placed, 4 fixed
[06/13 17:59:47     15s] Read in 44 logical pins
[06/13 17:59:47     15s] Read in 44 nets
[06/13 17:59:47     15s] Read in 7 special nets, 2 routed
[06/13 17:59:47     15s] Read in 104 terminals
[06/13 17:59:47     15s] 2 nets selected.
[06/13 17:59:47     15s] 
[06/13 17:59:47     15s] Begin power routing ...
[06/13 17:59:47     15s] **WARN: (IMPSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
[06/13 17:59:47     15s] **WARN: (IMPSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
[06/13 17:59:47     15s] CPU time for FollowPin 0 seconds
[06/13 17:59:47     15s] **WARN: (IMPSR-1255):	Cannot find any non 'CLASS CORE' pad pin of net gnd!. Use 'CLASS CORE' pad pins of net gnd! to create pad ring.
[06/13 17:59:47     15s] CPU time for FollowPin 0 seconds
[06/13 17:59:47     15s]   Number of IO ports routed: 4
[06/13 17:59:47     15s]   Number of Block ports routed: 0
[06/13 17:59:47     15s]   Number of Stripe ports routed: 0
[06/13 17:59:47     15s]   Number of Core ports routed: 208
[06/13 17:59:47     15s]   Number of Pad ports routed: 0
[06/13 17:59:47     15s]   Number of Power Bump ports routed: 0
[06/13 17:59:47     15s]   Number of Pad Ring connections: 2
[06/13 17:59:47     15s]   Number of Followpin connections: 104
[06/13 17:59:47     15s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1502.00 megs.
[06/13 17:59:47     15s] 
[06/13 17:59:47     15s] 
[06/13 17:59:47     15s] 
[06/13 17:59:47     15s]  Begin updating DB with routing results ...
[06/13 17:59:47     15s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/13 17:59:47     15s] Pin and blockage extraction finished
[06/13 17:59:47     15s] 
[06/13 17:59:47     15s] sroute created 318 wires.
[06/13 17:59:47     15s] ViaGen created 212 vias, deleted 2 vias to avoid violation.
[06/13 17:59:47     15s] +--------+----------------+----------------+
[06/13 17:59:47     15s] |  Layer |     Created    |     Deleted    |
[06/13 17:59:47     15s] +--------+----------------+----------------+
[06/13 17:59:47     15s] |  MET1  |       312      |       NA       |
[06/13 17:59:47     15s] |  VIA1  |       212      |        2       |
[06/13 17:59:47     15s] |  MET2  |        4       |       NA       |
[06/13 17:59:47     15s] |  MET4  |        2       |       NA       |
[06/13 17:59:47     15s] +--------+----------------+----------------+
[06/13 17:59:47     15s] #% End sroute (date=06/13 17:59:47, total cpu=0:00:00.3, real=0:00:00.0, peak res=674.4M, current mem=674.4M)
[06/13 17:59:47     15s] <CMD> editPowerVia -add_vias 1
[06/13 17:59:47     15s] #% Begin editPowerVia (date=06/13 17:59:47, mem=674.4M)
[06/13 17:59:47     15s] 
[06/13 17:59:47     15s] ViaGen created 1248 vias, deleted 0 via to avoid violation.
[06/13 17:59:47     15s] +--------+----------------+----------------+
[06/13 17:59:47     15s] |  Layer |     Created    |     Deleted    |
[06/13 17:59:47     15s] +--------+----------------+----------------+
[06/13 17:59:47     15s] |  VIA1  |      1248      |        0       |
[06/13 17:59:47     15s] +--------+----------------+----------------+
[06/13 17:59:47     15s] #% End editPowerVia (date=06/13 17:59:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=674.6M, current mem=674.6M)
[06/13 17:59:47     15s] <CMD> setDesignMode -process 250
[06/13 17:59:47     15s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/13 17:59:47     15s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/13 17:59:47     15s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/13 17:59:47     15s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/13 17:59:47     15s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/13 17:59:47     15s] Updating process node dependent CCOpt properties for the 250nm process node.
[06/13 17:59:47     15s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge ENDCAPL -rightEdge ENDCAPR
[06/13 17:59:47     15s] <CMD> addEndCap -prefix ENDCAP
[06/13 17:59:47     15s] #spOpts: N=250 VtWidth 
[06/13 17:59:47     15s] Core basic site is standard
[06/13 17:59:47     15s] Estimated cell power/ground rail width = 1.625 um
[06/13 17:59:47     15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 17:59:47     15s] Minimum row-size in sites for endcap insertion = 5.
[06/13 17:59:47     15s] Minimum number of sites for row blockage       = 1.
[06/13 17:59:47     15s] Inserted 103 pre-endcap <ENDCAPR> cells (prefix ENDCAP).
[06/13 17:59:47     15s] Inserted 103 post-endcap <ENDCAPL> cells (prefix ENDCAP).
[06/13 17:59:47     15s] For 206 new insts, *** Applied 6 GNC rules (cpu = 0:00:00.0)
[06/13 17:59:47     15s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[06/13 17:59:47     15s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 1
[06/13 17:59:47     15s] <CMD> all_constraint_modes -active
[06/13 17:59:47     15s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[06/13 17:59:47     15s] <CMD> reset_path_group -all
[06/13 17:59:47     15s] <CMD> reset_path_exception
[06/13 17:59:47     15s] <CMD> group_path -name reg2reg 	-from $regs 		-to $regs
[06/13 17:59:47     15s] <CMD> group_path -name in2reg 	-from  $input_ports 	-to $regs
[06/13 17:59:47     15s] <CMD> group_path -name reg2out 	-from $regs 		-to $output_ports
[06/13 17:59:47     15s] <CMD> group_path -name in2out 	-from $input_ports 	-to $output_ports
[06/13 17:59:47     15s] <CMD> group_path -name reg2gated 	-from $regs 		-to $gated_all
[06/13 17:59:47     15s] <CMD> group_path -name in2gated 	-from $input_ports 	-to $gated_all
[06/13 17:59:47     15s] <CMD> set_interactive_constraint_modes {}
[06/13 17:59:47     15s] <CMD> setPathGroupOptions reg2reg -effortLevel high -slackAdjustment 0
[06/13 17:59:47     15s] Slack adjustment of 0 applied on reg2reg path_group
[06/13 17:59:47     15s] Effort level <high> specified for reg2reg path_group
[06/13 17:59:47     15s] <CMD> setPathGroupOptions in2reg -effortLevel high -slackAdjustment 0
[06/13 17:59:47     15s] Slack adjustment of 0 applied on in2reg path_group
[06/13 17:59:47     15s] Effort level <high> specified for in2reg path_group
[06/13 17:59:47     15s] <CMD> setPathGroupOptions reg2out -effortLevel high -slackAdjustment 0
[06/13 17:59:47     15s] Slack adjustment of 0 applied on reg2out path_group
[06/13 17:59:47     15s] Effort level <high> specified for reg2out path_group
[06/13 17:59:47     15s] <CMD> setPathGroupOptions in2out -effortLevel high -slackAdjustment 0
[06/13 17:59:47     15s] Slack adjustment of 0 applied on in2out path_group
[06/13 17:59:47     15s] Effort level <high> specified for in2out path_group
[06/13 17:59:47     15s] <CMD> setPathGroupOptions reg2gated -effortLevel high -slackAdjustment 0
[06/13 17:59:47     15s] **WARN: (IMPOPT-3602):	The specified path group name reg2gated is not defined.
[06/13 17:59:47     15s] Type 'man IMPOPT-3602' for more detail.
[06/13 17:59:47     15s] Slack adjustment of 0 applied on reg2gated path_group
[06/13 17:59:47     15s] Effort level <high> specified for reg2gated path_group
[06/13 17:59:47     15s] <CMD> setPathGroupOptions in2gated -effortLevel high -slackAdjustment 0
[06/13 17:59:47     15s] **WARN: (IMPOPT-3602):	The specified path group name in2gated is not defined.
[06/13 17:59:47     15s] Type 'man IMPOPT-3602' for more detail.
[06/13 17:59:47     15s] Slack adjustment of 0 applied on in2gated path_group
[06/13 17:59:47     15s] Effort level <high> specified for in2gated path_group
[06/13 17:59:47     15s] <CMD> place_opt_design
[06/13 17:59:47     15s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/13 17:59:47     15s] *** Starting GigaPlace ***
[06/13 17:59:47     15s] **INFO: user set placement options
[06/13 17:59:47     15s] **INFO: user set opt options
[06/13 17:59:47     15s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/13 17:59:47     15s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2073, percentage of missing scan cell = 0.00% (0 / 2073)
[06/13 17:59:47     15s] *** Start deleteBufferTree ***
[06/13 17:59:48     15s] Info: Detect buffers to remove automatically.
[06/13 17:59:48     15s] Analyzing netlist ...
[06/13 17:59:48     15s] Updating netlist
[06/13 17:59:48     15s] AAE DB initialization (MEM=794.09 CPU=0:00:00.1 REAL=0:00:00.0) 
[06/13 17:59:48     16s] Start AAE Lib Loading. (MEM=794.09)
[06/13 17:59:48     16s] End AAE Lib Loading. (MEM=1004.37 CPU=0:00:00.0 Real=0:00:00.0)
[06/13 17:59:48     16s] 
[06/13 17:59:48     16s] *summary: 519 instances (buffers/inverters) removed
[06/13 17:59:48     16s] *** Finish deleteBufferTree (0:00:00.6) ***
[06/13 17:59:48     16s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 17:59:48     16s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 17:59:48     16s] Deleted 0 physical inst  (cell - / prefix -).
[06/13 17:59:48     16s] Did not delete 206 physical insts as they were marked preplaced.
[06/13 17:59:48     16s] No user setting net weight.
[06/13 17:59:48     16s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[06/13 17:59:48     16s] #spOpts: N=250 
[06/13 17:59:48     16s] #std cell=9304 (206 fixed + 9098 movable) #block=0 (0 floating + 0 preplaced)
[06/13 17:59:48     16s] #ioInst=52 #net=9960 #term=32577 #term/net=3.27, #fixedIo=52, #floatIo=0, #fixedPin=43, #floatPin=0
[06/13 17:59:48     16s] stdCell: 9304 single + 0 double + 0 multi
[06/13 17:59:48     16s] Total standard cell length = 95.4338 (mm), area = 1.2406 (mm^2)
[06/13 17:59:48     16s] Core basic site is standard
[06/13 17:59:48     16s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 17:59:48     16s] Apply auto density screen in pre-place stage.
[06/13 17:59:48     16s] Auto density screen increases utilization from 0.687 to 0.687
[06/13 17:59:48     16s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1004.4M
[06/13 17:59:48     16s] Average module density = 0.687.
[06/13 17:59:48     16s] Density for the design = 0.687.
[06/13 17:59:48     16s]        = stdcell_area 67755 sites (1233141 um^2) / alloc_area 98571 sites (1793992 um^2).
[06/13 17:59:48     16s] Pin Density = 0.3291.
[06/13 17:59:48     16s]             = total # of pins 32577 / total area 98983.
[06/13 17:59:48     16s] Initial padding reaches pin density 0.463 for top
[06/13 17:59:48     16s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 1.450
[06/13 17:59:48     16s] Initial padding increases density from 0.687 to 0.950 for top
[06/13 17:59:48     16s] === lastAutoLevel = 8 
[06/13 17:59:48     16s] [adp] 0:1:0:1
[06/13 17:59:48     16s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[06/13 17:59:49     16s] Iteration  1: Total net bbox = 7.939e+04 (3.97e+04 3.97e+04)
[06/13 17:59:49     16s]               Est.  stn bbox = 9.434e+04 (4.63e+04 4.80e+04)
[06/13 17:59:49     16s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 993.9M
[06/13 17:59:49     16s] Iteration  2: Total net bbox = 7.939e+04 (3.97e+04 3.97e+04)
[06/13 17:59:49     16s]               Est.  stn bbox = 9.434e+04 (4.63e+04 4.80e+04)
[06/13 17:59:49     16s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 993.9M
[06/13 17:59:49     16s] exp_mt_sequential is set from setPlaceMode option to 1
[06/13 17:59:49     16s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[06/13 17:59:49     16s] place_exp_mt_interval set to default 32
[06/13 17:59:49     16s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/13 17:59:51     18s] Iteration  3: Total net bbox = 8.374e+04 (4.80e+04 3.57e+04)
[06/13 17:59:51     18s]               Est.  stn bbox = 1.115e+05 (6.26e+04 4.89e+04)
[06/13 17:59:51     18s]               cpu = 0:00:02.1 real = 0:00:02.0 mem = 1013.9M
[06/13 17:59:53     20s] Iteration  4: Total net bbox = 1.320e+05 (5.59e+04 7.60e+04)
[06/13 17:59:53     20s]               Est.  stn bbox = 1.749e+05 (7.34e+04 1.01e+05)
[06/13 17:59:53     20s]               cpu = 0:00:02.0 real = 0:00:02.0 mem = 1013.9M
[06/13 17:59:57     23s] Iteration  5: Total net bbox = 2.812e+05 (1.38e+05 1.43e+05)
[06/13 17:59:57     23s]               Est.  stn bbox = 3.712e+05 (1.82e+05 1.89e+05)
[06/13 17:59:57     23s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 1013.9M
[06/13 18:00:00     26s] Iteration  6: Total net bbox = 3.450e+05 (1.75e+05 1.70e+05)
[06/13 18:00:00     26s]               Est.  stn bbox = 4.501e+05 (2.28e+05 2.23e+05)
[06/13 18:00:00     26s]               cpu = 0:00:03.1 real = 0:00:03.0 mem = 1015.9M
[06/13 18:00:00     26s] Starting Early Global Route rough congestion estimation: mem = 1015.9M
[06/13 18:00:00     26s] (I)       Reading DB...
[06/13 18:00:00     26s] (I)       before initializing RouteDB syMemory usage = 1021.6 MB
[06/13 18:00:00     26s] (I)       congestionReportName   : 
[06/13 18:00:00     26s] (I)       layerRangeFor2DCongestion : 
[06/13 18:00:00     26s] (I)       buildTerm2TermWires    : 1
[06/13 18:00:00     26s] (I)       doTrackAssignment      : 1
[06/13 18:00:00     26s] (I)       dumpBookshelfFiles     : 0
[06/13 18:00:00     26s] (I)       numThreads             : 1
[06/13 18:00:00     26s] (I)       bufferingAwareRouting  : false
[06/13 18:00:00     26s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:00:00     26s] (I)       honorPin               : false
[06/13 18:00:00     26s] (I)       honorPinGuide          : true
[06/13 18:00:00     26s] (I)       honorPartition         : false
[06/13 18:00:00     26s] (I)       allowPartitionCrossover: false
[06/13 18:00:00     26s] (I)       honorSingleEntry       : true
[06/13 18:00:00     26s] (I)       honorSingleEntryStrong : true
[06/13 18:00:00     26s] (I)       handleViaSpacingRule   : false
[06/13 18:00:00     26s] (I)       handleEolSpacingRule   : false
[06/13 18:00:00     26s] (I)       PDConstraint           : none
[06/13 18:00:00     26s] (I)       expBetterNDRHandling   : false
[06/13 18:00:00     26s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:00:00     26s] (I)       routingEffortLevel     : 3
[06/13 18:00:00     26s] (I)       effortLevel            : standard
[06/13 18:00:00     26s] [NR-eGR] minRouteLayer          : 1
[06/13 18:00:00     26s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:00:00     26s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:00:00     26s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:00:00     26s] (I)       numRowsPerGCell        : 7
[06/13 18:00:00     26s] (I)       speedUpLargeDesign     : 0
[06/13 18:00:00     26s] (I)       multiThreadingTA       : 1
[06/13 18:00:00     26s] (I)       blkAwareLayerSwitching : 1
[06/13 18:00:00     26s] (I)       optimizationMode       : false
[06/13 18:00:00     26s] (I)       routeSecondPG          : false
[06/13 18:00:00     26s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:00:00     26s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:00:00     26s] (I)       punchThroughDistance   : 500.00
[06/13 18:00:00     26s] (I)       scenicBound            : 1.15
[06/13 18:00:00     26s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:00:00     26s] (I)       source-to-sink ratio   : 0.00
[06/13 18:00:00     26s] (I)       targetCongestionRatioH : 1.00
[06/13 18:00:00     26s] (I)       targetCongestionRatioV : 1.00
[06/13 18:00:00     26s] (I)       layerCongestionRatio   : 0.70
[06/13 18:00:00     26s] (I)       m1CongestionRatio      : 0.10
[06/13 18:00:00     26s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:00:00     26s] (I)       localRouteEffort       : 1.00
[06/13 18:00:00     26s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:00:00     26s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:00:00     26s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:00:00     26s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:00:00     26s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:00:00     26s] (I)       routeVias              : 
[06/13 18:00:00     26s] (I)       readTROption           : true
[06/13 18:00:00     26s] (I)       extraSpacingFactor     : 1.00
[06/13 18:00:00     26s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:00:00     26s] (I)       routeSelectedNetsOnly  : false
[06/13 18:00:00     26s] (I)       clkNetUseMaxDemand     : false
[06/13 18:00:00     26s] (I)       extraDemandForClocks   : 0
[06/13 18:00:00     26s] (I)       steinerRemoveLayers    : false
[06/13 18:00:00     26s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:00:00     26s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:00:00     26s] (I)       similarTopologyRoutingFast : false
[06/13 18:00:00     26s] (I)       spanningTreeRefinement : false
[06/13 18:00:00     26s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:00:00     26s] (I)       starting read tracks
[06/13 18:00:00     26s] (I)       build grid graph
[06/13 18:00:00     26s] (I)       build grid graph start
[06/13 18:00:00     26s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:00:00     26s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:00:00     26s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:00:00     26s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:00:00     26s] (I)       build grid graph end
[06/13 18:00:00     26s] (I)       numViaLayers=4
[06/13 18:00:00     26s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:00     26s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:00     26s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:00     26s] (I)       end build via table
[06/13 18:00:00     27s] [NR-eGR] numRoutingBlks=0 numInstBlks=62782 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:00:00     27s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:00:00     27s] (I)       readDataFromPlaceDB
[06/13 18:00:00     27s] (I)       Read net information..
[06/13 18:00:00     27s] [NR-eGR] Read numTotalNets=9960  numIgnoredNets=0
[06/13 18:00:00     27s] (I)       Read testcase time = 0.000 seconds
[06/13 18:00:00     27s] 
[06/13 18:00:00     27s] (I)       read default dcut vias
[06/13 18:00:00     27s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:00     27s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:00     27s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:00     27s] (I)       build grid graph start
[06/13 18:00:00     27s] (I)       build grid graph end
[06/13 18:00:00     27s] (I)       Model blockage into capacity
[06/13 18:00:00     27s] (I)       Read numBlocks=704371  numPreroutedWires=0  numCapScreens=0
[06/13 18:00:00     27s] (I)       blocked area on Layer1 : 41448972927500  (867.79%)
[06/13 18:00:00     27s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:00:00     27s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:00:00     27s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:00:00     27s] (I)       Modeling time = 0.040 seconds
[06/13 18:00:00     27s] 
[06/13 18:00:00     27s] (I)       Number of ignored nets = 0
[06/13 18:00:00     27s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:00:00     27s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:00:00     27s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:00:00     27s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:00:00     27s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:00:00     27s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:00:00     27s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:00:00     27s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:00:00     27s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:00:00     27s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:00:00     27s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1059.1 MB
[06/13 18:00:00     27s] (I)       Ndr track 0 does not exist
[06/13 18:00:00     27s] (I)       Layer1  viaCost=200.00
[06/13 18:00:00     27s] (I)       Layer2  viaCost=100.00
[06/13 18:00:00     27s] (I)       Layer3  viaCost=200.00
[06/13 18:00:00     27s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:00:00     27s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:00:00     27s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:00:00     27s] (I)       Site Width          :  1400  (dbu)
[06/13 18:00:00     27s] (I)       Row Height          : 13000  (dbu)
[06/13 18:00:00     27s] (I)       GCell Width         : 91000  (dbu)
[06/13 18:00:00     27s] (I)       GCell Height        : 91000  (dbu)
[06/13 18:00:00     27s] (I)       grid                :    24    24     4
[06/13 18:00:00     27s] (I)       vertical capacity   :     0 91000     0 91000
[06/13 18:00:00     27s] (I)       horizontal capacity : 91000     0 91000     0
[06/13 18:00:00     27s] (I)       Default wire width  :   500   600   600   600
[06/13 18:00:00     27s] (I)       Default wire space  :   450   500   500   600
[06/13 18:00:00     27s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:00:00     27s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:00:00     27s] (I)       Num tracks per GCell: 70.00 65.00 70.00 65.00
[06/13 18:00:00     27s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:00:00     27s] (I)       Num of masks        :     1     1     1     1
[06/13 18:00:00     27s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:00:00     27s] (I)       --------------------------------------------------------
[06/13 18:00:00     27s] 
[06/13 18:00:00     27s] [NR-eGR] ============ Routing rule table ============
[06/13 18:00:00     27s] [NR-eGR] Rule id 0. Nets 9917 
[06/13 18:00:00     27s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:00:00     27s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:00:00     27s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:00     27s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:00     27s] [NR-eGR] ========================================
[06/13 18:00:00     27s] [NR-eGR] 
[06/13 18:00:00     27s] (I)       After initializing earlyGlobalRoute syMemory usage = 1059.1 MB
[06/13 18:00:00     27s] (I)       Loading and dumping file time : 0.11 seconds
[06/13 18:00:00     27s] (I)       ============= Initialization =============
[06/13 18:00:00     27s] (I)       numLocalWires=37209  numGlobalNetBranches=8496  numLocalNetBranches=10124
[06/13 18:00:00     27s] (I)       totalPins=32491  totalGlobalPin=6497 (20.00%)
[06/13 18:00:00     27s] (I)       total 2D Cap : 62952 = (27481 H, 35471 V)
[06/13 18:00:00     27s] (I)       ============  Phase 1a Route ============
[06/13 18:00:00     27s] (I)       Phase 1a runs 0.00 seconds
[06/13 18:00:00     27s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:00:00     27s] (I)       Usage: 4746 = (2352 H, 2394 V) = (8.56% H, 6.75% V) = (2.140e+05um H, 2.179e+05um V)
[06/13 18:00:00     27s] (I)       
[06/13 18:00:00     27s] (I)       ============  Phase 1b Route ============
[06/13 18:00:00     27s] (I)       Usage: 4746 = (2352 H, 2394 V) = (8.56% H, 6.75% V) = (2.140e+05um H, 2.179e+05um V)
[06/13 18:00:00     27s] (I)       
[06/13 18:00:00     27s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/13 18:00:00     27s] 
[06/13 18:00:00     27s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:00:00     27s] Finished Early Global Route rough congestion estimation: mem = 1059.1M
[06/13 18:00:00     27s] earlyGlobalRoute rough estimation gcell size 7 row height
[06/13 18:00:00     27s] Congestion driven padding in post-place stage.
[06/13 18:00:00     27s] Congestion driven padding increases utilization from 0.954 to 0.954
[06/13 18:00:00     27s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1059.1M
[06/13 18:00:00     27s] Global placement CDP skipped at cutLevel 7.
[06/13 18:00:00     27s] Iteration  7: Total net bbox = 3.723e+05 (1.96e+05 1.76e+05)
[06/13 18:00:00     27s]               Est.  stn bbox = 4.775e+05 (2.49e+05 2.28e+05)
[06/13 18:00:00     27s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 1059.1M
[06/13 18:00:00     27s] Iteration  8: Total net bbox = 3.723e+05 (1.96e+05 1.76e+05)
[06/13 18:00:00     27s]               Est.  stn bbox = 4.775e+05 (2.49e+05 2.28e+05)
[06/13 18:00:00     27s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1059.1M
[06/13 18:00:03     29s] Starting Early Global Route rough congestion estimation: mem = 1059.1M
[06/13 18:00:03     29s] (I)       Reading DB...
[06/13 18:00:03     29s] (I)       before initializing RouteDB syMemory usage = 1059.1 MB
[06/13 18:00:03     29s] (I)       congestionReportName   : 
[06/13 18:00:03     29s] (I)       layerRangeFor2DCongestion : 
[06/13 18:00:03     29s] (I)       buildTerm2TermWires    : 1
[06/13 18:00:03     29s] (I)       doTrackAssignment      : 1
[06/13 18:00:03     29s] (I)       dumpBookshelfFiles     : 0
[06/13 18:00:03     29s] (I)       numThreads             : 1
[06/13 18:00:03     29s] (I)       bufferingAwareRouting  : false
[06/13 18:00:03     29s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:00:03     29s] (I)       honorPin               : false
[06/13 18:00:03     29s] (I)       honorPinGuide          : true
[06/13 18:00:03     29s] (I)       honorPartition         : false
[06/13 18:00:03     29s] (I)       allowPartitionCrossover: false
[06/13 18:00:03     29s] (I)       honorSingleEntry       : true
[06/13 18:00:03     29s] (I)       honorSingleEntryStrong : true
[06/13 18:00:03     29s] (I)       handleViaSpacingRule   : false
[06/13 18:00:03     29s] (I)       handleEolSpacingRule   : false
[06/13 18:00:03     29s] (I)       PDConstraint           : none
[06/13 18:00:03     29s] (I)       expBetterNDRHandling   : false
[06/13 18:00:03     29s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:00:03     29s] (I)       routingEffortLevel     : 3
[06/13 18:00:03     29s] (I)       effortLevel            : standard
[06/13 18:00:03     29s] [NR-eGR] minRouteLayer          : 1
[06/13 18:00:03     29s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:00:03     29s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:00:03     29s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:00:03     29s] (I)       numRowsPerGCell        : 4
[06/13 18:00:03     29s] (I)       speedUpLargeDesign     : 0
[06/13 18:00:03     29s] (I)       multiThreadingTA       : 1
[06/13 18:00:03     29s] (I)       blkAwareLayerSwitching : 1
[06/13 18:00:03     29s] (I)       optimizationMode       : false
[06/13 18:00:03     29s] (I)       routeSecondPG          : false
[06/13 18:00:03     29s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:00:03     29s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:00:03     29s] (I)       punchThroughDistance   : 500.00
[06/13 18:00:03     29s] (I)       scenicBound            : 1.15
[06/13 18:00:03     29s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:00:03     29s] (I)       source-to-sink ratio   : 0.00
[06/13 18:00:03     29s] (I)       targetCongestionRatioH : 1.00
[06/13 18:00:03     29s] (I)       targetCongestionRatioV : 1.00
[06/13 18:00:03     29s] (I)       layerCongestionRatio   : 0.70
[06/13 18:00:03     29s] (I)       m1CongestionRatio      : 0.10
[06/13 18:00:03     29s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:00:03     29s] (I)       localRouteEffort       : 1.00
[06/13 18:00:03     29s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:00:03     29s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:00:03     29s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:00:03     29s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:00:03     29s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:00:03     29s] (I)       routeVias              : 
[06/13 18:00:03     29s] (I)       readTROption           : true
[06/13 18:00:03     29s] (I)       extraSpacingFactor     : 1.00
[06/13 18:00:03     29s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:00:03     29s] (I)       routeSelectedNetsOnly  : false
[06/13 18:00:03     29s] (I)       clkNetUseMaxDemand     : false
[06/13 18:00:03     29s] (I)       extraDemandForClocks   : 0
[06/13 18:00:03     29s] (I)       steinerRemoveLayers    : false
[06/13 18:00:03     29s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:00:03     29s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:00:03     29s] (I)       similarTopologyRoutingFast : false
[06/13 18:00:03     29s] (I)       spanningTreeRefinement : false
[06/13 18:00:03     29s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:00:03     29s] (I)       starting read tracks
[06/13 18:00:03     29s] (I)       build grid graph
[06/13 18:00:03     29s] (I)       build grid graph start
[06/13 18:00:03     29s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:00:03     29s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:00:03     29s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:00:03     29s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:00:03     29s] (I)       build grid graph end
[06/13 18:00:03     29s] (I)       numViaLayers=4
[06/13 18:00:03     29s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:03     29s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:03     29s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:03     29s] (I)       end build via table
[06/13 18:00:03     30s] [NR-eGR] numRoutingBlks=0 numInstBlks=62782 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:00:03     30s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:00:03     30s] (I)       readDataFromPlaceDB
[06/13 18:00:03     30s] (I)       Read net information..
[06/13 18:00:03     30s] [NR-eGR] Read numTotalNets=9960  numIgnoredNets=0
[06/13 18:00:03     30s] (I)       Read testcase time = 0.000 seconds
[06/13 18:00:03     30s] 
[06/13 18:00:03     30s] (I)       read default dcut vias
[06/13 18:00:03     30s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:03     30s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:03     30s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:03     30s] (I)       build grid graph start
[06/13 18:00:03     30s] (I)       build grid graph end
[06/13 18:00:03     30s] (I)       Model blockage into capacity
[06/13 18:00:03     30s] (I)       Read numBlocks=704371  numPreroutedWires=0  numCapScreens=0
[06/13 18:00:03     30s] (I)       blocked area on Layer1 : 41448972927500  (867.79%)
[06/13 18:00:03     30s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:00:03     30s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:00:03     30s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:00:03     30s] (I)       Modeling time = 0.040 seconds
[06/13 18:00:03     30s] 
[06/13 18:00:03     30s] (I)       Number of ignored nets = 0
[06/13 18:00:03     30s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:00:03     30s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:00:03     30s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:00:03     30s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:00:03     30s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:00:03     30s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:00:03     30s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:00:03     30s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:00:03     30s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:00:03     30s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:00:03     30s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1079.1 MB
[06/13 18:00:03     30s] (I)       Ndr track 0 does not exist
[06/13 18:00:03     30s] (I)       Layer1  viaCost=200.00
[06/13 18:00:03     30s] (I)       Layer2  viaCost=100.00
[06/13 18:00:03     30s] (I)       Layer3  viaCost=200.00
[06/13 18:00:03     30s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:00:03     30s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:00:03     30s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:00:03     30s] (I)       Site Width          :  1400  (dbu)
[06/13 18:00:03     30s] (I)       Row Height          : 13000  (dbu)
[06/13 18:00:03     30s] (I)       GCell Width         : 52000  (dbu)
[06/13 18:00:03     30s] (I)       GCell Height        : 52000  (dbu)
[06/13 18:00:03     30s] (I)       grid                :    42    42     4
[06/13 18:00:03     30s] (I)       vertical capacity   :     0 52000     0 52000
[06/13 18:00:03     30s] (I)       horizontal capacity : 52000     0 52000     0
[06/13 18:00:03     30s] (I)       Default wire width  :   500   600   600   600
[06/13 18:00:03     30s] (I)       Default wire space  :   450   500   500   600
[06/13 18:00:03     30s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:00:03     30s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:00:03     30s] (I)       Num tracks per GCell: 40.00 37.14 40.00 37.14
[06/13 18:00:03     30s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:00:03     30s] (I)       Num of masks        :     1     1     1     1
[06/13 18:00:03     30s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:00:03     30s] (I)       --------------------------------------------------------
[06/13 18:00:03     30s] 
[06/13 18:00:03     30s] [NR-eGR] ============ Routing rule table ============
[06/13 18:00:03     30s] [NR-eGR] Rule id 0. Nets 9917 
[06/13 18:00:03     30s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:00:03     30s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:00:03     30s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:03     30s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:03     30s] [NR-eGR] ========================================
[06/13 18:00:03     30s] [NR-eGR] 
[06/13 18:00:03     30s] (I)       After initializing earlyGlobalRoute syMemory usage = 1079.1 MB
[06/13 18:00:03     30s] (I)       Loading and dumping file time : 0.11 seconds
[06/13 18:00:03     30s] (I)       ============= Initialization =============
[06/13 18:00:03     30s] (I)       numLocalWires=29973  numGlobalNetBranches=7653  numLocalNetBranches=7340
[06/13 18:00:03     30s] (I)       totalPins=32491  totalGlobalPin=11602 (35.71%)
[06/13 18:00:03     30s] (I)       total 2D Cap : 109178 = (46954 H, 62224 V)
[06/13 18:00:03     30s] (I)       ============  Phase 1a Route ============
[06/13 18:00:03     30s] (I)       Phase 1a runs 0.00 seconds
[06/13 18:00:03     30s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:00:03     30s] (I)       Usage: 9990 = (5272 H, 4718 V) = (11.23% H, 7.58% V) = (2.741e+05um H, 2.453e+05um V)
[06/13 18:00:03     30s] (I)       
[06/13 18:00:03     30s] (I)       ============  Phase 1b Route ============
[06/13 18:00:03     30s] (I)       Usage: 9990 = (5272 H, 4718 V) = (11.23% H, 7.58% V) = (2.741e+05um H, 2.453e+05um V)
[06/13 18:00:03     30s] (I)       
[06/13 18:00:03     30s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[06/13 18:00:03     30s] 
[06/13 18:00:03     30s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:00:03     30s] Finished Early Global Route rough congestion estimation: mem = 1079.1M
[06/13 18:00:03     30s] earlyGlobalRoute rough estimation gcell size 4 row height
[06/13 18:00:03     30s] Congestion driven padding in post-place stage.
[06/13 18:00:03     30s] Congestion driven padding increases utilization from 0.954 to 0.954
[06/13 18:00:03     30s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1079.1M
[06/13 18:00:03     30s] Global placement CDP skipped at cutLevel 9.
[06/13 18:00:03     30s] Iteration  9: Total net bbox = 4.016e+05 (2.14e+05 1.87e+05)
[06/13 18:00:03     30s]               Est.  stn bbox = 5.147e+05 (2.72e+05 2.43e+05)
[06/13 18:00:03     30s]               cpu = 0:00:03.0 real = 0:00:03.0 mem = 1079.1M
[06/13 18:00:03     30s] Iteration 10: Total net bbox = 4.016e+05 (2.14e+05 1.87e+05)
[06/13 18:00:03     30s]               Est.  stn bbox = 5.147e+05 (2.72e+05 2.43e+05)
[06/13 18:00:03     30s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1079.1M
[06/13 18:00:11     38s] Iteration 11: Total net bbox = 4.885e+05 (2.51e+05 2.37e+05)
[06/13 18:00:11     38s]               Est.  stn bbox = 6.043e+05 (3.10e+05 2.94e+05)
[06/13 18:00:11     38s]               cpu = 0:00:08.0 real = 0:00:08.0 mem = 1079.1M
[06/13 18:00:11     38s] Iteration 12: Total net bbox = 4.885e+05 (2.51e+05 2.37e+05)
[06/13 18:00:11     38s]               Est.  stn bbox = 6.043e+05 (3.10e+05 2.94e+05)
[06/13 18:00:11     38s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1079.1M
[06/13 18:00:11     38s] Finished Global Placement (cpu=0:00:22.0, real=0:00:23.0, mem=1079.1M)
[06/13 18:00:11     38s] Solver runtime cpu: 0:00:21.1 real: 0:00:20.9
[06/13 18:00:11     38s] Core Placement runtime cpu: 0:00:21.6 real: 0:00:23.0
[06/13 18:00:11     38s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/13 18:00:11     38s] Type 'man IMPSP-9025' for more detail.
[06/13 18:00:11     38s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:11     38s] Core basic site is standard
[06/13 18:00:11     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:00:11     38s] *** Starting refinePlace (0:00:38.1 mem=1079.1M) ***
[06/13 18:00:11     38s] Total net bbox length = 4.885e+05 (2.515e+05 2.370e+05) (ext = 3.021e+04)
[06/13 18:00:11     38s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:00:11     38s] Starting refinePlace ...
[06/13 18:00:11     38s] default core: bins with density >  0.75 = 18.2 % ( 22 / 121 )
[06/13 18:00:11     38s] Density distribution unevenness ratio = 5.049%
[06/13 18:00:11     38s]   Spread Effort: high, standalone mode, useDDP on.
[06/13 18:00:11     38s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1079.1MB) @(0:00:38.2 - 0:00:38.3).
[06/13 18:00:11     38s] Move report: preRPlace moves 9098 insts, mean move: 4.47 um, max move: 31.06 um
[06/13 18:00:11     38s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[50][2]): (1661.47, 620.61) --> (1652.00, 642.20)
[06/13 18:00:11     38s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/13 18:00:11     38s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:00:11     38s] Placement tweakage begins.
[06/13 18:00:11     38s] wire length = 6.970e+05
[06/13 18:00:12     39s] wire length = 6.558e+05
[06/13 18:00:12     39s] Placement tweakage ends.
[06/13 18:00:12     39s] Move report: tweak moves 2134 insts, mean move: 16.58 um, max move: 124.00 um
[06/13 18:00:12     39s] 	Max move on inst (t_op/U4245): (1247.40, 850.20) --> (1240.40, 733.20)
[06/13 18:00:12     39s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1079.1MB) @(0:00:38.3 - 0:00:39.6).
[06/13 18:00:13     40s] Move report: legalization moves 2962 insts, mean move: 9.81 um, max move: 117.00 um
[06/13 18:00:13     40s] 	Max move on inst (t_op/u_inFIFO/U683): (1747.20, 551.20) --> (1747.20, 434.20)
[06/13 18:00:13     40s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1079.1MB) @(0:00:39.6 - 0:00:40.2).
[06/13 18:00:13     40s] Move report: Detail placement moves 9098 insts, mean move: 9.82 um, max move: 124.19 um
[06/13 18:00:13     40s] 	Max move on inst (t_op/U1715): (1243.03, 732.84) --> (1236.20, 850.20)
[06/13 18:00:13     40s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1079.1MB
[06/13 18:00:13     40s] Statistics of distance of Instance movement in refine placement:
[06/13 18:00:13     40s]   maximum (X+Y) =       124.19 um
[06/13 18:00:13     40s]   inst (t_op/U1715) with max move: (1243.03, 732.842) -> (1236.2, 850.2)
[06/13 18:00:13     40s]   mean    (X+Y) =         9.82 um
[06/13 18:00:13     40s] Total instances flipped for WireLenOpt: 756
[06/13 18:00:13     40s] Summary Report:
[06/13 18:00:13     40s] Instances move: 9098 (out of 9098 movable)
[06/13 18:00:13     40s] Instances flipped: 0
[06/13 18:00:13     40s] Mean displacement: 9.82 um
[06/13 18:00:13     40s] Max displacement: 124.19 um (Instance: t_op/U1715) (1243.03, 732.842) -> (1236.2, 850.2)
[06/13 18:00:13     40s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
[06/13 18:00:13     40s] Total instances moved : 9098
[06/13 18:00:13     40s] Total net bbox length = 4.903e+05 (2.392e+05 2.511e+05) (ext = 3.033e+04)
[06/13 18:00:13     40s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 1079.1MB
[06/13 18:00:13     40s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=1079.1MB) @(0:00:38.1 - 0:00:40.2).
[06/13 18:00:13     40s] *** Finished refinePlace (0:00:40.2 mem=1079.1M) ***
[06/13 18:00:13     40s] *** Finished Initial Placement (cpu=0:00:24.1, real=0:00:25.0, mem=1079.1M) ***
[06/13 18:00:13     40s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:13     40s] Core basic site is standard
[06/13 18:00:13     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:00:13     40s] default core: bins with density >  0.75 = 22.3 % ( 27 / 121 )
[06/13 18:00:13     40s] Density distribution unevenness ratio = 4.859%
[06/13 18:00:13     40s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:00:13     40s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:00:13     40s] Starting congestion repair ...
[06/13 18:00:13     40s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/13 18:00:13     40s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:00:13     40s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:00:13     40s] Starting Early Global Route congestion estimation: mem = 1079.1M
[06/13 18:00:13     40s] (I)       Reading DB...
[06/13 18:00:13     40s] (I)       before initializing RouteDB syMemory usage = 1079.1 MB
[06/13 18:00:13     40s] (I)       congestionReportName   : 
[06/13 18:00:13     40s] (I)       layerRangeFor2DCongestion : 
[06/13 18:00:13     40s] (I)       buildTerm2TermWires    : 1
[06/13 18:00:13     40s] (I)       doTrackAssignment      : 1
[06/13 18:00:13     40s] (I)       dumpBookshelfFiles     : 0
[06/13 18:00:13     40s] (I)       numThreads             : 1
[06/13 18:00:13     40s] (I)       bufferingAwareRouting  : false
[06/13 18:00:13     40s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:00:13     40s] (I)       honorPin               : false
[06/13 18:00:13     40s] (I)       honorPinGuide          : true
[06/13 18:00:13     40s] (I)       honorPartition         : false
[06/13 18:00:13     40s] (I)       allowPartitionCrossover: false
[06/13 18:00:13     40s] (I)       honorSingleEntry       : true
[06/13 18:00:13     40s] (I)       honorSingleEntryStrong : true
[06/13 18:00:13     40s] (I)       handleViaSpacingRule   : false
[06/13 18:00:13     40s] (I)       handleEolSpacingRule   : false
[06/13 18:00:13     40s] (I)       PDConstraint           : none
[06/13 18:00:13     40s] (I)       expBetterNDRHandling   : false
[06/13 18:00:13     40s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:00:13     40s] (I)       routingEffortLevel     : 3
[06/13 18:00:13     40s] (I)       effortLevel            : standard
[06/13 18:00:13     40s] [NR-eGR] minRouteLayer          : 1
[06/13 18:00:13     40s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:00:13     40s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:00:13     40s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:00:13     40s] (I)       numRowsPerGCell        : 1
[06/13 18:00:13     40s] (I)       speedUpLargeDesign     : 0
[06/13 18:00:13     40s] (I)       multiThreadingTA       : 1
[06/13 18:00:13     40s] (I)       blkAwareLayerSwitching : 1
[06/13 18:00:13     40s] (I)       optimizationMode       : false
[06/13 18:00:13     40s] (I)       routeSecondPG          : false
[06/13 18:00:13     40s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:00:13     40s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:00:13     40s] (I)       punchThroughDistance   : 500.00
[06/13 18:00:13     40s] (I)       scenicBound            : 1.15
[06/13 18:00:13     40s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:00:13     40s] (I)       source-to-sink ratio   : 0.00
[06/13 18:00:13     40s] (I)       targetCongestionRatioH : 1.00
[06/13 18:00:13     40s] (I)       targetCongestionRatioV : 1.00
[06/13 18:00:13     40s] (I)       layerCongestionRatio   : 0.70
[06/13 18:00:13     40s] (I)       m1CongestionRatio      : 0.10
[06/13 18:00:13     40s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:00:13     40s] (I)       localRouteEffort       : 1.00
[06/13 18:00:13     40s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:00:13     40s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:00:13     40s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:00:13     40s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:00:13     40s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:00:13     40s] (I)       routeVias              : 
[06/13 18:00:13     40s] (I)       readTROption           : true
[06/13 18:00:13     40s] (I)       extraSpacingFactor     : 1.00
[06/13 18:00:13     40s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:00:13     40s] (I)       routeSelectedNetsOnly  : false
[06/13 18:00:13     40s] (I)       clkNetUseMaxDemand     : false
[06/13 18:00:13     40s] (I)       extraDemandForClocks   : 0
[06/13 18:00:13     40s] (I)       steinerRemoveLayers    : false
[06/13 18:00:13     40s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:00:13     40s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:00:13     40s] (I)       similarTopologyRoutingFast : false
[06/13 18:00:13     40s] (I)       spanningTreeRefinement : false
[06/13 18:00:13     40s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:00:13     40s] (I)       starting read tracks
[06/13 18:00:13     40s] (I)       build grid graph
[06/13 18:00:13     40s] (I)       build grid graph start
[06/13 18:00:13     40s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:00:13     40s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:00:13     40s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:00:13     40s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:00:13     40s] (I)       build grid graph end
[06/13 18:00:13     40s] (I)       numViaLayers=4
[06/13 18:00:13     40s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:13     40s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:13     40s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:13     40s] (I)       end build via table
[06/13 18:00:13     40s] [NR-eGR] numRoutingBlks=0 numInstBlks=62782 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:00:13     40s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:00:13     40s] (I)       readDataFromPlaceDB
[06/13 18:00:13     40s] (I)       Read net information..
[06/13 18:00:13     40s] [NR-eGR] Read numTotalNets=9960  numIgnoredNets=0
[06/13 18:00:13     40s] (I)       Read testcase time = 0.000 seconds
[06/13 18:00:13     40s] 
[06/13 18:00:13     40s] (I)       read default dcut vias
[06/13 18:00:13     40s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:13     40s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:13     40s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:13     40s] (I)       build grid graph start
[06/13 18:00:13     40s] (I)       build grid graph end
[06/13 18:00:13     40s] (I)       Model blockage into capacity
[06/13 18:00:13     40s] (I)       Read numBlocks=704371  numPreroutedWires=0  numCapScreens=0
[06/13 18:00:13     40s] (I)       blocked area on Layer1 : 41448972927500  (867.79%)
[06/13 18:00:13     40s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:00:13     40s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:00:13     40s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:00:13     40s] (I)       Modeling time = 0.040 seconds
[06/13 18:00:13     40s] 
[06/13 18:00:13     40s] (I)       Number of ignored nets = 0
[06/13 18:00:13     40s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:00:13     40s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:00:13     40s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:00:13     40s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:00:13     40s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:00:13     40s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:00:13     40s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:00:13     40s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:00:13     40s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:00:13     40s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:00:13     40s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1079.1 MB
[06/13 18:00:13     40s] (I)       Ndr track 0 does not exist
[06/13 18:00:13     40s] (I)       Layer1  viaCost=200.00
[06/13 18:00:13     40s] (I)       Layer2  viaCost=100.00
[06/13 18:00:13     40s] (I)       Layer3  viaCost=200.00
[06/13 18:00:13     40s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:00:13     40s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:00:13     40s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:00:13     40s] (I)       Site Width          :  1400  (dbu)
[06/13 18:00:13     40s] (I)       Row Height          : 13000  (dbu)
[06/13 18:00:13     40s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:00:13     40s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:00:13     40s] (I)       grid                :   168   168     4
[06/13 18:00:13     40s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:00:13     40s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:00:13     40s] (I)       Default wire width  :   500   600   600   600
[06/13 18:00:13     40s] (I)       Default wire space  :   450   500   500   600
[06/13 18:00:13     40s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:00:13     40s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:00:13     40s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:00:13     40s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:00:13     40s] (I)       Num of masks        :     1     1     1     1
[06/13 18:00:13     40s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:00:13     40s] (I)       --------------------------------------------------------
[06/13 18:00:13     40s] 
[06/13 18:00:13     40s] [NR-eGR] ============ Routing rule table ============
[06/13 18:00:13     40s] [NR-eGR] Rule id 0. Nets 9917 
[06/13 18:00:13     40s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:00:13     40s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:00:13     40s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:13     40s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:13     40s] [NR-eGR] ========================================
[06/13 18:00:13     40s] [NR-eGR] 
[06/13 18:00:13     40s] (I)       After initializing earlyGlobalRoute syMemory usage = 1079.1 MB
[06/13 18:00:13     40s] (I)       Loading and dumping file time : 0.11 seconds
[06/13 18:00:13     40s] (I)       ============= Initialization =============
[06/13 18:00:13     40s] (I)       totalPins=32519  totalGlobalPin=30157 (92.74%)
[06/13 18:00:13     40s] (I)       total 2D Cap : 433516 = (179349 H, 254167 V)
[06/13 18:00:13     40s] [NR-eGR] Layer group 1: route 9917 net(s) in layer range [1, 4]
[06/13 18:00:13     40s] (I)       ============  Phase 1a Route ============
[06/13 18:00:13     40s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:00:13     40s] (I)       Usage: 50574 = (24582 H, 25992 V) = (13.71% H, 10.23% V) = (3.196e+05um H, 3.379e+05um V)
[06/13 18:00:13     40s] (I)       
[06/13 18:00:13     40s] (I)       ============  Phase 1b Route ============
[06/13 18:00:13     40s] (I)       Usage: 50574 = (24582 H, 25992 V) = (13.71% H, 10.23% V) = (3.196e+05um H, 3.379e+05um V)
[06/13 18:00:13     40s] (I)       
[06/13 18:00:13     40s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.574620e+05um
[06/13 18:00:13     40s] (I)       ============  Phase 1c Route ============
[06/13 18:00:13     40s] (I)       Usage: 50574 = (24582 H, 25992 V) = (13.71% H, 10.23% V) = (3.196e+05um H, 3.379e+05um V)
[06/13 18:00:13     40s] (I)       
[06/13 18:00:13     40s] (I)       ============  Phase 1d Route ============
[06/13 18:00:13     40s] (I)       Usage: 50574 = (24582 H, 25992 V) = (13.71% H, 10.23% V) = (3.196e+05um H, 3.379e+05um V)
[06/13 18:00:13     40s] (I)       
[06/13 18:00:13     40s] (I)       ============  Phase 1e Route ============
[06/13 18:00:13     40s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:00:13     40s] (I)       Usage: 50574 = (24582 H, 25992 V) = (13.71% H, 10.23% V) = (3.196e+05um H, 3.379e+05um V)
[06/13 18:00:13     40s] (I)       
[06/13 18:00:13     40s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.574620e+05um
[06/13 18:00:13     40s] [NR-eGR] 
[06/13 18:00:13     40s] (I)       ============  Phase 1l Route ============
[06/13 18:00:13     40s] (I)       Phase 1l runs 0.00 seconds
[06/13 18:00:13     40s] (I)       
[06/13 18:00:13     40s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:00:13     40s] [NR-eGR]                OverCon         OverCon            
[06/13 18:00:13     40s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:00:13     40s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:00:13     40s] [NR-eGR] ---------------------------------------------------
[06/13 18:00:13     40s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:13     40s] [NR-eGR] Layer2      28( 0.19%)       0( 0.00%)   ( 0.19%) 
[06/13 18:00:13     40s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:13     40s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:13     40s] [NR-eGR] ---------------------------------------------------
[06/13 18:00:13     40s] [NR-eGR] Total       28( 0.05%)       0( 0.00%)   ( 0.05%) 
[06/13 18:00:13     40s] [NR-eGR] 
[06/13 18:00:13     40s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/13 18:00:13     40s] (I)       total 2D Cap : 435006 = (180204 H, 254802 V)
[06/13 18:00:13     40s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:00:13     40s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:00:13     40s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1079.1M
[06/13 18:00:13     40s] [hotspot] +------------+---------------+---------------+
[06/13 18:00:13     40s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:00:13     40s] [hotspot] +------------+---------------+---------------+
[06/13 18:00:13     40s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:00:13     40s] [hotspot] +------------+---------------+---------------+
[06/13 18:00:13     40s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:00:13     40s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:00:13     40s] Skipped repairing congestion.
[06/13 18:00:13     40s] Starting Early Global Route wiring: mem = 1079.1M
[06/13 18:00:13     40s] (I)       ============= track Assignment ============
[06/13 18:00:13     40s] (I)       extract Global 3D Wires
[06/13 18:00:13     40s] (I)       Extract Global WL : time=0.01
[06/13 18:00:13     40s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:00:13     40s] (I)       Initialization real time=0.00 seconds
[06/13 18:00:13     40s] (I)       Run Multi-thread track assignment
[06/13 18:00:13     40s] (I)       merging nets...
[06/13 18:00:13     40s] (I)       merging nets done
[06/13 18:00:13     40s] (I)       Kernel real time=0.08 seconds
[06/13 18:00:13     40s] (I)       End Greedy Track Assignment
[06/13 18:00:13     40s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:00:13     40s] [NR-eGR] Layer1(MET1)(H) length: 7.170183e+04um, number of vias: 32002
[06/13 18:00:13     40s] [NR-eGR] Layer2(MET2)(V) length: 3.272752e+05um, number of vias: 20258
[06/13 18:00:13     40s] [NR-eGR] Layer3(MET3)(H) length: 2.646328e+05um, number of vias: 899
[06/13 18:00:13     40s] [NR-eGR] Layer4(MET4)(V) length: 2.429440e+04um, number of vias: 0
[06/13 18:00:13     40s] [NR-eGR] Total length: 6.879042e+05um, number of vias: 53159
[06/13 18:00:13     40s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:00:13     40s] [NR-eGR] Total clock nets wire length: 4.688183e+04um 
[06/13 18:00:13     40s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:00:13     40s] Early Global Route wiring runtime: 0.12 seconds, mem = 1021.5M
[06/13 18:00:13     40s] End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
[06/13 18:00:13     40s] **placeDesign ... cpu = 0: 0:25, real = 0: 0:26, mem = 1021.5M **
[06/13 18:00:14     40s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/13 18:00:14     40s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/13 18:00:14     40s] #spOpts: N=250 
[06/13 18:00:14     40s] Core basic site is standard
[06/13 18:00:14     40s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:00:14     40s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:14     40s] GigaOpt running with 1 threads.
[06/13 18:00:14     40s] Info: 1 threads available for lower-level modules during optimization.
[06/13 18:00:14     40s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:14     40s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:00:14     40s] Summary for sequential cells identification: 
[06/13 18:00:14     40s]   Identified SBFF number: 32
[06/13 18:00:14     40s]   Identified MBFF number: 0
[06/13 18:00:14     40s]   Identified SB Latch number: 0
[06/13 18:00:14     40s]   Identified MB Latch number: 0
[06/13 18:00:14     40s]   Not identified SBFF number: 34
[06/13 18:00:14     40s]   Not identified MBFF number: 0
[06/13 18:00:14     40s]   Not identified SB Latch number: 0
[06/13 18:00:14     40s]   Not identified MB Latch number: 0
[06/13 18:00:14     40s]   Number of sequential cells which are not FFs: 23
[06/13 18:00:14     40s] Creating Cell Server, finished. 
[06/13 18:00:14     40s] 
[06/13 18:00:14     40s] Updating RC grid for preRoute extraction ...
[06/13 18:00:14     40s] Initializing multi-corner capacitance tables ... 
[06/13 18:00:14     40s] Initializing multi-corner resistance tables ...
[06/13 18:00:14     40s] 
[06/13 18:00:14     40s] Creating Lib Analyzer ...
[06/13 18:00:14     40s] 
[06/13 18:00:14     40s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:00:14     40s]   
[06/13 18:00:14     40s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:00:14     40s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:00:14     40s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/13 18:00:14     40s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:00:14     40s] 
[06/13 18:00:16     43s] Creating Lib Analyzer, finished. 
[06/13 18:00:16     43s] Setting timing_disable_library_data_to_data_checks to 'true'.
[06/13 18:00:16     43s] Setting timing_disable_user_data_to_data_checks to 'true'.
[06/13 18:00:16     43s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/13 18:00:16     43s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/13 18:00:16     43s] 			Cell BBC16P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC16P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC16SP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC16SP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC1P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC1P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC24P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC24P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC24SP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC24SP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC4P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC4P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC8P is dont_touch but not dont_use
[06/13 18:00:16     43s] 			Cell BBC8P is dont_touch but not dont_use
[06/13 18:00:16     43s] 	...
[06/13 18:00:16     43s] 	Reporting only the 20 first cells found...
[06/13 18:00:16     43s] 
[06/13 18:00:16     43s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 721.9M, totSessionCpu=0:00:43 **
[06/13 18:00:16     43s] Added -handlePreroute to trialRouteMode
[06/13 18:00:16     43s] *** optDesign -preCTS ***
[06/13 18:00:16     43s] DRC Margin: user margin 0.0; extra margin 0.2
[06/13 18:00:16     43s] Setup Target Slack: user slack 0; extra slack 0.1
[06/13 18:00:16     43s] Hold Target Slack: user slack 0
[06/13 18:00:16     43s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/13 18:00:16     43s] Type 'man IMPOPT-3195' for more detail.
[06/13 18:00:16     43s] Multi-VT timing optimization disabled based on library information.
[06/13 18:00:16     43s] Deleting Cell Server ...
[06/13 18:00:16     43s] Deleting Lib Analyzer.
[06/13 18:00:16     43s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:00:16     43s] Summary for sequential cells identification: 
[06/13 18:00:16     43s]   Identified SBFF number: 32
[06/13 18:00:16     43s]   Identified MBFF number: 0
[06/13 18:00:16     43s]   Identified SB Latch number: 0
[06/13 18:00:16     43s]   Identified MB Latch number: 0
[06/13 18:00:16     43s]   Not identified SBFF number: 34
[06/13 18:00:16     43s]   Not identified MBFF number: 0
[06/13 18:00:16     43s]   Not identified SB Latch number: 0
[06/13 18:00:16     43s]   Not identified MB Latch number: 0
[06/13 18:00:16     43s]   Number of sequential cells which are not FFs: 23
[06/13 18:00:16     43s] Creating Cell Server, finished. 
[06/13 18:00:16     43s] 
[06/13 18:00:16     43s] 
[06/13 18:00:16     43s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:00:16     43s]   
[06/13 18:00:16     43s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:00:16     43s]   Deleting Cell Server ...
[06/13 18:00:16     43s] Start to check current routing status for nets...
[06/13 18:00:16     43s] All nets are already routed correctly.
[06/13 18:00:16     43s] End to check current routing status for nets (mem=1027.6M)
[06/13 18:00:16     43s] Extraction called for design 'top_io' of instances=9356 and nets=10404 using extraction engine 'preRoute' .
[06/13 18:00:16     43s] PreRoute RC Extraction called for design top_io.
[06/13 18:00:16     43s] RC Extraction called in multi-corner(2) mode.
[06/13 18:00:16     43s] RCMode: PreRoute
[06/13 18:00:16     43s]       RC Corner Indexes            0       1   
[06/13 18:00:16     43s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:00:16     43s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:00:16     43s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:00:16     43s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:00:16     43s] Shrink Factor                : 1.00000
[06/13 18:00:16     43s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:00:16     43s] Using capacitance table file ...
[06/13 18:00:16     43s] Updating RC grid for preRoute extraction ...
[06/13 18:00:16     43s] Initializing multi-corner capacitance tables ... 
[06/13 18:00:16     43s] Initializing multi-corner resistance tables ...
[06/13 18:00:16     43s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1021.547M)
[06/13 18:00:16     43s] #################################################################################
[06/13 18:00:16     43s] # Design Stage: PreRoute
[06/13 18:00:16     43s] # Design Name: top_io
[06/13 18:00:16     43s] # Design Mode: 250nm
[06/13 18:00:16     43s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:00:16     43s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:00:16     43s] # Signoff Settings: SI Off 
[06/13 18:00:16     43s] #################################################################################
[06/13 18:00:17     43s] Calculate delays in BcWc mode...
[06/13 18:00:17     43s] Topological Sorting (REAL = 0:00:00.0, MEM = 1057.4M, InitMEM = 1056.0M)
[06/13 18:00:17     43s] Start delay calculation (fullDC) (1 T). (MEM=1057.44)
[06/13 18:00:17     43s] End AAE Lib Interpolated Model. (MEM=1057.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:00:17     44s] First Iteration Infinite Tw... 
[06/13 18:00:18     45s] Total number of fetched objects 11793
[06/13 18:00:18     45s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:00:18     45s] End delay calculation. (MEM=1054.2 CPU=0:00:01.1 REAL=0:00:01.0)
[06/13 18:00:18     45s] End delay calculation (fullDC). (MEM=956.824 CPU=0:00:01.5 REAL=0:00:01.0)
[06/13 18:00:18     45s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 956.8M) ***
[06/13 18:00:18     45s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:45.5 mem=956.8M)
[06/13 18:00:18     45s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|-110.443 |
|           TNS (ns):|-1.21e+05|
|    Violating Paths:|  2817   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     45 (45)      |   -8.447   |     46 (46)      |
|   max_tran     |   1195 (6738)    |  -128.137  |   1743 (7286)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.737%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 753.6M, totSessionCpu=0:00:46 **
[06/13 18:00:18     45s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/13 18:00:18     45s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:00:18     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.6 mem=903.9M
[06/13 18:00:18     45s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:18     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.7 mem=905.9M
[06/13 18:00:18     45s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:00:18     45s] ### Creating PhyDesignMc. totSessionCpu=0:00:45.7 mem=905.9M
[06/13 18:00:18     45s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:18     45s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:45.7 mem=905.9M
[06/13 18:00:18     45s] *** Starting optimizing excluded clock nets MEM= 905.9M) ***
[06/13 18:00:18     45s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 905.9M) ***
[06/13 18:00:18     45s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:00:18     45s] Summary for sequential cells identification: 
[06/13 18:00:18     45s]   Identified SBFF number: 32
[06/13 18:00:18     45s]   Identified MBFF number: 0
[06/13 18:00:18     45s]   Identified SB Latch number: 0
[06/13 18:00:18     45s]   Identified MB Latch number: 0
[06/13 18:00:18     45s]   Not identified SBFF number: 34
[06/13 18:00:18     45s]   Not identified MBFF number: 0
[06/13 18:00:18     45s]   Not identified SB Latch number: 0
[06/13 18:00:18     45s]   Not identified MB Latch number: 0
[06/13 18:00:18     45s]   Number of sequential cells which are not FFs: 23
[06/13 18:00:18     45s] Creating Cell Server, finished. 
[06/13 18:00:18     45s] 
[06/13 18:00:19     45s] 
[06/13 18:00:19     45s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:00:19     45s]   
[06/13 18:00:19     45s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:00:19     45s]   The useful skew maximum allowed delay is: 0.3
[06/13 18:00:19     45s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:00:19     45s] Info: 43 io nets excluded
[06/13 18:00:19     45s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:00:19     46s] ### Creating LA Mngr. totSessionCpu=0:00:46.0 mem=907.9M
[06/13 18:00:21     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.5 mem=927.9M
[06/13 18:00:21     48s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:00:21     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.6 mem=935.9M
[06/13 18:00:21     48s] #spOpts: N=250 
[06/13 18:00:21     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.6 mem=935.9M
[06/13 18:00:21     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.6 mem=935.9M
[06/13 18:00:21     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.6 mem=935.9M
[06/13 18:00:21     48s] 
[06/13 18:00:21     48s] Footprint cell infomation for calculating maxBufDist
[06/13 18:00:21     48s] *info: There are 12 candidate Buffer cells
[06/13 18:00:21     48s] *info: There are 15 candidate Inverter cells
[06/13 18:00:21     48s] 
[06/13 18:00:22     48s] 
[06/13 18:00:22     48s] Creating Lib Analyzer ...
[06/13 18:00:22     48s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:00:22     48s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:00:22     48s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:00:22     48s] 
[06/13 18:00:24     51s] Creating Lib Analyzer, finished. 
[06/13 18:00:24     51s] 
[06/13 18:00:24     51s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:00:24     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.0 mem=1001.5M
[06/13 18:00:24     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.0 mem=1001.5M
[06/13 18:00:24     51s] 
[06/13 18:00:24     51s] Netlist preparation processing... 
[06/13 18:00:24     51s] Removed 0 instance
[06/13 18:00:24     51s] **WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
[06/13 18:00:24     51s] **WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
[06/13 18:00:24     51s] *info: Marking 0 isolation instances dont touch
[06/13 18:00:24     51s] *info: Marking 0 level shifter instances dont touch
[06/13 18:00:24     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.4 mem=982.9M
[06/13 18:00:24     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.4 mem=982.9M
[06/13 18:00:24     51s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:00:24     51s] [NR-eGR] Started earlyGlobalRoute kernel
[06/13 18:00:24     51s] [NR-eGR] Initial Peak syMemory usage = 982.9 MB
[06/13 18:00:24     51s] (I)       Reading DB...
[06/13 18:00:24     51s] (I)       before initializing RouteDB syMemory usage = 989.8 MB
[06/13 18:00:24     51s] (I)       congestionReportName   : 
[06/13 18:00:24     51s] (I)       layerRangeFor2DCongestion : 
[06/13 18:00:24     51s] (I)       buildTerm2TermWires    : 1
[06/13 18:00:24     51s] (I)       doTrackAssignment      : 1
[06/13 18:00:24     51s] (I)       dumpBookshelfFiles     : 0
[06/13 18:00:24     51s] (I)       numThreads             : 1
[06/13 18:00:24     51s] (I)       bufferingAwareRouting  : false
[06/13 18:00:24     51s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:00:24     51s] (I)       honorPin               : false
[06/13 18:00:24     51s] (I)       honorPinGuide          : true
[06/13 18:00:24     51s] (I)       honorPartition         : false
[06/13 18:00:24     51s] (I)       allowPartitionCrossover: false
[06/13 18:00:24     51s] (I)       honorSingleEntry       : true
[06/13 18:00:24     51s] (I)       honorSingleEntryStrong : true
[06/13 18:00:24     51s] (I)       handleViaSpacingRule   : false
[06/13 18:00:24     51s] (I)       handleEolSpacingRule   : false
[06/13 18:00:24     51s] (I)       PDConstraint           : none
[06/13 18:00:24     51s] (I)       expBetterNDRHandling   : false
[06/13 18:00:24     51s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:00:24     51s] (I)       routingEffortLevel     : 3
[06/13 18:00:24     51s] (I)       effortLevel            : standard
[06/13 18:00:24     51s] [NR-eGR] minRouteLayer          : 1
[06/13 18:00:24     51s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:00:24     51s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:00:24     51s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:00:24     51s] (I)       numRowsPerGCell        : 1
[06/13 18:00:24     51s] (I)       speedUpLargeDesign     : 0
[06/13 18:00:24     51s] (I)       multiThreadingTA       : 1
[06/13 18:00:24     51s] (I)       blkAwareLayerSwitching : 1
[06/13 18:00:24     51s] (I)       optimizationMode       : false
[06/13 18:00:24     51s] (I)       routeSecondPG          : false
[06/13 18:00:24     51s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:00:24     51s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:00:24     51s] (I)       punchThroughDistance   : 500.00
[06/13 18:00:24     51s] (I)       scenicBound            : 1.15
[06/13 18:00:24     51s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:00:24     51s] (I)       source-to-sink ratio   : 0.30
[06/13 18:00:24     51s] (I)       targetCongestionRatioH : 1.00
[06/13 18:00:24     51s] (I)       targetCongestionRatioV : 1.00
[06/13 18:00:24     51s] (I)       layerCongestionRatio   : 0.70
[06/13 18:00:24     51s] (I)       m1CongestionRatio      : 0.10
[06/13 18:00:24     51s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:00:24     51s] (I)       localRouteEffort       : 1.00
[06/13 18:00:24     51s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:00:24     51s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:00:24     51s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:00:24     51s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:00:24     51s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:00:24     51s] (I)       routeVias              : 
[06/13 18:00:24     51s] (I)       readTROption           : true
[06/13 18:00:24     51s] (I)       extraSpacingFactor     : 1.00
[06/13 18:00:24     51s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:00:24     51s] (I)       routeSelectedNetsOnly  : false
[06/13 18:00:24     51s] (I)       clkNetUseMaxDemand     : false
[06/13 18:00:24     51s] (I)       extraDemandForClocks   : 0
[06/13 18:00:24     51s] (I)       steinerRemoveLayers    : false
[06/13 18:00:24     51s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:00:24     51s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:00:24     51s] (I)       similarTopologyRoutingFast : false
[06/13 18:00:24     51s] (I)       spanningTreeRefinement : false
[06/13 18:00:24     51s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:00:24     51s] (I)       starting read tracks
[06/13 18:00:24     51s] (I)       build grid graph
[06/13 18:00:24     51s] (I)       build grid graph start
[06/13 18:00:24     51s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:00:24     51s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:00:24     51s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:00:24     51s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:00:24     51s] (I)       build grid graph end
[06/13 18:00:24     51s] (I)       numViaLayers=4
[06/13 18:00:24     51s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:24     51s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:24     51s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:24     51s] (I)       end build via table
[06/13 18:00:24     51s] [NR-eGR] numRoutingBlks=0 numInstBlks=62782 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:00:24     51s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:00:24     51s] (I)       readDataFromPlaceDB
[06/13 18:00:24     51s] (I)       Read net information..
[06/13 18:00:24     51s] [NR-eGR] Read numTotalNets=9960  numIgnoredNets=0
[06/13 18:00:24     51s] (I)       Read testcase time = 0.010 seconds
[06/13 18:00:24     51s] 
[06/13 18:00:24     51s] (I)       read default dcut vias
[06/13 18:00:24     51s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:24     51s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:24     51s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:24     51s] (I)       build grid graph start
[06/13 18:00:24     51s] (I)       build grid graph end
[06/13 18:00:24     51s] (I)       Model blockage into capacity
[06/13 18:00:24     51s] (I)       Read numBlocks=704371  numPreroutedWires=0  numCapScreens=0
[06/13 18:00:24     51s] (I)       blocked area on Layer1 : 41448972927500  (867.79%)
[06/13 18:00:24     51s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:00:24     51s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:00:24     51s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:00:24     51s] (I)       Modeling time = 0.040 seconds
[06/13 18:00:24     51s] 
[06/13 18:00:24     51s] (I)       Number of ignored nets = 0
[06/13 18:00:24     51s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:00:24     51s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:00:24     51s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:00:24     51s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:00:24     51s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:00:24     51s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:00:24     51s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:00:24     51s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:00:24     51s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:00:24     51s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:00:24     51s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1027.3 MB
[06/13 18:00:24     51s] (I)       Ndr track 0 does not exist
[06/13 18:00:24     51s] (I)       Layer1  viaCost=200.00
[06/13 18:00:24     51s] (I)       Layer2  viaCost=100.00
[06/13 18:00:24     51s] (I)       Layer3  viaCost=200.00
[06/13 18:00:24     51s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:00:24     51s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:00:24     51s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:00:24     51s] (I)       Site Width          :  1400  (dbu)
[06/13 18:00:24     51s] (I)       Row Height          : 13000  (dbu)
[06/13 18:00:24     51s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:00:24     51s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:00:24     51s] (I)       grid                :   168   168     4
[06/13 18:00:24     51s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:00:24     51s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:00:24     51s] (I)       Default wire width  :   500   600   600   600
[06/13 18:00:24     51s] (I)       Default wire space  :   450   500   500   600
[06/13 18:00:24     51s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:00:24     51s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:00:24     51s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:00:24     51s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:00:24     51s] (I)       Num of masks        :     1     1     1     1
[06/13 18:00:24     51s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:00:24     51s] (I)       --------------------------------------------------------
[06/13 18:00:24     51s] 
[06/13 18:00:24     51s] [NR-eGR] ============ Routing rule table ============
[06/13 18:00:24     51s] [NR-eGR] Rule id 0. Nets 9917 
[06/13 18:00:24     51s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:00:24     51s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:00:24     51s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:24     51s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:24     51s] [NR-eGR] ========================================
[06/13 18:00:24     51s] [NR-eGR] 
[06/13 18:00:24     51s] (I)       After initializing earlyGlobalRoute syMemory usage = 1027.3 MB
[06/13 18:00:24     51s] (I)       Loading and dumping file time : 0.11 seconds
[06/13 18:00:24     51s] (I)       ============= Initialization =============
[06/13 18:00:24     51s] (I)       totalPins=32519  totalGlobalPin=30157 (92.74%)
[06/13 18:00:24     51s] (I)       total 2D Cap : 433516 = (179349 H, 254167 V)
[06/13 18:00:24     51s] (I)       numBigBoxes = 4
[06/13 18:00:24     51s] [NR-eGR] Layer group 1: route 9917 net(s) in layer range [1, 4]
[06/13 18:00:24     51s] (I)       ============  Phase 1a Route ============
[06/13 18:00:24     51s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:00:24     51s] (I)       Usage: 51445 = (25048 H, 26397 V) = (13.97% H, 10.39% V) = (3.256e+05um H, 3.432e+05um V)
[06/13 18:00:24     51s] (I)       
[06/13 18:00:24     51s] (I)       ============  Phase 1b Route ============
[06/13 18:00:24     51s] (I)       Usage: 51445 = (25048 H, 26397 V) = (13.97% H, 10.39% V) = (3.256e+05um H, 3.432e+05um V)
[06/13 18:00:24     51s] (I)       
[06/13 18:00:24     51s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 6.687850e+05um
[06/13 18:00:24     51s] (I)       ============  Phase 1c Route ============
[06/13 18:00:24     51s] (I)       Usage: 51445 = (25048 H, 26397 V) = (13.97% H, 10.39% V) = (3.256e+05um H, 3.432e+05um V)
[06/13 18:00:24     51s] (I)       
[06/13 18:00:24     51s] (I)       ============  Phase 1d Route ============
[06/13 18:00:24     51s] (I)       Usage: 51445 = (25048 H, 26397 V) = (13.97% H, 10.39% V) = (3.256e+05um H, 3.432e+05um V)
[06/13 18:00:24     51s] (I)       
[06/13 18:00:24     51s] (I)       ============  Phase 1e Route ============
[06/13 18:00:24     51s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:00:24     51s] (I)       Usage: 51445 = (25048 H, 26397 V) = (13.97% H, 10.39% V) = (3.256e+05um H, 3.432e+05um V)
[06/13 18:00:24     51s] (I)       
[06/13 18:00:24     51s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 6.687850e+05um
[06/13 18:00:24     51s] [NR-eGR] 
[06/13 18:00:24     51s] (I)       ============  Phase 1l Route ============
[06/13 18:00:24     51s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:00:24     51s] (I)       
[06/13 18:00:24     51s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:00:24     51s] [NR-eGR]                OverCon         OverCon            
[06/13 18:00:24     51s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:00:24     51s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:00:24     51s] [NR-eGR] ---------------------------------------------------
[06/13 18:00:24     51s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:24     51s] [NR-eGR] Layer2      30( 0.20%)       0( 0.00%)   ( 0.20%) 
[06/13 18:00:24     51s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:24     51s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:24     51s] [NR-eGR] ---------------------------------------------------
[06/13 18:00:24     51s] [NR-eGR] Total       30( 0.06%)       0( 0.00%)   ( 0.06%) 
[06/13 18:00:24     51s] [NR-eGR] 
[06/13 18:00:24     51s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/13 18:00:24     51s] (I)       total 2D Cap : 435006 = (180204 H, 254802 V)
[06/13 18:00:24     51s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:00:24     51s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:00:24     51s] (I)       ============= track Assignment ============
[06/13 18:00:24     51s] (I)       extract Global 3D Wires
[06/13 18:00:24     51s] (I)       Extract Global WL : time=0.00
[06/13 18:00:24     51s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:00:24     51s] (I)       Initialization real time=0.00 seconds
[06/13 18:00:24     51s] (I)       Run Multi-thread track assignment
[06/13 18:00:24     51s] (I)       merging nets...
[06/13 18:00:24     51s] (I)       merging nets done
[06/13 18:00:24     51s] (I)       Kernel real time=0.09 seconds
[06/13 18:00:24     51s] (I)       End Greedy Track Assignment
[06/13 18:00:24     51s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:00:24     51s] [NR-eGR] Layer1(MET1)(H) length: 7.117002e+04um, number of vias: 31977
[06/13 18:00:24     51s] [NR-eGR] Layer2(MET2)(V) length: 3.325892e+05um, number of vias: 20244
[06/13 18:00:24     51s] [NR-eGR] Layer3(MET3)(H) length: 2.719854e+05um, number of vias: 1054
[06/13 18:00:24     51s] [NR-eGR] Layer4(MET4)(V) length: 2.465710e+04um, number of vias: 0
[06/13 18:00:24     51s] [NR-eGR] Total length: 7.004017e+05um, number of vias: 53275
[06/13 18:00:24     51s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:00:24     51s] [NR-eGR] Total clock nets wire length: 4.945122e+04um 
[06/13 18:00:24     51s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:00:25     51s] [NR-eGR] End Peak syMemory usage = 954.1 MB
[06/13 18:00:25     51s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.32 seconds
[06/13 18:00:25     51s] Extraction called for design 'top_io' of instances=9356 and nets=10404 using extraction engine 'preRoute' .
[06/13 18:00:25     51s] PreRoute RC Extraction called for design top_io.
[06/13 18:00:25     51s] RC Extraction called in multi-corner(2) mode.
[06/13 18:00:25     51s] RCMode: PreRoute
[06/13 18:00:25     51s]       RC Corner Indexes            0       1   
[06/13 18:00:25     51s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:00:25     51s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:00:25     51s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:00:25     51s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:00:25     51s] Shrink Factor                : 1.00000
[06/13 18:00:25     51s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:00:25     51s] Using capacitance table file ...
[06/13 18:00:25     51s] Updating RC grid for preRoute extraction ...
[06/13 18:00:25     51s] Initializing multi-corner capacitance tables ... 
[06/13 18:00:25     51s] Initializing multi-corner resistance tables ...
[06/13 18:00:25     51s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 954.145M)
[06/13 18:00:25     51s] #################################################################################
[06/13 18:00:25     51s] # Design Stage: PreRoute
[06/13 18:00:25     51s] # Design Name: top_io
[06/13 18:00:25     51s] # Design Mode: 250nm
[06/13 18:00:25     51s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:00:25     51s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:00:25     51s] # Signoff Settings: SI Off 
[06/13 18:00:25     51s] #################################################################################
[06/13 18:00:25     51s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:00:25     51s] Calculate delays in BcWc mode...
[06/13 18:00:25     52s] Topological Sorting (REAL = 0:00:00.0, MEM = 984.5M, InitMEM = 983.1M)
[06/13 18:00:25     52s] Start delay calculation (fullDC) (1 T). (MEM=984.512)
[06/13 18:00:25     52s] End AAE Lib Interpolated Model. (MEM=984.645 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:00:26     53s] Total number of fetched objects 11793
[06/13 18:00:26     53s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:00:26     53s] End delay calculation. (MEM=1012.61 CPU=0:00:01.1 REAL=0:00:01.0)
[06/13 18:00:26     53s] End delay calculation (fullDC). (MEM=1012.61 CPU=0:00:01.2 REAL=0:00:01.0)
[06/13 18:00:26     53s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1012.6M) ***
[06/13 18:00:26     53s] Deleting Lib Analyzer.
[06/13 18:00:26     53s] Begin: GigaOpt high fanout net optimization
[06/13 18:00:26     53s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:00:26     53s] Info: 43 io nets excluded
[06/13 18:00:26     53s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:00:26     53s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:00:26     53s] ### Creating PhyDesignMc. totSessionCpu=0:00:53.6 mem=1028.6M
[06/13 18:00:26     53s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:26     53s] Core basic site is standard
[06/13 18:00:26     53s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:00:26     53s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:53.6 mem=1028.6M
[06/13 18:00:26     53s] 
[06/13 18:00:26     53s] Creating Lib Analyzer ...
[06/13 18:00:26     53s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:00:26     53s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:00:26     53s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:00:26     53s] 
[06/13 18:00:29     56s] Creating Lib Analyzer, finished. 
[06/13 18:00:29     56s] 
[06/13 18:00:29     56s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:00:29     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.1 mem=1028.6M
[06/13 18:00:29     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.1 mem=1028.6M
[06/13 18:00:30     57s] +----------+---------+--------+-----------+------------+--------+
[06/13 18:00:30     57s] | Density  | Commits |  WNS   |    TNS    |    Real    |  Mem   |
[06/13 18:00:30     57s] +----------+---------+--------+-----------+------------+--------+
[06/13 18:00:30     57s] |    68.74%|        -|-110.286|-120758.176|   0:00:00.0| 1105.9M|
[06/13 18:00:30     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:00:30     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:00:30     57s] |    68.74%|        -|-110.286|-120758.176|   0:00:00.0| 1105.9M|
[06/13 18:00:30     57s] +----------+---------+--------+-----------+------------+--------+
[06/13 18:00:30     57s] 
[06/13 18:00:30     57s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1105.9M) ***
[06/13 18:00:30     57s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:00:30     57s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:00:30     57s] **** End NDR-Layer Usage Statistics ****
[06/13 18:00:30     57s] End: GigaOpt high fanout net optimization
[06/13 18:00:30     57s] Begin: GigaOpt DRV Optimization
[06/13 18:00:30     57s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:00:30     57s] Info: 43 io nets excluded
[06/13 18:00:30     57s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:00:30     57s] PhyDesignGrid: maxLocalDensity 3.00
[06/13 18:00:30     57s] ### Creating PhyDesignMc. totSessionCpu=0:00:57.1 mem=1086.9M
[06/13 18:00:30     57s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:30     57s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:57.2 mem=1086.9M
[06/13 18:00:30     57s] 
[06/13 18:00:30     57s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:00:30     57s] ### Creating LA Mngr. totSessionCpu=0:00:57.2 mem=1086.9M
[06/13 18:00:30     57s] ### Creating LA Mngr, finished. totSessionCpu=0:00:57.2 mem=1086.9M
[06/13 18:00:31     58s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:00:31     58s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:00:31     58s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:00:31     58s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:00:31     58s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:00:31     58s] Info: violation cost 91841.843750 (cap = 138.450073, tran = 91684.382812, len = 0.000000, fanout load = 0.000000, fanout count = 19.000000, glitch 0.000000)
[06/13 18:00:31     58s] |  2444|  8189|  -130.78|    61|    61|    -8.87|     0|     0|     0|     0|  -110.29|-1.21e+05|       0|       0|       0|  68.74|          |         |
[06/13 18:00:34     61s] Info: violation cost 1.403188 (cap = 0.000000, tran = 1.403188, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:00:34     61s] |     6|    47|    -0.27|     0|     0|     0.00|     0|     0|     0|     0|   -10.42| -3860.83|     141|       3|      94|  69.63| 0:00:03.0|  1122.9M|
[06/13 18:00:34     61s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:00:34     61s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|   -10.42| -3859.48|       0|       0|       6|  69.63| 0:00:00.0|  1122.9M|
[06/13 18:00:34     61s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:00:34     61s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:00:34     61s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:00:34     61s] **** End NDR-Layer Usage Statistics ****
[06/13 18:00:34     61s] 
[06/13 18:00:34     61s] *** Finish DRV Fixing (cpu=0:00:03.2 real=0:00:03.0 mem=1122.9M) ***
[06/13 18:00:34     61s] 
[06/13 18:00:34     61s] End: GigaOpt DRV Optimization
[06/13 18:00:34     61s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/13 18:00:34     61s] **optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 837.3M, totSessionCpu=0:01:01 **
[06/13 18:00:34     61s] Deleting Lib Analyzer.
[06/13 18:00:34     61s] Begin: GigaOpt Global Optimization
[06/13 18:00:34     61s] *info: use new DP (enabled)
[06/13 18:00:34     61s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:00:34     61s] Info: 43 io nets excluded
[06/13 18:00:34     61s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:00:34     61s] PhyDesignGrid: maxLocalDensity 1.20
[06/13 18:00:34     61s] ### Creating PhyDesignMc. totSessionCpu=0:01:01 mem=989.4M
[06/13 18:00:34     61s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:34     61s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:01 mem=989.4M
[06/13 18:00:34     61s] 
[06/13 18:00:34     61s] Creating Lib Analyzer ...
[06/13 18:00:34     61s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:00:34     61s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:00:34     61s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:00:34     61s] 
[06/13 18:00:36     63s] Creating Lib Analyzer, finished. 
[06/13 18:00:36     63s] 
[06/13 18:00:36     63s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:00:36     63s] ### Creating LA Mngr. totSessionCpu=0:01:03 mem=989.4M
[06/13 18:00:36     63s] ### Creating LA Mngr, finished. totSessionCpu=0:01:03 mem=989.4M
[06/13 18:00:39     66s] *info: 43 io nets excluded
[06/13 18:00:39     66s] *info: 2 clock nets excluded
[06/13 18:00:39     66s] *info: 7 special nets excluded.
[06/13 18:00:39     66s] *info: 438 no-driver nets excluded.
[06/13 18:00:40     67s] ** GigaOpt Global Opt WNS Slack -10.419  TNS Slack -3859.478 
[06/13 18:00:40     67s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:00:40     67s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:00:40     67s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:00:40     67s] | -10.419|-3859.478|    69.63%|   0:00:00.0| 1139.9M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:00:43     70s] |  -9.752|-2142.691|    69.83%|   0:00:03.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:43     70s] |  -9.752|-1357.438|    69.91%|   0:00:00.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:44     70s] |  -9.752|-1357.438|    69.91%|   0:00:01.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:45     72s] |  -8.639| -830.738|    70.16%|   0:00:01.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:46     73s] |  -8.490| -806.920|    70.24%|   0:00:01.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:46     73s] |  -8.490| -806.847|    70.24%|   0:00:00.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:46     73s] |  -8.490| -806.847|    70.24%|   0:00:00.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:47     73s] |  -8.312| -775.823|    70.38%|   0:00:01.0| 1171.8M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:48     75s] |  -8.211| -961.103|    70.45%|   0:00:01.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:48     75s] |  -8.211| -760.200|    70.46%|   0:00:00.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:48     75s] |  -8.211| -760.200|    70.46%|   0:00:00.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:49     75s] |  -8.088| -748.822|    70.64%|   0:00:01.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:49     76s] |  -8.088| -748.822|    70.64%|   0:00:00.0| 1190.9M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:00:49     76s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:00:49     76s] 
[06/13 18:00:49     76s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:08.7 real=0:00:09.0 mem=1190.9M) ***
[06/13 18:00:49     76s] 
[06/13 18:00:49     76s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.7 real=0:00:09.0 mem=1190.9M) ***
[06/13 18:00:49     76s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:00:49     76s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:00:49     76s] **** End NDR-Layer Usage Statistics ****
[06/13 18:00:49     76s] ** GigaOpt Global Opt End WNS Slack -8.088  TNS Slack -748.822 
[06/13 18:00:49     76s] End: GigaOpt Global Optimization
[06/13 18:00:49     76s] 
[06/13 18:00:49     76s] Active setup views:
[06/13 18:00:49     76s]  setup_func_max
[06/13 18:00:49     76s]   Dominating endpoints: 0
[06/13 18:00:49     76s]   Dominating TNS: -0.000
[06/13 18:00:49     76s] 
[06/13 18:00:49     76s] *** Timing NOT met, worst failing slack is -8.088
[06/13 18:00:49     76s] *** Check timing (0:00:00.0)
[06/13 18:00:49     76s] Deleting Lib Analyzer.
[06/13 18:00:49     76s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:00:49     76s] Info: 43 io nets excluded
[06/13 18:00:49     76s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:00:49     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=1030.7M
[06/13 18:00:49     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=1030.7M
[06/13 18:00:49     76s] Begin: Area Reclaim Optimization
[06/13 18:00:49     76s] 
[06/13 18:00:49     76s] Creating Lib Analyzer ...
[06/13 18:00:49     76s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:00:49     76s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:00:49     76s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:00:49     76s] 
[06/13 18:00:51     78s] Creating Lib Analyzer, finished. 
[06/13 18:00:51     78s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:00:51     78s] ### Creating PhyDesignMc. totSessionCpu=0:01:18 mem=1168.3M
[06/13 18:00:51     78s] #spOpts: N=250 mergeVia=F 
[06/13 18:00:51     78s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:18 mem=1168.3M
[06/13 18:00:51     78s] 
[06/13 18:00:51     78s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:00:51     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=1168.3M
[06/13 18:00:51     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=1168.3M
[06/13 18:00:51     78s] Reclaim Optimization WNS Slack -8.088  TNS Slack -748.822 Density 70.64
[06/13 18:00:51     78s] +----------+---------+--------+--------+------------+--------+
[06/13 18:00:51     78s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:00:51     78s] +----------+---------+--------+--------+------------+--------+
[06/13 18:00:51     78s] |    70.64%|        -|  -8.088|-748.822|   0:00:00.0| 1168.3M|
[06/13 18:00:52     79s] |    70.64%|        3|  -8.087|-747.914|   0:00:01.0| 1172.3M|
[06/13 18:00:52     79s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:00:52     79s] |    70.64%|        0|  -8.087|-747.914|   0:00:00.0| 1172.3M|
[06/13 18:00:52     79s] |    70.61%|        8|  -8.087|-747.727|   0:00:00.0| 1172.3M|
[06/13 18:00:53     79s] |    70.61%|        0|  -8.087|-747.727|   0:00:01.0| 1172.3M|
[06/13 18:00:54     80s] |    70.51%|       71|  -8.081|-747.996|   0:00:01.0| 1172.3M|
[06/13 18:00:54     80s] |    70.50%|        2|  -8.081|-747.996|   0:00:00.0| 1172.3M|
[06/13 18:00:54     80s] |    70.50%|        0|  -8.081|-747.996|   0:00:00.0| 1172.3M|
[06/13 18:00:54     80s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:00:54     80s] |    70.50%|        0|  -8.081|-747.996|   0:00:00.0| 1172.3M|
[06/13 18:00:54     80s] +----------+---------+--------+--------+------------+--------+
[06/13 18:00:54     80s] Reclaim Optimization End WNS Slack -8.081  TNS Slack -747.996 Density 70.50
[06/13 18:00:54     80s] 
[06/13 18:00:54     80s] ** Summary: Restruct = 3 Buffer Deletion = 3 Declone = 5 Resize = 66 **
[06/13 18:00:54     80s] --------------------------------------------------------------
[06/13 18:00:54     80s] |                                   | Total     | Sequential |
[06/13 18:00:54     80s] --------------------------------------------------------------
[06/13 18:00:54     80s] | Num insts resized                 |      64  |       0    |
[06/13 18:00:54     80s] | Num insts undone                  |       7  |       0    |
[06/13 18:00:54     80s] | Num insts Downsized               |      64  |       0    |
[06/13 18:00:54     80s] | Num insts Samesized               |       0  |       0    |
[06/13 18:00:54     80s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:00:54     80s] | Num multiple commits+uncommits    |       2  |       -    |
[06/13 18:00:54     80s] --------------------------------------------------------------
[06/13 18:00:54     80s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:00:54     80s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:00:54     80s] **** End NDR-Layer Usage Statistics ****
[06/13 18:00:54     80s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.6) (real = 0:00:05.0) **
[06/13 18:00:54     80s] Executing incremental physical updates
[06/13 18:00:54     80s] Executing incremental physical updates
[06/13 18:00:54     80s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1038.79M, totSessionCpu=0:01:21).
[06/13 18:00:54     80s] **INFO: Flow update: Design is easy to close.
[06/13 18:00:54     80s] setup target slack: 0.1
[06/13 18:00:54     80s] extra slack: 0.1
[06/13 18:00:54     80s] std delay: 0.1417
[06/13 18:00:54     80s] real setup target slack: 0.1417
[06/13 18:00:54     80s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:00:54     80s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=1038.8M
[06/13 18:00:54     80s] #spOpts: N=250 
[06/13 18:00:54     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=1038.8M
[06/13 18:00:54     81s] incrSKP preserve mode is on...
[06/13 18:00:54     81s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:00:54     81s] [NR-eGR] Started earlyGlobalRoute kernel
[06/13 18:00:54     81s] [NR-eGR] Initial Peak syMemory usage = 1038.8 MB
[06/13 18:00:54     81s] (I)       Reading DB...
[06/13 18:00:54     81s] (I)       before initializing RouteDB syMemory usage = 1045.9 MB
[06/13 18:00:54     81s] (I)       congestionReportName   : 
[06/13 18:00:54     81s] (I)       layerRangeFor2DCongestion : 
[06/13 18:00:54     81s] (I)       buildTerm2TermWires    : 0
[06/13 18:00:54     81s] (I)       doTrackAssignment      : 1
[06/13 18:00:54     81s] (I)       dumpBookshelfFiles     : 0
[06/13 18:00:54     81s] (I)       numThreads             : 1
[06/13 18:00:54     81s] (I)       bufferingAwareRouting  : false
[06/13 18:00:54     81s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:00:54     81s] (I)       honorPin               : false
[06/13 18:00:54     81s] (I)       honorPinGuide          : true
[06/13 18:00:54     81s] (I)       honorPartition         : false
[06/13 18:00:54     81s] (I)       allowPartitionCrossover: false
[06/13 18:00:54     81s] (I)       honorSingleEntry       : true
[06/13 18:00:54     81s] (I)       honorSingleEntryStrong : true
[06/13 18:00:54     81s] (I)       handleViaSpacingRule   : false
[06/13 18:00:54     81s] (I)       handleEolSpacingRule   : false
[06/13 18:00:54     81s] (I)       PDConstraint           : none
[06/13 18:00:54     81s] (I)       expBetterNDRHandling   : false
[06/13 18:00:54     81s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:00:54     81s] (I)       routingEffortLevel     : 3
[06/13 18:00:54     81s] (I)       effortLevel            : standard
[06/13 18:00:54     81s] [NR-eGR] minRouteLayer          : 1
[06/13 18:00:54     81s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:00:54     81s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:00:54     81s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:00:54     81s] (I)       numRowsPerGCell        : 1
[06/13 18:00:54     81s] (I)       speedUpLargeDesign     : 0
[06/13 18:00:54     81s] (I)       multiThreadingTA       : 1
[06/13 18:00:54     81s] (I)       blkAwareLayerSwitching : 1
[06/13 18:00:54     81s] (I)       optimizationMode       : false
[06/13 18:00:54     81s] (I)       routeSecondPG          : false
[06/13 18:00:54     81s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:00:54     81s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:00:54     81s] (I)       punchThroughDistance   : 500.00
[06/13 18:00:54     81s] (I)       scenicBound            : 1.15
[06/13 18:00:54     81s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:00:54     81s] (I)       source-to-sink ratio   : 0.00
[06/13 18:00:54     81s] (I)       targetCongestionRatioH : 1.00
[06/13 18:00:54     81s] (I)       targetCongestionRatioV : 1.00
[06/13 18:00:54     81s] (I)       layerCongestionRatio   : 0.70
[06/13 18:00:54     81s] (I)       m1CongestionRatio      : 0.10
[06/13 18:00:54     81s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:00:54     81s] (I)       localRouteEffort       : 1.00
[06/13 18:00:54     81s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:00:54     81s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:00:54     81s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:00:54     81s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:00:54     81s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:00:54     81s] (I)       routeVias              : 
[06/13 18:00:54     81s] (I)       readTROption           : true
[06/13 18:00:54     81s] (I)       extraSpacingFactor     : 1.00
[06/13 18:00:54     81s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:00:54     81s] (I)       routeSelectedNetsOnly  : false
[06/13 18:00:54     81s] (I)       clkNetUseMaxDemand     : false
[06/13 18:00:54     81s] (I)       extraDemandForClocks   : 0
[06/13 18:00:54     81s] (I)       steinerRemoveLayers    : false
[06/13 18:00:54     81s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:00:54     81s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:00:54     81s] (I)       similarTopologyRoutingFast : false
[06/13 18:00:54     81s] (I)       spanningTreeRefinement : false
[06/13 18:00:54     81s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:00:54     81s] (I)       starting read tracks
[06/13 18:00:54     81s] (I)       build grid graph
[06/13 18:00:54     81s] (I)       build grid graph start
[06/13 18:00:54     81s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:00:54     81s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:00:54     81s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:00:54     81s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:00:54     81s] (I)       build grid graph end
[06/13 18:00:54     81s] (I)       numViaLayers=4
[06/13 18:00:54     81s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:54     81s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:54     81s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:54     81s] (I)       end build via table
[06/13 18:00:54     81s] [NR-eGR] numRoutingBlks=0 numInstBlks=63811 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:00:54     81s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:00:54     81s] (I)       readDataFromPlaceDB
[06/13 18:00:54     81s] (I)       Read net information..
[06/13 18:00:54     81s] [NR-eGR] Read numTotalNets=10167  numIgnoredNets=0
[06/13 18:00:54     81s] (I)       Read testcase time = 0.010 seconds
[06/13 18:00:54     81s] 
[06/13 18:00:54     81s] (I)       read default dcut vias
[06/13 18:00:54     81s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:00:54     81s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:00:54     81s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:00:54     81s] (I)       build grid graph start
[06/13 18:00:54     81s] (I)       build grid graph end
[06/13 18:00:54     81s] (I)       Model blockage into capacity
[06/13 18:00:54     81s] (I)       Read numBlocks=717624  numPreroutedWires=0  numCapScreens=0
[06/13 18:00:54     81s] (I)       blocked area on Layer1 : 42138878739375  (882.23%)
[06/13 18:00:54     81s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:00:54     81s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:00:54     81s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:00:54     81s] (I)       Modeling time = 0.040 seconds
[06/13 18:00:54     81s] 
[06/13 18:00:54     81s] (I)       Number of ignored nets = 0
[06/13 18:00:54     81s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:00:54     81s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:00:54     81s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:00:54     81s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:00:54     81s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:00:54     81s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:00:54     81s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:00:54     81s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:00:54     81s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:00:54     81s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:00:54     81s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1083.4 MB
[06/13 18:00:54     81s] (I)       Ndr track 0 does not exist
[06/13 18:00:54     81s] (I)       Layer1  viaCost=200.00
[06/13 18:00:54     81s] (I)       Layer2  viaCost=100.00
[06/13 18:00:54     81s] (I)       Layer3  viaCost=200.00
[06/13 18:00:54     81s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:00:54     81s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:00:54     81s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:00:54     81s] (I)       Site Width          :  1400  (dbu)
[06/13 18:00:54     81s] (I)       Row Height          : 13000  (dbu)
[06/13 18:00:54     81s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:00:54     81s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:00:54     81s] (I)       grid                :   168   168     4
[06/13 18:00:54     81s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:00:54     81s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:00:54     81s] (I)       Default wire width  :   500   600   600   600
[06/13 18:00:54     81s] (I)       Default wire space  :   450   500   500   600
[06/13 18:00:54     81s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:00:54     81s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:00:54     81s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:00:54     81s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:00:54     81s] (I)       Num of masks        :     1     1     1     1
[06/13 18:00:54     81s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:00:54     81s] (I)       --------------------------------------------------------
[06/13 18:00:54     81s] 
[06/13 18:00:54     81s] [NR-eGR] ============ Routing rule table ============
[06/13 18:00:54     81s] [NR-eGR] Rule id 0. Nets 10089 
[06/13 18:00:54     81s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:00:54     81s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:00:54     81s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:54     81s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:00:54     81s] [NR-eGR] ========================================
[06/13 18:00:54     81s] [NR-eGR] 
[06/13 18:00:54     81s] (I)       After initializing earlyGlobalRoute syMemory usage = 1083.4 MB
[06/13 18:00:54     81s] (I)       Loading and dumping file time : 0.12 seconds
[06/13 18:00:54     81s] (I)       ============= Initialization =============
[06/13 18:00:54     81s] (I)       totalPins=32857  totalGlobalPin=30334 (92.32%)
[06/13 18:00:54     81s] (I)       total 2D Cap : 433507 = (179340 H, 254167 V)
[06/13 18:00:54     81s] [NR-eGR] Layer group 1: route 10089 net(s) in layer range [1, 4]
[06/13 18:00:54     81s] (I)       ============  Phase 1a Route ============
[06/13 18:00:54     81s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:00:54     81s] (I)       Usage: 51244 = (24905 H, 26339 V) = (13.89% H, 10.36% V) = (3.238e+05um H, 3.424e+05um V)
[06/13 18:00:54     81s] (I)       
[06/13 18:00:54     81s] (I)       ============  Phase 1b Route ============
[06/13 18:00:54     81s] (I)       Usage: 51244 = (24905 H, 26339 V) = (13.89% H, 10.36% V) = (3.238e+05um H, 3.424e+05um V)
[06/13 18:00:54     81s] (I)       
[06/13 18:00:54     81s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.661720e+05um
[06/13 18:00:54     81s] (I)       ============  Phase 1c Route ============
[06/13 18:00:54     81s] (I)       Usage: 51244 = (24905 H, 26339 V) = (13.89% H, 10.36% V) = (3.238e+05um H, 3.424e+05um V)
[06/13 18:00:54     81s] (I)       
[06/13 18:00:54     81s] (I)       ============  Phase 1d Route ============
[06/13 18:00:54     81s] (I)       Usage: 51244 = (24905 H, 26339 V) = (13.89% H, 10.36% V) = (3.238e+05um H, 3.424e+05um V)
[06/13 18:00:54     81s] (I)       
[06/13 18:00:54     81s] (I)       ============  Phase 1e Route ============
[06/13 18:00:54     81s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:00:54     81s] (I)       Usage: 51244 = (24905 H, 26339 V) = (13.89% H, 10.36% V) = (3.238e+05um H, 3.424e+05um V)
[06/13 18:00:54     81s] (I)       
[06/13 18:00:54     81s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.661720e+05um
[06/13 18:00:54     81s] [NR-eGR] 
[06/13 18:00:54     81s] (I)       ============  Phase 1l Route ============
[06/13 18:00:54     81s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:00:54     81s] (I)       
[06/13 18:00:54     81s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:00:54     81s] [NR-eGR]                OverCon         OverCon            
[06/13 18:00:54     81s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:00:54     81s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:00:54     81s] [NR-eGR] ---------------------------------------------------
[06/13 18:00:54     81s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:54     81s] [NR-eGR] Layer2      28( 0.19%)       0( 0.00%)   ( 0.19%) 
[06/13 18:00:54     81s] [NR-eGR] Layer3       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:54     81s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:00:54     81s] [NR-eGR] ---------------------------------------------------
[06/13 18:00:54     81s] [NR-eGR] Total       28( 0.05%)       0( 0.00%)   ( 0.05%) 
[06/13 18:00:54     81s] [NR-eGR] 
[06/13 18:00:54     81s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/13 18:00:54     81s] (I)       total 2D Cap : 434996 = (180194 H, 254802 V)
[06/13 18:00:54     81s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:00:54     81s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:00:54     81s] [NR-eGR] End Peak syMemory usage = 1083.4 MB
[06/13 18:00:54     81s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.16 seconds
[06/13 18:00:54     81s] [hotspot] +------------+---------------+---------------+
[06/13 18:00:54     81s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:00:54     81s] [hotspot] +------------+---------------+---------------+
[06/13 18:00:54     81s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:00:54     81s] [hotspot] +------------+---------------+---------------+
[06/13 18:00:54     81s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:00:54     81s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:00:54     81s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:00:54     81s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:00:54     81s] #spOpts: N=250 
[06/13 18:00:54     81s] Apply auto density screen in post-place stage.
[06/13 18:00:54     81s] Auto density screen increases utilization from 0.705 to 0.705
[06/13 18:00:54     81s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1083.4M
[06/13 18:00:54     81s] *** Starting refinePlace (0:01:21 mem=1083.4M) ***
[06/13 18:00:54     81s] Total net bbox length = 5.335e+05 (2.599e+05 2.736e+05) (ext = 3.015e+04)
[06/13 18:00:54     81s] default core: bins with density >  0.75 = 31.4 % ( 38 / 121 )
[06/13 18:00:54     81s] Density distribution unevenness ratio = 5.129%
[06/13 18:00:54     81s] RPlace IncrNP: Rollback Lev = -5
[06/13 18:00:54     81s] RPlace: Density =0.948276, incremental np is triggered.
[06/13 18:00:54     81s] incr SKP is on..., with optDC mode
[06/13 18:00:54     81s] total jobs 2830
[06/13 18:00:54     81s] multi thread init TemplateIndex for each ta. thread num 1
[06/13 18:00:54     81s] Wait...
[06/13 18:00:54     81s] (cpu=0:00:00.2 mem=1083.4M) ***
[06/13 18:00:54     81s] total jobs 0 -> 1740
[06/13 18:00:54     81s] multi thread init TemplateIndex for each ta. thread num 1
[06/13 18:00:54     81s] finished multi-thread init
[06/13 18:00:54     81s] *** Build Virtual Sizing Timing Model
[06/13 18:00:54     81s] (cpu=0:00:00.3 mem=1083.4M) ***
[06/13 18:00:55     82s] Persistent padding is off here.
[06/13 18:00:55     82s] Congestion driven padding in post-place stage.
[06/13 18:00:55     82s] Congestion driven padding increases utilization from 0.920 to 0.923
[06/13 18:00:55     82s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1083.4M
[06/13 18:00:55     82s] limitMaxMove 0, priorityInstMaxMove -1
[06/13 18:00:55     82s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:00:55     82s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/13 18:00:55     82s] No instances found in the vector
[06/13 18:00:55     82s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1083.4M, DRC: 0)
[06/13 18:00:55     82s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:01:00     87s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/13 18:01:00     87s] No instances found in the vector
[06/13 18:01:00     87s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1083.4M, DRC: 0)
[06/13 18:01:00     87s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:01:10     97s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/13 18:01:10     97s] No instances found in the vector
[06/13 18:01:10     97s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1083.4M, DRC: 0)
[06/13 18:01:10     97s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:01:21    107s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/13 18:01:21    107s] No instances found in the vector
[06/13 18:01:21    107s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1083.4M, DRC: 0)
[06/13 18:01:21    107s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:01:33    120s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/13 18:01:33    120s] No instances found in the vector
[06/13 18:01:33    120s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1083.4M, DRC: 0)
[06/13 18:01:33    120s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:01:39    125s] default core: bins with density >  0.75 = 36.4 % ( 44 / 121 )
[06/13 18:01:39    125s] Density distribution unevenness ratio = 5.717%
[06/13 18:01:39    125s] RPlace postIncrNP: Density = 0.948276 -> 0.892473.
[06/13 18:01:39    125s] RPlace postIncrNP Info: Density distribution changes:
[06/13 18:01:39    125s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:01:39    125s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:01:39    125s] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:01:39    125s] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:01:39    125s] [0.90 - 0.95] :	 1 (0.83%) -> 0 (0.00%)
[06/13 18:01:39    125s] [0.85 - 0.90] :	 6 (4.96%) -> 6 (4.96%)
[06/13 18:01:39    125s] [0.80 - 0.85] :	 11 (9.09%) -> 19 (15.70%)
[06/13 18:01:39    125s] [CPU] RefinePlace/IncrNP (cpu=0:00:44.5, real=0:00:45.0, mem=1083.4MB) @(0:01:21 - 0:02:06).
[06/13 18:01:39    125s] Move report: incrNP moves 9267 insts, mean move: 53.02 um, max move: 1408.40 um
[06/13 18:01:39    125s] 	Max move on inst (t_op/FE_OFC268_inReset_P): (511.00, 1747.20) --> (1009.40, 837.20)
[06/13 18:01:39    125s] Move report: Timing Driven Placement moves 9267 insts, mean move: 53.02 um, max move: 1408.40 um
[06/13 18:01:39    125s] 	Max move on inst (t_op/FE_OFC268_inReset_P): (511.00, 1747.20) --> (1009.40, 837.20)
[06/13 18:01:39    125s] 	Runtime: CPU: 0:00:44.5 REAL: 0:00:45.0 MEM: 1083.4MB
[06/13 18:01:39    125s] Starting refinePlace ...
[06/13 18:01:39    125s] default core: bins with density >  0.75 = 33.1 % ( 40 / 121 )
[06/13 18:01:39    125s] Density distribution unevenness ratio = 5.460%
[06/13 18:01:39    125s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:01:39    125s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1083.4MB) @(0:02:06 - 0:02:06).
[06/13 18:01:39    125s] Move report: preRPlace moves 2546 insts, mean move: 4.81 um, max move: 24.20 um
[06/13 18:01:39    125s] 	Max move on inst (t_op/u_cordic/mycordic/r144/U1_4): (726.60, 902.20) --> (715.40, 889.20)
[06/13 18:01:39    125s] 	Length: 15 sites, height: 1 rows, site name: standard, cell type: ADD32
[06/13 18:01:39    125s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:01:39    125s] Placement tweakage begins.
[06/13 18:01:39    126s] wire length = 7.357e+05
[06/13 18:01:39    126s] wire length = 6.878e+05
[06/13 18:01:39    126s] Placement tweakage ends.
[06/13 18:01:39    126s] Move report: tweak moves 2055 insts, mean move: 11.95 um, max move: 89.60 um
[06/13 18:01:39    126s] 	Max move on inst (t_op/FE_OFC109_n1844): (1709.40, 720.20) --> (1619.80, 720.20)
[06/13 18:01:39    126s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.8, real=0:00:00.0, mem=1083.4MB) @(0:02:06 - 0:02:07).
[06/13 18:01:40    127s] Move report: legalization moves 3047 insts, mean move: 10.55 um, max move: 126.40 um
[06/13 18:01:40    127s] 	Max move on inst (t_op/u_inFIFO/U650): (1723.40, 577.20) --> (1610.00, 564.20)
[06/13 18:01:40    127s] [CPU] RefinePlace/Legalization (cpu=0:00:00.6, real=0:00:01.0, mem=1083.4MB) @(0:02:07 - 0:02:07).
[06/13 18:01:40    127s] Move report: Detail placement moves 5290 insts, mean move: 11.04 um, max move: 118.00 um
[06/13 18:01:40    127s] 	Max move on inst (t_op/u_inFIFO/U650): (1715.00, 577.20) --> (1610.00, 564.20)
[06/13 18:01:40    127s] 	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1083.4MB
[06/13 18:01:40    127s] Statistics of distance of Instance movement in refine placement:
[06/13 18:01:40    127s]   maximum (X+Y) =      1397.20 um
[06/13 18:01:40    127s]   inst (t_op/FE_OFC268_inReset_P) with max move: (511, 1747.2) -> (998.2, 837.2)
[06/13 18:01:40    127s]   mean    (X+Y) =        53.72 um
[06/13 18:01:40    127s] Total instances flipped for WireLenOpt: 774
[06/13 18:01:40    127s] Total instances flipped, including legalization: 17
[06/13 18:01:40    127s] Summary Report:
[06/13 18:01:40    127s] Instances move: 9222 (out of 9305 movable)
[06/13 18:01:40    127s] Instances flipped: 17
[06/13 18:01:40    127s] Mean displacement: 53.72 um
[06/13 18:01:40    127s] Max displacement: 1397.20 um (Instance: t_op/FE_OFC268_inReset_P) (511, 1747.2) -> (998.2, 837.2)
[06/13 18:01:40    127s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: BUF6
[06/13 18:01:40    127s] Total instances moved : 9222
[06/13 18:01:40    127s] Total net bbox length = 5.357e+05 (2.625e+05 2.732e+05) (ext = 3.006e+04)
[06/13 18:01:40    127s] Runtime: CPU: 0:00:46.0 REAL: 0:00:46.0 MEM: 1083.4MB
[06/13 18:01:40    127s] [CPU] RefinePlace/total (cpu=0:00:46.0, real=0:00:46.0, mem=1083.4MB) @(0:01:21 - 0:02:07).
[06/13 18:01:40    127s] *** Finished refinePlace (0:02:07 mem=1083.4M) ***
[06/13 18:01:40    127s] #spOpts: N=250 
[06/13 18:01:40    127s] default core: bins with density >  0.75 = 33.1 % ( 40 / 121 )
[06/13 18:01:40    127s] Density distribution unevenness ratio = 5.389%
[06/13 18:01:40    127s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/13 18:01:40    127s] Type 'man IMPSP-9025' for more detail.
[06/13 18:01:40    127s] Trial Route Overflow 0(H) 0(V)
[06/13 18:01:40    127s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:01:40    127s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:01:40    127s] Starting congestion repair ...
[06/13 18:01:40    127s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/13 18:01:40    127s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:01:40    127s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:01:40    127s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:01:40    127s] Starting Early Global Route congestion estimation: mem = 1083.4M
[06/13 18:01:40    127s] (I)       Reading DB...
[06/13 18:01:40    127s] (I)       before initializing RouteDB syMemory usage = 1083.4 MB
[06/13 18:01:40    127s] (I)       congestionReportName   : 
[06/13 18:01:40    127s] (I)       layerRangeFor2DCongestion : 
[06/13 18:01:40    127s] (I)       buildTerm2TermWires    : 1
[06/13 18:01:40    127s] (I)       doTrackAssignment      : 1
[06/13 18:01:40    127s] (I)       dumpBookshelfFiles     : 0
[06/13 18:01:40    127s] (I)       numThreads             : 1
[06/13 18:01:40    127s] (I)       bufferingAwareRouting  : false
[06/13 18:01:40    127s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:01:40    127s] (I)       honorPin               : false
[06/13 18:01:40    127s] (I)       honorPinGuide          : true
[06/13 18:01:40    127s] (I)       honorPartition         : false
[06/13 18:01:40    127s] (I)       allowPartitionCrossover: false
[06/13 18:01:40    127s] (I)       honorSingleEntry       : true
[06/13 18:01:40    127s] (I)       honorSingleEntryStrong : true
[06/13 18:01:40    127s] (I)       handleViaSpacingRule   : false
[06/13 18:01:40    127s] (I)       handleEolSpacingRule   : false
[06/13 18:01:40    127s] (I)       PDConstraint           : none
[06/13 18:01:40    127s] (I)       expBetterNDRHandling   : false
[06/13 18:01:40    127s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:01:40    127s] (I)       routingEffortLevel     : 3
[06/13 18:01:40    127s] (I)       effortLevel            : standard
[06/13 18:01:40    127s] [NR-eGR] minRouteLayer          : 1
[06/13 18:01:40    127s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:01:40    127s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:01:40    127s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:01:40    127s] (I)       numRowsPerGCell        : 1
[06/13 18:01:40    127s] (I)       speedUpLargeDesign     : 0
[06/13 18:01:40    127s] (I)       multiThreadingTA       : 1
[06/13 18:01:40    127s] (I)       blkAwareLayerSwitching : 1
[06/13 18:01:40    127s] (I)       optimizationMode       : false
[06/13 18:01:40    127s] (I)       routeSecondPG          : false
[06/13 18:01:40    127s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:01:40    127s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:01:40    127s] (I)       punchThroughDistance   : 500.00
[06/13 18:01:40    127s] (I)       scenicBound            : 1.15
[06/13 18:01:40    127s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:01:40    127s] (I)       source-to-sink ratio   : 0.00
[06/13 18:01:40    127s] (I)       targetCongestionRatioH : 1.00
[06/13 18:01:40    127s] (I)       targetCongestionRatioV : 1.00
[06/13 18:01:40    127s] (I)       layerCongestionRatio   : 0.70
[06/13 18:01:40    127s] (I)       m1CongestionRatio      : 0.10
[06/13 18:01:40    127s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:01:40    127s] (I)       localRouteEffort       : 1.00
[06/13 18:01:40    127s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:01:40    127s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:01:40    127s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:01:40    127s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:01:40    127s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:01:40    127s] (I)       routeVias              : 
[06/13 18:01:40    127s] (I)       readTROption           : true
[06/13 18:01:40    127s] (I)       extraSpacingFactor     : 1.00
[06/13 18:01:40    127s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:01:40    127s] (I)       routeSelectedNetsOnly  : false
[06/13 18:01:40    127s] (I)       clkNetUseMaxDemand     : false
[06/13 18:01:40    127s] (I)       extraDemandForClocks   : 0
[06/13 18:01:40    127s] (I)       steinerRemoveLayers    : false
[06/13 18:01:40    127s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:01:40    127s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:01:40    127s] (I)       similarTopologyRoutingFast : false
[06/13 18:01:40    127s] (I)       spanningTreeRefinement : false
[06/13 18:01:40    127s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:01:40    127s] (I)       starting read tracks
[06/13 18:01:40    127s] (I)       build grid graph
[06/13 18:01:40    127s] (I)       build grid graph start
[06/13 18:01:40    127s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:01:40    127s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:01:40    127s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:01:40    127s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:01:40    127s] (I)       build grid graph end
[06/13 18:01:40    127s] (I)       numViaLayers=4
[06/13 18:01:40    127s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:01:40    127s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:01:40    127s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:01:40    127s] (I)       end build via table
[06/13 18:01:40    127s] [NR-eGR] numRoutingBlks=0 numInstBlks=63811 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:01:40    127s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:01:40    127s] (I)       readDataFromPlaceDB
[06/13 18:01:40    127s] (I)       Read net information..
[06/13 18:01:40    127s] [NR-eGR] Read numTotalNets=10167  numIgnoredNets=0
[06/13 18:01:40    127s] (I)       Read testcase time = 0.000 seconds
[06/13 18:01:40    127s] 
[06/13 18:01:40    127s] (I)       read default dcut vias
[06/13 18:01:40    127s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:01:40    127s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:01:40    127s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:01:40    127s] (I)       build grid graph start
[06/13 18:01:40    127s] (I)       build grid graph end
[06/13 18:01:40    127s] (I)       Model blockage into capacity
[06/13 18:01:40    127s] (I)       Read numBlocks=717624  numPreroutedWires=0  numCapScreens=0
[06/13 18:01:40    127s] (I)       blocked area on Layer1 : 42138878739375  (882.23%)
[06/13 18:01:40    127s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:01:40    127s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:01:40    127s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:01:40    127s] (I)       Modeling time = 0.040 seconds
[06/13 18:01:40    127s] 
[06/13 18:01:40    127s] (I)       Number of ignored nets = 0
[06/13 18:01:40    127s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:01:40    127s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:01:40    127s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:01:40    127s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:01:40    127s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:01:40    127s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:01:40    127s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:01:40    127s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:01:40    127s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:01:40    127s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:01:40    127s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1103.4 MB
[06/13 18:01:40    127s] (I)       Ndr track 0 does not exist
[06/13 18:01:40    127s] (I)       Layer1  viaCost=200.00
[06/13 18:01:40    127s] (I)       Layer2  viaCost=100.00
[06/13 18:01:40    127s] (I)       Layer3  viaCost=200.00
[06/13 18:01:40    127s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:01:40    127s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:01:40    127s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:01:40    127s] (I)       Site Width          :  1400  (dbu)
[06/13 18:01:40    127s] (I)       Row Height          : 13000  (dbu)
[06/13 18:01:40    127s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:01:40    127s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:01:40    127s] (I)       grid                :   168   168     4
[06/13 18:01:40    127s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:01:40    127s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:01:40    127s] (I)       Default wire width  :   500   600   600   600
[06/13 18:01:40    127s] (I)       Default wire space  :   450   500   500   600
[06/13 18:01:40    127s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:01:40    127s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:01:40    127s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:01:40    127s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:01:40    127s] (I)       Num of masks        :     1     1     1     1
[06/13 18:01:40    127s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:01:40    127s] (I)       --------------------------------------------------------
[06/13 18:01:40    127s] 
[06/13 18:01:40    127s] [NR-eGR] ============ Routing rule table ============
[06/13 18:01:40    127s] [NR-eGR] Rule id 0. Nets 10124 
[06/13 18:01:40    127s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:01:40    127s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:01:40    127s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:01:40    127s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:01:40    127s] [NR-eGR] ========================================
[06/13 18:01:40    127s] [NR-eGR] 
[06/13 18:01:40    127s] (I)       After initializing earlyGlobalRoute syMemory usage = 1103.4 MB
[06/13 18:01:40    127s] (I)       Loading and dumping file time : 0.11 seconds
[06/13 18:01:40    127s] (I)       ============= Initialization =============
[06/13 18:01:40    127s] (I)       totalPins=32927  totalGlobalPin=30765 (93.43%)
[06/13 18:01:40    127s] (I)       total 2D Cap : 433617 = (179450 H, 254167 V)
[06/13 18:01:40    127s] [NR-eGR] Layer group 1: route 10124 net(s) in layer range [1, 4]
[06/13 18:01:40    127s] (I)       ============  Phase 1a Route ============
[06/13 18:01:40    127s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:01:40    127s] (I)       Usage: 52945 = (25747 H, 27198 V) = (14.35% H, 10.70% V) = (3.347e+05um H, 3.536e+05um V)
[06/13 18:01:40    127s] (I)       
[06/13 18:01:40    127s] (I)       ============  Phase 1b Route ============
[06/13 18:01:40    127s] (I)       Usage: 52945 = (25747 H, 27198 V) = (14.35% H, 10.70% V) = (3.347e+05um H, 3.536e+05um V)
[06/13 18:01:40    127s] (I)       
[06/13 18:01:40    127s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.882850e+05um
[06/13 18:01:40    127s] (I)       ============  Phase 1c Route ============
[06/13 18:01:40    127s] (I)       Usage: 52945 = (25747 H, 27198 V) = (14.35% H, 10.70% V) = (3.347e+05um H, 3.536e+05um V)
[06/13 18:01:40    127s] (I)       
[06/13 18:01:40    127s] (I)       ============  Phase 1d Route ============
[06/13 18:01:40    127s] (I)       Usage: 52945 = (25747 H, 27198 V) = (14.35% H, 10.70% V) = (3.347e+05um H, 3.536e+05um V)
[06/13 18:01:40    127s] (I)       
[06/13 18:01:40    127s] (I)       ============  Phase 1e Route ============
[06/13 18:01:40    127s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:01:40    127s] (I)       Usage: 52945 = (25747 H, 27198 V) = (14.35% H, 10.70% V) = (3.347e+05um H, 3.536e+05um V)
[06/13 18:01:40    127s] (I)       
[06/13 18:01:40    127s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.882850e+05um
[06/13 18:01:40    127s] [NR-eGR] 
[06/13 18:01:40    127s] (I)       ============  Phase 1l Route ============
[06/13 18:01:40    127s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:01:40    127s] (I)       
[06/13 18:01:40    127s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:01:40    127s] [NR-eGR]                OverCon         OverCon            
[06/13 18:01:40    127s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:01:40    127s] [NR-eGR] Layer              (1)             (3)    OverCon 
[06/13 18:01:40    127s] [NR-eGR] ---------------------------------------------------
[06/13 18:01:40    127s] [NR-eGR] Layer1       3( 0.05%)       0( 0.00%)   ( 0.05%) 
[06/13 18:01:40    127s] [NR-eGR] Layer2      25( 0.17%)       0( 0.00%)   ( 0.17%) 
[06/13 18:01:40    127s] [NR-eGR] Layer3       5( 0.03%)       0( 0.00%)   ( 0.03%) 
[06/13 18:01:40    127s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:01:40    127s] [NR-eGR] ---------------------------------------------------
[06/13 18:01:40    127s] [NR-eGR] Total       33( 0.06%)       0( 0.00%)   ( 0.06%) 
[06/13 18:01:40    127s] [NR-eGR] 
[06/13 18:01:40    127s] (I)       Total Global Routing Runtime: 0.04 seconds
[06/13 18:01:40    127s] (I)       total 2D Cap : 435107 = (180305 H, 254802 V)
[06/13 18:01:40    127s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:01:40    127s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:01:40    127s] Early Global Route congestion estimation runtime: 0.15 seconds, mem = 1103.4M
[06/13 18:01:40    127s] [hotspot] +------------+---------------+---------------+
[06/13 18:01:40    127s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:01:40    127s] [hotspot] +------------+---------------+---------------+
[06/13 18:01:40    127s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:01:40    127s] [hotspot] +------------+---------------+---------------+
[06/13 18:01:40    127s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:01:40    127s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:01:40    127s] Skipped repairing congestion.
[06/13 18:01:40    127s] Starting Early Global Route wiring: mem = 1103.4M
[06/13 18:01:40    127s] (I)       ============= track Assignment ============
[06/13 18:01:40    127s] (I)       extract Global 3D Wires
[06/13 18:01:40    127s] (I)       Extract Global WL : time=0.00
[06/13 18:01:40    127s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:01:40    127s] (I)       Initialization real time=0.00 seconds
[06/13 18:01:40    127s] (I)       Run Multi-thread track assignment
[06/13 18:01:40    127s] (I)       merging nets...
[06/13 18:01:40    127s] (I)       merging nets done
[06/13 18:01:40    127s] (I)       Kernel real time=0.08 seconds
[06/13 18:01:40    127s] (I)       End Greedy Track Assignment
[06/13 18:01:40    127s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:01:40    127s] [NR-eGR] Layer1(MET1)(H) length: 7.070082e+04um, number of vias: 32539
[06/13 18:01:40    127s] [NR-eGR] Layer2(MET2)(V) length: 3.411516e+05um, number of vias: 21454
[06/13 18:01:40    127s] [NR-eGR] Layer3(MET3)(H) length: 2.819636e+05um, number of vias: 955
[06/13 18:01:40    127s] [NR-eGR] Layer4(MET4)(V) length: 2.738189e+04um, number of vias: 0
[06/13 18:01:40    127s] [NR-eGR] Total length: 7.211979e+05um, number of vias: 54948
[06/13 18:01:40    127s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:01:40    127s] [NR-eGR] Total clock nets wire length: 4.774592e+04um 
[06/13 18:01:40    127s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:01:41    127s] Early Global Route wiring runtime: 0.15 seconds, mem = 1011.3M
[06/13 18:01:41    127s] End of congRepair (cpu=0:00:00.3, real=0:00:01.0)
[06/13 18:01:41    127s] Start to check current routing status for nets...
[06/13 18:01:41    127s] All nets are already routed correctly.
[06/13 18:01:41    127s] End to check current routing status for nets (mem=1011.3M)
[06/13 18:01:41    127s] Extraction called for design 'top_io' of instances=9563 and nets=10611 using extraction engine 'preRoute' .
[06/13 18:01:41    127s] PreRoute RC Extraction called for design top_io.
[06/13 18:01:41    127s] RC Extraction called in multi-corner(2) mode.
[06/13 18:01:41    127s] RCMode: PreRoute
[06/13 18:01:41    127s]       RC Corner Indexes            0       1   
[06/13 18:01:41    127s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:01:41    127s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:01:41    127s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:01:41    127s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:01:41    127s] Shrink Factor                : 1.00000
[06/13 18:01:41    127s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:01:41    127s] Using capacitance table file ...
[06/13 18:01:41    127s] Updating RC grid for preRoute extraction ...
[06/13 18:01:41    127s] Initializing multi-corner capacitance tables ... 
[06/13 18:01:41    127s] Initializing multi-corner resistance tables ...
[06/13 18:01:41    127s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1011.324M)
[06/13 18:01:41    128s] Compute RC Scale Done ...
[06/13 18:01:41    128s] **optDesign ... cpu = 0:01:25, real = 0:01:25, mem = 821.1M, totSessionCpu=0:02:08 **
[06/13 18:01:41    128s] #################################################################################
[06/13 18:01:41    128s] # Design Stage: PreRoute
[06/13 18:01:41    128s] # Design Name: top_io
[06/13 18:01:41    128s] # Design Mode: 250nm
[06/13 18:01:41    128s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:01:41    128s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:01:41    128s] # Signoff Settings: SI Off 
[06/13 18:01:41    128s] #################################################################################
[06/13 18:01:41    128s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:01:41    128s] Calculate delays in BcWc mode...
[06/13 18:01:41    128s] Topological Sorting (REAL = 0:00:00.0, MEM = 1029.5M, InitMEM = 1029.5M)
[06/13 18:01:41    128s] Start delay calculation (fullDC) (1 T). (MEM=1029.48)
[06/13 18:01:41    128s] End AAE Lib Interpolated Model. (MEM=1029.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:01:42    129s] Total number of fetched objects 12000
[06/13 18:01:42    129s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:01:42    129s] End delay calculation. (MEM=1056.84 CPU=0:00:01.1 REAL=0:00:01.0)
[06/13 18:01:42    129s] End delay calculation (fullDC). (MEM=1056.84 CPU=0:00:01.2 REAL=0:00:01.0)
[06/13 18:01:42    129s] *** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1056.8M) ***
[06/13 18:01:43    129s] Deleting Lib Analyzer.
[06/13 18:01:43    129s] Begin: GigaOpt DRV Optimization
[06/13 18:01:43    129s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:01:43    129s] Info: 43 io nets excluded
[06/13 18:01:43    129s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:01:43    129s] PhyDesignGrid: maxLocalDensity 3.00
[06/13 18:01:43    129s] ### Creating PhyDesignMc. totSessionCpu=0:02:10 mem=1053.8M
[06/13 18:01:43    129s] #spOpts: N=250 
[06/13 18:01:43    129s] Core basic site is standard
[06/13 18:01:43    130s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:01:43    130s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:10 mem=1053.8M
[06/13 18:01:43    130s] 
[06/13 18:01:43    130s] Creating Lib Analyzer ...
[06/13 18:01:43    130s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:01:43    130s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:01:43    130s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:01:43    130s] 
[06/13 18:01:45    132s] Creating Lib Analyzer, finished. 
[06/13 18:01:45    132s] 
[06/13 18:01:45    132s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:01:45    132s] ### Creating LA Mngr. totSessionCpu=0:02:13 mem=1053.8M
[06/13 18:01:45    132s] ### Creating LA Mngr, finished. totSessionCpu=0:02:13 mem=1053.8M
[06/13 18:01:46    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:01:46    133s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:01:46    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:01:46    133s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:01:46    133s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:01:46    133s] Info: violation cost 11.613563 (cap = 0.000000, tran = 11.613563, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:01:46    133s] |    31|   288|    -0.93|     0|     0|     0.00|     0|     0|     0|     0|    -7.96|  -790.59|       0|       0|       0|  70.50|          |         |
[06/13 18:01:47    134s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:01:47    134s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.96|  -779.65|       7|       0|      25|  70.58| 0:00:01.0|  1170.2M|
[06/13 18:01:47    134s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:01:47    134s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.96|  -779.65|       0|       0|       0|  70.58| 0:00:00.0|  1170.2M|
[06/13 18:01:47    134s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:01:47    134s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:01:47    134s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:01:47    134s] **** End NDR-Layer Usage Statistics ****
[06/13 18:01:47    134s] 
[06/13 18:01:47    134s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1170.2M) ***
[06/13 18:01:47    134s] 
[06/13 18:01:47    134s] *** Starting refinePlace (0:02:15 mem=1186.2M) ***
[06/13 18:01:47    134s] Total net bbox length = 5.365e+05 (2.630e+05 2.736e+05) (ext = 3.006e+04)
[06/13 18:01:47    134s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:01:47    134s] Starting refinePlace ...
[06/13 18:01:47    134s] default core: bins with density >  0.75 = 33.9 % ( 41 / 121 )
[06/13 18:01:47    134s] Density distribution unevenness ratio = 5.512%
[06/13 18:01:47    134s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:01:47    134s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1186.2MB) @(0:02:15 - 0:02:15).
[06/13 18:01:47    134s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:01:47    134s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:01:47    134s] Move report: legalization moves 32 insts, mean move: 13.22 um, max move: 52.00 um
[06/13 18:01:47    134s] 	Max move on inst (t_op/u_inFIFO/U619): (1507.80, 447.20) --> (1507.80, 499.20)
[06/13 18:01:47    134s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1186.2MB) @(0:02:15 - 0:02:15).
[06/13 18:01:47    134s] Move report: Detail placement moves 32 insts, mean move: 13.22 um, max move: 52.00 um
[06/13 18:01:47    134s] 	Max move on inst (t_op/u_inFIFO/U619): (1507.80, 447.20) --> (1507.80, 499.20)
[06/13 18:01:47    134s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1186.2MB
[06/13 18:01:47    134s] Statistics of distance of Instance movement in refine placement:
[06/13 18:01:47    134s]   maximum (X+Y) =        52.00 um
[06/13 18:01:47    134s]   inst (t_op/u_inFIFO/U619) with max move: (1507.8, 447.2) -> (1507.8, 499.2)
[06/13 18:01:47    134s]   mean    (X+Y) =        13.22 um
[06/13 18:01:47    134s] Summary Report:
[06/13 18:01:47    134s] Instances move: 32 (out of 9312 movable)
[06/13 18:01:47    134s] Instances flipped: 0
[06/13 18:01:47    134s] Mean displacement: 13.22 um
[06/13 18:01:47    134s] Max displacement: 52.00 um (Instance: t_op/u_inFIFO/U619) (1507.8, 447.2) -> (1507.8, 499.2)
[06/13 18:01:47    134s] 	Length: 14 sites, height: 1 rows, site name: standard, cell type: IMUX41
[06/13 18:01:47    134s] Total instances moved : 32
[06/13 18:01:47    134s] Total net bbox length = 5.369e+05 (2.631e+05 2.737e+05) (ext = 3.006e+04)
[06/13 18:01:47    134s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1186.2MB
[06/13 18:01:47    134s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1186.2MB) @(0:02:15 - 0:02:15).
[06/13 18:01:47    134s] *** Finished refinePlace (0:02:15 mem=1186.2M) ***
[06/13 18:01:47    134s] *** maximum move = 52.00 um ***
[06/13 18:01:47    134s] *** Finished re-routing un-routed nets (1186.2M) ***
[06/13 18:01:47    134s] 
[06/13 18:01:47    134s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1186.2M) ***
[06/13 18:01:47    134s] End: GigaOpt DRV Optimization
[06/13 18:01:47    134s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/13 18:01:48    134s] 
------------------------------------------------------------
     Summary (cpu=0.08min real=0.07min mem=1035.9M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.965  |
|           TNS (ns):|-779.650 |
|    Violating Paths:|   427   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.584%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:31, real = 0:01:32, mem = 866.1M, totSessionCpu=0:02:15 **
[06/13 18:01:48    134s] *** Timing NOT met, worst failing slack is -7.965
[06/13 18:01:48    134s] *** Check timing (0:00:00.0)
[06/13 18:01:48    134s] Deleting Lib Analyzer.
[06/13 18:01:48    134s] Begin: GigaOpt Optimization in WNS mode
[06/13 18:01:48    134s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:01:48    134s] Info: 43 io nets excluded
[06/13 18:01:48    134s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:01:48    134s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:01:48    134s] ### Creating PhyDesignMc. totSessionCpu=0:02:15 mem=1035.9M
[06/13 18:01:48    134s] #spOpts: N=250 
[06/13 18:01:48    134s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:15 mem=1035.9M
[06/13 18:01:48    134s] 
[06/13 18:01:48    134s] Creating Lib Analyzer ...
[06/13 18:01:48    134s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:01:48    134s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:01:48    134s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:01:48    134s] 
[06/13 18:01:50    137s] Creating Lib Analyzer, finished. 
[06/13 18:01:50    137s] 
[06/13 18:01:50    137s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:01:50    137s] ### Creating LA Mngr. totSessionCpu=0:02:17 mem=1035.9M
[06/13 18:01:50    137s] ### Creating LA Mngr, finished. totSessionCpu=0:02:17 mem=1035.9M
[06/13 18:01:53    140s] *info: 43 io nets excluded
[06/13 18:01:53    140s] *info: 2 clock nets excluded
[06/13 18:01:53    140s] *info: 7 special nets excluded.
[06/13 18:01:53    140s] *info: 438 no-driver nets excluded.
[06/13 18:01:54    141s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/13 18:01:54    141s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/13 18:01:54    141s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/13 18:01:54    141s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/13 18:01:55    141s] ** GigaOpt Optimizer WNS Slack -7.965 TNS Slack -779.652 Density 70.58
[06/13 18:01:55    141s] Optimizer WNS Pass 0
[06/13 18:01:55    141s] Active Path Group: in2reg reg2reg  
[06/13 18:01:55    141s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:01:55    141s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:01:55    141s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:01:55    141s] |  -7.965|   -7.965|-779.652| -779.652|    70.58%|   0:00:00.0| 1169.4M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:01:55    142s] |  -6.997|   -6.997|-825.540| -825.540|    70.68%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:01:55    142s] |  -6.867|   -6.867|-823.971| -823.971|    70.72%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:01:55    142s] |  -6.806|   -6.806|-831.360| -831.360|    70.76%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:01:56    142s] |  -6.762|   -6.762|-829.613| -829.613|    70.78%|   0:00:01.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
[06/13 18:01:56    142s] |  -6.687|   -6.687|-833.577| -833.577|    70.82%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:01:56    142s] |  -6.622|   -6.622|-833.055| -833.055|    70.83%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:01:56    143s] |  -6.602|   -6.602|-832.470| -832.470|    70.82%|   0:00:00.0| 1175.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:01:56    143s] |  -6.497|   -6.497|-830.002| -830.002|    70.83%|   0:00:00.0| 1176.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:01:56    143s] |  -6.388|   -6.388|-828.355| -828.355|    70.92%|   0:00:00.0| 1176.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:01:57    143s] |  -6.359|   -6.359|-826.973| -826.973|    70.94%|   0:00:01.0| 1176.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:01:57    144s] |  -6.294|   -6.294|-825.019| -825.019|    70.96%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:01:57    144s] |  -6.249|   -6.249|-824.425| -824.425|    70.99%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:01:57    144s] |  -6.174|   -6.174|-823.549| -823.549|    70.99%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:01:57    144s] |  -6.172|   -6.172|-822.373| -822.373|    71.02%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
[06/13 18:01:58    144s] |  -6.100|   -6.100|-821.729| -821.729|    71.03%|   0:00:01.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:01:58    145s] |  -6.071|   -6.071|-820.212| -820.212|    71.05%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:01:58    145s] |  -6.014|   -6.014|-819.146| -819.146|    71.05%|   0:00:00.0| 1178.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[1]/D               |
[06/13 18:01:59    146s] |  -6.005|   -6.005|-821.662| -821.662|    71.07%|   0:00:01.0| 1180.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:02:00    147s] |  -5.996|   -5.996|-820.384| -820.384|    71.07%|   0:00:01.0| 1180.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:00    147s] |  -5.943|   -5.943|-819.627| -819.627|    71.09%|   0:00:00.0| 1180.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:02:01    148s] |  -5.933|   -5.933|-819.394| -819.394|    71.12%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:02:01    148s] |  -5.899|   -5.899|-819.700| -819.700|    71.14%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:01    148s] |  -5.880|   -5.880|-815.943| -815.943|    71.16%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:02    149s] |  -5.825|   -5.825|-815.117| -815.117|    71.16%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:02:02    149s] |  -5.779|   -5.779|-816.599| -816.599|    71.17%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:03    150s] |  -5.736|   -5.736|-814.960| -814.960|    71.25%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/13 18:02:04    151s] |  -5.705|   -5.705|-814.813| -814.813|    71.25%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:06    152s] |  -5.705|   -5.705|-814.392| -814.392|    71.26%|   0:00:02.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[3]/D               |
[06/13 18:02:06    153s] |  -5.699|   -5.699|-796.881| -796.881|    71.26%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[3]/D               |
[06/13 18:02:06    153s] |  -5.686|   -5.686|-795.834| -795.834|    71.28%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
[06/13 18:02:07    154s] |  -5.666|   -5.666|-795.052| -795.052|    71.28%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:08    154s] |  -5.658|   -5.658|-794.846| -794.846|    71.28%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:08    155s] |  -5.640|   -5.640|-793.204| -793.204|    71.30%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:08    155s] |  -5.615|   -5.615|-793.231| -793.231|    71.30%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:09    156s] |  -5.602|   -5.602|-787.566| -787.566|    71.34%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:10    157s] |  -5.595|   -5.595|-787.334| -787.334|    71.34%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:11    158s] |  -5.596|   -5.596|-786.209| -786.209|    71.34%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:12    159s] |  -5.589|   -5.589|-786.192| -786.192|    71.34%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:12    159s] |  -5.580|   -5.580|-786.308| -786.308|    71.37%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[3]/D               |
[06/13 18:02:13    160s] |  -5.571|   -5.571|-786.111| -786.111|    71.37%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:14    160s] |  -5.562|   -5.562|-785.407| -785.407|    71.36%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:14    161s] |  -5.550|   -5.550|-785.094| -785.094|    71.36%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:15    162s] |  -5.550|   -5.550|-784.130| -784.130|    71.38%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:16    162s] |  -5.545|   -5.545|-784.145| -784.145|    71.41%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:16    163s] |  -5.545|   -5.545|-784.102| -784.102|    71.43%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:16    163s] |  -5.545|   -5.545|-784.100| -784.100|    71.43%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:17    163s] |  -5.545|   -5.545|-779.116| -779.116|    71.46%|   0:00:01.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:17    164s] |  -5.545|   -5.545|-778.754| -778.754|    71.47%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:17    164s] |  -5.545|   -5.545|-778.449| -778.449|    71.48%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:17    164s] |  -5.545|   -5.545|-778.375| -778.375|    71.48%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:17    164s] |  -5.545|   -5.545|-778.375| -778.375|    71.48%|   0:00:00.0| 1199.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:17    164s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:17    164s] 
[06/13 18:02:17    164s] *** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:22.0 mem=1199.6M) ***
[06/13 18:02:17    164s] Active Path Group: in2reg  
[06/13 18:02:17    164s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:17    164s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:02:17    164s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:17    164s] |  -3.690|   -5.545|-120.863| -778.375|    71.48%|   0:00:00.0| 1199.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:18    164s] |  -3.557|   -5.545| -71.870| -729.381|    71.48%|   0:00:01.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:18    165s] |  -3.415|   -5.545| -71.738| -729.249|    71.48%|   0:00:00.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:19    166s] |  -3.277|   -5.545| -44.829| -702.680|    71.49%|   0:00:01.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:19    166s] |  -3.245|   -5.545|-165.985| -823.992|    71.49%|   0:00:00.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:20    167s] |  -3.205|   -5.545|-207.079| -865.306|    71.49%|   0:00:01.0| 1218.6M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/13 18:02:21    168s] |  -3.201|   -5.545|-166.628| -824.693|    71.49%|   0:00:01.0| 1199.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:22    168s] |  -3.201|   -5.545|-307.912| -965.935|    71.50%|   0:00:01.0| 1199.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:22    168s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:22    168s] 
[06/13 18:02:22    168s] *** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:05.0 mem=1199.6M) ***
[06/13 18:02:22    168s] 
[06/13 18:02:22    168s] *** Finished Optimize Step Cumulative (cpu=0:00:27.0 real=0:00:27.0 mem=1199.6M) ***
[06/13 18:02:22    168s] ** GigaOpt Optimizer WNS Slack -5.545 TNS Slack -965.935 Density 71.50
[06/13 18:02:22    168s] Placement Snapshot: Density distribution:
[06/13 18:02:22    168s] [1.00 -  +++]: 0 (0.00%)
[06/13 18:02:22    168s] [0.95 - 1.00]: 0 (0.00%)
[06/13 18:02:22    168s] [0.90 - 0.95]: 0 (0.00%)
[06/13 18:02:22    168s] [0.85 - 0.90]: 0 (0.00%)
[06/13 18:02:22    168s] [0.80 - 0.85]: 0 (0.00%)
[06/13 18:02:22    168s] [0.75 - 0.80]: 0 (0.00%)
[06/13 18:02:22    168s] [0.70 - 0.75]: 0 (0.00%)
[06/13 18:02:22    168s] [0.65 - 0.70]: 0 (0.00%)
[06/13 18:02:22    168s] [0.60 - 0.65]: 0 (0.00%)
[06/13 18:02:22    168s] [0.55 - 0.60]: 1 (1.00%)
[06/13 18:02:22    168s] [0.50 - 0.55]: 1 (1.00%)
[06/13 18:02:22    168s] [0.45 - 0.50]: 9 (9.00%)
[06/13 18:02:22    168s] [0.40 - 0.45]: 17 (17.00%)
[06/13 18:02:22    168s] [0.35 - 0.40]: 15 (15.00%)
[06/13 18:02:22    168s] [0.30 - 0.35]: 15 (15.00%)
[06/13 18:02:22    168s] [0.25 - 0.30]: 21 (21.00%)
[06/13 18:02:22    168s] [0.20 - 0.25]: 18 (18.00%)
[06/13 18:02:22    168s] [0.15 - 0.20]: 1 (1.00%)
[06/13 18:02:22    168s] [0.10 - 0.15]: 1 (1.00%)
[06/13 18:02:22    168s] [0.05 - 0.10]: 0 (0.00%)
[06/13 18:02:22    168s] [0.00 - 0.05]: 1 (1.00%)
[06/13 18:02:22    168s] Begin: Area Reclaim Optimization
[06/13 18:02:22    169s] Reclaim Optimization WNS Slack -5.545  TNS Slack -965.935 Density 71.50
[06/13 18:02:22    169s] +----------+---------+--------+--------+------------+--------+
[06/13 18:02:22    169s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:02:22    169s] +----------+---------+--------+--------+------------+--------+
[06/13 18:02:22    169s] |    71.50%|        -|  -5.545|-965.935|   0:00:00.0| 1199.6M|
[06/13 18:02:22    169s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:02:22    169s] |    71.41%|       31|  -5.545|-897.424|   0:00:00.0| 1199.6M|
[06/13 18:02:22    169s] |    71.41%|        0|  -5.545|-897.424|   0:00:00.0| 1199.6M|
[06/13 18:02:23    170s] |    71.31%|       70|  -5.495|-814.836|   0:00:01.0| 1199.6M|
[06/13 18:02:23    170s] |    71.31%|        0|  -5.495|-814.836|   0:00:00.0| 1199.6M|
[06/13 18:02:23    170s] +----------+---------+--------+--------+------------+--------+
[06/13 18:02:23    170s] Reclaim Optimization End WNS Slack -5.495  TNS Slack -814.836 Density 71.31
[06/13 18:02:23    170s] 
[06/13 18:02:23    170s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 32 Resize = 51 **
[06/13 18:02:23    170s] --------------------------------------------------------------
[06/13 18:02:23    170s] |                                   | Total     | Sequential |
[06/13 18:02:23    170s] --------------------------------------------------------------
[06/13 18:02:23    170s] | Num insts resized                 |      51  |       0    |
[06/13 18:02:23    170s] | Num insts undone                  |      19  |       0    |
[06/13 18:02:23    170s] | Num insts Downsized               |      51  |       0    |
[06/13 18:02:23    170s] | Num insts Samesized               |       0  |       0    |
[06/13 18:02:23    170s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:02:23    170s] | Num multiple commits+uncommits    |       0  |       -    |
[06/13 18:02:23    170s] --------------------------------------------------------------
[06/13 18:02:23    170s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:02:23    170s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:02:23    170s] **** End NDR-Layer Usage Statistics ****
[06/13 18:02:23    170s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
[06/13 18:02:23    170s] *** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1186.21M, totSessionCpu=0:02:50).
[06/13 18:02:23    170s] Placement Snapshot: Density distribution:
[06/13 18:02:23    170s] [1.00 -  +++]: 0 (0.00%)
[06/13 18:02:23    170s] [0.95 - 1.00]: 0 (0.00%)
[06/13 18:02:23    170s] [0.90 - 0.95]: 0 (0.00%)
[06/13 18:02:23    170s] [0.85 - 0.90]: 0 (0.00%)
[06/13 18:02:23    170s] [0.80 - 0.85]: 0 (0.00%)
[06/13 18:02:23    170s] [0.75 - 0.80]: 0 (0.00%)
[06/13 18:02:23    170s] [0.70 - 0.75]: 0 (0.00%)
[06/13 18:02:23    170s] [0.65 - 0.70]: 0 (0.00%)
[06/13 18:02:23    170s] [0.60 - 0.65]: 0 (0.00%)
[06/13 18:02:23    170s] [0.55 - 0.60]: 1 (1.00%)
[06/13 18:02:23    170s] [0.50 - 0.55]: 1 (1.00%)
[06/13 18:02:23    170s] [0.45 - 0.50]: 9 (9.00%)
[06/13 18:02:23    170s] [0.40 - 0.45]: 17 (17.00%)
[06/13 18:02:23    170s] [0.35 - 0.40]: 15 (15.00%)
[06/13 18:02:23    170s] [0.30 - 0.35]: 15 (15.00%)
[06/13 18:02:23    170s] [0.25 - 0.30]: 22 (22.00%)
[06/13 18:02:23    170s] [0.20 - 0.25]: 18 (18.00%)
[06/13 18:02:23    170s] [0.15 - 0.20]: 1 (1.00%)
[06/13 18:02:23    170s] [0.10 - 0.15]: 0 (0.00%)
[06/13 18:02:23    170s] [0.05 - 0.10]: 0 (0.00%)
[06/13 18:02:23    170s] [0.00 - 0.05]: 1 (1.00%)
[06/13 18:02:23    170s] *** Starting refinePlace (0:02:50 mem=1186.2M) ***
[06/13 18:02:23    170s] Total net bbox length = 5.444e+05 (2.666e+05 2.778e+05) (ext = 2.997e+04)
[06/13 18:02:23    170s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:02:23    170s] Starting refinePlace ...
[06/13 18:02:23    170s] default core: bins with density >  0.75 = 36.4 % ( 44 / 121 )
[06/13 18:02:23    170s] Density distribution unevenness ratio = 5.768%
[06/13 18:02:23    170s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:02:23    170s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1189.2MB) @(0:02:50 - 0:02:50).
[06/13 18:02:23    170s] Move report: preRPlace moves 588 insts, mean move: 8.94 um, max move: 38.60 um
[06/13 18:02:23    170s] 	Max move on inst (t_op/FE_RC_151_0): (989.80, 694.20) --> (977.20, 668.20)
[06/13 18:02:23    170s] 	Length: 9 sites, height: 1 rows, site name: standard, cell type: NAND26
[06/13 18:02:23    170s] Move report: Detail placement moves 588 insts, mean move: 8.94 um, max move: 38.60 um
[06/13 18:02:23    170s] 	Max move on inst (t_op/FE_RC_151_0): (989.80, 694.20) --> (977.20, 668.20)
[06/13 18:02:23    170s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1189.2MB
[06/13 18:02:23    170s] Statistics of distance of Instance movement in refine placement:
[06/13 18:02:23    170s]   maximum (X+Y) =        38.60 um
[06/13 18:02:23    170s]   inst (t_op/FE_RC_151_0) with max move: (989.8, 694.2) -> (977.2, 668.2)
[06/13 18:02:23    170s]   mean    (X+Y) =         8.94 um
[06/13 18:02:23    170s] Summary Report:
[06/13 18:02:23    170s] Instances move: 588 (out of 9520 movable)
[06/13 18:02:23    170s] Instances flipped: 0
[06/13 18:02:23    170s] Mean displacement: 8.94 um
[06/13 18:02:23    170s] Max displacement: 38.60 um (Instance: t_op/FE_RC_151_0) (989.8, 694.2) -> (977.2, 668.2)
[06/13 18:02:23    170s] 	Length: 9 sites, height: 1 rows, site name: standard, cell type: NAND26
[06/13 18:02:23    170s] Total instances moved : 588
[06/13 18:02:23    170s] Total net bbox length = 5.484e+05 (2.689e+05 2.795e+05) (ext = 2.998e+04)
[06/13 18:02:23    170s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1189.2MB
[06/13 18:02:23    170s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1189.2MB) @(0:02:50 - 0:02:50).
[06/13 18:02:23    170s] *** Finished refinePlace (0:02:50 mem=1189.2M) ***
[06/13 18:02:23    170s] *** maximum move = 38.60 um ***
[06/13 18:02:23    170s] *** Finished re-routing un-routed nets (1189.2M) ***
[06/13 18:02:23    170s] 
[06/13 18:02:23    170s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1189.2M) ***
[06/13 18:02:23    170s] ** GigaOpt Optimizer WNS Slack -5.495 TNS Slack -814.836 Density 71.40
[06/13 18:02:23    170s] Optimizer WNS Pass 1
[06/13 18:02:23    170s] Active Path Group: in2reg reg2reg  
[06/13 18:02:23    170s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:23    170s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:02:23    170s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:23    170s] |  -5.495|   -5.495|-814.836| -814.836|    71.40%|   0:00:00.0| 1189.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:02:28    175s] |  -5.459|   -5.459|-812.753| -812.753|    71.44%|   0:00:05.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:29    175s] |  -5.452|   -5.452|-812.522| -812.522|    71.44%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:29    176s] |  -5.452|   -5.452|-812.486| -812.486|    71.44%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:29    176s] |  -5.452|   -5.452|-812.414| -812.414|    71.46%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:31    177s] |  -5.453|   -5.453|-812.216| -812.216|    71.48%|   0:00:02.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:31    178s] |  -5.453|   -5.453|-812.103| -812.103|    71.50%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:31    178s] |  -5.438|   -5.438|-812.126| -812.126|    71.50%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:32    179s] |  -5.412|   -5.412|-811.501| -811.501|    71.51%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:33    179s] |  -5.412|   -5.412|-811.491| -811.491|    71.51%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:34    181s] |  -5.406|   -5.406|-811.361| -811.361|    71.54%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:35    181s] |  -5.406|   -5.406|-811.291| -811.291|    71.54%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:35    182s] |  -5.406|   -5.406|-811.245| -811.245|    71.55%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:35    182s] |  -5.406|   -5.406|-811.159| -811.159|    71.55%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:35    182s] |  -5.406|   -5.406|-811.098| -811.098|    71.55%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:35    182s] |  -5.406|   -5.406|-811.015| -811.015|    71.56%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:35    182s] |  -5.406|   -5.406|-810.925| -810.925|    71.56%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:35    182s] |  -5.406|   -5.406|-810.925| -810.925|    71.56%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:35    182s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:35    182s] 
[06/13 18:02:35    182s] *** Finish Core Optimize Step (cpu=0:00:12.1 real=0:00:12.0 mem=1209.3M) ***
[06/13 18:02:35    182s] Active Path Group: in2reg  
[06/13 18:02:35    182s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:35    182s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:02:35    182s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:35    182s] |  -3.196|   -5.406|-158.011| -810.925|    71.56%|   0:00:00.0| 1209.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:37    184s] |  -3.196|   -5.406|-158.011| -810.925|    71.56%|   0:00:02.0| 1209.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:37    184s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:37    184s] 
[06/13 18:02:37    184s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1209.3M) ***
[06/13 18:02:37    184s] 
[06/13 18:02:37    184s] *** Finished Optimize Step Cumulative (cpu=0:00:13.7 real=0:00:14.0 mem=1209.3M) ***
[06/13 18:02:37    184s] ** GigaOpt Optimizer WNS Slack -5.406 TNS Slack -810.925 Density 71.56
[06/13 18:02:37    184s] *** Starting refinePlace (0:03:04 mem=1209.3M) ***
[06/13 18:02:37    184s] Total net bbox length = 5.491e+05 (2.694e+05 2.798e+05) (ext = 2.998e+04)
[06/13 18:02:37    184s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:02:37    184s] Starting refinePlace ...
[06/13 18:02:37    184s] default core: bins with density >  0.75 = 36.4 % ( 44 / 121 )
[06/13 18:02:37    184s] Density distribution unevenness ratio = 5.738%
[06/13 18:02:37    184s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:02:37    184s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1209.3MB) @(0:03:04 - 0:03:04).
[06/13 18:02:37    184s] Move report: preRPlace moves 475 insts, mean move: 7.54 um, max move: 24.20 um
[06/13 18:02:37    184s] 	Max move on inst (t_op/U4937): (1031.80, 642.20) --> (1043.00, 629.20)
[06/13 18:02:37    184s] 	Length: 11 sites, height: 1 rows, site name: standard, cell type: XNR22
[06/13 18:02:37    184s] Move report: Detail placement moves 475 insts, mean move: 7.54 um, max move: 24.20 um
[06/13 18:02:37    184s] 	Max move on inst (t_op/U4937): (1031.80, 642.20) --> (1043.00, 629.20)
[06/13 18:02:37    184s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1209.3MB
[06/13 18:02:37    184s] Statistics of distance of Instance movement in refine placement:
[06/13 18:02:37    184s]   maximum (X+Y) =        24.20 um
[06/13 18:02:37    184s]   inst (t_op/U4937) with max move: (1031.8, 642.2) -> (1043, 629.2)
[06/13 18:02:37    184s]   mean    (X+Y) =         7.54 um
[06/13 18:02:37    184s] Summary Report:
[06/13 18:02:37    184s] Instances move: 475 (out of 9552 movable)
[06/13 18:02:37    184s] Instances flipped: 0
[06/13 18:02:37    184s] Mean displacement: 7.54 um
[06/13 18:02:37    184s] Max displacement: 24.20 um (Instance: t_op/U4937) (1031.8, 642.2) -> (1043, 629.2)
[06/13 18:02:37    184s] 	Length: 11 sites, height: 1 rows, site name: standard, cell type: XNR22
[06/13 18:02:37    184s] Total instances moved : 475
[06/13 18:02:37    184s] Total net bbox length = 5.509e+05 (2.705e+05 2.805e+05) (ext = 2.998e+04)
[06/13 18:02:37    184s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1209.3MB
[06/13 18:02:37    184s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1209.3MB) @(0:03:04 - 0:03:04).
[06/13 18:02:37    184s] *** Finished refinePlace (0:03:04 mem=1209.3M) ***
[06/13 18:02:37    184s] *** maximum move = 24.20 um ***
[06/13 18:02:37    184s] *** Finished re-routing un-routed nets (1209.3M) ***
[06/13 18:02:37    184s] 
[06/13 18:02:37    184s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1209.3M) ***
[06/13 18:02:37    184s] ** GigaOpt Optimizer WNS Slack -5.406 TNS Slack -810.925 Density 71.57
[06/13 18:02:37    184s] Optimizer WNS Pass 2
[06/13 18:02:37    184s] Active Path Group: in2reg reg2reg  
[06/13 18:02:37    184s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:37    184s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:02:37    184s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:37    184s] |  -5.406|   -5.406|-810.925| -810.925|    71.57%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:02:45    192s] |  -5.351|   -5.351|-809.969| -809.969|    71.59%|   0:00:08.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
[06/13 18:02:46    193s] |  -5.351|   -5.351|-809.763| -809.763|    71.61%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
[06/13 18:02:47    194s] |  -5.326|   -5.326|-809.522| -809.522|    71.62%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:02:48    194s] |  -5.326|   -5.326|-809.052| -809.052|    71.62%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:02:48    194s] |  -5.326|   -5.326|-809.011| -809.011|    71.62%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:02:48    195s] |  -5.326|   -5.326|-808.794| -808.794|    71.63%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:02:49    195s] |  -5.326|   -5.326|-808.738| -808.738|    71.65%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:02:49    196s] |  -5.326|   -5.326|-808.511| -808.511|    71.65%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:02:49    196s] Analyzing useful skew in preCTS mode ...
[06/13 18:02:49    196s] skewClock did not found any end points to delay or to advance
[06/13 18:02:49    196s] skewClock did not found any end points to delay or to advance
[06/13 18:02:49    196s] skewClock did not found any end points to delay or to advance
[06/13 18:02:49    196s] skewClock did not found any end points to delay or to advance
[06/13 18:02:49    196s] Finish useful skew analysis
[06/13 18:02:50    196s] |  -5.326|   -5.326|-808.376| -808.376|    71.66%|   0:00:01.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:02:50    197s] |  -5.326|   -5.326|-808.483| -808.483|    71.66%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:02:50    197s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:50    197s] 
[06/13 18:02:50    197s] *** Finish Core Optimize Step (cpu=0:00:12.6 real=0:00:13.0 mem=1209.3M) ***
[06/13 18:02:50    197s] Active Path Group: in2reg  
[06/13 18:02:50    197s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:50    197s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:02:50    197s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:50    197s] |  -3.196|   -5.326|-158.011| -808.483|    71.66%|   0:00:00.0| 1209.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:51    198s] Analyzing useful skew in preCTS mode ...
[06/13 18:02:51    198s] skewClock did not found any end points to delay or to advance
[06/13 18:02:51    198s] skewClock did not found any end points to delay or to advance
[06/13 18:02:51    198s] skewClock did not found any end points to delay or to advance
[06/13 18:02:51    198s] skewClock did not found any end points to delay or to advance
[06/13 18:02:51    198s] Finish useful skew analysis
[06/13 18:02:51    198s] |  -3.196|   -5.326|-158.011| -808.483|    71.66%|   0:00:01.0| 1209.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:02:51    198s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:51    198s] 
[06/13 18:02:51    198s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:01.0 mem=1209.3M) ***
[06/13 18:02:51    198s] 
[06/13 18:02:51    198s] *** Finished Optimize Step Cumulative (cpu=0:00:14.2 real=0:00:14.0 mem=1209.3M) ***
[06/13 18:02:51    198s] ** GigaOpt Optimizer WNS Slack -5.326 TNS Slack -808.483 Density 71.66
[06/13 18:02:52    198s] *** Starting refinePlace (0:03:19 mem=1209.3M) ***
[06/13 18:02:52    198s] Total net bbox length = 5.514e+05 (2.705e+05 2.809e+05) (ext = 2.998e+04)
[06/13 18:02:52    198s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:02:52    198s] Starting refinePlace ...
[06/13 18:02:52    198s] default core: bins with density >  0.75 = 37.2 % ( 45 / 121 )
[06/13 18:02:52    198s] Density distribution unevenness ratio = 5.738%
[06/13 18:02:52    198s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:02:52    198s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1209.3MB) @(0:03:19 - 0:03:19).
[06/13 18:02:52    198s] Move report: preRPlace moves 402 insts, mean move: 5.94 um, max move: 35.40 um
[06/13 18:02:52    198s] 	Max move on inst (t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]): (980.00, 759.20) --> (957.60, 772.20)
[06/13 18:02:52    198s] 	Length: 15 sites, height: 1 rows, site name: standard, cell type: DF3
[06/13 18:02:52    198s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:02:52    199s] Move report: legalization moves 376 insts, mean move: 30.41 um, max move: 113.80 um
[06/13 18:02:52    199s] 	Max move on inst (t_op/FE_RC_377_0): (1076.60, 720.20) --> (1086.40, 824.20)
[06/13 18:02:52    199s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1209.3MB) @(0:03:19 - 0:03:19).
[06/13 18:02:52    199s] Move report: Detail placement moves 593 insts, mean move: 22.28 um, max move: 116.60 um
[06/13 18:02:52    199s] 	Max move on inst (t_op/FE_RC_377_0): (1073.80, 720.20) --> (1086.40, 824.20)
[06/13 18:02:52    199s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1209.3MB
[06/13 18:02:52    199s] Statistics of distance of Instance movement in refine placement:
[06/13 18:02:52    199s]   maximum (X+Y) =       116.60 um
[06/13 18:02:52    199s]   inst (t_op/FE_RC_377_0) with max move: (1073.8, 720.2) -> (1086.4, 824.2)
[06/13 18:02:52    199s]   mean    (X+Y) =        22.28 um
[06/13 18:02:52    199s] Total instances flipped for legalization: 37
[06/13 18:02:52    199s] Summary Report:
[06/13 18:02:52    199s] Instances move: 593 (out of 9577 movable)
[06/13 18:02:52    199s] Instances flipped: 37
[06/13 18:02:52    199s] Mean displacement: 22.28 um
[06/13 18:02:52    199s] Max displacement: 116.60 um (Instance: t_op/FE_RC_377_0) (1073.8, 720.2) -> (1086.4, 824.2)
[06/13 18:02:52    199s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:02:52    199s] Total instances moved : 593
[06/13 18:02:52    199s] Total net bbox length = 5.644e+05 (2.786e+05 2.858e+05) (ext = 2.996e+04)
[06/13 18:02:52    199s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1209.3MB
[06/13 18:02:52    199s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1209.3MB) @(0:03:19 - 0:03:19).
[06/13 18:02:52    199s] *** Finished refinePlace (0:03:19 mem=1209.3M) ***
[06/13 18:02:52    199s] *** maximum move = 116.60 um ***
[06/13 18:02:52    199s] *** Finished re-routing un-routed nets (1209.3M) ***
[06/13 18:02:52    199s] 
[06/13 18:02:52    199s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1209.3M) ***
[06/13 18:02:52    199s] ** GigaOpt Optimizer WNS Slack -5.559 TNS Slack -810.111 Density 71.67
[06/13 18:02:52    199s] Recovering Place ECO bump
[06/13 18:02:52    199s] Active Path Group: in2reg reg2reg  
[06/13 18:02:52    199s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:52    199s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:02:52    199s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:02:52    199s] |  -5.559|   -5.559|-810.111| -810.111|    71.67%|   0:00:00.0| 1209.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
[06/13 18:02:59    206s] |  -5.438|   -5.438|-809.499| -809.499|    71.67%|   0:00:07.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/13 18:02:59    206s] |  -5.431|   -5.431|-809.490| -809.490|    71.67%|   0:00:00.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/13 18:02:59    206s] |  -5.409|   -5.409|-809.738| -809.738|    71.69%|   0:00:00.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/13 18:03:00    207s] |  -5.385|   -5.385|-809.729| -809.729|    71.69%|   0:00:01.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:03:00    207s] |  -5.385|   -5.385|-809.702| -809.702|    71.69%|   0:00:00.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:03:00    207s] |  -5.385|   -5.385|-809.702| -809.702|    71.69%|   0:00:00.0| 1195.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:03:00    207s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:03:00    207s] 
[06/13 18:03:00    207s] *** Finish Core Optimize Step (cpu=0:00:07.9 real=0:00:08.0 mem=1195.0M) ***
[06/13 18:03:00    207s] Active Path Group: in2reg  
[06/13 18:03:00    207s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:03:00    207s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:03:00    207s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:03:00    207s] |  -3.196|   -5.385|-158.011| -809.702|    71.69%|   0:00:00.0| 1195.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:03:10    217s] |  -3.196|   -5.385|-158.011| -809.702|    71.69%|   0:00:10.0| 1197.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:03:10    217s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:03:10    217s] 
[06/13 18:03:10    217s] *** Finish Core Optimize Step (cpu=0:00:10.0 real=0:00:10.0 mem=1197.0M) ***
[06/13 18:03:10    217s] 
[06/13 18:03:10    217s] *** Finished Optimize Step Cumulative (cpu=0:00:17.9 real=0:00:18.0 mem=1197.0M) ***
[06/13 18:03:10    217s] *** Starting refinePlace (0:03:37 mem=1197.0M) ***
[06/13 18:03:10    217s] Total net bbox length = 5.653e+05 (2.787e+05 2.866e+05) (ext = 2.996e+04)
[06/13 18:03:10    217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:03:10    217s] Starting refinePlace ...
[06/13 18:03:10    217s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:03:10    217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1197.0MB) @(0:03:37 - 0:03:37).
[06/13 18:03:10    217s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:03:10    217s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1197.0MB
[06/13 18:03:10    217s] Statistics of distance of Instance movement in refine placement:
[06/13 18:03:10    217s]   maximum (X+Y) =         0.00 um
[06/13 18:03:10    217s]   mean    (X+Y) =         0.00 um
[06/13 18:03:10    217s] Summary Report:
[06/13 18:03:10    217s] Instances move: 0 (out of 9579 movable)
[06/13 18:03:10    217s] Instances flipped: 0
[06/13 18:03:10    217s] Mean displacement: 0.00 um
[06/13 18:03:10    217s] Max displacement: 0.00 um 
[06/13 18:03:10    217s] Total instances moved : 0
[06/13 18:03:10    217s] Total net bbox length = 5.653e+05 (2.787e+05 2.866e+05) (ext = 2.996e+04)
[06/13 18:03:10    217s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1197.0MB
[06/13 18:03:10    217s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1197.0MB) @(0:03:37 - 0:03:37).
[06/13 18:03:10    217s] *** Finished refinePlace (0:03:37 mem=1197.0M) ***
[06/13 18:03:10    217s] *** maximum move = 0.00 um ***
[06/13 18:03:10    217s] *** Finished re-routing un-routed nets (1197.0M) ***
[06/13 18:03:10    217s] 
[06/13 18:03:10    217s] *** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1197.0M) ***
[06/13 18:03:10    217s] ** GigaOpt Optimizer WNS Slack -5.385 TNS Slack -809.702 Density 71.71
[06/13 18:03:10    217s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:03:10    217s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:03:10    217s] **** End NDR-Layer Usage Statistics ****
[06/13 18:03:10    217s] 
[06/13 18:03:10    217s] *** Finish pre-CTS Setup Fixing (cpu=0:01:16 real=0:01:16 mem=1197.0M) ***
[06/13 18:03:10    217s] 
[06/13 18:03:10    217s] End: GigaOpt Optimization in WNS mode
[06/13 18:03:10    217s] *** Timing NOT met, worst failing slack is -5.385
[06/13 18:03:10    217s] *** Check timing (0:00:00.0)
[06/13 18:03:10    217s] Deleting Lib Analyzer.
[06/13 18:03:10    217s] Begin: GigaOpt Optimization in TNS mode
[06/13 18:03:10    217s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:03:10    217s] Info: 43 io nets excluded
[06/13 18:03:10    217s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:03:10    217s] PhyDesignGrid: maxLocalDensity 0.95
[06/13 18:03:10    217s] ### Creating PhyDesignMc. totSessionCpu=0:03:38 mem=1050.9M
[06/13 18:03:10    217s] #spOpts: N=250 
[06/13 18:03:10    217s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=1050.9M
[06/13 18:03:10    217s] 
[06/13 18:03:10    217s] Creating Lib Analyzer ...
[06/13 18:03:10    217s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:03:10    217s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:03:10    217s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:03:10    217s] 
[06/13 18:03:12    219s] Creating Lib Analyzer, finished. 
[06/13 18:03:12    219s] 
[06/13 18:03:12    219s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:03:12    219s] ### Creating LA Mngr. totSessionCpu=0:03:40 mem=1052.9M
[06/13 18:03:12    219s] ### Creating LA Mngr, finished. totSessionCpu=0:03:40 mem=1052.9M
[06/13 18:03:15    222s] *info: 43 io nets excluded
[06/13 18:03:15    222s] *info: 2 clock nets excluded
[06/13 18:03:15    222s] *info: 7 special nets excluded.
[06/13 18:03:15    222s] *info: 438 no-driver nets excluded.
[06/13 18:03:16    223s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/13 18:03:16    223s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/13 18:03:16    223s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/13 18:03:16    223s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/13 18:03:16    223s] ** GigaOpt Optimizer WNS Slack -5.385 TNS Slack -809.702 Density 71.71
[06/13 18:03:16    223s] Optimizer TNS Opt
[06/13 18:03:16    223s] Active Path Group: in2reg reg2reg  
[06/13 18:03:16    223s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:03:16    223s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:03:16    223s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:03:16    223s] |  -5.385|   -5.385|-809.702| -809.702|    71.71%|   0:00:00.0| 1186.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:03:19    226s] |  -5.336|   -5.336|-808.890| -808.890|    71.70%|   0:00:03.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:03:22    229s] |  -5.336|   -5.336|-807.336| -807.336|    71.72%|   0:00:03.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:03:22    229s] |  -5.336|   -5.336|-807.203| -807.203|    71.72%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:03:24    231s] |  -5.336|   -5.336|-806.897| -806.897|    71.73%|   0:00:02.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
[06/13 18:03:24    231s] |  -5.336|   -5.336|-806.871| -806.871|    71.73%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
[06/13 18:03:25    231s] |  -5.336|   -5.336|-806.660| -806.660|    71.73%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[1]/D               |
[06/13 18:03:25    232s] |  -5.336|   -5.336|-805.014| -805.014|    71.76%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[2]/D            |
[06/13 18:03:26    233s] |  -5.336|   -5.336|-802.433| -802.433|    71.79%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[2]/D            |
[06/13 18:03:26    233s] |  -5.336|   -5.336|-802.151| -802.151|    71.80%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:03:27    234s] |  -5.336|   -5.336|-798.849| -798.849|    71.86%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[2]/D            |
[06/13 18:03:27    234s] |  -5.336|   -5.336|-798.557| -798.557|    71.87%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:03:28    235s] |  -5.336|   -5.336|-796.572| -796.572|    71.89%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:03:29    236s] |  -5.336|   -5.336|-795.250| -795.250|    71.90%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:03:29    236s] |  -5.336|   -5.336|-790.400| -790.400|    71.95%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
[06/13 18:03:29    236s] |  -5.336|   -5.336|-790.194| -790.194|    71.99%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
[06/13 18:03:30    236s] |  -5.336|   -5.336|-787.254| -787.254|    72.04%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
[06/13 18:03:30    236s] |  -5.336|   -5.336|-784.085| -784.085|    72.09%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
[06/13 18:03:30    236s] |  -5.336|   -5.336|-780.228| -780.228|    72.13%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[19]/D                           |
[06/13 18:03:30    237s] |  -5.336|   -5.336|-772.655| -772.655|    72.20%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
[06/13 18:03:30    237s] |  -5.336|   -5.336|-757.584| -757.584|    72.33%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:30    237s] |  -5.336|   -5.336|-749.214| -749.214|    72.53%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:03:30    237s] |  -5.336|   -5.336|-740.673| -740.673|    72.69%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:03:31    238s] |  -5.336|   -5.336|-724.988| -724.988|    72.95%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:03:31    238s] |  -5.336|   -5.336|-723.743| -723.743|    72.98%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:03:32    238s] |  -5.336|   -5.336|-696.406| -696.406|    73.35%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[5]/D                    |
[06/13 18:03:32    238s] |  -5.336|   -5.336|-691.661| -691.661|    73.39%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[5]/D                    |
[06/13 18:03:32    239s] |  -5.336|   -5.336|-676.417| -676.417|    73.80%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:03:32    239s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:03:32    239s] |  -5.336|   -5.336|-671.677| -671.677|    73.84%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/13 18:03:33    240s] |  -5.336|   -5.336|-664.907| -664.907|    74.01%|   0:00:01.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/13 18:03:33    240s] |  -5.336|   -5.336|-663.141| -663.141|    74.06%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/13 18:03:33    240s] |  -5.336|   -5.336|-661.554| -661.554|    74.11%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/13 18:03:35    242s] |  -5.336|   -5.336|-638.261| -638.261|    74.71%|   0:00:02.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:03:36    242s] |  -5.336|   -5.336|-630.179| -630.179|    74.94%|   0:00:01.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:03:37    243s] |  -5.336|   -5.336|-621.941| -621.941|    75.09%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/13 18:03:37    243s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:03:37    244s] |  -5.336|   -5.336|-609.905| -609.905|    75.42%|   0:00:00.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/13 18:03:37    244s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:03:37    244s] |  -5.336|   -5.336|-607.776| -607.776|    75.48%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:03:37    244s] |  -5.336|   -5.336|-601.231| -601.231|    75.69%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:03:38    244s] |  -5.336|   -5.336|-585.593| -585.593|    75.93%|   0:00:01.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:03:38    244s] |  -5.336|   -5.336|-584.198| -584.198|    75.93%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:03:38    245s] |  -5.336|   -5.336|-582.594| -582.594|    75.94%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:03:38    245s] |  -5.336|   -5.336|-580.531| -580.531|    75.99%|   0:00:00.0| 1190.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:03:39    245s] |  -5.336|   -5.336|-565.797| -565.797|    76.34%|   0:00:01.0| 1190.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[14 |
[06/13 18:03:39    245s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:03:39    246s] |  -5.336|   -5.336|-542.856| -542.856|    76.53%|   0:00:00.0| 1191.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[14 |
[06/13 18:03:39    246s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:03:39    246s] |  -5.336|   -5.336|-542.771| -542.771|    76.57%|   0:00:00.0| 1191.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/13 18:03:39    246s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:03:40    247s] |  -5.336|   -5.336|-526.812| -526.812|    76.78%|   0:00:01.0| 1192.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/13 18:03:40    247s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:03:40    247s] |  -5.336|   -5.336|-523.603| -523.603|    76.83%|   0:00:00.0| 1192.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[14 |
[06/13 18:03:40    247s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:03:41    247s] |  -5.336|   -5.336|-519.440| -519.440|    76.89%|   0:00:01.0| 1193.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[14 |
[06/13 18:03:41    247s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:03:41    248s] |  -5.336|   -5.336|-517.072| -517.072|    76.95%|   0:00:00.0| 1193.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[14 |
[06/13 18:03:41    248s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:03:41    248s] |  -5.336|   -5.336|-514.734| -514.734|    77.06%|   0:00:00.0| 1193.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:43    249s] |  -5.336|   -5.336|-510.455| -510.455|    77.13%|   0:00:02.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:43    250s] |  -5.336|   -5.336|-506.906| -506.906|    77.27%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:44    250s] |  -5.336|   -5.336|-493.159| -493.159|    77.51%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_6_buff_reg[1 |
[06/13 18:03:44    250s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:03:44    251s] |  -5.336|   -5.336|-481.935| -481.935|    77.81%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:44    251s] |  -5.336|   -5.336|-479.249| -479.249|    77.87%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:45    252s] |  -5.336|   -5.336|-477.194| -477.194|    77.92%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
[06/13 18:03:45    252s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:03:45    252s] |  -5.336|   -5.336|-473.007| -473.007|    77.99%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:46    253s] |  -5.336|   -5.336|-460.935| -460.935|    78.25%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:49    256s] |  -5.336|   -5.336|-451.959| -451.959|    78.44%|   0:00:03.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:03:49    256s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:03:50    257s] |  -5.336|   -5.336|-447.540| -447.540|    78.67%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:03:50    257s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:03:50    257s] |  -5.336|   -5.336|-445.012| -445.012|    78.82%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:03:50    257s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:03:51    258s] |  -5.336|   -5.336|-442.430| -442.430|    78.89%|   0:00:01.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:03:51    258s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:03:53    259s] |  -5.336|   -5.336|-436.768| -436.768|    78.93%|   0:00:02.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:03:53    259s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:03:53    260s] |  -5.336|   -5.336|-432.600| -432.600|    79.01%|   0:00:00.0| 1212.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:03:53    260s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:03:55    262s] |  -5.336|   -5.336|-430.190| -430.190|    79.07%|   0:00:02.0| 1250.7M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:03:57    264s] |  -5.336|   -5.336|-428.245| -428.245|    79.28%|   0:00:02.0| 1250.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:03:57    264s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:03:57    264s] |  -5.336|   -5.336|-427.590| -427.590|    79.31%|   0:00:00.0| 1239.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:03:57    264s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:03:57    264s] |  -5.336|   -5.336|-427.143| -427.143|    79.33%|   0:00:00.0| 1239.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:03:57    264s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:04:00    266s] |  -5.336|   -5.336|-419.289| -419.289|    79.62%|   0:00:03.0| 1239.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:04:01    268s] |  -5.336|   -5.336|-307.769| -307.769|    79.72%|   0:00:01.0| 1239.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:04:01    268s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:05    272s] |  -5.336|   -5.336|-303.611| -303.611|    79.85%|   0:00:04.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:04:05    272s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:06    273s] |  -5.336|   -5.336|-300.728| -300.728|    79.90%|   0:00:01.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:04:06    273s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:06    273s] |  -5.336|   -5.336|-299.611| -299.611|    79.94%|   0:00:00.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:04:07    274s] |  -5.336|   -5.336|-297.395| -297.395|    80.06%|   0:00:01.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:04:08    275s] |  -5.336|   -5.336|-297.105| -297.105|    80.09%|   0:00:01.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:04:09    275s] |  -5.336|   -5.336|-293.537| -293.537|    80.29%|   0:00:01.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:04:11    277s] |  -5.336|   -5.336|-288.161| -288.161|    80.41%|   0:00:02.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
[06/13 18:04:11    277s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:04:13    279s] |  -5.336|   -5.336|-261.392| -261.392|    80.50%|   0:00:02.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
[06/13 18:04:13    279s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:04:13    280s] |  -5.336|   -5.336|-260.625| -260.625|    80.53%|   0:00:00.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:04:13    280s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:04:15    281s] |  -5.336|   -5.336|-258.608| -258.608|    80.60%|   0:00:02.0| 1258.4M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[7]/D     |
[06/13 18:04:16    282s] |  -5.336|   -5.336|-256.134| -256.134|    80.65%|   0:00:01.0| 1258.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:04:16    282s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:04:17    284s] |  -5.336|   -5.336|-254.038| -254.038|    80.72%|   0:00:01.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:04:17    284s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:19    286s] |  -5.336|   -5.336|-235.439| -235.439|    80.80%|   0:00:02.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
[06/13 18:04:19    286s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:04:22    288s] |  -5.336|   -5.336|-214.038| -214.038|    81.18%|   0:00:03.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:04:22    288s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:04:22    289s] |  -5.336|   -5.336|-212.993| -212.993|    81.26%|   0:00:00.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:04:22    289s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:23    289s] |  -5.336|   -5.336|-212.964| -212.964|    81.26%|   0:00:01.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:04:23    289s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:04:23    290s] |  -5.336|   -5.336|-212.865| -212.865|    81.26%|   0:00:00.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:04:23    290s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:24    291s] |  -5.336|   -5.336|-212.492| -212.492|    81.26%|   0:00:01.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:04:24    291s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:26    293s] |  -5.336|   -5.336|-206.407| -206.407|    81.42%|   0:00:02.0| 1296.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[1 |
[06/13 18:04:26    293s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:29    296s] |  -5.336|   -5.336|-202.573| -202.573|    81.48%|   0:00:03.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
[06/13 18:04:31    298s] |  -5.336|   -5.336|-201.322| -201.322|    81.55%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:04:31    298s] |        |         |        |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:04:32    299s] |  -5.336|   -5.336|-200.905| -200.905|    81.61%|   0:00:01.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:04:32    299s] |        |         |        |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:04:32    299s] |  -5.336|   -5.336|-200.805| -200.805|    81.61%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:04:32    299s] |        |         |        |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:04:35    302s] |  -5.336|   -5.336|-199.469| -199.469|    81.67%|   0:00:03.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/13 18:04:35    302s] |        |         |        |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:04:36    303s] |  -5.336|   -5.336|-198.934| -198.934|    81.84%|   0:00:01.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/13 18:04:36    303s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:04:39    306s] |  -5.336|   -5.336|-198.519| -198.519|    81.85%|   0:00:03.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:04:39    306s] |        |         |        |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:04:41    308s] |  -5.336|   -5.336|-197.870| -197.870|    81.86%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:04:41    308s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:43    310s] |  -5.336|   -5.336|-197.508| -197.508|    81.91%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:04:43    310s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:04:47    314s] |  -5.336|   -5.336|-197.457| -197.457|    82.00%|   0:00:04.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
[06/13 18:04:47    314s] |        |         |        |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:04:47    314s] |  -5.336|   -5.336|-197.359| -197.359|    82.00%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
[06/13 18:04:47    314s] |        |         |        |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:04:49    316s] |  -5.336|   -5.336|-197.359| -197.359|    82.01%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:04:49    316s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:04:49    316s] 
[06/13 18:04:49    316s] *** Finish Core Optimize Step (cpu=0:01:33 real=0:01:33 mem=1296.6M) ***
[06/13 18:04:49    316s] 
[06/13 18:04:49    316s] *** Finished Optimize Step Cumulative (cpu=0:01:33 real=0:01:33 mem=1296.6M) ***
[06/13 18:04:49    316s] ** GigaOpt Optimizer WNS Slack -5.336 TNS Slack -197.359 Density 82.01
[06/13 18:04:49    316s] *** Starting refinePlace (0:05:16 mem=1296.6M) ***
[06/13 18:04:49    316s] Total net bbox length = 6.809e+05 (3.412e+05 3.397e+05) (ext = 2.979e+04)
[06/13 18:04:49    316s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:04:49    316s] Starting refinePlace ...
[06/13 18:04:49    316s] default core: bins with density >  0.75 = 52.9 % ( 64 / 121 )
[06/13 18:04:49    316s] Density distribution unevenness ratio = 8.869%
[06/13 18:04:49    316s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:04:49    316s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=1296.6MB) @(0:05:16 - 0:05:17).
[06/13 18:04:49    316s] Move report: preRPlace moves 7866 insts, mean move: 24.63 um, max move: 123.00 um
[06/13 18:04:49    316s] 	Max move on inst (t_op/u_decoder/fir_filter/I_data_add_1_buff_reg[11]): (1157.80, 1435.20) --> (1073.80, 1474.20)
[06/13 18:04:49    316s] 	Length: 15 sites, height: 1 rows, site name: standard, cell type: DF3
[06/13 18:04:49    316s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:05:12    338s] 
[06/13 18:05:12    338s] Verbose-2031: Within search radius 832.000 um from center (1647.800 1487.200), there is no legal location for instance "t_op/U3622" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:12    338s] 
[06/13 18:05:12    339s] 
[06/13 18:05:12    339s] Verbose-2031: Within search radius 832.000 um from center (1650.600 1474.200), there is no legal location for instance "t_op/FE_RC_3048_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:12    339s] 
[06/13 18:05:12    339s] 
[06/13 18:05:12    339s] Verbose-2031: Within search radius 832.000 um from center (1653.400 1474.200), there is no legal location for instance "t_op/FE_RC_3053_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:12    339s] 
[06/13 18:05:13    340s] 
[06/13 18:05:13    340s] Verbose-2031: Within search radius 832.000 um from center (1668.800 1513.200), there is no legal location for instance "t_op/U3492" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:13    340s] 
[06/13 18:05:14    340s] 
[06/13 18:05:14    340s] Verbose-2031: Within search radius 832.000 um from center (1670.200 1578.200), there is no legal location for instance "t_op/FE_RC_3912_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:14    340s] 
[06/13 18:05:14    340s] 
[06/13 18:05:14    340s] Verbose-2031: Within search radius 832.000 um from center (1671.600 1539.200), there is no legal location for instance "t_op/U2356" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:14    340s] 
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] Verbose-2031: Within search radius 832.000 um from center (1673.000 1578.200), there is no legal location for instance "t_op/FE_RC_3918_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] Verbose-2031: Within search radius 832.000 um from center (1675.800 1578.200), there is no legal location for instance "t_op/FE_RC_3922_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] Verbose-2031: Within search radius 832.000 um from center (1677.200 1591.200), there is no legal location for instance "t_op/FE_RC_3363_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] Verbose-2031: Within search radius 832.000 um from center (1678.600 1513.200), there is no legal location for instance "t_op/U3490" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] 
[06/13 18:05:14    341s] Verbose-2031: Within search radius 832.000 um from center (1678.600 1604.200), there is no legal location for instance "t_op/FE_RC_3371_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:14    341s] 
[06/13 18:05:15    341s] 
[06/13 18:05:15    341s] Verbose-2031: Within search radius 832.000 um from center (1680.000 1591.200), there is no legal location for instance "t_op/U3542" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:15    341s] 
[06/13 18:05:15    341s] 
[06/13 18:05:15    341s] Verbose-2031: Within search radius 832.000 um from center (1682.800 1474.200), there is no legal location for instance "t_op/U2172" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:15    341s] 
[06/13 18:05:15    342s] 
[06/13 18:05:15    342s] Verbose-2031: Within search radius 832.000 um from center (1691.200 1630.200), there is no legal location for instance "t_op/U3503" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:15    342s] 
[06/13 18:05:15    342s] 
[06/13 18:05:15    342s] Verbose-2031: Within search radius 832.000 um from center (1694.000 1383.200), there is no legal location for instance "t_op/U3565" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:15    342s] 
[06/13 18:05:15    342s] 
[06/13 18:05:15    342s] Verbose-2031: Within search radius 832.000 um from center (1694.000 1630.200), there is no legal location for instance "t_op/FE_RC_3368_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:15    342s] 
[06/13 18:05:15    342s] 
[06/13 18:05:15    342s] Verbose-2031: Within search radius 832.000 um from center (1695.400 1539.200), there is no legal location for instance "t_op/U3607" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:15    342s] 
[06/13 18:05:16    342s] 
[06/13 18:05:16    342s] Verbose-2031: Within search radius 832.000 um from center (1698.200 1370.200), there is no legal location for instance "t_op/U3568" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:16    342s] 
[06/13 18:05:16    342s] 
[06/13 18:05:16    342s] Verbose-2031: Within search radius 832.000 um from center (1699.600 1487.200), there is no legal location for instance "t_op/U3620" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:16    342s] 
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] Verbose-2031: Within search radius 832.000 um from center (1702.400 1487.200), there is no legal location for instance "t_op/U3617" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] Verbose-2031: Within search radius 832.000 um from center (1702.400 1500.200), there is no legal location for instance "t_op/U2366" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] Verbose-2031: Within search radius 832.000 um from center (1703.800 1305.200), there is no legal location for instance "t_op/U1214" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] Verbose-2031: Within search radius 832.000 um from center (1705.200 1292.200), there is no legal location for instance "t_op/U1175" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] 
[06/13 18:05:16    343s] Verbose-2031: Within search radius 832.000 um from center (1706.600 1305.200), there is no legal location for instance "t_op/U3402" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:16    343s] 
[06/13 18:05:17    343s] 
[06/13 18:05:17    343s] Verbose-2031: Within search radius 832.000 um from center (1709.400 1383.200), there is no legal location for instance "t_op/U3458" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    343s] 
[06/13 18:05:17    343s] 
[06/13 18:05:17    343s] Verbose-2031: Within search radius 832.000 um from center (1709.400 1604.200), there is no legal location for instance "t_op/U3500" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    343s] 
[06/13 18:05:17    343s] 
[06/13 18:05:17    343s] Verbose-2031: Within search radius 832.000 um from center (1710.800 1617.200), there is no legal location for instance "t_op/U2358" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    343s] 
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] Verbose-2031: Within search radius 832.000 um from center (1713.600 1253.200), there is no legal location for instance "t_op/U3370" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] Verbose-2031: Within search radius 832.000 um from center (1713.600 1344.200), there is no legal location for instance "t_op/U3555" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] Verbose-2031: Within search radius 832.000 um from center (1715.000 1409.200), there is no legal location for instance "t_op/U2374" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] Verbose-2031: Within search radius 832.000 um from center (1715.000 1565.200), there is no legal location for instance "t_op/U2364" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] Verbose-2031: Within search radius 832.000 um from center (1716.400 1591.200), there is no legal location for instance "t_op/U3539" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] Verbose-2031: Within search radius 832.000 um from center (1719.200 1448.200), there is no legal location for instance "t_op/U2352" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] Verbose-2031: Within search radius 832.000 um from center (1720.600 1539.200), there is no legal location for instance "t_op/U3487" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] 
[06/13 18:05:17    344s] Verbose-2031: Within search radius 832.000 um from center (1722.000 1279.200), there is no legal location for instance "t_op/FE_RC_2485_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:17    344s] 
[06/13 18:05:18    344s] 
[06/13 18:05:18    344s] Verbose-2031: Within search radius 832.000 um from center (1724.800 1279.200), there is no legal location for instance "t_op/FE_RC_2490_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    344s] 
[06/13 18:05:18    344s] 
[06/13 18:05:18    344s] Verbose-2031: Within search radius 832.000 um from center (1724.800 1526.200), there is no legal location for instance "t_op/U3604" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    344s] 
[06/13 18:05:18    344s] 
[06/13 18:05:18    344s] Verbose-2031: Within search radius 832.000 um from center (1727.600 1279.200), there is no legal location for instance "t_op/FE_RC_2495_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    344s] 
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] Verbose-2031: Within search radius 832.000 um from center (1736.000 1396.200), there is no legal location for instance "t_op/U3552" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] Verbose-2031: Within search radius 832.000 um from center (1737.400 1331.200), there is no legal location for instance "t_op/U3557" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] Verbose-2031: Within search radius 832.000 um from center (1738.800 1370.200), there is no legal location for instance "t_op/U2372" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] Verbose-2031: Within search radius 832.000 um from center (1740.200 1357.200), there is no legal location for instance "t_op/U3364" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] Verbose-2031: Within search radius 832.000 um from center (1740.200 1539.200), there is no legal location for instance "t_op/U4441" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] Verbose-2031: Within search radius 832.000 um from center (1741.600 1370.200), there is no legal location for instance "t_op/U3361" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] 
[06/13 18:05:18    345s] Verbose-2031: Within search radius 832.000 um from center (1741.600 1578.200), there is no legal location for instance "t_op/U4447" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:18    345s] 
[06/13 18:05:19    346s] 
[06/13 18:05:19    346s] Verbose-2031: Within search radius 832.000 um from center (1762.600 1253.200), there is no legal location for instance "t_op/U3368" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:19    346s] 
[06/13 18:05:19    346s] 
[06/13 18:05:19    346s] Verbose-2031: Within search radius 832.000 um from center (1762.600 1279.200), there is no legal location for instance "t_op/U3559" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:19    346s] 
[06/13 18:05:19    346s] 
[06/13 18:05:19    346s] Verbose-2031: Within search radius 832.000 um from center (1762.600 1305.200), there is no legal location for instance "t_op/U3366" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:19    346s] 
[06/13 18:05:19    346s] 
[06/13 18:05:19    346s] Verbose-2031: Within search radius 832.000 um from center (1762.600 1331.200), there is no legal location for instance "t_op/U3444" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:05:19    346s] 
[06/13 18:05:19    346s] Move report: legalization moves 5054 insts, mean move: 160.27 um, max move: 971.60 um
[06/13 18:05:19    346s] 	Max move on inst (t_op/U3444): (1762.60, 1331.20) --> (791.00, 1331.20)
[06/13 18:05:19    346s] [CPU] RefinePlace/Legalization (cpu=0:00:30.0, real=0:00:30.0, mem=1296.6MB) @(0:05:17 - 0:05:47).
[06/13 18:05:19    346s] Move report: Detail placement moves 8045 insts, mean move: 113.46 um, max move: 983.20 um
[06/13 18:05:19    346s] 	Max move on inst (t_op/U3444): (1761.20, 1318.20) --> (791.00, 1331.20)
[06/13 18:05:19    346s] 	Runtime: CPU: 0:00:30.2 REAL: 0:00:30.0 MEM: 1296.6MB
[06/13 18:05:19    346s] Statistics of distance of Instance movement in refine placement:
[06/13 18:05:19    346s]   maximum (X+Y) =       983.20 um
[06/13 18:05:19    346s]   inst (t_op/U3444) with max move: (1761.2, 1318.2) -> (791, 1331.2)
[06/13 18:05:19    346s]   mean    (X+Y) =       113.46 um
[06/13 18:05:19    346s] Total instances flipped for legalization: 2
[06/13 18:05:19    346s] Summary Report:
[06/13 18:05:19    346s] Instances move: 8045 (out of 13291 movable)
[06/13 18:05:19    346s] Instances flipped: 2
[06/13 18:05:19    346s] Mean displacement: 113.46 um
[06/13 18:05:19    346s] Max displacement: 983.20 um (Instance: t_op/U3444) (1761.2, 1318.2) -> (791, 1331.2)
[06/13 18:05:19    346s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:05:19    346s] Total instances moved : 8045
[06/13 18:05:19    346s] Total net bbox length = 1.943e+06 (1.227e+06 7.160e+05) (ext = 2.974e+04)
[06/13 18:05:19    346s] Runtime: CPU: 0:00:30.2 REAL: 0:00:30.0 MEM: 1296.6MB
[06/13 18:05:19    346s] [CPU] RefinePlace/total (cpu=0:00:30.2, real=0:00:30.0, mem=1296.6MB) @(0:05:16 - 0:05:47).
[06/13 18:05:19    346s] *** Finished refinePlace (0:05:47 mem=1296.6M) ***
[06/13 18:05:20    346s] *** maximum move = 983.20 um ***
[06/13 18:05:20    346s] *** Finished re-routing un-routed nets (1296.6M) ***
[06/13 18:05:21    347s] 
[06/13 18:05:21    347s] *** Finish Physical Update (cpu=0:00:31.4 real=0:00:32.0 mem=1296.6M) ***
[06/13 18:05:21    347s] ** GigaOpt Optimizer WNS Slack -8.891 TNS Slack -1003.677 Density 82.03
[06/13 18:05:21    347s] Recovering Place ECO bump
[06/13 18:05:21    347s] Active Path Group: in2reg reg2reg  
[06/13 18:05:21    347s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:05:21    347s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:05:21    347s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:05:21    347s] |  -8.891|   -8.891|-1003.677|-1003.677|    82.03%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:21    348s] |  -8.674|   -8.674|-1002.809|-1002.809|    82.03%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:21    348s] |  -8.361|   -8.361|-1001.559|-1001.559|    82.03%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:21    348s] |  -8.070|   -8.070|-1000.210|-1000.210|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:05:21    348s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:05:21    348s] |  -7.952|   -7.952| -998.470| -998.470|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:22    349s] |  -7.623|   -7.623| -997.154| -997.154|    82.04%|   0:00:01.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:22    349s] |  -7.549|   -7.549| -996.857| -996.857|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:25    352s] |  -7.425|   -7.425| -996.362| -996.362|    82.04%|   0:00:03.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:27    353s] |  -7.396|   -7.396| -986.470| -986.470|    82.04%|   0:00:02.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:27    353s] |  -7.371|   -7.371| -986.369| -986.369|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:27    354s] |  -7.371|   -7.371| -985.683| -985.683|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:27    354s] |  -7.371|   -7.371| -985.683| -985.683|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:05:27    354s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:05:27    354s] 
[06/13 18:05:27    354s] *** Finish Core Optimize Step (cpu=0:00:06.6 real=0:00:06.0 mem=1296.6M) ***
[06/13 18:05:27    354s] Active Path Group: in2reg  
[06/13 18:05:27    354s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:05:27    354s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:05:27    354s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:05:27    354s] |  -3.228|   -7.371| -23.366| -985.683|    82.04%|   0:00:00.0| 1296.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
[06/13 18:05:40    367s] |  -3.228|   -7.371| -23.366| -985.683|    82.04%|   0:00:13.0| 1296.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
[06/13 18:05:40    367s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:05:40    367s] 
[06/13 18:05:40    367s] *** Finish Core Optimize Step (cpu=0:00:13.0 real=0:00:13.0 mem=1296.6M) ***
[06/13 18:05:40    367s] 
[06/13 18:05:40    367s] *** Finished Optimize Step Cumulative (cpu=0:00:19.6 real=0:00:19.0 mem=1296.6M) ***
[06/13 18:05:40    367s] ** GigaOpt Optimizer WNS Slack -7.371 TNS Slack -985.683 Density 82.04
[06/13 18:05:40    367s] *** Starting refinePlace (0:06:08 mem=1296.6M) ***
[06/13 18:05:40    367s] Total net bbox length = 1.942e+06 (1.225e+06 7.165e+05) (ext = 2.974e+04)
[06/13 18:05:40    367s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:05:40    367s] Starting refinePlace ...
[06/13 18:05:41    367s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:05:41    367s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1296.6MB) @(0:06:08 - 0:06:08).
[06/13 18:05:41    367s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:05:41    367s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1296.6MB
[06/13 18:05:41    367s] Statistics of distance of Instance movement in refine placement:
[06/13 18:05:41    367s]   maximum (X+Y) =         0.00 um
[06/13 18:05:41    367s]   mean    (X+Y) =         0.00 um
[06/13 18:05:41    367s] Summary Report:
[06/13 18:05:41    367s] Instances move: 0 (out of 13291 movable)
[06/13 18:05:41    367s] Instances flipped: 0
[06/13 18:05:41    367s] Mean displacement: 0.00 um
[06/13 18:05:41    367s] Max displacement: 0.00 um 
[06/13 18:05:41    367s] Total instances moved : 0
[06/13 18:05:41    367s] Total net bbox length = 1.942e+06 (1.225e+06 7.165e+05) (ext = 2.974e+04)
[06/13 18:05:41    367s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1296.6MB
[06/13 18:05:41    367s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1296.6MB) @(0:06:08 - 0:06:08).
[06/13 18:05:41    367s] *** Finished refinePlace (0:06:08 mem=1296.6M) ***
[06/13 18:05:41    367s] *** maximum move = 0.00 um ***
[06/13 18:05:41    367s] *** Finished re-routing un-routed nets (1296.6M) ***
[06/13 18:05:41    367s] 
[06/13 18:05:41    367s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1296.6M) ***
[06/13 18:05:41    367s] ** GigaOpt Optimizer WNS Slack -7.371 TNS Slack -985.683 Density 82.04
[06/13 18:05:41    367s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:05:41    367s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:05:41    367s] **** End NDR-Layer Usage Statistics ****
[06/13 18:05:41    367s] 
[06/13 18:05:41    367s] *** Finish pre-CTS Setup Fixing (cpu=0:02:24 real=0:02:25 mem=1296.6M) ***
[06/13 18:05:41    367s] 
[06/13 18:05:41    367s] End: GigaOpt Optimization in TNS mode
[06/13 18:05:41    367s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:05:41    367s] Info: 43 io nets excluded
[06/13 18:05:41    367s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:05:41    367s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=1071.4M
[06/13 18:05:41    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=1071.4M
[06/13 18:05:41    367s] Begin: Area Reclaim Optimization
[06/13 18:05:41    367s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:05:41    367s] ### Creating PhyDesignMc. totSessionCpu=0:06:08 mem=1204.9M
[06/13 18:05:41    367s] #spOpts: N=250 
[06/13 18:05:41    367s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=1204.9M
[06/13 18:05:41    367s] 
[06/13 18:05:41    367s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:05:41    367s] ### Creating LA Mngr. totSessionCpu=0:06:08 mem=1204.9M
[06/13 18:05:41    367s] ### Creating LA Mngr, finished. totSessionCpu=0:06:08 mem=1204.9M
[06/13 18:05:41    368s] Reclaim Optimization WNS Slack -7.371  TNS Slack -985.683 Density 82.04
[06/13 18:05:41    368s] +----------+---------+--------+--------+------------+--------+
[06/13 18:05:41    368s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:05:41    368s] +----------+---------+--------+--------+------------+--------+
[06/13 18:05:41    368s] |    82.04%|        -|  -7.371|-985.683|   0:00:00.0| 1204.9M|
[06/13 18:05:41    368s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:05:41    368s] |    82.04%|        0|  -7.371|-985.683|   0:00:00.0| 1204.9M|
[06/13 18:05:43    370s] |    80.47%|      467|  -7.371|-946.892|   0:00:02.0| 1207.2M|
[06/13 18:05:43    370s] |    80.46%|        4|  -7.371|-946.894|   0:00:00.0| 1207.2M|
[06/13 18:05:46    373s] |    79.38%|      637|  -7.333|-913.437|   0:00:03.0| 1245.4M|
[06/13 18:05:46    373s] |    79.35%|       17|  -7.333|-913.339|   0:00:00.0| 1245.4M|
[06/13 18:05:46    373s] |    79.35%|        2|  -7.333|-913.345|   0:00:00.0| 1245.4M|
[06/13 18:05:46    373s] |    79.35%|        0|  -7.333|-913.345|   0:00:00.0| 1245.4M|
[06/13 18:05:46    373s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:05:46    373s] |    79.35%|        0|  -7.333|-913.345|   0:00:00.0| 1245.4M|
[06/13 18:05:46    373s] +----------+---------+--------+--------+------------+--------+
[06/13 18:05:46    373s] Reclaim Optimization End WNS Slack -7.333  TNS Slack -913.345 Density 79.35
[06/13 18:05:46    373s] 
[06/13 18:05:46    373s] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 749 Resize = 576 **
[06/13 18:05:46    373s] --------------------------------------------------------------
[06/13 18:05:46    373s] |                                   | Total     | Sequential |
[06/13 18:05:46    373s] --------------------------------------------------------------
[06/13 18:05:46    373s] | Num insts resized                 |     572  |       1    |
[06/13 18:05:46    373s] | Num insts undone                  |      78  |       0    |
[06/13 18:05:46    373s] | Num insts Downsized               |     572  |       1    |
[06/13 18:05:46    373s] | Num insts Samesized               |       0  |       0    |
[06/13 18:05:46    373s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:05:46    373s] | Num multiple commits+uncommits    |       8  |       -    |
[06/13 18:05:46    373s] --------------------------------------------------------------
[06/13 18:05:46    373s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:05:46    373s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:05:46    373s] **** End NDR-Layer Usage Statistics ****
[06/13 18:05:46    373s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
[06/13 18:05:46    373s] *** Starting refinePlace (0:06:13 mem=1245.4M) ***
[06/13 18:05:46    373s] Total net bbox length = 1.654e+06 (1.035e+06 6.186e+05) (ext = 2.974e+04)
[06/13 18:05:46    373s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:05:46    373s] Starting refinePlace ...
[06/13 18:05:46    373s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:05:46    373s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1245.4MB) @(0:06:13 - 0:06:14).
[06/13 18:05:46    373s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:05:46    373s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1245.4MB
[06/13 18:05:46    373s] Statistics of distance of Instance movement in refine placement:
[06/13 18:05:46    373s]   maximum (X+Y) =         0.00 um
[06/13 18:05:46    373s]   mean    (X+Y) =         0.00 um
[06/13 18:05:46    373s] Summary Report:
[06/13 18:05:46    373s] Instances move: 0 (out of 12533 movable)
[06/13 18:05:46    373s] Instances flipped: 0
[06/13 18:05:46    373s] Mean displacement: 0.00 um
[06/13 18:05:46    373s] Max displacement: 0.00 um 
[06/13 18:05:46    373s] Total instances moved : 0
[06/13 18:05:46    373s] Total net bbox length = 1.654e+06 (1.035e+06 6.186e+05) (ext = 2.974e+04)
[06/13 18:05:46    373s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1245.4MB
[06/13 18:05:46    373s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1245.4MB) @(0:06:13 - 0:06:14).
[06/13 18:05:46    373s] *** Finished refinePlace (0:06:14 mem=1245.4M) ***
[06/13 18:05:46    373s] *** maximum move = 0.00 um ***
[06/13 18:05:46    373s] *** Finished re-routing un-routed nets (1245.4M) ***
[06/13 18:05:46    373s] 
[06/13 18:05:46    373s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1245.4M) ***
[06/13 18:05:47    373s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1073.62M, totSessionCpu=0:06:14).
[06/13 18:05:47    373s] ### Creating LA Mngr. totSessionCpu=0:06:14 mem=1073.6M
[06/13 18:05:47    373s] ### Creating LA Mngr, finished. totSessionCpu=0:06:14 mem=1073.6M
[06/13 18:05:47    373s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:05:47    373s] [PSP]     Started earlyGlobalRoute kernel
[06/13 18:05:47    373s] [PSP]     Initial Peak syMemory usage = 1073.6 MB
[06/13 18:05:47    373s] (I)       Reading DB...
[06/13 18:05:47    373s] (I)       before initializing RouteDB syMemory usage = 1079.1 MB
[06/13 18:05:47    373s] (I)       congestionReportName   : 
[06/13 18:05:47    373s] (I)       layerRangeFor2DCongestion : 
[06/13 18:05:47    373s] (I)       buildTerm2TermWires    : 1
[06/13 18:05:47    373s] (I)       doTrackAssignment      : 1
[06/13 18:05:47    373s] (I)       dumpBookshelfFiles     : 0
[06/13 18:05:47    373s] (I)       numThreads             : 1
[06/13 18:05:47    373s] (I)       bufferingAwareRouting  : false
[06/13 18:05:47    373s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:05:47    373s] (I)       honorPin               : false
[06/13 18:05:47    373s] (I)       honorPinGuide          : true
[06/13 18:05:47    373s] (I)       honorPartition         : false
[06/13 18:05:47    373s] (I)       allowPartitionCrossover: false
[06/13 18:05:47    373s] (I)       honorSingleEntry       : true
[06/13 18:05:47    373s] (I)       honorSingleEntryStrong : true
[06/13 18:05:47    373s] (I)       handleViaSpacingRule   : false
[06/13 18:05:47    373s] (I)       handleEolSpacingRule   : false
[06/13 18:05:47    373s] (I)       PDConstraint           : none
[06/13 18:05:47    373s] (I)       expBetterNDRHandling   : false
[06/13 18:05:47    373s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:05:47    373s] (I)       routingEffortLevel     : 3
[06/13 18:05:47    373s] (I)       effortLevel            : standard
[06/13 18:05:47    373s] [NR-eGR] minRouteLayer          : 1
[06/13 18:05:47    373s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:05:47    373s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:05:47    373s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:05:47    373s] (I)       numRowsPerGCell        : 1
[06/13 18:05:47    373s] (I)       speedUpLargeDesign     : 0
[06/13 18:05:47    373s] (I)       multiThreadingTA       : 1
[06/13 18:05:47    373s] (I)       blkAwareLayerSwitching : 1
[06/13 18:05:47    373s] (I)       optimizationMode       : false
[06/13 18:05:47    373s] (I)       routeSecondPG          : false
[06/13 18:05:47    373s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:05:47    373s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:05:47    373s] (I)       punchThroughDistance   : 500.00
[06/13 18:05:47    373s] (I)       scenicBound            : 1.15
[06/13 18:05:47    373s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:05:47    373s] (I)       source-to-sink ratio   : 0.00
[06/13 18:05:47    373s] (I)       targetCongestionRatioH : 1.00
[06/13 18:05:47    373s] (I)       targetCongestionRatioV : 1.00
[06/13 18:05:47    373s] (I)       layerCongestionRatio   : 0.70
[06/13 18:05:47    373s] (I)       m1CongestionRatio      : 0.10
[06/13 18:05:47    373s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:05:47    373s] (I)       localRouteEffort       : 1.00
[06/13 18:05:47    373s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:05:47    373s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:05:47    373s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:05:47    373s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:05:47    373s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:05:47    373s] (I)       routeVias              : 
[06/13 18:05:47    373s] (I)       readTROption           : true
[06/13 18:05:47    373s] (I)       extraSpacingFactor     : 1.00
[06/13 18:05:47    373s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:05:47    373s] (I)       routeSelectedNetsOnly  : false
[06/13 18:05:47    373s] (I)       clkNetUseMaxDemand     : false
[06/13 18:05:47    373s] (I)       extraDemandForClocks   : 0
[06/13 18:05:47    373s] (I)       steinerRemoveLayers    : false
[06/13 18:05:47    373s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:05:47    373s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:05:47    373s] (I)       similarTopologyRoutingFast : false
[06/13 18:05:47    373s] (I)       spanningTreeRefinement : false
[06/13 18:05:47    373s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:05:47    373s] (I)       starting read tracks
[06/13 18:05:47    373s] (I)       build grid graph
[06/13 18:05:47    373s] (I)       build grid graph start
[06/13 18:05:47    373s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:05:47    373s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:05:47    373s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:05:47    373s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:05:47    373s] (I)       build grid graph end
[06/13 18:05:47    373s] (I)       numViaLayers=4
[06/13 18:05:47    373s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:05:47    373s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:05:47    373s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:05:47    373s] (I)       end build via table
[06/13 18:05:47    373s] [NR-eGR] numRoutingBlks=0 numInstBlks=82385 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:05:47    373s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:05:47    373s] (I)       readDataFromPlaceDB
[06/13 18:05:47    373s] (I)       Read net information..
[06/13 18:05:47    373s] [NR-eGR] Read numTotalNets=13102  numIgnoredNets=0
[06/13 18:05:47    373s] (I)       Read testcase time = 0.000 seconds
[06/13 18:05:47    373s] 
[06/13 18:05:47    373s] (I)       read default dcut vias
[06/13 18:05:47    373s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:05:47    373s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:05:47    373s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:05:47    373s] (I)       build grid graph start
[06/13 18:05:47    373s] (I)       build grid graph end
[06/13 18:05:47    373s] (I)       Model blockage into capacity
[06/13 18:05:47    373s] (I)       Read numBlocks=749116  numPreroutedWires=0  numCapScreens=0
[06/13 18:05:47    373s] (I)       blocked area on Layer1 : 43329974993125  (907.17%)
[06/13 18:05:47    373s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:05:47    373s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:05:47    373s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:05:47    373s] (I)       Modeling time = 0.040 seconds
[06/13 18:05:47    373s] 
[06/13 18:05:47    373s] (I)       Number of ignored nets = 0
[06/13 18:05:47    373s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:05:47    373s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:05:47    373s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:05:47    373s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:05:47    373s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:05:47    373s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:05:47    373s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:05:47    373s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:05:47    373s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:05:47    373s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:05:47    373s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1116.6 MB
[06/13 18:05:47    373s] (I)       Ndr track 0 does not exist
[06/13 18:05:47    373s] (I)       Layer1  viaCost=200.00
[06/13 18:05:47    373s] (I)       Layer2  viaCost=100.00
[06/13 18:05:47    373s] (I)       Layer3  viaCost=200.00
[06/13 18:05:47    373s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:05:47    373s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:05:47    373s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:05:47    373s] (I)       Site Width          :  1400  (dbu)
[06/13 18:05:47    373s] (I)       Row Height          : 13000  (dbu)
[06/13 18:05:47    373s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:05:47    373s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:05:47    373s] (I)       grid                :   168   168     4
[06/13 18:05:47    373s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:05:47    373s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:05:47    373s] (I)       Default wire width  :   500   600   600   600
[06/13 18:05:47    373s] (I)       Default wire space  :   450   500   500   600
[06/13 18:05:47    373s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:05:47    373s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:05:47    373s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:05:47    373s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:05:47    373s] (I)       Num of masks        :     1     1     1     1
[06/13 18:05:47    373s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:05:47    373s] (I)       --------------------------------------------------------
[06/13 18:05:47    373s] 
[06/13 18:05:47    373s] [NR-eGR] ============ Routing rule table ============
[06/13 18:05:47    373s] [NR-eGR] Rule id 0. Nets 13059 
[06/13 18:05:47    373s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:05:47    373s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:05:47    373s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:05:47    373s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:05:47    373s] [NR-eGR] ========================================
[06/13 18:05:47    373s] [NR-eGR] 
[06/13 18:05:47    373s] (I)       After initializing earlyGlobalRoute syMemory usage = 1116.6 MB
[06/13 18:05:47    373s] (I)       Loading and dumping file time : 0.13 seconds
[06/13 18:05:47    373s] (I)       ============= Initialization =============
[06/13 18:05:47    373s] (I)       totalPins=41817  totalGlobalPin=39761 (95.08%)
[06/13 18:05:47    373s] (I)       total 2D Cap : 433329 = (179162 H, 254167 V)
[06/13 18:05:47    373s] [NR-eGR] Layer group 1: route 13059 net(s) in layer range [1, 4]
[06/13 18:05:47    373s] (I)       ============  Phase 1a Route ============
[06/13 18:05:47    373s] (I)       Phase 1a runs 0.02 seconds
[06/13 18:05:47    373s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:05:47    373s] (I)       Usage: 139885 = (85560 H, 54325 V) = (47.76% H, 21.37% V) = (1.112e+06um H, 7.062e+05um V)
[06/13 18:05:47    373s] (I)       
[06/13 18:05:47    373s] (I)       ============  Phase 1b Route ============
[06/13 18:05:47    373s] (I)       Phase 1b runs 0.02 seconds
[06/13 18:05:47    373s] (I)       Usage: 140272 = (85637 H, 54635 V) = (47.80% H, 21.50% V) = (1.113e+06um H, 7.103e+05um V)
[06/13 18:05:47    373s] (I)       
[06/13 18:05:47    373s] (I)       earlyGlobalRoute overflow of layer group 1: 51.54% H + 2.80% V. EstWL: 1.823536e+06um
[06/13 18:05:47    373s] (I)       ============  Phase 1c Route ============
[06/13 18:05:47    373s] (I)       Level2 Grid: 34 x 34
[06/13 18:05:47    373s] (I)       Phase 1c runs 0.02 seconds
[06/13 18:05:47    373s] (I)       Usage: 142277 = (85638 H, 56639 V) = (47.80% H, 22.28% V) = (1.113e+06um H, 7.363e+05um V)
[06/13 18:05:47    373s] (I)       
[06/13 18:05:47    373s] (I)       ============  Phase 1d Route ============
[06/13 18:05:47    373s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:05:47    373s] (I)       Usage: 142277 = (85638 H, 56639 V) = (47.80% H, 22.28% V) = (1.113e+06um H, 7.363e+05um V)
[06/13 18:05:47    373s] (I)       
[06/13 18:05:47    373s] (I)       ============  Phase 1e Route ============
[06/13 18:05:47    373s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:05:47    373s] (I)       Usage: 142277 = (85638 H, 56639 V) = (47.80% H, 22.28% V) = (1.113e+06um H, 7.363e+05um V)
[06/13 18:05:47    373s] (I)       
[06/13 18:05:47    373s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 48.69% H + 2.81% V. EstWL: 1.849601e+06um
[06/13 18:05:47    373s] [NR-eGR] 
[06/13 18:05:47    373s] (I)       ============  Phase 1l Route ============
[06/13 18:05:47    374s] (I)       Phase 1l runs 0.03 seconds
[06/13 18:05:47    374s] (I)       
[06/13 18:05:47    374s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:05:47    374s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[06/13 18:05:47    374s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:05:47    374s] [NR-eGR] Layer            (1-4)           (5-9)         (10-13)         (14-18)    OverCon 
[06/13 18:05:47    374s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:05:47    374s] [NR-eGR] Layer1       1( 0.02%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[06/13 18:05:47    374s] [NR-eGR] Layer2     493( 3.27%)      29( 0.19%)       0( 0.00%)       0( 0.00%)   ( 3.46%) 
[06/13 18:05:47    374s] [NR-eGR] Layer3    1272( 7.78%)    1399( 8.56%)     508( 3.11%)     176( 1.08%)   (20.52%) 
[06/13 18:05:47    374s] [NR-eGR] Layer4     291( 1.81%)       6( 0.04%)       0( 0.00%)       0( 0.00%)   ( 1.85%) 
[06/13 18:05:47    374s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:05:47    374s] [NR-eGR] Total     2057( 3.88%)    1434( 2.70%)     508( 0.96%)     176( 0.33%)   ( 7.88%) 
[06/13 18:05:47    374s] [NR-eGR] 
[06/13 18:05:47    374s] (I)       Total Global Routing Runtime: 0.12 seconds
[06/13 18:05:47    374s] (I)       total 2D Cap : 434806 = (180004 H, 254802 V)
[06/13 18:05:47    374s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 19.73% H + 2.09% V
[06/13 18:05:47    374s] [NR-eGR] Overflow after earlyGlobalRoute 45.97% H + 3.53% V
[06/13 18:05:47    374s] (I)       ============= track Assignment ============
[06/13 18:05:47    374s] (I)       extract Global 3D Wires
[06/13 18:05:47    374s] (I)       Extract Global WL : time=0.00
[06/13 18:05:47    374s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:05:47    374s] (I)       Initialization real time=0.00 seconds
[06/13 18:05:47    374s] (I)       Run Multi-thread track assignment
[06/13 18:05:47    374s] (I)       merging nets...
[06/13 18:05:47    374s] (I)       merging nets done
[06/13 18:05:47    374s] (I)       Kernel real time=0.11 seconds
[06/13 18:05:47    374s] (I)       End Greedy Track Assignment
[06/13 18:05:47    374s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:05:47    374s] [NR-eGR] Layer1(MET1)(H) length: 8.662262e+04um, number of vias: 41502
[06/13 18:05:47    374s] [NR-eGR] Layer2(MET2)(V) length: 5.301889e+05um, number of vias: 33444
[06/13 18:05:47    374s] [NR-eGR] Layer3(MET3)(H) length: 1.060923e+06um, number of vias: 4022
[06/13 18:05:47    374s] [NR-eGR] Layer4(MET4)(V) length: 2.424253e+05um, number of vias: 0
[06/13 18:05:47    374s] [NR-eGR] Total length: 1.920160e+06um, number of vias: 78968
[06/13 18:05:47    374s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:05:47    374s] [NR-eGR] Total clock nets wire length: 4.962383e+04um 
[06/13 18:05:47    374s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:05:47    374s] [NR-eGR] End Peak syMemory usage = 1054.4 MB
[06/13 18:05:47    374s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.47 seconds
[06/13 18:05:47    374s] Extraction called for design 'top_io' of instances=12791 and nets=13546 using extraction engine 'preRoute' .
[06/13 18:05:47    374s] PreRoute RC Extraction called for design top_io.
[06/13 18:05:47    374s] RC Extraction called in multi-corner(2) mode.
[06/13 18:05:47    374s] RCMode: PreRoute
[06/13 18:05:47    374s]       RC Corner Indexes            0       1   
[06/13 18:05:47    374s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:05:47    374s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:05:47    374s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:05:47    374s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:05:47    374s] Shrink Factor                : 1.00000
[06/13 18:05:47    374s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:05:47    374s] Using capacitance table file ...
[06/13 18:05:47    374s] Updating RC grid for preRoute extraction ...
[06/13 18:05:47    374s] Initializing multi-corner capacitance tables ... 
[06/13 18:05:47    374s] Initializing multi-corner resistance tables ...
[06/13 18:05:47    374s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1052.254M)
[06/13 18:05:47    374s] Compute RC Scale Done ...
[06/13 18:05:47    374s] [hotspot] +------------+---------------+---------------+
[06/13 18:05:47    374s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:05:47    374s] [hotspot] +------------+---------------+---------------+
[06/13 18:05:47    374s] [hotspot] | normalized |        260.22 |        260.22 |
[06/13 18:05:47    374s] [hotspot] +------------+---------------+---------------+
[06/13 18:05:47    374s] Local HotSpot Analysis: normalized max congestion hotspot area = 260.22, normalized total congestion hotspot area = 260.22 (area is in unit of 4 std-cell row bins)
[06/13 18:05:47    374s] [hotspot] max/total 260.22/260.22, big hotspot (>10) total 260.22
[06/13 18:05:47    374s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/13 18:05:47    374s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:05:47    374s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/13 18:05:47    374s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:05:47    374s] [hotspot] |  1  |   838.80   577.20  1826.80  1825.20 |      260.22   |
[06/13 18:05:47    374s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:05:47    374s] #################################################################################
[06/13 18:05:47    374s] # Design Stage: PreRoute
[06/13 18:05:47    374s] # Design Name: top_io
[06/13 18:05:47    374s] # Design Mode: 250nm
[06/13 18:05:47    374s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:05:47    374s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:05:47    374s] # Signoff Settings: SI Off 
[06/13 18:05:47    374s] #################################################################################
[06/13 18:05:48    374s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:05:48    374s] Calculate delays in BcWc mode...
[06/13 18:05:48    374s] Topological Sorting (REAL = 0:00:00.0, MEM = 1121.6M, InitMEM = 1121.6M)
[06/13 18:05:48    374s] Start delay calculation (fullDC) (1 T). (MEM=1121.62)
[06/13 18:05:48    375s] End AAE Lib Interpolated Model. (MEM=1121.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:05:49    376s] Total number of fetched objects 14935
[06/13 18:05:49    376s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:05:49    376s] End delay calculation. (MEM=1108.89 CPU=0:00:01.5 REAL=0:00:01.0)
[06/13 18:05:49    376s] End delay calculation (fullDC). (MEM=1108.89 CPU=0:00:01.7 REAL=0:00:01.0)
[06/13 18:05:49    376s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1108.9M) ***
[06/13 18:05:50    376s] Begin: GigaOpt postEco DRV Optimization
[06/13 18:05:50    376s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:05:50    376s] Info: 43 io nets excluded
[06/13 18:05:50    376s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:05:50    376s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:05:50    376s] ### Creating PhyDesignMc. totSessionCpu=0:06:17 mem=1108.9M
[06/13 18:05:50    376s] #spOpts: N=250 
[06/13 18:05:50    376s] Core basic site is standard
[06/13 18:05:50    376s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:05:50    376s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:17 mem=1108.9M
[06/13 18:05:50    376s] 
[06/13 18:05:50    376s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:05:50    376s] ### Creating LA Mngr. totSessionCpu=0:06:17 mem=1108.9M
[06/13 18:05:50    376s] ### Creating LA Mngr, finished. totSessionCpu=0:06:17 mem=1108.9M
[06/13 18:05:51    378s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:05:51    378s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:05:51    378s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:05:51    378s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:05:51    378s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:05:51    378s] Info: violation cost 331.351318 (cap = 13.078888, tran = 318.272430, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:05:51    378s] |   306|  1596|   -13.94|    49|    49|    -0.19|     0|     0|     0|     0|   -14.01| -2512.32|       0|       0|       0|  79.35|          |         |
[06/13 18:06:28    414s] Info: violation cost 59.034874 (cap = 0.976679, tran = 58.058189, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:06:28    415s] |    93|   350|    -4.80|     9|     9|    -0.07|     0|     0|     0|     0|   -13.52| -1891.90|     127|     139|      73|  80.26| 0:00:37.0|  1221.3M|
[06/13 18:06:47    434s] Info: violation cost 5.190844 (cap = 0.000000, tran = 5.190844, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:06:47    434s] |    21|    86|    -2.98|     0|     0|     0.00|     0|     0|     0|     0|   -13.36| -1786.90|      15|     108|      18|  80.57| 0:00:19.0|  1221.3M|
[06/13 18:06:52    439s] Info: violation cost 0.269156 (cap = 0.000000, tran = 0.269156, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:06:52    439s] |     3|     3|    -0.37|     0|     0|     0.00|     0|     0|     0|     0|   -13.35| -1771.89|       8|      10|       6|  80.60| 0:00:05.0|  1221.3M|
[06/13 18:06:52    439s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] ###############################################################################
[06/13 18:06:52    439s] #
[06/13 18:06:52    439s] #  Large fanout net report:  
[06/13 18:06:52    439s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/13 18:06:52    439s] #     - current density: 80.60
[06/13 18:06:52    439s] #
[06/13 18:06:52    439s] #  List of high fanout nets:
[06/13 18:06:52    439s] #
[06/13 18:06:52    439s] ###############################################################################
[06/13 18:06:52    439s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:06:52    439s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:06:52    439s] **** End NDR-Layer Usage Statistics ****
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] =======================================================================
[06/13 18:06:52    439s]                 Reasons for remaining drv violations
[06/13 18:06:52    439s] =======================================================================
[06/13 18:06:52    439s] *info: Total 3 net(s) have violations which can't be fixed by DRV optimization.
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] MultiBuffering failure reasons
[06/13 18:06:52    439s] ------------------------------------------------
[06/13 18:06:52    439s] *info:     2 net(s): Could not be fixed because the solution degraded timing.
[06/13 18:06:52    439s] *info:     1 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] SingleBuffering failure reasons
[06/13 18:06:52    439s] ------------------------------------------------
[06/13 18:06:52    439s] *info:     2 net(s): Could not be fixed because of the buffering solution introduces slack degradation or no slack gain.
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] Resizing failure reasons
[06/13 18:06:52    439s] ------------------------------------------------
[06/13 18:06:52    439s] *info:     2 net(s): Could not be fixed because no move is found.
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] *** Finish DRV Fixing (cpu=0:01:02 real=0:01:01 mem=1221.3M) ***
[06/13 18:06:52    439s] 
[06/13 18:06:52    439s] *** Starting refinePlace (0:07:20 mem=1237.3M) ***
[06/13 18:06:52    439s] Total net bbox length = 1.679e+06 (1.047e+06 6.319e+05) (ext = 2.974e+04)
[06/13 18:06:53    439s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:06:53    439s] Starting refinePlace ...
[06/13 18:06:53    439s] Move report: legalization moves 741 insts, mean move: 45.83 um, max move: 432.80 um
[06/13 18:06:53    439s] 	Max move on inst (t_op/FE_RC_1885_0): (1762.60, 1279.20) --> (1745.80, 1695.20)
[06/13 18:06:53    439s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1237.3MB) @(0:07:20 - 0:07:20).
[06/13 18:06:53    439s] Move report: Detail placement moves 741 insts, mean move: 45.83 um, max move: 432.80 um
[06/13 18:06:53    439s] 	Max move on inst (t_op/FE_RC_1885_0): (1762.60, 1279.20) --> (1745.80, 1695.20)
[06/13 18:06:53    439s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1237.3MB
[06/13 18:06:53    439s] Statistics of distance of Instance movement in refine placement:
[06/13 18:06:53    439s]   maximum (X+Y) =       432.80 um
[06/13 18:06:53    439s]   inst (t_op/FE_RC_1885_0) with max move: (1762.6, 1279.2) -> (1745.8, 1695.2)
[06/13 18:06:53    439s]   mean    (X+Y) =        45.83 um
[06/13 18:06:53    439s] Summary Report:
[06/13 18:06:53    439s] Instances move: 741 (out of 12940 movable)
[06/13 18:06:53    439s] Instances flipped: 0
[06/13 18:06:53    439s] Mean displacement: 45.83 um
[06/13 18:06:53    439s] Max displacement: 432.80 um (Instance: t_op/FE_RC_1885_0) (1762.6, 1279.2) -> (1745.8, 1695.2)
[06/13 18:06:53    439s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:06:53    439s] Total instances moved : 741
[06/13 18:06:53    439s] Total net bbox length = 1.715e+06 (1.057e+06 6.572e+05) (ext = 2.974e+04)
[06/13 18:06:53    439s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1237.3MB
[06/13 18:06:53    439s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1237.3MB) @(0:07:20 - 0:07:20).
[06/13 18:06:53    439s] *** Finished refinePlace (0:07:20 mem=1237.3M) ***
[06/13 18:06:53    440s] *** maximum move = 432.80 um ***
[06/13 18:06:53    440s] *** Finished re-routing un-routed nets (1237.3M) ***
[06/13 18:06:53    440s] 
[06/13 18:06:53    440s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1237.3M) ***
[06/13 18:06:53    440s] End: GigaOpt postEco DRV Optimization
[06/13 18:06:53    440s] GigaOpt: WNS changes after routing: -5.278 -> -9.164 (bump = 3.886)
[06/13 18:06:53    440s] Begin: GigaOpt postEco optimization
[06/13 18:06:53    440s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:06:53    440s] Info: 43 io nets excluded
[06/13 18:06:53    440s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:06:53    440s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:06:53    440s] ### Creating PhyDesignMc. totSessionCpu=0:07:20 mem=1218.2M
[06/13 18:06:53    440s] #spOpts: N=250 
[06/13 18:06:53    440s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:20 mem=1218.2M
[06/13 18:06:53    440s] 
[06/13 18:06:53    440s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:06:53    440s] ### Creating LA Mngr. totSessionCpu=0:07:20 mem=1218.2M
[06/13 18:06:53    440s] ### Creating LA Mngr, finished. totSessionCpu=0:07:20 mem=1218.2M
[06/13 18:06:56    443s] *info: 43 io nets excluded
[06/13 18:06:56    443s] *info: 2 clock nets excluded
[06/13 18:06:56    443s] *info: 7 special nets excluded.
[06/13 18:06:56    443s] *info: 438 no-driver nets excluded.
[06/13 18:06:57    444s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:06:57    444s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:06:57    444s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:06:57    444s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:06:57    444s] ** GigaOpt Optimizer WNS Slack -14.774 TNS Slack -1829.221 Density 80.69
[06/13 18:06:57    444s] Optimizer WNS Pass 0
[06/13 18:06:57    444s] Active Path Group: in2reg reg2reg  
[06/13 18:06:57    444s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:06:57    444s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:06:57    444s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:06:57    444s] | -14.774|  -14.774|-1829.221|-1829.221|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:06:57    444s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:06:58    444s] | -14.201|  -14.201|-1820.064|-1820.064|    80.69%|   0:00:01.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:06:58    444s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:06:58    444s] | -13.819|  -13.819|-1813.955|-1813.955|    80.70%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:06:58    444s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:06:58    444s] | -13.432|  -13.432|-1815.419|-1815.419|    80.70%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:06:58    444s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:06:58    445s] | -11.201|  -11.201|-1772.944|-1772.944|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/13 18:06:58    445s] | -10.978|  -10.978|-1763.714|-1763.714|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:06:58    445s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:06:59    445s] | -10.726|  -10.726|-1760.792|-1760.792|    80.69%|   0:00:01.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:06:59    445s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:00    446s] | -10.625|  -10.625|-1750.935|-1750.935|    80.69%|   0:00:01.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:07:00    446s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:07:00    446s] | -10.497|  -10.497|-1747.908|-1747.908|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:07:00    446s] | -10.468|  -10.468|-1747.766|-1747.766|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:07:00    446s] | -10.403|  -10.403|-1742.981|-1742.981|    80.69%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:07:00    446s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:02    449s] | -10.350|  -10.350|-1744.603|-1744.603|    80.69%|   0:00:02.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:07:02    449s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:07    454s] | -10.191|  -10.191|-1737.103|-1737.103|    80.68%|   0:00:05.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:07:07    454s] | -10.031|  -10.031|-1732.047|-1732.047|    80.68%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:07:07    454s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:17    464s] | -10.030|  -10.030|-1729.667|-1729.667|    80.68%|   0:00:10.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:07:17    464s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:19    465s] |  -9.830|   -9.830|-1729.722|-1729.722|    80.68%|   0:00:02.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:07:19    465s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:25    472s] |  -9.732|   -9.732|-1734.817|-1734.817|    80.68%|   0:00:06.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:07:25    472s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:32    479s] |  -9.616|   -9.616|-1734.261|-1734.261|    80.68%|   0:00:07.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:07:32    479s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:32    479s] |  -9.528|   -9.528|-1725.980|-1725.980|    80.68%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:07:32    479s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:34    480s] |  -9.457|   -9.457|-1723.311|-1723.311|    80.68%|   0:00:02.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:07:34    480s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:34    480s] |  -9.380|   -9.380|-1718.342|-1718.342|    80.68%|   0:00:00.0| 1237.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:07:34    480s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:41    488s] |  -9.278|   -9.278|-1717.597|-1717.597|    80.70%|   0:00:07.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:07:41    488s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:42    488s] |  -9.147|   -9.147|-1708.240|-1708.240|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:07:42    488s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:47    494s] |  -8.996|   -8.996|-1704.423|-1704.423|    80.71%|   0:00:05.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:07:47    494s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:53    499s] |  -8.973|   -8.973|-1699.564|-1699.564|    80.70%|   0:00:06.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:07:53    499s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:07:58    505s] |  -8.893|   -8.893|-1698.567|-1698.567|    80.70%|   0:00:05.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/13 18:07:59    505s] |  -8.843|   -8.843|-1695.855|-1695.855|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:07:59    505s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:00    507s] |  -8.740|   -8.740|-1675.725|-1675.725|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:00    507s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:06    513s] |  -8.619|   -8.619|-1675.604|-1675.604|    80.70%|   0:00:06.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:06    513s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:06    513s] |  -8.534|   -8.534|-1674.369|-1674.369|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/13 18:08:07    514s] |  -8.372|   -8.372|-1665.946|-1665.946|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:07    514s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:17    524s] |  -8.322|   -8.322|-1662.754|-1662.754|    80.69%|   0:00:10.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:17    524s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:18    524s] |  -8.249|   -8.249|-1661.463|-1661.463|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:08:18    524s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:18    524s] |  -8.175|   -8.175|-1660.780|-1660.780|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:18    524s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:18    525s] |  -8.069|   -8.069|-1658.115|-1658.115|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:08:18    525s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:23    530s] |  -7.966|   -7.966|-1656.577|-1656.577|    80.70%|   0:00:05.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:08:23    530s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:38    545s] |  -7.667|   -7.667|-1650.650|-1650.650|    80.69%|   0:00:15.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:38    545s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:40    546s] |  -7.656|   -7.656|-1649.105|-1649.105|    80.70%|   0:00:02.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:40    546s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:41    547s] |  -7.551|   -7.551|-1648.766|-1648.766|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:41    547s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:41    548s] |  -7.463|   -7.463|-1644.460|-1644.460|    80.69%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:41    548s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:45    551s] |  -7.434|   -7.434|-1634.026|-1634.026|    80.70%|   0:00:04.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:45    551s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:45    551s] |  -7.399|   -7.399|-1633.987|-1633.987|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:45    551s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:45    551s] |  -7.394|   -7.394|-1633.062|-1633.062|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:45    551s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:45    551s] |  -7.394|   -7.394|-1633.062|-1633.062|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:45    551s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:45    551s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:08:45    552s] 
[06/13 18:08:45    552s] *** Finish Core Optimize Step (cpu=0:01:47 real=0:01:48 mem=1349.0M) ***
[06/13 18:08:45    552s] Active Path Group: in2reg  
[06/13 18:08:45    552s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:08:45    552s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:08:45    552s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:08:45    552s] |  -3.554|   -7.394| -74.935|-1633.062|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
[06/13 18:08:54    561s] |  -3.372|   -7.394|-481.048|-2039.352|    80.69%|   0:00:09.0| 1349.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:08:54    561s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:08:54    561s] 
[06/13 18:08:54    561s] *** Finish Core Optimize Step (cpu=0:00:09.2 real=0:00:09.0 mem=1349.0M) ***
[06/13 18:08:54    561s] 
[06/13 18:08:54    561s] *** Finished Optimize Step Cumulative (cpu=0:01:57 real=0:01:57 mem=1349.0M) ***
[06/13 18:08:54    561s] ** GigaOpt Optimizer WNS Slack -7.394 TNS Slack -2039.352 Density 80.69
[06/13 18:08:54    561s] *** Starting refinePlace (0:09:21 mem=1349.0M) ***
[06/13 18:08:54    561s] Total net bbox length = 1.692e+06 (1.047e+06 6.458e+05) (ext = 2.973e+04)
[06/13 18:08:54    561s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:08:54    561s] Starting refinePlace ...
[06/13 18:08:54    561s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:08:54    561s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1349.0MB) @(0:09:21 - 0:09:21).
[06/13 18:08:54    561s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:08:54    561s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1349.0MB
[06/13 18:08:54    561s] Statistics of distance of Instance movement in refine placement:
[06/13 18:08:54    561s]   maximum (X+Y) =         0.00 um
[06/13 18:08:54    561s]   mean    (X+Y) =         0.00 um
[06/13 18:08:54    561s] Summary Report:
[06/13 18:08:54    561s] Instances move: 0 (out of 12938 movable)
[06/13 18:08:54    561s] Instances flipped: 0
[06/13 18:08:54    561s] Mean displacement: 0.00 um
[06/13 18:08:54    561s] Max displacement: 0.00 um 
[06/13 18:08:54    561s] Total instances moved : 0
[06/13 18:08:54    561s] Total net bbox length = 1.692e+06 (1.047e+06 6.458e+05) (ext = 2.973e+04)
[06/13 18:08:54    561s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1349.0MB
[06/13 18:08:54    561s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1349.0MB) @(0:09:21 - 0:09:21).
[06/13 18:08:54    561s] *** Finished refinePlace (0:09:21 mem=1349.0M) ***
[06/13 18:08:54    561s] *** maximum move = 0.00 um ***
[06/13 18:08:54    561s] *** Finished re-routing un-routed nets (1349.0M) ***
[06/13 18:08:55    561s] 
[06/13 18:08:55    561s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1349.0M) ***
[06/13 18:08:55    561s] ** GigaOpt Optimizer WNS Slack -7.394 TNS Slack -2039.437 Density 80.70
[06/13 18:08:55    561s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:08:55    561s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:08:55    561s] **** End NDR-Layer Usage Statistics ****
[06/13 18:08:55    561s] 
[06/13 18:08:55    561s] *** Finish pre-CTS Setup Fixing (cpu=0:01:57 real=0:01:58 mem=1349.0M) ***
[06/13 18:08:55    561s] 
[06/13 18:08:55    561s] End: GigaOpt postEco optimization
[06/13 18:08:55    561s] GigaOpt: WNS changes after postEco optimization: -5.278 -> -5.383 (bump = 0.105)
[06/13 18:08:55    561s] GigaOpt: Skipping nonLegal postEco optimization
[06/13 18:08:55    561s] Design TNS changes after trial route: -913.266 -> -2039.337
[06/13 18:08:55    561s] Begin: GigaOpt TNS recovery
[06/13 18:08:55    561s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:08:55    561s] Info: 43 io nets excluded
[06/13 18:08:55    561s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:08:55    561s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:08:55    561s] ### Creating PhyDesignMc. totSessionCpu=0:09:22 mem=1330.0M
[06/13 18:08:55    561s] #spOpts: N=250 
[06/13 18:08:55    561s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:22 mem=1330.0M
[06/13 18:08:55    561s] 
[06/13 18:08:55    561s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:08:55    561s] ### Creating LA Mngr. totSessionCpu=0:09:22 mem=1330.0M
[06/13 18:08:55    561s] ### Creating LA Mngr, finished. totSessionCpu=0:09:22 mem=1330.0M
[06/13 18:08:58    564s] *info: 43 io nets excluded
[06/13 18:08:58    564s] *info: 2 clock nets excluded
[06/13 18:08:58    564s] *info: 7 special nets excluded.
[06/13 18:08:58    564s] *info: 438 no-driver nets excluded.
[06/13 18:08:59    565s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:08:59    565s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:08:59    565s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:08:59    565s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:08:59    565s] ** GigaOpt Optimizer WNS Slack -7.394 TNS Slack -2039.437 Density 80.70
[06/13 18:08:59    565s] Optimizer TNS Opt
[06/13 18:08:59    565s] Active Path Group: in2reg reg2reg  
[06/13 18:08:59    565s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:08:59    565s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:08:59    565s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:08:59    565s] |  -7.394|   -7.394|-2039.437|-2039.437|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:59    565s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:59    566s] |  -7.394|   -7.394|-2036.272|-2036.272|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:08:59    566s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:08:59    566s] |  -7.394|   -7.394|-2030.599|-2030.599|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:08:59    566s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:00    566s] |  -7.394|   -7.394|-2019.342|-2019.342|    80.70%|   0:00:01.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/13 18:09:00    567s] |  -7.394|   -7.394|-2009.214|-2009.214|    80.70%|   0:00:00.0| 1349.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:09:00    567s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:01    568s] |  -7.394|   -7.394|-2001.089|-2001.089|    80.71%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:09:01    568s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:01    568s] |  -7.394|   -7.394|-2000.236|-2000.236|    80.72%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:09:01    568s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:01    568s] |  -7.394|   -7.394|-1999.918|-1999.918|    80.72%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:09:01    568s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:02    568s] |  -7.394|   -7.394|-1991.140|-1991.140|    80.72%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:09:02    568s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:02    568s] |  -7.394|   -7.394|-1982.792|-1982.792|    80.72%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:09:02    568s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:02    569s] |  -7.394|   -7.394|-1981.516|-1981.516|    80.72%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:09:02    569s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:02    569s] |  -7.394|   -7.394|-1978.740|-1978.740|    80.73%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:09:02    569s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:02    569s] |  -7.394|   -7.394|-1978.543|-1978.543|    80.73%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:09:02    569s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:03    569s] |  -7.394|   -7.394|-1972.140|-1972.140|    80.73%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:09:03    569s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:03    570s] |  -7.394|   -7.394|-1971.220|-1971.220|    80.73%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:09:03    570s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:04    570s] |  -7.367|   -7.367|-1963.470|-1963.470|    80.73%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
[06/13 18:09:04    570s] |  -7.367|   -7.367|-1960.079|-1960.079|    80.74%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
[06/13 18:09:04    571s] |  -7.367|   -7.367|-1958.806|-1958.806|    80.74%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_0_buff_reg[1 |
[06/13 18:09:04    571s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:04    571s] |  -7.367|   -7.367|-1958.753|-1958.753|    80.74%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_0_buff_reg[1 |
[06/13 18:09:04    571s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:05    571s] |  -7.367|   -7.367|-1952.908|-1952.908|    80.75%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
[06/13 18:09:05    572s] |  -7.367|   -7.367|-1934.398|-1934.398|    80.76%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[2]/D               |
[06/13 18:09:05    572s] |  -7.367|   -7.367|-1933.725|-1933.725|    80.77%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[2]/D               |
[06/13 18:09:06    572s] |  -7.367|   -7.367|-1928.417|-1928.417|    80.77%|   0:00:01.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/13 18:09:06    572s] |  -7.367|   -7.367|-1928.341|-1928.341|    80.77%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[4]/D                      |
[06/13 18:09:06    573s] |  -7.286|   -7.286|-1920.591|-1920.591|    80.77%|   0:00:00.0| 1344.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:09:07    573s] |  -7.286|   -7.286|-1918.782|-1918.782|    80.78%|   0:00:01.0| 1341.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:09:08    575s] |  -7.286|   -7.286|-1912.568|-1912.568|    80.79%|   0:00:01.0| 1360.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:09:08    575s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:09:09    575s] |  -7.286|   -7.286|-1911.701|-1911.701|    80.79%|   0:00:01.0| 1360.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:09:09    575s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:09:10    576s] |  -7.286|   -7.286|-1907.170|-1907.170|    80.79%|   0:00:01.0| 1360.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/13 18:09:10    576s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:10    577s] |  -7.286|   -7.286|-1905.370|-1905.370|    80.79%|   0:00:00.0| 1360.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/13 18:09:10    577s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:09:11    577s] |  -7.286|   -7.286|-1896.752|-1896.752|    80.79%|   0:00:01.0| 1355.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[10 |
[06/13 18:09:11    577s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:11    578s] |  -7.286|   -7.286|-1890.703|-1890.703|    80.80%|   0:00:00.0| 1355.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[12 |
[06/13 18:09:11    578s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:12    578s] |  -7.286|   -7.286|-1888.815|-1888.815|    80.80%|   0:00:01.0| 1355.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[9] |
[06/13 18:09:12    578s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:12    578s] |  -7.286|   -7.286|-1888.441|-1888.441|    80.80%|   0:00:00.0| 1355.5M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[9] |
[06/13 18:09:12    578s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:13    580s] |  -7.286|   -7.286|-1829.638|-1829.638|    80.81%|   0:00:01.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
[06/13 18:09:13    580s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:13    580s] |  -7.286|   -7.286|-1829.433|-1829.433|    80.81%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
[06/13 18:09:13    580s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:13    580s] |  -7.286|   -7.286|-1829.120|-1829.120|    80.81%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
[06/13 18:09:13    580s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:14    580s] |  -7.286|   -7.286|-1821.053|-1821.053|    80.81%|   0:00:01.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
[06/13 18:09:14    580s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:14    581s] |  -7.286|   -7.286|-1820.933|-1820.933|    80.81%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[1 |
[06/13 18:09:14    581s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:14    581s] |  -7.286|   -7.286|-1818.514|-1818.514|    80.82%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[12 |
[06/13 18:09:14    581s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:14    581s] |  -7.286|   -7.286|-1818.355|-1818.355|    80.82%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[12 |
[06/13 18:09:14    581s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:15    581s] |  -7.286|   -7.286|-1812.317|-1812.317|    80.82%|   0:00:01.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13 |
[06/13 18:09:15    581s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:15    581s] |  -7.286|   -7.286|-1812.258|-1812.258|    80.82%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13 |
[06/13 18:09:15    581s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:15    582s] |  -7.286|   -7.286|-1803.169|-1803.169|    80.83%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
[06/13 18:09:15    582s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:15    582s] |  -7.286|   -7.286|-1803.124|-1803.124|    80.83%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
[06/13 18:09:15    582s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:15    582s] |  -7.286|   -7.286|-1803.069|-1803.069|    80.83%|   0:00:00.0| 1347.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
[06/13 18:09:15    582s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:16    583s] |  -7.286|   -7.286|-1798.208|-1798.208|    80.84%|   0:00:01.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[13 |
[06/13 18:09:16    583s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:16    583s] |  -7.286|   -7.286|-1798.151|-1798.151|    80.84%|   0:00:00.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[13 |
[06/13 18:09:16    583s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:17    583s] |  -7.286|   -7.286|-1794.243|-1794.243|    80.84%|   0:00:00.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[13 |
[06/13 18:09:17    583s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:17    584s] |  -7.286|   -7.286|-1778.285|-1778.285|    80.85%|   0:00:00.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:09:17    584s] |        |         |         |         |          |            |        |              |         | 11]/D                                              |
[06/13 18:09:18    585s] |  -7.286|   -7.286|-1761.534|-1761.534|    80.86%|   0:00:01.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[8 |
[06/13 18:09:18    585s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:18    585s] |  -7.286|   -7.286|-1760.813|-1760.813|    80.86%|   0:00:00.0| 1366.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[8 |
[06/13 18:09:18    585s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:20    586s] |  -7.286|   -7.286|-1749.588|-1749.588|    80.86%|   0:00:02.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/13 18:09:20    586s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:09:20    586s] |  -7.286|   -7.286|-1749.515|-1749.515|    80.86%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/13 18:09:20    586s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:09:20    586s] |  -7.286|   -7.286|-1749.160|-1749.160|    80.86%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/13 18:09:20    586s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:09:21    588s] |  -7.286|   -7.286|-1638.026|-1638.026|    80.87%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[10 |
[06/13 18:09:21    588s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:21    588s] |  -7.286|   -7.286|-1636.920|-1636.920|    80.88%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[10 |
[06/13 18:09:21    588s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:22    588s] |  -7.286|   -7.286|-1636.840|-1636.840|    80.88%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[10 |
[06/13 18:09:22    588s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:23    589s] |  -7.286|   -7.286|-1630.954|-1630.954|    80.89%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:09:23    589s] |  -7.286|   -7.286|-1630.900|-1630.900|    80.89%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:09:23    589s] |  -7.286|   -7.286|-1630.750|-1630.750|    80.89%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:09:24    590s] |  -7.286|   -7.286|-1596.205|-1596.205|    80.90%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[9] |
[06/13 18:09:24    590s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:24    590s] |  -7.286|   -7.286|-1594.599|-1594.599|    80.90%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[9] |
[06/13 18:09:24    590s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:24    591s] |  -7.286|   -7.286|-1591.878|-1591.878|    80.91%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
[06/13 18:09:24    591s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:25    591s] |  -7.286|   -7.286|-1591.875|-1591.875|    80.91%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
[06/13 18:09:25    591s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:25    591s] |  -7.286|   -7.286|-1591.253|-1591.253|    80.91%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
[06/13 18:09:25    591s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:25    591s] |  -7.286|   -7.286|-1589.772|-1589.772|    80.91%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[12 |
[06/13 18:09:25    591s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:25    591s] |  -7.286|   -7.286|-1589.671|-1589.671|    80.91%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[12 |
[06/13 18:09:25    591s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:25    592s] |  -7.286|   -7.286|-1586.988|-1586.988|    80.92%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[9 |
[06/13 18:09:25    592s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:25    592s] |  -7.286|   -7.286|-1586.892|-1586.892|    80.92%|   0:00:00.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[9 |
[06/13 18:09:25    592s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:26    592s] |  -7.286|   -7.286|-1584.101|-1584.101|    80.93%|   0:00:01.0| 1361.7M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[9] |
[06/13 18:09:26    592s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:26    593s] |  -7.286|   -7.286|-1581.695|-1581.695|    80.93%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[8] |
[06/13 18:09:26    593s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:27    593s] |  -7.286|   -7.286|-1581.158|-1581.158|    80.93%|   0:00:01.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[8] |
[06/13 18:09:27    593s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:27    593s] |  -7.286|   -7.286|-1581.076|-1581.076|    80.93%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[8] |
[06/13 18:09:27    593s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:27    594s] |  -7.286|   -7.286|-1578.816|-1578.816|    80.94%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[13 |
[06/13 18:09:27    594s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:28    594s] |  -7.286|   -7.286|-1576.662|-1576.662|    80.94%|   0:00:01.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[13 |
[06/13 18:09:28    594s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:28    594s] |  -7.286|   -7.286|-1576.601|-1576.601|    80.94%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[13 |
[06/13 18:09:28    594s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:28    595s] |  -7.286|   -7.286|-1574.450|-1574.450|    80.94%|   0:00:00.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[9 |
[06/13 18:09:28    595s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:29    595s] |  -7.286|   -7.286|-1574.382|-1574.382|    80.94%|   0:00:01.0| 1357.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_2_buff_reg[9 |
[06/13 18:09:29    595s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:29    596s] |  -7.286|   -7.286|-1563.662|-1563.662|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[11 |
[06/13 18:09:29    596s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:29    596s] |  -7.286|   -7.286|-1562.540|-1562.540|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[11 |
[06/13 18:09:29    596s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:29    596s] |  -7.286|   -7.286|-1561.157|-1561.157|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_1_buff_reg[9 |
[06/13 18:09:29    596s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:30    596s] |  -7.286|   -7.286|-1560.745|-1560.745|    80.94%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[12 |
[06/13 18:09:30    596s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:30    597s] |  -7.286|   -7.286|-1557.353|-1557.353|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[10 |
[06/13 18:09:30    597s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:30    597s] |  -7.286|   -7.286|-1557.173|-1557.173|    80.94%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[10 |
[06/13 18:09:30    597s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:31    597s] |  -7.286|   -7.286|-1552.498|-1552.498|    80.95%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[8] |
[06/13 18:09:31    597s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:31    597s] |  -7.286|   -7.286|-1551.829|-1551.829|    80.95%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[8] |
[06/13 18:09:31    597s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:31    597s] |  -7.286|   -7.286|-1548.678|-1548.678|    80.96%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_5_buff_reg[7 |
[06/13 18:09:31    597s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:32    598s] |  -7.286|   -7.286|-1384.307|-1384.307|    80.97%|   0:00:01.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[7 |
[06/13 18:09:32    598s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:32    598s] |  -7.286|   -7.286|-1378.769|-1378.769|    80.99%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[8 |
[06/13 18:09:32    598s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:32    598s] |  -7.286|   -7.286|-1378.581|-1378.581|    80.99%|   0:00:00.0| 1353.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[8 |
[06/13 18:09:32    598s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:33    599s] |  -7.286|   -7.286|-1375.042|-1375.042|    81.00%|   0:00:01.0| 1350.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[8] |
[06/13 18:09:33    599s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:33    599s] |  -7.286|   -7.286|-1374.885|-1374.885|    81.00%|   0:00:00.0| 1350.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_6_buff_reg[8] |
[06/13 18:09:33    599s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:34    600s] |  -7.286|   -7.286|-1321.823|-1321.823|    81.01%|   0:00:01.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[2] |
[06/13 18:09:34    600s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:34    600s] |  -7.286|   -7.286|-1321.581|-1321.581|    81.01%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[2] |
[06/13 18:09:34    600s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:34    601s] |  -7.286|   -7.286|-1307.354|-1307.354|    81.02%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[4] |
[06/13 18:09:34    601s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:35    601s] |  -7.286|   -7.286|-1307.180|-1307.180|    81.03%|   0:00:01.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[4] |
[06/13 18:09:35    601s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:35    601s] |  -7.286|   -7.286|-1306.748|-1306.748|    81.02%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_2_buff_reg[4] |
[06/13 18:09:35    601s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:36    602s] |  -7.286|   -7.286|-1192.698|-1192.698|    81.04%|   0:00:01.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[1] |
[06/13 18:09:36    602s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:36    603s] |  -7.286|   -7.286|-1189.328|-1189.328|    81.05%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/13 18:09:36    603s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:36    603s] |  -7.286|   -7.286|-1189.161|-1189.161|    81.05%|   0:00:00.0| 1344.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[1 |
[06/13 18:09:36    603s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:37    603s] |  -7.286|   -7.286|-1182.998|-1182.998|    81.07%|   0:00:01.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[2 |
[06/13 18:09:37    603s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:37    604s] |  -7.286|   -7.286|-1170.888|-1170.888|    81.08%|   0:00:00.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_4_buff_reg[2 |
[06/13 18:09:37    604s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:09:38    604s] |  -7.286|   -7.286|-1168.297|-1168.297|    81.09%|   0:00:01.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[5] |
[06/13 18:09:38    604s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:38    604s] |  -7.286|   -7.286|-1168.224|-1168.224|    81.09%|   0:00:00.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[5] |
[06/13 18:09:38    604s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:38    605s] |  -7.286|   -7.286|-1168.100|-1168.100|    81.10%|   0:00:00.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[6] |
[06/13 18:09:38    605s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:09:38    605s] |  -7.286|   -7.286|-1168.100|-1168.100|    81.10%|   0:00:00.0| 1339.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:09:38    605s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:09:38    605s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:09:38    605s] 
[06/13 18:09:38    605s] *** Finish Core Optimize Step (cpu=0:00:39.2 real=0:00:39.0 mem=1339.1M) ***
[06/13 18:09:38    605s] 
[06/13 18:09:38    605s] *** Finished Optimize Step Cumulative (cpu=0:00:39.2 real=0:00:39.0 mem=1339.1M) ***
[06/13 18:09:38    605s] ** GigaOpt Optimizer WNS Slack -7.286 TNS Slack -1168.100 Density 81.10
[06/13 18:09:38    605s] *** Starting refinePlace (0:10:05 mem=1339.1M) ***
[06/13 18:09:38    605s] Total net bbox length = 1.668e+06 (1.024e+06 6.436e+05) (ext = 2.973e+04)
[06/13 18:09:38    605s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:09:38    605s] Starting refinePlace ...
[06/13 18:09:38    605s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:09:38    605s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1339.1MB) @(0:10:05 - 0:10:05).
[06/13 18:09:38    605s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:09:38    605s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1339.1MB
[06/13 18:09:38    605s] Statistics of distance of Instance movement in refine placement:
[06/13 18:09:38    605s]   maximum (X+Y) =         0.00 um
[06/13 18:09:38    605s]   mean    (X+Y) =         0.00 um
[06/13 18:09:38    605s] Summary Report:
[06/13 18:09:38    605s] Instances move: 0 (out of 12990 movable)
[06/13 18:09:38    605s] Instances flipped: 0
[06/13 18:09:38    605s] Mean displacement: 0.00 um
[06/13 18:09:38    605s] Max displacement: 0.00 um 
[06/13 18:09:38    605s] Total instances moved : 0
[06/13 18:09:38    605s] Total net bbox length = 1.668e+06 (1.024e+06 6.436e+05) (ext = 2.973e+04)
[06/13 18:09:38    605s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1339.1MB
[06/13 18:09:38    605s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1339.1MB) @(0:10:05 - 0:10:05).
[06/13 18:09:38    605s] *** Finished refinePlace (0:10:05 mem=1339.1M) ***
[06/13 18:09:38    605s] *** maximum move = 0.00 um ***
[06/13 18:09:38    605s] *** Finished re-routing un-routed nets (1339.1M) ***
[06/13 18:09:38    605s] 
[06/13 18:09:38    605s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1339.1M) ***
[06/13 18:09:39    605s] ** GigaOpt Optimizer WNS Slack -7.286 TNS Slack -1168.152 Density 81.36
[06/13 18:09:39    605s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:09:39    605s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:09:39    605s] **** End NDR-Layer Usage Statistics ****
[06/13 18:09:39    605s] 
[06/13 18:09:39    605s] *** Finish pre-CTS Setup Fixing (cpu=0:00:39.7 real=0:00:40.0 mem=1339.1M) ***
[06/13 18:09:39    605s] 
[06/13 18:09:39    605s] End: GigaOpt TNS recovery
[06/13 18:09:39    605s] *** Steiner Routed Nets: 9.816%; Threshold: 100; Threshold for Hold: 100
[06/13 18:09:39    605s] Start to check current routing status for nets...
[06/13 18:09:39    605s] All nets are already routed correctly.
[06/13 18:09:39    605s] End to check current routing status for nets (mem=1320.0M)
[06/13 18:09:39    605s] No multi-vt cells found. Aborting this optimization step
[06/13 18:09:39    605s] 
[06/13 18:09:39    605s] Active setup views:
[06/13 18:09:39    605s]  setup_func_max
[06/13 18:09:39    605s]   Dominating endpoints: 0
[06/13 18:09:39    605s]   Dominating TNS: -0.000
[06/13 18:09:39    605s] 
[06/13 18:09:39    605s] Extraction called for design 'top_io' of instances=13248 and nets=14003 using extraction engine 'preRoute' .
[06/13 18:09:39    605s] PreRoute RC Extraction called for design top_io.
[06/13 18:09:39    605s] RC Extraction called in multi-corner(2) mode.
[06/13 18:09:39    605s] RCMode: PreRoute
[06/13 18:09:39    605s]       RC Corner Indexes            0       1   
[06/13 18:09:39    605s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:09:39    605s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:09:39    605s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:09:39    605s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:09:39    605s] Shrink Factor                : 1.00000
[06/13 18:09:39    605s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:09:39    605s] Using capacitance table file ...
[06/13 18:09:39    605s] Initializing multi-corner capacitance tables ... 
[06/13 18:09:39    605s] Initializing multi-corner resistance tables ...
[06/13 18:09:39    605s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1091.293M)
[06/13 18:09:39    605s] Skewing Data Summary (End_of_FINAL)
[06/13 18:09:39    606s] --------------------------------------------------
[06/13 18:09:39    606s]  Total skewed count:0
[06/13 18:09:39    606s] --------------------------------------------------
[06/13 18:09:39    606s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:09:39    606s] [PSP]     Started earlyGlobalRoute kernel
[06/13 18:09:39    606s] [PSP]     Initial Peak syMemory usage = 1091.3 MB
[06/13 18:09:39    606s] (I)       Reading DB...
[06/13 18:09:39    606s] (I)       before initializing RouteDB syMemory usage = 1091.3 MB
[06/13 18:09:39    606s] (I)       congestionReportName   : 
[06/13 18:09:39    606s] (I)       layerRangeFor2DCongestion : 
[06/13 18:09:39    606s] (I)       buildTerm2TermWires    : 0
[06/13 18:09:39    606s] (I)       doTrackAssignment      : 1
[06/13 18:09:39    606s] (I)       dumpBookshelfFiles     : 0
[06/13 18:09:39    606s] (I)       numThreads             : 1
[06/13 18:09:39    606s] (I)       bufferingAwareRouting  : false
[06/13 18:09:39    606s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:09:39    606s] (I)       honorPin               : false
[06/13 18:09:39    606s] (I)       honorPinGuide          : true
[06/13 18:09:39    606s] (I)       honorPartition         : false
[06/13 18:09:39    606s] (I)       allowPartitionCrossover: false
[06/13 18:09:39    606s] (I)       honorSingleEntry       : true
[06/13 18:09:39    606s] (I)       honorSingleEntryStrong : true
[06/13 18:09:39    606s] (I)       handleViaSpacingRule   : false
[06/13 18:09:39    606s] (I)       handleEolSpacingRule   : false
[06/13 18:09:39    606s] (I)       PDConstraint           : none
[06/13 18:09:39    606s] (I)       expBetterNDRHandling   : false
[06/13 18:09:39    606s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:09:39    606s] (I)       routingEffortLevel     : 3
[06/13 18:09:39    606s] (I)       effortLevel            : standard
[06/13 18:09:39    606s] [NR-eGR] minRouteLayer          : 1
[06/13 18:09:39    606s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:09:39    606s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:09:39    606s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:09:39    606s] (I)       numRowsPerGCell        : 1
[06/13 18:09:39    606s] (I)       speedUpLargeDesign     : 0
[06/13 18:09:39    606s] (I)       multiThreadingTA       : 1
[06/13 18:09:39    606s] (I)       blkAwareLayerSwitching : 1
[06/13 18:09:39    606s] (I)       optimizationMode       : false
[06/13 18:09:39    606s] (I)       routeSecondPG          : false
[06/13 18:09:39    606s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:09:39    606s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:09:39    606s] (I)       punchThroughDistance   : 500.00
[06/13 18:09:39    606s] (I)       scenicBound            : 1.15
[06/13 18:09:39    606s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:09:39    606s] (I)       source-to-sink ratio   : 0.00
[06/13 18:09:39    606s] (I)       targetCongestionRatioH : 1.00
[06/13 18:09:39    606s] (I)       targetCongestionRatioV : 1.00
[06/13 18:09:39    606s] (I)       layerCongestionRatio   : 0.70
[06/13 18:09:39    606s] (I)       m1CongestionRatio      : 0.10
[06/13 18:09:39    606s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:09:39    606s] (I)       localRouteEffort       : 1.00
[06/13 18:09:39    606s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:09:39    606s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:09:39    606s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:09:39    606s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:09:39    606s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:09:39    606s] (I)       routeVias              : 
[06/13 18:09:39    606s] (I)       readTROption           : true
[06/13 18:09:39    606s] (I)       extraSpacingFactor     : 1.00
[06/13 18:09:39    606s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:09:39    606s] (I)       routeSelectedNetsOnly  : false
[06/13 18:09:39    606s] (I)       clkNetUseMaxDemand     : false
[06/13 18:09:39    606s] (I)       extraDemandForClocks   : 0
[06/13 18:09:39    606s] (I)       steinerRemoveLayers    : false
[06/13 18:09:39    606s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:09:39    606s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:09:39    606s] (I)       similarTopologyRoutingFast : false
[06/13 18:09:39    606s] (I)       spanningTreeRefinement : false
[06/13 18:09:39    606s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:09:39    606s] (I)       starting read tracks
[06/13 18:09:39    606s] (I)       build grid graph
[06/13 18:09:39    606s] (I)       build grid graph start
[06/13 18:09:39    606s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:09:39    606s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:09:39    606s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:09:39    606s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:09:39    606s] (I)       build grid graph end
[06/13 18:09:39    606s] (I)       numViaLayers=4
[06/13 18:09:39    606s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:09:39    606s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:09:39    606s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:09:39    606s] (I)       end build via table
[06/13 18:09:39    606s] [NR-eGR] numRoutingBlks=0 numInstBlks=84669 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:09:39    606s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:09:39    606s] (I)       readDataFromPlaceDB
[06/13 18:09:39    606s] (I)       Read net information..
[06/13 18:09:39    606s] [NR-eGR] Read numTotalNets=13559  numIgnoredNets=0
[06/13 18:09:39    606s] (I)       Read testcase time = 0.010 seconds
[06/13 18:09:39    606s] 
[06/13 18:09:39    606s] (I)       read default dcut vias
[06/13 18:09:39    606s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:09:39    606s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:09:39    606s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:09:39    606s] (I)       build grid graph start
[06/13 18:09:39    606s] (I)       build grid graph end
[06/13 18:09:39    606s] (I)       Model blockage into capacity
[06/13 18:09:39    606s] (I)       Read numBlocks=763649  numPreroutedWires=0  numCapScreens=0
[06/13 18:09:39    606s] (I)       blocked area on Layer1 : 44090376403125  (923.09%)
[06/13 18:09:39    606s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:09:39    606s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:09:39    606s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:09:39    606s] (I)       Modeling time = 0.040 seconds
[06/13 18:09:39    606s] 
[06/13 18:09:39    606s] (I)       Number of ignored nets = 0
[06/13 18:09:39    606s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:09:39    606s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:09:39    606s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:09:39    606s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:09:39    606s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:09:39    606s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:09:39    606s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:09:39    606s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:09:39    606s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:09:39    606s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:09:39    606s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1128.8 MB
[06/13 18:09:39    606s] (I)       Ndr track 0 does not exist
[06/13 18:09:39    606s] (I)       Layer1  viaCost=200.00
[06/13 18:09:39    606s] (I)       Layer2  viaCost=100.00
[06/13 18:09:39    606s] (I)       Layer3  viaCost=200.00
[06/13 18:09:39    606s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:09:39    606s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:09:39    606s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:09:39    606s] (I)       Site Width          :  1400  (dbu)
[06/13 18:09:39    606s] (I)       Row Height          : 13000  (dbu)
[06/13 18:09:39    606s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:09:39    606s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:09:39    606s] (I)       grid                :   168   168     4
[06/13 18:09:39    606s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:09:39    606s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:09:39    606s] (I)       Default wire width  :   500   600   600   600
[06/13 18:09:39    606s] (I)       Default wire space  :   450   500   500   600
[06/13 18:09:39    606s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:09:39    606s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:09:39    606s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:09:39    606s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:09:39    606s] (I)       Num of masks        :     1     1     1     1
[06/13 18:09:39    606s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:09:39    606s] (I)       --------------------------------------------------------
[06/13 18:09:39    606s] 
[06/13 18:09:39    606s] [NR-eGR] ============ Routing rule table ============
[06/13 18:09:39    606s] [NR-eGR] Rule id 0. Nets 13516 
[06/13 18:09:39    606s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:09:39    606s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:09:39    606s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:09:39    606s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:09:39    606s] [NR-eGR] ========================================
[06/13 18:09:39    606s] [NR-eGR] 
[06/13 18:09:39    606s] (I)       After initializing earlyGlobalRoute syMemory usage = 1128.8 MB
[06/13 18:09:39    606s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:09:39    606s] (I)       ============= Initialization =============
[06/13 18:09:39    606s] (I)       totalPins=42730  totalGlobalPin=40674 (95.19%)
[06/13 18:09:39    606s] (I)       total 2D Cap : 433327 = (179160 H, 254167 V)
[06/13 18:09:39    606s] [NR-eGR] Layer group 1: route 13516 net(s) in layer range [1, 4]
[06/13 18:09:39    606s] (I)       ============  Phase 1a Route ============
[06/13 18:09:39    606s] (I)       Phase 1a runs 0.02 seconds
[06/13 18:09:39    606s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:09:39    606s] (I)       Usage: 140629 = (84554 H, 56075 V) = (47.19% H, 22.06% V) = (1.099e+06um H, 7.290e+05um V)
[06/13 18:09:39    606s] (I)       
[06/13 18:09:39    606s] (I)       ============  Phase 1b Route ============
[06/13 18:09:39    606s] (I)       Phase 1b runs 0.02 seconds
[06/13 18:09:39    606s] (I)       Usage: 141028 = (84641 H, 56387 V) = (47.24% H, 22.19% V) = (1.100e+06um H, 7.330e+05um V)
[06/13 18:09:39    606s] (I)       
[06/13 18:09:39    606s] (I)       earlyGlobalRoute overflow of layer group 1: 50.22% H + 2.24% V. EstWL: 1.833364e+06um
[06/13 18:09:39    606s] (I)       ============  Phase 1c Route ============
[06/13 18:09:39    606s] (I)       Level2 Grid: 34 x 34
[06/13 18:09:39    606s] (I)       Phase 1c runs 0.01 seconds
[06/13 18:09:39    606s] (I)       Usage: 142778 = (84645 H, 58133 V) = (47.25% H, 22.87% V) = (1.100e+06um H, 7.557e+05um V)
[06/13 18:09:39    606s] (I)       
[06/13 18:09:39    606s] (I)       ============  Phase 1d Route ============
[06/13 18:09:39    606s] (I)       Phase 1d runs 0.01 seconds
[06/13 18:09:39    606s] (I)       Usage: 142778 = (84645 H, 58133 V) = (47.25% H, 22.87% V) = (1.100e+06um H, 7.557e+05um V)
[06/13 18:09:39    606s] (I)       
[06/13 18:09:39    606s] (I)       ============  Phase 1e Route ============
[06/13 18:09:39    606s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:09:39    606s] (I)       Usage: 142778 = (84645 H, 58133 V) = (47.25% H, 22.87% V) = (1.100e+06um H, 7.557e+05um V)
[06/13 18:09:39    606s] (I)       
[06/13 18:09:39    606s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 47.36% H + 2.24% V. EstWL: 1.856114e+06um
[06/13 18:09:39    606s] [NR-eGR] 
[06/13 18:09:39    606s] (I)       ============  Phase 1l Route ============
[06/13 18:09:39    606s] (I)       Phase 1l runs 0.02 seconds
[06/13 18:09:39    606s] (I)       
[06/13 18:09:39    606s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:09:39    606s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[06/13 18:09:39    606s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:09:39    606s] [NR-eGR] Layer            (1-4)           (5-9)         (10-14)         (15-19)    OverCon 
[06/13 18:09:39    606s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:09:39    606s] [NR-eGR] Layer1       1( 0.02%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[06/13 18:09:39    606s] [NR-eGR] Layer2     495( 3.28%)      27( 0.18%)       0( 0.00%)       0( 0.00%)   ( 3.46%) 
[06/13 18:09:39    606s] [NR-eGR] Layer3    1341( 8.20%)    1456( 8.90%)     492( 3.01%)      50( 0.31%)   (20.42%) 
[06/13 18:09:39    606s] [NR-eGR] Layer4     252( 1.57%)       5( 0.03%)       0( 0.00%)       0( 0.00%)   ( 1.60%) 
[06/13 18:09:39    606s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:09:39    606s] [NR-eGR] Total     2089( 3.94%)    1488( 2.81%)     492( 0.93%)      50( 0.09%)   ( 7.77%) 
[06/13 18:09:39    606s] [NR-eGR] 
[06/13 18:09:39    606s] (I)       Total Global Routing Runtime: 0.12 seconds
[06/13 18:09:39    606s] (I)       total 2D Cap : 434802 = (180000 H, 254802 V)
[06/13 18:09:39    606s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 19.66% H + 1.94% V
[06/13 18:09:39    606s] [NR-eGR] Overflow after earlyGlobalRoute 44.67% H + 3.16% V
[06/13 18:09:39    606s] [NR-eGR] End Peak syMemory usage = 1128.8 MB
[06/13 18:09:39    606s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.27 seconds
[06/13 18:09:39    606s] [hotspot] +------------+---------------+---------------+
[06/13 18:09:39    606s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:09:39    606s] [hotspot] +------------+---------------+---------------+
[06/13 18:09:39    606s] [hotspot] | normalized |        254.22 |        254.22 |
[06/13 18:09:39    606s] [hotspot] +------------+---------------+---------------+
[06/13 18:09:39    606s] Local HotSpot Analysis: normalized max congestion hotspot area = 254.22, normalized total congestion hotspot area = 254.22 (area is in unit of 4 std-cell row bins)
[06/13 18:09:39    606s] [hotspot] max/total 254.22/254.22, big hotspot (>10) total 254.22
[06/13 18:09:39    606s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/13 18:09:39    606s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:09:39    606s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/13 18:09:39    606s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:09:39    606s] [hotspot] |  1  |   838.80   577.20  1826.80  1825.20 |      254.22   |
[06/13 18:09:39    606s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:09:39    606s] #################################################################################
[06/13 18:09:39    606s] # Design Stage: PreRoute
[06/13 18:09:39    606s] # Design Name: top_io
[06/13 18:09:39    606s] # Design Mode: 250nm
[06/13 18:09:39    606s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:09:39    606s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:09:39    606s] # Signoff Settings: SI Off 
[06/13 18:09:39    606s] #################################################################################
[06/13 18:09:39    606s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:09:39    606s] Calculate delays in BcWc mode...
[06/13 18:09:39    606s] Topological Sorting (REAL = 0:00:00.0, MEM = 1142.9M, InitMEM = 1142.9M)
[06/13 18:09:39    606s] Start delay calculation (fullDC) (1 T). (MEM=1142.93)
[06/13 18:09:40    606s] End AAE Lib Interpolated Model. (MEM=1143.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:09:41    608s] Total number of fetched objects 15392
[06/13 18:09:41    608s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:09:41    608s] End delay calculation. (MEM=1150.02 CPU=0:00:01.6 REAL=0:00:01.0)
[06/13 18:09:41    608s] End delay calculation (fullDC). (MEM=1150.02 CPU=0:00:01.7 REAL=0:00:02.0)
[06/13 18:09:41    608s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1150.0M) ***
[06/13 18:09:41    608s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:10:08 mem=1150.0M)
[06/13 18:09:41    608s] Reported timing to dir ./timingReports
[06/13 18:09:41    608s] **optDesign ... cpu = 0:09:25, real = 0:09:25, mem = 913.4M, totSessionCpu=0:10:08 **
[06/13 18:09:42    608s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -7.286  | -7.286  | -3.385  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):| -1168.1 | -1165.3 | -24.090 |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|   376   |   375   |    8    |   N/A   |   N/A   |    0    |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -2.198   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.357%
Routing Overflow: 44.67% H and 3.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:26, real = 0:09:26, mem = 915.1M, totSessionCpu=0:10:09 **
[06/13 18:09:42    608s] Deleting Cell Server ...
[06/13 18:09:42    608s] Deleting Lib Analyzer.
[06/13 18:09:42    608s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[06/13 18:09:42    608s] Type 'man IMPOPT-3195' for more detail.
[06/13 18:09:42    608s] *** Finished optDesign ***
[06/13 18:09:42    608s] 
[06/13 18:09:42    608s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:09:31 real=  0:09:31)
[06/13 18:09:42    608s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.4 real=0:00:05.4)
[06/13 18:09:42    608s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:14.8 real=0:00:14.9)
[06/13 18:09:42    608s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:10.4 real=0:00:10.4)
[06/13 18:09:42    608s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:47.2 real=0:00:47.0)
[06/13 18:09:42    608s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:23 real=  0:01:23)
[06/13 18:09:42    608s] 	OPT_RUNTIME:                tns (count =  1): (cpu=  0:02:30 real=  0:02:30)
[06/13 18:09:42    608s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=  0:03:51 real=  0:03:51)
[06/13 18:09:42    608s] Info: pop threads available for lower-level modules during optimization.
[06/13 18:09:42    608s] *** Free Virtual Timing Model ...(mem=1066.6M)
[06/13 18:09:42    608s] **place_opt_design ... cpu = 0:09:54, real = 0:09:55, mem = 1026.7M **
[06/13 18:09:42    608s] *** Finished GigaPlace ***
[06/13 18:09:42    608s] 
[06/13 18:09:42    608s] *** Summary of all messages that are not suppressed in this session:
[06/13 18:09:42    608s] Severity  ID               Count  Summary                                  
[06/13 18:09:42    608s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[06/13 18:09:42    608s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/13 18:09:42    608s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[06/13 18:09:42    608s] WARNING   IMPOPT-7098          2  WARNING: %s is an undriven net with %d f...
[06/13 18:09:42    608s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[06/13 18:09:42    608s] WARNING   IMPTCM-77           10  Option "%s" for command %s is obsolete a...
[06/13 18:09:42    608s] *** Message Summary: 18 warning(s), 0 error(s)
[06/13 18:09:42    608s] 
[06/13 18:09:42    608s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/13 18:09:42    608s] <CMD> optDesign -preCTS
[06/13 18:09:42    609s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/13 18:09:42    609s] #spOpts: N=250 
[06/13 18:09:42    609s] Core basic site is standard
[06/13 18:09:42    609s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:09:42    609s] #spOpts: N=250 mergeVia=F 
[06/13 18:09:42    609s] GigaOpt running with 1 threads.
[06/13 18:09:42    609s] Info: 1 threads available for lower-level modules during optimization.
[06/13 18:09:42    609s] #spOpts: N=250 mergeVia=F 
[06/13 18:09:42    609s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:09:42    609s] Summary for sequential cells identification: 
[06/13 18:09:42    609s]   Identified SBFF number: 32
[06/13 18:09:42    609s]   Identified MBFF number: 0
[06/13 18:09:42    609s]   Identified SB Latch number: 0
[06/13 18:09:42    609s]   Identified MB Latch number: 0
[06/13 18:09:42    609s]   Not identified SBFF number: 34
[06/13 18:09:42    609s]   Not identified MBFF number: 0
[06/13 18:09:42    609s]   Not identified SB Latch number: 0
[06/13 18:09:42    609s]   Not identified MB Latch number: 0
[06/13 18:09:42    609s]   Number of sequential cells which are not FFs: 23
[06/13 18:09:42    609s] Creating Cell Server, finished. 
[06/13 18:09:42    609s] 
[06/13 18:09:42    609s] 
[06/13 18:09:42    609s] Creating Lib Analyzer ...
[06/13 18:09:42    609s] 
[06/13 18:09:42    609s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:09:42    609s]   
[06/13 18:09:42    609s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:09:42    609s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:09:42    609s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/13 18:09:42    609s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:09:42    609s] 
[06/13 18:09:45    611s] Creating Lib Analyzer, finished. 
[06/13 18:09:45    611s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/13 18:09:45    611s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/13 18:09:45    611s] 			Cell BBC16P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC16P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC16SP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC16SP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC1P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC1P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC24P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC24P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC24SP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC24SP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC4P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC4P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC8P is dont_touch but not dont_use
[06/13 18:09:45    611s] 			Cell BBC8P is dont_touch but not dont_use
[06/13 18:09:45    611s] 	...
[06/13 18:09:45    611s] 	Reporting only the 20 first cells found...
[06/13 18:09:45    611s] 
[06/13 18:09:45    611s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 871.6M, totSessionCpu=0:10:12 **
[06/13 18:09:45    611s] *** optDesign -preCTS ***
[06/13 18:09:45    611s] DRC Margin: user margin 0.0; extra margin 0.2
[06/13 18:09:45    611s] Setup Target Slack: user slack 0; extra slack 0.1
[06/13 18:09:45    611s] Hold Target Slack: user slack 0
[06/13 18:09:45    611s] Multi-VT timing optimization disabled based on library information.
[06/13 18:09:45    611s] Deleting Cell Server ...
[06/13 18:09:45    611s] Deleting Lib Analyzer.
[06/13 18:09:45    611s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:09:45    611s] Summary for sequential cells identification: 
[06/13 18:09:45    611s]   Identified SBFF number: 32
[06/13 18:09:45    611s]   Identified MBFF number: 0
[06/13 18:09:45    611s]   Identified SB Latch number: 0
[06/13 18:09:45    611s]   Identified MB Latch number: 0
[06/13 18:09:45    611s]   Not identified SBFF number: 34
[06/13 18:09:45    611s]   Not identified MBFF number: 0
[06/13 18:09:45    611s]   Not identified SB Latch number: 0
[06/13 18:09:45    611s]   Not identified MB Latch number: 0
[06/13 18:09:45    611s]   Number of sequential cells which are not FFs: 23
[06/13 18:09:45    611s] Creating Cell Server, finished. 
[06/13 18:09:45    611s] 
[06/13 18:09:45    611s] 
[06/13 18:09:45    611s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:09:45    611s]   
[06/13 18:09:45    611s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:09:45    611s]   Deleting Cell Server ...
[06/13 18:09:45    611s] Start to check current routing status for nets...
[06/13 18:09:45    611s] All nets are already routed correctly.
[06/13 18:09:45    611s] End to check current routing status for nets (mem=1048.7M)
[06/13 18:09:45    611s] #################################################################################
[06/13 18:09:45    611s] # Design Stage: PreRoute
[06/13 18:09:45    611s] # Design Name: top_io
[06/13 18:09:45    611s] # Design Mode: 250nm
[06/13 18:09:45    611s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:09:45    611s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:09:45    611s] # Signoff Settings: SI Off 
[06/13 18:09:45    611s] #################################################################################
[06/13 18:09:45    612s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:09:45    612s] Calculate delays in BcWc mode...
[06/13 18:09:45    612s] Topological Sorting (REAL = 0:00:00.0, MEM = 1048.5M, InitMEM = 1048.5M)
[06/13 18:09:45    612s] Start delay calculation (fullDC) (1 T). (MEM=1048.5)
[06/13 18:09:45    612s] End AAE Lib Interpolated Model. (MEM=1048.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:09:47    613s] Total number of fetched objects 15392
[06/13 18:09:47    613s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:09:47    613s] End delay calculation. (MEM=1089.93 CPU=0:00:01.6 REAL=0:00:02.0)
[06/13 18:09:47    613s] End delay calculation (fullDC). (MEM=1089.93 CPU=0:00:01.7 REAL=0:00:02.0)
[06/13 18:09:47    613s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1089.9M) ***
[06/13 18:09:47    613s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:10:14 mem=1089.9M)
[06/13 18:09:47    614s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -7.286  |
|           TNS (ns):| -1168.1 |
|    Violating Paths:|   376   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      2 (2)       |   -2.198   |      2 (2)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.357%
Routing Overflow: 44.67% H and 3.16% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 868.7M, totSessionCpu=0:10:14 **
[06/13 18:09:47    614s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/13 18:09:47    614s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:09:47    614s] ### Creating PhyDesignMc. totSessionCpu=0:10:14 mem=1026.7M
[06/13 18:09:47    614s] #spOpts: N=250 mergeVia=F 
[06/13 18:09:47    614s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:14 mem=1026.7M
[06/13 18:09:47    614s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:09:47    614s] ### Creating PhyDesignMc. totSessionCpu=0:10:14 mem=1026.7M
[06/13 18:09:47    614s] #spOpts: N=250 mergeVia=F 
[06/13 18:09:47    614s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:14 mem=1026.7M
[06/13 18:09:47    614s] *** Starting optimizing excluded clock nets MEM= 1026.7M) ***
[06/13 18:09:47    614s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1026.7M) ***
[06/13 18:09:47    614s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:09:47    614s] Summary for sequential cells identification: 
[06/13 18:09:47    614s]   Identified SBFF number: 32
[06/13 18:09:47    614s]   Identified MBFF number: 0
[06/13 18:09:47    614s]   Identified SB Latch number: 0
[06/13 18:09:47    614s]   Identified MB Latch number: 0
[06/13 18:09:47    614s]   Not identified SBFF number: 34
[06/13 18:09:47    614s]   Not identified MBFF number: 0
[06/13 18:09:47    614s]   Not identified SB Latch number: 0
[06/13 18:09:47    614s]   Not identified MB Latch number: 0
[06/13 18:09:47    614s]   Number of sequential cells which are not FFs: 23
[06/13 18:09:47    614s] Creating Cell Server, finished. 
[06/13 18:09:47    614s] 
[06/13 18:09:47    614s] 
[06/13 18:09:47    614s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:09:47    614s]   
[06/13 18:09:47    614s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:09:47    614s]   The useful skew maximum allowed delay is: 0.3
[06/13 18:09:48    614s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:09:48    614s] Info: 43 io nets excluded
[06/13 18:09:48    614s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:09:48    614s] ### Creating LA Mngr. totSessionCpu=0:10:15 mem=1028.7M
[06/13 18:09:50    617s] ### Creating LA Mngr, finished. totSessionCpu=0:10:17 mem=1048.7M
[06/13 18:09:50    617s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:09:50    617s] ### Creating PhyDesignMc. totSessionCpu=0:10:17 mem=1056.7M
[06/13 18:09:50    617s] #spOpts: N=250 
[06/13 18:09:50    617s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:17 mem=1056.7M
[06/13 18:09:50    617s] ### Creating LA Mngr. totSessionCpu=0:10:17 mem=1056.7M
[06/13 18:09:50    617s] ### Creating LA Mngr, finished. totSessionCpu=0:10:17 mem=1056.7M
[06/13 18:09:50    617s] 
[06/13 18:09:50    617s] Creating Lib Analyzer ...
[06/13 18:09:50    617s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:09:51    617s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:09:51    617s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:09:51    617s] 
[06/13 18:09:53    619s] Creating Lib Analyzer, finished. 
[06/13 18:09:53    619s] 
[06/13 18:09:53    619s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:09:53    619s] ### Creating LA Mngr. totSessionCpu=0:10:20 mem=1120.8M
[06/13 18:09:53    619s] ### Creating LA Mngr, finished. totSessionCpu=0:10:20 mem=1120.8M
[06/13 18:09:53    620s] 
[06/13 18:09:53    620s] Netlist preparation processing... 
[06/13 18:09:53    620s] Removed 0 instance
[06/13 18:09:53    620s] **WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
[06/13 18:09:53    620s] **WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
[06/13 18:09:53    620s] *info: Marking 0 isolation instances dont touch
[06/13 18:09:53    620s] *info: Marking 0 level shifter instances dont touch
[06/13 18:09:53    620s] Deleting Lib Analyzer.
[06/13 18:09:53    620s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:09:53    620s] Info: 43 io nets excluded
[06/13 18:09:53    620s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:09:53    620s] ### Creating LA Mngr. totSessionCpu=0:10:20 mem=1097.0M
[06/13 18:09:53    620s] ### Creating LA Mngr, finished. totSessionCpu=0:10:20 mem=1097.0M
[06/13 18:09:53    620s] Begin: Area Reclaim Optimization
[06/13 18:09:53    620s] 
[06/13 18:09:53    620s] Creating Lib Analyzer ...
[06/13 18:09:53    620s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:09:53    620s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:09:53    620s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:09:53    620s] 
[06/13 18:09:56    622s] Creating Lib Analyzer, finished. 
[06/13 18:09:56    622s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:09:56    622s] ### Creating PhyDesignMc. totSessionCpu=0:10:23 mem=1230.5M
[06/13 18:09:56    622s] #spOpts: N=250 mergeVia=F 
[06/13 18:09:56    622s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:23 mem=1230.5M
[06/13 18:09:56    622s] 
[06/13 18:09:56    622s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:09:56    622s] ### Creating LA Mngr. totSessionCpu=0:10:23 mem=1230.5M
[06/13 18:09:56    622s] ### Creating LA Mngr, finished. totSessionCpu=0:10:23 mem=1230.5M
[06/13 18:09:56    623s] Reclaim Optimization WNS Slack -7.286  TNS Slack -1168.058 Density 81.36
[06/13 18:09:56    623s] +----------+---------+--------+---------+------------+--------+
[06/13 18:09:56    623s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/13 18:09:56    623s] +----------+---------+--------+---------+------------+--------+
[06/13 18:09:56    623s] |    81.36%|        -|  -7.286|-1168.058|   0:00:00.0| 1230.5M|
[06/13 18:09:57    623s] |    81.35%|        1|  -7.286|-1168.058|   0:00:01.0| 1232.8M|
[06/13 18:09:57    623s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:09:58    624s] |    81.16%|       64|  -7.286|-1172.276|   0:00:01.0| 1232.8M|
[06/13 18:09:58    624s] |    81.15%|        1|  -7.286|-1172.273|   0:00:00.0| 1232.8M|
[06/13 18:10:00    626s] |    80.87%|      258|  -7.281|-1180.274|   0:00:02.0| 1232.8M|
[06/13 18:10:00    626s] |    80.86%|        6|  -7.281|-1180.270|   0:00:00.0| 1232.8M|
[06/13 18:10:00    626s] |    80.86%|        1|  -7.281|-1180.270|   0:00:00.0| 1232.8M|
[06/13 18:10:00    626s] |    80.86%|        0|  -7.281|-1180.270|   0:00:00.0| 1232.8M|
[06/13 18:10:00    626s] +----------+---------+--------+---------+------------+--------+
[06/13 18:10:00    626s] Reclaim Optimization End WNS Slack -7.281  TNS Slack -1180.270 Density 80.86
[06/13 18:10:00    626s] 
[06/13 18:10:00    626s] ** Summary: Restruct = 1 Buffer Deletion = 13 Declone = 65 Resize = 191 **
[06/13 18:10:00    626s] --------------------------------------------------------------
[06/13 18:10:00    626s] |                                   | Total     | Sequential |
[06/13 18:10:00    626s] --------------------------------------------------------------
[06/13 18:10:00    626s] | Num insts resized                 |     186  |       0    |
[06/13 18:10:00    626s] | Num insts undone                  |      74  |       0    |
[06/13 18:10:00    626s] | Num insts Downsized               |     186  |       0    |
[06/13 18:10:00    626s] | Num insts Samesized               |       0  |       0    |
[06/13 18:10:00    626s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:10:00    626s] | Num multiple commits+uncommits    |       5  |       -    |
[06/13 18:10:00    626s] --------------------------------------------------------------
[06/13 18:10:00    626s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:10:00    626s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:10:00    626s] **** End NDR-Layer Usage Statistics ****
[06/13 18:10:00    626s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:07.0) **
[06/13 18:10:00    626s] Executing incremental physical updates
[06/13 18:10:00    626s] Executing incremental physical updates
[06/13 18:10:00    626s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1099.25M, totSessionCpu=0:10:27).
[06/13 18:10:00    626s] ### Creating LA Mngr. totSessionCpu=0:10:27 mem=1099.2M
[06/13 18:10:00    626s] ### Creating LA Mngr, finished. totSessionCpu=0:10:27 mem=1099.2M
[06/13 18:10:00    626s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:10:00    626s] [NR-eGR] Started earlyGlobalRoute kernel
[06/13 18:10:00    626s] [NR-eGR] Initial Peak syMemory usage = 1099.2 MB
[06/13 18:10:00    626s] (I)       Reading DB...
[06/13 18:10:00    626s] (I)       before initializing RouteDB syMemory usage = 1104.8 MB
[06/13 18:10:00    626s] (I)       congestionReportName   : 
[06/13 18:10:00    626s] (I)       layerRangeFor2DCongestion : 
[06/13 18:10:00    626s] (I)       buildTerm2TermWires    : 1
[06/13 18:10:00    626s] (I)       doTrackAssignment      : 1
[06/13 18:10:00    626s] (I)       dumpBookshelfFiles     : 0
[06/13 18:10:00    626s] (I)       numThreads             : 1
[06/13 18:10:00    626s] (I)       bufferingAwareRouting  : false
[06/13 18:10:00    626s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:10:00    626s] (I)       honorPin               : false
[06/13 18:10:00    626s] (I)       honorPinGuide          : true
[06/13 18:10:00    626s] (I)       honorPartition         : false
[06/13 18:10:00    626s] (I)       allowPartitionCrossover: false
[06/13 18:10:00    626s] (I)       honorSingleEntry       : true
[06/13 18:10:00    626s] (I)       honorSingleEntryStrong : true
[06/13 18:10:00    626s] (I)       handleViaSpacingRule   : false
[06/13 18:10:00    626s] (I)       handleEolSpacingRule   : false
[06/13 18:10:00    626s] (I)       PDConstraint           : none
[06/13 18:10:00    626s] (I)       expBetterNDRHandling   : false
[06/13 18:10:00    626s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:10:00    626s] (I)       routingEffortLevel     : 3
[06/13 18:10:00    626s] (I)       effortLevel            : standard
[06/13 18:10:00    626s] [NR-eGR] minRouteLayer          : 1
[06/13 18:10:00    626s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:10:00    626s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:10:00    626s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:10:00    626s] (I)       numRowsPerGCell        : 1
[06/13 18:10:00    626s] (I)       speedUpLargeDesign     : 0
[06/13 18:10:00    626s] (I)       multiThreadingTA       : 1
[06/13 18:10:00    626s] (I)       blkAwareLayerSwitching : 1
[06/13 18:10:00    626s] (I)       optimizationMode       : false
[06/13 18:10:00    626s] (I)       routeSecondPG          : false
[06/13 18:10:00    626s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:10:00    626s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:10:00    626s] (I)       punchThroughDistance   : 500.00
[06/13 18:10:00    626s] (I)       scenicBound            : 1.15
[06/13 18:10:00    626s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:10:00    626s] (I)       source-to-sink ratio   : 0.30
[06/13 18:10:00    626s] (I)       targetCongestionRatioH : 1.00
[06/13 18:10:00    626s] (I)       targetCongestionRatioV : 1.00
[06/13 18:10:00    626s] (I)       layerCongestionRatio   : 0.70
[06/13 18:10:00    626s] (I)       m1CongestionRatio      : 0.10
[06/13 18:10:00    626s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:10:00    626s] (I)       localRouteEffort       : 1.00
[06/13 18:10:00    626s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:10:00    626s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:10:00    626s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:10:00    626s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:10:00    626s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:10:00    626s] (I)       routeVias              : 
[06/13 18:10:00    626s] (I)       readTROption           : true
[06/13 18:10:00    626s] (I)       extraSpacingFactor     : 1.00
[06/13 18:10:00    626s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:10:00    626s] (I)       routeSelectedNetsOnly  : false
[06/13 18:10:00    626s] (I)       clkNetUseMaxDemand     : false
[06/13 18:10:00    626s] (I)       extraDemandForClocks   : 0
[06/13 18:10:00    626s] (I)       steinerRemoveLayers    : false
[06/13 18:10:00    626s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:10:00    626s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:10:00    626s] (I)       similarTopologyRoutingFast : false
[06/13 18:10:00    626s] (I)       spanningTreeRefinement : false
[06/13 18:10:00    626s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:10:00    626s] (I)       starting read tracks
[06/13 18:10:00    626s] (I)       build grid graph
[06/13 18:10:00    626s] (I)       build grid graph start
[06/13 18:10:00    626s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:10:00    626s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:10:00    626s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:10:00    626s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:10:00    626s] (I)       build grid graph end
[06/13 18:10:00    626s] (I)       numViaLayers=4
[06/13 18:10:00    626s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:10:00    626s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:10:00    626s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:10:00    626s] (I)       end build via table
[06/13 18:10:00    626s] [NR-eGR] numRoutingBlks=0 numInstBlks=84264 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:10:00    626s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:10:00    626s] (I)       readDataFromPlaceDB
[06/13 18:10:00    626s] (I)       Read net information..
[06/13 18:10:00    626s] [NR-eGR] Read numTotalNets=13479  numIgnoredNets=0
[06/13 18:10:00    626s] (I)       Read testcase time = 0.010 seconds
[06/13 18:10:00    626s] 
[06/13 18:10:00    626s] (I)       read default dcut vias
[06/13 18:10:00    626s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:10:00    626s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:10:00    626s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:10:00    626s] (I)       build grid graph start
[06/13 18:10:00    626s] (I)       build grid graph end
[06/13 18:10:00    626s] (I)       Model blockage into capacity
[06/13 18:10:00    626s] (I)       Read numBlocks=760764  numPreroutedWires=0  numCapScreens=0
[06/13 18:10:00    626s] (I)       blocked area on Layer1 : 43936213489375  (919.86%)
[06/13 18:10:00    626s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:10:00    626s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:10:00    626s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:10:00    626s] (I)       Modeling time = 0.040 seconds
[06/13 18:10:00    626s] 
[06/13 18:10:00    626s] (I)       Number of ignored nets = 0
[06/13 18:10:00    626s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:10:00    626s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:10:00    626s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:10:00    626s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:10:00    626s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:10:00    626s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:10:00    626s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:10:00    626s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:10:00    626s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:10:00    626s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:10:00    626s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1142.2 MB
[06/13 18:10:00    626s] (I)       Ndr track 0 does not exist
[06/13 18:10:00    626s] (I)       Layer1  viaCost=200.00
[06/13 18:10:00    626s] (I)       Layer2  viaCost=100.00
[06/13 18:10:00    626s] (I)       Layer3  viaCost=200.00
[06/13 18:10:00    626s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:10:00    626s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:10:00    626s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:10:00    626s] (I)       Site Width          :  1400  (dbu)
[06/13 18:10:00    626s] (I)       Row Height          : 13000  (dbu)
[06/13 18:10:00    626s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:10:00    626s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:10:00    626s] (I)       grid                :   168   168     4
[06/13 18:10:00    626s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:10:00    626s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:10:00    626s] (I)       Default wire width  :   500   600   600   600
[06/13 18:10:00    626s] (I)       Default wire space  :   450   500   500   600
[06/13 18:10:00    626s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:10:00    626s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:10:00    626s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:10:00    626s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:10:00    626s] (I)       Num of masks        :     1     1     1     1
[06/13 18:10:00    626s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:10:00    626s] (I)       --------------------------------------------------------
[06/13 18:10:00    626s] 
[06/13 18:10:00    626s] [NR-eGR] ============ Routing rule table ============
[06/13 18:10:00    626s] [NR-eGR] Rule id 0. Nets 13436 
[06/13 18:10:00    626s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:10:00    626s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:10:00    626s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:10:00    626s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:10:00    626s] [NR-eGR] ========================================
[06/13 18:10:00    626s] [NR-eGR] 
[06/13 18:10:00    626s] (I)       After initializing earlyGlobalRoute syMemory usage = 1142.2 MB
[06/13 18:10:00    626s] (I)       Loading and dumping file time : 0.13 seconds
[06/13 18:10:00    626s] (I)       ============= Initialization =============
[06/13 18:10:00    626s] (I)       totalPins=42565  totalGlobalPin=40514 (95.18%)
[06/13 18:10:00    626s] (I)       total 2D Cap : 433327 = (179160 H, 254167 V)
[06/13 18:10:00    626s] (I)       numBigBoxes = 4
[06/13 18:10:00    626s] [NR-eGR] Layer group 1: route 13436 net(s) in layer range [1, 4]
[06/13 18:10:00    626s] (I)       ============  Phase 1a Route ============
[06/13 18:10:00    626s] (I)       Phase 1a runs 0.02 seconds
[06/13 18:10:00    626s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[06/13 18:10:00    626s] (I)       Usage: 140026 = (84100 H, 55926 V) = (46.94% H, 22.00% V) = (1.093e+06um H, 7.270e+05um V)
[06/13 18:10:00    626s] (I)       
[06/13 18:10:00    626s] (I)       ============  Phase 1b Route ============
[06/13 18:10:00    626s] (I)       Phase 1b runs 0.02 seconds
[06/13 18:10:00    626s] (I)       Usage: 140393 = (84172 H, 56221 V) = (46.98% H, 22.12% V) = (1.094e+06um H, 7.309e+05um V)
[06/13 18:10:00    626s] (I)       
[06/13 18:10:00    626s] (I)       earlyGlobalRoute overflow of layer group 1: 49.70% H + 2.24% V. EstWL: 1.825109e+06um
[06/13 18:10:00    626s] (I)       ============  Phase 1c Route ============
[06/13 18:10:00    626s] (I)       Level2 Grid: 34 x 34
[06/13 18:10:00    626s] (I)       Phase 1c runs 0.01 seconds
[06/13 18:10:00    626s] (I)       Usage: 142840 = (84202 H, 58638 V) = (47.00% H, 23.07% V) = (1.095e+06um H, 7.623e+05um V)
[06/13 18:10:00    626s] (I)       
[06/13 18:10:00    626s] (I)       ============  Phase 1d Route ============
[06/13 18:10:00    626s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:10:00    626s] (I)       Usage: 142840 = (84202 H, 58638 V) = (47.00% H, 23.07% V) = (1.095e+06um H, 7.623e+05um V)
[06/13 18:10:00    626s] (I)       
[06/13 18:10:00    626s] (I)       ============  Phase 1e Route ============
[06/13 18:10:00    626s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:10:00    626s] (I)       Usage: 142840 = (84202 H, 58638 V) = (47.00% H, 23.07% V) = (1.095e+06um H, 7.623e+05um V)
[06/13 18:10:00    626s] (I)       
[06/13 18:10:00    626s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 46.86% H + 2.26% V. EstWL: 1.856920e+06um
[06/13 18:10:00    626s] [NR-eGR] 
[06/13 18:10:00    626s] (I)       ============  Phase 1l Route ============
[06/13 18:10:00    626s] (I)       Phase 1l runs 0.02 seconds
[06/13 18:10:00    626s] (I)       
[06/13 18:10:00    626s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:10:00    626s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[06/13 18:10:00    626s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:10:00    626s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-16)    OverCon 
[06/13 18:10:00    626s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:10:00    626s] [NR-eGR] Layer1       1( 0.02%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[06/13 18:10:00    626s] [NR-eGR] Layer2     598( 3.96%)      19( 0.13%)       0( 0.00%)       0( 0.00%)   ( 4.09%) 
[06/13 18:10:00    626s] [NR-eGR] Layer3    1414( 8.65%)    1326( 8.11%)     512( 3.13%)     103( 0.63%)   (20.52%) 
[06/13 18:10:00    626s] [NR-eGR] Layer4     282( 1.76%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 1.76%) 
[06/13 18:10:00    626s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:10:00    626s] [NR-eGR] Total     2295( 4.33%)    1345( 2.54%)     512( 0.97%)     103( 0.19%)   ( 8.03%) 
[06/13 18:10:00    626s] [NR-eGR] 
[06/13 18:10:00    626s] (I)       Total Global Routing Runtime: 0.13 seconds
[06/13 18:10:00    626s] (I)       total 2D Cap : 434803 = (180001 H, 254802 V)
[06/13 18:10:00    626s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 19.77% H + 2.07% V
[06/13 18:10:00    626s] [NR-eGR] Overflow after earlyGlobalRoute 43.98% H + 3.15% V
[06/13 18:10:00    626s] (I)       ============= track Assignment ============
[06/13 18:10:00    626s] (I)       extract Global 3D Wires
[06/13 18:10:00    626s] (I)       Extract Global WL : time=0.00
[06/13 18:10:00    626s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:10:00    626s] (I)       Initialization real time=0.00 seconds
[06/13 18:10:00    626s] (I)       Run Multi-thread track assignment
[06/13 18:10:00    626s] (I)       merging nets...
[06/13 18:10:00    626s] (I)       merging nets done
[06/13 18:10:00    626s] (I)       Kernel real time=0.12 seconds
[06/13 18:10:00    626s] (I)       End Greedy Track Assignment
[06/13 18:10:00    627s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:10:00    627s] [NR-eGR] Layer1(MET1)(H) length: 8.805842e+04um, number of vias: 42301
[06/13 18:10:00    627s] [NR-eGR] Layer2(MET2)(V) length: 5.446497e+05um, number of vias: 34950
[06/13 18:10:00    627s] [NR-eGR] Layer3(MET3)(H) length: 1.041505e+06um, number of vias: 4507
[06/13 18:10:00    627s] [NR-eGR] Layer4(MET4)(V) length: 2.548182e+05um, number of vias: 0
[06/13 18:10:00    627s] [NR-eGR] Total length: 1.929032e+06um, number of vias: 81758
[06/13 18:10:00    627s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:10:00    627s] [NR-eGR] Total clock nets wire length: 5.252083e+04um 
[06/13 18:10:00    627s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:10:00    627s] [NR-eGR] End Peak syMemory usage = 1079.9 MB
[06/13 18:10:00    627s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.49 seconds
[06/13 18:10:00    627s] Extraction called for design 'top_io' of instances=13168 and nets=13923 using extraction engine 'preRoute' .
[06/13 18:10:00    627s] PreRoute RC Extraction called for design top_io.
[06/13 18:10:00    627s] RC Extraction called in multi-corner(2) mode.
[06/13 18:10:00    627s] RCMode: PreRoute
[06/13 18:10:00    627s]       RC Corner Indexes            0       1   
[06/13 18:10:00    627s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:10:00    627s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:10:00    627s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:10:00    627s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:10:00    627s] Shrink Factor                : 1.00000
[06/13 18:10:00    627s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:10:00    627s] Using capacitance table file ...
[06/13 18:10:00    627s] Updating RC grid for preRoute extraction ...
[06/13 18:10:00    627s] Initializing multi-corner capacitance tables ... 
[06/13 18:10:00    627s] Initializing multi-corner resistance tables ...
[06/13 18:10:00    627s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1077.723M)
[06/13 18:10:00    627s] #################################################################################
[06/13 18:10:00    627s] # Design Stage: PreRoute
[06/13 18:10:00    627s] # Design Name: top_io
[06/13 18:10:00    627s] # Design Mode: 250nm
[06/13 18:10:00    627s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:10:00    627s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:10:00    627s] # Signoff Settings: SI Off 
[06/13 18:10:00    627s] #################################################################################
[06/13 18:10:01    627s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:10:01    627s] Calculate delays in BcWc mode...
[06/13 18:10:01    627s] Topological Sorting (REAL = 0:00:00.0, MEM = 1097.9M, InitMEM = 1097.9M)
[06/13 18:10:01    627s] Start delay calculation (fullDC) (1 T). (MEM=1097.88)
[06/13 18:10:01    627s] End AAE Lib Interpolated Model. (MEM=1098.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:10:02    629s] Total number of fetched objects 15312
[06/13 18:10:02    629s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:10:02    629s] End delay calculation. (MEM=1124.05 CPU=0:00:01.6 REAL=0:00:01.0)
[06/13 18:10:02    629s] End delay calculation (fullDC). (MEM=1124.05 CPU=0:00:01.7 REAL=0:00:01.0)
[06/13 18:10:02    629s] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1124.0M) ***
[06/13 18:10:03    629s] Deleting Lib Analyzer.
[06/13 18:10:03    629s] Begin: GigaOpt high fanout net optimization
[06/13 18:10:03    629s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:10:03    629s] Info: 43 io nets excluded
[06/13 18:10:03    629s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:10:03    629s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:10:03    629s] ### Creating PhyDesignMc. totSessionCpu=0:10:30 mem=1140.1M
[06/13 18:10:03    629s] #spOpts: N=250 mergeVia=F 
[06/13 18:10:03    629s] Core basic site is standard
[06/13 18:10:03    629s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:10:03    629s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:30 mem=1140.1M
[06/13 18:10:03    629s] 
[06/13 18:10:03    629s] Creating Lib Analyzer ...
[06/13 18:10:03    629s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:10:03    629s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:10:03    629s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:10:03    629s] 
[06/13 18:10:05    632s] Creating Lib Analyzer, finished. 
[06/13 18:10:05    632s] 
[06/13 18:10:05    632s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:10:05    632s] ### Creating LA Mngr. totSessionCpu=0:10:32 mem=1140.1M
[06/13 18:10:05    632s] ### Creating LA Mngr, finished. totSessionCpu=0:10:32 mem=1140.1M
[06/13 18:10:06    633s] +----------+---------+--------+---------+------------+--------+
[06/13 18:10:06    633s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/13 18:10:06    633s] +----------+---------+--------+---------+------------+--------+
[06/13 18:10:06    633s] |    80.86%|        -|  -7.986|-1299.648|   0:00:00.0| 1216.4M|
[06/13 18:10:06    633s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:10:06    633s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:10:06    633s] |    80.86%|        -|  -7.986|-1299.648|   0:00:00.0| 1216.4M|
[06/13 18:10:06    633s] +----------+---------+--------+---------+------------+--------+
[06/13 18:10:06    633s] 
[06/13 18:10:06    633s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1216.4M) ***
[06/13 18:10:06    633s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:10:06    633s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:10:06    633s] **** End NDR-Layer Usage Statistics ****
[06/13 18:10:06    633s] End: GigaOpt high fanout net optimization
[06/13 18:10:06    633s] Begin: GigaOpt DRV Optimization
[06/13 18:10:06    633s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:10:06    633s] Info: 43 io nets excluded
[06/13 18:10:06    633s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:10:06    633s] PhyDesignGrid: maxLocalDensity 3.00
[06/13 18:10:06    633s] ### Creating PhyDesignMc. totSessionCpu=0:10:33 mem=1197.3M
[06/13 18:10:06    633s] #spOpts: N=250 mergeVia=F 
[06/13 18:10:06    633s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:33 mem=1197.3M
[06/13 18:10:06    633s] 
[06/13 18:10:06    633s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:10:06    633s] ### Creating LA Mngr. totSessionCpu=0:10:33 mem=1197.3M
[06/13 18:10:06    633s] ### Creating LA Mngr, finished. totSessionCpu=0:10:33 mem=1197.3M
[06/13 18:10:08    634s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:10:08    634s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:10:08    634s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:10:08    634s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:10:08    634s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:10:08    634s] Info: violation cost 15.325286 (cap = 0.035007, tran = 15.290280, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:10:08    634s] |    54|   362|    -3.82|     1|     1|    -0.00|     0|     0|     0|     0|    -7.99| -1299.65|       0|       0|       0|  80.86|          |         |
[06/13 18:10:08    635s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:10:08    635s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.82| -1255.48|      19|       0|      41|  80.98| 0:00:00.0|  1216.4M|
[06/13 18:10:08    635s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:10:08    635s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.82| -1255.48|       0|       0|       0|  80.98| 0:00:00.0|  1216.4M|
[06/13 18:10:08    635s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:10:08    635s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:10:08    635s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:10:08    635s] **** End NDR-Layer Usage Statistics ****
[06/13 18:10:08    635s] 
[06/13 18:10:08    635s] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1216.4M) ***
[06/13 18:10:08    635s] 
[06/13 18:10:08    635s] End: GigaOpt DRV Optimization
[06/13 18:10:08    635s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/13 18:10:08    635s] **optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 905.5M, totSessionCpu=0:10:35 **
[06/13 18:10:08    635s] Deleting Lib Analyzer.
[06/13 18:10:08    635s] Begin: GigaOpt Global Optimization
[06/13 18:10:08    635s] *info: use new DP (enabled)
[06/13 18:10:08    635s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:10:08    635s] Info: 43 io nets excluded
[06/13 18:10:08    635s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:10:08    635s] PhyDesignGrid: maxLocalDensity 1.20
[06/13 18:10:08    635s] ### Creating PhyDesignMc. totSessionCpu=0:10:35 mem=1082.8M
[06/13 18:10:08    635s] #spOpts: N=250 mergeVia=F 
[06/13 18:10:08    635s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:35 mem=1082.8M
[06/13 18:10:08    635s] 
[06/13 18:10:08    635s] Creating Lib Analyzer ...
[06/13 18:10:08    635s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:10:08    635s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:10:08    635s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:10:08    635s] 
[06/13 18:10:10    637s] Creating Lib Analyzer, finished. 
[06/13 18:10:10    637s] 
[06/13 18:10:10    637s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:10:10    637s] ### Creating LA Mngr. totSessionCpu=0:10:37 mem=1082.8M
[06/13 18:10:10    637s] ### Creating LA Mngr, finished. totSessionCpu=0:10:37 mem=1082.8M
[06/13 18:10:13    640s] *info: 43 io nets excluded
[06/13 18:10:13    640s] *info: 2 clock nets excluded
[06/13 18:10:13    640s] *info: 7 special nets excluded.
[06/13 18:10:13    640s] *info: 438 no-driver nets excluded.
[06/13 18:10:14    641s] ** GigaOpt Global Opt WNS Slack -7.822  TNS Slack -1255.483 
[06/13 18:10:14    641s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:10:14    641s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:10:14    641s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:10:14    641s] |  -7.822|-1255.483|    80.98%|   0:00:00.0| 1232.4M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:10:14    641s] |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:10:20    646s] |  -6.885| -873.582|    80.90%|   0:00:06.0| 1234.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:10:20    646s] |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:10:21    647s] |  -6.882| -842.835|    81.03%|   0:00:01.0| 1234.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:10:21    647s] |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:10:21    647s] |  -6.882| -842.835|    81.03%|   0:00:00.0| 1234.7M|setup_func_max|  default| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:10:21    647s] |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:10:23    649s] |  -5.989| -713.689|    81.43%|   0:00:02.0| 1234.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:27    653s] |  -5.901| -613.998|    81.57%|   0:00:04.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:28    654s] |  -5.901| -600.573|    81.61%|   0:00:01.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:28    654s] |  -5.901| -600.573|    81.61%|   0:00:00.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:28    655s] |  -5.901| -578.247|    81.81%|   0:00:00.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:32    658s] |  -5.901| -549.896|    81.87%|   0:00:04.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:32    659s] |  -5.901| -547.590|    81.91%|   0:00:00.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:32    659s] |  -5.901| -547.590|    81.91%|   0:00:00.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:33    659s] |  -5.901| -532.801|    82.12%|   0:00:01.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:34    661s] |  -5.901| -531.109|    82.11%|   0:00:01.0| 1236.7M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:10:34    661s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:10:34    661s] 
[06/13 18:10:34    661s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:19.9 real=0:00:20.0 mem=1236.7M) ***
[06/13 18:10:34    661s] 
[06/13 18:10:34    661s] *** Finish pre-CTS Setup Fixing (cpu=0:00:19.9 real=0:00:20.0 mem=1236.7M) ***
[06/13 18:10:34    661s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:10:34    661s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:10:34    661s] **** End NDR-Layer Usage Statistics ****
[06/13 18:10:34    661s] ** GigaOpt Global Opt End WNS Slack -5.901  TNS Slack -531.109 
[06/13 18:10:34    661s] End: GigaOpt Global Optimization
[06/13 18:10:34    661s] 
[06/13 18:10:34    661s] Active setup views:
[06/13 18:10:34    661s]  setup_func_max
[06/13 18:10:34    661s]   Dominating endpoints: 0
[06/13 18:10:34    661s]   Dominating TNS: -0.000
[06/13 18:10:34    661s] 
[06/13 18:10:34    661s] *** Timing NOT met, worst failing slack is -5.901
[06/13 18:10:34    661s] *** Check timing (0:00:00.0)
[06/13 18:10:34    661s] Deleting Lib Analyzer.
[06/13 18:10:34    661s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:10:34    661s] Info: 43 io nets excluded
[06/13 18:10:34    661s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:10:34    661s] ### Creating LA Mngr. totSessionCpu=0:11:01 mem=1101.1M
[06/13 18:10:34    661s] ### Creating LA Mngr, finished. totSessionCpu=0:11:01 mem=1101.1M
[06/13 18:10:34    661s] Begin: Area Reclaim Optimization
[06/13 18:10:34    661s] 
[06/13 18:10:34    661s] Creating Lib Analyzer ...
[06/13 18:10:34    661s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:10:34    661s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:10:34    661s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:10:34    661s] 
[06/13 18:10:37    663s] Creating Lib Analyzer, finished. 
[06/13 18:10:37    663s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:10:37    663s] ### Creating PhyDesignMc. totSessionCpu=0:11:03 mem=1236.7M
[06/13 18:10:37    663s] #spOpts: N=250 mergeVia=F 
[06/13 18:10:37    663s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:03 mem=1236.7M
[06/13 18:10:37    663s] 
[06/13 18:10:37    663s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:10:37    663s] ### Creating LA Mngr. totSessionCpu=0:11:03 mem=1236.7M
[06/13 18:10:37    663s] ### Creating LA Mngr, finished. totSessionCpu=0:11:03 mem=1236.7M
[06/13 18:10:37    663s] Reclaim Optimization WNS Slack -5.901  TNS Slack -531.109 Density 82.11
[06/13 18:10:37    663s] +----------+---------+--------+--------+------------+--------+
[06/13 18:10:37    663s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:10:37    663s] +----------+---------+--------+--------+------------+--------+
[06/13 18:10:37    663s] |    82.11%|        -|  -5.901|-531.109|   0:00:00.0| 1236.7M|
[06/13 18:10:38    664s] |    82.10%|        6|  -5.901|-530.788|   0:00:01.0| 1238.9M|
[06/13 18:10:38    664s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:10:38    664s] |    82.10%|        0|  -5.901|-530.788|   0:00:00.0| 1238.9M|
[06/13 18:10:38    665s] |    81.88%|       66|  -5.901|-527.981|   0:00:00.0| 1238.9M|
[06/13 18:10:39    665s] |    81.86%|        5|  -5.901|-527.981|   0:00:01.0| 1238.9M|
[06/13 18:10:40    667s] |    81.28%|      492|  -5.891|-527.217|   0:00:01.0| 1258.0M|
[06/13 18:10:41    667s] |    81.27%|       12|  -5.891|-527.202|   0:00:01.0| 1258.0M|
[06/13 18:10:41    667s] |    81.27%|        0|  -5.891|-527.202|   0:00:00.0| 1258.0M|
[06/13 18:10:41    667s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:10:41    667s] |    81.27%|        0|  -5.891|-527.202|   0:00:00.0| 1258.0M|
[06/13 18:10:41    667s] +----------+---------+--------+--------+------------+--------+
[06/13 18:10:41    667s] Reclaim Optimization End WNS Slack -5.891  TNS Slack -527.202 Density 81.27
[06/13 18:10:41    667s] 
[06/13 18:10:41    667s] ** Summary: Restruct = 6 Buffer Deletion = 34 Declone = 45 Resize = 433 **
[06/13 18:10:41    667s] --------------------------------------------------------------
[06/13 18:10:41    667s] |                                   | Total     | Sequential |
[06/13 18:10:41    667s] --------------------------------------------------------------
[06/13 18:10:41    667s] | Num insts resized                 |     423  |       0    |
[06/13 18:10:41    667s] | Num insts undone                  |      71  |       0    |
[06/13 18:10:41    667s] | Num insts Downsized               |     423  |       0    |
[06/13 18:10:41    667s] | Num insts Samesized               |       0  |       0    |
[06/13 18:10:41    667s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:10:41    667s] | Num multiple commits+uncommits    |      10  |       -    |
[06/13 18:10:41    667s] --------------------------------------------------------------
[06/13 18:10:41    667s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:10:41    667s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:10:41    667s] **** End NDR-Layer Usage Statistics ****
[06/13 18:10:41    667s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:07.0) **
[06/13 18:10:41    667s] Executing incremental physical updates
[06/13 18:10:41    667s] Executing incremental physical updates
[06/13 18:10:41    667s] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:07, mem=1105.40M, totSessionCpu=0:11:08).
[06/13 18:10:41    667s] **INFO: Flow update: Design is easy to close.
[06/13 18:10:41    667s] setup target slack: 0.1
[06/13 18:10:41    667s] extra slack: 0.1
[06/13 18:10:41    667s] std delay: 0.1417
[06/13 18:10:41    667s] real setup target slack: 0.1417
[06/13 18:10:41    667s] incrSKP preserve mode is on...
[06/13 18:10:41    667s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:10:41    667s] [NR-eGR] Started earlyGlobalRoute kernel
[06/13 18:10:41    667s] [NR-eGR] Initial Peak syMemory usage = 1105.4 MB
[06/13 18:10:41    667s] (I)       Reading DB...
[06/13 18:10:41    667s] (I)       before initializing RouteDB syMemory usage = 1112.5 MB
[06/13 18:10:41    667s] (I)       congestionReportName   : 
[06/13 18:10:41    667s] (I)       layerRangeFor2DCongestion : 
[06/13 18:10:41    667s] (I)       buildTerm2TermWires    : 0
[06/13 18:10:41    667s] (I)       doTrackAssignment      : 1
[06/13 18:10:41    667s] (I)       dumpBookshelfFiles     : 0
[06/13 18:10:41    667s] (I)       numThreads             : 1
[06/13 18:10:41    667s] (I)       bufferingAwareRouting  : false
[06/13 18:10:41    667s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:10:41    667s] (I)       honorPin               : false
[06/13 18:10:41    667s] (I)       honorPinGuide          : true
[06/13 18:10:41    667s] (I)       honorPartition         : false
[06/13 18:10:41    667s] (I)       allowPartitionCrossover: false
[06/13 18:10:41    667s] (I)       honorSingleEntry       : true
[06/13 18:10:41    667s] (I)       honorSingleEntryStrong : true
[06/13 18:10:41    667s] (I)       handleViaSpacingRule   : false
[06/13 18:10:41    667s] (I)       handleEolSpacingRule   : false
[06/13 18:10:41    667s] (I)       PDConstraint           : none
[06/13 18:10:41    667s] (I)       expBetterNDRHandling   : false
[06/13 18:10:41    667s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:10:41    667s] (I)       routingEffortLevel     : 3
[06/13 18:10:41    667s] (I)       effortLevel            : standard
[06/13 18:10:41    667s] [NR-eGR] minRouteLayer          : 1
[06/13 18:10:41    667s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:10:41    667s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:10:41    667s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:10:41    667s] (I)       numRowsPerGCell        : 1
[06/13 18:10:41    667s] (I)       speedUpLargeDesign     : 0
[06/13 18:10:41    667s] (I)       multiThreadingTA       : 1
[06/13 18:10:41    667s] (I)       blkAwareLayerSwitching : 1
[06/13 18:10:41    667s] (I)       optimizationMode       : false
[06/13 18:10:41    667s] (I)       routeSecondPG          : false
[06/13 18:10:41    667s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:10:41    667s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:10:41    667s] (I)       punchThroughDistance   : 500.00
[06/13 18:10:41    667s] (I)       scenicBound            : 1.15
[06/13 18:10:41    667s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:10:41    667s] (I)       source-to-sink ratio   : 0.00
[06/13 18:10:41    667s] (I)       targetCongestionRatioH : 1.00
[06/13 18:10:41    667s] (I)       targetCongestionRatioV : 1.00
[06/13 18:10:41    667s] (I)       layerCongestionRatio   : 0.70
[06/13 18:10:41    667s] (I)       m1CongestionRatio      : 0.10
[06/13 18:10:41    667s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:10:41    667s] (I)       localRouteEffort       : 1.00
[06/13 18:10:41    667s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:10:41    667s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:10:41    667s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:10:41    667s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:10:41    667s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:10:41    667s] (I)       routeVias              : 
[06/13 18:10:41    667s] (I)       readTROption           : true
[06/13 18:10:41    667s] (I)       extraSpacingFactor     : 1.00
[06/13 18:10:41    667s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:10:41    667s] (I)       routeSelectedNetsOnly  : false
[06/13 18:10:41    667s] (I)       clkNetUseMaxDemand     : false
[06/13 18:10:41    667s] (I)       extraDemandForClocks   : 0
[06/13 18:10:41    667s] (I)       steinerRemoveLayers    : false
[06/13 18:10:41    667s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:10:41    667s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:10:41    667s] (I)       similarTopologyRoutingFast : false
[06/13 18:10:41    667s] (I)       spanningTreeRefinement : false
[06/13 18:10:41    667s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:10:41    667s] (I)       starting read tracks
[06/13 18:10:41    667s] (I)       build grid graph
[06/13 18:10:41    667s] (I)       build grid graph start
[06/13 18:10:41    667s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:10:41    667s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:10:41    667s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:10:41    667s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:10:41    667s] (I)       build grid graph end
[06/13 18:10:41    667s] (I)       numViaLayers=4
[06/13 18:10:41    667s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:10:41    667s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:10:41    667s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:10:41    667s] (I)       end build via table
[06/13 18:10:41    667s] [NR-eGR] numRoutingBlks=0 numInstBlks=83150 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:10:41    667s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:10:41    667s] (I)       readDataFromPlaceDB
[06/13 18:10:41    667s] (I)       Read net information..
[06/13 18:10:41    667s] [NR-eGR] Read numTotalNets=13258  numIgnoredNets=0
[06/13 18:10:41    667s] (I)       Read testcase time = 0.000 seconds
[06/13 18:10:41    667s] 
[06/13 18:10:41    667s] (I)       read default dcut vias
[06/13 18:10:41    667s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:10:41    667s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:10:41    667s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:10:41    667s] (I)       build grid graph start
[06/13 18:10:41    667s] (I)       build grid graph end
[06/13 18:10:41    667s] (I)       Model blockage into capacity
[06/13 18:10:41    667s] (I)       Read numBlocks=761272  numPreroutedWires=0  numCapScreens=0
[06/13 18:10:41    668s] (I)       blocked area on Layer1 : 43954335380625  (920.24%)
[06/13 18:10:41    668s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:10:41    668s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:10:41    668s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:10:41    668s] (I)       Modeling time = 0.050 seconds
[06/13 18:10:41    668s] 
[06/13 18:10:41    668s] (I)       Number of ignored nets = 0
[06/13 18:10:41    668s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:10:41    668s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:10:41    668s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:10:41    668s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:10:41    668s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:10:41    668s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:10:41    668s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:10:41    668s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:10:41    668s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:10:41    668s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:10:41    668s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1150.0 MB
[06/13 18:10:41    668s] (I)       Ndr track 0 does not exist
[06/13 18:10:41    668s] (I)       Layer1  viaCost=200.00
[06/13 18:10:41    668s] (I)       Layer2  viaCost=100.00
[06/13 18:10:41    668s] (I)       Layer3  viaCost=200.00
[06/13 18:10:41    668s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:10:41    668s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:10:41    668s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:10:41    668s] (I)       Site Width          :  1400  (dbu)
[06/13 18:10:41    668s] (I)       Row Height          : 13000  (dbu)
[06/13 18:10:41    668s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:10:41    668s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:10:41    668s] (I)       grid                :   168   168     4
[06/13 18:10:41    668s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:10:41    668s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:10:41    668s] (I)       Default wire width  :   500   600   600   600
[06/13 18:10:41    668s] (I)       Default wire space  :   450   500   500   600
[06/13 18:10:41    668s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:10:41    668s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:10:41    668s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:10:41    668s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:10:41    668s] (I)       Num of masks        :     1     1     1     1
[06/13 18:10:41    668s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:10:41    668s] (I)       --------------------------------------------------------
[06/13 18:10:41    668s] 
[06/13 18:10:41    668s] [NR-eGR] ============ Routing rule table ============
[06/13 18:10:41    668s] [NR-eGR] Rule id 0. Nets 13138 
[06/13 18:10:41    668s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:10:41    668s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:10:41    668s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:10:41    668s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:10:41    668s] [NR-eGR] ========================================
[06/13 18:10:41    668s] [NR-eGR] 
[06/13 18:10:41    668s] (I)       After initializing earlyGlobalRoute syMemory usage = 1150.0 MB
[06/13 18:10:41    668s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:10:41    668s] (I)       ============= Initialization =============
[06/13 18:10:41    668s] (I)       totalPins=41960  totalGlobalPin=39038 (93.04%)
[06/13 18:10:41    668s] (I)       total 2D Cap : 433341 = (179174 H, 254167 V)
[06/13 18:10:41    668s] [NR-eGR] Layer group 1: route 13138 net(s) in layer range [1, 4]
[06/13 18:10:41    668s] (I)       ============  Phase 1a Route ============
[06/13 18:10:41    668s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:10:41    668s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:10:41    668s] (I)       Usage: 104507 = (59958 H, 44549 V) = (33.46% H, 17.53% V) = (7.795e+05um H, 5.791e+05um V)
[06/13 18:10:41    668s] (I)       
[06/13 18:10:41    668s] (I)       ============  Phase 1b Route ============
[06/13 18:10:41    668s] (I)       Phase 1b runs 0.01 seconds
[06/13 18:10:41    668s] (I)       Usage: 104735 = (60004 H, 44731 V) = (33.49% H, 17.60% V) = (7.801e+05um H, 5.815e+05um V)
[06/13 18:10:41    668s] (I)       
[06/13 18:10:41    668s] (I)       earlyGlobalRoute overflow of layer group 1: 18.93% H + 0.00% V. EstWL: 1.361555e+06um
[06/13 18:10:41    668s] (I)       ============  Phase 1c Route ============
[06/13 18:10:41    668s] (I)       Level2 Grid: 34 x 34
[06/13 18:10:41    668s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:10:41    668s] (I)       Usage: 105378 = (60011 H, 45367 V) = (33.49% H, 17.85% V) = (7.801e+05um H, 5.898e+05um V)
[06/13 18:10:41    668s] (I)       
[06/13 18:10:41    668s] (I)       ============  Phase 1d Route ============
[06/13 18:10:41    668s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:10:41    668s] (I)       Usage: 105378 = (60011 H, 45367 V) = (33.49% H, 17.85% V) = (7.801e+05um H, 5.898e+05um V)
[06/13 18:10:41    668s] (I)       
[06/13 18:10:41    668s] (I)       ============  Phase 1e Route ============
[06/13 18:10:41    668s] (I)       Phase 1e runs 0.01 seconds
[06/13 18:10:41    668s] (I)       Usage: 105378 = (60011 H, 45367 V) = (33.49% H, 17.85% V) = (7.801e+05um H, 5.898e+05um V)
[06/13 18:10:41    668s] (I)       
[06/13 18:10:41    668s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 15.83% H + 0.00% V. EstWL: 1.369914e+06um
[06/13 18:10:41    668s] [NR-eGR] 
[06/13 18:10:41    668s] (I)       ============  Phase 1l Route ============
[06/13 18:10:41    668s] (I)       Phase 1l runs 0.02 seconds
[06/13 18:10:41    668s] (I)       
[06/13 18:10:41    668s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:10:41    668s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/13 18:10:41    668s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:10:41    668s] [NR-eGR] Layer            (1-4)           (5-8)          (9-11)    OverCon 
[06/13 18:10:41    668s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:10:41    668s] [NR-eGR] Layer1       1( 0.02%)       0( 0.00%)       0( 0.00%)   ( 0.02%) 
[06/13 18:10:41    668s] [NR-eGR] Layer2     174( 1.15%)       0( 0.00%)       0( 0.00%)   ( 1.15%) 
[06/13 18:10:41    668s] [NR-eGR] Layer3    1216( 7.44%)     260( 1.59%)      14( 0.09%)   ( 9.11%) 
[06/13 18:10:41    668s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:10:41    668s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:10:41    668s] [NR-eGR] Total     1391( 2.62%)     260( 0.49%)      14( 0.03%)   ( 3.14%) 
[06/13 18:10:41    668s] [NR-eGR] 
[06/13 18:10:41    668s] (I)       Total Global Routing Runtime: 0.08 seconds
[06/13 18:10:41    668s] (I)       total 2D Cap : 434817 = (180015 H, 254802 V)
[06/13 18:10:41    668s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 8.20% H + 0.00% V
[06/13 18:10:41    668s] [NR-eGR] Overflow after earlyGlobalRoute 13.14% H + 0.00% V
[06/13 18:10:41    668s] [NR-eGR] End Peak syMemory usage = 1150.0 MB
[06/13 18:10:41    668s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.23 seconds
[06/13 18:10:41    668s] [hotspot] +------------+---------------+---------------+
[06/13 18:10:41    668s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:10:41    668s] [hotspot] +------------+---------------+---------------+
[06/13 18:10:41    668s] [hotspot] | normalized |        126.89 |        130.44 |
[06/13 18:10:41    668s] [hotspot] +------------+---------------+---------------+
[06/13 18:10:41    668s] Local HotSpot Analysis: normalized max congestion hotspot area = 126.89, normalized total congestion hotspot area = 130.44 (area is in unit of 4 std-cell row bins)
[06/13 18:10:41    668s] [hotspot] max/total 126.89/130.44, big hotspot (>10) total 126.89
[06/13 18:10:41    668s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/13 18:10:41    668s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:10:41    668s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/13 18:10:41    668s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:10:41    668s] [hotspot] |  1  |   942.80   889.20  1774.80  1825.20 |      130.44   |
[06/13 18:10:41    668s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:10:41    668s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:10:41    668s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:10:41    668s] #spOpts: N=250 
[06/13 18:10:41    668s] Apply auto density screen in post-place stage.
[06/13 18:10:41    668s] Auto density screen increases utilization from 0.813 to 0.813
[06/13 18:10:41    668s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1150.0M
[06/13 18:10:41    668s] *** Starting refinePlace (0:11:08 mem=1150.0M) ***
[06/13 18:10:41    668s] Total net bbox length = 1.205e+06 (7.067e+05 4.979e+05) (ext = 2.973e+04)
[06/13 18:10:41    668s] default core: bins with density >  0.75 = 68.6 % ( 83 / 121 )
[06/13 18:10:41    668s] Density distribution unevenness ratio = 6.313%
[06/13 18:10:41    668s] RPlace IncrNP: Rollback Lev = -5
[06/13 18:10:41    668s] RPlace: Density =1.031183, incremental np is triggered.
[06/13 18:10:41    668s] incr SKP is on..., with optDC mode
[06/13 18:10:41    668s] total jobs 2830
[06/13 18:10:41    668s] multi thread init TemplateIndex for each ta. thread num 1
[06/13 18:10:41    668s] Wait...
[06/13 18:10:42    668s] (cpu=0:00:00.2 mem=1150.0M) ***
[06/13 18:10:42    668s] total jobs 0 -> 1740
[06/13 18:10:42    668s] multi thread init TemplateIndex for each ta. thread num 1
[06/13 18:10:42    668s] finished multi-thread init
[06/13 18:10:42    668s] *** Build Virtual Sizing Timing Model
[06/13 18:10:42    668s] (cpu=0:00:00.3 mem=1150.0M) ***
[06/13 18:10:42    669s] Persistent padding is off here.
[06/13 18:10:42    669s] Congestion driven padding in post-place stage.
[06/13 18:10:42    669s] Congestion driven padding increases utilization from 1.064 to 1.001
[06/13 18:10:42    669s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1150.0M
[06/13 18:10:42    669s] limitMaxMove 0, priorityInstMaxMove -1
[06/13 18:10:42    669s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:10:42    669s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/13 18:10:42    669s] No instances found in the vector
[06/13 18:10:42    669s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1150.0M, DRC: 0)
[06/13 18:10:42    669s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:10:50    676s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/13 18:10:50    676s] No instances found in the vector
[06/13 18:10:50    676s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1150.0M, DRC: 0)
[06/13 18:10:50    676s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:10:59    685s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/13 18:10:59    685s] No instances found in the vector
[06/13 18:10:59    685s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1150.0M, DRC: 0)
[06/13 18:10:59    685s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:11:13    699s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/13 18:11:13    699s] No instances found in the vector
[06/13 18:11:13    699s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1150.0M, DRC: 0)
[06/13 18:11:13    699s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:11:29    715s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/13 18:11:29    715s] No instances found in the vector
[06/13 18:11:29    715s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1150.0M, DRC: 0)
[06/13 18:11:29    715s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:11:35    721s] default core: bins with density >  0.75 = 68.6 % ( 83 / 121 )
[06/13 18:11:35    721s] Density distribution unevenness ratio = 11.137%
[06/13 18:11:35    721s] RPlace postIncrNP: Density = 1.031183 -> 1.060215.
[06/13 18:11:35    721s] RPlace postIncrNP Info: Density distribution changes:
[06/13 18:11:35    721s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:11:35    721s] [1.05 - 1.10] :	 0 (0.00%) -> 1 (0.83%)
[06/13 18:11:35    721s] [1.00 - 1.05] :	 8 (6.61%) -> 7 (5.79%)
[06/13 18:11:35    721s] [0.95 - 1.00] :	 10 (8.26%) -> 23 (19.01%)
[06/13 18:11:35    721s] [0.90 - 0.95] :	 16 (13.22%) -> 31 (25.62%)
[06/13 18:11:35    721s] [0.85 - 0.90] :	 14 (11.57%) -> 15 (12.40%)
[06/13 18:11:35    721s] [0.80 - 0.85] :	 24 (19.83%) -> 3 (2.48%)
[06/13 18:11:35    721s] [CPU] RefinePlace/IncrNP (cpu=0:00:53.4, real=0:00:54.0, mem=1130.5MB) @(0:11:08 - 0:12:02).
[06/13 18:11:35    721s] Move report: incrNP moves 12683 insts, mean move: 200.51 um, max move: 1159.60 um
[06/13 18:11:35    721s] 	Max move on inst (t_op/U3617): (791.00, 1513.20) --> (1755.60, 1318.20)
[06/13 18:11:35    721s] Move report: Timing Driven Placement moves 12683 insts, mean move: 200.51 um, max move: 1159.60 um
[06/13 18:11:35    721s] 	Max move on inst (t_op/U3617): (791.00, 1513.20) --> (1755.60, 1318.20)
[06/13 18:11:35    721s] 	Runtime: CPU: 0:00:53.4 REAL: 0:00:54.0 MEM: 1130.5MB
[06/13 18:11:35    721s] Starting refinePlace ...
[06/13 18:11:35    721s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/13 18:11:35    721s] Density distribution unevenness ratio = 10.881%
[06/13 18:11:35    721s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:11:35    721s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1130.5MB) @(0:12:02 - 0:12:02).
[06/13 18:11:35    721s] Move report: preRPlace moves 8478 insts, mean move: 6.07 um, max move: 48.40 um
[06/13 18:11:35    721s] 	Max move on inst (t_op/u_outFIFO/U107): (866.60, 1175.20) --> (889.00, 1149.20)
[06/13 18:11:35    721s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: OAI212
[06/13 18:11:35    721s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:11:35    721s] Placement tweakage begins.
[06/13 18:11:35    721s] wire length = 8.181e+05
[06/13 18:11:36    722s] wire length = 7.596e+05
[06/13 18:11:36    722s] Placement tweakage ends.
[06/13 18:11:36    722s] Move report: tweak moves 4222 insts, mean move: 8.95 um, max move: 103.60 um
[06/13 18:11:36    722s] 	Max move on inst (t_op/U1039): (1691.20, 551.20) --> (1587.60, 551.20)
[06/13 18:11:36    722s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1130.5MB) @(0:12:02 - 0:12:03).
[06/13 18:11:54    740s] 
[06/13 18:11:54    740s] Verbose-2031: Within search radius 832.000 um from center (1517.600 486.200), there is no legal location for instance "t_op/U1049" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:54    740s] 
[06/13 18:11:54    741s] 
[06/13 18:11:54    741s] Verbose-2031: Within search radius 832.000 um from center (1521.800 486.200), there is no legal location for instance "t_op/U1047" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:54    741s] 
[06/13 18:11:55    741s] 
[06/13 18:11:55    741s] Verbose-2031: Within search radius 832.000 um from center (1552.600 473.200), there is no legal location for instance "t_op/U1043" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:55    741s] 
[06/13 18:11:55    741s] 
[06/13 18:11:55    741s] Verbose-2031: Within search radius 832.000 um from center (1555.400 473.200), there is no legal location for instance "t_op/U1045" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:55    741s] 
[06/13 18:11:55    741s] 
[06/13 18:11:55    741s] Verbose-2031: Within search radius 832.000 um from center (1558.200 473.200), there is no legal location for instance "t_op/U1023" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:55    741s] 
[06/13 18:11:55    742s] 
[06/13 18:11:55    742s] Verbose-2031: Within search radius 832.000 um from center (1573.600 525.200), there is no legal location for instance "t_op/U1027" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:55    742s] 
[06/13 18:11:55    742s] 
[06/13 18:11:55    742s] Verbose-2031: Within search radius 832.000 um from center (1576.400 525.200), there is no legal location for instance "t_op/U1033" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:55    742s] 
[06/13 18:11:55    742s] 
[06/13 18:11:55    742s] Verbose-2031: Within search radius 832.000 um from center (1582.000 564.200), there is no legal location for instance "t_op/FE_RC_4307_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:55    742s] 
[06/13 18:11:56    742s] 
[06/13 18:11:56    742s] Verbose-2031: Within search radius 832.000 um from center (1587.600 551.200), there is no legal location for instance "t_op/U1039" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    742s] 
[06/13 18:11:56    742s] 
[06/13 18:11:56    742s] Verbose-2031: Within search radius 832.000 um from center (1594.600 512.200), there is no legal location for instance "t_op/U1029" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    742s] 
[06/13 18:11:56    742s] 
[06/13 18:11:56    742s] Verbose-2031: Within search radius 832.000 um from center (1597.400 512.200), there is no legal location for instance "t_op/FE_OFC483_FE_OFN16_u_inFIFO_N38" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    742s] 
[06/13 18:11:56    742s] 
[06/13 18:11:56    742s] Verbose-2031: Within search radius 832.000 um from center (1600.200 512.200), there is no legal location for instance "t_op/FE_OFC479_FE_OFN16_u_inFIFO_N38" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    742s] 
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] Verbose-2031: Within search radius 832.000 um from center (1605.800 538.200), there is no legal location for instance "t_op/U1031" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] Verbose-2031: Within search radius 832.000 um from center (1608.600 473.200), there is no legal location for instance "t_op/U1021" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] Verbose-2031: Within search radius 832.000 um from center (1611.400 473.200), there is no legal location for instance "t_op/U1019" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] Verbose-2031: Within search radius 832.000 um from center (1618.400 447.200), there is no legal location for instance "t_op/U1025" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] 
[06/13 18:11:56    743s] Verbose-2031: Within search radius 832.000 um from center (1625.400 616.200), there is no legal location for instance "t_op/FE_OFC733_u_inFIFO_n691" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:56    743s] 
[06/13 18:11:57    743s] 
[06/13 18:11:57    743s] Verbose-2031: Within search radius 832.000 um from center (1629.600 525.200), there is no legal location for instance "t_op/U1035" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    743s] 
[06/13 18:11:57    743s] 
[06/13 18:11:57    743s] Verbose-2031: Within search radius 832.000 um from center (1629.600 616.200), there is no legal location for instance "t_op/U999" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    743s] 
[06/13 18:11:57    743s] 
[06/13 18:11:57    743s] Verbose-2031: Within search radius 832.000 um from center (1633.800 577.200), there is no legal location for instance "t_op/U997" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    743s] 
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] Verbose-2031: Within search radius 832.000 um from center (1647.800 629.200), there is no legal location for instance "t_op/U1013" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] Verbose-2031: Within search radius 832.000 um from center (1667.400 499.200), there is no legal location for instance "t_op/FE_OFC725_u_inFIFO_n613" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] Verbose-2031: Within search radius 832.000 um from center (1668.800 616.200), there is no legal location for instance "t_op/U995" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] Verbose-2031: Within search radius 832.000 um from center (1671.600 616.200), there is no legal location for instance "t_op/U1001" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] Verbose-2031: Within search radius 832.000 um from center (1674.400 512.200), there is no legal location for instance "t_op/U1037" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] 
[06/13 18:11:57    744s] Verbose-2031: Within search radius 832.000 um from center (1677.200 564.200), there is no legal location for instance "t_op/U1041" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:57    744s] 
[06/13 18:11:58    744s] 
[06/13 18:11:58    744s] Verbose-2031: Within search radius 832.000 um from center (1684.200 434.200), there is no legal location for instance "t_op/FE_OFC724_u_inFIFO_n613" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:58    744s] 
[06/13 18:11:58    745s] 
[06/13 18:11:58    745s] Verbose-2031: Within search radius 832.000 um from center (1722.000 733.200), there is no legal location for instance "t_op/FE_OFC2160_n2745" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:58    745s] 
[06/13 18:11:58    745s] 
[06/13 18:11:58    745s] Verbose-2031: Within search radius 832.000 um from center (1734.600 525.200), there is no legal location for instance "t_op/FE_OFC480_FE_OFN16_u_inFIFO_N38" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:58    745s] 
[06/13 18:11:58    745s] 
[06/13 18:11:58    745s] Verbose-2031: Within search radius 832.000 um from center (1737.400 525.200), there is no legal location for instance "t_op/FE_OFC484_FE_OFN16_u_inFIFO_N38" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:58    745s] 
[06/13 18:11:59    745s] 
[06/13 18:11:59    745s] Verbose-2031: Within search radius 832.000 um from center (1745.800 720.200), there is no legal location for instance "t_op/FE_OFC1976_n2746" ( cell: "CLKIN2" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:59    745s] 
[06/13 18:11:59    745s] 
[06/13 18:11:59    745s] Verbose-2031: Within search radius 832.000 um from center (1755.600 772.200), there is no legal location for instance "t_op/FE_RC_887_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:59    745s] 
[06/13 18:11:59    745s] 
[06/13 18:11:59    745s] Verbose-2031: Within search radius 832.000 um from center (1758.400 772.200), there is no legal location for instance "t_op/FE_RC_886_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:11:59    745s] 
[06/13 18:11:59    745s] Move report: legalization moves 7015 insts, mean move: 105.35 um, max move: 1095.40 um
[06/13 18:11:59    745s] 	Max move on inst (t_op/FE_OFC724_u_inFIFO_n613): (1684.20, 434.20) --> (1472.80, 1318.20)
[06/13 18:11:59    745s] [CPU] RefinePlace/Legalization (cpu=0:00:23.2, real=0:00:23.0, mem=1130.5MB) @(0:12:03 - 0:12:26).
[06/13 18:11:59    745s] Move report: Detail placement moves 10496 insts, mean move: 74.20 um, max move: 1084.20 um
[06/13 18:11:59    745s] 	Max move on inst (t_op/FE_OFC724_u_inFIFO_n613): (1673.00, 434.20) --> (1472.80, 1318.20)
[06/13 18:11:59    745s] 	Runtime: CPU: 0:00:24.3 REAL: 0:00:24.0 MEM: 1130.5MB
[06/13 18:11:59    745s] Statistics of distance of Instance movement in refine placement:
[06/13 18:11:59    745s]   maximum (X+Y) =      1239.40 um
[06/13 18:11:59    745s]   inst (t_op/FE_OFC795_u_decoder_fir_filter_n654) with max move: (796.6, 1305.2) -> (1750, 1591.2)
[06/13 18:11:59    745s]   mean    (X+Y) =       208.82 um
[06/13 18:11:59    745s] Total instances flipped for WireLenOpt: 1882
[06/13 18:11:59    745s] Total instances flipped, including legalization: 2
[06/13 18:11:59    745s] Summary Report:
[06/13 18:11:59    745s] Instances move: 12682 (out of 12689 movable)
[06/13 18:11:59    745s] Instances flipped: 2
[06/13 18:11:59    745s] Mean displacement: 208.82 um
[06/13 18:11:59    745s] Max displacement: 1239.40 um (Instance: t_op/FE_OFC795_u_decoder_fir_filter_n654) (796.6, 1305.2) -> (1750, 1591.2)
[06/13 18:11:59    745s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: CLKIN3
[06/13 18:11:59    745s] Total instances moved : 12682
[06/13 18:11:59    745s] Total net bbox length = 1.711e+06 (8.424e+05 8.684e+05) (ext = 3.174e+04)
[06/13 18:11:59    745s] Runtime: CPU: 0:01:18 REAL: 0:01:18 MEM: 1130.5MB
[06/13 18:11:59    745s] [CPU] RefinePlace/total (cpu=0:01:18, real=0:01:18, mem=1130.5MB) @(0:11:08 - 0:12:26).
[06/13 18:11:59    745s] *** Finished refinePlace (0:12:26 mem=1130.5M) ***
[06/13 18:11:59    745s] #spOpts: N=250 
[06/13 18:11:59    746s] default core: bins with density >  0.75 = 64.5 % ( 78 / 121 )
[06/13 18:11:59    746s] Density distribution unevenness ratio = 8.539%
[06/13 18:11:59    746s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/13 18:11:59    746s] Type 'man IMPSP-9025' for more detail.
[06/13 18:11:59    746s] Trial Route Overflow 0(H) 0(V)
[06/13 18:11:59    746s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:11:59    746s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:11:59    746s] Starting congestion repair ...
[06/13 18:11:59    746s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/13 18:11:59    746s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:11:59    746s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:11:59    746s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:11:59    746s] Starting Early Global Route congestion estimation: mem = 1130.5M
[06/13 18:11:59    746s] (I)       Reading DB...
[06/13 18:11:59    746s] (I)       before initializing RouteDB syMemory usage = 1130.5 MB
[06/13 18:11:59    746s] (I)       congestionReportName   : 
[06/13 18:11:59    746s] (I)       layerRangeFor2DCongestion : 
[06/13 18:11:59    746s] (I)       buildTerm2TermWires    : 1
[06/13 18:11:59    746s] (I)       doTrackAssignment      : 1
[06/13 18:11:59    746s] (I)       dumpBookshelfFiles     : 0
[06/13 18:11:59    746s] (I)       numThreads             : 1
[06/13 18:11:59    746s] (I)       bufferingAwareRouting  : false
[06/13 18:11:59    746s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:11:59    746s] (I)       honorPin               : false
[06/13 18:11:59    746s] (I)       honorPinGuide          : true
[06/13 18:11:59    746s] (I)       honorPartition         : false
[06/13 18:11:59    746s] (I)       allowPartitionCrossover: false
[06/13 18:11:59    746s] (I)       honorSingleEntry       : true
[06/13 18:11:59    746s] (I)       honorSingleEntryStrong : true
[06/13 18:11:59    746s] (I)       handleViaSpacingRule   : false
[06/13 18:11:59    746s] (I)       handleEolSpacingRule   : false
[06/13 18:11:59    746s] (I)       PDConstraint           : none
[06/13 18:11:59    746s] (I)       expBetterNDRHandling   : false
[06/13 18:11:59    746s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:11:59    746s] (I)       routingEffortLevel     : 3
[06/13 18:11:59    746s] (I)       effortLevel            : standard
[06/13 18:11:59    746s] [NR-eGR] minRouteLayer          : 1
[06/13 18:11:59    746s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:11:59    746s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:11:59    746s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:11:59    746s] (I)       numRowsPerGCell        : 1
[06/13 18:11:59    746s] (I)       speedUpLargeDesign     : 0
[06/13 18:11:59    746s] (I)       multiThreadingTA       : 1
[06/13 18:11:59    746s] (I)       blkAwareLayerSwitching : 1
[06/13 18:11:59    746s] (I)       optimizationMode       : false
[06/13 18:11:59    746s] (I)       routeSecondPG          : false
[06/13 18:11:59    746s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:11:59    746s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:11:59    746s] (I)       punchThroughDistance   : 500.00
[06/13 18:11:59    746s] (I)       scenicBound            : 1.15
[06/13 18:11:59    746s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:11:59    746s] (I)       source-to-sink ratio   : 0.00
[06/13 18:11:59    746s] (I)       targetCongestionRatioH : 1.00
[06/13 18:11:59    746s] (I)       targetCongestionRatioV : 1.00
[06/13 18:11:59    746s] (I)       layerCongestionRatio   : 0.70
[06/13 18:11:59    746s] (I)       m1CongestionRatio      : 0.10
[06/13 18:11:59    746s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:11:59    746s] (I)       localRouteEffort       : 1.00
[06/13 18:11:59    746s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:11:59    746s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:11:59    746s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:11:59    746s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:11:59    746s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:11:59    746s] (I)       routeVias              : 
[06/13 18:11:59    746s] (I)       readTROption           : true
[06/13 18:11:59    746s] (I)       extraSpacingFactor     : 1.00
[06/13 18:11:59    746s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:11:59    746s] (I)       routeSelectedNetsOnly  : false
[06/13 18:11:59    746s] (I)       clkNetUseMaxDemand     : false
[06/13 18:11:59    746s] (I)       extraDemandForClocks   : 0
[06/13 18:11:59    746s] (I)       steinerRemoveLayers    : false
[06/13 18:11:59    746s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:11:59    746s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:11:59    746s] (I)       similarTopologyRoutingFast : false
[06/13 18:11:59    746s] (I)       spanningTreeRefinement : false
[06/13 18:11:59    746s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:11:59    746s] (I)       starting read tracks
[06/13 18:11:59    746s] (I)       build grid graph
[06/13 18:11:59    746s] (I)       build grid graph start
[06/13 18:11:59    746s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:11:59    746s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:11:59    746s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:11:59    746s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:11:59    746s] (I)       build grid graph end
[06/13 18:11:59    746s] (I)       numViaLayers=4
[06/13 18:11:59    746s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:11:59    746s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:11:59    746s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:11:59    746s] (I)       end build via table
[06/13 18:11:59    746s] [NR-eGR] numRoutingBlks=0 numInstBlks=83150 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:11:59    746s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:11:59    746s] (I)       readDataFromPlaceDB
[06/13 18:11:59    746s] (I)       Read net information..
[06/13 18:11:59    746s] [NR-eGR] Read numTotalNets=13258  numIgnoredNets=0
[06/13 18:11:59    746s] (I)       Read testcase time = 0.010 seconds
[06/13 18:11:59    746s] 
[06/13 18:11:59    746s] (I)       read default dcut vias
[06/13 18:11:59    746s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:11:59    746s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:11:59    746s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:11:59    746s] (I)       build grid graph start
[06/13 18:11:59    746s] (I)       build grid graph end
[06/13 18:11:59    746s] (I)       Model blockage into capacity
[06/13 18:11:59    746s] (I)       Read numBlocks=761272  numPreroutedWires=0  numCapScreens=0
[06/13 18:11:59    746s] (I)       blocked area on Layer1 : 43954335380625  (920.24%)
[06/13 18:11:59    746s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:11:59    746s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:11:59    746s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:11:59    746s] (I)       Modeling time = 0.040 seconds
[06/13 18:11:59    746s] 
[06/13 18:11:59    746s] (I)       Number of ignored nets = 0
[06/13 18:11:59    746s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:11:59    746s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:11:59    746s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:11:59    746s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:11:59    746s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:11:59    746s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:11:59    746s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:11:59    746s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:11:59    746s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:11:59    746s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:11:59    746s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1160.5 MB
[06/13 18:11:59    746s] (I)       Ndr track 0 does not exist
[06/13 18:11:59    746s] (I)       Layer1  viaCost=200.00
[06/13 18:11:59    746s] (I)       Layer2  viaCost=100.00
[06/13 18:11:59    746s] (I)       Layer3  viaCost=200.00
[06/13 18:11:59    746s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:11:59    746s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:11:59    746s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:11:59    746s] (I)       Site Width          :  1400  (dbu)
[06/13 18:11:59    746s] (I)       Row Height          : 13000  (dbu)
[06/13 18:11:59    746s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:11:59    746s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:11:59    746s] (I)       grid                :   168   168     4
[06/13 18:11:59    746s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:11:59    746s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:11:59    746s] (I)       Default wire width  :   500   600   600   600
[06/13 18:11:59    746s] (I)       Default wire space  :   450   500   500   600
[06/13 18:11:59    746s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:11:59    746s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:11:59    746s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:11:59    746s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:11:59    746s] (I)       Num of masks        :     1     1     1     1
[06/13 18:11:59    746s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:11:59    746s] (I)       --------------------------------------------------------
[06/13 18:11:59    746s] 
[06/13 18:11:59    746s] [NR-eGR] ============ Routing rule table ============
[06/13 18:11:59    746s] [NR-eGR] Rule id 0. Nets 13215 
[06/13 18:11:59    746s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:11:59    746s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:11:59    746s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:11:59    746s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:11:59    746s] [NR-eGR] ========================================
[06/13 18:11:59    746s] [NR-eGR] 
[06/13 18:11:59    746s] (I)       After initializing earlyGlobalRoute syMemory usage = 1160.5 MB
[06/13 18:11:59    746s] (I)       Loading and dumping file time : 0.13 seconds
[06/13 18:11:59    746s] (I)       ============= Initialization =============
[06/13 18:11:59    746s] (I)       totalPins=42114  totalGlobalPin=39848 (94.62%)
[06/13 18:11:59    746s] (I)       total 2D Cap : 433612 = (179445 H, 254167 V)
[06/13 18:11:59    746s] [NR-eGR] Layer group 1: route 13215 net(s) in layer range [1, 4]
[06/13 18:11:59    746s] (I)       ============  Phase 1a Route ============
[06/13 18:11:59    746s] (I)       Phase 1a runs 0.02 seconds
[06/13 18:11:59    746s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:11:59    746s] (I)       Usage: 143811 = (70563 H, 73248 V) = (39.32% H, 28.82% V) = (9.173e+05um H, 9.522e+05um V)
[06/13 18:11:59    746s] (I)       
[06/13 18:11:59    746s] (I)       ============  Phase 1b Route ============
[06/13 18:11:59    746s] (I)       Phase 1b runs 0.02 seconds
[06/13 18:11:59    746s] (I)       Usage: 144212 = (70719 H, 73493 V) = (39.41% H, 28.92% V) = (9.193e+05um H, 9.554e+05um V)
[06/13 18:11:59    746s] (I)       
[06/13 18:11:59    746s] (I)       earlyGlobalRoute overflow of layer group 1: 20.40% H + 9.93% V. EstWL: 1.874756e+06um
[06/13 18:11:59    746s] (I)       ============  Phase 1c Route ============
[06/13 18:11:59    746s] (I)       Level2 Grid: 34 x 34
[06/13 18:11:59    746s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:11:59    746s] (I)       Usage: 144461 = (70920 H, 73541 V) = (39.52% H, 28.93% V) = (9.220e+05um H, 9.560e+05um V)
[06/13 18:11:59    746s] (I)       
[06/13 18:11:59    746s] (I)       ============  Phase 1d Route ============
[06/13 18:11:59    746s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:11:59    746s] (I)       Usage: 144488 = (70943 H, 73545 V) = (39.53% H, 28.94% V) = (9.223e+05um H, 9.561e+05um V)
[06/13 18:11:59    746s] (I)       
[06/13 18:11:59    746s] (I)       ============  Phase 1e Route ============
[06/13 18:11:59    746s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:11:59    746s] (I)       Usage: 144488 = (70943 H, 73545 V) = (39.53% H, 28.94% V) = (9.223e+05um H, 9.561e+05um V)
[06/13 18:11:59    746s] (I)       
[06/13 18:11:59    746s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 20.48% H + 9.01% V. EstWL: 1.878344e+06um
[06/13 18:11:59    746s] [NR-eGR] 
[06/13 18:11:59    746s] (I)       ============  Phase 1l Route ============
[06/13 18:11:59    746s] (I)       Phase 1l runs 0.02 seconds
[06/13 18:11:59    746s] (I)       
[06/13 18:11:59    746s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:11:59    746s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/13 18:11:59    746s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:11:59    746s] [NR-eGR] Layer            (1-4)           (5-8)          (9-10)    OverCon 
[06/13 18:11:59    746s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:11:59    746s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:11:59    746s] [NR-eGR] Layer2     834( 5.53%)      95( 0.63%)       1( 0.01%)   ( 6.16%) 
[06/13 18:11:59    746s] [NR-eGR] Layer3    1705(10.43%)     225( 1.38%)       3( 0.02%)   (11.82%) 
[06/13 18:11:59    746s] [NR-eGR] Layer4     836( 5.21%)      51( 0.32%)       0( 0.00%)   ( 5.53%) 
[06/13 18:11:59    746s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:11:59    746s] [NR-eGR] Total     3375( 6.36%)     371( 0.70%)       4( 0.01%)   ( 7.07%) 
[06/13 18:11:59    746s] [NR-eGR] 
[06/13 18:11:59    746s] (I)       Total Global Routing Runtime: 0.11 seconds
[06/13 18:11:59    746s] (I)       total 2D Cap : 435123 = (180321 H, 254802 V)
[06/13 18:11:59    746s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 11.45% H + 5.69% V
[06/13 18:11:59    746s] [NR-eGR] Overflow after earlyGlobalRoute 17.12% H + 10.85% V
[06/13 18:11:59    746s] Early Global Route congestion estimation runtime: 0.24 seconds, mem = 1160.5M
[06/13 18:11:59    746s] [hotspot] +------------+---------------+---------------+
[06/13 18:11:59    746s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:11:59    746s] [hotspot] +------------+---------------+---------------+
[06/13 18:11:59    746s] [hotspot] | normalized |        250.67 |        260.44 |
[06/13 18:11:59    746s] [hotspot] +------------+---------------+---------------+
[06/13 18:11:59    746s] Local HotSpot Analysis: normalized max congestion hotspot area = 250.67, normalized total congestion hotspot area = 260.44 (area is in unit of 4 std-cell row bins)
[06/13 18:11:59    746s] [hotspot] max/total 250.67/260.44, big hotspot (>10) total 260.00
[06/13 18:11:59    746s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/13 18:11:59    746s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:11:59    746s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/13 18:11:59    746s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:11:59    746s] [hotspot] |  1  |   578.80   369.20  1826.80  1513.20 |      260.44   |
[06/13 18:11:59    746s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:11:59    746s] #spOpts: N=250 
[06/13 18:11:59    746s] Apply auto density screen in post-place stage.
[06/13 18:12:00    746s] Auto density screen increases utilization from 0.813 to 0.813
[06/13 18:12:00    746s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1160.5M
[06/13 18:12:00    746s] Persistent padding is off here.
[06/13 18:12:00    746s] Congestion driven padding in post-place stage.
[06/13 18:12:00    746s] Congestion driven padding increases utilization from 1.009 to 1.003
[06/13 18:12:00    746s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1160.5M
[06/13 18:12:00    746s] [adp] 0:1:0:1
[06/13 18:12:00    746s] Start repairing congestion with area based rollback level
[06/13 18:12:00    746s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:00    746s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:00    746s] Iteration  4: Skipped
[06/13 18:12:00    746s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:00    746s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:00    746s] Iteration  4: Skipped
[06/13 18:12:00    746s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:00    746s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:00    746s] Iteration  5: Skipped
[06/13 18:12:00    746s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:00    746s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:00    746s] Iteration  6: Skipped
[06/13 18:12:00    746s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:00    746s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:00    746s] area based solver selects 100.0% (12689/12689) instances.
[06/13 18:12:00    746s] area based solver is working on full design
[06/13 18:12:00    746s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:00    746s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:00    747s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/13 18:12:00    747s] No instances found in the vector
[06/13 18:12:00    747s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1160.5M, DRC: 0)
[06/13 18:12:00    747s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:03    750s] Iteration  7: Total net bbox = 4.568e+05 (2.35e+05 2.22e+05)
[06/13 18:12:03    750s]               Est.  stn bbox = 5.736e+05 (2.94e+05 2.80e+05)
[06/13 18:12:03    750s]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 1110.2M
[06/13 18:12:04    750s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:04    750s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:04    750s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/13 18:12:04    750s] No instances found in the vector
[06/13 18:12:04    750s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1110.2M, DRC: 0)
[06/13 18:12:04    750s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:07    754s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:12:07    754s] Congestion driven padding in post-place stage.
[06/13 18:12:07    754s] Congestion driven padding increases utilization from 1.003 to 1.003
[06/13 18:12:07    754s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1157.5M
[06/13 18:12:07    754s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/13 18:12:07    754s] No instances found in the vector
[06/13 18:12:07    754s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1157.5M, DRC: 0)
[06/13 18:12:07    754s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:08    755s] Iteration  8: Total net bbox = 4.711e+05 (2.41e+05 2.30e+05)
[06/13 18:12:08    755s]               Est.  stn bbox = 5.913e+05 (3.01e+05 2.90e+05)
[06/13 18:12:08    755s]               cpu = 0:00:04.8 real = 0:00:04.0 mem = 1110.2M
[06/13 18:12:08    755s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/13 18:12:08    755s] No instances found in the vector
[06/13 18:12:08    755s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1110.2M, DRC: 0)
[06/13 18:12:08    755s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:12    758s] Iteration  9: Total net bbox = 5.127e+05 (2.63e+05 2.49e+05)
[06/13 18:12:12    758s]               Est.  stn bbox = 6.337e+05 (3.24e+05 3.10e+05)
[06/13 18:12:12    758s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 1111.2M
[06/13 18:12:12    758s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/13 18:12:12    758s] No instances found in the vector
[06/13 18:12:12    758s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1111.2M, DRC: 0)
[06/13 18:12:12    758s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:13    760s] Iteration 10: Total net bbox = 5.448e+05 (2.73e+05 2.72e+05)
[06/13 18:12:13    760s]               Est.  stn bbox = 6.654e+05 (3.33e+05 3.32e+05)
[06/13 18:12:13    760s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 1112.2M
[06/13 18:12:13    760s] CongRepair sets shifter mode to gplace
[06/13 18:12:13    760s] #spOpts: N=250 mergeVia=F 
[06/13 18:12:13    760s] Core basic site is standard
[06/13 18:12:13    760s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:12:13    760s] *** Starting refinePlace (0:12:40 mem=1112.2M) ***
[06/13 18:12:13    760s] Total net bbox length = 5.630e+05 (2.862e+05 2.769e+05) (ext = 3.016e+04)
[06/13 18:12:13    760s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:12:13    760s] Starting refinePlace ...
[06/13 18:12:13    760s] default core: bins with density >  0.75 = 53.7 % ( 65 / 121 )
[06/13 18:12:13    760s] Density distribution unevenness ratio = 8.375%
[06/13 18:12:13    760s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:12:13    760s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1112.2MB) @(0:12:40 - 0:12:40).
[06/13 18:12:13    760s] Move report: preRPlace moves 12689 insts, mean move: 6.34 um, max move: 44.16 um
[06/13 18:12:13    760s] 	Max move on inst (t_op/u_outFIFO/FIFO_reg[50][0]): (429.65, 1302.21) --> (450.80, 1279.20)
[06/13 18:12:13    760s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/13 18:12:13    760s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:12:13    760s] Placement tweakage begins.
[06/13 18:12:13    760s] wire length = 7.701e+05
[06/13 18:12:14    761s] wire length = 7.192e+05
[06/13 18:12:14    761s] Placement tweakage ends.
[06/13 18:12:14    761s] Move report: tweak moves 3469 insts, mean move: 8.42 um, max move: 75.60 um
[06/13 18:12:14    761s] 	Max move on inst (t_op/U830): (1073.80, 577.20) --> (1149.40, 577.20)
[06/13 18:12:14    761s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1112.2MB) @(0:12:40 - 0:12:41).
[06/13 18:12:26    773s] Move report: legalization moves 6329 insts, mean move: 75.78 um, max move: 569.00 um
[06/13 18:12:26    773s] 	Max move on inst (t_op/FE_RC_1843_0): (1297.80, 1747.20) --> (1619.80, 1500.20)
[06/13 18:12:26    773s] [CPU] RefinePlace/Legalization (cpu=0:00:12.1, real=0:00:12.0, mem=1115.2MB) @(0:12:41 - 0:12:53).
[06/13 18:12:26    773s] Move report: Detail placement moves 12689 insts, mean move: 42.94 um, max move: 567.66 um
[06/13 18:12:26    773s] 	Max move on inst (t_op/FE_RC_1843_0): (1299.14, 1747.20) --> (1619.80, 1500.20)
[06/13 18:12:26    773s] 	Runtime: CPU: 0:00:13.2 REAL: 0:00:13.0 MEM: 1115.2MB
[06/13 18:12:26    773s] Statistics of distance of Instance movement in refine placement:
[06/13 18:12:26    773s]   maximum (X+Y) =       567.66 um
[06/13 18:12:26    773s]   inst (t_op/FE_RC_1843_0) with max move: (1299.14, 1747.2) -> (1619.8, 1500.2)
[06/13 18:12:26    773s]   mean    (X+Y) =        42.94 um
[06/13 18:12:26    773s] Total instances flipped for WireLenOpt: 1793
[06/13 18:12:26    773s] Summary Report:
[06/13 18:12:26    773s] Instances move: 12689 (out of 12689 movable)
[06/13 18:12:26    773s] Instances flipped: 0
[06/13 18:12:26    773s] Mean displacement: 42.94 um
[06/13 18:12:26    773s] Max displacement: 567.66 um (Instance: t_op/FE_RC_1843_0) (1299.14, 1747.2) -> (1619.8, 1500.2)
[06/13 18:12:26    773s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:12:26    773s] Total instances moved : 12689
[06/13 18:12:26    773s] Total net bbox length = 1.200e+06 (7.371e+05 4.628e+05) (ext = 2.997e+04)
[06/13 18:12:26    773s] Runtime: CPU: 0:00:13.2 REAL: 0:00:13.0 MEM: 1115.2MB
[06/13 18:12:26    773s] [CPU] RefinePlace/total (cpu=0:00:13.2, real=0:00:13.0, mem=1115.2MB) @(0:12:40 - 0:12:53).
[06/13 18:12:26    773s] *** Finished refinePlace (0:12:53 mem=1115.2M) ***
[06/13 18:12:26    773s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:12:26    773s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:12:26    773s] Starting Early Global Route congestion estimation: mem = 1115.2M
[06/13 18:12:26    773s] (I)       Reading DB...
[06/13 18:12:27    773s] (I)       before initializing RouteDB syMemory usage = 1119.8 MB
[06/13 18:12:27    773s] (I)       congestionReportName   : 
[06/13 18:12:27    773s] (I)       layerRangeFor2DCongestion : 
[06/13 18:12:27    773s] (I)       buildTerm2TermWires    : 1
[06/13 18:12:27    773s] (I)       doTrackAssignment      : 1
[06/13 18:12:27    773s] (I)       dumpBookshelfFiles     : 0
[06/13 18:12:27    773s] (I)       numThreads             : 1
[06/13 18:12:27    773s] (I)       bufferingAwareRouting  : false
[06/13 18:12:27    773s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:12:27    773s] (I)       honorPin               : false
[06/13 18:12:27    773s] (I)       honorPinGuide          : true
[06/13 18:12:27    773s] (I)       honorPartition         : false
[06/13 18:12:27    773s] (I)       allowPartitionCrossover: false
[06/13 18:12:27    773s] (I)       honorSingleEntry       : true
[06/13 18:12:27    773s] (I)       honorSingleEntryStrong : true
[06/13 18:12:27    773s] (I)       handleViaSpacingRule   : false
[06/13 18:12:27    773s] (I)       handleEolSpacingRule   : false
[06/13 18:12:27    773s] (I)       PDConstraint           : none
[06/13 18:12:27    773s] (I)       expBetterNDRHandling   : false
[06/13 18:12:27    773s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:12:27    773s] (I)       routingEffortLevel     : 3
[06/13 18:12:27    773s] (I)       effortLevel            : standard
[06/13 18:12:27    773s] [NR-eGR] minRouteLayer          : 1
[06/13 18:12:27    773s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:12:27    773s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:12:27    773s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:12:27    773s] (I)       numRowsPerGCell        : 1
[06/13 18:12:27    773s] (I)       speedUpLargeDesign     : 0
[06/13 18:12:27    773s] (I)       multiThreadingTA       : 1
[06/13 18:12:27    773s] (I)       blkAwareLayerSwitching : 1
[06/13 18:12:27    773s] (I)       optimizationMode       : false
[06/13 18:12:27    773s] (I)       routeSecondPG          : false
[06/13 18:12:27    773s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:12:27    773s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:12:27    773s] (I)       punchThroughDistance   : 500.00
[06/13 18:12:27    773s] (I)       scenicBound            : 1.15
[06/13 18:12:27    773s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:12:27    773s] (I)       source-to-sink ratio   : 0.00
[06/13 18:12:27    773s] (I)       targetCongestionRatioH : 1.00
[06/13 18:12:27    773s] (I)       targetCongestionRatioV : 1.00
[06/13 18:12:27    773s] (I)       layerCongestionRatio   : 0.70
[06/13 18:12:27    773s] (I)       m1CongestionRatio      : 0.10
[06/13 18:12:27    773s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:12:27    773s] (I)       localRouteEffort       : 1.00
[06/13 18:12:27    773s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:12:27    773s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:12:27    773s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:12:27    773s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:12:27    773s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:12:27    773s] (I)       routeVias              : 
[06/13 18:12:27    773s] (I)       readTROption           : true
[06/13 18:12:27    773s] (I)       extraSpacingFactor     : 1.00
[06/13 18:12:27    773s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:12:27    773s] (I)       routeSelectedNetsOnly  : false
[06/13 18:12:27    773s] (I)       clkNetUseMaxDemand     : false
[06/13 18:12:27    773s] (I)       extraDemandForClocks   : 0
[06/13 18:12:27    773s] (I)       steinerRemoveLayers    : false
[06/13 18:12:27    773s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:12:27    773s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:12:27    773s] (I)       similarTopologyRoutingFast : false
[06/13 18:12:27    773s] (I)       spanningTreeRefinement : false
[06/13 18:12:27    773s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:12:27    773s] (I)       starting read tracks
[06/13 18:12:27    773s] (I)       build grid graph
[06/13 18:12:27    773s] (I)       build grid graph start
[06/13 18:12:27    773s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:12:27    773s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:12:27    773s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:12:27    773s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:12:27    773s] (I)       build grid graph end
[06/13 18:12:27    773s] (I)       numViaLayers=4
[06/13 18:12:27    773s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:12:27    773s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:12:27    773s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:12:27    773s] (I)       end build via table
[06/13 18:12:27    773s] [NR-eGR] numRoutingBlks=0 numInstBlks=83150 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:12:27    773s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:12:27    773s] (I)       readDataFromPlaceDB
[06/13 18:12:27    773s] (I)       Read net information..
[06/13 18:12:27    773s] [NR-eGR] Read numTotalNets=13258  numIgnoredNets=0
[06/13 18:12:27    773s] (I)       Read testcase time = 0.000 seconds
[06/13 18:12:27    773s] 
[06/13 18:12:27    773s] (I)       read default dcut vias
[06/13 18:12:27    773s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:12:27    773s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:12:27    773s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:12:27    773s] (I)       build grid graph start
[06/13 18:12:27    773s] (I)       build grid graph end
[06/13 18:12:27    773s] (I)       Model blockage into capacity
[06/13 18:12:27    773s] (I)       Read numBlocks=761272  numPreroutedWires=0  numCapScreens=0
[06/13 18:12:27    773s] (I)       blocked area on Layer1 : 43954335380625  (920.24%)
[06/13 18:12:27    773s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:12:27    773s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:12:27    773s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:12:27    773s] (I)       Modeling time = 0.050 seconds
[06/13 18:12:27    773s] 
[06/13 18:12:27    773s] (I)       Number of ignored nets = 0
[06/13 18:12:27    773s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:12:27    773s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:12:27    773s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:12:27    773s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:12:27    773s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:12:27    773s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:12:27    773s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:12:27    773s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:12:27    773s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:12:27    773s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:12:27    773s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1157.3 MB
[06/13 18:12:27    773s] (I)       Ndr track 0 does not exist
[06/13 18:12:27    773s] (I)       Layer1  viaCost=200.00
[06/13 18:12:27    773s] (I)       Layer2  viaCost=100.00
[06/13 18:12:27    773s] (I)       Layer3  viaCost=200.00
[06/13 18:12:27    773s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:12:27    773s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:12:27    773s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:12:27    773s] (I)       Site Width          :  1400  (dbu)
[06/13 18:12:27    773s] (I)       Row Height          : 13000  (dbu)
[06/13 18:12:27    773s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:12:27    773s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:12:27    773s] (I)       grid                :   168   168     4
[06/13 18:12:27    773s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:12:27    773s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:12:27    773s] (I)       Default wire width  :   500   600   600   600
[06/13 18:12:27    773s] (I)       Default wire space  :   450   500   500   600
[06/13 18:12:27    773s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:12:27    773s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:12:27    773s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:12:27    773s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:12:27    773s] (I)       Num of masks        :     1     1     1     1
[06/13 18:12:27    773s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:12:27    773s] (I)       --------------------------------------------------------
[06/13 18:12:27    773s] 
[06/13 18:12:27    773s] [NR-eGR] ============ Routing rule table ============
[06/13 18:12:27    773s] [NR-eGR] Rule id 0. Nets 13215 
[06/13 18:12:27    773s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:12:27    773s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:12:27    773s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:12:27    773s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:12:27    773s] [NR-eGR] ========================================
[06/13 18:12:27    773s] [NR-eGR] 
[06/13 18:12:27    773s] (I)       After initializing earlyGlobalRoute syMemory usage = 1157.3 MB
[06/13 18:12:27    773s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:12:27    773s] (I)       ============= Initialization =============
[06/13 18:12:27    773s] (I)       totalPins=42114  totalGlobalPin=39065 (92.76%)
[06/13 18:12:27    773s] (I)       total 2D Cap : 433329 = (179162 H, 254167 V)
[06/13 18:12:27    773s] [NR-eGR] Layer group 1: route 13215 net(s) in layer range [1, 4]
[06/13 18:12:27    773s] (I)       ============  Phase 1a Route ============
[06/13 18:12:27    773s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:12:27    773s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[06/13 18:12:27    773s] (I)       Usage: 103457 = (61836 H, 41621 V) = (34.51% H, 16.38% V) = (8.039e+05um H, 5.411e+05um V)
[06/13 18:12:27    773s] (I)       
[06/13 18:12:27    773s] (I)       ============  Phase 1b Route ============
[06/13 18:12:27    773s] (I)       Phase 1b runs 0.01 seconds
[06/13 18:12:27    773s] (I)       Usage: 103766 = (61897 H, 41869 V) = (34.55% H, 16.47% V) = (8.047e+05um H, 5.443e+05um V)
[06/13 18:12:27    773s] (I)       
[06/13 18:12:27    773s] (I)       earlyGlobalRoute overflow of layer group 1: 25.81% H + 0.14% V. EstWL: 1.348958e+06um
[06/13 18:12:27    773s] (I)       ============  Phase 1c Route ============
[06/13 18:12:27    773s] (I)       Level2 Grid: 34 x 34
[06/13 18:12:27    773s] (I)       Phase 1c runs 0.01 seconds
[06/13 18:12:27    773s] (I)       Usage: 104926 = (61926 H, 43000 V) = (34.56% H, 16.92% V) = (8.050e+05um H, 5.590e+05um V)
[06/13 18:12:27    773s] (I)       
[06/13 18:12:27    773s] (I)       ============  Phase 1d Route ============
[06/13 18:12:27    773s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:12:27    773s] (I)       Usage: 104926 = (61926 H, 43000 V) = (34.56% H, 16.92% V) = (8.050e+05um H, 5.590e+05um V)
[06/13 18:12:27    773s] (I)       
[06/13 18:12:27    773s] (I)       ============  Phase 1e Route ============
[06/13 18:12:27    773s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:12:27    773s] (I)       Usage: 104926 = (61926 H, 43000 V) = (34.56% H, 16.92% V) = (8.050e+05um H, 5.590e+05um V)
[06/13 18:12:27    773s] (I)       
[06/13 18:12:27    773s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 24.26% H + 0.13% V. EstWL: 1.364038e+06um
[06/13 18:12:27    773s] [NR-eGR] 
[06/13 18:12:27    773s] (I)       ============  Phase 1l Route ============
[06/13 18:12:27    773s] (I)       Phase 1l runs 0.02 seconds
[06/13 18:12:27    773s] (I)       
[06/13 18:12:27    773s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:12:27    773s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[06/13 18:12:27    773s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:12:27    773s] [NR-eGR] Layer            (1-5)          (6-10)         (11-15)         (16-20)    OverCon 
[06/13 18:12:27    773s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:12:27    773s] [NR-eGR] Layer1       2( 0.04%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.04%) 
[06/13 18:12:27    773s] [NR-eGR] Layer2     216( 1.43%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 1.43%) 
[06/13 18:12:27    773s] [NR-eGR] Layer3     709( 4.34%)     629( 3.85%)     253( 1.55%)      34( 0.21%)   ( 9.94%) 
[06/13 18:12:27    773s] [NR-eGR] Layer4      11( 0.07%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.07%) 
[06/13 18:12:27    773s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:12:27    773s] [NR-eGR] Total      938( 1.77%)     629( 1.19%)     253( 0.48%)      34( 0.06%)   ( 3.50%) 
[06/13 18:12:27    773s] [NR-eGR] 
[06/13 18:12:27    773s] (I)       Total Global Routing Runtime: 0.09 seconds
[06/13 18:12:27    773s] (I)       total 2D Cap : 434803 = (180001 H, 254802 V)
[06/13 18:12:27    773s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 9.40% H + 0.19% V
[06/13 18:12:27    773s] [NR-eGR] Overflow after earlyGlobalRoute 22.72% H + 0.23% V
[06/13 18:12:27    773s] Early Global Route congestion estimation runtime: 0.23 seconds, mem = 1157.3M
[06/13 18:12:27    773s] [hotspot] +------------+---------------+---------------+
[06/13 18:12:27    773s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:12:27    773s] [hotspot] +------------+---------------+---------------+
[06/13 18:12:27    773s] [hotspot] | normalized |        118.78 |        119.67 |
[06/13 18:12:27    773s] [hotspot] +------------+---------------+---------------+
[06/13 18:12:27    773s] Local HotSpot Analysis: normalized max congestion hotspot area = 118.78, normalized total congestion hotspot area = 119.67 (area is in unit of 4 std-cell row bins)
[06/13 18:12:27    773s] [hotspot] max/total 118.78/119.67, big hotspot (>10) total 118.78
[06/13 18:12:27    773s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/13 18:12:27    773s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:12:27    773s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/13 18:12:27    773s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:12:27    773s] [hotspot] |  1  |   630.80  1201.20  1774.80  1825.20 |      119.67   |
[06/13 18:12:27    773s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:12:27    773s] #spOpts: N=250 
[06/13 18:12:27    773s] Apply auto density screen in post-place stage.
[06/13 18:12:27    773s] Auto density screen increases utilization from 0.813 to 0.813
[06/13 18:12:27    773s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1157.3M
[06/13 18:12:27    773s] Congestion driven padding in post-place stage.
[06/13 18:12:27    773s] Congestion driven padding increases utilization from 1.003 to 1.005
[06/13 18:12:27    773s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1157.3M
[06/13 18:12:27    773s] [adp] 0:1:0:1
[06/13 18:12:27    773s] Start repairing congestion with area based rollback level
[06/13 18:12:27    773s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:27    773s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:27    773s] Iteration  4: Skipped
[06/13 18:12:27    773s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:27    773s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:27    773s] Iteration  4: Skipped
[06/13 18:12:27    774s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:27    774s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:27    774s] Iteration  5: Skipped
[06/13 18:12:27    774s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:27    774s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:27    774s] area based solver selects 59.8% (7582/12689) instances.
[06/13 18:12:27    774s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:27    774s] congRepair: freely movable inst 7582, preplaced inst 5107, priority inst 0, db fixed inst 0
[06/13 18:12:27    774s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/13 18:12:27    774s] No instances found in the vector
[06/13 18:12:27    774s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1157.3M, DRC: 0)
[06/13 18:12:27    774s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:30    776s] Iteration  6: Total net bbox = 3.130e+05 (1.61e+05 1.52e+05)
[06/13 18:12:30    776s]               Est.  stn bbox = 3.946e+05 (1.99e+05 1.96e+05)
[06/13 18:12:30    776s]               cpu = 0:00:02.6 real = 0:00:03.0 mem = 1111.1M
[06/13 18:12:30    776s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:30    776s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:30    776s] area based solver selects 93.1% (11816/12689) instances.
[06/13 18:12:30    776s] area based solver is working on full design
[06/13 18:12:30    776s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:30    776s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:30    776s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/13 18:12:30    776s] No instances found in the vector
[06/13 18:12:30    776s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1111.1M, DRC: 0)
[06/13 18:12:30    776s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:34    781s] Iteration  7: Total net bbox = 4.521e+05 (2.35e+05 2.17e+05)
[06/13 18:12:34    781s]               Est.  stn bbox = 5.692e+05 (2.92e+05 2.77e+05)
[06/13 18:12:34    781s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 1111.1M
[06/13 18:12:34    781s] limitMaxMove -1, priorityInstMaxMove 3
[06/13 18:12:34    781s] congRepair: freely movable inst 12689, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:12:34    781s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/13 18:12:34    781s] No instances found in the vector
[06/13 18:12:34    781s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1111.1M, DRC: 0)
[06/13 18:12:34    781s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:38    784s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:12:38    785s] Congestion driven padding in post-place stage.
[06/13 18:12:38    785s] Congestion driven padding increases utilization from 1.004 to 1.004
[06/13 18:12:38    785s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1156.7M
[06/13 18:12:38    785s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/13 18:12:38    785s] No instances found in the vector
[06/13 18:12:38    785s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1156.7M, DRC: 0)
[06/13 18:12:38    785s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:39    786s] Iteration  8: Total net bbox = 4.709e+05 (2.43e+05 2.28e+05)
[06/13 18:12:39    786s]               Est.  stn bbox = 5.918e+05 (3.02e+05 2.90e+05)
[06/13 18:12:39    786s]               cpu = 0:00:05.3 real = 0:00:05.0 mem = 1112.1M
[06/13 18:12:39    786s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/13 18:12:39    786s] No instances found in the vector
[06/13 18:12:39    786s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1112.1M, DRC: 0)
[06/13 18:12:39    786s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:43    790s] Iteration  9: Total net bbox = 5.129e+05 (2.64e+05 2.49e+05)
[06/13 18:12:43    790s]               Est.  stn bbox = 6.341e+05 (3.22e+05 3.12e+05)
[06/13 18:12:43    790s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 1112.1M
[06/13 18:12:43    790s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/13 18:12:43    790s] No instances found in the vector
[06/13 18:12:43    790s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1112.1M, DRC: 0)
[06/13 18:12:43    790s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:12:45    791s] Iteration 10: Total net bbox = 5.593e+05 (2.80e+05 2.79e+05)
[06/13 18:12:45    791s]               Est.  stn bbox = 6.809e+05 (3.39e+05 3.42e+05)
[06/13 18:12:45    791s]               cpu = 0:00:01.8 real = 0:00:02.0 mem = 1112.1M
[06/13 18:12:45    792s] CongRepair sets shifter mode to gplace
[06/13 18:12:45    792s] #spOpts: N=250 mergeVia=F 
[06/13 18:12:45    792s] Core basic site is standard
[06/13 18:12:45    792s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:12:45    792s] *** Starting refinePlace (0:13:12 mem=1112.1M) ***
[06/13 18:12:45    792s] Total net bbox length = 5.751e+05 (2.911e+05 2.841e+05) (ext = 3.155e+04)
[06/13 18:12:45    792s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:12:45    792s] Starting refinePlace ...
[06/13 18:12:45    792s] default core: bins with density >  0.75 = 63.6 % ( 77 / 121 )
[06/13 18:12:45    792s] Density distribution unevenness ratio = 9.324%
[06/13 18:12:45    792s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:12:45    792s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1112.1MB) @(0:13:12 - 0:13:12).
[06/13 18:12:45    792s] Move report: preRPlace moves 12689 insts, mean move: 6.36 um, max move: 46.64 um
[06/13 18:12:45    792s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[22][1]): (1524.36, 570.32) --> (1510.60, 603.20)
[06/13 18:12:45    792s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/13 18:12:45    792s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:12:45    792s] Placement tweakage begins.
[06/13 18:12:45    792s] wire length = 7.767e+05
[06/13 18:12:46    793s] wire length = 7.250e+05
[06/13 18:12:46    793s] Placement tweakage ends.
[06/13 18:12:46    793s] Move report: tweak moves 3678 insts, mean move: 8.79 um, max move: 116.20 um
[06/13 18:12:46    793s] 	Max move on inst (t_op/FE_OFC89_u_outFIFO_n848): (733.60, 1513.20) --> (617.40, 1513.20)
[06/13 18:12:46    793s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1112.1MB) @(0:13:12 - 0:13:13).
[06/13 18:12:51    797s] Move report: legalization moves 6686 insts, mean move: 45.20 um, max move: 251.40 um
[06/13 18:12:51    797s] 	Max move on inst (t_op/U3796): (754.60, 1487.20) --> (980.00, 1461.20)
[06/13 18:12:51    797s] [CPU] RefinePlace/Legalization (cpu=0:00:04.7, real=0:00:05.0, mem=1115.2MB) @(0:13:13 - 0:13:18).
[06/13 18:12:51    797s] Move report: Detail placement moves 12689 insts, mean move: 29.00 um, max move: 263.20 um
[06/13 18:12:51    797s] 	Max move on inst (t_op/U3848): (746.69, 1501.51) --> (998.20, 1513.20)
[06/13 18:12:51    797s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:06.0 MEM: 1115.2MB
[06/13 18:12:51    797s] Statistics of distance of Instance movement in refine placement:
[06/13 18:12:51    797s]   maximum (X+Y) =       263.20 um
[06/13 18:12:51    797s]   inst (t_op/U3848) with max move: (746.687, 1501.51) -> (998.2, 1513.2)
[06/13 18:12:51    797s]   mean    (X+Y) =        29.00 um
[06/13 18:12:51    797s] Total instances flipped for WireLenOpt: 1730
[06/13 18:12:51    797s] Summary Report:
[06/13 18:12:51    797s] Instances move: 12689 (out of 12689 movable)
[06/13 18:12:51    797s] Instances flipped: 0
[06/13 18:12:51    797s] Mean displacement: 29.00 um
[06/13 18:12:51    797s] Max displacement: 263.20 um (Instance: t_op/U3848) (746.687, 1501.51) -> (998.2, 1513.2)
[06/13 18:12:51    797s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:12:51    797s] Total instances moved : 12689
[06/13 18:12:51    797s] Total net bbox length = 9.499e+05 (5.509e+05 3.990e+05) (ext = 3.179e+04)
[06/13 18:12:51    797s] Runtime: CPU: 0:00:05.8 REAL: 0:00:06.0 MEM: 1115.2MB
[06/13 18:12:51    797s] [CPU] RefinePlace/total (cpu=0:00:05.8, real=0:00:06.0, mem=1115.2MB) @(0:13:12 - 0:13:18).
[06/13 18:12:51    797s] *** Finished refinePlace (0:13:18 mem=1115.2M) ***
[06/13 18:12:51    797s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:12:51    797s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:12:51    797s] Starting Early Global Route congestion estimation: mem = 1115.2M
[06/13 18:12:51    797s] (I)       Reading DB...
[06/13 18:12:51    797s] (I)       before initializing RouteDB syMemory usage = 1119.8 MB
[06/13 18:12:51    797s] (I)       congestionReportName   : 
[06/13 18:12:51    797s] (I)       layerRangeFor2DCongestion : 
[06/13 18:12:51    797s] (I)       buildTerm2TermWires    : 1
[06/13 18:12:51    797s] (I)       doTrackAssignment      : 1
[06/13 18:12:51    797s] (I)       dumpBookshelfFiles     : 0
[06/13 18:12:51    797s] (I)       numThreads             : 1
[06/13 18:12:51    797s] (I)       bufferingAwareRouting  : false
[06/13 18:12:51    797s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:12:51    797s] (I)       honorPin               : false
[06/13 18:12:51    797s] (I)       honorPinGuide          : true
[06/13 18:12:51    797s] (I)       honorPartition         : false
[06/13 18:12:51    797s] (I)       allowPartitionCrossover: false
[06/13 18:12:51    797s] (I)       honorSingleEntry       : true
[06/13 18:12:51    797s] (I)       honorSingleEntryStrong : true
[06/13 18:12:51    797s] (I)       handleViaSpacingRule   : false
[06/13 18:12:51    797s] (I)       handleEolSpacingRule   : false
[06/13 18:12:51    797s] (I)       PDConstraint           : none
[06/13 18:12:51    797s] (I)       expBetterNDRHandling   : false
[06/13 18:12:51    797s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:12:51    797s] (I)       routingEffortLevel     : 3
[06/13 18:12:51    797s] (I)       effortLevel            : standard
[06/13 18:12:51    797s] [NR-eGR] minRouteLayer          : 1
[06/13 18:12:51    797s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:12:51    797s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:12:51    797s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:12:51    797s] (I)       numRowsPerGCell        : 1
[06/13 18:12:51    797s] (I)       speedUpLargeDesign     : 0
[06/13 18:12:51    797s] (I)       multiThreadingTA       : 1
[06/13 18:12:51    797s] (I)       blkAwareLayerSwitching : 1
[06/13 18:12:51    797s] (I)       optimizationMode       : false
[06/13 18:12:51    797s] (I)       routeSecondPG          : false
[06/13 18:12:51    797s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:12:51    797s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:12:51    797s] (I)       punchThroughDistance   : 500.00
[06/13 18:12:51    797s] (I)       scenicBound            : 1.15
[06/13 18:12:51    797s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:12:51    797s] (I)       source-to-sink ratio   : 0.00
[06/13 18:12:51    797s] (I)       targetCongestionRatioH : 1.00
[06/13 18:12:51    797s] (I)       targetCongestionRatioV : 1.00
[06/13 18:12:51    797s] (I)       layerCongestionRatio   : 0.70
[06/13 18:12:51    797s] (I)       m1CongestionRatio      : 0.10
[06/13 18:12:51    797s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:12:51    797s] (I)       localRouteEffort       : 1.00
[06/13 18:12:51    797s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:12:51    797s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:12:51    797s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:12:51    797s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:12:51    797s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:12:51    797s] (I)       routeVias              : 
[06/13 18:12:51    797s] (I)       readTROption           : true
[06/13 18:12:51    797s] (I)       extraSpacingFactor     : 1.00
[06/13 18:12:51    797s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:12:51    797s] (I)       routeSelectedNetsOnly  : false
[06/13 18:12:51    797s] (I)       clkNetUseMaxDemand     : false
[06/13 18:12:51    797s] (I)       extraDemandForClocks   : 0
[06/13 18:12:51    797s] (I)       steinerRemoveLayers    : false
[06/13 18:12:51    797s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:12:51    797s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:12:51    797s] (I)       similarTopologyRoutingFast : false
[06/13 18:12:51    797s] (I)       spanningTreeRefinement : false
[06/13 18:12:51    797s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:12:51    797s] (I)       starting read tracks
[06/13 18:12:51    797s] (I)       build grid graph
[06/13 18:12:51    797s] (I)       build grid graph start
[06/13 18:12:51    797s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:12:51    797s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:12:51    797s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:12:51    797s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:12:51    797s] (I)       build grid graph end
[06/13 18:12:51    797s] (I)       numViaLayers=4
[06/13 18:12:51    797s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:12:51    797s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:12:51    797s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:12:51    797s] (I)       end build via table
[06/13 18:12:51    797s] [NR-eGR] numRoutingBlks=0 numInstBlks=83150 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:12:51    797s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:12:51    797s] (I)       readDataFromPlaceDB
[06/13 18:12:51    797s] (I)       Read net information..
[06/13 18:12:51    797s] [NR-eGR] Read numTotalNets=13258  numIgnoredNets=0
[06/13 18:12:51    797s] (I)       Read testcase time = 0.000 seconds
[06/13 18:12:51    797s] 
[06/13 18:12:51    797s] (I)       read default dcut vias
[06/13 18:12:51    797s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:12:51    797s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:12:51    797s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:12:51    797s] (I)       build grid graph start
[06/13 18:12:51    797s] (I)       build grid graph end
[06/13 18:12:51    797s] (I)       Model blockage into capacity
[06/13 18:12:51    797s] (I)       Read numBlocks=761272  numPreroutedWires=0  numCapScreens=0
[06/13 18:12:51    797s] (I)       blocked area on Layer1 : 43954335380625  (920.24%)
[06/13 18:12:51    797s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:12:51    797s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:12:51    797s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:12:51    797s] (I)       Modeling time = 0.040 seconds
[06/13 18:12:51    797s] 
[06/13 18:12:51    797s] (I)       Number of ignored nets = 0
[06/13 18:12:51    797s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:12:51    797s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:12:51    797s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:12:51    797s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:12:51    797s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:12:51    797s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:12:51    797s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:12:51    797s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:12:51    797s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:12:51    797s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:12:51    797s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1154.8 MB
[06/13 18:12:51    797s] (I)       Ndr track 0 does not exist
[06/13 18:12:51    797s] (I)       Layer1  viaCost=200.00
[06/13 18:12:51    797s] (I)       Layer2  viaCost=100.00
[06/13 18:12:51    797s] (I)       Layer3  viaCost=200.00
[06/13 18:12:51    797s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:12:51    797s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:12:51    797s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:12:51    797s] (I)       Site Width          :  1400  (dbu)
[06/13 18:12:51    797s] (I)       Row Height          : 13000  (dbu)
[06/13 18:12:51    797s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:12:51    797s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:12:51    797s] (I)       grid                :   168   168     4
[06/13 18:12:51    797s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:12:51    797s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:12:51    797s] (I)       Default wire width  :   500   600   600   600
[06/13 18:12:51    797s] (I)       Default wire space  :   450   500   500   600
[06/13 18:12:51    797s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:12:51    797s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:12:51    797s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:12:51    797s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:12:51    797s] (I)       Num of masks        :     1     1     1     1
[06/13 18:12:51    797s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:12:51    797s] (I)       --------------------------------------------------------
[06/13 18:12:51    797s] 
[06/13 18:12:51    797s] [NR-eGR] ============ Routing rule table ============
[06/13 18:12:51    797s] [NR-eGR] Rule id 0. Nets 13215 
[06/13 18:12:51    797s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:12:51    797s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:12:51    797s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:12:51    797s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:12:51    797s] [NR-eGR] ========================================
[06/13 18:12:51    797s] [NR-eGR] 
[06/13 18:12:51    797s] (I)       After initializing earlyGlobalRoute syMemory usage = 1154.8 MB
[06/13 18:12:51    797s] (I)       Loading and dumping file time : 0.13 seconds
[06/13 18:12:51    797s] (I)       ============= Initialization =============
[06/13 18:12:51    797s] (I)       totalPins=42114  totalGlobalPin=39249 (93.20%)
[06/13 18:12:51    798s] (I)       total 2D Cap : 433346 = (179179 H, 254167 V)
[06/13 18:12:51    798s] [NR-eGR] Layer group 1: route 13215 net(s) in layer range [1, 4]
[06/13 18:12:51    798s] (I)       ============  Phase 1a Route ============
[06/13 18:12:51    798s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:12:51    798s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:12:51    798s] (I)       Usage: 84174 = (47756 H, 36418 V) = (26.65% H, 14.33% V) = (6.208e+05um H, 4.734e+05um V)
[06/13 18:12:51    798s] (I)       
[06/13 18:12:51    798s] (I)       ============  Phase 1b Route ============
[06/13 18:12:51    798s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:12:51    798s] (I)       Usage: 84248 = (47771 H, 36477 V) = (26.66% H, 14.35% V) = (6.210e+05um H, 4.742e+05um V)
[06/13 18:12:51    798s] (I)       
[06/13 18:12:51    798s] (I)       earlyGlobalRoute overflow of layer group 1: 2.50% H + 0.00% V. EstWL: 1.095224e+06um
[06/13 18:12:51    798s] (I)       ============  Phase 1c Route ============
[06/13 18:12:51    798s] (I)       Level2 Grid: 34 x 34
[06/13 18:12:51    798s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:12:51    798s] (I)       Usage: 84248 = (47771 H, 36477 V) = (26.66% H, 14.35% V) = (6.210e+05um H, 4.742e+05um V)
[06/13 18:12:51    798s] (I)       
[06/13 18:12:51    798s] (I)       ============  Phase 1d Route ============
[06/13 18:12:51    798s] (I)       Phase 1d runs 0.01 seconds
[06/13 18:12:51    798s] (I)       Usage: 84272 = (47771 H, 36501 V) = (26.66% H, 14.36% V) = (6.210e+05um H, 4.745e+05um V)
[06/13 18:12:51    798s] (I)       
[06/13 18:12:51    798s] (I)       ============  Phase 1e Route ============
[06/13 18:12:51    798s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:12:51    798s] (I)       Usage: 84272 = (47771 H, 36501 V) = (26.66% H, 14.36% V) = (6.210e+05um H, 4.745e+05um V)
[06/13 18:12:51    798s] (I)       
[06/13 18:12:51    798s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.51% H + 0.00% V. EstWL: 1.095536e+06um
[06/13 18:12:51    798s] [NR-eGR] 
[06/13 18:12:51    798s] (I)       ============  Phase 1l Route ============
[06/13 18:12:51    798s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:12:51    798s] (I)       
[06/13 18:12:51    798s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:12:51    798s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/13 18:12:51    798s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:12:51    798s] [NR-eGR] Layer            (1-2)           (3-4)           (5-6)    OverCon 
[06/13 18:12:51    798s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:12:51    798s] [NR-eGR] Layer1       3( 0.05%)       0( 0.00%)       0( 0.00%)   ( 0.05%) 
[06/13 18:12:51    798s] [NR-eGR] Layer2      85( 0.56%)       1( 0.01%)       0( 0.00%)   ( 0.57%) 
[06/13 18:12:51    798s] [NR-eGR] Layer3     158( 0.97%)      39( 0.24%)       6( 0.04%)   ( 1.24%) 
[06/13 18:12:51    798s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:12:51    798s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:12:51    798s] [NR-eGR] Total      246( 0.46%)      40( 0.08%)       6( 0.01%)   ( 0.55%) 
[06/13 18:12:51    798s] [NR-eGR] 
[06/13 18:12:51    798s] (I)       Total Global Routing Runtime: 0.07 seconds
[06/13 18:12:51    798s] (I)       total 2D Cap : 434822 = (180020 H, 254802 V)
[06/13 18:12:51    798s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.06% H + 0.00% V
[06/13 18:12:51    798s] [NR-eGR] Overflow after earlyGlobalRoute 1.44% H + 0.00% V
[06/13 18:12:51    798s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1154.8M
[06/13 18:12:51    798s] [hotspot] +------------+---------------+---------------+
[06/13 18:12:51    798s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:12:51    798s] [hotspot] +------------+---------------+---------------+
[06/13 18:12:51    798s] [hotspot] | normalized |         13.44 |         22.89 |
[06/13 18:12:51    798s] [hotspot] +------------+---------------+---------------+
[06/13 18:12:51    798s] Local HotSpot Analysis: normalized max congestion hotspot area = 13.44, normalized total congestion hotspot area = 22.89 (area is in unit of 4 std-cell row bins)
[06/13 18:12:51    798s] [hotspot] max/total 13.44/22.89, big hotspot (>10) total 9.44
[06/13 18:12:51    798s] [hotspot] top 3 congestion hotspot bounding boxes and scores of normalized hotspot
[06/13 18:12:51    798s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:12:51    798s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/13 18:12:51    798s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:12:51    798s] [hotspot] |  1  |   682.80   681.20   942.80  1045.20 |       13.89   |
[06/13 18:12:51    798s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:12:51    798s] [hotspot] |  2  |   734.80  1409.20  1046.80  1669.20 |        7.67   |
[06/13 18:12:51    798s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:12:51    798s] [hotspot] |  3  |  1358.80   837.20  1566.80  1097.20 |        1.33   |
[06/13 18:12:51    798s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:12:51    798s] Top 3 hotspots total area: 22.89
[06/13 18:12:51    798s] Starting Early Global Route wiring: mem = 1154.8M
[06/13 18:12:51    798s] (I)       ============= track Assignment ============
[06/13 18:12:51    798s] (I)       extract Global 3D Wires
[06/13 18:12:51    798s] (I)       Extract Global WL : time=0.00
[06/13 18:12:51    798s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:12:51    798s] (I)       Initialization real time=0.00 seconds
[06/13 18:12:51    798s] (I)       Run Multi-thread track assignment
[06/13 18:12:51    798s] (I)       merging nets...
[06/13 18:12:51    798s] (I)       merging nets done
[06/13 18:12:51    798s] (I)       Kernel real time=0.10 seconds
[06/13 18:12:51    798s] (I)       End Greedy Track Assignment
[06/13 18:12:51    798s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:12:51    798s] [NR-eGR] Layer1(MET1)(H) length: 8.242601e+04um, number of vias: 41682
[06/13 18:12:51    798s] [NR-eGR] Layer2(MET2)(V) length: 4.272726e+05um, number of vias: 30825
[06/13 18:12:51    798s] [NR-eGR] Layer3(MET3)(H) length: 5.662291e+05um, number of vias: 2483
[06/13 18:12:51    798s] [NR-eGR] Layer4(MET4)(V) length: 8.191169e+04um, number of vias: 0
[06/13 18:12:51    798s] [NR-eGR] Total length: 1.157839e+06um, number of vias: 74990
[06/13 18:12:51    798s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:12:51    798s] [NR-eGR] Total clock nets wire length: 4.775243e+04um 
[06/13 18:12:51    798s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:12:51    798s] Early Global Route wiring runtime: 0.20 seconds, mem = 1087.6M
[06/13 18:12:51    798s] End of congRepair (cpu=0:00:52.1, real=0:00:52.0)
[06/13 18:12:51    798s] Start to check current routing status for nets...
[06/13 18:12:51    798s] All nets are already routed correctly.
[06/13 18:12:51    798s] End to check current routing status for nets (mem=1087.6M)
[06/13 18:12:51    798s] Extraction called for design 'top_io' of instances=12947 and nets=13704 using extraction engine 'preRoute' .
[06/13 18:12:51    798s] PreRoute RC Extraction called for design top_io.
[06/13 18:12:51    798s] RC Extraction called in multi-corner(2) mode.
[06/13 18:12:51    798s] RCMode: PreRoute
[06/13 18:12:51    798s]       RC Corner Indexes            0       1   
[06/13 18:12:51    798s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:12:51    798s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:12:51    798s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:12:51    798s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:12:51    798s] Shrink Factor                : 1.00000
[06/13 18:12:51    798s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:12:51    798s] Using capacitance table file ...
[06/13 18:12:51    798s] Updating RC grid for preRoute extraction ...
[06/13 18:12:51    798s] Initializing multi-corner capacitance tables ... 
[06/13 18:12:51    798s] Initializing multi-corner resistance tables ...
[06/13 18:12:51    798s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1087.605M)
[06/13 18:12:51    798s] Compute RC Scale Done ...
[06/13 18:12:51    798s] **optDesign ... cpu = 0:03:07, real = 0:03:06, mem = 884.3M, totSessionCpu=0:13:19 **
[06/13 18:12:51    798s] #################################################################################
[06/13 18:12:51    798s] # Design Stage: PreRoute
[06/13 18:12:51    798s] # Design Name: top_io
[06/13 18:12:51    798s] # Design Mode: 250nm
[06/13 18:12:51    798s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:12:51    798s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:12:51    798s] # Signoff Settings: SI Off 
[06/13 18:12:51    798s] #################################################################################
[06/13 18:12:52    798s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:12:52    798s] Calculate delays in BcWc mode...
[06/13 18:12:52    798s] Topological Sorting (REAL = 0:00:00.0, MEM = 1103.6M, InitMEM = 1103.6M)
[06/13 18:12:52    798s] Start delay calculation (fullDC) (1 T). (MEM=1103.64)
[06/13 18:12:52    799s] End AAE Lib Interpolated Model. (MEM=1103.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:12:53    800s] Total number of fetched objects 15091
[06/13 18:12:53    800s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:12:53    800s] End delay calculation. (MEM=1129.06 CPU=0:00:01.4 REAL=0:00:01.0)
[06/13 18:12:53    800s] End delay calculation (fullDC). (MEM=1129.06 CPU=0:00:01.5 REAL=0:00:01.0)
[06/13 18:12:53    800s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1129.1M) ***
[06/13 18:12:54    800s] Deleting Lib Analyzer.
[06/13 18:12:54    800s] Begin: GigaOpt DRV Optimization
[06/13 18:12:54    800s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:12:54    800s] Info: 43 io nets excluded
[06/13 18:12:54    800s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:12:54    800s] PhyDesignGrid: maxLocalDensity 3.00
[06/13 18:12:54    800s] ### Creating PhyDesignMc. totSessionCpu=0:13:21 mem=1145.1M
[06/13 18:12:54    800s] #spOpts: N=250 
[06/13 18:12:54    800s] Core basic site is standard
[06/13 18:12:54    800s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:12:54    800s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:21 mem=1145.1M
[06/13 18:12:54    800s] 
[06/13 18:12:54    800s] Creating Lib Analyzer ...
[06/13 18:12:54    800s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:12:54    800s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:12:54    800s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:12:54    800s] 
[06/13 18:12:56    803s] Creating Lib Analyzer, finished. 
[06/13 18:12:56    803s] 
[06/13 18:12:56    803s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:12:56    803s] ### Creating LA Mngr. totSessionCpu=0:13:24 mem=1145.1M
[06/13 18:12:56    803s] ### Creating LA Mngr, finished. totSessionCpu=0:13:24 mem=1145.1M
[06/13 18:12:57    804s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:12:57    804s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:12:57    804s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:12:57    804s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:12:57    804s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:12:58    804s] Info: violation cost 26.192945 (cap = 0.368540, tran = 25.824406, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:12:58    804s] |    47|   321|    -4.95|     2|     2|    -0.04|     0|     0|     0|     0|    -5.96|  -691.41|       0|       0|       0|  81.27|          |         |
[06/13 18:12:59    805s] Info: violation cost 0.101875 (cap = 0.000000, tran = 0.101875, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:12:59    805s] |     3|    18|    -0.23|     0|     0|     0.00|     0|     0|     0|     0|    -5.96|  -538.45|       9|       6|      36|  81.38| 0:00:01.0|  1242.7M|
[06/13 18:12:59    805s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:12:59    805s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.96|  -538.46|       1|       0|       3|  81.39| 0:00:00.0|  1242.7M|
[06/13 18:12:59    805s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:12:59    805s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.96|  -538.46|       0|       0|       0|  81.39| 0:00:00.0|  1242.7M|
[06/13 18:12:59    805s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:12:59    805s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:12:59    805s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:12:59    805s] **** End NDR-Layer Usage Statistics ****
[06/13 18:12:59    805s] 
[06/13 18:12:59    805s] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1242.7M) ***
[06/13 18:12:59    805s] 
[06/13 18:12:59    805s] *** Starting refinePlace (0:13:26 mem=1258.8M) ***
[06/13 18:12:59    805s] Total net bbox length = 9.507e+05 (5.511e+05 3.996e+05) (ext = 3.179e+04)
[06/13 18:12:59    805s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:12:59    805s] Starting refinePlace ...
[06/13 18:12:59    806s] default core: bins with density >  0.75 = 66.9 % ( 81 / 121 )
[06/13 18:12:59    806s] Density distribution unevenness ratio = 7.983%
[06/13 18:12:59    806s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:12:59    806s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1258.8MB) @(0:13:26 - 0:13:26).
[06/13 18:12:59    806s] Move report: preRPlace moves 318 insts, mean move: 3.30 um, max move: 24.20 um
[06/13 18:12:59    806s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[47][3]): (1738.80, 512.20) --> (1727.60, 499.20)
[06/13 18:12:59    806s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/13 18:12:59    806s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:12:59    806s] Move report: legalization moves 1050 insts, mean move: 23.10 um, max move: 317.60 um
[06/13 18:12:59    806s] 	Max move on inst (t_op/U1035): (1762.60, 447.20) --> (1757.00, 759.20)
[06/13 18:12:59    806s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1258.8MB) @(0:13:26 - 0:13:26).
[06/13 18:12:59    806s] Move report: Detail placement moves 1163 insts, mean move: 21.10 um, max move: 315.20 um
[06/13 18:12:59    806s] 	Max move on inst (t_op/u_inFIFO/U614): (1743.00, 434.20) --> (1570.80, 577.20)
[06/13 18:12:59    806s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1258.8MB
[06/13 18:12:59    806s] Statistics of distance of Instance movement in refine placement:
[06/13 18:12:59    806s]   maximum (X+Y) =       315.20 um
[06/13 18:12:59    806s]   inst (t_op/u_inFIFO/U614) with max move: (1743, 434.2) -> (1570.8, 577.2)
[06/13 18:12:59    806s]   mean    (X+Y) =        21.10 um
[06/13 18:12:59    806s] Summary Report:
[06/13 18:12:59    806s] Instances move: 1163 (out of 12705 movable)
[06/13 18:12:59    806s] Instances flipped: 0
[06/13 18:12:59    806s] Mean displacement: 21.10 um
[06/13 18:12:59    806s] Max displacement: 315.20 um (Instance: t_op/u_inFIFO/U614) (1743, 434.2) -> (1570.8, 577.2)
[06/13 18:12:59    806s] 	Length: 12 sites, height: 1 rows, site name: standard, cell type: IMUX40
[06/13 18:12:59    806s] Total instances moved : 1163
[06/13 18:12:59    806s] Total net bbox length = 9.783e+05 (5.677e+05 4.107e+05) (ext = 3.184e+04)
[06/13 18:12:59    806s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1258.8MB
[06/13 18:12:59    806s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1258.8MB) @(0:13:26 - 0:13:26).
[06/13 18:12:59    806s] *** Finished refinePlace (0:13:26 mem=1258.8M) ***
[06/13 18:12:59    806s] *** maximum move = 315.20 um ***
[06/13 18:12:59    806s] *** Finished re-routing un-routed nets (1258.8M) ***
[06/13 18:12:59    806s] 
[06/13 18:12:59    806s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1258.8M) ***
[06/13 18:12:59    806s] End: GigaOpt DRV Optimization
[06/13 18:12:59    806s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/13 18:13:00    806s] 
------------------------------------------------------------
     Summary (cpu=0.09min real=0.08min mem=1106.1M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.960  |
|           TNS (ns):|-538.587 |
|    Violating Paths:|   578   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (1)       |   -1.027   |      1 (1)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.391%
Routing Overflow: 1.44% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:03:15, real = 0:03:15, mem = 923.5M, totSessionCpu=0:13:27 **
[06/13 18:13:00    806s] *** Timing NOT met, worst failing slack is -5.960
[06/13 18:13:00    806s] *** Check timing (0:00:00.0)
[06/13 18:13:00    806s] Deleting Lib Analyzer.
[06/13 18:13:00    806s] Begin: GigaOpt Optimization in WNS mode
[06/13 18:13:00    806s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:13:00    806s] Info: 43 io nets excluded
[06/13 18:13:00    806s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:13:00    806s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:13:00    806s] ### Creating PhyDesignMc. totSessionCpu=0:13:27 mem=1106.1M
[06/13 18:13:00    806s] #spOpts: N=250 
[06/13 18:13:00    806s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:27 mem=1106.1M
[06/13 18:13:00    806s] 
[06/13 18:13:00    806s] Creating Lib Analyzer ...
[06/13 18:13:00    806s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:13:00    806s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:13:00    806s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:13:00    806s] 
[06/13 18:13:02    809s] Creating Lib Analyzer, finished. 
[06/13 18:13:02    809s] 
[06/13 18:13:02    809s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:13:02    809s] ### Creating LA Mngr. totSessionCpu=0:13:29 mem=1106.1M
[06/13 18:13:02    809s] ### Creating LA Mngr, finished. totSessionCpu=0:13:29 mem=1106.1M
[06/13 18:13:05    812s] *info: 43 io nets excluded
[06/13 18:13:05    812s] *info: 2 clock nets excluded
[06/13 18:13:05    812s] *info: 7 special nets excluded.
[06/13 18:13:05    812s] *info: 440 no-driver nets excluded.
[06/13 18:13:06    813s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/13 18:13:06    813s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/13 18:13:06    813s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/13 18:13:06    813s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/13 18:13:07    813s] ** GigaOpt Optimizer WNS Slack -5.960 TNS Slack -538.590 Density 81.39
[06/13 18:13:07    813s] Optimizer WNS Pass 0
[06/13 18:13:07    813s] Active Path Group: in2reg reg2reg  
[06/13 18:13:07    813s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:07    813s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:13:07    813s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:07    813s] |  -5.960|   -5.960|-538.590| -538.590|    81.39%|   0:00:00.0| 1239.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/13 18:13:07    813s] |  -5.876|   -5.876|-536.877| -536.877|    81.39%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/13 18:13:07    814s] |  -5.762|   -5.762|-536.278| -536.278|    81.40%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:13:07    814s] |  -5.744|   -5.744|-535.186| -535.186|    81.40%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:13:08    814s] |  -5.629|   -5.629|-534.784| -534.784|    81.42%|   0:00:01.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:13:09    815s] |  -5.567|   -5.567|-533.325| -533.325|    81.44%|   0:00:01.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:13:10    816s] |  -5.540|   -5.540|-533.029| -533.029|    81.45%|   0:00:01.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:13:10    817s] |  -5.518|   -5.518|-533.122| -533.122|    81.45%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:13:13    820s] |  -5.508|   -5.508|-532.735| -532.735|    81.47%|   0:00:03.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:13:14    821s] |  -5.500|   -5.500|-533.090| -533.090|    81.51%|   0:00:01.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:15    821s] |  -5.500|   -5.500|-533.017| -533.017|    81.51%|   0:00:01.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:15    822s] |  -5.500|   -5.500|-532.969| -532.969|    81.53%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:17    824s] |  -5.497|   -5.497|-532.351| -532.351|    81.54%|   0:00:02.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:18    824s] |  -5.461|   -5.461|-532.216| -532.216|    81.55%|   0:00:01.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:18    825s] |  -5.461|   -5.461|-531.777| -531.777|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:18    825s] |  -5.461|   -5.461|-531.664| -531.664|    81.54%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:19    825s] |  -5.461|   -5.461|-531.379| -531.379|    81.54%|   0:00:01.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:19    826s] |  -5.461|   -5.461|-531.208| -531.208|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:19    826s] |  -5.461|   -5.461|-531.185| -531.185|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:19    826s] |  -5.461|   -5.461|-531.185| -531.185|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:19    826s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:19    826s] 
[06/13 18:13:19    826s] *** Finish Core Optimize Step (cpu=0:00:12.4 real=0:00:12.0 mem=1262.8M) ***
[06/13 18:13:19    826s] Active Path Group: in2reg  
[06/13 18:13:19    826s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:19    826s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:13:19    826s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:19    826s] |  -3.326|   -5.461|-187.857| -531.185|    81.55%|   0:00:00.0| 1262.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:13:21    828s] |  -3.190|   -5.461|-245.668| -588.887|    81.56%|   0:00:02.0| 1262.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:13:21    828s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:21    828s] 
[06/13 18:13:21    828s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1262.8M) ***
[06/13 18:13:21    828s] 
[06/13 18:13:21    828s] *** Finished Optimize Step Cumulative (cpu=0:00:14.5 real=0:00:14.0 mem=1262.8M) ***
[06/13 18:13:21    828s] ** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -588.887 Density 81.56
[06/13 18:13:21    828s] *** Starting refinePlace (0:13:48 mem=1262.8M) ***
[06/13 18:13:21    828s] Total net bbox length = 9.776e+05 (5.672e+05 4.105e+05) (ext = 3.184e+04)
[06/13 18:13:21    828s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:13:21    828s] Starting refinePlace ...
[06/13 18:13:21    828s] default core: bins with density >  0.75 = 66.1 % ( 80 / 121 )
[06/13 18:13:21    828s] Density distribution unevenness ratio = 7.866%
[06/13 18:13:21    828s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:13:21    828s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1262.8MB) @(0:13:48 - 0:13:49).
[06/13 18:13:21    828s] Move report: preRPlace moves 587 insts, mean move: 6.39 um, max move: 31.20 um
[06/13 18:13:21    828s] 	Max move on inst (t_op/U4879): (873.60, 681.20) --> (855.40, 694.20)
[06/13 18:13:21    828s] 	Length: 6 sites, height: 1 rows, site name: standard, cell type: NAND24
[06/13 18:13:21    828s] Move report: Detail placement moves 587 insts, mean move: 6.39 um, max move: 31.20 um
[06/13 18:13:21    828s] 	Max move on inst (t_op/U4879): (873.60, 681.20) --> (855.40, 694.20)
[06/13 18:13:21    828s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1262.8MB
[06/13 18:13:21    828s] Statistics of distance of Instance movement in refine placement:
[06/13 18:13:21    828s]   maximum (X+Y) =        31.20 um
[06/13 18:13:21    828s]   inst (t_op/U4879) with max move: (873.6, 681.2) -> (855.4, 694.2)
[06/13 18:13:21    828s]   mean    (X+Y) =         6.39 um
[06/13 18:13:21    828s] Summary Report:
[06/13 18:13:21    828s] Instances move: 587 (out of 12730 movable)
[06/13 18:13:21    828s] Instances flipped: 0
[06/13 18:13:21    828s] Mean displacement: 6.39 um
[06/13 18:13:21    828s] Max displacement: 31.20 um (Instance: t_op/U4879) (873.6, 681.2) -> (855.4, 694.2)
[06/13 18:13:21    828s] 	Length: 6 sites, height: 1 rows, site name: standard, cell type: NAND24
[06/13 18:13:21    828s] Total instances moved : 587
[06/13 18:13:21    828s] Total net bbox length = 9.797e+05 (5.685e+05 4.112e+05) (ext = 3.184e+04)
[06/13 18:13:21    828s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1262.8MB
[06/13 18:13:21    828s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1262.8MB) @(0:13:48 - 0:13:49).
[06/13 18:13:21    828s] *** Finished refinePlace (0:13:49 mem=1262.8M) ***
[06/13 18:13:22    828s] *** maximum move = 31.20 um ***
[06/13 18:13:22    828s] *** Finished re-routing un-routed nets (1262.8M) ***
[06/13 18:13:22    828s] 
[06/13 18:13:22    828s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1262.8M) ***
[06/13 18:13:22    828s] ** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -588.887 Density 81.58
[06/13 18:13:22    828s] Optimizer WNS Pass 1
[06/13 18:13:22    828s] Active Path Group: in2reg reg2reg  
[06/13 18:13:22    828s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:22    828s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:13:22    828s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:22    828s] |  -5.461|   -5.461|-588.887| -588.887|    81.58%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:27    833s] |  -5.461|   -5.461|-588.742| -588.742|    81.61%|   0:00:05.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:27    833s] |  -5.461|   -5.461|-588.742| -588.742|    81.61%|   0:00:00.0| 1262.8M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:27    833s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:27    833s] 
[06/13 18:13:27    833s] *** Finish Core Optimize Step (cpu=0:00:05.1 real=0:00:05.0 mem=1262.8M) ***
[06/13 18:13:27    833s] Active Path Group: in2reg  
[06/13 18:13:27    833s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:27    833s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:13:27    833s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:27    833s] |  -3.190|   -5.461|-245.668| -588.742|    81.61%|   0:00:00.0| 1262.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:13:29    835s] |  -3.125|   -5.461|-325.921| -669.127|    81.61%|   0:00:02.0| 1243.7M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:13:29    835s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:29    835s] 
[06/13 18:13:29    835s] *** Finish Core Optimize Step (cpu=0:00:02.1 real=0:00:02.0 mem=1243.7M) ***
[06/13 18:13:29    835s] 
[06/13 18:13:29    835s] *** Finished Optimize Step Cumulative (cpu=0:00:07.1 real=0:00:07.0 mem=1243.7M) ***
[06/13 18:13:29    835s] ** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -669.127 Density 81.61
[06/13 18:13:29    835s] *** Starting refinePlace (0:13:56 mem=1243.7M) ***
[06/13 18:13:29    835s] Total net bbox length = 9.809e+05 (5.684e+05 4.125e+05) (ext = 3.135e+04)
[06/13 18:13:29    836s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:13:29    836s] Starting refinePlace ...
[06/13 18:13:29    836s] default core: bins with density >  0.75 = 66.1 % ( 80 / 121 )
[06/13 18:13:29    836s] Density distribution unevenness ratio = 7.867%
[06/13 18:13:29    836s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:13:29    836s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1243.7MB) @(0:13:56 - 0:13:56).
[06/13 18:13:29    836s] Move report: preRPlace moves 367 insts, mean move: 3.54 um, max move: 21.40 um
[06/13 18:13:29    836s] 	Max move on inst (t_op/FE_RC_434_0): (873.60, 746.20) --> (865.20, 733.20)
[06/13 18:13:29    836s] 	Length: 5 sites, height: 1 rows, site name: standard, cell type: AOI212
[06/13 18:13:29    836s] Move report: Detail placement moves 367 insts, mean move: 3.54 um, max move: 21.40 um
[06/13 18:13:29    836s] 	Max move on inst (t_op/FE_RC_434_0): (873.60, 746.20) --> (865.20, 733.20)
[06/13 18:13:29    836s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1243.7MB
[06/13 18:13:29    836s] Statistics of distance of Instance movement in refine placement:
[06/13 18:13:29    836s]   maximum (X+Y) =        21.40 um
[06/13 18:13:29    836s]   inst (t_op/FE_RC_434_0) with max move: (873.6, 746.2) -> (865.2, 733.2)
[06/13 18:13:29    836s]   mean    (X+Y) =         3.54 um
[06/13 18:13:29    836s] Summary Report:
[06/13 18:13:29    836s] Instances move: 367 (out of 12741 movable)
[06/13 18:13:29    836s] Instances flipped: 0
[06/13 18:13:29    836s] Mean displacement: 3.54 um
[06/13 18:13:29    836s] Max displacement: 21.40 um (Instance: t_op/FE_RC_434_0) (873.6, 746.2) -> (865.2, 733.2)
[06/13 18:13:29    836s] 	Length: 5 sites, height: 1 rows, site name: standard, cell type: AOI212
[06/13 18:13:29    836s] Total instances moved : 367
[06/13 18:13:29    836s] Total net bbox length = 9.816e+05 (5.688e+05 4.128e+05) (ext = 3.134e+04)
[06/13 18:13:29    836s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1243.7MB
[06/13 18:13:29    836s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1243.7MB) @(0:13:56 - 0:13:56).
[06/13 18:13:29    836s] *** Finished refinePlace (0:13:56 mem=1243.7M) ***
[06/13 18:13:29    836s] *** maximum move = 21.40 um ***
[06/13 18:13:29    836s] *** Finished re-routing un-routed nets (1243.7M) ***
[06/13 18:13:29    836s] 
[06/13 18:13:29    836s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1243.7M) ***
[06/13 18:13:29    836s] ** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -669.127 Density 81.61
[06/13 18:13:29    836s] Optimizer WNS Pass 2
[06/13 18:13:29    836s] Active Path Group: in2reg reg2reg  
[06/13 18:13:29    836s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:29    836s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:13:29    836s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:29    836s] |  -5.461|   -5.461|-669.127| -669.127|    81.61%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:34    840s] Analyzing useful skew in preCTS mode ...
[06/13 18:13:34    840s] skewClock did not found any end points to delay or to advance
[06/13 18:13:34    840s] skewClock did not found any end points to delay or to advance
[06/13 18:13:34    840s] skewClock did not found any end points to delay or to advance
[06/13 18:13:34    840s] skewClock did not found any end points to delay or to advance
[06/13 18:13:34    840s] Finish useful skew analysis
[06/13 18:13:34    840s] |  -5.461|   -5.461|-669.127| -669.127|    81.62%|   0:00:05.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:13:34    840s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:34    840s] 
[06/13 18:13:34    840s] *** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:05.0 mem=1243.7M) ***
[06/13 18:13:34    840s] Active Path Group: in2reg  
[06/13 18:13:34    840s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:34    840s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:13:34    840s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:34    840s] |  -3.125|   -5.461|-325.921| -669.127|    81.62%|   0:00:00.0| 1243.7M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:13:35    841s] Analyzing useful skew in preCTS mode ...
[06/13 18:13:35    841s] skewClock did not found any end points to delay or to advance
[06/13 18:13:35    841s] skewClock did not found any end points to delay or to advance
[06/13 18:13:35    841s] skewClock did not found any end points to delay or to advance
[06/13 18:13:35    841s] skewClock did not found any end points to delay or to advance
[06/13 18:13:35    841s] Finish useful skew analysis
[06/13 18:13:35    841s] |  -3.125|   -5.461|-325.921| -669.127|    81.62%|   0:00:01.0| 1243.7M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:13:35    841s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:35    841s] 
[06/13 18:13:35    841s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1243.7M) ***
[06/13 18:13:35    841s] 
[06/13 18:13:35    841s] *** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:06.0 mem=1243.7M) ***
[06/13 18:13:35    841s] ** GigaOpt Optimizer WNS Slack -5.461 TNS Slack -669.127 Density 81.62
[06/13 18:13:35    841s] *** Starting refinePlace (0:14:02 mem=1243.7M) ***
[06/13 18:13:35    841s] Total net bbox length = 9.816e+05 (5.688e+05 4.128e+05) (ext = 3.134e+04)
[06/13 18:13:35    842s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:13:35    842s] Starting refinePlace ...
[06/13 18:13:35    842s] default core: bins with density >  0.75 = 66.1 % ( 80 / 121 )
[06/13 18:13:35    842s] Density distribution unevenness ratio = 7.868%
[06/13 18:13:35    842s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:13:35    842s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1243.7MB) @(0:14:02 - 0:14:02).
[06/13 18:13:35    842s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:13:35    842s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:13:35    842s] Move report: legalization moves 1073 insts, mean move: 41.07 um, max move: 315.00 um
[06/13 18:13:35    842s] 	Max move on inst (t_op/FE_RC_4304_0): (1762.60, 434.20) --> (1447.60, 434.20)
[06/13 18:13:35    842s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1246.8MB) @(0:14:02 - 0:14:02).
[06/13 18:13:35    842s] Move report: Detail placement moves 1073 insts, mean move: 41.07 um, max move: 315.00 um
[06/13 18:13:35    842s] 	Max move on inst (t_op/FE_RC_4304_0): (1762.60, 434.20) --> (1447.60, 434.20)
[06/13 18:13:35    842s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1246.8MB
[06/13 18:13:35    842s] Statistics of distance of Instance movement in refine placement:
[06/13 18:13:35    842s]   maximum (X+Y) =       315.00 um
[06/13 18:13:35    842s]   inst (t_op/FE_RC_4304_0) with max move: (1762.6, 434.2) -> (1447.6, 434.2)
[06/13 18:13:35    842s]   mean    (X+Y) =        41.07 um
[06/13 18:13:35    842s] Total instances flipped for legalization: 48
[06/13 18:13:35    842s] Summary Report:
[06/13 18:13:35    842s] Instances move: 1073 (out of 12741 movable)
[06/13 18:13:35    842s] Instances flipped: 48
[06/13 18:13:35    842s] Mean displacement: 41.07 um
[06/13 18:13:35    842s] Max displacement: 315.00 um (Instance: t_op/FE_RC_4304_0) (1762.6, 434.2) -> (1447.6, 434.2)
[06/13 18:13:35    842s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:13:35    842s] Total instances moved : 1073
[06/13 18:13:35    842s] Total net bbox length = 1.039e+06 (6.105e+05 4.287e+05) (ext = 3.134e+04)
[06/13 18:13:35    842s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1246.8MB
[06/13 18:13:35    842s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1246.8MB) @(0:14:02 - 0:14:02).
[06/13 18:13:35    842s] *** Finished refinePlace (0:14:02 mem=1246.8M) ***
[06/13 18:13:35    842s] *** maximum move = 315.00 um ***
[06/13 18:13:35    842s] *** Finished re-routing un-routed nets (1246.8M) ***
[06/13 18:13:36    842s] 
[06/13 18:13:36    842s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1246.8M) ***
[06/13 18:13:36    842s] ** GigaOpt Optimizer WNS Slack -6.228 TNS Slack -688.848 Density 81.62
[06/13 18:13:36    842s] Recovering Place ECO bump
[06/13 18:13:36    842s] Active Path Group: in2reg reg2reg  
[06/13 18:13:36    842s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:36    842s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:13:36    842s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:36    842s] |  -6.228|   -6.228|-688.848| -688.848|    81.62%|   0:00:00.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_f_reg/D               |
[06/13 18:13:36    842s] |  -5.639|   -5.639|-688.182| -688.182|    81.62%|   0:00:00.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:13:45    852s] |  -5.614|   -5.614|-687.244| -687.244|    81.61%|   0:00:09.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:13:47    853s] |  -5.604|   -5.604|-687.284| -687.284|    81.60%|   0:00:02.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:13:49    856s] |  -5.604|   -5.604|-687.284| -687.284|    81.60%|   0:00:02.0| 1246.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:13:49    856s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:49    856s] 
[06/13 18:13:49    856s] *** Finish Core Optimize Step (cpu=0:00:13.4 real=0:00:13.0 mem=1246.8M) ***
[06/13 18:13:49    856s] Active Path Group: in2reg  
[06/13 18:13:49    856s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:49    856s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:13:49    856s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:49    856s] |  -3.125|   -5.604|-339.467| -687.284|    81.60%|   0:00:00.0| 1246.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:13:57    864s] |  -3.125|   -5.604|-339.467| -687.284|    81.60%|   0:00:08.0| 1246.8M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:13:57    864s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:13:57    864s] 
[06/13 18:13:57    864s] *** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:08.0 mem=1246.8M) ***
[06/13 18:13:57    864s] 
[06/13 18:13:57    864s] *** Finished Optimize Step Cumulative (cpu=0:00:21.6 real=0:00:21.0 mem=1246.8M) ***
[06/13 18:13:57    864s] *** Starting refinePlace (0:14:25 mem=1246.8M) ***
[06/13 18:13:57    864s] Total net bbox length = 1.038e+06 (6.096e+05 4.284e+05) (ext = 3.134e+04)
[06/13 18:13:57    864s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:13:57    864s] Starting refinePlace ...
[06/13 18:13:58    864s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:13:58    864s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1246.8MB) @(0:14:25 - 0:14:25).
[06/13 18:13:58    864s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:13:58    864s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1246.8MB
[06/13 18:13:58    864s] Statistics of distance of Instance movement in refine placement:
[06/13 18:13:58    864s]   maximum (X+Y) =         0.00 um
[06/13 18:13:58    864s]   mean    (X+Y) =         0.00 um
[06/13 18:13:58    864s] Summary Report:
[06/13 18:13:58    864s] Instances move: 0 (out of 12737 movable)
[06/13 18:13:58    864s] Instances flipped: 0
[06/13 18:13:58    864s] Mean displacement: 0.00 um
[06/13 18:13:58    864s] Max displacement: 0.00 um 
[06/13 18:13:58    864s] Total instances moved : 0
[06/13 18:13:58    864s] Total net bbox length = 1.038e+06 (6.096e+05 4.284e+05) (ext = 3.134e+04)
[06/13 18:13:58    864s] Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1246.8MB
[06/13 18:13:58    864s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:01.0, mem=1246.8MB) @(0:14:25 - 0:14:25).
[06/13 18:13:58    864s] *** Finished refinePlace (0:14:25 mem=1246.8M) ***
[06/13 18:13:58    864s] *** maximum move = 0.00 um ***
[06/13 18:13:58    864s] *** Finished re-routing un-routed nets (1246.8M) ***
[06/13 18:13:58    864s] 
[06/13 18:13:58    864s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1246.8M) ***
[06/13 18:13:58    864s] ** GigaOpt Optimizer WNS Slack -5.604 TNS Slack -687.284 Density 81.60
[06/13 18:13:58    864s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:13:58    864s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:13:58    864s] **** End NDR-Layer Usage Statistics ****
[06/13 18:13:58    864s] 
[06/13 18:13:58    864s] *** Finish pre-CTS Setup Fixing (cpu=0:00:51.5 real=0:00:52.0 mem=1246.8M) ***
[06/13 18:13:58    864s] 
[06/13 18:13:58    864s] End: GigaOpt Optimization in WNS mode
[06/13 18:13:58    864s] *** Timing NOT met, worst failing slack is -5.604
[06/13 18:13:58    864s] *** Check timing (0:00:00.0)
[06/13 18:13:58    864s] Deleting Lib Analyzer.
[06/13 18:13:58    864s] Begin: GigaOpt Optimization in TNS mode
[06/13 18:13:58    864s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:13:58    864s] Info: 43 io nets excluded
[06/13 18:13:58    864s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:13:58    864s] PhyDesignGrid: maxLocalDensity 0.95
[06/13 18:13:58    864s] ### Creating PhyDesignMc. totSessionCpu=0:14:25 mem=1108.2M
[06/13 18:13:58    864s] #spOpts: N=250 
[06/13 18:13:58    864s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:25 mem=1108.2M
[06/13 18:13:58    865s] 
[06/13 18:13:58    865s] Creating Lib Analyzer ...
[06/13 18:13:58    865s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:13:58    865s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:13:58    865s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:13:58    865s] 
[06/13 18:14:00    867s] Creating Lib Analyzer, finished. 
[06/13 18:14:00    867s] 
[06/13 18:14:00    867s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:14:00    867s] ### Creating LA Mngr. totSessionCpu=0:14:27 mem=1110.2M
[06/13 18:14:00    867s] ### Creating LA Mngr, finished. totSessionCpu=0:14:27 mem=1110.2M
[06/13 18:14:03    869s] *info: 43 io nets excluded
[06/13 18:14:03    869s] *info: 2 clock nets excluded
[06/13 18:14:03    869s] *info: 7 special nets excluded.
[06/13 18:14:03    870s] *info: 440 no-driver nets excluded.
[06/13 18:14:04    871s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/13 18:14:04    871s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/13 18:14:04    871s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/13 18:14:04    871s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/13 18:14:04    871s] ** GigaOpt Optimizer WNS Slack -5.604 TNS Slack -687.284 Density 81.60
[06/13 18:14:04    871s] Optimizer TNS Opt
[06/13 18:14:04    871s] Active Path Group: in2reg reg2reg  
[06/13 18:14:04    871s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:14:04    871s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:14:04    871s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:14:04    871s] |  -5.604|   -5.604|-687.284| -687.284|    81.60%|   0:00:00.0| 1243.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:14:05    872s] |  -5.531|   -5.531|-686.106| -686.106|    81.62%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:14:08    874s] |  -5.496|   -5.496|-685.813| -685.813|    81.64%|   0:00:03.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:14:09    876s] |  -5.483|   -5.483|-685.361| -685.361|    81.64%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:14:10    876s] |  -5.483|   -5.483|-685.254| -685.254|    81.64%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:14:10    876s] |  -5.483|   -5.483|-684.996| -684.996|    81.65%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:14:11    877s] |  -5.482|   -5.482|-685.015| -685.015|    81.66%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:14:11    877s] |  -5.482|   -5.482|-684.984| -684.984|    81.67%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:14:13    879s] |  -5.482|   -5.482|-684.536| -684.536|    81.67%|   0:00:02.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/13 18:14:13    879s] |  -5.482|   -5.482|-683.632| -683.632|    81.68%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/13 18:14:13    880s] |  -5.482|   -5.482|-683.353| -683.353|    81.68%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:14:13    880s] |  -5.482|   -5.482|-683.165| -683.165|    81.68%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:14:14    880s] |  -5.482|   -5.482|-682.511| -682.511|    81.69%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:14:15    881s] |  -5.482|   -5.482|-681.591| -681.591|    81.70%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:14:15    881s] |  -5.482|   -5.482|-681.509| -681.509|    81.69%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:14:15    882s] |  -5.482|   -5.482|-681.316| -681.316|    81.70%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:14:16    882s] |  -5.482|   -5.482|-681.234| -681.234|    81.69%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:14:16    883s] |  -5.482|   -5.482|-681.149| -681.149|    81.70%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:14:16    883s] |  -5.482|   -5.482|-680.888| -680.888|    81.70%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
[06/13 18:14:17    883s] |  -5.482|   -5.482|-680.605| -680.605|    81.71%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[3]/D            |
[06/13 18:14:18    885s] |  -5.482|   -5.482|-676.074| -676.074|    81.78%|   0:00:01.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
[06/13 18:14:18    885s] |  -5.482|   -5.482|-590.387| -590.387|    81.78%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
[06/13 18:14:18    885s] |  -5.482|   -5.482|-590.309| -590.309|    81.79%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[2]/D                    |
[06/13 18:14:19    886s] |  -5.482|   -5.482|-579.947| -579.947|    81.82%|   0:00:01.0| 1246.0M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/13 18:14:19    886s] |  -5.482|   -5.482|-578.727| -578.727|    81.82%|   0:00:00.0| 1246.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:14:20    886s] |  -5.482|   -5.482|-575.938| -575.938|    81.85%|   0:00:01.0| 1246.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:14:20    886s] |  -5.482|   -5.482|-567.752| -567.752|    81.91%|   0:00:00.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:14:20    886s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:20    887s] |  -5.482|   -5.482|-566.735| -566.735|    81.91%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:14:20    887s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:20    887s] |  -5.482|   -5.482|-561.432| -561.432|    81.98%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:14:20    887s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:20    887s] |  -5.482|   -5.482|-557.098| -557.098|    82.05%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:14:20    887s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:21    887s] |  -5.482|   -5.482|-552.784| -552.784|    82.11%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:14:21    887s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:21    888s] |  -5.482|   -5.482|-545.073| -545.073|    82.17%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:14:21    888s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:22    888s] |  -5.482|   -5.482|-535.366| -535.366|    82.33%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:14:22    888s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:14:22    889s] |  -5.482|   -5.482|-528.139| -528.139|    82.49%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:14:22    889s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:14:23    890s] |  -5.482|   -5.482|-523.897| -523.897|    82.53%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:14:23    890s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:14:23    890s] |  -5.482|   -5.482|-522.905| -522.905|    82.60%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:14:23    890s] |  -5.482|   -5.482|-521.714| -521.714|    82.71%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:14:24    890s] |  -5.482|   -5.482|-519.317| -519.317|    82.87%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:14:24    890s] |  -5.482|   -5.482|-519.035| -519.035|    82.92%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:14:24    890s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:24    891s] |  -5.482|   -5.482|-510.657| -510.657|    83.08%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:14:26    892s] |  -5.482|   -5.482|-459.613| -459.613|    83.14%|   0:00:02.0| 1246.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:14:26    892s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:26    893s] |  -5.482|   -5.482|-402.143| -402.143|    83.23%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:14:26    893s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:28    894s] |  -5.482|   -5.482|-338.015| -338.015|    83.28%|   0:00:02.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:14:28    895s] |  -5.482|   -5.482|-318.377| -318.377|    83.37%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:14:28    895s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:14:29    896s] |  -5.482|   -5.482|-316.301| -316.301|    83.50%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:14:29    896s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:30    896s] |  -5.482|   -5.482|-315.006| -315.006|    83.52%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:14:30    896s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:14:30    897s] |  -5.482|   -5.482|-310.778| -310.778|    83.68%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:14:31    898s] |  -5.482|   -5.482|-285.218| -285.218|    83.72%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:14:31    898s] |        |         |        |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:14:32    899s] |  -5.482|   -5.482|-277.465| -277.465|    83.81%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
[06/13 18:14:32    899s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:35    902s] |  -5.482|   -5.482|-276.474| -276.474|    83.83%|   0:00:03.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:14:36    903s] |  -5.482|   -5.482|-274.646| -274.646|    83.94%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:14:36    903s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:37    903s] |  -5.482|   -5.482|-245.840| -245.840|    83.95%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:14:37    903s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:37    904s] |  -5.482|   -5.482|-245.351| -245.351|    83.95%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:14:37    904s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:14:39    905s] |  -5.482|   -5.482|-237.492| -237.492|    84.17%|   0:00:02.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:14:39    905s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:40    906s] |  -5.482|   -5.482|-233.576| -233.576|    84.28%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/13 18:14:40    906s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:41    907s] |  -5.482|   -5.482|-229.952| -229.952|    84.35%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:14:41    907s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:41    908s] |  -5.482|   -5.482|-228.785| -228.785|    84.36%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/13 18:14:42    908s] |  -5.482|   -5.482|-228.329| -228.329|    84.37%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/13 18:14:43    909s] |  -5.482|   -5.482|-224.979| -224.979|    84.40%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/13 18:14:46    913s] |  -5.482|   -5.482|-223.294| -223.294|    84.45%|   0:00:03.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/13 18:14:46    913s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:48    914s] |  -5.482|   -5.482|-221.175| -221.175|    84.54%|   0:00:02.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/13 18:14:48    914s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:48    914s] |  -5.482|   -5.482|-221.017| -221.017|    84.54%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/13 18:14:48    914s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:49    915s] |  -5.482|   -5.482|-220.158| -220.158|    84.55%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/13 18:14:49    915s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:49    915s] |  -5.482|   -5.482|-220.040| -220.040|    84.55%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/13 18:14:49    915s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:51    918s] |  -5.482|   -5.482|-208.020| -208.020|    84.65%|   0:00:02.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:14:51    918s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:51    918s] |  -5.482|   -5.482|-207.987| -207.987|    84.66%|   0:00:00.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:14:51    918s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:52    918s] |  -5.482|   -5.482|-206.984| -206.984|    84.71%|   0:00:01.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:14:52    918s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:52    918s] |  -5.482|   -5.482|-206.757| -206.757|    84.72%|   0:00:00.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:14:52    918s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:52    918s] |  -5.482|   -5.482|-206.186| -206.186|    84.72%|   0:00:00.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:14:52    918s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:14:54    920s] |  -5.482|   -5.482|-201.174| -201.174|    84.84%|   0:00:02.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:14:54    920s] |        |         |        |         |          |            |        |              |         | 8]/D                                               |
[06/13 18:14:56    922s] |  -5.482|   -5.482|-200.759| -200.759|    84.98%|   0:00:02.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:14:56    922s] |        |         |        |         |          |            |        |              |         | 8]/D                                               |
[06/13 18:14:56    923s] |  -5.482|   -5.482|-200.678| -200.678|    84.98%|   0:00:00.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:14:56    923s] |        |         |        |         |          |            |        |              |         | 8]/D                                               |
[06/13 18:14:57    924s] |  -5.482|   -5.482|-200.361| -200.361|    85.15%|   0:00:01.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:14:57    924s] |        |         |        |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:14:59    926s] |  -5.482|   -5.482|-200.357| -200.357|    85.26%|   0:00:02.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[9 |
[06/13 18:14:59    926s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:15:00    927s] |  -5.482|   -5.482|-199.900| -199.900|    85.35%|   0:00:01.0| 1303.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:15:00    927s] |        |         |        |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:15:01    927s] |  -5.482|   -5.482|-199.705| -199.705|    85.42%|   0:00:01.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
[06/13 18:15:01    927s] |        |         |        |         |          |            |        |              |         | 13]/D                                              |
[06/13 18:15:01    928s] |  -5.482|   -5.482|-199.705| -199.705|    85.44%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:15:01    928s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:15:01    928s] 
[06/13 18:15:01    928s] *** Finish Core Optimize Step (cpu=0:00:56.9 real=0:00:57.0 mem=1265.1M) ***
[06/13 18:15:01    928s] 
[06/13 18:15:01    928s] *** Finished Optimize Step Cumulative (cpu=0:00:57.0 real=0:00:57.0 mem=1265.1M) ***
[06/13 18:15:01    928s] ** GigaOpt Optimizer WNS Slack -5.482 TNS Slack -199.705 Density 85.44
[06/13 18:15:01    928s] *** Starting refinePlace (0:15:28 mem=1265.1M) ***
[06/13 18:15:01    928s] Total net bbox length = 1.068e+06 (6.241e+05 4.444e+05) (ext = 3.174e+04)
[06/13 18:15:01    928s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:15:01    928s] Starting refinePlace ...
[06/13 18:15:01    928s] default core: bins with density >  0.75 = 70.2 % ( 85 / 121 )
[06/13 18:15:01    928s] Density distribution unevenness ratio = 7.296%
[06/13 18:15:01    928s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:15:01    928s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1265.1MB) @(0:15:28 - 0:15:28).
[06/13 18:15:01    928s] Move report: preRPlace moves 6550 insts, mean move: 11.99 um, max move: 82.40 um
[06/13 18:15:01    928s] 	Max move on inst (t_op/FE_RC_5469_0): (1093.40, 1097.20) --> (1050.00, 1058.20)
[06/13 18:15:01    928s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
[06/13 18:15:01    928s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:15:13    940s] 
[06/13 18:15:13    940s] Verbose-2031: Within search radius 832.000 um from center (1332.800 499.200), there is no legal location for instance "t_op/U931" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:13    940s] 
[06/13 18:15:14    941s] 
[06/13 18:15:14    941s] Verbose-2031: Within search radius 832.000 um from center (1408.400 434.200), there is no legal location for instance "t_op/U929" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:14    941s] 
[06/13 18:15:14    941s] 
[06/13 18:15:14    941s] Verbose-2031: Within search radius 832.000 um from center (1416.800 434.200), there is no legal location for instance "t_op/U1051" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:14    941s] 
[06/13 18:15:14    941s] 
[06/13 18:15:14    941s] Verbose-2031: Within search radius 832.000 um from center (1435.000 447.200), there is no legal location for instance "t_op/U1057" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:14    941s] 
[06/13 18:15:15    941s] 
[06/13 18:15:15    941s] Verbose-2031: Within search radius 832.000 um from center (1436.400 421.200), there is no legal location for instance "t_op/U1047" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:15    941s] 
[06/13 18:15:15    941s] 
[06/13 18:15:15    941s] Verbose-2031: Within search radius 832.000 um from center (1436.400 460.200), there is no legal location for instance "t_op/U927" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:15    941s] 
[06/13 18:15:15    941s] 
[06/13 18:15:15    941s] Verbose-2031: Within search radius 832.000 um from center (1444.800 434.200), there is no legal location for instance "t_op/U1055" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:15    941s] 
[06/13 18:15:15    942s] 
[06/13 18:15:15    942s] Verbose-2031: Within search radius 832.000 um from center (1447.600 434.200), there is no legal location for instance "t_op/FE_RC_4304_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:15    942s] 
[06/13 18:15:15    942s] 
[06/13 18:15:15    942s] Verbose-2031: Within search radius 832.000 um from center (1474.200 499.200), there is no legal location for instance "t_op/U945" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:15    942s] 
[06/13 18:15:15    942s] 
[06/13 18:15:15    942s] Verbose-2031: Within search radius 832.000 um from center (1493.800 486.200), there is no legal location for instance "t_op/U941" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:15    942s] 
[06/13 18:15:16    942s] 
[06/13 18:15:16    942s] Verbose-2031: Within search radius 832.000 um from center (1540.000 512.200), there is no legal location for instance "t_op/U1053" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:16    942s] 
[06/13 18:15:16    943s] 
[06/13 18:15:16    943s] Verbose-2031: Within search radius 832.000 um from center (1569.400 421.200), there is no legal location for instance "t_op/U1059" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:16    943s] 
[06/13 18:15:17    943s] 
[06/13 18:15:17    943s] Verbose-2031: Within search radius 832.000 um from center (1580.600 512.200), there is no legal location for instance "t_op/U1105" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:17    943s] 
[06/13 18:15:17    943s] 
[06/13 18:15:17    943s] Verbose-2031: Within search radius 832.000 um from center (1580.600 538.200), there is no legal location for instance "t_op/FE_OFC479_FE_OFN16_u_inFIFO_N38" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:17    943s] 
[06/13 18:15:17    943s] 
[06/13 18:15:17    943s] Verbose-2031: Within search radius 832.000 um from center (1580.600 551.200), there is no legal location for instance "t_op/U1093" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:17    943s] 
[06/13 18:15:17    943s] 
[06/13 18:15:17    943s] Verbose-2031: Within search radius 832.000 um from center (1590.400 486.200), there is no legal location for instance "t_op/U1063" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:17    943s] 
[06/13 18:15:17    944s] 
[06/13 18:15:17    944s] Verbose-2031: Within search radius 832.000 um from center (1593.200 486.200), there is no legal location for instance "t_op/FE_OFC2241_u_inFIFO_n698" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:17    944s] 
[06/13 18:15:17    944s] 
[06/13 18:15:17    944s] Verbose-2031: Within search radius 832.000 um from center (1597.400 499.200), there is no legal location for instance "t_op/FE_OFC483_FE_OFN16_u_inFIFO_N38" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:17    944s] 
[06/13 18:15:17    944s] 
[06/13 18:15:17    944s] Verbose-2031: Within search radius 832.000 um from center (1611.400 447.200), there is no legal location for instance "t_op/U1067" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:17    944s] 
[06/13 18:15:18    944s] 
[06/13 18:15:18    944s] Verbose-2031: Within search radius 832.000 um from center (1618.400 564.200), there is no legal location for instance "t_op/U1091" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:18    944s] 
[06/13 18:15:19    945s] 
[06/13 18:15:19    945s] Verbose-2031: Within search radius 832.000 um from center (1653.400 577.200), there is no legal location for instance "t_op/U1101" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:19    945s] 
[06/13 18:15:19    946s] 
[06/13 18:15:19    946s] Verbose-2031: Within search radius 832.000 um from center (1680.000 434.200), there is no legal location for instance "t_op/U1065" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:19    946s] 
[06/13 18:15:20    946s] 
[06/13 18:15:20    946s] Verbose-2031: Within search radius 832.000 um from center (1698.200 694.200), there is no legal location for instance "t_op/U1097" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:20    946s] 
[06/13 18:15:20    946s] 
[06/13 18:15:20    946s] Verbose-2031: Within search radius 832.000 um from center (1702.400 512.200), there is no legal location for instance "t_op/FE_OFC563_u_inFIFO_n730" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:20    946s] 
[06/13 18:15:20    946s] 
[06/13 18:15:20    946s] Verbose-2031: Within search radius 832.000 um from center (1705.200 525.200), there is no legal location for instance "t_op/U1103" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:20    946s] 
[06/13 18:15:20    946s] 
[06/13 18:15:20    946s] Verbose-2031: Within search radius 832.000 um from center (1712.200 434.200), there is no legal location for instance "t_op/U1043" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:20    946s] 
[06/13 18:15:20    947s] 
[06/13 18:15:20    947s] Verbose-2031: Within search radius 832.000 um from center (1715.000 434.200), there is no legal location for instance "t_op/U1025" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:20    947s] 
[06/13 18:15:20    947s] 
[06/13 18:15:20    947s] Verbose-2031: Within search radius 832.000 um from center (1717.800 707.200), there is no legal location for instance "t_op/FE_OFC808_u_inFIFO_n707" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:20    947s] 
[06/13 18:15:20    947s] 
[06/13 18:15:20    947s] Verbose-2031: Within search radius 832.000 um from center (1717.800 733.200), there is no legal location for instance "t_op/U989" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:20    947s] 
[06/13 18:15:20    947s] 
[06/13 18:15:20    947s] Verbose-2031: Within search radius 832.000 um from center (1720.600 707.200), there is no legal location for instance "t_op/FE_OFC807_u_inFIFO_n707" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:20    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1723.400 655.200), there is no legal location for instance "t_op/U1099" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1723.400 707.200), there is no legal location for instance "t_op/U991" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1724.800 499.200), there is no legal location for instance "t_op/U1027" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1727.600 720.200), there is no legal location for instance "t_op/FE_OFC733_u_inFIFO_n691" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1729.000 447.200), there is no legal location for instance "t_op/U1029" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1730.400 694.200), there is no legal location for instance "t_op/U993" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1730.400 720.200), there is no legal location for instance "t_op/U1007" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1733.200 525.200), there is no legal location for instance "t_op/U1073" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1733.200 720.200), there is no legal location for instance "t_op/U1041" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] 
[06/13 18:15:21    947s] Verbose-2031: Within search radius 832.000 um from center (1734.600 512.200), there is no legal location for instance "t_op/U1061" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    947s] 
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] Verbose-2031: Within search radius 832.000 um from center (1736.000 720.200), there is no legal location for instance "t_op/U995" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] Verbose-2031: Within search radius 832.000 um from center (1741.600 785.200), there is no legal location for instance "t_op/FE_RC_2963_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] Verbose-2031: Within search radius 832.000 um from center (1743.000 759.200), there is no legal location for instance "t_op/U1005" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] Verbose-2031: Within search radius 832.000 um from center (1745.800 759.200), there is no legal location for instance "t_op/U1035" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] 
[06/13 18:15:21    948s] Verbose-2031: Within search radius 832.000 um from center (1745.800 772.200), there is no legal location for instance "t_op/U1017" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:21    948s] 
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] Verbose-2031: Within search radius 832.000 um from center (1748.600 759.200), there is no legal location for instance "t_op/U999" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] Verbose-2031: Within search radius 832.000 um from center (1751.400 707.200), there is no legal location for instance "t_op/FE_OFC810_u_inFIFO_n647" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] Verbose-2031: Within search radius 832.000 um from center (1751.400 759.200), there is no legal location for instance "t_op/U1049" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] Verbose-2031: Within search radius 832.000 um from center (1752.800 798.200), there is no legal location for instance "t_op/FE_RC_2961_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] Verbose-2031: Within search radius 832.000 um from center (1754.200 421.200), there is no legal location for instance "t_op/FE_OFC480_FE_OFN16_u_inFIFO_N38" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] Verbose-2031: Within search radius 832.000 um from center (1754.200 707.200), there is no legal location for instance "t_op/U997" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] 
[06/13 18:15:22    948s] Verbose-2031: Within search radius 832.000 um from center (1754.200 759.200), there is no legal location for instance "t_op/U1037" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    948s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1757.000 421.200), there is no legal location for instance "t_op/FE_OFC484_FE_OFN16_u_inFIFO_N38" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1757.000 447.200), there is no legal location for instance "t_op/U1021" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1757.000 707.200), there is no legal location for instance "t_op/FE_OFC724_u_inFIFO_n613" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1757.000 759.200), there is no legal location for instance "t_op/FE_OFC562_u_inFIFO_n730" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1758.400 694.200), there is no legal location for instance "t_op/U1087" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1758.400 772.200), there is no legal location for instance "t_op/U987" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1759.800 421.200), there is no legal location for instance "t_op/FE_RC_4307_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1759.800 434.200), there is no legal location for instance "t_op/U1019" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1759.800 707.200), there is no legal location for instance "t_op/U1011" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1759.800 785.200), there is no legal location for instance "t_op/U1031" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] 
[06/13 18:15:22    949s] Verbose-2031: Within search radius 832.000 um from center (1759.800 798.200), there is no legal location for instance "t_op/FE_RC_2061_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:22    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1759.800 811.200), there is no legal location for instance "t_op/FE_OFC549_FE_DBTN1_u_decoder_fir_filter_n721" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1761.200 772.200), there is no legal location for instance "t_op/U1039" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 421.200), there is no legal location for instance "t_op/FE_OFC725_u_inFIFO_n613" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 434.200), there is no legal location for instance "t_op/U1023" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 499.200), there is no legal location for instance "t_op/U1045" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 512.200), there is no legal location for instance "t_op/U1069" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 707.200), there is no legal location for instance "t_op/U1009" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 785.200), there is no legal location for instance "t_op/U1033" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 798.200), there is no legal location for instance "t_op/FE_OFC732_u_inFIFO_n691" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 811.200), there is no legal location for instance "t_op/FE_OFC546_FE_DBTN1_u_decoder_fir_filter_n721" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] 
[06/13 18:15:23    949s] Verbose-2031: Within search radius 832.000 um from center (1762.600 824.200), there is no legal location for instance "t_op/FE_RC_1385_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:15:23    949s] 
[06/13 18:15:23    950s] Move report: legalization moves 5667 insts, mean move: 129.09 um, max move: 1244.80 um
[06/13 18:15:23    950s] 	Max move on inst (t_op/FE_OFC725_u_inFIFO_n613): (1762.60, 421.20) --> (1479.80, 1383.20)
[06/13 18:15:23    950s] [CPU] RefinePlace/Legalization (cpu=0:00:21.9, real=0:00:22.0, mem=1265.1MB) @(0:15:28 - 0:15:50).
[06/13 18:15:23    950s] Move report: Detail placement moves 7904 insts, mean move: 95.90 um, max move: 1244.80 um
[06/13 18:15:23    950s] 	Max move on inst (t_op/FE_OFC725_u_inFIFO_n613): (1762.60, 421.20) --> (1479.80, 1383.20)
[06/13 18:15:23    950s] 	Runtime: CPU: 0:00:22.0 REAL: 0:00:22.0 MEM: 1265.1MB
[06/13 18:15:23    950s] Statistics of distance of Instance movement in refine placement:
[06/13 18:15:23    950s]   maximum (X+Y) =      1244.80 um
[06/13 18:15:23    950s]   inst (t_op/FE_OFC725_u_inFIFO_n613) with max move: (1762.6, 421.2) -> (1479.8, 1383.2)
[06/13 18:15:23    950s]   mean    (X+Y) =        95.90 um
[06/13 18:15:23    950s] Total instances flipped for legalization: 6
[06/13 18:15:23    950s] Summary Report:
[06/13 18:15:23    950s] Instances move: 7904 (out of 13656 movable)
[06/13 18:15:23    950s] Instances flipped: 6
[06/13 18:15:23    950s] Mean displacement: 95.90 um
[06/13 18:15:23    950s] Max displacement: 1244.80 um (Instance: t_op/FE_OFC725_u_inFIFO_n613) (1762.6, 421.2) -> (1479.8, 1383.2)
[06/13 18:15:23    950s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: CLKIN3
[06/13 18:15:23    950s] Total instances moved : 7904
[06/13 18:15:23    950s] Total net bbox length = 2.160e+06 (1.123e+06 1.037e+06) (ext = 3.183e+04)
[06/13 18:15:23    950s] Runtime: CPU: 0:00:22.0 REAL: 0:00:22.0 MEM: 1265.1MB
[06/13 18:15:23    950s] [CPU] RefinePlace/total (cpu=0:00:22.0, real=0:00:22.0, mem=1265.1MB) @(0:15:28 - 0:15:50).
[06/13 18:15:23    950s] *** Finished refinePlace (0:15:50 mem=1265.1M) ***
[06/13 18:15:23    950s] *** maximum move = 1244.80 um ***
[06/13 18:15:24    950s] *** Finished re-routing un-routed nets (1265.1M) ***
[06/13 18:15:25    951s] 
[06/13 18:15:25    951s] *** Finish Physical Update (cpu=0:00:23.8 real=0:00:24.0 mem=1265.1M) ***
[06/13 18:15:25    952s] ** GigaOpt Optimizer WNS Slack -10.243 TNS Slack -1417.658 Density 85.46
[06/13 18:15:25    952s] Recovering Place ECO bump
[06/13 18:15:25    952s] Active Path Group: in2reg reg2reg  
[06/13 18:15:25    952s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:15:25    952s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:15:25    952s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:15:25    952s] | -10.243|  -10.243|-1417.658|-1417.658|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:15:25    952s] |  -9.674|   -9.674|-1416.620|-1416.620|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/13 18:15:25    952s] |  -9.205|   -9.205|-1416.078|-1416.078|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:15:25    952s] |  -8.895|   -8.895|-1414.604|-1414.604|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:15:25    952s] |  -8.643|   -8.643|-1414.241|-1414.241|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/13 18:15:25    952s] |  -8.533|   -8.533|-1412.701|-1412.701|    85.46%|   0:00:00.0| 1265.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:15:26    952s] |  -8.208|   -8.208|-1412.107|-1412.107|    85.46%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/13 18:15:26    952s] |  -8.070|   -8.070|-1411.898|-1411.898|    85.46%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:15:26    952s] |  -7.938|   -7.938|-1404.677|-1404.677|    85.46%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:15:26    952s] |  -7.644|   -7.644|-1404.366|-1404.366|    85.46%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:15:26    953s] |  -7.553|   -7.553|-1402.838|-1402.838|    85.46%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:15:26    953s] |  -7.388|   -7.388|-1400.403|-1400.403|    85.45%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:15:27    953s] |  -7.285|   -7.285|-1399.500|-1399.500|    85.44%|   0:00:01.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:15:27    954s] |  -7.122|   -7.122|-1398.949|-1398.949|    85.44%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:15:33    960s] |  -6.957|   -6.957|-1399.157|-1399.157|    85.44%|   0:00:06.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:15:33    960s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:15:39    966s] |  -6.907|   -6.907|-1388.592|-1388.592|    85.44%|   0:00:06.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:15:41    967s] |  -6.823|   -6.823|-1387.691|-1387.691|    85.44%|   0:00:02.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:15:49    976s] |  -6.788|   -6.788|-1380.889|-1380.889|    85.43%|   0:00:08.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:15:57    983s] |  -6.788|   -6.788|-1380.478|-1380.478|    85.43%|   0:00:08.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:15:57    983s] |  -6.788|   -6.788|-1380.478|-1380.478|    85.43%|   0:00:00.0| 1284.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:15:57    983s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:15:57    983s] 
[06/13 18:15:57    983s] *** Finish Core Optimize Step (cpu=0:00:31.6 real=0:00:32.0 mem=1284.2M) ***
[06/13 18:15:57    983s] Active Path Group: in2reg  
[06/13 18:15:57    983s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:15:57    983s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:15:57    983s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:15:57    983s] |  -3.592|   -6.788|-623.187|-1380.478|    85.43%|   0:00:00.0| 1284.2M|setup_func_max|   in2reg| t_op/u_inFIFO/j_FIFO_reg[5]/D                      |
[06/13 18:15:57    983s] |  -3.257|   -6.788|-443.613|-1292.018|    85.43%|   0:00:00.0| 1284.2M|setup_func_max|   in2reg| t_op/u_inFIFO/j_FIFO_reg[5]/D                      |
[06/13 18:15:57    983s] |  -3.132|   -6.788|-228.282|-1278.940|    85.42%|   0:00:00.0| 1284.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:16:30   1017s] |  -3.132|   -6.788|-228.282|-1278.940|    85.42%|   0:00:33.0| 1284.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:16:30   1017s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:16:30   1017s] 
[06/13 18:16:30   1017s] *** Finish Core Optimize Step (cpu=0:00:33.5 real=0:00:33.0 mem=1284.2M) ***
[06/13 18:16:30   1017s] 
[06/13 18:16:30   1017s] *** Finished Optimize Step Cumulative (cpu=0:01:05 real=0:01:05 mem=1284.2M) ***
[06/13 18:16:30   1017s] ** GigaOpt Optimizer WNS Slack -6.788 TNS Slack -1278.940 Density 85.42
[06/13 18:16:30   1017s] *** Starting refinePlace (0:16:57 mem=1284.2M) ***
[06/13 18:16:30   1017s] Total net bbox length = 2.148e+06 (1.118e+06 1.030e+06) (ext = 3.183e+04)
[06/13 18:16:30   1017s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:16:30   1017s] Starting refinePlace ...
[06/13 18:16:30   1017s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:16:30   1017s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1284.2MB) @(0:16:57 - 0:16:57).
[06/13 18:16:30   1017s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:16:30   1017s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1284.2MB
[06/13 18:16:30   1017s] Statistics of distance of Instance movement in refine placement:
[06/13 18:16:30   1017s]   maximum (X+Y) =         0.00 um
[06/13 18:16:30   1017s]   mean    (X+Y) =         0.00 um
[06/13 18:16:30   1017s] Summary Report:
[06/13 18:16:30   1017s] Instances move: 0 (out of 13648 movable)
[06/13 18:16:30   1017s] Instances flipped: 0
[06/13 18:16:30   1017s] Mean displacement: 0.00 um
[06/13 18:16:30   1017s] Max displacement: 0.00 um 
[06/13 18:16:30   1017s] Total instances moved : 0
[06/13 18:16:30   1017s] Total net bbox length = 2.148e+06 (1.118e+06 1.030e+06) (ext = 3.183e+04)
[06/13 18:16:30   1017s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1284.2MB
[06/13 18:16:30   1017s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1284.2MB) @(0:16:57 - 0:16:57).
[06/13 18:16:30   1017s] *** Finished refinePlace (0:16:57 mem=1284.2M) ***
[06/13 18:16:30   1017s] *** maximum move = 0.00 um ***
[06/13 18:16:30   1017s] *** Finished re-routing un-routed nets (1284.2M) ***
[06/13 18:16:31   1017s] 
[06/13 18:16:31   1017s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1284.2M) ***
[06/13 18:16:31   1017s] ** GigaOpt Optimizer WNS Slack -6.788 TNS Slack -1278.940 Density 85.42
[06/13 18:16:31   1017s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:16:31   1017s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:16:31   1017s] **** End NDR-Layer Usage Statistics ****
[06/13 18:16:31   1017s] 
[06/13 18:16:31   1017s] *** Finish pre-CTS Setup Fixing (cpu=0:02:26 real=0:02:27 mem=1284.2M) ***
[06/13 18:16:31   1017s] 
[06/13 18:16:31   1017s] End: GigaOpt Optimization in TNS mode
[06/13 18:16:31   1017s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:16:31   1017s] Info: 43 io nets excluded
[06/13 18:16:31   1017s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:16:31   1017s] ### Creating LA Mngr. totSessionCpu=0:16:58 mem=1110.4M
[06/13 18:16:31   1017s] ### Creating LA Mngr, finished. totSessionCpu=0:16:58 mem=1110.4M
[06/13 18:16:31   1017s] Begin: Area Reclaim Optimization
[06/13 18:16:31   1017s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:16:31   1017s] ### Creating PhyDesignMc. totSessionCpu=0:16:58 mem=1244.0M
[06/13 18:16:31   1017s] #spOpts: N=250 
[06/13 18:16:31   1017s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:58 mem=1244.0M
[06/13 18:16:31   1017s] 
[06/13 18:16:31   1017s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:16:31   1017s] ### Creating LA Mngr. totSessionCpu=0:16:58 mem=1244.0M
[06/13 18:16:31   1017s] ### Creating LA Mngr, finished. totSessionCpu=0:16:58 mem=1244.0M
[06/13 18:16:31   1017s] Reclaim Optimization WNS Slack -6.788  TNS Slack -1278.940 Density 85.42
[06/13 18:16:31   1017s] +----------+---------+--------+---------+------------+--------+
[06/13 18:16:31   1017s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[06/13 18:16:31   1017s] +----------+---------+--------+---------+------------+--------+
[06/13 18:16:31   1017s] |    85.42%|        -|  -6.788|-1278.940|   0:00:00.0| 1244.0M|
[06/13 18:16:31   1017s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:16:31   1017s] |    85.42%|        0|  -6.788|-1278.940|   0:00:00.0| 1244.0M|
[06/13 18:16:32   1019s] |    84.74%|      219|  -6.788|-1255.588|   0:00:01.0| 1246.3M|
[06/13 18:16:32   1019s] |    84.73%|        2|  -6.788|-1255.588|   0:00:00.0| 1246.3M|
[06/13 18:16:36   1023s] |    83.07%|      984|  -6.774|-1243.332|   0:00:04.0| 1265.3M|
[06/13 18:16:37   1023s] |    82.96%|       53|  -6.774|-1242.760|   0:00:01.0| 1265.3M|
[06/13 18:16:37   1023s] |    82.96%|        1|  -6.774|-1242.760|   0:00:00.0| 1265.3M|
[06/13 18:16:37   1023s] |    82.96%|        0|  -6.774|-1242.760|   0:00:00.0| 1265.3M|
[06/13 18:16:37   1023s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:16:37   1023s] |    82.96%|        0|  -6.774|-1242.760|   0:00:00.0| 1265.3M|
[06/13 18:16:37   1023s] +----------+---------+--------+---------+------------+--------+
[06/13 18:16:37   1023s] Reclaim Optimization End WNS Slack -6.774  TNS Slack -1242.760 Density 82.96
[06/13 18:16:37   1023s] 
[06/13 18:16:37   1023s] ** Summary: Restruct = 0 Buffer Deletion = 85 Declone = 167 Resize = 922 **
[06/13 18:16:37   1023s] --------------------------------------------------------------
[06/13 18:16:37   1023s] |                                   | Total     | Sequential |
[06/13 18:16:37   1023s] --------------------------------------------------------------
[06/13 18:16:37   1023s] | Num insts resized                 |     897  |       0    |
[06/13 18:16:37   1023s] | Num insts undone                  |     115  |       0    |
[06/13 18:16:37   1023s] | Num insts Downsized               |     897  |       0    |
[06/13 18:16:37   1023s] | Num insts Samesized               |       0  |       0    |
[06/13 18:16:37   1023s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:16:37   1023s] | Num multiple commits+uncommits    |      27  |       -    |
[06/13 18:16:37   1023s] --------------------------------------------------------------
[06/13 18:16:37   1023s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:16:37   1023s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:16:37   1023s] **** End NDR-Layer Usage Statistics ****
[06/13 18:16:37   1023s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
[06/13 18:16:37   1024s] *** Starting refinePlace (0:17:04 mem=1265.3M) ***
[06/13 18:16:37   1024s] Total net bbox length = 2.102e+06 (1.100e+06 1.002e+06) (ext = 3.183e+04)
[06/13 18:16:37   1024s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:16:37   1024s] Starting refinePlace ...
[06/13 18:16:37   1024s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:16:37   1024s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1265.3MB) @(0:17:04 - 0:17:04).
[06/13 18:16:37   1024s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:16:37   1024s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1265.3MB
[06/13 18:16:37   1024s] Statistics of distance of Instance movement in refine placement:
[06/13 18:16:37   1024s]   maximum (X+Y) =         0.00 um
[06/13 18:16:37   1024s]   mean    (X+Y) =         0.00 um
[06/13 18:16:37   1024s] Summary Report:
[06/13 18:16:37   1024s] Instances move: 0 (out of 13396 movable)
[06/13 18:16:37   1024s] Instances flipped: 0
[06/13 18:16:37   1024s] Mean displacement: 0.00 um
[06/13 18:16:37   1024s] Max displacement: 0.00 um 
[06/13 18:16:37   1024s] Total instances moved : 0
[06/13 18:16:37   1024s] Total net bbox length = 2.102e+06 (1.100e+06 1.002e+06) (ext = 3.183e+04)
[06/13 18:16:37   1024s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1265.3MB
[06/13 18:16:37   1024s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1265.3MB) @(0:17:04 - 0:17:04).
[06/13 18:16:37   1024s] *** Finished refinePlace (0:17:04 mem=1265.3M) ***
[06/13 18:16:37   1024s] *** maximum move = 0.00 um ***
[06/13 18:16:37   1024s] *** Finished re-routing un-routed nets (1265.3M) ***
[06/13 18:16:37   1024s] 
[06/13 18:16:37   1024s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1265.3M) ***
[06/13 18:16:37   1024s] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=1112.72M, totSessionCpu=0:17:04).
[06/13 18:16:37   1024s] ### Creating LA Mngr. totSessionCpu=0:17:04 mem=1112.7M
[06/13 18:16:37   1024s] ### Creating LA Mngr, finished. totSessionCpu=0:17:04 mem=1112.7M
[06/13 18:16:37   1024s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:16:37   1024s] [PSP]     Started earlyGlobalRoute kernel
[06/13 18:16:37   1024s] [PSP]     Initial Peak syMemory usage = 1112.7 MB
[06/13 18:16:37   1024s] (I)       Reading DB...
[06/13 18:16:37   1024s] (I)       before initializing RouteDB syMemory usage = 1119.8 MB
[06/13 18:16:37   1024s] (I)       congestionReportName   : 
[06/13 18:16:37   1024s] (I)       layerRangeFor2DCongestion : 
[06/13 18:16:37   1024s] (I)       buildTerm2TermWires    : 1
[06/13 18:16:37   1024s] (I)       doTrackAssignment      : 1
[06/13 18:16:37   1024s] (I)       dumpBookshelfFiles     : 0
[06/13 18:16:37   1024s] (I)       numThreads             : 1
[06/13 18:16:37   1024s] (I)       bufferingAwareRouting  : false
[06/13 18:16:37   1024s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:16:37   1024s] (I)       honorPin               : false
[06/13 18:16:37   1024s] (I)       honorPinGuide          : true
[06/13 18:16:37   1024s] (I)       honorPartition         : false
[06/13 18:16:37   1024s] (I)       allowPartitionCrossover: false
[06/13 18:16:37   1024s] (I)       honorSingleEntry       : true
[06/13 18:16:37   1024s] (I)       honorSingleEntryStrong : true
[06/13 18:16:37   1024s] (I)       handleViaSpacingRule   : false
[06/13 18:16:37   1024s] (I)       handleEolSpacingRule   : false
[06/13 18:16:37   1024s] (I)       PDConstraint           : none
[06/13 18:16:37   1024s] (I)       expBetterNDRHandling   : false
[06/13 18:16:37   1024s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:16:37   1024s] (I)       routingEffortLevel     : 3
[06/13 18:16:37   1024s] (I)       effortLevel            : standard
[06/13 18:16:37   1024s] [NR-eGR] minRouteLayer          : 1
[06/13 18:16:37   1024s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:16:37   1024s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:16:37   1024s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:16:37   1024s] (I)       numRowsPerGCell        : 1
[06/13 18:16:37   1024s] (I)       speedUpLargeDesign     : 0
[06/13 18:16:37   1024s] (I)       multiThreadingTA       : 1
[06/13 18:16:37   1024s] (I)       blkAwareLayerSwitching : 1
[06/13 18:16:37   1024s] (I)       optimizationMode       : false
[06/13 18:16:37   1024s] (I)       routeSecondPG          : false
[06/13 18:16:37   1024s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:16:37   1024s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:16:37   1024s] (I)       punchThroughDistance   : 500.00
[06/13 18:16:37   1024s] (I)       scenicBound            : 1.15
[06/13 18:16:37   1024s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:16:37   1024s] (I)       source-to-sink ratio   : 0.00
[06/13 18:16:37   1024s] (I)       targetCongestionRatioH : 1.00
[06/13 18:16:37   1024s] (I)       targetCongestionRatioV : 1.00
[06/13 18:16:37   1024s] (I)       layerCongestionRatio   : 0.70
[06/13 18:16:37   1024s] (I)       m1CongestionRatio      : 0.10
[06/13 18:16:37   1024s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:16:37   1024s] (I)       localRouteEffort       : 1.00
[06/13 18:16:37   1024s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:16:37   1024s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:16:37   1024s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:16:37   1024s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:16:37   1024s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:16:37   1024s] (I)       routeVias              : 
[06/13 18:16:37   1024s] (I)       readTROption           : true
[06/13 18:16:37   1024s] (I)       extraSpacingFactor     : 1.00
[06/13 18:16:37   1024s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:16:37   1024s] (I)       routeSelectedNetsOnly  : false
[06/13 18:16:37   1024s] (I)       clkNetUseMaxDemand     : false
[06/13 18:16:37   1024s] (I)       extraDemandForClocks   : 0
[06/13 18:16:37   1024s] (I)       steinerRemoveLayers    : false
[06/13 18:16:37   1024s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:16:37   1024s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:16:37   1024s] (I)       similarTopologyRoutingFast : false
[06/13 18:16:37   1024s] (I)       spanningTreeRefinement : false
[06/13 18:16:37   1024s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:16:37   1024s] (I)       starting read tracks
[06/13 18:16:37   1024s] (I)       build grid graph
[06/13 18:16:37   1024s] (I)       build grid graph start
[06/13 18:16:37   1024s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:16:37   1024s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:16:37   1024s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:16:37   1024s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:16:37   1024s] (I)       build grid graph end
[06/13 18:16:37   1024s] (I)       numViaLayers=4
[06/13 18:16:37   1024s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:16:37   1024s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:16:37   1024s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:16:37   1024s] (I)       end build via table
[06/13 18:16:38   1024s] [NR-eGR] numRoutingBlks=0 numInstBlks=87206 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:16:38   1024s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:16:38   1024s] (I)       readDataFromPlaceDB
[06/13 18:16:38   1024s] (I)       Read net information..
[06/13 18:16:38   1024s] [NR-eGR] Read numTotalNets=13931  numIgnoredNets=0
[06/13 18:16:38   1024s] (I)       Read testcase time = 0.000 seconds
[06/13 18:16:38   1024s] 
[06/13 18:16:38   1024s] (I)       read default dcut vias
[06/13 18:16:38   1024s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:16:38   1024s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:16:38   1024s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:16:38   1024s] (I)       build grid graph start
[06/13 18:16:38   1024s] (I)       build grid graph end
[06/13 18:16:38   1024s] (I)       Model blockage into capacity
[06/13 18:16:38   1024s] (I)       Read numBlocks=766078  numPreroutedWires=0  numCapScreens=0
[06/13 18:16:38   1024s] (I)       blocked area on Layer1 : 44151538442500  (924.37%)
[06/13 18:16:38   1024s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:16:38   1024s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:16:38   1024s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:16:38   1024s] (I)       Modeling time = 0.050 seconds
[06/13 18:16:38   1024s] 
[06/13 18:16:38   1024s] (I)       Number of ignored nets = 0
[06/13 18:16:38   1024s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:16:38   1024s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:16:38   1024s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:16:38   1024s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:16:38   1024s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:16:38   1024s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:16:38   1024s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:16:38   1024s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:16:38   1024s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:16:38   1024s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:16:38   1024s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1157.3 MB
[06/13 18:16:38   1024s] (I)       Ndr track 0 does not exist
[06/13 18:16:38   1024s] (I)       Layer1  viaCost=200.00
[06/13 18:16:38   1024s] (I)       Layer2  viaCost=100.00
[06/13 18:16:38   1024s] (I)       Layer3  viaCost=200.00
[06/13 18:16:38   1024s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:16:38   1024s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:16:38   1024s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:16:38   1024s] (I)       Site Width          :  1400  (dbu)
[06/13 18:16:38   1024s] (I)       Row Height          : 13000  (dbu)
[06/13 18:16:38   1024s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:16:38   1024s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:16:38   1024s] (I)       grid                :   168   168     4
[06/13 18:16:38   1024s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:16:38   1024s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:16:38   1024s] (I)       Default wire width  :   500   600   600   600
[06/13 18:16:38   1024s] (I)       Default wire space  :   450   500   500   600
[06/13 18:16:38   1024s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:16:38   1024s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:16:38   1024s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:16:38   1024s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:16:38   1024s] (I)       Num of masks        :     1     1     1     1
[06/13 18:16:38   1024s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:16:38   1024s] (I)       --------------------------------------------------------
[06/13 18:16:38   1024s] 
[06/13 18:16:38   1024s] [NR-eGR] ============ Routing rule table ============
[06/13 18:16:38   1024s] [NR-eGR] Rule id 0. Nets 13888 
[06/13 18:16:38   1024s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:16:38   1024s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:16:38   1024s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:16:38   1024s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:16:38   1024s] [NR-eGR] ========================================
[06/13 18:16:38   1024s] [NR-eGR] 
[06/13 18:16:38   1024s] (I)       After initializing earlyGlobalRoute syMemory usage = 1157.3 MB
[06/13 18:16:38   1024s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:16:38   1024s] (I)       ============= Initialization =============
[06/13 18:16:38   1024s] (I)       totalPins=44049  totalGlobalPin=41986 (95.32%)
[06/13 18:16:38   1024s] (I)       total 2D Cap : 433434 = (179267 H, 254167 V)
[06/13 18:16:38   1024s] [NR-eGR] Layer group 1: route 13888 net(s) in layer range [1, 4]
[06/13 18:16:38   1024s] (I)       ============  Phase 1a Route ============
[06/13 18:16:38   1024s] (I)       Phase 1a runs 0.03 seconds
[06/13 18:16:38   1024s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:16:38   1024s] (I)       Usage: 174113 = (90638 H, 83475 V) = (50.56% H, 32.84% V) = (1.178e+06um H, 1.085e+06um V)
[06/13 18:16:38   1024s] (I)       
[06/13 18:16:38   1024s] (I)       ============  Phase 1b Route ============
[06/13 18:16:38   1024s] (I)       Phase 1b runs 0.04 seconds
[06/13 18:16:38   1024s] (I)       Usage: 174648 = (90822 H, 83826 V) = (50.66% H, 32.98% V) = (1.181e+06um H, 1.090e+06um V)
[06/13 18:16:38   1024s] (I)       
[06/13 18:16:38   1024s] (I)       earlyGlobalRoute overflow of layer group 1: 45.02% H + 18.09% V. EstWL: 2.270424e+06um
[06/13 18:16:38   1024s] (I)       ============  Phase 1c Route ============
[06/13 18:16:38   1024s] (I)       Level2 Grid: 34 x 34
[06/13 18:16:38   1024s] (I)       Phase 1c runs 0.03 seconds
[06/13 18:16:38   1024s] (I)       Usage: 176281 = (91904 H, 84377 V) = (51.27% H, 33.20% V) = (1.195e+06um H, 1.097e+06um V)
[06/13 18:16:38   1024s] (I)       
[06/13 18:16:38   1024s] (I)       ============  Phase 1d Route ============
[06/13 18:16:38   1024s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:16:38   1024s] (I)       Usage: 176281 = (91904 H, 84377 V) = (51.27% H, 33.20% V) = (1.195e+06um H, 1.097e+06um V)
[06/13 18:16:38   1024s] (I)       
[06/13 18:16:38   1024s] (I)       ============  Phase 1e Route ============
[06/13 18:16:38   1024s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:16:38   1024s] (I)       Usage: 176281 = (91904 H, 84377 V) = (51.27% H, 33.20% V) = (1.195e+06um H, 1.097e+06um V)
[06/13 18:16:38   1024s] (I)       
[06/13 18:16:38   1024s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 46.02% H + 15.58% V. EstWL: 2.291653e+06um
[06/13 18:16:38   1024s] [NR-eGR] 
[06/13 18:16:38   1024s] (I)       ============  Phase 1l Route ============
[06/13 18:16:38   1024s] (I)       Phase 1l runs 0.03 seconds
[06/13 18:16:38   1024s] (I)       
[06/13 18:16:38   1024s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:16:38   1024s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[06/13 18:16:38   1024s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:16:38   1024s] [NR-eGR] Layer            (1-4)           (5-8)          (9-12)         (13-14)    OverCon 
[06/13 18:16:38   1024s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:16:38   1024s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:16:38   1024s] [NR-eGR] Layer2     996( 6.60%)     254( 1.68%)      40( 0.27%)       3( 0.02%)   ( 8.57%) 
[06/13 18:16:38   1024s] [NR-eGR] Layer3    2412(14.75%)    1162( 7.11%)     160( 0.98%)       2( 0.01%)   (22.85%) 
[06/13 18:16:38   1024s] [NR-eGR] Layer4     980( 6.11%)     310( 1.93%)       5( 0.03%)       0( 0.00%)   ( 8.07%) 
[06/13 18:16:38   1024s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:16:38   1024s] [NR-eGR] Total     4388( 8.28%)    1726( 3.26%)     205( 0.39%)       5( 0.01%)   (11.93%) 
[06/13 18:16:38   1024s] [NR-eGR] 
[06/13 18:16:38   1024s] (I)       Total Global Routing Runtime: 0.16 seconds
[06/13 18:16:38   1024s] (I)       total 2D Cap : 434909 = (180107 H, 254802 V)
[06/13 18:16:38   1024s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 22.40% H + 8.22% V
[06/13 18:16:38   1024s] [NR-eGR] Overflow after earlyGlobalRoute 41.69% H + 17.96% V
[06/13 18:16:38   1024s] (I)       ============= track Assignment ============
[06/13 18:16:38   1024s] (I)       extract Global 3D Wires
[06/13 18:16:38   1024s] (I)       Extract Global WL : time=0.00
[06/13 18:16:38   1024s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:16:38   1024s] (I)       Initialization real time=0.00 seconds
[06/13 18:16:38   1024s] (I)       Run Multi-thread track assignment
[06/13 18:16:38   1024s] (I)       merging nets...
[06/13 18:16:38   1024s] (I)       merging nets done
[06/13 18:16:38   1024s] (I)       Kernel real time=0.12 seconds
[06/13 18:16:38   1024s] (I)       End Greedy Track Assignment
[06/13 18:16:38   1024s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:16:38   1024s] [NR-eGR] Layer1(MET1)(H) length: 8.384612e+04um, number of vias: 43863
[06/13 18:16:38   1024s] [NR-eGR] Layer2(MET2)(V) length: 6.508222e+05um, number of vias: 37482
[06/13 18:16:38   1024s] [NR-eGR] Layer3(MET3)(H) length: 1.150223e+06um, number of vias: 5340
[06/13 18:16:38   1024s] [NR-eGR] Layer4(MET4)(V) length: 4.910477e+05um, number of vias: 0
[06/13 18:16:38   1024s] [NR-eGR] Total length: 2.375939e+06um, number of vias: 86685
[06/13 18:16:38   1024s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:16:38   1024s] [NR-eGR] Total clock nets wire length: 4.897253e+04um 
[06/13 18:16:38   1024s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:16:38   1024s] [NR-eGR] End Peak syMemory usage = 1096.2 MB
[06/13 18:16:38   1024s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.54 seconds
[06/13 18:16:38   1024s] Extraction called for design 'top_io' of instances=13654 and nets=14377 using extraction engine 'preRoute' .
[06/13 18:16:38   1024s] PreRoute RC Extraction called for design top_io.
[06/13 18:16:38   1024s] RC Extraction called in multi-corner(2) mode.
[06/13 18:16:38   1024s] RCMode: PreRoute
[06/13 18:16:38   1024s]       RC Corner Indexes            0       1   
[06/13 18:16:38   1024s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:16:38   1024s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:16:38   1024s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:16:38   1024s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:16:38   1024s] Shrink Factor                : 1.00000
[06/13 18:16:38   1024s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:16:38   1024s] Using capacitance table file ...
[06/13 18:16:38   1024s] Updating RC grid for preRoute extraction ...
[06/13 18:16:38   1024s] Initializing multi-corner capacitance tables ... 
[06/13 18:16:38   1024s] Initializing multi-corner resistance tables ...
[06/13 18:16:38   1024s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1093.973M)
[06/13 18:16:38   1025s] Compute RC Scale Done ...
[06/13 18:16:38   1025s] [hotspot] +------------+---------------+---------------+
[06/13 18:16:38   1025s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:16:38   1025s] [hotspot] +------------+---------------+---------------+
[06/13 18:16:38   1025s] [hotspot] | normalized |        336.33 |        337.67 |
[06/13 18:16:38   1025s] [hotspot] +------------+---------------+---------------+
[06/13 18:16:38   1025s] Local HotSpot Analysis: normalized max congestion hotspot area = 336.33, normalized total congestion hotspot area = 337.67 (area is in unit of 4 std-cell row bins)
[06/13 18:16:38   1025s] [hotspot] max/total 336.33/337.67, big hotspot (>10) total 336.33
[06/13 18:16:38   1025s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/13 18:16:38   1025s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:16:38   1025s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/13 18:16:38   1025s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:16:38   1025s] [hotspot] |  1  |   578.80   369.20  1826.80  1721.20 |      337.67   |
[06/13 18:16:38   1025s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:16:38   1025s] #################################################################################
[06/13 18:16:38   1025s] # Design Stage: PreRoute
[06/13 18:16:38   1025s] # Design Name: top_io
[06/13 18:16:38   1025s] # Design Mode: 250nm
[06/13 18:16:38   1025s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:16:38   1025s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:16:38   1025s] # Signoff Settings: SI Off 
[06/13 18:16:38   1025s] #################################################################################
[06/13 18:16:39   1025s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:16:39   1025s] Calculate delays in BcWc mode...
[06/13 18:16:39   1025s] Topological Sorting (REAL = 0:00:00.0, MEM = 1165.3M, InitMEM = 1165.3M)
[06/13 18:16:39   1025s] Start delay calculation (fullDC) (1 T). (MEM=1165.34)
[06/13 18:16:39   1025s] End AAE Lib Interpolated Model. (MEM=1165.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:16:41   1027s] Total number of fetched objects 15764
[06/13 18:16:41   1027s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:16:41   1027s] End delay calculation. (MEM=1152.61 CPU=0:00:01.8 REAL=0:00:02.0)
[06/13 18:16:41   1027s] End delay calculation (fullDC). (MEM=1152.61 CPU=0:00:01.9 REAL=0:00:02.0)
[06/13 18:16:41   1027s] *** CDM Built up (cpu=0:00:02.2  real=0:00:03.0  mem= 1152.6M) ***
[06/13 18:16:41   1027s] Begin: GigaOpt postEco DRV Optimization
[06/13 18:16:41   1027s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:16:41   1027s] Info: 43 io nets excluded
[06/13 18:16:41   1027s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:16:41   1027s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:16:41   1027s] ### Creating PhyDesignMc. totSessionCpu=0:17:08 mem=1152.6M
[06/13 18:16:41   1027s] #spOpts: N=250 
[06/13 18:16:41   1027s] Core basic site is standard
[06/13 18:16:41   1027s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:16:41   1027s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:08 mem=1152.6M
[06/13 18:16:41   1027s] 
[06/13 18:16:41   1027s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:16:41   1027s] ### Creating LA Mngr. totSessionCpu=0:17:08 mem=1152.6M
[06/13 18:16:41   1027s] ### Creating LA Mngr, finished. totSessionCpu=0:17:08 mem=1152.6M
[06/13 18:16:42   1029s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:16:42   1029s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:16:42   1029s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:16:42   1029s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:16:42   1029s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:16:42   1029s] Info: violation cost 679.986267 (cap = 28.562370, tran = 651.424011, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:16:42   1029s] |   656|  2332|   -25.25|    68|    68|    -0.46|     0|     0|     0|     0|   -15.49| -3631.43|       0|       0|       0|  82.96|          |         |
[06/13 18:18:06   1112s] Info: violation cost 179.704163 (cap = 8.060156, tran = 171.643967, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:18:06   1112s] |   226|   685|   -21.62|    22|    22|    -0.38|     0|     0|     0|     0|   -13.52| -2877.73|     182|     164|     206|  84.15|   0:01:24|  1301.4M|
[06/13 18:18:53   1159s] Info: violation cost 33.213741 (cap = 0.969646, tran = 32.244095, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:18:53   1159s] |    64|   234|    -6.41|     7|     7|    -0.14|     0|     0|     0|     0|   -10.39| -2215.45|     111|      56|      62|  84.55| 0:00:47.0|  1301.4M|
[06/13 18:19:07   1173s] Info: violation cost 2.401125 (cap = 0.000000, tran = 2.401125, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:19:07   1173s] |    11|    34|    -1.75|     0|     0|     0.00|     0|     0|     0|     0|   -10.12| -2114.66|      37|      10|      17|  84.62| 0:00:14.0|  1301.4M|
[06/13 18:19:07   1173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] ###############################################################################
[06/13 18:19:07   1173s] #
[06/13 18:19:07   1173s] #  Large fanout net report:  
[06/13 18:19:07   1173s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[06/13 18:19:07   1173s] #     - current density: 84.62
[06/13 18:19:07   1173s] #
[06/13 18:19:07   1173s] #  List of high fanout nets:
[06/13 18:19:07   1173s] #
[06/13 18:19:07   1173s] ###############################################################################
[06/13 18:19:07   1173s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:19:07   1173s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:19:07   1173s] **** End NDR-Layer Usage Statistics ****
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] =======================================================================
[06/13 18:19:07   1173s]                 Reasons for remaining drv violations
[06/13 18:19:07   1173s] =======================================================================
[06/13 18:19:07   1173s] *info: Total 9 net(s) have violations which can't be fixed by DRV optimization.
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] MultiBuffering failure reasons
[06/13 18:19:07   1173s] ------------------------------------------------
[06/13 18:19:07   1173s] *info:     3 net(s): Could not be fixed because the solution degraded timing.
[06/13 18:19:07   1173s] *info:     1 net(s): Could not be fixed because the location check has rejected the overall buffering solution.
[06/13 18:19:07   1173s] *info:     3 net(s): Could not be fixed because of no legal loc.
[06/13 18:19:07   1173s] *info:     2 net(s): Could not be fixed because there is no usable buffer or delay cell for buffering.
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] SingleBuffering failure reasons
[06/13 18:19:07   1173s] ------------------------------------------------
[06/13 18:19:07   1173s] *info:     3 net(s): Could not be fixed because of the buffering solution introduces slack degradation or no slack gain.
[06/13 18:19:07   1173s] *info:     3 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] Resizing failure reasons
[06/13 18:19:07   1173s] ------------------------------------------------
[06/13 18:19:07   1173s] *info:     6 net(s): Could not be fixed because no move is found.
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] *info: Total 2 net(s) were new nets created by previous iteration of DRV buffering. More iteration of DRV fixing may or may not fix the violation.
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1173s] *** Finish DRV Fixing (cpu=0:02:25 real=0:02:25 mem=1301.4M) ***
[06/13 18:19:07   1173s] 
[06/13 18:19:07   1174s] *** Starting refinePlace (0:19:34 mem=1317.4M) ***
[06/13 18:19:07   1174s] Total net bbox length = 2.129e+06 (1.113e+06 1.016e+06) (ext = 3.183e+04)
[06/13 18:19:07   1174s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:19:07   1174s] Starting refinePlace ...
[06/13 18:19:10   1177s] 
[06/13 18:19:10   1177s] Verbose-2031: Within search radius 832.000 um from center (1751.400 655.200), there is no legal location for instance "t_op/U1006" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:10   1177s] 
[06/13 18:19:10   1177s] 
[06/13 18:19:10   1177s] Verbose-2031: Within search radius 832.000 um from center (1751.400 707.200), there is no legal location for instance "t_op/FE_RC_1897_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:10   1177s] 
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] Verbose-2031: Within search radius 832.000 um from center (1755.600 655.200), there is no legal location for instance "t_op/U990" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] Verbose-2031: Within search radius 832.000 um from center (1755.600 707.200), there is no legal location for instance "t_op/FE_OFC1725_n2754" ( cell: "INV6" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] Verbose-2031: Within search radius 832.000 um from center (1758.400 694.200), there is no legal location for instance "t_op/FE_RC_830_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] Verbose-2031: Within search radius 832.000 um from center (1759.800 655.200), there is no legal location for instance "t_op/U1010" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] Verbose-2031: Within search radius 832.000 um from center (1759.800 707.200), there is no legal location for instance "t_op/FE_RC_954_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] 
[06/13 18:19:11   1177s] Verbose-2031: Within search radius 832.000 um from center (1761.200 564.200), there is no legal location for instance "t_op/U364" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:11   1177s] 
[06/13 18:19:14   1181s] 
[06/13 18:19:14   1181s] Verbose-2031: Within search radius 832.000 um from center (1512.000 512.200), there is no legal location for instance "t_op/FE_OFC2469_u_inFIFO_n327" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:14   1181s] 
[06/13 18:19:15   1181s] 
[06/13 18:19:15   1181s] Verbose-2031: Within search radius 832.000 um from center (1524.600 564.200), there is no legal location for instance "t_op/FE_OFC2463_u_inFIFO_n317" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:15   1181s] 
[06/13 18:19:15   1182s] 
[06/13 18:19:15   1182s] Verbose-2031: Within search radius 832.000 um from center (1540.000 512.200), there is no legal location for instance "t_op/FE_RC_6019_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:15   1182s] 
[06/13 18:19:15   1182s] 
[06/13 18:19:15   1182s] Verbose-2031: Within search radius 832.000 um from center (1541.400 655.200), there is no legal location for instance "t_op/U4267" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:15   1182s] 
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] Verbose-2031: Within search radius 832.000 um from center (1548.400 577.200), there is no legal location for instance "t_op/U870" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] Verbose-2031: Within search radius 832.000 um from center (1569.400 421.200), there is no legal location for instance "t_op/U961" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] Verbose-2031: Within search radius 832.000 um from center (1580.600 512.200), there is no legal location for instance "t_op/U953" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] Verbose-2031: Within search radius 832.000 um from center (1580.600 538.200), there is no legal location for instance "t_op/U844" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] 
[06/13 18:19:16   1182s] Verbose-2031: Within search radius 832.000 um from center (1580.600 551.200), there is no legal location for instance "t_op/U842" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:16   1182s] 
[06/13 18:19:17   1183s] 
[06/13 18:19:17   1183s] Verbose-2031: Within search radius 832.000 um from center (1593.200 668.200), there is no legal location for instance "t_op/FE_RC_6022_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:17   1183s] 
[06/13 18:19:17   1183s] 
[06/13 18:19:17   1183s] Verbose-2031: Within search radius 832.000 um from center (1597.400 499.200), there is no legal location for instance "t_op/U949" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:17   1183s] 
[06/13 18:19:17   1183s] 
[06/13 18:19:17   1183s] Verbose-2031: Within search radius 832.000 um from center (1601.600 681.200), there is no legal location for instance "t_op/FE_RC_312_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:17   1183s] 
[06/13 18:19:17   1184s] 
[06/13 18:19:17   1184s] Verbose-2031: Within search radius 832.000 um from center (1611.400 447.200), there is no legal location for instance "t_op/U957" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:17   1184s] 
[06/13 18:19:18   1184s] 
[06/13 18:19:18   1184s] Verbose-2031: Within search radius 832.000 um from center (1615.600 746.200), there is no legal location for instance "t_op/U1133" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:18   1184s] 
[06/13 18:19:18   1184s] 
[06/13 18:19:18   1184s] Verbose-2031: Within search radius 832.000 um from center (1618.400 564.200), there is no legal location for instance "t_op/U828" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:18   1184s] 
[06/13 18:19:18   1184s] 
[06/13 18:19:18   1184s] Verbose-2031: Within search radius 832.000 um from center (1618.400 694.200), there is no legal location for instance "t_op/FE_OFC2545_u_inFIFO_n337" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:18   1184s] 
[06/13 18:19:18   1185s] 
[06/13 18:19:18   1185s] Verbose-2031: Within search radius 832.000 um from center (1625.400 772.200), there is no legal location for instance "t_op/U4090" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:18   1185s] 
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] Verbose-2031: Within search radius 832.000 um from center (1628.200 642.200), there is no legal location for instance "t_op/U1935" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] Verbose-2031: Within search radius 832.000 um from center (1628.200 733.200), there is no legal location for instance "t_op/U2412" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] Verbose-2031: Within search radius 832.000 um from center (1628.200 798.200), there is no legal location for instance "t_op/U4271" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] Verbose-2031: Within search radius 832.000 um from center (1633.800 785.200), there is no legal location for instance "t_op/FE_RC_4204_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1185s] Verbose-2031: Within search radius 832.000 um from center (1635.200 655.200), there is no legal location for instance "t_op/U1854" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:19   1185s] 
[06/13 18:19:19   1186s] 
[06/13 18:19:19   1186s] Verbose-2031: Within search radius 832.000 um from center (1640.800 811.200), there is no legal location for instance "t_op/FE_OFC2427_FE_RN_3763_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:19   1186s] 
[06/13 18:19:19   1186s] 
[06/13 18:19:19   1186s] Verbose-2031: Within search radius 832.000 um from center (1642.200 707.200), there is no legal location for instance "t_op/U1997" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:19   1186s] 
[06/13 18:19:19   1186s] 
[06/13 18:19:19   1186s] Verbose-2031: Within search radius 832.000 um from center (1647.800 798.200), there is no legal location for instance "t_op/FE_RC_3411_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:19   1186s] 
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] Verbose-2031: Within search radius 832.000 um from center (1652.000 746.200), there is no legal location for instance "t_op/U4269" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] Verbose-2031: Within search radius 832.000 um from center (1680.000 434.200), there is no legal location for instance "t_op/U951" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] Verbose-2031: Within search radius 832.000 um from center (1680.000 746.200), there is no legal location for instance "t_op/FE_OFC2473_u_inFIFO_n329" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] Verbose-2031: Within search radius 832.000 um from center (1680.000 759.200), there is no legal location for instance "t_op/U1815" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] Verbose-2031: Within search radius 832.000 um from center (1681.400 811.200), there is no legal location for instance "t_op/FE_RC_3732_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1186s] Verbose-2031: Within search radius 832.000 um from center (1685.600 785.200), there is no legal location for instance "t_op/FE_OFC1719_n2761" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1186s] 
[06/13 18:19:20   1187s] 
[06/13 18:19:20   1187s] Verbose-2031: Within search radius 832.000 um from center (1687.000 707.200), there is no legal location for instance "t_op/FE_OFC2509_u_inFIFO_n526" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1187s] 
[06/13 18:19:20   1187s] 
[06/13 18:19:20   1187s] Verbose-2031: Within search radius 832.000 um from center (1688.400 785.200), there is no legal location for instance "t_op/FE_OFC2543_u_inFIFO_n311" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1187s] 
[06/13 18:19:20   1187s] 
[06/13 18:19:20   1187s] Verbose-2031: Within search radius 832.000 um from center (1689.800 707.200), there is no legal location for instance "t_op/U1711" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1187s] 
[06/13 18:19:20   1187s] 
[06/13 18:19:20   1187s] Verbose-2031: Within search radius 832.000 um from center (1689.800 824.200), there is no legal location for instance "t_op/FE_RC_4209_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:20   1187s] 
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] Verbose-2031: Within search radius 832.000 um from center (1692.600 850.200), there is no legal location for instance "t_op/FE_OFC2527_FE_RN_3021_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] Verbose-2031: Within search radius 832.000 um from center (1695.400 811.200), there is no legal location for instance "t_op/FE_RC_3737_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] Verbose-2031: Within search radius 832.000 um from center (1698.200 694.200), there is no legal location for instance "t_op/U1828" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] Verbose-2031: Within search radius 832.000 um from center (1699.600 798.200), there is no legal location for instance "t_op/FE_RC_4049_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] Verbose-2031: Within search radius 832.000 um from center (1702.400 512.200), there is no legal location for instance "t_op/FE_RC_3478_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] Verbose-2031: Within search radius 832.000 um from center (1703.800 863.200), there is no legal location for instance "t_op/FE_RC_4216_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] Verbose-2031: Within search radius 832.000 um from center (1705.200 525.200), there is no legal location for instance "t_op/FE_RC_3474_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1187s] Verbose-2031: Within search radius 832.000 um from center (1708.000 889.200), there is no legal location for instance "t_op/FE_RC_2684_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1187s] 
[06/13 18:19:21   1188s] 
[06/13 18:19:21   1188s] Verbose-2031: Within search radius 832.000 um from center (1713.600 785.200), there is no legal location for instance "t_op/FE_OFC1533_u_decoder_fir_filter_n646" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:21   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1717.800 733.200), there is no legal location for instance "t_op/U1737" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1717.800 746.200), there is no legal location for instance "t_op/U3439" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1719.200 876.200), there is no legal location for instance "t_op/U2530" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1719.200 902.200), there is no legal location for instance "t_op/FE_RC_4398_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1722.000 902.200), there is no legal location for instance "t_op/FE_OFC2033_u_decoder_fir_filter_n781" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1723.400 824.200), there is no legal location for instance "t_op/FE_OFC2541_u_inFIFO_n335" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1723.400 850.200), there is no legal location for instance "t_op/FE_OFC2221_u_decoder_fir_filter_n626" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1724.800 499.200), there is no legal location for instance "t_op/U919" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1726.200 902.200), there is no legal location for instance "t_op/FE_OFC2440_FE_RN_1953_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1188s] Verbose-2031: Within search radius 832.000 um from center (1727.600 824.200), there is no legal location for instance "t_op/FE_OFC970_u_decoder_fir_filter_Q_data_mult_5_buff_7" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1188s] 
[06/13 18:19:22   1189s] 
[06/13 18:19:22   1189s] Verbose-2031: Within search radius 832.000 um from center (1727.600 863.200), there is no legal location for instance "t_op/FE_RC_2683_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1189s] 
[06/13 18:19:22   1189s] 
[06/13 18:19:22   1189s] Verbose-2031: Within search radius 832.000 um from center (1729.000 447.200), there is no legal location for instance "t_op/U925" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1189s] 
[06/13 18:19:22   1189s] 
[06/13 18:19:22   1189s] Verbose-2031: Within search radius 832.000 um from center (1729.000 785.200), there is no legal location for instance "t_op/FE_OFC962_u_decoder_fir_filter_n669" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1189s] 
[06/13 18:19:22   1189s] 
[06/13 18:19:22   1189s] Verbose-2031: Within search radius 832.000 um from center (1730.400 694.200), there is no legal location for instance "t_op/U1709" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:22   1189s] 
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] Verbose-2031: Within search radius 832.000 um from center (1730.400 876.200), there is no legal location for instance "t_op/FE_OFC2144_u_decoder_fir_filter_dp_cluster_0_r180_SUMB_6__1" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] Verbose-2031: Within search radius 832.000 um from center (1731.800 850.200), there is no legal location for instance "t_op/FE_OFC914_u_decoder_fir_filter_n647" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] Verbose-2031: Within search radius 832.000 um from center (1733.200 525.200), there is no legal location for instance "t_op/U965" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] Verbose-2031: Within search radius 832.000 um from center (1734.600 512.200), there is no legal location for instance "t_op/U1902" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] Verbose-2031: Within search radius 832.000 um from center (1734.600 850.200), there is no legal location for instance "t_op/FE_OFC2537_u_inFIFO_n331" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1189s] Verbose-2031: Within search radius 832.000 um from center (1736.000 720.200), there is no legal location for instance "t_op/FE_OFC812_u_inFIFO_n719" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:23   1189s] 
[06/13 18:19:23   1190s] 
[06/13 18:19:23   1190s] Verbose-2031: Within search radius 832.000 um from center (1743.000 863.200), there is no legal location for instance "t_op/FE_OFC960_u_decoder_fir_filter_n670" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:23   1190s] 
[06/13 18:19:23   1190s] 
[06/13 18:19:23   1190s] Verbose-2031: Within search radius 832.000 um from center (1744.400 824.200), there is no legal location for instance "t_op/FE_OFC1013_u_decoder_fir_filter_n607" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:23   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1745.800 772.200), there is no legal location for instance "t_op/U2250" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1747.200 824.200), there is no legal location for instance "t_op/FE_OFC2590_FE_RN_598_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1747.200 863.200), there is no legal location for instance "t_op/FE_OFC1240_u_decoder_fir_filter_Q_data_mult_5_buff_6" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1750.000 863.200), there is no legal location for instance "t_op/FE_OFC2591_FE_RN_598_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1751.400 811.200), there is no legal location for instance "t_op/U854" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1761.200 772.200), there is no legal location for instance "t_op/FE_OFC1941_u_decoder_fir_filter_n783" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1761.200 889.200), there is no legal location for instance "t_op/FE_OFC1601_u_decoder_fir_filter_n606" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1762.600 421.200), there is no legal location for instance "t_op/U947" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1762.600 499.200), there is no legal location for instance "t_op/FE_OFC2435_u_inFIFO_n738" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1190s] Verbose-2031: Within search radius 832.000 um from center (1762.600 512.200), there is no legal location for instance "t_op/U937" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1190s] 
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] Verbose-2031: Within search radius 832.000 um from center (1762.600 668.200), there is no legal location for instance "t_op/FE_RC_3262_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] Verbose-2031: Within search radius 832.000 um from center (1762.600 694.200), there is no legal location for instance "t_op/U921" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] Verbose-2031: Within search radius 832.000 um from center (1762.600 759.200), there is no legal location for instance "t_op/U917" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] Verbose-2031: Within search radius 832.000 um from center (1762.600 785.200), there is no legal location for instance "t_op/FE_RC_4053_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] Verbose-2031: Within search radius 832.000 um from center (1762.600 824.200), there is no legal location for instance "t_op/U2240" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] 
[06/13 18:19:24   1191s] Verbose-2031: Within search radius 832.000 um from center (1762.600 902.200), there is no legal location for instance "t_op/FE_RC_2476_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:24   1191s] 
[06/13 18:19:25   1191s] 
[06/13 18:19:25   1191s] Verbose-2031: Within search radius 832.000 um from center (1762.600 915.200), there is no legal location for instance "t_op/FE_RC_4045_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:19:25   1191s] 
[06/13 18:19:25   1191s] Move report: legalization moves 2974 insts, mean move: 193.96 um, max move: 1363.00 um
[06/13 18:19:25   1191s] 	Max move on inst (t_op/U947): (1762.60, 421.20) --> (425.60, 447.20)
[06/13 18:19:25   1191s] [CPU] RefinePlace/Legalization (cpu=0:00:17.4, real=0:00:18.0, mem=1317.4MB) @(0:19:34 - 0:19:51).
[06/13 18:19:25   1191s] Move report: Detail placement moves 2974 insts, mean move: 193.96 um, max move: 1363.00 um
[06/13 18:19:25   1191s] 	Max move on inst (t_op/U947): (1762.60, 421.20) --> (425.60, 447.20)
[06/13 18:19:25   1191s] 	Runtime: CPU: 0:00:17.4 REAL: 0:00:18.0 MEM: 1317.4MB
[06/13 18:19:25   1191s] Statistics of distance of Instance movement in refine placement:
[06/13 18:19:25   1191s]   maximum (X+Y) =      1363.00 um
[06/13 18:19:25   1191s]   inst (t_op/U947) with max move: (1762.6, 421.2) -> (425.6, 447.2)
[06/13 18:19:25   1191s]   mean    (X+Y) =       193.96 um
[06/13 18:19:25   1191s] Total instances flipped for legalization: 2
[06/13 18:19:25   1191s] Summary Report:
[06/13 18:19:25   1191s] Instances move: 2974 (out of 13956 movable)
[06/13 18:19:25   1191s] Instances flipped: 2
[06/13 18:19:25   1191s] Mean displacement: 193.96 um
[06/13 18:19:25   1191s] Max displacement: 1363.00 um (Instance: t_op/U947) (1762.6, 421.2) -> (425.6, 447.2)
[06/13 18:19:25   1191s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:19:25   1191s] Total instances moved : 2974
[06/13 18:19:25   1191s] Total net bbox length = 2.818e+06 (1.392e+06 1.426e+06) (ext = 3.056e+04)
[06/13 18:19:25   1191s] Runtime: CPU: 0:00:17.4 REAL: 0:00:18.0 MEM: 1317.4MB
[06/13 18:19:25   1191s] [CPU] RefinePlace/total (cpu=0:00:17.4, real=0:00:18.0, mem=1317.4MB) @(0:19:34 - 0:19:51).
[06/13 18:19:25   1191s] *** Finished refinePlace (0:19:51 mem=1317.4M) ***
[06/13 18:19:25   1191s] *** maximum move = 1363.00 um ***
[06/13 18:19:25   1191s] *** Finished re-routing un-routed nets (1317.4M) ***
[06/13 18:19:26   1192s] 
[06/13 18:19:26   1192s] *** Finish Physical Update (cpu=0:00:18.8 real=0:00:19.0 mem=1317.4M) ***
[06/13 18:19:26   1192s] End: GigaOpt postEco DRV Optimization
[06/13 18:19:26   1192s] GigaOpt: WNS changes after routing: -4.937 -> -15.967 (bump = 11.03)
[06/13 18:19:26   1192s] Begin: GigaOpt postEco optimization
[06/13 18:19:26   1192s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:19:26   1192s] Info: 43 io nets excluded
[06/13 18:19:26   1192s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:19:26   1192s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:19:26   1192s] ### Creating PhyDesignMc. totSessionCpu=0:19:53 mem=1298.3M
[06/13 18:19:26   1192s] #spOpts: N=250 
[06/13 18:19:26   1192s] ### Creating PhyDesignMc, finished. totSessionCpu=0:19:53 mem=1298.3M
[06/13 18:19:26   1192s] 
[06/13 18:19:26   1192s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:19:26   1192s] ### Creating LA Mngr. totSessionCpu=0:19:53 mem=1298.3M
[06/13 18:19:26   1192s] ### Creating LA Mngr, finished. totSessionCpu=0:19:53 mem=1298.3M
[06/13 18:19:29   1195s] *info: 43 io nets excluded
[06/13 18:19:29   1195s] *info: 2 clock nets excluded
[06/13 18:19:29   1195s] *info: 7 special nets excluded.
[06/13 18:19:29   1195s] *info: 440 no-driver nets excluded.
[06/13 18:19:30   1196s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:19:30   1196s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:19:30   1196s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:19:30   1196s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:19:30   1197s] ** GigaOpt Optimizer WNS Slack -23.270 TNS Slack -5043.462 Density 85.43
[06/13 18:19:30   1197s] Optimizer WNS Pass 0
[06/13 18:19:30   1197s] Active Path Group: in2reg reg2reg  
[06/13 18:19:30   1197s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:19:30   1197s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:19:30   1197s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:19:30   1197s] | -23.270|  -23.270|-5043.462|-5043.462|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:30   1197s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:30   1197s] | -22.849|  -22.849|-5044.589|-5044.589|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:30   1197s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:30   1197s] | -22.551|  -22.551|-5043.694|-5043.694|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:30   1197s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:31   1197s] | -21.074|  -21.074|-5042.085|-5042.085|    85.43%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:31   1197s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:31   1197s] | -20.958|  -20.958|-5041.367|-5041.367|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:31   1197s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:31   1197s] | -20.814|  -20.814|-5040.744|-5040.744|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:31   1197s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:31   1197s] | -20.540|  -20.540|-5040.021|-5040.021|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:31   1197s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:31   1197s] | -20.355|  -20.355|-5046.103|-5046.103|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:31   1197s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:19:31   1198s] | -20.281|  -20.281|-5045.669|-5045.669|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:31   1198s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:19:31   1198s] | -20.165|  -20.165|-5042.891|-5042.891|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:31   1198s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:32   1198s] | -19.988|  -19.988|-5041.246|-5041.246|    85.42%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:32   1198s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:19:32   1198s] | -19.651|  -19.651|-5039.637|-5039.637|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:32   1198s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:19:32   1198s] | -19.510|  -19.510|-5038.055|-5038.055|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:32   1198s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:19:32   1198s] | -19.354|  -19.354|-5036.598|-5036.598|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:32   1198s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:32   1198s] | -19.171|  -19.171|-5036.157|-5036.157|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:32   1198s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:19:33   1199s] | -18.970|  -18.970|-5032.844|-5032.844|    85.43%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:33   1199s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:41   1208s] | -18.613|  -18.613|-5030.575|-5030.575|    85.43%|   0:00:08.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:41   1208s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:41   1208s] | -18.510|  -18.510|-5018.535|-5018.535|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:19:42   1208s] | -18.154|  -18.154|-5015.114|-5015.114|    85.44%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:42   1208s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:42   1208s] | -17.952|  -17.952|-5014.306|-5014.306|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:42   1208s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:19:42   1208s] | -17.843|  -17.843|-5013.123|-5013.123|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:42   1208s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:19:42   1208s] | -17.471|  -17.471|-5009.334|-5009.334|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:19:42   1208s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:42   1209s] | -17.168|  -17.168|-4989.550|-4989.550|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:42   1209s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:45   1211s] | -17.011|  -17.011|-4991.246|-4991.246|    85.43%|   0:00:03.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:45   1211s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:19:45   1212s] | -16.715|  -16.715|-4989.016|-4989.016|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:45   1212s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:19:49   1215s] | -16.631|  -16.631|-4988.166|-4988.166|    85.43%|   0:00:04.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:19:49   1215s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:56   1222s] | -16.452|  -16.452|-4987.154|-4987.154|    85.42%|   0:00:07.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:56   1222s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:19:56   1222s] | -16.277|  -16.277|-4985.294|-4985.294|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[13 |
[06/13 18:19:56   1222s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:19:56   1223s] | -16.194|  -16.194|-4982.462|-4982.462|    85.43%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:56   1223s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:19:57   1223s] | -16.118|  -16.118|-4977.145|-4977.145|    85.43%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:57   1223s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:19:57   1223s] | -15.820|  -15.820|-4975.645|-4975.645|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[8 |
[06/13 18:19:57   1223s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:19:57   1224s] | -15.736|  -15.736|-4964.979|-4964.979|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:19:58   1224s] | -15.676|  -15.676|-4961.071|-4961.071|    85.42%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:19:58   1224s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:00   1226s] | -15.589|  -15.589|-4958.144|-4958.144|    85.42%|   0:00:02.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:20:00   1226s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:01   1227s] | -15.535|  -15.535|-4956.875|-4956.875|    85.42%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:20:01   1227s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:01   1227s] | -15.457|  -15.457|-4956.380|-4956.380|    85.41%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:20:01   1227s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:20:05   1231s] | -15.388|  -15.388|-4950.120|-4950.120|    85.41%|   0:00:04.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:20:05   1231s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:06   1232s] | -15.300|  -15.300|-4952.165|-4952.165|    85.41%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:20:06   1232s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:11   1237s] | -15.212|  -15.212|-4947.049|-4947.049|    85.41%|   0:00:05.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:20:11   1237s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:27   1253s] | -15.171|  -15.171|-4947.484|-4947.484|    85.41%|   0:00:16.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:20:27   1253s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:28   1255s] | -15.171|  -15.171|-4947.232|-4947.232|    85.42%|   0:00:01.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:20:28   1255s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:28   1255s] | -15.171|  -15.171|-4947.232|-4947.232|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:20:28   1255s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:20:28   1255s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:20:28   1255s] 
[06/13 18:20:28   1255s] *** Finish Core Optimize Step (cpu=0:00:58.0 real=0:00:58.0 mem=1317.4M) ***
[06/13 18:20:28   1255s] Active Path Group: in2reg  
[06/13 18:20:28   1255s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:20:28   1255s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:20:28   1255s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:20:28   1255s] |  -8.663|  -15.171|-1902.593|-4947.232|    85.42%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:20:28   1255s] |  -7.258|  -15.171|-1793.336|-4871.505|    85.41%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:20:28   1255s] |  -6.929|  -15.171|-2023.588|-4922.249|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:20:29   1255s] |  -6.409|  -15.171|-2023.068|-4921.729|    85.40%|   0:00:01.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:20:29   1255s] |  -6.252|  -15.171|-2035.779|-4925.232|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:20:29   1255s] |  -6.110|  -15.171|-1898.102|-4889.513|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:20:29   1255s] |  -5.730|  -15.171|-1702.177|-4858.901|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:20:29   1255s] |  -5.604|  -15.171|-1830.855|-4863.031|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:20:30   1256s] |  -5.445|  -15.171|-1799.856|-4861.797|    85.41%|   0:00:01.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][2]/E                    |
[06/13 18:20:30   1256s] |  -5.342|  -15.171|-1672.894|-4858.945|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:20:30   1256s] |  -5.202|  -15.171|-1670.585|-4856.636|    85.40%|   0:00:00.0| 1317.4M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][2]/E                    |
[06/13 18:21:11   1298s] |  -4.797|  -15.171|-1501.839|-4894.060|    85.40%|   0:00:41.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][2]/E                    |
[06/13 18:21:23   1310s] |  -4.716|  -15.171|-1457.384|-4886.895|    85.40%|   0:00:12.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][2]/E                    |
[06/13 18:21:26   1312s] |  -4.417|  -15.171|-1438.096|-4880.983|    85.41%|   0:00:03.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:21:28   1314s] |  -4.207|  -15.171|-1356.216|-4876.530|    85.41%|   0:00:02.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[37][0]/E                    |
[06/13 18:21:39   1325s] |  -4.083|  -15.171|-1354.117|-4875.417|    85.41%|   0:00:11.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:21:42   1328s] |  -4.035|  -15.171|-1436.179|-4952.447|    85.41%|   0:00:03.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/i_FIFO_reg[3]/D                      |
[06/13 18:22:08   1355s] |  -3.915|  -15.171|-1426.317|-4970.003|    85.40%|   0:00:26.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[21][0]/E                    |
[06/13 18:22:29   1375s] |  -3.876|  -15.171|-1410.232|-4949.928|    85.40%|   0:00:21.0| 1397.2M|setup_func_max|   in2reg| t_op/u_inFIFO/FIFO_reg[74][1]/E                    |
[06/13 18:22:30   1376s] |  -3.795|  -15.171|-1405.028|-4944.725|    85.40%|   0:00:01.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:22:36   1382s] |  -3.795|  -15.171|-1404.941|-4944.639|    85.40%|   0:00:06.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:22:37   1383s] |  -3.795|  -15.171|-1404.941|-4944.639|    85.40%|   0:00:01.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:22:37   1383s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:22:37   1383s] 
[06/13 18:22:37   1383s] *** Finish Core Optimize Step (cpu=0:02:09 real=0:02:09 mem=1397.2M) ***
[06/13 18:22:37   1383s] 
[06/13 18:22:37   1383s] *** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:07 mem=1397.2M) ***
[06/13 18:22:37   1383s] ** GigaOpt Optimizer WNS Slack -15.171 TNS Slack -4944.639 Density 85.40
[06/13 18:22:37   1383s] *** Starting refinePlace (0:23:04 mem=1397.2M) ***
[06/13 18:22:37   1383s] Total net bbox length = 2.799e+06 (1.386e+06 1.413e+06) (ext = 2.997e+04)
[06/13 18:22:37   1383s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:22:37   1383s] Starting refinePlace ...
[06/13 18:22:37   1383s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:22:37   1383s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1397.2MB) @(0:23:04 - 0:23:04).
[06/13 18:22:37   1383s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:22:37   1383s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1397.2MB
[06/13 18:22:37   1383s] Statistics of distance of Instance movement in refine placement:
[06/13 18:22:37   1383s]   maximum (X+Y) =         0.00 um
[06/13 18:22:37   1383s]   mean    (X+Y) =         0.00 um
[06/13 18:22:37   1383s] Summary Report:
[06/13 18:22:37   1383s] Instances move: 0 (out of 13953 movable)
[06/13 18:22:37   1383s] Instances flipped: 0
[06/13 18:22:37   1383s] Mean displacement: 0.00 um
[06/13 18:22:37   1383s] Max displacement: 0.00 um 
[06/13 18:22:37   1383s] Total instances moved : 0
[06/13 18:22:37   1383s] Total net bbox length = 2.799e+06 (1.386e+06 1.413e+06) (ext = 2.997e+04)
[06/13 18:22:37   1383s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1397.2MB
[06/13 18:22:37   1383s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1397.2MB) @(0:23:04 - 0:23:04).
[06/13 18:22:37   1383s] *** Finished refinePlace (0:23:04 mem=1397.2M) ***
[06/13 18:22:37   1383s] *** maximum move = 0.00 um ***
[06/13 18:22:37   1383s] *** Finished re-routing un-routed nets (1397.2M) ***
[06/13 18:22:37   1383s] 
[06/13 18:22:37   1383s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1397.2M) ***
[06/13 18:22:37   1383s] ** GigaOpt Optimizer WNS Slack -15.171 TNS Slack -4944.639 Density 85.46
[06/13 18:22:37   1383s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:22:37   1383s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:22:37   1383s] **** End NDR-Layer Usage Statistics ****
[06/13 18:22:37   1383s] 
[06/13 18:22:37   1383s] *** Finish pre-CTS Setup Fixing (cpu=0:03:07 real=0:03:07 mem=1397.2M) ***
[06/13 18:22:37   1383s] 
[06/13 18:22:37   1384s] End: GigaOpt postEco optimization
[06/13 18:22:37   1384s] GigaOpt: WNS changes after postEco optimization: -4.937 -> -9.483 (bump = 4.546)
[06/13 18:22:37   1384s] Begin: GigaOpt nonLegal postEco optimization
[06/13 18:22:37   1384s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:22:37   1384s] Info: 43 io nets excluded
[06/13 18:22:37   1384s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:22:37   1384s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:22:37   1384s] ### Creating PhyDesignMc. totSessionCpu=0:23:04 mem=1378.2M
[06/13 18:22:37   1384s] #spOpts: N=250 
[06/13 18:22:38   1384s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:04 mem=1378.2M
[06/13 18:22:38   1384s] 
[06/13 18:22:38   1384s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:22:38   1384s] ### Creating LA Mngr. totSessionCpu=0:23:04 mem=1378.2M
[06/13 18:22:38   1384s] ### Creating LA Mngr, finished. totSessionCpu=0:23:04 mem=1378.2M
[06/13 18:22:40   1387s] *info: 43 io nets excluded
[06/13 18:22:40   1387s] *info: 2 clock nets excluded
[06/13 18:22:40   1387s] *info: 7 special nets excluded.
[06/13 18:22:40   1387s] *info: 440 no-driver nets excluded.
[06/13 18:22:42   1388s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:22:42   1388s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:22:42   1388s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:22:42   1388s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:22:42   1388s] ** GigaOpt Optimizer WNS Slack -15.171 TNS Slack -4944.639 Density 85.46
[06/13 18:22:42   1388s] Optimizer WNS Pass 0
[06/13 18:22:42   1388s] Active Path Group: in2reg reg2reg  
[06/13 18:22:42   1388s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:22:42   1388s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:22:42   1388s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:22:42   1388s] | -15.171|  -15.171|-4944.639|-4944.639|    85.46%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:42   1388s] | -15.090|  -15.090|-4930.816|-4930.816|    85.46%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:22:42   1388s] | -14.909|  -14.909|-4927.469|-4927.469|    85.51%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:42   1388s] | -14.759|  -14.759|-4923.248|-4923.248|    85.52%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:42   1388s] | -14.613|  -14.613|-4916.561|-4916.561|    85.54%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:42   1388s] | -14.358|  -14.358|-4915.146|-4915.146|    85.56%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[13 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:42   1388s] | -14.276|  -14.276|-4892.616|-4892.616|    85.61%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:42   1388s] | -14.268|  -14.268|-4882.813|-4882.813|    85.62%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:22:42   1388s] | -14.138|  -14.138|-4881.342|-4881.342|    85.67%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:22:42   1388s] | -13.973|  -13.973|-4876.091|-4876.091|    85.67%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:22:42   1388s] | -13.784|  -13.784|-4851.534|-4851.534|    85.69%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:42   1388s] | -13.639|  -13.639|-4850.547|-4850.547|    85.69%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:22:42   1388s] | -13.513|  -13.513|-4849.632|-4849.632|    85.70%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigOutData_reg/D                     |
[06/13 18:22:42   1388s] | -13.326|  -13.326|-4842.591|-4842.591|    85.71%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:42   1388s] | -13.248|  -13.248|-4837.668|-4837.668|    85.73%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:22:42   1388s] | -13.115|  -13.115|-4837.269|-4837.269|    85.75%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:42   1388s] | -12.996|  -12.996|-4838.251|-4838.251|    85.76%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:42   1388s] | -12.869|  -12.869|-4834.220|-4834.220|    85.77%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:42   1388s] | -12.797|  -12.797|-4829.921|-4829.921|    85.80%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:42   1388s] | -12.719|  -12.719|-4815.974|-4815.974|    85.81%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[11 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:42   1388s] | -12.368|  -12.368|-4813.199|-4813.199|    85.82%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:22:42   1388s] | -12.276|  -12.276|-4810.746|-4810.746|    85.83%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:42   1388s] | -12.089|  -12.089|-4803.847|-4803.847|    85.84%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[8] |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:22:42   1388s] | -11.989|  -11.989|-4802.453|-4802.453|    85.85%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:42   1388s] | -11.874|  -11.874|-4790.989|-4790.989|    85.88%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[9] |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:22:42   1388s] | -11.702|  -11.702|-4783.070|-4783.070|    85.90%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[10 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:42   1388s] | -11.511|  -11.511|-4770.893|-4770.893|    85.93%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[13 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:42   1388s] | -11.424|  -11.424|-4769.373|-4769.373|    85.94%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:42   1388s] | -11.346|  -11.346|-4764.022|-4764.022|    85.96%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
[06/13 18:22:42   1388s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:42   1389s] | -11.238|  -11.238|-4746.956|-4746.956|    85.98%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:22:42   1389s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:22:42   1389s] | -11.158|  -11.158|-4664.808|-4664.808|    85.99%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:22:42   1389s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:22:42   1389s] | -11.076|  -11.076|-4657.711|-4657.711|    86.02%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:42   1389s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:42   1389s] | -10.965|  -10.965|-4657.057|-4657.057|    86.02%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:22:42   1389s] | -10.829|  -10.829|-4652.595|-4652.595|    86.04%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:22:43   1389s] | -10.748|  -10.748|-4643.749|-4643.749|    86.08%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:43   1389s] | -10.590|  -10.590|-4637.115|-4637.115|    86.11%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:43   1389s] | -10.517|  -10.517|-4629.996|-4629.996|    86.16%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:43   1389s] | -10.413|  -10.413|-4622.201|-4622.201|    86.18%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:43   1389s] | -10.334|  -10.334|-4616.029|-4616.029|    86.20%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:43   1389s] | -10.258|  -10.258|-4610.793|-4610.793|    86.22%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:43   1389s] | -10.160|  -10.160|-4610.725|-4610.725|    86.26%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[18]/D                           |
[06/13 18:22:43   1389s] | -10.033|  -10.033|-4603.637|-4603.637|    86.30%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:43   1389s] |  -9.949|   -9.949|-4596.851|-4596.851|    86.32%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:43   1389s] |  -9.828|   -9.828|-4588.278|-4588.278|    86.36%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:43   1389s] |  -9.738|   -9.738|-4584.039|-4584.039|    86.39%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:22:43   1389s] |  -9.663|   -9.663|-4580.667|-4580.667|    86.42%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:22:43   1389s] |  -9.582|   -9.582|-4576.866|-4576.866|    86.45%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[9]/D                            |
[06/13 18:22:43   1389s] |  -9.507|   -9.507|-4515.166|-4515.166|    86.46%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
[06/13 18:22:43   1389s] |  -9.409|   -9.409|-4510.081|-4510.081|    86.49%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:43   1389s] |  -9.330|   -9.330|-4499.775|-4499.775|    86.55%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:43   1389s] |  -9.206|   -9.206|-4483.887|-4483.887|    86.61%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:22:43   1389s] |  -9.203|   -9.203|-4472.701|-4472.701|    86.68%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:43   1389s] |  -9.126|   -9.126|-4472.120|-4472.120|    86.69%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:43   1389s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:43   1390s] |  -9.045|   -9.045|-4465.617|-4465.617|    86.71%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:22:43   1390s] |  -8.979|   -8.979|-4453.111|-4453.111|    86.73%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:22:43   1390s] |  -8.893|   -8.893|-4452.419|-4452.419|    86.73%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:43   1390s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:22:44   1390s] |  -8.800|   -8.800|-4438.120|-4438.120|    86.76%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:44   1390s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:22:44   1390s] |  -8.694|   -8.694|-4435.516|-4435.516|    86.78%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[11 |
[06/13 18:22:44   1390s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:44   1390s] |  -8.602|   -8.602|-4429.181|-4429.181|    86.80%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:22:44   1390s] |        |         |         |         |          |            |        |              |         | 8]/D                                               |
[06/13 18:22:44   1390s] |  -8.521|   -8.521|-4409.334|-4409.334|    86.81%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/13 18:22:44   1390s] |  -8.448|   -8.448|-4405.546|-4405.546|    86.83%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/13 18:22:44   1390s] |  -8.346|   -8.346|-4378.758|-4378.758|    86.87%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[13 |
[06/13 18:22:44   1390s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:44   1390s] |  -8.297|   -8.297|-4366.883|-4366.883|    86.90%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:22:44   1390s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:44   1390s] |  -8.224|   -8.224|-4357.637|-4357.637|    86.92%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:22:44   1390s] |  -8.124|   -8.124|-4344.345|-4344.345|    86.95%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:22:44   1390s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:44   1390s] |  -8.052|   -8.052|-4313.176|-4313.176|    86.97%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[9]/D                            |
[06/13 18:22:44   1391s] |  -7.975|   -7.975|-4289.575|-4289.575|    87.00%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:45   1391s] |  -7.891|   -7.891|-4273.894|-4273.894|    87.03%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:45   1391s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:45   1391s] |  -7.889|   -7.889|-4265.853|-4265.853|    87.11%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:45   1391s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:45   1391s] |  -7.814|   -7.814|-4265.717|-4265.717|    87.16%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[6]/D     |
[06/13 18:22:45   1391s] |  -7.789|   -7.789|-4251.538|-4251.538|    87.18%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:45   1391s] |  -7.714|   -7.714|-4249.891|-4249.891|    87.20%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[1 |
[06/13 18:22:45   1391s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:22:45   1391s] |  -7.643|   -7.643|-4234.177|-4234.177|    87.23%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:45   1391s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:45   1391s] |  -7.615|   -7.615|-4217.882|-4217.882|    87.26%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:45   1392s] |  -7.544|   -7.544|-4204.903|-4204.903|    87.27%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:22:46   1392s] |  -7.491|   -7.491|-4198.299|-4198.299|    87.29%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:22:46   1392s] |  -7.420|   -7.420|-4181.629|-4181.629|    87.30%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:22:46   1392s] |  -7.355|   -7.355|-4054.781|-4054.781|    87.34%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_Q_prefilter_reg[7]/D     |
[06/13 18:22:46   1392s] |  -7.346|   -7.346|-4041.863|-4041.863|    87.38%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:22:46   1392s] |  -7.300|   -7.300|-4041.823|-4041.823|    87.38%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:22:46   1392s] |  -7.225|   -7.225|-4032.508|-4032.508|    87.38%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[9] |
[06/13 18:22:46   1392s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:22:46   1392s] |  -7.151|   -7.151|-4026.774|-4026.774|    87.41%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[1 |
[06/13 18:22:46   1392s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:22:46   1393s] |  -7.084|   -7.084|-4013.448|-4013.448|    87.44%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[14 |
[06/13 18:22:46   1393s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:22:47   1393s] |  -7.072|   -7.072|-3999.012|-3999.012|    87.49%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:22:47   1393s] |  -7.010|   -7.010|-3998.674|-3998.674|    87.50%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[2]/D               |
[06/13 18:22:47   1393s] |  -6.975|   -6.975|-3994.704|-3994.704|    87.55%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:22:47   1393s] |  -6.937|   -6.937|-3990.628|-3990.628|    87.55%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:22:47   1393s] |  -6.923|   -6.923|-3987.378|-3987.378|    87.57%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:22:47   1393s] |  -6.922|   -6.922|-3984.632|-3984.632|    87.59%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:47   1393s] |  -6.892|   -6.892|-3983.894|-3983.894|    87.59%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:22:47   1394s] |  -6.860|   -6.860|-3982.188|-3982.188|    87.65%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:22:48   1394s] |  -6.824|   -6.824|-3979.787|-3979.787|    87.67%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:22:48   1394s] |  -6.807|   -6.807|-3965.861|-3965.861|    87.70%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:22:48   1394s] |  -6.732|   -6.732|-3957.614|-3957.614|    87.73%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:22:48   1394s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:22:48   1394s] |  -6.698|   -6.698|-3950.404|-3950.404|    87.77%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:48   1395s] |  -6.687|   -6.687|-3948.202|-3948.202|    87.79%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:49   1395s] |  -6.687|   -6.687|-3947.793|-3947.793|    87.80%|   0:00:01.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:49   1395s] |  -6.687|   -6.687|-3947.010|-3947.010|    87.82%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:49   1395s] |  -6.687|   -6.687|-3946.928|-3946.928|    87.83%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:49   1395s] |  -6.687|   -6.687|-3946.928|-3946.928|    87.83%|   0:00:00.0| 1397.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[5]/D                      |
[06/13 18:22:49   1395s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:22:49   1395s] 
[06/13 18:22:49   1395s] *** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=1397.2M) ***
[06/13 18:22:49   1395s] Active Path Group: in2reg  
[06/13 18:22:49   1395s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:22:49   1395s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:22:49   1395s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:22:49   1395s] |  -3.795|   -6.687|-1389.041|-3946.928|    87.83%|   0:00:00.0| 1397.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:22:49   1396s] |  -3.776|   -6.687|-1253.459|-3802.006|    87.85%|   0:00:00.0| 1416.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:22:50   1396s] |  -3.776|   -6.687|-1262.826|-3805.053|    87.86%|   0:00:01.0| 1416.3M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:22:50   1396s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:22:50   1396s] 
[06/13 18:22:50   1396s] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1416.3M) ***
[06/13 18:22:50   1396s] 
[06/13 18:22:50   1396s] *** Finished Optimize Step Cumulative (cpu=0:00:08.0 real=0:00:08.0 mem=1416.3M) ***
[06/13 18:22:50   1396s] ** GigaOpt Optimizer WNS Slack -6.687 TNS Slack -3805.053 Density 87.86
[06/13 18:22:50   1396s] *** Starting refinePlace (0:23:16 mem=1416.3M) ***
[06/13 18:22:50   1396s] Total net bbox length = 2.808e+06 (1.389e+06 1.419e+06) (ext = 2.997e+04)
[06/13 18:22:50   1396s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:22:50   1396s] Starting refinePlace ...
[06/13 18:22:50   1396s] default core: bins with density >  0.75 = 80.2 % ( 97 / 121 )
[06/13 18:22:50   1396s] Density distribution unevenness ratio = 5.928%
[06/13 18:22:50   1396s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:22:50   1396s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1416.3MB) @(0:23:16 - 0:23:16).
[06/13 18:22:50   1396s] Move report: preRPlace moves 4845 insts, mean move: 9.77 um, max move: 70.80 um
[06/13 18:22:50   1396s] 	Max move on inst (t_op/FE_RC_2220_0): (1561.00, 967.20) --> (1516.20, 993.20)
[06/13 18:22:50   1396s] 	Length: 10 sites, height: 1 rows, site name: standard, cell type: NAND28
[06/13 18:22:50   1396s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:22:55   1401s] 
[06/13 18:22:55   1401s] Verbose-2031: Within search radius 832.000 um from center (1624.000 629.200), there is no legal location for instance "t_op/U1110" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:55   1401s] 
[06/13 18:22:55   1401s] 
[06/13 18:22:55   1401s] Verbose-2031: Within search radius 832.000 um from center (1629.600 668.200), there is no legal location for instance "t_op/FE_OFC1176_u_decoder_fir_filter_Q_data_mult_4_buff_8" ( cell: "INV4" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:55   1401s] 
[06/13 18:22:56   1403s] 
[06/13 18:22:56   1403s] Verbose-2031: Within search radius 832.000 um from center (1674.400 798.200), there is no legal location for instance "t_op/U1076" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:56   1403s] 
[06/13 18:22:56   1403s] 
[06/13 18:22:56   1403s] Verbose-2031: Within search radius 832.000 um from center (1678.600 798.200), there is no legal location for instance "t_op/U1058" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:56   1403s] 
[06/13 18:22:57   1403s] 
[06/13 18:22:57   1403s] Verbose-2031: Within search radius 832.000 um from center (1682.800 798.200), there is no legal location for instance "t_op/FE_OFC2448_u_inFIFO_n294" ( cell: "INV6" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:57   1403s] 
[06/13 18:22:57   1403s] 
[06/13 18:22:57   1403s] Verbose-2031: Within search radius 832.000 um from center (1685.600 577.200), there is no legal location for instance "t_op/U1112" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:57   1403s] 
[06/13 18:22:57   1403s] 
[06/13 18:22:57   1403s] Verbose-2031: Within search radius 832.000 um from center (1689.800 824.200), there is no legal location for instance "t_op/U1068" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:57   1403s] 
[06/13 18:22:57   1404s] 
[06/13 18:22:57   1404s] Verbose-2031: Within search radius 832.000 um from center (1706.600 824.200), there is no legal location for instance "t_op/U1092" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:57   1404s] 
[06/13 18:22:57   1404s] 
[06/13 18:22:57   1404s] Verbose-2031: Within search radius 832.000 um from center (1706.600 850.200), there is no legal location for instance "t_op/FE_OCPC2702_n2746" ( cell: "INV6" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:57   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1709.400 629.200), there is no legal location for instance "t_op/U940" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1710.800 850.200), there is no legal location for instance "t_op/FE_OCPC2703_n2746" ( cell: "INV6" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1713.600 798.200), there is no legal location for instance "t_op/FE_RC_3306_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1715.000 850.200), there is no legal location for instance "t_op/U256" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1716.400 811.200), there is no legal location for instance "t_op/U1106" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1717.800 798.200), there is no legal location for instance "t_op/U1054" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1720.600 811.200), there is no legal location for instance "t_op/FE_OFC2457_u_inFIFO_n240" ( cell: "INV6" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1720.600 837.200), there is no legal location for instance "t_op/U994" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1404s] Verbose-2031: Within search radius 832.000 um from center (1722.000 824.200), there is no legal location for instance "t_op/FE_RC_2845_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1404s] 
[06/13 18:22:58   1405s] 
[06/13 18:22:58   1405s] Verbose-2031: Within search radius 832.000 um from center (1727.600 850.200), there is no legal location for instance "t_op/FE_RC_3897_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:58   1405s] 
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] Verbose-2031: Within search radius 832.000 um from center (1731.800 876.200), there is no legal location for instance "t_op/FE_RC_5250_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] Verbose-2031: Within search radius 832.000 um from center (1734.600 902.200), there is no legal location for instance "t_op/FE_RC_2329_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] Verbose-2031: Within search radius 832.000 um from center (1741.600 863.200), there is no legal location for instance "t_op/U1687" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] Verbose-2031: Within search radius 832.000 um from center (1743.000 824.200), there is no legal location for instance "t_op/FE_OFC986_u_decoder_fir_filter_n645" ( cell: "CLKIN4" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] Verbose-2031: Within search radius 832.000 um from center (1744.400 876.200), there is no legal location for instance "t_op/FE_RC_4286_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1405s] Verbose-2031: Within search radius 832.000 um from center (1745.800 863.200), there is no legal location for instance "t_op/FE_RC_3905_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:59   1405s] 
[06/13 18:22:59   1406s] 
[06/13 18:22:59   1406s] Verbose-2031: Within search radius 832.000 um from center (1748.600 785.200), there is no legal location for instance "t_op/U2286" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:59   1406s] 
[06/13 18:22:59   1406s] 
[06/13 18:22:59   1406s] Verbose-2031: Within search radius 832.000 um from center (1748.600 798.200), there is no legal location for instance "t_op/U1102" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:22:59   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1748.600 876.200), there is no legal location for instance "t_op/U2195" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1748.600 889.200), there is no legal location for instance "t_op/FE_OFC1598_u_decoder_fir_filter_n787" ( cell: "INV6" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1751.400 915.200), there is no legal location for instance "t_op/FE_RC_816_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1752.800 772.200), there is no legal location for instance "t_op/FE_OCPC2788_u_decoder_fir_filter_n646" ( cell: "INV6" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1752.800 876.200), there is no legal location for instance "t_op/U1074" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1752.800 889.200), there is no legal location for instance "t_op/FE_RC_2522_0" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1755.600 915.200), there is no legal location for instance "t_op/U3430" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1757.000 889.200), there is no legal location for instance "t_op/U1018" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1758.400 811.200), there is no legal location for instance "t_op/FE_RC_3896_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1761.200 473.200), there is no legal location for instance "t_op/FE_OFC580_u_inFIFO_n657" ( cell: "BUF2" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1761.200 486.200), there is no legal location for instance "t_op/U1056" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1761.200 525.200), there is no legal location for instance "t_op/U1098" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1761.200 564.200), there is no legal location for instance "t_op/U1096" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1761.200 785.200), there is no legal location for instance "t_op/FE_RC_5410_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1761.200 798.200), there is no legal location for instance "t_op/FE_RC_3146_0" ( cell: "NAND22" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] 
[06/13 18:23:00   1406s] Verbose-2031: Within search radius 832.000 um from center (1761.200 889.200), there is no legal location for instance "t_op/FE_RC_4293_0" ( cell: "NOR21" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:00   1406s] 
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] Verbose-2031: Within search radius 832.000 um from center (1436.400 421.200), there is no legal location for instance "t_op/U1873" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] Verbose-2031: Within search radius 832.000 um from center (1436.400 460.200), there is no legal location for instance "t_op/FE_RC_1506_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] Verbose-2031: Within search radius 832.000 um from center (1437.800 525.200), there is no legal location for instance "t_op/FE_RC_807_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] Verbose-2031: Within search radius 832.000 um from center (1474.200 499.200), there is no legal location for instance "t_op/U4968" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] 
[06/13 18:23:05   1411s] Verbose-2031: Within search radius 832.000 um from center (1475.600 538.200), there is no legal location for instance "t_op/U1345" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:05   1411s] 
[06/13 18:23:06   1412s] 
[06/13 18:23:06   1412s] Verbose-2031: Within search radius 832.000 um from center (1492.400 655.200), there is no legal location for instance "t_op/U4774" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:06   1412s] 
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] Verbose-2031: Within search radius 832.000 um from center (1512.000 512.200), there is no legal location for instance "t_op/FE_RC_440_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] Verbose-2031: Within search radius 832.000 um from center (1514.800 668.200), there is no legal location for instance "t_op/FE_RC_512_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] Verbose-2031: Within search radius 832.000 um from center (1519.000 434.200), there is no legal location for instance "t_op/U4843" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] Verbose-2031: Within search radius 832.000 um from center (1524.600 564.200), there is no legal location for instance "t_op/FE_RC_2574_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1413s] Verbose-2031: Within search radius 832.000 um from center (1527.400 824.200), there is no legal location for instance "t_op/FE_RC_285_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:07   1413s] 
[06/13 18:23:07   1414s] 
[06/13 18:23:07   1414s] Verbose-2031: Within search radius 832.000 um from center (1531.600 785.200), there is no legal location for instance "t_op/FE_OCPC2697_u_decoder_fir_filter_add_329_carry_13" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:07   1414s] 
[06/13 18:23:08   1414s] 
[06/13 18:23:08   1414s] Verbose-2031: Within search radius 832.000 um from center (1535.800 681.200), there is no legal location for instance "t_op/U4723" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:08   1414s] 
[06/13 18:23:08   1414s] 
[06/13 18:23:08   1414s] Verbose-2031: Within search radius 832.000 um from center (1542.800 655.200), there is no legal location for instance "t_op/U975" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:08   1414s] 
[06/13 18:23:08   1414s] 
[06/13 18:23:08   1414s] Verbose-2031: Within search radius 832.000 um from center (1555.400 785.200), there is no legal location for instance "t_op/FE_OFC2333_u_inFIFO_N40" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:08   1414s] 
[06/13 18:23:08   1414s] 
[06/13 18:23:08   1414s] Verbose-2031: Within search radius 832.000 um from center (1558.200 759.200), there is no legal location for instance "t_op/FE_RC_189_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:08   1414s] 
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] Verbose-2031: Within search radius 832.000 um from center (1569.400 421.200), there is no legal location for instance "t_op/U1645" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] Verbose-2031: Within search radius 832.000 um from center (1569.400 785.200), there is no legal location for instance "t_op/FE_RC_1553_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] Verbose-2031: Within search radius 832.000 um from center (1580.600 512.200), there is no legal location for instance "t_op/U1688" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] Verbose-2031: Within search radius 832.000 um from center (1580.600 876.200), there is no legal location for instance "t_op/FE_RC_303_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] 
[06/13 18:23:09   1415s] Verbose-2031: Within search radius 832.000 um from center (1582.000 811.200), there is no legal location for instance "t_op/FE_OFC2332_u_inFIFO_N40" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:09   1415s] 
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] Verbose-2031: Within search radius 832.000 um from center (1591.800 837.200), there is no legal location for instance "t_op/FE_RC_6430_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] Verbose-2031: Within search radius 832.000 um from center (1596.000 668.200), there is no legal location for instance "t_op/U981" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] Verbose-2031: Within search radius 832.000 um from center (1598.800 798.200), there is no legal location for instance "t_op/U3064" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] Verbose-2031: Within search radius 832.000 um from center (1604.400 863.200), there is no legal location for instance "t_op/FE_RC_146_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] 
[06/13 18:23:10   1416s] Verbose-2031: Within search radius 832.000 um from center (1607.200 902.200), there is no legal location for instance "t_op/FE_OFC2375_u_inFIFO_n484" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:10   1416s] 
[06/13 18:23:11   1417s] 
[06/13 18:23:11   1417s] Verbose-2031: Within search radius 832.000 um from center (1611.400 447.200), there is no legal location for instance "t_op/U1760" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:11   1417s] 
[06/13 18:23:11   1417s] 
[06/13 18:23:11   1417s] Verbose-2031: Within search radius 832.000 um from center (1618.400 564.200), there is no legal location for instance "t_op/U1313" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:11   1417s] 
[06/13 18:23:11   1417s] 
[06/13 18:23:11   1417s] Verbose-2031: Within search radius 832.000 um from center (1622.600 798.200), there is no legal location for instance "t_op/U1797" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:11   1417s] 
[06/13 18:23:11   1417s] 
[06/13 18:23:11   1417s] Verbose-2031: Within search radius 832.000 um from center (1628.200 863.200), there is no legal location for instance "t_op/U4602" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:11   1417s] 
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] Verbose-2031: Within search radius 832.000 um from center (1638.000 837.200), there is no legal location for instance "t_op/FE_RC_6472_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] Verbose-2031: Within search radius 832.000 um from center (1639.400 733.200), there is no legal location for instance "t_op/U4664" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] Verbose-2031: Within search radius 832.000 um from center (1642.200 785.200), there is no legal location for instance "t_op/U866" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] Verbose-2031: Within search radius 832.000 um from center (1645.000 746.200), there is no legal location for instance "t_op/U971" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] Verbose-2031: Within search radius 832.000 um from center (1649.200 512.200), there is no legal location for instance "t_op/U4875" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1418s] Verbose-2031: Within search radius 832.000 um from center (1652.000 434.200), there is no legal location for instance "t_op/U4888" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:12   1418s] 
[06/13 18:23:12   1419s] 
[06/13 18:23:12   1419s] Verbose-2031: Within search radius 832.000 um from center (1670.200 863.200), there is no legal location for instance "t_op/FE_OFC1277_u_decoder_fir_filter_n600" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:12   1419s] 
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] Verbose-2031: Within search radius 832.000 um from center (1674.400 811.200), there is no legal location for instance "t_op/FE_RC_6471_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] Verbose-2031: Within search radius 832.000 um from center (1678.600 746.200), there is no legal location for instance "t_op/U836" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] Verbose-2031: Within search radius 832.000 um from center (1680.000 434.200), there is no legal location for instance "t_op/FE_RC_484_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] Verbose-2031: Within search radius 832.000 um from center (1680.000 824.200), there is no legal location for instance "t_op/FE_OFC2423_u_inFIFO_n515" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] Verbose-2031: Within search radius 832.000 um from center (1687.000 902.200), there is no legal location for instance "t_op/U4087" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] Verbose-2031: Within search radius 832.000 um from center (1688.400 850.200), there is no legal location for instance "t_op/U4856" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] 
[06/13 18:23:13   1419s] Verbose-2031: Within search radius 832.000 um from center (1691.200 876.200), there is no legal location for instance "t_op/FE_OFC971_u_decoder_fir_filter_n564" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:13   1419s] 
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] Verbose-2031: Within search radius 832.000 um from center (1694.000 798.200), there is no legal location for instance "t_op/U4630" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] Verbose-2031: Within search radius 832.000 um from center (1699.600 863.200), there is no legal location for instance "t_op/U973" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] Verbose-2031: Within search radius 832.000 um from center (1702.400 512.200), there is no legal location for instance "t_op/FE_OCPC2740_u_inFIFO_n284" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] Verbose-2031: Within search radius 832.000 um from center (1702.400 863.200), there is no legal location for instance "t_op/FE_RC_6431_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] Verbose-2031: Within search radius 832.000 um from center (1709.400 889.200), there is no legal location for instance "t_op/FE_RC_6366_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] Verbose-2031: Within search radius 832.000 um from center (1710.800 902.200), there is no legal location for instance "t_op/FE_RC_6360_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] Verbose-2031: Within search radius 832.000 um from center (1715.000 876.200), there is no legal location for instance "t_op/FE_RC_127_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1420s] Verbose-2031: Within search radius 832.000 um from center (1717.800 733.200), there is no legal location for instance "t_op/U856" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1420s] 
[06/13 18:23:14   1421s] 
[06/13 18:23:14   1421s] Verbose-2031: Within search radius 832.000 um from center (1719.200 824.200), there is no legal location for instance "t_op/FE_RC_6418_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1421s] 
[06/13 18:23:14   1421s] 
[06/13 18:23:14   1421s] Verbose-2031: Within search radius 832.000 um from center (1719.200 850.200), there is no legal location for instance "t_op/FE_RC_535_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:14   1421s] 
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] Verbose-2031: Within search radius 832.000 um from center (1720.600 694.200), there is no legal location for instance "t_op/FE_RC_6365_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] Verbose-2031: Within search radius 832.000 um from center (1722.000 915.200), there is no legal location for instance "t_op/U1570" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] Verbose-2031: Within search radius 832.000 um from center (1726.200 499.200), there is no legal location for instance "t_op/U979" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] Verbose-2031: Within search radius 832.000 um from center (1726.200 824.200), there is no legal location for instance "t_op/U834" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] Verbose-2031: Within search radius 832.000 um from center (1729.000 447.200), there is no legal location for instance "t_op/U963" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] Verbose-2031: Within search radius 832.000 um from center (1733.200 525.200), there is no legal location for instance "t_op/U983" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] 
[06/13 18:23:15   1421s] Verbose-2031: Within search radius 832.000 um from center (1741.600 772.200), there is no legal location for instance "t_op/FE_OFC2523_u_inFIFO_n595" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:15   1421s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1745.800 759.200), there is no legal location for instance "t_op/FE_RC_308_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1752.800 785.200), there is no legal location for instance "t_op/FE_OFC2552_u_inFIFO_n432" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1752.800 798.200), there is no legal location for instance "t_op/FE_OFC2524_u_inFIFO_n595" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1762.600 447.200), there is no legal location for instance "t_op/U985" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1762.600 512.200), there is no legal location for instance "t_op/U858" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1762.600 551.200), there is no legal location for instance "t_op/U4894" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1762.600 655.200), there is no legal location for instance "t_op/U830" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1762.600 668.200), there is no legal location for instance "t_op/U868" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1422s] Verbose-2031: Within search radius 832.000 um from center (1762.600 759.200), there is no legal location for instance "t_op/FE_OFC2376_u_inFIFO_n484" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1422s] 
[06/13 18:23:16   1423s] 
[06/13 18:23:16   1423s] Verbose-2031: Within search radius 832.000 um from center (1762.600 772.200), there is no legal location for instance "t_op/FE_RC_6417_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1423s] 
[06/13 18:23:16   1423s] 
[06/13 18:23:16   1423s] Verbose-2031: Within search radius 832.000 um from center (1762.600 811.200), there is no legal location for instance "t_op/FE_RC_30_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:16   1423s] 
[06/13 18:23:17   1423s] 
[06/13 18:23:17   1423s] Verbose-2031: Within search radius 832.000 um from center (1762.600 863.200), there is no legal location for instance "t_op/FE_RC_472_0" ( cell: "INV3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:17   1423s] 
[06/13 18:23:17   1423s] 
[06/13 18:23:17   1423s] Verbose-2031: Within search radius 832.000 um from center (1762.600 902.200), there is no legal location for instance "t_op/FE_RC_141_0" ( cell: "CLKIN3" ). This is likely caused by "Pin_Access_Violation".
[06/13 18:23:17   1423s] 
[06/13 18:23:17   1423s] Move report: legalization moves 4624 insts, mean move: 187.02 um, max move: 1541.00 um
[06/13 18:23:17   1423s] 	Max move on inst (t_op/U985): (1762.60, 447.20) --> (1209.60, 1435.20)
[06/13 18:23:17   1423s] [CPU] RefinePlace/Legalization (cpu=0:00:27.1, real=0:00:27.0, mem=1416.3MB) @(0:23:16 - 0:23:44).
[06/13 18:23:17   1423s] Move report: Detail placement moves 6207 insts, mean move: 142.20 um, max move: 1541.00 um
[06/13 18:23:17   1423s] 	Max move on inst (t_op/U985): (1762.60, 447.20) --> (1209.60, 1435.20)
[06/13 18:23:17   1423s] 	Runtime: CPU: 0:00:27.2 REAL: 0:00:27.0 MEM: 1416.3MB
[06/13 18:23:17   1423s] Statistics of distance of Instance movement in refine placement:
[06/13 18:23:17   1423s]   maximum (X+Y) =      1541.00 um
[06/13 18:23:17   1423s]   inst (t_op/U985) with max move: (1762.6, 447.2) -> (1209.6, 1435.2)
[06/13 18:23:17   1423s]   mean    (X+Y) =       142.20 um
[06/13 18:23:17   1423s] Total instances flipped for legalization: 1
[06/13 18:23:17   1423s] Summary Report:
[06/13 18:23:17   1423s] Instances move: 6207 (out of 14267 movable)
[06/13 18:23:17   1423s] Instances flipped: 1
[06/13 18:23:17   1423s] Mean displacement: 142.20 um
[06/13 18:23:17   1423s] Max displacement: 1541.00 um (Instance: t_op/U985) (1762.6, 447.2) -> (1209.6, 1435.2)
[06/13 18:23:17   1423s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:23:17   1423s] Total instances moved : 6207
[06/13 18:23:17   1423s] Total net bbox length = 3.736e+06 (1.745e+06 1.992e+06) (ext = 2.820e+04)
[06/13 18:23:17   1423s] Runtime: CPU: 0:00:27.2 REAL: 0:00:27.0 MEM: 1416.3MB
[06/13 18:23:17   1423s] [CPU] RefinePlace/total (cpu=0:00:27.2, real=0:00:27.0, mem=1416.3MB) @(0:23:16 - 0:23:44).
[06/13 18:23:17   1423s] *** Finished refinePlace (0:23:44 mem=1416.3M) ***
[06/13 18:23:17   1423s] *** maximum move = 1541.00 um ***
[06/13 18:23:17   1423s] *** Finished re-routing un-routed nets (1416.3M) ***
[06/13 18:23:19   1425s] 
[06/13 18:23:19   1425s] *** Finish Physical Update (cpu=0:00:29.1 real=0:00:29.0 mem=1416.3M) ***
[06/13 18:23:19   1425s] ** GigaOpt Optimizer WNS Slack -30.834 TNS Slack -7537.238 Density 87.86
[06/13 18:23:19   1425s] Recovering Place ECO bump
[06/13 18:23:19   1425s] Active Path Group: in2reg reg2reg  
[06/13 18:23:19   1425s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:23:19   1425s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:23:19   1425s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:23:19   1425s] | -30.834|  -30.834|-7537.238|-7537.238|    87.86%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:19   1425s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:19   1425s] | -29.975|  -29.975|-7523.994|-7523.994|    87.85%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:19   1425s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:19   1425s] | -29.673|  -29.673|-7521.538|-7521.538|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:19   1425s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:19   1425s] | -29.501|  -29.501|-7521.366|-7521.366|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:19   1425s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:19   1425s] | -28.833|  -28.833|-7520.698|-7520.698|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:19   1425s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:19   1425s] | -28.622|  -28.622|-7520.488|-7520.488|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:19   1425s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:19   1425s] | -28.240|  -28.240|-7520.105|-7520.105|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:19   1425s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:19   1425s] | -28.240|  -28.240|-7520.105|-7520.105|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:19   1425s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:19   1425s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:23:19   1425s] 
[06/13 18:23:19   1425s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1416.3M) ***
[06/13 18:23:19   1425s] Active Path Group: in2reg  
[06/13 18:23:19   1425s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:23:19   1425s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:23:19   1425s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:23:19   1425s] | -11.788|  -28.240|-2136.773|-7520.105|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|   in2reg| t_op/u_coder/i_reg[6]/D                            |
[06/13 18:23:19   1426s] | -11.198|  -28.240|-2105.934|-7519.921|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|   in2reg| t_op/u_coder/i_reg[6]/D                            |
[06/13 18:23:19   1426s] | -11.198|  -28.240|-2105.934|-7519.921|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|   in2reg| t_op/u_coder/i_reg[6]/D                            |
[06/13 18:23:19   1426s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:23:19   1426s] 
[06/13 18:23:19   1426s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1416.3M) ***
[06/13 18:23:19   1426s] 
[06/13 18:23:19   1426s] *** Finished Optimize Step Cumulative (cpu=0:00:00.5 real=0:00:00.0 mem=1416.3M) ***
[06/13 18:23:20   1426s] *** Starting refinePlace (0:23:46 mem=1416.3M) ***
[06/13 18:23:20   1426s] Total net bbox length = 3.734e+06 (1.744e+06 1.990e+06) (ext = 2.820e+04)
[06/13 18:23:20   1426s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:23:20   1426s] Starting refinePlace ...
[06/13 18:23:20   1426s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:23:20   1426s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1416.3MB) @(0:23:46 - 0:23:46).
[06/13 18:23:20   1426s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:23:20   1426s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1416.3MB
[06/13 18:23:20   1426s] Statistics of distance of Instance movement in refine placement:
[06/13 18:23:20   1426s]   maximum (X+Y) =         0.00 um
[06/13 18:23:20   1426s]   mean    (X+Y) =         0.00 um
[06/13 18:23:20   1426s] Summary Report:
[06/13 18:23:20   1426s] Instances move: 0 (out of 14265 movable)
[06/13 18:23:20   1426s] Instances flipped: 0
[06/13 18:23:20   1426s] Mean displacement: 0.00 um
[06/13 18:23:20   1426s] Max displacement: 0.00 um 
[06/13 18:23:20   1426s] Total instances moved : 0
[06/13 18:23:20   1426s] Total net bbox length = 3.734e+06 (1.744e+06 1.990e+06) (ext = 2.820e+04)
[06/13 18:23:20   1426s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1416.3MB
[06/13 18:23:20   1426s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1416.3MB) @(0:23:46 - 0:23:46).
[06/13 18:23:20   1426s] *** Finished refinePlace (0:23:46 mem=1416.3M) ***
[06/13 18:23:20   1426s] *** maximum move = 0.00 um ***
[06/13 18:23:20   1426s] *** Finished re-routing un-routed nets (1416.3M) ***
[06/13 18:23:20   1426s] 
[06/13 18:23:20   1426s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1416.3M) ***
[06/13 18:23:20   1426s] ** GigaOpt Optimizer WNS Slack -28.240 TNS Slack -7519.921 Density 87.84
[06/13 18:23:20   1426s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:23:20   1426s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:23:20   1426s] **** End NDR-Layer Usage Statistics ****
[06/13 18:23:20   1426s] 
[06/13 18:23:20   1426s] *** Finish pre-CTS Setup Fixing (cpu=0:00:38.3 real=0:00:38.0 mem=1416.3M) ***
[06/13 18:23:20   1426s] 
[06/13 18:23:20   1426s] End: GigaOpt nonLegal postEco optimization
[06/13 18:23:20   1426s] Design TNS changes after trial route: -1242.660 -> -7519.821
[06/13 18:23:20   1426s] Begin: GigaOpt TNS recovery
[06/13 18:23:20   1426s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:23:20   1426s] Info: 43 io nets excluded
[06/13 18:23:20   1426s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:23:20   1426s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:23:20   1426s] ### Creating PhyDesignMc. totSessionCpu=0:23:47 mem=1397.2M
[06/13 18:23:20   1426s] #spOpts: N=250 
[06/13 18:23:20   1426s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:47 mem=1397.2M
[06/13 18:23:20   1426s] 
[06/13 18:23:20   1426s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:23:20   1426s] ### Creating LA Mngr. totSessionCpu=0:23:47 mem=1397.2M
[06/13 18:23:20   1426s] ### Creating LA Mngr, finished. totSessionCpu=0:23:47 mem=1397.2M
[06/13 18:23:23   1429s] *info: 43 io nets excluded
[06/13 18:23:23   1429s] *info: 2 clock nets excluded
[06/13 18:23:23   1429s] *info: 7 special nets excluded.
[06/13 18:23:23   1429s] *info: 440 no-driver nets excluded.
[06/13 18:23:24   1430s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:23:24   1430s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:23:24   1430s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:23:24   1430s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:23:24   1430s] ** GigaOpt Optimizer WNS Slack -28.240 TNS Slack -7519.921 Density 87.84
[06/13 18:23:24   1430s] Optimizer TNS Opt
[06/13 18:23:24   1430s] Active Path Group: in2reg reg2reg  
[06/13 18:23:24   1430s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:23:24   1430s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:23:24   1430s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:23:24   1430s] | -28.240|  -28.240|-7519.921|-7519.921|    87.84%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:24   1430s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:24   1430s] | -28.240|  -28.240|-7517.183|-7517.183|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:24   1430s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:24   1430s] | -26.863|  -26.863|-7511.864|-7511.864|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:24   1430s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:24   1430s] | -25.965|  -25.965|-7511.642|-7511.642|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:24   1430s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:24   1430s] | -25.965|  -25.965|-7508.417|-7508.417|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:24   1430s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:24   1430s] | -25.668|  -25.668|-7504.169|-7504.169|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:24   1430s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:24   1431s] | -25.052|  -25.052|-7502.788|-7502.788|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:24   1431s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:25   1431s] | -25.052|  -25.052|-7501.877|-7501.877|    87.83%|   0:00:01.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7501.227|-7501.227|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7500.090|-7500.090|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7499.516|-7499.516|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7499.405|-7499.405|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7498.927|-7498.927|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7498.773|-7498.773|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7492.356|-7492.356|    87.82%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7488.302|-7488.302|    87.82%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:25   1431s] | -24.985|  -24.985|-7472.834|-7472.834|    87.82%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
[06/13 18:23:25   1431s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:25   1432s] | -24.985|  -24.985|-7465.945|-7465.945|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:23:25   1432s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:26   1432s] | -24.985|  -24.985|-7455.657|-7455.657|    87.82%|   0:00:01.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
[06/13 18:23:26   1432s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:26   1432s] | -24.985|  -24.985|-7454.727|-7454.727|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:23:26   1432s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:26   1432s] | -24.985|  -24.985|-7453.616|-7453.616|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:23:26   1432s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:26   1432s] | -24.985|  -24.985|-7452.141|-7452.141|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:23:26   1432s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:26   1432s] | -24.985|  -24.985|-7445.854|-7445.854|    87.83%|   0:00:00.0| 1416.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:23:26   1432s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:26   1433s] | -24.985|  -24.985|-7441.021|-7441.021|    87.83%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:23:26   1433s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:23:27   1433s] | -24.985|  -24.985|-7434.110|-7434.110|    87.81%|   0:00:01.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:23:27   1433s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:28   1434s] | -24.631|  -24.631|-7430.668|-7430.668|    87.81%|   0:00:01.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
[06/13 18:23:28   1434s] | -24.631|  -24.631|-7429.547|-7429.547|    87.82%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
[06/13 18:23:28   1434s] | -24.631|  -24.631|-7427.991|-7427.991|    87.82%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
[06/13 18:23:28   1434s] | -24.631|  -24.631|-7421.702|-7421.702|    87.82%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:23:28   1434s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:28   1434s] | -24.504|  -24.504|-7421.320|-7421.320|    87.82%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:23:28   1434s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:28   1434s] | -24.504|  -24.504|-7419.317|-7419.317|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[13]/D                           |
[06/13 18:23:28   1434s] | -24.504|  -24.504|-7419.171|-7419.171|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:23:28   1434s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:29   1435s] | -24.504|  -24.504|-7414.225|-7414.225|    87.80%|   0:00:01.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:29   1435s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:23:29   1435s] | -24.504|  -24.504|-7413.328|-7413.328|    87.80%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:23:29   1435s] |        |         |         |         |          |            |        |              |         | 1]/D                                               |
[06/13 18:23:29   1435s] | -24.504|  -24.504|-7410.325|-7410.325|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:23:29   1435s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:29   1435s] | -24.504|  -24.504|-7406.192|-7406.192|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:23:29   1435s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:23:29   1435s] | -24.504|  -24.504|-7405.325|-7405.325|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:23:29   1435s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:23:29   1435s] | -24.504|  -24.504|-7383.137|-7383.137|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[12]/D                           |
[06/13 18:23:29   1436s] | -24.504|  -24.504|-7381.625|-7381.625|    87.81%|   0:00:00.0| 1412.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[12]/D                           |
[06/13 18:23:29   1436s] | -24.504|  -24.504|-7380.594|-7380.594|    87.81%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[12]/D                           |
[06/13 18:23:30   1436s] | -24.504|  -24.504|-7377.509|-7377.509|    87.81%|   0:00:01.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:23:30   1436s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:23:30   1436s] | -24.504|  -24.504|-7370.735|-7370.735|    87.81%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[6]/D                            |
[06/13 18:23:30   1436s] | -24.504|  -24.504|-7369.912|-7369.912|    87.81%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[6]/D                            |
[06/13 18:23:30   1437s] | -24.504|  -24.504|-7243.524|-7243.524|    87.81%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[8]/D                            |
[06/13 18:23:31   1437s] | -24.504|  -24.504|-7243.501|-7243.501|    87.82%|   0:00:01.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[8]/D                            |
[06/13 18:23:31   1437s] | -24.504|  -24.504|-7239.400|-7239.400|    87.82%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[18]/D                           |
[06/13 18:23:31   1437s] | -24.504|  -24.504|-7238.788|-7238.788|    87.82%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:23:31   1437s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:23:31   1437s] | -24.504|  -24.504|-7234.509|-7234.509|    87.82%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[11]/D                           |
[06/13 18:23:31   1438s] | -24.504|  -24.504|-7233.275|-7233.275|    87.82%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[11]/D                           |
[06/13 18:23:32   1438s] | -24.504|  -24.504|-7230.645|-7230.645|    87.83%|   0:00:01.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[11]/D                           |
[06/13 18:23:32   1438s] | -24.504|  -24.504|-7174.574|-7174.574|    87.84%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[14]/D                           |
[06/13 18:23:32   1438s] | -24.504|  -24.504|-7172.583|-7172.583|    87.84%|   0:00:00.0| 1409.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[14]/D                           |
[06/13 18:23:32   1438s] | -24.504|  -24.504|-7172.192|-7172.192|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[14]/D                           |
[06/13 18:23:32   1439s] | -24.504|  -24.504|-7169.241|-7169.241|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[19]/D                           |
[06/13 18:23:33   1439s] | -24.504|  -24.504|-7155.425|-7155.425|    87.84%|   0:00:01.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[14 |
[06/13 18:23:33   1439s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:34   1440s] | -24.504|  -24.504|-7151.507|-7151.507|    87.84%|   0:00:01.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
[06/13 18:23:34   1440s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:34   1440s] | -24.504|  -24.504|-7151.360|-7151.360|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
[06/13 18:23:34   1440s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:34   1440s] | -24.504|  -24.504|-7151.063|-7151.063|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[12 |
[06/13 18:23:34   1440s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:34   1440s] | -24.504|  -24.504|-7148.435|-7148.435|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[10]/D                           |
[06/13 18:23:34   1441s] | -24.504|  -24.504|-7146.193|-7146.193|    87.83%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
[06/13 18:23:34   1441s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:23:35   1441s] | -24.504|  -24.504|-7145.856|-7145.856|    87.83%|   0:00:01.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_1_buff_reg[1 |
[06/13 18:23:35   1441s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:23:35   1441s] | -24.504|  -24.504|-7143.200|-7143.200|    87.83%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[13 |
[06/13 18:23:35   1441s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:35   1441s] | -24.504|  -24.504|-7140.605|-7140.605|    87.83%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[4]/D                            |
[06/13 18:23:36   1442s] | -24.504|  -24.504|-7138.200|-7138.200|    87.84%|   0:00:01.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[7][2]/E                     |
[06/13 18:23:36   1442s] | -24.504|  -24.504|-7137.837|-7137.837|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[7][2]/E                     |
[06/13 18:23:36   1442s] | -24.504|  -24.504|-7134.552|-7134.552|    87.84%|   0:00:00.0| 1404.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[11 |
[06/13 18:23:36   1442s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:37   1443s] | -24.504|  -24.504|-7133.156|-7133.156|    87.85%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[16]/D                           |
[06/13 18:23:37   1443s] | -24.504|  -24.504|-7129.859|-7129.859|    87.85%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[17]/D                           |
[06/13 18:23:37   1443s] | -24.504|  -24.504|-7127.553|-7127.553|    87.85%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[10 |
[06/13 18:23:37   1443s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:38   1444s] | -24.504|  -24.504|-7117.178|-7117.178|    87.85%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[19]/D                           |
[06/13 18:23:38   1444s] | -24.504|  -24.504|-7113.809|-7113.809|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/o_sinQ_reg[0]/E                       |
[06/13 18:23:38   1444s] | -24.504|  -24.504|-7109.241|-7109.241|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[13 |
[06/13 18:23:38   1444s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:39   1445s] | -24.504|  -24.504|-7107.478|-7107.478|    87.86%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[11 |
[06/13 18:23:39   1445s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:39   1445s] | -24.504|  -24.504|-7100.593|-7100.593|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/i_reg[12]/D                           |
[06/13 18:23:40   1446s] | -24.504|  -24.504|-7097.066|-7097.066|    87.86%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[10 |
[06/13 18:23:40   1446s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:40   1446s] | -24.504|  -24.504|-7091.148|-7091.148|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[5]/D                            |
[06/13 18:23:40   1446s] | -24.504|  -24.504|-7089.709|-7089.709|    87.86%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[5]/D                            |
[06/13 18:23:41   1447s] | -24.504|  -24.504|-7088.429|-7088.429|    87.85%|   0:00:01.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13 |
[06/13 18:23:41   1447s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:41   1447s] | -24.504|  -24.504|-7080.399|-7080.399|    87.84%|   0:00:00.0| 1400.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[13 |
[06/13 18:23:41   1447s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:42   1448s] | -24.504|  -24.504|-7071.815|-7071.815|    87.84%|   0:00:01.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[51][0]/E                    |
[06/13 18:23:42   1448s] | -24.504|  -24.504|-7067.247|-7067.247|    87.85%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[15][1]/E                    |
[06/13 18:23:42   1448s] | -24.504|  -24.504|-7066.176|-7066.176|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[37][0]/E                    |
[06/13 18:23:42   1448s] | -24.504|  -24.504|-7063.950|-7063.950|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[13 |
[06/13 18:23:42   1448s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:42   1448s] | -24.504|  -24.504|-7063.888|-7063.888|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[13 |
[06/13 18:23:42   1448s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:43   1449s] | -24.485|  -24.485|-7054.021|-7054.021|    87.84%|   0:00:01.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[119][2]/E                   |
[06/13 18:23:43   1450s] | -24.485|  -24.485|-7043.569|-7043.569|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:23:43   1450s] |        |         |         |         |          |            |        |              |         | 7]/D                                               |
[06/13 18:23:44   1450s] | -24.485|  -24.485|-7043.254|-7043.254|    87.84%|   0:00:01.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:23:44   1450s] |        |         |         |         |          |            |        |              |         | 7]/D                                               |
[06/13 18:23:44   1450s] | -24.485|  -24.485|-7042.869|-7042.869|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:23:44   1450s] |        |         |         |         |          |            |        |              |         | 7]/D                                               |
[06/13 18:23:44   1450s] | -24.485|  -24.485|-7042.492|-7042.492|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:23:44   1450s] |        |         |         |         |          |            |        |              |         | 7]/D                                               |
[06/13 18:23:44   1450s] | -24.485|  -24.485|-7015.347|-7015.347|    87.84%|   0:00:00.0| 1396.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[41][1]/E                    |
[06/13 18:23:44   1450s] | -24.485|  -24.485|-7014.421|-7014.421|    87.84%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[11][2]/E                    |
[06/13 18:23:44   1450s] | -24.485|  -24.485|-7013.826|-7013.826|    87.84%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[11][2]/E                    |
[06/13 18:23:45   1451s] | -24.485|  -24.485|-7004.439|-7004.439|    87.85%|   0:00:01.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[9] |
[06/13 18:23:45   1451s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:23:45   1451s] | -24.485|  -24.485|-7004.168|-7004.168|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_2_buff_reg[9] |
[06/13 18:23:45   1451s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:23:45   1451s] | -24.485|  -24.485|-6996.256|-6996.256|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[14][0]/E                    |
[06/13 18:23:45   1451s] | -24.485|  -24.485|-6995.868|-6995.868|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[14][0]/E                    |
[06/13 18:23:45   1451s] | -24.485|  -24.485|-6995.524|-6995.524|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[14][0]/E                    |
[06/13 18:23:46   1452s] | -24.485|  -24.485|-6993.750|-6993.750|    87.85%|   0:00:01.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[6]/D     |
[06/13 18:23:46   1452s] | -24.485|  -24.485|-6963.551|-6963.551|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[116][2]/E                   |
[06/13 18:23:46   1452s] | -24.485|  -24.485|-6956.820|-6956.820|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_coder/sin_was_positiveI_reg/D               |
[06/13 18:23:46   1452s] | -24.485|  -24.485|-6956.421|-6956.421|    87.85%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_coder/sin_was_positiveI_reg/D               |
[06/13 18:23:47   1453s] | -24.485|  -24.485|-6945.597|-6945.597|    87.86%|   0:00:01.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[2]/D               |
[06/13 18:23:47   1453s] | -24.485|  -24.485|-6941.855|-6941.855|    87.87%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:23:47   1453s] | -24.485|  -24.485|-6937.245|-6937.245|    87.87%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:23:47   1453s] | -24.485|  -24.485|-6936.969|-6936.969|    87.87%|   0:00:00.0| 1390.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[2]/D                      |
[06/13 18:23:48   1454s] | -24.485|  -24.485|-6932.422|-6932.422|    87.88%|   0:00:01.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[110][2]/E                   |
[06/13 18:23:49   1455s] | -24.485|  -24.485|-6906.593|-6906.593|    87.88%|   0:00:01.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:23:49   1455s] | -24.485|  -24.485|-6905.924|-6905.924|    87.88%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:23:49   1455s] | -24.485|  -24.485|-6905.597|-6905.597|    87.88%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:23:49   1455s] | -24.485|  -24.485|-6896.545|-6896.545|    87.89%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[1]/D                      |
[06/13 18:23:50   1456s] | -24.485|  -24.485|-6891.351|-6891.351|    87.89%|   0:00:01.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[6 |
[06/13 18:23:50   1456s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:50   1456s] | -24.485|  -24.485|-6890.950|-6890.950|    87.90%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[6 |
[06/13 18:23:50   1456s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:50   1457s] | -24.485|  -24.485|-6887.914|-6887.914|    87.90%|   0:00:00.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[103][2]/E                   |
[06/13 18:23:51   1457s] | -24.485|  -24.485|-6862.269|-6862.269|    87.89%|   0:00:01.0| 1382.3M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[8] |
[06/13 18:23:51   1457s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:23:52   1458s] | -24.485|  -24.485|-6844.055|-6844.055|    87.89%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigWRCOUNT_reg[1]/D                  |
[06/13 18:23:52   1458s] | -24.485|  -24.485|-6843.684|-6843.684|    87.89%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigWRCOUNT_reg[1]/D                  |
[06/13 18:23:52   1458s] | -24.485|  -24.485|-6839.829|-6839.829|    87.90%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigWRCOUNT_reg[1]/D                  |
[06/13 18:23:53   1460s] | -24.485|  -24.485|-6836.884|-6836.884|    87.90%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigWRCOUNT_reg[2]/D                  |
[06/13 18:23:54   1460s] | -24.485|  -24.485|-6749.823|-6749.823|    87.91%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[62][3]/E                    |
[06/13 18:23:54   1460s] | -24.485|  -24.485|-6749.721|-6749.721|    87.91%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[62][3]/E                    |
[06/13 18:23:55   1461s] | -24.485|  -24.485|-6737.231|-6737.231|    87.90%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigRDCOUNT_reg[4]/D                  |
[06/13 18:23:55   1461s] | -24.485|  -24.485|-6725.692|-6725.692|    87.91%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/sigRDCOUNT_reg[0]/D                  |
[06/13 18:23:55   1462s] | -24.485|  -24.485|-6715.893|-6715.893|    87.91%|   0:00:00.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/j_FIFO_reg[1]/D                      |
[06/13 18:23:56   1462s] | -24.485|  -24.485|-6694.882|-6694.882|    87.91%|   0:00:01.0| 1377.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[10 |
[06/13 18:23:56   1462s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:57   1463s] | -24.485|  -24.485|-6641.559|-6641.559|    87.90%|   0:00:01.0| 1374.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[35][0]/E                    |
[06/13 18:23:57   1463s] | -24.485|  -24.485|-6641.232|-6641.232|    87.90%|   0:00:00.0| 1374.2M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[35][0]/E                    |
[06/13 18:23:57   1463s] | -24.485|  -24.485|-6635.245|-6635.245|    87.91%|   0:00:00.0| 1374.2M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_6_buff_reg[7] |
[06/13 18:23:57   1463s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:23:58   1464s] | -24.485|  -24.485|-6597.923|-6597.923|    87.91%|   0:00:01.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[7 |
[06/13 18:23:58   1464s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:58   1464s] | -24.485|  -24.485|-6594.734|-6594.734|    87.91%|   0:00:00.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_5_buff_reg[7 |
[06/13 18:23:58   1464s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:23:59   1465s] | -24.485|  -24.485|-6589.202|-6589.202|    87.92%|   0:00:01.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[127][3]/E                   |
[06/13 18:23:59   1465s] | -24.485|  -24.485|-6588.643|-6588.643|    87.92%|   0:00:00.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[127][3]/E                   |
[06/13 18:23:59   1465s] | -24.485|  -24.485|-6572.366|-6572.366|    87.92%|   0:00:00.0| 1370.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[6 |
[06/13 18:23:59   1465s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:24:00   1466s] | -24.485|  -24.485|-6566.449|-6566.449|    87.93%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[7] |
[06/13 18:24:00   1466s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:00   1466s] | -24.485|  -24.485|-6566.150|-6566.150|    87.93%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:24:00   1466s] | -24.485|  -24.485|-6565.525|-6565.525|    87.93%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:24:01   1467s] | -24.485|  -24.485|-6555.407|-6555.407|    87.93%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[0][0]/E                     |
[06/13 18:24:02   1468s] | -24.485|  -24.485|-6553.057|-6553.057|    87.94%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_inFIFO/j_FIFO_reg[2]/D                      |
[06/13 18:24:03   1469s] | -24.485|  -24.485|-6539.534|-6539.534|    87.94%|   0:00:01.0| 1362.4M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/I_if_buff_reg[1]/D         |
[06/13 18:24:03   1469s] | -24.485|  -24.485|-6539.262|-6539.262|    87.94%|   0:00:00.0| 1362.4M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/I_if_buff_reg[1]/D         |
[06/13 18:24:03   1469s] | -24.485|  -24.485|-6537.910|-6537.910|    87.94%|   0:00:00.0| 1362.4M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/I_if_buff_reg[1]/D         |
[06/13 18:24:03   1469s] | -24.485|  -24.485|-6530.430|-6530.430|    87.94%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/iq_demod/o_I_prefilter_reg[3]/D     |
[06/13 18:24:04   1470s] | -24.485|  -24.485|-6521.972|-6521.972|    87.94%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:24:04   1470s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:24:04   1470s] | -24.485|  -24.485|-6520.683|-6520.683|    87.95%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_7_buff_reg[1 |
[06/13 18:24:04   1470s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:24:05   1471s] | -24.485|  -24.485|-6508.975|-6508.975|    87.95%|   0:00:01.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
[06/13 18:24:05   1471s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:24:05   1471s] | -24.485|  -24.485|-6507.383|-6507.383|    87.96%|   0:00:00.0| 1362.4M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[10 |
[06/13 18:24:05   1471s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:24:06   1472s] | -24.485|  -24.485|-6494.945|-6494.945|    87.96%|   0:00:01.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[88][0]/E                    |
[06/13 18:24:06   1472s] | -24.485|  -24.485|-6491.536|-6491.536|    87.96%|   0:00:00.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[88][0]/E                    |
[06/13 18:24:07   1473s] | -24.485|  -24.485|-6485.433|-6485.433|    87.96%|   0:00:01.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_cordic/mycordic/present_Q_table_reg[6][7]/D |
[06/13 18:24:07   1473s] | -24.485|  -24.485|-6475.549|-6475.549|    87.96%|   0:00:00.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[6] |
[06/13 18:24:07   1473s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:07   1473s] | -24.485|  -24.485|-6473.833|-6473.833|    87.96%|   0:00:00.0| 1358.6M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[5]/D                            |
[06/13 18:24:08   1474s] | -24.485|  -24.485|-6466.504|-6466.504|    87.96%|   0:00:01.0| 1355.6M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/I_if_buff_reg[2]/D         |
[06/13 18:24:09   1475s] | -24.485|  -24.485|-6462.375|-6462.375|    87.97%|   0:00:01.0| 1355.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_8_delay_reg[ |
[06/13 18:24:09   1475s] |        |         |         |         |          |            |        |              |         | 11]/D                                              |
[06/13 18:24:09   1475s] | -24.485|  -24.485|-6461.791|-6461.791|    87.97%|   0:00:00.0| 1355.6M|setup_func_max|   in2reg| t_op/u_decoder/iq_demod/Q_if_buff_reg[3]/D         |
[06/13 18:24:10   1476s] | -24.485|  -24.485|-6454.396|-6454.396|    87.97%|   0:00:01.0| 1352.8M|setup_func_max|  reg2reg| t_op/u_inFIFO/FIFO_reg[70][1]/E                    |
[06/13 18:24:11   1477s] | -24.485|  -24.485|-6450.257|-6450.257|    87.98%|   0:00:01.0| 1352.8M|setup_func_max|  reg2reg| t_op/u_cdr/cnt_in_reg[1]/D                         |
[06/13 18:24:11   1477s] | -24.485|  -24.485|-6449.634|-6449.634|    87.98%|   0:00:00.0| 1352.8M|setup_func_max|  reg2reg| t_op/u_cdr/cnt_in_reg[1]/D                         |
[06/13 18:24:12   1478s] | -24.485|  -24.485|-6446.402|-6446.402|    87.99%|   0:00:01.0| 1352.8M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/13 18:24:12   1478s] | -24.485|  -24.485|-6445.191|-6445.191|    87.99%|   0:00:00.0| 1352.8M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_E_reg/D                          |
[06/13 18:24:12   1478s] | -24.485|  -24.485|-6442.525|-6442.525|    87.99%|   0:00:00.0| 1352.8M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_7_buff_reg[12 |
[06/13 18:24:12   1478s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:24:13   1479s] | -24.485|  -24.485|-6407.412|-6407.412|    87.99%|   0:00:01.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[4] |
[06/13 18:24:13   1479s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:14   1480s] | -24.485|  -24.485|-6367.517|-6367.517|    87.99%|   0:00:01.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_0_buff_reg[5 |
[06/13 18:24:14   1480s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:24:15   1481s] | -24.485|  -24.485|-6362.271|-6362.271|    88.00%|   0:00:01.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_inFIFO/i_FIFO_reg[6]/D                      |
[06/13 18:24:16   1482s] | -24.485|  -24.485|-6349.311|-6349.311|    88.00%|   0:00:01.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[5 |
[06/13 18:24:16   1482s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:24:16   1482s] | -24.485|  -24.485|-6348.478|-6348.478|    88.00%|   0:00:00.0| 1349.9M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[10][2]/D                   |
[06/13 18:24:18   1484s] | -24.485|  -24.485|-6310.016|-6310.016|    88.01%|   0:00:02.0| 1349.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[6] |
[06/13 18:24:18   1484s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:19   1485s] | -24.485|  -24.485|-6305.266|-6305.266|    88.01%|   0:00:01.0| 1337.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_7_buff_reg[6] |
[06/13 18:24:19   1485s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:20   1486s] | -24.485|  -24.485|-6302.089|-6302.089|    88.01%|   0:00:01.0| 1337.1M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[12]/D                           |
[06/13 18:24:21   1488s] | -24.485|  -24.485|-6270.695|-6270.695|    88.02%|   0:00:01.0| 1337.1M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[11]/D                           |
[06/13 18:24:22   1488s] | -24.485|  -24.485|-6270.260|-6270.260|    88.02%|   0:00:01.0| 1337.1M|setup_func_max|  reg2reg| t_op/u_coder/c_reg[11]/D                           |
[06/13 18:24:23   1489s] | -24.485|  -24.485|-6269.070|-6269.070|    88.03%|   0:00:01.0| 1337.1M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[101][3]/D                  |
[06/13 18:24:23   1489s] | -24.485|  -24.485|-6265.086|-6265.086|    88.03%|   0:00:00.0| 1337.1M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[96][1]/D                   |
[06/13 18:24:25   1491s] | -24.485|  -24.485|-6260.652|-6260.652|    88.04%|   0:00:02.0| 1329.6M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[78][1]/D                   |
[06/13 18:24:25   1491s] | -24.485|  -24.485|-6252.592|-6252.592|    88.04%|   0:00:00.0| 1329.6M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[76][1]/D                   |
[06/13 18:24:26   1492s] | -24.485|  -24.485|-6252.342|-6252.342|    88.04%|   0:00:01.0| 1329.6M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[76][1]/D                   |
[06/13 18:24:26   1492s] | -24.485|  -24.485|-6250.300|-6250.300|    88.05%|   0:00:00.0| 1329.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/13 18:24:26   1492s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:24:26   1492s] | -24.485|  -24.485|-6250.178|-6250.178|    88.05%|   0:00:00.0| 1329.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_mult_3_buff_reg[1 |
[06/13 18:24:26   1492s] |        |         |         |         |          |            |        |              |         | 0]/D                                               |
[06/13 18:24:27   1494s] | -24.485|  -24.485|-6247.401|-6247.401|    88.05%|   0:00:01.0| 1326.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
[06/13 18:24:27   1494s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:24:28   1494s] | -24.485|  -24.485|-6247.326|-6247.326|    88.05%|   0:00:01.0| 1326.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_3_buff_reg[14 |
[06/13 18:24:28   1494s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:24:29   1495s] | -24.485|  -24.485|-6243.099|-6243.099|    88.05%|   0:00:01.0| 1326.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f1/o_Q_reg/D                       |
[06/13 18:24:29   1495s] | -24.485|  -24.485|-6242.576|-6242.576|    88.05%|   0:00:00.0| 1326.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f1/o_Q_reg/D                       |
[06/13 18:24:29   1495s] | -24.485|  -24.485|-6242.460|-6242.460|    88.05%|   0:00:00.0| 1285.9M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f1/o_Q_reg/D                       |
[06/13 18:24:30   1496s] | -24.485|  -24.485|-6238.284|-6238.284|    88.06%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f2/o_Q_reg/D                       |
[06/13 18:24:30   1496s] | -24.485|  -24.485|-6237.899|-6237.899|    88.06%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/f2/o_Q_reg/D                       |
[06/13 18:24:31   1497s] | -24.485|  -24.485|-6221.376|-6221.376|    88.06%|   0:00:01.0| 1304.9M|setup_func_max|   in2reg| t_op/u_outFIFO/FIFO_reg[15][1]/D                   |
[06/13 18:24:31   1497s] | -24.485|  -24.485|-6220.326|-6220.326|    88.06%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[2] |
[06/13 18:24:31   1497s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:31   1498s] | -24.485|  -24.485|-6220.127|-6220.127|    88.07%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_4_buff_reg[2] |
[06/13 18:24:31   1498s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:32   1498s] | -24.485|  -24.485|-6210.716|-6210.716|    88.07%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3] |
[06/13 18:24:32   1498s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:33   1499s] | -24.485|  -24.485|-6209.608|-6209.608|    88.08%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[2] |
[06/13 18:24:33   1499s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:33   1499s] | -24.485|  -24.485|-6208.934|-6208.934|    88.08%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[2] |
[06/13 18:24:33   1499s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:33   1499s] | -24.485|  -24.485|-6208.813|-6208.813|    88.08%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/I_data_add_5_buff_reg[2] |
[06/13 18:24:33   1499s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:33   1499s] | -24.485|  -24.485|-6208.618|-6208.618|    88.09%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_1_buff_reg[2] |
[06/13 18:24:33   1499s] |        |         |         |         |          |            |        |              |         | /D                                                 |
[06/13 18:24:33   1499s] | -24.485|  -24.485|-6208.618|-6208.618|    88.09%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:33   1499s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:33   1499s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:24:33   1499s] 
[06/13 18:24:33   1499s] *** Finish Core Optimize Step (cpu=0:01:09 real=0:01:09 mem=1304.9M) ***
[06/13 18:24:33   1499s] 
[06/13 18:24:33   1499s] *** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:09 mem=1304.9M) ***
[06/13 18:24:33   1499s] ** GigaOpt Optimizer WNS Slack -24.485 TNS Slack -6208.618 Density 88.09
[06/13 18:24:33   1499s] *** Starting refinePlace (0:25:00 mem=1304.9M) ***
[06/13 18:24:33   1499s] Total net bbox length = 3.716e+06 (1.735e+06 1.980e+06) (ext = 2.817e+04)
[06/13 18:24:33   1499s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:24:33   1499s] Starting refinePlace ...
[06/13 18:24:33   1499s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:24:33   1499s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1304.9MB) @(0:25:00 - 0:25:00).
[06/13 18:24:33   1499s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:24:33   1499s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1304.9MB
[06/13 18:24:33   1499s] Statistics of distance of Instance movement in refine placement:
[06/13 18:24:33   1499s]   maximum (X+Y) =         0.00 um
[06/13 18:24:33   1499s]   mean    (X+Y) =         0.00 um
[06/13 18:24:33   1499s] Summary Report:
[06/13 18:24:33   1499s] Instances move: 0 (out of 14323 movable)
[06/13 18:24:33   1499s] Instances flipped: 0
[06/13 18:24:33   1499s] Mean displacement: 0.00 um
[06/13 18:24:33   1499s] Max displacement: 0.00 um 
[06/13 18:24:33   1499s] Total instances moved : 0
[06/13 18:24:33   1499s] Total net bbox length = 3.716e+06 (1.735e+06 1.980e+06) (ext = 2.817e+04)
[06/13 18:24:33   1499s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1304.9MB
[06/13 18:24:33   1499s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1304.9MB) @(0:25:00 - 0:25:00).
[06/13 18:24:33   1499s] *** Finished refinePlace (0:25:00 mem=1304.9M) ***
[06/13 18:24:33   1500s] *** maximum move = 0.00 um ***
[06/13 18:24:34   1500s] *** Finished re-routing un-routed nets (1304.9M) ***
[06/13 18:24:34   1500s] 
[06/13 18:24:34   1500s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1304.9M) ***
[06/13 18:24:34   1500s] ** GigaOpt Optimizer WNS Slack -24.485 TNS Slack -6211.964 Density 88.70
[06/13 18:24:34   1500s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:24:34   1500s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:24:34   1500s] **** End NDR-Layer Usage Statistics ****
[06/13 18:24:34   1500s] 
[06/13 18:24:34   1500s] *** Finish pre-CTS Setup Fixing (cpu=0:01:10 real=0:01:10 mem=1304.9M) ***
[06/13 18:24:34   1500s] 
[06/13 18:24:34   1500s] End: GigaOpt TNS recovery
[06/13 18:24:34   1500s] GigaOpt: WNS changes after routing: -4.937 -> -16.837 (bump = 11.9)
[06/13 18:24:34   1500s] Begin: GigaOpt postEco optimization
[06/13 18:24:34   1500s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:24:34   1500s] Info: 43 io nets excluded
[06/13 18:24:34   1500s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:24:34   1500s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:24:34   1500s] ### Creating PhyDesignMc. totSessionCpu=0:25:00 mem=1285.9M
[06/13 18:24:34   1500s] #spOpts: N=250 
[06/13 18:24:34   1500s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:00 mem=1285.9M
[06/13 18:24:34   1500s] 
[06/13 18:24:34   1500s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:24:34   1500s] ### Creating LA Mngr. totSessionCpu=0:25:00 mem=1285.9M
[06/13 18:24:34   1500s] ### Creating LA Mngr, finished. totSessionCpu=0:25:00 mem=1285.9M
[06/13 18:24:37   1503s] *info: 43 io nets excluded
[06/13 18:24:37   1503s] *info: 2 clock nets excluded
[06/13 18:24:37   1503s] *info: 7 special nets excluded.
[06/13 18:24:37   1503s] *info: 440 no-driver nets excluded.
[06/13 18:24:38   1504s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:24:38   1504s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:24:38   1504s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:24:38   1504s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:24:38   1504s] ** GigaOpt Optimizer WNS Slack -24.485 TNS Slack -6211.964 Density 88.70
[06/13 18:24:38   1504s] Optimizer WNS Pass 0
[06/13 18:24:38   1504s] Active Path Group: in2reg reg2reg  
[06/13 18:24:38   1504s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:24:38   1504s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:24:38   1504s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:24:38   1504s] | -24.485|  -24.485|-6211.964|-6211.964|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:38   1504s] | -23.472|  -23.472|-6210.950|-6210.950|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:38   1504s] | -21.786|  -21.786|-6209.265|-6209.265|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:38   1504s] | -21.372|  -21.372|-6208.851|-6208.851|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:38   1504s] | -20.880|  -20.880|-6208.359|-6208.359|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:38   1504s] | -20.631|  -20.631|-6208.109|-6208.109|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:38   1504s] | -19.584|  -19.584|-6207.062|-6207.062|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:38   1504s] | -19.447|  -19.447|-6203.391|-6203.391|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:38   1504s] | -18.781|  -18.781|-6202.726|-6202.726|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:38   1504s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:39   1505s] | -18.692|  -18.692|-6202.395|-6202.395|    88.70%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:39   1505s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:39   1505s] | -18.604|  -18.604|-6202.290|-6202.290|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:39   1505s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:39   1505s] | -18.533|  -18.533|-6202.275|-6202.275|    88.70%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:39   1505s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:43   1509s] | -17.987|  -17.987|-6198.116|-6198.116|    88.70%|   0:00:04.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:43   1509s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:43   1509s] | -17.791|  -17.791|-6195.425|-6195.425|    88.69%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:43   1509s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:43   1509s] | -17.269|  -17.269|-6192.545|-6192.545|    88.69%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:43   1509s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:43   1509s] | -17.137|  -17.137|-6191.699|-6191.699|    88.69%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:43   1509s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:47   1513s] | -16.513|  -16.513|-6200.231|-6200.231|    88.69%|   0:00:04.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:47   1513s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:48   1514s] | -16.380|  -16.380|-6222.336|-6222.336|    88.69%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:48   1514s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:24:55   1521s] | -16.127|  -16.127|-6221.311|-6221.311|    88.70%|   0:00:07.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:24:55   1521s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:03   1529s] | -16.015|  -16.015|-6220.449|-6220.449|    88.70%|   0:00:08.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:03   1529s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:25:03   1530s] | -15.368|  -15.368|-6218.097|-6218.097|    88.69%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[1 |
[06/13 18:25:03   1530s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:04   1530s] | -15.265|  -15.265|-6209.216|-6209.216|    88.67%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:04   1530s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:13   1539s] | -15.164|  -15.164|-6209.143|-6209.143|    88.67%|   0:00:09.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:13   1539s] |        |         |         |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:25:13   1539s] | -14.981|  -14.981|-6207.936|-6207.936|    88.67%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[1]/D  |
[06/13 18:25:13   1539s] | -14.835|  -14.835|-6203.570|-6203.570|    88.67%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:25:13   1539s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:14   1540s] | -14.766|  -14.766|-6187.566|-6187.566|    88.67%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:14   1540s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:14   1540s] | -14.611|  -14.611|-6187.291|-6187.291|    88.67%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_coder/j_reg[13]/D                           |
[06/13 18:25:14   1540s] | -14.534|  -14.534|-6199.387|-6199.387|    88.67%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
[06/13 18:25:14   1540s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:25:19   1545s] | -14.442|  -14.442|-6177.364|-6177.364|    88.65%|   0:00:05.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:19   1545s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:25:20   1546s] | -14.367|  -14.367|-6170.473|-6170.473|    88.65%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:20   1546s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:20   1546s] | -14.294|  -14.294|-6170.399|-6170.399|    88.65%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:20   1546s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:20   1546s] | -14.248|  -14.248|-6150.425|-6150.425|    88.65%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:20   1546s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:21   1547s] | -14.170|  -14.170|-6164.584|-6164.584|    88.63%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:25:21   1547s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:25:21   1547s] | -14.088|  -14.088|-6164.771|-6164.771|    88.63%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:21   1547s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:22   1548s] | -14.008|  -14.008|-6148.858|-6148.858|    88.63%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_2_buff_reg[8 |
[06/13 18:25:22   1548s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:25:27   1553s] | -13.918|  -13.918|-6125.828|-6125.828|    88.61%|   0:00:05.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:27   1553s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:27   1553s] | -13.895|  -13.895|-6125.835|-6125.835|    88.62%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:27   1553s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:27   1553s] | -13.813|  -13.813|-6125.692|-6125.692|    88.62%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_3_buff_reg[1 |
[06/13 18:25:27   1553s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:31   1557s] | -13.727|  -13.727|-6128.099|-6128.099|    88.61%|   0:00:04.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:25:31   1557s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:25:32   1558s] | -13.656|  -13.656|-6119.962|-6119.962|    88.61%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:32   1558s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:33   1559s] | -13.568|  -13.568|-6118.073|-6118.073|    88.62%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:33   1559s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:34   1560s] | -13.498|  -13.498|-6117.734|-6117.734|    88.62%|   0:00:01.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:25:34   1560s] |        |         |         |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:25:53   1579s] | -13.398|  -13.398|-6121.155|-6121.155|    88.59%|   0:00:19.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:25:53   1579s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:25:56   1582s] | -13.318|  -13.318|-6121.119|-6121.119|    88.59%|   0:00:03.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_7_buff_reg[1 |
[06/13 18:25:56   1582s] |        |         |         |         |          |            |        |              |         | 3]/D                                               |
[06/13 18:26:00   1586s] | -13.316|  -13.316|-6116.933|-6116.933|    88.58%|   0:00:04.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:26:00   1586s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:26:00   1586s] | -13.316|  -13.316|-6116.933|-6116.933|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14 |
[06/13 18:26:00   1586s] |        |         |         |         |          |            |        |              |         | ]/D                                                |
[06/13 18:26:00   1586s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:26:00   1586s] 
[06/13 18:26:00   1586s] *** Finish Core Optimize Step (cpu=0:01:22 real=0:01:22 mem=1304.9M) ***
[06/13 18:26:00   1586s] Active Path Group: in2reg  
[06/13 18:26:00   1586s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:26:00   1586s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:26:00   1586s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:26:00   1586s] |  -8.496|  -13.316|-1480.910|-6116.933|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|   in2reg| t_op/u_coder/j_reg[13]/D                           |
[06/13 18:26:00   1586s] |  -7.651|  -13.316|-1444.111|-6116.933|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|   in2reg| t_op/u_coder/j_reg[13]/D                           |
[06/13 18:26:00   1586s] |  -6.991|  -13.316|-1405.416|-6114.625|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|   in2reg| t_op/u_coder/j_reg[13]/D                           |
[06/13 18:26:00   1586s] |  -6.991|  -13.316|-1405.416|-6114.626|    88.58%|   0:00:00.0| 1304.9M|setup_func_max|   in2reg| t_op/u_coder/j_reg[13]/D                           |
[06/13 18:26:00   1586s] +--------+---------+---------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:26:00   1586s] 
[06/13 18:26:00   1586s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1304.9M) ***
[06/13 18:26:00   1586s] 
[06/13 18:26:00   1586s] *** Finished Optimize Step Cumulative (cpu=0:01:22 real=0:01:22 mem=1304.9M) ***
[06/13 18:26:00   1586s] ** GigaOpt Optimizer WNS Slack -13.316 TNS Slack -6114.626 Density 88.58
[06/13 18:26:00   1586s] *** Starting refinePlace (0:26:26 mem=1304.9M) ***
[06/13 18:26:00   1586s] Total net bbox length = 3.683e+06 (1.727e+06 1.956e+06) (ext = 2.817e+04)
[06/13 18:26:00   1586s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:26:00   1586s] Starting refinePlace ...
[06/13 18:26:00   1586s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:26:00   1586s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1304.9MB) @(0:26:26 - 0:26:26).
[06/13 18:26:00   1586s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:26:00   1586s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1304.9MB
[06/13 18:26:00   1586s] Statistics of distance of Instance movement in refine placement:
[06/13 18:26:00   1586s]   maximum (X+Y) =         0.00 um
[06/13 18:26:00   1586s]   mean    (X+Y) =         0.00 um
[06/13 18:26:00   1586s] Summary Report:
[06/13 18:26:00   1586s] Instances move: 0 (out of 14316 movable)
[06/13 18:26:00   1586s] Instances flipped: 0
[06/13 18:26:00   1586s] Mean displacement: 0.00 um
[06/13 18:26:00   1586s] Max displacement: 0.00 um 
[06/13 18:26:00   1586s] Total instances moved : 0
[06/13 18:26:00   1586s] Total net bbox length = 3.683e+06 (1.727e+06 1.956e+06) (ext = 2.817e+04)
[06/13 18:26:00   1586s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1304.9MB
[06/13 18:26:00   1586s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1304.9MB) @(0:26:26 - 0:26:26).
[06/13 18:26:00   1586s] *** Finished refinePlace (0:26:26 mem=1304.9M) ***
[06/13 18:26:00   1586s] *** maximum move = 0.00 um ***
[06/13 18:26:00   1586s] *** Finished re-routing un-routed nets (1304.9M) ***
[06/13 18:26:00   1586s] 
[06/13 18:26:00   1586s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1304.9M) ***
[06/13 18:26:00   1586s] ** GigaOpt Optimizer WNS Slack -13.316 TNS Slack -6113.361 Density 88.61
[06/13 18:26:00   1586s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:26:00   1586s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:26:00   1586s] **** End NDR-Layer Usage Statistics ****
[06/13 18:26:00   1586s] 
[06/13 18:26:00   1586s] *** Finish pre-CTS Setup Fixing (cpu=0:01:22 real=0:01:22 mem=1304.9M) ***
[06/13 18:26:00   1586s] 
[06/13 18:26:00   1586s] End: GigaOpt postEco optimization
[06/13 18:26:00   1586s] *** Steiner Routed Nets: 36.568%; Threshold: 100; Threshold for Hold: 100
[06/13 18:26:00   1586s] Start to check current routing status for nets...
[06/13 18:26:00   1586s] All nets are already routed correctly.
[06/13 18:26:00   1586s] End to check current routing status for nets (mem=1285.9M)
[06/13 18:26:00   1586s] No multi-vt cells found. Aborting this optimization step
[06/13 18:26:00   1586s] 
[06/13 18:26:00   1586s] Active setup views:
[06/13 18:26:00   1586s]  setup_func_max
[06/13 18:26:00   1586s]   Dominating endpoints: 0
[06/13 18:26:00   1586s]   Dominating TNS: -0.000
[06/13 18:26:00   1586s] 
[06/13 18:26:00   1586s] Extraction called for design 'top_io' of instances=14574 and nets=15295 using extraction engine 'preRoute' .
[06/13 18:26:00   1586s] PreRoute RC Extraction called for design top_io.
[06/13 18:26:00   1586s] RC Extraction called in multi-corner(2) mode.
[06/13 18:26:00   1586s] RCMode: PreRoute
[06/13 18:26:00   1586s]       RC Corner Indexes            0       1   
[06/13 18:26:00   1586s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:26:00   1586s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:26:00   1586s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:26:00   1586s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:26:00   1586s] Shrink Factor                : 1.00000
[06/13 18:26:00   1586s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:26:00   1586s] Using capacitance table file ...
[06/13 18:26:00   1586s] Initializing multi-corner capacitance tables ... 
[06/13 18:26:00   1586s] Initializing multi-corner resistance tables ...
[06/13 18:26:00   1586s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1127.863M)
[06/13 18:26:00   1586s] Skewing Data Summary (End_of_FINAL)
[06/13 18:26:01   1587s] --------------------------------------------------
[06/13 18:26:01   1587s]  Total skewed count:0
[06/13 18:26:01   1587s] --------------------------------------------------
[06/13 18:26:01   1587s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:26:01   1587s] [PSP]     Started earlyGlobalRoute kernel
[06/13 18:26:01   1587s] [PSP]     Initial Peak syMemory usage = 1133.9 MB
[06/13 18:26:01   1587s] (I)       Reading DB...
[06/13 18:26:01   1587s] (I)       before initializing RouteDB syMemory usage = 1139.4 MB
[06/13 18:26:01   1587s] (I)       congestionReportName   : 
[06/13 18:26:01   1587s] (I)       layerRangeFor2DCongestion : 
[06/13 18:26:01   1587s] (I)       buildTerm2TermWires    : 0
[06/13 18:26:01   1587s] (I)       doTrackAssignment      : 1
[06/13 18:26:01   1587s] (I)       dumpBookshelfFiles     : 0
[06/13 18:26:01   1587s] (I)       numThreads             : 1
[06/13 18:26:01   1587s] (I)       bufferingAwareRouting  : false
[06/13 18:26:01   1587s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:26:01   1587s] (I)       honorPin               : false
[06/13 18:26:01   1587s] (I)       honorPinGuide          : true
[06/13 18:26:01   1587s] (I)       honorPartition         : false
[06/13 18:26:01   1587s] (I)       allowPartitionCrossover: false
[06/13 18:26:01   1587s] (I)       honorSingleEntry       : true
[06/13 18:26:01   1587s] (I)       honorSingleEntryStrong : true
[06/13 18:26:01   1587s] (I)       handleViaSpacingRule   : false
[06/13 18:26:01   1587s] (I)       handleEolSpacingRule   : false
[06/13 18:26:01   1587s] (I)       PDConstraint           : none
[06/13 18:26:01   1587s] (I)       expBetterNDRHandling   : false
[06/13 18:26:01   1587s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:26:01   1587s] (I)       routingEffortLevel     : 3
[06/13 18:26:01   1587s] (I)       effortLevel            : standard
[06/13 18:26:01   1587s] [NR-eGR] minRouteLayer          : 1
[06/13 18:26:01   1587s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:26:01   1587s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:26:01   1587s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:26:01   1587s] (I)       numRowsPerGCell        : 1
[06/13 18:26:01   1587s] (I)       speedUpLargeDesign     : 0
[06/13 18:26:01   1587s] (I)       multiThreadingTA       : 1
[06/13 18:26:01   1587s] (I)       blkAwareLayerSwitching : 1
[06/13 18:26:01   1587s] (I)       optimizationMode       : false
[06/13 18:26:01   1587s] (I)       routeSecondPG          : false
[06/13 18:26:01   1587s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:26:01   1587s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:26:01   1587s] (I)       punchThroughDistance   : 500.00
[06/13 18:26:01   1587s] (I)       scenicBound            : 1.15
[06/13 18:26:01   1587s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:26:01   1587s] (I)       source-to-sink ratio   : 0.00
[06/13 18:26:01   1587s] (I)       targetCongestionRatioH : 1.00
[06/13 18:26:01   1587s] (I)       targetCongestionRatioV : 1.00
[06/13 18:26:01   1587s] (I)       layerCongestionRatio   : 0.70
[06/13 18:26:01   1587s] (I)       m1CongestionRatio      : 0.10
[06/13 18:26:01   1587s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:26:01   1587s] (I)       localRouteEffort       : 1.00
[06/13 18:26:01   1587s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:26:01   1587s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:26:01   1587s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:26:01   1587s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:26:01   1587s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:26:01   1587s] (I)       routeVias              : 
[06/13 18:26:01   1587s] (I)       readTROption           : true
[06/13 18:26:01   1587s] (I)       extraSpacingFactor     : 1.00
[06/13 18:26:01   1587s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:26:01   1587s] (I)       routeSelectedNetsOnly  : false
[06/13 18:26:01   1587s] (I)       clkNetUseMaxDemand     : false
[06/13 18:26:01   1587s] (I)       extraDemandForClocks   : 0
[06/13 18:26:01   1587s] (I)       steinerRemoveLayers    : false
[06/13 18:26:01   1587s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:26:01   1587s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:26:01   1587s] (I)       similarTopologyRoutingFast : false
[06/13 18:26:01   1587s] (I)       spanningTreeRefinement : false
[06/13 18:26:01   1587s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:26:01   1587s] (I)       starting read tracks
[06/13 18:26:01   1587s] (I)       build grid graph
[06/13 18:26:01   1587s] (I)       build grid graph start
[06/13 18:26:01   1587s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:26:01   1587s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:26:01   1587s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:26:01   1587s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:26:01   1587s] (I)       build grid graph end
[06/13 18:26:01   1587s] (I)       numViaLayers=4
[06/13 18:26:01   1587s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:26:01   1587s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:26:01   1587s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:26:01   1587s] (I)       end build via table
[06/13 18:26:01   1587s] [NR-eGR] numRoutingBlks=0 numInstBlks=91838 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:26:01   1587s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:26:01   1587s] (I)       readDataFromPlaceDB
[06/13 18:26:01   1587s] (I)       Read net information..
[06/13 18:26:01   1587s] [NR-eGR] Read numTotalNets=14849  numIgnoredNets=0
[06/13 18:26:01   1587s] (I)       Read testcase time = 0.010 seconds
[06/13 18:26:01   1587s] 
[06/13 18:26:01   1587s] (I)       read default dcut vias
[06/13 18:26:01   1587s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:26:01   1587s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:26:01   1587s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:26:01   1587s] (I)       build grid graph start
[06/13 18:26:01   1587s] (I)       build grid graph end
[06/13 18:26:01   1587s] (I)       Model blockage into capacity
[06/13 18:26:01   1587s] (I)       Read numBlocks=807461  numPreroutedWires=0  numCapScreens=0
[06/13 18:26:01   1587s] (I)       blocked area on Layer1 : 46264827960625  (968.61%)
[06/13 18:26:01   1587s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:26:01   1587s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:26:01   1587s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:26:01   1587s] (I)       Modeling time = 0.050 seconds
[06/13 18:26:01   1587s] 
[06/13 18:26:01   1587s] (I)       Number of ignored nets = 0
[06/13 18:26:01   1587s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:26:01   1587s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:26:01   1587s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:26:01   1587s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:26:01   1587s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:26:01   1587s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:26:01   1587s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:26:01   1587s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:26:01   1587s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:26:01   1587s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:26:01   1587s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1176.9 MB
[06/13 18:26:01   1587s] (I)       Ndr track 0 does not exist
[06/13 18:26:01   1587s] (I)       Layer1  viaCost=200.00
[06/13 18:26:01   1587s] (I)       Layer2  viaCost=100.00
[06/13 18:26:01   1587s] (I)       Layer3  viaCost=200.00
[06/13 18:26:01   1587s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:26:01   1587s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:26:01   1587s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:26:01   1587s] (I)       Site Width          :  1400  (dbu)
[06/13 18:26:01   1587s] (I)       Row Height          : 13000  (dbu)
[06/13 18:26:01   1587s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:26:01   1587s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:26:01   1587s] (I)       grid                :   168   168     4
[06/13 18:26:01   1587s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:26:01   1587s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:26:01   1587s] (I)       Default wire width  :   500   600   600   600
[06/13 18:26:01   1587s] (I)       Default wire space  :   450   500   500   600
[06/13 18:26:01   1587s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:26:01   1587s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:26:01   1587s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:26:01   1587s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:26:01   1587s] (I)       Num of masks        :     1     1     1     1
[06/13 18:26:01   1587s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:26:01   1587s] (I)       --------------------------------------------------------
[06/13 18:26:01   1587s] 
[06/13 18:26:01   1587s] [NR-eGR] ============ Routing rule table ============
[06/13 18:26:01   1587s] [NR-eGR] Rule id 0. Nets 14806 
[06/13 18:26:01   1587s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:26:01   1587s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:26:01   1587s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:26:01   1587s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:26:01   1587s] [NR-eGR] ========================================
[06/13 18:26:01   1587s] [NR-eGR] 
[06/13 18:26:01   1587s] (I)       After initializing earlyGlobalRoute syMemory usage = 1176.9 MB
[06/13 18:26:01   1587s] (I)       Loading and dumping file time : 0.15 seconds
[06/13 18:26:01   1587s] (I)       ============= Initialization =============
[06/13 18:26:01   1587s] (I)       totalPins=45921  totalGlobalPin=44167 (96.18%)
[06/13 18:26:01   1587s] (I)       total 2D Cap : 433302 = (179135 H, 254167 V)
[06/13 18:26:01   1587s] [NR-eGR] Layer group 1: route 14806 net(s) in layer range [1, 4]
[06/13 18:26:01   1587s] (I)       ============  Phase 1a Route ============
[06/13 18:26:01   1587s] (I)       Phase 1a runs 0.03 seconds
[06/13 18:26:01   1587s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:26:01   1587s] (I)       Usage: 297429 = (139837 H, 157592 V) = (78.06% H, 62.00% V) = (1.818e+06um H, 2.049e+06um V)
[06/13 18:26:01   1587s] (I)       
[06/13 18:26:01   1587s] (I)       ============  Phase 1b Route ============
[06/13 18:26:01   1587s] (I)       Phase 1b runs 0.10 seconds
[06/13 18:26:01   1587s] (I)       Usage: 298205 = (140279 H, 157926 V) = (78.31% H, 62.13% V) = (1.824e+06um H, 2.053e+06um V)
[06/13 18:26:01   1587s] (I)       
[06/13 18:26:01   1587s] (I)       earlyGlobalRoute overflow of layer group 1: 108.18% H + 74.99% V. EstWL: 3.876665e+06um
[06/13 18:26:01   1587s] (I)       ============  Phase 1c Route ============
[06/13 18:26:01   1587s] (I)       Level2 Grid: 34 x 34
[06/13 18:26:01   1587s] (I)       Phase 1c runs 0.07 seconds
[06/13 18:26:01   1587s] (I)       Usage: 304104 = (145650 H, 158454 V) = (81.31% H, 62.34% V) = (1.893e+06um H, 2.060e+06um V)
[06/13 18:26:01   1587s] (I)       
[06/13 18:26:01   1587s] (I)       ============  Phase 1d Route ============
[06/13 18:26:01   1587s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:26:01   1587s] (I)       Usage: 304104 = (145650 H, 158454 V) = (81.31% H, 62.34% V) = (1.893e+06um H, 2.060e+06um V)
[06/13 18:26:01   1587s] (I)       
[06/13 18:26:01   1587s] (I)       ============  Phase 1e Route ============
[06/13 18:26:01   1587s] (I)       Phase 1e runs 0.01 seconds
[06/13 18:26:01   1587s] (I)       Usage: 304104 = (145650 H, 158454 V) = (81.31% H, 62.34% V) = (1.893e+06um H, 2.060e+06um V)
[06/13 18:26:01   1587s] (I)       
[06/13 18:26:01   1587s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 111.90% H + 74.66% V. EstWL: 3.953352e+06um
[06/13 18:26:01   1587s] [NR-eGR] 
[06/13 18:26:01   1587s] (I)       ============  Phase 1l Route ============
[06/13 18:26:01   1587s] (I)       Phase 1l runs 0.05 seconds
[06/13 18:26:01   1587s] (I)       
[06/13 18:26:01   1587s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:26:01   1587s] [NR-eGR]                OverCon         OverCon         OverCon         OverCon            
[06/13 18:26:01   1587s] [NR-eGR]                 #Gcell          #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:26:01   1587s] [NR-eGR] Layer            (1-6)          (7-13)         (14-19)         (20-26)    OverCon 
[06/13 18:26:01   1587s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:26:01   1587s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:26:01   1587s] [NR-eGR] Layer2    1869(12.39%)    1312( 8.69%)     257( 1.70%)      11( 0.07%)   (22.86%) 
[06/13 18:26:01   1587s] [NR-eGR] Layer3    2816(17.22%)    2910(17.80%)     891( 5.45%)      44( 0.27%)   (40.74%) 
[06/13 18:26:01   1587s] [NR-eGR] Layer4    1533( 9.55%)    1697(10.58%)     264( 1.65%)      51( 0.32%)   (22.09%) 
[06/13 18:26:01   1587s] [NR-eGR] ---------------------------------------------------------------------------------
[06/13 18:26:01   1587s] [NR-eGR] Total     6218(11.74%)    5919(11.18%)    1412( 2.67%)     106( 0.20%)   (25.78%) 
[06/13 18:26:01   1587s] [NR-eGR] 
[06/13 18:26:01   1587s] (I)       Total Global Routing Runtime: 0.30 seconds
[06/13 18:26:01   1587s] (I)       total 2D Cap : 434770 = (179968 H, 254802 V)
[06/13 18:26:01   1587s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 39.63% H + 22.60% V
[06/13 18:26:01   1587s] [NR-eGR] Overflow after earlyGlobalRoute 107.40% H + 77.56% V
[06/13 18:26:01   1587s] [NR-eGR] End Peak syMemory usage = 1176.9 MB
[06/13 18:26:01   1587s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.46 seconds
[06/13 18:26:01   1587s] [hotspot] +------------+---------------+---------------+
[06/13 18:26:01   1587s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:26:01   1587s] [hotspot] +------------+---------------+---------------+
[06/13 18:26:01   1587s] [hotspot] | normalized |        487.78 |        487.78 |
[06/13 18:26:01   1587s] [hotspot] +------------+---------------+---------------+
[06/13 18:26:01   1587s] Local HotSpot Analysis: normalized max congestion hotspot area = 487.78, normalized total congestion hotspot area = 487.78 (area is in unit of 4 std-cell row bins)
[06/13 18:26:01   1587s] [hotspot] max/total 487.78/487.78, big hotspot (>10) total 487.78
[06/13 18:26:01   1587s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[06/13 18:26:01   1587s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:26:01   1587s] [hotspot] | top |            hotspot bbox             | hotspot score |
[06/13 18:26:01   1587s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:26:01   1587s] [hotspot] |  1  |   526.80   369.20  1826.80  1825.20 |      487.78   |
[06/13 18:26:01   1587s] [hotspot] +-----+-------------------------------------+---------------+
[06/13 18:26:01   1587s] #################################################################################
[06/13 18:26:01   1587s] # Design Stage: PreRoute
[06/13 18:26:01   1587s] # Design Name: top_io
[06/13 18:26:01   1587s] # Design Mode: 250nm
[06/13 18:26:01   1587s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:26:01   1587s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:26:01   1587s] # Signoff Settings: SI Off 
[06/13 18:26:01   1587s] #################################################################################
[06/13 18:26:01   1587s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:26:01   1587s] Calculate delays in BcWc mode...
[06/13 18:26:01   1587s] Topological Sorting (REAL = 0:00:00.0, MEM = 1191.0M, InitMEM = 1191.0M)
[06/13 18:26:01   1587s] Start delay calculation (fullDC) (1 T). (MEM=1191.02)
[06/13 18:26:01   1587s] End AAE Lib Interpolated Model. (MEM=1191.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:26:03   1589s] Total number of fetched objects 16682
[06/13 18:26:03   1589s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:26:03   1589s] End delay calculation. (MEM=1198.11 CPU=0:00:02.0 REAL=0:00:02.0)
[06/13 18:26:03   1589s] End delay calculation (fullDC). (MEM=1198.11 CPU=0:00:02.1 REAL=0:00:02.0)
[06/13 18:26:03   1589s] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1198.1M) ***
[06/13 18:26:04   1590s] *** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:26:30 mem=1198.1M)
[06/13 18:26:04   1590s] Reported timing to dir ./timingReports
[06/13 18:26:04   1590s] **optDesign ... cpu = 0:16:18, real = 0:16:19, mem = 932.4M, totSessionCpu=0:26:30 **
[06/13 18:26:04   1590s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -13.315 | -13.315 | -6.991  |   N/A   |   N/A   |  0.000  |
|           TNS (ns):| -6113.2 | -5445.6 | -1405.4 |   N/A   |   N/A   |  0.000  |
|    Violating Paths:|  1481   |  1023   |   911   |   N/A   |   N/A   |    0    |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     88 (88)      |   -0.461   |     89 (89)      |
|   max_tran     |    663 (1304)    |  -25.995   |    663 (1304)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.612%
Routing Overflow: 107.40% H and 77.56% V
------------------------------------------------------------
**optDesign ... cpu = 0:16:19, real = 0:16:19, mem = 932.9M, totSessionCpu=0:26:31 **
[06/13 18:26:04   1590s] Deleting Cell Server ...
[06/13 18:26:04   1590s] Deleting Lib Analyzer.
[06/13 18:26:04   1590s] *** Finished optDesign ***
[06/13 18:26:04   1590s] 
[06/13 18:26:04   1590s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:16:25 real=  0:16:25)
[06/13 18:26:04   1590s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.6 real=0:00:05.6)
[06/13 18:26:04   1590s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:19.5 real=0:00:19.5)
[06/13 18:26:04   1590s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:26.1 real=0:00:26.2)
[06/13 18:26:04   1590s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:11 real=  0:02:11)
[06/13 18:26:04   1590s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:58.1 real=0:00:58.2)
[06/13 18:26:04   1590s] 	OPT_RUNTIME:                tns (count =  1): (cpu=  0:02:33 real=  0:02:33)
[06/13 18:26:04   1590s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=  0:09:21 real=  0:09:22)
[06/13 18:26:04   1590s] Info: pop threads available for lower-level modules during optimization.
[06/13 18:32:46   1622s] <CMD> pan -172.053 -141.944
[06/13 18:32:57   1623s] <CMD> pan -503.024 132.493
[06/13 18:33:24   1626s] <CMD> pan 450.970 30.340
[06/13 18:33:24   1626s] <CMD> pan -335.125 -24.824
[06/13 18:33:26   1626s] <CMD> pan -39.994 -19.307
[06/13 18:33:29   1627s] <CMD> pan 91.419 -4.678
[06/13 18:33:30   1627s] <CMD> pan -18.847 -4.472
[06/13 18:33:31   1627s] <CMD> pan 60.983 526.818
[06/13 18:33:33   1628s] <CMD> pan -148.221 -37.266
[06/13 18:33:35   1628s] <CMD> pan 17.787 -218.519
[06/13 18:33:37   1628s] <CMD> pan -7.847 -11.770
[06/13 18:33:38   1629s] <CMD> pan 22.893 -1.654
[06/13 18:33:40   1629s] <CMD> pan 19.486 3.513
[06/13 18:33:42   1629s] <CMD> pan -19.969 5.837
[06/13 18:33:43   1629s] <CMD> pan -26.312 96.707
[06/13 18:33:44   1630s] <CMD> pan 12.240 175.024
[06/13 18:33:49   1630s] <CMD> pan 0.000 -70.752
[06/13 18:33:50   1630s] <CMD> pan -5.979 -36.871
[06/13 18:33:51   1631s] <CMD> pan -14.947 -53.811
[06/13 18:34:01   1631s] <CMD> pan -491.663 -55.170
[06/13 18:34:02   1632s] <CMD> pan -356.983 -100.604
[06/13 18:34:04   1632s] <CMD> pan -64.268 65.019
[06/13 18:34:05   1632s] <CMD> pan -91.679 -19.931
[06/13 18:34:06   1633s] <CMD> pan -77.729 -17.938
[06/13 18:34:07   1633s] <CMD> pan -208.688 -17.747
[06/13 18:34:08   1633s] <CMD> pan -152.997 -14.687
[06/13 18:34:09   1633s] <CMD> pan -87.514 -168.908
[06/13 18:34:09   1633s] <CMD> pan -11.627 -173.804
[06/13 18:34:10   1634s] <CMD> pan 10.404 -170.133
[06/13 18:34:11   1634s] <CMD> pan -1.224 -179.924
[06/13 18:34:11   1634s] <CMD> pan 1.224 -103.426
[06/13 18:34:14   1634s] <CMD> pan 75.275 -171.357
[06/13 18:34:15   1634s] <CMD> pan 8.568 -69.155
[06/13 18:34:15   1635s] <CMD> pan -28.152 -247.244
[06/13 18:34:16   1635s] <CMD> pan 54.215 -61.127
[06/13 18:34:17   1635s] <CMD> pan 391.713 -56.550
[06/13 18:34:20   1636s] <CMD> pan 362.749 -8.276
[06/13 18:34:26   1636s] <CMD> pan 266.199 4.137
[06/13 18:34:30   1637s] <CMD> pan 169.198 -15.840
[06/13 18:34:31   1637s] <CMD> pan 167.038 1.440
[06/13 18:34:32   1637s] <CMD> pan 107.278 12.960
[06/13 18:34:33   1638s] <CMD> pan 192.237 203.037
[06/13 18:34:34   1638s] <CMD> pan -34.560 143.999
[06/13 18:34:34   1638s] <CMD> pan -111.599 190.078
[06/13 18:34:36   1638s] <CMD> pan -696.313 -180.296
[06/13 18:35:14   1642s] <CMD> pan -124.602 -21.407
[06/13 18:35:16   1642s] <CMD> pan -408.955 -19.474
[06/13 18:35:17   1642s] <CMD> pan -597.205 -16.228
[06/13 18:35:22   1643s] <CMD> pan -95.180 -209.671
[06/13 18:35:24   1644s] <CMD> pan -16.915 -89.083
[06/13 18:35:25   1644s] <CMD> pan -18.794 -150.352
[06/13 18:35:25   1644s] <CMD> pan -0.752 -102.239
[06/13 18:35:27   1644s] <CMD> pan 115.395 42.850
[06/13 18:35:28   1644s] <CMD> pan 91.715 95.849
[06/13 18:36:12   1648s] <CMD> report_timing
[06/13 18:37:57   1656s] <CMD> group_path -name my_path -from t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14]/D -to t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3]/Q
[06/13 18:39:17   1663s] <CMD> setDesignMode -process 250
[06/13 18:39:17   1663s] Applying the recommended capacitance filtering threshold values for 250nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[06/13 18:39:17   1663s] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[06/13 18:39:17   1663s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[06/13 18:39:17   1663s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[06/13 18:39:17   1663s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[06/13 18:39:17   1663s] Updating process node dependent CCOpt properties for the 250nm process node.
[06/13 18:39:17   1663s] <CMD> setEndCapMode -prefix ENDCAP -leftEdge ENDCAPL -rightEdge ENDCAPR
[06/13 18:39:17   1663s] <CMD> addEndCap -prefix ENDCAP
[06/13 18:39:17   1663s] #spOpts: N=250 VtWidth mergeVia=F 
[06/13 18:39:17   1663s] Core basic site is standard
[06/13 18:39:17   1663s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:39:17   1663s] Minimum row-size in sites for endcap insertion = 5.
[06/13 18:39:17   1663s] Minimum number of sites for row blockage       = 1.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 421.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 421.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 434.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 434.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 447.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 447.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 460.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 460.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 473.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 473.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 486.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 486.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 499.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 499.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 512.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 512.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 525.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 525.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (ENDCAPR) at (422.800, 538.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (ENDCAPL) at (1765.400, 538.200).
[06/13 18:39:17   1663s] Type 'man IMPSP-5119' for more detail.
[06/13 18:39:17   1663s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[06/13 18:39:17   1663s] To increase the message display limit, refer to the product command reference manual.
[06/13 18:39:17   1663s] Inserted 0 pre-endcap <ENDCAPR> cells (prefix ENDCAP).
[06/13 18:39:17   1663s] Inserted 0 post-endcap <ENDCAPL> cells (prefix ENDCAP).
[06/13 18:39:17   1663s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[06/13 18:39:17   1663s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[06/13 18:39:17   1663s] For 0 new insts, *** Applied 0 GNC rules.
[06/13 18:39:17   1663s] <CMD> all_constraint_modes -active
[06/13 18:39:17   1663s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[06/13 18:39:17   1663s] <CMD> reset_path_group -all
[06/13 18:39:17   1663s] <CMD> reset_path_exception
[06/13 18:39:17   1663s] <CMD> group_path -name reg2reg 	-from $regs 		-to $regs
[06/13 18:39:17   1663s] <CMD> group_path -name in2reg 	-from  $input_ports 	-to $regs
[06/13 18:39:17   1663s] <CMD> group_path -name reg2out 	-from $regs 		-to $output_ports
[06/13 18:39:17   1663s] <CMD> group_path -name in2out 	-from $input_ports 	-to $output_ports
[06/13 18:39:17   1663s] <CMD> group_path -name reg2gated 	-from $regs 		-to $gated_all
[06/13 18:39:17   1663s] <CMD> group_path -name in2gated 	-from $input_ports 	-to $gated_all
[06/13 18:39:17   1663s] <CMD> group_path -name my_path -from t_op/u_decoder/fir_filter/Q_data_add_3_buff_reg[14]/D -to t_op/u_decoder/fir_filter/Q_data_add_4_buff_reg[3]/Q
[06/13 18:39:17   1663s] <CMD> set_interactive_constraint_modes {}
[06/13 18:39:17   1663s] <CMD> setPathGroupOptions reg2reg -effortLevel high -slackAdjustment 0
[06/13 18:39:17   1663s] Slack adjustment of 0 applied on reg2reg path_group
[06/13 18:39:17   1663s] Effort level <high> specified for reg2reg path_group
[06/13 18:39:17   1663s] <CMD> setPathGroupOptions in2reg -effortLevel high -slackAdjustment 0
[06/13 18:39:17   1663s] Slack adjustment of 0 applied on in2reg path_group
[06/13 18:39:17   1663s] Effort level <high> specified for in2reg path_group
[06/13 18:39:17   1663s] <CMD> setPathGroupOptions reg2out -effortLevel high -slackAdjustment 0
[06/13 18:39:17   1663s] Slack adjustment of 0 applied on reg2out path_group
[06/13 18:39:17   1663s] Effort level <high> specified for reg2out path_group
[06/13 18:39:17   1663s] <CMD> setPathGroupOptions in2out -effortLevel high -slackAdjustment 0
[06/13 18:39:17   1663s] Slack adjustment of 0 applied on in2out path_group
[06/13 18:39:17   1663s] Effort level <high> specified for in2out path_group
[06/13 18:39:17   1663s] <CMD> setPathGroupOptions reg2gated -effortLevel high -slackAdjustment 0
[06/13 18:39:17   1663s] Slack adjustment of 0 applied on reg2gated path_group
[06/13 18:39:17   1663s] Effort level <high> specified for reg2gated path_group
[06/13 18:39:17   1663s] <CMD> setPathGroupOptions in2gated -effortLevel high -slackAdjustment 0
[06/13 18:39:17   1663s] Slack adjustment of 0 applied on in2gated path_group
[06/13 18:39:17   1663s] Effort level <high> specified for in2gated path_group
[06/13 18:39:17   1663s] <CMD> setPathGroupOptions my_path -effortLevel high -slackAdjustment 0
[06/13 18:39:17   1663s] Slack adjustment of 0 applied on my_path path_group
[06/13 18:39:17   1663s] Effort level <high> specified for my_path path_group
[06/13 18:39:17   1663s] <CMD> place_opt_design
[06/13 18:39:17   1663s] *** Starting GigaPlace ***
[06/13 18:39:17   1663s] **INFO: user set placement options
[06/13 18:39:17   1663s] **INFO: user set opt options
[06/13 18:39:17   1663s] setOptMode -activeHoldViews { hold_func_min } -activeSetupViews { setup_func_max } -autoSetupViews { setup_func_max} -autoTDGRSetupViews { setup_func_max} -drcMargin 0 -effort high -fixCap true -fixDrc true -fixFanoutLoad false -fixTran true -optimizeFF true -setupTargetSlack 0
[06/13 18:39:17   1663s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/13 18:39:17   1663s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2073, percentage of missing scan cell = 0.00% (0 / 2073)
[06/13 18:39:17   1663s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/13 18:39:17   1663s] Type 'man IMPEXT-3493' for more detail.
[06/13 18:39:18   1663s] *** Start deleteBufferTree ***
[06/13 18:39:18   1663s] Info: Detect buffers to remove automatically.
[06/13 18:39:18   1663s] Analyzing netlist ...
[06/13 18:39:18   1663s] Updating netlist
[06/13 18:39:18   1663s] 
[06/13 18:39:18   1664s] *summary: 1818 instances (buffers/inverters) removed
[06/13 18:39:18   1664s] *** Finish deleteBufferTree (0:00:00.7) ***
[06/13 18:39:18   1664s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:39:18   1664s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:39:18   1664s] Deleted 0 physical inst  (cell - / prefix -).
[06/13 18:39:18   1664s] Did not delete 206 physical insts as they were marked preplaced.
[06/13 18:39:18   1664s] No user setting net weight.
[06/13 18:39:18   1664s] Options: clkGateAware pinGuide congEffort=auto gpeffort=medium 
[06/13 18:39:18   1664s] #spOpts: N=250 
[06/13 18:39:18   1664s] #std cell=12794 (206 fixed + 12588 movable) #block=0 (0 floating + 0 preplaced)
[06/13 18:39:18   1664s] #ioInst=52 #net=13121 #term=42519 #term/net=3.24, #fixedIo=52, #floatIo=0, #fixedPin=43, #floatPin=0
[06/13 18:39:18   1664s] stdCell: 12794 single + 0 double + 0 multi
[06/13 18:39:18   1664s] Total standard cell length = 113.8088 (mm), area = 1.4795 (mm^2)
[06/13 18:39:18   1664s] Core basic site is standard
[06/13 18:39:18   1664s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:39:18   1664s] Apply auto density screen in pre-place stage.
[06/13 18:39:18   1664s] Auto density screen increases utilization from 0.821 to 0.821
[06/13 18:39:18   1664s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1247.0M
[06/13 18:39:18   1664s] Average module density = 0.821.
[06/13 18:39:18   1664s] Density for the design = 0.821.
[06/13 18:39:18   1664s]        = stdcell_area 80880 sites (1472016 um^2) / alloc_area 98571 sites (1793992 um^2).
[06/13 18:39:18   1664s] Pin Density = 0.4296.
[06/13 18:39:18   1664s]             = total # of pins 42519 / total area 98983.
[06/13 18:39:18   1664s] Initial padding reaches pin density 0.735 for top
[06/13 18:39:18   1664s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.450
[06/13 18:39:18   1664s] Initial padding increases density from 0.821 to 0.950 for top
[06/13 18:39:18   1664s] === lastAutoLevel = 8 
[06/13 18:39:18   1664s] [adp] 0:1:0:1
[06/13 18:39:18   1664s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[06/13 18:39:18   1664s] Iteration  1: Total net bbox = 8.067e+04 (4.03e+04 4.03e+04)
[06/13 18:39:18   1664s]               Est.  stn bbox = 9.577e+04 (4.71e+04 4.87e+04)
[06/13 18:39:18   1664s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1236.4M
[06/13 18:39:18   1664s] Iteration  2: Total net bbox = 8.067e+04 (4.03e+04 4.03e+04)
[06/13 18:39:18   1664s]               Est.  stn bbox = 9.577e+04 (4.71e+04 4.87e+04)
[06/13 18:39:18   1664s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1236.4M
[06/13 18:39:21   1667s] Iteration  3: Total net bbox = 8.778e+04 (5.09e+04 3.68e+04)
[06/13 18:39:21   1667s]               Est.  stn bbox = 1.168e+05 (6.64e+04 5.04e+04)
[06/13 18:39:21   1667s]               cpu = 0:00:02.7 real = 0:00:03.0 mem = 1252.4M
[06/13 18:39:25   1671s] Iteration  4: Total net bbox = 1.995e+05 (1.09e+05 9.08e+04)
[06/13 18:39:25   1671s]               Est.  stn bbox = 2.559e+05 (1.37e+05 1.19e+05)
[06/13 18:39:25   1671s]               cpu = 0:00:04.1 real = 0:00:04.0 mem = 1252.4M
[06/13 18:39:29   1674s] Iteration  5: Total net bbox = 3.359e+05 (1.78e+05 1.58e+05)
[06/13 18:39:29   1674s]               Est.  stn bbox = 4.306e+05 (2.25e+05 2.05e+05)
[06/13 18:39:29   1674s]               cpu = 0:00:03.8 real = 0:00:04.0 mem = 1252.4M
[06/13 18:39:33   1679s] Iteration  6: Total net bbox = 4.074e+05 (2.18e+05 1.89e+05)
[06/13 18:39:33   1679s]               Est.  stn bbox = 5.189e+05 (2.76e+05 2.42e+05)
[06/13 18:39:33   1679s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 1252.4M
[06/13 18:39:33   1679s] Starting Early Global Route rough congestion estimation: mem = 1252.4M
[06/13 18:39:33   1679s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:39:33   1679s] (I)       Reading DB...
[06/13 18:39:33   1679s] (I)       before initializing RouteDB syMemory usage = 1255.4 MB
[06/13 18:39:33   1679s] (I)       congestionReportName   : 
[06/13 18:39:33   1679s] (I)       layerRangeFor2DCongestion : 
[06/13 18:39:33   1679s] (I)       buildTerm2TermWires    : 1
[06/13 18:39:33   1679s] (I)       doTrackAssignment      : 1
[06/13 18:39:33   1679s] (I)       dumpBookshelfFiles     : 0
[06/13 18:39:33   1679s] (I)       numThreads             : 1
[06/13 18:39:33   1679s] (I)       bufferingAwareRouting  : false
[06/13 18:39:33   1679s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:39:33   1679s] (I)       honorPin               : false
[06/13 18:39:33   1679s] (I)       honorPinGuide          : true
[06/13 18:39:33   1679s] (I)       honorPartition         : false
[06/13 18:39:33   1679s] (I)       allowPartitionCrossover: false
[06/13 18:39:33   1679s] (I)       honorSingleEntry       : true
[06/13 18:39:33   1679s] (I)       honorSingleEntryStrong : true
[06/13 18:39:33   1679s] (I)       handleViaSpacingRule   : false
[06/13 18:39:33   1679s] (I)       handleEolSpacingRule   : false
[06/13 18:39:33   1679s] (I)       PDConstraint           : none
[06/13 18:39:33   1679s] (I)       expBetterNDRHandling   : false
[06/13 18:39:33   1679s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:39:33   1679s] (I)       routingEffortLevel     : 3
[06/13 18:39:33   1679s] (I)       effortLevel            : standard
[06/13 18:39:33   1679s] [NR-eGR] minRouteLayer          : 1
[06/13 18:39:33   1679s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:39:33   1679s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:39:33   1679s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:39:33   1679s] (I)       numRowsPerGCell        : 7
[06/13 18:39:33   1679s] (I)       speedUpLargeDesign     : 0
[06/13 18:39:33   1679s] (I)       multiThreadingTA       : 1
[06/13 18:39:33   1679s] (I)       blkAwareLayerSwitching : 1
[06/13 18:39:33   1679s] (I)       optimizationMode       : false
[06/13 18:39:33   1679s] (I)       routeSecondPG          : false
[06/13 18:39:33   1679s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:39:33   1679s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:39:33   1679s] (I)       punchThroughDistance   : 500.00
[06/13 18:39:33   1679s] (I)       scenicBound            : 1.15
[06/13 18:39:33   1679s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:39:33   1679s] (I)       source-to-sink ratio   : 0.00
[06/13 18:39:33   1679s] (I)       targetCongestionRatioH : 1.00
[06/13 18:39:33   1679s] (I)       targetCongestionRatioV : 1.00
[06/13 18:39:33   1679s] (I)       layerCongestionRatio   : 0.70
[06/13 18:39:33   1679s] (I)       m1CongestionRatio      : 0.10
[06/13 18:39:33   1679s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:39:33   1679s] (I)       localRouteEffort       : 1.00
[06/13 18:39:33   1679s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:39:33   1679s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:39:33   1679s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:39:33   1679s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:39:33   1679s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:39:33   1679s] (I)       routeVias              : 
[06/13 18:39:33   1679s] (I)       readTROption           : true
[06/13 18:39:33   1679s] (I)       extraSpacingFactor     : 1.00
[06/13 18:39:33   1679s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:39:33   1679s] (I)       routeSelectedNetsOnly  : false
[06/13 18:39:33   1679s] (I)       clkNetUseMaxDemand     : false
[06/13 18:39:33   1679s] (I)       extraDemandForClocks   : 0
[06/13 18:39:33   1679s] (I)       steinerRemoveLayers    : false
[06/13 18:39:33   1679s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:39:33   1679s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:39:33   1679s] (I)       similarTopologyRoutingFast : false
[06/13 18:39:33   1679s] (I)       spanningTreeRefinement : false
[06/13 18:39:33   1679s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:39:33   1679s] (I)       starting read tracks
[06/13 18:39:33   1679s] (I)       build grid graph
[06/13 18:39:33   1679s] (I)       build grid graph start
[06/13 18:39:33   1679s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:39:33   1679s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:39:33   1679s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:39:33   1679s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:39:33   1679s] (I)       build grid graph end
[06/13 18:39:33   1679s] (I)       numViaLayers=4
[06/13 18:39:33   1679s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:39:33   1679s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:39:33   1679s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:39:33   1679s] (I)       end build via table
[06/13 18:39:33   1679s] [NR-eGR] numRoutingBlks=0 numInstBlks=83198 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:39:33   1679s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:39:33   1679s] (I)       readDataFromPlaceDB
[06/13 18:39:33   1679s] (I)       Read net information..
[06/13 18:39:33   1679s] [NR-eGR] Read numTotalNets=13121  numIgnoredNets=0
[06/13 18:39:33   1679s] (I)       Read testcase time = 0.000 seconds
[06/13 18:39:33   1679s] 
[06/13 18:39:33   1679s] (I)       read default dcut vias
[06/13 18:39:33   1679s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:39:33   1679s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:39:33   1679s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:39:33   1679s] (I)       build grid graph start
[06/13 18:39:33   1679s] (I)       build grid graph end
[06/13 18:39:33   1679s] (I)       Model blockage into capacity
[06/13 18:39:33   1679s] (I)       Read numBlocks=754466  numPreroutedWires=0  numCapScreens=0
[06/13 18:39:33   1679s] (I)       blocked area on Layer1 : 43518417885000  (911.11%)
[06/13 18:39:33   1679s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:39:33   1679s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:39:33   1679s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:39:33   1679s] (I)       Modeling time = 0.040 seconds
[06/13 18:39:33   1679s] 
[06/13 18:39:33   1679s] (I)       Number of ignored nets = 0
[06/13 18:39:33   1679s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:39:33   1679s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:39:33   1679s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:39:33   1679s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:39:33   1679s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:39:33   1679s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:39:33   1679s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:39:33   1679s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:39:33   1679s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:39:33   1679s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:39:33   1679s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1292.9 MB
[06/13 18:39:33   1679s] (I)       Ndr track 0 does not exist
[06/13 18:39:33   1679s] (I)       Layer1  viaCost=200.00
[06/13 18:39:33   1679s] (I)       Layer2  viaCost=100.00
[06/13 18:39:33   1679s] (I)       Layer3  viaCost=200.00
[06/13 18:39:33   1679s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:39:33   1679s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:39:33   1679s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:39:33   1679s] (I)       Site Width          :  1400  (dbu)
[06/13 18:39:33   1679s] (I)       Row Height          : 13000  (dbu)
[06/13 18:39:33   1679s] (I)       GCell Width         : 91000  (dbu)
[06/13 18:39:33   1679s] (I)       GCell Height        : 91000  (dbu)
[06/13 18:39:33   1679s] (I)       grid                :    24    24     4
[06/13 18:39:33   1679s] (I)       vertical capacity   :     0 91000     0 91000
[06/13 18:39:33   1679s] (I)       horizontal capacity : 91000     0 91000     0
[06/13 18:39:33   1679s] (I)       Default wire width  :   500   600   600   600
[06/13 18:39:33   1679s] (I)       Default wire space  :   450   500   500   600
[06/13 18:39:33   1679s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:39:33   1679s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:39:33   1679s] (I)       Num tracks per GCell: 70.00 65.00 70.00 65.00
[06/13 18:39:33   1679s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:39:33   1679s] (I)       Num of masks        :     1     1     1     1
[06/13 18:39:33   1679s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:39:33   1679s] (I)       --------------------------------------------------------
[06/13 18:39:33   1679s] 
[06/13 18:39:33   1679s] [NR-eGR] ============ Routing rule table ============
[06/13 18:39:33   1679s] [NR-eGR] Rule id 0. Nets 13078 
[06/13 18:39:33   1679s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:39:33   1679s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:39:33   1679s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:39:33   1679s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:39:33   1679s] [NR-eGR] ========================================
[06/13 18:39:33   1679s] [NR-eGR] 
[06/13 18:39:33   1679s] (I)       After initializing earlyGlobalRoute syMemory usage = 1292.9 MB
[06/13 18:39:33   1679s] (I)       Loading and dumping file time : 0.11 seconds
[06/13 18:39:33   1679s] (I)       ============= Initialization =============
[06/13 18:39:33   1679s] (I)       numLocalWires=49267  numGlobalNetBranches=9812  numLocalNetBranches=14831
[06/13 18:39:33   1679s] (I)       totalPins=42433  totalGlobalPin=7786 (18.35%)
[06/13 18:39:33   1679s] (I)       total 2D Cap : 62353 = (26882 H, 35471 V)
[06/13 18:39:33   1679s] (I)       ============  Phase 1a Route ============
[06/13 18:39:33   1679s] (I)       Phase 1a runs 0.00 seconds
[06/13 18:39:33   1679s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:39:33   1679s] (I)       Usage: 5465 = (2941 H, 2524 V) = (10.94% H, 7.12% V) = (2.676e+05um H, 2.297e+05um V)
[06/13 18:39:33   1679s] (I)       
[06/13 18:39:33   1679s] (I)       ============  Phase 1b Route ============
[06/13 18:39:33   1679s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:39:33   1679s] (I)       Usage: 5465 = (2941 H, 2524 V) = (10.94% H, 7.12% V) = (2.676e+05um H, 2.297e+05um V)
[06/13 18:39:33   1679s] (I)       
[06/13 18:39:33   1679s] (I)       earlyGlobalRoute overflow: 0.29% H + 0.00% V
[06/13 18:39:33   1679s] 
[06/13 18:39:33   1679s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.20% H + 0.00% V
[06/13 18:39:33   1679s] Finished Early Global Route rough congestion estimation: mem = 1292.9M
[06/13 18:39:33   1679s] earlyGlobalRoute rough estimation gcell size 7 row height
[06/13 18:39:33   1679s] Congestion driven padding in post-place stage.
[06/13 18:39:33   1679s] Congestion driven padding increases utilization from 0.954 to 0.954
[06/13 18:39:33   1679s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1292.9M
[06/13 18:39:33   1679s] Global placement CDP skipped at cutLevel 7.
[06/13 18:39:33   1679s] Iteration  7: Total net bbox = 4.382e+05 (2.40e+05 1.98e+05)
[06/13 18:39:33   1679s]               Est.  stn bbox = 5.500e+05 (2.99e+05 2.51e+05)
[06/13 18:39:33   1679s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1292.9M
[06/13 18:39:33   1679s] Iteration  8: Total net bbox = 4.382e+05 (2.40e+05 1.98e+05)
[06/13 18:39:33   1679s]               Est.  stn bbox = 5.500e+05 (2.99e+05 2.51e+05)
[06/13 18:39:33   1679s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1292.9M
[06/13 18:39:37   1683s] Starting Early Global Route rough congestion estimation: mem = 1292.9M
[06/13 18:39:37   1683s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:39:37   1683s] (I)       Reading DB...
[06/13 18:39:37   1683s] (I)       before initializing RouteDB syMemory usage = 1292.9 MB
[06/13 18:39:37   1683s] (I)       congestionReportName   : 
[06/13 18:39:37   1683s] (I)       layerRangeFor2DCongestion : 
[06/13 18:39:37   1683s] (I)       buildTerm2TermWires    : 1
[06/13 18:39:37   1683s] (I)       doTrackAssignment      : 1
[06/13 18:39:37   1683s] (I)       dumpBookshelfFiles     : 0
[06/13 18:39:37   1683s] (I)       numThreads             : 1
[06/13 18:39:37   1683s] (I)       bufferingAwareRouting  : false
[06/13 18:39:37   1683s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:39:37   1683s] (I)       honorPin               : false
[06/13 18:39:37   1683s] (I)       honorPinGuide          : true
[06/13 18:39:37   1683s] (I)       honorPartition         : false
[06/13 18:39:37   1683s] (I)       allowPartitionCrossover: false
[06/13 18:39:37   1683s] (I)       honorSingleEntry       : true
[06/13 18:39:37   1683s] (I)       honorSingleEntryStrong : true
[06/13 18:39:37   1683s] (I)       handleViaSpacingRule   : false
[06/13 18:39:37   1683s] (I)       handleEolSpacingRule   : false
[06/13 18:39:37   1683s] (I)       PDConstraint           : none
[06/13 18:39:37   1683s] (I)       expBetterNDRHandling   : false
[06/13 18:39:37   1683s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:39:37   1683s] (I)       routingEffortLevel     : 3
[06/13 18:39:37   1683s] (I)       effortLevel            : standard
[06/13 18:39:37   1683s] [NR-eGR] minRouteLayer          : 1
[06/13 18:39:37   1683s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:39:37   1683s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:39:37   1683s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:39:37   1683s] (I)       numRowsPerGCell        : 4
[06/13 18:39:37   1683s] (I)       speedUpLargeDesign     : 0
[06/13 18:39:37   1683s] (I)       multiThreadingTA       : 1
[06/13 18:39:37   1683s] (I)       blkAwareLayerSwitching : 1
[06/13 18:39:37   1683s] (I)       optimizationMode       : false
[06/13 18:39:37   1683s] (I)       routeSecondPG          : false
[06/13 18:39:37   1683s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:39:37   1683s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:39:37   1683s] (I)       punchThroughDistance   : 500.00
[06/13 18:39:37   1683s] (I)       scenicBound            : 1.15
[06/13 18:39:37   1683s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:39:37   1683s] (I)       source-to-sink ratio   : 0.00
[06/13 18:39:37   1683s] (I)       targetCongestionRatioH : 1.00
[06/13 18:39:37   1683s] (I)       targetCongestionRatioV : 1.00
[06/13 18:39:37   1683s] (I)       layerCongestionRatio   : 0.70
[06/13 18:39:37   1683s] (I)       m1CongestionRatio      : 0.10
[06/13 18:39:37   1683s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:39:37   1683s] (I)       localRouteEffort       : 1.00
[06/13 18:39:37   1683s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:39:37   1683s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:39:37   1683s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:39:37   1683s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:39:37   1683s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:39:37   1683s] (I)       routeVias              : 
[06/13 18:39:37   1683s] (I)       readTROption           : true
[06/13 18:39:37   1683s] (I)       extraSpacingFactor     : 1.00
[06/13 18:39:37   1683s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:39:37   1683s] (I)       routeSelectedNetsOnly  : false
[06/13 18:39:37   1683s] (I)       clkNetUseMaxDemand     : false
[06/13 18:39:37   1683s] (I)       extraDemandForClocks   : 0
[06/13 18:39:37   1683s] (I)       steinerRemoveLayers    : false
[06/13 18:39:37   1683s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:39:37   1683s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:39:37   1683s] (I)       similarTopologyRoutingFast : false
[06/13 18:39:37   1683s] (I)       spanningTreeRefinement : false
[06/13 18:39:37   1683s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:39:37   1683s] (I)       starting read tracks
[06/13 18:39:37   1683s] (I)       build grid graph
[06/13 18:39:37   1683s] (I)       build grid graph start
[06/13 18:39:37   1683s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:39:37   1683s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:39:37   1683s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:39:37   1683s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:39:37   1683s] (I)       build grid graph end
[06/13 18:39:37   1683s] (I)       numViaLayers=4
[06/13 18:39:37   1683s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:39:37   1683s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:39:37   1683s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:39:37   1683s] (I)       end build via table
[06/13 18:39:37   1683s] [NR-eGR] numRoutingBlks=0 numInstBlks=83198 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:39:37   1683s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:39:37   1683s] (I)       readDataFromPlaceDB
[06/13 18:39:37   1683s] (I)       Read net information..
[06/13 18:39:37   1683s] [NR-eGR] Read numTotalNets=13121  numIgnoredNets=0
[06/13 18:39:37   1683s] (I)       Read testcase time = 0.000 seconds
[06/13 18:39:37   1683s] 
[06/13 18:39:37   1683s] (I)       read default dcut vias
[06/13 18:39:37   1683s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:39:37   1683s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:39:37   1683s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:39:37   1683s] (I)       build grid graph start
[06/13 18:39:37   1683s] (I)       build grid graph end
[06/13 18:39:37   1683s] (I)       Model blockage into capacity
[06/13 18:39:37   1683s] (I)       Read numBlocks=754466  numPreroutedWires=0  numCapScreens=0
[06/13 18:39:37   1683s] (I)       blocked area on Layer1 : 43518417885000  (911.11%)
[06/13 18:39:37   1683s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:39:37   1683s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:39:37   1683s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:39:37   1683s] (I)       Modeling time = 0.040 seconds
[06/13 18:39:37   1683s] 
[06/13 18:39:37   1683s] (I)       Number of ignored nets = 0
[06/13 18:39:37   1683s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:39:37   1683s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:39:37   1683s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:39:37   1683s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:39:37   1683s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:39:37   1683s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:39:37   1683s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:39:37   1683s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:39:37   1683s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:39:37   1683s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:39:37   1683s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1312.9 MB
[06/13 18:39:37   1683s] (I)       Ndr track 0 does not exist
[06/13 18:39:37   1683s] (I)       Layer1  viaCost=200.00
[06/13 18:39:37   1683s] (I)       Layer2  viaCost=100.00
[06/13 18:39:37   1683s] (I)       Layer3  viaCost=200.00
[06/13 18:39:37   1683s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:39:37   1683s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:39:37   1683s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:39:37   1683s] (I)       Site Width          :  1400  (dbu)
[06/13 18:39:37   1683s] (I)       Row Height          : 13000  (dbu)
[06/13 18:39:37   1683s] (I)       GCell Width         : 52000  (dbu)
[06/13 18:39:37   1683s] (I)       GCell Height        : 52000  (dbu)
[06/13 18:39:37   1683s] (I)       grid                :    42    42     4
[06/13 18:39:37   1683s] (I)       vertical capacity   :     0 52000     0 52000
[06/13 18:39:37   1683s] (I)       horizontal capacity : 52000     0 52000     0
[06/13 18:39:37   1683s] (I)       Default wire width  :   500   600   600   600
[06/13 18:39:37   1683s] (I)       Default wire space  :   450   500   500   600
[06/13 18:39:37   1683s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:39:37   1683s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:39:37   1683s] (I)       Num tracks per GCell: 40.00 37.14 40.00 37.14
[06/13 18:39:37   1683s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:39:37   1683s] (I)       Num of masks        :     1     1     1     1
[06/13 18:39:37   1683s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:39:37   1683s] (I)       --------------------------------------------------------
[06/13 18:39:37   1683s] 
[06/13 18:39:37   1683s] [NR-eGR] ============ Routing rule table ============
[06/13 18:39:37   1683s] [NR-eGR] Rule id 0. Nets 13078 
[06/13 18:39:37   1683s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:39:37   1683s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:39:37   1683s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:39:37   1683s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:39:37   1683s] [NR-eGR] ========================================
[06/13 18:39:37   1683s] [NR-eGR] 
[06/13 18:39:37   1683s] (I)       After initializing earlyGlobalRoute syMemory usage = 1312.9 MB
[06/13 18:39:37   1683s] (I)       Loading and dumping file time : 0.11 seconds
[06/13 18:39:37   1683s] (I)       ============= Initialization =============
[06/13 18:39:37   1683s] (I)       numLocalWires=41693  numGlobalNetBranches=9582  numLocalNetBranches=11268
[06/13 18:39:37   1683s] (I)       totalPins=42433  totalGlobalPin=13406 (31.59%)
[06/13 18:39:37   1683s] (I)       total 2D Cap : 107988 = (45764 H, 62224 V)
[06/13 18:39:37   1683s] (I)       ============  Phase 1a Route ============
[06/13 18:39:37   1683s] (I)       Phase 1a runs 0.00 seconds
[06/13 18:39:37   1683s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:39:37   1683s] (I)       Usage: 10923 = (5754 H, 5169 V) = (12.57% H, 8.31% V) = (2.992e+05um H, 2.688e+05um V)
[06/13 18:39:37   1683s] (I)       
[06/13 18:39:37   1683s] (I)       ============  Phase 1b Route ============
[06/13 18:39:37   1683s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:39:37   1683s] (I)       Usage: 10924 = (5754 H, 5170 V) = (12.57% H, 8.31% V) = (2.992e+05um H, 2.688e+05um V)
[06/13 18:39:37   1683s] (I)       
[06/13 18:39:37   1683s] (I)       earlyGlobalRoute overflow: 0.08% H + 0.00% V
[06/13 18:39:37   1683s] 
[06/13 18:39:37   1683s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.08% H + 0.00% V
[06/13 18:39:37   1683s] Finished Early Global Route rough congestion estimation: mem = 1312.9M
[06/13 18:39:37   1683s] earlyGlobalRoute rough estimation gcell size 4 row height
[06/13 18:39:37   1683s] Congestion driven padding in post-place stage.
[06/13 18:39:38   1683s] Congestion driven padding increases utilization from 0.954 to 0.955
[06/13 18:39:38   1683s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:01.0 mem = 1312.9M
[06/13 18:39:38   1683s] Global placement CDP skipped at cutLevel 9.
[06/13 18:39:38   1683s] Iteration  9: Total net bbox = 4.567e+05 (2.45e+05 2.12e+05)
[06/13 18:39:38   1683s]               Est.  stn bbox = 5.749e+05 (3.06e+05 2.69e+05)
[06/13 18:39:38   1683s]               cpu = 0:00:04.3 real = 0:00:05.0 mem = 1312.9M
[06/13 18:39:38   1683s] Iteration 10: Total net bbox = 4.567e+05 (2.45e+05 2.12e+05)
[06/13 18:39:38   1683s]               Est.  stn bbox = 5.749e+05 (3.06e+05 2.69e+05)
[06/13 18:39:38   1683s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1312.9M
[06/13 18:39:48   1693s] Iteration 11: Total net bbox = 5.666e+05 (2.93e+05 2.73e+05)
[06/13 18:39:48   1693s]               Est.  stn bbox = 6.891e+05 (3.55e+05 3.34e+05)
[06/13 18:39:48   1693s]               cpu = 0:00:10.1 real = 0:00:10.0 mem = 1312.9M
[06/13 18:39:48   1693s] Iteration 12: Total net bbox = 5.666e+05 (2.93e+05 2.73e+05)
[06/13 18:39:48   1693s]               Est.  stn bbox = 6.891e+05 (3.55e+05 3.34e+05)
[06/13 18:39:48   1693s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1312.9M
[06/13 18:39:48   1693s] Iteration 13: Total net bbox = 5.666e+05 (2.93e+05 2.73e+05)
[06/13 18:39:48   1693s]               Est.  stn bbox = 6.891e+05 (3.55e+05 3.34e+05)
[06/13 18:39:48   1693s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1312.9M
[06/13 18:39:48   1693s] Finished Global Placement (cpu=0:00:29.6, real=0:00:30.0, mem=1312.9M)
[06/13 18:39:48   1693s] Solver runtime cpu: 0:00:28.4 real: 0:00:28.2
[06/13 18:39:48   1693s] Core Placement runtime cpu: 0:00:29.1 real: 0:00:29.0
[06/13 18:39:48   1693s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/13 18:39:48   1693s] Type 'man IMPSP-9025' for more detail.
[06/13 18:39:48   1693s] #spOpts: N=250 mergeVia=F 
[06/13 18:39:48   1693s] Core basic site is standard
[06/13 18:39:48   1693s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:39:48   1693s] *** Starting refinePlace (0:28:14 mem=1312.9M) ***
[06/13 18:39:48   1693s] Total net bbox length = 5.666e+05 (2.932e+05 2.734e+05) (ext = 2.847e+04)
[06/13 18:39:48   1693s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:39:48   1693s] Starting refinePlace ...
[06/13 18:39:48   1693s] default core: bins with density >  0.75 = 72.7 % ( 88 / 121 )
[06/13 18:39:48   1693s] Density distribution unevenness ratio = 3.356%
[06/13 18:39:48   1693s]   Spread Effort: high, standalone mode, useDDP on.
[06/13 18:39:48   1693s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1312.9MB) @(0:28:14 - 0:28:14).
[06/13 18:39:48   1693s] Move report: preRPlace moves 12588 insts, mean move: 5.01 um, max move: 41.24 um
[06/13 18:39:48   1693s] 	Max move on inst (t_op/u_inFIFO/FIFO_reg[67][0]): (1314.61, 731.63) --> (1297.80, 707.20)
[06/13 18:39:48   1693s] 	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFE1
[06/13 18:39:48   1693s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:39:48   1693s] Placement tweakage begins.
[06/13 18:39:48   1693s] wire length = 7.869e+05
[06/13 18:39:50   1695s] wire length = 7.296e+05
[06/13 18:39:50   1695s] Placement tweakage ends.
[06/13 18:39:50   1695s] Move report: tweak moves 4104 insts, mean move: 12.87 um, max move: 105.00 um
[06/13 18:39:50   1695s] 	Max move on inst (t_op/U4843): (1071.00, 694.20) --> (1176.00, 694.20)
[06/13 18:39:50   1695s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=1312.9MB) @(0:28:14 - 0:28:16).
[06/13 18:39:51   1696s] Move report: legalization moves 5132 insts, mean move: 15.92 um, max move: 160.00 um
[06/13 18:39:51   1696s] 	Max move on inst (t_op/u_inFIFO/U662): (1349.60, 447.20) --> (1405.60, 551.20)
[06/13 18:39:51   1696s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=1312.9MB) @(0:28:16 - 0:28:17).
[06/13 18:39:51   1696s] Move report: Detail placement moves 12588 insts, mean move: 12.82 um, max move: 201.02 um
[06/13 18:39:51   1696s] 	Max move on inst (t_op/u_inFIFO/U662): (1322.64, 433.14) --> (1405.60, 551.20)
[06/13 18:39:51   1696s] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1312.9MB
[06/13 18:39:51   1696s] Statistics of distance of Instance movement in refine placement:
[06/13 18:39:51   1696s]   maximum (X+Y) =       201.02 um
[06/13 18:39:51   1696s]   inst (t_op/u_inFIFO/U662) with max move: (1322.64, 433.143) -> (1405.6, 551.2)
[06/13 18:39:51   1696s]   mean    (X+Y) =        12.82 um
[06/13 18:39:51   1696s] Total instances flipped for WireLenOpt: 1262
[06/13 18:39:51   1696s] Summary Report:
[06/13 18:39:51   1696s] Instances move: 12588 (out of 12588 movable)
[06/13 18:39:51   1696s] Instances flipped: 0
[06/13 18:39:51   1696s] Mean displacement: 12.82 um
[06/13 18:39:51   1696s] Max displacement: 201.02 um (Instance: t_op/u_inFIFO/U662) (1322.64, 433.143) -> (1405.6, 551.2)
[06/13 18:39:51   1696s] 	Length: 12 sites, height: 1 rows, site name: standard, cell type: IMUX40
[06/13 18:39:51   1696s] Total instances moved : 12588
[06/13 18:39:51   1696s] Total net bbox length = 6.201e+05 (3.082e+05 3.120e+05) (ext = 2.855e+04)
[06/13 18:39:51   1696s] Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1312.9MB
[06/13 18:39:51   1696s] [CPU] RefinePlace/total (cpu=0:00:03.1, real=0:00:03.0, mem=1312.9MB) @(0:28:14 - 0:28:17).
[06/13 18:39:51   1696s] *** Finished refinePlace (0:28:17 mem=1312.9M) ***
[06/13 18:39:51   1696s] *** Finished Initial Placement (cpu=0:00:32.8, real=0:00:33.0, mem=1312.9M) ***
[06/13 18:39:51   1696s] #spOpts: N=250 mergeVia=F 
[06/13 18:39:51   1696s] Core basic site is standard
[06/13 18:39:51   1696s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:39:51   1696s] default core: bins with density >  0.75 = 73.6 % ( 89 / 121 )
[06/13 18:39:51   1696s] Density distribution unevenness ratio = 3.403%
[06/13 18:39:51   1696s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:39:51   1696s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:39:51   1696s] Starting congestion repair ...
[06/13 18:39:51   1696s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/13 18:39:51   1696s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:39:51   1696s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:39:51   1696s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:39:51   1696s] Starting Early Global Route congestion estimation: mem = 1312.9M
[06/13 18:39:51   1696s] (I)       Reading DB...
[06/13 18:39:51   1696s] (I)       before initializing RouteDB syMemory usage = 1312.9 MB
[06/13 18:39:51   1696s] (I)       congestionReportName   : 
[06/13 18:39:51   1696s] (I)       layerRangeFor2DCongestion : 
[06/13 18:39:51   1696s] (I)       buildTerm2TermWires    : 1
[06/13 18:39:51   1696s] (I)       doTrackAssignment      : 1
[06/13 18:39:51   1696s] (I)       dumpBookshelfFiles     : 0
[06/13 18:39:51   1696s] (I)       numThreads             : 1
[06/13 18:39:51   1696s] (I)       bufferingAwareRouting  : false
[06/13 18:39:51   1696s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:39:51   1696s] (I)       honorPin               : false
[06/13 18:39:51   1696s] (I)       honorPinGuide          : true
[06/13 18:39:51   1696s] (I)       honorPartition         : false
[06/13 18:39:51   1696s] (I)       allowPartitionCrossover: false
[06/13 18:39:51   1696s] (I)       honorSingleEntry       : true
[06/13 18:39:51   1696s] (I)       honorSingleEntryStrong : true
[06/13 18:39:51   1696s] (I)       handleViaSpacingRule   : false
[06/13 18:39:51   1696s] (I)       handleEolSpacingRule   : false
[06/13 18:39:51   1696s] (I)       PDConstraint           : none
[06/13 18:39:51   1696s] (I)       expBetterNDRHandling   : false
[06/13 18:39:51   1696s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:39:51   1696s] (I)       routingEffortLevel     : 3
[06/13 18:39:51   1696s] (I)       effortLevel            : standard
[06/13 18:39:51   1696s] [NR-eGR] minRouteLayer          : 1
[06/13 18:39:51   1696s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:39:51   1696s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:39:51   1696s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:39:51   1696s] (I)       numRowsPerGCell        : 1
[06/13 18:39:51   1696s] (I)       speedUpLargeDesign     : 0
[06/13 18:39:51   1696s] (I)       multiThreadingTA       : 1
[06/13 18:39:51   1696s] (I)       blkAwareLayerSwitching : 1
[06/13 18:39:51   1696s] (I)       optimizationMode       : false
[06/13 18:39:51   1696s] (I)       routeSecondPG          : false
[06/13 18:39:51   1696s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:39:51   1696s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:39:51   1696s] (I)       punchThroughDistance   : 500.00
[06/13 18:39:51   1696s] (I)       scenicBound            : 1.15
[06/13 18:39:51   1696s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:39:51   1696s] (I)       source-to-sink ratio   : 0.00
[06/13 18:39:51   1696s] (I)       targetCongestionRatioH : 1.00
[06/13 18:39:51   1696s] (I)       targetCongestionRatioV : 1.00
[06/13 18:39:51   1696s] (I)       layerCongestionRatio   : 0.70
[06/13 18:39:51   1696s] (I)       m1CongestionRatio      : 0.10
[06/13 18:39:51   1696s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:39:51   1696s] (I)       localRouteEffort       : 1.00
[06/13 18:39:51   1696s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:39:51   1696s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:39:51   1696s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:39:51   1696s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:39:51   1696s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:39:51   1696s] (I)       routeVias              : 
[06/13 18:39:51   1696s] (I)       readTROption           : true
[06/13 18:39:51   1696s] (I)       extraSpacingFactor     : 1.00
[06/13 18:39:51   1696s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:39:51   1696s] (I)       routeSelectedNetsOnly  : false
[06/13 18:39:51   1696s] (I)       clkNetUseMaxDemand     : false
[06/13 18:39:51   1696s] (I)       extraDemandForClocks   : 0
[06/13 18:39:51   1696s] (I)       steinerRemoveLayers    : false
[06/13 18:39:51   1696s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:39:51   1696s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:39:51   1696s] (I)       similarTopologyRoutingFast : false
[06/13 18:39:51   1696s] (I)       spanningTreeRefinement : false
[06/13 18:39:51   1696s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:39:51   1696s] (I)       starting read tracks
[06/13 18:39:51   1696s] (I)       build grid graph
[06/13 18:39:51   1696s] (I)       build grid graph start
[06/13 18:39:51   1696s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:39:51   1696s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:39:51   1696s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:39:51   1696s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:39:51   1696s] (I)       build grid graph end
[06/13 18:39:51   1696s] (I)       numViaLayers=4
[06/13 18:39:51   1696s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:39:51   1696s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:39:51   1696s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:39:51   1696s] (I)       end build via table
[06/13 18:39:51   1696s] [NR-eGR] numRoutingBlks=0 numInstBlks=83198 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:39:51   1696s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:39:51   1696s] (I)       readDataFromPlaceDB
[06/13 18:39:51   1696s] (I)       Read net information..
[06/13 18:39:51   1696s] [NR-eGR] Read numTotalNets=13121  numIgnoredNets=0
[06/13 18:39:51   1696s] (I)       Read testcase time = 0.000 seconds
[06/13 18:39:51   1696s] 
[06/13 18:39:51   1696s] (I)       read default dcut vias
[06/13 18:39:51   1696s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:39:51   1696s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:39:51   1696s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:39:51   1696s] (I)       build grid graph start
[06/13 18:39:51   1696s] (I)       build grid graph end
[06/13 18:39:51   1696s] (I)       Model blockage into capacity
[06/13 18:39:51   1696s] (I)       Read numBlocks=754466  numPreroutedWires=0  numCapScreens=0
[06/13 18:39:51   1697s] (I)       blocked area on Layer1 : 43518417885000  (911.11%)
[06/13 18:39:51   1697s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:39:51   1697s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:39:51   1697s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:39:51   1697s] (I)       Modeling time = 0.040 seconds
[06/13 18:39:51   1697s] 
[06/13 18:39:51   1697s] (I)       Number of ignored nets = 0
[06/13 18:39:51   1697s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:39:51   1697s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:39:51   1697s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:39:51   1697s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:39:51   1697s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:39:51   1697s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:39:51   1697s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:39:51   1697s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:39:51   1697s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:39:51   1697s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:39:51   1697s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1312.9 MB
[06/13 18:39:51   1697s] (I)       Ndr track 0 does not exist
[06/13 18:39:51   1697s] (I)       Layer1  viaCost=200.00
[06/13 18:39:51   1697s] (I)       Layer2  viaCost=100.00
[06/13 18:39:51   1697s] (I)       Layer3  viaCost=200.00
[06/13 18:39:51   1697s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:39:51   1697s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:39:51   1697s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:39:51   1697s] (I)       Site Width          :  1400  (dbu)
[06/13 18:39:51   1697s] (I)       Row Height          : 13000  (dbu)
[06/13 18:39:51   1697s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:39:51   1697s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:39:51   1697s] (I)       grid                :   168   168     4
[06/13 18:39:51   1697s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:39:51   1697s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:39:51   1697s] (I)       Default wire width  :   500   600   600   600
[06/13 18:39:51   1697s] (I)       Default wire space  :   450   500   500   600
[06/13 18:39:51   1697s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:39:51   1697s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:39:51   1697s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:39:51   1697s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:39:51   1697s] (I)       Num of masks        :     1     1     1     1
[06/13 18:39:51   1697s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:39:51   1697s] (I)       --------------------------------------------------------
[06/13 18:39:51   1697s] 
[06/13 18:39:51   1697s] [NR-eGR] ============ Routing rule table ============
[06/13 18:39:51   1697s] [NR-eGR] Rule id 0. Nets 13078 
[06/13 18:39:51   1697s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:39:51   1697s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:39:51   1697s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:39:51   1697s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:39:51   1697s] [NR-eGR] ========================================
[06/13 18:39:51   1697s] [NR-eGR] 
[06/13 18:39:51   1697s] (I)       After initializing earlyGlobalRoute syMemory usage = 1312.9 MB
[06/13 18:39:51   1697s] (I)       Loading and dumping file time : 0.12 seconds
[06/13 18:39:51   1697s] (I)       ============= Initialization =============
[06/13 18:39:51   1697s] (I)       totalPins=42465  totalGlobalPin=37970 (89.41%)
[06/13 18:39:51   1697s] (I)       total 2D Cap : 433320 = (179153 H, 254167 V)
[06/13 18:39:51   1697s] [NR-eGR] Layer group 1: route 13078 net(s) in layer range [1, 4]
[06/13 18:39:51   1697s] (I)       ============  Phase 1a Route ============
[06/13 18:39:51   1697s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:39:51   1697s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:39:51   1697s] (I)       Usage: 60352 = (30310 H, 30042 V) = (16.92% H, 11.82% V) = (3.940e+05um H, 3.905e+05um V)
[06/13 18:39:51   1697s] (I)       
[06/13 18:39:51   1697s] (I)       ============  Phase 1b Route ============
[06/13 18:39:51   1697s] (I)       Phase 1b runs 0.01 seconds
[06/13 18:39:51   1697s] (I)       Usage: 60356 = (30311 H, 30045 V) = (16.92% H, 11.82% V) = (3.940e+05um H, 3.906e+05um V)
[06/13 18:39:51   1697s] (I)       
[06/13 18:39:51   1697s] (I)       earlyGlobalRoute overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 7.846280e+05um
[06/13 18:39:51   1697s] (I)       ============  Phase 1c Route ============
[06/13 18:39:51   1697s] (I)       Level2 Grid: 34 x 34
[06/13 18:39:51   1697s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:39:51   1697s] (I)       Usage: 60356 = (30311 H, 30045 V) = (16.92% H, 11.82% V) = (3.940e+05um H, 3.906e+05um V)
[06/13 18:39:51   1697s] (I)       
[06/13 18:39:51   1697s] (I)       ============  Phase 1d Route ============
[06/13 18:39:51   1697s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:39:51   1697s] (I)       Usage: 60363 = (30312 H, 30051 V) = (16.92% H, 11.82% V) = (3.941e+05um H, 3.907e+05um V)
[06/13 18:39:51   1697s] (I)       
[06/13 18:39:51   1697s] (I)       ============  Phase 1e Route ============
[06/13 18:39:51   1697s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:39:51   1697s] (I)       Usage: 60363 = (30312 H, 30051 V) = (16.92% H, 11.82% V) = (3.941e+05um H, 3.907e+05um V)
[06/13 18:39:51   1697s] (I)       
[06/13 18:39:51   1697s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 7.847190e+05um
[06/13 18:39:51   1697s] [NR-eGR] 
[06/13 18:39:51   1697s] (I)       ============  Phase 1l Route ============
[06/13 18:39:51   1697s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:39:51   1697s] (I)       
[06/13 18:39:51   1697s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:39:51   1697s] [NR-eGR]                OverCon         OverCon            
[06/13 18:39:51   1697s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:39:51   1697s] [NR-eGR] Layer              (1)             (3)    OverCon 
[06/13 18:39:51   1697s] [NR-eGR] ---------------------------------------------------
[06/13 18:39:51   1697s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:39:51   1697s] [NR-eGR] Layer2      51( 0.34%)       0( 0.00%)   ( 0.34%) 
[06/13 18:39:51   1697s] [NR-eGR] Layer3      36( 0.22%)       0( 0.00%)   ( 0.22%) 
[06/13 18:39:51   1697s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:39:51   1697s] [NR-eGR] ---------------------------------------------------
[06/13 18:39:51   1697s] [NR-eGR] Total       87( 0.16%)       0( 0.00%)   ( 0.16%) 
[06/13 18:39:51   1697s] [NR-eGR] 
[06/13 18:39:51   1697s] (I)       Total Global Routing Runtime: 0.06 seconds
[06/13 18:39:51   1697s] (I)       total 2D Cap : 434790 = (179988 H, 254802 V)
[06/13 18:39:51   1697s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/13 18:39:51   1697s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/13 18:39:51   1697s] Early Global Route congestion estimation runtime: 0.19 seconds, mem = 1312.9M
[06/13 18:39:51   1697s] [hotspot] +------------+---------------+---------------+
[06/13 18:39:51   1697s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:39:51   1697s] [hotspot] +------------+---------------+---------------+
[06/13 18:39:51   1697s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:39:51   1697s] [hotspot] +------------+---------------+---------------+
[06/13 18:39:51   1697s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:39:51   1697s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:39:51   1697s] Skipped repairing congestion.
[06/13 18:39:51   1697s] Starting Early Global Route wiring: mem = 1312.9M
[06/13 18:39:51   1697s] (I)       ============= track Assignment ============
[06/13 18:39:51   1697s] (I)       extract Global 3D Wires
[06/13 18:39:51   1697s] (I)       Extract Global WL : time=0.00
[06/13 18:39:51   1697s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:39:51   1697s] (I)       Initialization real time=0.00 seconds
[06/13 18:39:51   1697s] (I)       Run Multi-thread track assignment
[06/13 18:39:51   1697s] (I)       merging nets...
[06/13 18:39:51   1697s] (I)       merging nets done
[06/13 18:39:51   1697s] (I)       Kernel real time=0.11 seconds
[06/13 18:39:51   1697s] (I)       End Greedy Track Assignment
[06/13 18:39:51   1697s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:39:51   1697s] [NR-eGR] Layer1(MET1)(H) length: 8.999243e+04um, number of vias: 41340
[06/13 18:39:51   1697s] [NR-eGR] Layer2(MET2)(V) length: 3.750497e+05um, number of vias: 26021
[06/13 18:39:51   1697s] [NR-eGR] Layer3(MET3)(H) length: 3.294160e+05um, number of vias: 1405
[06/13 18:39:51   1697s] [NR-eGR] Layer4(MET4)(V) length: 3.725670e+04um, number of vias: 0
[06/13 18:39:51   1697s] [NR-eGR] Total length: 8.317148e+05um, number of vias: 68766
[06/13 18:39:51   1697s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:39:51   1697s] [NR-eGR] Total clock nets wire length: 4.646172e+04um 
[06/13 18:39:51   1697s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:39:51   1697s] Early Global Route wiring runtime: 0.17 seconds, mem = 1252.0M
[06/13 18:39:51   1697s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[06/13 18:39:51   1697s] **placeDesign ... cpu = 0: 0:34, real = 0: 0:34, mem = 1249.9M **
[06/13 18:39:51   1697s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/13 18:39:51   1697s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/13 18:39:51   1697s] #spOpts: N=250 
[06/13 18:39:51   1697s] Core basic site is standard
[06/13 18:39:51   1697s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:39:51   1697s] #spOpts: N=250 mergeVia=F 
[06/13 18:39:52   1697s] GigaOpt running with 1 threads.
[06/13 18:39:52   1697s] Info: 1 threads available for lower-level modules during optimization.
[06/13 18:39:52   1697s] #spOpts: N=250 mergeVia=F 
[06/13 18:39:52   1697s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:39:52   1697s] Summary for sequential cells identification: 
[06/13 18:39:52   1697s]   Identified SBFF number: 32
[06/13 18:39:52   1697s]   Identified MBFF number: 0
[06/13 18:39:52   1697s]   Identified SB Latch number: 0
[06/13 18:39:52   1697s]   Identified MB Latch number: 0
[06/13 18:39:52   1697s]   Not identified SBFF number: 34
[06/13 18:39:52   1697s]   Not identified MBFF number: 0
[06/13 18:39:52   1697s]   Not identified SB Latch number: 0
[06/13 18:39:52   1697s]   Not identified MB Latch number: 0
[06/13 18:39:52   1697s]   Number of sequential cells which are not FFs: 23
[06/13 18:39:52   1697s] Creating Cell Server, finished. 
[06/13 18:39:52   1697s] 
[06/13 18:39:52   1697s] Updating RC grid for preRoute extraction ...
[06/13 18:39:52   1697s] Initializing multi-corner capacitance tables ... 
[06/13 18:39:52   1697s] Initializing multi-corner resistance tables ...
[06/13 18:39:52   1697s] 
[06/13 18:39:52   1697s] Creating Lib Analyzer ...
[06/13 18:39:52   1697s] 
[06/13 18:39:52   1697s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:39:52   1697s]   
[06/13 18:39:52   1697s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:39:52   1697s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:39:52   1697s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/13 18:39:52   1697s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:39:52   1697s] 
[06/13 18:39:54   1700s] Creating Lib Analyzer, finished. 
[06/13 18:39:54   1700s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/13 18:39:54   1700s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/13 18:39:54   1700s] 			Cell BBC16P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC16P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC16SP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC16SP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC1P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC1P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC24P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC24P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC24SP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC24SP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC4P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC4P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC8P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 			Cell BBC8P is dont_touch but not dont_use
[06/13 18:39:54   1700s] 	...
[06/13 18:39:54   1700s] 	Reporting only the 20 first cells found...
[06/13 18:39:54   1700s] 
[06/13 18:39:54   1700s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 964.4M, totSessionCpu=0:28:20 **
[06/13 18:39:54   1700s] *** optDesign -preCTS ***
[06/13 18:39:54   1700s] DRC Margin: user margin 0.0; extra margin 0.2
[06/13 18:39:54   1700s] Setup Target Slack: user slack 0; extra slack 0.1
[06/13 18:39:54   1700s] Hold Target Slack: user slack 0
[06/13 18:39:54   1700s] Multi-VT timing optimization disabled based on library information.
[06/13 18:39:54   1700s] Deleting Cell Server ...
[06/13 18:39:54   1700s] Deleting Lib Analyzer.
[06/13 18:39:54   1700s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:39:54   1700s] Summary for sequential cells identification: 
[06/13 18:39:54   1700s]   Identified SBFF number: 32
[06/13 18:39:54   1700s]   Identified MBFF number: 0
[06/13 18:39:54   1700s]   Identified SB Latch number: 0
[06/13 18:39:54   1700s]   Identified MB Latch number: 0
[06/13 18:39:54   1700s]   Not identified SBFF number: 34
[06/13 18:39:54   1700s]   Not identified MBFF number: 0
[06/13 18:39:54   1700s]   Not identified SB Latch number: 0
[06/13 18:39:54   1700s]   Not identified MB Latch number: 0
[06/13 18:39:54   1700s]   Number of sequential cells which are not FFs: 23
[06/13 18:39:54   1700s] Creating Cell Server, finished. 
[06/13 18:39:54   1700s] 
[06/13 18:39:54   1700s] 
[06/13 18:39:54   1700s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:39:54   1700s]   
[06/13 18:39:54   1700s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:39:54   1700s]   Deleting Cell Server ...
[06/13 18:39:54   1700s] Start to check current routing status for nets...
[06/13 18:39:54   1700s] All nets are already routed correctly.
[06/13 18:39:54   1700s] End to check current routing status for nets (mem=1255.9M)
[06/13 18:39:54   1700s] Extraction called for design 'top_io' of instances=12846 and nets=13568 using extraction engine 'preRoute' .
[06/13 18:39:54   1700s] PreRoute RC Extraction called for design top_io.
[06/13 18:39:54   1700s] RC Extraction called in multi-corner(2) mode.
[06/13 18:39:54   1700s] RCMode: PreRoute
[06/13 18:39:54   1700s]       RC Corner Indexes            0       1   
[06/13 18:39:54   1700s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:39:54   1700s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:39:54   1700s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:39:54   1700s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:39:54   1700s] Shrink Factor                : 1.00000
[06/13 18:39:54   1700s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:39:54   1700s] Using capacitance table file ...
[06/13 18:39:54   1700s] Updating RC grid for preRoute extraction ...
[06/13 18:39:54   1700s] Initializing multi-corner capacitance tables ... 
[06/13 18:39:54   1700s] Initializing multi-corner resistance tables ...
[06/13 18:39:54   1700s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1249.867M)
[06/13 18:39:54   1700s] #################################################################################
[06/13 18:39:54   1700s] # Design Stage: PreRoute
[06/13 18:39:54   1700s] # Design Name: top_io
[06/13 18:39:54   1700s] # Design Mode: 250nm
[06/13 18:39:54   1700s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:39:54   1700s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:39:54   1700s] # Signoff Settings: SI Off 
[06/13 18:39:54   1700s] #################################################################################
[06/13 18:39:55   1700s] Calculate delays in BcWc mode...
[06/13 18:39:55   1700s] Topological Sorting (REAL = 0:00:00.0, MEM = 1270.0M, InitMEM = 1270.0M)
[06/13 18:39:55   1700s] Start delay calculation (fullDC) (1 T). (MEM=1270.02)
[06/13 18:39:55   1700s] End AAE Lib Interpolated Model. (MEM=1270.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:39:56   1702s] Total number of fetched objects 14954
[06/13 18:39:56   1702s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:39:56   1702s] End delay calculation. (MEM=1311.45 CPU=0:00:01.4 REAL=0:00:01.0)
[06/13 18:39:56   1702s] End delay calculation (fullDC). (MEM=1311.45 CPU=0:00:01.5 REAL=0:00:01.0)
[06/13 18:39:56   1702s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1311.5M) ***
[06/13 18:39:56   1702s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:28:22 mem=1311.5M)
[06/13 18:39:57   1702s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -91.750 |
|           TNS (ns):|-71609.2 |
|    Violating Paths:|  2827   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     41 (41)      |   -6.861   |     42 (42)      |
|   max_tran     |   1020 (6083)    |  -123.267  |   1475 (6538)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.053%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 999.2M, totSessionCpu=0:28:23 **
[06/13 18:39:57   1702s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/13 18:39:57   1702s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:39:57   1702s] ### Creating PhyDesignMc. totSessionCpu=0:28:23 mem=1252.2M
[06/13 18:39:57   1702s] #spOpts: N=250 mergeVia=F 
[06/13 18:39:57   1702s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:23 mem=1252.2M
[06/13 18:39:57   1702s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:39:57   1702s] ### Creating PhyDesignMc. totSessionCpu=0:28:23 mem=1252.2M
[06/13 18:39:57   1702s] #spOpts: N=250 mergeVia=F 
[06/13 18:39:57   1702s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:23 mem=1252.2M
[06/13 18:39:57   1702s] *** Starting optimizing excluded clock nets MEM= 1252.2M) ***
[06/13 18:39:57   1702s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1252.2M) ***
[06/13 18:39:57   1702s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:39:57   1702s] Summary for sequential cells identification: 
[06/13 18:39:57   1702s]   Identified SBFF number: 32
[06/13 18:39:57   1702s]   Identified MBFF number: 0
[06/13 18:39:57   1702s]   Identified SB Latch number: 0
[06/13 18:39:57   1702s]   Identified MB Latch number: 0
[06/13 18:39:57   1702s]   Not identified SBFF number: 34
[06/13 18:39:57   1702s]   Not identified MBFF number: 0
[06/13 18:39:57   1702s]   Not identified SB Latch number: 0
[06/13 18:39:57   1702s]   Not identified MB Latch number: 0
[06/13 18:39:57   1702s]   Number of sequential cells which are not FFs: 23
[06/13 18:39:57   1702s] Creating Cell Server, finished. 
[06/13 18:39:57   1702s] 
[06/13 18:39:57   1702s] 
[06/13 18:39:57   1702s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:39:57   1702s]   
[06/13 18:39:57   1702s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:39:57   1702s]   The useful skew maximum allowed delay is: 0.3
[06/13 18:39:57   1702s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:39:57   1702s] Info: 43 io nets excluded
[06/13 18:39:57   1702s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:39:57   1702s] ### Creating LA Mngr. totSessionCpu=0:28:23 mem=1254.2M
[06/13 18:39:59   1705s] ### Creating LA Mngr, finished. totSessionCpu=0:28:25 mem=1274.2M
[06/13 18:40:00   1705s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:40:00   1705s] ### Creating PhyDesignMc. totSessionCpu=0:28:26 mem=1282.2M
[06/13 18:40:00   1705s] #spOpts: N=250 
[06/13 18:40:00   1705s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:26 mem=1282.2M
[06/13 18:40:00   1705s] ### Creating LA Mngr. totSessionCpu=0:28:26 mem=1282.2M
[06/13 18:40:00   1705s] ### Creating LA Mngr, finished. totSessionCpu=0:28:26 mem=1282.2M
[06/13 18:40:00   1705s] 
[06/13 18:40:00   1705s] Creating Lib Analyzer ...
[06/13 18:40:00   1705s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:40:00   1705s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:40:00   1705s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:40:00   1705s] 
[06/13 18:40:02   1708s] Creating Lib Analyzer, finished. 
[06/13 18:40:02   1708s] 
[06/13 18:40:02   1708s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:40:02   1708s] ### Creating LA Mngr. totSessionCpu=0:28:28 mem=1346.3M
[06/13 18:40:02   1708s] ### Creating LA Mngr, finished. totSessionCpu=0:28:28 mem=1346.3M
[06/13 18:40:03   1708s] 
[06/13 18:40:03   1708s] Netlist preparation processing... 
[06/13 18:40:03   1708s] Removed 0 instance
[06/13 18:40:03   1708s] **WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
[06/13 18:40:03   1708s] **WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
[06/13 18:40:03   1708s] *info: Marking 0 isolation instances dont touch
[06/13 18:40:03   1708s] *info: Marking 0 level shifter instances dont touch
[06/13 18:40:03   1708s] Deleting Lib Analyzer.
[06/13 18:40:03   1708s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:40:03   1708s] Info: 43 io nets excluded
[06/13 18:40:03   1708s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:40:03   1708s] ### Creating LA Mngr. totSessionCpu=0:28:29 mem=1322.5M
[06/13 18:40:03   1708s] ### Creating LA Mngr, finished. totSessionCpu=0:28:29 mem=1322.5M
[06/13 18:40:03   1708s] Begin: Area Reclaim Optimization
[06/13 18:40:03   1708s] 
[06/13 18:40:03   1708s] Creating Lib Analyzer ...
[06/13 18:40:03   1708s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:40:03   1708s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:40:03   1708s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:40:03   1708s] 
[06/13 18:40:05   1711s] Creating Lib Analyzer, finished. 
[06/13 18:40:05   1711s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:40:05   1711s] ### Creating PhyDesignMc. totSessionCpu=0:28:31 mem=1456.0M
[06/13 18:40:05   1711s] #spOpts: N=250 mergeVia=F 
[06/13 18:40:05   1711s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:31 mem=1456.0M
[06/13 18:40:05   1711s] 
[06/13 18:40:05   1711s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:40:05   1711s] ### Creating LA Mngr. totSessionCpu=0:28:31 mem=1456.0M
[06/13 18:40:05   1711s] ### Creating LA Mngr, finished. totSessionCpu=0:28:31 mem=1456.0M
[06/13 18:40:05   1711s] Reclaim Optimization WNS Slack -91.750  TNS Slack -71609.221 Density 82.05
[06/13 18:40:05   1711s] +----------+---------+--------+----------+------------+--------+
[06/13 18:40:05   1711s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[06/13 18:40:05   1711s] +----------+---------+--------+----------+------------+--------+
[06/13 18:40:05   1711s] |    82.05%|        -| -91.750|-71609.221|   0:00:00.0| 1456.0M|
[06/13 18:40:06   1712s] |    82.03%|        9| -91.750|-71594.594|   0:00:01.0| 1458.3M|
[06/13 18:40:06   1712s] |    82.03%|        0| -91.750|-71594.594|   0:00:00.0| 1458.3M|
[06/13 18:40:06   1712s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:40:07   1712s] |    81.98%|       12| -91.750|-71594.320|   0:00:01.0| 1458.3M|
[06/13 18:40:07   1712s] |    81.98%|        0| -91.750|-71594.320|   0:00:00.0| 1458.3M|
[06/13 18:40:10   1715s] |    80.26%|      970| -91.750|-71556.984|   0:00:03.0| 1458.3M|
[06/13 18:40:10   1716s] |    80.12%|       73| -91.750|-71554.789|   0:00:00.0| 1458.3M|
[06/13 18:40:10   1716s] |    80.10%|        9| -91.750|-71554.789|   0:00:00.0| 1458.3M|
[06/13 18:40:10   1716s] |    80.10%|        1| -91.750|-71554.789|   0:00:00.0| 1458.3M|
[06/13 18:40:10   1716s] |    80.10%|        0| -91.750|-71554.789|   0:00:00.0| 1458.3M|
[06/13 18:40:10   1716s] +----------+---------+--------+----------+------------+--------+
[06/13 18:40:10   1716s] Reclaim Optimization End WNS Slack -91.750  TNS Slack -71554.786 Density 80.10
[06/13 18:40:10   1716s] 
[06/13 18:40:10   1716s] ** Summary: Restruct = 9 Buffer Deletion = 0 Declone = 12 Resize = 931 **
[06/13 18:40:10   1716s] --------------------------------------------------------------
[06/13 18:40:10   1716s] |                                   | Total     | Sequential |
[06/13 18:40:10   1716s] --------------------------------------------------------------
[06/13 18:40:10   1716s] | Num insts resized                 |     890  |       0    |
[06/13 18:40:10   1716s] | Num insts undone                  |     121  |       0    |
[06/13 18:40:10   1716s] | Num insts Downsized               |     890  |       0    |
[06/13 18:40:10   1716s] | Num insts Samesized               |       0  |       0    |
[06/13 18:40:10   1716s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:40:10   1716s] | Num multiple commits+uncommits    |      43  |       -    |
[06/13 18:40:10   1716s] --------------------------------------------------------------
[06/13 18:40:10   1716s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:40:10   1716s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:40:10   1716s] **** End NDR-Layer Usage Statistics ****
[06/13 18:40:10   1716s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:07.0) **
[06/13 18:40:10   1716s] Executing incremental physical updates
[06/13 18:40:10   1716s] Executing incremental physical updates
[06/13 18:40:10   1716s] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:07, mem=1324.79M, totSessionCpu=0:28:36).
[06/13 18:40:10   1716s] ### Creating LA Mngr. totSessionCpu=0:28:36 mem=1324.8M
[06/13 18:40:10   1716s] ### Creating LA Mngr, finished. totSessionCpu=0:28:36 mem=1324.8M
[06/13 18:40:10   1716s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:40:10   1716s] [NR-eGR] Started earlyGlobalRoute kernel
[06/13 18:40:10   1716s] [NR-eGR] Initial Peak syMemory usage = 1324.8 MB
[06/13 18:40:10   1716s] (I)       Reading DB...
[06/13 18:40:10   1716s] (I)       before initializing RouteDB syMemory usage = 1330.3 MB
[06/13 18:40:10   1716s] (I)       congestionReportName   : 
[06/13 18:40:10   1716s] (I)       layerRangeFor2DCongestion : 
[06/13 18:40:10   1716s] (I)       buildTerm2TermWires    : 1
[06/13 18:40:10   1716s] (I)       doTrackAssignment      : 1
[06/13 18:40:10   1716s] (I)       dumpBookshelfFiles     : 0
[06/13 18:40:10   1716s] (I)       numThreads             : 1
[06/13 18:40:10   1716s] (I)       bufferingAwareRouting  : false
[06/13 18:40:10   1716s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:40:10   1716s] (I)       honorPin               : false
[06/13 18:40:10   1716s] (I)       honorPinGuide          : true
[06/13 18:40:10   1716s] (I)       honorPartition         : false
[06/13 18:40:10   1716s] (I)       allowPartitionCrossover: false
[06/13 18:40:10   1716s] (I)       honorSingleEntry       : true
[06/13 18:40:10   1716s] (I)       honorSingleEntryStrong : true
[06/13 18:40:10   1716s] (I)       handleViaSpacingRule   : false
[06/13 18:40:10   1716s] (I)       handleEolSpacingRule   : false
[06/13 18:40:10   1716s] (I)       PDConstraint           : none
[06/13 18:40:10   1716s] (I)       expBetterNDRHandling   : false
[06/13 18:40:10   1716s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:40:10   1716s] (I)       routingEffortLevel     : 3
[06/13 18:40:10   1716s] (I)       effortLevel            : standard
[06/13 18:40:10   1716s] [NR-eGR] minRouteLayer          : 1
[06/13 18:40:10   1716s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:40:10   1716s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:40:10   1716s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:40:10   1716s] (I)       numRowsPerGCell        : 1
[06/13 18:40:10   1716s] (I)       speedUpLargeDesign     : 0
[06/13 18:40:10   1716s] (I)       multiThreadingTA       : 1
[06/13 18:40:10   1716s] (I)       blkAwareLayerSwitching : 1
[06/13 18:40:10   1716s] (I)       optimizationMode       : false
[06/13 18:40:10   1716s] (I)       routeSecondPG          : false
[06/13 18:40:10   1716s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:40:10   1716s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:40:10   1716s] (I)       punchThroughDistance   : 500.00
[06/13 18:40:10   1716s] (I)       scenicBound            : 1.15
[06/13 18:40:10   1716s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:40:10   1716s] (I)       source-to-sink ratio   : 0.30
[06/13 18:40:10   1716s] (I)       targetCongestionRatioH : 1.00
[06/13 18:40:10   1716s] (I)       targetCongestionRatioV : 1.00
[06/13 18:40:10   1716s] (I)       layerCongestionRatio   : 0.70
[06/13 18:40:10   1716s] (I)       m1CongestionRatio      : 0.10
[06/13 18:40:10   1716s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:40:10   1716s] (I)       localRouteEffort       : 1.00
[06/13 18:40:10   1716s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:40:10   1716s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:40:10   1716s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:40:10   1716s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:40:10   1716s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:40:10   1716s] (I)       routeVias              : 
[06/13 18:40:10   1716s] (I)       readTROption           : true
[06/13 18:40:10   1716s] (I)       extraSpacingFactor     : 1.00
[06/13 18:40:10   1716s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:40:10   1716s] (I)       routeSelectedNetsOnly  : false
[06/13 18:40:10   1716s] (I)       clkNetUseMaxDemand     : false
[06/13 18:40:10   1716s] (I)       extraDemandForClocks   : 0
[06/13 18:40:10   1716s] (I)       steinerRemoveLayers    : false
[06/13 18:40:10   1716s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:40:10   1716s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:40:10   1716s] (I)       similarTopologyRoutingFast : false
[06/13 18:40:10   1716s] (I)       spanningTreeRefinement : false
[06/13 18:40:10   1716s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:40:10   1716s] (I)       starting read tracks
[06/13 18:40:10   1716s] (I)       build grid graph
[06/13 18:40:10   1716s] (I)       build grid graph start
[06/13 18:40:10   1716s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:40:10   1716s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:40:10   1716s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:40:10   1716s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:40:10   1716s] (I)       build grid graph end
[06/13 18:40:10   1716s] (I)       numViaLayers=4
[06/13 18:40:10   1716s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:40:10   1716s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:40:10   1716s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:40:10   1716s] (I)       end build via table
[06/13 18:40:10   1716s] [NR-eGR] numRoutingBlks=0 numInstBlks=83097 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:40:10   1716s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:40:10   1716s] (I)       readDataFromPlaceDB
[06/13 18:40:10   1716s] (I)       Read net information..
[06/13 18:40:10   1716s] [NR-eGR] Read numTotalNets=13105  numIgnoredNets=0
[06/13 18:40:10   1716s] (I)       Read testcase time = 0.000 seconds
[06/13 18:40:10   1716s] 
[06/13 18:40:10   1716s] (I)       read default dcut vias
[06/13 18:40:10   1716s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:40:10   1716s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:40:10   1716s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:40:10   1716s] (I)       build grid graph start
[06/13 18:40:10   1716s] (I)       build grid graph end
[06/13 18:40:10   1716s] (I)       Model blockage into capacity
[06/13 18:40:10   1716s] (I)       Read numBlocks=746979  numPreroutedWires=0  numCapScreens=0
[06/13 18:40:11   1716s] (I)       blocked area on Layer1 : 43123704309375  (902.85%)
[06/13 18:40:11   1716s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:40:11   1716s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:40:11   1716s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:40:11   1716s] (I)       Modeling time = 0.050 seconds
[06/13 18:40:11   1716s] 
[06/13 18:40:11   1716s] (I)       Number of ignored nets = 0
[06/13 18:40:11   1716s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:40:11   1716s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:40:11   1716s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:40:11   1716s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:40:11   1716s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:40:11   1716s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:40:11   1716s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:40:11   1716s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:40:11   1716s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:40:11   1716s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:40:11   1716s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1367.8 MB
[06/13 18:40:11   1716s] (I)       Ndr track 0 does not exist
[06/13 18:40:11   1716s] (I)       Layer1  viaCost=200.00
[06/13 18:40:11   1716s] (I)       Layer2  viaCost=100.00
[06/13 18:40:11   1716s] (I)       Layer3  viaCost=200.00
[06/13 18:40:11   1716s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:40:11   1716s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:40:11   1716s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:40:11   1716s] (I)       Site Width          :  1400  (dbu)
[06/13 18:40:11   1716s] (I)       Row Height          : 13000  (dbu)
[06/13 18:40:11   1716s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:40:11   1716s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:40:11   1716s] (I)       grid                :   168   168     4
[06/13 18:40:11   1716s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:40:11   1716s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:40:11   1716s] (I)       Default wire width  :   500   600   600   600
[06/13 18:40:11   1716s] (I)       Default wire space  :   450   500   500   600
[06/13 18:40:11   1716s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:40:11   1716s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:40:11   1716s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:40:11   1716s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:40:11   1716s] (I)       Num of masks        :     1     1     1     1
[06/13 18:40:11   1716s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:40:11   1716s] (I)       --------------------------------------------------------
[06/13 18:40:11   1716s] 
[06/13 18:40:11   1716s] [NR-eGR] ============ Routing rule table ============
[06/13 18:40:11   1716s] [NR-eGR] Rule id 0. Nets 13062 
[06/13 18:40:11   1716s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:40:11   1716s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:40:11   1716s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:40:11   1716s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:40:11   1716s] [NR-eGR] ========================================
[06/13 18:40:11   1716s] [NR-eGR] 
[06/13 18:40:11   1716s] (I)       After initializing earlyGlobalRoute syMemory usage = 1367.8 MB
[06/13 18:40:11   1716s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:40:11   1716s] (I)       ============= Initialization =============
[06/13 18:40:11   1716s] (I)       totalPins=42412  totalGlobalPin=37983 (89.56%)
[06/13 18:40:11   1716s] (I)       total 2D Cap : 433319 = (179152 H, 254167 V)
[06/13 18:40:11   1716s] (I)       numBigBoxes = 4
[06/13 18:40:11   1716s] [NR-eGR] Layer group 1: route 13062 net(s) in layer range [1, 4]
[06/13 18:40:11   1716s] (I)       ============  Phase 1a Route ============
[06/13 18:40:11   1716s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:40:11   1716s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:40:11   1716s] (I)       Usage: 61226 = (30862 H, 30364 V) = (17.23% H, 11.95% V) = (4.012e+05um H, 3.947e+05um V)
[06/13 18:40:11   1716s] (I)       
[06/13 18:40:11   1716s] (I)       ============  Phase 1b Route ============
[06/13 18:40:11   1716s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:40:11   1716s] (I)       Usage: 61237 = (30867 H, 30370 V) = (17.23% H, 11.95% V) = (4.013e+05um H, 3.948e+05um V)
[06/13 18:40:11   1716s] (I)       
[06/13 18:40:11   1716s] (I)       earlyGlobalRoute overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 7.960810e+05um
[06/13 18:40:11   1716s] (I)       ============  Phase 1c Route ============
[06/13 18:40:11   1716s] (I)       Level2 Grid: 34 x 34
[06/13 18:40:11   1716s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:40:11   1716s] (I)       Usage: 61237 = (30867 H, 30370 V) = (17.23% H, 11.95% V) = (4.013e+05um H, 3.948e+05um V)
[06/13 18:40:11   1716s] (I)       
[06/13 18:40:11   1716s] (I)       ============  Phase 1d Route ============
[06/13 18:40:11   1716s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:40:11   1716s] (I)       Usage: 61259 = (30875 H, 30384 V) = (17.23% H, 11.95% V) = (4.014e+05um H, 3.950e+05um V)
[06/13 18:40:11   1716s] (I)       
[06/13 18:40:11   1716s] (I)       ============  Phase 1e Route ============
[06/13 18:40:11   1716s] (I)       Phase 1e runs 0.01 seconds
[06/13 18:40:11   1716s] (I)       Usage: 61259 = (30875 H, 30384 V) = (17.23% H, 11.95% V) = (4.014e+05um H, 3.950e+05um V)
[06/13 18:40:11   1716s] (I)       
[06/13 18:40:11   1716s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.963670e+05um
[06/13 18:40:11   1716s] [NR-eGR] 
[06/13 18:40:11   1716s] (I)       ============  Phase 1l Route ============
[06/13 18:40:11   1716s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:40:11   1716s] (I)       
[06/13 18:40:11   1716s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:40:11   1716s] [NR-eGR]                OverCon         OverCon            
[06/13 18:40:11   1716s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:40:11   1716s] [NR-eGR] Layer              (1)             (3)    OverCon 
[06/13 18:40:11   1716s] [NR-eGR] ---------------------------------------------------
[06/13 18:40:11   1716s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:40:11   1716s] [NR-eGR] Layer2      59( 0.39%)       0( 0.00%)   ( 0.39%) 
[06/13 18:40:11   1716s] [NR-eGR] Layer3      15( 0.09%)       0( 0.00%)   ( 0.09%) 
[06/13 18:40:11   1716s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:40:11   1716s] [NR-eGR] ---------------------------------------------------
[06/13 18:40:11   1716s] [NR-eGR] Total       74( 0.14%)       0( 0.00%)   ( 0.14%) 
[06/13 18:40:11   1716s] [NR-eGR] 
[06/13 18:40:11   1716s] (I)       Total Global Routing Runtime: 0.07 seconds
[06/13 18:40:11   1716s] (I)       total 2D Cap : 434791 = (179989 H, 254802 V)
[06/13 18:40:11   1716s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:40:11   1716s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:40:11   1716s] (I)       ============= track Assignment ============
[06/13 18:40:11   1716s] (I)       extract Global 3D Wires
[06/13 18:40:11   1716s] (I)       Extract Global WL : time=0.00
[06/13 18:40:11   1716s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:40:11   1716s] (I)       Initialization real time=0.00 seconds
[06/13 18:40:11   1716s] (I)       Run Multi-thread track assignment
[06/13 18:40:11   1716s] (I)       merging nets...
[06/13 18:40:11   1716s] (I)       merging nets done
[06/13 18:40:11   1716s] (I)       Kernel real time=0.11 seconds
[06/13 18:40:11   1716s] (I)       End Greedy Track Assignment
[06/13 18:40:11   1716s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:40:11   1716s] [NR-eGR] Layer1(MET1)(H) length: 9.140852e+04um, number of vias: 41201
[06/13 18:40:11   1716s] [NR-eGR] Layer2(MET2)(V) length: 3.796491e+05um, number of vias: 25656
[06/13 18:40:11   1716s] [NR-eGR] Layer3(MET3)(H) length: 3.349946e+05um, number of vias: 1550
[06/13 18:40:11   1716s] [NR-eGR] Layer4(MET4)(V) length: 3.737629e+04um, number of vias: 0
[06/13 18:40:11   1716s] [NR-eGR] Total length: 8.434285e+05um, number of vias: 68407
[06/13 18:40:11   1716s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:40:11   1716s] [NR-eGR] Total clock nets wire length: 4.908543e+04um 
[06/13 18:40:11   1716s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:40:11   1716s] [NR-eGR] End Peak syMemory usage = 1305.4 MB
[06/13 18:40:11   1716s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.42 seconds
[06/13 18:40:11   1716s] Extraction called for design 'top_io' of instances=12830 and nets=13552 using extraction engine 'preRoute' .
[06/13 18:40:11   1716s] PreRoute RC Extraction called for design top_io.
[06/13 18:40:11   1716s] RC Extraction called in multi-corner(2) mode.
[06/13 18:40:11   1716s] RCMode: PreRoute
[06/13 18:40:11   1716s]       RC Corner Indexes            0       1   
[06/13 18:40:11   1716s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:40:11   1716s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:40:11   1716s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:40:11   1716s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:40:11   1716s] Shrink Factor                : 1.00000
[06/13 18:40:11   1716s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:40:11   1716s] Using capacitance table file ...
[06/13 18:40:11   1716s] Updating RC grid for preRoute extraction ...
[06/13 18:40:11   1716s] Initializing multi-corner capacitance tables ... 
[06/13 18:40:11   1716s] Initializing multi-corner resistance tables ...
[06/13 18:40:11   1716s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1303.324M)
[06/13 18:40:11   1716s] #################################################################################
[06/13 18:40:11   1716s] # Design Stage: PreRoute
[06/13 18:40:11   1716s] # Design Name: top_io
[06/13 18:40:11   1716s] # Design Mode: 250nm
[06/13 18:40:11   1716s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:40:11   1716s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:40:11   1716s] # Signoff Settings: SI Off 
[06/13 18:40:11   1716s] #################################################################################
[06/13 18:40:11   1717s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:40:11   1717s] Calculate delays in BcWc mode...
[06/13 18:40:11   1717s] Topological Sorting (REAL = 0:00:00.0, MEM = 1323.5M, InitMEM = 1323.5M)
[06/13 18:40:11   1717s] Start delay calculation (fullDC) (1 T). (MEM=1323.48)
[06/13 18:40:11   1717s] End AAE Lib Interpolated Model. (MEM=1323.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:40:13   1718s] Total number of fetched objects 14938
[06/13 18:40:13   1718s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:40:13   1718s] End delay calculation. (MEM=1349.65 CPU=0:00:01.4 REAL=0:00:02.0)
[06/13 18:40:13   1718s] End delay calculation (fullDC). (MEM=1349.65 CPU=0:00:01.5 REAL=0:00:02.0)
[06/13 18:40:13   1718s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1349.6M) ***
[06/13 18:40:13   1719s] Deleting Lib Analyzer.
[06/13 18:40:13   1719s] Begin: GigaOpt high fanout net optimization
[06/13 18:40:13   1719s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:40:13   1719s] Info: 43 io nets excluded
[06/13 18:40:13   1719s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:40:13   1719s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:40:13   1719s] ### Creating PhyDesignMc. totSessionCpu=0:28:39 mem=1365.7M
[06/13 18:40:13   1719s] #spOpts: N=250 
[06/13 18:40:13   1719s] Core basic site is standard
[06/13 18:40:13   1719s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:40:13   1719s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:39 mem=1365.7M
[06/13 18:40:13   1719s] 
[06/13 18:40:13   1719s] Creating Lib Analyzer ...
[06/13 18:40:13   1719s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:40:13   1719s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:40:13   1719s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:40:13   1719s] 
[06/13 18:40:16   1721s] Creating Lib Analyzer, finished. 
[06/13 18:40:16   1721s] 
[06/13 18:40:16   1721s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:40:16   1721s] ### Creating LA Mngr. totSessionCpu=0:28:42 mem=1365.7M
[06/13 18:40:16   1721s] ### Creating LA Mngr, finished. totSessionCpu=0:28:42 mem=1365.7M
[06/13 18:40:17   1722s] +----------+---------+--------+----------+------------+--------+
[06/13 18:40:17   1722s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[06/13 18:40:17   1722s] +----------+---------+--------+----------+------------+--------+
[06/13 18:40:17   1722s] |    80.10%|        -| -92.320|-68418.045|   0:00:00.0| 1442.0M|
[06/13 18:40:17   1722s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:40:17   1722s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:40:17   1722s] |    80.10%|        -| -92.320|-68418.045|   0:00:00.0| 1442.0M|
[06/13 18:40:17   1722s] +----------+---------+--------+----------+------------+--------+
[06/13 18:40:17   1722s] 
[06/13 18:40:17   1722s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1442.0M) ***
[06/13 18:40:17   1722s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:40:17   1722s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:40:17   1722s] **** End NDR-Layer Usage Statistics ****
[06/13 18:40:17   1722s] End: GigaOpt high fanout net optimization
[06/13 18:40:17   1722s] Begin: GigaOpt DRV Optimization
[06/13 18:40:17   1722s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:40:17   1722s] Info: 43 io nets excluded
[06/13 18:40:17   1722s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:40:17   1722s] PhyDesignGrid: maxLocalDensity 3.00
[06/13 18:40:17   1722s] ### Creating PhyDesignMc. totSessionCpu=0:28:43 mem=1422.9M
[06/13 18:40:17   1722s] #spOpts: N=250 mergeVia=F 
[06/13 18:40:17   1722s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:43 mem=1422.9M
[06/13 18:40:17   1722s] 
[06/13 18:40:17   1722s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:40:17   1722s] ### Creating LA Mngr. totSessionCpu=0:28:43 mem=1422.9M
[06/13 18:40:17   1722s] ### Creating LA Mngr, finished. totSessionCpu=0:28:43 mem=1422.9M
[06/13 18:40:18   1723s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:40:18   1723s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:40:18   1723s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:40:18   1723s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:40:18   1723s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:40:18   1723s] Info: violation cost 45935.636719 (cap = 77.347107, tran = 45839.273438, len = 0.000000, fanout load = 0.000000, fanout count = 19.000000, glitch 0.000000)
[06/13 18:40:18   1723s] |  2016|  7432|  -126.00|    49|    49|    -7.83|     0|     0|     0|     0|   -92.32|-68418.04|       0|       0|       0|  80.10|          |         |
[06/13 18:40:21   1726s] Info: violation cost 0.900719 (cap = 0.000000, tran = 0.900719, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:40:21   1726s] |     2|    13|    -0.49|     0|     0|     0.00|     0|     0|     0|     0|    -7.28| -4580.19|     124|       2|      64|  80.84| 0:00:03.0|  1442.0M|
[06/13 18:40:21   1726s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:40:21   1726s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -7.28| -4580.19|       0|       0|       2|  80.85| 0:00:00.0|  1442.0M|
[06/13 18:40:21   1726s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:40:21   1726s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:40:21   1726s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:40:21   1726s] **** End NDR-Layer Usage Statistics ****
[06/13 18:40:21   1726s] 
[06/13 18:40:21   1726s] *** Finish DRV Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1442.0M) ***
[06/13 18:40:21   1726s] 
[06/13 18:40:21   1726s] End: GigaOpt DRV Optimization
[06/13 18:40:21   1726s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/13 18:40:21   1726s] **optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1047.8M, totSessionCpu=0:28:47 **
[06/13 18:40:21   1726s] Deleting Lib Analyzer.
[06/13 18:40:21   1726s] Begin: GigaOpt Global Optimization
[06/13 18:40:21   1726s] *info: use new DP (enabled)
[06/13 18:40:21   1726s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:40:21   1726s] Info: 43 io nets excluded
[06/13 18:40:21   1726s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:40:21   1726s] PhyDesignGrid: maxLocalDensity 1.20
[06/13 18:40:21   1726s] ### Creating PhyDesignMc. totSessionCpu=0:28:47 mem=1308.4M
[06/13 18:40:21   1726s] #spOpts: N=250 mergeVia=F 
[06/13 18:40:21   1726s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:47 mem=1308.4M
[06/13 18:40:21   1726s] 
[06/13 18:40:21   1726s] Creating Lib Analyzer ...
[06/13 18:40:21   1726s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:40:21   1726s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:40:21   1726s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:40:21   1726s] 
[06/13 18:40:23   1728s] Creating Lib Analyzer, finished. 
[06/13 18:40:23   1728s] 
[06/13 18:40:23   1728s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:40:23   1728s] ### Creating LA Mngr. totSessionCpu=0:28:49 mem=1308.4M
[06/13 18:40:23   1728s] ### Creating LA Mngr, finished. totSessionCpu=0:28:49 mem=1308.4M
[06/13 18:40:26   1731s] *info: 43 io nets excluded
[06/13 18:40:26   1731s] *info: 2 clock nets excluded
[06/13 18:40:26   1731s] *info: 7 special nets excluded.
[06/13 18:40:26   1731s] *info: 441 no-driver nets excluded.
[06/13 18:40:27   1732s] ** GigaOpt Global Opt WNS Slack -7.280  TNS Slack -4580.194 
[06/13 18:40:27   1732s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:40:27   1732s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:40:27   1732s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:40:27   1732s] |  -7.280|-4580.194|    80.85%|   0:00:00.0| 1458.0M|setup_func_max|  default| t_op/u_outFIFO/FIFO_reg[104][3]/D                  |
[06/13 18:40:30   1735s] |  -6.679|-1313.644|    81.02%|   0:00:03.0| 1462.0M|setup_func_max|  default| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:40:31   1736s] |  -6.679| -437.234|    81.09%|   0:00:01.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:40:31   1736s] |  -6.679| -437.234|    81.09%|   0:00:00.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:40:32   1737s] |  -6.310| -263.581|    81.13%|   0:00:01.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:33   1739s] |  -6.053| -397.714|    81.21%|   0:00:01.0| 1483.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:34   1739s] |  -6.053| -242.567|    81.23%|   0:00:01.0| 1483.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:34   1739s] |  -6.053| -242.567|    81.23%|   0:00:00.0| 1483.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:34   1739s] |  -6.006| -237.070|    81.25%|   0:00:00.0| 1483.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:35   1741s] |  -6.006| -268.614|    81.29%|   0:00:01.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:35   1741s] |  -6.006| -227.266|    81.34%|   0:00:00.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:35   1741s] |  -6.006| -227.266|    81.34%|   0:00:00.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:36   1741s] |  -6.006| -225.049|    81.37%|   0:00:01.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:36   1741s] |  -6.006| -225.049|    81.37%|   0:00:00.0| 1464.3M|setup_func_max|  default| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:40:36   1741s] +--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:40:36   1741s] 
[06/13 18:40:36   1741s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:08.8 real=0:00:09.0 mem=1464.3M) ***
[06/13 18:40:36   1741s] 
[06/13 18:40:36   1741s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.8 real=0:00:09.0 mem=1464.3M) ***
[06/13 18:40:36   1741s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:40:36   1741s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:40:36   1741s] **** End NDR-Layer Usage Statistics ****
[06/13 18:40:36   1741s] ** GigaOpt Global Opt End WNS Slack -6.006  TNS Slack -225.049 
[06/13 18:40:36   1741s] End: GigaOpt Global Optimization
[06/13 18:40:36   1741s] 
[06/13 18:40:36   1741s] Active setup views:
[06/13 18:40:36   1741s]  setup_func_max
[06/13 18:40:36   1741s]   Dominating endpoints: 0
[06/13 18:40:36   1741s]   Dominating TNS: -0.000
[06/13 18:40:36   1741s] 
[06/13 18:40:36   1741s] *** Timing NOT met, worst failing slack is -6.006
[06/13 18:40:36   1741s] *** Check timing (0:00:00.0)
[06/13 18:40:36   1741s] Deleting Lib Analyzer.
[06/13 18:40:36   1741s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:40:36   1741s] Info: 43 io nets excluded
[06/13 18:40:36   1741s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:40:36   1741s] ### Creating LA Mngr. totSessionCpu=0:29:02 mem=1328.7M
[06/13 18:40:36   1741s] ### Creating LA Mngr, finished. totSessionCpu=0:29:02 mem=1328.7M
[06/13 18:40:36   1741s] Begin: Area Reclaim Optimization
[06/13 18:40:36   1741s] 
[06/13 18:40:36   1741s] Creating Lib Analyzer ...
[06/13 18:40:36   1741s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:40:36   1741s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:40:36   1741s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:40:36   1741s] 
[06/13 18:40:38   1743s] Creating Lib Analyzer, finished. 
[06/13 18:40:38   1743s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:40:38   1743s] ### Creating PhyDesignMc. totSessionCpu=0:29:04 mem=1464.3M
[06/13 18:40:38   1743s] #spOpts: N=250 mergeVia=F 
[06/13 18:40:38   1743s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:04 mem=1464.3M
[06/13 18:40:38   1743s] 
[06/13 18:40:38   1743s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:40:38   1743s] ### Creating LA Mngr. totSessionCpu=0:29:04 mem=1464.3M
[06/13 18:40:38   1743s] ### Creating LA Mngr, finished. totSessionCpu=0:29:04 mem=1464.3M
[06/13 18:40:38   1744s] Reclaim Optimization WNS Slack -6.006  TNS Slack -225.049 Density 81.37
[06/13 18:40:38   1744s] +----------+---------+--------+--------+------------+--------+
[06/13 18:40:38   1744s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:40:38   1744s] +----------+---------+--------+--------+------------+--------+
[06/13 18:40:38   1744s] |    81.37%|        -|  -6.006|-225.049|   0:00:00.0| 1464.3M|
[06/13 18:40:39   1745s] |    81.36%|        2|  -6.006|-225.047|   0:00:01.0| 1466.5M|
[06/13 18:40:39   1745s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:40:39   1745s] |    81.36%|        0|  -6.006|-225.047|   0:00:00.0| 1466.5M|
[06/13 18:40:40   1745s] |    81.31%|       18|  -5.990|-224.432|   0:00:01.0| 1466.5M|
[06/13 18:40:40   1745s] |    81.30%|        1|  -5.990|-224.430|   0:00:00.0| 1466.5M|
[06/13 18:40:43   1749s] |    79.87%|      794|  -5.932|-219.021|   0:00:03.0| 1466.5M|
[06/13 18:40:44   1749s] |    79.78%|       52|  -5.932|-218.872|   0:00:01.0| 1485.6M|
[06/13 18:40:44   1749s] |    79.76%|       12|  -5.932|-218.857|   0:00:00.0| 1485.6M|
[06/13 18:40:44   1749s] |    79.76%|        1|  -5.932|-218.857|   0:00:00.0| 1485.6M|
[06/13 18:40:44   1750s] |    79.76%|        0|  -5.932|-218.857|   0:00:00.0| 1485.6M|
[06/13 18:40:44   1750s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:40:44   1750s] |    79.76%|        0|  -5.932|-218.857|   0:00:00.0| 1485.6M|
[06/13 18:40:44   1750s] +----------+---------+--------+--------+------------+--------+
[06/13 18:40:44   1750s] Reclaim Optimization End WNS Slack -5.932  TNS Slack -218.857 Density 79.76
[06/13 18:40:44   1750s] 
[06/13 18:40:44   1750s] ** Summary: Restruct = 2 Buffer Deletion = 4 Declone = 16 Resize = 803 **
[06/13 18:40:44   1750s] --------------------------------------------------------------
[06/13 18:40:44   1750s] |                                   | Total     | Sequential |
[06/13 18:40:44   1750s] --------------------------------------------------------------
[06/13 18:40:44   1750s] | Num insts resized                 |     772  |       3    |
[06/13 18:40:44   1750s] | Num insts undone                  |      54  |       0    |
[06/13 18:40:44   1750s] | Num insts Downsized               |     772  |       3    |
[06/13 18:40:44   1750s] | Num insts Samesized               |       0  |       0    |
[06/13 18:40:44   1750s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:40:44   1750s] | Num multiple commits+uncommits    |      35  |       -    |
[06/13 18:40:44   1750s] --------------------------------------------------------------
[06/13 18:40:44   1750s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:40:44   1750s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:40:44   1750s] **** End NDR-Layer Usage Statistics ****
[06/13 18:40:44   1750s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:08.0) **
[06/13 18:40:44   1750s] Executing incremental physical updates
[06/13 18:40:44   1750s] Executing incremental physical updates
[06/13 18:40:44   1750s] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1333.00M, totSessionCpu=0:29:10).
[06/13 18:40:44   1750s] **INFO: Flow update: Design is easy to close.
[06/13 18:40:44   1750s] setup target slack: 0.1
[06/13 18:40:44   1750s] extra slack: 0.1
[06/13 18:40:44   1750s] std delay: 0.1417
[06/13 18:40:44   1750s] real setup target slack: 0.1417
[06/13 18:40:44   1750s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:40:44   1750s] ### Creating PhyDesignMc. totSessionCpu=0:29:10 mem=1333.0M
[06/13 18:40:44   1750s] #spOpts: N=250 
[06/13 18:40:44   1750s] ### Creating PhyDesignMc, finished. totSessionCpu=0:29:10 mem=1333.0M
[06/13 18:40:44   1750s] incrSKP preserve mode is on...
[06/13 18:40:45   1750s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:40:45   1750s] [NR-eGR] Started earlyGlobalRoute kernel
[06/13 18:40:45   1750s] [NR-eGR] Initial Peak syMemory usage = 1333.0 MB
[06/13 18:40:45   1750s] (I)       Reading DB...
[06/13 18:40:45   1750s] (I)       before initializing RouteDB syMemory usage = 1338.5 MB
[06/13 18:40:45   1750s] (I)       congestionReportName   : 
[06/13 18:40:45   1750s] (I)       layerRangeFor2DCongestion : 
[06/13 18:40:45   1750s] (I)       buildTerm2TermWires    : 0
[06/13 18:40:45   1750s] (I)       doTrackAssignment      : 1
[06/13 18:40:45   1750s] (I)       dumpBookshelfFiles     : 0
[06/13 18:40:45   1750s] (I)       numThreads             : 1
[06/13 18:40:45   1750s] (I)       bufferingAwareRouting  : false
[06/13 18:40:45   1750s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:40:45   1750s] (I)       honorPin               : false
[06/13 18:40:45   1750s] (I)       honorPinGuide          : true
[06/13 18:40:45   1750s] (I)       honorPartition         : false
[06/13 18:40:45   1750s] (I)       allowPartitionCrossover: false
[06/13 18:40:45   1750s] (I)       honorSingleEntry       : true
[06/13 18:40:45   1750s] (I)       honorSingleEntryStrong : true
[06/13 18:40:45   1750s] (I)       handleViaSpacingRule   : false
[06/13 18:40:45   1750s] (I)       handleEolSpacingRule   : false
[06/13 18:40:45   1750s] (I)       PDConstraint           : none
[06/13 18:40:45   1750s] (I)       expBetterNDRHandling   : false
[06/13 18:40:45   1750s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:40:45   1750s] (I)       routingEffortLevel     : 3
[06/13 18:40:45   1750s] (I)       effortLevel            : standard
[06/13 18:40:45   1750s] [NR-eGR] minRouteLayer          : 1
[06/13 18:40:45   1750s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:40:45   1750s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:40:45   1750s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:40:45   1750s] (I)       numRowsPerGCell        : 1
[06/13 18:40:45   1750s] (I)       speedUpLargeDesign     : 0
[06/13 18:40:45   1750s] (I)       multiThreadingTA       : 1
[06/13 18:40:45   1750s] (I)       blkAwareLayerSwitching : 1
[06/13 18:40:45   1750s] (I)       optimizationMode       : false
[06/13 18:40:45   1750s] (I)       routeSecondPG          : false
[06/13 18:40:45   1750s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:40:45   1750s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:40:45   1750s] (I)       punchThroughDistance   : 500.00
[06/13 18:40:45   1750s] (I)       scenicBound            : 1.15
[06/13 18:40:45   1750s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:40:45   1750s] (I)       source-to-sink ratio   : 0.00
[06/13 18:40:45   1750s] (I)       targetCongestionRatioH : 1.00
[06/13 18:40:45   1750s] (I)       targetCongestionRatioV : 1.00
[06/13 18:40:45   1750s] (I)       layerCongestionRatio   : 0.70
[06/13 18:40:45   1750s] (I)       m1CongestionRatio      : 0.10
[06/13 18:40:45   1750s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:40:45   1750s] (I)       localRouteEffort       : 1.00
[06/13 18:40:45   1750s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:40:45   1750s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:40:45   1750s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:40:45   1750s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:40:45   1750s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:40:45   1750s] (I)       routeVias              : 
[06/13 18:40:45   1750s] (I)       readTROption           : true
[06/13 18:40:45   1750s] (I)       extraSpacingFactor     : 1.00
[06/13 18:40:45   1750s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:40:45   1750s] (I)       routeSelectedNetsOnly  : false
[06/13 18:40:45   1750s] (I)       clkNetUseMaxDemand     : false
[06/13 18:40:45   1750s] (I)       extraDemandForClocks   : 0
[06/13 18:40:45   1750s] (I)       steinerRemoveLayers    : false
[06/13 18:40:45   1750s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:40:45   1750s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:40:45   1750s] (I)       similarTopologyRoutingFast : false
[06/13 18:40:45   1750s] (I)       spanningTreeRefinement : false
[06/13 18:40:45   1750s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:40:45   1750s] (I)       starting read tracks
[06/13 18:40:45   1750s] (I)       build grid graph
[06/13 18:40:45   1750s] (I)       build grid graph start
[06/13 18:40:45   1750s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:40:45   1750s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:40:45   1750s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:40:45   1750s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:40:45   1750s] (I)       build grid graph end
[06/13 18:40:45   1750s] (I)       numViaLayers=4
[06/13 18:40:45   1750s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:40:45   1750s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:40:45   1750s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:40:45   1750s] (I)       end build via table
[06/13 18:40:45   1750s] [NR-eGR] numRoutingBlks=0 numInstBlks=84072 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:40:45   1750s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:40:45   1750s] (I)       readDataFromPlaceDB
[06/13 18:40:45   1750s] (I)       Read net information..
[06/13 18:40:45   1750s] [NR-eGR] Read numTotalNets=13302  numIgnoredNets=0
[06/13 18:40:45   1750s] (I)       Read testcase time = 0.000 seconds
[06/13 18:40:45   1750s] 
[06/13 18:40:45   1750s] (I)       read default dcut vias
[06/13 18:40:45   1750s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:40:45   1750s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:40:45   1750s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:40:45   1750s] (I)       build grid graph start
[06/13 18:40:45   1750s] (I)       build grid graph end
[06/13 18:40:45   1750s] (I)       Model blockage into capacity
[06/13 18:40:45   1750s] (I)       Read numBlocks=750507  numPreroutedWires=0  numCapScreens=0
[06/13 18:40:45   1750s] (I)       blocked area on Layer1 : 43263647870000  (905.78%)
[06/13 18:40:45   1750s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:40:45   1750s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:40:45   1750s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:40:45   1750s] (I)       Modeling time = 0.050 seconds
[06/13 18:40:45   1750s] 
[06/13 18:40:45   1750s] (I)       Number of ignored nets = 0
[06/13 18:40:45   1750s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:40:45   1750s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:40:45   1750s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:40:45   1750s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:40:45   1750s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:40:45   1750s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:40:45   1750s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:40:45   1750s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:40:45   1750s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:40:45   1750s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:40:45   1750s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1376.0 MB
[06/13 18:40:45   1750s] (I)       Ndr track 0 does not exist
[06/13 18:40:45   1750s] (I)       Layer1  viaCost=200.00
[06/13 18:40:45   1750s] (I)       Layer2  viaCost=100.00
[06/13 18:40:45   1750s] (I)       Layer3  viaCost=200.00
[06/13 18:40:45   1750s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:40:45   1750s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:40:45   1750s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:40:45   1750s] (I)       Site Width          :  1400  (dbu)
[06/13 18:40:45   1750s] (I)       Row Height          : 13000  (dbu)
[06/13 18:40:45   1750s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:40:45   1750s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:40:45   1750s] (I)       grid                :   168   168     4
[06/13 18:40:45   1750s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:40:45   1750s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:40:45   1750s] (I)       Default wire width  :   500   600   600   600
[06/13 18:40:45   1750s] (I)       Default wire space  :   450   500   500   600
[06/13 18:40:45   1750s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:40:45   1750s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:40:45   1750s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:40:45   1750s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:40:45   1750s] (I)       Num of masks        :     1     1     1     1
[06/13 18:40:45   1750s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:40:45   1750s] (I)       --------------------------------------------------------
[06/13 18:40:45   1750s] 
[06/13 18:40:45   1750s] [NR-eGR] ============ Routing rule table ============
[06/13 18:40:45   1750s] [NR-eGR] Rule id 0. Nets 13235 
[06/13 18:40:45   1750s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:40:45   1750s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:40:45   1750s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:40:45   1750s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:40:45   1750s] [NR-eGR] ========================================
[06/13 18:40:45   1750s] [NR-eGR] 
[06/13 18:40:45   1750s] (I)       After initializing earlyGlobalRoute syMemory usage = 1376.0 MB
[06/13 18:40:45   1750s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:40:45   1750s] (I)       ============= Initialization =============
[06/13 18:40:45   1750s] (I)       totalPins=42748  totalGlobalPin=38170 (89.29%)
[06/13 18:40:45   1750s] (I)       total 2D Cap : 433339 = (179172 H, 254167 V)
[06/13 18:40:45   1750s] [NR-eGR] Layer group 1: route 13235 net(s) in layer range [1, 4]
[06/13 18:40:45   1750s] (I)       ============  Phase 1a Route ============
[06/13 18:40:45   1750s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:40:45   1750s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:40:45   1750s] (I)       Usage: 61113 = (30627 H, 30486 V) = (17.09% H, 11.99% V) = (3.982e+05um H, 3.963e+05um V)
[06/13 18:40:45   1750s] (I)       
[06/13 18:40:45   1750s] (I)       ============  Phase 1b Route ============
[06/13 18:40:45   1750s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:40:45   1750s] (I)       Usage: 61122 = (30633 H, 30489 V) = (17.10% H, 12.00% V) = (3.982e+05um H, 3.964e+05um V)
[06/13 18:40:45   1750s] (I)       
[06/13 18:40:45   1750s] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 7.945860e+05um
[06/13 18:40:45   1750s] (I)       ============  Phase 1c Route ============
[06/13 18:40:45   1750s] (I)       Level2 Grid: 34 x 34
[06/13 18:40:45   1750s] (I)       Phase 1c runs 0.01 seconds
[06/13 18:40:45   1750s] (I)       Usage: 61122 = (30633 H, 30489 V) = (17.10% H, 12.00% V) = (3.982e+05um H, 3.964e+05um V)
[06/13 18:40:45   1750s] (I)       
[06/13 18:40:45   1750s] (I)       ============  Phase 1d Route ============
[06/13 18:40:45   1750s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:40:45   1750s] (I)       Usage: 61129 = (30634 H, 30495 V) = (17.10% H, 12.00% V) = (3.982e+05um H, 3.964e+05um V)
[06/13 18:40:45   1750s] (I)       
[06/13 18:40:45   1750s] (I)       ============  Phase 1e Route ============
[06/13 18:40:45   1750s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:40:45   1750s] (I)       Usage: 61129 = (30634 H, 30495 V) = (17.10% H, 12.00% V) = (3.982e+05um H, 3.964e+05um V)
[06/13 18:40:45   1750s] (I)       
[06/13 18:40:45   1750s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 7.946770e+05um
[06/13 18:40:45   1750s] [NR-eGR] 
[06/13 18:40:45   1750s] (I)       ============  Phase 1l Route ============
[06/13 18:40:45   1750s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:40:45   1750s] (I)       
[06/13 18:40:45   1750s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:40:45   1750s] [NR-eGR]                OverCon         OverCon            
[06/13 18:40:45   1750s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:40:45   1750s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:40:45   1750s] [NR-eGR] ---------------------------------------------------
[06/13 18:40:45   1750s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:40:45   1750s] [NR-eGR] Layer2      58( 0.38%)       0( 0.00%)   ( 0.38%) 
[06/13 18:40:45   1750s] [NR-eGR] Layer3      29( 0.18%)       0( 0.00%)   ( 0.18%) 
[06/13 18:40:45   1750s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:40:45   1750s] [NR-eGR] ---------------------------------------------------
[06/13 18:40:45   1750s] [NR-eGR] Total       87( 0.16%)       0( 0.00%)   ( 0.16%) 
[06/13 18:40:45   1750s] [NR-eGR] 
[06/13 18:40:45   1750s] (I)       Total Global Routing Runtime: 0.06 seconds
[06/13 18:40:45   1750s] (I)       total 2D Cap : 434810 = (180008 H, 254802 V)
[06/13 18:40:45   1750s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/13 18:40:45   1750s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/13 18:40:45   1750s] [NR-eGR] End Peak syMemory usage = 1376.0 MB
[06/13 18:40:45   1750s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[06/13 18:40:45   1750s] [hotspot] +------------+---------------+---------------+
[06/13 18:40:45   1750s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:40:45   1750s] [hotspot] +------------+---------------+---------------+
[06/13 18:40:45   1750s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:40:45   1750s] [hotspot] +------------+---------------+---------------+
[06/13 18:40:45   1750s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:40:45   1750s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:40:45   1750s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:40:45   1750s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:40:45   1750s] #spOpts: N=250 
[06/13 18:40:45   1750s] Apply auto density screen in post-place stage.
[06/13 18:40:45   1750s] Auto density screen increases utilization from 0.798 to 0.798
[06/13 18:40:45   1750s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1376.0M
[06/13 18:40:45   1750s] *** Starting refinePlace (0:29:11 mem=1376.0M) ***
[06/13 18:40:45   1750s] Total net bbox length = 6.634e+05 (3.309e+05 3.325e+05) (ext = 2.855e+04)
[06/13 18:40:45   1750s] default core: bins with density >  0.75 = 67.8 % ( 82 / 121 )
[06/13 18:40:45   1750s] Density distribution unevenness ratio = 4.050%
[06/13 18:40:45   1750s] RPlace IncrNP: Rollback Lev = -5
[06/13 18:40:45   1750s] RPlace: Density =1.035484, incremental np is triggered.
[06/13 18:40:45   1750s] incr SKP is on..., with optDC mode
[06/13 18:40:45   1751s] Persistent padding is off here.
[06/13 18:40:45   1751s] Congestion driven padding in post-place stage.
[06/13 18:40:46   1751s] Congestion driven padding increases utilization from 1.044 to 1.003
[06/13 18:40:46   1751s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1376.0M
[06/13 18:40:46   1751s] limitMaxMove 0, priorityInstMaxMove -1
[06/13 18:40:46   1751s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:40:46   1751s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/13 18:40:46   1751s] No instances found in the vector
[06/13 18:40:46   1751s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1376.0M, DRC: 0)
[06/13 18:40:46   1751s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:40:54   1759s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/13 18:40:54   1759s] No instances found in the vector
[06/13 18:40:54   1759s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1376.0M, DRC: 0)
[06/13 18:40:54   1759s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:41:07   1772s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/13 18:41:07   1772s] No instances found in the vector
[06/13 18:41:07   1772s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1376.0M, DRC: 0)
[06/13 18:41:07   1772s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:41:21   1787s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/13 18:41:21   1787s] No instances found in the vector
[06/13 18:41:21   1787s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1376.0M, DRC: 0)
[06/13 18:41:21   1787s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:41:37   1803s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/13 18:41:37   1803s] No instances found in the vector
[06/13 18:41:37   1803s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1376.0M, DRC: 0)
[06/13 18:41:37   1803s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:41:44   1809s] default core: bins with density >  0.75 = 70.2 % ( 85 / 121 )
[06/13 18:41:44   1809s] Density distribution unevenness ratio = 4.100%
[06/13 18:41:44   1809s] RPlace postIncrNP: Density = 1.035484 -> 0.975862.
[06/13 18:41:44   1809s] RPlace postIncrNP Info: Density distribution changes:
[06/13 18:41:44   1809s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:41:44   1809s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:41:44   1809s] [1.00 - 1.05] :	 1 (0.83%) -> 0 (0.00%)
[06/13 18:41:44   1809s] [0.95 - 1.00] :	 2 (1.65%) -> 3 (2.48%)
[06/13 18:41:44   1809s] [0.90 - 0.95] :	 12 (9.92%) -> 13 (10.74%)
[06/13 18:41:44   1809s] [0.85 - 0.90] :	 15 (12.40%) -> 17 (14.05%)
[06/13 18:41:44   1809s] [0.80 - 0.85] :	 14 (11.57%) -> 25 (20.66%)
[06/13 18:41:44   1809s] [CPU] RefinePlace/IncrNP (cpu=0:00:59.1, real=0:00:59.0, mem=1376.0MB) @(0:29:11 - 0:30:10).
[06/13 18:41:44   1809s] Move report: incrNP moves 12744 insts, mean move: 63.15 um, max move: 594.00 um
[06/13 18:41:44   1809s] 	Max move on inst (t_op/FE_OFC3058_inReset_P): (511.00, 1708.20) --> (546.00, 1149.20)
[06/13 18:41:44   1809s] Move report: Timing Driven Placement moves 12744 insts, mean move: 63.15 um, max move: 594.00 um
[06/13 18:41:44   1809s] 	Max move on inst (t_op/FE_OFC3058_inReset_P): (511.00, 1708.20) --> (546.00, 1149.20)
[06/13 18:41:44   1809s] 	Runtime: CPU: 0:00:59.1 REAL: 0:00:59.0 MEM: 1376.0MB
[06/13 18:41:44   1809s] Starting refinePlace ...
[06/13 18:41:44   1809s] default core: bins with density >  0.75 = 62.8 % ( 76 / 121 )
[06/13 18:41:44   1809s] Density distribution unevenness ratio = 3.860%
[06/13 18:41:44   1809s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:41:44   1809s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1376.0MB) @(0:30:10 - 0:30:10).
[06/13 18:41:44   1809s] Move report: preRPlace moves 5773 insts, mean move: 4.74 um, max move: 35.40 um
[06/13 18:41:44   1809s] 	Max move on inst (t_op/U975): (1351.00, 681.20) --> (1373.40, 694.20)
[06/13 18:41:44   1809s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:41:44   1809s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:41:44   1809s] Placement tweakage begins.
[06/13 18:41:44   1810s] wire length = 8.237e+05
[06/13 18:41:45   1810s] wire length = 7.662e+05
[06/13 18:41:45   1810s] Placement tweakage ends.
[06/13 18:41:45   1810s] Move report: tweak moves 3698 insts, mean move: 9.07 um, max move: 70.00 um
[06/13 18:41:45   1810s] 	Max move on inst (t_op/U1898): (536.20, 889.20) --> (606.20, 889.20)
[06/13 18:41:45   1810s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1376.0MB) @(0:30:10 - 0:30:11).
[06/13 18:41:46   1811s] Move report: legalization moves 4995 insts, mean move: 15.41 um, max move: 120.60 um
[06/13 18:41:46   1811s] 	Max move on inst (t_op/u_inFIFO/U691): (1521.80, 434.20) --> (1590.40, 486.20)
[06/13 18:41:46   1811s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=1376.0MB) @(0:30:11 - 0:30:12).
[06/13 18:41:46   1811s] Move report: Detail placement moves 9073 insts, mean move: 12.56 um, max move: 125.80 um
[06/13 18:41:46   1811s] 	Max move on inst (t_op/u_inFIFO/U691): (1503.60, 447.20) --> (1590.40, 486.20)
[06/13 18:41:46   1811s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1376.0MB
[06/13 18:41:46   1811s] Statistics of distance of Instance movement in refine placement:
[06/13 18:41:46   1811s]   maximum (X+Y) =       622.00 um
[06/13 18:41:46   1811s]   inst (t_op/FE_OFC3058_inReset_P) with max move: (511, 1708.2) -> (574, 1149.2)
[06/13 18:41:46   1811s]   mean    (X+Y) =        63.94 um
[06/13 18:41:46   1811s] Total instances flipped for WireLenOpt: 1162
[06/13 18:41:46   1811s] Total instances flipped, including legalization: 5
[06/13 18:41:46   1811s] Summary Report:
[06/13 18:41:46   1811s] Instances move: 12725 (out of 12769 movable)
[06/13 18:41:46   1811s] Instances flipped: 5
[06/13 18:41:46   1811s] Mean displacement: 63.94 um
[06/13 18:41:46   1811s] Max displacement: 622.00 um (Instance: t_op/FE_OFC3058_inReset_P) (511, 1708.2) -> (574, 1149.2)
[06/13 18:41:46   1811s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: CLKIN6
[06/13 18:41:46   1811s] Total instances moved : 12725
[06/13 18:41:46   1811s] Total net bbox length = 6.631e+05 (3.273e+05 3.357e+05) (ext = 2.920e+04)
[06/13 18:41:46   1811s] Runtime: CPU: 0:01:01 REAL: 0:01:01 MEM: 1376.0MB
[06/13 18:41:46   1811s] [CPU] RefinePlace/total (cpu=0:01:01, real=0:01:01, mem=1376.0MB) @(0:29:11 - 0:30:12).
[06/13 18:41:46   1811s] *** Finished refinePlace (0:30:12 mem=1376.0M) ***
[06/13 18:41:46   1811s] #spOpts: N=250 
[06/13 18:41:46   1811s] default core: bins with density >  0.75 = 63.6 % ( 77 / 121 )
[06/13 18:41:46   1811s] Density distribution unevenness ratio = 3.539%
[06/13 18:41:46   1812s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/13 18:41:46   1812s] Type 'man IMPSP-9025' for more detail.
[06/13 18:41:46   1812s] Trial Route Overflow 0(H) 0(V)
[06/13 18:41:46   1812s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:41:46   1812s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:41:46   1812s] Starting congestion repair ...
[06/13 18:41:46   1812s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/13 18:41:46   1812s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:41:46   1812s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:41:46   1812s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:41:46   1812s] Starting Early Global Route congestion estimation: mem = 1376.0M
[06/13 18:41:46   1812s] (I)       Reading DB...
[06/13 18:41:46   1812s] (I)       before initializing RouteDB syMemory usage = 1376.0 MB
[06/13 18:41:46   1812s] (I)       congestionReportName   : 
[06/13 18:41:46   1812s] (I)       layerRangeFor2DCongestion : 
[06/13 18:41:46   1812s] (I)       buildTerm2TermWires    : 1
[06/13 18:41:46   1812s] (I)       doTrackAssignment      : 1
[06/13 18:41:46   1812s] (I)       dumpBookshelfFiles     : 0
[06/13 18:41:46   1812s] (I)       numThreads             : 1
[06/13 18:41:46   1812s] (I)       bufferingAwareRouting  : false
[06/13 18:41:46   1812s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:41:46   1812s] (I)       honorPin               : false
[06/13 18:41:46   1812s] (I)       honorPinGuide          : true
[06/13 18:41:46   1812s] (I)       honorPartition         : false
[06/13 18:41:46   1812s] (I)       allowPartitionCrossover: false
[06/13 18:41:46   1812s] (I)       honorSingleEntry       : true
[06/13 18:41:46   1812s] (I)       honorSingleEntryStrong : true
[06/13 18:41:46   1812s] (I)       handleViaSpacingRule   : false
[06/13 18:41:46   1812s] (I)       handleEolSpacingRule   : false
[06/13 18:41:46   1812s] (I)       PDConstraint           : none
[06/13 18:41:46   1812s] (I)       expBetterNDRHandling   : false
[06/13 18:41:46   1812s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:41:46   1812s] (I)       routingEffortLevel     : 3
[06/13 18:41:46   1812s] (I)       effortLevel            : standard
[06/13 18:41:46   1812s] [NR-eGR] minRouteLayer          : 1
[06/13 18:41:46   1812s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:41:46   1812s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:41:46   1812s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:41:46   1812s] (I)       numRowsPerGCell        : 1
[06/13 18:41:46   1812s] (I)       speedUpLargeDesign     : 0
[06/13 18:41:46   1812s] (I)       multiThreadingTA       : 1
[06/13 18:41:46   1812s] (I)       blkAwareLayerSwitching : 1
[06/13 18:41:46   1812s] (I)       optimizationMode       : false
[06/13 18:41:46   1812s] (I)       routeSecondPG          : false
[06/13 18:41:46   1812s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:41:46   1812s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:41:46   1812s] (I)       punchThroughDistance   : 500.00
[06/13 18:41:46   1812s] (I)       scenicBound            : 1.15
[06/13 18:41:46   1812s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:41:46   1812s] (I)       source-to-sink ratio   : 0.00
[06/13 18:41:46   1812s] (I)       targetCongestionRatioH : 1.00
[06/13 18:41:46   1812s] (I)       targetCongestionRatioV : 1.00
[06/13 18:41:46   1812s] (I)       layerCongestionRatio   : 0.70
[06/13 18:41:46   1812s] (I)       m1CongestionRatio      : 0.10
[06/13 18:41:46   1812s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:41:46   1812s] (I)       localRouteEffort       : 1.00
[06/13 18:41:46   1812s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:41:46   1812s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:41:46   1812s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:41:46   1812s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:41:46   1812s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:41:46   1812s] (I)       routeVias              : 
[06/13 18:41:46   1812s] (I)       readTROption           : true
[06/13 18:41:46   1812s] (I)       extraSpacingFactor     : 1.00
[06/13 18:41:46   1812s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:41:46   1812s] (I)       routeSelectedNetsOnly  : false
[06/13 18:41:46   1812s] (I)       clkNetUseMaxDemand     : false
[06/13 18:41:46   1812s] (I)       extraDemandForClocks   : 0
[06/13 18:41:46   1812s] (I)       steinerRemoveLayers    : false
[06/13 18:41:46   1812s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:41:46   1812s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:41:46   1812s] (I)       similarTopologyRoutingFast : false
[06/13 18:41:46   1812s] (I)       spanningTreeRefinement : false
[06/13 18:41:46   1812s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:41:46   1812s] (I)       starting read tracks
[06/13 18:41:46   1812s] (I)       build grid graph
[06/13 18:41:46   1812s] (I)       build grid graph start
[06/13 18:41:46   1812s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:41:46   1812s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:41:46   1812s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:41:46   1812s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:41:46   1812s] (I)       build grid graph end
[06/13 18:41:46   1812s] (I)       numViaLayers=4
[06/13 18:41:46   1812s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:41:46   1812s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:41:46   1812s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:41:46   1812s] (I)       end build via table
[06/13 18:41:46   1812s] [NR-eGR] numRoutingBlks=0 numInstBlks=84072 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:41:46   1812s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:41:46   1812s] (I)       readDataFromPlaceDB
[06/13 18:41:46   1812s] (I)       Read net information..
[06/13 18:41:46   1812s] [NR-eGR] Read numTotalNets=13302  numIgnoredNets=0
[06/13 18:41:46   1812s] (I)       Read testcase time = 0.010 seconds
[06/13 18:41:46   1812s] 
[06/13 18:41:46   1812s] (I)       read default dcut vias
[06/13 18:41:46   1812s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:41:46   1812s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:41:46   1812s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:41:46   1812s] (I)       build grid graph start
[06/13 18:41:46   1812s] (I)       build grid graph end
[06/13 18:41:46   1812s] (I)       Model blockage into capacity
[06/13 18:41:46   1812s] (I)       Read numBlocks=750507  numPreroutedWires=0  numCapScreens=0
[06/13 18:41:46   1812s] (I)       blocked area on Layer1 : 43263647870000  (905.78%)
[06/13 18:41:46   1812s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:41:46   1812s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:41:46   1812s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:41:46   1812s] (I)       Modeling time = 0.040 seconds
[06/13 18:41:46   1812s] 
[06/13 18:41:46   1812s] (I)       Number of ignored nets = 0
[06/13 18:41:46   1812s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:41:46   1812s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:41:46   1812s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:41:46   1812s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:41:46   1812s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:41:46   1812s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:41:46   1812s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:41:46   1812s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:41:46   1812s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:41:46   1812s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:41:46   1812s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1406.0 MB
[06/13 18:41:46   1812s] (I)       Ndr track 0 does not exist
[06/13 18:41:46   1812s] (I)       Layer1  viaCost=200.00
[06/13 18:41:46   1812s] (I)       Layer2  viaCost=100.00
[06/13 18:41:46   1812s] (I)       Layer3  viaCost=200.00
[06/13 18:41:46   1812s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:41:46   1812s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:41:46   1812s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:41:46   1812s] (I)       Site Width          :  1400  (dbu)
[06/13 18:41:46   1812s] (I)       Row Height          : 13000  (dbu)
[06/13 18:41:46   1812s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:41:46   1812s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:41:46   1812s] (I)       grid                :   168   168     4
[06/13 18:41:46   1812s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:41:46   1812s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:41:46   1812s] (I)       Default wire width  :   500   600   600   600
[06/13 18:41:46   1812s] (I)       Default wire space  :   450   500   500   600
[06/13 18:41:46   1812s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:41:46   1812s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:41:46   1812s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:41:46   1812s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:41:46   1812s] (I)       Num of masks        :     1     1     1     1
[06/13 18:41:46   1812s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:41:46   1812s] (I)       --------------------------------------------------------
[06/13 18:41:46   1812s] 
[06/13 18:41:46   1812s] [NR-eGR] ============ Routing rule table ============
[06/13 18:41:46   1812s] [NR-eGR] Rule id 0. Nets 13259 
[06/13 18:41:46   1812s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:41:46   1812s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:41:46   1812s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:41:46   1812s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:41:46   1812s] [NR-eGR] ========================================
[06/13 18:41:46   1812s] [NR-eGR] 
[06/13 18:41:46   1812s] (I)       After initializing earlyGlobalRoute syMemory usage = 1406.0 MB
[06/13 18:41:46   1812s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:41:46   1812s] (I)       ============= Initialization =============
[06/13 18:41:46   1812s] (I)       totalPins=42796  totalGlobalPin=38496 (89.95%)
[06/13 18:41:46   1812s] (I)       total 2D Cap : 433399 = (179232 H, 254167 V)
[06/13 18:41:46   1812s] [NR-eGR] Layer group 1: route 13259 net(s) in layer range [1, 4]
[06/13 18:41:46   1812s] (I)       ============  Phase 1a Route ============
[06/13 18:41:46   1812s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:41:46   1812s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:41:46   1812s] (I)       Usage: 62492 = (31050 H, 31442 V) = (17.32% H, 12.37% V) = (4.036e+05um H, 4.087e+05um V)
[06/13 18:41:46   1812s] (I)       
[06/13 18:41:46   1812s] (I)       ============  Phase 1b Route ============
[06/13 18:41:46   1812s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:41:46   1812s] (I)       Usage: 62495 = (31050 H, 31445 V) = (17.32% H, 12.37% V) = (4.036e+05um H, 4.088e+05um V)
[06/13 18:41:46   1812s] (I)       
[06/13 18:41:46   1812s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.124350e+05um
[06/13 18:41:46   1812s] (I)       ============  Phase 1c Route ============
[06/13 18:41:46   1812s] (I)       Level2 Grid: 34 x 34
[06/13 18:41:46   1812s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:41:46   1812s] (I)       Usage: 62495 = (31050 H, 31445 V) = (17.32% H, 12.37% V) = (4.036e+05um H, 4.088e+05um V)
[06/13 18:41:46   1812s] (I)       
[06/13 18:41:46   1812s] (I)       ============  Phase 1d Route ============
[06/13 18:41:46   1812s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:41:46   1812s] (I)       Usage: 62497 = (31050 H, 31447 V) = (17.32% H, 12.37% V) = (4.036e+05um H, 4.088e+05um V)
[06/13 18:41:46   1812s] (I)       
[06/13 18:41:46   1812s] (I)       ============  Phase 1e Route ============
[06/13 18:41:46   1812s] (I)       Phase 1e runs 0.01 seconds
[06/13 18:41:46   1812s] (I)       Usage: 62497 = (31050 H, 31447 V) = (17.32% H, 12.37% V) = (4.036e+05um H, 4.088e+05um V)
[06/13 18:41:46   1812s] (I)       
[06/13 18:41:46   1812s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.124610e+05um
[06/13 18:41:46   1812s] [NR-eGR] 
[06/13 18:41:46   1812s] (I)       ============  Phase 1l Route ============
[06/13 18:41:46   1812s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:41:46   1812s] (I)       
[06/13 18:41:46   1812s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:41:46   1812s] [NR-eGR]                OverCon         OverCon            
[06/13 18:41:46   1812s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:41:46   1812s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:41:46   1812s] [NR-eGR] ---------------------------------------------------
[06/13 18:41:46   1812s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:41:46   1812s] [NR-eGR] Layer2      56( 0.37%)       0( 0.00%)   ( 0.37%) 
[06/13 18:41:46   1812s] [NR-eGR] Layer3      12( 0.07%)       0( 0.00%)   ( 0.07%) 
[06/13 18:41:46   1812s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:41:46   1812s] [NR-eGR] ---------------------------------------------------
[06/13 18:41:46   1812s] [NR-eGR] Total       68( 0.13%)       0( 0.00%)   ( 0.13%) 
[06/13 18:41:46   1812s] [NR-eGR] 
[06/13 18:41:46   1812s] (I)       Total Global Routing Runtime: 0.06 seconds
[06/13 18:41:46   1812s] (I)       total 2D Cap : 434870 = (180068 H, 254802 V)
[06/13 18:41:46   1812s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:41:46   1812s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:41:46   1812s] Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1406.0M
[06/13 18:41:46   1812s] [hotspot] +------------+---------------+---------------+
[06/13 18:41:46   1812s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:41:46   1812s] [hotspot] +------------+---------------+---------------+
[06/13 18:41:46   1812s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:41:46   1812s] [hotspot] +------------+---------------+---------------+
[06/13 18:41:46   1812s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:41:46   1812s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:41:46   1812s] Skipped repairing congestion.
[06/13 18:41:46   1812s] Starting Early Global Route wiring: mem = 1406.0M
[06/13 18:41:46   1812s] (I)       ============= track Assignment ============
[06/13 18:41:46   1812s] (I)       extract Global 3D Wires
[06/13 18:41:46   1812s] (I)       Extract Global WL : time=0.00
[06/13 18:41:46   1812s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:41:46   1812s] (I)       Initialization real time=0.00 seconds
[06/13 18:41:46   1812s] (I)       Run Multi-thread track assignment
[06/13 18:41:46   1812s] (I)       merging nets...
[06/13 18:41:46   1812s] (I)       merging nets done
[06/13 18:41:46   1812s] (I)       Kernel real time=0.10 seconds
[06/13 18:41:46   1812s] (I)       End Greedy Track Assignment
[06/13 18:41:46   1812s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:41:46   1812s] [NR-eGR] Layer1(MET1)(H) length: 9.128322e+04um, number of vias: 41820
[06/13 18:41:46   1812s] [NR-eGR] Layer2(MET2)(V) length: 3.906805e+05um, number of vias: 26240
[06/13 18:41:46   1812s] [NR-eGR] Layer3(MET3)(H) length: 3.391575e+05um, number of vias: 1521
[06/13 18:41:46   1812s] [NR-eGR] Layer4(MET4)(V) length: 4.071599e+04um, number of vias: 0
[06/13 18:41:46   1812s] [NR-eGR] Total length: 8.618372e+05um, number of vias: 69581
[06/13 18:41:46   1812s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:41:46   1812s] [NR-eGR] Total clock nets wire length: 4.748512e+04um 
[06/13 18:41:46   1812s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:41:46   1812s] Early Global Route wiring runtime: 0.20 seconds, mem = 1319.1M
[06/13 18:41:46   1812s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[06/13 18:41:46   1812s] Start to check current routing status for nets...
[06/13 18:41:46   1812s] All nets are already routed correctly.
[06/13 18:41:46   1812s] End to check current routing status for nets (mem=1319.1M)
[06/13 18:41:46   1812s] Extraction called for design 'top_io' of instances=13027 and nets=13750 using extraction engine 'preRoute' .
[06/13 18:41:46   1812s] PreRoute RC Extraction called for design top_io.
[06/13 18:41:46   1812s] RC Extraction called in multi-corner(2) mode.
[06/13 18:41:46   1812s] RCMode: PreRoute
[06/13 18:41:46   1812s]       RC Corner Indexes            0       1   
[06/13 18:41:46   1812s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:41:46   1812s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:41:46   1812s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:41:46   1812s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:41:46   1812s] Shrink Factor                : 1.00000
[06/13 18:41:46   1812s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:41:46   1812s] Using capacitance table file ...
[06/13 18:41:46   1812s] Updating RC grid for preRoute extraction ...
[06/13 18:41:46   1812s] Initializing multi-corner capacitance tables ... 
[06/13 18:41:46   1812s] Initializing multi-corner resistance tables ...
[06/13 18:41:46   1812s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1319.082M)
[06/13 18:41:47   1812s] Compute RC Scale Done ...
[06/13 18:41:47   1812s] **optDesign ... cpu = 0:01:53, real = 0:01:53, mem = 1010.3M, totSessionCpu=0:30:13 **
[06/13 18:41:47   1812s] #################################################################################
[06/13 18:41:47   1812s] # Design Stage: PreRoute
[06/13 18:41:47   1812s] # Design Name: top_io
[06/13 18:41:47   1812s] # Design Mode: 250nm
[06/13 18:41:47   1812s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:41:47   1812s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:41:47   1812s] # Signoff Settings: SI Off 
[06/13 18:41:47   1812s] #################################################################################
[06/13 18:41:47   1813s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:41:47   1813s] Calculate delays in BcWc mode...
[06/13 18:41:47   1813s] Topological Sorting (REAL = 0:00:00.0, MEM = 1335.1M, InitMEM = 1335.1M)
[06/13 18:41:47   1813s] Start delay calculation (fullDC) (1 T). (MEM=1335.1)
[06/13 18:41:47   1813s] End AAE Lib Interpolated Model. (MEM=1335.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:41:48   1814s] Total number of fetched objects 15135
[06/13 18:41:48   1814s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:41:48   1814s] End delay calculation. (MEM=1360.52 CPU=0:00:01.4 REAL=0:00:01.0)
[06/13 18:41:48   1814s] End delay calculation (fullDC). (MEM=1360.52 CPU=0:00:01.5 REAL=0:00:01.0)
[06/13 18:41:48   1814s] *** CDM Built up (cpu=0:00:01.8  real=0:00:01.0  mem= 1360.5M) ***
[06/13 18:41:49   1815s] Deleting Lib Analyzer.
[06/13 18:41:49   1815s] Begin: GigaOpt DRV Optimization
[06/13 18:41:49   1815s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:41:49   1815s] Info: 43 io nets excluded
[06/13 18:41:49   1815s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:41:49   1815s] PhyDesignGrid: maxLocalDensity 3.00
[06/13 18:41:49   1815s] ### Creating PhyDesignMc. totSessionCpu=0:30:15 mem=1376.5M
[06/13 18:41:49   1815s] #spOpts: N=250 
[06/13 18:41:49   1815s] Core basic site is standard
[06/13 18:41:49   1815s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:41:49   1815s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:15 mem=1376.5M
[06/13 18:41:49   1815s] 
[06/13 18:41:49   1815s] Creating Lib Analyzer ...
[06/13 18:41:49   1815s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:41:49   1815s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:41:49   1815s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:41:49   1815s] 
[06/13 18:41:52   1817s] Creating Lib Analyzer, finished. 
[06/13 18:41:52   1817s] 
[06/13 18:41:52   1817s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:41:52   1817s] ### Creating LA Mngr. totSessionCpu=0:30:18 mem=1376.5M
[06/13 18:41:52   1817s] ### Creating LA Mngr, finished. totSessionCpu=0:30:18 mem=1376.5M
[06/13 18:41:53   1818s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:41:53   1818s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:41:53   1818s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:41:53   1818s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:41:53   1818s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:41:53   1818s] Info: violation cost 6.490188 (cap = 0.000000, tran = 6.490188, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:41:53   1818s] |    22|   116|    -0.91|     0|     0|     0.00|     0|     0|     0|     0|    -5.93|  -236.45|       0|       0|       0|  79.76|          |         |
[06/13 18:41:53   1819s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:41:53   1819s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.93|  -235.99|       4|       6|      19|  79.83| 0:00:00.0|  1474.2M|
[06/13 18:41:53   1819s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:41:53   1819s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.93|  -235.99|       0|       0|       0|  79.83| 0:00:00.0|  1474.2M|
[06/13 18:41:53   1819s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:41:53   1819s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:41:53   1819s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:41:53   1819s] **** End NDR-Layer Usage Statistics ****
[06/13 18:41:53   1819s] 
[06/13 18:41:53   1819s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1474.2M) ***
[06/13 18:41:53   1819s] 
[06/13 18:41:53   1819s] *** Starting refinePlace (0:30:20 mem=1490.2M) ***
[06/13 18:41:53   1819s] Total net bbox length = 6.637e+05 (3.277e+05 3.360e+05) (ext = 2.920e+04)
[06/13 18:41:53   1819s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:41:53   1819s] Starting refinePlace ...
[06/13 18:41:53   1819s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/13 18:41:53   1819s] Density distribution unevenness ratio = 3.610%
[06/13 18:41:53   1819s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:41:53   1819s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1490.2MB) @(0:30:20 - 0:30:20).
[06/13 18:41:53   1819s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:41:54   1819s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:41:54   1819s] Move report: legalization moves 242 insts, mean move: 17.55 um, max move: 65.00 um
[06/13 18:41:54   1819s] 	Max move on inst (t_op/u_inFIFO/U608): (1317.40, 733.20) --> (1317.40, 668.20)
[06/13 18:41:54   1819s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1490.2MB) @(0:30:20 - 0:30:20).
[06/13 18:41:54   1819s] Move report: Detail placement moves 242 insts, mean move: 17.55 um, max move: 65.00 um
[06/13 18:41:54   1819s] 	Max move on inst (t_op/u_inFIFO/U608): (1317.40, 733.20) --> (1317.40, 668.20)
[06/13 18:41:54   1819s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1490.2MB
[06/13 18:41:54   1819s] Statistics of distance of Instance movement in refine placement:
[06/13 18:41:54   1819s]   maximum (X+Y) =        65.00 um
[06/13 18:41:54   1819s]   inst (t_op/u_inFIFO/U608) with max move: (1317.4, 733.2) -> (1317.4, 668.2)
[06/13 18:41:54   1819s]   mean    (X+Y) =        17.55 um
[06/13 18:41:54   1819s] Summary Report:
[06/13 18:41:54   1819s] Instances move: 242 (out of 12779 movable)
[06/13 18:41:54   1819s] Instances flipped: 0
[06/13 18:41:54   1819s] Mean displacement: 17.55 um
[06/13 18:41:54   1819s] Max displacement: 65.00 um (Instance: t_op/u_inFIFO/U608) (1317.4, 733.2) -> (1317.4, 668.2)
[06/13 18:41:54   1819s] 	Length: 14 sites, height: 1 rows, site name: standard, cell type: IMUX41
[06/13 18:41:54   1819s] Total instances moved : 242
[06/13 18:41:54   1819s] Total net bbox length = 6.686e+05 (3.303e+05 3.383e+05) (ext = 2.923e+04)
[06/13 18:41:54   1819s] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1490.2MB
[06/13 18:41:54   1819s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1490.2MB) @(0:30:20 - 0:30:20).
[06/13 18:41:54   1819s] *** Finished refinePlace (0:30:20 mem=1490.2M) ***
[06/13 18:41:54   1819s] *** maximum move = 65.00 um ***
[06/13 18:41:54   1819s] *** Finished re-routing un-routed nets (1490.2M) ***
[06/13 18:41:54   1819s] 
[06/13 18:41:54   1819s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1490.2M) ***
[06/13 18:41:54   1819s] End: GigaOpt DRV Optimization
[06/13 18:41:54   1819s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/13 18:41:54   1820s] 
------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=1335.6M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.927  |
|           TNS (ns):|-235.988 |
|    Violating Paths:|   250   |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.829%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:02:00, real = 0:02:00, mem = 1047.5M, totSessionCpu=0:30:20 **
[06/13 18:41:54   1820s] *** Timing NOT met, worst failing slack is -5.927
[06/13 18:41:54   1820s] *** Check timing (0:00:00.0)
[06/13 18:41:54   1820s] Deleting Lib Analyzer.
[06/13 18:41:54   1820s] Begin: GigaOpt Optimization in WNS mode
[06/13 18:41:54   1820s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:41:54   1820s] Info: 43 io nets excluded
[06/13 18:41:54   1820s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:41:54   1820s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:41:54   1820s] ### Creating PhyDesignMc. totSessionCpu=0:30:20 mem=1335.6M
[06/13 18:41:54   1820s] #spOpts: N=250 
[06/13 18:41:54   1820s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:20 mem=1335.6M
[06/13 18:41:54   1820s] 
[06/13 18:41:54   1820s] Creating Lib Analyzer ...
[06/13 18:41:54   1820s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:41:54   1820s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:41:54   1820s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:41:54   1820s] 
[06/13 18:41:57   1822s] Creating Lib Analyzer, finished. 
[06/13 18:41:57   1822s] 
[06/13 18:41:57   1822s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:41:57   1822s] ### Creating LA Mngr. totSessionCpu=0:30:23 mem=1335.6M
[06/13 18:41:57   1822s] ### Creating LA Mngr, finished. totSessionCpu=0:30:23 mem=1335.6M
[06/13 18:42:00   1825s] *info: 43 io nets excluded
[06/13 18:42:00   1825s] *info: 2 clock nets excluded
[06/13 18:42:00   1825s] *info: 7 special nets excluded.
[06/13 18:42:00   1825s] *info: 442 no-driver nets excluded.
[06/13 18:42:01   1826s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/13 18:42:01   1826s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/13 18:42:01   1826s] PathGroup :  my_path  TargetSlack : 0.1417 
[06/13 18:42:01   1826s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/13 18:42:01   1826s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/13 18:42:01   1827s] ** GigaOpt Optimizer WNS Slack -5.927 TNS Slack -235.989 Density 79.83
[06/13 18:42:01   1827s] Optimizer WNS Pass 0
[06/13 18:42:01   1827s] Active Path Group: in2reg reg2reg  
[06/13 18:42:01   1827s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:01   1827s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:42:01   1827s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:01   1827s] |  -5.927|   -5.927|-235.989| -235.989|    79.83%|   0:00:00.0| 1469.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:42:01   1827s] |  -5.731|   -5.731|-234.324| -234.324|    79.85%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:42:01   1827s] |  -5.666|   -5.666|-232.782| -232.782|    79.87%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:02   1827s] |  -5.629|   -5.629|-232.450| -232.450|    79.87%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:02   1828s] |  -5.549|   -5.549|-234.460| -234.460|    79.90%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:42:03   1829s] |  -5.518|   -5.518|-232.995| -232.995|    79.92%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:42:03   1829s] |  -5.493|   -5.493|-232.508| -232.508|    79.94%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:42:04   1829s] |  -5.459|   -5.459|-232.338| -232.338|    79.95%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:42:04   1830s] |  -5.443|   -5.443|-231.407| -231.407|    79.96%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:42:05   1830s] |  -5.413|   -5.413|-231.195| -231.195|    79.96%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:05   1831s] |  -5.423|   -5.423|-230.987| -230.987|    79.96%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:05   1831s] |  -5.413|   -5.413|-231.009| -231.009|    79.96%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:05   1831s] |  -5.423|   -5.423|-230.987| -230.987|    79.96%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:06   1832s] |  -5.400|   -5.400|-230.608| -230.608|    79.98%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:06   1832s] |  -5.380|   -5.380|-230.442| -230.442|    79.97%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:07   1832s] |  -5.337|   -5.337|-229.071| -229.071|    79.97%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:07   1833s] |  -5.317|   -5.317|-228.811| -228.811|    79.98%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:09   1834s] |  -5.292|   -5.292|-228.780| -228.780|    79.98%|   0:00:02.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:11   1836s] |  -5.301|   -5.301|-228.239| -228.239|    80.01%|   0:00:02.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:11   1837s] |  -5.283|   -5.283|-228.129| -228.129|    80.00%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:12   1837s] |  -5.254|   -5.254|-227.915| -227.915|    80.01%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:12   1838s] |  -5.246|   -5.246|-227.632| -227.632|    80.01%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:14   1840s] |  -5.238|   -5.238|-227.315| -227.315|    80.03%|   0:00:02.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:15   1841s] |  -5.216|   -5.216|-227.048| -227.048|    80.05%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:17   1842s] |  -5.213|   -5.213|-226.935| -226.935|    80.06%|   0:00:02.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:17   1843s] |  -5.213|   -5.213|-226.779| -226.779|    80.07%|   0:00:00.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:18   1843s] |  -5.212|   -5.212|-226.254| -226.254|    80.09%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:19   1844s] |  -5.212|   -5.212|-226.181| -226.181|    80.11%|   0:00:01.0| 1492.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:19   1845s] |  -5.212|   -5.212|-226.175| -226.175|    80.11%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:20   1845s] |  -5.212|   -5.212|-226.140| -226.140|    80.12%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:20   1845s] |  -5.212|   -5.212|-226.140| -226.140|    80.12%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:42:20   1845s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:20   1845s] 
[06/13 18:42:20   1845s] *** Finish Core Optimize Step (cpu=0:00:18.6 real=0:00:19.0 mem=1473.2M) ***
[06/13 18:42:20   1845s] Active Path Group: in2reg  
[06/13 18:42:20   1845s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:20   1845s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:42:20   1845s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:20   1845s] |  -3.613|   -5.212| -32.319| -226.140|    80.12%|   0:00:00.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:20   1845s] |  -3.416|   -5.212| -25.159| -219.290|    80.13%|   0:00:00.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:20   1846s] |  -3.340|   -5.212|-343.333| -537.788|    80.13%|   0:00:00.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:21   1847s] |  -3.294|   -5.212|-312.192| -506.880|    80.13%|   0:00:01.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:22   1847s] |  -3.294|   -5.212|-312.008| -506.695|    80.13%|   0:00:01.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:22   1847s] |  -3.294|   -5.212|-311.675| -506.362|    80.14%|   0:00:00.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:22   1847s] |  -3.294|   -5.212|-311.675| -506.361|    80.14%|   0:00:00.0| 1492.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:22   1847s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:22   1847s] 
[06/13 18:42:22   1847s] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:02.0 mem=1492.2M) ***
[06/13 18:42:22   1847s] 
[06/13 18:42:22   1847s] *** Finished Optimize Step Cumulative (cpu=0:00:20.5 real=0:00:21.0 mem=1492.2M) ***
[06/13 18:42:22   1847s] ** GigaOpt Optimizer WNS Slack -5.212 TNS Slack -506.361 Density 80.14
[06/13 18:42:22   1847s] Placement Snapshot: Density distribution:
[06/13 18:42:22   1847s] [1.00 -  +++]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.95 - 1.00]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.90 - 0.95]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.85 - 0.90]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.80 - 0.85]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.75 - 0.80]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.70 - 0.75]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.65 - 0.70]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.60 - 0.65]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.55 - 0.60]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.50 - 0.55]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.45 - 0.50]: 0 (0.00%)
[06/13 18:42:22   1847s] [0.40 - 0.45]: 2 (2.00%)
[06/13 18:42:22   1847s] [0.35 - 0.40]: 8 (8.00%)
[06/13 18:42:22   1847s] [0.30 - 0.35]: 13 (13.00%)
[06/13 18:42:22   1847s] [0.25 - 0.30]: 23 (23.00%)
[06/13 18:42:22   1847s] [0.20 - 0.25]: 23 (23.00%)
[06/13 18:42:22   1847s] [0.15 - 0.20]: 19 (19.00%)
[06/13 18:42:22   1847s] [0.10 - 0.15]: 11 (11.00%)
[06/13 18:42:22   1847s] [0.05 - 0.10]: 1 (1.00%)
[06/13 18:42:22   1847s] [0.00 - 0.05]: 0 (0.00%)
[06/13 18:42:22   1847s] Begin: Area Reclaim Optimization
[06/13 18:42:22   1848s] Reclaim Optimization WNS Slack -5.212  TNS Slack -506.361 Density 80.14
[06/13 18:42:22   1848s] +----------+---------+--------+--------+------------+--------+
[06/13 18:42:22   1848s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:42:22   1848s] +----------+---------+--------+--------+------------+--------+
[06/13 18:42:22   1848s] |    80.14%|        -|  -5.212|-506.361|   0:00:00.0| 1492.2M|
[06/13 18:42:22   1848s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:42:22   1848s] |    80.08%|       15|  -5.188|-504.786|   0:00:00.0| 1492.2M|
[06/13 18:42:22   1848s] |    80.08%|        0|  -5.188|-504.786|   0:00:00.0| 1492.2M|
[06/13 18:42:23   1849s] |    79.94%|      115|  -5.174|-503.704|   0:00:01.0| 1492.2M|
[06/13 18:42:23   1849s] |    79.93%|        1|  -5.174|-503.564|   0:00:00.0| 1492.2M|
[06/13 18:42:24   1849s] |    79.93%|        0|  -5.174|-503.564|   0:00:01.0| 1492.2M|
[06/13 18:42:24   1849s] +----------+---------+--------+--------+------------+--------+
[06/13 18:42:24   1849s] Reclaim Optimization End WNS Slack -5.174  TNS Slack -503.564 Density 79.93
[06/13 18:42:24   1849s] 
[06/13 18:42:24   1849s] ** Summary: Restruct = 0 Buffer Deletion = 6 Declone = 9 Resize = 93 **
[06/13 18:42:24   1849s] --------------------------------------------------------------
[06/13 18:42:24   1849s] |                                   | Total     | Sequential |
[06/13 18:42:24   1849s] --------------------------------------------------------------
[06/13 18:42:24   1849s] | Num insts resized                 |      92  |       0    |
[06/13 18:42:24   1849s] | Num insts undone                  |      23  |       0    |
[06/13 18:42:24   1849s] | Num insts Downsized               |      92  |       0    |
[06/13 18:42:24   1849s] | Num insts Samesized               |       0  |       0    |
[06/13 18:42:24   1849s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:42:24   1849s] | Num multiple commits+uncommits    |       1  |       -    |
[06/13 18:42:24   1849s] --------------------------------------------------------------
[06/13 18:42:24   1849s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:42:24   1849s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:42:24   1849s] **** End NDR-Layer Usage Statistics ****
[06/13 18:42:24   1849s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
[06/13 18:42:24   1849s] *** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1473.17M, totSessionCpu=0:30:50).
[06/13 18:42:24   1849s] Placement Snapshot: Density distribution:
[06/13 18:42:24   1849s] [1.00 -  +++]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.95 - 1.00]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.90 - 0.95]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.85 - 0.90]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.80 - 0.85]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.75 - 0.80]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.70 - 0.75]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.65 - 0.70]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.60 - 0.65]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.55 - 0.60]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.50 - 0.55]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.45 - 0.50]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.40 - 0.45]: 2 (2.00%)
[06/13 18:42:24   1849s] [0.35 - 0.40]: 8 (8.00%)
[06/13 18:42:24   1849s] [0.30 - 0.35]: 14 (14.00%)
[06/13 18:42:24   1849s] [0.25 - 0.30]: 24 (24.00%)
[06/13 18:42:24   1849s] [0.20 - 0.25]: 21 (21.00%)
[06/13 18:42:24   1849s] [0.15 - 0.20]: 21 (21.00%)
[06/13 18:42:24   1849s] [0.10 - 0.15]: 10 (10.00%)
[06/13 18:42:24   1849s] [0.05 - 0.10]: 0 (0.00%)
[06/13 18:42:24   1849s] [0.00 - 0.05]: 0 (0.00%)
[06/13 18:42:24   1849s] *** Starting refinePlace (0:30:50 mem=1473.2M) ***
[06/13 18:42:24   1849s] Total net bbox length = 6.729e+05 (3.318e+05 3.411e+05) (ext = 2.915e+04)
[06/13 18:42:24   1849s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:42:24   1849s] Starting refinePlace ...
[06/13 18:42:24   1849s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/13 18:42:24   1849s] Density distribution unevenness ratio = 3.794%
[06/13 18:42:24   1849s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:42:24   1849s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1473.2MB) @(0:30:50 - 0:30:50).
[06/13 18:42:24   1849s] Move report: preRPlace moves 527 insts, mean move: 7.95 um, max move: 30.20 um
[06/13 18:42:24   1849s] 	Max move on inst (t_op/FE_RC_6604_0): (953.40, 863.20) --> (949.20, 889.20)
[06/13 18:42:24   1849s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: CLKIN6
[06/13 18:42:24   1849s] Move report: Detail placement moves 527 insts, mean move: 7.95 um, max move: 30.20 um
[06/13 18:42:24   1849s] 	Max move on inst (t_op/FE_RC_6604_0): (953.40, 863.20) --> (949.20, 889.20)
[06/13 18:42:24   1849s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1473.2MB
[06/13 18:42:24   1849s] Statistics of distance of Instance movement in refine placement:
[06/13 18:42:24   1849s]   maximum (X+Y) =        30.20 um
[06/13 18:42:24   1849s]   inst (t_op/FE_RC_6604_0) with max move: (953.4, 863.2) -> (949.2, 889.2)
[06/13 18:42:24   1849s]   mean    (X+Y) =         7.95 um
[06/13 18:42:24   1849s] Summary Report:
[06/13 18:42:24   1849s] Instances move: 527 (out of 12830 movable)
[06/13 18:42:24   1849s] Instances flipped: 0
[06/13 18:42:24   1849s] Mean displacement: 7.95 um
[06/13 18:42:24   1849s] Max displacement: 30.20 um (Instance: t_op/FE_RC_6604_0) (953.4, 863.2) -> (949.2, 889.2)
[06/13 18:42:24   1849s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: CLKIN6
[06/13 18:42:24   1849s] Total instances moved : 527
[06/13 18:42:24   1849s] Total net bbox length = 6.757e+05 (3.332e+05 3.424e+05) (ext = 2.916e+04)
[06/13 18:42:24   1849s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1473.2MB
[06/13 18:42:24   1849s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1473.2MB) @(0:30:50 - 0:30:50).
[06/13 18:42:24   1849s] *** Finished refinePlace (0:30:50 mem=1473.2M) ***
[06/13 18:42:24   1849s] *** maximum move = 30.20 um ***
[06/13 18:42:24   1849s] *** Finished re-routing un-routed nets (1473.2M) ***
[06/13 18:42:24   1849s] 
[06/13 18:42:24   1849s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1473.2M) ***
[06/13 18:42:24   1849s] ** GigaOpt Optimizer WNS Slack -5.174 TNS Slack -503.564 Density 80.06
[06/13 18:42:24   1849s] Optimizer WNS Pass 1
[06/13 18:42:24   1850s] Active Path Group: in2reg reg2reg  
[06/13 18:42:24   1850s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:24   1850s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:42:24   1850s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:24   1850s] |  -5.174|   -5.174|-503.564| -503.564|    80.06%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:33   1859s] |  -5.174|   -5.174|-503.218| -503.218|    80.08%|   0:00:09.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:33   1859s] |  -5.174|   -5.174|-503.218| -503.218|    80.08%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:33   1859s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:33   1859s] 
[06/13 18:42:33   1859s] *** Finish Core Optimize Step (cpu=0:00:09.5 real=0:00:09.0 mem=1473.2M) ***
[06/13 18:42:33   1859s] Active Path Group: in2reg  
[06/13 18:42:34   1859s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:34   1859s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:42:34   1859s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:34   1859s] |  -3.287|   -5.174|-311.593| -503.218|    80.08%|   0:00:01.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:35   1860s] |  -3.287|   -5.174|-311.593| -503.218|    80.08%|   0:00:01.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:35   1860s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:35   1860s] 
[06/13 18:42:35   1860s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:02.0 mem=1473.2M) ***
[06/13 18:42:35   1860s] 
[06/13 18:42:35   1860s] *** Finished Optimize Step Cumulative (cpu=0:00:10.7 real=0:00:11.0 mem=1473.2M) ***
[06/13 18:42:35   1860s] ** GigaOpt Optimizer WNS Slack -5.174 TNS Slack -503.218 Density 80.08
[06/13 18:42:35   1860s] *** Starting refinePlace (0:31:01 mem=1473.2M) ***
[06/13 18:42:35   1860s] Total net bbox length = 6.756e+05 (3.333e+05 3.423e+05) (ext = 2.916e+04)
[06/13 18:42:35   1860s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:42:35   1860s] Starting refinePlace ...
[06/13 18:42:35   1860s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/13 18:42:35   1860s] Density distribution unevenness ratio = 3.807%
[06/13 18:42:35   1860s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:42:35   1860s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1473.2MB) @(0:31:01 - 0:31:01).
[06/13 18:42:35   1860s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:42:35   1860s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:42:35   1860s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1473.2MB
[06/13 18:42:35   1860s] Statistics of distance of Instance movement in refine placement:
[06/13 18:42:35   1860s]   maximum (X+Y) =         0.00 um
[06/13 18:42:35   1860s]   mean    (X+Y) =         0.00 um
[06/13 18:42:35   1860s] Summary Report:
[06/13 18:42:35   1860s] Instances move: 0 (out of 12834 movable)
[06/13 18:42:35   1860s] Instances flipped: 0
[06/13 18:42:35   1860s] Mean displacement: 0.00 um
[06/13 18:42:35   1860s] Max displacement: 0.00 um 
[06/13 18:42:35   1860s] Total instances moved : 0
[06/13 18:42:35   1860s] Total net bbox length = 6.756e+05 (3.333e+05 3.423e+05) (ext = 2.916e+04)
[06/13 18:42:35   1860s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1473.2MB
[06/13 18:42:35   1860s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1473.2MB) @(0:31:01 - 0:31:01).
[06/13 18:42:35   1860s] *** Finished refinePlace (0:31:01 mem=1473.2M) ***
[06/13 18:42:35   1860s] *** maximum move = 0.00 um ***
[06/13 18:42:35   1860s] *** Finished re-routing un-routed nets (1473.2M) ***
[06/13 18:42:35   1861s] 
[06/13 18:42:35   1861s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1473.2M) ***
[06/13 18:42:35   1861s] ** GigaOpt Optimizer WNS Slack -5.174 TNS Slack -503.218 Density 80.08
[06/13 18:42:35   1861s] Optimizer WNS Pass 2
[06/13 18:42:35   1861s] Active Path Group: in2reg reg2reg  
[06/13 18:42:35   1861s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:35   1861s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:42:35   1861s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:35   1861s] |  -5.174|   -5.174|-503.218| -503.218|    80.08%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:46   1872s] |  -5.165|   -5.165|-503.213| -503.213|    80.14%|   0:00:11.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:46   1872s] Analyzing useful skew in preCTS mode ...
[06/13 18:42:46   1872s] skewClock did not found any end points to delay or to advance
[06/13 18:42:46   1872s] skewClock did not found any end points to delay or to advance
[06/13 18:42:46   1872s] skewClock did not found any end points to delay or to advance
[06/13 18:42:47   1872s] skewClock did not found any end points to delay or to advance
[06/13 18:42:47   1872s] Finish useful skew analysis
[06/13 18:42:47   1872s] |  -5.165|   -5.165|-503.213| -503.213|    80.14%|   0:00:01.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:42:47   1872s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:47   1872s] 
[06/13 18:42:47   1872s] *** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:12.0 mem=1473.2M) ***
[06/13 18:42:47   1872s] Active Path Group: in2reg  
[06/13 18:42:47   1872s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:47   1872s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:42:47   1872s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:47   1872s] |  -3.287|   -5.165|-311.593| -503.213|    80.14%|   0:00:00.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:48   1873s] Analyzing useful skew in preCTS mode ...
[06/13 18:42:48   1873s] skewClock did not found any end points to delay or to advance
[06/13 18:42:48   1873s] skewClock did not found any end points to delay or to advance
[06/13 18:42:48   1873s] skewClock did not found any end points to delay or to advance
[06/13 18:42:48   1873s] skewClock did not found any end points to delay or to advance
[06/13 18:42:48   1873s] Finish useful skew analysis
[06/13 18:42:48   1873s] |  -3.287|   -5.165|-311.593| -503.213|    80.14%|   0:00:01.0| 1473.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:42:48   1873s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:48   1873s] 
[06/13 18:42:48   1873s] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1473.2M) ***
[06/13 18:42:48   1873s] 
[06/13 18:42:48   1873s] *** Finished Optimize Step Cumulative (cpu=0:00:12.7 real=0:00:13.0 mem=1473.2M) ***
[06/13 18:42:48   1873s] ** GigaOpt Optimizer WNS Slack -5.165 TNS Slack -503.213 Density 80.14
[06/13 18:42:48   1873s] *** Starting refinePlace (0:31:14 mem=1473.2M) ***
[06/13 18:42:48   1873s] Total net bbox length = 6.761e+05 (3.336e+05 3.425e+05) (ext = 2.916e+04)
[06/13 18:42:48   1873s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:42:48   1873s] Starting refinePlace ...
[06/13 18:42:48   1873s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/13 18:42:48   1873s] Density distribution unevenness ratio = 3.842%
[06/13 18:42:48   1874s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:42:48   1874s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1473.2MB) @(0:31:14 - 0:31:14).
[06/13 18:42:48   1874s] Move report: preRPlace moves 471 insts, mean move: 3.52 um, max move: 21.40 um
[06/13 18:42:48   1874s] 	Max move on inst (t_op/U4983): (870.80, 772.20) --> (879.20, 759.20)
[06/13 18:42:48   1874s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: OAI212
[06/13 18:42:48   1874s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:42:48   1874s] Move report: legalization moves 470 insts, mean move: 32.44 um, max move: 121.60 um
[06/13 18:42:48   1874s] 	Max move on inst (t_op/FE_RC_6615_0): (970.20, 824.20) --> (1052.80, 863.20)
[06/13 18:42:48   1874s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1476.2MB) @(0:31:14 - 0:31:14).
[06/13 18:42:48   1874s] Move report: Detail placement moves 646 insts, mean move: 24.82 um, max move: 124.40 um
[06/13 18:42:48   1874s] 	Max move on inst (t_op/FE_RC_6615_0): (967.40, 824.20) --> (1052.80, 863.20)
[06/13 18:42:48   1874s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1476.2MB
[06/13 18:42:48   1874s] Statistics of distance of Instance movement in refine placement:
[06/13 18:42:48   1874s]   maximum (X+Y) =       124.40 um
[06/13 18:42:48   1874s]   inst (t_op/FE_RC_6615_0) with max move: (967.4, 824.2) -> (1052.8, 863.2)
[06/13 18:42:48   1874s]   mean    (X+Y) =        24.82 um
[06/13 18:42:48   1874s] Total instances flipped for legalization: 17
[06/13 18:42:48   1874s] Summary Report:
[06/13 18:42:48   1874s] Instances move: 646 (out of 12842 movable)
[06/13 18:42:48   1874s] Instances flipped: 17
[06/13 18:42:48   1874s] Mean displacement: 24.82 um
[06/13 18:42:48   1874s] Max displacement: 124.40 um (Instance: t_op/FE_RC_6615_0) (967.4, 824.2) -> (1052.8, 863.2)
[06/13 18:42:48   1874s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:42:48   1874s] Total instances moved : 646
[06/13 18:42:48   1874s] Total net bbox length = 6.944e+05 (3.446e+05 3.497e+05) (ext = 2.910e+04)
[06/13 18:42:48   1874s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1476.2MB
[06/13 18:42:48   1874s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1476.2MB) @(0:31:14 - 0:31:14).
[06/13 18:42:48   1874s] *** Finished refinePlace (0:31:14 mem=1476.2M) ***
[06/13 18:42:48   1874s] *** maximum move = 124.40 um ***
[06/13 18:42:48   1874s] *** Finished re-routing un-routed nets (1476.2M) ***
[06/13 18:42:48   1874s] 
[06/13 18:42:48   1874s] *** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=1476.2M) ***
[06/13 18:42:48   1874s] ** GigaOpt Optimizer WNS Slack -5.371 TNS Slack -505.813 Density 80.14
[06/13 18:42:48   1874s] Recovering Place ECO bump
[06/13 18:42:48   1874s] Active Path Group: in2reg reg2reg  
[06/13 18:42:48   1874s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:48   1874s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:42:48   1874s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:42:48   1874s] |  -5.371|   -5.371|-505.813| -505.813|    80.14%|   0:00:00.0| 1476.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:43:07   1892s] |  -5.289|   -5.289|-506.005| -506.005|    80.14%|   0:00:19.0| 1476.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:43:07   1892s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:07   1892s] 
[06/13 18:43:07   1892s] *** Finish Core Optimize Step (cpu=0:00:18.4 real=0:00:19.0 mem=1476.2M) ***
[06/13 18:43:07   1892s] Active Path Group: in2reg  
[06/13 18:43:07   1892s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:07   1892s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:43:07   1892s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:07   1892s] |  -3.287|   -5.289|-311.803| -506.005|    80.14%|   0:00:00.0| 1476.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:43:20   1906s] |  -3.287|   -5.289|-311.803| -506.005|    80.14%|   0:00:13.0| 1476.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:43:20   1906s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:20   1906s] 
[06/13 18:43:20   1906s] *** Finish Core Optimize Step (cpu=0:00:13.3 real=0:00:13.0 mem=1476.2M) ***
[06/13 18:43:20   1906s] 
[06/13 18:43:20   1906s] *** Finished Optimize Step Cumulative (cpu=0:00:31.7 real=0:00:32.0 mem=1476.2M) ***
[06/13 18:43:20   1906s] *** Starting refinePlace (0:31:46 mem=1476.2M) ***
[06/13 18:43:20   1906s] Total net bbox length = 6.944e+05 (3.445e+05 3.499e+05) (ext = 2.910e+04)
[06/13 18:43:20   1906s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:43:20   1906s] Starting refinePlace ...
[06/13 18:43:20   1906s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:43:20   1906s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1476.2MB) @(0:31:46 - 0:31:46).
[06/13 18:43:20   1906s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:43:20   1906s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1476.2MB
[06/13 18:43:20   1906s] Statistics of distance of Instance movement in refine placement:
[06/13 18:43:20   1906s]   maximum (X+Y) =         0.00 um
[06/13 18:43:20   1906s]   mean    (X+Y) =         0.00 um
[06/13 18:43:20   1906s] Summary Report:
[06/13 18:43:20   1906s] Instances move: 0 (out of 12842 movable)
[06/13 18:43:20   1906s] Instances flipped: 0
[06/13 18:43:20   1906s] Mean displacement: 0.00 um
[06/13 18:43:20   1906s] Max displacement: 0.00 um 
[06/13 18:43:20   1906s] Total instances moved : 0
[06/13 18:43:20   1906s] Total net bbox length = 6.944e+05 (3.445e+05 3.499e+05) (ext = 2.910e+04)
[06/13 18:43:20   1906s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1476.2MB
[06/13 18:43:20   1906s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1476.2MB) @(0:31:46 - 0:31:46).
[06/13 18:43:20   1906s] *** Finished refinePlace (0:31:46 mem=1476.2M) ***
[06/13 18:43:20   1906s] *** maximum move = 0.00 um ***
[06/13 18:43:20   1906s] *** Finished re-routing un-routed nets (1476.2M) ***
[06/13 18:43:20   1906s] 
[06/13 18:43:20   1906s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1476.2M) ***
[06/13 18:43:21   1906s] ** GigaOpt Optimizer WNS Slack -5.289 TNS Slack -506.005 Density 80.14
[06/13 18:43:21   1906s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:43:21   1906s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:43:21   1906s] **** End NDR-Layer Usage Statistics ****
[06/13 18:43:21   1906s] 
[06/13 18:43:21   1906s] *** Finish pre-CTS Setup Fixing (cpu=0:01:20 real=0:01:20 mem=1476.2M) ***
[06/13 18:43:21   1906s] 
[06/13 18:43:21   1906s] End: GigaOpt Optimization in WNS mode
[06/13 18:43:21   1906s] *** Timing NOT met, worst failing slack is -5.289
[06/13 18:43:21   1906s] *** Check timing (0:00:00.0)
[06/13 18:43:21   1906s] Deleting Lib Analyzer.
[06/13 18:43:21   1906s] Begin: GigaOpt Optimization in TNS mode
[06/13 18:43:21   1906s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:43:21   1906s] Info: 43 io nets excluded
[06/13 18:43:21   1906s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:43:21   1906s] PhyDesignGrid: maxLocalDensity 0.95
[06/13 18:43:21   1906s] ### Creating PhyDesignMc. totSessionCpu=0:31:47 mem=1337.6M
[06/13 18:43:21   1906s] #spOpts: N=250 
[06/13 18:43:21   1906s] ### Creating PhyDesignMc, finished. totSessionCpu=0:31:47 mem=1337.6M
[06/13 18:43:21   1906s] 
[06/13 18:43:21   1906s] Creating Lib Analyzer ...
[06/13 18:43:21   1906s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:43:21   1906s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:43:21   1906s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:43:21   1906s] 
[06/13 18:43:23   1908s] Creating Lib Analyzer, finished. 
[06/13 18:43:23   1908s] 
[06/13 18:43:23   1908s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:43:23   1908s] ### Creating LA Mngr. totSessionCpu=0:31:49 mem=1339.6M
[06/13 18:43:23   1908s] ### Creating LA Mngr, finished. totSessionCpu=0:31:49 mem=1339.6M
[06/13 18:43:26   1911s] *info: 43 io nets excluded
[06/13 18:43:26   1911s] *info: 2 clock nets excluded
[06/13 18:43:26   1911s] *info: 7 special nets excluded.
[06/13 18:43:26   1911s] *info: 442 no-driver nets excluded.
[06/13 18:43:27   1912s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/13 18:43:27   1912s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/13 18:43:27   1912s] PathGroup :  my_path  TargetSlack : 0.1417 
[06/13 18:43:27   1912s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/13 18:43:27   1912s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/13 18:43:27   1912s] ** GigaOpt Optimizer WNS Slack -5.289 TNS Slack -506.005 Density 80.14
[06/13 18:43:27   1912s] Optimizer TNS Opt
[06/13 18:43:27   1912s] Active Path Group: in2reg reg2reg  
[06/13 18:43:27   1912s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:27   1912s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:43:27   1912s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:27   1912s] |  -5.289|   -5.289|-506.005| -506.005|    80.14%|   0:00:00.0| 1473.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:43:28   1914s] |  -5.237|   -5.237|-504.418| -504.418|    80.13%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:43:32   1917s] |  -5.208|   -5.208|-504.187| -504.187|    80.15%|   0:00:04.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:43:34   1920s] |  -5.201|   -5.201|-503.849| -503.849|    80.16%|   0:00:02.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:43:36   1921s] |  -5.201|   -5.201|-503.768| -503.768|    80.15%|   0:00:02.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:43:37   1922s] |  -5.201|   -5.201|-503.616| -503.616|    80.16%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[1]/D                      |
[06/13 18:43:38   1923s] |  -5.201|   -5.201|-503.490| -503.490|    80.16%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:43:38   1923s] |  -5.201|   -5.201|-503.443| -503.443|    80.18%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:43:38   1924s] |  -5.201|   -5.201|-503.256| -503.256|    80.18%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:43:38   1924s] |  -5.201|   -5.201|-503.214| -503.214|    80.18%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[1]/D            |
[06/13 18:43:39   1924s] |  -5.201|   -5.201|-503.073| -503.073|    80.19%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[1]/D            |
[06/13 18:43:39   1924s] |  -5.201|   -5.201|-502.976| -502.976|    80.19%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:43:39   1925s] |  -5.201|   -5.201|-502.883| -502.883|    80.20%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:43:39   1925s] |  -5.201|   -5.201|-502.839| -502.839|    80.19%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:43:39   1925s] |  -5.201|   -5.201|-502.698| -502.698|    80.19%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:43:40   1925s] |  -5.201|   -5.201|-502.433| -502.433|    80.19%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[5]/D                    |
[06/13 18:43:40   1926s] |  -5.201|   -5.201|-502.159| -502.159|    80.20%|   0:00:00.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:43:41   1926s] |  -5.201|   -5.201|-502.127| -502.127|    80.20%|   0:00:01.0| 1475.5M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:43:41   1927s] |  -5.201|   -5.201|-502.081| -502.081|    80.20%|   0:00:00.0| 1475.5M|setup_func_max|   in2reg| t_op/u_cdr/phd1/o_T_reg/D                          |
[06/13 18:43:42   1927s] |  -5.201|   -5.201|-396.302| -396.302|    80.20%|   0:00:01.0| 1513.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:43:42   1928s] |  -5.201|   -5.201|-347.166| -347.166|    80.21%|   0:00:00.0| 1513.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[0]/D                    |
[06/13 18:43:43   1928s] |  -5.201|   -5.201|-347.100| -347.100|    80.21%|   0:00:01.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:43   1928s] |  -5.201|   -5.201|-346.954| -346.954|    80.21%|   0:00:00.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:43   1929s] |  -5.201|   -5.201|-345.163| -345.163|    80.23%|   0:00:00.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:43   1929s] |  -5.201|   -5.201|-343.813| -343.813|    80.31%|   0:00:00.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:44   1929s] |  -5.201|   -5.201|-343.269| -343.269|    80.34%|   0:00:01.0| 1494.5M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:45   1931s] |  -5.201|   -5.201|-226.717| -226.717|    80.36%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:45   1931s] |  -5.201|   -5.201|-223.205| -223.205|    80.40%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:47   1933s] |  -5.201|   -5.201|-205.116| -205.116|    80.45%|   0:00:02.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:48   1933s] |  -5.201|   -5.201|-201.531| -201.531|    80.56%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:48   1934s] |  -5.201|   -5.201|-180.865| -180.865|    80.58%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:48   1934s] |  -5.201|   -5.201|-180.553| -180.553|    80.59%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:49   1934s] |  -5.201|   -5.201|-180.371| -180.371|    80.60%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:49   1935s] |  -5.201|   -5.201|-179.643| -179.643|    80.79%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:43:51   1936s] |  -5.201|   -5.201|-175.954| -175.954|    80.89%|   0:00:02.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/13 18:43:52   1937s] |  -5.201|   -5.201|-174.660| -174.660|    81.15%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
[06/13 18:43:52   1938s] |  -5.201|   -5.201|-174.621| -174.621|    81.21%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/13 18:43:53   1938s] |  -5.201|   -5.201|-174.612| -174.612|    81.28%|   0:00:01.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[3]/D  |
[06/13 18:43:53   1938s] |  -5.201|   -5.201|-174.558| -174.558|    81.29%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_Q_postfilter_reg[2]/D  |
[06/13 18:43:53   1939s] |  -5.201|   -5.201|-174.530| -174.530|    81.32%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/o_I_postfilter_reg[2]/D  |
[06/13 18:43:55   1940s] |  -5.201|   -5.201|-174.530| -174.530|    81.47%|   0:00:02.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:43:55   1940s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:55   1940s] 
[06/13 18:43:55   1940s] *** Finish Core Optimize Step (cpu=0:00:27.7 real=0:00:28.0 mem=1513.6M) ***
[06/13 18:43:55   1940s] 
[06/13 18:43:55   1940s] *** Finished Optimize Step Cumulative (cpu=0:00:27.8 real=0:00:28.0 mem=1513.6M) ***
[06/13 18:43:55   1940s] ** GigaOpt Optimizer WNS Slack -5.201 TNS Slack -174.530 Density 81.47
[06/13 18:43:55   1940s] *** Starting refinePlace (0:32:21 mem=1513.6M) ***
[06/13 18:43:55   1940s] Total net bbox length = 7.047e+05 (3.502e+05 3.546e+05) (ext = 2.910e+04)
[06/13 18:43:55   1940s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:43:55   1940s] Starting refinePlace ...
[06/13 18:43:55   1940s] default core: bins with density >  0.75 = 63.6 % ( 77 / 121 )
[06/13 18:43:55   1940s] Density distribution unevenness ratio = 3.875%
[06/13 18:43:55   1940s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:43:55   1940s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1513.6MB) @(0:32:21 - 0:32:21).
[06/13 18:43:55   1940s] Move report: preRPlace moves 2043 insts, mean move: 6.12 um, max move: 48.40 um
[06/13 18:43:55   1940s] 	Max move on inst (t_op/FE_RC_6796_0): (1484.00, 1474.20) --> (1461.60, 1448.20)
[06/13 18:43:55   1940s] 	Length: 6 sites, height: 1 rows, site name: standard, cell type: AOI312
[06/13 18:43:55   1940s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:43:55   1941s] Move report: legalization moves 1566 insts, mean move: 22.28 um, max move: 123.20 um
[06/13 18:43:55   1941s] 	Max move on inst (t_op/FE_RC_5084_0): (974.40, 811.20) --> (1097.60, 811.20)
[06/13 18:43:55   1941s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1513.6MB) @(0:32:21 - 0:32:21).
[06/13 18:43:55   1941s] Move report: Detail placement moves 2484 insts, mean move: 17.10 um, max move: 132.00 um
[06/13 18:43:55   1941s] 	Max move on inst (t_op/FE_RC_6698_0): (1513.40, 1487.20) --> (1632.40, 1474.20)
[06/13 18:43:55   1941s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1513.6MB
[06/13 18:43:55   1941s] Statistics of distance of Instance movement in refine placement:
[06/13 18:43:55   1941s]   maximum (X+Y) =       132.00 um
[06/13 18:43:55   1941s]   inst (t_op/FE_RC_6698_0) with max move: (1513.4, 1487.2) -> (1632.4, 1474.2)
[06/13 18:43:55   1941s]   mean    (X+Y) =        17.10 um
[06/13 18:43:55   1941s] Total instances flipped for legalization: 2
[06/13 18:43:55   1941s] Summary Report:
[06/13 18:43:55   1941s] Instances move: 2484 (out of 13161 movable)
[06/13 18:43:55   1941s] Instances flipped: 2
[06/13 18:43:55   1941s] Mean displacement: 17.10 um
[06/13 18:43:55   1941s] Max displacement: 132.00 um (Instance: t_op/FE_RC_6698_0) (1513.4, 1487.2) -> (1632.4, 1474.2)
[06/13 18:43:55   1941s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:43:55   1941s] Total instances moved : 2484
[06/13 18:43:55   1941s] Total net bbox length = 7.511e+05 (3.809e+05 3.702e+05) (ext = 2.904e+04)
[06/13 18:43:55   1941s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1513.6MB
[06/13 18:43:55   1941s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1513.6MB) @(0:32:21 - 0:32:21).
[06/13 18:43:55   1941s] *** Finished refinePlace (0:32:21 mem=1513.6M) ***
[06/13 18:43:55   1941s] *** maximum move = 132.00 um ***
[06/13 18:43:55   1941s] *** Finished re-routing un-routed nets (1513.6M) ***
[06/13 18:43:55   1941s] 
[06/13 18:43:55   1941s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1513.6M) ***
[06/13 18:43:55   1941s] ** GigaOpt Optimizer WNS Slack -5.418 TNS Slack -178.644 Density 81.47
[06/13 18:43:55   1941s] Recovering Place ECO bump
[06/13 18:43:56   1941s] Active Path Group: in2reg reg2reg  
[06/13 18:43:56   1941s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:56   1941s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:43:56   1941s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:43:56   1941s] |  -5.418|   -5.418|-178.644| -178.644|    81.47%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[4]/D               |
[06/13 18:44:11   1957s] |  -5.265|   -5.265|-177.502| -177.502|    81.46%|   0:00:15.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:44:32   1977s] |  -5.265|   -5.265|-177.488| -177.488|    81.47%|   0:00:21.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:44:32   1978s] |  -5.264|   -5.264|-177.503| -177.503|    81.47%|   0:00:00.0| 1513.6M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:44:32   1978s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:44:32   1978s] 
[06/13 18:44:32   1978s] *** Finish Core Optimize Step (cpu=0:00:36.8 real=0:00:36.0 mem=1513.6M) ***
[06/13 18:44:32   1978s] Active Path Group: in2reg  
[06/13 18:44:32   1978s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:44:32   1978s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:44:32   1978s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:44:32   1978s] |  -3.192|   -5.264| -23.574| -177.503|    81.47%|   0:00:00.0| 1513.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:44:52   1997s] |  -3.156|   -5.264| -38.474| -192.441|    81.47%|   0:00:20.0| 1494.5M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:44:52   1997s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:44:52   1997s] 
[06/13 18:44:52   1997s] *** Finish Core Optimize Step (cpu=0:00:19.4 real=0:00:20.0 mem=1494.5M) ***
[06/13 18:44:52   1997s] 
[06/13 18:44:52   1997s] *** Finished Optimize Step Cumulative (cpu=0:00:56.2 real=0:00:56.0 mem=1494.5M) ***
[06/13 18:44:52   1997s] ** GigaOpt Optimizer WNS Slack -5.264 TNS Slack -192.441 Density 81.47
[06/13 18:44:52   1997s] *** Starting refinePlace (0:33:18 mem=1494.5M) ***
[06/13 18:44:52   1997s] Total net bbox length = 7.509e+05 (3.809e+05 3.700e+05) (ext = 2.904e+04)
[06/13 18:44:52   1997s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:44:52   1997s] Starting refinePlace ...
[06/13 18:44:52   1997s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:44:52   1997s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1494.5MB) @(0:33:18 - 0:33:18).
[06/13 18:44:52   1997s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:44:52   1997s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1494.5MB
[06/13 18:44:52   1997s] Statistics of distance of Instance movement in refine placement:
[06/13 18:44:52   1997s]   maximum (X+Y) =         0.00 um
[06/13 18:44:52   1997s]   mean    (X+Y) =         0.00 um
[06/13 18:44:52   1997s] Summary Report:
[06/13 18:44:52   1997s] Instances move: 0 (out of 13159 movable)
[06/13 18:44:52   1997s] Instances flipped: 0
[06/13 18:44:52   1997s] Mean displacement: 0.00 um
[06/13 18:44:52   1997s] Max displacement: 0.00 um 
[06/13 18:44:52   1997s] Total instances moved : 0
[06/13 18:44:52   1997s] Total net bbox length = 7.509e+05 (3.809e+05 3.700e+05) (ext = 2.904e+04)
[06/13 18:44:52   1997s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1494.5MB
[06/13 18:44:52   1997s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1494.5MB) @(0:33:18 - 0:33:18).
[06/13 18:44:52   1997s] *** Finished refinePlace (0:33:18 mem=1494.5M) ***
[06/13 18:44:52   1997s] *** maximum move = 0.00 um ***
[06/13 18:44:52   1997s] *** Finished re-routing un-routed nets (1494.5M) ***
[06/13 18:44:52   1998s] 
[06/13 18:44:52   1998s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1494.5M) ***
[06/13 18:44:52   1998s] ** GigaOpt Optimizer WNS Slack -5.280 TNS Slack -192.546 Density 81.48
[06/13 18:44:52   1998s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:44:52   1998s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:44:52   1998s] **** End NDR-Layer Usage Statistics ****
[06/13 18:44:52   1998s] 
[06/13 18:44:52   1998s] *** Finish pre-CTS Setup Fixing (cpu=0:01:25 real=0:01:25 mem=1494.5M) ***
[06/13 18:44:52   1998s] 
[06/13 18:44:52   1998s] End: GigaOpt Optimization in TNS mode
[06/13 18:44:52   1998s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:44:52   1998s] Info: 43 io nets excluded
[06/13 18:44:52   1998s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:44:52   1998s] ### Creating LA Mngr. totSessionCpu=0:33:18 mem=1339.9M
[06/13 18:44:52   1998s] ### Creating LA Mngr, finished. totSessionCpu=0:33:18 mem=1339.9M
[06/13 18:44:52   1998s] Begin: Area Reclaim Optimization
[06/13 18:44:52   1998s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:44:52   1998s] ### Creating PhyDesignMc. totSessionCpu=0:33:18 mem=1473.5M
[06/13 18:44:52   1998s] #spOpts: N=250 
[06/13 18:44:52   1998s] ### Creating PhyDesignMc, finished. totSessionCpu=0:33:18 mem=1473.5M
[06/13 18:44:52   1998s] 
[06/13 18:44:52   1998s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:44:52   1998s] ### Creating LA Mngr. totSessionCpu=0:33:18 mem=1473.5M
[06/13 18:44:52   1998s] ### Creating LA Mngr, finished. totSessionCpu=0:33:18 mem=1473.5M
[06/13 18:44:53   1998s] Reclaim Optimization WNS Slack -5.280  TNS Slack -192.546 Density 81.48
[06/13 18:44:53   1998s] +----------+---------+--------+--------+------------+--------+
[06/13 18:44:53   1998s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:44:53   1998s] +----------+---------+--------+--------+------------+--------+
[06/13 18:44:53   1998s] |    81.48%|        -|  -5.280|-192.546|   0:00:00.0| 1473.5M|
[06/13 18:44:53   1998s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:44:53   1998s] |    81.48%|        0|  -5.280|-192.546|   0:00:00.0| 1473.5M|
[06/13 18:44:53   1999s] |    81.21%|       71|  -5.276|-192.609|   0:00:00.0| 1475.7M|
[06/13 18:44:53   1999s] |    81.18%|        9|  -5.276|-192.613|   0:00:00.0| 1475.7M|
[06/13 18:44:56   2001s] |    80.13%|      544|  -5.253|-191.349|   0:00:03.0| 1475.7M|
[06/13 18:44:56   2002s] |    80.06%|       38|  -5.253|-191.349|   0:00:00.0| 1494.8M|
[06/13 18:44:56   2002s] |    80.06%|        4|  -5.253|-191.349|   0:00:00.0| 1494.8M|
[06/13 18:44:56   2002s] |    80.06%|        0|  -5.253|-191.349|   0:00:00.0| 1494.8M|
[06/13 18:44:56   2002s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:44:56   2002s] |    80.06%|        0|  -5.253|-191.349|   0:00:00.0| 1494.8M|
[06/13 18:44:56   2002s] +----------+---------+--------+--------+------------+--------+
[06/13 18:44:56   2002s] Reclaim Optimization End WNS Slack -5.253  TNS Slack -191.349 Density 80.06
[06/13 18:44:56   2002s] 
[06/13 18:44:56   2002s] ** Summary: Restruct = 0 Buffer Deletion = 37 Declone = 54 Resize = 558 **
[06/13 18:44:56   2002s] --------------------------------------------------------------
[06/13 18:44:56   2002s] |                                   | Total     | Sequential |
[06/13 18:44:56   2002s] --------------------------------------------------------------
[06/13 18:44:56   2002s] | Num insts resized                 |     529  |       2    |
[06/13 18:44:56   2002s] | Num insts undone                  |      27  |       0    |
[06/13 18:44:56   2002s] | Num insts Downsized               |     529  |       2    |
[06/13 18:44:56   2002s] | Num insts Samesized               |       0  |       0    |
[06/13 18:44:56   2002s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:44:56   2002s] | Num multiple commits+uncommits    |      31  |       -    |
[06/13 18:44:56   2002s] --------------------------------------------------------------
[06/13 18:44:56   2002s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:44:56   2002s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:44:56   2002s] **** End NDR-Layer Usage Statistics ****
[06/13 18:44:56   2002s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:04.0) **
[06/13 18:44:56   2002s] *** Starting refinePlace (0:33:22 mem=1494.8M) ***
[06/13 18:44:56   2002s] Total net bbox length = 7.473e+05 (3.787e+05 3.686e+05) (ext = 2.904e+04)
[06/13 18:44:56   2002s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:44:56   2002s] Starting refinePlace ...
[06/13 18:44:56   2002s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:44:56   2002s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1494.8MB) @(0:33:22 - 0:33:22).
[06/13 18:44:56   2002s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:44:56   2002s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1494.8MB
[06/13 18:44:56   2002s] Statistics of distance of Instance movement in refine placement:
[06/13 18:44:56   2002s]   maximum (X+Y) =         0.00 um
[06/13 18:44:56   2002s]   mean    (X+Y) =         0.00 um
[06/13 18:44:56   2002s] Summary Report:
[06/13 18:44:56   2002s] Instances move: 0 (out of 13068 movable)
[06/13 18:44:56   2002s] Instances flipped: 0
[06/13 18:44:56   2002s] Mean displacement: 0.00 um
[06/13 18:44:56   2002s] Max displacement: 0.00 um 
[06/13 18:44:56   2002s] Total instances moved : 0
[06/13 18:44:56   2002s] Total net bbox length = 7.473e+05 (3.787e+05 3.686e+05) (ext = 2.904e+04)
[06/13 18:44:56   2002s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1494.8MB
[06/13 18:44:56   2002s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1494.8MB) @(0:33:22 - 0:33:22).
[06/13 18:44:56   2002s] *** Finished refinePlace (0:33:22 mem=1494.8M) ***
[06/13 18:44:57   2002s] *** maximum move = 0.00 um ***
[06/13 18:44:57   2002s] *** Finished re-routing un-routed nets (1494.8M) ***
[06/13 18:44:57   2002s] 
[06/13 18:44:57   2002s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1494.8M) ***
[06/13 18:44:57   2002s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1342.20M, totSessionCpu=0:33:23).
[06/13 18:44:57   2002s] ### Creating LA Mngr. totSessionCpu=0:33:23 mem=1342.2M
[06/13 18:44:57   2002s] ### Creating LA Mngr, finished. totSessionCpu=0:33:23 mem=1342.2M
[06/13 18:44:57   2002s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:44:57   2002s] [PSP]     Started earlyGlobalRoute kernel
[06/13 18:44:57   2002s] [PSP]     Initial Peak syMemory usage = 1342.2 MB
[06/13 18:44:57   2002s] (I)       Reading DB...
[06/13 18:44:57   2002s] (I)       before initializing RouteDB syMemory usage = 1347.7 MB
[06/13 18:44:57   2002s] (I)       congestionReportName   : 
[06/13 18:44:57   2002s] (I)       layerRangeFor2DCongestion : 
[06/13 18:44:57   2002s] (I)       buildTerm2TermWires    : 1
[06/13 18:44:57   2002s] (I)       doTrackAssignment      : 1
[06/13 18:44:57   2002s] (I)       dumpBookshelfFiles     : 0
[06/13 18:44:57   2002s] (I)       numThreads             : 1
[06/13 18:44:57   2002s] (I)       bufferingAwareRouting  : false
[06/13 18:44:57   2002s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:44:57   2002s] (I)       honorPin               : false
[06/13 18:44:57   2002s] (I)       honorPinGuide          : true
[06/13 18:44:57   2002s] (I)       honorPartition         : false
[06/13 18:44:57   2002s] (I)       allowPartitionCrossover: false
[06/13 18:44:57   2002s] (I)       honorSingleEntry       : true
[06/13 18:44:57   2002s] (I)       honorSingleEntryStrong : true
[06/13 18:44:57   2002s] (I)       handleViaSpacingRule   : false
[06/13 18:44:57   2002s] (I)       handleEolSpacingRule   : false
[06/13 18:44:57   2002s] (I)       PDConstraint           : none
[06/13 18:44:57   2002s] (I)       expBetterNDRHandling   : false
[06/13 18:44:57   2002s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:44:57   2002s] (I)       routingEffortLevel     : 3
[06/13 18:44:57   2002s] (I)       effortLevel            : standard
[06/13 18:44:57   2002s] [NR-eGR] minRouteLayer          : 1
[06/13 18:44:57   2002s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:44:57   2002s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:44:57   2002s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:44:57   2002s] (I)       numRowsPerGCell        : 1
[06/13 18:44:57   2002s] (I)       speedUpLargeDesign     : 0
[06/13 18:44:57   2002s] (I)       multiThreadingTA       : 1
[06/13 18:44:57   2002s] (I)       blkAwareLayerSwitching : 1
[06/13 18:44:57   2002s] (I)       optimizationMode       : false
[06/13 18:44:57   2002s] (I)       routeSecondPG          : false
[06/13 18:44:57   2002s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:44:57   2002s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:44:57   2002s] (I)       punchThroughDistance   : 500.00
[06/13 18:44:57   2002s] (I)       scenicBound            : 1.15
[06/13 18:44:57   2002s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:44:57   2002s] (I)       source-to-sink ratio   : 0.00
[06/13 18:44:57   2002s] (I)       targetCongestionRatioH : 1.00
[06/13 18:44:57   2002s] (I)       targetCongestionRatioV : 1.00
[06/13 18:44:57   2002s] (I)       layerCongestionRatio   : 0.70
[06/13 18:44:57   2002s] (I)       m1CongestionRatio      : 0.10
[06/13 18:44:57   2002s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:44:57   2002s] (I)       localRouteEffort       : 1.00
[06/13 18:44:57   2002s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:44:57   2002s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:44:57   2002s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:44:57   2002s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:44:57   2002s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:44:57   2002s] (I)       routeVias              : 
[06/13 18:44:57   2002s] (I)       readTROption           : true
[06/13 18:44:57   2002s] (I)       extraSpacingFactor     : 1.00
[06/13 18:44:57   2002s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:44:57   2002s] (I)       routeSelectedNetsOnly  : false
[06/13 18:44:57   2002s] (I)       clkNetUseMaxDemand     : false
[06/13 18:44:57   2002s] (I)       extraDemandForClocks   : 0
[06/13 18:44:57   2002s] (I)       steinerRemoveLayers    : false
[06/13 18:44:57   2002s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:44:57   2002s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:44:57   2002s] (I)       similarTopologyRoutingFast : false
[06/13 18:44:57   2002s] (I)       spanningTreeRefinement : false
[06/13 18:44:57   2002s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:44:57   2002s] (I)       starting read tracks
[06/13 18:44:57   2002s] (I)       build grid graph
[06/13 18:44:57   2002s] (I)       build grid graph start
[06/13 18:44:57   2002s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:44:57   2002s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:44:57   2002s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:44:57   2002s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:44:57   2002s] (I)       build grid graph end
[06/13 18:44:57   2002s] (I)       numViaLayers=4
[06/13 18:44:57   2002s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:44:57   2002s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:44:57   2002s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:44:57   2002s] (I)       end build via table
[06/13 18:44:57   2002s] [NR-eGR] numRoutingBlks=0 numInstBlks=85716 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:44:57   2002s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:44:57   2002s] (I)       readDataFromPlaceDB
[06/13 18:44:57   2002s] (I)       Read net information..
[06/13 18:44:57   2002s] [NR-eGR] Read numTotalNets=13592  numIgnoredNets=0
[06/13 18:44:57   2002s] (I)       Read testcase time = 0.000 seconds
[06/13 18:44:57   2002s] 
[06/13 18:44:57   2002s] (I)       read default dcut vias
[06/13 18:44:57   2002s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:44:57   2002s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:44:57   2002s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:44:57   2002s] (I)       build grid graph start
[06/13 18:44:57   2002s] (I)       build grid graph end
[06/13 18:44:57   2002s] (I)       Model blockage into capacity
[06/13 18:44:57   2002s] (I)       Read numBlocks=753501  numPreroutedWires=0  numCapScreens=0
[06/13 18:44:57   2002s] (I)       blocked area on Layer1 : 43380855336250  (908.23%)
[06/13 18:44:57   2002s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:44:57   2002s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:44:57   2002s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:44:57   2002s] (I)       Modeling time = 0.050 seconds
[06/13 18:44:57   2002s] 
[06/13 18:44:57   2002s] (I)       Number of ignored nets = 0
[06/13 18:44:57   2002s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:44:57   2002s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:44:57   2002s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:44:57   2002s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:44:57   2002s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:44:57   2002s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:44:57   2002s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:44:57   2002s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:44:57   2002s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:44:57   2002s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:44:57   2002s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1385.2 MB
[06/13 18:44:57   2002s] (I)       Ndr track 0 does not exist
[06/13 18:44:57   2002s] (I)       Layer1  viaCost=200.00
[06/13 18:44:57   2002s] (I)       Layer2  viaCost=100.00
[06/13 18:44:57   2002s] (I)       Layer3  viaCost=200.00
[06/13 18:44:57   2002s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:44:57   2002s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:44:57   2002s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:44:57   2002s] (I)       Site Width          :  1400  (dbu)
[06/13 18:44:57   2002s] (I)       Row Height          : 13000  (dbu)
[06/13 18:44:57   2002s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:44:57   2002s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:44:57   2002s] (I)       grid                :   168   168     4
[06/13 18:44:57   2002s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:44:57   2002s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:44:57   2002s] (I)       Default wire width  :   500   600   600   600
[06/13 18:44:57   2002s] (I)       Default wire space  :   450   500   500   600
[06/13 18:44:57   2002s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:44:57   2002s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:44:57   2002s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:44:57   2002s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:44:57   2002s] (I)       Num of masks        :     1     1     1     1
[06/13 18:44:57   2002s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:44:57   2002s] (I)       --------------------------------------------------------
[06/13 18:44:57   2002s] 
[06/13 18:44:57   2002s] [NR-eGR] ============ Routing rule table ============
[06/13 18:44:57   2002s] [NR-eGR] Rule id 0. Nets 13549 
[06/13 18:44:57   2002s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:44:57   2002s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:44:57   2002s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:44:57   2002s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:44:57   2002s] [NR-eGR] ========================================
[06/13 18:44:57   2002s] [NR-eGR] 
[06/13 18:44:57   2002s] (I)       After initializing earlyGlobalRoute syMemory usage = 1385.2 MB
[06/13 18:44:57   2002s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:44:57   2002s] (I)       ============= Initialization =============
[06/13 18:44:57   2002s] (I)       totalPins=43543  totalGlobalPin=39464 (90.63%)
[06/13 18:44:57   2002s] (I)       total 2D Cap : 433404 = (179237 H, 254167 V)
[06/13 18:44:57   2002s] [NR-eGR] Layer group 1: route 13549 net(s) in layer range [1, 4]
[06/13 18:44:57   2002s] (I)       ============  Phase 1a Route ============
[06/13 18:44:57   2002s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:44:57   2002s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:44:57   2002s] (I)       Usage: 69036 = (34992 H, 34044 V) = (19.52% H, 13.39% V) = (4.549e+05um H, 4.426e+05um V)
[06/13 18:44:57   2002s] (I)       
[06/13 18:44:57   2002s] (I)       ============  Phase 1b Route ============
[06/13 18:44:57   2002s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:44:57   2002s] (I)       Usage: 69045 = (34993 H, 34052 V) = (19.52% H, 13.40% V) = (4.549e+05um H, 4.427e+05um V)
[06/13 18:44:57   2002s] (I)       
[06/13 18:44:57   2002s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.975850e+05um
[06/13 18:44:57   2002s] (I)       ============  Phase 1c Route ============
[06/13 18:44:57   2002s] (I)       Level2 Grid: 34 x 34
[06/13 18:44:57   2002s] (I)       Phase 1c runs 0.01 seconds
[06/13 18:44:57   2002s] (I)       Usage: 69045 = (34993 H, 34052 V) = (19.52% H, 13.40% V) = (4.549e+05um H, 4.427e+05um V)
[06/13 18:44:57   2002s] (I)       
[06/13 18:44:57   2002s] (I)       ============  Phase 1d Route ============
[06/13 18:44:57   2002s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:44:57   2002s] (I)       Usage: 69053 = (34997 H, 34056 V) = (19.53% H, 13.40% V) = (4.550e+05um H, 4.427e+05um V)
[06/13 18:44:57   2002s] (I)       
[06/13 18:44:57   2002s] (I)       ============  Phase 1e Route ============
[06/13 18:44:57   2002s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:44:57   2002s] (I)       Usage: 69053 = (34997 H, 34056 V) = (19.53% H, 13.40% V) = (4.550e+05um H, 4.427e+05um V)
[06/13 18:44:57   2002s] (I)       
[06/13 18:44:57   2002s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.976890e+05um
[06/13 18:44:57   2002s] [NR-eGR] 
[06/13 18:44:57   2002s] (I)       ============  Phase 1l Route ============
[06/13 18:44:57   2002s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:44:57   2002s] (I)       
[06/13 18:44:57   2002s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:44:57   2002s] [NR-eGR]                OverCon         OverCon            
[06/13 18:44:57   2002s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:44:57   2002s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:44:57   2002s] [NR-eGR] ---------------------------------------------------
[06/13 18:44:57   2002s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:44:57   2002s] [NR-eGR] Layer2      81( 0.54%)       0( 0.00%)   ( 0.54%) 
[06/13 18:44:57   2002s] [NR-eGR] Layer3      13( 0.08%)       0( 0.00%)   ( 0.08%) 
[06/13 18:44:57   2002s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:44:57   2002s] [NR-eGR] ---------------------------------------------------
[06/13 18:44:57   2002s] [NR-eGR] Total       94( 0.18%)       0( 0.00%)   ( 0.18%) 
[06/13 18:44:57   2002s] [NR-eGR] 
[06/13 18:44:57   2002s] (I)       Total Global Routing Runtime: 0.07 seconds
[06/13 18:44:57   2002s] (I)       total 2D Cap : 434875 = (180073 H, 254802 V)
[06/13 18:44:57   2002s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/13 18:44:57   2002s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/13 18:44:57   2002s] (I)       ============= track Assignment ============
[06/13 18:44:57   2002s] (I)       extract Global 3D Wires
[06/13 18:44:57   2002s] (I)       Extract Global WL : time=0.00
[06/13 18:44:57   2002s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:44:57   2002s] (I)       Initialization real time=0.00 seconds
[06/13 18:44:57   2002s] (I)       Run Multi-thread track assignment
[06/13 18:44:57   2003s] (I)       merging nets...
[06/13 18:44:57   2003s] (I)       merging nets done
[06/13 18:44:57   2003s] (I)       Kernel real time=0.11 seconds
[06/13 18:44:57   2003s] (I)       End Greedy Track Assignment
[06/13 18:44:57   2003s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:44:57   2003s] [NR-eGR] Layer1(MET1)(H) length: 9.129783e+04um, number of vias: 42531
[06/13 18:44:57   2003s] [NR-eGR] Layer2(MET2)(V) length: 4.175372e+05um, number of vias: 28406
[06/13 18:44:57   2003s] [NR-eGR] Layer3(MET3)(H) length: 3.926195e+05um, number of vias: 1806
[06/13 18:44:57   2003s] [NR-eGR] Layer4(MET4)(V) length: 5.080659e+04um, number of vias: 0
[06/13 18:44:57   2003s] [NR-eGR] Total length: 9.522611e+05um, number of vias: 72743
[06/13 18:44:57   2003s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:44:57   2003s] [NR-eGR] Total clock nets wire length: 4.794953e+04um 
[06/13 18:44:57   2003s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:44:57   2003s] [NR-eGR] End Peak syMemory usage = 1323.2 MB
[06/13 18:44:57   2003s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
[06/13 18:44:57   2003s] Extraction called for design 'top_io' of instances=13326 and nets=14040 using extraction engine 'preRoute' .
[06/13 18:44:57   2003s] PreRoute RC Extraction called for design top_io.
[06/13 18:44:57   2003s] RC Extraction called in multi-corner(2) mode.
[06/13 18:44:57   2003s] RCMode: PreRoute
[06/13 18:44:57   2003s]       RC Corner Indexes            0       1   
[06/13 18:44:57   2003s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:44:57   2003s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:44:57   2003s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:44:57   2003s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:44:57   2003s] Shrink Factor                : 1.00000
[06/13 18:44:57   2003s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:44:57   2003s] Using capacitance table file ...
[06/13 18:44:57   2003s] Updating RC grid for preRoute extraction ...
[06/13 18:44:57   2003s] Initializing multi-corner capacitance tables ... 
[06/13 18:44:57   2003s] Initializing multi-corner resistance tables ...
[06/13 18:44:57   2003s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1321.027M)
[06/13 18:44:57   2003s] Compute RC Scale Done ...
[06/13 18:44:57   2003s] [hotspot] +------------+---------------+---------------+
[06/13 18:44:57   2003s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:44:57   2003s] [hotspot] +------------+---------------+---------------+
[06/13 18:44:57   2003s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:44:57   2003s] [hotspot] +------------+---------------+---------------+
[06/13 18:44:57   2003s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:44:57   2003s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:44:57   2003s] #################################################################################
[06/13 18:44:57   2003s] # Design Stage: PreRoute
[06/13 18:44:57   2003s] # Design Name: top_io
[06/13 18:44:57   2003s] # Design Mode: 250nm
[06/13 18:44:57   2003s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:44:57   2003s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:44:57   2003s] # Signoff Settings: SI Off 
[06/13 18:44:57   2003s] #################################################################################
[06/13 18:44:58   2003s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:44:58   2003s] Calculate delays in BcWc mode...
[06/13 18:44:58   2003s] Topological Sorting (REAL = 0:00:00.0, MEM = 1392.4M, InitMEM = 1392.4M)
[06/13 18:44:58   2003s] Start delay calculation (fullDC) (1 T). (MEM=1392.39)
[06/13 18:44:58   2003s] End AAE Lib Interpolated Model. (MEM=1392.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:44:59   2005s] Total number of fetched objects 15425
[06/13 18:44:59   2005s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:44:59   2005s] End delay calculation. (MEM=1379.66 CPU=0:00:01.4 REAL=0:00:01.0)
[06/13 18:44:59   2005s] End delay calculation (fullDC). (MEM=1379.66 CPU=0:00:01.6 REAL=0:00:01.0)
[06/13 18:44:59   2005s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1379.7M) ***
[06/13 18:45:00   2005s] Begin: GigaOpt postEco DRV Optimization
[06/13 18:45:00   2005s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:45:00   2005s] Info: 43 io nets excluded
[06/13 18:45:00   2005s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:45:00   2005s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:45:00   2005s] ### Creating PhyDesignMc. totSessionCpu=0:33:26 mem=1379.7M
[06/13 18:45:00   2005s] #spOpts: N=250 
[06/13 18:45:00   2005s] Core basic site is standard
[06/13 18:45:00   2005s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:45:00   2005s] ### Creating PhyDesignMc, finished. totSessionCpu=0:33:26 mem=1379.7M
[06/13 18:45:00   2005s] 
[06/13 18:45:00   2005s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:45:00   2005s] ### Creating LA Mngr. totSessionCpu=0:33:26 mem=1379.7M
[06/13 18:45:00   2005s] ### Creating LA Mngr, finished. totSessionCpu=0:33:26 mem=1379.7M
[06/13 18:45:01   2006s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:45:01   2006s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:45:01   2006s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:45:01   2006s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:45:01   2006s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:45:01   2006s] Info: violation cost 1.362344 (cap = 0.000000, tran = 1.362344, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:45:01   2006s] |     6|    35|    -0.46|     0|     0|     0.00|     0|     0|     0|     0|    -5.75|  -250.70|       0|       0|       0|  80.06|          |         |
[06/13 18:45:02   2007s] Info: violation cost 0.046125 (cap = 0.000000, tran = 0.046125, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:45:02   2007s] |     1|     1|    -0.15|     0|     0|     0.00|     0|     0|     0|     0|    -5.75|  -250.70|       0|       0|       5|  80.07| 0:00:01.0|  1471.2M|
[06/13 18:45:02   2007s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:45:02   2007s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.75|  -250.70|       0|       0|       1|  80.07| 0:00:00.0|  1471.2M|
[06/13 18:45:02   2007s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:45:02   2007s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.75|  -250.70|       0|       0|       0|  80.07| 0:00:00.0|  1471.2M|
[06/13 18:45:02   2007s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:45:02   2007s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:45:02   2007s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:45:02   2007s] **** End NDR-Layer Usage Statistics ****
[06/13 18:45:02   2007s] 
[06/13 18:45:02   2007s] *** Finish DRV Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1471.2M) ***
[06/13 18:45:02   2007s] 
[06/13 18:45:02   2007s] *** Starting refinePlace (0:33:28 mem=1487.2M) ***
[06/13 18:45:02   2007s] Total net bbox length = 7.474e+05 (3.788e+05 3.686e+05) (ext = 2.904e+04)
[06/13 18:45:02   2007s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:45:02   2007s] Starting refinePlace ...
[06/13 18:45:02   2007s] Move report: legalization moves 8 insts, mean move: 16.10 um, max move: 44.60 um
[06/13 18:45:02   2007s] 	Max move on inst (t_op/FE_OFC3229_FE_DBTN0_n124): (1341.20, 551.20) --> (1335.60, 512.20)
[06/13 18:45:02   2007s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1487.2MB) @(0:33:28 - 0:33:28).
[06/13 18:45:02   2007s] Move report: Detail placement moves 8 insts, mean move: 16.10 um, max move: 44.60 um
[06/13 18:45:02   2007s] 	Max move on inst (t_op/FE_OFC3229_FE_DBTN0_n124): (1341.20, 551.20) --> (1335.60, 512.20)
[06/13 18:45:02   2007s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.2MB
[06/13 18:45:02   2007s] Statistics of distance of Instance movement in refine placement:
[06/13 18:45:02   2007s]   maximum (X+Y) =        44.60 um
[06/13 18:45:02   2007s]   inst (t_op/FE_OFC3229_FE_DBTN0_n124) with max move: (1341.2, 551.2) -> (1335.6, 512.2)
[06/13 18:45:02   2007s]   mean    (X+Y) =        16.10 um
[06/13 18:45:02   2007s] Summary Report:
[06/13 18:45:02   2007s] Instances move: 8 (out of 13068 movable)
[06/13 18:45:02   2007s] Instances flipped: 0
[06/13 18:45:02   2007s] Mean displacement: 16.10 um
[06/13 18:45:02   2007s] Max displacement: 44.60 um (Instance: t_op/FE_OFC3229_FE_DBTN0_n124) (1341.2, 551.2) -> (1335.6, 512.2)
[06/13 18:45:02   2007s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: BUF6
[06/13 18:45:02   2007s] Total instances moved : 8
[06/13 18:45:02   2007s] Total net bbox length = 7.476e+05 (3.788e+05 3.687e+05) (ext = 2.904e+04)
[06/13 18:45:02   2007s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.2MB
[06/13 18:45:02   2007s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1487.2MB) @(0:33:28 - 0:33:28).
[06/13 18:45:02   2007s] *** Finished refinePlace (0:33:28 mem=1487.2M) ***
[06/13 18:45:02   2008s] *** maximum move = 44.60 um ***
[06/13 18:45:02   2008s] *** Finished re-routing un-routed nets (1487.2M) ***
[06/13 18:45:02   2008s] 
[06/13 18:45:02   2008s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1487.2M) ***
[06/13 18:45:02   2008s] End: GigaOpt postEco DRV Optimization
[06/13 18:45:02   2008s] GigaOpt: WNS changes after routing: -4.205 -> -4.604 (bump = 0.399)
[06/13 18:45:02   2008s] Begin: GigaOpt postEco optimization
[06/13 18:45:02   2008s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:45:02   2008s] Info: 43 io nets excluded
[06/13 18:45:02   2008s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:45:02   2008s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:45:02   2008s] ### Creating PhyDesignMc. totSessionCpu=0:33:28 mem=1468.2M
[06/13 18:45:02   2008s] #spOpts: N=250 
[06/13 18:45:02   2008s] ### Creating PhyDesignMc, finished. totSessionCpu=0:33:28 mem=1468.2M
[06/13 18:45:02   2008s] 
[06/13 18:45:02   2008s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:45:02   2008s] ### Creating LA Mngr. totSessionCpu=0:33:28 mem=1468.2M
[06/13 18:45:02   2008s] ### Creating LA Mngr, finished. totSessionCpu=0:33:28 mem=1468.2M
[06/13 18:45:05   2011s] *info: 43 io nets excluded
[06/13 18:45:05   2011s] *info: 2 clock nets excluded
[06/13 18:45:05   2011s] *info: 7 special nets excluded.
[06/13 18:45:05   2011s] *info: 442 no-driver nets excluded.
[06/13 18:45:06   2012s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:45:06   2012s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:45:06   2012s] PathGroup :  my_path  TargetSlack : 0 
[06/13 18:45:06   2012s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:45:06   2012s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:45:06   2012s] ** GigaOpt Optimizer WNS Slack -5.751 TNS Slack -250.702 Density 80.07
[06/13 18:45:06   2012s] Optimizer WNS Pass 0
[06/13 18:45:06   2012s] Active Path Group: in2reg reg2reg  
[06/13 18:45:06   2012s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:45:06   2012s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:45:06   2012s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:45:06   2012s] |  -5.751|   -5.751|-250.702| -250.702|    80.07%|   0:00:00.0| 1487.2M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:45:20   2025s] |  -5.682|   -5.682|-249.768| -249.768|    80.08%|   0:00:14.0| 1490.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[0]/D               |
[06/13 18:45:20   2025s] |  -5.639|   -5.639|-249.459| -249.459|    80.08%|   0:00:00.0| 1490.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:45:30   2036s] |  -5.622|   -5.622|-249.522| -249.522|    80.08%|   0:00:10.0| 1490.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:45:36   2041s] |  -5.622|   -5.622|-249.627| -249.627|    80.08%|   0:00:06.0| 1487.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:45:36   2041s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:45:36   2041s] 
[06/13 18:45:36   2041s] *** Finish Core Optimize Step (cpu=0:00:29.4 real=0:00:30.0 mem=1487.6M) ***
[06/13 18:45:36   2041s] Active Path Group: in2reg  
[06/13 18:45:36   2041s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:45:36   2041s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:45:36   2041s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:45:36   2041s] |  -3.458|   -5.622| -62.434| -249.627|    80.08%|   0:00:00.0| 1487.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:45:46   2051s] |  -3.328|   -5.622| -61.897| -249.348|    80.07%|   0:00:10.0| 1487.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:45:48   2053s] |  -3.328|   -5.622| -61.897| -249.348|    80.07%|   0:00:02.0| 1487.6M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:45:48   2053s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:45:48   2053s] 
[06/13 18:45:48   2053s] *** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=1487.6M) ***
[06/13 18:45:48   2053s] 
[06/13 18:45:48   2053s] *** Finished Optimize Step Cumulative (cpu=0:00:41.1 real=0:00:42.0 mem=1487.6M) ***
[06/13 18:45:48   2053s] ** GigaOpt Optimizer WNS Slack -5.622 TNS Slack -249.348 Density 80.07
[06/13 18:45:48   2053s] *** Starting refinePlace (0:34:14 mem=1487.6M) ***
[06/13 18:45:48   2053s] Total net bbox length = 7.475e+05 (3.788e+05 3.688e+05) (ext = 2.904e+04)
[06/13 18:45:48   2053s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:45:48   2053s] Starting refinePlace ...
[06/13 18:45:48   2053s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:45:48   2053s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1487.6MB) @(0:34:14 - 0:34:14).
[06/13 18:45:48   2053s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:45:48   2053s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.6MB
[06/13 18:45:48   2053s] Statistics of distance of Instance movement in refine placement:
[06/13 18:45:48   2053s]   maximum (X+Y) =         0.00 um
[06/13 18:45:48   2053s]   mean    (X+Y) =         0.00 um
[06/13 18:45:48   2053s] Summary Report:
[06/13 18:45:48   2053s] Instances move: 0 (out of 13070 movable)
[06/13 18:45:48   2053s] Instances flipped: 0
[06/13 18:45:48   2053s] Mean displacement: 0.00 um
[06/13 18:45:48   2053s] Max displacement: 0.00 um 
[06/13 18:45:48   2053s] Total instances moved : 0
[06/13 18:45:48   2053s] Total net bbox length = 7.475e+05 (3.788e+05 3.688e+05) (ext = 2.904e+04)
[06/13 18:45:48   2053s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1487.6MB
[06/13 18:45:48   2053s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1487.6MB) @(0:34:14 - 0:34:14).
[06/13 18:45:48   2053s] *** Finished refinePlace (0:34:14 mem=1487.6M) ***
[06/13 18:45:48   2053s] *** maximum move = 0.00 um ***
[06/13 18:45:48   2053s] *** Finished re-routing un-routed nets (1487.6M) ***
[06/13 18:45:48   2053s] 
[06/13 18:45:48   2053s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1487.6M) ***
[06/13 18:45:48   2053s] ** GigaOpt Optimizer WNS Slack -5.622 TNS Slack -249.348 Density 80.08
[06/13 18:45:48   2053s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:45:48   2053s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:45:48   2053s] **** End NDR-Layer Usage Statistics ****
[06/13 18:45:48   2053s] 
[06/13 18:45:48   2053s] *** Finish pre-CTS Setup Fixing (cpu=0:00:41.6 real=0:00:42.0 mem=1487.6M) ***
[06/13 18:45:48   2053s] 
[06/13 18:45:48   2053s] End: GigaOpt postEco optimization
[06/13 18:45:48   2053s] GigaOpt: WNS changes after postEco optimization: -4.205 -> -4.475 (bump = 0.27)
[06/13 18:45:48   2053s] GigaOpt: Skipping nonLegal postEco optimization
[06/13 18:45:48   2054s] Design TNS changes after trial route: -191.249 -> -249.248
[06/13 18:45:48   2054s] Begin: GigaOpt TNS recovery
[06/13 18:45:48   2054s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:45:48   2054s] Info: 43 io nets excluded
[06/13 18:45:48   2054s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:45:48   2054s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:45:48   2054s] ### Creating PhyDesignMc. totSessionCpu=0:34:14 mem=1468.6M
[06/13 18:45:48   2054s] #spOpts: N=250 
[06/13 18:45:48   2054s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:14 mem=1468.6M
[06/13 18:45:48   2054s] 
[06/13 18:45:48   2054s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:45:48   2054s] ### Creating LA Mngr. totSessionCpu=0:34:14 mem=1468.6M
[06/13 18:45:48   2054s] ### Creating LA Mngr, finished. totSessionCpu=0:34:14 mem=1468.6M
[06/13 18:45:51   2057s] *info: 43 io nets excluded
[06/13 18:45:51   2057s] *info: 2 clock nets excluded
[06/13 18:45:51   2057s] *info: 7 special nets excluded.
[06/13 18:45:51   2057s] *info: 442 no-driver nets excluded.
[06/13 18:45:52   2058s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:45:52   2058s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:45:52   2058s] PathGroup :  my_path  TargetSlack : 0 
[06/13 18:45:52   2058s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:45:52   2058s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:45:52   2058s] ** GigaOpt Optimizer WNS Slack -5.622 TNS Slack -249.348 Density 80.08
[06/13 18:45:52   2058s] Optimizer TNS Opt
[06/13 18:45:52   2058s] Active Path Group: in2reg reg2reg  
[06/13 18:45:52   2058s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:45:52   2058s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:45:52   2058s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:45:52   2058s] |  -5.622|   -5.622|-249.348| -249.348|    80.08%|   0:00:00.0| 1487.6M|setup_func_max|  reg2reg| t_op/u_cdr/dec/o_flag_reg/D                        |
[06/13 18:45:54   2059s] |  -5.606|   -5.606|-248.432| -248.432|    80.09%|   0:00:02.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:45:54   2060s] |  -5.606|   -5.606|-248.178| -248.178|    80.09%|   0:00:00.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:45:54   2060s] |  -5.606|   -5.606|-248.150| -248.150|    80.09%|   0:00:00.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:45:54   2060s] |  -5.606|   -5.606|-248.061| -248.061|    80.09%|   0:00:00.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[1]/D            |
[06/13 18:45:54   2060s] |  -5.606|   -5.606|-248.016| -248.016|    80.09%|   0:00:00.0| 1490.7M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[1]/D            |
[06/13 18:45:55   2061s] |  -5.606|   -5.606|-245.882| -245.882|    80.09%|   0:00:01.0| 1487.9M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:45:55   2061s] |  -5.606|   -5.606|-245.562| -245.562|    80.09%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:45:56   2061s] |  -5.606|   -5.606|-206.889| -206.889|    80.13%|   0:00:01.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:45:56   2061s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:45:57   2062s] |  -5.606|   -5.606|-201.774| -201.774|    80.17%|   0:00:01.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:45:57   2062s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:45:57   2063s] |  -5.606|   -5.606|-196.868| -196.868|    80.22%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:45:57   2063s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:46:00   2065s] |  -5.606|   -5.606|-192.012| -192.012|    80.28%|   0:00:03.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:46:00   2065s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:46:00   2066s] |  -5.606|   -5.606|-190.536| -190.536|    80.31%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_4_buff_reg[1 |
[06/13 18:46:00   2066s] |        |         |        |         |          |            |        |              |         | 4]/D                                               |
[06/13 18:46:01   2066s] |  -5.606|   -5.606|-190.232| -190.232|    80.31%|   0:00:01.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:46:01   2066s] |        |         |        |         |          |            |        |              |         | 14]/D                                              |
[06/13 18:46:01   2066s] |  -5.606|   -5.606|-190.012| -190.012|    80.32%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:46:01   2066s] |        |         |        |         |          |            |        |              |         | 14]/D                                              |
[06/13 18:46:01   2066s] |  -5.606|   -5.606|-189.935| -189.935|    80.32%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:46:01   2066s] |        |         |        |         |          |            |        |              |         | 14]/D                                              |
[06/13 18:46:01   2066s] |  -5.606|   -5.606|-189.935| -189.935|    80.32%|   0:00:00.0| 1507.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[3]/D                      |
[06/13 18:46:01   2066s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:46:01   2066s] 
[06/13 18:46:01   2066s] *** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:09.0 mem=1507.0M) ***
[06/13 18:46:01   2066s] 
[06/13 18:46:01   2066s] *** Finished Optimize Step Cumulative (cpu=0:00:08.5 real=0:00:09.0 mem=1507.0M) ***
[06/13 18:46:01   2066s] ** GigaOpt Optimizer WNS Slack -5.606 TNS Slack -189.935 Density 80.32
[06/13 18:46:01   2066s] *** Starting refinePlace (0:34:27 mem=1507.0M) ***
[06/13 18:46:01   2066s] Total net bbox length = 7.484e+05 (3.790e+05 3.695e+05) (ext = 2.904e+04)
[06/13 18:46:01   2066s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:46:01   2066s] Starting refinePlace ...
[06/13 18:46:01   2066s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:46:01   2066s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1507.0MB) @(0:34:27 - 0:34:27).
[06/13 18:46:01   2066s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:46:01   2066s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1507.0MB
[06/13 18:46:01   2066s] Statistics of distance of Instance movement in refine placement:
[06/13 18:46:01   2066s]   maximum (X+Y) =         0.00 um
[06/13 18:46:01   2066s]   mean    (X+Y) =         0.00 um
[06/13 18:46:01   2066s] Summary Report:
[06/13 18:46:01   2066s] Instances move: 0 (out of 13105 movable)
[06/13 18:46:01   2066s] Instances flipped: 0
[06/13 18:46:01   2066s] Mean displacement: 0.00 um
[06/13 18:46:01   2066s] Max displacement: 0.00 um 
[06/13 18:46:01   2066s] Total instances moved : 0
[06/13 18:46:01   2066s] Total net bbox length = 7.484e+05 (3.790e+05 3.695e+05) (ext = 2.904e+04)
[06/13 18:46:01   2066s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1507.0MB
[06/13 18:46:01   2066s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1507.0MB) @(0:34:27 - 0:34:27).
[06/13 18:46:01   2066s] *** Finished refinePlace (0:34:27 mem=1507.0M) ***
[06/13 18:46:01   2066s] *** maximum move = 0.00 um ***
[06/13 18:46:01   2066s] *** Finished re-routing un-routed nets (1507.0M) ***
[06/13 18:46:01   2067s] 
[06/13 18:46:01   2067s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1507.0M) ***
[06/13 18:46:01   2067s] ** GigaOpt Optimizer WNS Slack -5.606 TNS Slack -189.935 Density 80.45
[06/13 18:46:01   2067s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:46:01   2067s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:46:01   2067s] **** End NDR-Layer Usage Statistics ****
[06/13 18:46:01   2067s] 
[06/13 18:46:01   2067s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=1507.0M) ***
[06/13 18:46:01   2067s] 
[06/13 18:46:01   2067s] End: GigaOpt TNS recovery
[06/13 18:46:01   2067s] *** Steiner Routed Nets: 1.218%; Threshold: 100; Threshold for Hold: 100
[06/13 18:46:01   2067s] Start to check current routing status for nets...
[06/13 18:46:01   2067s] All nets are already routed correctly.
[06/13 18:46:01   2067s] End to check current routing status for nets (mem=1487.9M)
[06/13 18:46:01   2067s] No multi-vt cells found. Aborting this optimization step
[06/13 18:46:01   2067s] 
[06/13 18:46:01   2067s] Active setup views:
[06/13 18:46:01   2067s]  setup_func_max
[06/13 18:46:01   2067s]   Dominating endpoints: 0
[06/13 18:46:01   2067s]   Dominating TNS: -0.000
[06/13 18:46:01   2067s] 
[06/13 18:46:01   2067s] Extraction called for design 'top_io' of instances=13363 and nets=14077 using extraction engine 'preRoute' .
[06/13 18:46:01   2067s] PreRoute RC Extraction called for design top_io.
[06/13 18:46:01   2067s] RC Extraction called in multi-corner(2) mode.
[06/13 18:46:01   2067s] RCMode: PreRoute
[06/13 18:46:01   2067s]       RC Corner Indexes            0       1   
[06/13 18:46:01   2067s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:46:01   2067s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:46:01   2067s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:46:01   2067s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:46:01   2067s] Shrink Factor                : 1.00000
[06/13 18:46:01   2067s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:46:01   2067s] Using capacitance table file ...
[06/13 18:46:01   2067s] Initializing multi-corner capacitance tables ... 
[06/13 18:46:01   2067s] Initializing multi-corner resistance tables ...
[06/13 18:46:01   2067s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1328.965M)
[06/13 18:46:01   2067s] Skewing Data Summary (End_of_FINAL)
[06/13 18:46:02   2067s] --------------------------------------------------
[06/13 18:46:02   2067s]  Total skewed count:0
[06/13 18:46:02   2067s] --------------------------------------------------
[06/13 18:46:02   2067s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:46:02   2067s] [PSP]     Started earlyGlobalRoute kernel
[06/13 18:46:02   2067s] [PSP]     Initial Peak syMemory usage = 1335.0 MB
[06/13 18:46:02   2067s] (I)       Reading DB...
[06/13 18:46:02   2067s] (I)       before initializing RouteDB syMemory usage = 1340.5 MB
[06/13 18:46:02   2067s] (I)       congestionReportName   : 
[06/13 18:46:02   2067s] (I)       layerRangeFor2DCongestion : 
[06/13 18:46:02   2067s] (I)       buildTerm2TermWires    : 0
[06/13 18:46:02   2067s] (I)       doTrackAssignment      : 1
[06/13 18:46:02   2067s] (I)       dumpBookshelfFiles     : 0
[06/13 18:46:02   2067s] (I)       numThreads             : 1
[06/13 18:46:02   2067s] (I)       bufferingAwareRouting  : false
[06/13 18:46:02   2067s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:46:02   2067s] (I)       honorPin               : false
[06/13 18:46:02   2067s] (I)       honorPinGuide          : true
[06/13 18:46:02   2067s] (I)       honorPartition         : false
[06/13 18:46:02   2067s] (I)       allowPartitionCrossover: false
[06/13 18:46:02   2067s] (I)       honorSingleEntry       : true
[06/13 18:46:02   2067s] (I)       honorSingleEntryStrong : true
[06/13 18:46:02   2067s] (I)       handleViaSpacingRule   : false
[06/13 18:46:02   2067s] (I)       handleEolSpacingRule   : false
[06/13 18:46:02   2067s] (I)       PDConstraint           : none
[06/13 18:46:02   2067s] (I)       expBetterNDRHandling   : false
[06/13 18:46:02   2067s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:46:02   2067s] (I)       routingEffortLevel     : 3
[06/13 18:46:02   2067s] (I)       effortLevel            : standard
[06/13 18:46:02   2067s] [NR-eGR] minRouteLayer          : 1
[06/13 18:46:02   2067s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:46:02   2067s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:46:02   2067s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:46:02   2067s] (I)       numRowsPerGCell        : 1
[06/13 18:46:02   2067s] (I)       speedUpLargeDesign     : 0
[06/13 18:46:02   2067s] (I)       multiThreadingTA       : 1
[06/13 18:46:02   2067s] (I)       blkAwareLayerSwitching : 1
[06/13 18:46:02   2067s] (I)       optimizationMode       : false
[06/13 18:46:02   2067s] (I)       routeSecondPG          : false
[06/13 18:46:02   2067s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:46:02   2067s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:46:02   2067s] (I)       punchThroughDistance   : 500.00
[06/13 18:46:02   2067s] (I)       scenicBound            : 1.15
[06/13 18:46:02   2067s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:46:02   2067s] (I)       source-to-sink ratio   : 0.00
[06/13 18:46:02   2067s] (I)       targetCongestionRatioH : 1.00
[06/13 18:46:02   2067s] (I)       targetCongestionRatioV : 1.00
[06/13 18:46:02   2067s] (I)       layerCongestionRatio   : 0.70
[06/13 18:46:02   2067s] (I)       m1CongestionRatio      : 0.10
[06/13 18:46:02   2067s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:46:02   2067s] (I)       localRouteEffort       : 1.00
[06/13 18:46:02   2067s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:46:02   2067s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:46:02   2067s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:46:02   2067s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:46:02   2067s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:46:02   2067s] (I)       routeVias              : 
[06/13 18:46:02   2067s] (I)       readTROption           : true
[06/13 18:46:02   2067s] (I)       extraSpacingFactor     : 1.00
[06/13 18:46:02   2067s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:46:02   2067s] (I)       routeSelectedNetsOnly  : false
[06/13 18:46:02   2067s] (I)       clkNetUseMaxDemand     : false
[06/13 18:46:02   2067s] (I)       extraDemandForClocks   : 0
[06/13 18:46:02   2067s] (I)       steinerRemoveLayers    : false
[06/13 18:46:02   2067s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:46:02   2067s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:46:02   2067s] (I)       similarTopologyRoutingFast : false
[06/13 18:46:02   2067s] (I)       spanningTreeRefinement : false
[06/13 18:46:02   2067s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:46:02   2067s] (I)       starting read tracks
[06/13 18:46:02   2067s] (I)       build grid graph
[06/13 18:46:02   2067s] (I)       build grid graph start
[06/13 18:46:02   2067s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:46:02   2067s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:46:02   2067s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:46:02   2067s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:46:02   2067s] (I)       build grid graph end
[06/13 18:46:02   2067s] (I)       numViaLayers=4
[06/13 18:46:02   2067s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:46:02   2067s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:46:02   2067s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:46:02   2067s] (I)       end build via table
[06/13 18:46:02   2067s] [NR-eGR] numRoutingBlks=0 numInstBlks=85901 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:46:02   2067s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:46:02   2067s] (I)       readDataFromPlaceDB
[06/13 18:46:02   2067s] (I)       Read net information..
[06/13 18:46:02   2067s] [NR-eGR] Read numTotalNets=13629  numIgnoredNets=0
[06/13 18:46:02   2067s] (I)       Read testcase time = 0.000 seconds
[06/13 18:46:02   2067s] 
[06/13 18:46:02   2067s] (I)       read default dcut vias
[06/13 18:46:02   2067s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:46:02   2067s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:46:02   2067s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:46:02   2067s] (I)       build grid graph start
[06/13 18:46:02   2067s] (I)       build grid graph end
[06/13 18:46:02   2067s] (I)       Model blockage into capacity
[06/13 18:46:02   2067s] (I)       Read numBlocks=755111  numPreroutedWires=0  numCapScreens=0
[06/13 18:46:02   2067s] (I)       blocked area on Layer1 : 43478652620000  (910.28%)
[06/13 18:46:02   2067s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:46:02   2067s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:46:02   2067s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:46:02   2067s] (I)       Modeling time = 0.050 seconds
[06/13 18:46:02   2067s] 
[06/13 18:46:02   2067s] (I)       Number of ignored nets = 0
[06/13 18:46:02   2067s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:46:02   2067s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:46:02   2067s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:46:02   2067s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:46:02   2067s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:46:02   2067s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:46:02   2067s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:46:02   2067s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:46:02   2067s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:46:02   2067s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:46:02   2067s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1378.0 MB
[06/13 18:46:02   2067s] (I)       Ndr track 0 does not exist
[06/13 18:46:02   2067s] (I)       Layer1  viaCost=200.00
[06/13 18:46:02   2067s] (I)       Layer2  viaCost=100.00
[06/13 18:46:02   2067s] (I)       Layer3  viaCost=200.00
[06/13 18:46:02   2067s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:46:02   2067s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:46:02   2067s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:46:02   2067s] (I)       Site Width          :  1400  (dbu)
[06/13 18:46:02   2067s] (I)       Row Height          : 13000  (dbu)
[06/13 18:46:02   2067s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:46:02   2067s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:46:02   2067s] (I)       grid                :   168   168     4
[06/13 18:46:02   2067s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:46:02   2067s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:46:02   2067s] (I)       Default wire width  :   500   600   600   600
[06/13 18:46:02   2067s] (I)       Default wire space  :   450   500   500   600
[06/13 18:46:02   2067s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:46:02   2067s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:46:02   2067s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:46:02   2067s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:46:02   2067s] (I)       Num of masks        :     1     1     1     1
[06/13 18:46:02   2067s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:46:02   2067s] (I)       --------------------------------------------------------
[06/13 18:46:02   2067s] 
[06/13 18:46:02   2067s] [NR-eGR] ============ Routing rule table ============
[06/13 18:46:02   2067s] [NR-eGR] Rule id 0. Nets 13586 
[06/13 18:46:02   2067s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:46:02   2067s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:46:02   2067s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:46:02   2067s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:46:02   2067s] [NR-eGR] ========================================
[06/13 18:46:02   2067s] [NR-eGR] 
[06/13 18:46:02   2067s] (I)       After initializing earlyGlobalRoute syMemory usage = 1378.0 MB
[06/13 18:46:02   2067s] (I)       Loading and dumping file time : 0.14 seconds
[06/13 18:46:02   2067s] (I)       ============= Initialization =============
[06/13 18:46:02   2067s] (I)       totalPins=43617  totalGlobalPin=39516 (90.60%)
[06/13 18:46:02   2067s] (I)       total 2D Cap : 433403 = (179236 H, 254167 V)
[06/13 18:46:02   2067s] [NR-eGR] Layer group 1: route 13586 net(s) in layer range [1, 4]
[06/13 18:46:02   2067s] (I)       ============  Phase 1a Route ============
[06/13 18:46:02   2067s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:46:02   2067s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:46:02   2067s] (I)       Usage: 69103 = (35011 H, 34092 V) = (19.53% H, 13.41% V) = (4.551e+05um H, 4.432e+05um V)
[06/13 18:46:02   2067s] (I)       
[06/13 18:46:02   2067s] (I)       ============  Phase 1b Route ============
[06/13 18:46:02   2067s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:46:02   2067s] (I)       Usage: 69114 = (35012 H, 34102 V) = (19.53% H, 13.42% V) = (4.552e+05um H, 4.433e+05um V)
[06/13 18:46:02   2067s] (I)       
[06/13 18:46:02   2067s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.984820e+05um
[06/13 18:46:02   2067s] (I)       ============  Phase 1c Route ============
[06/13 18:46:02   2067s] (I)       Level2 Grid: 34 x 34
[06/13 18:46:02   2067s] (I)       Phase 1c runs 0.01 seconds
[06/13 18:46:02   2067s] (I)       Usage: 69114 = (35012 H, 34102 V) = (19.53% H, 13.42% V) = (4.552e+05um H, 4.433e+05um V)
[06/13 18:46:02   2067s] (I)       
[06/13 18:46:02   2067s] (I)       ============  Phase 1d Route ============
[06/13 18:46:02   2067s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:46:02   2067s] (I)       Usage: 69120 = (35014 H, 34106 V) = (19.54% H, 13.42% V) = (4.552e+05um H, 4.434e+05um V)
[06/13 18:46:02   2067s] (I)       
[06/13 18:46:02   2067s] (I)       ============  Phase 1e Route ============
[06/13 18:46:02   2067s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:46:02   2067s] (I)       Usage: 69120 = (35014 H, 34106 V) = (19.54% H, 13.42% V) = (4.552e+05um H, 4.434e+05um V)
[06/13 18:46:02   2067s] (I)       
[06/13 18:46:02   2067s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.985600e+05um
[06/13 18:46:02   2067s] [NR-eGR] 
[06/13 18:46:02   2067s] (I)       ============  Phase 1l Route ============
[06/13 18:46:02   2067s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:46:02   2067s] (I)       
[06/13 18:46:02   2067s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:46:02   2067s] [NR-eGR]                OverCon         OverCon            
[06/13 18:46:02   2067s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:46:02   2067s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:46:02   2067s] [NR-eGR] ---------------------------------------------------
[06/13 18:46:02   2067s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:46:02   2067s] [NR-eGR] Layer2      75( 0.50%)       0( 0.00%)   ( 0.50%) 
[06/13 18:46:02   2067s] [NR-eGR] Layer3      13( 0.08%)       0( 0.00%)   ( 0.08%) 
[06/13 18:46:02   2067s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:46:02   2067s] [NR-eGR] ---------------------------------------------------
[06/13 18:46:02   2067s] [NR-eGR] Total       88( 0.17%)       0( 0.00%)   ( 0.17%) 
[06/13 18:46:02   2067s] [NR-eGR] 
[06/13 18:46:02   2067s] (I)       Total Global Routing Runtime: 0.06 seconds
[06/13 18:46:02   2067s] (I)       total 2D Cap : 434874 = (180072 H, 254802 V)
[06/13 18:46:02   2067s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[06/13 18:46:02   2067s] [NR-eGR] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[06/13 18:46:02   2067s] [NR-eGR] End Peak syMemory usage = 1378.0 MB
[06/13 18:46:02   2067s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.21 seconds
[06/13 18:46:02   2067s] [hotspot] +------------+---------------+---------------+
[06/13 18:46:02   2067s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:46:02   2067s] [hotspot] +------------+---------------+---------------+
[06/13 18:46:02   2067s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:46:02   2067s] [hotspot] +------------+---------------+---------------+
[06/13 18:46:02   2067s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:46:02   2067s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:46:02   2067s] #################################################################################
[06/13 18:46:02   2067s] # Design Stage: PreRoute
[06/13 18:46:02   2067s] # Design Name: top_io
[06/13 18:46:02   2067s] # Design Mode: 250nm
[06/13 18:46:02   2067s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:46:02   2067s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:46:02   2067s] # Signoff Settings: SI Off 
[06/13 18:46:02   2067s] #################################################################################
[06/13 18:46:02   2067s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:46:02   2067s] Calculate delays in BcWc mode...
[06/13 18:46:02   2067s] Topological Sorting (REAL = 0:00:00.0, MEM = 1392.1M, InitMEM = 1392.1M)
[06/13 18:46:02   2067s] Start delay calculation (fullDC) (1 T). (MEM=1392.12)
[06/13 18:46:02   2068s] End AAE Lib Interpolated Model. (MEM=1392.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:46:04   2069s] Total number of fetched objects 15462
[06/13 18:46:04   2069s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:46:04   2069s] End delay calculation. (MEM=1399.21 CPU=0:00:01.4 REAL=0:00:02.0)
[06/13 18:46:04   2069s] End delay calculation (fullDC). (MEM=1399.21 CPU=0:00:01.6 REAL=0:00:02.0)
[06/13 18:46:04   2069s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1399.2M) ***
[06/13 18:46:04   2069s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:34:30 mem=1399.2M)
[06/13 18:46:04   2069s] Reported timing to dir ./timingReports
[06/13 18:46:04   2069s] **optDesign ... cpu = 0:06:10, real = 0:06:10, mem = 1063.1M, totSessionCpu=0:34:30 **
[06/13 18:46:04   2070s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | my_path |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.606  | -5.606  | -3.328  |   N/A   |   N/A   |  0.000  |   N/A   |
|           TNS (ns):|-189.932 |-186.178 | -25.255 |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|   48    |   47    |    8    |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.452%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:10, real = 0:06:10, mem = 1063.3M, totSessionCpu=0:34:30 **
[06/13 18:46:04   2070s] Deleting Cell Server ...
[06/13 18:46:04   2070s] Deleting Lib Analyzer.
[06/13 18:46:04   2070s] *** Finished optDesign ***
[06/13 18:46:04   2070s] 
[06/13 18:46:04   2070s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:16 real=  0:06:16)
[06/13 18:46:04   2070s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.6 real=0:00:05.6)
[06/13 18:46:04   2070s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:20.6 real=0:00:20.6)
[06/13 18:46:04   2070s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:15.0 real=0:00:15.1)
[06/13 18:46:04   2070s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:03 real=  0:01:02)
[06/13 18:46:04   2070s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:27 real=  0:01:27)
[06/13 18:46:04   2070s] 	OPT_RUNTIME:                tns (count =  1): (cpu=  0:01:31 real=  0:01:31)
[06/13 18:46:04   2070s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=  0:01:04 real=  0:01:04)
[06/13 18:46:04   2070s] Info: pop threads available for lower-level modules during optimization.
[06/13 18:46:04   2070s] *** Free Virtual Timing Model ...(mem=1318.1M)
[06/13 18:46:04   2070s] **place_opt_design ... cpu = 0:06:47, real = 0:06:47, mem = 1282.8M **
[06/13 18:46:04   2070s] *** Finished GigaPlace ***
[06/13 18:46:05   2070s] 
[06/13 18:46:05   2070s] *** Summary of all messages that are not suppressed in this session:
[06/13 18:46:05   2070s] Severity  ID               Count  Summary                                  
[06/13 18:46:05   2070s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[06/13 18:46:05   2070s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[06/13 18:46:05   2070s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[06/13 18:46:05   2070s] WARNING   IMPOPT-7098          2  WARNING: %s is an undriven net with %d f...
[06/13 18:46:05   2070s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[06/13 18:46:05   2070s] WARNING   IMPTCM-77            9  Option "%s" for command %s is obsolete a...
[06/13 18:46:05   2070s] *** Message Summary: 16 warning(s), 0 error(s)
[06/13 18:46:05   2070s] 
[06/13 18:46:05   2070s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[06/13 18:46:05   2070s] <CMD> optDesign -preCTS
[06/13 18:46:05   2070s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/13 18:46:05   2070s] #spOpts: N=250 
[06/13 18:46:05   2070s] Core basic site is standard
[06/13 18:46:05   2070s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:46:05   2070s] #spOpts: N=250 mergeVia=F 
[06/13 18:46:05   2070s] GigaOpt running with 1 threads.
[06/13 18:46:05   2070s] Info: 1 threads available for lower-level modules during optimization.
[06/13 18:46:05   2070s] #spOpts: N=250 mergeVia=F 
[06/13 18:46:05   2070s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:46:05   2070s] Summary for sequential cells identification: 
[06/13 18:46:05   2070s]   Identified SBFF number: 32
[06/13 18:46:05   2070s]   Identified MBFF number: 0
[06/13 18:46:05   2070s]   Identified SB Latch number: 0
[06/13 18:46:05   2070s]   Identified MB Latch number: 0
[06/13 18:46:05   2070s]   Not identified SBFF number: 34
[06/13 18:46:05   2070s]   Not identified MBFF number: 0
[06/13 18:46:05   2070s]   Not identified SB Latch number: 0
[06/13 18:46:05   2070s]   Not identified MB Latch number: 0
[06/13 18:46:05   2070s]   Number of sequential cells which are not FFs: 23
[06/13 18:46:05   2070s] Creating Cell Server, finished. 
[06/13 18:46:05   2070s] 
[06/13 18:46:05   2070s] 
[06/13 18:46:05   2070s] Creating Lib Analyzer ...
[06/13 18:46:05   2070s] 
[06/13 18:46:05   2070s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:46:05   2070s]   
[06/13 18:46:05   2070s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:46:05   2070s]   Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:46:05   2070s] Total number of usable inverters from Lib Analyzer: 20 ( INV3 INV2 INV1 INV0 CLKIN3 CLKIN2 CLKIN1 CLKIN0 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 INV15 CLKIN15)
[06/13 18:46:05   2070s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:46:05   2070s] 
[06/13 18:46:07   2073s] Creating Lib Analyzer, finished. 
[06/13 18:46:07   2073s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[06/13 18:46:07   2073s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[06/13 18:46:07   2073s] 			Cell BBC16P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC16P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC16SMP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC16SP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC16SP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC1P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC1P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC24P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC24P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC24SMP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC24SP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC24SP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC4P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC4P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC4SMP is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC8P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 			Cell BBC8P is dont_touch but not dont_use
[06/13 18:46:07   2073s] 	...
[06/13 18:46:07   2073s] 	Reporting only the 20 first cells found...
[06/13 18:46:07   2073s] 
[06/13 18:46:07   2073s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1019.8M, totSessionCpu=0:34:33 **
[06/13 18:46:07   2073s] *** optDesign -preCTS ***
[06/13 18:46:07   2073s] DRC Margin: user margin 0.0; extra margin 0.2
[06/13 18:46:07   2073s] Setup Target Slack: user slack 0; extra slack 0.1
[06/13 18:46:07   2073s] Hold Target Slack: user slack 0
[06/13 18:46:07   2073s] Multi-VT timing optimization disabled based on library information.
[06/13 18:46:07   2073s] Deleting Cell Server ...
[06/13 18:46:07   2073s] Deleting Lib Analyzer.
[06/13 18:46:07   2073s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:46:07   2073s] Summary for sequential cells identification: 
[06/13 18:46:07   2073s]   Identified SBFF number: 32
[06/13 18:46:07   2073s]   Identified MBFF number: 0
[06/13 18:46:07   2073s]   Identified SB Latch number: 0
[06/13 18:46:07   2073s]   Identified MB Latch number: 0
[06/13 18:46:07   2073s]   Not identified SBFF number: 34
[06/13 18:46:07   2073s]   Not identified MBFF number: 0
[06/13 18:46:07   2073s]   Not identified SB Latch number: 0
[06/13 18:46:07   2073s]   Not identified MB Latch number: 0
[06/13 18:46:07   2073s]   Number of sequential cells which are not FFs: 23
[06/13 18:46:07   2073s] Creating Cell Server, finished. 
[06/13 18:46:07   2073s] 
[06/13 18:46:07   2073s] 
[06/13 18:46:07   2073s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:46:07   2073s]   
[06/13 18:46:07   2073s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:46:07   2073s]   Deleting Cell Server ...
[06/13 18:46:07   2073s] Start to check current routing status for nets...
[06/13 18:46:07   2073s] All nets are already routed correctly.
[06/13 18:46:07   2073s] End to check current routing status for nets (mem=1304.8M)
[06/13 18:46:07   2073s] #################################################################################
[06/13 18:46:07   2073s] # Design Stage: PreRoute
[06/13 18:46:07   2073s] # Design Name: top_io
[06/13 18:46:07   2073s] # Design Mode: 250nm
[06/13 18:46:07   2073s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:46:07   2073s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:46:07   2073s] # Signoff Settings: SI Off 
[06/13 18:46:07   2073s] #################################################################################
[06/13 18:46:08   2073s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:46:08   2073s] Calculate delays in BcWc mode...
[06/13 18:46:08   2073s] Topological Sorting (REAL = 0:00:00.0, MEM = 1304.6M, InitMEM = 1304.6M)
[06/13 18:46:08   2073s] Start delay calculation (fullDC) (1 T). (MEM=1304.62)
[06/13 18:46:08   2073s] End AAE Lib Interpolated Model. (MEM=1304.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:46:09   2075s] Total number of fetched objects 15462
[06/13 18:46:09   2075s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:46:09   2075s] End delay calculation. (MEM=1344.05 CPU=0:00:01.4 REAL=0:00:01.0)
[06/13 18:46:09   2075s] End delay calculation (fullDC). (MEM=1344.05 CPU=0:00:01.6 REAL=0:00:01.0)
[06/13 18:46:09   2075s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1344.0M) ***
[06/13 18:46:09   2075s] *** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:34:35 mem=1344.0M)
[06/13 18:46:10   2075s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.606  |
|           TNS (ns):|-189.932 |
|    Violating Paths:|   48    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.452%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1016.6M, totSessionCpu=0:34:35 **
[06/13 18:46:10   2075s] ** INFO : this run is activating medium effort placeOptDesign flow
[06/13 18:46:10   2075s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:46:10   2075s] ### Creating PhyDesignMc. totSessionCpu=0:34:35 mem=1282.8M
[06/13 18:46:10   2075s] #spOpts: N=250 mergeVia=F 
[06/13 18:46:10   2075s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:35 mem=1282.8M
[06/13 18:46:10   2075s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:46:10   2075s] ### Creating PhyDesignMc. totSessionCpu=0:34:35 mem=1282.8M
[06/13 18:46:10   2075s] #spOpts: N=250 mergeVia=F 
[06/13 18:46:10   2075s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:35 mem=1282.8M
[06/13 18:46:10   2075s] *** Starting optimizing excluded clock nets MEM= 1282.8M) ***
[06/13 18:46:10   2075s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1282.8M) ***
[06/13 18:46:10   2075s] Creating Cell Server ...(0, 0, 0, 0)
[06/13 18:46:10   2075s] Summary for sequential cells identification: 
[06/13 18:46:10   2075s]   Identified SBFF number: 32
[06/13 18:46:10   2075s]   Identified MBFF number: 0
[06/13 18:46:10   2075s]   Identified SB Latch number: 0
[06/13 18:46:10   2075s]   Identified MB Latch number: 0
[06/13 18:46:10   2075s]   Not identified SBFF number: 34
[06/13 18:46:10   2075s]   Not identified MBFF number: 0
[06/13 18:46:10   2075s]   Not identified SB Latch number: 0
[06/13 18:46:10   2075s]   Not identified MB Latch number: 0
[06/13 18:46:10   2075s]   Number of sequential cells which are not FFs: 23
[06/13 18:46:10   2075s] Creating Cell Server, finished. 
[06/13 18:46:10   2075s] 
[06/13 18:46:10   2075s] 
[06/13 18:46:10   2075s]  View setup_func_max  Weighted 0 StdDelay unweighted 141.70, weightedFactor 1.000 
[06/13 18:46:10   2075s]   
[06/13 18:46:10   2075s]  View hold_func_min  Weighted 0 StdDelay unweighted 26.70, weightedFactor 1.000 
[06/13 18:46:10   2075s]   The useful skew maximum allowed delay is: 0.3
[06/13 18:46:10   2075s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:46:10   2075s] Info: 43 io nets excluded
[06/13 18:46:10   2075s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:46:10   2075s] ### Creating LA Mngr. totSessionCpu=0:34:36 mem=1284.8M
[06/13 18:46:13   2078s] ### Creating LA Mngr, finished. totSessionCpu=0:34:38 mem=1304.8M
[06/13 18:46:13   2078s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:46:13   2078s] ### Creating PhyDesignMc. totSessionCpu=0:34:38 mem=1312.8M
[06/13 18:46:13   2078s] #spOpts: N=250 
[06/13 18:46:13   2078s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:38 mem=1312.8M
[06/13 18:46:13   2078s] ### Creating LA Mngr. totSessionCpu=0:34:38 mem=1312.8M
[06/13 18:46:13   2078s] ### Creating LA Mngr, finished. totSessionCpu=0:34:38 mem=1312.8M
[06/13 18:46:13   2078s] 
[06/13 18:46:13   2078s] Creating Lib Analyzer ...
[06/13 18:46:13   2078s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:46:13   2078s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:46:13   2078s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:46:13   2078s] 
[06/13 18:46:15   2081s] Creating Lib Analyzer, finished. 
[06/13 18:46:15   2081s] 
[06/13 18:46:15   2081s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:46:15   2081s] ### Creating LA Mngr. totSessionCpu=0:34:41 mem=1376.9M
[06/13 18:46:15   2081s] ### Creating LA Mngr, finished. totSessionCpu=0:34:41 mem=1376.9M
[06/13 18:46:16   2081s] 
[06/13 18:46:16   2081s] Netlist preparation processing... 
[06/13 18:46:16   2081s] Removed 0 instance
[06/13 18:46:16   2081s] **WARN: (IMPOPT-7098):	WARNING: in_outFIFO_inReadEnable_P is an undriven net with 1 fanouts.
[06/13 18:46:16   2081s] **WARN: (IMPOPT-7098):	WARNING: outFIFO_inReadEnable is an undriven net with 1 fanouts.
[06/13 18:46:16   2081s] *info: Marking 0 isolation instances dont touch
[06/13 18:46:16   2081s] *info: Marking 0 level shifter instances dont touch
[06/13 18:46:16   2081s] Deleting Lib Analyzer.
[06/13 18:46:16   2081s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:46:16   2081s] Info: 43 io nets excluded
[06/13 18:46:16   2081s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:46:16   2081s] ### Creating LA Mngr. totSessionCpu=0:34:41 mem=1353.1M
[06/13 18:46:16   2081s] ### Creating LA Mngr, finished. totSessionCpu=0:34:41 mem=1353.1M
[06/13 18:46:16   2081s] Begin: Area Reclaim Optimization
[06/13 18:46:16   2081s] 
[06/13 18:46:16   2081s] Creating Lib Analyzer ...
[06/13 18:46:16   2081s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:46:16   2081s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:46:16   2081s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:46:16   2081s] 
[06/13 18:46:18   2083s] Creating Lib Analyzer, finished. 
[06/13 18:46:18   2083s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:46:18   2083s] ### Creating PhyDesignMc. totSessionCpu=0:34:44 mem=1486.6M
[06/13 18:46:18   2083s] #spOpts: N=250 mergeVia=F 
[06/13 18:46:18   2084s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:44 mem=1486.6M
[06/13 18:46:18   2084s] 
[06/13 18:46:18   2084s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:46:18   2084s] ### Creating LA Mngr. totSessionCpu=0:34:44 mem=1486.6M
[06/13 18:46:18   2084s] ### Creating LA Mngr, finished. totSessionCpu=0:34:44 mem=1486.6M
[06/13 18:46:18   2084s] Reclaim Optimization WNS Slack -5.606  TNS Slack -189.932 Density 80.45
[06/13 18:46:18   2084s] +----------+---------+--------+--------+------------+--------+
[06/13 18:46:18   2084s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:46:18   2084s] +----------+---------+--------+--------+------------+--------+
[06/13 18:46:18   2084s] |    80.45%|        -|  -5.606|-189.932|   0:00:00.0| 1486.6M|
[06/13 18:46:19   2085s] |    80.45%|        3|  -5.606|-189.925|   0:00:01.0| 1488.9M|
[06/13 18:46:19   2085s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:46:20   2085s] |    80.41%|       13|  -5.606|-189.486|   0:00:01.0| 1488.9M|
[06/13 18:46:20   2085s] |    80.40%|        3|  -5.606|-189.463|   0:00:00.0| 1488.9M|
[06/13 18:46:21   2086s] |    80.19%|      154|  -5.603|-190.177|   0:00:01.0| 1488.9M|
[06/13 18:46:21   2086s] |    80.18%|        7|  -5.603|-190.177|   0:00:00.0| 1488.9M|
[06/13 18:46:21   2086s] |    80.18%|        0|  -5.603|-190.177|   0:00:00.0| 1488.9M|
[06/13 18:46:21   2086s] +----------+---------+--------+--------+------------+--------+
[06/13 18:46:21   2086s] Reclaim Optimization End WNS Slack -5.604  TNS Slack -190.177 Density 80.18
[06/13 18:46:21   2086s] 
[06/13 18:46:21   2086s] ** Summary: Restruct = 3 Buffer Deletion = 9 Declone = 8 Resize = 142 **
[06/13 18:46:21   2086s] --------------------------------------------------------------
[06/13 18:46:21   2086s] |                                   | Total     | Sequential |
[06/13 18:46:21   2086s] --------------------------------------------------------------
[06/13 18:46:21   2086s] | Num insts resized                 |     138  |       0    |
[06/13 18:46:21   2086s] | Num insts undone                  |      18  |       0    |
[06/13 18:46:21   2086s] | Num insts Downsized               |     138  |       0    |
[06/13 18:46:21   2086s] | Num insts Samesized               |       0  |       0    |
[06/13 18:46:21   2086s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:46:21   2086s] | Num multiple commits+uncommits    |       6  |       -    |
[06/13 18:46:21   2086s] --------------------------------------------------------------
[06/13 18:46:21   2086s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:46:21   2086s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:46:21   2086s] **** End NDR-Layer Usage Statistics ****
[06/13 18:46:21   2086s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:05.4) (real = 0:00:05.0) **
[06/13 18:46:21   2086s] Executing incremental physical updates
[06/13 18:46:21   2086s] Executing incremental physical updates
[06/13 18:46:21   2086s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1355.37M, totSessionCpu=0:34:47).
[06/13 18:46:21   2086s] ### Creating LA Mngr. totSessionCpu=0:34:47 mem=1355.4M
[06/13 18:46:21   2086s] ### Creating LA Mngr, finished. totSessionCpu=0:34:47 mem=1355.4M
[06/13 18:46:21   2086s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:46:21   2086s] [NR-eGR] Started earlyGlobalRoute kernel
[06/13 18:46:21   2086s] [NR-eGR] Initial Peak syMemory usage = 1355.4 MB
[06/13 18:46:21   2086s] (I)       Reading DB...
[06/13 18:46:21   2086s] (I)       before initializing RouteDB syMemory usage = 1360.9 MB
[06/13 18:46:21   2086s] (I)       congestionReportName   : 
[06/13 18:46:21   2086s] (I)       layerRangeFor2DCongestion : 
[06/13 18:46:21   2086s] (I)       buildTerm2TermWires    : 1
[06/13 18:46:21   2086s] (I)       doTrackAssignment      : 1
[06/13 18:46:21   2086s] (I)       dumpBookshelfFiles     : 0
[06/13 18:46:21   2086s] (I)       numThreads             : 1
[06/13 18:46:21   2086s] (I)       bufferingAwareRouting  : false
[06/13 18:46:21   2086s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:46:21   2086s] (I)       honorPin               : false
[06/13 18:46:21   2086s] (I)       honorPinGuide          : true
[06/13 18:46:21   2086s] (I)       honorPartition         : false
[06/13 18:46:21   2086s] (I)       allowPartitionCrossover: false
[06/13 18:46:21   2086s] (I)       honorSingleEntry       : true
[06/13 18:46:21   2086s] (I)       honorSingleEntryStrong : true
[06/13 18:46:21   2086s] (I)       handleViaSpacingRule   : false
[06/13 18:46:21   2086s] (I)       handleEolSpacingRule   : false
[06/13 18:46:21   2086s] (I)       PDConstraint           : none
[06/13 18:46:21   2086s] (I)       expBetterNDRHandling   : false
[06/13 18:46:21   2086s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:46:21   2086s] (I)       routingEffortLevel     : 3
[06/13 18:46:21   2086s] (I)       effortLevel            : standard
[06/13 18:46:21   2086s] [NR-eGR] minRouteLayer          : 1
[06/13 18:46:21   2086s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:46:21   2086s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:46:21   2086s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:46:21   2086s] (I)       numRowsPerGCell        : 1
[06/13 18:46:21   2086s] (I)       speedUpLargeDesign     : 0
[06/13 18:46:21   2086s] (I)       multiThreadingTA       : 1
[06/13 18:46:21   2086s] (I)       blkAwareLayerSwitching : 1
[06/13 18:46:21   2086s] (I)       optimizationMode       : false
[06/13 18:46:21   2086s] (I)       routeSecondPG          : false
[06/13 18:46:21   2086s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:46:21   2086s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:46:21   2086s] (I)       punchThroughDistance   : 500.00
[06/13 18:46:21   2086s] (I)       scenicBound            : 1.15
[06/13 18:46:21   2086s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:46:21   2086s] (I)       source-to-sink ratio   : 0.30
[06/13 18:46:21   2086s] (I)       targetCongestionRatioH : 1.00
[06/13 18:46:21   2086s] (I)       targetCongestionRatioV : 1.00
[06/13 18:46:21   2086s] (I)       layerCongestionRatio   : 0.70
[06/13 18:46:21   2086s] (I)       m1CongestionRatio      : 0.10
[06/13 18:46:21   2086s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:46:21   2086s] (I)       localRouteEffort       : 1.00
[06/13 18:46:21   2086s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:46:21   2086s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:46:21   2086s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:46:21   2086s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:46:21   2086s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:46:21   2086s] (I)       routeVias              : 
[06/13 18:46:21   2086s] (I)       readTROption           : true
[06/13 18:46:21   2086s] (I)       extraSpacingFactor     : 1.00
[06/13 18:46:21   2086s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:46:21   2086s] (I)       routeSelectedNetsOnly  : false
[06/13 18:46:21   2086s] (I)       clkNetUseMaxDemand     : false
[06/13 18:46:21   2086s] (I)       extraDemandForClocks   : 0
[06/13 18:46:21   2086s] (I)       steinerRemoveLayers    : false
[06/13 18:46:21   2086s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:46:21   2086s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:46:21   2086s] (I)       similarTopologyRoutingFast : false
[06/13 18:46:21   2086s] (I)       spanningTreeRefinement : false
[06/13 18:46:21   2086s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:46:21   2086s] (I)       starting read tracks
[06/13 18:46:21   2086s] (I)       build grid graph
[06/13 18:46:21   2086s] (I)       build grid graph start
[06/13 18:46:21   2086s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:46:21   2086s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:46:21   2086s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:46:21   2086s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:46:21   2086s] (I)       build grid graph end
[06/13 18:46:21   2086s] (I)       numViaLayers=4
[06/13 18:46:21   2086s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:46:21   2086s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:46:21   2086s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:46:21   2086s] (I)       end build via table
[06/13 18:46:21   2086s] [NR-eGR] numRoutingBlks=0 numInstBlks=85798 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:46:21   2086s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:46:21   2086s] (I)       readDataFromPlaceDB
[06/13 18:46:21   2086s] (I)       Read net information..
[06/13 18:46:21   2086s] [NR-eGR] Read numTotalNets=13609  numIgnoredNets=0
[06/13 18:46:21   2086s] (I)       Read testcase time = 0.000 seconds
[06/13 18:46:21   2086s] 
[06/13 18:46:21   2086s] (I)       read default dcut vias
[06/13 18:46:21   2086s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:46:21   2086s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:46:21   2086s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:46:21   2086s] (I)       build grid graph start
[06/13 18:46:21   2086s] (I)       build grid graph end
[06/13 18:46:21   2086s] (I)       Model blockage into capacity
[06/13 18:46:21   2086s] (I)       Read numBlocks=754141  numPreroutedWires=0  numCapScreens=0
[06/13 18:46:21   2086s] (I)       blocked area on Layer1 : 43427887493750  (909.22%)
[06/13 18:46:21   2086s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:46:21   2086s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:46:21   2086s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:46:21   2086s] (I)       Modeling time = 0.050 seconds
[06/13 18:46:21   2086s] 
[06/13 18:46:21   2086s] (I)       Number of ignored nets = 0
[06/13 18:46:21   2086s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:46:21   2086s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:46:21   2086s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:46:21   2086s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:46:21   2086s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:46:21   2086s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:46:21   2086s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:46:21   2086s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:46:21   2086s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:46:21   2086s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:46:21   2086s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1398.4 MB
[06/13 18:46:21   2086s] (I)       Ndr track 0 does not exist
[06/13 18:46:21   2086s] (I)       Layer1  viaCost=200.00
[06/13 18:46:21   2086s] (I)       Layer2  viaCost=100.00
[06/13 18:46:21   2086s] (I)       Layer3  viaCost=200.00
[06/13 18:46:21   2086s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:46:21   2086s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:46:21   2086s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:46:21   2086s] (I)       Site Width          :  1400  (dbu)
[06/13 18:46:21   2086s] (I)       Row Height          : 13000  (dbu)
[06/13 18:46:21   2086s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:46:21   2086s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:46:21   2086s] (I)       grid                :   168   168     4
[06/13 18:46:21   2086s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:46:21   2086s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:46:21   2086s] (I)       Default wire width  :   500   600   600   600
[06/13 18:46:21   2086s] (I)       Default wire space  :   450   500   500   600
[06/13 18:46:21   2086s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:46:21   2086s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:46:21   2086s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:46:21   2086s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:46:21   2086s] (I)       Num of masks        :     1     1     1     1
[06/13 18:46:21   2086s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:46:21   2086s] (I)       --------------------------------------------------------
[06/13 18:46:21   2086s] 
[06/13 18:46:21   2086s] [NR-eGR] ============ Routing rule table ============
[06/13 18:46:21   2086s] [NR-eGR] Rule id 0. Nets 13566 
[06/13 18:46:21   2086s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:46:21   2086s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:46:21   2086s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:46:21   2086s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:46:21   2086s] [NR-eGR] ========================================
[06/13 18:46:21   2086s] [NR-eGR] 
[06/13 18:46:21   2086s] (I)       After initializing earlyGlobalRoute syMemory usage = 1398.4 MB
[06/13 18:46:21   2086s] (I)       Loading and dumping file time : 0.15 seconds
[06/13 18:46:21   2086s] (I)       ============= Initialization =============
[06/13 18:46:21   2086s] (I)       totalPins=43574  totalGlobalPin=39493 (90.63%)
[06/13 18:46:21   2087s] (I)       total 2D Cap : 433403 = (179236 H, 254167 V)
[06/13 18:46:21   2087s] (I)       numBigBoxes = 4
[06/13 18:46:21   2087s] [NR-eGR] Layer group 1: route 13566 net(s) in layer range [1, 4]
[06/13 18:46:21   2087s] (I)       ============  Phase 1a Route ============
[06/13 18:46:21   2087s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:46:21   2087s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:46:21   2087s] (I)       Usage: 69815 = (35554 H, 34261 V) = (19.84% H, 13.48% V) = (4.622e+05um H, 4.454e+05um V)
[06/13 18:46:21   2087s] (I)       
[06/13 18:46:21   2087s] (I)       ============  Phase 1b Route ============
[06/13 18:46:21   2087s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:46:21   2087s] (I)       Usage: 69819 = (35556 H, 34263 V) = (19.84% H, 13.48% V) = (4.622e+05um H, 4.454e+05um V)
[06/13 18:46:21   2087s] (I)       
[06/13 18:46:21   2087s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 9.076470e+05um
[06/13 18:46:21   2087s] (I)       ============  Phase 1c Route ============
[06/13 18:46:21   2087s] (I)       Level2 Grid: 34 x 34
[06/13 18:46:21   2087s] (I)       Phase 1c runs 0.01 seconds
[06/13 18:46:21   2087s] (I)       Usage: 69819 = (35556 H, 34263 V) = (19.84% H, 13.48% V) = (4.622e+05um H, 4.454e+05um V)
[06/13 18:46:21   2087s] (I)       
[06/13 18:46:21   2087s] (I)       ============  Phase 1d Route ============
[06/13 18:46:21   2087s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:46:21   2087s] (I)       Usage: 69825 = (35556 H, 34269 V) = (19.84% H, 13.48% V) = (4.622e+05um H, 4.455e+05um V)
[06/13 18:46:21   2087s] (I)       
[06/13 18:46:21   2087s] (I)       ============  Phase 1e Route ============
[06/13 18:46:21   2087s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:46:21   2087s] (I)       Usage: 69825 = (35556 H, 34269 V) = (19.84% H, 13.48% V) = (4.622e+05um H, 4.455e+05um V)
[06/13 18:46:21   2087s] (I)       
[06/13 18:46:21   2087s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.077250e+05um
[06/13 18:46:21   2087s] [NR-eGR] 
[06/13 18:46:21   2087s] (I)       ============  Phase 1l Route ============
[06/13 18:46:21   2087s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:46:21   2087s] (I)       
[06/13 18:46:21   2087s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:46:21   2087s] [NR-eGR]                OverCon         OverCon            
[06/13 18:46:21   2087s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:46:21   2087s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:46:21   2087s] [NR-eGR] ---------------------------------------------------
[06/13 18:46:21   2087s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:46:21   2087s] [NR-eGR] Layer2      76( 0.50%)       0( 0.00%)   ( 0.50%) 
[06/13 18:46:21   2087s] [NR-eGR] Layer3      12( 0.07%)       0( 0.00%)   ( 0.07%) 
[06/13 18:46:21   2087s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:46:21   2087s] [NR-eGR] ---------------------------------------------------
[06/13 18:46:21   2087s] [NR-eGR] Total       88( 0.17%)       0( 0.00%)   ( 0.17%) 
[06/13 18:46:21   2087s] [NR-eGR] 
[06/13 18:46:21   2087s] (I)       Total Global Routing Runtime: 0.06 seconds
[06/13 18:46:21   2087s] (I)       total 2D Cap : 434874 = (180072 H, 254802 V)
[06/13 18:46:21   2087s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:46:21   2087s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:46:21   2087s] (I)       ============= track Assignment ============
[06/13 18:46:21   2087s] (I)       extract Global 3D Wires
[06/13 18:46:21   2087s] (I)       Extract Global WL : time=0.00
[06/13 18:46:21   2087s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:46:21   2087s] (I)       Initialization real time=0.00 seconds
[06/13 18:46:21   2087s] (I)       Run Multi-thread track assignment
[06/13 18:46:21   2087s] (I)       merging nets...
[06/13 18:46:21   2087s] (I)       merging nets done
[06/13 18:46:21   2087s] (I)       Kernel real time=0.11 seconds
[06/13 18:46:21   2087s] (I)       End Greedy Track Assignment
[06/13 18:46:21   2087s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:46:21   2087s] [NR-eGR] Layer1(MET1)(H) length: 9.093372e+04um, number of vias: 42555
[06/13 18:46:21   2087s] [NR-eGR] Layer2(MET2)(V) length: 4.174774e+05um, number of vias: 28208
[06/13 18:46:21   2087s] [NR-eGR] Layer3(MET3)(H) length: 3.989207e+05um, number of vias: 2061
[06/13 18:46:21   2087s] [NR-eGR] Layer4(MET4)(V) length: 5.443879e+04um, number of vias: 0
[06/13 18:46:21   2087s] [NR-eGR] Total length: 9.617706e+05um, number of vias: 72824
[06/13 18:46:21   2087s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:46:21   2087s] [NR-eGR] Total clock nets wire length: 5.025862e+04um 
[06/13 18:46:21   2087s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:46:21   2087s] [NR-eGR] End Peak syMemory usage = 1336.5 MB
[06/13 18:46:21   2087s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.42 seconds
[06/13 18:46:21   2087s] Extraction called for design 'top_io' of instances=13343 and nets=14057 using extraction engine 'preRoute' .
[06/13 18:46:21   2087s] PreRoute RC Extraction called for design top_io.
[06/13 18:46:21   2087s] RC Extraction called in multi-corner(2) mode.
[06/13 18:46:21   2087s] RCMode: PreRoute
[06/13 18:46:21   2087s]       RC Corner Indexes            0       1   
[06/13 18:46:21   2087s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:46:21   2087s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:46:21   2087s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:46:21   2087s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:46:21   2087s] Shrink Factor                : 1.00000
[06/13 18:46:21   2087s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:46:21   2087s] Using capacitance table file ...
[06/13 18:46:21   2087s] Updating RC grid for preRoute extraction ...
[06/13 18:46:21   2087s] Initializing multi-corner capacitance tables ... 
[06/13 18:46:21   2087s] Initializing multi-corner resistance tables ...
[06/13 18:46:21   2087s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1333.809M)
[06/13 18:46:21   2087s] #################################################################################
[06/13 18:46:21   2087s] # Design Stage: PreRoute
[06/13 18:46:21   2087s] # Design Name: top_io
[06/13 18:46:21   2087s] # Design Mode: 250nm
[06/13 18:46:21   2087s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:46:21   2087s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:46:21   2087s] # Signoff Settings: SI Off 
[06/13 18:46:21   2087s] #################################################################################
[06/13 18:46:22   2087s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:46:22   2087s] Calculate delays in BcWc mode...
[06/13 18:46:22   2087s] Topological Sorting (REAL = 0:00:00.0, MEM = 1356.0M, InitMEM = 1354.0M)
[06/13 18:46:22   2087s] Start delay calculation (fullDC) (1 T). (MEM=1355.98)
[06/13 18:46:22   2087s] End AAE Lib Interpolated Model. (MEM=1356.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:46:23   2089s] Total number of fetched objects 15442
[06/13 18:46:23   2089s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:46:23   2089s] End delay calculation. (MEM=1380.13 CPU=0:00:01.4 REAL=0:00:01.0)
[06/13 18:46:23   2089s] End delay calculation (fullDC). (MEM=1380.13 CPU=0:00:01.6 REAL=0:00:01.0)
[06/13 18:46:23   2089s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1380.1M) ***
[06/13 18:46:24   2089s] Deleting Lib Analyzer.
[06/13 18:46:24   2089s] Begin: GigaOpt Global Optimization
[06/13 18:46:24   2089s] *info: use new DP (enabled)
[06/13 18:46:24   2089s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:46:24   2089s] Info: 43 io nets excluded
[06/13 18:46:24   2089s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:46:24   2089s] PhyDesignGrid: maxLocalDensity 1.20
[06/13 18:46:24   2089s] ### Creating PhyDesignMc. totSessionCpu=0:34:50 mem=1396.1M
[06/13 18:46:24   2089s] #spOpts: N=250 mergeVia=F 
[06/13 18:46:24   2089s] Core basic site is standard
[06/13 18:46:24   2089s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:46:24   2089s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:50 mem=1396.1M
[06/13 18:46:24   2089s] 
[06/13 18:46:24   2089s] Creating Lib Analyzer ...
[06/13 18:46:24   2089s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:46:24   2089s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:46:24   2089s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:46:24   2089s] 
[06/13 18:46:26   2092s] Creating Lib Analyzer, finished. 
[06/13 18:46:26   2092s] 
[06/13 18:46:26   2092s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:46:26   2092s] ### Creating LA Mngr. totSessionCpu=0:34:52 mem=1396.1M
[06/13 18:46:26   2092s] ### Creating LA Mngr, finished. totSessionCpu=0:34:52 mem=1396.1M
[06/13 18:46:29   2095s] *info: 43 io nets excluded
[06/13 18:46:29   2095s] *info: 2 clock nets excluded
[06/13 18:46:29   2095s] *info: 7 special nets excluded.
[06/13 18:46:29   2095s] *info: 442 no-driver nets excluded.
[06/13 18:46:31   2096s] ** GigaOpt Global Opt WNS Slack -5.658  TNS Slack -194.115 
[06/13 18:46:31   2096s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:46:31   2096s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:46:31   2096s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:46:31   2096s] |  -5.658|-194.115|    80.18%|   0:00:00.0| 1488.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:32   2097s] |  -5.646|-193.844|    80.22%|   0:00:01.0| 1488.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:32   2097s] |  -5.646|-190.579|    80.22%|   0:00:00.0| 1488.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:32   2097s] |  -5.646|-190.579|    80.22%|   0:00:00.0| 1488.5M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:32   2098s] |  -5.646|-190.124|    80.23%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:34   2099s] |  -5.646|-189.156|    80.26%|   0:00:02.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:34   2099s] |  -5.646|-189.156|    80.26%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:34   2099s] |  -5.646|-189.156|    80.26%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:34   2099s] |  -5.646|-188.918|    80.28%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:34   2099s] |  -5.646|-188.918|    80.28%|   0:00:00.0| 1490.7M|setup_func_max|  default| t_op/u_cdr/phd1/cnt_phd/o_en_m_reg/D               |
[06/13 18:46:34   2099s] +--------+--------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:46:34   2099s] 
[06/13 18:46:34   2099s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1490.7M) ***
[06/13 18:46:34   2099s] 
[06/13 18:46:34   2099s] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:03.0 mem=1490.7M) ***
[06/13 18:46:34   2099s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:46:34   2099s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:46:34   2099s] **** End NDR-Layer Usage Statistics ****
[06/13 18:46:34   2099s] ** GigaOpt Global Opt End WNS Slack -5.646  TNS Slack -188.918 
[06/13 18:46:34   2099s] End: GigaOpt Global Optimization
[06/13 18:46:34   2099s] 
[06/13 18:46:34   2099s] Active setup views:
[06/13 18:46:34   2099s]  setup_func_max
[06/13 18:46:34   2099s]   Dominating endpoints: 0
[06/13 18:46:34   2099s]   Dominating TNS: -0.000
[06/13 18:46:34   2099s] 
[06/13 18:46:34   2099s] *** Timing NOT met, worst failing slack is -5.646
[06/13 18:46:34   2099s] *** Check timing (0:00:00.0)
[06/13 18:46:34   2099s] Deleting Lib Analyzer.
[06/13 18:46:34   2099s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:46:34   2099s] Info: 43 io nets excluded
[06/13 18:46:34   2099s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:46:34   2099s] ### Creating LA Mngr. totSessionCpu=0:35:00 mem=1355.2M
[06/13 18:46:34   2099s] ### Creating LA Mngr, finished. totSessionCpu=0:35:00 mem=1355.2M
[06/13 18:46:34   2099s] **INFO: Flow update: Design is easy to close.
[06/13 18:46:34   2099s] setup target slack: 0.1
[06/13 18:46:34   2099s] extra slack: 0.1
[06/13 18:46:34   2099s] std delay: 0.1417
[06/13 18:46:34   2099s] real setup target slack: 0.1417
[06/13 18:46:34   2099s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:46:34   2099s] ### Creating PhyDesignMc. totSessionCpu=0:35:00 mem=1353.2M
[06/13 18:46:34   2099s] #spOpts: N=250 
[06/13 18:46:34   2099s] ### Creating PhyDesignMc, finished. totSessionCpu=0:35:00 mem=1353.2M
[06/13 18:46:34   2100s] incrSKP preserve mode is on...
[06/13 18:46:34   2100s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:46:34   2100s] [NR-eGR] Started earlyGlobalRoute kernel
[06/13 18:46:34   2100s] [NR-eGR] Initial Peak syMemory usage = 1353.2 MB
[06/13 18:46:34   2100s] (I)       Reading DB...
[06/13 18:46:34   2100s] (I)       before initializing RouteDB syMemory usage = 1358.7 MB
[06/13 18:46:34   2100s] (I)       congestionReportName   : 
[06/13 18:46:34   2100s] (I)       layerRangeFor2DCongestion : 
[06/13 18:46:34   2100s] (I)       buildTerm2TermWires    : 0
[06/13 18:46:34   2100s] (I)       doTrackAssignment      : 1
[06/13 18:46:34   2100s] (I)       dumpBookshelfFiles     : 0
[06/13 18:46:34   2100s] (I)       numThreads             : 1
[06/13 18:46:34   2100s] (I)       bufferingAwareRouting  : false
[06/13 18:46:34   2100s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:46:34   2100s] (I)       honorPin               : false
[06/13 18:46:34   2100s] (I)       honorPinGuide          : true
[06/13 18:46:34   2100s] (I)       honorPartition         : false
[06/13 18:46:34   2100s] (I)       allowPartitionCrossover: false
[06/13 18:46:34   2100s] (I)       honorSingleEntry       : true
[06/13 18:46:34   2100s] (I)       honorSingleEntryStrong : true
[06/13 18:46:34   2100s] (I)       handleViaSpacingRule   : false
[06/13 18:46:34   2100s] (I)       handleEolSpacingRule   : false
[06/13 18:46:34   2100s] (I)       PDConstraint           : none
[06/13 18:46:34   2100s] (I)       expBetterNDRHandling   : false
[06/13 18:46:34   2100s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:46:34   2100s] (I)       routingEffortLevel     : 3
[06/13 18:46:34   2100s] (I)       effortLevel            : standard
[06/13 18:46:34   2100s] [NR-eGR] minRouteLayer          : 1
[06/13 18:46:34   2100s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:46:34   2100s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:46:34   2100s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:46:34   2100s] (I)       numRowsPerGCell        : 1
[06/13 18:46:34   2100s] (I)       speedUpLargeDesign     : 0
[06/13 18:46:34   2100s] (I)       multiThreadingTA       : 1
[06/13 18:46:34   2100s] (I)       blkAwareLayerSwitching : 1
[06/13 18:46:34   2100s] (I)       optimizationMode       : false
[06/13 18:46:34   2100s] (I)       routeSecondPG          : false
[06/13 18:46:34   2100s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:46:34   2100s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:46:34   2100s] (I)       punchThroughDistance   : 500.00
[06/13 18:46:34   2100s] (I)       scenicBound            : 1.15
[06/13 18:46:34   2100s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:46:34   2100s] (I)       source-to-sink ratio   : 0.00
[06/13 18:46:34   2100s] (I)       targetCongestionRatioH : 1.00
[06/13 18:46:34   2100s] (I)       targetCongestionRatioV : 1.00
[06/13 18:46:34   2100s] (I)       layerCongestionRatio   : 0.70
[06/13 18:46:34   2100s] (I)       m1CongestionRatio      : 0.10
[06/13 18:46:34   2100s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:46:34   2100s] (I)       localRouteEffort       : 1.00
[06/13 18:46:34   2100s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:46:34   2100s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:46:34   2100s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:46:34   2100s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:46:34   2100s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:46:34   2100s] (I)       routeVias              : 
[06/13 18:46:34   2100s] (I)       readTROption           : true
[06/13 18:46:34   2100s] (I)       extraSpacingFactor     : 1.00
[06/13 18:46:34   2100s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:46:34   2100s] (I)       routeSelectedNetsOnly  : false
[06/13 18:46:34   2100s] (I)       clkNetUseMaxDemand     : false
[06/13 18:46:34   2100s] (I)       extraDemandForClocks   : 0
[06/13 18:46:34   2100s] (I)       steinerRemoveLayers    : false
[06/13 18:46:34   2100s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:46:34   2100s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:46:34   2100s] (I)       similarTopologyRoutingFast : false
[06/13 18:46:34   2100s] (I)       spanningTreeRefinement : false
[06/13 18:46:34   2100s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:46:34   2100s] (I)       starting read tracks
[06/13 18:46:34   2100s] (I)       build grid graph
[06/13 18:46:34   2100s] (I)       build grid graph start
[06/13 18:46:34   2100s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:46:34   2100s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:46:34   2100s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:46:34   2100s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:46:34   2100s] (I)       build grid graph end
[06/13 18:46:34   2100s] (I)       numViaLayers=4
[06/13 18:46:34   2100s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:46:34   2100s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:46:34   2100s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:46:34   2100s] (I)       end build via table
[06/13 18:46:34   2100s] [NR-eGR] numRoutingBlks=0 numInstBlks=85823 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:46:34   2100s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:46:34   2100s] (I)       readDataFromPlaceDB
[06/13 18:46:34   2100s] (I)       Read net information..
[06/13 18:46:34   2100s] [NR-eGR] Read numTotalNets=13614  numIgnoredNets=0
[06/13 18:46:34   2100s] (I)       Read testcase time = 0.000 seconds
[06/13 18:46:34   2100s] 
[06/13 18:46:34   2100s] (I)       read default dcut vias
[06/13 18:46:34   2100s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:46:34   2100s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:46:34   2100s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:46:34   2100s] (I)       build grid graph start
[06/13 18:46:34   2100s] (I)       build grid graph end
[06/13 18:46:34   2100s] (I)       Model blockage into capacity
[06/13 18:46:34   2100s] (I)       Read numBlocks=754667  numPreroutedWires=0  numCapScreens=0
[06/13 18:46:34   2100s] (I)       blocked area on Layer1 : 43456305217500  (909.81%)
[06/13 18:46:34   2100s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:46:34   2100s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:46:34   2100s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:46:34   2100s] (I)       Modeling time = 0.040 seconds
[06/13 18:46:34   2100s] 
[06/13 18:46:34   2100s] (I)       Number of ignored nets = 0
[06/13 18:46:34   2100s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:46:34   2100s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:46:34   2100s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:46:34   2100s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:46:34   2100s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:46:34   2100s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:46:34   2100s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:46:34   2100s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:46:34   2100s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:46:34   2100s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:46:34   2100s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1396.2 MB
[06/13 18:46:34   2100s] (I)       Ndr track 0 does not exist
[06/13 18:46:34   2100s] (I)       Layer1  viaCost=200.00
[06/13 18:46:34   2100s] (I)       Layer2  viaCost=100.00
[06/13 18:46:34   2100s] (I)       Layer3  viaCost=200.00
[06/13 18:46:34   2100s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:46:34   2100s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:46:34   2100s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:46:34   2100s] (I)       Site Width          :  1400  (dbu)
[06/13 18:46:34   2100s] (I)       Row Height          : 13000  (dbu)
[06/13 18:46:34   2100s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:46:34   2100s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:46:34   2100s] (I)       grid                :   168   168     4
[06/13 18:46:34   2100s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:46:34   2100s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:46:34   2100s] (I)       Default wire width  :   500   600   600   600
[06/13 18:46:34   2100s] (I)       Default wire space  :   450   500   500   600
[06/13 18:46:34   2100s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:46:34   2100s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:46:34   2100s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:46:34   2100s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:46:34   2100s] (I)       Num of masks        :     1     1     1     1
[06/13 18:46:34   2100s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:46:34   2100s] (I)       --------------------------------------------------------
[06/13 18:46:34   2100s] 
[06/13 18:46:34   2100s] [NR-eGR] ============ Routing rule table ============
[06/13 18:46:34   2100s] [NR-eGR] Rule id 0. Nets 13569 
[06/13 18:46:34   2100s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:46:34   2100s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:46:34   2100s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:46:34   2100s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:46:34   2100s] [NR-eGR] ========================================
[06/13 18:46:34   2100s] [NR-eGR] 
[06/13 18:46:34   2100s] (I)       After initializing earlyGlobalRoute syMemory usage = 1396.2 MB
[06/13 18:46:34   2100s] (I)       Loading and dumping file time : 0.13 seconds
[06/13 18:46:34   2100s] (I)       ============= Initialization =============
[06/13 18:46:34   2100s] (I)       totalPins=43580  totalGlobalPin=39452 (90.53%)
[06/13 18:46:34   2100s] (I)       total 2D Cap : 433403 = (179236 H, 254167 V)
[06/13 18:46:34   2100s] [NR-eGR] Layer group 1: route 13569 net(s) in layer range [1, 4]
[06/13 18:46:34   2100s] (I)       ============  Phase 1a Route ============
[06/13 18:46:34   2100s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:46:34   2100s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:46:34   2100s] (I)       Usage: 68838 = (34856 H, 33982 V) = (19.45% H, 13.37% V) = (4.531e+05um H, 4.418e+05um V)
[06/13 18:46:34   2100s] (I)       
[06/13 18:46:34   2100s] (I)       ============  Phase 1b Route ============
[06/13 18:46:34   2100s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:46:34   2100s] (I)       Usage: 68849 = (34858 H, 33991 V) = (19.45% H, 13.37% V) = (4.532e+05um H, 4.419e+05um V)
[06/13 18:46:34   2100s] (I)       
[06/13 18:46:34   2100s] (I)       earlyGlobalRoute overflow of layer group 1: 0.04% H + 0.00% V. EstWL: 8.950370e+05um
[06/13 18:46:34   2100s] (I)       ============  Phase 1c Route ============
[06/13 18:46:34   2100s] (I)       Level2 Grid: 34 x 34
[06/13 18:46:34   2100s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:46:34   2100s] (I)       Usage: 68849 = (34858 H, 33991 V) = (19.45% H, 13.37% V) = (4.532e+05um H, 4.419e+05um V)
[06/13 18:46:34   2100s] (I)       
[06/13 18:46:34   2100s] (I)       ============  Phase 1d Route ============
[06/13 18:46:34   2100s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:46:34   2100s] (I)       Usage: 68857 = (34862 H, 33995 V) = (19.45% H, 13.38% V) = (4.532e+05um H, 4.419e+05um V)
[06/13 18:46:34   2100s] (I)       
[06/13 18:46:34   2100s] (I)       ============  Phase 1e Route ============
[06/13 18:46:34   2100s] (I)       Phase 1e runs 0.01 seconds
[06/13 18:46:34   2100s] (I)       Usage: 68857 = (34862 H, 33995 V) = (19.45% H, 13.38% V) = (4.532e+05um H, 4.419e+05um V)
[06/13 18:46:34   2100s] (I)       
[06/13 18:46:34   2100s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.951410e+05um
[06/13 18:46:34   2100s] [NR-eGR] 
[06/13 18:46:34   2100s] (I)       ============  Phase 1l Route ============
[06/13 18:46:34   2100s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:46:34   2100s] (I)       
[06/13 18:46:34   2100s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:46:34   2100s] [NR-eGR]                OverCon         OverCon            
[06/13 18:46:34   2100s] [NR-eGR]                 #Gcell          #Gcell     %Gcell
[06/13 18:46:34   2100s] [NR-eGR] Layer              (1)             (4)    OverCon 
[06/13 18:46:34   2100s] [NR-eGR] ---------------------------------------------------
[06/13 18:46:34   2100s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:46:34   2100s] [NR-eGR] Layer2      72( 0.48%)       0( 0.00%)   ( 0.48%) 
[06/13 18:46:34   2100s] [NR-eGR] Layer3      12( 0.07%)       0( 0.00%)   ( 0.07%) 
[06/13 18:46:34   2100s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:46:34   2100s] [NR-eGR] ---------------------------------------------------
[06/13 18:46:34   2100s] [NR-eGR] Total       84( 0.16%)       0( 0.00%)   ( 0.16%) 
[06/13 18:46:34   2100s] [NR-eGR] 
[06/13 18:46:34   2100s] (I)       Total Global Routing Runtime: 0.08 seconds
[06/13 18:46:34   2100s] (I)       total 2D Cap : 434874 = (180072 H, 254802 V)
[06/13 18:46:34   2100s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:46:34   2100s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:46:34   2100s] [NR-eGR] End Peak syMemory usage = 1396.2 MB
[06/13 18:46:34   2100s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.21 seconds
[06/13 18:46:34   2100s] [hotspot] +------------+---------------+---------------+
[06/13 18:46:34   2100s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:46:34   2100s] [hotspot] +------------+---------------+---------------+
[06/13 18:46:34   2100s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:46:34   2100s] [hotspot] +------------+---------------+---------------+
[06/13 18:46:34   2100s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:46:34   2100s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:46:34   2100s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:46:34   2100s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:46:35   2100s] #spOpts: N=250 
[06/13 18:46:35   2100s] Apply auto density screen in post-place stage.
[06/13 18:46:35   2100s] Auto density screen increases utilization from 0.803 to 0.803
[06/13 18:46:35   2100s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1396.2M
[06/13 18:46:35   2100s] *** Starting refinePlace (0:35:00 mem=1396.2M) ***
[06/13 18:46:35   2100s] Total net bbox length = 7.454e+05 (3.768e+05 3.686e+05) (ext = 2.904e+04)
[06/13 18:46:35   2100s] default core: bins with density >  0.75 = 71.9 % ( 87 / 121 )
[06/13 18:46:35   2100s] Density distribution unevenness ratio = 4.038%
[06/13 18:46:35   2100s] RPlace IncrNP: Rollback Lev = -5
[06/13 18:46:35   2100s] RPlace: Density =0.996552, incremental np is triggered.
[06/13 18:46:35   2100s] incr SKP is on..., with optDC mode
[06/13 18:46:35   2100s] total jobs 2830
[06/13 18:46:35   2100s] multi thread init TemplateIndex for each ta. thread num 1
[06/13 18:46:35   2100s] Wait...
[06/13 18:46:35   2100s] (cpu=0:00:00.2 mem=1396.2M) ***
[06/13 18:46:35   2100s] total jobs 0 -> 1740
[06/13 18:46:35   2100s] multi thread init TemplateIndex for each ta. thread num 1
[06/13 18:46:35   2100s] finished multi-thread init
[06/13 18:46:35   2100s] *** Build Virtual Sizing Timing Model
[06/13 18:46:35   2100s] (cpu=0:00:00.3 mem=1396.2M) ***
[06/13 18:46:36   2101s] Persistent padding is off here.
[06/13 18:46:36   2101s] Congestion driven padding in post-place stage.
[06/13 18:46:36   2101s] Congestion driven padding increases utilization from 1.052 to 1.003
[06/13 18:46:36   2101s] Congestion driven padding runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1396.2M
[06/13 18:46:36   2101s] limitMaxMove 0, priorityInstMaxMove -1
[06/13 18:46:36   2101s] congRepair: freely movable inst 0, preplaced inst 0, priority inst 0, db fixed inst 0
[06/13 18:46:36   2101s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[06/13 18:46:36   2101s] No instances found in the vector
[06/13 18:46:36   2101s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1396.2M, DRC: 0)
[06/13 18:46:36   2101s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:46:40   2106s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[06/13 18:46:40   2106s] No instances found in the vector
[06/13 18:46:40   2106s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1396.2M, DRC: 0)
[06/13 18:46:40   2106s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:46:48   2113s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[06/13 18:46:48   2113s] No instances found in the vector
[06/13 18:46:48   2113s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1396.2M, DRC: 0)
[06/13 18:46:48   2113s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:47:02   2128s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[06/13 18:47:02   2128s] No instances found in the vector
[06/13 18:47:02   2128s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1396.2M, DRC: 0)
[06/13 18:47:02   2128s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:47:19   2145s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[06/13 18:47:19   2145s] No instances found in the vector
[06/13 18:47:19   2145s] Finished MH Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1396.2M, DRC: 0)
[06/13 18:47:19   2145s] 0 (out of 0) MH cells were successfully legalized.
[06/13 18:47:27   2152s] default core: bins with density >  0.75 = 66.9 % ( 81 / 121 )
[06/13 18:47:27   2152s] Density distribution unevenness ratio = 4.450%
[06/13 18:47:27   2152s] RPlace postIncrNP: Density = 0.996552 -> 1.002151.
[06/13 18:47:27   2152s] RPlace postIncrNP Info: Density distribution changes:
[06/13 18:47:27   2152s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:47:27   2152s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[06/13 18:47:27   2152s] [1.00 - 1.05] :	 0 (0.00%) -> 1 (0.83%)
[06/13 18:47:27   2152s] [0.95 - 1.00] :	 1 (0.83%) -> 6 (4.96%)
[06/13 18:47:27   2152s] [0.90 - 0.95] :	 12 (9.92%) -> 11 (9.09%)
[06/13 18:47:27   2152s] [0.85 - 0.90] :	 27 (22.31%) -> 18 (14.88%)
[06/13 18:47:27   2152s] [0.80 - 0.85] :	 23 (19.01%) -> 23 (19.01%)
[06/13 18:47:27   2152s] [CPU] RefinePlace/IncrNP (cpu=0:00:52.3, real=0:00:52.0, mem=1396.2MB) @(0:35:00 - 0:35:53).
[06/13 18:47:27   2152s] Move report: incrNP moves 12992 insts, mean move: 40.61 um, max move: 774.00 um
[06/13 18:47:27   2152s] 	Max move on inst (t_op/FE_OCPC3443_inReset_P): (505.40, 1747.20) --> (694.40, 1162.20)
[06/13 18:47:27   2152s] Move report: Timing Driven Placement moves 12992 insts, mean move: 40.61 um, max move: 774.00 um
[06/13 18:47:27   2152s] 	Max move on inst (t_op/FE_OCPC3443_inReset_P): (505.40, 1747.20) --> (694.40, 1162.20)
[06/13 18:47:27   2152s] 	Runtime: CPU: 0:00:52.3 REAL: 0:00:52.0 MEM: 1396.2MB
[06/13 18:47:27   2152s] Starting refinePlace ...
[06/13 18:47:27   2152s] default core: bins with density >  0.75 =   62 % ( 75 / 121 )
[06/13 18:47:27   2152s] Density distribution unevenness ratio = 4.296%
[06/13 18:47:27   2152s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:47:27   2152s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1396.2MB) @(0:35:53 - 0:35:53).
[06/13 18:47:27   2152s] Move report: preRPlace moves 6341 insts, mean move: 4.66 um, max move: 32.60 um
[06/13 18:47:27   2152s] 	Max move on inst (t_op/u_cordic/mycordic/sub_212/U2_3): (464.80, 746.20) --> (484.40, 733.20)
[06/13 18:47:27   2152s] 	Length: 15 sites, height: 1 rows, site name: standard, cell type: ADD32
[06/13 18:47:27   2152s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:47:27   2152s] Placement tweakage begins.
[06/13 18:47:27   2152s] wire length = 8.310e+05
[06/13 18:47:28   2153s] wire length = 7.738e+05
[06/13 18:47:28   2153s] Placement tweakage ends.
[06/13 18:47:28   2153s] Move report: tweak moves 3867 insts, mean move: 8.83 um, max move: 89.60 um
[06/13 18:47:28   2153s] 	Max move on inst (t_op/U4682): (686.00, 954.20) --> (596.40, 954.20)
[06/13 18:47:28   2153s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=1396.2MB) @(0:35:53 - 0:35:54).
[06/13 18:47:29   2154s] Move report: legalization moves 5113 insts, mean move: 16.38 um, max move: 158.80 um
[06/13 18:47:29   2154s] 	Max move on inst (t_op/U4360): (680.40, 1422.20) --> (683.20, 1266.20)
[06/13 18:47:29   2154s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=1396.2MB) @(0:35:54 - 0:35:55).
[06/13 18:47:29   2154s] Move report: Detail placement moves 9476 insts, mean move: 13.00 um, max move: 161.60 um
[06/13 18:47:29   2154s] 	Max move on inst (t_op/U4360): (677.60, 1422.20) --> (683.20, 1266.20)
[06/13 18:47:29   2154s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1396.2MB
[06/13 18:47:29   2154s] Statistics of distance of Instance movement in refine placement:
[06/13 18:47:29   2154s]   maximum (X+Y) =       774.00 um
[06/13 18:47:29   2154s]   inst (t_op/FE_OCPC3443_inReset_P) with max move: (505.4, 1747.2) -> (694.4, 1162.2)
[06/13 18:47:29   2154s]   mean    (X+Y) =        42.02 um
[06/13 18:47:29   2154s] Total instances flipped for WireLenOpt: 1255
[06/13 18:47:29   2154s] Total instances flipped, including legalization: 32
[06/13 18:47:29   2154s] Summary Report:
[06/13 18:47:29   2154s] Instances move: 12939 (out of 13090 movable)
[06/13 18:47:29   2154s] Instances flipped: 32
[06/13 18:47:29   2154s] Mean displacement: 42.02 um
[06/13 18:47:29   2154s] Max displacement: 774.00 um (Instance: t_op/FE_OCPC3443_inReset_P) (505.4, 1747.2) -> (694.4, 1162.2)
[06/13 18:47:29   2154s] 	Length: 6 sites, height: 1 rows, site name: standard, cell type: CLKBU12
[06/13 18:47:29   2154s] Total instances moved : 12939
[06/13 18:47:29   2154s] Total net bbox length = 6.777e+05 (3.347e+05 3.430e+05) (ext = 2.934e+04)
[06/13 18:47:29   2154s] Runtime: CPU: 0:00:54.4 REAL: 0:00:54.0 MEM: 1396.2MB
[06/13 18:47:29   2154s] [CPU] RefinePlace/total (cpu=0:00:54.4, real=0:00:54.0, mem=1396.2MB) @(0:35:00 - 0:35:55).
[06/13 18:47:29   2154s] *** Finished refinePlace (0:35:55 mem=1396.2M) ***
[06/13 18:47:29   2154s] #spOpts: N=250 
[06/13 18:47:29   2154s] default core: bins with density >  0.75 = 64.5 % ( 78 / 121 )
[06/13 18:47:29   2154s] Density distribution unevenness ratio = 3.922%
[06/13 18:47:29   2155s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[06/13 18:47:29   2155s] Type 'man IMPSP-9025' for more detail.
[06/13 18:47:29   2155s] Trial Route Overflow 0(H) 0(V)
[06/13 18:47:29   2155s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:47:29   2155s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:47:29   2155s] Starting congestion repair ...
[06/13 18:47:29   2155s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[06/13 18:47:29   2155s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:47:29   2155s] *** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
[06/13 18:47:29   2155s] ThreeLayerMode is on. Timing-driven placement option disabled.
[06/13 18:47:29   2155s] Starting Early Global Route congestion estimation: mem = 1396.2M
[06/13 18:47:29   2155s] (I)       Reading DB...
[06/13 18:47:29   2155s] (I)       before initializing RouteDB syMemory usage = 1396.2 MB
[06/13 18:47:29   2155s] (I)       congestionReportName   : 
[06/13 18:47:29   2155s] (I)       layerRangeFor2DCongestion : 
[06/13 18:47:29   2155s] (I)       buildTerm2TermWires    : 1
[06/13 18:47:29   2155s] (I)       doTrackAssignment      : 1
[06/13 18:47:29   2155s] (I)       dumpBookshelfFiles     : 0
[06/13 18:47:29   2155s] (I)       numThreads             : 1
[06/13 18:47:29   2155s] (I)       bufferingAwareRouting  : false
[06/13 18:47:29   2155s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:47:29   2155s] (I)       honorPin               : false
[06/13 18:47:29   2155s] (I)       honorPinGuide          : true
[06/13 18:47:29   2155s] (I)       honorPartition         : false
[06/13 18:47:29   2155s] (I)       allowPartitionCrossover: false
[06/13 18:47:29   2155s] (I)       honorSingleEntry       : true
[06/13 18:47:29   2155s] (I)       honorSingleEntryStrong : true
[06/13 18:47:29   2155s] (I)       handleViaSpacingRule   : false
[06/13 18:47:29   2155s] (I)       handleEolSpacingRule   : false
[06/13 18:47:29   2155s] (I)       PDConstraint           : none
[06/13 18:47:29   2155s] (I)       expBetterNDRHandling   : false
[06/13 18:47:29   2155s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:47:29   2155s] (I)       routingEffortLevel     : 3
[06/13 18:47:29   2155s] (I)       effortLevel            : standard
[06/13 18:47:29   2155s] [NR-eGR] minRouteLayer          : 1
[06/13 18:47:29   2155s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:47:29   2155s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:47:29   2155s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:47:29   2155s] (I)       numRowsPerGCell        : 1
[06/13 18:47:29   2155s] (I)       speedUpLargeDesign     : 0
[06/13 18:47:29   2155s] (I)       multiThreadingTA       : 1
[06/13 18:47:29   2155s] (I)       blkAwareLayerSwitching : 1
[06/13 18:47:29   2155s] (I)       optimizationMode       : false
[06/13 18:47:29   2155s] (I)       routeSecondPG          : false
[06/13 18:47:29   2155s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:47:29   2155s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:47:29   2155s] (I)       punchThroughDistance   : 500.00
[06/13 18:47:29   2155s] (I)       scenicBound            : 1.15
[06/13 18:47:29   2155s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:47:29   2155s] (I)       source-to-sink ratio   : 0.00
[06/13 18:47:29   2155s] (I)       targetCongestionRatioH : 1.00
[06/13 18:47:29   2155s] (I)       targetCongestionRatioV : 1.00
[06/13 18:47:29   2155s] (I)       layerCongestionRatio   : 0.70
[06/13 18:47:29   2155s] (I)       m1CongestionRatio      : 0.10
[06/13 18:47:29   2155s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:47:29   2155s] (I)       localRouteEffort       : 1.00
[06/13 18:47:29   2155s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:47:29   2155s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:47:29   2155s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:47:29   2155s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:47:29   2155s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:47:29   2155s] (I)       routeVias              : 
[06/13 18:47:29   2155s] (I)       readTROption           : true
[06/13 18:47:29   2155s] (I)       extraSpacingFactor     : 1.00
[06/13 18:47:29   2155s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:47:29   2155s] (I)       routeSelectedNetsOnly  : false
[06/13 18:47:29   2155s] (I)       clkNetUseMaxDemand     : false
[06/13 18:47:29   2155s] (I)       extraDemandForClocks   : 0
[06/13 18:47:29   2155s] (I)       steinerRemoveLayers    : false
[06/13 18:47:29   2155s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:47:29   2155s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:47:29   2155s] (I)       similarTopologyRoutingFast : false
[06/13 18:47:29   2155s] (I)       spanningTreeRefinement : false
[06/13 18:47:29   2155s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:47:29   2155s] (I)       starting read tracks
[06/13 18:47:29   2155s] (I)       build grid graph
[06/13 18:47:29   2155s] (I)       build grid graph start
[06/13 18:47:29   2155s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:47:29   2155s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:47:29   2155s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:47:29   2155s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:47:29   2155s] (I)       build grid graph end
[06/13 18:47:29   2155s] (I)       numViaLayers=4
[06/13 18:47:29   2155s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:47:29   2155s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:47:29   2155s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:47:29   2155s] (I)       end build via table
[06/13 18:47:29   2155s] [NR-eGR] numRoutingBlks=0 numInstBlks=85823 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:47:29   2155s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:47:29   2155s] (I)       readDataFromPlaceDB
[06/13 18:47:29   2155s] (I)       Read net information..
[06/13 18:47:29   2155s] [NR-eGR] Read numTotalNets=13614  numIgnoredNets=0
[06/13 18:47:29   2155s] (I)       Read testcase time = 0.000 seconds
[06/13 18:47:29   2155s] 
[06/13 18:47:29   2155s] (I)       read default dcut vias
[06/13 18:47:29   2155s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:47:29   2155s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:47:29   2155s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:47:29   2155s] (I)       build grid graph start
[06/13 18:47:29   2155s] (I)       build grid graph end
[06/13 18:47:29   2155s] (I)       Model blockage into capacity
[06/13 18:47:29   2155s] (I)       Read numBlocks=754667  numPreroutedWires=0  numCapScreens=0
[06/13 18:47:29   2155s] (I)       blocked area on Layer1 : 43456305217500  (909.81%)
[06/13 18:47:29   2155s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:47:29   2155s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:47:29   2155s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:47:29   2155s] (I)       Modeling time = 0.050 seconds
[06/13 18:47:29   2155s] 
[06/13 18:47:29   2155s] (I)       Number of ignored nets = 0
[06/13 18:47:29   2155s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:47:29   2155s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:47:29   2155s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:47:29   2155s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:47:29   2155s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:47:29   2155s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:47:29   2155s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:47:29   2155s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:47:29   2155s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:47:29   2155s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:47:29   2155s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1416.2 MB
[06/13 18:47:29   2155s] (I)       Ndr track 0 does not exist
[06/13 18:47:29   2155s] (I)       Layer1  viaCost=200.00
[06/13 18:47:29   2155s] (I)       Layer2  viaCost=100.00
[06/13 18:47:29   2155s] (I)       Layer3  viaCost=200.00
[06/13 18:47:29   2155s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:47:29   2155s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:47:29   2155s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:47:29   2155s] (I)       Site Width          :  1400  (dbu)
[06/13 18:47:29   2155s] (I)       Row Height          : 13000  (dbu)
[06/13 18:47:29   2155s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:47:29   2155s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:47:29   2155s] (I)       grid                :   168   168     4
[06/13 18:47:29   2155s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:47:29   2155s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:47:29   2155s] (I)       Default wire width  :   500   600   600   600
[06/13 18:47:29   2155s] (I)       Default wire space  :   450   500   500   600
[06/13 18:47:29   2155s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:47:29   2155s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:47:29   2155s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:47:29   2155s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:47:29   2155s] (I)       Num of masks        :     1     1     1     1
[06/13 18:47:29   2155s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:47:29   2155s] (I)       --------------------------------------------------------
[06/13 18:47:29   2155s] 
[06/13 18:47:29   2155s] [NR-eGR] ============ Routing rule table ============
[06/13 18:47:29   2155s] [NR-eGR] Rule id 0. Nets 13571 
[06/13 18:47:29   2155s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:47:29   2155s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:47:29   2155s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:47:29   2155s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:47:29   2155s] [NR-eGR] ========================================
[06/13 18:47:29   2155s] [NR-eGR] 
[06/13 18:47:29   2155s] (I)       After initializing earlyGlobalRoute syMemory usage = 1416.2 MB
[06/13 18:47:29   2155s] (I)       Loading and dumping file time : 0.13 seconds
[06/13 18:47:29   2155s] (I)       ============= Initialization =============
[06/13 18:47:29   2155s] (I)       totalPins=43584  totalGlobalPin=38987 (89.45%)
[06/13 18:47:29   2155s] (I)       total 2D Cap : 433413 = (179246 H, 254167 V)
[06/13 18:47:29   2155s] [NR-eGR] Layer group 1: route 13571 net(s) in layer range [1, 4]
[06/13 18:47:29   2155s] (I)       ============  Phase 1a Route ============
[06/13 18:47:29   2155s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:47:29   2155s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[06/13 18:47:29   2155s] (I)       Usage: 63759 = (31623 H, 32136 V) = (17.64% H, 12.64% V) = (4.111e+05um H, 4.178e+05um V)
[06/13 18:47:29   2155s] (I)       
[06/13 18:47:29   2155s] (I)       ============  Phase 1b Route ============
[06/13 18:47:29   2155s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:47:29   2155s] (I)       Usage: 63771 = (31626 H, 32145 V) = (17.64% H, 12.65% V) = (4.111e+05um H, 4.179e+05um V)
[06/13 18:47:29   2155s] (I)       
[06/13 18:47:29   2155s] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 8.290230e+05um
[06/13 18:47:29   2155s] (I)       ============  Phase 1c Route ============
[06/13 18:47:29   2155s] (I)       Level2 Grid: 34 x 34
[06/13 18:47:29   2155s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:47:29   2155s] (I)       Usage: 63771 = (31626 H, 32145 V) = (17.64% H, 12.65% V) = (4.111e+05um H, 4.179e+05um V)
[06/13 18:47:29   2155s] (I)       
[06/13 18:47:29   2155s] (I)       ============  Phase 1d Route ============
[06/13 18:47:29   2155s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:47:29   2155s] (I)       Usage: 63771 = (31628 H, 32143 V) = (17.65% H, 12.65% V) = (4.112e+05um H, 4.179e+05um V)
[06/13 18:47:29   2155s] (I)       
[06/13 18:47:29   2155s] (I)       ============  Phase 1e Route ============
[06/13 18:47:29   2155s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:47:29   2155s] (I)       Usage: 63771 = (31628 H, 32143 V) = (17.65% H, 12.65% V) = (4.112e+05um H, 4.179e+05um V)
[06/13 18:47:29   2155s] (I)       
[06/13 18:47:29   2155s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.290230e+05um
[06/13 18:47:29   2155s] [NR-eGR] 
[06/13 18:47:29   2155s] (I)       ============  Phase 1l Route ============
[06/13 18:47:29   2155s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:47:29   2155s] (I)       
[06/13 18:47:29   2155s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:47:29   2155s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/13 18:47:29   2155s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:47:29   2155s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[06/13 18:47:29   2155s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:47:29   2155s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:47:29   2155s] [NR-eGR] Layer2      62( 0.41%)       0( 0.00%)       0( 0.00%)   ( 0.41%) 
[06/13 18:47:29   2155s] [NR-eGR] Layer3       9( 0.06%)       0( 0.00%)       0( 0.00%)   ( 0.06%) 
[06/13 18:47:29   2155s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:47:29   2155s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:47:29   2155s] [NR-eGR] Total       71( 0.13%)       0( 0.00%)       0( 0.00%)   ( 0.13%) 
[06/13 18:47:29   2155s] [NR-eGR] 
[06/13 18:47:29   2155s] (I)       Total Global Routing Runtime: 0.05 seconds
[06/13 18:47:29   2155s] (I)       total 2D Cap : 434882 = (180080 H, 254802 V)
[06/13 18:47:29   2155s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:47:29   2155s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:47:29   2155s] Early Global Route congestion estimation runtime: 0.19 seconds, mem = 1416.2M
[06/13 18:47:29   2155s] [hotspot] +------------+---------------+---------------+
[06/13 18:47:29   2155s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:47:29   2155s] [hotspot] +------------+---------------+---------------+
[06/13 18:47:29   2155s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:47:29   2155s] [hotspot] +------------+---------------+---------------+
[06/13 18:47:29   2155s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:47:29   2155s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:47:29   2155s] Skipped repairing congestion.
[06/13 18:47:29   2155s] Starting Early Global Route wiring: mem = 1416.2M
[06/13 18:47:29   2155s] (I)       ============= track Assignment ============
[06/13 18:47:29   2155s] (I)       extract Global 3D Wires
[06/13 18:47:29   2155s] (I)       Extract Global WL : time=0.00
[06/13 18:47:29   2155s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:47:29   2155s] (I)       Initialization real time=0.00 seconds
[06/13 18:47:29   2155s] (I)       Run Multi-thread track assignment
[06/13 18:47:29   2155s] (I)       merging nets...
[06/13 18:47:29   2155s] (I)       merging nets done
[06/13 18:47:29   2155s] (I)       Kernel real time=0.10 seconds
[06/13 18:47:29   2155s] (I)       End Greedy Track Assignment
[06/13 18:47:29   2155s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:47:29   2155s] [NR-eGR] Layer1(MET1)(H) length: 9.027392e+04um, number of vias: 42505
[06/13 18:47:29   2155s] [NR-eGR] Layer2(MET2)(V) length: 3.930414e+05um, number of vias: 26593
[06/13 18:47:29   2155s] [NR-eGR] Layer3(MET3)(H) length: 3.465293e+05um, number of vias: 1677
[06/13 18:47:29   2155s] [NR-eGR] Layer4(MET4)(V) length: 4.674539e+04um, number of vias: 0
[06/13 18:47:29   2155s] [NR-eGR] Total length: 8.765900e+05um, number of vias: 70775
[06/13 18:47:29   2155s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:47:29   2155s] [NR-eGR] Total clock nets wire length: 4.758562e+04um 
[06/13 18:47:29   2155s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:47:29   2155s] Early Global Route wiring runtime: 0.21 seconds, mem = 1336.0M
[06/13 18:47:29   2155s] End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
[06/13 18:47:29   2155s] Start to check current routing status for nets...
[06/13 18:47:30   2155s] All nets are already routed correctly.
[06/13 18:47:30   2155s] End to check current routing status for nets (mem=1336.0M)
[06/13 18:47:30   2155s] Extraction called for design 'top_io' of instances=13348 and nets=14062 using extraction engine 'preRoute' .
[06/13 18:47:30   2155s] PreRoute RC Extraction called for design top_io.
[06/13 18:47:30   2155s] RC Extraction called in multi-corner(2) mode.
[06/13 18:47:30   2155s] RCMode: PreRoute
[06/13 18:47:30   2155s]       RC Corner Indexes            0       1   
[06/13 18:47:30   2155s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:47:30   2155s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:47:30   2155s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:47:30   2155s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:47:30   2155s] Shrink Factor                : 1.00000
[06/13 18:47:30   2155s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:47:30   2155s] Using capacitance table file ...
[06/13 18:47:30   2155s] Updating RC grid for preRoute extraction ...
[06/13 18:47:30   2155s] Initializing multi-corner capacitance tables ... 
[06/13 18:47:30   2155s] Initializing multi-corner resistance tables ...
[06/13 18:47:30   2155s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1336.035M)
[06/13 18:47:30   2155s] Compute RC Scale Done ...
[06/13 18:47:30   2155s] **optDesign ... cpu = 0:01:23, real = 0:01:23, mem = 1017.7M, totSessionCpu=0:35:56 **
[06/13 18:47:30   2155s] #################################################################################
[06/13 18:47:30   2155s] # Design Stage: PreRoute
[06/13 18:47:30   2155s] # Design Name: top_io
[06/13 18:47:30   2155s] # Design Mode: 250nm
[06/13 18:47:30   2155s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:47:30   2155s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:47:30   2155s] # Signoff Settings: SI Off 
[06/13 18:47:30   2155s] #################################################################################
[06/13 18:47:30   2156s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:47:30   2156s] Calculate delays in BcWc mode...
[06/13 18:47:30   2156s] Topological Sorting (REAL = 0:00:00.0, MEM = 1355.8M, InitMEM = 1353.8M)
[06/13 18:47:30   2156s] Start delay calculation (fullDC) (1 T). (MEM=1355.79)
[06/13 18:47:30   2156s] End AAE Lib Interpolated Model. (MEM=1355.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:47:32   2157s] Total number of fetched objects 15447
[06/13 18:47:32   2157s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:47:32   2157s] End delay calculation. (MEM=1379.2 CPU=0:00:01.4 REAL=0:00:02.0)
[06/13 18:47:32   2157s] End delay calculation (fullDC). (MEM=1379.2 CPU=0:00:01.5 REAL=0:00:02.0)
[06/13 18:47:32   2157s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1379.2M) ***
[06/13 18:47:32   2158s] Begin: GigaOpt DRV Optimization
[06/13 18:47:32   2158s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:47:32   2158s] Info: 43 io nets excluded
[06/13 18:47:32   2158s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:47:32   2158s] PhyDesignGrid: maxLocalDensity 3.00
[06/13 18:47:32   2158s] ### Creating PhyDesignMc. totSessionCpu=0:35:58 mem=1395.2M
[06/13 18:47:32   2158s] #spOpts: N=250 
[06/13 18:47:32   2158s] Core basic site is standard
[06/13 18:47:32   2158s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:47:32   2158s] ### Creating PhyDesignMc, finished. totSessionCpu=0:35:58 mem=1395.2M
[06/13 18:47:32   2158s] 
[06/13 18:47:32   2158s] Creating Lib Analyzer ...
[06/13 18:47:32   2158s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:47:32   2158s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:47:32   2158s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:47:32   2158s] 
[06/13 18:47:35   2160s] Creating Lib Analyzer, finished. 
[06/13 18:47:35   2160s] 
[06/13 18:47:35   2160s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:47:35   2160s] ### Creating LA Mngr. totSessionCpu=0:36:01 mem=1395.2M
[06/13 18:47:35   2160s] ### Creating LA Mngr, finished. totSessionCpu=0:36:01 mem=1395.2M
[06/13 18:47:36   2161s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:47:36   2161s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:47:36   2161s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:47:36   2161s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:47:36   2161s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:47:36   2161s] Info: violation cost 8.977032 (cap = 0.000000, tran = 8.977032, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:47:36   2161s] |    22|    43|    -2.37|     0|     0|     0.00|     0|     0|     0|     0|    -5.37|  -180.81|       0|       0|       0|  80.28|          |         |
[06/13 18:47:36   2162s] Info: violation cost 0.484750 (cap = 0.000000, tran = 0.484750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:47:36   2162s] |     1|     4|    -0.39|     0|     0|     0.00|     0|     0|     0|     0|    -5.37|  -180.77|       1|       2|      21|  80.32| 0:00:00.0|  1490.6M|
[06/13 18:47:36   2162s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:47:36   2162s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.37|  -180.77|       0|       0|       1|  80.32| 0:00:00.0|  1490.6M|
[06/13 18:47:36   2162s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:47:36   2162s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.37|  -180.77|       0|       0|       0|  80.32| 0:00:00.0|  1490.6M|
[06/13 18:47:36   2162s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:47:36   2162s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:47:36   2162s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:47:36   2162s] **** End NDR-Layer Usage Statistics ****
[06/13 18:47:36   2162s] 
[06/13 18:47:36   2162s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=1490.6M) ***
[06/13 18:47:36   2162s] 
[06/13 18:47:37   2162s] *** Starting refinePlace (0:36:02 mem=1506.6M) ***
[06/13 18:47:37   2162s] Total net bbox length = 6.778e+05 (3.348e+05 3.430e+05) (ext = 2.934e+04)
[06/13 18:47:37   2162s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:47:37   2162s] Starting refinePlace ...
[06/13 18:47:37   2162s] default core: bins with density >  0.75 = 63.6 % ( 77 / 121 )
[06/13 18:47:37   2162s] Density distribution unevenness ratio = 3.975%
[06/13 18:47:37   2162s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:47:37   2162s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1506.6MB) @(0:36:03 - 0:36:03).
[06/13 18:47:37   2162s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:47:37   2162s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:47:37   2162s] Move report: legalization moves 352 insts, mean move: 21.32 um, max move: 89.60 um
[06/13 18:47:37   2162s] 	Max move on inst (t_op/U1821): (716.80, 1409.20) --> (806.40, 1409.20)
[06/13 18:47:37   2162s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1506.6MB) @(0:36:03 - 0:36:03).
[06/13 18:47:37   2162s] Move report: Detail placement moves 352 insts, mean move: 21.32 um, max move: 89.60 um
[06/13 18:47:37   2162s] 	Max move on inst (t_op/U1821): (716.80, 1409.20) --> (806.40, 1409.20)
[06/13 18:47:37   2162s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1506.6MB
[06/13 18:47:37   2162s] Statistics of distance of Instance movement in refine placement:
[06/13 18:47:37   2162s]   maximum (X+Y) =        89.60 um
[06/13 18:47:37   2162s]   inst (t_op/U1821) with max move: (716.8, 1409.2) -> (806.4, 1409.2)
[06/13 18:47:37   2162s]   mean    (X+Y) =        21.32 um
[06/13 18:47:37   2162s] Summary Report:
[06/13 18:47:37   2162s] Instances move: 352 (out of 13093 movable)
[06/13 18:47:37   2162s] Instances flipped: 0
[06/13 18:47:37   2162s] Mean displacement: 21.32 um
[06/13 18:47:37   2162s] Max displacement: 89.60 um (Instance: t_op/U1821) (716.8, 1409.2) -> (806.4, 1409.2)
[06/13 18:47:37   2162s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: NAND22
[06/13 18:47:37   2162s] Total instances moved : 352
[06/13 18:47:37   2162s] Total net bbox length = 6.860e+05 (3.396e+05 3.464e+05) (ext = 2.934e+04)
[06/13 18:47:37   2162s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1506.6MB
[06/13 18:47:37   2162s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1506.6MB) @(0:36:02 - 0:36:03).
[06/13 18:47:37   2162s] *** Finished refinePlace (0:36:03 mem=1506.6M) ***
[06/13 18:47:37   2162s] *** maximum move = 89.60 um ***
[06/13 18:47:37   2162s] *** Finished re-routing un-routed nets (1506.6M) ***
[06/13 18:47:37   2162s] 
[06/13 18:47:37   2162s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1506.6M) ***
[06/13 18:47:37   2162s] End: GigaOpt DRV Optimization
[06/13 18:47:37   2162s] GigaOpt DRV: restore maxLocalDensity to 0.98
[06/13 18:47:37   2163s] 
------------------------------------------------------------
     Summary (cpu=0.08min real=0.08min mem=1360.3M)                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.368  |
|           TNS (ns):|-180.771 |
|    Violating Paths:|   68    |
|          All Paths:|  2908   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:30, real = 0:01:30, mem = 1069.1M, totSessionCpu=0:36:03 **
[06/13 18:47:37   2163s] *** Timing NOT met, worst failing slack is -5.368
[06/13 18:47:37   2163s] *** Check timing (0:00:00.0)
[06/13 18:47:37   2163s] Deleting Lib Analyzer.
[06/13 18:47:37   2163s] Begin: GigaOpt Optimization in WNS mode
[06/13 18:47:37   2163s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:47:37   2163s] Info: 43 io nets excluded
[06/13 18:47:37   2163s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:47:37   2163s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:47:37   2163s] ### Creating PhyDesignMc. totSessionCpu=0:36:03 mem=1360.3M
[06/13 18:47:37   2163s] #spOpts: N=250 
[06/13 18:47:37   2163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:36:03 mem=1360.3M
[06/13 18:47:37   2163s] 
[06/13 18:47:37   2163s] Creating Lib Analyzer ...
[06/13 18:47:37   2163s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:47:37   2163s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:47:37   2163s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:47:37   2163s] 
[06/13 18:47:40   2165s] Creating Lib Analyzer, finished. 
[06/13 18:47:40   2165s] 
[06/13 18:47:40   2165s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:47:40   2165s] ### Creating LA Mngr. totSessionCpu=0:36:06 mem=1360.3M
[06/13 18:47:40   2165s] ### Creating LA Mngr, finished. totSessionCpu=0:36:06 mem=1360.3M
[06/13 18:47:43   2168s] *info: 43 io nets excluded
[06/13 18:47:43   2168s] *info: 2 clock nets excluded
[06/13 18:47:43   2168s] *info: 7 special nets excluded.
[06/13 18:47:43   2168s] *info: 442 no-driver nets excluded.
[06/13 18:47:44   2169s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/13 18:47:44   2169s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/13 18:47:44   2169s] PathGroup :  my_path  TargetSlack : 0.1417 
[06/13 18:47:44   2169s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/13 18:47:44   2169s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/13 18:47:44   2170s] ** GigaOpt Optimizer WNS Slack -5.368 TNS Slack -180.771 Density 80.32
[06/13 18:47:44   2170s] Optimizer WNS Pass 0
[06/13 18:47:44   2170s] Active Path Group: in2reg reg2reg  
[06/13 18:47:44   2170s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:47:44   2170s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:47:44   2170s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:47:44   2170s] |  -5.368|   -5.368|-180.771| -180.771|    80.32%|   0:00:00.0| 1493.8M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[2]/D               |
[06/13 18:47:45   2170s] |  -5.275|   -5.275|-178.233| -178.233|    80.33%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[2]/D               |
[06/13 18:47:45   2171s] |  -5.210|   -5.210|-177.754| -177.754|    80.34%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:47:47   2173s] |  -5.169|   -5.169|-176.669| -176.669|    80.33%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:47:49   2174s] |  -5.148|   -5.148|-177.909| -177.909|    80.34%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:47:50   2175s] |  -5.148|   -5.148|-175.721| -175.721|    80.34%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:47:52   2178s] |  -5.148|   -5.148|-175.517| -175.517|    80.37%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:47:53   2179s] |  -5.129|   -5.129|-175.300| -175.300|    80.39%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:47:54   2179s] |  -5.129|   -5.129|-175.224| -175.224|    80.39%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:47:55   2181s] |  -5.129|   -5.129|-175.253| -175.253|    80.43%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:47:55   2181s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:47:55   2181s] 
[06/13 18:47:55   2181s] *** Finish Core Optimize Step (cpu=0:00:10.9 real=0:00:11.0 mem=1496.1M) ***
[06/13 18:47:55   2181s] Active Path Group: in2reg  
[06/13 18:47:55   2181s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:47:55   2181s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:47:55   2181s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:47:55   2181s] |  -2.948|   -5.129| -22.418| -175.253|    80.43%|   0:00:00.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:47:57   2182s] |  -2.948|   -5.129| -22.288| -175.127|    80.43%|   0:00:02.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:47:57   2182s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:47:57   2182s] 
[06/13 18:47:57   2182s] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1496.1M) ***
[06/13 18:47:57   2182s] 
[06/13 18:47:57   2182s] *** Finished Optimize Step Cumulative (cpu=0:00:12.5 real=0:00:13.0 mem=1496.1M) ***
[06/13 18:47:57   2182s] ** GigaOpt Optimizer WNS Slack -5.129 TNS Slack -175.127 Density 80.43
[06/13 18:47:57   2182s] *** Starting refinePlace (0:36:23 mem=1496.1M) ***
[06/13 18:47:57   2182s] Total net bbox length = 6.870e+05 (3.404e+05 3.465e+05) (ext = 2.934e+04)
[06/13 18:47:57   2182s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:47:57   2182s] Starting refinePlace ...
[06/13 18:47:57   2182s] default core: bins with density >  0.75 = 62.8 % ( 76 / 121 )
[06/13 18:47:57   2182s] Density distribution unevenness ratio = 4.054%
[06/13 18:47:57   2182s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:47:57   2182s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1496.1MB) @(0:36:23 - 0:36:23).
[06/13 18:47:57   2182s] Move report: preRPlace moves 422 insts, mean move: 6.31 um, max move: 34.40 um
[06/13 18:47:57   2182s] 	Max move on inst (t_op/FE_RC_6508_0): (865.20, 954.20) --> (873.60, 980.20)
[06/13 18:47:57   2182s] 	Length: 10 sites, height: 1 rows, site name: standard, cell type: NAND28
[06/13 18:47:57   2182s] Move report: Detail placement moves 422 insts, mean move: 6.31 um, max move: 34.40 um
[06/13 18:47:57   2182s] 	Max move on inst (t_op/FE_RC_6508_0): (865.20, 954.20) --> (873.60, 980.20)
[06/13 18:47:57   2182s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.1MB
[06/13 18:47:57   2182s] Statistics of distance of Instance movement in refine placement:
[06/13 18:47:57   2182s]   maximum (X+Y) =        34.40 um
[06/13 18:47:57   2182s]   inst (t_op/FE_RC_6508_0) with max move: (865.2, 954.2) -> (873.6, 980.2)
[06/13 18:47:57   2182s]   mean    (X+Y) =         6.31 um
[06/13 18:47:57   2182s] Summary Report:
[06/13 18:47:57   2182s] Instances move: 422 (out of 13107 movable)
[06/13 18:47:57   2182s] Instances flipped: 0
[06/13 18:47:57   2182s] Mean displacement: 6.31 um
[06/13 18:47:57   2182s] Max displacement: 34.40 um (Instance: t_op/FE_RC_6508_0) (865.2, 954.2) -> (873.6, 980.2)
[06/13 18:47:57   2182s] 	Length: 10 sites, height: 1 rows, site name: standard, cell type: NAND28
[06/13 18:47:57   2182s] Total instances moved : 422
[06/13 18:47:57   2182s] Total net bbox length = 6.891e+05 (3.416e+05 3.475e+05) (ext = 2.933e+04)
[06/13 18:47:57   2182s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.1MB
[06/13 18:47:57   2182s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1496.1MB) @(0:36:23 - 0:36:23).
[06/13 18:47:57   2182s] *** Finished refinePlace (0:36:23 mem=1496.1M) ***
[06/13 18:47:57   2182s] *** maximum move = 34.40 um ***
[06/13 18:47:57   2182s] *** Finished re-routing un-routed nets (1496.1M) ***
[06/13 18:47:57   2182s] 
[06/13 18:47:57   2182s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1496.1M) ***
[06/13 18:47:57   2183s] ** GigaOpt Optimizer WNS Slack -5.129 TNS Slack -175.127 Density 80.44
[06/13 18:47:57   2183s] Optimizer WNS Pass 1
[06/13 18:47:57   2183s] Active Path Group: in2reg reg2reg  
[06/13 18:47:57   2183s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:47:57   2183s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:47:57   2183s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:47:57   2183s] |  -5.129|   -5.129|-175.127| -175.127|    80.44%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:47:59   2184s] |  -5.103|   -5.103|-174.666| -174.666|    80.44%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:48:01   2187s] |  -5.076|   -5.076|-174.406| -174.406|    80.45%|   0:00:02.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:48:04   2189s] |  -5.075|   -5.075|-174.400| -174.400|    80.47%|   0:00:03.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[2]/D               |
[06/13 18:48:05   2191s] |  -5.068|   -5.068|-174.139| -174.139|    80.47%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:48:08   2194s] |  -5.068|   -5.068|-173.802| -173.802|    80.48%|   0:00:03.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:48:09   2194s] |  -5.068|   -5.068|-173.768| -173.768|    80.48%|   0:00:01.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:48:09   2194s] |  -5.068|   -5.068|-173.757| -173.757|    80.48%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:48:09   2195s] |  -5.068|   -5.068|-173.757| -173.757|    80.48%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:48:09   2195s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:09   2195s] 
[06/13 18:48:09   2195s] *** Finish Core Optimize Step (cpu=0:00:12.0 real=0:00:12.0 mem=1496.1M) ***
[06/13 18:48:09   2195s] Active Path Group: in2reg  
[06/13 18:48:09   2195s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:09   2195s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:48:09   2195s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:09   2195s] |  -2.948|   -5.068| -22.288| -173.757|    80.48%|   0:00:00.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:48:10   2196s] |  -2.948|   -5.068| -22.288| -173.757|    80.48%|   0:00:01.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:48:10   2196s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:10   2196s] 
[06/13 18:48:10   2196s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:01.0 mem=1496.1M) ***
[06/13 18:48:10   2196s] 
[06/13 18:48:10   2196s] *** Finished Optimize Step Cumulative (cpu=0:00:13.3 real=0:00:13.0 mem=1496.1M) ***
[06/13 18:48:10   2196s] ** GigaOpt Optimizer WNS Slack -5.068 TNS Slack -173.757 Density 80.48
[06/13 18:48:11   2196s] *** Starting refinePlace (0:36:36 mem=1496.1M) ***
[06/13 18:48:11   2196s] Total net bbox length = 6.892e+05 (3.416e+05 3.476e+05) (ext = 2.933e+04)
[06/13 18:48:11   2196s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:48:11   2196s] Starting refinePlace ...
[06/13 18:48:11   2196s] default core: bins with density >  0.75 = 63.6 % ( 77 / 121 )
[06/13 18:48:11   2196s] Density distribution unevenness ratio = 4.017%
[06/13 18:48:11   2196s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:48:11   2196s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1496.1MB) @(0:36:37 - 0:36:37).
[06/13 18:48:11   2196s] Move report: preRPlace moves 286 insts, mean move: 3.76 um, max move: 21.40 um
[06/13 18:48:11   2196s] 	Max move on inst (t_op/U4911): (950.60, 889.20) --> (942.20, 902.20)
[06/13 18:48:11   2196s] 	Length: 6 sites, height: 1 rows, site name: standard, cell type: NAND24
[06/13 18:48:11   2196s] Move report: Detail placement moves 286 insts, mean move: 3.76 um, max move: 21.40 um
[06/13 18:48:11   2196s] 	Max move on inst (t_op/U4911): (950.60, 889.20) --> (942.20, 902.20)
[06/13 18:48:11   2196s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.1MB
[06/13 18:48:11   2196s] Statistics of distance of Instance movement in refine placement:
[06/13 18:48:11   2196s]   maximum (X+Y) =        21.40 um
[06/13 18:48:11   2196s]   inst (t_op/U4911) with max move: (950.6, 889.2) -> (942.2, 902.2)
[06/13 18:48:11   2196s]   mean    (X+Y) =         3.76 um
[06/13 18:48:11   2196s] Summary Report:
[06/13 18:48:11   2196s] Instances move: 286 (out of 13110 movable)
[06/13 18:48:11   2196s] Instances flipped: 0
[06/13 18:48:11   2196s] Mean displacement: 3.76 um
[06/13 18:48:11   2196s] Max displacement: 21.40 um (Instance: t_op/U4911) (950.6, 889.2) -> (942.2, 902.2)
[06/13 18:48:11   2196s] 	Length: 6 sites, height: 1 rows, site name: standard, cell type: NAND24
[06/13 18:48:11   2196s] Total instances moved : 286
[06/13 18:48:11   2196s] Total net bbox length = 6.898e+05 (3.421e+05 3.477e+05) (ext = 2.933e+04)
[06/13 18:48:11   2196s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1496.1MB
[06/13 18:48:11   2196s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1496.1MB) @(0:36:36 - 0:36:37).
[06/13 18:48:11   2196s] *** Finished refinePlace (0:36:37 mem=1496.1M) ***
[06/13 18:48:11   2196s] *** maximum move = 21.40 um ***
[06/13 18:48:11   2196s] *** Finished re-routing un-routed nets (1496.1M) ***
[06/13 18:48:11   2196s] 
[06/13 18:48:11   2196s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1496.1M) ***
[06/13 18:48:11   2196s] ** GigaOpt Optimizer WNS Slack -5.068 TNS Slack -173.757 Density 80.49
[06/13 18:48:11   2196s] Optimizer WNS Pass 2
[06/13 18:48:11   2196s] Active Path Group: in2reg reg2reg  
[06/13 18:48:11   2196s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:11   2196s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:48:11   2196s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:11   2196s] |  -5.068|   -5.068|-173.757| -173.757|    80.49%|   0:00:00.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[3]/D               |
[06/13 18:48:19   2205s] Analyzing useful skew in preCTS mode ...
[06/13 18:48:19   2205s] skewClock did not found any end points to delay or to advance
[06/13 18:48:19   2205s] skewClock did not found any end points to delay or to advance
[06/13 18:48:19   2205s] skewClock did not found any end points to delay or to advance
[06/13 18:48:19   2205s] skewClock did not found any end points to delay or to advance
[06/13 18:48:19   2205s] Finish useful skew analysis
[06/13 18:48:19   2205s] |  -5.067|   -5.067|-173.528| -173.528|    80.51%|   0:00:08.0| 1496.1M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:48:19   2205s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:19   2205s] 
[06/13 18:48:19   2205s] *** Finish Core Optimize Step (cpu=0:00:08.5 real=0:00:08.0 mem=1496.1M) ***
[06/13 18:48:19   2205s] Active Path Group: in2reg  
[06/13 18:48:19   2205s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:19   2205s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:48:19   2205s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:19   2205s] |  -2.948|   -5.067| -22.288| -173.528|    80.51%|   0:00:00.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:48:21   2206s] Analyzing useful skew in preCTS mode ...
[06/13 18:48:21   2206s] skewClock did not found any end points to delay or to advance
[06/13 18:48:21   2206s] skewClock did not found any end points to delay or to advance
[06/13 18:48:21   2206s] skewClock did not found any end points to delay or to advance
[06/13 18:48:21   2206s] skewClock did not found any end points to delay or to advance
[06/13 18:48:21   2206s] Finish useful skew analysis
[06/13 18:48:21   2206s] |  -2.948|   -5.067| -22.288| -173.528|    80.51%|   0:00:02.0| 1496.1M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:48:21   2206s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:21   2206s] 
[06/13 18:48:21   2206s] *** Finish Core Optimize Step (cpu=0:00:01.3 real=0:00:02.0 mem=1496.1M) ***
[06/13 18:48:21   2206s] 
[06/13 18:48:21   2206s] *** Finished Optimize Step Cumulative (cpu=0:00:09.8 real=0:00:10.0 mem=1496.1M) ***
[06/13 18:48:21   2206s] ** GigaOpt Optimizer WNS Slack -5.067 TNS Slack -173.528 Density 80.51
[06/13 18:48:21   2206s] *** Starting refinePlace (0:36:47 mem=1496.1M) ***
[06/13 18:48:21   2206s] Total net bbox length = 6.899e+05 (3.421e+05 3.478e+05) (ext = 2.933e+04)
[06/13 18:48:21   2206s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:48:21   2206s] Starting refinePlace ...
[06/13 18:48:21   2206s] default core: bins with density >  0.75 = 63.6 % ( 77 / 121 )
[06/13 18:48:21   2206s] Density distribution unevenness ratio = 4.036%
[06/13 18:48:21   2206s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:48:21   2206s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1496.1MB) @(0:36:47 - 0:36:47).
[06/13 18:48:21   2206s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:48:21   2206s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:48:21   2206s] Move report: legalization moves 347 insts, mean move: 21.46 um, max move: 94.60 um
[06/13 18:48:21   2206s] 	Max move on inst (t_op/FE_OCPC3455_n1155): (848.40, 902.20) --> (917.00, 876.20)
[06/13 18:48:21   2206s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1499.2MB) @(0:36:47 - 0:36:47).
[06/13 18:48:21   2206s] Move report: Detail placement moves 347 insts, mean move: 21.46 um, max move: 94.60 um
[06/13 18:48:21   2206s] 	Max move on inst (t_op/FE_OCPC3455_n1155): (848.40, 902.20) --> (917.00, 876.20)
[06/13 18:48:21   2206s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1499.2MB
[06/13 18:48:21   2206s] Statistics of distance of Instance movement in refine placement:
[06/13 18:48:21   2206s]   maximum (X+Y) =        94.60 um
[06/13 18:48:21   2206s]   inst (t_op/FE_OCPC3455_n1155) with max move: (848.4, 902.2) -> (917, 876.2)
[06/13 18:48:21   2206s]   mean    (X+Y) =        21.46 um
[06/13 18:48:21   2206s] Total instances flipped for legalization: 34
[06/13 18:48:21   2206s] Summary Report:
[06/13 18:48:21   2206s] Instances move: 347 (out of 13110 movable)
[06/13 18:48:21   2206s] Instances flipped: 34
[06/13 18:48:21   2206s] Mean displacement: 21.46 um
[06/13 18:48:21   2206s] Max displacement: 94.60 um (Instance: t_op/FE_OCPC3455_n1155) (848.4, 902.2) -> (917, 876.2)
[06/13 18:48:21   2206s] 	Length: 3 sites, height: 1 rows, site name: standard, cell type: BUF2
[06/13 18:48:21   2206s] Total instances moved : 347
[06/13 18:48:21   2206s] Total net bbox length = 6.971e+05 (3.462e+05 3.509e+05) (ext = 2.933e+04)
[06/13 18:48:21   2206s] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1499.2MB
[06/13 18:48:21   2206s] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1499.2MB) @(0:36:47 - 0:36:47).
[06/13 18:48:21   2206s] *** Finished refinePlace (0:36:47 mem=1499.2M) ***
[06/13 18:48:21   2206s] *** maximum move = 94.60 um ***
[06/13 18:48:21   2206s] *** Finished re-routing un-routed nets (1499.2M) ***
[06/13 18:48:21   2207s] 
[06/13 18:48:21   2207s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:00.0 mem=1499.2M) ***
[06/13 18:48:21   2207s] ** GigaOpt Optimizer WNS Slack -5.097 TNS Slack -175.344 Density 80.51
[06/13 18:48:21   2207s] Recovering Place ECO bump
[06/13 18:48:21   2207s] Active Path Group: in2reg reg2reg  
[06/13 18:48:21   2207s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:21   2207s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:48:21   2207s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:21   2207s] |  -5.097|   -5.097|-175.344| -175.344|    80.51%|   0:00:00.0| 1499.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:48:37   2222s] |  -5.097|   -5.097|-175.289| -175.289|    80.51%|   0:00:16.0| 1499.2M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:48:37   2222s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:37   2222s] 
[06/13 18:48:37   2222s] *** Finish Core Optimize Step (cpu=0:00:15.3 real=0:00:16.0 mem=1499.2M) ***
[06/13 18:48:37   2222s] Active Path Group: in2reg  
[06/13 18:48:37   2222s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:37   2222s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:48:37   2222s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:37   2222s] |  -2.948|   -5.097| -22.288| -175.289|    80.51%|   0:00:00.0| 1499.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:48:41   2226s] |  -2.948|   -5.097| -22.288| -175.289|    80.51%|   0:00:04.0| 1499.2M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:48:41   2226s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:41   2226s] 
[06/13 18:48:41   2226s] *** Finish Core Optimize Step (cpu=0:00:04.1 real=0:00:04.0 mem=1499.2M) ***
[06/13 18:48:41   2226s] 
[06/13 18:48:41   2226s] *** Finished Optimize Step Cumulative (cpu=0:00:19.4 real=0:00:20.0 mem=1499.2M) ***
[06/13 18:48:41   2226s] *** Starting refinePlace (0:37:07 mem=1499.2M) ***
[06/13 18:48:41   2226s] Total net bbox length = 6.971e+05 (3.462e+05 3.509e+05) (ext = 2.933e+04)
[06/13 18:48:41   2226s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:48:41   2226s] Starting refinePlace ...
[06/13 18:48:41   2226s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:48:41   2226s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1499.2MB) @(0:37:07 - 0:37:07).
[06/13 18:48:41   2226s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:48:41   2226s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1499.2MB
[06/13 18:48:41   2226s] Statistics of distance of Instance movement in refine placement:
[06/13 18:48:41   2226s]   maximum (X+Y) =         0.00 um
[06/13 18:48:41   2226s]   mean    (X+Y) =         0.00 um
[06/13 18:48:41   2226s] Summary Report:
[06/13 18:48:41   2226s] Instances move: 0 (out of 13109 movable)
[06/13 18:48:41   2226s] Instances flipped: 0
[06/13 18:48:41   2226s] Mean displacement: 0.00 um
[06/13 18:48:41   2226s] Max displacement: 0.00 um 
[06/13 18:48:41   2226s] Total instances moved : 0
[06/13 18:48:41   2226s] Total net bbox length = 6.971e+05 (3.462e+05 3.509e+05) (ext = 2.933e+04)
[06/13 18:48:41   2226s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1499.2MB
[06/13 18:48:41   2226s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1499.2MB) @(0:37:07 - 0:37:07).
[06/13 18:48:41   2226s] *** Finished refinePlace (0:37:07 mem=1499.2M) ***
[06/13 18:48:41   2226s] *** maximum move = 0.00 um ***
[06/13 18:48:41   2226s] *** Finished re-routing un-routed nets (1499.2M) ***
[06/13 18:48:41   2226s] 
[06/13 18:48:41   2226s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1499.2M) ***
[06/13 18:48:41   2226s] ** GigaOpt Optimizer WNS Slack -5.097 TNS Slack -175.289 Density 80.51
[06/13 18:48:41   2226s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:48:41   2226s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:48:41   2226s] **** End NDR-Layer Usage Statistics ****
[06/13 18:48:41   2226s] 
[06/13 18:48:41   2226s] *** Finish pre-CTS Setup Fixing (cpu=0:00:57.3 real=0:00:57.0 mem=1499.2M) ***
[06/13 18:48:41   2226s] 
[06/13 18:48:41   2226s] End: GigaOpt Optimization in WNS mode
[06/13 18:48:41   2226s] *** Timing NOT met, worst failing slack is -5.097
[06/13 18:48:41   2226s] *** Check timing (0:00:00.0)
[06/13 18:48:41   2226s] Deleting Lib Analyzer.
[06/13 18:48:41   2226s] Begin: GigaOpt Optimization in TNS mode
[06/13 18:48:41   2227s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:48:41   2227s] Info: 43 io nets excluded
[06/13 18:48:41   2227s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:48:41   2227s] PhyDesignGrid: maxLocalDensity 0.95
[06/13 18:48:41   2227s] ### Creating PhyDesignMc. totSessionCpu=0:37:07 mem=1360.5M
[06/13 18:48:41   2227s] #spOpts: N=250 
[06/13 18:48:41   2227s] ### Creating PhyDesignMc, finished. totSessionCpu=0:37:07 mem=1360.5M
[06/13 18:48:41   2227s] 
[06/13 18:48:41   2227s] Creating Lib Analyzer ...
[06/13 18:48:41   2227s] Total number of usable buffers from Lib Analyzer: 12 ( CLKBU2 BUF2 CLKBU6 CLKBU4 BUF6 BUF4 CLKBU8 BUF8 CLKBU12 BUF12 CLKBU15 BUF15)
[06/13 18:48:41   2227s] Total number of usable inverters from Lib Analyzer: 15 ( INV3 CLKIN3 CLKIN2 CLKIN1 INV6 INV4 CLKIN6 CLKIN4 INV8 CLKIN8 INV12 INV10 CLKIN12 CLKIN10 CLKIN15)
[06/13 18:48:41   2227s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/13 18:48:41   2227s] 
[06/13 18:48:43   2229s] Creating Lib Analyzer, finished. 
[06/13 18:48:43   2229s] 
[06/13 18:48:43   2229s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:48:43   2229s] ### Creating LA Mngr. totSessionCpu=0:37:09 mem=1362.5M
[06/13 18:48:43   2229s] ### Creating LA Mngr, finished. totSessionCpu=0:37:09 mem=1362.5M
[06/13 18:48:46   2232s] *info: 43 io nets excluded
[06/13 18:48:46   2232s] *info: 2 clock nets excluded
[06/13 18:48:46   2232s] *info: 7 special nets excluded.
[06/13 18:48:46   2232s] *info: 442 no-driver nets excluded.
[06/13 18:48:47   2233s] PathGroup :  in2out  TargetSlack : 0.1417 
[06/13 18:48:47   2233s] PathGroup :  in2reg  TargetSlack : 0.1417 
[06/13 18:48:47   2233s] PathGroup :  my_path  TargetSlack : 0.1417 
[06/13 18:48:47   2233s] PathGroup :  reg2out  TargetSlack : 0.1417 
[06/13 18:48:47   2233s] PathGroup :  reg2reg  TargetSlack : 0.1417 
[06/13 18:48:47   2233s] ** GigaOpt Optimizer WNS Slack -5.097 TNS Slack -175.289 Density 80.51
[06/13 18:48:47   2233s] Optimizer TNS Opt
[06/13 18:48:47   2233s] Active Path Group: in2reg reg2reg  
[06/13 18:48:47   2233s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:47   2233s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:48:47   2233s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:48:47   2233s] |  -5.097|   -5.097|-175.289| -175.289|    80.51%|   0:00:00.0| 1496.0M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:48:53   2238s] |  -5.076|   -5.076|-173.470| -173.470|    80.50%|   0:00:06.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:48:55   2241s] |  -5.076|   -5.076|-172.678| -172.678|    80.51%|   0:00:02.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:48:56   2241s] |  -5.076|   -5.076|-172.435| -172.435|    80.52%|   0:00:01.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:48:56   2242s] |  -5.076|   -5.076|-172.409| -172.409|    80.51%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:48:58   2243s] |  -5.076|   -5.076|-172.203| -172.203|    80.52%|   0:00:02.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[0]/D            |
[06/13 18:48:59   2244s] |  -5.076|   -5.076|-172.063| -172.063|    80.52%|   0:00:01.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/cnt_clk_reg[0]/D            |
[06/13 18:48:59   2244s] |  -5.076|   -5.076|-171.968| -171.968|    80.53%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:48:59   2245s] |  -5.076|   -5.076|-171.863| -171.863|    80.54%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:49:00   2245s] |  -5.076|   -5.076|-171.834| -171.834|    80.54%|   0:00:01.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_dec/o_en_reg/D                  |
[06/13 18:49:00   2246s] |  -5.076|   -5.076|-171.394| -171.394|    80.54%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cdr/div1/o_nb_P_reg[4]/D                    |
[06/13 18:49:03   2248s] |  -5.076|   -5.076|-171.397| -171.397|    80.56%|   0:00:03.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:03   2248s] |  -5.076|   -5.076|-171.306| -171.306|    80.56%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:03   2249s] |  -5.076|   -5.076|-170.854| -170.854|    80.56%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:04   2249s] |  -5.076|   -5.076|-170.837| -170.837|    80.56%|   0:00:01.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:04   2249s] |  -5.076|   -5.076|-170.775| -170.775|    80.56%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:04   2250s] |  -5.076|   -5.076|-169.326| -169.326|    80.61%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:04   2250s] |  -5.076|   -5.076|-168.992| -168.992|    80.66%|   0:00:00.0| 1498.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:05   2251s] |  -5.076|   -5.076|-168.782| -168.782|    80.89%|   0:00:01.0| 1558.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:06   2252s] |  -5.076|   -5.076|-168.676| -168.676|    81.13%|   0:00:01.0| 1558.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:08   2253s] |  -5.076|   -5.076|-168.587| -168.587|    81.29%|   0:00:02.0| 1558.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:09   2254s] |  -5.076|   -5.076|-168.565| -168.565|    81.43%|   0:00:01.0| 1558.3M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:10   2255s] |  -5.076|   -5.076|-168.559| -168.559|    81.49%|   0:00:01.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:10   2255s] |  -5.076|   -5.076|-168.559| -168.559|    81.50%|   0:00:00.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cordic/my_rotation/present_direction_reg/D  |
[06/13 18:49:11   2256s] |  -5.075|   -5.075|-168.559| -168.559|    81.65%|   0:00:01.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:49:11   2256s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:11   2256s] 
[06/13 18:49:11   2256s] *** Finish Core Optimize Step (cpu=0:00:23.6 real=0:00:24.0 mem=1558.4M) ***
[06/13 18:49:11   2256s] 
[06/13 18:49:11   2256s] *** Finished Optimize Step Cumulative (cpu=0:00:23.6 real=0:00:24.0 mem=1558.4M) ***
[06/13 18:49:11   2256s] ** GigaOpt Optimizer WNS Slack -5.075 TNS Slack -168.559 Density 81.65
[06/13 18:49:11   2256s] *** Starting refinePlace (0:37:37 mem=1558.4M) ***
[06/13 18:49:11   2256s] Total net bbox length = 7.058e+05 (3.497e+05 3.561e+05) (ext = 2.934e+04)
[06/13 18:49:11   2256s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:49:11   2256s] Starting refinePlace ...
[06/13 18:49:11   2256s] default core: bins with density >  0.75 = 66.9 % ( 81 / 121 )
[06/13 18:49:11   2256s] Density distribution unevenness ratio = 4.042%
[06/13 18:49:11   2257s]   Spread Effort: high, pre-route mode, useDDP on.
[06/13 18:49:11   2257s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1558.4MB) @(0:37:37 - 0:37:37).
[06/13 18:49:11   2257s] Move report: preRPlace moves 1792 insts, mean move: 5.89 um, max move: 45.20 um
[06/13 18:49:11   2257s] 	Max move on inst (t_op/FE_RC_7280_0): (1738.80, 1474.20) --> (1706.60, 1461.20)
[06/13 18:49:11   2257s] 	Length: 10 sites, height: 1 rows, site name: standard, cell type: NAND28
[06/13 18:49:11   2257s] wireLenOptFixPriorityInst 0 inst fixed
[06/13 18:49:11   2257s] Move report: legalization moves 1310 insts, mean move: 21.73 um, max move: 212.60 um
[06/13 18:49:11   2257s] 	Max move on inst (t_op/FE_RC_7246_0): (1762.60, 1539.20) --> (1589.00, 1578.20)
[06/13 18:49:11   2257s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1558.4MB) @(0:37:37 - 0:37:37).
[06/13 18:49:11   2257s] Move report: Detail placement moves 2109 insts, mean move: 16.49 um, max move: 224.20 um
[06/13 18:49:11   2257s] 	Max move on inst (t_op/FE_RC_7246_0): (1761.20, 1526.20) --> (1589.00, 1578.20)
[06/13 18:49:11   2257s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1558.4MB
[06/13 18:49:11   2257s] Statistics of distance of Instance movement in refine placement:
[06/13 18:49:11   2257s]   maximum (X+Y) =       224.20 um
[06/13 18:49:11   2257s]   inst (t_op/FE_RC_7246_0) with max move: (1761.2, 1526.2) -> (1589, 1578.2)
[06/13 18:49:11   2257s]   mean    (X+Y) =        16.49 um
[06/13 18:49:11   2257s] Summary Report:
[06/13 18:49:11   2257s] Instances move: 2109 (out of 13399 movable)
[06/13 18:49:11   2257s] Instances flipped: 0
[06/13 18:49:11   2257s] Mean displacement: 16.49 um
[06/13 18:49:11   2257s] Max displacement: 224.20 um (Instance: t_op/FE_RC_7246_0) (1761.2, 1526.2) -> (1589, 1578.2)
[06/13 18:49:11   2257s] 	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV3
[06/13 18:49:11   2257s] Total instances moved : 2109
[06/13 18:49:11   2257s] Total net bbox length = 7.446e+05 (3.708e+05 3.739e+05) (ext = 2.935e+04)
[06/13 18:49:11   2257s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1558.4MB
[06/13 18:49:11   2257s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1558.4MB) @(0:37:37 - 0:37:37).
[06/13 18:49:11   2257s] *** Finished refinePlace (0:37:37 mem=1558.4M) ***
[06/13 18:49:12   2257s] *** maximum move = 224.20 um ***
[06/13 18:49:12   2257s] *** Finished re-routing un-routed nets (1558.4M) ***
[06/13 18:49:12   2257s] 
[06/13 18:49:12   2257s] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1558.4M) ***
[06/13 18:49:12   2257s] ** GigaOpt Optimizer WNS Slack -5.423 TNS Slack -179.472 Density 81.66
[06/13 18:49:12   2257s] Recovering Place ECO bump
[06/13 18:49:12   2257s] Active Path Group: in2reg reg2reg  
[06/13 18:49:12   2257s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:12   2257s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:49:12   2257s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:12   2257s] |  -5.423|   -5.423|-179.472| -179.472|    81.66%|   0:00:00.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
[06/13 18:49:13   2259s] |  -5.353|   -5.353|-177.927| -177.927|    81.66%|   0:00:01.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
[06/13 18:49:13   2259s] |  -5.338|   -5.338|-177.495| -177.495|    81.66%|   0:00:00.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/cnt_reg[5]/D               |
[06/13 18:49:14   2259s] |  -5.255|   -5.255|-176.417| -176.417|    81.66%|   0:00:01.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:49:27   2272s] |  -5.208|   -5.208|-175.595| -175.595|    81.66%|   0:00:13.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:49:34   2280s] |  -5.208|   -5.208|-175.493| -175.493|    81.66%|   0:00:07.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:49:34   2280s] |  -5.208|   -5.208|-175.493| -175.493|    81.66%|   0:00:00.0| 1558.4M|setup_func_max|  reg2reg| t_op/u_cdr/dec/cnt_r_reg[0]/D                      |
[06/13 18:49:34   2280s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:34   2280s] 
[06/13 18:49:34   2280s] *** Finish Core Optimize Step (cpu=0:00:22.6 real=0:00:22.0 mem=1558.4M) ***
[06/13 18:49:34   2280s] Active Path Group: in2reg  
[06/13 18:49:34   2280s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:34   2280s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:49:34   2280s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:34   2280s] |  -3.000|   -5.208| -22.108| -175.493|    81.66%|   0:00:00.0| 1558.4M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:49:38   2283s] |  -3.000|   -5.208| -22.108| -175.493|    81.66%|   0:00:04.0| 1509.9M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:49:38   2283s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:38   2283s] 
[06/13 18:49:38   2283s] *** Finish Core Optimize Step (cpu=0:00:03.5 real=0:00:04.0 mem=1509.9M) ***
[06/13 18:49:38   2283s] 
[06/13 18:49:38   2283s] *** Finished Optimize Step Cumulative (cpu=0:00:26.1 real=0:00:26.0 mem=1509.9M) ***
[06/13 18:49:38   2283s] ** GigaOpt Optimizer WNS Slack -5.208 TNS Slack -175.493 Density 81.66
[06/13 18:49:38   2283s] *** Starting refinePlace (0:38:04 mem=1509.9M) ***
[06/13 18:49:38   2283s] Total net bbox length = 7.448e+05 (3.707e+05 3.741e+05) (ext = 2.935e+04)
[06/13 18:49:38   2283s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:49:38   2283s] Starting refinePlace ...
[06/13 18:49:38   2283s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:49:38   2283s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1509.9MB) @(0:38:04 - 0:38:04).
[06/13 18:49:38   2283s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:49:38   2283s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1509.9MB
[06/13 18:49:38   2283s] Statistics of distance of Instance movement in refine placement:
[06/13 18:49:38   2283s]   maximum (X+Y) =         0.00 um
[06/13 18:49:38   2283s]   mean    (X+Y) =         0.00 um
[06/13 18:49:38   2283s] Summary Report:
[06/13 18:49:38   2283s] Instances move: 0 (out of 13401 movable)
[06/13 18:49:38   2283s] Instances flipped: 0
[06/13 18:49:38   2283s] Mean displacement: 0.00 um
[06/13 18:49:38   2283s] Max displacement: 0.00 um 
[06/13 18:49:38   2283s] Total instances moved : 0
[06/13 18:49:38   2283s] Total net bbox length = 7.448e+05 (3.707e+05 3.741e+05) (ext = 2.935e+04)
[06/13 18:49:38   2283s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1509.9MB
[06/13 18:49:38   2283s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1509.9MB) @(0:38:04 - 0:38:04).
[06/13 18:49:38   2283s] *** Finished refinePlace (0:38:04 mem=1509.9M) ***
[06/13 18:49:38   2283s] *** maximum move = 0.00 um ***
[06/13 18:49:38   2283s] *** Finished re-routing un-routed nets (1509.9M) ***
[06/13 18:49:38   2284s] 
[06/13 18:49:38   2284s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1509.9M) ***
[06/13 18:49:38   2284s] ** GigaOpt Optimizer WNS Slack -5.273 TNS Slack -176.996 Density 81.67
[06/13 18:49:38   2284s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:49:38   2284s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:49:38   2284s] **** End NDR-Layer Usage Statistics ****
[06/13 18:49:38   2284s] 
[06/13 18:49:38   2284s] *** Finish pre-CTS Setup Fixing (cpu=0:00:50.9 real=0:00:51.0 mem=1509.9M) ***
[06/13 18:49:38   2284s] 
[06/13 18:49:38   2284s] End: GigaOpt Optimization in TNS mode
[06/13 18:49:38   2284s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:49:38   2284s] Info: 43 io nets excluded
[06/13 18:49:38   2284s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:49:38   2284s] ### Creating LA Mngr. totSessionCpu=0:38:04 mem=1365.8M
[06/13 18:49:38   2284s] ### Creating LA Mngr, finished. totSessionCpu=0:38:04 mem=1365.8M
[06/13 18:49:38   2284s] Begin: Area Reclaim Optimization
[06/13 18:49:38   2284s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:49:38   2284s] ### Creating PhyDesignMc. totSessionCpu=0:38:04 mem=1499.4M
[06/13 18:49:38   2284s] #spOpts: N=250 
[06/13 18:49:38   2284s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:04 mem=1499.4M
[06/13 18:49:38   2284s] 
[06/13 18:49:38   2284s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.7693} {4, 0.314, 0.7693} 
[06/13 18:49:38   2284s] ### Creating LA Mngr. totSessionCpu=0:38:04 mem=1499.4M
[06/13 18:49:38   2284s] ### Creating LA Mngr, finished. totSessionCpu=0:38:04 mem=1499.4M
[06/13 18:49:39   2284s] Reclaim Optimization WNS Slack -5.273  TNS Slack -176.996 Density 81.67
[06/13 18:49:39   2284s] +----------+---------+--------+--------+------------+--------+
[06/13 18:49:39   2284s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/13 18:49:39   2284s] +----------+---------+--------+--------+------------+--------+
[06/13 18:49:39   2284s] |    81.67%|        -|  -5.273|-176.996|   0:00:00.0| 1499.4M|
[06/13 18:49:39   2284s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:49:39   2284s] |    81.67%|        0|  -5.273|-176.996|   0:00:00.0| 1499.4M|
[06/13 18:49:39   2285s] |    81.29%|      105|  -5.273|-176.589|   0:00:00.0| 1501.7M|
[06/13 18:49:40   2285s] |    81.28%|        5|  -5.273|-176.213|   0:00:01.0| 1501.7M|
[06/13 18:49:42   2287s] |    80.36%|      500|  -5.257|-175.779|   0:00:02.0| 1501.7M|
[06/13 18:49:42   2288s] |    80.33%|       24|  -5.257|-175.779|   0:00:00.0| 1520.8M|
[06/13 18:49:42   2288s] |    80.33%|        0|  -5.257|-175.779|   0:00:00.0| 1520.8M|
[06/13 18:49:42   2288s] #optDebug: <stH: 13.0000 MiSeL: 97.5420>
[06/13 18:49:43   2288s] |    80.33%|        0|  -5.257|-175.779|   0:00:01.0| 1520.8M|
[06/13 18:49:43   2288s] +----------+---------+--------+--------+------------+--------+
[06/13 18:49:43   2288s] Reclaim Optimization End WNS Slack -5.257  TNS Slack -175.779 Density 80.33
[06/13 18:49:43   2288s] 
[06/13 18:49:43   2288s] ** Summary: Restruct = 0 Buffer Deletion = 51 Declone = 79 Resize = 495 **
[06/13 18:49:43   2288s] --------------------------------------------------------------
[06/13 18:49:43   2288s] |                                   | Total     | Sequential |
[06/13 18:49:43   2288s] --------------------------------------------------------------
[06/13 18:49:43   2288s] | Num insts resized                 |     479  |       1    |
[06/13 18:49:43   2288s] | Num insts undone                  |      27  |       0    |
[06/13 18:49:43   2288s] | Num insts Downsized               |     479  |       1    |
[06/13 18:49:43   2288s] | Num insts Samesized               |       0  |       0    |
[06/13 18:49:43   2288s] | Num insts Upsized                 |       0  |       0    |
[06/13 18:49:43   2288s] | Num multiple commits+uncommits    |      20  |       -    |
[06/13 18:49:43   2288s] --------------------------------------------------------------
[06/13 18:49:43   2288s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:49:43   2288s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:49:43   2288s] **** End NDR-Layer Usage Statistics ****
[06/13 18:49:43   2288s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:04.2) (real = 0:00:05.0) **
[06/13 18:49:43   2288s] *** Starting refinePlace (0:38:08 mem=1520.8M) ***
[06/13 18:49:43   2288s] Total net bbox length = 7.394e+05 (3.689e+05 3.705e+05) (ext = 2.935e+04)
[06/13 18:49:43   2288s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:49:43   2288s] Starting refinePlace ...
[06/13 18:49:43   2288s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:49:43   2288s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1520.8MB) @(0:38:08 - 0:38:09).
[06/13 18:49:43   2288s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:49:43   2288s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1520.8MB
[06/13 18:49:43   2288s] Statistics of distance of Instance movement in refine placement:
[06/13 18:49:43   2288s]   maximum (X+Y) =         0.00 um
[06/13 18:49:43   2288s]   mean    (X+Y) =         0.00 um
[06/13 18:49:43   2288s] Summary Report:
[06/13 18:49:43   2288s] Instances move: 0 (out of 13271 movable)
[06/13 18:49:43   2288s] Instances flipped: 0
[06/13 18:49:43   2288s] Mean displacement: 0.00 um
[06/13 18:49:43   2288s] Max displacement: 0.00 um 
[06/13 18:49:43   2288s] Total instances moved : 0
[06/13 18:49:43   2288s] Total net bbox length = 7.394e+05 (3.689e+05 3.705e+05) (ext = 2.935e+04)
[06/13 18:49:43   2288s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1520.8MB
[06/13 18:49:43   2288s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1520.8MB) @(0:38:08 - 0:38:09).
[06/13 18:49:43   2288s] *** Finished refinePlace (0:38:09 mem=1520.8M) ***
[06/13 18:49:43   2288s] *** maximum move = 0.00 um ***
[06/13 18:49:43   2288s] *** Finished re-routing un-routed nets (1520.8M) ***
[06/13 18:49:43   2288s] 
[06/13 18:49:43   2288s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1520.8M) ***
[06/13 18:49:43   2288s] *** Finished Area Reclaim Optimization (cpu=0:00:05, real=0:00:05, mem=1368.13M, totSessionCpu=0:38:09).
[06/13 18:49:43   2288s] ### Creating LA Mngr. totSessionCpu=0:38:09 mem=1368.1M
[06/13 18:49:43   2288s] ### Creating LA Mngr, finished. totSessionCpu=0:38:09 mem=1368.1M
[06/13 18:49:43   2288s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:49:43   2288s] [PSP]     Started earlyGlobalRoute kernel
[06/13 18:49:43   2288s] [PSP]     Initial Peak syMemory usage = 1368.1 MB
[06/13 18:49:43   2288s] (I)       Reading DB...
[06/13 18:49:43   2288s] (I)       before initializing RouteDB syMemory usage = 1378.0 MB
[06/13 18:49:43   2288s] (I)       congestionReportName   : 
[06/13 18:49:43   2288s] (I)       layerRangeFor2DCongestion : 
[06/13 18:49:43   2288s] (I)       buildTerm2TermWires    : 1
[06/13 18:49:43   2288s] (I)       doTrackAssignment      : 1
[06/13 18:49:43   2288s] (I)       dumpBookshelfFiles     : 0
[06/13 18:49:43   2288s] (I)       numThreads             : 1
[06/13 18:49:43   2288s] (I)       bufferingAwareRouting  : false
[06/13 18:49:43   2288s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:49:43   2288s] (I)       honorPin               : false
[06/13 18:49:43   2288s] (I)       honorPinGuide          : true
[06/13 18:49:43   2288s] (I)       honorPartition         : false
[06/13 18:49:43   2288s] (I)       allowPartitionCrossover: false
[06/13 18:49:43   2288s] (I)       honorSingleEntry       : true
[06/13 18:49:43   2288s] (I)       honorSingleEntryStrong : true
[06/13 18:49:43   2288s] (I)       handleViaSpacingRule   : false
[06/13 18:49:43   2288s] (I)       handleEolSpacingRule   : false
[06/13 18:49:43   2288s] (I)       PDConstraint           : none
[06/13 18:49:43   2288s] (I)       expBetterNDRHandling   : false
[06/13 18:49:43   2288s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:49:43   2288s] (I)       routingEffortLevel     : 3
[06/13 18:49:43   2288s] (I)       effortLevel            : standard
[06/13 18:49:43   2288s] [NR-eGR] minRouteLayer          : 1
[06/13 18:49:43   2288s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:49:43   2288s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:49:43   2288s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:49:43   2288s] (I)       numRowsPerGCell        : 1
[06/13 18:49:43   2288s] (I)       speedUpLargeDesign     : 0
[06/13 18:49:43   2288s] (I)       multiThreadingTA       : 1
[06/13 18:49:43   2288s] (I)       blkAwareLayerSwitching : 1
[06/13 18:49:43   2288s] (I)       optimizationMode       : false
[06/13 18:49:43   2288s] (I)       routeSecondPG          : false
[06/13 18:49:43   2288s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:49:43   2288s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:49:43   2288s] (I)       punchThroughDistance   : 500.00
[06/13 18:49:43   2288s] (I)       scenicBound            : 1.15
[06/13 18:49:43   2288s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:49:43   2288s] (I)       source-to-sink ratio   : 0.00
[06/13 18:49:43   2288s] (I)       targetCongestionRatioH : 1.00
[06/13 18:49:43   2288s] (I)       targetCongestionRatioV : 1.00
[06/13 18:49:43   2288s] (I)       layerCongestionRatio   : 0.70
[06/13 18:49:43   2288s] (I)       m1CongestionRatio      : 0.10
[06/13 18:49:43   2288s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:49:43   2288s] (I)       localRouteEffort       : 1.00
[06/13 18:49:43   2288s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:49:43   2288s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:49:43   2288s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:49:43   2288s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:49:43   2288s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:49:43   2288s] (I)       routeVias              : 
[06/13 18:49:43   2288s] (I)       readTROption           : true
[06/13 18:49:43   2288s] (I)       extraSpacingFactor     : 1.00
[06/13 18:49:43   2288s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:49:43   2288s] (I)       routeSelectedNetsOnly  : false
[06/13 18:49:43   2288s] (I)       clkNetUseMaxDemand     : false
[06/13 18:49:43   2288s] (I)       extraDemandForClocks   : 0
[06/13 18:49:43   2288s] (I)       steinerRemoveLayers    : false
[06/13 18:49:43   2288s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:49:43   2288s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:49:43   2288s] (I)       similarTopologyRoutingFast : false
[06/13 18:49:43   2288s] (I)       spanningTreeRefinement : false
[06/13 18:49:43   2288s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:49:43   2288s] (I)       starting read tracks
[06/13 18:49:43   2288s] (I)       build grid graph
[06/13 18:49:43   2288s] (I)       build grid graph start
[06/13 18:49:43   2288s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:49:43   2288s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:49:43   2288s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:49:43   2288s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:49:43   2288s] (I)       build grid graph end
[06/13 18:49:43   2288s] (I)       numViaLayers=4
[06/13 18:49:43   2288s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:49:43   2288s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:49:43   2288s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:49:43   2288s] (I)       end build via table
[06/13 18:49:43   2288s] [NR-eGR] numRoutingBlks=0 numInstBlks=86869 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:49:43   2288s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:49:43   2288s] (I)       readDataFromPlaceDB
[06/13 18:49:43   2288s] (I)       Read net information..
[06/13 18:49:43   2288s] [NR-eGR] Read numTotalNets=13789  numIgnoredNets=0
[06/13 18:49:43   2288s] (I)       Read testcase time = 0.010 seconds
[06/13 18:49:43   2288s] 
[06/13 18:49:43   2288s] (I)       read default dcut vias
[06/13 18:49:43   2288s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:49:43   2288s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:49:43   2288s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:49:43   2288s] (I)       build grid graph start
[06/13 18:49:43   2288s] (I)       build grid graph end
[06/13 18:49:43   2288s] (I)       Model blockage into capacity
[06/13 18:49:43   2288s] (I)       Read numBlocks=754083  numPreroutedWires=0  numCapScreens=0
[06/13 18:49:43   2288s] (I)       blocked area on Layer1 : 43419979720625  (909.05%)
[06/13 18:49:43   2288s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:49:43   2288s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:49:43   2288s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:49:43   2288s] (I)       Modeling time = 0.040 seconds
[06/13 18:49:43   2288s] 
[06/13 18:49:43   2288s] (I)       Number of ignored nets = 0
[06/13 18:49:43   2288s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:49:43   2288s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:49:43   2288s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:49:43   2288s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:49:43   2288s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:49:43   2288s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:49:43   2288s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:49:43   2288s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:49:43   2288s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:49:43   2288s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:49:43   2288s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1415.5 MB
[06/13 18:49:43   2288s] (I)       Ndr track 0 does not exist
[06/13 18:49:43   2288s] (I)       Layer1  viaCost=200.00
[06/13 18:49:43   2288s] (I)       Layer2  viaCost=100.00
[06/13 18:49:43   2288s] (I)       Layer3  viaCost=200.00
[06/13 18:49:43   2288s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:49:43   2288s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:49:43   2288s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:49:43   2288s] (I)       Site Width          :  1400  (dbu)
[06/13 18:49:43   2288s] (I)       Row Height          : 13000  (dbu)
[06/13 18:49:43   2288s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:49:43   2288s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:49:43   2288s] (I)       grid                :   168   168     4
[06/13 18:49:43   2288s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:49:43   2288s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:49:43   2288s] (I)       Default wire width  :   500   600   600   600
[06/13 18:49:43   2288s] (I)       Default wire space  :   450   500   500   600
[06/13 18:49:43   2288s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:49:43   2288s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:49:43   2288s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:49:43   2288s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:49:43   2288s] (I)       Num of masks        :     1     1     1     1
[06/13 18:49:43   2288s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:49:43   2288s] (I)       --------------------------------------------------------
[06/13 18:49:43   2288s] 
[06/13 18:49:43   2288s] [NR-eGR] ============ Routing rule table ============
[06/13 18:49:43   2288s] [NR-eGR] Rule id 0. Nets 13746 
[06/13 18:49:43   2288s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:49:43   2288s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:49:43   2288s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:49:43   2288s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:49:43   2288s] [NR-eGR] ========================================
[06/13 18:49:43   2288s] [NR-eGR] 
[06/13 18:49:43   2288s] (I)       After initializing earlyGlobalRoute syMemory usage = 1415.5 MB
[06/13 18:49:43   2288s] (I)       Loading and dumping file time : 0.13 seconds
[06/13 18:49:43   2288s] (I)       ============= Initialization =============
[06/13 18:49:43   2288s] (I)       totalPins=44087  totalGlobalPin=39799 (90.27%)
[06/13 18:49:43   2288s] (I)       total 2D Cap : 433386 = (179219 H, 254167 V)
[06/13 18:49:43   2288s] [NR-eGR] Layer group 1: route 13746 net(s) in layer range [1, 4]
[06/13 18:49:43   2288s] (I)       ============  Phase 1a Route ============
[06/13 18:49:43   2288s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:49:43   2288s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:49:43   2288s] (I)       Usage: 68565 = (34244 H, 34321 V) = (19.11% H, 13.50% V) = (4.452e+05um H, 4.462e+05um V)
[06/13 18:49:43   2288s] (I)       
[06/13 18:49:43   2288s] (I)       ============  Phase 1b Route ============
[06/13 18:49:43   2288s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:49:43   2288s] (I)       Usage: 68571 = (34246 H, 34325 V) = (19.11% H, 13.50% V) = (4.452e+05um H, 4.462e+05um V)
[06/13 18:49:43   2288s] (I)       
[06/13 18:49:43   2288s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.00% V. EstWL: 8.914230e+05um
[06/13 18:49:43   2288s] (I)       ============  Phase 1c Route ============
[06/13 18:49:43   2288s] (I)       Level2 Grid: 34 x 34
[06/13 18:49:43   2288s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:49:43   2288s] (I)       Usage: 68571 = (34246 H, 34325 V) = (19.11% H, 13.50% V) = (4.452e+05um H, 4.462e+05um V)
[06/13 18:49:43   2288s] (I)       
[06/13 18:49:43   2288s] (I)       ============  Phase 1d Route ============
[06/13 18:49:43   2288s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:49:43   2288s] (I)       Usage: 68581 = (34248 H, 34333 V) = (19.11% H, 13.51% V) = (4.452e+05um H, 4.463e+05um V)
[06/13 18:49:43   2288s] (I)       
[06/13 18:49:43   2288s] (I)       ============  Phase 1e Route ============
[06/13 18:49:43   2288s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:49:43   2288s] (I)       Usage: 68581 = (34248 H, 34333 V) = (19.11% H, 13.51% V) = (4.452e+05um H, 4.463e+05um V)
[06/13 18:49:43   2288s] (I)       
[06/13 18:49:43   2288s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.915530e+05um
[06/13 18:49:43   2288s] [NR-eGR] 
[06/13 18:49:43   2288s] (I)       ============  Phase 1l Route ============
[06/13 18:49:43   2289s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:49:43   2289s] (I)       
[06/13 18:49:43   2289s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:49:43   2289s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/13 18:49:43   2289s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:49:43   2289s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[06/13 18:49:43   2289s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:49:43   2289s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:49:43   2289s] [NR-eGR] Layer2      71( 0.47%)       0( 0.00%)       0( 0.00%)   ( 0.47%) 
[06/13 18:49:43   2289s] [NR-eGR] Layer3      17( 0.10%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[06/13 18:49:43   2289s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:49:43   2289s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:49:43   2289s] [NR-eGR] Total       88( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[06/13 18:49:43   2289s] [NR-eGR] 
[06/13 18:49:43   2289s] (I)       Total Global Routing Runtime: 0.06 seconds
[06/13 18:49:43   2289s] (I)       total 2D Cap : 434857 = (180055 H, 254802 V)
[06/13 18:49:43   2289s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:49:43   2289s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:49:43   2289s] (I)       ============= track Assignment ============
[06/13 18:49:43   2289s] (I)       extract Global 3D Wires
[06/13 18:49:43   2289s] (I)       Extract Global WL : time=0.00
[06/13 18:49:43   2289s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer5, numCutBoxes=0)
[06/13 18:49:43   2289s] (I)       Initialization real time=0.00 seconds
[06/13 18:49:43   2289s] (I)       Run Multi-thread track assignment
[06/13 18:49:43   2289s] (I)       merging nets...
[06/13 18:49:43   2289s] (I)       merging nets done
[06/13 18:49:43   2289s] (I)       Kernel real time=0.11 seconds
[06/13 18:49:43   2289s] (I)       End Greedy Track Assignment
[06/13 18:49:43   2289s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:49:43   2289s] [NR-eGR] Layer1(MET1)(H) length: 9.066412e+04um, number of vias: 42922
[06/13 18:49:43   2289s] [NR-eGR] Layer2(MET2)(V) length: 4.093278e+05um, number of vias: 28316
[06/13 18:49:43   2289s] [NR-eGR] Layer3(MET3)(H) length: 3.823018e+05um, number of vias: 1968
[06/13 18:49:43   2289s] [NR-eGR] Layer4(MET4)(V) length: 6.108568e+04um, number of vias: 0
[06/13 18:49:43   2289s] [NR-eGR] Total length: 9.433794e+05um, number of vias: 73206
[06/13 18:49:43   2289s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:49:43   2289s] [NR-eGR] Total clock nets wire length: 4.773743e+04um 
[06/13 18:49:43   2289s] [NR-eGR] --------------------------------------------------------------------------
[06/13 18:49:43   2289s] [NR-eGR] End Peak syMemory usage = 1352.9 MB
[06/13 18:49:43   2289s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.41 seconds
[06/13 18:49:43   2289s] Extraction called for design 'top_io' of instances=13529 and nets=14237 using extraction engine 'preRoute' .
[06/13 18:49:43   2289s] PreRoute RC Extraction called for design top_io.
[06/13 18:49:43   2289s] RC Extraction called in multi-corner(2) mode.
[06/13 18:49:43   2289s] RCMode: PreRoute
[06/13 18:49:43   2289s]       RC Corner Indexes            0       1   
[06/13 18:49:43   2289s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:49:43   2289s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:49:43   2289s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:49:43   2289s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:49:43   2289s] Shrink Factor                : 1.00000
[06/13 18:49:43   2289s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:49:43   2289s] Using capacitance table file ...
[06/13 18:49:43   2289s] Updating RC grid for preRoute extraction ...
[06/13 18:49:43   2289s] Initializing multi-corner capacitance tables ... 
[06/13 18:49:43   2289s] Initializing multi-corner resistance tables ...
[06/13 18:49:43   2289s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1350.730M)
[06/13 18:49:44   2289s] Compute RC Scale Done ...
[06/13 18:49:44   2289s] [hotspot] +------------+---------------+---------------+
[06/13 18:49:44   2289s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:49:44   2289s] [hotspot] +------------+---------------+---------------+
[06/13 18:49:44   2289s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:49:44   2289s] [hotspot] +------------+---------------+---------------+
[06/13 18:49:44   2289s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:49:44   2289s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:49:44   2289s] #################################################################################
[06/13 18:49:44   2289s] # Design Stage: PreRoute
[06/13 18:49:44   2289s] # Design Name: top_io
[06/13 18:49:44   2289s] # Design Mode: 250nm
[06/13 18:49:44   2289s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:49:44   2289s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:49:44   2289s] # Signoff Settings: SI Off 
[06/13 18:49:44   2289s] #################################################################################
[06/13 18:49:44   2289s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:49:44   2289s] Calculate delays in BcWc mode...
[06/13 18:49:44   2289s] Topological Sorting (REAL = 0:00:00.0, MEM = 1422.1M, InitMEM = 1422.1M)
[06/13 18:49:44   2289s] Start delay calculation (fullDC) (1 T). (MEM=1422.1)
[06/13 18:49:44   2289s] End AAE Lib Interpolated Model. (MEM=1422.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:49:46   2291s] Total number of fetched objects 15622
[06/13 18:49:46   2291s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:49:46   2291s] End delay calculation. (MEM=1409.43 CPU=0:00:01.4 REAL=0:00:02.0)
[06/13 18:49:46   2291s] End delay calculation (fullDC). (MEM=1409.43 CPU=0:00:01.6 REAL=0:00:02.0)
[06/13 18:49:46   2291s] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1409.4M) ***
[06/13 18:49:46   2291s] Begin: GigaOpt postEco DRV Optimization
[06/13 18:49:46   2291s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:49:46   2291s] Info: 43 io nets excluded
[06/13 18:49:46   2291s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:49:46   2291s] PhyDesignGrid: maxLocalDensity 0.98
[06/13 18:49:46   2291s] ### Creating PhyDesignMc. totSessionCpu=0:38:12 mem=1409.4M
[06/13 18:49:46   2291s] #spOpts: N=250 
[06/13 18:49:46   2291s] Core basic site is standard
[06/13 18:49:46   2291s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[06/13 18:49:46   2291s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:12 mem=1409.4M
[06/13 18:49:46   2291s] 
[06/13 18:49:46   2291s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.6154} {4, 0.314, 0.6154} 
[06/13 18:49:46   2291s] ### Creating LA Mngr. totSessionCpu=0:38:12 mem=1409.4M
[06/13 18:49:46   2291s] ### Creating LA Mngr, finished. totSessionCpu=0:38:12 mem=1409.4M
[06/13 18:49:47   2292s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:49:47   2292s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/13 18:49:47   2292s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:49:47   2292s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/13 18:49:47   2292s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:49:47   2292s] Info: violation cost 5.914125 (cap = 0.000000, tran = 5.914125, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:49:47   2293s] |    12|   107|    -1.03|     0|     0|     0.00|     0|     0|     0|     0|    -5.67|  -204.34|       0|       0|       0|  80.33|          |         |
[06/13 18:49:50   2295s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:49:50   2295s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.67|  -204.55|      11|       0|       7|  80.38| 0:00:03.0|  1501.0M|
[06/13 18:49:50   2295s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/13 18:49:50   2295s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.67|  -204.55|       0|       0|       0|  80.38| 0:00:00.0|  1501.0M|
[06/13 18:49:50   2295s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/13 18:49:50   2295s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:49:50   2295s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:49:50   2295s] **** End NDR-Layer Usage Statistics ****
[06/13 18:49:50   2295s] 
[06/13 18:49:50   2295s] *** Finish DRV Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1501.0M) ***
[06/13 18:49:50   2295s] 
[06/13 18:49:50   2295s] *** Starting refinePlace (0:38:16 mem=1517.0M) ***
[06/13 18:49:50   2295s] Total net bbox length = 7.403e+05 (3.695e+05 3.708e+05) (ext = 2.935e+04)
[06/13 18:49:50   2295s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:49:50   2295s] Starting refinePlace ...
[06/13 18:49:50   2295s] Move report: legalization moves 41 insts, mean move: 10.81 um, max move: 52.20 um
[06/13 18:49:50   2295s] 	Max move on inst (t_op/u_outFIFO/U703): (805.00, 1357.20) --> (844.20, 1344.20)
[06/13 18:49:50   2295s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1517.0MB) @(0:38:16 - 0:38:16).
[06/13 18:49:50   2295s] Move report: Detail placement moves 41 insts, mean move: 10.81 um, max move: 52.20 um
[06/13 18:49:50   2295s] 	Max move on inst (t_op/u_outFIFO/U703): (805.00, 1357.20) --> (844.20, 1344.20)
[06/13 18:49:50   2295s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.0MB
[06/13 18:49:50   2295s] Statistics of distance of Instance movement in refine placement:
[06/13 18:49:50   2295s]   maximum (X+Y) =        52.20 um
[06/13 18:49:50   2295s]   inst (t_op/u_outFIFO/U703) with max move: (805, 1357.2) -> (844.2, 1344.2)
[06/13 18:49:50   2295s]   mean    (X+Y) =        10.81 um
[06/13 18:49:50   2295s] Summary Report:
[06/13 18:49:50   2295s] Instances move: 41 (out of 13282 movable)
[06/13 18:49:50   2295s] Instances flipped: 0
[06/13 18:49:50   2295s] Mean displacement: 10.81 um
[06/13 18:49:50   2295s] Max displacement: 52.20 um (Instance: t_op/u_outFIFO/U703) (805, 1357.2) -> (844.2, 1344.2)
[06/13 18:49:50   2295s] 	Length: 4 sites, height: 1 rows, site name: standard, cell type: OAI212
[06/13 18:49:50   2295s] Total instances moved : 41
[06/13 18:49:50   2295s] Total net bbox length = 7.406e+05 (3.697e+05 3.709e+05) (ext = 2.935e+04)
[06/13 18:49:50   2295s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.0MB
[06/13 18:49:50   2295s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1517.0MB) @(0:38:16 - 0:38:16).
[06/13 18:49:50   2295s] *** Finished refinePlace (0:38:16 mem=1517.0M) ***
[06/13 18:49:50   2295s] *** maximum move = 52.20 um ***
[06/13 18:49:50   2295s] *** Finished re-routing un-routed nets (1517.0M) ***
[06/13 18:49:50   2295s] 
[06/13 18:49:50   2295s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1517.0M) ***
[06/13 18:49:50   2295s] End: GigaOpt postEco DRV Optimization
[06/13 18:49:50   2296s] GigaOpt: WNS changes after routing: -4.132 -> -4.451 (bump = 0.319)
[06/13 18:49:50   2296s] Begin: GigaOpt postEco optimization
[06/13 18:49:50   2296s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:49:50   2296s] Info: 43 io nets excluded
[06/13 18:49:50   2296s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:49:50   2296s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:49:50   2296s] ### Creating PhyDesignMc. totSessionCpu=0:38:16 mem=1497.9M
[06/13 18:49:50   2296s] #spOpts: N=250 
[06/13 18:49:50   2296s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:16 mem=1497.9M
[06/13 18:49:50   2296s] 
[06/13 18:49:50   2296s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:49:50   2296s] ### Creating LA Mngr. totSessionCpu=0:38:16 mem=1497.9M
[06/13 18:49:50   2296s] ### Creating LA Mngr, finished. totSessionCpu=0:38:16 mem=1497.9M
[06/13 18:49:53   2299s] *info: 43 io nets excluded
[06/13 18:49:53   2299s] *info: 2 clock nets excluded
[06/13 18:49:53   2299s] *info: 7 special nets excluded.
[06/13 18:49:53   2299s] *info: 442 no-driver nets excluded.
[06/13 18:49:54   2300s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:49:54   2300s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:49:54   2300s] PathGroup :  my_path  TargetSlack : 0 
[06/13 18:49:54   2300s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:49:54   2300s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:49:54   2300s] ** GigaOpt Optimizer WNS Slack -5.674 TNS Slack -204.546 Density 80.38
[06/13 18:49:54   2300s] Optimizer WNS Pass 0
[06/13 18:49:54   2300s] Active Path Group: in2reg reg2reg  
[06/13 18:49:54   2300s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:54   2300s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:49:54   2300s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:49:54   2300s] |  -5.674|   -5.674|-204.546| -204.546|    80.38%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:49:54   2300s] |  -5.590|   -5.590|-203.970| -203.970|    80.38%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[0]/D               |
[06/13 18:49:55   2300s] |  -5.553|   -5.553|-203.667| -203.667|    80.38%|   0:00:01.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:50:02   2307s] |  -5.519|   -5.519|-203.382| -203.382|    80.38%|   0:00:07.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:50:05   2311s] |  -5.519|   -5.519|-203.369| -203.369|    80.38%|   0:00:03.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:50:05   2311s] |  -5.519|   -5.519|-203.369| -203.369|    80.38%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:50:05   2311s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:50:05   2311s] 
[06/13 18:50:05   2311s] *** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:11.0 mem=1517.0M) ***
[06/13 18:50:05   2311s] Active Path Group: in2reg  
[06/13 18:50:05   2311s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:50:05   2311s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:50:05   2311s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:50:05   2311s] |  -3.228|   -5.519| -23.767| -203.369|    80.38%|   0:00:00.0| 1517.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:50:09   2314s] |  -3.228|   -5.519| -23.767| -203.369|    80.38%|   0:00:04.0| 1517.0M|setup_func_max|   in2reg| t_op/u_cdr/div1/o_nb_P_reg[3]/D                    |
[06/13 18:50:09   2314s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:50:09   2314s] 
[06/13 18:50:09   2314s] *** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:04.0 mem=1517.0M) ***
[06/13 18:50:09   2314s] 
[06/13 18:50:09   2314s] *** Finished Optimize Step Cumulative (cpu=0:00:14.7 real=0:00:15.0 mem=1517.0M) ***
[06/13 18:50:09   2314s] ** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -203.369 Density 80.38
[06/13 18:50:09   2314s] *** Starting refinePlace (0:38:35 mem=1517.0M) ***
[06/13 18:50:09   2314s] Total net bbox length = 7.403e+05 (3.695e+05 3.708e+05) (ext = 2.935e+04)
[06/13 18:50:09   2315s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:50:09   2315s] Starting refinePlace ...
[06/13 18:50:09   2315s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:50:09   2315s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1517.0MB) @(0:38:35 - 0:38:35).
[06/13 18:50:09   2315s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:50:09   2315s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.0MB
[06/13 18:50:09   2315s] Statistics of distance of Instance movement in refine placement:
[06/13 18:50:09   2315s]   maximum (X+Y) =         0.00 um
[06/13 18:50:09   2315s]   mean    (X+Y) =         0.00 um
[06/13 18:50:09   2315s] Summary Report:
[06/13 18:50:09   2315s] Instances move: 0 (out of 13283 movable)
[06/13 18:50:09   2315s] Instances flipped: 0
[06/13 18:50:09   2315s] Mean displacement: 0.00 um
[06/13 18:50:09   2315s] Max displacement: 0.00 um 
[06/13 18:50:09   2315s] Total instances moved : 0
[06/13 18:50:09   2315s] Total net bbox length = 7.403e+05 (3.695e+05 3.708e+05) (ext = 2.935e+04)
[06/13 18:50:09   2315s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1517.0MB
[06/13 18:50:09   2315s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1517.0MB) @(0:38:35 - 0:38:35).
[06/13 18:50:09   2315s] *** Finished refinePlace (0:38:35 mem=1517.0M) ***
[06/13 18:50:09   2315s] *** maximum move = 0.00 um ***
[06/13 18:50:09   2315s] *** Finished re-routing un-routed nets (1517.0M) ***
[06/13 18:50:09   2315s] 
[06/13 18:50:09   2315s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1517.0M) ***
[06/13 18:50:09   2315s] ** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -203.369 Density 80.39
[06/13 18:50:09   2315s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:50:09   2315s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:50:09   2315s] **** End NDR-Layer Usage Statistics ****
[06/13 18:50:09   2315s] 
[06/13 18:50:09   2315s] *** Finish pre-CTS Setup Fixing (cpu=0:00:15.2 real=0:00:15.0 mem=1517.0M) ***
[06/13 18:50:09   2315s] 
[06/13 18:50:09   2315s] End: GigaOpt postEco optimization
[06/13 18:50:10   2315s] GigaOpt: WNS changes after postEco optimization: -4.132 -> -4.373 (bump = 0.241)
[06/13 18:50:10   2315s] GigaOpt: Skipping nonLegal postEco optimization
[06/13 18:50:10   2315s] Design TNS changes after trial route: -175.679 -> -203.269
[06/13 18:50:10   2315s] Begin: GigaOpt TNS recovery
[06/13 18:50:10   2315s] Info: 0 don't touch net , 2 undriven nets excluded from IPO operation.
[06/13 18:50:10   2315s] Info: 43 io nets excluded
[06/13 18:50:10   2315s] Info: 2 clock nets excluded from IPO operation.
[06/13 18:50:10   2315s] PhyDesignGrid: maxLocalDensity 1.00
[06/13 18:50:10   2315s] ### Creating PhyDesignMc. totSessionCpu=0:38:36 mem=1497.9M
[06/13 18:50:10   2315s] #spOpts: N=250 
[06/13 18:50:10   2315s] ### Creating PhyDesignMc, finished. totSessionCpu=0:38:36 mem=1497.9M
[06/13 18:50:10   2315s] 
[06/13 18:50:10   2315s] #optDebug: {2, 1.000, 0.8500} {3, 0.314, 0.8500} {4, 0.314, 0.8500} 
[06/13 18:50:10   2315s] ### Creating LA Mngr. totSessionCpu=0:38:36 mem=1497.9M
[06/13 18:50:10   2315s] ### Creating LA Mngr, finished. totSessionCpu=0:38:36 mem=1497.9M
[06/13 18:50:13   2318s] *info: 43 io nets excluded
[06/13 18:50:13   2318s] *info: 2 clock nets excluded
[06/13 18:50:13   2318s] *info: 7 special nets excluded.
[06/13 18:50:13   2318s] *info: 442 no-driver nets excluded.
[06/13 18:50:14   2319s] PathGroup :  in2out  TargetSlack : 0 
[06/13 18:50:14   2319s] PathGroup :  in2reg  TargetSlack : 0 
[06/13 18:50:14   2319s] PathGroup :  my_path  TargetSlack : 0 
[06/13 18:50:14   2319s] PathGroup :  reg2out  TargetSlack : 0 
[06/13 18:50:14   2319s] PathGroup :  reg2reg  TargetSlack : 0 
[06/13 18:50:14   2319s] ** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -203.369 Density 80.39
[06/13 18:50:14   2319s] Optimizer TNS Opt
[06/13 18:50:14   2319s] Active Path Group: in2reg reg2reg  
[06/13 18:50:14   2319s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:50:14   2319s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |  Worst View  |Pathgroup|                     End Point                      |
[06/13 18:50:14   2319s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:50:14   2319s] |  -5.519|   -5.519|-203.369| -203.369|    80.39%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:50:15   2320s] |  -5.519|   -5.519|-202.491| -202.491|    80.38%|   0:00:01.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:50:15   2321s] |  -5.519|   -5.519|-201.357| -201.357|    80.39%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:50:16   2321s] |  -5.519|   -5.519|-200.974| -200.974|    80.39%|   0:00:01.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/phd1/cnt_phd/o_en_reg/D                 |
[06/13 18:50:16   2321s] |  -5.519|   -5.519|-200.960| -200.960|    80.39%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/o_en_freq_synch_reg/D      |
[06/13 18:50:16   2322s] |  -5.519|   -5.519|-197.217| -197.217|    80.40%|   0:00:00.0| 1517.0M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:50:16   2322s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:50:17   2322s] |  -5.519|   -5.519|-192.245| -192.245|    80.43%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:50:17   2322s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:50:18   2323s] |  -5.519|   -5.519|-188.364| -188.364|    80.47%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:50:18   2323s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:50:19   2324s] |  -5.519|   -5.519|-184.542| -184.542|    80.51%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_6_buff_reg[1 |
[06/13 18:50:19   2324s] |        |         |        |         |          |            |        |              |         | 2]/D                                               |
[06/13 18:50:20   2326s] |  -5.519|   -5.519|-182.317| -182.317|    80.56%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
[06/13 18:50:20   2326s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:50:21   2327s] |  -5.519|   -5.519|-181.766| -181.766|    80.57%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
[06/13 18:50:21   2327s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:50:22   2327s] |  -5.519|   -5.519|-181.306| -181.306|    80.57%|   0:00:01.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
[06/13 18:50:22   2327s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:50:22   2327s] |  -5.519|   -5.519|-181.092| -181.092|    80.57%|   0:00:00.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_add_5_buff_reg[14 |
[06/13 18:50:22   2327s] |        |         |        |         |          |            |        |              |         | ]/D                                                |
[06/13 18:50:22   2327s] |  -5.519|   -5.519|-181.079| -181.079|    80.58%|   0:00:00.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_decoder/fir_filter/Q_data_mult_8_delay_reg[ |
[06/13 18:50:22   2327s] |        |         |        |         |          |            |        |              |         | 12]/D                                              |
[06/13 18:50:22   2327s] |  -5.519|   -5.519|-181.078| -181.078|    80.58%|   0:00:00.0| 1536.1M|setup_func_max|  reg2reg| t_op/u_cdr/div1/cnt_div/cnt_reg[5]/D               |
[06/13 18:50:22   2327s] +--------+---------+--------+---------+----------+------------+--------+--------------+---------+----------------------------------------------------+
[06/13 18:50:22   2327s] 
[06/13 18:50:22   2327s] *** Finish Core Optimize Step (cpu=0:00:08.0 real=0:00:08.0 mem=1536.1M) ***
[06/13 18:50:22   2327s] 
[06/13 18:50:22   2327s] *** Finished Optimize Step Cumulative (cpu=0:00:08.0 real=0:00:08.0 mem=1536.1M) ***
[06/13 18:50:22   2327s] ** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -181.078 Density 80.58
[06/13 18:50:22   2327s] *** Starting refinePlace (0:38:48 mem=1536.1M) ***
[06/13 18:50:22   2327s] Total net bbox length = 7.410e+05 (3.700e+05 3.711e+05) (ext = 2.935e+04)
[06/13 18:50:22   2327s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:50:22   2327s] Starting refinePlace ...
[06/13 18:50:22   2327s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:50:22   2327s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1536.1MB) @(0:38:48 - 0:38:48).
[06/13 18:50:22   2327s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/13 18:50:22   2327s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1536.1MB
[06/13 18:50:22   2327s] Statistics of distance of Instance movement in refine placement:
[06/13 18:50:22   2327s]   maximum (X+Y) =         0.00 um
[06/13 18:50:22   2327s]   mean    (X+Y) =         0.00 um
[06/13 18:50:22   2327s] Summary Report:
[06/13 18:50:22   2327s] Instances move: 0 (out of 13302 movable)
[06/13 18:50:22   2327s] Instances flipped: 0
[06/13 18:50:22   2327s] Mean displacement: 0.00 um
[06/13 18:50:22   2327s] Max displacement: 0.00 um 
[06/13 18:50:22   2327s] Total instances moved : 0
[06/13 18:50:22   2327s] Total net bbox length = 7.410e+05 (3.700e+05 3.711e+05) (ext = 2.935e+04)
[06/13 18:50:22   2327s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1536.1MB
[06/13 18:50:22   2327s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1536.1MB) @(0:38:48 - 0:38:48).
[06/13 18:50:22   2327s] *** Finished refinePlace (0:38:48 mem=1536.1M) ***
[06/13 18:50:22   2327s] *** maximum move = 0.00 um ***
[06/13 18:50:22   2327s] *** Finished re-routing un-routed nets (1536.1M) ***
[06/13 18:50:22   2328s] 
[06/13 18:50:22   2328s] *** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1536.1M) ***
[06/13 18:50:22   2328s] ** GigaOpt Optimizer WNS Slack -5.519 TNS Slack -181.078 Density 80.65
[06/13 18:50:22   2328s] **** Begin NDR-Layer Usage Statistics ****
[06/13 18:50:22   2328s] 0 Ndr or Layer constraints added by optimization 
[06/13 18:50:22   2328s] **** End NDR-Layer Usage Statistics ****
[06/13 18:50:22   2328s] 
[06/13 18:50:22   2328s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.5 real=0:00:08.0 mem=1536.1M) ***
[06/13 18:50:22   2328s] 
[06/13 18:50:22   2328s] End: GigaOpt TNS recovery
[06/13 18:50:22   2328s] *** Steiner Routed Nets: 0.962%; Threshold: 100; Threshold for Hold: 100
[06/13 18:50:22   2328s] Start to check current routing status for nets...
[06/13 18:50:22   2328s] All nets are already routed correctly.
[06/13 18:50:22   2328s] End to check current routing status for nets (mem=1517.0M)
[06/13 18:50:22   2328s] No multi-vt cells found. Aborting this optimization step
[06/13 18:50:22   2328s] 
[06/13 18:50:22   2328s] Active setup views:
[06/13 18:50:22   2328s]  setup_func_max
[06/13 18:50:22   2328s]   Dominating endpoints: 0
[06/13 18:50:22   2328s]   Dominating TNS: -0.000
[06/13 18:50:22   2328s] 
[06/13 18:50:22   2328s] Extraction called for design 'top_io' of instances=13560 and nets=14268 using extraction engine 'preRoute' .
[06/13 18:50:22   2328s] PreRoute RC Extraction called for design top_io.
[06/13 18:50:22   2328s] RC Extraction called in multi-corner(2) mode.
[06/13 18:50:22   2328s] RCMode: PreRoute
[06/13 18:50:22   2328s]       RC Corner Indexes            0       1   
[06/13 18:50:22   2328s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/13 18:50:22   2328s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/13 18:50:22   2328s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/13 18:50:22   2328s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/13 18:50:22   2328s] Shrink Factor                : 1.00000
[06/13 18:50:22   2328s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/13 18:50:22   2328s] Using capacitance table file ...
[06/13 18:50:22   2328s] Initializing multi-corner capacitance tables ... 
[06/13 18:50:22   2328s] Initializing multi-corner resistance tables ...
[06/13 18:50:22   2328s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1357.621M)
[06/13 18:50:22   2328s] Skewing Data Summary (End_of_FINAL)
[06/13 18:50:23   2328s] --------------------------------------------------
[06/13 18:50:23   2328s]  Total skewed count:0
[06/13 18:50:23   2328s] --------------------------------------------------
[06/13 18:50:23   2328s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[06/13 18:50:23   2328s] [PSP]     Started earlyGlobalRoute kernel
[06/13 18:50:23   2328s] [PSP]     Initial Peak syMemory usage = 1363.6 MB
[06/13 18:50:23   2328s] (I)       Reading DB...
[06/13 18:50:23   2328s] (I)       before initializing RouteDB syMemory usage = 1370.8 MB
[06/13 18:50:23   2328s] (I)       congestionReportName   : 
[06/13 18:50:23   2328s] (I)       layerRangeFor2DCongestion : 
[06/13 18:50:23   2328s] (I)       buildTerm2TermWires    : 0
[06/13 18:50:23   2328s] (I)       doTrackAssignment      : 1
[06/13 18:50:23   2328s] (I)       dumpBookshelfFiles     : 0
[06/13 18:50:23   2328s] (I)       numThreads             : 1
[06/13 18:50:23   2328s] (I)       bufferingAwareRouting  : false
[06/13 18:50:23   2328s] [NR-eGR] honorMsvRouteConstraint: false
[06/13 18:50:23   2328s] (I)       honorPin               : false
[06/13 18:50:23   2328s] (I)       honorPinGuide          : true
[06/13 18:50:23   2328s] (I)       honorPartition         : false
[06/13 18:50:23   2328s] (I)       allowPartitionCrossover: false
[06/13 18:50:23   2328s] (I)       honorSingleEntry       : true
[06/13 18:50:23   2328s] (I)       honorSingleEntryStrong : true
[06/13 18:50:23   2328s] (I)       handleViaSpacingRule   : false
[06/13 18:50:23   2328s] (I)       handleEolSpacingRule   : false
[06/13 18:50:23   2328s] (I)       PDConstraint           : none
[06/13 18:50:23   2328s] (I)       expBetterNDRHandling   : false
[06/13 18:50:23   2328s] [NR-eGR] honorClockSpecNDR      : 0
[06/13 18:50:23   2328s] (I)       routingEffortLevel     : 3
[06/13 18:50:23   2328s] (I)       effortLevel            : standard
[06/13 18:50:23   2328s] [NR-eGR] minRouteLayer          : 1
[06/13 18:50:23   2328s] [NR-eGR] maxRouteLayer          : 4
[06/13 18:50:23   2328s] (I)       relaxedTopLayerCeiling : 127
[06/13 18:50:23   2328s] (I)       relaxedBottomLayerFloor: 2
[06/13 18:50:23   2328s] (I)       numRowsPerGCell        : 1
[06/13 18:50:23   2328s] (I)       speedUpLargeDesign     : 0
[06/13 18:50:23   2328s] (I)       multiThreadingTA       : 1
[06/13 18:50:23   2328s] (I)       blkAwareLayerSwitching : 1
[06/13 18:50:23   2328s] (I)       optimizationMode       : false
[06/13 18:50:23   2328s] (I)       routeSecondPG          : false
[06/13 18:50:23   2328s] (I)       scenicRatioForLayerRelax: 0.00
[06/13 18:50:23   2328s] (I)       detourLimitForLayerRelax: 0.00
[06/13 18:50:23   2328s] (I)       punchThroughDistance   : 500.00
[06/13 18:50:23   2328s] (I)       scenicBound            : 1.15
[06/13 18:50:23   2328s] (I)       maxScenicToAvoidBlk    : 100.00
[06/13 18:50:23   2328s] (I)       source-to-sink ratio   : 0.00
[06/13 18:50:23   2328s] (I)       targetCongestionRatioH : 1.00
[06/13 18:50:23   2328s] (I)       targetCongestionRatioV : 1.00
[06/13 18:50:23   2328s] (I)       layerCongestionRatio   : 0.70
[06/13 18:50:23   2328s] (I)       m1CongestionRatio      : 0.10
[06/13 18:50:23   2328s] (I)       m2m3CongestionRatio    : 0.70
[06/13 18:50:23   2328s] (I)       localRouteEffort       : 1.00
[06/13 18:50:23   2328s] (I)       numSitesBlockedByOneVia: 8.00
[06/13 18:50:23   2328s] (I)       supplyScaleFactorH     : 1.00
[06/13 18:50:23   2328s] (I)       supplyScaleFactorV     : 1.00
[06/13 18:50:23   2328s] (I)       highlight3DOverflowFactor: 0.00
[06/13 18:50:23   2328s] (I)       doubleCutViaModelingRatio: 0.00
[06/13 18:50:23   2328s] (I)       routeVias              : 
[06/13 18:50:23   2328s] (I)       readTROption           : true
[06/13 18:50:23   2328s] (I)       extraSpacingFactor     : 1.00
[06/13 18:50:23   2328s] [NR-eGR] numTracksPerClockWire  : 0
[06/13 18:50:23   2328s] (I)       routeSelectedNetsOnly  : false
[06/13 18:50:23   2328s] (I)       clkNetUseMaxDemand     : false
[06/13 18:50:23   2328s] (I)       extraDemandForClocks   : 0
[06/13 18:50:23   2328s] (I)       steinerRemoveLayers    : false
[06/13 18:50:23   2328s] (I)       demoteLayerScenicScale : 1.00
[06/13 18:50:23   2328s] (I)       nonpreferLayerCostScale : 100.00
[06/13 18:50:23   2328s] (I)       similarTopologyRoutingFast : false
[06/13 18:50:23   2328s] (I)       spanningTreeRefinement : false
[06/13 18:50:23   2328s] (I)       spanningTreeRefinementAlpha : 0.50
[06/13 18:50:23   2328s] (I)       starting read tracks
[06/13 18:50:23   2328s] (I)       build grid graph
[06/13 18:50:23   2328s] (I)       build grid graph start
[06/13 18:50:23   2328s] [NR-eGR] Layer1 has single uniform track structure
[06/13 18:50:23   2328s] [NR-eGR] Layer2 has single uniform track structure
[06/13 18:50:23   2328s] [NR-eGR] Layer3 has single uniform track structure
[06/13 18:50:23   2328s] [NR-eGR] Layer4 has single uniform track structure
[06/13 18:50:23   2328s] (I)       build grid graph end
[06/13 18:50:23   2328s] (I)       numViaLayers=4
[06/13 18:50:23   2328s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:50:23   2328s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:50:23   2328s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:50:23   2328s] (I)       end build via table
[06/13 18:50:23   2328s] [NR-eGR] numRoutingBlks=0 numInstBlks=87024 numPGBlocks=3378 numBumpBlks=0 numBoundaryFakeBlks=0
[06/13 18:50:23   2328s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[06/13 18:50:23   2328s] (I)       readDataFromPlaceDB
[06/13 18:50:23   2328s] (I)       Read net information..
[06/13 18:50:23   2328s] [NR-eGR] Read numTotalNets=13820  numIgnoredNets=0
[06/13 18:50:23   2328s] (I)       Read testcase time = 0.000 seconds
[06/13 18:50:23   2328s] 
[06/13 18:50:23   2328s] (I)       read default dcut vias
[06/13 18:50:23   2328s] (I)       Reading via VIA1_PR for layer: 0 
[06/13 18:50:23   2328s] (I)       Reading via VIA2_PR for layer: 1 
[06/13 18:50:23   2328s] (I)       Reading via VIA3_PR for layer: 2 
[06/13 18:50:23   2328s] (I)       build grid graph start
[06/13 18:50:23   2328s] (I)       build grid graph end
[06/13 18:50:23   2328s] (I)       Model blockage into capacity
[06/13 18:50:23   2328s] (I)       Read numBlocks=755731  numPreroutedWires=0  numCapScreens=0
[06/13 18:50:23   2328s] (I)       blocked area on Layer1 : 43511430951250  (910.97%)
[06/13 18:50:23   2328s] (I)       blocked area on Layer2 : 4463803980000  (93.46%)
[06/13 18:50:23   2328s] (I)       blocked area on Layer3 : 4789998490000  (100.28%)
[06/13 18:50:23   2328s] (I)       blocked area on Layer4 : 2474386300000  (51.80%)
[06/13 18:50:23   2328s] (I)       Modeling time = 0.040 seconds
[06/13 18:50:23   2328s] 
[06/13 18:50:23   2328s] (I)       Number of ignored nets = 0
[06/13 18:50:23   2328s] (I)       Number of fixed nets = 0.  Ignored: Yes
[06/13 18:50:23   2328s] (I)       Number of clock nets = 2.  Ignored: No
[06/13 18:50:23   2328s] (I)       Number of analog nets = 0.  Ignored: Yes
[06/13 18:50:23   2328s] (I)       Number of special nets = 0.  Ignored: Yes
[06/13 18:50:23   2328s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[06/13 18:50:23   2328s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[06/13 18:50:23   2328s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[06/13 18:50:23   2328s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[06/13 18:50:23   2328s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[06/13 18:50:23   2328s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[06/13 18:50:23   2328s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1408.3 MB
[06/13 18:50:23   2328s] (I)       Ndr track 0 does not exist
[06/13 18:50:23   2328s] (I)       Layer1  viaCost=200.00
[06/13 18:50:23   2328s] (I)       Layer2  viaCost=100.00
[06/13 18:50:23   2328s] (I)       Layer3  viaCost=200.00
[06/13 18:50:23   2328s] (I)       ---------------------Grid Graph Info--------------------
[06/13 18:50:23   2328s] (I)       routing area        :  (0, 0) - (2189800, 2181200)
[06/13 18:50:23   2328s] (I)       core area           :  (422800, 421200) - (1768200, 1760200)
[06/13 18:50:23   2328s] (I)       Site Width          :  1400  (dbu)
[06/13 18:50:23   2328s] (I)       Row Height          : 13000  (dbu)
[06/13 18:50:23   2328s] (I)       GCell Width         : 13000  (dbu)
[06/13 18:50:23   2328s] (I)       GCell Height        : 13000  (dbu)
[06/13 18:50:23   2328s] (I)       grid                :   168   168     4
[06/13 18:50:23   2328s] (I)       vertical capacity   :     0 13000     0 13000
[06/13 18:50:23   2328s] (I)       horizontal capacity : 13000     0 13000     0
[06/13 18:50:23   2328s] (I)       Default wire width  :   500   600   600   600
[06/13 18:50:23   2328s] (I)       Default wire space  :   450   500   500   600
[06/13 18:50:23   2328s] (I)       Default pitch size  :  1300  1400  1300  1400
[06/13 18:50:23   2328s] (I)       First Track Coord   :  1300   700  1300   700
[06/13 18:50:23   2328s] (I)       Num tracks per GCell: 10.00  9.29 10.00  9.29
[06/13 18:50:23   2328s] (I)       Total num of tracks :  1677  1564  1677  1564
[06/13 18:50:23   2328s] (I)       Num of masks        :     1     1     1     1
[06/13 18:50:23   2328s] (I)       Num of trim masks   :     0     0     0     0
[06/13 18:50:23   2328s] (I)       --------------------------------------------------------
[06/13 18:50:23   2328s] 
[06/13 18:50:23   2328s] [NR-eGR] ============ Routing rule table ============
[06/13 18:50:23   2328s] [NR-eGR] Rule id 0. Nets 13777 
[06/13 18:50:23   2328s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[06/13 18:50:23   2328s] [NR-eGR] Pitch:  L1=1300  L2=1400  L3=1300  L4=1400
[06/13 18:50:23   2328s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:50:23   2328s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1
[06/13 18:50:23   2328s] [NR-eGR] ========================================
[06/13 18:50:23   2328s] [NR-eGR] 
[06/13 18:50:23   2328s] (I)       After initializing earlyGlobalRoute syMemory usage = 1408.3 MB
[06/13 18:50:23   2328s] (I)       Loading and dumping file time : 0.13 seconds
[06/13 18:50:23   2328s] (I)       ============= Initialization =============
[06/13 18:50:23   2328s] (I)       totalPins=44149  totalGlobalPin=39874 (90.32%)
[06/13 18:50:23   2328s] (I)       total 2D Cap : 433383 = (179216 H, 254167 V)
[06/13 18:50:23   2328s] [NR-eGR] Layer group 1: route 13777 net(s) in layer range [1, 4]
[06/13 18:50:23   2328s] (I)       ============  Phase 1a Route ============
[06/13 18:50:23   2328s] (I)       Phase 1a runs 0.01 seconds
[06/13 18:50:23   2328s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[06/13 18:50:23   2328s] (I)       Usage: 68689 = (34362 H, 34327 V) = (19.17% H, 13.51% V) = (4.467e+05um H, 4.463e+05um V)
[06/13 18:50:23   2328s] (I)       
[06/13 18:50:23   2328s] (I)       ============  Phase 1b Route ============
[06/13 18:50:23   2328s] (I)       Phase 1b runs 0.00 seconds
[06/13 18:50:23   2328s] (I)       Usage: 68694 = (34362 H, 34332 V) = (19.17% H, 13.51% V) = (4.467e+05um H, 4.463e+05um V)
[06/13 18:50:23   2328s] (I)       
[06/13 18:50:23   2328s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 8.930220e+05um
[06/13 18:50:23   2328s] (I)       ============  Phase 1c Route ============
[06/13 18:50:23   2328s] (I)       Level2 Grid: 34 x 34
[06/13 18:50:23   2328s] (I)       Phase 1c runs 0.00 seconds
[06/13 18:50:23   2328s] (I)       Usage: 68694 = (34362 H, 34332 V) = (19.17% H, 13.51% V) = (4.467e+05um H, 4.463e+05um V)
[06/13 18:50:23   2328s] (I)       
[06/13 18:50:23   2328s] (I)       ============  Phase 1d Route ============
[06/13 18:50:23   2328s] (I)       Phase 1d runs 0.00 seconds
[06/13 18:50:23   2328s] (I)       Usage: 68700 = (34365 H, 34335 V) = (19.18% H, 13.51% V) = (4.467e+05um H, 4.464e+05um V)
[06/13 18:50:23   2328s] (I)       
[06/13 18:50:23   2328s] (I)       ============  Phase 1e Route ============
[06/13 18:50:23   2328s] (I)       Phase 1e runs 0.00 seconds
[06/13 18:50:23   2328s] (I)       Usage: 68700 = (34365 H, 34335 V) = (19.18% H, 13.51% V) = (4.467e+05um H, 4.464e+05um V)
[06/13 18:50:23   2328s] (I)       
[06/13 18:50:23   2328s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.931000e+05um
[06/13 18:50:23   2328s] [NR-eGR] 
[06/13 18:50:23   2328s] (I)       ============  Phase 1l Route ============
[06/13 18:50:23   2328s] (I)       Phase 1l runs 0.01 seconds
[06/13 18:50:23   2328s] (I)       
[06/13 18:50:23   2328s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[06/13 18:50:23   2328s] [NR-eGR]                OverCon         OverCon         OverCon            
[06/13 18:50:23   2328s] [NR-eGR]                 #Gcell          #Gcell          #Gcell     %Gcell
[06/13 18:50:23   2328s] [NR-eGR] Layer            (1-2)           (3-4)           (5-5)    OverCon 
[06/13 18:50:23   2328s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:50:23   2328s] [NR-eGR] Layer1       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:50:23   2328s] [NR-eGR] Layer2      75( 0.50%)       0( 0.00%)       0( 0.00%)   ( 0.50%) 
[06/13 18:50:23   2328s] [NR-eGR] Layer3      17( 0.10%)       0( 0.00%)       0( 0.00%)   ( 0.10%) 
[06/13 18:50:23   2328s] [NR-eGR] Layer4       0( 0.00%)       0( 0.00%)       0( 0.00%)   ( 0.00%) 
[06/13 18:50:23   2328s] [NR-eGR] ------------------------------------------------------------------
[06/13 18:50:23   2328s] [NR-eGR] Total       92( 0.17%)       0( 0.00%)       0( 0.00%)   ( 0.17%) 
[06/13 18:50:23   2328s] [NR-eGR] 
[06/13 18:50:23   2328s] (I)       Total Global Routing Runtime: 0.07 seconds
[06/13 18:50:23   2328s] (I)       total 2D Cap : 434853 = (180051 H, 254802 V)
[06/13 18:50:23   2328s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[06/13 18:50:23   2328s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[06/13 18:50:23   2328s] [NR-eGR] End Peak syMemory usage = 1408.3 MB
[06/13 18:50:23   2328s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.20 seconds
[06/13 18:50:23   2328s] [hotspot] +------------+---------------+---------------+
[06/13 18:50:23   2328s] [hotspot] |            |   max hotspot | total hotspot |
[06/13 18:50:23   2328s] [hotspot] +------------+---------------+---------------+
[06/13 18:50:23   2328s] [hotspot] | normalized |          0.00 |          0.00 |
[06/13 18:50:23   2328s] [hotspot] +------------+---------------+---------------+
[06/13 18:50:23   2328s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/13 18:50:23   2328s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/13 18:50:23   2328s] #################################################################################
[06/13 18:50:23   2328s] # Design Stage: PreRoute
[06/13 18:50:23   2328s] # Design Name: top_io
[06/13 18:50:23   2328s] # Design Mode: 250nm
[06/13 18:50:23   2328s] # Analysis Mode: MMMC Non-OCV 
[06/13 18:50:23   2328s] # Parasitics Mode: No SPEF/RCDB
[06/13 18:50:23   2328s] # Signoff Settings: SI Off 
[06/13 18:50:23   2328s] #################################################################################
[06/13 18:50:23   2328s] AAE_INFO: 1 threads acquired from CTE.
[06/13 18:50:23   2328s] Calculate delays in BcWc mode...
[06/13 18:50:23   2328s] Topological Sorting (REAL = 0:00:00.0, MEM = 1422.4M, InitMEM = 1422.4M)
[06/13 18:50:23   2328s] Start delay calculation (fullDC) (1 T). (MEM=1422.4)
[06/13 18:50:23   2329s] End AAE Lib Interpolated Model. (MEM=1422.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:50:25   2330s] Total number of fetched objects 15653
[06/13 18:50:25   2330s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/13 18:50:25   2330s] End delay calculation. (MEM=1429.56 CPU=0:00:01.4 REAL=0:00:02.0)
[06/13 18:50:25   2330s] End delay calculation (fullDC). (MEM=1429.56 CPU=0:00:01.6 REAL=0:00:02.0)
[06/13 18:50:25   2330s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1429.6M) ***
[06/13 18:50:25   2330s] *** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:38:51 mem=1429.6M)
[06/13 18:50:25   2330s] Reported timing to dir ./timingReports
[06/13 18:50:25   2330s] **optDesign ... cpu = 0:04:18, real = 0:04:18, mem = 1084.1M, totSessionCpu=0:38:51 **
[06/13 18:50:26   2331s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 setup_func_max 

+--------------------+---------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | default | my_path |
+--------------------+---------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -5.519  | -5.519  | -3.228  |   N/A   |   N/A   |  0.000  |   N/A   |
|           TNS (ns):|-181.084 |-178.335 | -22.661 |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|   48    |   47    |    8    |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|  2908   |  2377   |  2327   |   N/A   |   N/A   |    0    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 80.647%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:04:18, real = 0:04:19, mem = 1084.2M, totSessionCpu=0:38:51 **
[06/13 18:50:26   2331s] Deleting Cell Server ...
[06/13 18:50:26   2331s] Deleting Lib Analyzer.
[06/13 18:50:26   2331s] *** Finished optDesign ***
[06/13 18:50:26   2331s] 
[06/13 18:50:26   2331s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:24 real=  0:04:24)
[06/13 18:50:26   2331s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.6 real=0:00:05.6)
[06/13 18:50:26   2331s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:10.0 real=0:00:10.0)
[06/13 18:50:26   2331s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:10.0 real=0:00:10.0)
[06/13 18:50:26   2331s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:55.8 real=0:00:55.7)
[06/13 18:50:26   2331s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:01:04 real=  0:01:04)
[06/13 18:50:26   2331s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:57.1 real=0:00:57.1)
[06/13 18:50:26   2331s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:38.7 real=0:00:38.7)
[06/13 18:50:26   2331s] Info: pop threads available for lower-level modules during optimization.
[06/13 19:33:38   2531s] <CMD> pan 404.325 525.622
[06/13 19:33:39   2531s] <CMD> pan 38.728 705.709
