// Seed: 1436712890
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri1 id_3;
  assign module_1.id_3 = 0;
  inout wire id_2;
  module_2 modCall_1 ();
  input wire id_1;
  assign id_3 = -1;
  wire [-1 : -1] id_4;
endmodule
macromodule module_1 (
    input uwire id_0,
    input wand id_1,
    input wire id_2,
    output uwire id_3,
    input supply1 id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_3 = 32'd37
) (
    input uwire id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 _id_3,
    input tri0 id_4,
    output uwire id_5
);
  logic [7:0] id_7;
  assign id_7['b0 : id_3] = -1;
  module_2 modCall_1 ();
  string id_8 = "";
endmodule
