`begin_keywords "1800-2012"
module ixc_delay ( dv, v );
parameter W = 1 ;
output wire logic [(W - 1) : 0] dv ;
input wire logic [(W - 1) : 0] v ;
endmodule
`end_keywords
/**portGenericDumpBegin W dv v portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
