/// Auto-generated bit field definitions for MPU
/// Device: ATSAMV71N21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71n21b::mpu {

using namespace alloy::hal::bitfields;

// ============================================================================
// MPU Bit Field Definitions
// ============================================================================

/// TYPE - MPU Type Register
namespace type {
    /// Indicates support for unified or separate instruction and date memory maps.
    /// Position: 0, Width: 1
    using SEPARATE = BitField<0, 1>;
    constexpr uint32_t SEPARATE_Pos = 0;
    constexpr uint32_t SEPARATE_Msk = SEPARATE::mask;

    /// Indicates the number of supported MPU instruction regions.
    /// Position: 8, Width: 8
    using DREGION = BitField<8, 8>;
    constexpr uint32_t DREGION_Pos = 8;
    constexpr uint32_t DREGION_Msk = DREGION::mask;

    /// Indicates the number of supported MPU data regions.
    /// Position: 16, Width: 8
    using IREGION = BitField<16, 8>;
    constexpr uint32_t IREGION_Pos = 16;
    constexpr uint32_t IREGION_Msk = IREGION::mask;

}  // namespace type

/// CTRL - MPU Control Register
namespace ctrl {
    /// Enables the MPU
    /// Position: 0, Width: 1
    using ENABLE = BitField<0, 1>;
    constexpr uint32_t ENABLE_Pos = 0;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers.
    /// Position: 1, Width: 1
    using HFNMIENA = BitField<1, 1>;
    constexpr uint32_t HFNMIENA_Pos = 1;
    constexpr uint32_t HFNMIENA_Msk = HFNMIENA::mask;

    /// Enables privileged software access to the default memory map.
    /// Position: 2, Width: 1
    using PRIVDEFENA = BitField<2, 1>;
    constexpr uint32_t PRIVDEFENA_Pos = 2;
    constexpr uint32_t PRIVDEFENA_Msk = PRIVDEFENA::mask;

}  // namespace ctrl

/// RNR - MPU Region Number Register
namespace rnr {
    /// Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers.
    /// Position: 0, Width: 8
    using REGION = BitField<0, 8>;
    constexpr uint32_t REGION_Pos = 0;
    constexpr uint32_t REGION_Msk = REGION::mask;

}  // namespace rnr

/// RBAR - MPU Region Base Address Register
namespace rbar {
    /// MPU region field.
    /// Position: 0, Width: 4
    using REGION = BitField<0, 4>;
    constexpr uint32_t REGION_Pos = 0;
    constexpr uint32_t REGION_Msk = REGION::mask;

    /// MPU Region Number valid bit.
    /// Position: 4, Width: 1
    using VALID = BitField<4, 1>;
    constexpr uint32_t VALID_Pos = 4;
    constexpr uint32_t VALID_Msk = VALID::mask;

    /// Region base address field.
    /// Position: 5, Width: 27
    using ADDR = BitField<5, 27>;
    constexpr uint32_t ADDR_Pos = 5;
    constexpr uint32_t ADDR_Msk = ADDR::mask;

}  // namespace rbar

/// RASR - MPU Region Attribute and Size Register
namespace rasr {
    /// Region enable bit.
    /// Position: 0, Width: 1
    using ENABLE = BitField<0, 1>;
    constexpr uint32_t ENABLE_Pos = 0;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Specifies the size of the MPU protection region.
    /// Position: 1, Width: 5
    using SIZE = BitField<1, 5>;
    constexpr uint32_t SIZE_Pos = 1;
    constexpr uint32_t SIZE_Msk = SIZE::mask;

    /// Subregion disable bits.
    /// Position: 8, Width: 8
    using SRD = BitField<8, 8>;
    constexpr uint32_t SRD_Pos = 8;
    constexpr uint32_t SRD_Msk = SRD::mask;

    /// MPU access permission attributes.
    /// Position: 16, Width: 1
    using B = BitField<16, 1>;
    constexpr uint32_t B_Pos = 16;
    constexpr uint32_t B_Msk = B::mask;

    /// MPU access permission attributes.
    /// Position: 17, Width: 1
    using C = BitField<17, 1>;
    constexpr uint32_t C_Pos = 17;
    constexpr uint32_t C_Msk = C::mask;

    /// Shareable bit.
    /// Position: 18, Width: 1
    using S = BitField<18, 1>;
    constexpr uint32_t S_Pos = 18;
    constexpr uint32_t S_Msk = S::mask;

    /// MPU access permission attributes.
    /// Position: 19, Width: 3
    using TEX = BitField<19, 3>;
    constexpr uint32_t TEX_Pos = 19;
    constexpr uint32_t TEX_Msk = TEX::mask;

    /// Access permission field.
    /// Position: 24, Width: 3
    using AP = BitField<24, 3>;
    constexpr uint32_t AP_Pos = 24;
    constexpr uint32_t AP_Msk = AP::mask;

    /// Instruction access disable bit.
    /// Position: 28, Width: 1
    using XN = BitField<28, 1>;
    constexpr uint32_t XN_Pos = 28;
    constexpr uint32_t XN_Msk = XN::mask;

}  // namespace rasr

}  // namespace alloy::hal::atmel::samv71::atsamv71n21b::mpu
