

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
================================================================
* Date:           Fri Mar 17 13:50:44 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7189|     7189|  71.890 us|  71.890 us|  7189|  7189|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                          Loop Name                          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |     7187|     7187|        13|          1|          1|  7176|       yes|
        +-------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    448|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|     57|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    126|    -|
|Register         |        -|    -|     750|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     750|    791|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_2ns_22ns_23_1_1_U1  |mul_2ns_22ns_23_1_1  |        0|   0|  0|  24|    0|
    |mul_2ns_7ns_8_1_1_U2    |mul_2ns_7ns_8_1_1    |        0|   0|  0|  33|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   0|  0|  57|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------------+--------------------------------------+---------------------+
    |                 Instance                |                Module                |      Expression     |
    +-----------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3  |ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1  |  (i0 + i1) * i2 + i3|
    +-----------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln33_1_fu_513_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln33_2_fu_233_p2                |         +|   0|  0|  14|          13|           1|
    |add_ln33_fu_284_p2                  |         +|   0|  0|  10|           2|           1|
    |add_ln36_1_fu_251_p2                |         +|   0|  0|  12|          12|           1|
    |add_ln36_fu_321_p2                  |         +|   0|  0|  14|           6|           1|
    |add_ln39_fu_358_p2                  |         +|   0|  0|  14|           6|           1|
    |add_ln50_1_fu_352_p2                |         +|   0|  0|  14|           7|           3|
    |add_ln50_fu_469_p2                  |         +|   0|  0|  12|          12|          12|
    |add_ln53_1_fu_504_p2                |         +|   0|  0|  23|          23|          23|
    |add_ln53_2_fu_521_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln53_fu_498_p2                  |         +|   0|  0|  23|          23|          23|
    |empty_fu_382_p2                     |         +|   0|  0|  12|          11|          11|
    |p_mid1_fu_417_p2                    |         +|   0|  0|  12|          11|          11|
    |and_ln33_fu_315_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op114_read_state12     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op97_readreq_state5    |       and|   0|  0|   2|           1|           1|
    |empty_35_fu_387_p2                  |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln33_fu_227_p2                 |      icmp|   0|  0|  12|          13|          11|
    |icmp_ln36_fu_242_p2                 |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln39_fu_309_p2                 |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln50_fu_474_p2                 |      icmp|   0|  0|  12|          12|          11|
    |p_mid17_fu_422_p2                   |      icmp|   0|  0|  11|          11|          10|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |or_ln36_fu_327_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln50_fu_480_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln33_1_fu_297_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln33_2_fu_402_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln33_3_fu_408_p3             |    select|   0|  0|  11|           1|          11|
    |select_ln33_fu_290_p3               |    select|   0|  0|   6|           1|           1|
    |select_ln36_1_fu_340_p3             |    select|   0|  0|   6|           1|           6|
    |select_ln36_2_fu_428_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln36_3_fu_435_p3             |    select|   0|  0|  11|           1|          11|
    |select_ln36_4_fu_257_p3             |    select|   0|  0|  12|           1|           1|
    |select_ln36_fu_332_p3               |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln33_fu_304_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 448|         338|         323|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                   |   9|          2|    1|          2|
    |ap_phi_mux_storemerge5_phi_fu_187_p4      |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter3_storemerge5_reg_183  |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten42_load    |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load      |   9|          2|   12|         24|
    |ap_sig_allocacmp_indvar_flatten_load_1    |   9|          2|   12|         24|
    |c_fu_126                                  |   9|          2|    2|          4|
    |fm_blk_n_AR                               |   9|          2|    1|          2|
    |fm_blk_n_R                                |   9|          2|    1|          2|
    |i_fu_118                                  |   9|          2|    6|         12|
    |indvar_flatten42_fu_130                   |   9|          2|   13|         26|
    |indvar_flatten_fu_122                     |   9|          2|   12|         24|
    |j_fu_114                                  |   9|          2|    6|         12|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     | 126|         28|  112|        224|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln36_reg_666                           |   6|   0|    6|          0|
    |add_ln50_1_reg_681                         |   7|   0|    7|          0|
    |add_ln53_1_reg_695                         |  22|   0|   23|          1|
    |and_ln33_reg_660                           |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge5_reg_183  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_storemerge5_reg_183  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter12_storemerge5_reg_183  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_storemerge5_reg_183   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_storemerge5_reg_183   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_storemerge5_reg_183   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_storemerge5_reg_183   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_storemerge5_reg_183   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_storemerge5_reg_183   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_storemerge5_reg_183   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_storemerge5_reg_183   |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_storemerge5_reg_183   |  16|   0|   16|          0|
    |c_fu_126                                   |   2|   0|    2|          0|
    |fm_addr_read_reg_711                       |  16|   0|   16|          0|
    |fm_addr_reg_700                            |  64|   0|   64|          0|
    |i_3_reg_649                                |   6|   0|    6|          0|
    |i_fu_118                                   |   6|   0|    6|          0|
    |icmp_ln33_reg_635                          |   1|   0|    1|          0|
    |icmp_ln36_reg_639                          |   1|   0|    1|          0|
    |icmp_ln36_reg_639_pp0_iter1_reg            |   1|   0|    1|          0|
    |indvar_flatten42_fu_130                    |  13|   0|   13|          0|
    |indvar_flatten_fu_122                      |  12|   0|   12|          0|
    |j_fu_114                                   |   6|   0|    6|          0|
    |mul_ln33_reg_686                           |  23|   0|   23|          0|
    |or_ln50_reg_691                            |   1|   0|    1|          0|
    |select_ln24_3_cast_reg_630                 |  11|   0|   12|          1|
    |select_ln33_1_reg_654                      |   2|   0|    2|          0|
    |select_ln36_1_reg_676                      |   6|   0|    6|          0|
    |select_ln36_reg_671                        |   6|   0|    6|          0|
    |icmp_ln33_reg_635                          |  64|  32|    1|          0|
    |or_ln50_reg_691                            |  64|  32|    1|          0|
    |select_ln33_1_reg_654                      |  64|  32|    2|          0|
    |select_ln36_1_reg_676                      |  64|  32|    6|          0|
    |select_ln36_reg_671                        |  64|  32|    6|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 750| 160|  448|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH|  return value|
|m_axi_fm_AWVALID        |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWREADY        |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWADDR         |  out|   64|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWID           |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWLEN          |  out|   32|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWSIZE         |  out|    3|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWBURST        |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWLOCK         |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWCACHE        |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWPROT         |  out|    3|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWQOS          |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWREGION       |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_AWUSER         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WVALID         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WREADY         |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WDATA          |  out|   16|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WSTRB          |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WLAST          |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WID            |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_WUSER          |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARVALID        |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARREADY        |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARADDR         |  out|   64|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARID           |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARLEN          |  out|   32|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARSIZE         |  out|    3|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARBURST        |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARLOCK         |  out|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARCACHE        |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARPROT         |  out|    3|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARQOS          |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARREGION       |  out|    4|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_ARUSER         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RVALID         |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RREADY         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RDATA          |   in|   16|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RLAST          |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RID            |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RFIFONUM       |   in|   10|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RUSER          |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_RRESP          |   in|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BVALID         |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BREADY         |  out|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BRESP          |   in|    2|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BID            |   in|    1|       m_axi|                                                                             fm|       pointer|
|m_axi_fm_BUSER          |   in|    1|       m_axi|                                                                             fm|       pointer|
|p_mid2258               |   in|   11|     ap_none|                                                                      p_mid2258|        scalar|
|input_feature_map       |   in|   64|     ap_none|                                                              input_feature_map|        scalar|
|p_mid130                |   in|    1|     ap_none|                                                                       p_mid130|        scalar|
|conv_in_buf_V_address0  |  out|   13|   ap_memory|                                                                  conv_in_buf_V|         array|
|conv_in_buf_V_ce0       |  out|    1|   ap_memory|                                                                  conv_in_buf_V|         array|
|conv_in_buf_V_we0       |  out|    1|   ap_memory|                                                                  conv_in_buf_V|         array|
|conv_in_buf_V_d0        |  out|   16|   ap_memory|                                                                  conv_in_buf_V|         array|
|select_ln24_3           |   in|   11|     ap_none|                                                                  select_ln24_3|        scalar|
+------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 19 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten42 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln24_3_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %select_ln24_3"   --->   Operation 21 'read' 'select_ln24_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_mid130_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_mid130"   --->   Operation 22 'read' 'p_mid130_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_feature_map"   --->   Operation 23 'read' 'input_feature_map_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_mid2258_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %p_mid2258"   --->   Operation 24 'read' 'p_mid2258_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln24_3_cast = zext i11 %select_ln24_3_read"   --->   Operation 25 'zext' 'select_ln24_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_2, i32 0, i32 0, void @empty_11, i32 0, i32 1, void @empty_16, void @empty_17, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten42"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %c"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body9.i"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten42_load = load i13 %indvar_flatten42" [utils.cpp:33]   --->   Operation 33 'load' 'indvar_flatten42_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.09ns)   --->   "%icmp_ln33 = icmp_eq  i13 %indvar_flatten42_load, i13 7176" [utils.cpp:33]   --->   Operation 34 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.67ns)   --->   "%add_ln33_2 = add i13 %indvar_flatten42_load, i13 1" [utils.cpp:33]   --->   Operation 35 'add' 'add_ln33_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc37.i, void %for.inc.loopexit.exitStub" [utils.cpp:33]   --->   Operation 36 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i12 %indvar_flatten" [utils.cpp:36]   --->   Operation 37 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.99ns)   --->   "%icmp_ln36 = icmp_eq  i12 %indvar_flatten_load_1, i12 2392" [utils.cpp:36]   --->   Operation 38 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [utils.cpp:36]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.54ns)   --->   "%add_ln36_1 = add i12 %indvar_flatten_load, i12 1" [utils.cpp:36]   --->   Operation 40 'add' 'add_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln36_4 = select i1 %icmp_ln36, i12 1, i12 %add_ln36_1" [utils.cpp:36]   --->   Operation 41 'select' 'select_ln36_4' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln39 = store i13 %add_ln33_2, i13 %indvar_flatten42" [utils.cpp:39]   --->   Operation 42 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln39 = store i12 %select_ln36_4, i12 %indvar_flatten" [utils.cpp:39]   --->   Operation 43 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i" [utils.cpp:36]   --->   Operation 44 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [utils.cpp:39]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [utils.cpp:33]   --->   Operation 46 'load' 'c_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln33 = add i2 %c_load, i2 1" [utils.cpp:33]   --->   Operation 47 'add' 'add_ln33' <Predicate = (!icmp_ln33 & icmp_ln36)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.18ns)   --->   "%select_ln33 = select i1 %icmp_ln36, i6 0, i6 %i_3" [utils.cpp:33]   --->   Operation 48 'select' 'select_ln33' <Predicate = (!icmp_ln33)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.99ns)   --->   "%select_ln33_1 = select i1 %icmp_ln36, i2 %add_ln33, i2 %c_load" [utils.cpp:33]   --->   Operation 49 'select' 'select_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%xor_ln33 = xor i1 %icmp_ln36, i1 1" [utils.cpp:33]   --->   Operation 50 'xor' 'xor_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.42ns)   --->   "%icmp_ln39 = icmp_eq  i6 %j_load, i6 46" [utils.cpp:39]   --->   Operation 51 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %icmp_ln39, i1 %xor_ln33" [utils.cpp:33]   --->   Operation 52 'and' 'and_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln36 = add i6 %select_ln33, i6 1" [utils.cpp:36]   --->   Operation 53 'add' 'add_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %and_ln33, i1 %icmp_ln36" [utils.cpp:36]   --->   Operation 54 'or' 'or_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i6 0, i6 %j_load" [utils.cpp:36]   --->   Operation 55 'select' 'select_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.18ns)   --->   "%select_ln36_1 = select i1 %and_ln33, i6 %add_ln36, i6 %select_ln33" [utils.cpp:36]   --->   Operation 56 'select' 'select_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %select_ln36" [utils.cpp:48]   --->   Operation 57 'zext' 'zext_ln48' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.82ns)   --->   "%add_ln50_1 = add i7 %zext_ln48, i7 125" [utils.cpp:50]   --->   Operation 58 'add' 'add_ln50_1' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln39 = add i6 %select_ln36, i6 1" [utils.cpp:39]   --->   Operation 59 'add' 'add_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln39 = store i2 %select_ln33_1, i2 %c" [utils.cpp:39]   --->   Operation 60 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln39 = store i6 %select_ln36_1, i6 %i" [utils.cpp:39]   --->   Operation 61 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln39 = store i6 %add_ln39, i6 %j" [utils.cpp:39]   --->   Operation 62 'store' 'store_ln39' <Predicate = (!icmp_ln33)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %i_3" [utils.cpp:36]   --->   Operation 64 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.63ns)   --->   "%empty = add i11 %p_mid2258_read, i11 %zext_ln36" [utils.cpp:36]   --->   Operation 65 'add' 'empty' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.88ns)   --->   "%empty_35 = icmp_ugt  i11 %empty, i11 735" [utils.cpp:36]   --->   Operation 66 'icmp' 'empty_35' <Predicate = (!icmp_ln36 & !and_ln33)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 67 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i2 %select_ln33_1" [utils.cpp:33]   --->   Operation 68 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (6.32ns)   --->   "%mul_ln33 = mul i23 %zext_ln33_1, i23 1884160" [utils.cpp:33]   --->   Operation 69 'mul' 'mul_ln33' <Predicate = (!icmp_ln33)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln50)   --->   "%select_ln33_2 = select i1 %icmp_ln36, i1 %p_mid130_read, i1 %empty_35" [utils.cpp:33]   --->   Operation 70 'select' 'select_ln33_2' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln36_3)   --->   "%select_ln33_3 = select i1 %icmp_ln36, i11 %p_mid2258_read, i11 %empty" [utils.cpp:33]   --->   Operation 71 'select' 'select_ln33_3' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i6 %add_ln36" [utils.cpp:36]   --->   Operation 72 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.63ns)   --->   "%p_mid1 = add i11 %p_mid2258_read, i11 %zext_ln36_2" [utils.cpp:36]   --->   Operation 73 'add' 'p_mid1' <Predicate = (!icmp_ln33)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.88ns)   --->   "%p_mid17 = icmp_ugt  i11 %p_mid1, i11 735" [utils.cpp:36]   --->   Operation 74 'icmp' 'p_mid17' <Predicate = (!icmp_ln33 & and_ln33)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node or_ln50)   --->   "%select_ln36_2 = select i1 %and_ln33, i1 %p_mid17, i1 %select_ln33_2" [utils.cpp:36]   --->   Operation 75 'select' 'select_ln36_2' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln36_3 = select i1 %and_ln33, i11 %p_mid1, i11 %select_ln33_3" [utils.cpp:36]   --->   Operation 76 'select' 'select_ln36_3' <Predicate = (!icmp_ln33)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln53_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln36_3, i11 0" [utils.cpp:36]   --->   Operation 77 'bitconcatenate' 'sext_ln53_1_mid2_v' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i22 %sext_ln53_1_mid2_v" [utils.cpp:36]   --->   Operation 78 'sext' 'sext_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln39_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln36_3, i9 0" [utils.cpp:36]   --->   Operation 79 'bitconcatenate' 'sext_ln39_mid2_v' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln39_mid2_v_cast = sext i20 %sext_ln39_mid2_v" [utils.cpp:36]   --->   Operation 80 'sext' 'sext_ln39_mid2_v_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i7 %add_ln50_1" [utils.cpp:50]   --->   Operation 81 'sext' 'sext_ln50' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (1.63ns)   --->   "%add_ln50 = add i12 %sext_ln50, i12 %select_ln24_3_cast" [utils.cpp:50]   --->   Operation 82 'add' 'add_ln50' <Predicate = (!icmp_ln33)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.99ns)   --->   "%icmp_ln50 = icmp_ugt  i12 %add_ln50, i12 1279" [utils.cpp:50]   --->   Operation 83 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln33)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln50 = or i1 %icmp_ln50, i1 %select_ln36_2" [utils.cpp:50]   --->   Operation 84 'or' 'or_ln50' <Predicate = (!icmp_ln33)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.58ns)   --->   "%br_ln50 = br i1 %or_ln50, void %if.else.i, void %for.inc.i" [utils.cpp:50]   --->   Operation 85 'br' 'br_ln50' <Predicate = (!icmp_ln33)> <Delay = 1.58>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln50, i1 0" [utils.cpp:53]   --->   Operation 86 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i13 %tmp_s" [utils.cpp:53]   --->   Operation 87 'zext' 'zext_ln53' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln53 = add i23 %sext_ln36, i23 %zext_ln53" [utils.cpp:53]   --->   Operation 88 'add' 'add_ln53' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 89 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln53_1 = add i23 %add_ln53, i23 %sext_ln39_mid2_v_cast" [utils.cpp:53]   --->   Operation 89 'add' 'add_ln53_1' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.04>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i23 %mul_ln33" [utils.cpp:33]   --->   Operation 90 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln33_1 = add i64 %zext_ln33_2, i64 %input_feature_map_read" [utils.cpp:33]   --->   Operation 91 'add' 'add_ln33_1' <Predicate = (!icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i23 %add_ln53_1" [utils.cpp:53]   --->   Operation 92 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (3.52ns)   --->   "%add_ln53_2 = add i64 %sext_ln53_1, i64 %add_ln33_1" [utils.cpp:53]   --->   Operation 93 'add' 'add_ln53_2' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln53_2, i32 1, i32 63" [utils.cpp:53]   --->   Operation 94 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i63 %trunc_ln1" [utils.cpp:53]   --->   Operation 95 'sext' 'sext_ln53' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln53" [utils.cpp:53]   --->   Operation 96 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 97 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 97 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 98 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 98 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 99 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 100 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 100 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 101 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 101 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %select_ln33_1" [utils.cpp:51]   --->   Operation 102 'zext' 'zext_ln51' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (3.74ns)   --->   "%mul_ln51 = mul i8 %zext_ln51, i8 52" [utils.cpp:51]   --->   Operation 103 'mul' 'mul_ln51' <Predicate = (!icmp_ln33)> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i6 %select_ln36_1" [utils.cpp:51]   --->   Operation 104 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (1.65ns) (grouped into DSP with root node add_ln51_1)   --->   "%add_ln51 = add i8 %mul_ln51, i8 %zext_ln51_1" [utils.cpp:51]   --->   Operation 105 'add' 'add_ln51' <Predicate = (!icmp_ln33)> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [1/1] (0.00ns) (grouped into DSP with root node add_ln51_1)   --->   "%zext_ln36_1 = zext i8 %add_ln51" [utils.cpp:36]   --->   Operation 106 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_10 : Operation 107 [3/3] (1.05ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln36 = mul i13 %zext_ln36_1, i13 46" [utils.cpp:36]   --->   Operation 107 'mul' 'mul_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 108 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [2/3] (1.05ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln36 = mul i13 %zext_ln36_1, i13 46" [utils.cpp:36]   --->   Operation 109 'mul' 'mul_ln36' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 110 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:53]   --->   Operation 110 'readreq' 'fm_load_req' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 111 [1/3] (0.00ns) (grouped into DSP with root node add_ln51_1)   --->   "%mul_ln36 = mul i13 %zext_ln36_1, i13 46" [utils.cpp:36]   --->   Operation 111 'mul' 'mul_ln36' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i6 %select_ln36" [utils.cpp:51]   --->   Operation 112 'zext' 'zext_ln51_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_12 : Operation 113 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51_1 = add i13 %mul_ln36, i13 %zext_ln51_2" [utils.cpp:51]   --->   Operation 113 'add' 'add_ln51_1' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 114 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %fm_addr" [utils.cpp:53]   --->   Operation 114 'read' 'fm_addr_read' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = (icmp_ln33)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 5.35>
ST_13 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 116 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 116 'speclooptripcount' 'empty_36' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 117 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 118 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 119 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 120 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51_1 = add i13 %mul_ln36, i13 %zext_ln51_2" [utils.cpp:51]   --->   Operation 120 'add' 'add_ln51_1' <Predicate = (!icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i13 %add_ln51_1" [utils.cpp:51]   --->   Operation 121 'zext' 'zext_ln51_3' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln51_3" [utils.cpp:51]   --->   Operation 122 'getelementptr' 'conv_in_buf_V_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [utils.cpp:39]   --->   Operation 123 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln33 & !or_ln50)> <Delay = 1.58>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%storemerge5 = phi i16 %fm_addr_read, void %if.else.i, i16 0, void %for.inc37.i" [utils.cpp:53]   --->   Operation 125 'phi' 'storemerge5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln51 = store i16 %storemerge5, i13 %conv_in_buf_V_addr" [utils.cpp:51]   --->   Operation 126 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 7176> <RAM>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body9.i" [utils.cpp:39]   --->   Operation 127 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_mid2258]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_mid130]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_in_buf_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ select_ln24_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 01100000000000]
i                      (alloca           ) [ 01100000000000]
indvar_flatten         (alloca           ) [ 01000000000000]
c                      (alloca           ) [ 01100000000000]
indvar_flatten42       (alloca           ) [ 01000000000000]
select_ln24_3_read     (read             ) [ 00000000000000]
p_mid130_read          (read             ) [ 01110000000000]
input_feature_map_read (read             ) [ 01111000000000]
p_mid2258_read         (read             ) [ 01110000000000]
select_ln24_3_cast     (zext             ) [ 01110000000000]
specinterface_ln0      (specinterface    ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
store_ln0              (store            ) [ 00000000000000]
br_ln0                 (br               ) [ 00000000000000]
indvar_flatten42_load  (load             ) [ 00000000000000]
icmp_ln33              (icmp             ) [ 01111111111111]
add_ln33_2             (add              ) [ 00000000000000]
br_ln33                (br               ) [ 00000000000000]
indvar_flatten_load_1  (load             ) [ 00000000000000]
icmp_ln36              (icmp             ) [ 01110000000000]
indvar_flatten_load    (load             ) [ 00000000000000]
add_ln36_1             (add              ) [ 00000000000000]
select_ln36_4          (select           ) [ 00000000000000]
store_ln39             (store            ) [ 00000000000000]
store_ln39             (store            ) [ 00000000000000]
i_3                    (load             ) [ 01010000000000]
j_load                 (load             ) [ 00000000000000]
c_load                 (load             ) [ 00000000000000]
add_ln33               (add              ) [ 00000000000000]
select_ln33            (select           ) [ 00000000000000]
select_ln33_1          (select           ) [ 01011111111000]
xor_ln33               (xor              ) [ 00000000000000]
icmp_ln39              (icmp             ) [ 00000000000000]
and_ln33               (and              ) [ 01010000000000]
add_ln36               (add              ) [ 01010000000000]
or_ln36                (or               ) [ 00000000000000]
select_ln36            (select           ) [ 01011111111110]
select_ln36_1          (select           ) [ 01011111111000]
zext_ln48              (zext             ) [ 00000000000000]
add_ln50_1             (add              ) [ 01010000000000]
add_ln39               (add              ) [ 00000000000000]
store_ln39             (store            ) [ 00000000000000]
store_ln39             (store            ) [ 00000000000000]
store_ln39             (store            ) [ 00000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000000]
zext_ln36              (zext             ) [ 00000000000000]
empty                  (add              ) [ 00000000000000]
empty_35               (icmp             ) [ 00000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000]
zext_ln33_1            (zext             ) [ 00000000000000]
mul_ln33               (mul              ) [ 01001000000000]
select_ln33_2          (select           ) [ 00000000000000]
select_ln33_3          (select           ) [ 00000000000000]
zext_ln36_2            (zext             ) [ 00000000000000]
p_mid1                 (add              ) [ 00000000000000]
p_mid17                (icmp             ) [ 00000000000000]
select_ln36_2          (select           ) [ 00000000000000]
select_ln36_3          (select           ) [ 00000000000000]
sext_ln53_1_mid2_v     (bitconcatenate   ) [ 00000000000000]
sext_ln36              (sext             ) [ 00000000000000]
sext_ln39_mid2_v       (bitconcatenate   ) [ 00000000000000]
sext_ln39_mid2_v_cast  (sext             ) [ 00000000000000]
sext_ln50              (sext             ) [ 00000000000000]
add_ln50               (add              ) [ 00000000000000]
icmp_ln50              (icmp             ) [ 00000000000000]
or_ln50                (or               ) [ 01011111111111]
br_ln50                (br               ) [ 01011111111111]
tmp_s                  (bitconcatenate   ) [ 00000000000000]
zext_ln53              (zext             ) [ 00000000000000]
add_ln53               (add              ) [ 00000000000000]
add_ln53_1             (add              ) [ 01001000000000]
zext_ln33_2            (zext             ) [ 00000000000000]
add_ln33_1             (add              ) [ 00000000000000]
sext_ln53_1            (sext             ) [ 00000000000000]
add_ln53_2             (add              ) [ 00000000000000]
trunc_ln1              (partselect       ) [ 00000000000000]
sext_ln53              (sext             ) [ 00000000000000]
fm_addr                (getelementptr    ) [ 01000111111110]
zext_ln51              (zext             ) [ 00000000000000]
mul_ln51               (mul              ) [ 00000000000000]
zext_ln51_1            (zext             ) [ 00000000000000]
add_ln51               (add              ) [ 00000000000000]
zext_ln36_1            (zext             ) [ 01000000000110]
fm_load_req            (readreq          ) [ 00000000000000]
mul_ln36               (mul              ) [ 01000000000001]
zext_ln51_2            (zext             ) [ 01000000000001]
fm_addr_read           (read             ) [ 01010000000001]
specloopname_ln0       (specloopname     ) [ 00000000000000]
empty_36               (speclooptripcount) [ 00000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000]
specloopname_ln0       (specloopname     ) [ 00000000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000000]
add_ln51_1             (add              ) [ 00000000000000]
zext_ln51_3            (zext             ) [ 00000000000000]
conv_in_buf_V_addr     (getelementptr    ) [ 00000000000000]
specloopname_ln39      (specloopname     ) [ 00000000000000]
br_ln0                 (br               ) [ 00000000000000]
storemerge5            (phi              ) [ 01000000000001]
store_ln51             (store            ) [ 00000000000000]
br_ln39                (br               ) [ 00000000000000]
ret_ln0                (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_mid2258">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mid2258"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_mid130">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mid130"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_in_buf_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_in_buf_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="select_ln24_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln24_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="10"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="j_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="c_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten42_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten42/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="select_ln24_3_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="11" slack="0"/>
<pin id="136" dir="0" index="1" bw="11" slack="0"/>
<pin id="137" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln24_3_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_mid130_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_mid130_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_feature_map_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_mid2258_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="11" slack="0"/>
<pin id="154" dir="0" index="1" bw="11" slack="0"/>
<pin id="155" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_mid2258_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_readreq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="1"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_req/5 "/>
</bind>
</comp>

<comp id="165" class="1004" name="fm_addr_read_read_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="8"/>
<pin id="168" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/12 "/>
</bind>
</comp>

<comp id="170" class="1004" name="conv_in_buf_V_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="13" slack="0"/>
<pin id="174" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_addr/13 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln51_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="13" slack="0"/>
<pin id="179" dir="0" index="1" bw="16" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/13 "/>
</bind>
</comp>

<comp id="183" class="1005" name="storemerge5_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="10"/>
<pin id="185" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="storemerge5 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="storemerge5_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="16" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="1" slack="10"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge5/13 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln24_3_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln24_3_cast/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln0_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="13" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln0_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="2" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln0_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="12" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln0_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln0_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="6" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="indvar_flatten42_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="0"/>
<pin id="226" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten42_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln33_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="13" slack="0"/>
<pin id="229" dir="0" index="1" bw="13" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln33_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="13" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="indvar_flatten_load_1_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="12" slack="0"/>
<pin id="241" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln36_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="0" index="1" bw="12" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="indvar_flatten_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="12" slack="0"/>
<pin id="250" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln36_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="12" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="select_ln36_4_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="12" slack="0"/>
<pin id="260" dir="0" index="2" bw="12" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_4/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln39_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="13" slack="0"/>
<pin id="267" dir="0" index="1" bw="13" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln39_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="12" slack="0"/>
<pin id="272" dir="0" index="1" bw="12" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="i_3_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="1"/>
<pin id="277" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="1"/>
<pin id="280" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="c_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="2" slack="1"/>
<pin id="283" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln33_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="2" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln33_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="6" slack="0"/>
<pin id="293" dir="0" index="2" bw="6" slack="0"/>
<pin id="294" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln33_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="2" slack="0"/>
<pin id="300" dir="0" index="2" bw="2" slack="0"/>
<pin id="301" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="xor_ln33_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="icmp_ln39_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="6" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="and_ln33_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln36_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="6" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="or_ln36_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="1"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln36_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="6" slack="0"/>
<pin id="335" dir="0" index="2" bw="6" slack="0"/>
<pin id="336" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln36_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln48_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln50_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50_1/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln39_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln39_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="1"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln39_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="1"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln39_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="6" slack="1"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln39/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln36_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="6" slack="1"/>
<pin id="381" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="empty_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="2"/>
<pin id="384" dir="0" index="1" bw="6" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="empty_35_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="0" index="1" bw="11" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_35/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln33_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="1"/>
<pin id="395" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="mul_ln33_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="0" index="1" bw="22" slack="0"/>
<pin id="399" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="select_ln33_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="2"/>
<pin id="404" dir="0" index="1" bw="1" slack="2"/>
<pin id="405" dir="0" index="2" bw="1" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_2/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln33_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="2"/>
<pin id="410" dir="0" index="1" bw="11" slack="2"/>
<pin id="411" dir="0" index="2" bw="11" slack="0"/>
<pin id="412" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_3/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln36_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="1"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_mid1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="11" slack="2"/>
<pin id="419" dir="0" index="1" bw="6" slack="0"/>
<pin id="420" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_mid17_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="0" index="1" bw="11" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid17/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="select_ln36_2_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="select_ln36_3_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="11" slack="0"/>
<pin id="438" dir="0" index="2" bw="11" slack="0"/>
<pin id="439" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_3/3 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln53_1_mid2_v_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="22" slack="0"/>
<pin id="444" dir="0" index="1" bw="11" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln53_1_mid2_v/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln36_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="22" slack="0"/>
<pin id="452" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln39_mid2_v_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="20" slack="0"/>
<pin id="456" dir="0" index="1" bw="11" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln39_mid2_v/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln39_mid2_v_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="20" slack="0"/>
<pin id="464" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_mid2_v_cast/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln50_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="1"/>
<pin id="468" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln50/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln50_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="7" slack="0"/>
<pin id="471" dir="0" index="1" bw="11" slack="2"/>
<pin id="472" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="icmp_ln50_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="0"/>
<pin id="476" dir="0" index="1" bw="12" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="or_ln50_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_s_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="13" slack="0"/>
<pin id="488" dir="0" index="1" bw="12" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln53_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="13" slack="0"/>
<pin id="496" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln53_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="22" slack="0"/>
<pin id="500" dir="0" index="1" bw="13" slack="0"/>
<pin id="501" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/3 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln53_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="23" slack="0"/>
<pin id="506" dir="0" index="1" bw="20" slack="0"/>
<pin id="507" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_1/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln33_2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="23" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln33_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="23" slack="0"/>
<pin id="515" dir="0" index="1" bw="64" slack="3"/>
<pin id="516" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sext_ln53_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="23" slack="1"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_1/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln53_2_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="23" slack="0"/>
<pin id="523" dir="0" index="1" bw="64" slack="0"/>
<pin id="524" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53_2/4 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="63" slack="0"/>
<pin id="529" dir="0" index="1" bw="64" slack="0"/>
<pin id="530" dir="0" index="2" bw="1" slack="0"/>
<pin id="531" dir="0" index="3" bw="7" slack="0"/>
<pin id="532" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sext_ln53_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="63" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="fm_addr_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="64" slack="0"/>
<pin id="544" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="zext_ln51_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="2" slack="8"/>
<pin id="549" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="mul_ln51_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="2" slack="0"/>
<pin id="552" dir="0" index="1" bw="7" slack="0"/>
<pin id="553" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51/10 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln51_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="8"/>
<pin id="558" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="zext_ln51_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="6" slack="10"/>
<pin id="561" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln51_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="13" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/13 "/>
</bind>
</comp>

<comp id="566" class="1007" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="0" index="1" bw="6" slack="0"/>
<pin id="569" dir="0" index="2" bw="6" slack="0"/>
<pin id="570" dir="0" index="3" bw="6" slack="0"/>
<pin id="571" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln51/10 zext_ln36_1/10 mul_ln36/10 add_ln51_1/12 "/>
</bind>
</comp>

<comp id="577" class="1005" name="j_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="6" slack="0"/>
<pin id="579" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="584" class="1005" name="i_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="6" slack="0"/>
<pin id="586" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="591" class="1005" name="indvar_flatten_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="12" slack="0"/>
<pin id="593" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="599" class="1005" name="c_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="0"/>
<pin id="601" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="606" class="1005" name="indvar_flatten42_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="0"/>
<pin id="608" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten42 "/>
</bind>
</comp>

<comp id="613" class="1005" name="p_mid130_read_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="2"/>
<pin id="615" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_mid130_read "/>
</bind>
</comp>

<comp id="618" class="1005" name="input_feature_map_read_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="64" slack="3"/>
<pin id="620" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="623" class="1005" name="p_mid2258_read_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="11" slack="2"/>
<pin id="625" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="p_mid2258_read "/>
</bind>
</comp>

<comp id="630" class="1005" name="select_ln24_3_cast_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="12" slack="2"/>
<pin id="632" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="select_ln24_3_cast "/>
</bind>
</comp>

<comp id="635" class="1005" name="icmp_ln33_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="1"/>
<pin id="637" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="639" class="1005" name="icmp_ln36_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="649" class="1005" name="i_3_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="1"/>
<pin id="651" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="654" class="1005" name="select_ln33_1_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="1"/>
<pin id="656" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_1 "/>
</bind>
</comp>

<comp id="660" class="1005" name="and_ln33_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln33 "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln36_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="6" slack="1"/>
<pin id="668" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="671" class="1005" name="select_ln36_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="6" slack="10"/>
<pin id="673" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="select_ln36 "/>
</bind>
</comp>

<comp id="676" class="1005" name="select_ln36_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="6" slack="8"/>
<pin id="678" dir="1" index="1" bw="6" slack="8"/>
</pin_list>
<bind>
<opset="select_ln36_1 "/>
</bind>
</comp>

<comp id="681" class="1005" name="add_ln50_1_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="7" slack="1"/>
<pin id="683" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln50_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="mul_ln33_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="23" slack="1"/>
<pin id="688" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="691" class="1005" name="or_ln50_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln50 "/>
</bind>
</comp>

<comp id="695" class="1005" name="add_ln53_1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="23" slack="1"/>
<pin id="697" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln53_1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="fm_addr_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="16" slack="1"/>
<pin id="702" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="zext_ln51_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="13" slack="1"/>
<pin id="708" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln51_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="fm_addr_read_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="1"/>
<pin id="713" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="90" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="96" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="108" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="112" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="198"><net_src comp="134" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="44" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="246"><net_src comp="239" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="255"><net_src comp="248" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="50" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="242" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="50" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="251" pin="2"/><net_sink comp="257" pin=2"/></net>

<net id="269"><net_src comp="233" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="257" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="42" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="275" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="302"><net_src comp="284" pin="2"/><net_sink comp="297" pin=1"/></net>

<net id="303"><net_src comp="281" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="278" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="56" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="290" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="58" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="315" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="42" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="278" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="315" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="321" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="290" pin="3"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="332" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="60" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="332" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="297" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="340" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="358" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="64" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="70" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="387" pin="2"/><net_sink comp="402" pin=2"/></net>

<net id="413"><net_src comp="382" pin="2"/><net_sink comp="408" pin=2"/></net>

<net id="421"><net_src comp="414" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="434"><net_src comp="402" pin="3"/><net_sink comp="428" pin=2"/></net>

<net id="440"><net_src comp="417" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="441"><net_src comp="408" pin="3"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="435" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="74" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="453"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="76" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="435" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="78" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="473"><net_src comp="466" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="80" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="428" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="82" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="469" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="84" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="497"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="450" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="462" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="517"><net_src comp="510" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="525"><net_src comp="518" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="513" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="533"><net_src comp="86" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="12" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="88" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="540"><net_src comp="527" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="0" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="554"><net_src comp="547" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="92" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="565"><net_src comp="562" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="572"><net_src comp="550" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="556" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="94" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="575"><net_src comp="559" pin="1"/><net_sink comp="566" pin=3"/></net>

<net id="576"><net_src comp="566" pin="4"/><net_sink comp="562" pin=0"/></net>

<net id="580"><net_src comp="114" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="587"><net_src comp="118" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="594"><net_src comp="122" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="602"><net_src comp="126" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="609"><net_src comp="130" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="616"><net_src comp="140" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="621"><net_src comp="146" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="626"><net_src comp="152" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="633"><net_src comp="195" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="638"><net_src comp="227" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="242" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="646"><net_src comp="639" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="647"><net_src comp="639" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="648"><net_src comp="639" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="652"><net_src comp="275" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="657"><net_src comp="297" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="663"><net_src comp="315" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="669"><net_src comp="321" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="674"><net_src comp="332" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="679"><net_src comp="340" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="684"><net_src comp="352" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="689"><net_src comp="396" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="694"><net_src comp="480" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="504" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="703"><net_src comp="541" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="709"><net_src comp="559" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="714"><net_src comp="165" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="187" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {}
	Port: conv_in_buf_V | {13 }
 - Input state : 
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : fm | {5 6 7 8 9 10 11 12 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : p_mid2258 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : input_feature_map | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : p_mid130 | {1 }
	Port: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH : select_ln24_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten42_load : 1
		icmp_ln33 : 2
		add_ln33_2 : 2
		br_ln33 : 3
		indvar_flatten_load_1 : 1
		icmp_ln36 : 2
		indvar_flatten_load : 1
		add_ln36_1 : 2
		select_ln36_4 : 3
		store_ln39 : 3
		store_ln39 : 4
	State 2
		add_ln33 : 1
		select_ln33 : 1
		select_ln33_1 : 2
		icmp_ln39 : 1
		and_ln33 : 2
		add_ln36 : 2
		or_ln36 : 2
		select_ln36 : 2
		select_ln36_1 : 2
		zext_ln48 : 3
		add_ln50_1 : 4
		add_ln39 : 3
		store_ln39 : 3
		store_ln39 : 3
		store_ln39 : 4
	State 3
		empty : 1
		empty_35 : 2
		mul_ln33 : 1
		select_ln33_2 : 3
		select_ln33_3 : 2
		p_mid1 : 1
		p_mid17 : 2
		select_ln36_2 : 4
		select_ln36_3 : 3
		sext_ln53_1_mid2_v : 4
		sext_ln36 : 5
		sext_ln39_mid2_v : 4
		sext_ln39_mid2_v_cast : 5
		add_ln50 : 1
		icmp_ln50 : 2
		or_ln50 : 5
		br_ln50 : 5
		tmp_s : 2
		zext_ln53 : 3
		add_ln53 : 6
		add_ln53_1 : 7
	State 4
		add_ln33_1 : 1
		add_ln53_2 : 2
		trunc_ln1 : 3
		sext_ln53 : 4
		fm_addr : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		mul_ln51 : 1
		add_ln51 : 2
		zext_ln36_1 : 3
		mul_ln36 : 4
	State 11
	State 12
		add_ln51_1 : 1
	State 13
		zext_ln51_3 : 1
		conv_in_buf_V_addr : 2
		storemerge5 : 1
		store_ln51 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |          add_ln33_2_fu_233         |    0    |    0    |    14   |
|          |          add_ln36_1_fu_251         |    0    |    0    |    12   |
|          |           add_ln33_fu_284          |    0    |    0    |    10   |
|          |           add_ln36_fu_321          |    0    |    0    |    14   |
|          |          add_ln50_1_fu_352         |    0    |    0    |    14   |
|          |           add_ln39_fu_358          |    0    |    0    |    14   |
|    add   |            empty_fu_382            |    0    |    0    |    12   |
|          |            p_mid1_fu_417           |    0    |    0    |    12   |
|          |           add_ln50_fu_469          |    0    |    0    |    12   |
|          |           add_ln53_fu_498          |    0    |    0    |    22   |
|          |          add_ln53_1_fu_504         |    0    |    0    |    23   |
|          |          add_ln33_1_fu_513         |    0    |    0    |    71   |
|          |          add_ln53_2_fu_521         |    0    |    0    |    71   |
|----------|------------------------------------|---------|---------|---------|
|          |          icmp_ln33_fu_227          |    0    |    0    |    12   |
|          |          icmp_ln36_fu_242          |    0    |    0    |    12   |
|   icmp   |          icmp_ln39_fu_309          |    0    |    0    |    10   |
|          |           empty_35_fu_387          |    0    |    0    |    11   |
|          |           p_mid17_fu_422           |    0    |    0    |    11   |
|          |          icmp_ln50_fu_474          |    0    |    0    |    12   |
|----------|------------------------------------|---------|---------|---------|
|          |        select_ln36_4_fu_257        |    0    |    0    |    12   |
|          |         select_ln33_fu_290         |    0    |    0    |    6    |
|          |        select_ln33_1_fu_297        |    0    |    0    |    2    |
|          |         select_ln36_fu_332         |    0    |    0    |    6    |
|  select  |        select_ln36_1_fu_340        |    0    |    0    |    6    |
|          |        select_ln33_2_fu_402        |    0    |    0    |    2    |
|          |        select_ln33_3_fu_408        |    0    |    0    |    11   |
|          |        select_ln36_2_fu_428        |    0    |    0    |    2    |
|          |        select_ln36_3_fu_435        |    0    |    0    |    11   |
|----------|------------------------------------|---------|---------|---------|
|    mul   |           mul_ln33_fu_396          |    0    |    0    |    24   |
|          |           mul_ln51_fu_550          |    0    |    0    |    33   |
|----------|------------------------------------|---------|---------|---------|
|    or    |           or_ln36_fu_327           |    0    |    0    |    2    |
|          |           or_ln50_fu_480           |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln33_fu_304          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|    and   |           and_ln33_fu_315          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
| addmuladd|             grp_fu_566             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |   select_ln24_3_read_read_fu_134   |    0    |    0    |    0    |
|          |      p_mid130_read_read_fu_140     |    0    |    0    |    0    |
|   read   | input_feature_map_read_read_fu_146 |    0    |    0    |    0    |
|          |     p_mid2258_read_read_fu_152     |    0    |    0    |    0    |
|          |      fm_addr_read_read_fu_165      |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|  readreq |         grp_readreq_fu_158         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |      select_ln24_3_cast_fu_195     |    0    |    0    |    0    |
|          |          zext_ln48_fu_348          |    0    |    0    |    0    |
|          |          zext_ln36_fu_379          |    0    |    0    |    0    |
|          |         zext_ln33_1_fu_393         |    0    |    0    |    0    |
|          |         zext_ln36_2_fu_414         |    0    |    0    |    0    |
|   zext   |          zext_ln53_fu_494          |    0    |    0    |    0    |
|          |         zext_ln33_2_fu_510         |    0    |    0    |    0    |
|          |          zext_ln51_fu_547          |    0    |    0    |    0    |
|          |         zext_ln51_1_fu_556         |    0    |    0    |    0    |
|          |         zext_ln51_2_fu_559         |    0    |    0    |    0    |
|          |         zext_ln51_3_fu_562         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |      sext_ln53_1_mid2_v_fu_442     |    0    |    0    |    0    |
|bitconcatenate|       sext_ln39_mid2_v_fu_454      |    0    |    0    |    0    |
|          |            tmp_s_fu_486            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          sext_ln36_fu_450          |    0    |    0    |    0    |
|          |    sext_ln39_mid2_v_cast_fu_462    |    0    |    0    |    0    |
|   sext   |          sext_ln50_fu_466          |    0    |    0    |    0    |
|          |         sext_ln53_1_fu_518         |    0    |    0    |    0    |
|          |          sext_ln53_fu_537          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|partselect|          trunc_ln1_fu_527          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    1    |    0    |   492   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln36_reg_666       |    6   |
|      add_ln50_1_reg_681      |    7   |
|      add_ln53_1_reg_695      |   23   |
|       and_ln33_reg_660       |    1   |
|           c_reg_599          |    2   |
|     fm_addr_read_reg_711     |   16   |
|        fm_addr_reg_700       |   16   |
|          i_3_reg_649         |    6   |
|           i_reg_584          |    6   |
|       icmp_ln33_reg_635      |    1   |
|       icmp_ln36_reg_639      |    1   |
|   indvar_flatten42_reg_606   |   13   |
|    indvar_flatten_reg_591    |   12   |
|input_feature_map_read_reg_618|   64   |
|           j_reg_577          |    6   |
|       mul_ln33_reg_686       |   23   |
|        or_ln50_reg_691       |    1   |
|     p_mid130_read_reg_613    |    1   |
|    p_mid2258_read_reg_623    |   11   |
|  select_ln24_3_cast_reg_630  |   12   |
|     select_ln33_1_reg_654    |    2   |
|     select_ln36_1_reg_676    |    6   |
|      select_ln36_reg_671     |    6   |
|      storemerge5_reg_183     |   16   |
|      zext_ln51_2_reg_706     |   13   |
+------------------------------+--------+
|             Total            |   271  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_566 |  p1  |   2  |   6  |   12   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   12   ||  1.588  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   492  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   271  |   501  |
+-----------+--------+--------+--------+--------+
