<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Processor_Titan.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_TestBench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ExecutionStage.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ExecutionStage.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ExecutionStage.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ExecutionStage.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ExecutionStage.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ExecutionStage.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ExecutionStage.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ExecutionStage.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ExecutionStage_TestBench02_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ExecutionStage_TestBench02_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ExecutionStage_TestBench_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ExecutionStage_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ExecutionStage_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ExecutionStage_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionDecoder_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionDecoder_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionDecoder_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="InstructionROM_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InstructionROM_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProgramCounter_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramCounter_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProgramCounter_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ProgramStatusRegister_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ProgramStatusRegister_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegFile.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile_TestBench2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile_TestBench2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegFile_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Shifter_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Shifter_TestBench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SignExtender_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SignExtender_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Titan_TestBench02_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Titan_TestBench02_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Titan_TestBench02_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Titan_TestBench02_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1413926768" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1413926768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413937012" xil_pn:in_ck="5244092593596216121" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1413937012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_TestBench.v"/>
      <outfile xil_pn:name="DataRAM.v"/>
      <outfile xil_pn:name="DataRAM_TestBench.v"/>
      <outfile xil_pn:name="ExecutionStage.v"/>
      <outfile xil_pn:name="ExecutionStage_TestBench.v"/>
      <outfile xil_pn:name="ExecutionStage_TestBench02.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="InstructionDecoder_TestBench.v"/>
      <outfile xil_pn:name="InstructionROM.v"/>
      <outfile xil_pn:name="InstructionROM_TestBench.v"/>
      <outfile xil_pn:name="LogicController.v"/>
      <outfile xil_pn:name="LogicController_TestBench.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="ProgramCounter_TestBench.v"/>
      <outfile xil_pn:name="ProgramStatusRegister.v"/>
      <outfile xil_pn:name="ProgramStatusRegister_TestBench.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFile_TestBench.v"/>
      <outfile xil_pn:name="RegFile_TestBench2.v"/>
      <outfile xil_pn:name="Shifter.v"/>
      <outfile xil_pn:name="Shifter_TestBench.v"/>
      <outfile xil_pn:name="SignExtender.v"/>
      <outfile xil_pn:name="SignExtender_TestBench.v"/>
      <outfile xil_pn:name="Titan.v"/>
      <outfile xil_pn:name="Titan_TestBench02.v"/>
      <outfile xil_pn:name="ZeroPad.v"/>
      <outfile xil_pn:name="ZeroPad_TestBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1413927582" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8359098199927359912" xil_pn:start_ts="1413927582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413927582" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5720557917732912662" xil_pn:start_ts="1413927582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413926768" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5936919530444907812" xil_pn:start_ts="1413926768">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1413937012" xil_pn:in_ck="5244092593596216121" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1413937012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_TestBench.v"/>
      <outfile xil_pn:name="DataRAM.v"/>
      <outfile xil_pn:name="DataRAM_TestBench.v"/>
      <outfile xil_pn:name="ExecutionStage.v"/>
      <outfile xil_pn:name="ExecutionStage_TestBench.v"/>
      <outfile xil_pn:name="ExecutionStage_TestBench02.v"/>
      <outfile xil_pn:name="InstructionDecoder.v"/>
      <outfile xil_pn:name="InstructionDecoder_TestBench.v"/>
      <outfile xil_pn:name="InstructionROM.v"/>
      <outfile xil_pn:name="InstructionROM_TestBench.v"/>
      <outfile xil_pn:name="LogicController.v"/>
      <outfile xil_pn:name="LogicController_TestBench.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="ProgramCounter.v"/>
      <outfile xil_pn:name="ProgramCounter_TestBench.v"/>
      <outfile xil_pn:name="ProgramStatusRegister.v"/>
      <outfile xil_pn:name="ProgramStatusRegister_TestBench.v"/>
      <outfile xil_pn:name="RegFile.v"/>
      <outfile xil_pn:name="RegFile_TestBench.v"/>
      <outfile xil_pn:name="RegFile_TestBench2.v"/>
      <outfile xil_pn:name="Shifter.v"/>
      <outfile xil_pn:name="Shifter_TestBench.v"/>
      <outfile xil_pn:name="SignExtender.v"/>
      <outfile xil_pn:name="SignExtender_TestBench.v"/>
      <outfile xil_pn:name="Titan.v"/>
      <outfile xil_pn:name="Titan_TestBench02.v"/>
      <outfile xil_pn:name="ZeroPad.v"/>
      <outfile xil_pn:name="ZeroPad_TestBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1413937019" xil_pn:in_ck="5244092593596216121" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1178438076972944239" xil_pn:start_ts="1413937012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Titan_TestBench02_beh.prj"/>
      <outfile xil_pn:name="Titan_TestBench02_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1413937020" xil_pn:in_ck="2236316419993491710" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8844461580440371954" xil_pn:start_ts="1413937019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Titan_TestBench02_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1413304315" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1413304315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
