#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000023cd4faf970 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v0000023cd5026060_0 .net "PC", 31 0, v0000023cd4fe9e50_0;  1 drivers
v0000023cd5024ee0_0 .var "clk", 0 0;
v0000023cd5025980_0 .net "clkout", 0 0, L_0000023cd50269e0;  1 drivers
v0000023cd5025a20_0 .net "cycles_consumed", 31 0, v0000023cd5026380_0;  1 drivers
v0000023cd5025020_0 .var "rst", 0 0;
S_0000023cd4fafc90 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_0000023cd4faf970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000023cd4fc4ac0 .param/l "RType" 0 4 2, C4<000000>;
P_0000023cd4fc4af8 .param/l "add" 0 4 5, C4<100000>;
P_0000023cd4fc4b30 .param/l "addi" 0 4 8, C4<001000>;
P_0000023cd4fc4b68 .param/l "addu" 0 4 5, C4<100001>;
P_0000023cd4fc4ba0 .param/l "and_" 0 4 5, C4<100100>;
P_0000023cd4fc4bd8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023cd4fc4c10 .param/l "beq" 0 4 10, C4<000100>;
P_0000023cd4fc4c48 .param/l "bne" 0 4 10, C4<000101>;
P_0000023cd4fc4c80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023cd4fc4cb8 .param/l "j" 0 4 12, C4<000010>;
P_0000023cd4fc4cf0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023cd4fc4d28 .param/l "jr" 0 4 6, C4<001000>;
P_0000023cd4fc4d60 .param/l "lw" 0 4 8, C4<100011>;
P_0000023cd4fc4d98 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023cd4fc4dd0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023cd4fc4e08 .param/l "ori" 0 4 8, C4<001101>;
P_0000023cd4fc4e40 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023cd4fc4e78 .param/l "sll" 0 4 6, C4<000000>;
P_0000023cd4fc4eb0 .param/l "slt" 0 4 5, C4<101010>;
P_0000023cd4fc4ee8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023cd4fc4f20 .param/l "srl" 0 4 6, C4<000010>;
P_0000023cd4fc4f58 .param/l "sub" 0 4 5, C4<100010>;
P_0000023cd4fc4f90 .param/l "subu" 0 4 5, C4<100011>;
P_0000023cd4fc4fc8 .param/l "sw" 0 4 8, C4<101011>;
P_0000023cd4fc5000 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023cd4fc5038 .param/l "xori" 0 4 8, C4<001110>;
L_0000023cd5027150 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd5026740 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd5026d60 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd5026900 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd5026f20 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd50273f0 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd50271c0 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd50266d0 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd50269e0 .functor OR 1, v0000023cd5024ee0_0, v0000023cd4fb8a60_0, C4<0>, C4<0>;
L_0000023cd5027000 .functor OR 1, L_0000023cd5071450, L_0000023cd506f790, C4<0>, C4<0>;
L_0000023cd5026970 .functor AND 1, L_0000023cd506fb50, L_0000023cd5070910, C4<1>, C4<1>;
L_0000023cd5026e40 .functor NOT 1, v0000023cd5025020_0, C4<0>, C4<0>, C4<0>;
L_0000023cd5026f90 .functor OR 1, L_0000023cd506fd30, L_0000023cd5070cd0, C4<0>, C4<0>;
L_0000023cd5026a50 .functor OR 1, L_0000023cd5026f90, L_0000023cd506fe70, C4<0>, C4<0>;
L_0000023cd5027380 .functor OR 1, L_0000023cd5071310, L_0000023cd5087340, C4<0>, C4<0>;
L_0000023cd5027230 .functor AND 1, L_0000023cd5070e10, L_0000023cd5027380, C4<1>, C4<1>;
L_0000023cd5026890 .functor OR 1, L_0000023cd5085f40, L_0000023cd5086940, C4<0>, C4<0>;
L_0000023cd5026ac0 .functor AND 1, L_0000023cd5085ae0, L_0000023cd5026890, C4<1>, C4<1>;
L_0000023cd50272a0 .functor NOT 1, L_0000023cd50269e0, C4<0>, C4<0>, C4<0>;
v0000023cd4fe9450_0 .net "ALUOp", 3 0, v0000023cd4fb8740_0;  1 drivers
v0000023cd4fea030_0 .net "ALUResult", 31 0, v0000023cd4fe9590_0;  1 drivers
v0000023cd4fe91d0_0 .net "ALUSrc", 0 0, v0000023cd4fb9f00_0;  1 drivers
v0000023cd5020b00_0 .net "ALUin2", 31 0, L_0000023cd50873e0;  1 drivers
v0000023cd5020a60_0 .net "MemReadEn", 0 0, v0000023cd4fb89c0_0;  1 drivers
v0000023cd5021d20_0 .net "MemWriteEn", 0 0, v0000023cd4fb9460_0;  1 drivers
v0000023cd50216e0_0 .net "MemtoReg", 0 0, v0000023cd4fb96e0_0;  1 drivers
v0000023cd50211e0_0 .net "PC", 31 0, v0000023cd4fe9e50_0;  alias, 1 drivers
v0000023cd5021fa0_0 .net "PCPlus1", 31 0, L_0000023cd5070050;  1 drivers
v0000023cd5020e20_0 .net "PCsrc", 0 0, v0000023cd4fe9950_0;  1 drivers
v0000023cd5021140_0 .net "RegDst", 0 0, v0000023cd4fb9fa0_0;  1 drivers
v0000023cd5020ba0_0 .net "RegWriteEn", 0 0, v0000023cd4fb9500_0;  1 drivers
v0000023cd50209c0_0 .net "WriteRegister", 4 0, L_0000023cd5070410;  1 drivers
v0000023cd5020c40_0 .net *"_ivl_0", 0 0, L_0000023cd5027150;  1 drivers
L_0000023cd50276e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023cd50224a0_0 .net/2u *"_ivl_10", 4 0, L_0000023cd50276e0;  1 drivers
L_0000023cd5027ad0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5021e60_0 .net *"_ivl_101", 15 0, L_0000023cd5027ad0;  1 drivers
v0000023cd5021f00_0 .net *"_ivl_102", 31 0, L_0000023cd506fa10;  1 drivers
L_0000023cd5027b18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5020880_0 .net *"_ivl_105", 25 0, L_0000023cd5027b18;  1 drivers
L_0000023cd5027b60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5021460_0 .net/2u *"_ivl_106", 31 0, L_0000023cd5027b60;  1 drivers
v0000023cd5021280_0 .net *"_ivl_108", 0 0, L_0000023cd506fb50;  1 drivers
L_0000023cd5027ba8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000023cd5021320_0 .net/2u *"_ivl_110", 5 0, L_0000023cd5027ba8;  1 drivers
v0000023cd5022540_0 .net *"_ivl_112", 0 0, L_0000023cd5070910;  1 drivers
v0000023cd5020f60_0 .net *"_ivl_115", 0 0, L_0000023cd5026970;  1 drivers
v0000023cd5020920_0 .net *"_ivl_116", 47 0, L_0000023cd5070690;  1 drivers
L_0000023cd5027bf0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5021000_0 .net *"_ivl_119", 15 0, L_0000023cd5027bf0;  1 drivers
L_0000023cd5027728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023cd50213c0_0 .net/2u *"_ivl_12", 5 0, L_0000023cd5027728;  1 drivers
v0000023cd5020ce0_0 .net *"_ivl_120", 47 0, L_0000023cd5070b90;  1 drivers
L_0000023cd5027c38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5020d80_0 .net *"_ivl_123", 15 0, L_0000023cd5027c38;  1 drivers
v0000023cd5022040_0 .net *"_ivl_125", 0 0, L_0000023cd5071090;  1 drivers
v0000023cd5020ec0_0 .net *"_ivl_126", 31 0, L_0000023cd506fab0;  1 drivers
v0000023cd5021500_0 .net *"_ivl_128", 47 0, L_0000023cd5070230;  1 drivers
v0000023cd50215a0_0 .net *"_ivl_130", 47 0, L_0000023cd5070c30;  1 drivers
v0000023cd50220e0_0 .net *"_ivl_132", 47 0, L_0000023cd5070870;  1 drivers
v0000023cd50210a0_0 .net *"_ivl_134", 47 0, L_0000023cd506fbf0;  1 drivers
v0000023cd5021640_0 .net *"_ivl_14", 0 0, L_0000023cd5025200;  1 drivers
v0000023cd5021780_0 .net *"_ivl_140", 0 0, L_0000023cd5026e40;  1 drivers
L_0000023cd5027cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5021820_0 .net/2u *"_ivl_142", 31 0, L_0000023cd5027cc8;  1 drivers
L_0000023cd5027da0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000023cd50207e0_0 .net/2u *"_ivl_146", 5 0, L_0000023cd5027da0;  1 drivers
v0000023cd5022220_0 .net *"_ivl_148", 0 0, L_0000023cd506fd30;  1 drivers
L_0000023cd5027de8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000023cd5021b40_0 .net/2u *"_ivl_150", 5 0, L_0000023cd5027de8;  1 drivers
v0000023cd50218c0_0 .net *"_ivl_152", 0 0, L_0000023cd5070cd0;  1 drivers
v0000023cd5020740_0 .net *"_ivl_155", 0 0, L_0000023cd5026f90;  1 drivers
L_0000023cd5027e30 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000023cd5021960_0 .net/2u *"_ivl_156", 5 0, L_0000023cd5027e30;  1 drivers
v0000023cd5021a00_0 .net *"_ivl_158", 0 0, L_0000023cd506fe70;  1 drivers
L_0000023cd5027770 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000023cd5021aa0_0 .net/2u *"_ivl_16", 4 0, L_0000023cd5027770;  1 drivers
v0000023cd5021be0_0 .net *"_ivl_161", 0 0, L_0000023cd5026a50;  1 drivers
L_0000023cd5027e78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd50222c0_0 .net/2u *"_ivl_162", 15 0, L_0000023cd5027e78;  1 drivers
v0000023cd5021c80_0 .net *"_ivl_164", 31 0, L_0000023cd5070370;  1 drivers
v0000023cd5021dc0_0 .net *"_ivl_167", 0 0, L_0000023cd5070730;  1 drivers
v0000023cd5022180_0 .net *"_ivl_168", 15 0, L_0000023cd50709b0;  1 drivers
v0000023cd5022360_0 .net *"_ivl_170", 31 0, L_0000023cd5070eb0;  1 drivers
v0000023cd5022400_0 .net *"_ivl_174", 31 0, L_0000023cd5070a50;  1 drivers
L_0000023cd5027ec0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd50206a0_0 .net *"_ivl_177", 25 0, L_0000023cd5027ec0;  1 drivers
L_0000023cd5027f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5022930_0 .net/2u *"_ivl_178", 31 0, L_0000023cd5027f08;  1 drivers
v0000023cd50238d0_0 .net *"_ivl_180", 0 0, L_0000023cd5070e10;  1 drivers
L_0000023cd5027f50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5023330_0 .net/2u *"_ivl_182", 5 0, L_0000023cd5027f50;  1 drivers
v0000023cd5022e30_0 .net *"_ivl_184", 0 0, L_0000023cd5071310;  1 drivers
L_0000023cd5027f98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023cd5023f10_0 .net/2u *"_ivl_186", 5 0, L_0000023cd5027f98;  1 drivers
v0000023cd50231f0_0 .net *"_ivl_188", 0 0, L_0000023cd5087340;  1 drivers
v0000023cd5023970_0 .net *"_ivl_19", 4 0, L_0000023cd50252a0;  1 drivers
v0000023cd5022b10_0 .net *"_ivl_191", 0 0, L_0000023cd5027380;  1 drivers
v0000023cd5022ed0_0 .net *"_ivl_193", 0 0, L_0000023cd5027230;  1 drivers
L_0000023cd5027fe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023cd5023150_0 .net/2u *"_ivl_194", 5 0, L_0000023cd5027fe0;  1 drivers
v0000023cd5023830_0 .net *"_ivl_196", 0 0, L_0000023cd50870c0;  1 drivers
L_0000023cd5028028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023cd5023510_0 .net/2u *"_ivl_198", 31 0, L_0000023cd5028028;  1 drivers
L_0000023cd5027698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023cd50242d0_0 .net/2u *"_ivl_2", 5 0, L_0000023cd5027698;  1 drivers
v0000023cd5024550_0 .net *"_ivl_20", 4 0, L_0000023cd50257a0;  1 drivers
v0000023cd5023a10_0 .net *"_ivl_200", 31 0, L_0000023cd5087520;  1 drivers
v0000023cd5022750_0 .net *"_ivl_204", 31 0, L_0000023cd5087200;  1 drivers
L_0000023cd5028070 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5022890_0 .net *"_ivl_207", 25 0, L_0000023cd5028070;  1 drivers
L_0000023cd50280b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5023470_0 .net/2u *"_ivl_208", 31 0, L_0000023cd50280b8;  1 drivers
v0000023cd5023290_0 .net *"_ivl_210", 0 0, L_0000023cd5085ae0;  1 drivers
L_0000023cd5028100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023cd50233d0_0 .net/2u *"_ivl_212", 5 0, L_0000023cd5028100;  1 drivers
v0000023cd50244b0_0 .net *"_ivl_214", 0 0, L_0000023cd5085f40;  1 drivers
L_0000023cd5028148 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023cd5022f70_0 .net/2u *"_ivl_216", 5 0, L_0000023cd5028148;  1 drivers
v0000023cd50235b0_0 .net *"_ivl_218", 0 0, L_0000023cd5086940;  1 drivers
v0000023cd5023010_0 .net *"_ivl_221", 0 0, L_0000023cd5026890;  1 drivers
v0000023cd5022d90_0 .net *"_ivl_223", 0 0, L_0000023cd5026ac0;  1 drivers
L_0000023cd5028190 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023cd5022bb0_0 .net/2u *"_ivl_224", 5 0, L_0000023cd5028190;  1 drivers
v0000023cd50236f0_0 .net *"_ivl_226", 0 0, L_0000023cd5086e40;  1 drivers
v0000023cd5023650_0 .net *"_ivl_228", 31 0, L_0000023cd5087480;  1 drivers
v0000023cd50226b0_0 .net *"_ivl_24", 0 0, L_0000023cd5026d60;  1 drivers
L_0000023cd50277b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023cd50230b0_0 .net/2u *"_ivl_26", 4 0, L_0000023cd50277b8;  1 drivers
v0000023cd5023790_0 .net *"_ivl_29", 4 0, L_0000023cd50253e0;  1 drivers
v0000023cd50229d0_0 .net *"_ivl_32", 0 0, L_0000023cd5026900;  1 drivers
L_0000023cd5027800 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000023cd5023e70_0 .net/2u *"_ivl_34", 4 0, L_0000023cd5027800;  1 drivers
v0000023cd5022a70_0 .net *"_ivl_37", 4 0, L_0000023cd5025520;  1 drivers
v0000023cd5023ab0_0 .net *"_ivl_40", 0 0, L_0000023cd5026f20;  1 drivers
L_0000023cd5027848 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd50227f0_0 .net/2u *"_ivl_42", 15 0, L_0000023cd5027848;  1 drivers
v0000023cd5023b50_0 .net *"_ivl_45", 15 0, L_0000023cd50704b0;  1 drivers
v0000023cd5023bf0_0 .net *"_ivl_48", 0 0, L_0000023cd50273f0;  1 drivers
v0000023cd5023c90_0 .net *"_ivl_5", 5 0, L_0000023cd50250c0;  1 drivers
L_0000023cd5027890 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5022c50_0 .net/2u *"_ivl_50", 36 0, L_0000023cd5027890;  1 drivers
L_0000023cd50278d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5024050_0 .net/2u *"_ivl_52", 31 0, L_0000023cd50278d8;  1 drivers
v0000023cd5023d30_0 .net *"_ivl_55", 4 0, L_0000023cd50700f0;  1 drivers
v0000023cd5023dd0_0 .net *"_ivl_56", 36 0, L_0000023cd506ff10;  1 drivers
v0000023cd5022cf0_0 .net *"_ivl_58", 36 0, L_0000023cd5070f50;  1 drivers
v0000023cd5023fb0_0 .net *"_ivl_62", 0 0, L_0000023cd50271c0;  1 drivers
L_0000023cd5027920 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000023cd50240f0_0 .net/2u *"_ivl_64", 5 0, L_0000023cd5027920;  1 drivers
v0000023cd5024190_0 .net *"_ivl_67", 5 0, L_0000023cd506f6f0;  1 drivers
v0000023cd5024230_0 .net *"_ivl_70", 0 0, L_0000023cd50266d0;  1 drivers
L_0000023cd5027968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5024370_0 .net/2u *"_ivl_72", 57 0, L_0000023cd5027968;  1 drivers
L_0000023cd50279b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd5024410_0 .net/2u *"_ivl_74", 31 0, L_0000023cd50279b0;  1 drivers
v0000023cd50262e0_0 .net *"_ivl_77", 25 0, L_0000023cd50711d0;  1 drivers
v0000023cd5025de0_0 .net *"_ivl_78", 57 0, L_0000023cd5070ff0;  1 drivers
v0000023cd5025e80_0 .net *"_ivl_8", 0 0, L_0000023cd5026740;  1 drivers
v0000023cd5025ca0_0 .net *"_ivl_80", 57 0, L_0000023cd50705f0;  1 drivers
L_0000023cd50279f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023cd5025d40_0 .net/2u *"_ivl_84", 31 0, L_0000023cd50279f8;  1 drivers
L_0000023cd5027a40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000023cd5024a80_0 .net/2u *"_ivl_88", 5 0, L_0000023cd5027a40;  1 drivers
v0000023cd5026240_0 .net *"_ivl_90", 0 0, L_0000023cd5071450;  1 drivers
L_0000023cd5027a88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000023cd5025660_0 .net/2u *"_ivl_92", 5 0, L_0000023cd5027a88;  1 drivers
v0000023cd50246c0_0 .net *"_ivl_94", 0 0, L_0000023cd506f790;  1 drivers
v0000023cd5024b20_0 .net *"_ivl_97", 0 0, L_0000023cd5027000;  1 drivers
v0000023cd5025840_0 .net *"_ivl_98", 47 0, L_0000023cd506f830;  1 drivers
v0000023cd50261a0_0 .net "adderResult", 31 0, L_0000023cd50713b0;  1 drivers
v0000023cd5026100_0 .net "address", 31 0, L_0000023cd5071130;  1 drivers
v0000023cd5024c60_0 .net "clk", 0 0, L_0000023cd50269e0;  alias, 1 drivers
v0000023cd5026380_0 .var "cycles_consumed", 31 0;
v0000023cd5024bc0_0 .net "extImm", 31 0, L_0000023cd50707d0;  1 drivers
v0000023cd5025340_0 .net "funct", 5 0, L_0000023cd506f970;  1 drivers
v0000023cd5024800_0 .net "hlt", 0 0, v0000023cd4fb8a60_0;  1 drivers
v0000023cd50249e0_0 .net "imm", 15 0, L_0000023cd506f8d0;  1 drivers
v0000023cd50248a0_0 .net "immediate", 31 0, L_0000023cd50875c0;  1 drivers
v0000023cd5026420_0 .net "input_clk", 0 0, v0000023cd5024ee0_0;  1 drivers
v0000023cd5025c00_0 .net "instruction", 31 0, L_0000023cd50702d0;  1 drivers
v0000023cd5025480_0 .net "memoryReadData", 31 0, v0000023cd4fe89b0_0;  1 drivers
v0000023cd50264c0_0 .net "nextPC", 31 0, L_0000023cd50714f0;  1 drivers
v0000023cd5024d00_0 .net "opcode", 5 0, L_0000023cd5024760;  1 drivers
v0000023cd5025160_0 .net "rd", 4 0, L_0000023cd5025ac0;  1 drivers
v0000023cd5024f80_0 .net "readData1", 31 0, L_0000023cd50267b0;  1 drivers
v0000023cd5024da0_0 .net "readData1_w", 31 0, L_0000023cd5086760;  1 drivers
v0000023cd5025700_0 .net "readData2", 31 0, L_0000023cd5026cf0;  1 drivers
v0000023cd5025f20_0 .net "rs", 4 0, L_0000023cd5025b60;  1 drivers
v0000023cd50258e0_0 .net "rst", 0 0, v0000023cd5025020_0;  1 drivers
v0000023cd5025fc0_0 .net "rt", 4 0, L_0000023cd506ffb0;  1 drivers
v0000023cd5026560_0 .net "shamt", 31 0, L_0000023cd5070d70;  1 drivers
v0000023cd5024940_0 .net "wire_instruction", 31 0, L_0000023cd5026820;  1 drivers
v0000023cd50255c0_0 .net "writeData", 31 0, L_0000023cd5085fe0;  1 drivers
v0000023cd5024e40_0 .net "zero", 0 0, L_0000023cd5085900;  1 drivers
L_0000023cd50250c0 .part L_0000023cd50702d0, 26, 6;
L_0000023cd5024760 .functor MUXZ 6, L_0000023cd50250c0, L_0000023cd5027698, L_0000023cd5027150, C4<>;
L_0000023cd5025200 .cmp/eq 6, L_0000023cd5024760, L_0000023cd5027728;
L_0000023cd50252a0 .part L_0000023cd50702d0, 11, 5;
L_0000023cd50257a0 .functor MUXZ 5, L_0000023cd50252a0, L_0000023cd5027770, L_0000023cd5025200, C4<>;
L_0000023cd5025ac0 .functor MUXZ 5, L_0000023cd50257a0, L_0000023cd50276e0, L_0000023cd5026740, C4<>;
L_0000023cd50253e0 .part L_0000023cd50702d0, 21, 5;
L_0000023cd5025b60 .functor MUXZ 5, L_0000023cd50253e0, L_0000023cd50277b8, L_0000023cd5026d60, C4<>;
L_0000023cd5025520 .part L_0000023cd50702d0, 16, 5;
L_0000023cd506ffb0 .functor MUXZ 5, L_0000023cd5025520, L_0000023cd5027800, L_0000023cd5026900, C4<>;
L_0000023cd50704b0 .part L_0000023cd50702d0, 0, 16;
L_0000023cd506f8d0 .functor MUXZ 16, L_0000023cd50704b0, L_0000023cd5027848, L_0000023cd5026f20, C4<>;
L_0000023cd50700f0 .part L_0000023cd50702d0, 6, 5;
L_0000023cd506ff10 .concat [ 5 32 0 0], L_0000023cd50700f0, L_0000023cd50278d8;
L_0000023cd5070f50 .functor MUXZ 37, L_0000023cd506ff10, L_0000023cd5027890, L_0000023cd50273f0, C4<>;
L_0000023cd5070d70 .part L_0000023cd5070f50, 0, 32;
L_0000023cd506f6f0 .part L_0000023cd50702d0, 0, 6;
L_0000023cd506f970 .functor MUXZ 6, L_0000023cd506f6f0, L_0000023cd5027920, L_0000023cd50271c0, C4<>;
L_0000023cd50711d0 .part L_0000023cd50702d0, 0, 26;
L_0000023cd5070ff0 .concat [ 26 32 0 0], L_0000023cd50711d0, L_0000023cd50279b0;
L_0000023cd50705f0 .functor MUXZ 58, L_0000023cd5070ff0, L_0000023cd5027968, L_0000023cd50266d0, C4<>;
L_0000023cd5071130 .part L_0000023cd50705f0, 0, 32;
L_0000023cd5070050 .arith/sum 32, v0000023cd4fe9e50_0, L_0000023cd50279f8;
L_0000023cd5071450 .cmp/eq 6, L_0000023cd5024760, L_0000023cd5027a40;
L_0000023cd506f790 .cmp/eq 6, L_0000023cd5024760, L_0000023cd5027a88;
L_0000023cd506f830 .concat [ 32 16 0 0], L_0000023cd5071130, L_0000023cd5027ad0;
L_0000023cd506fa10 .concat [ 6 26 0 0], L_0000023cd5024760, L_0000023cd5027b18;
L_0000023cd506fb50 .cmp/eq 32, L_0000023cd506fa10, L_0000023cd5027b60;
L_0000023cd5070910 .cmp/eq 6, L_0000023cd506f970, L_0000023cd5027ba8;
L_0000023cd5070690 .concat [ 32 16 0 0], L_0000023cd50267b0, L_0000023cd5027bf0;
L_0000023cd5070b90 .concat [ 32 16 0 0], v0000023cd4fe9e50_0, L_0000023cd5027c38;
L_0000023cd5071090 .part L_0000023cd506f8d0, 15, 1;
LS_0000023cd506fab0_0_0 .concat [ 1 1 1 1], L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090;
LS_0000023cd506fab0_0_4 .concat [ 1 1 1 1], L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090;
LS_0000023cd506fab0_0_8 .concat [ 1 1 1 1], L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090;
LS_0000023cd506fab0_0_12 .concat [ 1 1 1 1], L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090;
LS_0000023cd506fab0_0_16 .concat [ 1 1 1 1], L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090;
LS_0000023cd506fab0_0_20 .concat [ 1 1 1 1], L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090;
LS_0000023cd506fab0_0_24 .concat [ 1 1 1 1], L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090;
LS_0000023cd506fab0_0_28 .concat [ 1 1 1 1], L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090, L_0000023cd5071090;
LS_0000023cd506fab0_1_0 .concat [ 4 4 4 4], LS_0000023cd506fab0_0_0, LS_0000023cd506fab0_0_4, LS_0000023cd506fab0_0_8, LS_0000023cd506fab0_0_12;
LS_0000023cd506fab0_1_4 .concat [ 4 4 4 4], LS_0000023cd506fab0_0_16, LS_0000023cd506fab0_0_20, LS_0000023cd506fab0_0_24, LS_0000023cd506fab0_0_28;
L_0000023cd506fab0 .concat [ 16 16 0 0], LS_0000023cd506fab0_1_0, LS_0000023cd506fab0_1_4;
L_0000023cd5070230 .concat [ 16 32 0 0], L_0000023cd506f8d0, L_0000023cd506fab0;
L_0000023cd5070c30 .arith/sum 48, L_0000023cd5070b90, L_0000023cd5070230;
L_0000023cd5070870 .functor MUXZ 48, L_0000023cd5070c30, L_0000023cd5070690, L_0000023cd5026970, C4<>;
L_0000023cd506fbf0 .functor MUXZ 48, L_0000023cd5070870, L_0000023cd506f830, L_0000023cd5027000, C4<>;
L_0000023cd50713b0 .part L_0000023cd506fbf0, 0, 32;
L_0000023cd50714f0 .functor MUXZ 32, L_0000023cd5070050, L_0000023cd50713b0, v0000023cd4fe9950_0, C4<>;
L_0000023cd50702d0 .functor MUXZ 32, L_0000023cd5026820, L_0000023cd5027cc8, L_0000023cd5026e40, C4<>;
L_0000023cd506fd30 .cmp/eq 6, L_0000023cd5024760, L_0000023cd5027da0;
L_0000023cd5070cd0 .cmp/eq 6, L_0000023cd5024760, L_0000023cd5027de8;
L_0000023cd506fe70 .cmp/eq 6, L_0000023cd5024760, L_0000023cd5027e30;
L_0000023cd5070370 .concat [ 16 16 0 0], L_0000023cd506f8d0, L_0000023cd5027e78;
L_0000023cd5070730 .part L_0000023cd506f8d0, 15, 1;
LS_0000023cd50709b0_0_0 .concat [ 1 1 1 1], L_0000023cd5070730, L_0000023cd5070730, L_0000023cd5070730, L_0000023cd5070730;
LS_0000023cd50709b0_0_4 .concat [ 1 1 1 1], L_0000023cd5070730, L_0000023cd5070730, L_0000023cd5070730, L_0000023cd5070730;
LS_0000023cd50709b0_0_8 .concat [ 1 1 1 1], L_0000023cd5070730, L_0000023cd5070730, L_0000023cd5070730, L_0000023cd5070730;
LS_0000023cd50709b0_0_12 .concat [ 1 1 1 1], L_0000023cd5070730, L_0000023cd5070730, L_0000023cd5070730, L_0000023cd5070730;
L_0000023cd50709b0 .concat [ 4 4 4 4], LS_0000023cd50709b0_0_0, LS_0000023cd50709b0_0_4, LS_0000023cd50709b0_0_8, LS_0000023cd50709b0_0_12;
L_0000023cd5070eb0 .concat [ 16 16 0 0], L_0000023cd506f8d0, L_0000023cd50709b0;
L_0000023cd50707d0 .functor MUXZ 32, L_0000023cd5070eb0, L_0000023cd5070370, L_0000023cd5026a50, C4<>;
L_0000023cd5070a50 .concat [ 6 26 0 0], L_0000023cd5024760, L_0000023cd5027ec0;
L_0000023cd5070e10 .cmp/eq 32, L_0000023cd5070a50, L_0000023cd5027f08;
L_0000023cd5071310 .cmp/eq 6, L_0000023cd506f970, L_0000023cd5027f50;
L_0000023cd5087340 .cmp/eq 6, L_0000023cd506f970, L_0000023cd5027f98;
L_0000023cd50870c0 .cmp/eq 6, L_0000023cd5024760, L_0000023cd5027fe0;
L_0000023cd5087520 .functor MUXZ 32, L_0000023cd50707d0, L_0000023cd5028028, L_0000023cd50870c0, C4<>;
L_0000023cd50875c0 .functor MUXZ 32, L_0000023cd5087520, L_0000023cd5070d70, L_0000023cd5027230, C4<>;
L_0000023cd5087200 .concat [ 6 26 0 0], L_0000023cd5024760, L_0000023cd5028070;
L_0000023cd5085ae0 .cmp/eq 32, L_0000023cd5087200, L_0000023cd50280b8;
L_0000023cd5085f40 .cmp/eq 6, L_0000023cd506f970, L_0000023cd5028100;
L_0000023cd5086940 .cmp/eq 6, L_0000023cd506f970, L_0000023cd5028148;
L_0000023cd5086e40 .cmp/eq 6, L_0000023cd5024760, L_0000023cd5028190;
L_0000023cd5087480 .functor MUXZ 32, L_0000023cd50267b0, v0000023cd4fe9e50_0, L_0000023cd5086e40, C4<>;
L_0000023cd5086760 .functor MUXZ 32, L_0000023cd5087480, L_0000023cd5026cf0, L_0000023cd5026ac0, C4<>;
S_0000023cd4fafe20 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023cd4fa4830 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023cd5027070 .functor NOT 1, v0000023cd4fb9f00_0, C4<0>, C4<0>, C4<0>;
v0000023cd4fb93c0_0 .net *"_ivl_0", 0 0, L_0000023cd5027070;  1 drivers
v0000023cd4fb8f60_0 .net "in1", 31 0, L_0000023cd5026cf0;  alias, 1 drivers
v0000023cd4fb8920_0 .net "in2", 31 0, L_0000023cd50875c0;  alias, 1 drivers
v0000023cd4fb9000_0 .net "out", 31 0, L_0000023cd50873e0;  alias, 1 drivers
v0000023cd4fb8ec0_0 .net "s", 0 0, v0000023cd4fb9f00_0;  alias, 1 drivers
L_0000023cd50873e0 .functor MUXZ 32, L_0000023cd50875c0, L_0000023cd5026cf0, L_0000023cd5027070, C4<>;
S_0000023cd4f575c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000023cd4fe7d60 .param/l "RType" 0 4 2, C4<000000>;
P_0000023cd4fe7d98 .param/l "add" 0 4 5, C4<100000>;
P_0000023cd4fe7dd0 .param/l "addi" 0 4 8, C4<001000>;
P_0000023cd4fe7e08 .param/l "addu" 0 4 5, C4<100001>;
P_0000023cd4fe7e40 .param/l "and_" 0 4 5, C4<100100>;
P_0000023cd4fe7e78 .param/l "andi" 0 4 8, C4<001100>;
P_0000023cd4fe7eb0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023cd4fe7ee8 .param/l "bne" 0 4 10, C4<000101>;
P_0000023cd4fe7f20 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023cd4fe7f58 .param/l "j" 0 4 12, C4<000010>;
P_0000023cd4fe7f90 .param/l "jal" 0 4 12, C4<000011>;
P_0000023cd4fe7fc8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023cd4fe8000 .param/l "lw" 0 4 8, C4<100011>;
P_0000023cd4fe8038 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023cd4fe8070 .param/l "or_" 0 4 5, C4<100101>;
P_0000023cd4fe80a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023cd4fe80e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023cd4fe8118 .param/l "sll" 0 4 6, C4<000000>;
P_0000023cd4fe8150 .param/l "slt" 0 4 5, C4<101010>;
P_0000023cd4fe8188 .param/l "slti" 0 4 8, C4<101010>;
P_0000023cd4fe81c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023cd4fe81f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000023cd4fe8230 .param/l "subu" 0 4 5, C4<100011>;
P_0000023cd4fe8268 .param/l "sw" 0 4 8, C4<101011>;
P_0000023cd4fe82a0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023cd4fe82d8 .param/l "xori" 0 4 8, C4<001110>;
v0000023cd4fb8740_0 .var "ALUOp", 3 0;
v0000023cd4fb9f00_0 .var "ALUSrc", 0 0;
v0000023cd4fb89c0_0 .var "MemReadEn", 0 0;
v0000023cd4fb9460_0 .var "MemWriteEn", 0 0;
v0000023cd4fb96e0_0 .var "MemtoReg", 0 0;
v0000023cd4fb9fa0_0 .var "RegDst", 0 0;
v0000023cd4fb9500_0 .var "RegWriteEn", 0 0;
v0000023cd4fb9780_0 .net "funct", 5 0, L_0000023cd506f970;  alias, 1 drivers
v0000023cd4fb8a60_0 .var "hlt", 0 0;
v0000023cd4fba180_0 .net "opcode", 5 0, L_0000023cd5024760;  alias, 1 drivers
v0000023cd4fb91e0_0 .net "rst", 0 0, v0000023cd5025020_0;  alias, 1 drivers
E_0000023cd4fa4fb0 .event anyedge, v0000023cd4fb91e0_0, v0000023cd4fba180_0, v0000023cd4fb9780_0;
S_0000023cd4f57750 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000023cd4fa4c30 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000023cd5026820 .functor BUFZ 32, L_0000023cd5071270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023cd4fb9820_0 .net "Data_Out", 31 0, L_0000023cd5026820;  alias, 1 drivers
v0000023cd4fb98c0 .array "InstMem", 2047 0, 31 0;
v0000023cd4fba400_0 .net *"_ivl_0", 31 0, L_0000023cd5071270;  1 drivers
v0000023cd4fb9aa0_0 .net *"_ivl_3", 10 0, L_0000023cd506fc90;  1 drivers
v0000023cd4fb8b00_0 .net *"_ivl_4", 12 0, L_0000023cd5070190;  1 drivers
L_0000023cd5027c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cd4fb8c40_0 .net *"_ivl_7", 1 0, L_0000023cd5027c80;  1 drivers
v0000023cd4fba4a0_0 .net "addr", 31 0, v0000023cd4fe9e50_0;  alias, 1 drivers
v0000023cd4fb8880_0 .var/i "i", 31 0;
L_0000023cd5071270 .array/port v0000023cd4fb98c0, L_0000023cd5070190;
L_0000023cd506fc90 .part v0000023cd4fe9e50_0, 0, 11;
L_0000023cd5070190 .concat [ 11 2 0 0], L_0000023cd506fc90, L_0000023cd5027c80;
S_0000023cd4f029c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000023cd50267b0 .functor BUFZ 32, L_0000023cd5071590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023cd5026cf0 .functor BUFZ 32, L_0000023cd5070550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000023cd4fb8ba0_0 .net *"_ivl_0", 31 0, L_0000023cd5071590;  1 drivers
v0000023cd4fb8ce0_0 .net *"_ivl_10", 6 0, L_0000023cd506fdd0;  1 drivers
L_0000023cd5027d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cd4f96a50_0 .net *"_ivl_13", 1 0, L_0000023cd5027d58;  1 drivers
v0000023cd4f95510_0 .net *"_ivl_2", 6 0, L_0000023cd5070af0;  1 drivers
L_0000023cd5027d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023cd4fe8410_0 .net *"_ivl_5", 1 0, L_0000023cd5027d10;  1 drivers
v0000023cd4fe9d10_0 .net *"_ivl_8", 31 0, L_0000023cd5070550;  1 drivers
v0000023cd4fe96d0_0 .net "clk", 0 0, L_0000023cd50269e0;  alias, 1 drivers
v0000023cd4fe9db0_0 .var/i "i", 31 0;
v0000023cd4fe84b0_0 .net "readData1", 31 0, L_0000023cd50267b0;  alias, 1 drivers
v0000023cd4fea170_0 .net "readData2", 31 0, L_0000023cd5026cf0;  alias, 1 drivers
v0000023cd4fe8370_0 .net "readRegister1", 4 0, L_0000023cd5025b60;  alias, 1 drivers
v0000023cd4fe8550_0 .net "readRegister2", 4 0, L_0000023cd506ffb0;  alias, 1 drivers
v0000023cd4fe8cd0 .array "registers", 31 0, 31 0;
v0000023cd4fe8a50_0 .net "rst", 0 0, v0000023cd5025020_0;  alias, 1 drivers
v0000023cd4fe8ff0_0 .net "we", 0 0, v0000023cd4fb9500_0;  alias, 1 drivers
v0000023cd4fe9770_0 .net "writeData", 31 0, L_0000023cd5085fe0;  alias, 1 drivers
v0000023cd4fe9310_0 .net "writeRegister", 4 0, L_0000023cd5070410;  alias, 1 drivers
E_0000023cd4fa5330/0 .event negedge, v0000023cd4fb91e0_0;
E_0000023cd4fa5330/1 .event posedge, v0000023cd4fe96d0_0;
E_0000023cd4fa5330 .event/or E_0000023cd4fa5330/0, E_0000023cd4fa5330/1;
L_0000023cd5071590 .array/port v0000023cd4fe8cd0, L_0000023cd5070af0;
L_0000023cd5070af0 .concat [ 5 2 0 0], L_0000023cd5025b60, L_0000023cd5027d10;
L_0000023cd5070550 .array/port v0000023cd4fe8cd0, L_0000023cd506fdd0;
L_0000023cd506fdd0 .concat [ 5 2 0 0], L_0000023cd506ffb0, L_0000023cd5027d58;
S_0000023cd4f02b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000023cd4f029c0;
 .timescale 0 0;
v0000023cd4fba540_0 .var/i "i", 31 0;
S_0000023cd4f55c70 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000023cd4fa5970 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000023cd5026eb0 .functor NOT 1, v0000023cd4fb9fa0_0, C4<0>, C4<0>, C4<0>;
v0000023cd4fe85f0_0 .net *"_ivl_0", 0 0, L_0000023cd5026eb0;  1 drivers
v0000023cd4fe9270_0 .net "in1", 4 0, L_0000023cd506ffb0;  alias, 1 drivers
v0000023cd4fe8b90_0 .net "in2", 4 0, L_0000023cd5025ac0;  alias, 1 drivers
v0000023cd4fea0d0_0 .net "out", 4 0, L_0000023cd5070410;  alias, 1 drivers
v0000023cd4fe99f0_0 .net "s", 0 0, v0000023cd4fb9fa0_0;  alias, 1 drivers
L_0000023cd5070410 .functor MUXZ 5, L_0000023cd5025ac0, L_0000023cd506ffb0, L_0000023cd5026eb0, C4<>;
S_0000023cd4f55e00 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000023cd4fa63f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000023cd5026dd0 .functor NOT 1, v0000023cd4fb96e0_0, C4<0>, C4<0>, C4<0>;
v0000023cd4fe9ef0_0 .net *"_ivl_0", 0 0, L_0000023cd5026dd0;  1 drivers
v0000023cd4fe87d0_0 .net "in1", 31 0, v0000023cd4fe9590_0;  alias, 1 drivers
v0000023cd4fe8eb0_0 .net "in2", 31 0, v0000023cd4fe89b0_0;  alias, 1 drivers
v0000023cd4fe98b0_0 .net "out", 31 0, L_0000023cd5085fe0;  alias, 1 drivers
v0000023cd4fe9630_0 .net "s", 0 0, v0000023cd4fb96e0_0;  alias, 1 drivers
L_0000023cd5085fe0 .functor MUXZ 32, v0000023cd4fe89b0_0, v0000023cd4fe9590_0, L_0000023cd5026dd0, C4<>;
S_0000023cd4f3f020 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000023cd4f3f1b0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000023cd4f3f1e8 .param/l "AND" 0 9 12, C4<0010>;
P_0000023cd4f3f220 .param/l "NOR" 0 9 12, C4<0101>;
P_0000023cd4f3f258 .param/l "OR" 0 9 12, C4<0011>;
P_0000023cd4f3f290 .param/l "SGT" 0 9 12, C4<0111>;
P_0000023cd4f3f2c8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000023cd4f3f300 .param/l "SLT" 0 9 12, C4<0110>;
P_0000023cd4f3f338 .param/l "SRL" 0 9 12, C4<1001>;
P_0000023cd4f3f370 .param/l "SUB" 0 9 12, C4<0001>;
P_0000023cd4f3f3a8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000023cd4f3f3e0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000023cd4f3f418 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000023cd50281d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023cd4fe8c30_0 .net/2u *"_ivl_0", 31 0, L_0000023cd50281d8;  1 drivers
v0000023cd4fe8690_0 .net "opSel", 3 0, v0000023cd4fb8740_0;  alias, 1 drivers
v0000023cd4fe94f0_0 .net "operand1", 31 0, L_0000023cd5086760;  alias, 1 drivers
v0000023cd4fe8af0_0 .net "operand2", 31 0, L_0000023cd50873e0;  alias, 1 drivers
v0000023cd4fe9590_0 .var "result", 31 0;
v0000023cd4fe9810_0 .net "zero", 0 0, L_0000023cd5085900;  alias, 1 drivers
E_0000023cd4fa66b0 .event anyedge, v0000023cd4fb8740_0, v0000023cd4fe94f0_0, v0000023cd4fb9000_0;
L_0000023cd5085900 .cmp/eq 32, v0000023cd4fe9590_0, L_0000023cd50281d8;
S_0000023cd4f85aa0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000023cd5020090 .param/l "RType" 0 4 2, C4<000000>;
P_0000023cd50200c8 .param/l "add" 0 4 5, C4<100000>;
P_0000023cd5020100 .param/l "addi" 0 4 8, C4<001000>;
P_0000023cd5020138 .param/l "addu" 0 4 5, C4<100001>;
P_0000023cd5020170 .param/l "and_" 0 4 5, C4<100100>;
P_0000023cd50201a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000023cd50201e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000023cd5020218 .param/l "bne" 0 4 10, C4<000101>;
P_0000023cd5020250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000023cd5020288 .param/l "j" 0 4 12, C4<000010>;
P_0000023cd50202c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000023cd50202f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000023cd5020330 .param/l "lw" 0 4 8, C4<100011>;
P_0000023cd5020368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000023cd50203a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000023cd50203d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000023cd5020410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000023cd5020448 .param/l "sll" 0 4 6, C4<000000>;
P_0000023cd5020480 .param/l "slt" 0 4 5, C4<101010>;
P_0000023cd50204b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000023cd50204f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000023cd5020528 .param/l "sub" 0 4 5, C4<100010>;
P_0000023cd5020560 .param/l "subu" 0 4 5, C4<100011>;
P_0000023cd5020598 .param/l "sw" 0 4 8, C4<101011>;
P_0000023cd50205d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000023cd5020608 .param/l "xori" 0 4 8, C4<001110>;
v0000023cd4fe9950_0 .var "PCsrc", 0 0;
v0000023cd4fe8730_0 .net "funct", 5 0, L_0000023cd506f970;  alias, 1 drivers
v0000023cd4fe9a90_0 .net "opcode", 5 0, L_0000023cd5024760;  alias, 1 drivers
v0000023cd4fe9b30_0 .net "operand1", 31 0, L_0000023cd50267b0;  alias, 1 drivers
v0000023cd4fea210_0 .net "operand2", 31 0, L_0000023cd50873e0;  alias, 1 drivers
v0000023cd4fe93b0_0 .net "rst", 0 0, v0000023cd5025020_0;  alias, 1 drivers
E_0000023cd4fa6f70/0 .event anyedge, v0000023cd4fb91e0_0, v0000023cd4fba180_0, v0000023cd4fe84b0_0, v0000023cd4fb9000_0;
E_0000023cd4fa6f70/1 .event anyedge, v0000023cd4fb9780_0;
E_0000023cd4fa6f70 .event/or E_0000023cd4fa6f70/0, E_0000023cd4fa6f70/1;
S_0000023cd4f85c30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000023cd4fe8870 .array "DataMem", 2047 0, 31 0;
v0000023cd4fe8910_0 .net "address", 31 0, v0000023cd4fe9590_0;  alias, 1 drivers
v0000023cd4fe9c70_0 .net "clock", 0 0, L_0000023cd50272a0;  1 drivers
v0000023cd4fe9130_0 .net "data", 31 0, L_0000023cd5026cf0;  alias, 1 drivers
v0000023cd4fe8f50_0 .var/i "i", 31 0;
v0000023cd4fe89b0_0 .var "q", 31 0;
v0000023cd4fe9bd0_0 .net "rden", 0 0, v0000023cd4fb89c0_0;  alias, 1 drivers
v0000023cd4fe8d70_0 .net "wren", 0 0, v0000023cd4fb9460_0;  alias, 1 drivers
E_0000023cd4fa4330 .event posedge, v0000023cd4fe9c70_0;
S_0000023cd4f6d130 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000023cd4fafc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000023cd4fa6e30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000023cd4fe8e10_0 .net "PCin", 31 0, L_0000023cd50714f0;  alias, 1 drivers
v0000023cd4fe9e50_0 .var "PCout", 31 0;
v0000023cd4fe9f90_0 .net "clk", 0 0, L_0000023cd50269e0;  alias, 1 drivers
v0000023cd4fe9090_0 .net "rst", 0 0, v0000023cd5025020_0;  alias, 1 drivers
    .scope S_0000023cd4f85aa0;
T_0 ;
    %wait E_0000023cd4fa6f70;
    %load/vec4 v0000023cd4fe93b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cd4fe9950_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023cd4fe9a90_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000023cd4fe9b30_0;
    %load/vec4 v0000023cd4fea210_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000023cd4fe9a90_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000023cd4fe9b30_0;
    %load/vec4 v0000023cd4fea210_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000023cd4fe9a90_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000023cd4fe9a90_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000023cd4fe9a90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000023cd4fe8730_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000023cd4fe9950_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023cd4f6d130;
T_1 ;
    %wait E_0000023cd4fa5330;
    %load/vec4 v0000023cd4fe9090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023cd4fe9e50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023cd4fe8e10_0;
    %assign/vec4 v0000023cd4fe9e50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023cd4f57750;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cd4fb8880_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000023cd4fb8880_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023cd4fb8880_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %load/vec4 v0000023cd4fb8880_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023cd4fb8880_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 270532614, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fb98c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000023cd4f575c0;
T_3 ;
    %wait E_0000023cd4fa4fb0;
    %load/vec4 v0000023cd4fb91e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000023cd4fb8a60_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023cd4fb9460_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023cd4fb96e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000023cd4fb89c0_0, 0;
    %assign/vec4 v0000023cd4fb9fa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000023cd4fb8a60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000023cd4fb8740_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000023cd4fb9f00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cd4fb9500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cd4fb9460_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cd4fb96e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000023cd4fb89c0_0, 0, 1;
    %store/vec4 v0000023cd4fb9fa0_0, 0, 1;
    %load/vec4 v0000023cd4fba180_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb8a60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %load/vec4 v0000023cd4fb9780_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023cd4fb9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb89c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb96e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023cd4fb9f00_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000023cd4fb8740_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023cd4f029c0;
T_4 ;
    %wait E_0000023cd4fa5330;
    %fork t_1, S_0000023cd4f02b50;
    %jmp t_0;
    .scope S_0000023cd4f02b50;
t_1 ;
    %load/vec4 v0000023cd4fe8a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cd4fba540_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023cd4fba540_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023cd4fba540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fe8cd0, 0, 4;
    %load/vec4 v0000023cd4fba540_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023cd4fba540_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023cd4fe8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000023cd4fe9770_0;
    %load/vec4 v0000023cd4fe9310_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fe8cd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fe8cd0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000023cd4f029c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023cd4f029c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cd4fe9db0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023cd4fe9db0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023cd4fe9db0_0;
    %ix/getv/s 4, v0000023cd4fe9db0_0;
    %load/vec4a v0000023cd4fe8cd0, 4;
    %ix/getv/s 4, v0000023cd4fe9db0_0;
    %load/vec4a v0000023cd4fe8cd0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000023cd4fe9db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023cd4fe9db0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000023cd4f3f020;
T_6 ;
    %wait E_0000023cd4fa66b0;
    %load/vec4 v0000023cd4fe8690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %load/vec4 v0000023cd4fe8af0_0;
    %add;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %load/vec4 v0000023cd4fe8af0_0;
    %sub;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %load/vec4 v0000023cd4fe8af0_0;
    %and;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %load/vec4 v0000023cd4fe8af0_0;
    %or;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %load/vec4 v0000023cd4fe8af0_0;
    %xor;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %load/vec4 v0000023cd4fe8af0_0;
    %or;
    %inv;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %load/vec4 v0000023cd4fe8af0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000023cd4fe8af0_0;
    %load/vec4 v0000023cd4fe94f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %ix/getv 4, v0000023cd4fe8af0_0;
    %shiftl 4;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000023cd4fe94f0_0;
    %ix/getv 4, v0000023cd4fe8af0_0;
    %shiftr 4;
    %assign/vec4 v0000023cd4fe9590_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023cd4f85c30;
T_7 ;
    %wait E_0000023cd4fa4330;
    %load/vec4 v0000023cd4fe9bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023cd4fe8910_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0000023cd4fe8870, 4;
    %assign/vec4 v0000023cd4fe89b0_0, 0;
T_7.0 ;
    %load/vec4 v0000023cd4fe8d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000023cd4fe9130_0;
    %ix/getv 3, v0000023cd4fe8910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fe8870, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023cd4f85c30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cd4fe8f50_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023cd4fe8f50_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000023cd4fe8f50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023cd4fe8870, 0, 4;
    %load/vec4 v0000023cd4fe8f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023cd4fe8f50_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000023cd4f85c30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023cd4fe8f50_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023cd4fe8f50_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000023cd4fe8f50_0;
    %load/vec4a v0000023cd4fe8870, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000023cd4fe8f50_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000023cd4fe8f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023cd4fe8f50_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000023cd4fafc90;
T_10 ;
    %wait E_0000023cd4fa5330;
    %load/vec4 v0000023cd50258e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023cd5026380_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023cd5026380_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000023cd5026380_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023cd4faf970;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cd5024ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cd5025020_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000023cd4faf970;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000023cd5024ee0_0;
    %inv;
    %assign/vec4 v0000023cd5024ee0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023cd4faf970;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023cd5025020_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023cd5025020_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v0000023cd5025a20_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
