// Seed: 1951469149
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1 ps
`define pp_10 0
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output reg id_4,
    output id_5,
    input logic id_6
);
  assign id_4 = id_0 == id_2;
  initial begin
    id_4 <= 1;
    id_5 = 1;
  end
  logic id_7;
endmodule
module module_1 (
    input reg id_0,
    input logic id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input id_6
);
  always @(negedge 1) begin
    for (id_5 = ({1 == 1{id_0}}); 1; id_5 = 1)
    if (id_4)
      if (1) begin
        assign id_3 = id_0;
      end
  end
  logic id_7;
endmodule
