###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Aug 20 16:50:39 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.442
+ Phase Shift                  20.000
= Required Time                19.558
- Arrival Time                 17.072
= Slack Time                    2.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |    2.486 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |    2.486 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | CLKMX2X4M | 0.000 |   0.000 |    2.486 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK                      | SDFFRQX2M | 0.000 |   0.000 |    2.486 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M | 0.534 |   0.534 |    3.020 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M    | 0.000 |   0.535 |    3.021 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M    | 0.438 |   0.972 |    3.458 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M   | 0.001 |   0.974 |    3.460 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M   | 0.279 |   1.253 |    3.739 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M   | 0.000 |   1.253 |    3.739 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M   | 0.191 |   1.444 |    3.930 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M   | 0.000 |   1.444 |    3.930 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M   | 0.296 |   1.740 |    4.226 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M | 0.000 |   1.740 |    4.226 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M | 0.271 |   2.011 |    4.497 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.011 |    4.497 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.460 |   2.471 |    4.957 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M   | 0.000 |   2.471 |    4.957 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M   | 0.349 |   2.820 |    5.306 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M | 0.000 |   2.820 |    5.306 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M | 0.263 |   3.083 |    5.569 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.083 |    5.569 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.504 |   3.587 |    6.073 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.587 |    6.073 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.250 |   3.838 |    6.324 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.838 |    6.324 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M   | 0.289 |   4.127 |    6.613 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M | 0.000 |   4.127 |    6.613 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M | 0.306 |   4.433 |    6.919 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.433 |    6.919 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.471 |   4.904 |    7.390 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   4.904 |    7.390 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.338 |   5.243 |    7.729 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.243 |    7.729 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.324 |   5.566 |    8.052 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M   | 0.000 |   5.566 |    8.052 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M   | 0.324 |   5.890 |    8.376 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M | 0.000 |   5.890 |    8.376 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M | 0.266 |   6.156 |    8.642 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M   | 0.000 |   6.156 |    8.642 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.467 |   6.623 |    9.109 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.000 |   6.623 |    9.109 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.335 |   6.959 |    9.445 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.000 |   6.959 |    9.445 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.343 |   7.302 |    9.788 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.000 |   7.302 |    9.788 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M   | 0.322 |   7.624 |   10.110 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M   | 0.000 |   7.624 |   10.110 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M   | 0.433 |   8.057 |   10.543 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M | 0.000 |   8.058 |   10.544 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M | 0.279 |   8.336 |   10.822 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M   | 0.000 |   8.336 |   10.822 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.468 |   8.805 |   11.291 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.000 |   8.805 |   11.291 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.340 |   9.145 |   11.631 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.000 |   9.145 |   11.631 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.341 |   9.486 |   11.972 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.000 |   9.487 |   11.973 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.342 |   9.828 |   12.314 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.000 |   9.828 |   12.314 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M   | 0.314 |  10.142 |   12.628 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M   | 0.000 |  10.142 |   12.628 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M   | 0.366 |  10.508 |   12.994 | 
     | U0_ALU/div_52/U60/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M | 0.000 |  10.508 |   12.994 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | CLKMX2X2M | 0.290 |  10.799 |   13.285 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | ADDFX2M   | 0.000 |  10.799 |   13.285 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M   | 0.467 |  11.265 |   13.751 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M   | 0.000 |  11.265 |   13.751 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M   | 0.346 |  11.612 |   14.098 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M   | 0.000 |  11.612 |   14.098 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M   | 0.341 |  11.953 |   14.439 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M   | 0.000 |  11.953 |   14.439 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M   | 0.347 |  12.300 |   14.786 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M   | 0.000 |  12.300 |   14.786 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M   | 0.348 |  12.649 |   15.135 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M   | 0.000 |  12.649 |   15.135 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | ADDFX2M   | 0.343 |  12.991 |   15.477 | 
     | U0_ALU/div_52/U71/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | AND2X1M   | 0.000 |  12.991 |   15.477 | 
     | U0_ALU/div_52/U71/Y                       |  v   | U0_ALU/N126                       | AND2X1M   | 0.414 |  13.406 |   15.892 | 
     | U0_ALU/div_52/U61/S0                      |  v   | U0_ALU/N126                       | CLKMX2X2M | 0.000 |  13.406 |   15.892 | 
     | U0_ALU/div_52/U61/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[1][1] | CLKMX2X2M | 0.272 |  13.678 |   16.164 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[1][1] | ADDFX2M   | 0.000 |  13.678 |   16.164 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][2]  | ADDFX2M   | 0.454 |  14.133 |   16.619 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][2]  | ADDFX2M   | 0.000 |  14.133 |   16.619 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][3]  | ADDFX2M   | 0.347 |  14.480 |   16.966 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][3]  | ADDFX2M   | 0.000 |  14.480 |   16.966 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][4]  | ADDFX2M   | 0.342 |  14.822 |   17.308 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][4]  | ADDFX2M   | 0.000 |  14.822 |   17.308 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][5]  | ADDFX2M   | 0.342 |  15.164 |   17.650 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][5]  | ADDFX2M   | 0.000 |  15.164 |   17.650 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][6]  | ADDFX2M   | 0.337 |  15.502 |   17.988 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][6]  | ADDFX2M   | 0.000 |  15.502 |   17.988 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][7]  | ADDFX2M   | 0.348 |  15.849 |   18.335 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][7]  | ADDFX2M   | 0.000 |  15.849 |   18.335 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO |  v   | U0_ALU/N125                       | ADDFX2M   | 0.368 |  16.217 |   18.703 | 
     | U0_ALU/U88/C0                             |  v   | U0_ALU/N125                       | AOI222X1M | 0.000 |  16.217 |   18.703 | 
     | U0_ALU/U88/Y                              |  ^   | U0_ALU/n111                       | AOI222X1M | 0.624 |  16.841 |   19.328 | 
     | U0_ALU/U85/A1                             |  ^   | U0_ALU/n111                       | AOI31X2M  | 0.000 |  16.842 |   19.328 | 
     | U0_ALU/U85/Y                              |  v   | U0_ALU/ALU_OUT_Comb[0]            | AOI31X2M  | 0.230 |  17.072 |   19.558 | 
     | U0_ALU/ALU_OUT_reg[0]/D                   |  v   | U0_ALU/ALU_OUT_Comb[0]            | SDFFRQX2M | 0.000 |  17.072 |   19.558 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |   -2.486 | 
     | U0_ALU/ALU_OUT_reg[0]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |   -2.486 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[1]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[1]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.443
+ Phase Shift                  20.000
= Required Time                19.557
- Arrival Time                 14.066
= Slack Time                    5.491
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |    5.491 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |    5.491 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | CLKMX2X4M | 0.000 |   0.000 |    5.491 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK                      | SDFFRQX2M | 0.000 |   0.000 |    5.491 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M | 0.534 |   0.534 |    6.025 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M    | 0.000 |   0.535 |    6.025 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M    | 0.438 |   0.972 |    6.463 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M   | 0.001 |   0.974 |    6.464 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M   | 0.279 |   1.253 |    6.743 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M   | 0.000 |   1.253 |    6.743 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M   | 0.191 |   1.444 |    6.934 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M   | 0.000 |   1.444 |    6.934 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M   | 0.296 |   1.740 |    7.231 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M | 0.000 |   1.740 |    7.231 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M | 0.271 |   2.011 |    7.502 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.011 |    7.502 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.460 |   2.471 |    7.962 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M   | 0.000 |   2.471 |    7.962 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M   | 0.349 |   2.820 |    8.311 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M | 0.000 |   2.820 |    8.311 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M | 0.263 |   3.083 |    8.573 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.083 |    8.573 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.504 |   3.587 |    9.078 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.587 |    9.078 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.250 |   3.838 |    9.328 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.838 |    9.328 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M   | 0.289 |   4.127 |    9.617 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M | 0.000 |   4.127 |    9.617 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M | 0.306 |   4.433 |    9.923 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.433 |    9.923 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.471 |   4.904 |   10.395 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   4.904 |   10.395 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.338 |   5.243 |   10.733 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.243 |   10.733 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.324 |   5.566 |   11.057 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M   | 0.000 |   5.566 |   11.057 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M   | 0.324 |   5.890 |   11.380 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M | 0.000 |   5.890 |   11.381 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M | 0.266 |   6.156 |   11.647 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M   | 0.000 |   6.156 |   11.647 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.467 |   6.623 |   12.114 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.000 |   6.623 |   12.114 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.335 |   6.959 |   12.449 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.000 |   6.959 |   12.449 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.343 |   7.302 |   12.792 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.000 |   7.302 |   12.792 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M   | 0.322 |   7.624 |   13.114 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M   | 0.000 |   7.624 |   13.114 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M   | 0.433 |   8.057 |   13.548 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M | 0.000 |   8.058 |   13.548 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M | 0.279 |   8.336 |   13.827 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M   | 0.000 |   8.336 |   13.827 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.468 |   8.805 |   14.295 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.000 |   8.805 |   14.295 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.340 |   9.145 |   14.636 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.000 |   9.145 |   14.636 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.341 |   9.486 |   14.977 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.000 |   9.487 |   14.977 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.342 |   9.828 |   15.319 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.000 |   9.828 |   15.319 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M   | 0.314 |  10.142 |   15.633 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M   | 0.000 |  10.142 |   15.633 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M   | 0.366 |  10.508 |   15.998 | 
     | U0_ALU/div_52/U60/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M | 0.000 |  10.508 |   15.999 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | CLKMX2X2M | 0.290 |  10.799 |   16.289 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | ADDFX2M   | 0.000 |  10.799 |   16.289 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M   | 0.467 |  11.265 |   16.756 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M   | 0.000 |  11.265 |   16.756 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M   | 0.346 |  11.612 |   17.102 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M   | 0.000 |  11.612 |   17.102 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M   | 0.341 |  11.953 |   17.443 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M   | 0.000 |  11.953 |   17.443 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M   | 0.347 |  12.300 |   17.791 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M   | 0.000 |  12.300 |   17.791 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M   | 0.348 |  12.649 |   18.139 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M   | 0.000 |  12.649 |   18.139 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | ADDFX2M   | 0.343 |  12.991 |   18.482 | 
     | U0_ALU/div_52/U71/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | AND2X1M   | 0.000 |  12.991 |   18.482 | 
     | U0_ALU/div_52/U71/Y                       |  v   | U0_ALU/N126                       | AND2X1M   | 0.414 |  13.406 |   18.896 | 
     | U0_ALU/U91/A0                             |  v   | U0_ALU/N126                       | AOI222X1M | 0.001 |  13.406 |   18.897 | 
     | U0_ALU/U91/Y                              |  ^   | U0_ALU/n99                        | AOI222X1M | 0.414 |  13.820 |   19.310 | 
     | U0_ALU/U89/A1                             |  ^   | U0_ALU/n99                        | AOI31X2M  | 0.000 |  13.820 |   19.311 | 
     | U0_ALU/U89/Y                              |  v   | U0_ALU/ALU_OUT_Comb[1]            | AOI31X2M  | 0.246 |  14.066 |   19.557 | 
     | U0_ALU/ALU_OUT_reg[1]/D                   |  v   | U0_ALU/ALU_OUT_Comb[1]            | SDFFRQX2M | 0.000 |  14.066 |   19.557 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |   -5.491 | 
     | U0_ALU/ALU_OUT_reg[1]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |   -5.491 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[2]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[2]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.443
+ Phase Shift                  20.000
= Required Time                19.557
- Arrival Time                 11.295
= Slack Time                    8.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |    8.262 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |    8.262 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | CLKMX2X4M | 0.000 |   0.000 |    8.262 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK                      | SDFFRQX2M | 0.000 |   0.000 |    8.262 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M | 0.534 |   0.534 |    8.797 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M    | 0.000 |   0.535 |    8.797 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M    | 0.438 |   0.972 |    9.235 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M   | 0.001 |   0.974 |    9.236 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M   | 0.279 |   1.253 |    9.515 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M   | 0.000 |   1.253 |    9.515 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M   | 0.191 |   1.444 |    9.706 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M   | 0.000 |   1.444 |    9.706 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M   | 0.296 |   1.740 |   10.002 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M | 0.000 |   1.740 |   10.002 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M | 0.271 |   2.011 |   10.273 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.011 |   10.274 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.460 |   2.471 |   10.733 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M   | 0.000 |   2.471 |   10.733 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M   | 0.349 |   2.820 |   11.082 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M | 0.000 |   2.820 |   11.082 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M | 0.263 |   3.083 |   11.345 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.083 |   11.345 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.504 |   3.587 |   11.850 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.587 |   11.850 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.250 |   3.838 |   12.100 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.838 |   12.100 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M   | 0.289 |   4.127 |   12.389 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M | 0.000 |   4.127 |   12.389 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M | 0.306 |   4.433 |   12.695 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.433 |   12.695 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.471 |   4.904 |   13.167 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   4.904 |   13.167 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.338 |   5.243 |   13.505 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.243 |   13.505 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.324 |   5.566 |   13.828 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M   | 0.000 |   5.566 |   13.828 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M   | 0.324 |   5.890 |   14.152 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M | 0.000 |   5.890 |   14.152 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M | 0.266 |   6.156 |   14.418 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M   | 0.000 |   6.156 |   14.418 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.467 |   6.623 |   14.885 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.000 |   6.623 |   14.885 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.335 |   6.959 |   15.221 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.000 |   6.959 |   15.221 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.343 |   7.302 |   15.564 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.000 |   7.302 |   15.564 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M   | 0.322 |   7.624 |   15.886 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M   | 0.000 |   7.624 |   15.886 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M   | 0.433 |   8.057 |   16.319 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M | 0.000 |   8.058 |   16.320 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M | 0.279 |   8.336 |   16.599 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M   | 0.000 |   8.336 |   16.599 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.468 |   8.805 |   17.067 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M   | 0.000 |   8.805 |   17.067 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.340 |   9.145 |   17.407 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M   | 0.000 |   9.145 |   17.407 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.341 |   9.486 |   17.749 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M   | 0.000 |   9.487 |   17.749 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.342 |   9.828 |   18.090 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M   | 0.000 |   9.828 |   18.090 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M   | 0.314 |  10.142 |   18.404 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M   | 0.000 |  10.142 |   18.404 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M   | 0.366 |  10.508 |   18.770 | 
     | U0_ALU/U64/C0                             |  v   | U0_ALU/N127                       | AOI222X1M | 0.000 |  10.508 |   18.770 | 
     | U0_ALU/U64/Y                              |  ^   | U0_ALU/n93                        | AOI222X1M | 0.541 |  11.049 |   19.311 | 
     | U0_ALU/U61/A1                             |  ^   | U0_ALU/n93                        | AOI31X2M  | 0.000 |  11.049 |   19.311 | 
     | U0_ALU/U61/Y                              |  v   | U0_ALU/ALU_OUT_Comb[2]            | AOI31X2M  | 0.245 |  11.295 |   19.557 | 
     | U0_ALU/ALU_OUT_reg[2]/D                   |  v   | U0_ALU/ALU_OUT_Comb[2]            | SDFFRQX2M | 0.000 |  11.295 |   19.557 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |   -8.262 | 
     | U0_ALU/ALU_OUT_reg[2]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |   -8.262 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[3]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[3]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.443
+ Phase Shift                  20.000
= Required Time                19.557
- Arrival Time                  8.837
= Slack Time                   10.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |   10.720 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |   10.720 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | CLKMX2X4M | 0.000 |   0.000 |   10.720 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK                      | SDFFRQX2M | 0.000 |   0.000 |   10.720 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M | 0.534 |   0.534 |   11.255 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M    | 0.000 |   0.535 |   11.255 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M    | 0.438 |   0.972 |   11.693 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M   | 0.001 |   0.974 |   11.694 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M   | 0.279 |   1.253 |   11.973 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M   | 0.000 |   1.253 |   11.973 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M   | 0.191 |   1.444 |   12.164 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M   | 0.000 |   1.444 |   12.164 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M   | 0.296 |   1.740 |   12.460 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M | 0.000 |   1.740 |   12.460 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M | 0.271 |   2.011 |   12.732 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.011 |   12.732 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.460 |   2.471 |   13.191 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M   | 0.000 |   2.471 |   13.191 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M   | 0.349 |   2.820 |   13.540 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M | 0.000 |   2.820 |   13.540 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M | 0.263 |   3.083 |   13.803 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.083 |   13.803 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.504 |   3.587 |   14.308 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.587 |   14.308 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.250 |   3.838 |   14.558 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.838 |   14.558 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M   | 0.289 |   4.127 |   14.847 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M | 0.000 |   4.127 |   14.847 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M | 0.306 |   4.433 |   15.153 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.433 |   15.153 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.471 |   4.904 |   15.625 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   4.904 |   15.625 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.338 |   5.243 |   15.963 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.243 |   15.963 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.324 |   5.566 |   16.287 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M   | 0.000 |   5.566 |   16.287 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M   | 0.324 |   5.890 |   16.610 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M | 0.000 |   5.890 |   16.610 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M | 0.266 |   6.156 |   16.876 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M   | 0.000 |   6.156 |   16.876 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.467 |   6.623 |   17.343 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M   | 0.000 |   6.623 |   17.343 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.335 |   6.959 |   17.679 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M   | 0.000 |   6.959 |   17.679 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.343 |   7.302 |   18.022 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M   | 0.000 |   7.302 |   18.022 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M   | 0.322 |   7.624 |   18.344 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M   | 0.000 |   7.624 |   18.344 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M   | 0.433 |   8.057 |   18.778 | 
     | U0_ALU/U68/C0                             |  v   | U0_ALU/N128                       | AOI222X1M | 0.000 |   8.058 |   18.778 | 
     | U0_ALU/U68/Y                              |  ^   | U0_ALU/n87                        | AOI222X1M | 0.536 |   8.593 |   19.313 | 
     | U0_ALU/U65/A1                             |  ^   | U0_ALU/n87                        | AOI31X2M  | 0.000 |   8.593 |   19.313 | 
     | U0_ALU/U65/Y                              |  v   | U0_ALU/ALU_OUT_Comb[3]            | AOI31X2M  | 0.244 |   8.837 |   19.557 | 
     | U0_ALU/ALU_OUT_reg[3]/D                   |  v   | U0_ALU/ALU_OUT_Comb[3]            | SDFFRQX2M | 0.000 |   8.837 |   19.557 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -10.720 | 
     | U0_ALU/ALU_OUT_reg[3]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -10.720 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[15]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[15]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
= Required Time                19.589
- Arrival Time                  7.340
= Slack Time                   12.249
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.249 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M  | 0.000 |   0.000 |   12.249 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M  | 0.000 |   0.000 |   12.249 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M  | 0.000 |   0.000 |   12.249 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.745 |   0.745 |   12.994 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   0.747 |   12.995 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.423 |   1.169 |   13.418 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.170 |   13.419 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.274 |   1.444 |   13.693 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.444 |   13.693 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.183 |   1.627 |   13.876 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.627 |   13.876 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.552 |   2.179 |   14.428 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.179 |   14.428 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.575 |   2.753 |   15.002 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.753 |   15.002 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.566 |   3.319 |   15.568 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.319 |   15.568 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   3.882 |   16.131 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.882 |   16.131 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.561 |   4.443 |   16.692 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.443 |   16.692 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.018 |   17.267 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.018 |   17.267 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.167 |   5.186 |   17.434 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.186 |   17.434 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.084 |   5.270 |   17.519 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.270 |   17.519 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   5.656 |   17.905 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   5.656 |   17.905 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.295 |   5.951 |   18.200 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   5.952 |   18.201 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.419 |   6.371 |   18.620 | 
     | U0_ALU/mult_49/FS_1/U21/A1     |  v   | U0_ALU/mult_49/FS_1/n21      | OAI21BX1M  | 0.000 |   6.371 |   18.620 | 
     | U0_ALU/mult_49/FS_1/U21/Y      |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21BX1M  | 0.292 |   6.663 |   18.912 | 
     | U0_ALU/mult_49/FS_1/U19/A1     |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21X1M   | 0.000 |   6.663 |   18.912 | 
     | U0_ALU/mult_49/FS_1/U19/Y      |  v   | U0_ALU/mult_49/FS_1/n19      | OAI21X1M   | 0.146 |   6.809 |   19.058 | 
     | U0_ALU/mult_49/FS_1/U2/B0N     |  v   | U0_ALU/mult_49/FS_1/n19      | AOI21BX2M  | 0.000 |   6.809 |   19.058 | 
     | U0_ALU/mult_49/FS_1/U2/Y       |  v   | U0_ALU/mult_49/FS_1/n1       | AOI21BX2M  | 0.185 |   6.994 |   19.243 | 
     | U0_ALU/mult_49/FS_1/U6/B       |  v   | U0_ALU/mult_49/FS_1/n1       | XNOR2X2M   | 0.000 |   6.994 |   19.243 | 
     | U0_ALU/mult_49/FS_1/U6/Y       |  v   | U0_ALU/N124                  | XNOR2X2M   | 0.160 |   7.154 |   19.403 | 
     | U0_ALU/U39/A0N                 |  v   | U0_ALU/N124                  | OAI2BB1X2M | 0.000 |   7.154 |   19.403 | 
     | U0_ALU/U39/Y                   |  v   | U0_ALU/ALU_OUT_Comb[15]      | OAI2BB1X2M | 0.186 |   7.340 |   19.589 | 
     | U0_ALU/ALU_OUT_reg[15]/D       |  v   | U0_ALU/ALU_OUT_Comb[15]      | SDFFRQX2M  | 0.000 |   7.340 |   19.589 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -12.249 | 
     | U0_ALU/ALU_OUT_reg[15]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -12.249 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[14]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[14]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                19.590
- Arrival Time                  7.117
= Slack Time                   12.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.473 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M  | 0.000 |   0.000 |   12.473 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M  | 0.000 |   0.000 |   12.473 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M  | 0.000 |   0.000 |   12.473 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.745 |   0.745 |   13.218 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   0.747 |   13.219 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.423 |   1.169 |   13.642 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.170 |   13.643 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.274 |   1.444 |   13.917 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.444 |   13.917 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.183 |   1.627 |   14.100 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.627 |   14.100 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.552 |   2.179 |   14.652 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.179 |   14.652 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.575 |   2.753 |   15.226 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.753 |   15.226 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.566 |   3.319 |   15.792 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.319 |   15.792 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   3.882 |   16.355 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.882 |   16.355 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.561 |   4.443 |   16.916 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.443 |   16.916 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.018 |   17.491 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.018 |   17.491 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.167 |   5.186 |   17.658 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.186 |   17.658 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.084 |   5.270 |   17.743 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.270 |   17.743 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   5.656 |   18.129 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   5.656 |   18.129 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.295 |   5.951 |   18.424 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   5.952 |   18.425 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.419 |   6.371 |   18.844 | 
     | U0_ALU/mult_49/FS_1/U21/A1     |  v   | U0_ALU/mult_49/FS_1/n21      | OAI21BX1M  | 0.000 |   6.371 |   18.844 | 
     | U0_ALU/mult_49/FS_1/U21/Y      |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21BX1M  | 0.292 |   6.663 |   19.136 | 
     | U0_ALU/mult_49/FS_1/U20/C      |  ^   | U0_ALU/mult_49/FS_1/n18      | XOR3XLM    | 0.000 |   6.663 |   19.136 | 
     | U0_ALU/mult_49/FS_1/U20/Y      |  v   | U0_ALU/N123                  | XOR3XLM    | 0.257 |   6.920 |   19.393 | 
     | U0_ALU/U38/A0N                 |  v   | U0_ALU/N123                  | OAI2BB1X2M | 0.000 |   6.920 |   19.393 | 
     | U0_ALU/U38/Y                   |  v   | U0_ALU/ALU_OUT_Comb[14]      | OAI2BB1X2M | 0.197 |   7.117 |   19.590 | 
     | U0_ALU/ALU_OUT_reg[14]/D       |  v   | U0_ALU/ALU_OUT_Comb[14]      | SDFFRQX2M  | 0.000 |   7.117 |   19.590 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -12.473 | 
     | U0_ALU/ALU_OUT_reg[14]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -12.473 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[13]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[13]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
= Required Time                19.589
- Arrival Time                  6.708
= Slack Time                   12.882
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.882 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M  | 0.000 |   0.000 |   12.882 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M  | 0.000 |   0.000 |   12.882 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M  | 0.000 |   0.000 |   12.882 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.745 |   0.745 |   13.627 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   0.747 |   13.628 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.423 |   1.169 |   14.051 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.170 |   14.052 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.274 |   1.444 |   14.326 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.444 |   14.326 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.183 |   1.627 |   14.509 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.627 |   14.509 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.552 |   2.179 |   15.061 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.179 |   15.061 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.575 |   2.753 |   15.635 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.753 |   15.635 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.566 |   3.319 |   16.201 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.319 |   16.201 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   3.882 |   16.764 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.882 |   16.764 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.561 |   4.443 |   17.325 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.443 |   17.325 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.018 |   17.900 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.018 |   17.900 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.167 |   5.186 |   18.067 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.186 |   18.067 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.084 |   5.270 |   18.152 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.270 |   18.152 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   5.656 |   18.538 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   5.656 |   18.538 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.295 |   5.951 |   18.833 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   5.952 |   18.833 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.419 |   6.371 |   19.253 | 
     | U0_ALU/mult_49/FS_1/U22/A      |  v   | U0_ALU/mult_49/FS_1/n21      | XNOR2X1M   | 0.000 |   6.371 |   19.253 | 
     | U0_ALU/mult_49/FS_1/U22/Y      |  v   | U0_ALU/N122                  | XNOR2X1M   | 0.151 |   6.522 |   19.404 | 
     | U0_ALU/U37/A0N                 |  v   | U0_ALU/N122                  | OAI2BB1X2M | 0.000 |   6.522 |   19.404 | 
     | U0_ALU/U37/Y                   |  v   | U0_ALU/ALU_OUT_Comb[13]      | OAI2BB1X2M | 0.185 |   6.708 |   19.589 | 
     | U0_ALU/ALU_OUT_reg[13]/D       |  v   | U0_ALU/ALU_OUT_Comb[13]      | SDFFRQX2M  | 0.000 |   6.708 |   19.589 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -12.882 | 
     | U0_ALU/ALU_OUT_reg[13]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -12.882 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[4]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[4]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.439
+ Phase Shift                  20.000
= Required Time                19.561
- Arrival Time                  6.657
= Slack Time                   12.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |   12.904 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |   12.904 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | CLKMX2X4M | 0.000 |   0.000 |   12.904 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK                      | SDFFRQX2M | 0.000 |   0.000 |   12.904 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M | 0.534 |   0.534 |   13.438 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M    | 0.000 |   0.535 |   13.439 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M    | 0.438 |   0.972 |   13.876 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M   | 0.001 |   0.974 |   13.878 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M   | 0.279 |   1.253 |   14.156 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M   | 0.000 |   1.253 |   14.156 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M   | 0.191 |   1.444 |   14.348 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M   | 0.000 |   1.444 |   14.348 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M   | 0.296 |   1.740 |   14.644 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M | 0.000 |   1.740 |   14.644 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M | 0.271 |   2.011 |   14.915 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.011 |   14.915 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.460 |   2.471 |   15.375 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M   | 0.000 |   2.471 |   15.375 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M   | 0.349 |   2.820 |   15.724 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M | 0.000 |   2.820 |   15.724 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M | 0.263 |   3.083 |   15.987 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.083 |   15.987 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.504 |   3.587 |   16.491 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.587 |   16.491 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.250 |   3.838 |   16.741 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.838 |   16.741 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M   | 0.289 |   4.126 |   17.030 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M | 0.000 |   4.127 |   17.030 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M | 0.306 |   4.433 |   17.337 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M   | 0.000 |   4.433 |   17.337 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.471 |   4.904 |   17.808 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M   | 0.000 |   4.904 |   17.808 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.338 |   5.243 |   18.146 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M   | 0.000 |   5.243 |   18.146 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M   | 0.324 |   5.566 |   18.470 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M   | 0.000 |   5.566 |   18.470 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M   | 0.324 |   5.890 |   18.794 | 
     | U0_ALU/U72/C0                             |  v   | U0_ALU/N129                       | AOI222X1M | 0.000 |   5.890 |   18.794 | 
     | U0_ALU/U72/Y                              |  ^   | U0_ALU/n81                        | AOI222X1M | 0.540 |   6.430 |   19.334 | 
     | U0_ALU/U69/A1                             |  ^   | U0_ALU/n81                        | AOI31X2M  | 0.000 |   6.431 |   19.334 | 
     | U0_ALU/U69/Y                              |  v   | U0_ALU/ALU_OUT_Comb[4]            | AOI31X2M  | 0.227 |   6.657 |   19.561 | 
     | U0_ALU/ALU_OUT_reg[4]/D                   |  v   | U0_ALU/ALU_OUT_Comb[4]            | SDFFRQX2M | 0.000 |   6.657 |   19.561 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -12.904 | 
     | U0_ALU/ALU_OUT_reg[4]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -12.904 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[12]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[12]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                19.590
- Arrival Time                  6.357
= Slack Time                   13.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.233 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M  | 0.000 |   0.000 |   13.233 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M  | 0.000 |   0.000 |   13.233 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M  | 0.000 |   0.000 |   13.233 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.745 |   0.745 |   13.978 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   0.747 |   13.979 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.423 |   1.169 |   14.402 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.170 |   14.403 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.274 |   1.444 |   14.677 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.444 |   14.677 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.183 |   1.627 |   14.860 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.627 |   14.860 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.552 |   2.179 |   15.412 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.179 |   15.412 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.575 |   2.753 |   15.986 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.754 |   15.986 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.566 |   3.319 |   16.552 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.319 |   16.552 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   3.882 |   17.115 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.882 |   17.115 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.561 |   4.443 |   17.676 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.443 |   17.676 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.018 |   18.251 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.018 |   18.251 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.167 |   5.186 |   18.418 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.186 |   18.418 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.084 |   5.270 |   18.503 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.270 |   18.503 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   5.656 |   18.889 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   5.656 |   18.889 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.295 |   5.952 |   19.184 | 
     | U0_ALU/mult_49/FS_1/U27/B      |  v   | U0_ALU/mult_49/FS_1/n25      | CLKXOR2X2M | 0.000 |   5.952 |   19.184 | 
     | U0_ALU/mult_49/FS_1/U27/Y      |  v   | U0_ALU/N121                  | CLKXOR2X2M | 0.232 |   6.183 |   19.416 | 
     | U0_ALU/U36/A0N                 |  v   | U0_ALU/N121                  | OAI2BB1X2M | 0.000 |   6.183 |   19.416 | 
     | U0_ALU/U36/Y                   |  v   | U0_ALU/ALU_OUT_Comb[12]      | OAI2BB1X2M | 0.174 |   6.357 |   19.590 | 
     | U0_ALU/ALU_OUT_reg[12]/D       |  v   | U0_ALU/ALU_OUT_Comb[12]      | SDFFRQX2M  | 0.000 |   6.357 |   19.590 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.233 | 
     | U0_ALU/ALU_OUT_reg[12]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -13.233 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[11]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[11]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                19.590
- Arrival Time                  5.987
= Slack Time                   13.603
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.603 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M  | 0.000 |   0.000 |   13.603 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M  | 0.000 |   0.000 |   13.603 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M  | 0.000 |   0.000 |   13.603 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.745 |   0.745 |   14.348 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   0.747 |   14.350 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.423 |   1.169 |   14.772 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.170 |   14.773 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.274 |   1.444 |   15.048 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.444 |   15.048 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.183 |   1.627 |   15.230 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.627 |   15.230 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.552 |   2.179 |   15.782 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.179 |   15.782 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.575 |   2.753 |   16.357 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.753 |   16.357 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.566 |   3.319 |   16.922 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.319 |   16.922 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   3.882 |   17.486 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.882 |   17.486 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.561 |   4.443 |   18.047 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.443 |   18.047 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.018 |   18.622 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.018 |   18.622 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.167 |   5.186 |   18.789 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.186 |   18.789 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.084 |   5.270 |   18.873 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.270 |   18.873 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   5.656 |   19.260 | 
     | U0_ALU/mult_49/FS_1/U15/A      |  v   | U0_ALU/mult_49/FS_1/n10      | XNOR2X1M   | 0.000 |   5.656 |   19.260 | 
     | U0_ALU/mult_49/FS_1/U15/Y      |  v   | U0_ALU/N120                  | XNOR2X1M   | 0.149 |   5.806 |   19.409 | 
     | U0_ALU/U35/A0N                 |  v   | U0_ALU/N120                  | OAI2BB1X2M | 0.000 |   5.806 |   19.409 | 
     | U0_ALU/U35/Y                   |  v   | U0_ALU/ALU_OUT_Comb[11]      | OAI2BB1X2M | 0.181 |   5.987 |   19.590 | 
     | U0_ALU/ALU_OUT_reg[11]/D       |  v   | U0_ALU/ALU_OUT_Comb[11]      | SDFFRQX2M  | 0.000 |   5.987 |   19.590 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.603 | 
     | U0_ALU/ALU_OUT_reg[11]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -13.603 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[10]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[10]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[0][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  20.000
= Required Time                19.589
- Arrival Time                  5.732
= Slack Time                   13.858
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.858 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M  | 0.000 |   0.000 |   13.858 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M  | 0.000 |   0.000 |   13.858 | 
     | U0_RegFile/regArr_reg[0][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M  | 0.000 |   0.000 |   13.858 | 
     | U0_RegFile/regArr_reg[0][0]/Q  |  ^   | Operand_A[0]                 | SDFFRQX2M  | 0.623 |   0.623 |   14.480 | 
     | U0_ALU/FE_DBTC7_Operand_A_0_/A |  ^   | Operand_A[0]                 | INVX2M     | 0.001 |   0.624 |   14.482 | 
     | U0_ALU/FE_DBTC7_Operand_A_0_/Y |  v   | U0_ALU/FE_DBTN7_Operand_A_0_ | INVX2M     | 0.330 |   0.954 |   14.812 | 
     | U0_ALU/mult_49/U113/B          |  v   | U0_ALU/FE_DBTN7_Operand_A_0_ | NOR2X1M    | 0.001 |   0.955 |   14.813 | 
     | U0_ALU/mult_49/U113/Y          |  ^   | U0_ALU/mult_49/ab[0][4]      | NOR2X1M    | 0.231 |   1.186 |   15.044 | 
     | U0_ALU/mult_49/U4/A            |  ^   | U0_ALU/mult_49/ab[0][4]      | AND2X2M    | 0.000 |   1.186 |   15.044 | 
     | U0_ALU/mult_49/U4/Y            |  ^   | U0_ALU/mult_49/n5            | AND2X2M    | 0.171 |   1.358 |   15.215 | 
     | U0_ALU/mult_49/S2_2_3/B        |  ^   | U0_ALU/mult_49/n5            | ADDFX2M    | 0.000 |   1.358 |   15.215 | 
     | U0_ALU/mult_49/S2_2_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][3]  | ADDFX2M    | 0.549 |   1.907 |   15.765 | 
     | U0_ALU/mult_49/S2_3_3/B        |  ^   | U0_ALU/mult_49/CARRYB[2][3]  | ADDFX2M    | 0.000 |   1.907 |   15.765 | 
     | U0_ALU/mult_49/S2_3_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][3]  | ADDFX2M    | 0.561 |   2.468 |   16.326 | 
     | U0_ALU/mult_49/S2_4_3/B        |  ^   | U0_ALU/mult_49/CARRYB[3][3]  | ADDFX2M    | 0.000 |   2.468 |   16.326 | 
     | U0_ALU/mult_49/S2_4_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][3]  | ADDFX2M    | 0.559 |   3.027 |   16.885 | 
     | U0_ALU/mult_49/S2_5_3/B        |  ^   | U0_ALU/mult_49/CARRYB[4][3]  | ADDFX2M    | 0.000 |   3.027 |   16.885 | 
     | U0_ALU/mult_49/S2_5_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][3]  | ADDFX2M    | 0.562 |   3.589 |   17.447 | 
     | U0_ALU/mult_49/S2_6_3/B        |  ^   | U0_ALU/mult_49/CARRYB[5][3]  | ADDFX2M    | 0.000 |   3.589 |   17.447 | 
     | U0_ALU/mult_49/S2_6_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][3]  | ADDFX2M    | 0.560 |   4.149 |   18.007 | 
     | U0_ALU/mult_49/S4_3/B          |  ^   | U0_ALU/mult_49/CARRYB[6][3]  | ADDFX2M    | 0.000 |   4.149 |   18.007 | 
     | U0_ALU/mult_49/S4_3/S          |  v   | U0_ALU/mult_49/SUMB[7][3]    | ADDFX2M    | 0.596 |   4.745 |   18.603 | 
     | U0_ALU/mult_49/U14/B           |  v   | U0_ALU/mult_49/SUMB[7][3]    | CLKXOR2X2M | 0.000 |   4.745 |   18.603 | 
     | U0_ALU/mult_49/U14/Y           |  v   | U0_ALU/mult_49/A1[8]         | CLKXOR2X2M | 0.272 |   5.017 |   18.875 | 
     | U0_ALU/mult_49/FS_1/U33/B      |  v   | U0_ALU/mult_49/A1[8]         | NOR2X1M    | 0.000 |   5.017 |   18.875 | 
     | U0_ALU/mult_49/FS_1/U33/Y      |  ^   | U0_ALU/mult_49/FS_1/n16      | NOR2X1M    | 0.158 |   5.175 |   19.033 | 
     | U0_ALU/mult_49/FS_1/U18/AN     |  ^   | U0_ALU/mult_49/FS_1/n16      | NAND2BX1M  | 0.000 |   5.175 |   19.033 | 
     | U0_ALU/mult_49/FS_1/U18/Y      |  ^   | U0_ALU/mult_49/FS_1/n14      | NAND2BX1M  | 0.161 |   5.336 |   19.194 | 
     | U0_ALU/mult_49/FS_1/U17/A      |  ^   | U0_ALU/mult_49/FS_1/n14      | CLKXOR2X2M | 0.000 |   5.336 |   19.194 | 
     | U0_ALU/mult_49/FS_1/U17/Y      |  v   | U0_ALU/N119                  | CLKXOR2X2M | 0.215 |   5.551 |   19.409 | 
     | U0_ALU/U34/A0N                 |  v   | U0_ALU/N119                  | OAI2BB1X2M | 0.000 |   5.551 |   19.409 | 
     | U0_ALU/U34/Y                   |  v   | U0_ALU/ALU_OUT_Comb[10]      | OAI2BB1X2M | 0.181 |   5.732 |   19.589 | 
     | U0_ALU/ALU_OUT_reg[10]/D       |  v   | U0_ALU/ALU_OUT_Comb[10]      | SDFFRQX2M  | 0.000 |   5.732 |   19.589 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                           |      |         |           |       |  Time   |   Time   | 
     |---------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK     |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -13.858 | 
     | U0_ALU/ALU_OUT_reg[10]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -13.858 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[9]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[9]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                19.590
- Arrival Time                  5.566
= Slack Time                   14.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.025 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M  | 0.000 |   0.000 |   14.025 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M  | 0.000 |   0.000 |   14.025 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M  | 0.000 |   0.000 |   14.025 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.745 |   0.745 |   14.769 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   0.747 |   14.771 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.423 |   1.169 |   15.194 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.170 |   15.195 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.274 |   1.444 |   15.469 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.444 |   15.469 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.183 |   1.627 |   15.652 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.627 |   15.652 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.552 |   2.179 |   16.203 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.179 |   16.203 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.575 |   2.753 |   16.778 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.754 |   16.778 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.566 |   3.319 |   17.344 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.319 |   17.344 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   3.882 |   17.907 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.882 |   17.907 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.561 |   4.443 |   18.468 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.443 |   18.468 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.018 |   19.043 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.018 |   19.043 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.167 |   5.186 |   19.210 | 
     | U0_ALU/mult_49/FS_1/U5/A       |  ^   | U0_ALU/mult_49/n11           | INVX2M     | 0.000 |   5.186 |   19.210 | 
     | U0_ALU/mult_49/FS_1/U5/Y       |  v   | U0_ALU/mult_49/FS_1/n8       | INVX2M     | 0.050 |   5.236 |   19.260 | 
     | U0_ALU/mult_49/FS_1/U4/B       |  v   | U0_ALU/mult_49/FS_1/n8       | XNOR2X2M   | 0.000 |   5.236 |   19.260 | 
     | U0_ALU/mult_49/FS_1/U4/Y       |  v   | U0_ALU/N118                  | XNOR2X2M   | 0.151 |   5.387 |   19.411 | 
     | U0_ALU/U33/A0N                 |  v   | U0_ALU/N118                  | OAI2BB1X2M | 0.000 |   5.387 |   19.411 | 
     | U0_ALU/U33/Y                   |  v   | U0_ALU/ALU_OUT_Comb[9]       | OAI2BB1X2M | 0.179 |   5.566 |   19.590 | 
     | U0_ALU/ALU_OUT_reg[9]/D        |  v   | U0_ALU/ALU_OUT_Comb[9]       | SDFFRQX2M  | 0.000 |   5.566 |   19.590 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -14.025 | 
     | U0_ALU/ALU_OUT_reg[9]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -14.025 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[7]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[7]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
= Required Time                19.574
- Arrival Time                  5.424
= Slack Time                   14.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                |      |                              |           |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |           |       |   0.000 |   14.150 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M | 0.000 |   0.000 |   14.150 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M | 0.000 |   0.000 |   14.150 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M | 0.000 |   0.000 |   14.150 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M | 0.745 |   0.745 |   14.895 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M    | 0.002 |   0.747 |   14.896 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M    | 0.423 |   1.169 |   15.319 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M   | 0.001 |   1.170 |   15.320 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M   | 0.274 |   1.444 |   15.594 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M   | 0.000 |   1.444 |   15.594 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M   | 0.183 |   1.627 |   15.777 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M   | 0.000 |   1.627 |   15.777 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M   | 0.552 |   2.179 |   16.329 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M   | 0.000 |   2.179 |   16.329 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M   | 0.575 |   2.753 |   16.903 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M   | 0.000 |   2.753 |   16.903 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M   | 0.566 |   3.319 |   17.469 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M   | 0.000 |   3.319 |   17.469 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M   | 0.563 |   3.882 |   18.032 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M   | 0.000 |   3.882 |   18.032 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M   | 0.561 |   4.443 |   18.593 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M   | 0.000 |   4.443 |   18.593 | 
     | U0_ALU/mult_49/S4_0/S          |  v   | U0_ALU/N116                  | ADDFX2M   | 0.589 |   5.033 |   19.182 | 
     | U0_ALU/U82/B0                  |  v   | U0_ALU/N116                  | AOI22X1M  | 0.000 |   5.033 |   19.182 | 
     | U0_ALU/U82/Y                   |  ^   | U0_ALU/n56                   | AOI22X1M  | 0.250 |   5.282 |   19.432 | 
     | U0_ALU/U81/A1                  |  ^   | U0_ALU/n56                   | AOI31X2M  | 0.000 |   5.282 |   19.432 | 
     | U0_ALU/U81/Y                   |  v   | U0_ALU/ALU_OUT_Comb[7]       | AOI31X2M  | 0.142 |   5.424 |   19.574 | 
     | U0_ALU/ALU_OUT_reg[7]/D        |  v   | U0_ALU/ALU_OUT_Comb[7]       | SDFFRQX2M | 0.000 |   5.424 |   19.574 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -14.150 | 
     | U0_ALU/ALU_OUT_reg[7]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -14.150 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[8]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[8]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  20.000
= Required Time                19.581
- Arrival Time                  5.410
= Slack Time                   14.171
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.171 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M  | 0.000 |   0.000 |   14.171 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M  | 0.000 |   0.000 |   14.171 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M  | 0.000 |   0.000 |   14.171 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.745 |   0.745 |   14.916 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   0.747 |   14.918 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.423 |   1.169 |   15.340 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.170 |   15.341 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.274 |   1.444 |   15.615 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   1.444 |   15.615 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.183 |   1.627 |   15.798 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   1.627 |   15.798 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.552 |   2.179 |   16.350 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.179 |   16.350 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.575 |   2.753 |   16.924 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   2.754 |   16.925 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.566 |   3.319 |   17.490 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.319 |   17.490 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   3.882 |   18.053 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   3.882 |   18.053 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.561 |   4.443 |   18.614 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   4.443 |   18.614 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.018 |   19.189 | 
     | U0_ALU/mult_49/U23/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | XNOR2X2M   | 0.000 |   5.018 |   19.189 | 
     | U0_ALU/mult_49/U23/Y           |  v   | U0_ALU/N117                  | XNOR2X2M   | 0.061 |   5.079 |   19.250 | 
     | U0_ALU/U97/B0                  |  v   | U0_ALU/N117                  | AOI2BB2XLM | 0.000 |   5.079 |   19.250 | 
     | U0_ALU/U97/Y                   |  ^   | U0_ALU/n51                   | AOI2BB2XLM | 0.219 |   5.299 |   19.470 | 
     | U0_ALU/U95/A1                  |  ^   | U0_ALU/n51                   | AOI21X2M   | 0.000 |   5.299 |   19.470 | 
     | U0_ALU/U95/Y                   |  v   | U0_ALU/ALU_OUT_Comb[8]       | AOI21X2M   | 0.111 |   5.410 |   19.581 | 
     | U0_ALU/ALU_OUT_reg[8]/D        |  v   | U0_ALU/ALU_OUT_Comb[8]       | SDFFRQX2M  | 0.000 |   5.410 |   19.581 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -14.171 | 
     | U0_ALU/ALU_OUT_reg[8]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -14.171 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[6]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[6]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
= Required Time                19.568
- Arrival Time                  5.009
= Slack Time                   14.559
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |   Cell    | Delay | Arrival | Required | 
     |                                |      |                              |           |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |           |       |   0.000 |   14.559 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK                      | CLKMX2X4M | 0.000 |   0.000 |   14.559 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | CLKMX2X4M | 0.000 |   0.000 |   14.559 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK                 | SDFFRQX2M | 0.000 |   0.000 |   14.559 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M | 0.745 |   0.745 |   15.304 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M    | 0.002 |   0.747 |   15.306 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M    | 0.423 |   1.169 |   15.728 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M   | 0.001 |   1.170 |   15.729 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M   | 0.274 |   1.444 |   16.003 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M   | 0.000 |   1.444 |   16.003 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M   | 0.183 |   1.627 |   16.186 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M   | 0.000 |   1.627 |   16.186 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M   | 0.552 |   2.179 |   16.738 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M   | 0.000 |   2.179 |   16.738 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M   | 0.575 |   2.753 |   17.313 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M   | 0.000 |   2.753 |   17.313 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M   | 0.566 |   3.319 |   17.878 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M   | 0.000 |   3.319 |   17.878 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M   | 0.563 |   3.882 |   18.442 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M   | 0.000 |   3.882 |   18.442 | 
     | U0_ALU/mult_49/S1_6_0/S        |  v   | U0_ALU/N115                  | ADDFX2M   | 0.586 |   4.468 |   19.027 | 
     | U0_ALU/U80/A0                  |  v   | U0_ALU/N115                  | AOI222X1M | 0.000 |   4.468 |   19.027 | 
     | U0_ALU/U80/Y                   |  ^   | U0_ALU/n69                   | AOI222X1M | 0.345 |   4.813 |   19.372 | 
     | U0_ALU/U77/A1                  |  ^   | U0_ALU/n69                   | AOI31X2M  | 0.000 |   4.813 |   19.372 | 
     | U0_ALU/U77/Y                   |  v   | U0_ALU/ALU_OUT_Comb[6]       | AOI31X2M  | 0.195 |   5.009 |   19.568 | 
     | U0_ALU/ALU_OUT_reg[6]/D        |  v   | U0_ALU/ALU_OUT_Comb[6]       | SDFFRQX2M | 0.000 |   5.009 |   19.568 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -14.559 | 
     | U0_ALU/ALU_OUT_reg[6]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -14.559 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[5]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[5]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.433
+ Phase Shift                  20.000
= Required Time                19.567
- Arrival Time                  4.861
= Slack Time                   14.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |   Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |           |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |           |       |   0.000 |   14.705 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK                           | CLKMX2X4M | 0.000 |   0.000 |   14.705 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | CLKMX2X4M | 0.000 |   0.000 |   14.705 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK                      | SDFFRQX2M | 0.000 |   0.000 |   14.705 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M | 0.534 |   0.534 |   15.239 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M    | 0.000 |   0.535 |   15.240 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M    | 0.438 |   0.972 |   15.677 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M   | 0.001 |   0.974 |   15.679 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M   | 0.279 |   1.253 |   15.958 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M   | 0.000 |   1.253 |   15.958 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M   | 0.191 |   1.444 |   16.149 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M   | 0.000 |   1.444 |   16.149 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M   | 0.296 |   1.740 |   16.445 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M | 0.000 |   1.740 |   16.445 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M | 0.271 |   2.011 |   16.716 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M   | 0.000 |   2.011 |   16.716 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M   | 0.460 |   2.471 |   17.176 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M   | 0.000 |   2.471 |   17.176 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M   | 0.349 |   2.820 |   17.525 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M | 0.000 |   2.820 |   17.525 | 
     | U0_ALU/div_52/U46/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M | 0.248 |   3.068 |   17.773 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M   | 0.000 |   3.068 |   17.773 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.472 |   3.541 |   18.246 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M   | 0.000 |   3.541 |   18.246 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M   | 0.320 |   3.861 |   18.566 | 
     | U0_ALU/div_52/U64/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M   | 0.000 |   3.861 |   18.566 | 
     | U0_ALU/div_52/U64/Y                       |  v   | U0_ALU/N130                       | AND2X1M   | 0.285 |   4.146 |   18.851 | 
     | U0_ALU/U76/C0                             |  v   | U0_ALU/N130                       | AOI222X1M | 0.000 |   4.146 |   18.851 | 
     | U0_ALU/U76/Y                              |  ^   | U0_ALU/n75                        | AOI222X1M | 0.514 |   4.660 |   19.365 | 
     | U0_ALU/U73/A1                             |  ^   | U0_ALU/n75                        | AOI31X2M  | 0.000 |   4.660 |   19.365 | 
     | U0_ALU/U73/Y                              |  v   | U0_ALU/ALU_OUT_Comb[5]            | AOI31X2M  | 0.201 |   4.861 |   19.566 | 
     | U0_ALU/ALU_OUT_reg[5]/D                   |  v   | U0_ALU/ALU_OUT_Comb[5]            | SDFFRQX2M | 0.000 |   4.861 |   19.567 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |  -14.705 | 
     | U0_ALU/ALU_OUT_reg[5]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |  -14.705 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/RdData_reg[4]/CK 
Endpoint:   U0_RegFile/RdData_reg[4]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.380
- Arrival Time                  3.952
= Slack Time                   15.427
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |           |       |   0.000 |   15.427 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M | 0.000 |   0.000 |   15.427 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M | 0.000 |   0.000 |   15.427 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M | 0.000 |   0.000 |   15.427 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M | 0.485 |   0.485 |   15.912 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M    | 0.000 |   0.485 |   15.912 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M    | 0.135 |   0.620 |   16.047 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M   | 0.000 |   0.620 |   16.047 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M   | 0.596 |   1.216 |   16.643 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M   | 0.000 |   1.216 |   16.643 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M   | 0.283 |   1.499 |   16.927 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M  | 0.000 |   1.499 |   16.927 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M  | 0.293 |   1.793 |   17.220 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M    | 0.000 |   1.793 |   17.220 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M    | 0.717 |   2.510 |   17.938 | 
     | U0_RegFile/U326/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M    | 0.020 |   2.530 |   17.957 | 
     | U0_RegFile/U326/Y                              |  v   | U0_RegFile/n320                         | MX4X1M    | 0.591 |   3.121 |   18.548 | 
     | U0_RegFile/U324/B                              |  v   | U0_RegFile/n320                         | MX4X1M    | 0.000 |   3.122 |   18.549 | 
     | U0_RegFile/U324/Y                              |  v   | U0_RegFile/N39                          | MX4X1M    | 0.456 |   3.577 |   19.005 | 
     | U0_RegFile/U323/A0                             |  v   | U0_RegFile/N39                          | AO22X1M   | 0.000 |   3.577 |   19.005 | 
     | U0_RegFile/U323/Y                              |  v   | U0_RegFile/n183                         | AO22X1M   | 0.375 |   3.952 |   19.380 | 
     | U0_RegFile/RdData_reg[4]/D                     |  v   | U0_RegFile/n183                         | SDFFRQX2M | 0.000 |   3.952 |   19.380 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.427 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.427 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.427 | 
     | U0_RegFile/RdData_reg[4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.427 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/RdData_reg[3]/CK 
Endpoint:   U0_RegFile/RdData_reg[3]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.953
= Slack Time                   15.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |           |       |   0.000 |   15.431 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M | 0.000 |   0.000 |   15.431 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M | 0.000 |   0.000 |   15.431 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M | 0.000 |   0.000 |   15.431 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M | 0.485 |   0.485 |   15.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M    | 0.000 |   0.485 |   15.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M    | 0.135 |   0.620 |   16.050 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M   | 0.000 |   0.620 |   16.050 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M   | 0.596 |   1.216 |   16.646 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M   | 0.000 |   1.216 |   16.646 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M   | 0.283 |   1.499 |   16.930 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M  | 0.000 |   1.499 |   16.930 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M  | 0.293 |   1.793 |   17.223 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M    | 0.000 |   1.793 |   17.223 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M    | 0.717 |   2.510 |   17.941 | 
     | U0_RegFile/U322/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M    | 0.019 |   2.530 |   17.960 | 
     | U0_RegFile/U322/Y                              |  v   | U0_RegFile/n316                         | MX4X1M    | 0.609 |   3.138 |   18.569 | 
     | U0_RegFile/U320/B                              |  v   | U0_RegFile/n316                         | MX4X1M    | 0.001 |   3.139 |   18.569 | 
     | U0_RegFile/U320/Y                              |  v   | U0_RegFile/N40                          | MX4X1M    | 0.458 |   3.597 |   19.028 | 
     | U0_RegFile/U319/A0                             |  v   | U0_RegFile/N40                          | AO22X1M   | 0.000 |   3.598 |   19.028 | 
     | U0_RegFile/U319/Y                              |  v   | U0_RegFile/n182                         | AO22X1M   | 0.355 |   3.953 |   19.383 | 
     | U0_RegFile/RdData_reg[3]/D                     |  v   | U0_RegFile/n182                         | SDFFRQX2M | 0.000 |   3.953 |   19.383 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.431 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.431 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.431 | 
     | U0_RegFile/RdData_reg[3]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.431 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/RdData_reg[2]/CK 
Endpoint:   U0_RegFile/RdData_reg[2]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.385
- Arrival Time                  3.933
= Slack Time                   15.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |           |       |   0.000 |   15.451 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M | 0.000 |   0.000 |   15.451 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M | 0.000 |   0.000 |   15.451 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M | 0.000 |   0.000 |   15.451 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M | 0.485 |   0.485 |   15.936 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M    | 0.000 |   0.485 |   15.936 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M    | 0.135 |   0.620 |   16.071 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M   | 0.000 |   0.620 |   16.071 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M   | 0.596 |   1.216 |   16.667 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M   | 0.000 |   1.216 |   16.667 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M   | 0.283 |   1.499 |   16.950 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M  | 0.000 |   1.499 |   16.951 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M  | 0.293 |   1.793 |   17.244 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M    | 0.000 |   1.793 |   17.244 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M    | 0.717 |   2.510 |   17.961 | 
     | U0_RegFile/U318/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M    | 0.019 |   2.530 |   17.981 | 
     | U0_RegFile/U318/Y                              |  v   | U0_RegFile/n147                         | MX4X1M    | 0.588 |   3.118 |   18.569 | 
     | U0_RegFile/U316/B                              |  v   | U0_RegFile/n147                         | MX4X1M    | 0.000 |   3.118 |   18.569 | 
     | U0_RegFile/U316/Y                              |  v   | U0_RegFile/N41                          | MX4X1M    | 0.463 |   3.582 |   19.033 | 
     | U0_RegFile/U315/A0                             |  v   | U0_RegFile/N41                          | AO22X1M   | 0.000 |   3.582 |   19.033 | 
     | U0_RegFile/U315/Y                              |  v   | U0_RegFile/n181                         | AO22X1M   | 0.352 |   3.933 |   19.385 | 
     | U0_RegFile/RdData_reg[2]/D                     |  v   | U0_RegFile/n181                         | SDFFRQX2M | 0.000 |   3.933 |   19.385 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.451 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.451 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.451 | 
     | U0_RegFile/RdData_reg[2]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.451 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/RdData_reg[1]/CK 
Endpoint:   U0_RegFile/RdData_reg[1]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.916
= Slack Time                   15.466
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |           |       |   0.000 |   15.466 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M | 0.000 |   0.000 |   15.466 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M | 0.000 |   0.000 |   15.466 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M | 0.000 |   0.000 |   15.466 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M | 0.485 |   0.485 |   15.951 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M    | 0.000 |   0.485 |   15.951 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M    | 0.135 |   0.620 |   16.086 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M   | 0.000 |   0.620 |   16.086 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M   | 0.596 |   1.216 |   16.682 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M   | 0.000 |   1.216 |   16.682 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M   | 0.283 |   1.499 |   16.965 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M  | 0.000 |   1.499 |   16.966 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M  | 0.293 |   1.793 |   17.259 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M    | 0.000 |   1.793 |   17.259 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M    | 0.717 |   2.510 |   17.976 | 
     | U0_RegFile/U313/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M    | 0.019 |   2.529 |   17.996 | 
     | U0_RegFile/U313/Y                              |  v   | U0_RegFile/n143                         | MX4X1M    | 0.575 |   3.104 |   18.570 | 
     | U0_RegFile/U312/B                              |  v   | U0_RegFile/n143                         | MX4X1M    | 0.000 |   3.105 |   18.571 | 
     | U0_RegFile/U312/Y                              |  v   | U0_RegFile/N42                          | MX4X1M    | 0.450 |   3.555 |   19.021 | 
     | U0_RegFile/U311/A0                             |  v   | U0_RegFile/N42                          | AO22X1M   | 0.000 |   3.555 |   19.021 | 
     | U0_RegFile/U311/Y                              |  v   | U0_RegFile/n180                         | AO22X1M   | 0.361 |   3.916 |   19.382 | 
     | U0_RegFile/RdData_reg[1]/D                     |  v   | U0_RegFile/n180                         | SDFFRQX2M | 0.000 |   3.916 |   19.382 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.466 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.466 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.466 | 
     | U0_RegFile/RdData_reg[1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.466 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/RdData_reg[5]/CK 
Endpoint:   U0_RegFile/RdData_reg[5]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.904
= Slack Time                   15.478
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |           |       |   0.000 |   15.478 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M | 0.000 |   0.000 |   15.478 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M | 0.000 |   0.000 |   15.478 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M | 0.000 |   0.000 |   15.478 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M | 0.485 |   0.485 |   15.962 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M    | 0.000 |   0.485 |   15.963 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M    | 0.135 |   0.620 |   16.097 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M   | 0.000 |   0.620 |   16.097 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M   | 0.596 |   1.216 |   16.694 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M   | 0.000 |   1.216 |   16.694 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M   | 0.283 |   1.499 |   16.977 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M  | 0.000 |   1.499 |   16.977 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M  | 0.293 |   1.793 |   17.271 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M    | 0.000 |   1.793 |   17.271 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M    | 0.717 |   2.510 |   17.988 | 
     | U0_RegFile/U350/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M    | 0.018 |   2.528 |   18.006 | 
     | U0_RegFile/U350/Y                              |  v   | U0_RegFile/n324                         | MX4X1M    | 0.586 |   3.114 |   18.591 | 
     | U0_RegFile/U348/B                              |  v   | U0_RegFile/n324                         | MX4X1M    | 0.000 |   3.114 |   18.592 | 
     | U0_RegFile/U348/Y                              |  v   | U0_RegFile/N38                          | MX4X1M    | 0.433 |   3.547 |   19.024 | 
     | U0_RegFile/U347/A0                             |  v   | U0_RegFile/N38                          | AO22X1M   | 0.000 |   3.547 |   19.025 | 
     | U0_RegFile/U347/Y                              |  v   | U0_RegFile/n184                         | AO22X1M   | 0.357 |   3.904 |   19.382 | 
     | U0_RegFile/RdData_reg[5]/D                     |  v   | U0_RegFile/n184                         | SDFFRQX2M | 0.000 |   3.904 |   19.382 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.478 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.478 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.478 | 
     | U0_RegFile/RdData_reg[5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.478 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/RdData_reg[6]/CK 
Endpoint:   U0_RegFile/RdData_reg[6]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.384
- Arrival Time                  3.897
= Slack Time                   15.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |           |       |   0.000 |   15.486 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M | 0.000 |   0.000 |   15.486 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M | 0.000 |   0.000 |   15.486 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M | 0.000 |   0.000 |   15.486 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M | 0.485 |   0.485 |   15.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M    | 0.000 |   0.485 |   15.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M    | 0.135 |   0.620 |   16.106 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M   | 0.000 |   0.620 |   16.106 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M   | 0.596 |   1.216 |   16.702 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M   | 0.000 |   1.216 |   16.702 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M   | 0.283 |   1.499 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M  | 0.000 |   1.499 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M  | 0.293 |   1.793 |   17.279 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M    | 0.000 |   1.793 |   17.279 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M    | 0.717 |   2.510 |   17.997 | 
     | U0_RegFile/U334/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M    | 0.019 |   2.529 |   18.016 | 
     | U0_RegFile/U334/Y                              |  v   | U0_RegFile/n329                         | MX4X1M    | 0.581 |   3.110 |   18.597 | 
     | U0_RegFile/U352/C                              |  v   | U0_RegFile/n329                         | MX4X1M    | 0.000 |   3.110 |   18.597 | 
     | U0_RegFile/U352/Y                              |  v   | U0_RegFile/N37                          | MX4X1M    | 0.438 |   3.548 |   19.035 | 
     | U0_RegFile/U351/A0                             |  v   | U0_RegFile/N37                          | AO22X1M   | 0.000 |   3.548 |   19.035 | 
     | U0_RegFile/U351/Y                              |  v   | U0_RegFile/n185                         | AO22X1M   | 0.349 |   3.897 |   19.384 | 
     | U0_RegFile/RdData_reg[6]/D                     |  v   | U0_RegFile/n185                         | SDFFRQX2M | 0.000 |   3.897 |   19.384 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.486 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.486 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.486 | 
     | U0_RegFile/RdData_reg[6]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.486 | 
     +--------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/RdData_reg[7]/CK 
Endpoint:   U0_RegFile/RdData_reg[7]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.382
- Arrival Time                  3.895
= Slack Time                   15.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |           |       |   0.000 |   15.487 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M | 0.000 |   0.000 |   15.487 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M | 0.000 |   0.000 |   15.487 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M | 0.000 |   0.000 |   15.487 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M | 0.485 |   0.485 |   15.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M    | 0.000 |   0.485 |   15.971 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M    | 0.135 |   0.620 |   16.106 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M   | 0.000 |   0.620 |   16.106 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M   | 0.596 |   1.216 |   16.702 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M   | 0.000 |   1.216 |   16.702 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M   | 0.283 |   1.499 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M  | 0.000 |   1.499 |   16.986 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M  | 0.293 |   1.793 |   17.279 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M    | 0.000 |   1.793 |   17.279 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M    | 0.717 |   2.510 |   17.997 | 
     | U0_RegFile/U358/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M    | 0.018 |   2.528 |   18.014 | 
     | U0_RegFile/U358/Y                              |  v   | U0_RegFile/n332                         | MX4X1M    | 0.589 |   3.117 |   18.604 | 
     | U0_RegFile/U356/B                              |  v   | U0_RegFile/n332                         | MX4X1M    | 0.000 |   3.118 |   18.604 | 
     | U0_RegFile/U356/Y                              |  v   | U0_RegFile/N36                          | MX4X1M    | 0.423 |   3.540 |   19.027 | 
     | U0_RegFile/U355/A0                             |  v   | U0_RegFile/N36                          | AO22X1M   | 0.000 |   3.540 |   19.027 | 
     | U0_RegFile/U355/Y                              |  v   | U0_RegFile/n186                         | AO22X1M   | 0.355 |   3.895 |   19.382 | 
     | U0_RegFile/RdData_reg[7]/D                     |  v   | U0_RegFile/n186                         | SDFFRQX2M | 0.000 |   3.895 |   19.382 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.487 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.487 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.487 | 
     | U0_RegFile/RdData_reg[7]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.487 | 
     +--------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/RdData_reg[0]/CK 
Endpoint:   U0_RegFile/RdData_reg[0]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.383
- Arrival Time                  3.891
= Slack Time                   15.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |   Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |           |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+-----------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |           |       |   0.000 |   15.492 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M | 0.000 |   0.000 |   15.492 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M | 0.000 |   0.000 |   15.492 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M | 0.000 |   0.000 |   15.492 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M | 0.485 |   0.485 |   15.977 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M    | 0.000 |   0.485 |   15.977 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M    | 0.135 |   0.620 |   16.111 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M   | 0.000 |   0.620 |   16.112 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M   | 0.596 |   1.216 |   16.708 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M   | 0.000 |   1.216 |   16.708 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M   | 0.283 |   1.499 |   16.991 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M  | 0.000 |   1.499 |   16.991 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M  | 0.293 |   1.793 |   17.285 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M    | 0.000 |   1.793 |   17.285 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M    | 0.717 |   2.510 |   18.002 | 
     | U0_RegFile/U346/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M    | 0.018 |   2.528 |   18.020 | 
     | U0_RegFile/U346/Y                              |  v   | U0_RegFile/n139                         | MX4X1M    | 0.554 |   3.083 |   18.575 | 
     | U0_RegFile/U344/B                              |  v   | U0_RegFile/n139                         | MX4X1M    | 0.000 |   3.083 |   18.575 | 
     | U0_RegFile/U344/Y                              |  v   | U0_RegFile/N43                          | MX4X1M    | 0.450 |   3.533 |   19.025 | 
     | U0_RegFile/U343/A0                             |  v   | U0_RegFile/N43                          | AO22X1M   | 0.000 |   3.534 |   19.026 | 
     | U0_RegFile/U343/Y                              |  v   | U0_RegFile/n179                         | AO22X1M   | 0.358 |   3.891 |   19.383 | 
     | U0_RegFile/RdData_reg[0]/D                     |  v   | U0_RegFile/n179                         | SDFFRQX2M | 0.000 |   3.891 |   19.383 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                             |      |              |           |       |  Time   |   Time   | 
     |-----------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK      |           |       |   0.000 |  -15.492 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.492 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.492 | 
     | U0_RegFile/RdData_reg[0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.492 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/regArr_reg[5][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.371
- Arrival Time                  3.473
= Slack Time                   15.897
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.897 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.897 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.897 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.897 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.382 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.382 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.517 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.517 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.113 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.113 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.397 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.397 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.690 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.690 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.408 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.423 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.725 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.725 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.297 |   3.125 |   19.022 | 
     | U0_RegFile/U283/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.126 |   19.023 | 
     | U0_RegFile/U283/Y                              |  v   | U0_RegFile/n235                         | OAI2BB2X1M | 0.348 |   3.473 |   19.371 | 
     | U0_RegFile/regArr_reg[5][7]/D                  |  v   | U0_RegFile/n235                         | SDFFRQX2M  | 0.000 |   3.473 |   19.371 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.897 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.897 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.897 | 
     | U0_RegFile/regArr_reg[5][7]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.897 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/regArr_reg[5][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.370
- Arrival Time                  3.472
= Slack Time                   15.898
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.898 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.898 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.898 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.898 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.383 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.383 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.517 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.518 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.114 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.114 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.397 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.397 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.691 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.691 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.408 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.424 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.726 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.726 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.297 |   3.125 |   19.023 | 
     | U0_RegFile/U282/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.126 |   19.023 | 
     | U0_RegFile/U282/Y                              |  v   | U0_RegFile/n234                         | OAI2BB2X1M | 0.346 |   3.472 |   19.370 | 
     | U0_RegFile/regArr_reg[5][6]/D                  |  v   | U0_RegFile/n234                         | SDFFRQX2M  | 0.000 |   3.472 |   19.370 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.898 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.898 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.898 | 
     | U0_RegFile/regArr_reg[5][6]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.898 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/regArr_reg[13][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][0]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.368
- Arrival Time                  3.464
= Slack Time                   15.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.905 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.905 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.905 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.905 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.389 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.390 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.524 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.524 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.121 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.121 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.698 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.698 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.415 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.430 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.727 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.727 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.295 |   3.117 |   19.022 | 
     | U0_RegFile/U368/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.118 |   19.022 | 
     | U0_RegFile/U368/Y                              |  v   | U0_RegFile/n292                         | OAI2BB2X1M | 0.346 |   3.464 |   19.368 | 
     | U0_RegFile/regArr_reg[13][0]/D                 |  v   | U0_RegFile/n292                         | SDFFRQX2M  | 0.000 |   3.464 |   19.368 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.905 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.905 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.905 | 
     | U0_RegFile/regArr_reg[13][0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.905 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/regArr_reg[15][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][1]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.370
- Arrival Time                  3.465
= Slack Time                   15.905
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.905 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.905 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.905 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.905 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.390 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.390 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.524 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.525 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.121 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.121 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.698 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.698 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.415 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.430 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.727 | 
     | U0_RegFile/U160/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.727 | 
     | U0_RegFile/U160/Y                              |  v   | U0_RegFile/n158                         | NAND2X2M   | 0.295 |   3.117 |   19.022 | 
     | U0_RegFile/U208/A1N                            |  v   | U0_RegFile/n158                         | OAI2BB2X1M | 0.000 |   3.118 |   19.022 | 
     | U0_RegFile/U208/Y                              |  v   | U0_RegFile/n309                         | OAI2BB2X1M | 0.347 |   3.465 |   19.370 | 
     | U0_RegFile/regArr_reg[15][1]/D                 |  v   | U0_RegFile/n309                         | SDFFRQX2M  | 0.000 |   3.465 |   19.370 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.905 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.905 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.905 | 
     | U0_RegFile/regArr_reg[15][1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.905 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/regArr_reg[9][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][0]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.468
= Slack Time                   15.906
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.906 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.906 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.906 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.906 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.391 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.391 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.526 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.526 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.122 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.122 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.406 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.406 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.699 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.699 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.417 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.432 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.728 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.728 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.302 |   3.124 |   19.030 | 
     | U0_RegFile/U231/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.000 |   3.124 |   19.031 | 
     | U0_RegFile/U231/Y                              |  v   | U0_RegFile/n260                         | OAI2BB2X1M | 0.343 |   3.468 |   19.374 | 
     | U0_RegFile/regArr_reg[9][0]/D                  |  v   | U0_RegFile/n260                         | SDFFRQX2M  | 0.000 |   3.468 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.906 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.906 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.906 | 
     | U0_RegFile/regArr_reg[9][0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.906 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/regArr_reg[9][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][3]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  3.465
= Slack Time                   15.907
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.907 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.907 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.907 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.907 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.391 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.392 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.526 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.526 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.123 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.123 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.406 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.406 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.700 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.700 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.417 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.432 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.729 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.729 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.302 |   3.124 |   19.031 | 
     | U0_RegFile/U234/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.125 |   19.032 | 
     | U0_RegFile/U234/Y                              |  v   | U0_RegFile/n263                         | OAI2BB2X1M | 0.341 |   3.465 |   19.372 | 
     | U0_RegFile/regArr_reg[9][3]/D                  |  v   | U0_RegFile/n263                         | SDFFRQX2M  | 0.000 |   3.465 |   19.372 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.907 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.907 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.907 | 
     | U0_RegFile/regArr_reg[9][3]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.907 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/regArr_reg[1][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.370
- Arrival Time                  3.462
= Slack Time                   15.908
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.908 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.908 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.908 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.908 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.392 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.392 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.527 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.527 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.123 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.123 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.407 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.407 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.700 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.700 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.418 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.433 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.735 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.735 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.290 |   3.117 |   19.025 | 
     | U0_RegFile/U302/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.118 |   19.026 | 
     | U0_RegFile/U302/Y                              |  v   | U0_RegFile/n198                         | OAI2BB2X1M | 0.344 |   3.462 |   19.370 | 
     | U0_RegFile/regArr_reg[1][2]/D                  |  v   | U0_RegFile/n198                         | SDFFRQX2M  | 0.000 |   3.462 |   19.370 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.908 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.908 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.908 | 
     | U0_RegFile/regArr_reg[1][2]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.908 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/regArr_reg[9][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.465
= Slack Time                   15.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.909 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.909 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.909 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.393 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.393 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.528 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.528 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.124 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.124 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.408 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.408 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.701 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.701 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.419 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.434 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.730 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.730 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.302 |   3.124 |   19.032 | 
     | U0_RegFile/U238/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.125 |   19.033 | 
     | U0_RegFile/U238/Y                              |  v   | U0_RegFile/n267                         | OAI2BB2X1M | 0.341 |   3.465 |   19.374 | 
     | U0_RegFile/regArr_reg[9][7]/D                  |  v   | U0_RegFile/n267                         | SDFFRQX2M  | 0.000 |   3.465 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.909 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.909 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.909 | 
     | U0_RegFile/regArr_reg[9][7]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.909 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/regArr_reg[13][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][3]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.368
- Arrival Time                  3.457
= Slack Time                   15.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.911 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.911 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.911 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.911 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.395 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.396 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.530 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.530 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.127 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.127 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.410 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.410 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.704 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.704 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.421 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.436 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.733 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.733 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.295 |   3.117 |   19.028 | 
     | U0_RegFile/U371/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.118 |   19.029 | 
     | U0_RegFile/U371/Y                              |  v   | U0_RegFile/n295                         | OAI2BB2X1M | 0.339 |   3.457 |   19.368 | 
     | U0_RegFile/regArr_reg[13][3]/D                 |  v   | U0_RegFile/n295                         | SDFFRQX2M  | 0.000 |   3.457 |   19.368 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.911 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.911 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.911 | 
     | U0_RegFile/regArr_reg[13][3]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.911 | 
     +------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/regArr_reg[5][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][0]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.463
= Slack Time                   15.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.911 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.911 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.911 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.911 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.396 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.396 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.531 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.531 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.127 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.127 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.411 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.411 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.704 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.704 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.422 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.437 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.739 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.739 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.297 |   3.125 |   19.036 | 
     | U0_RegFile/U276/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.125 |   19.037 | 
     | U0_RegFile/U276/Y                              |  v   | U0_RegFile/n228                         | OAI2BB2X1M | 0.338 |   3.463 |   19.374 | 
     | U0_RegFile/regArr_reg[5][0]/D                  |  v   | U0_RegFile/n228                         | SDFFRQX2M  | 0.000 |   3.463 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.911 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.911 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.911 | 
     | U0_RegFile/regArr_reg[5][0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.911 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/regArr_reg[7][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.370
- Arrival Time                  3.458
= Slack Time                   15.912
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.912 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.912 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.912 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.912 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.397 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.397 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.532 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.532 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.128 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.128 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.411 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.412 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.705 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.705 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.422 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.438 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.740 | 
     | U0_RegFile/U164/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.740 | 
     | U0_RegFile/U164/Y                              |  v   | U0_RegFile/n173                         | NAND2X2M   | 0.287 |   3.115 |   19.027 | 
     | U0_RegFile/U299/A1N                            |  v   | U0_RegFile/n173                         | OAI2BB2X1M | 0.000 |   3.115 |   19.027 | 
     | U0_RegFile/U299/Y                              |  v   | U0_RegFile/n251                         | OAI2BB2X1M | 0.343 |   3.458 |   19.370 | 
     | U0_RegFile/regArr_reg[7][7]/D                  |  v   | U0_RegFile/n251                         | SDFFRQX2M  | 0.000 |   3.458 |   19.370 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.912 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.912 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.912 | 
     | U0_RegFile/regArr_reg[7][7]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.912 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/regArr_reg[5][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.459
= Slack Time                   15.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.915 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.915 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.915 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.400 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.400 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.535 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.535 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.131 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.131 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.414 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.415 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.708 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.708 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.425 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.441 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.743 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.743 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.297 |   3.125 |   19.040 | 
     | U0_RegFile/U278/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.126 |   19.041 | 
     | U0_RegFile/U278/Y                              |  v   | U0_RegFile/n230                         | OAI2BB2X1M | 0.333 |   3.459 |   19.374 | 
     | U0_RegFile/regArr_reg[5][2]/D                  |  v   | U0_RegFile/n230                         | SDFFRQX2M  | 0.000 |   3.459 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.915 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.915 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.915 | 
     | U0_RegFile/regArr_reg[5][2]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.915 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/regArr_reg[15][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][0]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.458
= Slack Time                   15.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.916 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.916 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.916 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.916 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.401 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.401 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.536 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.536 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.132 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.132 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.415 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.415 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.709 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.709 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.426 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.441 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.738 | 
     | U0_RegFile/U160/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.738 | 
     | U0_RegFile/U160/Y                              |  v   | U0_RegFile/n158                         | NAND2X2M   | 0.295 |   3.117 |   19.033 | 
     | U0_RegFile/U207/A1N                            |  v   | U0_RegFile/n158                         | OAI2BB2X1M | 0.001 |   3.118 |   19.034 | 
     | U0_RegFile/U207/Y                              |  v   | U0_RegFile/n308                         | OAI2BB2X1M | 0.340 |   3.458 |   19.374 | 
     | U0_RegFile/regArr_reg[15][0]/D                 |  v   | U0_RegFile/n308                         | SDFFRQX2M  | 0.000 |   3.458 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.916 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.916 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.916 | 
     | U0_RegFile/regArr_reg[15][0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.916 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/regArr_reg[1][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][5]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.371
- Arrival Time                  3.455
= Slack Time                   15.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.916 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.916 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.916 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.916 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.401 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.401 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.536 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.536 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.132 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.132 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.416 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.416 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.709 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.709 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.427 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.442 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.744 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.744 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.290 |   3.117 |   19.034 | 
     | U0_RegFile/U305/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.118 |   19.035 | 
     | U0_RegFile/U305/Y                              |  v   | U0_RegFile/n201                         | OAI2BB2X1M | 0.336 |   3.455 |   19.371 | 
     | U0_RegFile/regArr_reg[1][5]/D                  |  v   | U0_RegFile/n201                         | SDFFRQX2M  | 0.000 |   3.455 |   19.371 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.916 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.916 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.916 | 
     | U0_RegFile/regArr_reg[1][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.916 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/regArr_reg[9][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.375
- Arrival Time                  3.458
= Slack Time                   15.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.918 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.918 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.918 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.918 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.402 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.403 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.537 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.537 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.133 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.134 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.417 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.417 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.710 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.711 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.428 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.443 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.740 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.740 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.302 |   3.124 |   19.042 | 
     | U0_RegFile/U233/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.125 |   19.042 | 
     | U0_RegFile/U233/Y                              |  v   | U0_RegFile/n262                         | OAI2BB2X1M | 0.333 |   3.458 |   19.375 | 
     | U0_RegFile/regArr_reg[9][2]/D                  |  v   | U0_RegFile/n262                         | SDFFRQX2M  | 0.000 |   3.458 |   19.375 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.918 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.918 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.918 | 
     | U0_RegFile/regArr_reg[9][2]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.918 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/regArr_reg[15][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][4]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  3.454
= Slack Time                   15.918
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.918 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.918 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.918 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.918 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.402 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.403 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.537 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.537 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.134 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.134 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.417 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.417 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.711 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.711 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.428 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.443 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.740 | 
     | U0_RegFile/U160/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.740 | 
     | U0_RegFile/U160/Y                              |  v   | U0_RegFile/n158                         | NAND2X2M   | 0.295 |   3.117 |   19.035 | 
     | U0_RegFile/U211/A1N                            |  v   | U0_RegFile/n158                         | OAI2BB2X1M | 0.001 |   3.118 |   19.035 | 
     | U0_RegFile/U211/Y                              |  v   | U0_RegFile/n312                         | OAI2BB2X1M | 0.337 |   3.454 |   19.372 | 
     | U0_RegFile/regArr_reg[15][4]/D                 |  v   | U0_RegFile/n312                         | SDFFRQX2M  | 0.000 |   3.454 |   19.372 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.918 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.918 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.918 | 
     | U0_RegFile/regArr_reg[15][4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.918 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/regArr_reg[9][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][5]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.456
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.919 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.919 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.403 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.403 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.538 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.538 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.134 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.134 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.418 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.418 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.711 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.711 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.429 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.444 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.740 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.741 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.302 |   3.124 |   19.042 | 
     | U0_RegFile/U236/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.125 |   19.043 | 
     | U0_RegFile/U236/Y                              |  v   | U0_RegFile/n265                         | OAI2BB2X1M | 0.331 |   3.456 |   19.374 | 
     | U0_RegFile/regArr_reg[9][5]/D                  |  v   | U0_RegFile/n265                         | SDFFRQX2M  | 0.000 |   3.456 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.919 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.919 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.919 | 
     | U0_RegFile/regArr_reg[9][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.919 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/regArr_reg[5][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.455
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.919 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.919 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.538 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.135 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.135 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.418 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.418 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.712 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.712 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.429 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.445 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.747 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.747 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.297 |   3.125 |   19.044 | 
     | U0_RegFile/U280/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.126 |   19.045 | 
     | U0_RegFile/U280/Y                              |  v   | U0_RegFile/n232                         | OAI2BB2X1M | 0.329 |   3.455 |   19.374 | 
     | U0_RegFile/regArr_reg[5][4]/D                  |  v   | U0_RegFile/n232                         | SDFFRQX2M  | 0.000 |   3.455 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.919 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.919 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.919 | 
     | U0_RegFile/regArr_reg[5][4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.919 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/regArr_reg[9][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.375
- Arrival Time                  3.456
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.919 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.919 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.135 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.135 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.418 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.419 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.712 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.712 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.429 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.445 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.741 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.741 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.302 |   3.124 |   19.043 | 
     | U0_RegFile/U235/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.125 |   19.044 | 
     | U0_RegFile/U235/Y                              |  v   | U0_RegFile/n264                         | OAI2BB2X1M | 0.331 |   3.456 |   19.375 | 
     | U0_RegFile/regArr_reg[9][4]/D                  |  v   | U0_RegFile/n264                         | SDFFRQX2M  | 0.000 |   3.456 |   19.375 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.919 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.919 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.919 | 
     | U0_RegFile/regArr_reg[9][4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.919 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/regArr_reg[13][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][6]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.373
- Arrival Time                  3.454
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.919 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.919 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.919 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.135 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.135 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.419 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.419 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.712 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.712 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.430 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.445 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.741 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.741 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.295 |   3.117 |   19.036 | 
     | U0_RegFile/U374/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.118 |   19.038 | 
     | U0_RegFile/U374/Y                              |  v   | U0_RegFile/n298                         | OAI2BB2X1M | 0.335 |   3.454 |   19.373 | 
     | U0_RegFile/regArr_reg[13][6]/D                 |  v   | U0_RegFile/n298                         | SDFFRQX2M  | 0.000 |   3.454 |   19.373 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.919 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.919 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.919 | 
     | U0_RegFile/regArr_reg[13][6]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.919 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/regArr_reg[13][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][2]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.371
- Arrival Time                  3.451
= Slack Time                   15.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.920 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.920 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.405 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.135 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.136 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.419 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.419 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.712 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.713 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.430 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.445 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.742 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.742 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.295 |   3.117 |   19.037 | 
     | U0_RegFile/U370/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.118 |   19.037 | 
     | U0_RegFile/U370/Y                              |  v   | U0_RegFile/n294                         | OAI2BB2X1M | 0.333 |   3.451 |   19.371 | 
     | U0_RegFile/regArr_reg[13][2]/D                 |  v   | U0_RegFile/n294                         | SDFFRQX2M  | 0.000 |   3.451 |   19.371 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.920 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.920 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.920 | 
     | U0_RegFile/regArr_reg[13][2]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.920 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/regArr_reg[13][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][7]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.454
= Slack Time                   15.920
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.920 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.920 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.920 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.404 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.405 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.539 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.136 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.136 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.419 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.419 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.713 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.713 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.430 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.445 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.742 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.742 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.295 |   3.117 |   19.037 | 
     | U0_RegFile/U375/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.118 |   19.037 | 
     | U0_RegFile/U375/Y                              |  v   | U0_RegFile/n299                         | OAI2BB2X1M | 0.336 |   3.454 |   19.374 | 
     | U0_RegFile/regArr_reg[13][7]/D                 |  v   | U0_RegFile/n299                         | SDFFRQX2M  | 0.000 |   3.454 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.920 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.920 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.920 | 
     | U0_RegFile/regArr_reg[13][7]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.920 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/regArr_reg[7][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  3.450
= Slack Time                   15.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.922 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.922 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.922 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.922 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.407 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.407 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.542 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.542 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.138 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.138 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.421 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.422 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.715 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.715 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.432 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.448 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.750 | 
     | U0_RegFile/U164/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.750 | 
     | U0_RegFile/U164/Y                              |  v   | U0_RegFile/n173                         | NAND2X2M   | 0.287 |   3.115 |   19.037 | 
     | U0_RegFile/U293/A1N                            |  v   | U0_RegFile/n173                         | OAI2BB2X1M | 0.000 |   3.115 |   19.037 | 
     | U0_RegFile/U293/Y                              |  v   | U0_RegFile/n245                         | OAI2BB2X1M | 0.335 |   3.450 |   19.372 | 
     | U0_RegFile/regArr_reg[7][1]/D                  |  v   | U0_RegFile/n245                         | SDFFRQX2M  | 0.000 |   3.450 |   19.372 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.922 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.922 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.922 | 
     | U0_RegFile/regArr_reg[7][1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.922 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/regArr_reg[9][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.377
- Arrival Time                  3.453
= Slack Time                   15.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.924 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.924 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.924 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.924 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.408 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.409 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.543 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.543 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.140 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.140 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.423 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.423 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.717 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.717 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.434 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.449 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.746 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.746 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.302 |   3.124 |   19.048 | 
     | U0_RegFile/U232/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.125 |   19.049 | 
     | U0_RegFile/U232/Y                              |  v   | U0_RegFile/n261                         | OAI2BB2X1M | 0.328 |   3.453 |   19.377 | 
     | U0_RegFile/regArr_reg[9][1]/D                  |  v   | U0_RegFile/n261                         | SDFFRQX2M  | 0.000 |   3.453 |   19.377 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.924 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.924 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.924 | 
     | U0_RegFile/regArr_reg[9][1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.924 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/regArr_reg[11][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[11][1]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.372
- Arrival Time                  3.448
= Slack Time                   15.924
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.924 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.924 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.924 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.924 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.409 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.409 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.544 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.544 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.140 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.140 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.423 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.423 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.717 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.717 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.434 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.525 |   18.449 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   2.822 |   18.746 | 
     | U0_RegFile/U158/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   2.822 |   18.746 | 
     | U0_RegFile/U158/Y                              |  v   | U0_RegFile/n177                         | NAND2X2M   | 0.288 |   3.110 |   19.034 | 
     | U0_RegFile/U261/A1N                            |  v   | U0_RegFile/n177                         | OAI2BB2X1M | 0.001 |   3.110 |   19.034 | 
     | U0_RegFile/U261/Y                              |  v   | U0_RegFile/n277                         | OAI2BB2X1M | 0.337 |   3.448 |   19.372 | 
     | U0_RegFile/regArr_reg[11][1]/D                 |  v   | U0_RegFile/n277                         | SDFFRQX2M  | 0.000 |   3.448 |   19.372 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK      |           |       |   0.000 |  -15.924 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.924 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.924 | 
     | U0_RegFile/regArr_reg[11][1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.924 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/regArr_reg[1][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.374
- Arrival Time                  3.449
= Slack Time                   15.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.925 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK                                 | CLKMX2X4M  | 0.000 |   0.000 |   15.925 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | CLKMX2X4M  | 0.000 |   0.000 |   15.925 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/CK |  ^   | REF_SCAN_CLK                            | SDFFRQX2M  | 0.000 |   0.000 |   15.925 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]/Q  |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | SDFFRQX2M  | 0.485 |   0.485 |   16.409 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/A                   |  ^   | U0_SYS_CTRL/U0_CTRL_RX/current_state[1] | INVX2M     | 0.000 |   0.485 |   16.410 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U71/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | INVX2M     | 0.135 |   0.620 |   16.544 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/A                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n52              | NOR4X1M    | 0.000 |   0.620 |   16.544 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.596 |   1.216 |   17.141 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.216 |   17.141 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.283 |   1.499 |   17.424 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   1.499 |   17.424 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.293 |   1.793 |   17.718 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   1.793 |   17.718 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.717 |   2.510 |   18.435 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   2.526 |   18.450 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.302 |   2.828 |   18.752 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   2.828 |   18.753 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.290 |   3.117 |   19.042 | 
     | U0_RegFile/U306/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.119 |   19.043 | 
     | U0_RegFile/U306/Y                              |  v   | U0_RegFile/n202                         | OAI2BB2X1M | 0.330 |   3.449 |   19.374 | 
     | U0_RegFile/regArr_reg[1][6]/D                  |  v   | U0_RegFile/n202                         | SDFFRQX2M  | 0.000 |   3.449 |   19.374 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK      |           |       |   0.000 |  -15.925 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK      | CLKMX2X4M | 0.000 |   0.000 |  -15.925 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |  -15.925 | 
     | U0_RegFile/regArr_reg[1][6]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |  -15.925 | 
     +-----------------------------------------------------------------------------------------------+ 

