<dec f='llvm/llvm/include/llvm/Support/CodeGen.h' l='55' type='2'/>
<doc f='llvm/llvm/include/llvm/Support/CodeGen.h' l='55'>// -O2, -Os</doc>
<use f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='102'/>
<use f='llvm/llvm/include/llvm/ExecutionEngine/Orc/JITTargetMachineBuilder.h' l='155'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='266' u='r' c='_ZNK4llvm19TargetSubtargetInfo34getOptLevelToEnablePostRASchedulerEv'/>
<use f='llvm/llvm/include/llvm/LTO/Config.h' l='51'/>
<use f='llvm/llvm/include/llvm/Support/TargetRegistry.h' l='398' c='_ZNK4llvm6Target19createTargetMachineENS_9StringRefES1_S1_RKNS_13TargetOptionsENS_8OptionalINS_5Reloc5ModelEEENS5_INS_9CodeModel5ModelEEENS_10CodeGenOpt5LevelEb'/>
<use f='llvm/clang/lib/CodeGen/BackendUtil.cpp' l='418' u='r' c='_ZL13getCGOptLevelRKN5clang14CodeGenOptionsE'/>
<use f='llvm/clang/lib/Frontend/CompilerInvocation.cpp' l='491' u='r' c='_ZL20getOptimizationLevelRN4llvm3opt7ArgListEN5clang9InputKindERNS3_17DiagnosticsEngineE'/>
<use f='llvm/clang/lib/Frontend/CompilerInvocation.cpp' l='504' u='r' c='_ZL20getOptimizationLevelRN4llvm3opt7ArgListEN5clang9InputKindERNS3_17DiagnosticsEngineE'/>
<use f='llvm/clang/tools/clang-fuzzer/handle-llvm/handle_llvm.cpp' l='60' u='r' c='_ZL11getOptLevelRKSt6vectorIPKcSaIS1_EERN4llvm10CodeGenOpt5LevelE'/>
<use f='llvm/clang/tools/clang-fuzzer/handle-llvm/handle_llvm.cpp' l='66' u='r' c='_ZL11getOptLevelRKSt6vectorIPKcSaIS1_EERN4llvm10CodeGenOpt5LevelE'/>
<use f='llvm/lld/Common/Args.cpp' l='26' u='r' c='_ZN3lld4args13getCGOptLevelEi'/>
<use f='llvm/llvm/lib/CodeGen/DwarfEHPrepare.cpp' l='289' c='_ZN12_GLOBAL__N_124DwarfEHPrepareLegacyPassC1EN4llvm10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/include/llvm/CodeGen/SelectionDAGISel.h' l='64' c='_ZN4llvm16SelectionDAGISelC1ERNS_13TargetMachineENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/ExecutionEngine/ExecutionEngine.cpp' l='474' u='r' c='_ZN4llvm13EngineBuilderC1ESt10unique_ptrINS_6ModuleESt14default_deleteIS2_EE'/>
<use f='llvm/llvm/include/llvm/LTO/legacy/LTOCodeGenerator.h' l='231'/>
<use f='llvm/llvm/lib/LTO/LTOCodeGenerator.cpp' l='223' u='r' c='_ZN4llvm16LTOCodeGenerator11setOptLevelEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPU.h' l='256' c='_ZN4llvm19createAMDGPUISelDagEPNS_13TargetMachineENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='112' c='_ZN12_GLOBAL__N_118AMDGPUDAGToDAGISelC1EPN4llvm13TargetMachineENS1_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonCopyToCombine.cpp' l='480' u='r' c='_ZN12_GLOBAL__N_120HexagonCopyToCombine20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2633' u='r' c='_ZNK4llvm20HexagonFrameLowering15shouldInlineCSRERKNS_15MachineFunctionERKSt6vectorINS_15CalleeSavedInfoESaIS5_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='413' u='r' c='_ZN12_GLOBAL__N_117HexagonPassConfig14addPreRegAllocEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='4524' u='r' c='_ZL17PerformREMCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoENS_10CodeGenOpt5LevelE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='179' u='r' c='_ZL18computeFSAdditionsB5cxx11N4llvm9StringRefENS_10CodeGenOpt5LevelERKNS_6TripleE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='431' u='r' c='_ZN12_GLOBAL__N_113PPCPassConfig11addIRPassesEv'/>
<use f='llvm/llvm/lib/Target/TargetMachineC.cpp' l='145' u='r' c='LLVMCreateTargetMachine'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='140' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='41' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='43' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='45' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='46' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='47' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/include/llvm/CodeGen/LinkAllCodegenComponents.h' l='48' u='r' c='_ZN12_GLOBAL__N_119ForceCodegenLinkingC1Ev'/>
<use f='llvm/llvm/tools/llc/llc.cpp' l='440' u='r' c='_ZL13compileModulePPcRN4llvm11LLVMContextE'/>
<use f='llvm/llvm/tools/llc/llc.cpp' l='448' u='r' c='_ZL13compileModulePPcRN4llvm11LLVMContextE'/>
<use f='llvm/llvm/tools/lli/lli.cpp' l='368' u='r' c='_Z11getOptLevelv'/>
<use f='llvm/llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp' l='149' u='r' c='LLVMFuzzerInitialize'/>
<use f='llvm/llvm/tools/llvm-isel-fuzzer/llvm-isel-fuzzer.cpp' l='157' u='r' c='LLVMFuzzerInitialize'/>
<use f='llvm/llvm/tools/llvm-lto2/llvm-lto2.cpp' l='288' u='r' c='_ZL3runiPPc'/>
<use f='llvm/llvm/tools/llvm-opt-fuzzer/llvm-opt-fuzzer.cpp' l='235' u='r' c='LLVMFuzzerInitialize'/>
<use f='llvm/llvm/tools/lto/lto.cpp' l='513' u='r' c='thinlto_create_codegen'/>
<use f='llvm/llvm/tools/opt/opt.cpp' l='416' u='r' c='_ZL18GetCodeGenOptLevelv'/>
<use f='llvm/llvm/unittests/CodeGen/MFCommon.inc' l='106' u='r' c='_ZN12_GLOBAL__N_118BogusTargetMachineC1Ev'/>
<use f='llvm/llvm/unittests/Target/AArch64/InstSizes.cpp' l='27' u='r' c='_ZN12_GLOBAL__N_119createTargetMachineEv'/>
<use f='llvm/llvm/unittests/Target/ARM/MachineInstrTest.cpp' l='89' u='r' c='_ZN50MachineInstructionDoubleWidthResult_IsCorrect_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Target/ARM/MachineInstrTest.cpp' l='246' u='r' c='_ZN52MachineInstructionHorizontalReduction_IsCorrect_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Target/ARM/MachineInstrTest.cpp' l='346' u='r' c='_ZN59MachineInstructionRetainsPreviousHalfElement_IsCorrect_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Target/ARM/MachineInstrTest.cpp' l='1039' u='r' c='_ZN47MachineInstrValidTailPredication_IsCorrect_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Target/ARM/MachineInstrTest.cpp' l='1180' u='r' c='_ZN32MachineInstr_HasSideEffects_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Target/PowerPC/AIXRelocModelTest.cpp' l='32' u='r' c='_ZN12_GLOBAL__N_135AIXRelocModelTest_DefalutToPIC_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Target/WebAssembly/WebAssemblyExceptionInfoTest.cpp' l='39' u='r' c='_ZN12_GLOBAL__N_119createTargetMachineEv'/>
<use f='llvm/llvm/unittests/Target/X86/MachineSizeOptsTest.cpp' l='35' u='r' c='_ZN12_GLOBAL__N_119createTargetMachineEv'/>
