// Seed: 1982929541
module module_0 (
    id_1
);
  output wire id_1;
  bit id_3, id_4;
  parameter id_5 = -1;
  initial
    #1 begin : LABEL_0
      id_3 <= 1;
    end
  wire id_6;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output wire id_2,
    id_28,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    output tri1 id_7,
    id_29,
    input uwire id_8,
    input wand id_9,
    input tri id_10,
    input tri1 id_11,
    output wand id_12,
    input tri1 id_13,
    input wire id_14,
    input tri1 id_15,
    input supply0 id_16,
    input tri0 id_17,
    output supply0 id_18,
    output uwire id_19,
    input wire id_20,
    input tri1 id_21,
    input wand id_22,
    output tri id_23,
    input wand id_24,
    output supply0 id_25,
    input uwire id_26
);
  assign id_3 = -1;
  module_0 modCall_1 (id_29);
  uwire id_30 = id_24;
  assign id_3.id_10 = -1;
  parameter id_31 = 1, id_32 = ~id_31, id_33 = id_16, id_34 = 1;
  assign id_32 = 1;
  uwire id_35 = -1;
  wire id_36, id_37, id_38;
  uwire id_39 = -1 !== id_38;
  id_40(
      .id_0(id_8), .id_1(-1), .id_2(1)
  );
endmodule
