# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do pilha_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# Error: 捁獥潳渠来摡⹯਍
#        Unable to replace existing ini file (modelsim.ini).  File can not be renamed.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/david/Dropbox/UFBA/Semestre\ 2023.2/ENGG56\ -\ PROJETO\ DE\ CIRCUITOS\ INTEGRADOS\ DIGITAIS/TRABALHO\ FINAL/ENGG56_CPU/PILHA {C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:43:52 on Nov 21,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA" C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v 
# ** Error: (vlog-66) Execution of vlib.exe failed. Please check the error log for more details.
# End time: 04:43:52 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./pilha_run_msim_rtl_verilog.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/david/Dropbox/UFBA/Semestre\ 2023.2/ENGG56\ -\ PROJETO\ DE\ CIRCUITOS\ INTEGRADOS\ DIGITAIS/TRABALHO\ F..."
vlib work
vlog -reportprogress 300 -work work {C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:44:30 on Nov 21,2023
# vlog -reportprogress 300 -work work C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v 
# -- Compiling module pilha_tb
# 
# Top level modules:
# 	pilha_tb
# End time: 04:44:31 on Nov 21,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.pilha_tb
# vsim work.pilha_tb 
# Start time: 04:44:36 on Nov 21,2023
# Loading work.pilha_tb
# ** Error: (vsim-3033) C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v(16): Instantiation of 'pilha' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /pilha_tb File: C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v
#         Searched libraries:
#             C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/simulation/modelsim/work
# Error loading design
# End time: 04:44:36 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:45:09 on Nov 21,2023
# vlog -reportprogress 300 -work work C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha.v 
# -- Compiling module pilha
# 
# Top level modules:
# 	pilha
# End time: 04:45:09 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:45:09 on Nov 21,2023
# vlog -reportprogress 300 -work work C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v 
# -- Compiling module pilha_tb
# 
# Top level modules:
# 	pilha_tb
# End time: 04:45:09 on Nov 21,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.pilha_tb
# vsim work.pilha_tb 
# Start time: 04:45:14 on Nov 21,2023
# Loading work.pilha_tb
# Loading work.pilha
add wave -position end  sim:/pilha_tb/clk
add wave -position end  sim:/pilha_tb/rstn
add wave -position end  sim:/pilha_tb/pop
add wave -position end  sim:/pilha_tb/push
add wave -position end  sim:/pilha_tb/din
add wave -position end  sim:/pilha_tb/empty
add wave -position end  sim:/pilha_tb/full
add wave -position end  sim:/pilha_tb/dout
run
run
run
run
run
# ** Note: $finish    : C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v(82)
#    Time: 420 ps  Iteration: 0  Instance: /pilha_tb
# 1
# Break in Module pilha_tb at C:/Users/david/Dropbox/UFBA/Semestre 2023.2/ENGG56 - PROJETO DE CIRCUITOS INTEGRADOS DIGITAIS/TRABALHO FINAL/ENGG56_CPU/PILHA/pilha_tb.v line 82
# End time: 04:57:51 on Nov 21,2023, Elapsed time: 0:12:37
# Errors: 0, Warnings: 0
