
*** Running vivado
    with args -log mfu.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mfu.tcl -notrace


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sun Jul 13 23:49:35 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source mfu.tcl -notrace
Command: link_design -top mfu -part xc7a12tcpg238-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a12tcpg238-3
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1661.996 ; gain = 0.000 ; free physical = 9069 ; free virtual = 23396
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1727.809 ; gain = 0.000 ; free physical = 8984 ; free virtual = 23311
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1728.809 ; gain = 0.000 ; free physical = 8984 ; free virtual = 23311
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1809.449 ; gain = 52.793 ; free physical = 8958 ; free virtual = 23285

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12466b626

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2256.246 ; gain = 446.797 ; free physical = 8545 ; free virtual = 22872

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 12466b626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 12466b626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
Phase 1 Initialization | Checksum: 12466b626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 12466b626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 12466b626

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
Phase 2 Timer Update And Timing Data Collection | Checksum: 12466b626

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 12466b626

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
Retarget | Checksum: 12466b626
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 12466b626

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
Constant propagation | Checksum: 12466b626
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
Phase 5 Sweep | Checksum: 12466b626

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2617.199 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
Sweep | Checksum: 12466b626
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 12466b626

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2649.215 ; gain = 32.016 ; free physical = 8176 ; free virtual = 22504
BUFG optimization | Checksum: 12466b626
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12466b626

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2649.215 ; gain = 32.016 ; free physical = 8176 ; free virtual = 22504
Shift Register Optimization | Checksum: 12466b626
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 12466b626

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2649.215 ; gain = 32.016 ; free physical = 8176 ; free virtual = 22504
Post Processing Netlist | Checksum: 12466b626
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 12466b626

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2649.215 ; gain = 32.016 ; free physical = 8176 ; free virtual = 22504

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
Phase 9.2 Verifying Netlist Connectivity | Checksum: 12466b626

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2649.215 ; gain = 32.016 ; free physical = 8176 ; free virtual = 22504
Phase 9 Finalization | Checksum: 12466b626

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2649.215 ; gain = 32.016 ; free physical = 8176 ; free virtual = 22504
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12466b626

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2649.215 ; gain = 32.016 ; free physical = 8176 ; free virtual = 22504

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 12466b626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12466b626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
Ending Netlist Obfuscation Task | Checksum: 12466b626

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8176 ; free virtual = 22504
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2649.215 ; gain = 892.559 ; free physical = 8176 ; free virtual = 22504
INFO: [Vivado 12-24828] Executing command : report_drc -file mfu_drc_opted.rpt -pb mfu_drc_opted.pb -rpx mfu_drc_opted.rpx
Command: report_drc -file mfu_drc_opted.rpt -pb mfu_drc_opted.pb -rpx mfu_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ucchash/Xilinx/2025.1/Vivado/data/ip'.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/sim/mfu_project/mfu_project.runs/impl_1/mfu_drc_opted.rpt.
report_drc completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8169 ; free virtual = 22497
INFO: [Common 17-1381] The checkpoint '/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/sim/mfu_project/mfu_project.runs/impl_1/mfu_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8156 ; free virtual = 22484
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d3c6bb12

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8156 ; free virtual = 22484
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.215 ; gain = 0.000 ; free physical = 8156 ; free virtual = 22484

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11dc0ddca

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2673.227 ; gain = 24.012 ; free physical = 8152 ; free virtual = 22480

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 197169c4c

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2673.227 ; gain = 24.012 ; free physical = 8152 ; free virtual = 22480

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 197169c4c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2673.227 ; gain = 24.012 ; free physical = 8152 ; free virtual = 22480
Phase 1 Placer Initialization | Checksum: 197169c4c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2673.227 ; gain = 24.012 ; free physical = 8152 ; free virtual = 22480

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 197169c4c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2673.227 ; gain = 24.012 ; free physical = 8152 ; free virtual = 22480

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 197169c4c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2673.227 ; gain = 24.012 ; free physical = 8152 ; free virtual = 22480

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 197169c4c

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2673.227 ; gain = 24.012 ; free physical = 8152 ; free virtual = 22480

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 17de4cc30

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8152 ; free virtual = 22479

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1850bd273

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8152 ; free virtual = 22479
Phase 2 Global Placement | Checksum: 1850bd273

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8152 ; free virtual = 22479

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1850bd273

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8152 ; free virtual = 22479

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ce5524c7

Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8152 ; free virtual = 22479

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14b04b5fb

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8152 ; free virtual = 22479

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14b04b5fb

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8152 ; free virtual = 22479

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 232e0c8e3

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 232e0c8e3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 232e0c8e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478
Phase 3 Detail Placement | Checksum: 232e0c8e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 232e0c8e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 232e0c8e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 232e0c8e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478
Phase 4.3 Placer Reporting | Checksum: 232e0c8e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8150 ; free virtual = 22478

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 232e0c8e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478
Ending Placer Task | Checksum: 1a41000a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2697.238 ; gain = 48.023 ; free physical = 8150 ; free virtual = 22478
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file mfu_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8142 ; free virtual = 22470
INFO: [Vivado 12-24828] Executing command : report_utilization -file mfu_utilization_placed.rpt -pb mfu_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file mfu_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8131 ; free virtual = 22458
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8130 ; free virtual = 22458
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8130 ; free virtual = 22458
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8130 ; free virtual = 22458
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8127 ; free virtual = 22455
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8127 ; free virtual = 22455
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8123 ; free virtual = 22451
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8123 ; free virtual = 22451
INFO: [Common 17-1381] The checkpoint '/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/sim/mfu_project/mfu_project.runs/impl_1/mfu_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2697.238 ; gain = 0.000 ; free physical = 8115 ; free virtual = 22444
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2702.113 ; gain = 0.000 ; free physical = 8115 ; free virtual = 22443
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.051 ; gain = 5.938 ; free physical = 8115 ; free virtual = 22443
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.051 ; gain = 0.000 ; free physical = 8115 ; free virtual = 22443
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.051 ; gain = 0.000 ; free physical = 8115 ; free virtual = 22443
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.051 ; gain = 0.000 ; free physical = 8115 ; free virtual = 22443
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2708.051 ; gain = 0.000 ; free physical = 8115 ; free virtual = 22443
Write Physdb Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2708.051 ; gain = 5.938 ; free physical = 8115 ; free virtual = 22443
INFO: [Common 17-1381] The checkpoint '/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/sim/mfu_project/mfu_project.runs/impl_1/mfu_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a12t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d049458e ConstDB: 0 ShapeSum: 65fc740c RouteDB: 6dca4706
Post Restoration Checksum: NetGraph: 3b314337 | NumContArr: 73b6a87e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23439e0ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2760.051 ; gain = 52.000 ; free physical = 8079 ; free virtual = 22395

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23439e0ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2781.051 ; gain = 73.000 ; free physical = 8056 ; free virtual = 22372

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23439e0ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2781.051 ; gain = 73.000 ; free physical = 8056 ; free virtual = 22372

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23439e0ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23439e0ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2dd3f9cb1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370
Phase 4 Initial Routing | Checksum: 2dd3f9cb1

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 212d51cbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370
Phase 5 Rip-up And Reroute | Checksum: 212d51cbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 212d51cbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 212d51cbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370
Phase 7 Post Hold Fix | Checksum: 212d51cbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00173858 %
  Global Horizontal Routing Utilization  = 0.00335397 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 212d51cbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 212d51cbe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 27c19b138

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 27c19b138

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370
Total Elapsed time in route_design: 8.02 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 11a30cbd2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 11a30cbd2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22370

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2790.051 ; gain = 82.000 ; free physical = 8054 ; free virtual = 22369
INFO: [Vivado 12-24828] Executing command : report_drc -file mfu_drc_routed.rpt -pb mfu_drc_routed.pb -rpx mfu_drc_routed.rpx
Command: report_drc -file mfu_drc_routed.rpt -pb mfu_drc_routed.pb -rpx mfu_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/sim/mfu_project/mfu_project.runs/impl_1/mfu_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file mfu_methodology_drc_routed.rpt -pb mfu_methodology_drc_routed.pb -rpx mfu_methodology_drc_routed.rpx
Command: report_methodology -file mfu_methodology_drc_routed.rpt -pb mfu_methodology_drc_routed.pb -rpx mfu_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/sim/mfu_project/mfu_project.runs/impl_1/mfu_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file mfu_timing_summary_routed.rpt -pb mfu_timing_summary_routed.pb -rpx mfu_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file mfu_route_status.rpt -pb mfu_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file mfu_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file mfu_bus_skew_routed.rpt -pb mfu_bus_skew_routed.pb -rpx mfu_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file mfu_power_routed.rpt -pb mfu_power_summary_routed.pb -rpx mfu_power_routed.rpx
Command: report_power -file mfu_power_routed.rpt -pb mfu_power_summary_routed.pb -rpx mfu_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file mfu_clock_utilization_routed.rpt
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.691 ; gain = 0.000 ; free physical = 8013 ; free virtual = 22329
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.691 ; gain = 0.000 ; free physical = 8013 ; free virtual = 22329
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.691 ; gain = 0.000 ; free physical = 8013 ; free virtual = 22329
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.691 ; gain = 0.000 ; free physical = 8013 ; free virtual = 22329
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.691 ; gain = 0.000 ; free physical = 8013 ; free virtual = 22329
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2864.691 ; gain = 0.000 ; free physical = 8012 ; free virtual = 22328
Write Physdb Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2864.691 ; gain = 0.000 ; free physical = 8012 ; free virtual = 22328
INFO: [Common 17-1381] The checkpoint '/home/ucchash/usarkar_work/github_repos/digital-design-verilog/combinational_logics/logic_gates/sim/mfu_project/mfu_project.runs/impl_1/mfu_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Jul 13 23:50:01 2025...
