$date
	Mon May  6 22:53:50 2024
$end
$version
	QuestaSim Version 2023.4
$end
$timescale
	1ns
$end

$scope module top $end
$var reg 1 ! clk $end
$var reg 1 " rst $end

$scope module t1 $end
$upscope $end

$scope module DUT $end
$var parameter 32 # ADDR_WIDTH $end
$var parameter 32 $ DATA_WIDTH $end
$var wire 1 % clk $end
$var wire 1 & rst $end
$var wire 1 ' addr [2] $end
$var wire 1 ( addr [1] $end
$var wire 1 ) addr [0] $end
$var wire 1 * wr_en $end
$var wire 1 + rd_en $end
$var wire 1 , wr_data [7] $end
$var wire 1 - wr_data [6] $end
$var wire 1 . wr_data [5] $end
$var wire 1 / wr_data [4] $end
$var wire 1 0 wr_data [3] $end
$var wire 1 1 wr_data [2] $end
$var wire 1 2 wr_data [1] $end
$var wire 1 3 wr_data [0] $end
$var reg 8 4 rd_data [7:0] $end
$var integer 32 5 i $end
$upscope $end
$upscope $end

$scope begin top_sv_unit $end
$upscope $end

$scope begin std $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
bx 4
b11 #
b1000 $
b1000 5
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
1&
0%
$end
#5
1!
1%
#10
0!
0%
#15
0"
1!
0&
1%
#20
0!
0%
#25
1!
1%
1*
13
12
11
#30
0!
0%
#35
1!
1%
#40
0!
0%
#45
1!
1%
0*
1+
02
01
1(
#50
0!
0%
#55
1!
1%
b11111111 4
#60
0!
0%
#65
1!
1%
0(
1'
1*
0+
#70
0!
0%
#75
1!
1%
#80
0!
0%
#85
1!
1%
12
11
#90
0!
0%
#95
1!
1%
#100
0!
0%
#105
1!
1%
0*
1+
02
1)
1(
#110
0!
0%
#115
1!
1%
#120
0!
0%
#125
1!
1%
01
0)
0(
#130
0!
0%
#135
1!
1%
b111 4
#140
0!
0%
#145
1!
1%
1*
0+
03
12
1)
1(
#150
0!
0%
#155
1!
1%
#160
0!
0%
#165
1!
1%
11
0)
#170
0!
0%
#175
1!
1%
#180
0!
0%
#185
1!
1%
0*
1+
13
1)
0'
#190
0!
0%
#195
1!
1%
b11111111 4
#200
0!
0%
#205
1!
1%
1*
0+
01
0(
1'
#210
0!
0%
#215
1!
1%
