---
layout: post
title: 
date: 2020-07-11 21:06
category: 
author: 
tags: []
summary: 
---

## tool chain

1. high level synthesis
   1. nmigen?
2. functional simulation
   1. icarus verilog
   2. [verilator](https://www.veripool.org/wiki/verilator)
3. logic synthesis
   1. [yosys](http://www.clifford.at/yosys/)
5. test synthesis
6. physical synthesis
   1. place and route?
7. post synthesis simulation
8. clock tree?

9. analysis
   1. timing
   2. power
   3. area

* GDS viewer
  * klayout
* lvs, drc, parasitic extraction


http://opencircuitdesign.com/
https://github.com/OpenTimer/OpenTimer
[openroad](https://theopenroadproject.org/)
MAGIC?
[Berkeley Analog generator](https://github.com/ucb-art/BAG_framework)
[FASoC](https://fasoc.engin.umich.edu/)
ngspice

https://skywater-pdk.readthedocs.io/en/latest/index.html
https://chips4makers.io/
https://libre-soc.org/

https://vlsiarch.ecen.okstate.edu/gem5/
arachne-pnr
nextpnr

## ip

### ram

https://openram.soe.ucsc.edu/

## pdk

https://github.com/google/skywater-pdk
https://www.eda.ncsu.edu/wiki/FreePDK
https://vlsiarch.ecen.okstate.edu/flow/

## full flow

https://www.hackster.io/ef/raven-risc-v-microcontroller-based-on-picorv32-core-f2f53d
