<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>D:\Work\Libero\IGL2_MiV_FreeRTOS_Demo\synthesis\synlog\Top_Level_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>COREJTAGDEBUG_UJTAG_WRAPPER|UDRCK_inferred_clock</data>
<data>100.0 MHz</data>
<data>94.9 MHz</data>
<data>-0.270</data>
</row>
<row>
<data>MSS_SubSystem_sb_0/CCC_0/GL0</data>
<data>50.0 MHz</data>
<data>58.8 MHz</data>
<data>3.001</data>
</row>
<row>
<data>MSS_SubSystem_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</data>
<data>50.0 MHz</data>
<data>452.7 MHz</data>
<data>17.791</data>
</row>
<row>
<data>MSS_SubSystem_sb_0/MSS_SubSystem_sb_HPMS_0/CLK_CONFIG_APB</data>
<data>12.5 MHz</data>
<data>135.6 MHz</data>
<data>36.312</data>
</row>
<row>
<data>TCK</data>
<data>6.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>174.9 MHz</data>
<data>4.284</data>
</row>
</report_table>
