<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>EMIF4F Symbols Defined</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">EMIF4F Symbols Defined<div class="ingroups"><a class="el" href="group___c_s_l___e_m_i_f4_f___a_p_i.html">EMIF4F</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga207f15362b503bc9416b0aa2369c508e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#ga207f15362b503bc9416b0aa2369c508e">hEmif</a>&#160;&#160;&#160;((CSL_Emif4fvRegs*)CSL_DDR3_0_SLV_CFG_REGS)</td></tr>
<tr class="separator:ga207f15362b503bc9416b0aa2369c508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade9f8da02d7f64020f66454b4ef12f83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade9f8da02d7f64020f66454b4ef12f83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gade9f8da02d7f64020f66454b4ef12f83">EMIF_ECC_PROTECTED_NUM_ADDR_RANGE</a>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="memdesc:gade9f8da02d7f64020f66454b4ef12f83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of ECC Protected Adrress range in EMIF Module. <br /></td></tr>
<tr class="separator:gade9f8da02d7f64020f66454b4ef12f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a6431e80da013a733290901190ca56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8a6431e80da013a733290901190ca56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gae8a6431e80da013a733290901190ca56">EMIF_ECC_FIFO_BUF_SIZE</a>&#160;&#160;&#160;(0x4U)</td></tr>
<tr class="memdesc:gae8a6431e80da013a733290901190ca56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal FIFO Buffer with depth of 4 which can store corrected error address or non correctable error address This fifo can store only first 4 error address.To store the 5th error address. Writing 0x1 will pop one element of the FIFO to error address register ,clearing 0th address in FIFO &amp; then we can store next new error addresss in FIFO else will miss the error address log i.e., Overflow occurs when the num ECC Err is more than EMIF_ECC_FIFO_BUF_SIZE. <br /></td></tr>
<tr class="separator:gae8a6431e80da013a733290901190ca56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad683fbb08f34f158b21fa98c60aad45e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad683fbb08f34f158b21fa98c60aad45e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gad683fbb08f34f158b21fa98c60aad45e">EMIF_ECC_ENABLE</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:gad683fbb08f34f158b21fa98c60aad45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Enable EMIF ECC. <br /></td></tr>
<tr class="separator:gad683fbb08f34f158b21fa98c60aad45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab619d97449cd556f1c65854ca91e92cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab619d97449cd556f1c65854ca91e92cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gab619d97449cd556f1c65854ca91e92cb">EMIF_ECC_DISABLE</a>&#160;&#160;&#160;(0x0U)</td></tr>
<tr class="memdesc:gab619d97449cd556f1c65854ca91e92cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to DISABLE EMIF ECC. <br /></td></tr>
<tr class="separator:gab619d97449cd556f1c65854ca91e92cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b27eff4be7b4991c412762f49897e4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b27eff4be7b4991c412762f49897e4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#ga1b27eff4be7b4991c412762f49897e4e">EMIF_EOI_CLEAR</a>&#160;&#160;&#160;(0x1U)</td></tr>
<tr class="memdesc:ga1b27eff4be7b4991c412762f49897e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to Clear EMIF End of Interrupt. <br /></td></tr>
<tr class="separator:ga1b27eff4be7b4991c412762f49897e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207f15362b503bc9416b0aa2369c508e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#ga207f15362b503bc9416b0aa2369c508e">hEmif</a>&#160;&#160;&#160;((CSL_Emif4fvRegs*)CSL_DDR3_0_SLV_CFG_REGS)</td></tr>
<tr class="separator:ga207f15362b503bc9416b0aa2369c508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec45eac8bce3c94a76ca0eaba33da89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeec45eac8bce3c94a76ca0eaba33da89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gaeec45eac8bce3c94a76ca0eaba33da89">EMIF_INTR_STATUS_ALL</a></td></tr>
<tr class="memdesc:gaeec45eac8bce3c94a76ca0eaba33da89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines mask for all the interrupts to disable for EMIF. <br /></td></tr>
<tr class="separator:gaeec45eac8bce3c94a76ca0eaba33da89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1dc8dd4129547ba4bcdde268875e91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd1dc8dd4129547ba4bcdde268875e91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gafd1dc8dd4129547ba4bcdde268875e91">EMIF_INTR_ALL</a>&#160;&#160;&#160;(<a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gaeec45eac8bce3c94a76ca0eaba33da89">EMIF_INTR_STATUS_ALL</a>)</td></tr>
<tr class="memdesc:gafd1dc8dd4129547ba4bcdde268875e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro defines mask for all the interrupts for EMIF. <br /></td></tr>
<tr class="separator:gafd1dc8dd4129547ba4bcdde268875e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207f15362b503bc9416b0aa2369c508e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#ga207f15362b503bc9416b0aa2369c508e">hEmif</a>&#160;&#160;&#160;((CSL_Emif4fRegs*)CSL_DDR3_EMIF_CONFIG_REGS)</td></tr>
<tr class="separator:ga207f15362b503bc9416b0aa2369c508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207f15362b503bc9416b0aa2369c508e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#ga207f15362b503bc9416b0aa2369c508e">hEmif</a>&#160;&#160;&#160;((CSL_EmifaRegs*)CSL_EMIFA_0_REGS)</td></tr>
<tr class="separator:ga207f15362b503bc9416b0aa2369c508e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8aa7b9ee3245c7ff73557a09c624deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_s_l___e_m_i_f4_f___s_y_m_b_o_l.html#gac8aa7b9ee3245c7ff73557a09c624deb">hEmifb</a>&#160;&#160;&#160;((CSL_EmifbRegs*)CSL_EMIFB_0_REGS)</td></tr>
<tr class="separator:gac8aa7b9ee3245c7ff73557a09c624deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga207f15362b503bc9416b0aa2369c508e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define hEmif&#160;&#160;&#160;((CSL_Emif4fvRegs*)CSL_DDR3_0_SLV_CFG_REGS)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Handle to access EMIF4F registers accessible through config bus. </p>

</div>
</div>
<a class="anchor" id="ga207f15362b503bc9416b0aa2369c508e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define hEmif&#160;&#160;&#160;((CSL_Emif4fRegs*)CSL_DDR3_EMIF_CONFIG_REGS)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Handle to access EMIF4F registers accessible through config bus. </p>

</div>
</div>
<a class="anchor" id="ga207f15362b503bc9416b0aa2369c508e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define hEmif&#160;&#160;&#160;((CSL_EmifaRegs*)CSL_EMIFA_0_REGS)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Handle to access EMIF4F registers accessible through config bus. </p>

</div>
</div>
<a class="anchor" id="ga207f15362b503bc9416b0aa2369c508e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define hEmif&#160;&#160;&#160;((CSL_Emif4fvRegs*)CSL_DDR3_0_SLV_CFG_REGS)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Handle to access EMIF4F registers accessible through config bus. </p>

</div>
</div>
<a class="anchor" id="gac8aa7b9ee3245c7ff73557a09c624deb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define hEmifb&#160;&#160;&#160;((CSL_EmifbRegs*)CSL_EMIFB_0_REGS)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Handle to access EMIF4F registers accessible through config bus. </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
