{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721838636531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721838636531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 13:30:36 2024 " "Processing started: Wed Jul 24 13:30:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721838636531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838636531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegaAutomatica -c RegaAutomatica " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegaAutomatica -c RegaAutomatica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838636531 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721838637140 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721838637141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FILL.v 1 1 " "Found 1 design units, including 1 entities, in source file FILL.v" { { "Info" "ISGN_ENTITY_NAME" "1 FILL " "Found entity 1: FILL" {  } { { "FILL.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/FILL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegaAutomatica.v 1 1 " "Found 1 design units, including 1 entities, in source file RegaAutomatica.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegaAutomatica " "Found entity 1: RegaAutomatica" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FERTILIZING.v 1 1 " "Found 1 design units, including 1 entities, in source file FERTILIZING.v" { { "Info" "ISGN_ENTITY_NAME" "1 FERTILIZING " "Found entity 1: FERTILIZING" {  } { { "FERTILIZING.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/FERTILIZING.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DivisorClock.v 1 1 " "Found 1 design units, including 1 entities, in source file DivisorClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/DivisorClock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fft.v 1 1 " "Found 1 design units, including 1 entities, in source file fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft " "Found entity 1: fft" {  } { { "fft.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/fft.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleFrequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file ControleFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleFrequencia " "Found entity 1: ControleFrequencia" {  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleRega.v 1 1 " "Found 1 design units, including 1 entities, in source file ControleRega.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleRega " "Found entity 1: ControleRega" {  } { { "ControleRega.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleRega.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControleAdubacao.v 1 1 " "Found 1 design units, including 1 entities, in source file ControleAdubacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControleAdubacao " "Found entity 1: ControleAdubacao" {  } { { "ControleAdubacao.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleAdubacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControladorMatriz.v 1 1 " "Found 1 design units, including 1 entities, in source file ControladorMatriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorMatriz " "Found entity 1: ControladorMatriz" {  } { { "ControladorMatriz.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControladorMatriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControladorDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file ControladorDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorDisplay " "Found entity 1: ControladorDisplay" {  } { { "ControladorDisplay.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControladorDisplay.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorNivelAgua.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorNivelAgua.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorNivelAgua " "Found entity 1: ContadorNivelAgua" {  } { { "ContadorNivelAgua.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ContadorNivelAgua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721838642177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegaAutomatica " "Elaborating entity \"RegaAutomatica\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721838642350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock DivisorClock:div_clk " "Elaborating entity \"DivisorClock\" for hierarchy \"DivisorClock:div_clk\"" {  } { { "RegaAutomatica.v" "div_clk" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft DivisorClock:div_clk\|fft:div_2 " "Elaborating entity \"fft\" for hierarchy \"DivisorClock:div_clk\|fft:div_2\"" {  } { { "DivisorClock.v" "div_2" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/DivisorClock.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILL FILL:controle_encher " "Elaborating entity \"FILL\" for hierarchy \"FILL:controle_encher\"" {  } { { "RegaAutomatica.v" "controle_encher" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorNivelAgua ContadorNivelAgua:contador_nivel " "Elaborating entity \"ContadorNivelAgua\" for hierarchy \"ContadorNivelAgua:contador_nivel\"" {  } { { "RegaAutomatica.v" "contador_nivel" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ContadorNivelAgua.v(14) " "Verilog HDL assignment warning at ContadorNivelAgua.v(14): truncated value with size 32 to match size of target (3)" {  } { { "ContadorNivelAgua.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ContadorNivelAgua.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721838642581 "|RegaAutomatica|ContadorNivelAgua:contador_nivel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ContadorNivelAgua.v(16) " "Verilog HDL assignment warning at ContadorNivelAgua.v(16): truncated value with size 32 to match size of target (3)" {  } { { "ContadorNivelAgua.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ContadorNivelAgua.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721838642581 "|RegaAutomatica|ContadorNivelAgua:contador_nivel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleFrequencia ControleFrequencia:controle_freq " "Elaborating entity \"ControleFrequencia\" for hierarchy \"ControleFrequencia:controle_freq\"" {  } { { "RegaAutomatica.v" "controle_freq" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642581 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ctrl_clk ControleFrequencia.v(22) " "Verilog HDL Always Construct warning at ControleFrequencia.v(22): inferring latch(es) for variable \"Ctrl_clk\", which holds its previous value in one or more paths through the always construct" {  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1721838642581 "|RegaAutomatica|ControleFrequencia:controle_freq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ctrl_clk ControleFrequencia.v(24) " "Inferred latch for \"Ctrl_clk\" at ControleFrequencia.v(24)" {  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838642581 "|RegaAutomatica|ControleFrequencia:controle_freq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleRega ControleRega:controle_rega " "Elaborating entity \"ControleRega\" for hierarchy \"ControleRega:controle_rega\"" {  } { { "RegaAutomatica.v" "controle_rega" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControleAdubacao ControleAdubacao:controle_adub " "Elaborating entity \"ControleAdubacao\" for hierarchy \"ControleAdubacao:controle_adub\"" {  } { { "RegaAutomatica.v" "controle_adub" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FERTILIZING FERTILIZING:fertilizing " "Elaborating entity \"FERTILIZING\" for hierarchy \"FERTILIZING:fertilizing\"" {  } { { "RegaAutomatica.v" "fertilizing" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorMatriz ControladorMatriz:matriz_controlador " "Elaborating entity \"ControladorMatriz\" for hierarchy \"ControladorMatriz:matriz_controlador\"" {  } { { "RegaAutomatica.v" "matriz_controlador" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControladorDisplay ControladorDisplay:display_control " "Elaborating entity \"ControladorDisplay\" for hierarchy \"ControladorDisplay:display_control\"" {  } { { "RegaAutomatica.v" "display_control" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721838642800 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ControladorDisplay.v(36) " "Verilog HDL Case Statement information at ControladorDisplay.v(36): all case item expressions in this case statement are onehot" {  } { { "ControladorDisplay.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControladorDisplay.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1721838642800 "|RegaAutomatica|ControladorDisplay:display_control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ControleFrequencia:controle_freq\|Ctrl_clk " "Latch ControleFrequencia:controle_freq\|Ctrl_clk has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControleRega:controle_rega\|Gotejamento " "Ports D and ENA on the latch are fed by the same signal ControleRega:controle_rega\|Gotejamento" {  } { { "ControleRega.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleRega.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1721838644733 ""}  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1721838644733 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[0\] VCC " "Pin \"Colunas_Matriz\[0\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|Colunas_Matriz[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[1\] VCC " "Pin \"Colunas_Matriz\[1\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|Colunas_Matriz[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[2\] VCC " "Pin \"Colunas_Matriz\[2\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|Colunas_Matriz[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[3\] VCC " "Pin \"Colunas_Matriz\[3\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|Colunas_Matriz[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Colunas_Matriz\[4\] VCC " "Pin \"Colunas_Matriz\[4\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|Colunas_Matriz[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Segs\[7\] GND " "Pin \"Segs\[7\]\" is stuck at GND" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|Segs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_Segs\[0\] VCC " "Pin \"D_Segs\[0\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|D_Segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_Segs\[1\] VCC " "Pin \"D_Segs\[1\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|D_Segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_Segs\[2\] VCC " "Pin \"D_Segs\[2\]\" is stuck at VCC" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|D_Segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_Segs\[3\] GND " "Pin \"D_Segs\[3\]\" is stuck at GND" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1721838644753 "|RegaAutomatica|D_Segs[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1721838644753 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721838644875 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721838644875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1721838644875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721838644875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721838645984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 13:30:45 2024 " "Processing ended: Wed Jul 24 13:30:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721838645984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721838645984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721838645984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721838645984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1721838647266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721838647267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 13:30:46 2024 " "Processing started: Wed Jul 24 13:30:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721838647267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1721838647267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RegaAutomatica -c RegaAutomatica " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RegaAutomatica -c RegaAutomatica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1721838647267 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1721838647303 ""}
{ "Info" "0" "" "Project  = RegaAutomatica" {  } {  } 0 0 "Project  = RegaAutomatica" 0 0 "Fitter" 0 0 1721838647304 ""}
{ "Info" "0" "" "Revision = RegaAutomatica" {  } {  } 0 0 "Revision = RegaAutomatica" 0 0 "Fitter" 0 0 1721838647304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1721838647769 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1721838647769 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RegaAutomatica EPM240T100C5 " "Selected device EPM240T100C5 for design \"RegaAutomatica\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1721838647777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721838647835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1721838647835 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1721838647975 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1721838647983 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721838648031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721838648031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721838648031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721838648031 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1721838648031 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1721838648031 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1721838648059 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegaAutomatica.sdc " "Synopsys Design Constraints File file not found: 'RegaAutomatica.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1721838648060 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1721838648060 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1721838648064 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1721838648064 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 28 clocks " "Found 28 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ControleFrequencia:controle_freq\|Ctrl_clk " "   1.000 ControleFrequencia:controle_freq\|Ctrl_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_2\|Q " "   1.000 DivisorClock:div_clk\|fft:div_2\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_4\|Q " "   1.000 DivisorClock:div_clk\|fft:div_4\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_8\|Q " "   1.000 DivisorClock:div_clk\|fft:div_8\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_16\|Q " "   1.000 DivisorClock:div_clk\|fft:div_16\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_24\|Q " "   1.000 DivisorClock:div_clk\|fft:div_24\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_25\|Q " "   1.000 DivisorClock:div_clk\|fft:div_25\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_32\|Q " "   1.000 DivisorClock:div_clk\|fft:div_32\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_64\|Q " "   1.000 DivisorClock:div_clk\|fft:div_64\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_128\|Q " "   1.000 DivisorClock:div_clk\|fft:div_128\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_256\|Q " "   1.000 DivisorClock:div_clk\|fft:div_256\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_512\|Q " "   1.000 DivisorClock:div_clk\|fft:div_512\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_1024\|Q " "   1.000 DivisorClock:div_clk\|fft:div_1024\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_2048\|Q " "   1.000 DivisorClock:div_clk\|fft:div_2048\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_4096\|Q " "   1.000 DivisorClock:div_clk\|fft:div_4096\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_8192\|Q " "   1.000 DivisorClock:div_clk\|fft:div_8192\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_16384\|Q " "   1.000 DivisorClock:div_clk\|fft:div_16384\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_32768\|Q " "   1.000 DivisorClock:div_clk\|fft:div_32768\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_65536\|Q " "   1.000 DivisorClock:div_clk\|fft:div_65536\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_131072\|Q " "   1.000 DivisorClock:div_clk\|fft:div_131072\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_262144\|Q " "   1.000 DivisorClock:div_clk\|fft:div_262144\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_524288\|Q " "   1.000 DivisorClock:div_clk\|fft:div_524288\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_1048576\|Q " "   1.000 DivisorClock:div_clk\|fft:div_1048576\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_2097152\|Q " "   1.000 DivisorClock:div_clk\|fft:div_2097152\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_4194304\|Q " "   1.000 DivisorClock:div_clk\|fft:div_4194304\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 DivisorClock:div_clk\|fft:div_8388608\|Q " "   1.000 DivisorClock:div_clk\|fft:div_8388608\|Q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 REGA_Mode\[0\] " "   1.000 REGA_Mode\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1721838648064 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1721838648064 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721838648066 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1721838648066 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721838648068 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721838648070 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ControleFrequencia:controle_freq\|Ctrl_clk Global clock " "Automatically promoted some destinations of signal \"ControleFrequencia:controle_freq\|Ctrl_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ControleFrequencia:controle_freq\|Ctrl_clk " "Destination \"ControleFrequencia:controle_freq\|Ctrl_clk\" may be non-global or may not use global clock" {  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1721838648070 ""}  } { { "ControleFrequencia.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/ControleFrequencia.v" 12 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721838648070 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "reset Global clock " "Automatically promoted signal \"reset\" to use Global clock" {  } { { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 2 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1721838648070 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "reset " "Pin \"reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { reset } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "RegaAutomatica.v" "" { Text "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/RegaAutomatica.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1721838648070 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1721838648070 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1721838648071 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1721838648080 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1721838648095 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1721838648095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1721838648095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1721838648095 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721838648101 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1721838648213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1721838648306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721838648355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1721838648356 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1721838648622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721838648622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1721838648634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/media/aluno/E011-A01C/Rega Automatica_ tudo pronto/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1721838648716 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1721838648716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1721838648936 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1721838648936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721838648939 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1721838648972 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1721838648982 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1721838648991 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "974 " "Peak virtual memory: 974 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721838650769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 13:30:50 2024 " "Processing ended: Wed Jul 24 13:30:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721838650769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721838650769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721838650769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1721838650769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1721838652272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721838652272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 13:30:52 2024 " "Processing started: Wed Jul 24 13:30:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721838652272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1721838652272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RegaAutomatica -c RegaAutomatica " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RegaAutomatica -c RegaAutomatica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1721838652272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1721838652758 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1721838652770 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1721838652879 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721838654142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 13:30:54 2024 " "Processing ended: Wed Jul 24 13:30:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721838654142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721838654142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721838654142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1721838654142 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1721838654648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1721838655230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721838655231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 13:30:54 2024 " "Processing started: Wed Jul 24 13:30:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721838655231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1721838655231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RegaAutomatica -c RegaAutomatica " "Command: quartus_sta RegaAutomatica -c RegaAutomatica" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1721838655232 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1721838655260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1721838655693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1721838655693 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721838655749 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721838655749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1721838655811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1721838655863 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1721838656013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RegaAutomatica.sdc " "Synopsys Design Constraints File file not found: 'RegaAutomatica.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1721838656647 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1721838656648 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ControleFrequencia:controle_freq\|Ctrl_clk ControleFrequencia:controle_freq\|Ctrl_clk " "create_clock -period 1.000 -name ControleFrequencia:controle_freq\|Ctrl_clk ControleFrequencia:controle_freq\|Ctrl_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_8388608\|Q DivisorClock:div_clk\|fft:div_8388608\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_8388608\|Q DivisorClock:div_clk\|fft:div_8388608\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_4194304\|Q DivisorClock:div_clk\|fft:div_4194304\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_4194304\|Q DivisorClock:div_clk\|fft:div_4194304\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_24\|Q DivisorClock:div_clk\|fft:div_24\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_24\|Q DivisorClock:div_clk\|fft:div_24\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_25\|Q DivisorClock:div_clk\|fft:div_25\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_25\|Q DivisorClock:div_clk\|fft:div_25\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_2097152\|Q DivisorClock:div_clk\|fft:div_2097152\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_2097152\|Q DivisorClock:div_clk\|fft:div_2097152\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_1048576\|Q DivisorClock:div_clk\|fft:div_1048576\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_1048576\|Q DivisorClock:div_clk\|fft:div_1048576\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_524288\|Q DivisorClock:div_clk\|fft:div_524288\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_524288\|Q DivisorClock:div_clk\|fft:div_524288\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_262144\|Q DivisorClock:div_clk\|fft:div_262144\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_262144\|Q DivisorClock:div_clk\|fft:div_262144\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_131072\|Q DivisorClock:div_clk\|fft:div_131072\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_131072\|Q DivisorClock:div_clk\|fft:div_131072\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_65536\|Q DivisorClock:div_clk\|fft:div_65536\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_65536\|Q DivisorClock:div_clk\|fft:div_65536\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_32768\|Q DivisorClock:div_clk\|fft:div_32768\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_32768\|Q DivisorClock:div_clk\|fft:div_32768\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_16384\|Q DivisorClock:div_clk\|fft:div_16384\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_16384\|Q DivisorClock:div_clk\|fft:div_16384\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_8192\|Q DivisorClock:div_clk\|fft:div_8192\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_8192\|Q DivisorClock:div_clk\|fft:div_8192\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_4096\|Q DivisorClock:div_clk\|fft:div_4096\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_4096\|Q DivisorClock:div_clk\|fft:div_4096\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_2048\|Q DivisorClock:div_clk\|fft:div_2048\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_2048\|Q DivisorClock:div_clk\|fft:div_2048\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_1024\|Q DivisorClock:div_clk\|fft:div_1024\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_1024\|Q DivisorClock:div_clk\|fft:div_1024\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_512\|Q DivisorClock:div_clk\|fft:div_512\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_512\|Q DivisorClock:div_clk\|fft:div_512\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_256\|Q DivisorClock:div_clk\|fft:div_256\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_256\|Q DivisorClock:div_clk\|fft:div_256\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_128\|Q DivisorClock:div_clk\|fft:div_128\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_128\|Q DivisorClock:div_clk\|fft:div_128\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_64\|Q DivisorClock:div_clk\|fft:div_64\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_64\|Q DivisorClock:div_clk\|fft:div_64\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_32\|Q DivisorClock:div_clk\|fft:div_32\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_32\|Q DivisorClock:div_clk\|fft:div_32\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_16\|Q DivisorClock:div_clk\|fft:div_16\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_16\|Q DivisorClock:div_clk\|fft:div_16\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_8\|Q DivisorClock:div_clk\|fft:div_8\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_8\|Q DivisorClock:div_clk\|fft:div_8\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_4\|Q DivisorClock:div_clk\|fft:div_4\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_4\|Q DivisorClock:div_clk\|fft:div_4\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_2\|Q DivisorClock:div_clk\|fft:div_2\|Q " "create_clock -period 1.000 -name DivisorClock:div_clk\|fft:div_2\|Q DivisorClock:div_clk\|fft:div_2\|Q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name REGA_Mode\[0\] REGA_Mode\[0\] " "create_clock -period 1.000 -name REGA_Mode\[0\] REGA_Mode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1721838656655 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1721838656655 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1721838656665 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1721838656902 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1721838656910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.661 " "Worst-case setup slack is -8.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.661              -8.661 REGA_Mode\[0\]  " "   -8.661              -8.661 REGA_Mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.511             -11.490 clk  " "   -6.511             -11.490 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.280              -6.831 ControleFrequencia:controle_freq\|Ctrl_clk  " "   -2.280              -6.831 ControleFrequencia:controle_freq\|Ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.223              -1.223 DivisorClock:div_clk\|fft:div_25\|Q  " "   -1.223              -1.223 DivisorClock:div_clk\|fft:div_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 DivisorClock:div_clk\|fft:div_131072\|Q  " "    0.208               0.000 DivisorClock:div_clk\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 DivisorClock:div_clk\|fft:div_16\|Q  " "    0.457               0.000 DivisorClock:div_clk\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:div_clk\|fft:div_1024\|Q  " "    0.466               0.000 DivisorClock:div_clk\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:div_clk\|fft:div_524288\|Q  " "    0.466               0.000 DivisorClock:div_clk\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 DivisorClock:div_clk\|fft:div_64\|Q  " "    0.466               0.000 DivisorClock:div_clk\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:div_clk\|fft:div_2097152\|Q  " "    0.467               0.000 DivisorClock:div_clk\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:div_clk\|fft:div_256\|Q  " "    0.467               0.000 DivisorClock:div_clk\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:div_clk\|fft:div_32768\|Q  " "    0.467               0.000 DivisorClock:div_clk\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:div_clk\|fft:div_4096\|Q  " "    0.467               0.000 DivisorClock:div_clk\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 DivisorClock:div_clk\|fft:div_4\|Q  " "    0.467               0.000 DivisorClock:div_clk\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 DivisorClock:div_clk\|fft:div_8388608\|Q  " "    0.468               0.000 DivisorClock:div_clk\|fft:div_8388608\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.552               0.000 DivisorClock:div_clk\|fft:div_24\|Q  " "    0.552               0.000 DivisorClock:div_clk\|fft:div_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.808               0.000 DivisorClock:div_clk\|fft:div_16384\|Q  " "    0.808               0.000 DivisorClock:div_clk\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 DivisorClock:div_clk\|fft:div_65536\|Q  " "    0.809               0.000 DivisorClock:div_clk\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 DivisorClock:div_clk\|fft:div_8\|Q  " "    0.814               0.000 DivisorClock:div_clk\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 DivisorClock:div_clk\|fft:div_1048576\|Q  " "    0.824               0.000 DivisorClock:div_clk\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 DivisorClock:div_clk\|fft:div_128\|Q  " "    0.824               0.000 DivisorClock:div_clk\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 DivisorClock:div_clk\|fft:div_2\|Q  " "    0.824               0.000 DivisorClock:div_clk\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 DivisorClock:div_clk\|fft:div_8192\|Q  " "    0.826               0.000 DivisorClock:div_clk\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 DivisorClock:div_clk\|fft:div_2048\|Q  " "    0.833               0.000 DivisorClock:div_clk\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.090               0.000 DivisorClock:div_clk\|fft:div_4194304\|Q  " "    1.090               0.000 DivisorClock:div_clk\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159               0.000 DivisorClock:div_clk\|fft:div_262144\|Q  " "    1.159               0.000 DivisorClock:div_clk\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.299               0.000 DivisorClock:div_clk\|fft:div_512\|Q  " "    1.299               0.000 DivisorClock:div_clk\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.377               0.000 DivisorClock:div_clk\|fft:div_32\|Q  " "    1.377               0.000 DivisorClock:div_clk\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721838657022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.054 " "Worst-case hold slack is -4.054" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.054              -4.054 REGA_Mode\[0\]  " "   -4.054              -4.054 REGA_Mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084              -2.084 clk  " "   -2.084              -2.084 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431              -1.431 DivisorClock:div_clk\|fft:div_32\|Q  " "   -1.431              -1.431 DivisorClock:div_clk\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.353              -1.353 DivisorClock:div_clk\|fft:div_512\|Q  " "   -1.353              -1.353 DivisorClock:div_clk\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -1.213 DivisorClock:div_clk\|fft:div_262144\|Q  " "   -1.213              -1.213 DivisorClock:div_clk\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.144              -1.144 DivisorClock:div_clk\|fft:div_4194304\|Q  " "   -1.144              -1.144 DivisorClock:div_clk\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.887              -0.887 DivisorClock:div_clk\|fft:div_2048\|Q  " "   -0.887              -0.887 DivisorClock:div_clk\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.880              -0.880 DivisorClock:div_clk\|fft:div_8192\|Q  " "   -0.880              -0.880 DivisorClock:div_clk\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -0.878 DivisorClock:div_clk\|fft:div_1048576\|Q  " "   -0.878              -0.878 DivisorClock:div_clk\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -0.878 DivisorClock:div_clk\|fft:div_128\|Q  " "   -0.878              -0.878 DivisorClock:div_clk\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.878              -0.878 DivisorClock:div_clk\|fft:div_2\|Q  " "   -0.878              -0.878 DivisorClock:div_clk\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -0.868 DivisorClock:div_clk\|fft:div_8\|Q  " "   -0.868              -0.868 DivisorClock:div_clk\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -0.863 DivisorClock:div_clk\|fft:div_65536\|Q  " "   -0.863              -0.863 DivisorClock:div_clk\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.862              -0.862 DivisorClock:div_clk\|fft:div_16384\|Q  " "   -0.862              -0.862 DivisorClock:div_clk\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606              -0.606 DivisorClock:div_clk\|fft:div_24\|Q  " "   -0.606              -0.606 DivisorClock:div_clk\|fft:div_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 DivisorClock:div_clk\|fft:div_8388608\|Q  " "   -0.522              -0.522 DivisorClock:div_clk\|fft:div_8388608\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_2097152\|Q  " "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_256\|Q  " "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_32768\|Q  " "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_4096\|Q  " "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_4\|Q  " "   -0.521              -0.521 DivisorClock:div_clk\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:div_clk\|fft:div_1024\|Q  " "   -0.520              -0.520 DivisorClock:div_clk\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:div_clk\|fft:div_524288\|Q  " "   -0.520              -0.520 DivisorClock:div_clk\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 DivisorClock:div_clk\|fft:div_64\|Q  " "   -0.520              -0.520 DivisorClock:div_clk\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 DivisorClock:div_clk\|fft:div_16\|Q  " "   -0.511              -0.511 DivisorClock:div_clk\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.262 DivisorClock:div_clk\|fft:div_131072\|Q  " "   -0.262              -0.262 DivisorClock:div_clk\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.670               0.000 ControleFrequencia:controle_freq\|Ctrl_clk  " "    0.670               0.000 ControleFrequencia:controle_freq\|Ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.669               0.000 DivisorClock:div_clk\|fft:div_25\|Q  " "    1.669               0.000 DivisorClock:div_clk\|fft:div_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721838657136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721838657245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1721838657353 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -7.281 REGA_Mode\[0\]  " "   -2.289              -7.281 REGA_Mode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 ControleFrequencia:controle_freq\|Ctrl_clk  " "    0.234               0.000 ControleFrequencia:controle_freq\|Ctrl_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_1024\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_1024\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_1048576\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_1048576\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_128\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_128\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_131072\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_131072\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_16384\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_16384\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_16\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_16\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_2048\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_2048\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_2097152\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_2097152\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_24\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_24\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_256\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_256\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_25\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_25\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_262144\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_262144\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_2\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_2\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_32768\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_32768\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_32\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_32\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_4096\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_4096\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_4194304\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_4194304\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_4\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_4\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_512\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_512\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_524288\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_524288\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_64\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_64\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_65536\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_65536\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_8192\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_8192\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_8388608\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_8388608\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 DivisorClock:div_clk\|fft:div_8\|Q  " "    0.234               0.000 DivisorClock:div_clk\|fft:div_8\|Q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1721838657461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1721838657461 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1721838665720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721838666071 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1721838666073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721838668038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 13:31:08 2024 " "Processing ended: Wed Jul 24 13:31:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721838668038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721838668038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721838668038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721838668038 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1721838668651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721840524460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721840524461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 14:02:04 2024 " "Processing started: Wed Jul 24 14:02:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721840524461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721840524461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RegaAutomatica -c RegaAutomatica --netlist_type=sgate " "Command: quartus_npp RegaAutomatica -c RegaAutomatica --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721840524461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1721840524625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721840524853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 14:02:04 2024 " "Processing ended: Wed Jul 24 14:02:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721840524853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721840524853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721840524853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1721840524853 ""}
