set verilog_files {\
	spi_master.v\
	spi_slave.v\
}

set clk clk

set top_des_name spi_main

set dont_touch_module_name TSC
