/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:02:31 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_vf_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:22p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_VF_0_H__
#define BCHP_VF_0_H__

/***************************************************************************
 *VF_0 - Video Formatter VF_0
 ***************************************************************************/
#define BCHP_VF_0_VF_REV_ID                      0x00183000 /* Revision ID register */
#define BCHP_VF_0_FORMAT_ADDER                   0x00183008 /* Video formatter adder register */
#define BCHP_VF_0_MISC                           0x0018300c /* Miscellaneous register */
#define BCHP_VF_0_NEG_SYNC_VALUES                0x00183010 /* Negative Sync and Blank amplitude register */
#define BCHP_VF_0_POS_SYNC_VALUES                0x00183014 /* Positive Sync amplitude register */
#define BCHP_VF_0_SYNC_TRANS_0                   0x00183018 /* Sync pulse transition 0 register */
#define BCHP_VF_0_SYNC_TRANS_1                   0x0018301c /* Sync pulse transition 1 register */
#define BCHP_VF_0_CH0_TAP1                       0x00183020 /* Channel 0 band-limiting filter (taps 1  & 19) */
#define BCHP_VF_0_CH0_TAP2                       0x00183024 /* Channel 0 band-limiting filter (taps 2  & 18) */
#define BCHP_VF_0_CH0_TAP3                       0x00183028 /* Channel 0 band-limiting filter (taps 3  & 17) */
#define BCHP_VF_0_CH0_TAP4                       0x0018302c /* Channel 0 band-limiting filter (taps 4  & 16) */
#define BCHP_VF_0_CH0_TAP5                       0x00183030 /* Channel 0 band-limiting filter (taps 5  & 15) */
#define BCHP_VF_0_CH0_TAP6                       0x00183034 /* Channel 0 band-limiting filter (taps 6  & 14) */
#define BCHP_VF_0_CH0_TAP7                       0x00183038 /* Channel 0 band-limiting filter (taps 7  & 13) */
#define BCHP_VF_0_CH0_TAP8                       0x0018303c /* Channel 0 band-limiting filter (taps 8  & 12) */
#define BCHP_VF_0_CH0_TAP9                       0x00183040 /* Channel 0 band-limiting filter (taps 9  & 11) */
#define BCHP_VF_0_CH0_TAP10                      0x00183044 /* Channel 0 band-limiting filter (tap 10  ) */
#define BCHP_VF_0_CH1_TAP1                       0x00183048 /* Channel 1 band-limiting filter (taps 1  & 19) */
#define BCHP_VF_0_CH1_TAP2                       0x0018304c /* Channel 1 band-limiting filter (taps 2  & 18) */
#define BCHP_VF_0_CH1_TAP3                       0x00183050 /* Channel 1 band-limiting filter (taps 3  & 17) */
#define BCHP_VF_0_CH1_TAP4                       0x00183054 /* Channel 1 band-limiting filter (taps 4  & 16) */
#define BCHP_VF_0_CH1_TAP5                       0x00183058 /* Channel 1 band-limiting filter (taps 5  & 15) */
#define BCHP_VF_0_CH1_TAP6                       0x0018305c /* Channel 1 band-limiting filter (taps 6  & 14) */
#define BCHP_VF_0_CH1_TAP7                       0x00183060 /* Channel 1 band-limiting filter (taps 7  & 13) */
#define BCHP_VF_0_CH1_TAP8                       0x00183064 /* Channel 1 band-limiting filter (taps 8  & 12) */
#define BCHP_VF_0_CH1_TAP9                       0x00183068 /* Channel 1 band-limiting filter (taps 9  & 11) */
#define BCHP_VF_0_CH1_TAP10                      0x0018306c /* Channel 1 band-limiting filter (tap 10  ) */
#define BCHP_VF_0_CH2_TAP1                       0x00183070 /* Channel 2 band-limiting filter (taps 1  & 19) */
#define BCHP_VF_0_CH2_TAP2                       0x00183074 /* Channel 2 band-limiting filter (taps 2  & 18) */
#define BCHP_VF_0_CH2_TAP3                       0x00183078 /* Channel 2 band-limiting filter (taps 3  & 17) */
#define BCHP_VF_0_CH2_TAP4                       0x0018307c /* Channel 2 band-limiting filter (taps 4  & 16) */
#define BCHP_VF_0_CH2_TAP5                       0x00183080 /* Channel 2 band-limiting filter (taps 5  & 15) */
#define BCHP_VF_0_CH2_TAP6                       0x00183084 /* Channel 2 band-limiting filter (taps 6  & 14) */
#define BCHP_VF_0_CH2_TAP7                       0x00183088 /* Channel 2 band-limiting filter (taps 7  & 13) */
#define BCHP_VF_0_CH2_TAP8                       0x0018308c /* Channel 2 band-limiting filter (taps 8  & 12) */
#define BCHP_VF_0_CH2_TAP9                       0x00183090 /* Channel 2 band-limiting filter (taps 9  & 11) */
#define BCHP_VF_0_CH2_TAP10                      0x00183094 /* Channel 2 band-limiting filter (tap 10  ) */
#define BCHP_VF_0_BVB_STATUS                     0x00183098 /* VEC's BVB Status Register */
#define BCHP_VF_0_SHAPER                         0x0018309c /* VEC's Shaper Register */
#define BCHP_VF_0_HSYNC_AMP                      0x00183100 /* VEC's Hsync Amplitude Register */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG             0x00183104 /* VIDEO-BUS SA CONFIGURATION REGISTER */
#define BCHP_VF_0_VIDEOBUS_SA_CH0_STATUS         0x00183108 /* VIDEO-BUS CHANNEL0 SA  STATUS REGISTER */
#define BCHP_VF_0_VIDEOBUS_SA_CH1_STATUS         0x0018310c /* VIDEO-BUS CHANNEL1 SA  STATUS REGISTER */
#define BCHP_VF_0_VIDEOBUS_SA_CH2_STATUS         0x00183110 /* VIDEO-BUS CHANNEL2 SA  STATUS REGISTER */
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG           0x00183114 /* CONTROL-BUS SA CONFIGURATION REGISTER */
#define BCHP_VF_0_CONTROLBUS_SA_STATUS           0x00183118 /* CONTROL-BUS SA STATUS REGISTER */
#define BCHP_VF_0_ENVELOPE_GENERATOR             0x0018311c /* ENVELOPE GENERATOR CONTROL REGISTER */
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN        0x00183120 /* Negative Sync amplitude extension register */
#define BCHP_VF_0_POS_SYNC_AMPLITUDE_EXTN        0x00183124 /* Positive Sync amplitude extension register */

/***************************************************************************
 *VF_REV_ID - Revision ID register
 ***************************************************************************/
/* VF_0 :: VF_REV_ID :: reserved0 [31:16] */
#define BCHP_VF_0_VF_REV_ID_reserved0_MASK                         0xffff0000
#define BCHP_VF_0_VF_REV_ID_reserved0_SHIFT                        16

/* VF_0 :: VF_REV_ID :: REVISION_ID [15:00] */
#define BCHP_VF_0_VF_REV_ID_REVISION_ID_MASK                       0x0000ffff
#define BCHP_VF_0_VF_REV_ID_REVISION_ID_SHIFT                      0

/***************************************************************************
 *FORMAT_ADDER - Video formatter adder register
 ***************************************************************************/
/* VF_0 :: FORMAT_ADDER :: reserved0 [31:23] */
#define BCHP_VF_0_FORMAT_ADDER_reserved0_MASK                      0xff800000
#define BCHP_VF_0_FORMAT_ADDER_reserved0_SHIFT                     23

/* VF_0 :: FORMAT_ADDER :: SECOND_NEGATIVE_SYNC [22:22] */
#define BCHP_VF_0_FORMAT_ADDER_SECOND_NEGATIVE_SYNC_MASK           0x00400000
#define BCHP_VF_0_FORMAT_ADDER_SECOND_NEGATIVE_SYNC_SHIFT          22
#define BCHP_VF_0_FORMAT_ADDER_SECOND_NEGATIVE_SYNC_DISABLE        0
#define BCHP_VF_0_FORMAT_ADDER_SECOND_NEGATIVE_SYNC_ENABLE         1

/* VF_0 :: FORMAT_ADDER :: CLAMP_MODE [21:21] */
#define BCHP_VF_0_FORMAT_ADDER_CLAMP_MODE_MASK                     0x00200000
#define BCHP_VF_0_FORMAT_ADDER_CLAMP_MODE_SHIFT                    21
#define BCHP_VF_0_FORMAT_ADDER_CLAMP_MODE_SIGNED                   0
#define BCHP_VF_0_FORMAT_ADDER_CLAMP_MODE_UNSIGNED                 1

/* VF_0 :: FORMAT_ADDER :: C2_POSITIVESYNC [20:20] */
#define BCHP_VF_0_FORMAT_ADDER_C2_POSITIVESYNC_MASK                0x00100000
#define BCHP_VF_0_FORMAT_ADDER_C2_POSITIVESYNC_SHIFT               20

/* VF_0 :: FORMAT_ADDER :: C2_COMP [19:19] */
#define BCHP_VF_0_FORMAT_ADDER_C2_COMP_MASK                        0x00080000
#define BCHP_VF_0_FORMAT_ADDER_C2_COMP_SHIFT                       19

/* VF_0 :: FORMAT_ADDER :: C2_OFFSET [18:18] */
#define BCHP_VF_0_FORMAT_ADDER_C2_OFFSET_MASK                      0x00040000
#define BCHP_VF_0_FORMAT_ADDER_C2_OFFSET_SHIFT                     18

/* VF_0 :: FORMAT_ADDER :: C1_POSITIVESYNC [17:17] */
#define BCHP_VF_0_FORMAT_ADDER_C1_POSITIVESYNC_MASK                0x00020000
#define BCHP_VF_0_FORMAT_ADDER_C1_POSITIVESYNC_SHIFT               17

/* VF_0 :: FORMAT_ADDER :: C1_COMP [16:16] */
#define BCHP_VF_0_FORMAT_ADDER_C1_COMP_MASK                        0x00010000
#define BCHP_VF_0_FORMAT_ADDER_C1_COMP_SHIFT                       16

/* VF_0 :: FORMAT_ADDER :: C1_OFFSET [15:15] */
#define BCHP_VF_0_FORMAT_ADDER_C1_OFFSET_MASK                      0x00008000
#define BCHP_VF_0_FORMAT_ADDER_C1_OFFSET_SHIFT                     15

/* VF_0 :: FORMAT_ADDER :: C0_POSITIVESYNC [14:14] */
#define BCHP_VF_0_FORMAT_ADDER_C0_POSITIVESYNC_MASK                0x00004000
#define BCHP_VF_0_FORMAT_ADDER_C0_POSITIVESYNC_SHIFT               14

/* VF_0 :: FORMAT_ADDER :: C0_COMP [13:13] */
#define BCHP_VF_0_FORMAT_ADDER_C0_COMP_MASK                        0x00002000
#define BCHP_VF_0_FORMAT_ADDER_C0_COMP_SHIFT                       13

/* VF_0 :: FORMAT_ADDER :: C0_SYNC [12:12] */
#define BCHP_VF_0_FORMAT_ADDER_C0_SYNC_MASK                        0x00001000
#define BCHP_VF_0_FORMAT_ADDER_C0_SYNC_SHIFT                       12

/* VF_0 :: FORMAT_ADDER :: ADD_SYNC_TO_OFFSET [11:11] */
#define BCHP_VF_0_FORMAT_ADDER_ADD_SYNC_TO_OFFSET_MASK             0x00000800
#define BCHP_VF_0_FORMAT_ADDER_ADD_SYNC_TO_OFFSET_SHIFT            11
#define BCHP_VF_0_FORMAT_ADDER_ADD_SYNC_TO_OFFSET_OFFSET_ONLY      0
#define BCHP_VF_0_FORMAT_ADDER_ADD_SYNC_TO_OFFSET_OFFSET_PLUS_SYNC 1

/* VF_0 :: FORMAT_ADDER :: OFFSET [10:00] */
#define BCHP_VF_0_FORMAT_ADDER_OFFSET_MASK                         0x000007ff
#define BCHP_VF_0_FORMAT_ADDER_OFFSET_SHIFT                        0

/***************************************************************************
 *MISC - Miscellaneous register
 ***************************************************************************/
/* VF_0 :: MISC :: reserved0 [31:27] */
#define BCHP_VF_0_MISC_reserved0_MASK                              0xf8000000
#define BCHP_VF_0_MISC_reserved0_SHIFT                             27

/* VF_0 :: MISC :: VF_ENABLE [26:26] */
#define BCHP_VF_0_MISC_VF_ENABLE_MASK                              0x04000000
#define BCHP_VF_0_MISC_VF_ENABLE_SHIFT                             26
#define BCHP_VF_0_MISC_VF_ENABLE_OFF                               0
#define BCHP_VF_0_MISC_VF_ENABLE_ON                                1

/* VF_0 :: MISC :: BVB_LINE_REMOVE_BOTTOM [25:21] */
#define BCHP_VF_0_MISC_BVB_LINE_REMOVE_BOTTOM_MASK                 0x03e00000
#define BCHP_VF_0_MISC_BVB_LINE_REMOVE_BOTTOM_SHIFT                21

/* VF_0 :: MISC :: BVB_LINE_REMOVE_TOP [20:16] */
#define BCHP_VF_0_MISC_BVB_LINE_REMOVE_TOP_MASK                    0x001f0000
#define BCHP_VF_0_MISC_BVB_LINE_REMOVE_TOP_SHIFT                   16

/* union - case UPSAMPLE [15:13] */
/* VF_0 :: MISC :: UPSAMPLE :: TAP_SYMMETRY_CH2 [15:15] */
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH2_MASK              0x00008000
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH2_SHIFT             15
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH2_EVEN              0
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH2_ODD               1

/* VF_0 :: MISC :: UPSAMPLE :: TAP_SYMMETRY_CH1 [14:14] */
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH1_MASK              0x00004000
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH1_SHIFT             14
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH1_EVEN              0
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH1_ODD               1

/* VF_0 :: MISC :: UPSAMPLE :: TAP_SYMMETRY_CH0 [13:13] */
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH0_MASK              0x00002000
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH0_SHIFT             13
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH0_EVEN              0
#define BCHP_VF_0_MISC_UPSAMPLE_TAP_SYMMETRY_CH0_ODD               1

/* union - case NON_UPSAMPLE [15:13] */
/* VF_0 :: MISC :: NON_UPSAMPLE :: TAPS_USE_CH2 [15:15] */
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH2_MASK              0x00008000
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH2_SHIFT             15
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH2_EVERY_OTHER       0
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH2_CENTER            1

/* VF_0 :: MISC :: NON_UPSAMPLE :: TAPS_USE_CH1 [14:14] */
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH1_MASK              0x00004000
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH1_SHIFT             14
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH1_EVERY_OTHER       0
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH1_CENTER            1

/* VF_0 :: MISC :: NON_UPSAMPLE :: TAPS_USE_CH0 [13:13] */
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH0_MASK              0x00002000
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH0_SHIFT             13
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH0_EVERY_OTHER       0
#define BCHP_VF_0_MISC_NON_UPSAMPLE_TAPS_USE_CH0_CENTER            1

/* VF_0 :: MISC :: SUM_OF_TAPS [12:11] */
#define BCHP_VF_0_MISC_SUM_OF_TAPS_MASK                            0x00001800
#define BCHP_VF_0_MISC_SUM_OF_TAPS_SHIFT                           11
#define BCHP_VF_0_MISC_SUM_OF_TAPS_SUM_256                         0
#define BCHP_VF_0_MISC_SUM_OF_TAPS_SUM_512                         1
#define BCHP_VF_0_MISC_SUM_OF_TAPS_SUM_1024                        2
#define BCHP_VF_0_MISC_SUM_OF_TAPS_SUM_2048                        3

/* VF_0 :: MISC :: UPSAMPLE2X [10:10] */
#define BCHP_VF_0_MISC_UPSAMPLE2X_MASK                             0x00000400
#define BCHP_VF_0_MISC_UPSAMPLE2X_SHIFT                            10
#define BCHP_VF_0_MISC_UPSAMPLE2X_OFF                              0
#define BCHP_VF_0_MISC_UPSAMPLE2X_ON                               1

/* VF_0 :: MISC :: BVB_SAV_REMOVE [09:05] */
#define BCHP_VF_0_MISC_BVB_SAV_REMOVE_MASK                         0x000003e0
#define BCHP_VF_0_MISC_BVB_SAV_REMOVE_SHIFT                        5

/* VF_0 :: MISC :: VBI_PREFERRED [04:04] */
#define BCHP_VF_0_MISC_VBI_PREFERRED_MASK                          0x00000010
#define BCHP_VF_0_MISC_VBI_PREFERRED_SHIFT                         4
#define BCHP_VF_0_MISC_VBI_PREFERRED_OFF                           0
#define BCHP_VF_0_MISC_VBI_PREFERRED_ON                            1

/* VF_0 :: MISC :: VBI_ENABLE [03:03] */
#define BCHP_VF_0_MISC_VBI_ENABLE_MASK                             0x00000008
#define BCHP_VF_0_MISC_VBI_ENABLE_SHIFT                            3
#define BCHP_VF_0_MISC_VBI_ENABLE_OFF                              0
#define BCHP_VF_0_MISC_VBI_ENABLE_ON                               1

/* VF_0 :: MISC :: C2_RAMP [02:02] */
#define BCHP_VF_0_MISC_C2_RAMP_MASK                                0x00000004
#define BCHP_VF_0_MISC_C2_RAMP_SHIFT                               2
#define BCHP_VF_0_MISC_C2_RAMP_SYNC_TRANS_0                        0
#define BCHP_VF_0_MISC_C2_RAMP_SYNC_TRANS_1                        1

/* VF_0 :: MISC :: C1_RAMP [01:01] */
#define BCHP_VF_0_MISC_C1_RAMP_MASK                                0x00000002
#define BCHP_VF_0_MISC_C1_RAMP_SHIFT                               1
#define BCHP_VF_0_MISC_C1_RAMP_SYNC_TRANS_0                        0
#define BCHP_VF_0_MISC_C1_RAMP_SYNC_TRANS_1                        1

/* VF_0 :: MISC :: C0_RAMP [00:00] */
#define BCHP_VF_0_MISC_C0_RAMP_MASK                                0x00000001
#define BCHP_VF_0_MISC_C0_RAMP_SHIFT                               0
#define BCHP_VF_0_MISC_C0_RAMP_SYNC_TRANS_0                        0
#define BCHP_VF_0_MISC_C0_RAMP_SYNC_TRANS_1                        1

/***************************************************************************
 *NEG_SYNC_VALUES - Negative Sync and Blank amplitude register
 ***************************************************************************/
/* VF_0 :: NEG_SYNC_VALUES :: reserved0 [31:30] */
#define BCHP_VF_0_NEG_SYNC_VALUES_reserved0_MASK                   0xc0000000
#define BCHP_VF_0_NEG_SYNC_VALUES_reserved0_SHIFT                  30

/* VF_0 :: NEG_SYNC_VALUES :: VALUE2 [29:20] */
#define BCHP_VF_0_NEG_SYNC_VALUES_VALUE2_MASK                      0x3ff00000
#define BCHP_VF_0_NEG_SYNC_VALUES_VALUE2_SHIFT                     20

/* VF_0 :: NEG_SYNC_VALUES :: VALUE1 [19:10] */
#define BCHP_VF_0_NEG_SYNC_VALUES_VALUE1_MASK                      0x000ffc00
#define BCHP_VF_0_NEG_SYNC_VALUES_VALUE1_SHIFT                     10

/* VF_0 :: NEG_SYNC_VALUES :: VALUE0 [09:00] */
#define BCHP_VF_0_NEG_SYNC_VALUES_VALUE0_MASK                      0x000003ff
#define BCHP_VF_0_NEG_SYNC_VALUES_VALUE0_SHIFT                     0

/***************************************************************************
 *POS_SYNC_VALUES - Positive Sync amplitude register
 ***************************************************************************/
/* VF_0 :: POS_SYNC_VALUES :: reserved0 [31:21] */
#define BCHP_VF_0_POS_SYNC_VALUES_reserved0_MASK                   0xffe00000
#define BCHP_VF_0_POS_SYNC_VALUES_reserved0_SHIFT                  21

/* VF_0 :: POS_SYNC_VALUES :: VALUE1 [20:10] */
#define BCHP_VF_0_POS_SYNC_VALUES_VALUE1_MASK                      0x001ffc00
#define BCHP_VF_0_POS_SYNC_VALUES_VALUE1_SHIFT                     10

/* VF_0 :: POS_SYNC_VALUES :: VALUE0 [09:00] */
#define BCHP_VF_0_POS_SYNC_VALUES_VALUE0_MASK                      0x000003ff
#define BCHP_VF_0_POS_SYNC_VALUES_VALUE0_SHIFT                     0

/***************************************************************************
 *SYNC_TRANS_0 - Sync pulse transition 0 register
 ***************************************************************************/
/* VF_0 :: SYNC_TRANS_0 :: TAP3 [31:24] */
#define BCHP_VF_0_SYNC_TRANS_0_TAP3_MASK                           0xff000000
#define BCHP_VF_0_SYNC_TRANS_0_TAP3_SHIFT                          24

/* VF_0 :: SYNC_TRANS_0 :: TAP2 [23:16] */
#define BCHP_VF_0_SYNC_TRANS_0_TAP2_MASK                           0x00ff0000
#define BCHP_VF_0_SYNC_TRANS_0_TAP2_SHIFT                          16

/* VF_0 :: SYNC_TRANS_0 :: TAP1 [15:08] */
#define BCHP_VF_0_SYNC_TRANS_0_TAP1_MASK                           0x0000ff00
#define BCHP_VF_0_SYNC_TRANS_0_TAP1_SHIFT                          8

/* VF_0 :: SYNC_TRANS_0 :: TAP0 [07:00] */
#define BCHP_VF_0_SYNC_TRANS_0_TAP0_MASK                           0x000000ff
#define BCHP_VF_0_SYNC_TRANS_0_TAP0_SHIFT                          0

/***************************************************************************
 *SYNC_TRANS_1 - Sync pulse transition 1 register
 ***************************************************************************/
/* VF_0 :: SYNC_TRANS_1 :: TAP3 [31:24] */
#define BCHP_VF_0_SYNC_TRANS_1_TAP3_MASK                           0xff000000
#define BCHP_VF_0_SYNC_TRANS_1_TAP3_SHIFT                          24

/* VF_0 :: SYNC_TRANS_1 :: TAP2 [23:16] */
#define BCHP_VF_0_SYNC_TRANS_1_TAP2_MASK                           0x00ff0000
#define BCHP_VF_0_SYNC_TRANS_1_TAP2_SHIFT                          16

/* VF_0 :: SYNC_TRANS_1 :: TAP1 [15:08] */
#define BCHP_VF_0_SYNC_TRANS_1_TAP1_MASK                           0x0000ff00
#define BCHP_VF_0_SYNC_TRANS_1_TAP1_SHIFT                          8

/* VF_0 :: SYNC_TRANS_1 :: TAP0 [07:00] */
#define BCHP_VF_0_SYNC_TRANS_1_TAP0_MASK                           0x000000ff
#define BCHP_VF_0_SYNC_TRANS_1_TAP0_SHIFT                          0

/***************************************************************************
 *CH0_TAP1 - Channel 0 band-limiting filter (taps 1  & 19)
 ***************************************************************************/
/* VF_0 :: CH0_TAP1 :: reserved0 [31:08] */
#define BCHP_VF_0_CH0_TAP1_reserved0_MASK                          0xffffff00
#define BCHP_VF_0_CH0_TAP1_reserved0_SHIFT                         8

/* VF_0 :: CH0_TAP1 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP1_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP1_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP1_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP1_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP1_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP1_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP1 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP1_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP1_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP1_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP1_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP1_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP1_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP1 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP1_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP1_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP1_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP1_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP1_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP1_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP1 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP1_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP1_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP1_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP1_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP1_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP1_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP2 - Channel 0 band-limiting filter (taps 2  & 18)
 ***************************************************************************/
/* VF_0 :: CH0_TAP2 :: reserved0 [31:12] */
#define BCHP_VF_0_CH0_TAP2_reserved0_MASK                          0xfffff000
#define BCHP_VF_0_CH0_TAP2_reserved0_SHIFT                         12

/* VF_0 :: CH0_TAP2 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP2_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH0_TAP2_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH0_TAP2_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP2_C_PHASE1_M16                            1
#define BCHP_VF_0_CH0_TAP2_C_PHASE1_X16                            2
#define BCHP_VF_0_CH0_TAP2_C_PHASE1_X32                            3

/* VF_0 :: CH0_TAP2 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP2_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH0_TAP2_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH0_TAP2_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP2_C_PHASE0_M16                            1
#define BCHP_VF_0_CH0_TAP2_C_PHASE0_X16                            2
#define BCHP_VF_0_CH0_TAP2_C_PHASE0_X32                            3

/* VF_0 :: CH0_TAP2 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP2_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP2_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP2_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP2_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP2_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP2_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP2 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP2_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP2_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP2_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP2_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP2_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP2_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP2 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP2_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP2_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP2_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP2_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP2_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP2_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP2 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP2_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP2_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP2_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP2_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP2_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP2_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP3 - Channel 0 band-limiting filter (taps 3  & 17)
 ***************************************************************************/
/* VF_0 :: CH0_TAP3 :: reserved0 [31:16] */
#define BCHP_VF_0_CH0_TAP3_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH0_TAP3_reserved0_SHIFT                         16

/* VF_0 :: CH0_TAP3 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH0_TAP3_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH0_TAP3_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH0_TAP3_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP3_D_PHASE1_M64                            1
#define BCHP_VF_0_CH0_TAP3_D_PHASE1_X64                            2
#define BCHP_VF_0_CH0_TAP3_D_PHASE1_X128                           3

/* VF_0 :: CH0_TAP3 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH0_TAP3_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH0_TAP3_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH0_TAP3_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP3_D_PHASE0_M64                            1
#define BCHP_VF_0_CH0_TAP3_D_PHASE0_X64                            2
#define BCHP_VF_0_CH0_TAP3_D_PHASE0_X128                           3

/* VF_0 :: CH0_TAP3 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP3_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH0_TAP3_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH0_TAP3_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP3_C_PHASE1_M16                            1
#define BCHP_VF_0_CH0_TAP3_C_PHASE1_X16                            2
#define BCHP_VF_0_CH0_TAP3_C_PHASE1_X32                            3

/* VF_0 :: CH0_TAP3 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP3_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH0_TAP3_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH0_TAP3_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP3_C_PHASE0_M16                            1
#define BCHP_VF_0_CH0_TAP3_C_PHASE0_X16                            2
#define BCHP_VF_0_CH0_TAP3_C_PHASE0_X32                            3

/* VF_0 :: CH0_TAP3 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP3_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP3_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP3_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP3_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP3_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP3_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP3 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP3_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP3_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP3_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP3_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP3_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP3_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP3 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP3_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP3_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP3_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP3_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP3_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP3_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP3 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP3_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP3_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP3_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP3_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP3_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP3_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP4 - Channel 0 band-limiting filter (taps 4  & 16)
 ***************************************************************************/
/* VF_0 :: CH0_TAP4 :: reserved0 [31:16] */
#define BCHP_VF_0_CH0_TAP4_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH0_TAP4_reserved0_SHIFT                         16

/* VF_0 :: CH0_TAP4 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH0_TAP4_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH0_TAP4_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH0_TAP4_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP4_D_PHASE1_M64                            1
#define BCHP_VF_0_CH0_TAP4_D_PHASE1_X64                            2
#define BCHP_VF_0_CH0_TAP4_D_PHASE1_X128                           3

/* VF_0 :: CH0_TAP4 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH0_TAP4_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH0_TAP4_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH0_TAP4_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP4_D_PHASE0_M64                            1
#define BCHP_VF_0_CH0_TAP4_D_PHASE0_X64                            2
#define BCHP_VF_0_CH0_TAP4_D_PHASE0_X128                           3

/* VF_0 :: CH0_TAP4 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP4_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH0_TAP4_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH0_TAP4_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP4_C_PHASE1_M16                            1
#define BCHP_VF_0_CH0_TAP4_C_PHASE1_X16                            2
#define BCHP_VF_0_CH0_TAP4_C_PHASE1_X32                            3

/* VF_0 :: CH0_TAP4 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP4_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH0_TAP4_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH0_TAP4_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP4_C_PHASE0_M16                            1
#define BCHP_VF_0_CH0_TAP4_C_PHASE0_X16                            2
#define BCHP_VF_0_CH0_TAP4_C_PHASE0_X32                            3

/* VF_0 :: CH0_TAP4 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP4_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP4_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP4_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP4_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP4_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP4_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP4 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP4_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP4_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP4_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP4_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP4_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP4_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP4 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP4_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP4_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP4_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP4_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP4_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP4_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP4 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP4_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP4_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP4_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP4_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP4_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP4_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP5 - Channel 0 band-limiting filter (taps 5  & 15)
 ***************************************************************************/
/* VF_0 :: CH0_TAP5 :: reserved0 [31:16] */
#define BCHP_VF_0_CH0_TAP5_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH0_TAP5_reserved0_SHIFT                         16

/* VF_0 :: CH0_TAP5 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH0_TAP5_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH0_TAP5_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH0_TAP5_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP5_D_PHASE1_M64                            1
#define BCHP_VF_0_CH0_TAP5_D_PHASE1_X64                            2
#define BCHP_VF_0_CH0_TAP5_D_PHASE1_X128                           3

/* VF_0 :: CH0_TAP5 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH0_TAP5_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH0_TAP5_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH0_TAP5_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP5_D_PHASE0_M64                            1
#define BCHP_VF_0_CH0_TAP5_D_PHASE0_X64                            2
#define BCHP_VF_0_CH0_TAP5_D_PHASE0_X128                           3

/* VF_0 :: CH0_TAP5 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP5_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH0_TAP5_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH0_TAP5_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP5_C_PHASE1_M16                            1
#define BCHP_VF_0_CH0_TAP5_C_PHASE1_X16                            2
#define BCHP_VF_0_CH0_TAP5_C_PHASE1_X32                            3

/* VF_0 :: CH0_TAP5 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP5_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH0_TAP5_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH0_TAP5_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP5_C_PHASE0_M16                            1
#define BCHP_VF_0_CH0_TAP5_C_PHASE0_X16                            2
#define BCHP_VF_0_CH0_TAP5_C_PHASE0_X32                            3

/* VF_0 :: CH0_TAP5 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP5_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP5_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP5_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP5_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP5_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP5_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP5 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP5_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP5_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP5_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP5_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP5_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP5_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP5 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP5_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP5_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP5_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP5_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP5_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP5_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP5 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP5_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP5_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP5_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP5_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP5_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP5_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP6 - Channel 0 band-limiting filter (taps 6  & 14)
 ***************************************************************************/
/* VF_0 :: CH0_TAP6 :: reserved0 [31:16] */
#define BCHP_VF_0_CH0_TAP6_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH0_TAP6_reserved0_SHIFT                         16

/* VF_0 :: CH0_TAP6 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH0_TAP6_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH0_TAP6_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH0_TAP6_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP6_D_PHASE1_M64                            1
#define BCHP_VF_0_CH0_TAP6_D_PHASE1_X64                            2
#define BCHP_VF_0_CH0_TAP6_D_PHASE1_X128                           3

/* VF_0 :: CH0_TAP6 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH0_TAP6_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH0_TAP6_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH0_TAP6_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP6_D_PHASE0_M64                            1
#define BCHP_VF_0_CH0_TAP6_D_PHASE0_X64                            2
#define BCHP_VF_0_CH0_TAP6_D_PHASE0_X128                           3

/* VF_0 :: CH0_TAP6 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP6_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH0_TAP6_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH0_TAP6_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP6_C_PHASE1_M16                            1
#define BCHP_VF_0_CH0_TAP6_C_PHASE1_X16                            2
#define BCHP_VF_0_CH0_TAP6_C_PHASE1_X32                            3

/* VF_0 :: CH0_TAP6 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP6_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH0_TAP6_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH0_TAP6_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP6_C_PHASE0_M16                            1
#define BCHP_VF_0_CH0_TAP6_C_PHASE0_X16                            2
#define BCHP_VF_0_CH0_TAP6_C_PHASE0_X32                            3

/* VF_0 :: CH0_TAP6 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP6_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP6_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP6_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP6_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP6_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP6_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP6 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP6_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP6_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP6_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP6_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP6_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP6_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP6 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP6_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP6_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP6_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP6_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP6_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP6_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP6 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP6_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP6_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP6_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP6_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP6_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP6_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP7 - Channel 0 band-limiting filter (taps 7  & 13)
 ***************************************************************************/
/* VF_0 :: CH0_TAP7 :: reserved0 [31:20] */
#define BCHP_VF_0_CH0_TAP7_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH0_TAP7_reserved0_SHIFT                         20

/* VF_0 :: CH0_TAP7 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH0_TAP7_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH0_TAP7_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH0_TAP7_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_E_PHASE1_M256                           1
#define BCHP_VF_0_CH0_TAP7_E_PHASE1_X256                           2
#define BCHP_VF_0_CH0_TAP7_E_PHASE1_X512                           3

/* VF_0 :: CH0_TAP7 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH0_TAP7_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH0_TAP7_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH0_TAP7_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_E_PHASE0_M256                           1
#define BCHP_VF_0_CH0_TAP7_E_PHASE0_X256                           2
#define BCHP_VF_0_CH0_TAP7_E_PHASE0_X512                           3

/* VF_0 :: CH0_TAP7 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH0_TAP7_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH0_TAP7_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH0_TAP7_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_D_PHASE1_M64                            1
#define BCHP_VF_0_CH0_TAP7_D_PHASE1_X64                            2
#define BCHP_VF_0_CH0_TAP7_D_PHASE1_X128                           3

/* VF_0 :: CH0_TAP7 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH0_TAP7_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH0_TAP7_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH0_TAP7_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_D_PHASE0_M64                            1
#define BCHP_VF_0_CH0_TAP7_D_PHASE0_X64                            2
#define BCHP_VF_0_CH0_TAP7_D_PHASE0_X128                           3

/* VF_0 :: CH0_TAP7 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP7_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH0_TAP7_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH0_TAP7_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_C_PHASE1_M16                            1
#define BCHP_VF_0_CH0_TAP7_C_PHASE1_X16                            2
#define BCHP_VF_0_CH0_TAP7_C_PHASE1_X32                            3

/* VF_0 :: CH0_TAP7 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP7_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH0_TAP7_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH0_TAP7_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_C_PHASE0_M16                            1
#define BCHP_VF_0_CH0_TAP7_C_PHASE0_X16                            2
#define BCHP_VF_0_CH0_TAP7_C_PHASE0_X32                            3

/* VF_0 :: CH0_TAP7 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP7_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP7_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP7_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP7_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP7_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP7 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP7_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP7_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP7_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP7_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP7_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP7 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP7_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP7_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP7_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP7_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP7_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP7 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP7_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP7_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP7_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP7_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP7_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP7_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP8 - Channel 0 band-limiting filter (taps 8  & 12)
 ***************************************************************************/
/* VF_0 :: CH0_TAP8 :: reserved0 [31:20] */
#define BCHP_VF_0_CH0_TAP8_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH0_TAP8_reserved0_SHIFT                         20

/* VF_0 :: CH0_TAP8 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH0_TAP8_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH0_TAP8_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH0_TAP8_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_E_PHASE1_M256                           1
#define BCHP_VF_0_CH0_TAP8_E_PHASE1_X256                           2
#define BCHP_VF_0_CH0_TAP8_E_PHASE1_X512                           3

/* VF_0 :: CH0_TAP8 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH0_TAP8_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH0_TAP8_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH0_TAP8_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_E_PHASE0_M256                           1
#define BCHP_VF_0_CH0_TAP8_E_PHASE0_X256                           2
#define BCHP_VF_0_CH0_TAP8_E_PHASE0_X512                           3

/* VF_0 :: CH0_TAP8 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH0_TAP8_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH0_TAP8_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH0_TAP8_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_D_PHASE1_M64                            1
#define BCHP_VF_0_CH0_TAP8_D_PHASE1_X64                            2
#define BCHP_VF_0_CH0_TAP8_D_PHASE1_X128                           3

/* VF_0 :: CH0_TAP8 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH0_TAP8_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH0_TAP8_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH0_TAP8_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_D_PHASE0_M64                            1
#define BCHP_VF_0_CH0_TAP8_D_PHASE0_X64                            2
#define BCHP_VF_0_CH0_TAP8_D_PHASE0_X128                           3

/* VF_0 :: CH0_TAP8 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP8_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH0_TAP8_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH0_TAP8_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_C_PHASE1_M16                            1
#define BCHP_VF_0_CH0_TAP8_C_PHASE1_X16                            2
#define BCHP_VF_0_CH0_TAP8_C_PHASE1_X32                            3

/* VF_0 :: CH0_TAP8 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP8_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH0_TAP8_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH0_TAP8_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_C_PHASE0_M16                            1
#define BCHP_VF_0_CH0_TAP8_C_PHASE0_X16                            2
#define BCHP_VF_0_CH0_TAP8_C_PHASE0_X32                            3

/* VF_0 :: CH0_TAP8 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP8_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP8_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP8_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP8_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP8_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP8 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP8_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP8_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP8_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP8_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP8_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP8 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP8_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP8_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP8_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP8_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP8_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP8 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP8_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP8_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP8_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP8_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP8_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP8_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP9 - Channel 0 band-limiting filter (taps 9  & 11)
 ***************************************************************************/
/* VF_0 :: CH0_TAP9 :: reserved0 [31:20] */
#define BCHP_VF_0_CH0_TAP9_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH0_TAP9_reserved0_SHIFT                         20

/* VF_0 :: CH0_TAP9 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH0_TAP9_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH0_TAP9_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH0_TAP9_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_E_PHASE1_M256                           1
#define BCHP_VF_0_CH0_TAP9_E_PHASE1_X256                           2
#define BCHP_VF_0_CH0_TAP9_E_PHASE1_X512                           3

/* VF_0 :: CH0_TAP9 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH0_TAP9_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH0_TAP9_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH0_TAP9_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_E_PHASE0_M256                           1
#define BCHP_VF_0_CH0_TAP9_E_PHASE0_X256                           2
#define BCHP_VF_0_CH0_TAP9_E_PHASE0_X512                           3

/* VF_0 :: CH0_TAP9 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH0_TAP9_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH0_TAP9_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH0_TAP9_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_D_PHASE1_M64                            1
#define BCHP_VF_0_CH0_TAP9_D_PHASE1_X64                            2
#define BCHP_VF_0_CH0_TAP9_D_PHASE1_X128                           3

/* VF_0 :: CH0_TAP9 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH0_TAP9_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH0_TAP9_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH0_TAP9_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_D_PHASE0_M64                            1
#define BCHP_VF_0_CH0_TAP9_D_PHASE0_X64                            2
#define BCHP_VF_0_CH0_TAP9_D_PHASE0_X128                           3

/* VF_0 :: CH0_TAP9 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP9_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH0_TAP9_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH0_TAP9_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_C_PHASE1_M16                            1
#define BCHP_VF_0_CH0_TAP9_C_PHASE1_X16                            2
#define BCHP_VF_0_CH0_TAP9_C_PHASE1_X32                            3

/* VF_0 :: CH0_TAP9 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP9_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH0_TAP9_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH0_TAP9_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_C_PHASE0_M16                            1
#define BCHP_VF_0_CH0_TAP9_C_PHASE0_X16                            2
#define BCHP_VF_0_CH0_TAP9_C_PHASE0_X32                            3

/* VF_0 :: CH0_TAP9 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP9_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH0_TAP9_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH0_TAP9_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_B_PHASE1_M4                             1
#define BCHP_VF_0_CH0_TAP9_B_PHASE1_X4                             2
#define BCHP_VF_0_CH0_TAP9_B_PHASE1_X8                             3

/* VF_0 :: CH0_TAP9 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP9_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH0_TAP9_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH0_TAP9_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_B_PHASE0_M4                             1
#define BCHP_VF_0_CH0_TAP9_B_PHASE0_X4                             2
#define BCHP_VF_0_CH0_TAP9_B_PHASE0_X8                             3

/* VF_0 :: CH0_TAP9 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP9_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH0_TAP9_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH0_TAP9_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_A_PHASE1_M1                             1
#define BCHP_VF_0_CH0_TAP9_A_PHASE1_X1                             2
#define BCHP_VF_0_CH0_TAP9_A_PHASE1_X2                             3

/* VF_0 :: CH0_TAP9 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP9_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH0_TAP9_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH0_TAP9_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH0_TAP9_A_PHASE0_M1                             1
#define BCHP_VF_0_CH0_TAP9_A_PHASE0_X1                             2
#define BCHP_VF_0_CH0_TAP9_A_PHASE0_X2                             3

/***************************************************************************
 *CH0_TAP10 - Channel 0 band-limiting filter (tap 10  )
 ***************************************************************************/
/* VF_0 :: CH0_TAP10 :: reserved0 [31:24] */
#define BCHP_VF_0_CH0_TAP10_reserved0_MASK                         0xff000000
#define BCHP_VF_0_CH0_TAP10_reserved0_SHIFT                        24

/* VF_0 :: CH0_TAP10 :: F_PHASE1 [23:22] */
#define BCHP_VF_0_CH0_TAP10_F_PHASE1_MASK                          0x00c00000
#define BCHP_VF_0_CH0_TAP10_F_PHASE1_SHIFT                         22
#define BCHP_VF_0_CH0_TAP10_F_PHASE1_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_F_PHASE1_M1024                         1
#define BCHP_VF_0_CH0_TAP10_F_PHASE1_X1024                         2
#define BCHP_VF_0_CH0_TAP10_F_PHASE1_X2048                         3

/* VF_0 :: CH0_TAP10 :: F_PHASE0 [21:20] */
#define BCHP_VF_0_CH0_TAP10_F_PHASE0_MASK                          0x00300000
#define BCHP_VF_0_CH0_TAP10_F_PHASE0_SHIFT                         20
#define BCHP_VF_0_CH0_TAP10_F_PHASE0_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_F_PHASE0_M1024                         1
#define BCHP_VF_0_CH0_TAP10_F_PHASE0_X1024                         2
#define BCHP_VF_0_CH0_TAP10_F_PHASE0_X2048                         3

/* VF_0 :: CH0_TAP10 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH0_TAP10_E_PHASE1_MASK                          0x000c0000
#define BCHP_VF_0_CH0_TAP10_E_PHASE1_SHIFT                         18
#define BCHP_VF_0_CH0_TAP10_E_PHASE1_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_E_PHASE1_M256                          1
#define BCHP_VF_0_CH0_TAP10_E_PHASE1_X256                          2
#define BCHP_VF_0_CH0_TAP10_E_PHASE1_X512                          3

/* VF_0 :: CH0_TAP10 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH0_TAP10_E_PHASE0_MASK                          0x00030000
#define BCHP_VF_0_CH0_TAP10_E_PHASE0_SHIFT                         16
#define BCHP_VF_0_CH0_TAP10_E_PHASE0_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_E_PHASE0_M256                          1
#define BCHP_VF_0_CH0_TAP10_E_PHASE0_X256                          2
#define BCHP_VF_0_CH0_TAP10_E_PHASE0_X512                          3

/* VF_0 :: CH0_TAP10 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH0_TAP10_D_PHASE1_MASK                          0x0000c000
#define BCHP_VF_0_CH0_TAP10_D_PHASE1_SHIFT                         14
#define BCHP_VF_0_CH0_TAP10_D_PHASE1_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_D_PHASE1_M64                           1
#define BCHP_VF_0_CH0_TAP10_D_PHASE1_X64                           2
#define BCHP_VF_0_CH0_TAP10_D_PHASE1_X128                          3

/* VF_0 :: CH0_TAP10 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH0_TAP10_D_PHASE0_MASK                          0x00003000
#define BCHP_VF_0_CH0_TAP10_D_PHASE0_SHIFT                         12
#define BCHP_VF_0_CH0_TAP10_D_PHASE0_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_D_PHASE0_M64                           1
#define BCHP_VF_0_CH0_TAP10_D_PHASE0_X64                           2
#define BCHP_VF_0_CH0_TAP10_D_PHASE0_X128                          3

/* VF_0 :: CH0_TAP10 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH0_TAP10_C_PHASE1_MASK                          0x00000c00
#define BCHP_VF_0_CH0_TAP10_C_PHASE1_SHIFT                         10
#define BCHP_VF_0_CH0_TAP10_C_PHASE1_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_C_PHASE1_M16                           1
#define BCHP_VF_0_CH0_TAP10_C_PHASE1_X16                           2
#define BCHP_VF_0_CH0_TAP10_C_PHASE1_X32                           3

/* VF_0 :: CH0_TAP10 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH0_TAP10_C_PHASE0_MASK                          0x00000300
#define BCHP_VF_0_CH0_TAP10_C_PHASE0_SHIFT                         8
#define BCHP_VF_0_CH0_TAP10_C_PHASE0_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_C_PHASE0_M16                           1
#define BCHP_VF_0_CH0_TAP10_C_PHASE0_X16                           2
#define BCHP_VF_0_CH0_TAP10_C_PHASE0_X32                           3

/* VF_0 :: CH0_TAP10 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH0_TAP10_B_PHASE1_MASK                          0x000000c0
#define BCHP_VF_0_CH0_TAP10_B_PHASE1_SHIFT                         6
#define BCHP_VF_0_CH0_TAP10_B_PHASE1_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_B_PHASE1_M4                            1
#define BCHP_VF_0_CH0_TAP10_B_PHASE1_X4                            2
#define BCHP_VF_0_CH0_TAP10_B_PHASE1_X8                            3

/* VF_0 :: CH0_TAP10 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH0_TAP10_B_PHASE0_MASK                          0x00000030
#define BCHP_VF_0_CH0_TAP10_B_PHASE0_SHIFT                         4
#define BCHP_VF_0_CH0_TAP10_B_PHASE0_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_B_PHASE0_M4                            1
#define BCHP_VF_0_CH0_TAP10_B_PHASE0_X4                            2
#define BCHP_VF_0_CH0_TAP10_B_PHASE0_X8                            3

/* VF_0 :: CH0_TAP10 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH0_TAP10_A_PHASE1_MASK                          0x0000000c
#define BCHP_VF_0_CH0_TAP10_A_PHASE1_SHIFT                         2
#define BCHP_VF_0_CH0_TAP10_A_PHASE1_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_A_PHASE1_M1                            1
#define BCHP_VF_0_CH0_TAP10_A_PHASE1_X1                            2
#define BCHP_VF_0_CH0_TAP10_A_PHASE1_X2                            3

/* VF_0 :: CH0_TAP10 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH0_TAP10_A_PHASE0_MASK                          0x00000003
#define BCHP_VF_0_CH0_TAP10_A_PHASE0_SHIFT                         0
#define BCHP_VF_0_CH0_TAP10_A_PHASE0_ZERO                          0
#define BCHP_VF_0_CH0_TAP10_A_PHASE0_M1                            1
#define BCHP_VF_0_CH0_TAP10_A_PHASE0_X1                            2
#define BCHP_VF_0_CH0_TAP10_A_PHASE0_X2                            3

/***************************************************************************
 *CH1_TAP1 - Channel 1 band-limiting filter (taps 1  & 19)
 ***************************************************************************/
/* VF_0 :: CH1_TAP1 :: reserved0 [31:08] */
#define BCHP_VF_0_CH1_TAP1_reserved0_MASK                          0xffffff00
#define BCHP_VF_0_CH1_TAP1_reserved0_SHIFT                         8

/* VF_0 :: CH1_TAP1 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP1_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP1_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP1_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP1_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP1_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP1_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP1 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP1_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP1_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP1_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP1_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP1_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP1_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP1 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP1_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP1_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP1_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP1_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP1_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP1_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP1 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP1_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP1_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP1_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP1_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP1_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP1_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP2 - Channel 1 band-limiting filter (taps 2  & 18)
 ***************************************************************************/
/* VF_0 :: CH1_TAP2 :: reserved0 [31:12] */
#define BCHP_VF_0_CH1_TAP2_reserved0_MASK                          0xfffff000
#define BCHP_VF_0_CH1_TAP2_reserved0_SHIFT                         12

/* VF_0 :: CH1_TAP2 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP2_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH1_TAP2_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH1_TAP2_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP2_C_PHASE1_M16                            1
#define BCHP_VF_0_CH1_TAP2_C_PHASE1_X16                            2
#define BCHP_VF_0_CH1_TAP2_C_PHASE1_X32                            3

/* VF_0 :: CH1_TAP2 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP2_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH1_TAP2_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH1_TAP2_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP2_C_PHASE0_M16                            1
#define BCHP_VF_0_CH1_TAP2_C_PHASE0_X16                            2
#define BCHP_VF_0_CH1_TAP2_C_PHASE0_X32                            3

/* VF_0 :: CH1_TAP2 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP2_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP2_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP2_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP2_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP2_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP2_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP2 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP2_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP2_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP2_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP2_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP2_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP2_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP2 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP2_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP2_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP2_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP2_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP2_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP2_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP2 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP2_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP2_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP2_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP2_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP2_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP2_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP3 - Channel 1 band-limiting filter (taps 3  & 17)
 ***************************************************************************/
/* VF_0 :: CH1_TAP3 :: reserved0 [31:16] */
#define BCHP_VF_0_CH1_TAP3_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH1_TAP3_reserved0_SHIFT                         16

/* VF_0 :: CH1_TAP3 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH1_TAP3_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH1_TAP3_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH1_TAP3_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP3_D_PHASE1_M64                            1
#define BCHP_VF_0_CH1_TAP3_D_PHASE1_X64                            2
#define BCHP_VF_0_CH1_TAP3_D_PHASE1_X128                           3

/* VF_0 :: CH1_TAP3 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH1_TAP3_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH1_TAP3_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH1_TAP3_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP3_D_PHASE0_M64                            1
#define BCHP_VF_0_CH1_TAP3_D_PHASE0_X64                            2
#define BCHP_VF_0_CH1_TAP3_D_PHASE0_X128                           3

/* VF_0 :: CH1_TAP3 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP3_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH1_TAP3_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH1_TAP3_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP3_C_PHASE1_M16                            1
#define BCHP_VF_0_CH1_TAP3_C_PHASE1_X16                            2
#define BCHP_VF_0_CH1_TAP3_C_PHASE1_X32                            3

/* VF_0 :: CH1_TAP3 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP3_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH1_TAP3_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH1_TAP3_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP3_C_PHASE0_M16                            1
#define BCHP_VF_0_CH1_TAP3_C_PHASE0_X16                            2
#define BCHP_VF_0_CH1_TAP3_C_PHASE0_X32                            3

/* VF_0 :: CH1_TAP3 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP3_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP3_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP3_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP3_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP3_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP3_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP3 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP3_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP3_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP3_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP3_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP3_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP3_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP3 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP3_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP3_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP3_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP3_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP3_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP3_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP3 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP3_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP3_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP3_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP3_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP3_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP3_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP4 - Channel 1 band-limiting filter (taps 4  & 16)
 ***************************************************************************/
/* VF_0 :: CH1_TAP4 :: reserved0 [31:16] */
#define BCHP_VF_0_CH1_TAP4_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH1_TAP4_reserved0_SHIFT                         16

/* VF_0 :: CH1_TAP4 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH1_TAP4_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH1_TAP4_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH1_TAP4_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP4_D_PHASE1_M64                            1
#define BCHP_VF_0_CH1_TAP4_D_PHASE1_X64                            2
#define BCHP_VF_0_CH1_TAP4_D_PHASE1_X128                           3

/* VF_0 :: CH1_TAP4 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH1_TAP4_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH1_TAP4_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH1_TAP4_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP4_D_PHASE0_M64                            1
#define BCHP_VF_0_CH1_TAP4_D_PHASE0_X64                            2
#define BCHP_VF_0_CH1_TAP4_D_PHASE0_X128                           3

/* VF_0 :: CH1_TAP4 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP4_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH1_TAP4_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH1_TAP4_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP4_C_PHASE1_M16                            1
#define BCHP_VF_0_CH1_TAP4_C_PHASE1_X16                            2
#define BCHP_VF_0_CH1_TAP4_C_PHASE1_X32                            3

/* VF_0 :: CH1_TAP4 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP4_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH1_TAP4_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH1_TAP4_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP4_C_PHASE0_M16                            1
#define BCHP_VF_0_CH1_TAP4_C_PHASE0_X16                            2
#define BCHP_VF_0_CH1_TAP4_C_PHASE0_X32                            3

/* VF_0 :: CH1_TAP4 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP4_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP4_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP4_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP4_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP4_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP4_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP4 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP4_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP4_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP4_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP4_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP4_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP4_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP4 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP4_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP4_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP4_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP4_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP4_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP4_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP4 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP4_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP4_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP4_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP4_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP4_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP4_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP5 - Channel 1 band-limiting filter (taps 5  & 15)
 ***************************************************************************/
/* VF_0 :: CH1_TAP5 :: reserved0 [31:16] */
#define BCHP_VF_0_CH1_TAP5_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH1_TAP5_reserved0_SHIFT                         16

/* VF_0 :: CH1_TAP5 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH1_TAP5_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH1_TAP5_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH1_TAP5_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP5_D_PHASE1_M64                            1
#define BCHP_VF_0_CH1_TAP5_D_PHASE1_X64                            2
#define BCHP_VF_0_CH1_TAP5_D_PHASE1_X128                           3

/* VF_0 :: CH1_TAP5 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH1_TAP5_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH1_TAP5_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH1_TAP5_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP5_D_PHASE0_M64                            1
#define BCHP_VF_0_CH1_TAP5_D_PHASE0_X64                            2
#define BCHP_VF_0_CH1_TAP5_D_PHASE0_X128                           3

/* VF_0 :: CH1_TAP5 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP5_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH1_TAP5_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH1_TAP5_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP5_C_PHASE1_M16                            1
#define BCHP_VF_0_CH1_TAP5_C_PHASE1_X16                            2
#define BCHP_VF_0_CH1_TAP5_C_PHASE1_X32                            3

/* VF_0 :: CH1_TAP5 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP5_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH1_TAP5_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH1_TAP5_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP5_C_PHASE0_M16                            1
#define BCHP_VF_0_CH1_TAP5_C_PHASE0_X16                            2
#define BCHP_VF_0_CH1_TAP5_C_PHASE0_X32                            3

/* VF_0 :: CH1_TAP5 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP5_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP5_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP5_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP5_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP5_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP5_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP5 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP5_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP5_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP5_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP5_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP5_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP5_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP5 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP5_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP5_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP5_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP5_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP5_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP5_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP5 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP5_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP5_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP5_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP5_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP5_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP5_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP6 - Channel 1 band-limiting filter (taps 6  & 14)
 ***************************************************************************/
/* VF_0 :: CH1_TAP6 :: reserved0 [31:16] */
#define BCHP_VF_0_CH1_TAP6_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH1_TAP6_reserved0_SHIFT                         16

/* VF_0 :: CH1_TAP6 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH1_TAP6_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH1_TAP6_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH1_TAP6_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP6_D_PHASE1_M64                            1
#define BCHP_VF_0_CH1_TAP6_D_PHASE1_X64                            2
#define BCHP_VF_0_CH1_TAP6_D_PHASE1_X128                           3

/* VF_0 :: CH1_TAP6 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH1_TAP6_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH1_TAP6_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH1_TAP6_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP6_D_PHASE0_M64                            1
#define BCHP_VF_0_CH1_TAP6_D_PHASE0_X64                            2
#define BCHP_VF_0_CH1_TAP6_D_PHASE0_X128                           3

/* VF_0 :: CH1_TAP6 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP6_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH1_TAP6_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH1_TAP6_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP6_C_PHASE1_M16                            1
#define BCHP_VF_0_CH1_TAP6_C_PHASE1_X16                            2
#define BCHP_VF_0_CH1_TAP6_C_PHASE1_X32                            3

/* VF_0 :: CH1_TAP6 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP6_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH1_TAP6_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH1_TAP6_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP6_C_PHASE0_M16                            1
#define BCHP_VF_0_CH1_TAP6_C_PHASE0_X16                            2
#define BCHP_VF_0_CH1_TAP6_C_PHASE0_X32                            3

/* VF_0 :: CH1_TAP6 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP6_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP6_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP6_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP6_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP6_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP6_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP6 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP6_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP6_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP6_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP6_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP6_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP6_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP6 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP6_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP6_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP6_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP6_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP6_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP6_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP6 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP6_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP6_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP6_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP6_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP6_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP6_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP7 - Channel 1 band-limiting filter (taps 7  & 13)
 ***************************************************************************/
/* VF_0 :: CH1_TAP7 :: reserved0 [31:20] */
#define BCHP_VF_0_CH1_TAP7_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH1_TAP7_reserved0_SHIFT                         20

/* VF_0 :: CH1_TAP7 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH1_TAP7_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH1_TAP7_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH1_TAP7_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_E_PHASE1_M256                           1
#define BCHP_VF_0_CH1_TAP7_E_PHASE1_X256                           2
#define BCHP_VF_0_CH1_TAP7_E_PHASE1_X512                           3

/* VF_0 :: CH1_TAP7 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH1_TAP7_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH1_TAP7_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH1_TAP7_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_E_PHASE0_M256                           1
#define BCHP_VF_0_CH1_TAP7_E_PHASE0_X256                           2
#define BCHP_VF_0_CH1_TAP7_E_PHASE0_X512                           3

/* VF_0 :: CH1_TAP7 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH1_TAP7_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH1_TAP7_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH1_TAP7_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_D_PHASE1_M64                            1
#define BCHP_VF_0_CH1_TAP7_D_PHASE1_X64                            2
#define BCHP_VF_0_CH1_TAP7_D_PHASE1_X128                           3

/* VF_0 :: CH1_TAP7 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH1_TAP7_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH1_TAP7_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH1_TAP7_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_D_PHASE0_M64                            1
#define BCHP_VF_0_CH1_TAP7_D_PHASE0_X64                            2
#define BCHP_VF_0_CH1_TAP7_D_PHASE0_X128                           3

/* VF_0 :: CH1_TAP7 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP7_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH1_TAP7_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH1_TAP7_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_C_PHASE1_M16                            1
#define BCHP_VF_0_CH1_TAP7_C_PHASE1_X16                            2
#define BCHP_VF_0_CH1_TAP7_C_PHASE1_X32                            3

/* VF_0 :: CH1_TAP7 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP7_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH1_TAP7_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH1_TAP7_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_C_PHASE0_M16                            1
#define BCHP_VF_0_CH1_TAP7_C_PHASE0_X16                            2
#define BCHP_VF_0_CH1_TAP7_C_PHASE0_X32                            3

/* VF_0 :: CH1_TAP7 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP7_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP7_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP7_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP7_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP7_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP7 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP7_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP7_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP7_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP7_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP7_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP7 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP7_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP7_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP7_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP7_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP7_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP7 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP7_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP7_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP7_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP7_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP7_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP7_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP8 - Channel 1 band-limiting filter (taps 8  & 12)
 ***************************************************************************/
/* VF_0 :: CH1_TAP8 :: reserved0 [31:20] */
#define BCHP_VF_0_CH1_TAP8_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH1_TAP8_reserved0_SHIFT                         20

/* VF_0 :: CH1_TAP8 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH1_TAP8_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH1_TAP8_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH1_TAP8_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_E_PHASE1_M256                           1
#define BCHP_VF_0_CH1_TAP8_E_PHASE1_X256                           2
#define BCHP_VF_0_CH1_TAP8_E_PHASE1_X512                           3

/* VF_0 :: CH1_TAP8 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH1_TAP8_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH1_TAP8_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH1_TAP8_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_E_PHASE0_M256                           1
#define BCHP_VF_0_CH1_TAP8_E_PHASE0_X256                           2
#define BCHP_VF_0_CH1_TAP8_E_PHASE0_X512                           3

/* VF_0 :: CH1_TAP8 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH1_TAP8_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH1_TAP8_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH1_TAP8_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_D_PHASE1_M64                            1
#define BCHP_VF_0_CH1_TAP8_D_PHASE1_X64                            2
#define BCHP_VF_0_CH1_TAP8_D_PHASE1_X128                           3

/* VF_0 :: CH1_TAP8 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH1_TAP8_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH1_TAP8_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH1_TAP8_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_D_PHASE0_M64                            1
#define BCHP_VF_0_CH1_TAP8_D_PHASE0_X64                            2
#define BCHP_VF_0_CH1_TAP8_D_PHASE0_X128                           3

/* VF_0 :: CH1_TAP8 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP8_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH1_TAP8_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH1_TAP8_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_C_PHASE1_M16                            1
#define BCHP_VF_0_CH1_TAP8_C_PHASE1_X16                            2
#define BCHP_VF_0_CH1_TAP8_C_PHASE1_X32                            3

/* VF_0 :: CH1_TAP8 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP8_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH1_TAP8_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH1_TAP8_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_C_PHASE0_M16                            1
#define BCHP_VF_0_CH1_TAP8_C_PHASE0_X16                            2
#define BCHP_VF_0_CH1_TAP8_C_PHASE0_X32                            3

/* VF_0 :: CH1_TAP8 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP8_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP8_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP8_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP8_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP8_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP8 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP8_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP8_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP8_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP8_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP8_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP8 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP8_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP8_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP8_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP8_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP8_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP8 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP8_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP8_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP8_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP8_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP8_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP8_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP9 - Channel 1 band-limiting filter (taps 9  & 11)
 ***************************************************************************/
/* VF_0 :: CH1_TAP9 :: reserved0 [31:20] */
#define BCHP_VF_0_CH1_TAP9_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH1_TAP9_reserved0_SHIFT                         20

/* VF_0 :: CH1_TAP9 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH1_TAP9_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH1_TAP9_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH1_TAP9_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_E_PHASE1_M256                           1
#define BCHP_VF_0_CH1_TAP9_E_PHASE1_X256                           2
#define BCHP_VF_0_CH1_TAP9_E_PHASE1_X512                           3

/* VF_0 :: CH1_TAP9 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH1_TAP9_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH1_TAP9_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH1_TAP9_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_E_PHASE0_M256                           1
#define BCHP_VF_0_CH1_TAP9_E_PHASE0_X256                           2
#define BCHP_VF_0_CH1_TAP9_E_PHASE0_X512                           3

/* VF_0 :: CH1_TAP9 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH1_TAP9_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH1_TAP9_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH1_TAP9_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_D_PHASE1_M64                            1
#define BCHP_VF_0_CH1_TAP9_D_PHASE1_X64                            2
#define BCHP_VF_0_CH1_TAP9_D_PHASE1_X128                           3

/* VF_0 :: CH1_TAP9 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH1_TAP9_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH1_TAP9_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH1_TAP9_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_D_PHASE0_M64                            1
#define BCHP_VF_0_CH1_TAP9_D_PHASE0_X64                            2
#define BCHP_VF_0_CH1_TAP9_D_PHASE0_X128                           3

/* VF_0 :: CH1_TAP9 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP9_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH1_TAP9_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH1_TAP9_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_C_PHASE1_M16                            1
#define BCHP_VF_0_CH1_TAP9_C_PHASE1_X16                            2
#define BCHP_VF_0_CH1_TAP9_C_PHASE1_X32                            3

/* VF_0 :: CH1_TAP9 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP9_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH1_TAP9_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH1_TAP9_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_C_PHASE0_M16                            1
#define BCHP_VF_0_CH1_TAP9_C_PHASE0_X16                            2
#define BCHP_VF_0_CH1_TAP9_C_PHASE0_X32                            3

/* VF_0 :: CH1_TAP9 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP9_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH1_TAP9_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH1_TAP9_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_B_PHASE1_M4                             1
#define BCHP_VF_0_CH1_TAP9_B_PHASE1_X4                             2
#define BCHP_VF_0_CH1_TAP9_B_PHASE1_X8                             3

/* VF_0 :: CH1_TAP9 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP9_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH1_TAP9_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH1_TAP9_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_B_PHASE0_M4                             1
#define BCHP_VF_0_CH1_TAP9_B_PHASE0_X4                             2
#define BCHP_VF_0_CH1_TAP9_B_PHASE0_X8                             3

/* VF_0 :: CH1_TAP9 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP9_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH1_TAP9_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH1_TAP9_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_A_PHASE1_M1                             1
#define BCHP_VF_0_CH1_TAP9_A_PHASE1_X1                             2
#define BCHP_VF_0_CH1_TAP9_A_PHASE1_X2                             3

/* VF_0 :: CH1_TAP9 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP9_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH1_TAP9_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH1_TAP9_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH1_TAP9_A_PHASE0_M1                             1
#define BCHP_VF_0_CH1_TAP9_A_PHASE0_X1                             2
#define BCHP_VF_0_CH1_TAP9_A_PHASE0_X2                             3

/***************************************************************************
 *CH1_TAP10 - Channel 1 band-limiting filter (tap 10  )
 ***************************************************************************/
/* VF_0 :: CH1_TAP10 :: reserved0 [31:24] */
#define BCHP_VF_0_CH1_TAP10_reserved0_MASK                         0xff000000
#define BCHP_VF_0_CH1_TAP10_reserved0_SHIFT                        24

/* VF_0 :: CH1_TAP10 :: F_PHASE1 [23:22] */
#define BCHP_VF_0_CH1_TAP10_F_PHASE1_MASK                          0x00c00000
#define BCHP_VF_0_CH1_TAP10_F_PHASE1_SHIFT                         22
#define BCHP_VF_0_CH1_TAP10_F_PHASE1_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_F_PHASE1_M1024                         1
#define BCHP_VF_0_CH1_TAP10_F_PHASE1_X1024                         2
#define BCHP_VF_0_CH1_TAP10_F_PHASE1_X2048                         3

/* VF_0 :: CH1_TAP10 :: F_PHASE0 [21:20] */
#define BCHP_VF_0_CH1_TAP10_F_PHASE0_MASK                          0x00300000
#define BCHP_VF_0_CH1_TAP10_F_PHASE0_SHIFT                         20
#define BCHP_VF_0_CH1_TAP10_F_PHASE0_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_F_PHASE0_M1024                         1
#define BCHP_VF_0_CH1_TAP10_F_PHASE0_X1024                         2
#define BCHP_VF_0_CH1_TAP10_F_PHASE0_X2048                         3

/* VF_0 :: CH1_TAP10 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH1_TAP10_E_PHASE1_MASK                          0x000c0000
#define BCHP_VF_0_CH1_TAP10_E_PHASE1_SHIFT                         18
#define BCHP_VF_0_CH1_TAP10_E_PHASE1_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_E_PHASE1_M256                          1
#define BCHP_VF_0_CH1_TAP10_E_PHASE1_X256                          2
#define BCHP_VF_0_CH1_TAP10_E_PHASE1_X512                          3

/* VF_0 :: CH1_TAP10 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH1_TAP10_E_PHASE0_MASK                          0x00030000
#define BCHP_VF_0_CH1_TAP10_E_PHASE0_SHIFT                         16
#define BCHP_VF_0_CH1_TAP10_E_PHASE0_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_E_PHASE0_M256                          1
#define BCHP_VF_0_CH1_TAP10_E_PHASE0_X256                          2
#define BCHP_VF_0_CH1_TAP10_E_PHASE0_X512                          3

/* VF_0 :: CH1_TAP10 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH1_TAP10_D_PHASE1_MASK                          0x0000c000
#define BCHP_VF_0_CH1_TAP10_D_PHASE1_SHIFT                         14
#define BCHP_VF_0_CH1_TAP10_D_PHASE1_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_D_PHASE1_M64                           1
#define BCHP_VF_0_CH1_TAP10_D_PHASE1_X64                           2
#define BCHP_VF_0_CH1_TAP10_D_PHASE1_X128                          3

/* VF_0 :: CH1_TAP10 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH1_TAP10_D_PHASE0_MASK                          0x00003000
#define BCHP_VF_0_CH1_TAP10_D_PHASE0_SHIFT                         12
#define BCHP_VF_0_CH1_TAP10_D_PHASE0_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_D_PHASE0_M64                           1
#define BCHP_VF_0_CH1_TAP10_D_PHASE0_X64                           2
#define BCHP_VF_0_CH1_TAP10_D_PHASE0_X128                          3

/* VF_0 :: CH1_TAP10 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH1_TAP10_C_PHASE1_MASK                          0x00000c00
#define BCHP_VF_0_CH1_TAP10_C_PHASE1_SHIFT                         10
#define BCHP_VF_0_CH1_TAP10_C_PHASE1_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_C_PHASE1_M16                           1
#define BCHP_VF_0_CH1_TAP10_C_PHASE1_X16                           2
#define BCHP_VF_0_CH1_TAP10_C_PHASE1_X32                           3

/* VF_0 :: CH1_TAP10 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH1_TAP10_C_PHASE0_MASK                          0x00000300
#define BCHP_VF_0_CH1_TAP10_C_PHASE0_SHIFT                         8
#define BCHP_VF_0_CH1_TAP10_C_PHASE0_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_C_PHASE0_M16                           1
#define BCHP_VF_0_CH1_TAP10_C_PHASE0_X16                           2
#define BCHP_VF_0_CH1_TAP10_C_PHASE0_X32                           3

/* VF_0 :: CH1_TAP10 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH1_TAP10_B_PHASE1_MASK                          0x000000c0
#define BCHP_VF_0_CH1_TAP10_B_PHASE1_SHIFT                         6
#define BCHP_VF_0_CH1_TAP10_B_PHASE1_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_B_PHASE1_M4                            1
#define BCHP_VF_0_CH1_TAP10_B_PHASE1_X4                            2
#define BCHP_VF_0_CH1_TAP10_B_PHASE1_X8                            3

/* VF_0 :: CH1_TAP10 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH1_TAP10_B_PHASE0_MASK                          0x00000030
#define BCHP_VF_0_CH1_TAP10_B_PHASE0_SHIFT                         4
#define BCHP_VF_0_CH1_TAP10_B_PHASE0_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_B_PHASE0_M4                            1
#define BCHP_VF_0_CH1_TAP10_B_PHASE0_X4                            2
#define BCHP_VF_0_CH1_TAP10_B_PHASE0_X8                            3

/* VF_0 :: CH1_TAP10 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH1_TAP10_A_PHASE1_MASK                          0x0000000c
#define BCHP_VF_0_CH1_TAP10_A_PHASE1_SHIFT                         2
#define BCHP_VF_0_CH1_TAP10_A_PHASE1_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_A_PHASE1_M1                            1
#define BCHP_VF_0_CH1_TAP10_A_PHASE1_X1                            2
#define BCHP_VF_0_CH1_TAP10_A_PHASE1_X2                            3

/* VF_0 :: CH1_TAP10 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH1_TAP10_A_PHASE0_MASK                          0x00000003
#define BCHP_VF_0_CH1_TAP10_A_PHASE0_SHIFT                         0
#define BCHP_VF_0_CH1_TAP10_A_PHASE0_ZERO                          0
#define BCHP_VF_0_CH1_TAP10_A_PHASE0_M1                            1
#define BCHP_VF_0_CH1_TAP10_A_PHASE0_X1                            2
#define BCHP_VF_0_CH1_TAP10_A_PHASE0_X2                            3

/***************************************************************************
 *CH2_TAP1 - Channel 2 band-limiting filter (taps 1  & 19)
 ***************************************************************************/
/* VF_0 :: CH2_TAP1 :: reserved0 [31:08] */
#define BCHP_VF_0_CH2_TAP1_reserved0_MASK                          0xffffff00
#define BCHP_VF_0_CH2_TAP1_reserved0_SHIFT                         8

/* VF_0 :: CH2_TAP1 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP1_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP1_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP1_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP1_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP1_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP1_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP1 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP1_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP1_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP1_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP1_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP1_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP1_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP1 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP1_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP1_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP1_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP1_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP1_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP1_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP1 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP1_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP1_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP1_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP1_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP1_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP1_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP2 - Channel 2 band-limiting filter (taps 2  & 18)
 ***************************************************************************/
/* VF_0 :: CH2_TAP2 :: reserved0 [31:12] */
#define BCHP_VF_0_CH2_TAP2_reserved0_MASK                          0xfffff000
#define BCHP_VF_0_CH2_TAP2_reserved0_SHIFT                         12

/* VF_0 :: CH2_TAP2 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP2_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH2_TAP2_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH2_TAP2_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP2_C_PHASE1_M16                            1
#define BCHP_VF_0_CH2_TAP2_C_PHASE1_X16                            2
#define BCHP_VF_0_CH2_TAP2_C_PHASE1_X32                            3

/* VF_0 :: CH2_TAP2 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP2_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH2_TAP2_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH2_TAP2_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP2_C_PHASE0_M16                            1
#define BCHP_VF_0_CH2_TAP2_C_PHASE0_X16                            2
#define BCHP_VF_0_CH2_TAP2_C_PHASE0_X32                            3

/* VF_0 :: CH2_TAP2 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP2_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP2_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP2_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP2_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP2_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP2_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP2 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP2_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP2_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP2_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP2_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP2_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP2_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP2 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP2_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP2_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP2_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP2_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP2_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP2_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP2 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP2_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP2_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP2_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP2_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP2_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP2_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP3 - Channel 2 band-limiting filter (taps 3  & 17)
 ***************************************************************************/
/* VF_0 :: CH2_TAP3 :: reserved0 [31:16] */
#define BCHP_VF_0_CH2_TAP3_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH2_TAP3_reserved0_SHIFT                         16

/* VF_0 :: CH2_TAP3 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH2_TAP3_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH2_TAP3_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH2_TAP3_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP3_D_PHASE1_M64                            1
#define BCHP_VF_0_CH2_TAP3_D_PHASE1_X64                            2
#define BCHP_VF_0_CH2_TAP3_D_PHASE1_X128                           3

/* VF_0 :: CH2_TAP3 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH2_TAP3_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH2_TAP3_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH2_TAP3_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP3_D_PHASE0_M64                            1
#define BCHP_VF_0_CH2_TAP3_D_PHASE0_X64                            2
#define BCHP_VF_0_CH2_TAP3_D_PHASE0_X128                           3

/* VF_0 :: CH2_TAP3 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP3_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH2_TAP3_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH2_TAP3_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP3_C_PHASE1_M16                            1
#define BCHP_VF_0_CH2_TAP3_C_PHASE1_X16                            2
#define BCHP_VF_0_CH2_TAP3_C_PHASE1_X32                            3

/* VF_0 :: CH2_TAP3 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP3_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH2_TAP3_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH2_TAP3_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP3_C_PHASE0_M16                            1
#define BCHP_VF_0_CH2_TAP3_C_PHASE0_X16                            2
#define BCHP_VF_0_CH2_TAP3_C_PHASE0_X32                            3

/* VF_0 :: CH2_TAP3 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP3_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP3_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP3_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP3_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP3_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP3_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP3 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP3_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP3_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP3_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP3_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP3_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP3_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP3 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP3_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP3_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP3_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP3_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP3_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP3_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP3 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP3_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP3_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP3_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP3_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP3_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP3_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP4 - Channel 2 band-limiting filter (taps 4  & 16)
 ***************************************************************************/
/* VF_0 :: CH2_TAP4 :: reserved0 [31:16] */
#define BCHP_VF_0_CH2_TAP4_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH2_TAP4_reserved0_SHIFT                         16

/* VF_0 :: CH2_TAP4 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH2_TAP4_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH2_TAP4_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH2_TAP4_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP4_D_PHASE1_M64                            1
#define BCHP_VF_0_CH2_TAP4_D_PHASE1_X64                            2
#define BCHP_VF_0_CH2_TAP4_D_PHASE1_X128                           3

/* VF_0 :: CH2_TAP4 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH2_TAP4_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH2_TAP4_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH2_TAP4_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP4_D_PHASE0_M64                            1
#define BCHP_VF_0_CH2_TAP4_D_PHASE0_X64                            2
#define BCHP_VF_0_CH2_TAP4_D_PHASE0_X128                           3

/* VF_0 :: CH2_TAP4 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP4_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH2_TAP4_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH2_TAP4_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP4_C_PHASE1_M16                            1
#define BCHP_VF_0_CH2_TAP4_C_PHASE1_X16                            2
#define BCHP_VF_0_CH2_TAP4_C_PHASE1_X32                            3

/* VF_0 :: CH2_TAP4 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP4_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH2_TAP4_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH2_TAP4_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP4_C_PHASE0_M16                            1
#define BCHP_VF_0_CH2_TAP4_C_PHASE0_X16                            2
#define BCHP_VF_0_CH2_TAP4_C_PHASE0_X32                            3

/* VF_0 :: CH2_TAP4 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP4_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP4_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP4_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP4_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP4_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP4_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP4 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP4_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP4_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP4_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP4_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP4_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP4_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP4 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP4_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP4_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP4_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP4_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP4_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP4_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP4 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP4_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP4_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP4_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP4_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP4_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP4_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP5 - Channel 2 band-limiting filter (taps 5  & 15)
 ***************************************************************************/
/* VF_0 :: CH2_TAP5 :: reserved0 [31:16] */
#define BCHP_VF_0_CH2_TAP5_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH2_TAP5_reserved0_SHIFT                         16

/* VF_0 :: CH2_TAP5 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH2_TAP5_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH2_TAP5_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH2_TAP5_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP5_D_PHASE1_M64                            1
#define BCHP_VF_0_CH2_TAP5_D_PHASE1_X64                            2
#define BCHP_VF_0_CH2_TAP5_D_PHASE1_X128                           3

/* VF_0 :: CH2_TAP5 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH2_TAP5_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH2_TAP5_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH2_TAP5_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP5_D_PHASE0_M64                            1
#define BCHP_VF_0_CH2_TAP5_D_PHASE0_X64                            2
#define BCHP_VF_0_CH2_TAP5_D_PHASE0_X128                           3

/* VF_0 :: CH2_TAP5 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP5_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH2_TAP5_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH2_TAP5_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP5_C_PHASE1_M16                            1
#define BCHP_VF_0_CH2_TAP5_C_PHASE1_X16                            2
#define BCHP_VF_0_CH2_TAP5_C_PHASE1_X32                            3

/* VF_0 :: CH2_TAP5 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP5_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH2_TAP5_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH2_TAP5_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP5_C_PHASE0_M16                            1
#define BCHP_VF_0_CH2_TAP5_C_PHASE0_X16                            2
#define BCHP_VF_0_CH2_TAP5_C_PHASE0_X32                            3

/* VF_0 :: CH2_TAP5 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP5_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP5_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP5_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP5_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP5_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP5_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP5 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP5_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP5_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP5_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP5_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP5_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP5_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP5 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP5_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP5_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP5_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP5_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP5_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP5_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP5 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP5_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP5_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP5_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP5_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP5_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP5_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP6 - Channel 2 band-limiting filter (taps 6  & 14)
 ***************************************************************************/
/* VF_0 :: CH2_TAP6 :: reserved0 [31:16] */
#define BCHP_VF_0_CH2_TAP6_reserved0_MASK                          0xffff0000
#define BCHP_VF_0_CH2_TAP6_reserved0_SHIFT                         16

/* VF_0 :: CH2_TAP6 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH2_TAP6_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH2_TAP6_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH2_TAP6_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP6_D_PHASE1_M64                            1
#define BCHP_VF_0_CH2_TAP6_D_PHASE1_X64                            2
#define BCHP_VF_0_CH2_TAP6_D_PHASE1_X128                           3

/* VF_0 :: CH2_TAP6 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH2_TAP6_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH2_TAP6_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH2_TAP6_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP6_D_PHASE0_M64                            1
#define BCHP_VF_0_CH2_TAP6_D_PHASE0_X64                            2
#define BCHP_VF_0_CH2_TAP6_D_PHASE0_X128                           3

/* VF_0 :: CH2_TAP6 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP6_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH2_TAP6_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH2_TAP6_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP6_C_PHASE1_M16                            1
#define BCHP_VF_0_CH2_TAP6_C_PHASE1_X16                            2
#define BCHP_VF_0_CH2_TAP6_C_PHASE1_X32                            3

/* VF_0 :: CH2_TAP6 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP6_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH2_TAP6_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH2_TAP6_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP6_C_PHASE0_M16                            1
#define BCHP_VF_0_CH2_TAP6_C_PHASE0_X16                            2
#define BCHP_VF_0_CH2_TAP6_C_PHASE0_X32                            3

/* VF_0 :: CH2_TAP6 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP6_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP6_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP6_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP6_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP6_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP6_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP6 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP6_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP6_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP6_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP6_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP6_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP6_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP6 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP6_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP6_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP6_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP6_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP6_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP6_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP6 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP6_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP6_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP6_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP6_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP6_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP6_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP7 - Channel 2 band-limiting filter (taps 7  & 13)
 ***************************************************************************/
/* VF_0 :: CH2_TAP7 :: reserved0 [31:20] */
#define BCHP_VF_0_CH2_TAP7_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH2_TAP7_reserved0_SHIFT                         20

/* VF_0 :: CH2_TAP7 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH2_TAP7_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH2_TAP7_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH2_TAP7_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_E_PHASE1_M256                           1
#define BCHP_VF_0_CH2_TAP7_E_PHASE1_X256                           2
#define BCHP_VF_0_CH2_TAP7_E_PHASE1_X512                           3

/* VF_0 :: CH2_TAP7 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH2_TAP7_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH2_TAP7_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH2_TAP7_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_E_PHASE0_M256                           1
#define BCHP_VF_0_CH2_TAP7_E_PHASE0_X256                           2
#define BCHP_VF_0_CH2_TAP7_E_PHASE0_X512                           3

/* VF_0 :: CH2_TAP7 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH2_TAP7_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH2_TAP7_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH2_TAP7_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_D_PHASE1_M64                            1
#define BCHP_VF_0_CH2_TAP7_D_PHASE1_X64                            2
#define BCHP_VF_0_CH2_TAP7_D_PHASE1_X128                           3

/* VF_0 :: CH2_TAP7 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH2_TAP7_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH2_TAP7_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH2_TAP7_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_D_PHASE0_M64                            1
#define BCHP_VF_0_CH2_TAP7_D_PHASE0_X64                            2
#define BCHP_VF_0_CH2_TAP7_D_PHASE0_X128                           3

/* VF_0 :: CH2_TAP7 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP7_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH2_TAP7_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH2_TAP7_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_C_PHASE1_M16                            1
#define BCHP_VF_0_CH2_TAP7_C_PHASE1_X16                            2
#define BCHP_VF_0_CH2_TAP7_C_PHASE1_X32                            3

/* VF_0 :: CH2_TAP7 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP7_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH2_TAP7_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH2_TAP7_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_C_PHASE0_M16                            1
#define BCHP_VF_0_CH2_TAP7_C_PHASE0_X16                            2
#define BCHP_VF_0_CH2_TAP7_C_PHASE0_X32                            3

/* VF_0 :: CH2_TAP7 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP7_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP7_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP7_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP7_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP7_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP7 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP7_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP7_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP7_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP7_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP7_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP7 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP7_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP7_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP7_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP7_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP7_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP7 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP7_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP7_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP7_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP7_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP7_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP7_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP8 - Channel 2 band-limiting filter (taps 8  & 12)
 ***************************************************************************/
/* VF_0 :: CH2_TAP8 :: reserved0 [31:20] */
#define BCHP_VF_0_CH2_TAP8_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH2_TAP8_reserved0_SHIFT                         20

/* VF_0 :: CH2_TAP8 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH2_TAP8_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH2_TAP8_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH2_TAP8_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_E_PHASE1_M256                           1
#define BCHP_VF_0_CH2_TAP8_E_PHASE1_X256                           2
#define BCHP_VF_0_CH2_TAP8_E_PHASE1_X512                           3

/* VF_0 :: CH2_TAP8 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH2_TAP8_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH2_TAP8_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH2_TAP8_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_E_PHASE0_M256                           1
#define BCHP_VF_0_CH2_TAP8_E_PHASE0_X256                           2
#define BCHP_VF_0_CH2_TAP8_E_PHASE0_X512                           3

/* VF_0 :: CH2_TAP8 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH2_TAP8_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH2_TAP8_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH2_TAP8_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_D_PHASE1_M64                            1
#define BCHP_VF_0_CH2_TAP8_D_PHASE1_X64                            2
#define BCHP_VF_0_CH2_TAP8_D_PHASE1_X128                           3

/* VF_0 :: CH2_TAP8 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH2_TAP8_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH2_TAP8_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH2_TAP8_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_D_PHASE0_M64                            1
#define BCHP_VF_0_CH2_TAP8_D_PHASE0_X64                            2
#define BCHP_VF_0_CH2_TAP8_D_PHASE0_X128                           3

/* VF_0 :: CH2_TAP8 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP8_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH2_TAP8_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH2_TAP8_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_C_PHASE1_M16                            1
#define BCHP_VF_0_CH2_TAP8_C_PHASE1_X16                            2
#define BCHP_VF_0_CH2_TAP8_C_PHASE1_X32                            3

/* VF_0 :: CH2_TAP8 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP8_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH2_TAP8_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH2_TAP8_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_C_PHASE0_M16                            1
#define BCHP_VF_0_CH2_TAP8_C_PHASE0_X16                            2
#define BCHP_VF_0_CH2_TAP8_C_PHASE0_X32                            3

/* VF_0 :: CH2_TAP8 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP8_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP8_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP8_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP8_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP8_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP8 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP8_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP8_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP8_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP8_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP8_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP8 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP8_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP8_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP8_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP8_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP8_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP8 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP8_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP8_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP8_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP8_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP8_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP8_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP9 - Channel 2 band-limiting filter (taps 9  & 11)
 ***************************************************************************/
/* VF_0 :: CH2_TAP9 :: reserved0 [31:20] */
#define BCHP_VF_0_CH2_TAP9_reserved0_MASK                          0xfff00000
#define BCHP_VF_0_CH2_TAP9_reserved0_SHIFT                         20

/* VF_0 :: CH2_TAP9 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH2_TAP9_E_PHASE1_MASK                           0x000c0000
#define BCHP_VF_0_CH2_TAP9_E_PHASE1_SHIFT                          18
#define BCHP_VF_0_CH2_TAP9_E_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_E_PHASE1_M256                           1
#define BCHP_VF_0_CH2_TAP9_E_PHASE1_X256                           2
#define BCHP_VF_0_CH2_TAP9_E_PHASE1_X512                           3

/* VF_0 :: CH2_TAP9 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH2_TAP9_E_PHASE0_MASK                           0x00030000
#define BCHP_VF_0_CH2_TAP9_E_PHASE0_SHIFT                          16
#define BCHP_VF_0_CH2_TAP9_E_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_E_PHASE0_M256                           1
#define BCHP_VF_0_CH2_TAP9_E_PHASE0_X256                           2
#define BCHP_VF_0_CH2_TAP9_E_PHASE0_X512                           3

/* VF_0 :: CH2_TAP9 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH2_TAP9_D_PHASE1_MASK                           0x0000c000
#define BCHP_VF_0_CH2_TAP9_D_PHASE1_SHIFT                          14
#define BCHP_VF_0_CH2_TAP9_D_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_D_PHASE1_M64                            1
#define BCHP_VF_0_CH2_TAP9_D_PHASE1_X64                            2
#define BCHP_VF_0_CH2_TAP9_D_PHASE1_X128                           3

/* VF_0 :: CH2_TAP9 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH2_TAP9_D_PHASE0_MASK                           0x00003000
#define BCHP_VF_0_CH2_TAP9_D_PHASE0_SHIFT                          12
#define BCHP_VF_0_CH2_TAP9_D_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_D_PHASE0_M64                            1
#define BCHP_VF_0_CH2_TAP9_D_PHASE0_X64                            2
#define BCHP_VF_0_CH2_TAP9_D_PHASE0_X128                           3

/* VF_0 :: CH2_TAP9 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP9_C_PHASE1_MASK                           0x00000c00
#define BCHP_VF_0_CH2_TAP9_C_PHASE1_SHIFT                          10
#define BCHP_VF_0_CH2_TAP9_C_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_C_PHASE1_M16                            1
#define BCHP_VF_0_CH2_TAP9_C_PHASE1_X16                            2
#define BCHP_VF_0_CH2_TAP9_C_PHASE1_X32                            3

/* VF_0 :: CH2_TAP9 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP9_C_PHASE0_MASK                           0x00000300
#define BCHP_VF_0_CH2_TAP9_C_PHASE0_SHIFT                          8
#define BCHP_VF_0_CH2_TAP9_C_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_C_PHASE0_M16                            1
#define BCHP_VF_0_CH2_TAP9_C_PHASE0_X16                            2
#define BCHP_VF_0_CH2_TAP9_C_PHASE0_X32                            3

/* VF_0 :: CH2_TAP9 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP9_B_PHASE1_MASK                           0x000000c0
#define BCHP_VF_0_CH2_TAP9_B_PHASE1_SHIFT                          6
#define BCHP_VF_0_CH2_TAP9_B_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_B_PHASE1_M4                             1
#define BCHP_VF_0_CH2_TAP9_B_PHASE1_X4                             2
#define BCHP_VF_0_CH2_TAP9_B_PHASE1_X8                             3

/* VF_0 :: CH2_TAP9 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP9_B_PHASE0_MASK                           0x00000030
#define BCHP_VF_0_CH2_TAP9_B_PHASE0_SHIFT                          4
#define BCHP_VF_0_CH2_TAP9_B_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_B_PHASE0_M4                             1
#define BCHP_VF_0_CH2_TAP9_B_PHASE0_X4                             2
#define BCHP_VF_0_CH2_TAP9_B_PHASE0_X8                             3

/* VF_0 :: CH2_TAP9 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP9_A_PHASE1_MASK                           0x0000000c
#define BCHP_VF_0_CH2_TAP9_A_PHASE1_SHIFT                          2
#define BCHP_VF_0_CH2_TAP9_A_PHASE1_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_A_PHASE1_M1                             1
#define BCHP_VF_0_CH2_TAP9_A_PHASE1_X1                             2
#define BCHP_VF_0_CH2_TAP9_A_PHASE1_X2                             3

/* VF_0 :: CH2_TAP9 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP9_A_PHASE0_MASK                           0x00000003
#define BCHP_VF_0_CH2_TAP9_A_PHASE0_SHIFT                          0
#define BCHP_VF_0_CH2_TAP9_A_PHASE0_ZERO                           0
#define BCHP_VF_0_CH2_TAP9_A_PHASE0_M1                             1
#define BCHP_VF_0_CH2_TAP9_A_PHASE0_X1                             2
#define BCHP_VF_0_CH2_TAP9_A_PHASE0_X2                             3

/***************************************************************************
 *CH2_TAP10 - Channel 2 band-limiting filter (tap 10  )
 ***************************************************************************/
/* VF_0 :: CH2_TAP10 :: reserved0 [31:24] */
#define BCHP_VF_0_CH2_TAP10_reserved0_MASK                         0xff000000
#define BCHP_VF_0_CH2_TAP10_reserved0_SHIFT                        24

/* VF_0 :: CH2_TAP10 :: F_PHASE1 [23:22] */
#define BCHP_VF_0_CH2_TAP10_F_PHASE1_MASK                          0x00c00000
#define BCHP_VF_0_CH2_TAP10_F_PHASE1_SHIFT                         22
#define BCHP_VF_0_CH2_TAP10_F_PHASE1_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_F_PHASE1_M1024                         1
#define BCHP_VF_0_CH2_TAP10_F_PHASE1_X1024                         2
#define BCHP_VF_0_CH2_TAP10_F_PHASE1_X2048                         3

/* VF_0 :: CH2_TAP10 :: F_PHASE0 [21:20] */
#define BCHP_VF_0_CH2_TAP10_F_PHASE0_MASK                          0x00300000
#define BCHP_VF_0_CH2_TAP10_F_PHASE0_SHIFT                         20
#define BCHP_VF_0_CH2_TAP10_F_PHASE0_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_F_PHASE0_M1024                         1
#define BCHP_VF_0_CH2_TAP10_F_PHASE0_X1024                         2
#define BCHP_VF_0_CH2_TAP10_F_PHASE0_X2048                         3

/* VF_0 :: CH2_TAP10 :: E_PHASE1 [19:18] */
#define BCHP_VF_0_CH2_TAP10_E_PHASE1_MASK                          0x000c0000
#define BCHP_VF_0_CH2_TAP10_E_PHASE1_SHIFT                         18
#define BCHP_VF_0_CH2_TAP10_E_PHASE1_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_E_PHASE1_M256                          1
#define BCHP_VF_0_CH2_TAP10_E_PHASE1_X256                          2
#define BCHP_VF_0_CH2_TAP10_E_PHASE1_X512                          3

/* VF_0 :: CH2_TAP10 :: E_PHASE0 [17:16] */
#define BCHP_VF_0_CH2_TAP10_E_PHASE0_MASK                          0x00030000
#define BCHP_VF_0_CH2_TAP10_E_PHASE0_SHIFT                         16
#define BCHP_VF_0_CH2_TAP10_E_PHASE0_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_E_PHASE0_M256                          1
#define BCHP_VF_0_CH2_TAP10_E_PHASE0_X256                          2
#define BCHP_VF_0_CH2_TAP10_E_PHASE0_X512                          3

/* VF_0 :: CH2_TAP10 :: D_PHASE1 [15:14] */
#define BCHP_VF_0_CH2_TAP10_D_PHASE1_MASK                          0x0000c000
#define BCHP_VF_0_CH2_TAP10_D_PHASE1_SHIFT                         14
#define BCHP_VF_0_CH2_TAP10_D_PHASE1_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_D_PHASE1_M64                           1
#define BCHP_VF_0_CH2_TAP10_D_PHASE1_X64                           2
#define BCHP_VF_0_CH2_TAP10_D_PHASE1_X128                          3

/* VF_0 :: CH2_TAP10 :: D_PHASE0 [13:12] */
#define BCHP_VF_0_CH2_TAP10_D_PHASE0_MASK                          0x00003000
#define BCHP_VF_0_CH2_TAP10_D_PHASE0_SHIFT                         12
#define BCHP_VF_0_CH2_TAP10_D_PHASE0_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_D_PHASE0_M64                           1
#define BCHP_VF_0_CH2_TAP10_D_PHASE0_X64                           2
#define BCHP_VF_0_CH2_TAP10_D_PHASE0_X128                          3

/* VF_0 :: CH2_TAP10 :: C_PHASE1 [11:10] */
#define BCHP_VF_0_CH2_TAP10_C_PHASE1_MASK                          0x00000c00
#define BCHP_VF_0_CH2_TAP10_C_PHASE1_SHIFT                         10
#define BCHP_VF_0_CH2_TAP10_C_PHASE1_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_C_PHASE1_M16                           1
#define BCHP_VF_0_CH2_TAP10_C_PHASE1_X16                           2
#define BCHP_VF_0_CH2_TAP10_C_PHASE1_X32                           3

/* VF_0 :: CH2_TAP10 :: C_PHASE0 [09:08] */
#define BCHP_VF_0_CH2_TAP10_C_PHASE0_MASK                          0x00000300
#define BCHP_VF_0_CH2_TAP10_C_PHASE0_SHIFT                         8
#define BCHP_VF_0_CH2_TAP10_C_PHASE0_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_C_PHASE0_M16                           1
#define BCHP_VF_0_CH2_TAP10_C_PHASE0_X16                           2
#define BCHP_VF_0_CH2_TAP10_C_PHASE0_X32                           3

/* VF_0 :: CH2_TAP10 :: B_PHASE1 [07:06] */
#define BCHP_VF_0_CH2_TAP10_B_PHASE1_MASK                          0x000000c0
#define BCHP_VF_0_CH2_TAP10_B_PHASE1_SHIFT                         6
#define BCHP_VF_0_CH2_TAP10_B_PHASE1_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_B_PHASE1_M4                            1
#define BCHP_VF_0_CH2_TAP10_B_PHASE1_X4                            2
#define BCHP_VF_0_CH2_TAP10_B_PHASE1_X8                            3

/* VF_0 :: CH2_TAP10 :: B_PHASE0 [05:04] */
#define BCHP_VF_0_CH2_TAP10_B_PHASE0_MASK                          0x00000030
#define BCHP_VF_0_CH2_TAP10_B_PHASE0_SHIFT                         4
#define BCHP_VF_0_CH2_TAP10_B_PHASE0_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_B_PHASE0_M4                            1
#define BCHP_VF_0_CH2_TAP10_B_PHASE0_X4                            2
#define BCHP_VF_0_CH2_TAP10_B_PHASE0_X8                            3

/* VF_0 :: CH2_TAP10 :: A_PHASE1 [03:02] */
#define BCHP_VF_0_CH2_TAP10_A_PHASE1_MASK                          0x0000000c
#define BCHP_VF_0_CH2_TAP10_A_PHASE1_SHIFT                         2
#define BCHP_VF_0_CH2_TAP10_A_PHASE1_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_A_PHASE1_M1                            1
#define BCHP_VF_0_CH2_TAP10_A_PHASE1_X1                            2
#define BCHP_VF_0_CH2_TAP10_A_PHASE1_X2                            3

/* VF_0 :: CH2_TAP10 :: A_PHASE0 [01:00] */
#define BCHP_VF_0_CH2_TAP10_A_PHASE0_MASK                          0x00000003
#define BCHP_VF_0_CH2_TAP10_A_PHASE0_SHIFT                         0
#define BCHP_VF_0_CH2_TAP10_A_PHASE0_ZERO                          0
#define BCHP_VF_0_CH2_TAP10_A_PHASE0_M1                            1
#define BCHP_VF_0_CH2_TAP10_A_PHASE0_X1                            2
#define BCHP_VF_0_CH2_TAP10_A_PHASE0_X2                            3

/***************************************************************************
 *BVB_STATUS - VEC's BVB Status Register
 ***************************************************************************/
/* VF_0 :: BVB_STATUS :: reserved0 [31:09] */
#define BCHP_VF_0_BVB_STATUS_reserved0_MASK                        0xfffffe00
#define BCHP_VF_0_BVB_STATUS_reserved0_SHIFT                       9

/* VF_0 :: BVB_STATUS :: LATE_BF_SOURCE [08:08] */
#define BCHP_VF_0_BVB_STATUS_LATE_BF_SOURCE_MASK                   0x00000100
#define BCHP_VF_0_BVB_STATUS_LATE_BF_SOURCE_SHIFT                  8

/* VF_0 :: BVB_STATUS :: LONG_BF_SOURCE [07:07] */
#define BCHP_VF_0_BVB_STATUS_LONG_BF_SOURCE_MASK                   0x00000080
#define BCHP_VF_0_BVB_STATUS_LONG_BF_SOURCE_SHIFT                  7

/* VF_0 :: BVB_STATUS :: SHORT_BF_SOURCE [06:06] */
#define BCHP_VF_0_BVB_STATUS_SHORT_BF_SOURCE_MASK                  0x00000040
#define BCHP_VF_0_BVB_STATUS_SHORT_BF_SOURCE_SHIFT                 6

/* VF_0 :: BVB_STATUS :: LATE_TF_SOURCE [05:05] */
#define BCHP_VF_0_BVB_STATUS_LATE_TF_SOURCE_MASK                   0x00000020
#define BCHP_VF_0_BVB_STATUS_LATE_TF_SOURCE_SHIFT                  5

/* VF_0 :: BVB_STATUS :: LONG_TF_SOURCE [04:04] */
#define BCHP_VF_0_BVB_STATUS_LONG_TF_SOURCE_MASK                   0x00000010
#define BCHP_VF_0_BVB_STATUS_LONG_TF_SOURCE_SHIFT                  4

/* VF_0 :: BVB_STATUS :: SHORT_TF_SOURCE [03:03] */
#define BCHP_VF_0_BVB_STATUS_SHORT_TF_SOURCE_MASK                  0x00000008
#define BCHP_VF_0_BVB_STATUS_SHORT_TF_SOURCE_SHIFT                 3

/* VF_0 :: BVB_STATUS :: LATE_LINE [02:02] */
#define BCHP_VF_0_BVB_STATUS_LATE_LINE_MASK                        0x00000004
#define BCHP_VF_0_BVB_STATUS_LATE_LINE_SHIFT                       2

/* VF_0 :: BVB_STATUS :: LONG_LINE [01:01] */
#define BCHP_VF_0_BVB_STATUS_LONG_LINE_MASK                        0x00000002
#define BCHP_VF_0_BVB_STATUS_LONG_LINE_SHIFT                       1

/* VF_0 :: BVB_STATUS :: SHORT_LINE [00:00] */
#define BCHP_VF_0_BVB_STATUS_SHORT_LINE_MASK                       0x00000001
#define BCHP_VF_0_BVB_STATUS_SHORT_LINE_SHIFT                      0

/***************************************************************************
 *SHAPER - VEC's Shaper Register
 ***************************************************************************/
/* VF_0 :: SHAPER :: reserved0 [31:13] */
#define BCHP_VF_0_SHAPER_reserved0_MASK                            0xffffe000
#define BCHP_VF_0_SHAPER_reserved0_SHIFT                           13

/* VF_0 :: SHAPER :: SAV_REPLICATE [12:09] */
#define BCHP_VF_0_SHAPER_SAV_REPLICATE_MASK                        0x00001e00
#define BCHP_VF_0_SHAPER_SAV_REPLICATE_SHIFT                       9

/* VF_0 :: SHAPER :: EAV_PREDICT [08:05] */
#define BCHP_VF_0_SHAPER_EAV_PREDICT_MASK                          0x000001e0
#define BCHP_VF_0_SHAPER_EAV_PREDICT_SHIFT                         5

/* VF_0 :: SHAPER :: THRESHOLD [04:01] */
#define BCHP_VF_0_SHAPER_THRESHOLD_MASK                            0x0000001e
#define BCHP_VF_0_SHAPER_THRESHOLD_SHIFT                           1

/* VF_0 :: SHAPER :: CONTROL [00:00] */
#define BCHP_VF_0_SHAPER_CONTROL_MASK                              0x00000001
#define BCHP_VF_0_SHAPER_CONTROL_SHIFT                             0
#define BCHP_VF_0_SHAPER_CONTROL_DISABLE                           0
#define BCHP_VF_0_SHAPER_CONTROL_ENABLE                            1

/***************************************************************************
 *HSYNC_AMP - VEC's Hsync Amplitude Register
 ***************************************************************************/
/* VF_0 :: HSYNC_AMP :: reserved0 [31:22] */
#define BCHP_VF_0_HSYNC_AMP_reserved0_MASK                         0xffc00000
#define BCHP_VF_0_HSYNC_AMP_reserved0_SHIFT                        22

/* VF_0 :: HSYNC_AMP :: MAX_LEVEL [21:11] */
#define BCHP_VF_0_HSYNC_AMP_MAX_LEVEL_MASK                         0x003ff800
#define BCHP_VF_0_HSYNC_AMP_MAX_LEVEL_SHIFT                        11

/* VF_0 :: HSYNC_AMP :: MIN_LEVEL [10:00] */
#define BCHP_VF_0_HSYNC_AMP_MIN_LEVEL_MASK                         0x000007ff
#define BCHP_VF_0_HSYNC_AMP_MIN_LEVEL_SHIFT                        0

/***************************************************************************
 *VIDEOBUS_SA_CONFIG - VIDEO-BUS SA CONFIGURATION REGISTER
 ***************************************************************************/
/* VF_0 :: VIDEOBUS_SA_CONFIG :: reserved0 [31:11] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_reserved0_MASK                0xfffff800
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_reserved0_SHIFT               11

/* VF_0 :: VIDEOBUS_SA_CONFIG :: EDGE_SELECT [10:09] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_EDGE_SELECT_MASK              0x00000600
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_EDGE_SELECT_SHIFT             9
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_EDGE_SELECT_RISE_EDGE         0
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_EDGE_SELECT_FALL_EDGE         1
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_EDGE_SELECT_BOTH_EDGES        2
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_EDGE_SELECT_NOT_DEFINED       3

/* VF_0 :: VIDEOBUS_SA_CONFIG :: SA_CH0_EN [08:08] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH0_EN_MASK                0x00000100
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH0_EN_SHIFT               8
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH0_EN_ON                  1
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH0_EN_OFF                 0

/* VF_0 :: VIDEOBUS_SA_CONFIG :: SA_CH1_EN [07:07] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH1_EN_MASK                0x00000080
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH1_EN_SHIFT               7
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH1_EN_ON                  1
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH1_EN_OFF                 0

/* VF_0 :: VIDEOBUS_SA_CONFIG :: SA_CH2_EN [06:06] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH2_EN_MASK                0x00000040
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH2_EN_SHIFT               6
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH2_EN_ON                  1
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH2_EN_OFF                 0

/* VF_0 :: VIDEOBUS_SA_CONFIG :: SA_CH0_CLEAR [05:05] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH0_CLEAR_MASK             0x00000020
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH0_CLEAR_SHIFT            5
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH0_CLEAR_ON               1
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH0_CLEAR_OFF              0

/* VF_0 :: VIDEOBUS_SA_CONFIG :: SA_CH1_CLEAR [04:04] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH1_CLEAR_MASK             0x00000010
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH1_CLEAR_SHIFT            4
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH1_CLEAR_ON               1
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH1_CLEAR_OFF              0

/* VF_0 :: VIDEOBUS_SA_CONFIG :: SA_CH2_CLEAR [03:03] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH2_CLEAR_MASK             0x00000008
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH2_CLEAR_SHIFT            3
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH2_CLEAR_ON               1
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_CH2_CLEAR_OFF              0

/* VF_0 :: VIDEOBUS_SA_CONFIG :: SA_PROBE_RATE [02:00] */
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_MASK            0x00000007
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_SHIFT           0
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_ZERO            0
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_WINDOW      1
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_2WINDOWS    2
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_3WINDOWS    3
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_4WINDOWS    4
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_5WINDOWS    5
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_6WINDOWS    6
#define BCHP_VF_0_VIDEOBUS_SA_CONFIG_SA_PROBE_RATE_PER_7WINDOWS    7

/***************************************************************************
 *VIDEOBUS_SA_CH0_STATUS - VIDEO-BUS CHANNEL0 SA  STATUS REGISTER
 ***************************************************************************/
/* VF_0 :: VIDEOBUS_SA_CH0_STATUS :: STATUS [31:00] */
#define BCHP_VF_0_VIDEOBUS_SA_CH0_STATUS_STATUS_MASK               0xffffffff
#define BCHP_VF_0_VIDEOBUS_SA_CH0_STATUS_STATUS_SHIFT              0

/***************************************************************************
 *VIDEOBUS_SA_CH1_STATUS - VIDEO-BUS CHANNEL1 SA  STATUS REGISTER
 ***************************************************************************/
/* VF_0 :: VIDEOBUS_SA_CH1_STATUS :: STATUS [31:00] */
#define BCHP_VF_0_VIDEOBUS_SA_CH1_STATUS_STATUS_MASK               0xffffffff
#define BCHP_VF_0_VIDEOBUS_SA_CH1_STATUS_STATUS_SHIFT              0

/***************************************************************************
 *VIDEOBUS_SA_CH2_STATUS - VIDEO-BUS CHANNEL2 SA  STATUS REGISTER
 ***************************************************************************/
/* VF_0 :: VIDEOBUS_SA_CH2_STATUS :: STATUS [31:00] */
#define BCHP_VF_0_VIDEOBUS_SA_CH2_STATUS_STATUS_MASK               0xffffffff
#define BCHP_VF_0_VIDEOBUS_SA_CH2_STATUS_STATUS_SHIFT              0

/***************************************************************************
 *CONTROLBUS_SA_CONFIG - CONTROL-BUS SA CONFIGURATION REGISTER
 ***************************************************************************/
/* VF_0 :: CONTROLBUS_SA_CONFIG :: reserved0 [31:07] */
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_reserved0_MASK              0xffffff80
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_reserved0_SHIFT             7

/* VF_0 :: CONTROLBUS_SA_CONFIG :: EDGE_SELECT [06:05] */
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_EDGE_SELECT_MASK            0x00000060
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_EDGE_SELECT_SHIFT           5
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_EDGE_SELECT_RISE_EDGE       0
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_EDGE_SELECT_FALL_EDGE       1
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_EDGE_SELECT_BOTH_EDGES      2
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_EDGE_SELECT_NOT_DEFINED     3

/* VF_0 :: CONTROLBUS_SA_CONFIG :: SA_EN [04:04] */
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_EN_MASK                  0x00000010
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_EN_SHIFT                 4
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_EN_ON                    1
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_EN_OFF                   0

/* VF_0 :: CONTROLBUS_SA_CONFIG :: SA_CLEAR [03:03] */
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_CLEAR_MASK               0x00000008
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_CLEAR_SHIFT              3
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_CLEAR_ON                 1
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_CLEAR_OFF                0

/* VF_0 :: CONTROLBUS_SA_CONFIG :: SA_PROBE_RATE [02:00] */
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_MASK          0x00000007
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_SHIFT         0
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_ZERO          0
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_WINDOW    1
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_2WINDOWS  2
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_3WINDOWS  3
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_4WINDOWS  4
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_5WINDOWS  5
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_6WINDOWS  6
#define BCHP_VF_0_CONTROLBUS_SA_CONFIG_SA_PROBE_RATE_PER_7WINDOWS  7

/***************************************************************************
 *CONTROLBUS_SA_STATUS - CONTROL-BUS SA STATUS REGISTER
 ***************************************************************************/
/* VF_0 :: CONTROLBUS_SA_STATUS :: SA_DATA [31:00] */
#define BCHP_VF_0_CONTROLBUS_SA_STATUS_SA_DATA_MASK                0xffffffff
#define BCHP_VF_0_CONTROLBUS_SA_STATUS_SA_DATA_SHIFT               0

/***************************************************************************
 *ENVELOPE_GENERATOR - ENVELOPE GENERATOR CONTROL REGISTER
 ***************************************************************************/
/* VF_0 :: ENVELOPE_GENERATOR :: reserved0 [31:28] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_reserved0_MASK                0xf0000000
#define BCHP_VF_0_ENVELOPE_GENERATOR_reserved0_SHIFT               28

/* VF_0 :: ENVELOPE_GENERATOR :: AMP_CONTROL [27:26] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CONTROL_MASK              0x0c000000
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CONTROL_SHIFT             26
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CONTROL_CONSTANT          0
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CONTROL_INC_BY_HALF       1
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CONTROL_INC_BY_ONE        2
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CONTROL_INC_BY_ONE_AND_HALF 3

/* VF_0 :: ENVELOPE_GENERATOR :: U_BURST_AMP_SEL [25:25] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_U_BURST_AMP_SEL_MASK          0x02000000
#define BCHP_VF_0_ENVELOPE_GENERATOR_U_BURST_AMP_SEL_SHIFT         25
#define BCHP_VF_0_ENVELOPE_GENERATOR_U_BURST_AMP_SEL_POSITIVE      1
#define BCHP_VF_0_ENVELOPE_GENERATOR_U_BURST_AMP_SEL_NEGATIVE      0

/* VF_0 :: ENVELOPE_GENERATOR :: V_BURST_AMP_SEL [24:24] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_V_BURST_AMP_SEL_MASK          0x01000000
#define BCHP_VF_0_ENVELOPE_GENERATOR_V_BURST_AMP_SEL_SHIFT         24
#define BCHP_VF_0_ENVELOPE_GENERATOR_V_BURST_AMP_SEL_POSITIVE      1
#define BCHP_VF_0_ENVELOPE_GENERATOR_V_BURST_AMP_SEL_NEGATIVE      0

/* VF_0 :: ENVELOPE_GENERATOR :: U_ENABLE [23:23] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_U_ENABLE_MASK                 0x00800000
#define BCHP_VF_0_ENVELOPE_GENERATOR_U_ENABLE_SHIFT                23
#define BCHP_VF_0_ENVELOPE_GENERATOR_U_ENABLE_ON                   1
#define BCHP_VF_0_ENVELOPE_GENERATOR_U_ENABLE_OFF                  0

/* VF_0 :: ENVELOPE_GENERATOR :: V_ENABLE [22:22] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_V_ENABLE_MASK                 0x00400000
#define BCHP_VF_0_ENVELOPE_GENERATOR_V_ENABLE_SHIFT                22
#define BCHP_VF_0_ENVELOPE_GENERATOR_V_ENABLE_ON                   1
#define BCHP_VF_0_ENVELOPE_GENERATOR_V_ENABLE_OFF                  0

/* VF_0 :: ENVELOPE_GENERATOR :: INIT_AMP [21:12] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_INIT_AMP_MASK                 0x003ff000
#define BCHP_VF_0_ENVELOPE_GENERATOR_INIT_AMP_SHIFT                12

/* VF_0 :: ENVELOPE_GENERATOR :: reserved1 [11:10] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_reserved1_MASK                0x00000c00
#define BCHP_VF_0_ENVELOPE_GENERATOR_reserved1_SHIFT               10

/* VF_0 :: ENVELOPE_GENERATOR :: AMP_CLAMP [09:00] */
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CLAMP_MASK                0x000003ff
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CLAMP_SHIFT               0
#define BCHP_VF_0_ENVELOPE_GENERATOR_AMP_CLAMP_SECAM               424

/***************************************************************************
 *NEG_SYNC_AMPLITUDE_EXTN - Negative Sync amplitude extension register
 ***************************************************************************/
/* VF_0 :: NEG_SYNC_AMPLITUDE_EXTN :: reserved0 [31:11] */
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN_reserved0_MASK           0xfffff800
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN_reserved0_SHIFT          11

/* VF_0 :: NEG_SYNC_AMPLITUDE_EXTN :: SEL_D_SYNC [10:10] */
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN_SEL_D_SYNC_MASK          0x00000400
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN_SEL_D_SYNC_SHIFT         10
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN_SEL_D_SYNC_SEL_D1        0
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN_SEL_D_SYNC_SEL_D2        1

/* VF_0 :: NEG_SYNC_AMPLITUDE_EXTN :: VALUE3 [09:00] */
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN_VALUE3_MASK              0x000003ff
#define BCHP_VF_0_NEG_SYNC_AMPLITUDE_EXTN_VALUE3_SHIFT             0

/***************************************************************************
 *POS_SYNC_AMPLITUDE_EXTN - Positive Sync amplitude extension register
 ***************************************************************************/
/* VF_0 :: POS_SYNC_AMPLITUDE_EXTN :: reserved0 [31:22] */
#define BCHP_VF_0_POS_SYNC_AMPLITUDE_EXTN_reserved0_MASK           0xffc00000
#define BCHP_VF_0_POS_SYNC_AMPLITUDE_EXTN_reserved0_SHIFT          22

/* VF_0 :: POS_SYNC_AMPLITUDE_EXTN :: VALUE3 [21:11] */
#define BCHP_VF_0_POS_SYNC_AMPLITUDE_EXTN_VALUE3_MASK              0x003ff800
#define BCHP_VF_0_POS_SYNC_AMPLITUDE_EXTN_VALUE3_SHIFT             11

/* VF_0 :: POS_SYNC_AMPLITUDE_EXTN :: VALUE2 [10:00] */
#define BCHP_VF_0_POS_SYNC_AMPLITUDE_EXTN_VALUE2_MASK              0x000007ff
#define BCHP_VF_0_POS_SYNC_AMPLITUDE_EXTN_VALUE2_SHIFT             0

#endif /* #ifndef BCHP_VF_0_H__ */

/* End of File */
