<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>objectDetection</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>objectDetection_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e35a8684</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>objectDetection_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e35a8684</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>25663074</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>PWM_pin</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>start_RX</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/objectDetection_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ultrasonic_PWM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/objectDetection_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_973cb661</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/objectDetection_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ultrasonic_PWM.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/objectDetection_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/objectDetection_v1_0/data/objectDetection.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/objectDetection_v1_0/data/objectDetection.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/objectDetection_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/objectDetection_v1_0/src/objectDetection.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/objectDetection_v1_0/src/objectDetection.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/objectDetection_v1_0/src/objectDetection_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/objectDetection_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">objectDetection_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>objectDetection_v1.0</xilinx:displayName>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-03-29T21:49:38Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39da72c_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b19e36_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c4e3f2_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbc449c_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f1a488_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72313abc_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392a8761_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f438c7a_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d78a38_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c93ea3b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca38ba_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f404bfe_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd6fdf0_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab56cb1_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685af95d_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e3662e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37504eda_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cec9a10_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dddf3b7_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3238f6c1_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5724fd_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a7fa220_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf3b07f_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e5f7b9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402c8a77_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da6f35b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e6f5e7f_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501408c1_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1151b974_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b595fa9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555dda7c_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5874290e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6daabf3e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e9a8a8_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37802fa4_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2581cd41_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dde5d53_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13da54c4_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5ce5c6_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a67f8c9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@685d59c3_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b586df7_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f942763_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0bb4be_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ba00aa_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2295d052_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfab3b3_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571d1338_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce075ab_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f0b9185_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404a07cd_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b63e3bb_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33850ad5_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d9b3985_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57df5d21_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b793f5_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63504357_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0cea07_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bdf451f_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a68d9c9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33afa2cd_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438ff3e8_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7370094f_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54c723a3_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bbb4b1d_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14070c99_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6c1672_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4013c97f_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3919ce2c_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8d9666_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb1b5b1_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b758e66_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33402230_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274df144_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ff6b534_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3fcadc_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e985602_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@502ae890_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fa2976e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e33445b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25c89548_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a9317b5_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e95935_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54736299_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711a35c1_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ca4b80b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af3ce0b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7324c189_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2963b87b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0778cd_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@850a634_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45d40848_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfdd828_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bda9cff_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36224a88_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ef0527_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68fe200d_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428ca7f2_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103a578d_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28c543c9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67e706b4_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13775aa3_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565a51f7_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fa480d9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a0a80d4_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9e772e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bbdf8a4_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17cead9b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ace96eb_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726887ec_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b490dc8_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e9a84e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70cc9154_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e86b54_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b460651_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ba3e4c_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a60ca9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5dde46_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf37934_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb7b8da_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38abef8d_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7adfa069_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cb56ca_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a64f143_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74bd5985_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da1d7c4_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d90e5a_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5d1bea_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8d2350_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c0e3333_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401443e2_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61cef7b1_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25b0bbd7_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0640bb_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dc658_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@646d14b6_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739f8499_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4355da9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b5f094_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5186a9d8_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@696e96bb_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b801b82_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1fdc9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2350af09_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ea97e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd15646_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9caae23_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49370254_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276585cb_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b58508_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@376396ab_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6322b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c869826_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23afe657_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21948a81_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ce07616_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c59439b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c0e170e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7877b32b_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@710713c9_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f3fbc8d_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0bd967_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550ce47c_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5909e127_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@549f16e_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718439f0_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390e8171_ARCHIVE_LOCATION">c:/ECE532/IP/ip_repo/objectDetection_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="632b0881"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6f35167e"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="38c6475a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
