/* Generated by Yosys 0.18+10 (git sha1 d33a229cd, gcc 11.2.0 -fPIC -Os) */

module add_shifted_a_to_mult_output(clk, reset, b, acc_fir, z_out, a);
  input [19:0] a;
  input [5:0] acc_fir;
  input [17:0] b;
  input clk;
  input reset;
  output [37:0] z_out;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:2" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:2" *)
  wire [19:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:6" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:6" *)
  wire [5:0] acc_fir;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:3" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:3" *)
  wire [17:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:4" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:4" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:5" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:5" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:7" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Jira_Testcase/add_shifted_a_to_mult_output/results_dir/.././rtl/add_shifted_a_to_mult_output.v:7" *)
  wire [37:0] z_out;
  RS_DSP_MULTADD #(
    .MODE_BITS(80'h01000000000000000000)
  ) inst (
    .a(a),
    .acc_fir(acc_fir),
    .b(b),
    .clk(clk),
    .feedback(3'h4),
    .load_acc(1'h0),
    .lreset(reset),
    .round(1'h0),
    .saturate_enable(1'h0),
    .shift_right(6'h00),
    .subtract(1'h0),
    .unsigned_a(1'h1),
    .unsigned_b(1'h1),
    .z(z_out)
  );
endmodule
