#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May  9 16:06:34 2024
# Process ID: 9860
# Current directory: E:/Micro-Abdallah/Micro
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10632 E:\Micro-Abdallah\Micro\Micro.xpr
# Log file: E:/Micro-Abdallah/Micro/vivado.log
# Journal file: E:/Micro-Abdallah/Micro\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Micro-Abdallah/Micro/Micro.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:01:13 . Memory (MB): peak = 796.898 ; gain = 142.059update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 802.012 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:232]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:241]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:242]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:258]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:260]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:120]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:121]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 802.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 820.789 ; gain = 2.781
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 821.039 ; gain = 19.027
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:56 ; elapsed = 00:01:25 . Memory (MB): peak = 821.039 ; gain = 19.027
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 842.602 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 842.602 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:229]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:238]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:239]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:255]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:257]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:117]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:118]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 842.602 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 844.766 ; gain = 2.164
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 844.766 ; gain = 2.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:144]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:233]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:242]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:259]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:261]
ERROR: [VRFC 10-529] concurrent assignment to a non-net CB_Odata is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:250]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:122]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:153]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:175]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 864.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 864.891 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:144]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:233]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:242]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:259]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:261]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:121]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:122]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:153]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:175]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 864.891 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 864.891 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 864.891 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:235]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:244]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:261]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:263]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:155]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:177]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 878.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:235]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:244]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:261]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:263]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:155]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:177]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 878.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:235]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:244]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:261]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:263]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:155]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:177]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 878.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:146]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:235]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:244]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:261]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:263]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:123]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:155]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:177]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 878.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
ERROR: [VRFC 10-1412] syntax error near ' [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:276]
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:270]
ERROR: [VRFC 10-2787] module Main_Design_tb ignored due to previous errors [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
ERROR: [VRFC 10-529] concurrent assignment to a non-net CB_Odata is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:253]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 878.113 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register CB_Odata is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:276]
ERROR: [VRFC 10-2787] module Main_Design_tb ignored due to previous errors [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register CB_Odata is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:276]
ERROR: [VRFC 10-2787] module Main_Design_tb ignored due to previous errors [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
ERROR: [VRFC 10-2787] module Main_Design_tb ignored due to previous errors [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
ERROR: [VRFC 10-529] concurrent assignment to a non-net CB_Odata is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:253]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 878.113 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
ERROR: [VRFC 10-851] illegal output port connection to Common_bus [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:253]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 878.113 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 64 differs from formal bit length 16 for port Common_bus [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:253]
ERROR: [VRFC 10-851] illegal output port connection to Common_bus [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:253]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 878.113 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
ERROR: [VRFC 10-2787] module Main_Design_tb ignored due to previous errors [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
ERROR: [VRFC 10-2787] module Main_Design_tb ignored due to previous errors [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 878.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 878.113 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 878.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 879.484 ; gain = 1.371
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 879.484 ; gain = 1.371
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 882.059 ; gain = 0.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 882.828 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 882.828 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 883.574 ; gain = 0.746
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2458] undeclared symbol IR_LD, assumed default net type wire [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:68]
INFO: [VRFC 10-2458] undeclared symbol TR_LD, assumed default net type wire [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port TR_LD on this module [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:227]
ERROR: [VRFC 10-426] cannot find port IR_LD on this module [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:226]
ERROR: [VRFC 10-2063] Module <decoder3x8> not found while processing module instance <decoder_opcode> [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:235]
ERROR: [VRFC 10-2063] Module <common_bus_selection> not found while processing module instance <commonbus> [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
ERROR: [VRFC 10-2063] Module <common_bus_control> not found while processing module instance <control> [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:255]
ERROR: [VRFC 10-2063] Module <encoder8x3> not found while processing module instance <selection> [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.840 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2458] undeclared symbol IR_LD, assumed default net type wire [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:68]
INFO: [VRFC 10-2458] undeclared symbol TR_LD, assumed default net type wire [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port TR_LD on this module [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:227]
ERROR: [VRFC 10-426] cannot find port IR_LD on this module [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:226]
ERROR: [VRFC 10-2063] Module <decoder3x8> not found while processing module instance <decoder_opcode> [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:235]
ERROR: [VRFC 10-2063] Module <common_bus_selection> not found while processing module instance <commonbus> [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
ERROR: [VRFC 10-2063] Module <common_bus_control> not found while processing module instance <control> [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:255]
ERROR: [VRFC 10-2063] Module <encoder8x3> not found while processing module instance <selection> [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 887.840 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
ERROR: [VRFC 10-529] concurrent assignment to a non-net PC_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:222]
ERROR: [VRFC 10-529] concurrent assignment to a non-net AR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:223]
ERROR: [VRFC 10-529] concurrent assignment to a non-net DR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:224]
ERROR: [VRFC 10-529] concurrent assignment to a non-net AC_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:225]
ERROR: [VRFC 10-529] concurrent assignment to a non-net IR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:226]
ERROR: [VRFC 10-529] concurrent assignment to a non-net TR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:227]
ERROR: [VRFC 10-529] concurrent assignment to a non-net SP_INR is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:228]
ERROR: [VRFC 10-529] concurrent assignment to a non-net OUTR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:229]
ERROR: [VRFC 10-529] concurrent assignment to a non-net reset is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:230]
ERROR: [VRFC 10-529] concurrent assignment to a non-net mem_read is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:41]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 887.840 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register AC_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:286]
ERROR: [VRFC 10-1280] procedural assignment to a non-register IR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:287]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:288]
ERROR: [VRFC 10-1280] procedural assignment to a non-register TR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:289]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PC_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:290]
ERROR: [VRFC 10-1280] procedural assignment to a non-register AR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:292]
ERROR: [VRFC 10-1280] procedural assignment to a non-register TR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:293]
ERROR: [VRFC 10-1280] procedural assignment to a non-register SP_DEC is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:294]
ERROR: [VRFC 10-1280] procedural assignment to a non-register SP_INR is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:295]
ERROR: [VRFC 10-2787] module Main_Design_tb ignored due to previous errors [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 887.840 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 887.840 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register AC_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:286]
ERROR: [VRFC 10-1280] procedural assignment to a non-register IR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:287]
ERROR: [VRFC 10-1280] procedural assignment to a non-register DR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:288]
ERROR: [VRFC 10-1280] procedural assignment to a non-register TR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:289]
ERROR: [VRFC 10-1280] procedural assignment to a non-register PC_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:290]
ERROR: [VRFC 10-1280] procedural assignment to a non-register AR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:292]
ERROR: [VRFC 10-1280] procedural assignment to a non-register TR_LD is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:293]
ERROR: [VRFC 10-1280] procedural assignment to a non-register SP_DEC is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:294]
ERROR: [VRFC 10-1280] procedural assignment to a non-register SP_INR is not permitted, left-hand side should be reg/integer/time/genvar [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:295]
ERROR: [VRFC 10-2787] module Main_Design_tb ignored due to previous errors [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
ERROR: [VRFC 10-529] concurrent assignment to a non-net PC_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:222]
ERROR: [VRFC 10-529] concurrent assignment to a non-net AR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:223]
ERROR: [VRFC 10-529] concurrent assignment to a non-net DR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:224]
ERROR: [VRFC 10-529] concurrent assignment to a non-net AC_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:225]
ERROR: [VRFC 10-529] concurrent assignment to a non-net IR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:226]
ERROR: [VRFC 10-529] concurrent assignment to a non-net TR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:227]
ERROR: [VRFC 10-529] concurrent assignment to a non-net SP_INR is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:228]
ERROR: [VRFC 10-529] concurrent assignment to a non-net OUTR_LD is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:229]
ERROR: [VRFC 10-529] concurrent assignment to a non-net reset is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:230]
ERROR: [VRFC 10-529] concurrent assignment to a non-net mem_read is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:231]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:41]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 887.840 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/xsim.dir/Main_Design_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May  9 20:16:09 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 888.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 890.016 ; gain = 1.422
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 890.016 ; gain = 1.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 893.758 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 893.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 893.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 893.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 894.008 ; gain = 0.250
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 895.395 ; gain = 0.242
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 896.184 ; gain = 0.684
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:147]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:236]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:245]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:246]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:262]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:264]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:124]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:156]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:178]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 897.273 ; gain = 0.727
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:151]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:251]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:260]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:261]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:277]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:279]
ERROR: [VRFC 10-529] concurrent assignment to a non-net TR is not permitted [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:141]
ERROR: [VRFC 10-2839] mixed concurrent and procedural assignment on TR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:45]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:128]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:129]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:160]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:182]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 897.789 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:239]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:248]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:249]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:265]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:267]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:126]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:157]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:179]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 897.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 898.930 ; gain = 1.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:239]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:248]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:249]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:265]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:267]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:126]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:157]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:179]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 900.055 ; gain = 0.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:239]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:248]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:249]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:265]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:267]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:126]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:157]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:179]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 902.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:239]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:248]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:249]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:265]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:267]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:126]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:157]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:179]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 902.527 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:239]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:248]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:249]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:265]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:267]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:126]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:157]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:179]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 903.230 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:148]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:239]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:248]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:249]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:265]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:267]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:125]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:126]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:157]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:179]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 983.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
$finish called at time : 1 us : File "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" Line 312
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 983.977 ; gain = 0.562
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:149]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:240]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:249]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:250]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:266]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:268]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:127]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:158]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:180]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 985.305 ; gain = 1.102
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:149]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:240]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:249]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:250]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:266]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:268]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:126]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:127]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:158]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:180]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 986.348 ; gain = 0.547
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:252]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:253]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:269]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:271]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:129]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:130]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:161]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:183]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 986.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 987.465 ; gain = 0.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:252]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:253]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:269]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:271]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:129]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:130]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:161]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:183]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 987.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 988.016 ; gain = 0.441
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:152]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:243]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:252]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:253]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:269]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:271]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:129]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:130]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:161]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:183]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 988.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 991.625 ; gain = 3.270
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2cb5f173c53248beab9782d16e3b5ae3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Main_Design_tb_behav xil_defaultlib.Main_Design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:151]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port en [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:242]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port AR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:251]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 16 for port PC [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:252]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port D [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:268]
WARNING: [VRFC 10-278] actual bit length 12 differs from formal bit length 8 for port inp [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:270]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port CLR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:128]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port INR [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:129]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 12 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:160]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port reg_input [E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v:182]
WARNING: [VRFC 10-1783] select index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:45]
WARNING: [VRFC 10-597] element index 15 into IR is out of bounds [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v:49]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SC
Compiling module xil_defaultlib.decoder4x16
Compiling module xil_defaultlib.register_16bit
Compiling module xil_defaultlib.register_12bit
Compiling module xil_defaultlib.SP
Compiling module xil_defaultlib.register_8bit
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.flags
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.decoder3x8
Compiling module xil_defaultlib.mux3x1
Compiling module xil_defaultlib.common_bus_selection_default
Compiling module xil_defaultlib.common_bus_control
Compiling module xil_defaultlib.encoder8x3
Compiling module xil_defaultlib.Main_Design_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Main_Design_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 991.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Main_Design_tb_behav -key {Behavioral:sim_1:Functional:Main_Design_tb} -tclbatch {Main_Design_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source Main_Design_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file E:/1Module_Code/dataofmemory.txt
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Main_Design_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 991.625 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Main_Design_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Micro-Abdallah/Micro/Micro.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Main_Design_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/3x8decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3x8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/Eflag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flags
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/SP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/common_bus_selection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module common_bus_selection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/decoder4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder8x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_12bit
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_12bit.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_16bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_16bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sources_1/new/register_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Micro-Abdallah/Micro/Micro.srcs/sim_1/new/Main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Design_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 991.910 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
