
�շ����ݡ���λ��PID����.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ec64  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000354c  0800ee50  0800ee50  0001ee50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801239c  0801239c  000301e8  2**0
                  CONTENTS
  4 .ARM          00000000  0801239c  0801239c  000301e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0801239c  0801239c  000301e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801239c  0801239c  0002239c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080123a0  080123a0  000223a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080123a4  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000394  200001e8  0801258c  000301e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  0801258c  0003057c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000301e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015b4a  00000000  00000000  00030211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000032ea  00000000  00000000  00045d5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013a8  00000000  00000000  00049048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001270  00000000  00000000  0004a3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ccf4  00000000  00000000  0004b660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a4ad  00000000  00000000  00068354  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a0f94  00000000  00000000  00082801  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00123795  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006908  00000000  00000000  001237e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001e8 	.word	0x200001e8
 8000204:	00000000 	.word	0x00000000
 8000208:	0800ee34 	.word	0x0800ee34

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001ec 	.word	0x200001ec
 8000224:	0800ee34 	.word	0x0800ee34

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_fmul>:
 8000238:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800023c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000240:	bf1e      	ittt	ne
 8000242:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000246:	ea92 0f0c 	teqne	r2, ip
 800024a:	ea93 0f0c 	teqne	r3, ip
 800024e:	d06f      	beq.n	8000330 <__aeabi_fmul+0xf8>
 8000250:	441a      	add	r2, r3
 8000252:	ea80 0c01 	eor.w	ip, r0, r1
 8000256:	0240      	lsls	r0, r0, #9
 8000258:	bf18      	it	ne
 800025a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800025e:	d01e      	beq.n	800029e <__aeabi_fmul+0x66>
 8000260:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000264:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000268:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800026c:	fba0 3101 	umull	r3, r1, r0, r1
 8000270:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000274:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000278:	bf3e      	ittt	cc
 800027a:	0049      	lslcc	r1, r1, #1
 800027c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000280:	005b      	lslcc	r3, r3, #1
 8000282:	ea40 0001 	orr.w	r0, r0, r1
 8000286:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800028a:	2afd      	cmp	r2, #253	; 0xfd
 800028c:	d81d      	bhi.n	80002ca <__aeabi_fmul+0x92>
 800028e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000292:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000296:	bf08      	it	eq
 8000298:	f020 0001 	biceq.w	r0, r0, #1
 800029c:	4770      	bx	lr
 800029e:	f090 0f00 	teq	r0, #0
 80002a2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80002a6:	bf08      	it	eq
 80002a8:	0249      	lsleq	r1, r1, #9
 80002aa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002ae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002b2:	3a7f      	subs	r2, #127	; 0x7f
 80002b4:	bfc2      	ittt	gt
 80002b6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002ba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002be:	4770      	bxgt	lr
 80002c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002c4:	f04f 0300 	mov.w	r3, #0
 80002c8:	3a01      	subs	r2, #1
 80002ca:	dc5d      	bgt.n	8000388 <__aeabi_fmul+0x150>
 80002cc:	f112 0f19 	cmn.w	r2, #25
 80002d0:	bfdc      	itt	le
 80002d2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002d6:	4770      	bxle	lr
 80002d8:	f1c2 0200 	rsb	r2, r2, #0
 80002dc:	0041      	lsls	r1, r0, #1
 80002de:	fa21 f102 	lsr.w	r1, r1, r2
 80002e2:	f1c2 0220 	rsb	r2, r2, #32
 80002e6:	fa00 fc02 	lsl.w	ip, r0, r2
 80002ea:	ea5f 0031 	movs.w	r0, r1, rrx
 80002ee:	f140 0000 	adc.w	r0, r0, #0
 80002f2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 80002f6:	bf08      	it	eq
 80002f8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80002fc:	4770      	bx	lr
 80002fe:	f092 0f00 	teq	r2, #0
 8000302:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000306:	bf02      	ittt	eq
 8000308:	0040      	lsleq	r0, r0, #1
 800030a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800030e:	3a01      	subeq	r2, #1
 8000310:	d0f9      	beq.n	8000306 <__aeabi_fmul+0xce>
 8000312:	ea40 000c 	orr.w	r0, r0, ip
 8000316:	f093 0f00 	teq	r3, #0
 800031a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800031e:	bf02      	ittt	eq
 8000320:	0049      	lsleq	r1, r1, #1
 8000322:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000326:	3b01      	subeq	r3, #1
 8000328:	d0f9      	beq.n	800031e <__aeabi_fmul+0xe6>
 800032a:	ea41 010c 	orr.w	r1, r1, ip
 800032e:	e78f      	b.n	8000250 <__aeabi_fmul+0x18>
 8000330:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000334:	ea92 0f0c 	teq	r2, ip
 8000338:	bf18      	it	ne
 800033a:	ea93 0f0c 	teqne	r3, ip
 800033e:	d00a      	beq.n	8000356 <__aeabi_fmul+0x11e>
 8000340:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000344:	bf18      	it	ne
 8000346:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800034a:	d1d8      	bne.n	80002fe <__aeabi_fmul+0xc6>
 800034c:	ea80 0001 	eor.w	r0, r0, r1
 8000350:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000354:	4770      	bx	lr
 8000356:	f090 0f00 	teq	r0, #0
 800035a:	bf17      	itett	ne
 800035c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000360:	4608      	moveq	r0, r1
 8000362:	f091 0f00 	teqne	r1, #0
 8000366:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800036a:	d014      	beq.n	8000396 <__aeabi_fmul+0x15e>
 800036c:	ea92 0f0c 	teq	r2, ip
 8000370:	d101      	bne.n	8000376 <__aeabi_fmul+0x13e>
 8000372:	0242      	lsls	r2, r0, #9
 8000374:	d10f      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000376:	ea93 0f0c 	teq	r3, ip
 800037a:	d103      	bne.n	8000384 <__aeabi_fmul+0x14c>
 800037c:	024b      	lsls	r3, r1, #9
 800037e:	bf18      	it	ne
 8000380:	4608      	movne	r0, r1
 8000382:	d108      	bne.n	8000396 <__aeabi_fmul+0x15e>
 8000384:	ea80 0001 	eor.w	r0, r0, r1
 8000388:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800038c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000390:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000394:	4770      	bx	lr
 8000396:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800039a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_drsub>:
 80003a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003a4:	e002      	b.n	80003ac <__adddf3>
 80003a6:	bf00      	nop

080003a8 <__aeabi_dsub>:
 80003a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003ac <__adddf3>:
 80003ac:	b530      	push	{r4, r5, lr}
 80003ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003b6:	ea94 0f05 	teq	r4, r5
 80003ba:	bf08      	it	eq
 80003bc:	ea90 0f02 	teqeq	r0, r2
 80003c0:	bf1f      	itttt	ne
 80003c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d2:	f000 80e2 	beq.w	800059a <__adddf3+0x1ee>
 80003d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003de:	bfb8      	it	lt
 80003e0:	426d      	neglt	r5, r5
 80003e2:	dd0c      	ble.n	80003fe <__adddf3+0x52>
 80003e4:	442c      	add	r4, r5
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	ea82 0000 	eor.w	r0, r2, r0
 80003f2:	ea83 0101 	eor.w	r1, r3, r1
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	2d36      	cmp	r5, #54	; 0x36
 8000400:	bf88      	it	hi
 8000402:	bd30      	pophi	{r4, r5, pc}
 8000404:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000408:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800040c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000410:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000414:	d002      	beq.n	800041c <__adddf3+0x70>
 8000416:	4240      	negs	r0, r0
 8000418:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800041c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000420:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000424:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x84>
 800042a:	4252      	negs	r2, r2
 800042c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000430:	ea94 0f05 	teq	r4, r5
 8000434:	f000 80a7 	beq.w	8000586 <__adddf3+0x1da>
 8000438:	f1a4 0401 	sub.w	r4, r4, #1
 800043c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000440:	db0d      	blt.n	800045e <__adddf3+0xb2>
 8000442:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000446:	fa22 f205 	lsr.w	r2, r2, r5
 800044a:	1880      	adds	r0, r0, r2
 800044c:	f141 0100 	adc.w	r1, r1, #0
 8000450:	fa03 f20e 	lsl.w	r2, r3, lr
 8000454:	1880      	adds	r0, r0, r2
 8000456:	fa43 f305 	asr.w	r3, r3, r5
 800045a:	4159      	adcs	r1, r3
 800045c:	e00e      	b.n	800047c <__adddf3+0xd0>
 800045e:	f1a5 0520 	sub.w	r5, r5, #32
 8000462:	f10e 0e20 	add.w	lr, lr, #32
 8000466:	2a01      	cmp	r2, #1
 8000468:	fa03 fc0e 	lsl.w	ip, r3, lr
 800046c:	bf28      	it	cs
 800046e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000472:	fa43 f305 	asr.w	r3, r3, r5
 8000476:	18c0      	adds	r0, r0, r3
 8000478:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800047c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000480:	d507      	bpl.n	8000492 <__adddf3+0xe6>
 8000482:	f04f 0e00 	mov.w	lr, #0
 8000486:	f1dc 0c00 	rsbs	ip, ip, #0
 800048a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800048e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000492:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000496:	d31b      	bcc.n	80004d0 <__adddf3+0x124>
 8000498:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800049c:	d30c      	bcc.n	80004b8 <__adddf3+0x10c>
 800049e:	0849      	lsrs	r1, r1, #1
 80004a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004a8:	f104 0401 	add.w	r4, r4, #1
 80004ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004b4:	f080 809a 	bcs.w	80005ec <__adddf3+0x240>
 80004b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004bc:	bf08      	it	eq
 80004be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004c2:	f150 0000 	adcs.w	r0, r0, #0
 80004c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ca:	ea41 0105 	orr.w	r1, r1, r5
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004d4:	4140      	adcs	r0, r0
 80004d6:	eb41 0101 	adc.w	r1, r1, r1
 80004da:	3c01      	subs	r4, #1
 80004dc:	bf28      	it	cs
 80004de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004e2:	d2e9      	bcs.n	80004b8 <__adddf3+0x10c>
 80004e4:	f091 0f00 	teq	r1, #0
 80004e8:	bf04      	itt	eq
 80004ea:	4601      	moveq	r1, r0
 80004ec:	2000      	moveq	r0, #0
 80004ee:	fab1 f381 	clz	r3, r1
 80004f2:	bf08      	it	eq
 80004f4:	3320      	addeq	r3, #32
 80004f6:	f1a3 030b 	sub.w	r3, r3, #11
 80004fa:	f1b3 0220 	subs.w	r2, r3, #32
 80004fe:	da0c      	bge.n	800051a <__adddf3+0x16e>
 8000500:	320c      	adds	r2, #12
 8000502:	dd08      	ble.n	8000516 <__adddf3+0x16a>
 8000504:	f102 0c14 	add.w	ip, r2, #20
 8000508:	f1c2 020c 	rsb	r2, r2, #12
 800050c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000510:	fa21 f102 	lsr.w	r1, r1, r2
 8000514:	e00c      	b.n	8000530 <__adddf3+0x184>
 8000516:	f102 0214 	add.w	r2, r2, #20
 800051a:	bfd8      	it	le
 800051c:	f1c2 0c20 	rsble	ip, r2, #32
 8000520:	fa01 f102 	lsl.w	r1, r1, r2
 8000524:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000528:	bfdc      	itt	le
 800052a:	ea41 010c 	orrle.w	r1, r1, ip
 800052e:	4090      	lslle	r0, r2
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	bfa2      	ittt	ge
 8000534:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000538:	4329      	orrge	r1, r5
 800053a:	bd30      	popge	{r4, r5, pc}
 800053c:	ea6f 0404 	mvn.w	r4, r4
 8000540:	3c1f      	subs	r4, #31
 8000542:	da1c      	bge.n	800057e <__adddf3+0x1d2>
 8000544:	340c      	adds	r4, #12
 8000546:	dc0e      	bgt.n	8000566 <__adddf3+0x1ba>
 8000548:	f104 0414 	add.w	r4, r4, #20
 800054c:	f1c4 0220 	rsb	r2, r4, #32
 8000550:	fa20 f004 	lsr.w	r0, r0, r4
 8000554:	fa01 f302 	lsl.w	r3, r1, r2
 8000558:	ea40 0003 	orr.w	r0, r0, r3
 800055c:	fa21 f304 	lsr.w	r3, r1, r4
 8000560:	ea45 0103 	orr.w	r1, r5, r3
 8000564:	bd30      	pop	{r4, r5, pc}
 8000566:	f1c4 040c 	rsb	r4, r4, #12
 800056a:	f1c4 0220 	rsb	r2, r4, #32
 800056e:	fa20 f002 	lsr.w	r0, r0, r2
 8000572:	fa01 f304 	lsl.w	r3, r1, r4
 8000576:	ea40 0003 	orr.w	r0, r0, r3
 800057a:	4629      	mov	r1, r5
 800057c:	bd30      	pop	{r4, r5, pc}
 800057e:	fa21 f004 	lsr.w	r0, r1, r4
 8000582:	4629      	mov	r1, r5
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f094 0f00 	teq	r4, #0
 800058a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800058e:	bf06      	itte	eq
 8000590:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000594:	3401      	addeq	r4, #1
 8000596:	3d01      	subne	r5, #1
 8000598:	e74e      	b.n	8000438 <__adddf3+0x8c>
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf18      	it	ne
 80005a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005a4:	d029      	beq.n	80005fa <__adddf3+0x24e>
 80005a6:	ea94 0f05 	teq	r4, r5
 80005aa:	bf08      	it	eq
 80005ac:	ea90 0f02 	teqeq	r0, r2
 80005b0:	d005      	beq.n	80005be <__adddf3+0x212>
 80005b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005b6:	bf04      	itt	eq
 80005b8:	4619      	moveq	r1, r3
 80005ba:	4610      	moveq	r0, r2
 80005bc:	bd30      	pop	{r4, r5, pc}
 80005be:	ea91 0f03 	teq	r1, r3
 80005c2:	bf1e      	ittt	ne
 80005c4:	2100      	movne	r1, #0
 80005c6:	2000      	movne	r0, #0
 80005c8:	bd30      	popne	{r4, r5, pc}
 80005ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ce:	d105      	bne.n	80005dc <__adddf3+0x230>
 80005d0:	0040      	lsls	r0, r0, #1
 80005d2:	4149      	adcs	r1, r1
 80005d4:	bf28      	it	cs
 80005d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd30      	pop	{r4, r5, pc}
 80005dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005e0:	bf3c      	itt	cc
 80005e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005e6:	bd30      	popcc	{r4, r5, pc}
 80005e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005f4:	f04f 0000 	mov.w	r0, #0
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005fe:	bf1a      	itte	ne
 8000600:	4619      	movne	r1, r3
 8000602:	4610      	movne	r0, r2
 8000604:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000608:	bf1c      	itt	ne
 800060a:	460b      	movne	r3, r1
 800060c:	4602      	movne	r2, r0
 800060e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000612:	bf06      	itte	eq
 8000614:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000618:	ea91 0f03 	teqeq	r1, r3
 800061c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000620:	bd30      	pop	{r4, r5, pc}
 8000622:	bf00      	nop

08000624 <__aeabi_ui2d>:
 8000624:	f090 0f00 	teq	r0, #0
 8000628:	bf04      	itt	eq
 800062a:	2100      	moveq	r1, #0
 800062c:	4770      	bxeq	lr
 800062e:	b530      	push	{r4, r5, lr}
 8000630:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000634:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000638:	f04f 0500 	mov.w	r5, #0
 800063c:	f04f 0100 	mov.w	r1, #0
 8000640:	e750      	b.n	80004e4 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_i2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000658:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800065c:	bf48      	it	mi
 800065e:	4240      	negmi	r0, r0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e73e      	b.n	80004e4 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_f2d>:
 8000668:	0042      	lsls	r2, r0, #1
 800066a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800066e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000672:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000676:	bf1f      	itttt	ne
 8000678:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800067c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000680:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000684:	4770      	bxne	lr
 8000686:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800068a:	bf08      	it	eq
 800068c:	4770      	bxeq	lr
 800068e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000692:	bf04      	itt	eq
 8000694:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000698:	4770      	bxeq	lr
 800069a:	b530      	push	{r4, r5, lr}
 800069c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006a8:	e71c      	b.n	80004e4 <__adddf3+0x138>
 80006aa:	bf00      	nop

080006ac <__aeabi_ul2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	e00a      	b.n	80006d2 <__aeabi_l2d+0x16>

080006bc <__aeabi_l2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ca:	d502      	bpl.n	80006d2 <__aeabi_l2d+0x16>
 80006cc:	4240      	negs	r0, r0
 80006ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006de:	f43f aed8 	beq.w	8000492 <__adddf3+0xe6>
 80006e2:	f04f 0203 	mov.w	r2, #3
 80006e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ea:	bf18      	it	ne
 80006ec:	3203      	addne	r2, #3
 80006ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006f2:	bf18      	it	ne
 80006f4:	3203      	addne	r2, #3
 80006f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006fa:	f1c2 0320 	rsb	r3, r2, #32
 80006fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000702:	fa20 f002 	lsr.w	r0, r0, r2
 8000706:	fa01 fe03 	lsl.w	lr, r1, r3
 800070a:	ea40 000e 	orr.w	r0, r0, lr
 800070e:	fa21 f102 	lsr.w	r1, r1, r2
 8000712:	4414      	add	r4, r2
 8000714:	e6bd      	b.n	8000492 <__adddf3+0xe6>
 8000716:	bf00      	nop

08000718 <__aeabi_dmul>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8de 	bleq	80008f4 <__aeabi_dmul+0x1dc>
 8000738:	442c      	add	r4, r5
 800073a:	ea81 0603 	eor.w	r6, r1, r3
 800073e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000742:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000746:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800074a:	bf18      	it	ne
 800074c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000750:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000754:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000758:	d038      	beq.n	80007cc <__aeabi_dmul+0xb4>
 800075a:	fba0 ce02 	umull	ip, lr, r0, r2
 800075e:	f04f 0500 	mov.w	r5, #0
 8000762:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000766:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800076a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800076e:	f04f 0600 	mov.w	r6, #0
 8000772:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000776:	f09c 0f00 	teq	ip, #0
 800077a:	bf18      	it	ne
 800077c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000780:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000784:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000788:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800078c:	d204      	bcs.n	8000798 <__aeabi_dmul+0x80>
 800078e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000792:	416d      	adcs	r5, r5
 8000794:	eb46 0606 	adc.w	r6, r6, r6
 8000798:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800079c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007b0:	bf88      	it	hi
 80007b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80007b6:	d81e      	bhi.n	80007f6 <__aeabi_dmul+0xde>
 80007b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80007bc:	bf08      	it	eq
 80007be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007c2:	f150 0000 	adcs.w	r0, r0, #0
 80007c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007d0:	ea46 0101 	orr.w	r1, r6, r1
 80007d4:	ea40 0002 	orr.w	r0, r0, r2
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007e0:	bfc2      	ittt	gt
 80007e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ea:	bd70      	popgt	{r4, r5, r6, pc}
 80007ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80007f0:	f04f 0e00 	mov.w	lr, #0
 80007f4:	3c01      	subs	r4, #1
 80007f6:	f300 80ab 	bgt.w	8000950 <__aeabi_dmul+0x238>
 80007fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80007fe:	bfde      	ittt	le
 8000800:	2000      	movle	r0, #0
 8000802:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000806:	bd70      	pople	{r4, r5, r6, pc}
 8000808:	f1c4 0400 	rsb	r4, r4, #0
 800080c:	3c20      	subs	r4, #32
 800080e:	da35      	bge.n	800087c <__aeabi_dmul+0x164>
 8000810:	340c      	adds	r4, #12
 8000812:	dc1b      	bgt.n	800084c <__aeabi_dmul+0x134>
 8000814:	f104 0414 	add.w	r4, r4, #20
 8000818:	f1c4 0520 	rsb	r5, r4, #32
 800081c:	fa00 f305 	lsl.w	r3, r0, r5
 8000820:	fa20 f004 	lsr.w	r0, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea40 0002 	orr.w	r0, r0, r2
 800082c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000830:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000834:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000838:	fa21 f604 	lsr.w	r6, r1, r4
 800083c:	eb42 0106 	adc.w	r1, r2, r6
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 040c 	rsb	r4, r4, #12
 8000850:	f1c4 0520 	rsb	r5, r4, #32
 8000854:	fa00 f304 	lsl.w	r3, r0, r4
 8000858:	fa20 f005 	lsr.w	r0, r0, r5
 800085c:	fa01 f204 	lsl.w	r2, r1, r4
 8000860:	ea40 0002 	orr.w	r0, r0, r2
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000868:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800086c:	f141 0100 	adc.w	r1, r1, #0
 8000870:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000874:	bf08      	it	eq
 8000876:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800087a:	bd70      	pop	{r4, r5, r6, pc}
 800087c:	f1c4 0520 	rsb	r5, r4, #32
 8000880:	fa00 f205 	lsl.w	r2, r0, r5
 8000884:	ea4e 0e02 	orr.w	lr, lr, r2
 8000888:	fa20 f304 	lsr.w	r3, r0, r4
 800088c:	fa01 f205 	lsl.w	r2, r1, r5
 8000890:	ea43 0302 	orr.w	r3, r3, r2
 8000894:	fa21 f004 	lsr.w	r0, r1, r4
 8000898:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800089c:	fa21 f204 	lsr.w	r2, r1, r4
 80008a0:	ea20 0002 	bic.w	r0, r0, r2
 80008a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008ac:	bf08      	it	eq
 80008ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008b2:	bd70      	pop	{r4, r5, r6, pc}
 80008b4:	f094 0f00 	teq	r4, #0
 80008b8:	d10f      	bne.n	80008da <__aeabi_dmul+0x1c2>
 80008ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80008be:	0040      	lsls	r0, r0, #1
 80008c0:	eb41 0101 	adc.w	r1, r1, r1
 80008c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c8:	bf08      	it	eq
 80008ca:	3c01      	subeq	r4, #1
 80008cc:	d0f7      	beq.n	80008be <__aeabi_dmul+0x1a6>
 80008ce:	ea41 0106 	orr.w	r1, r1, r6
 80008d2:	f095 0f00 	teq	r5, #0
 80008d6:	bf18      	it	ne
 80008d8:	4770      	bxne	lr
 80008da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008de:	0052      	lsls	r2, r2, #1
 80008e0:	eb43 0303 	adc.w	r3, r3, r3
 80008e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008e8:	bf08      	it	eq
 80008ea:	3d01      	subeq	r5, #1
 80008ec:	d0f7      	beq.n	80008de <__aeabi_dmul+0x1c6>
 80008ee:	ea43 0306 	orr.w	r3, r3, r6
 80008f2:	4770      	bx	lr
 80008f4:	ea94 0f0c 	teq	r4, ip
 80008f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fc:	bf18      	it	ne
 80008fe:	ea95 0f0c 	teqne	r5, ip
 8000902:	d00c      	beq.n	800091e <__aeabi_dmul+0x206>
 8000904:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000908:	bf18      	it	ne
 800090a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800090e:	d1d1      	bne.n	80008b4 <__aeabi_dmul+0x19c>
 8000910:	ea81 0103 	eor.w	r1, r1, r3
 8000914:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000918:	f04f 0000 	mov.w	r0, #0
 800091c:	bd70      	pop	{r4, r5, r6, pc}
 800091e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000922:	bf06      	itte	eq
 8000924:	4610      	moveq	r0, r2
 8000926:	4619      	moveq	r1, r3
 8000928:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800092c:	d019      	beq.n	8000962 <__aeabi_dmul+0x24a>
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	d102      	bne.n	800093a <__aeabi_dmul+0x222>
 8000934:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000938:	d113      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800093a:	ea95 0f0c 	teq	r5, ip
 800093e:	d105      	bne.n	800094c <__aeabi_dmul+0x234>
 8000940:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000944:	bf1c      	itt	ne
 8000946:	4610      	movne	r0, r2
 8000948:	4619      	movne	r1, r3
 800094a:	d10a      	bne.n	8000962 <__aeabi_dmul+0x24a>
 800094c:	ea81 0103 	eor.w	r1, r1, r3
 8000950:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000954:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000958:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800095c:	f04f 0000 	mov.w	r0, #0
 8000960:	bd70      	pop	{r4, r5, r6, pc}
 8000962:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000966:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <__aeabi_ddiv>:
 800096c:	b570      	push	{r4, r5, r6, lr}
 800096e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000972:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000976:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800097a:	bf1d      	ittte	ne
 800097c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000980:	ea94 0f0c 	teqne	r4, ip
 8000984:	ea95 0f0c 	teqne	r5, ip
 8000988:	f000 f8a7 	bleq	8000ada <__aeabi_ddiv+0x16e>
 800098c:	eba4 0405 	sub.w	r4, r4, r5
 8000990:	ea81 0e03 	eor.w	lr, r1, r3
 8000994:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000998:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800099c:	f000 8088 	beq.w	8000ab0 <__aeabi_ddiv+0x144>
 80009a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80009a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009c4:	429d      	cmp	r5, r3
 80009c6:	bf08      	it	eq
 80009c8:	4296      	cmpeq	r6, r2
 80009ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009d2:	d202      	bcs.n	80009da <__aeabi_ddiv+0x6e>
 80009d4:	085b      	lsrs	r3, r3, #1
 80009d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009da:	1ab6      	subs	r6, r6, r2
 80009dc:	eb65 0503 	sbc.w	r5, r5, r3
 80009e0:	085b      	lsrs	r3, r3, #1
 80009e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a18:	085b      	lsrs	r3, r3, #1
 8000a1a:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a22:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a26:	bf22      	ittt	cs
 8000a28:	1ab6      	subcs	r6, r6, r2
 8000a2a:	4675      	movcs	r5, lr
 8000a2c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a30:	085b      	lsrs	r3, r3, #1
 8000a32:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a36:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a3a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3e:	bf22      	ittt	cs
 8000a40:	1ab6      	subcs	r6, r6, r2
 8000a42:	4675      	movcs	r5, lr
 8000a44:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a48:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a4c:	d018      	beq.n	8000a80 <__aeabi_ddiv+0x114>
 8000a4e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a52:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a56:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a5a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a5e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a62:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a66:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a6a:	d1c0      	bne.n	80009ee <__aeabi_ddiv+0x82>
 8000a6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a70:	d10b      	bne.n	8000a8a <__aeabi_ddiv+0x11e>
 8000a72:	ea41 0100 	orr.w	r1, r1, r0
 8000a76:	f04f 0000 	mov.w	r0, #0
 8000a7a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a7e:	e7b6      	b.n	80009ee <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a84:	bf04      	itt	eq
 8000a86:	4301      	orreq	r1, r0
 8000a88:	2000      	moveq	r0, #0
 8000a8a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a8e:	bf88      	it	hi
 8000a90:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a94:	f63f aeaf 	bhi.w	80007f6 <__aeabi_dmul+0xde>
 8000a98:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a9c:	bf04      	itt	eq
 8000a9e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aa6:	f150 0000 	adcs.w	r0, r0, #0
 8000aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000aae:	bd70      	pop	{r4, r5, r6, pc}
 8000ab0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000ab4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000ab8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000abc:	bfc2      	ittt	gt
 8000abe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ac2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ac6:	bd70      	popgt	{r4, r5, r6, pc}
 8000ac8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000acc:	f04f 0e00 	mov.w	lr, #0
 8000ad0:	3c01      	subs	r4, #1
 8000ad2:	e690      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ad4:	ea45 0e06 	orr.w	lr, r5, r6
 8000ad8:	e68d      	b.n	80007f6 <__aeabi_dmul+0xde>
 8000ada:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	bf08      	it	eq
 8000ae4:	ea95 0f0c 	teqeq	r5, ip
 8000ae8:	f43f af3b 	beq.w	8000962 <__aeabi_dmul+0x24a>
 8000aec:	ea94 0f0c 	teq	r4, ip
 8000af0:	d10a      	bne.n	8000b08 <__aeabi_ddiv+0x19c>
 8000af2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000af6:	f47f af34 	bne.w	8000962 <__aeabi_dmul+0x24a>
 8000afa:	ea95 0f0c 	teq	r5, ip
 8000afe:	f47f af25 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b02:	4610      	mov	r0, r2
 8000b04:	4619      	mov	r1, r3
 8000b06:	e72c      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b08:	ea95 0f0c 	teq	r5, ip
 8000b0c:	d106      	bne.n	8000b1c <__aeabi_ddiv+0x1b0>
 8000b0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b12:	f43f aefd 	beq.w	8000910 <__aeabi_dmul+0x1f8>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e722      	b.n	8000962 <__aeabi_dmul+0x24a>
 8000b1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b20:	bf18      	it	ne
 8000b22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b26:	f47f aec5 	bne.w	80008b4 <__aeabi_dmul+0x19c>
 8000b2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b2e:	f47f af0d 	bne.w	800094c <__aeabi_dmul+0x234>
 8000b32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b36:	f47f aeeb 	bne.w	8000910 <__aeabi_dmul+0x1f8>
 8000b3a:	e712      	b.n	8000962 <__aeabi_dmul+0x24a>

08000b3c <__gedf2>:
 8000b3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b40:	e006      	b.n	8000b50 <__cmpdf2+0x4>
 8000b42:	bf00      	nop

08000b44 <__ledf2>:
 8000b44:	f04f 0c01 	mov.w	ip, #1
 8000b48:	e002      	b.n	8000b50 <__cmpdf2+0x4>
 8000b4a:	bf00      	nop

08000b4c <__cmpdf2>:
 8000b4c:	f04f 0c01 	mov.w	ip, #1
 8000b50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	bf18      	it	ne
 8000b62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b66:	d01b      	beq.n	8000ba0 <__cmpdf2+0x54>
 8000b68:	b001      	add	sp, #4
 8000b6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b6e:	bf0c      	ite	eq
 8000b70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b74:	ea91 0f03 	teqne	r1, r3
 8000b78:	bf02      	ittt	eq
 8000b7a:	ea90 0f02 	teqeq	r0, r2
 8000b7e:	2000      	moveq	r0, #0
 8000b80:	4770      	bxeq	lr
 8000b82:	f110 0f00 	cmn.w	r0, #0
 8000b86:	ea91 0f03 	teq	r1, r3
 8000b8a:	bf58      	it	pl
 8000b8c:	4299      	cmppl	r1, r3
 8000b8e:	bf08      	it	eq
 8000b90:	4290      	cmpeq	r0, r2
 8000b92:	bf2c      	ite	cs
 8000b94:	17d8      	asrcs	r0, r3, #31
 8000b96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b9a:	f040 0001 	orr.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__cmpdf2+0x64>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d107      	bne.n	8000bc0 <__cmpdf2+0x74>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d1d6      	bne.n	8000b68 <__cmpdf2+0x1c>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d0d3      	beq.n	8000b68 <__cmpdf2+0x1c>
 8000bc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_cdrcmple>:
 8000bc8:	4684      	mov	ip, r0
 8000bca:	4610      	mov	r0, r2
 8000bcc:	4662      	mov	r2, ip
 8000bce:	468c      	mov	ip, r1
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4663      	mov	r3, ip
 8000bd4:	e000      	b.n	8000bd8 <__aeabi_cdcmpeq>
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_cdcmpeq>:
 8000bd8:	b501      	push	{r0, lr}
 8000bda:	f7ff ffb7 	bl	8000b4c <__cmpdf2>
 8000bde:	2800      	cmp	r0, #0
 8000be0:	bf48      	it	mi
 8000be2:	f110 0f00 	cmnmi.w	r0, #0
 8000be6:	bd01      	pop	{r0, pc}

08000be8 <__aeabi_dcmpeq>:
 8000be8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bec:	f7ff fff4 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000bf0:	bf0c      	ite	eq
 8000bf2:	2001      	moveq	r0, #1
 8000bf4:	2000      	movne	r0, #0
 8000bf6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bfa:	bf00      	nop

08000bfc <__aeabi_dcmplt>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff ffea 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c04:	bf34      	ite	cc
 8000c06:	2001      	movcc	r0, #1
 8000c08:	2000      	movcs	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmple>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffe0 	bl	8000bd8 <__aeabi_cdcmpeq>
 8000c18:	bf94      	ite	ls
 8000c1a:	2001      	movls	r0, #1
 8000c1c:	2000      	movhi	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmpge>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffce 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpgt>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffc4 	bl	8000bc8 <__aeabi_cdrcmple>
 8000c40:	bf34      	ite	cc
 8000c42:	2001      	movcc	r0, #1
 8000c44:	2000      	movcs	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpun>:
 8000c4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c54:	d102      	bne.n	8000c5c <__aeabi_dcmpun+0x10>
 8000c56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c5a:	d10a      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c64:	d102      	bne.n	8000c6c <__aeabi_dcmpun+0x20>
 8000c66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c6a:	d102      	bne.n	8000c72 <__aeabi_dcmpun+0x26>
 8000c6c:	f04f 0000 	mov.w	r0, #0
 8000c70:	4770      	bx	lr
 8000c72:	f04f 0001 	mov.w	r0, #1
 8000c76:	4770      	bx	lr

08000c78 <__aeabi_d2iz>:
 8000c78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c80:	d215      	bcs.n	8000cae <__aeabi_d2iz+0x36>
 8000c82:	d511      	bpl.n	8000ca8 <__aeabi_d2iz+0x30>
 8000c84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c8c:	d912      	bls.n	8000cb4 <__aeabi_d2iz+0x3c>
 8000c8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	4240      	negne	r0, r0
 8000ca6:	4770      	bx	lr
 8000ca8:	f04f 0000 	mov.w	r0, #0
 8000cac:	4770      	bx	lr
 8000cae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cb2:	d105      	bne.n	8000cc0 <__aeabi_d2iz+0x48>
 8000cb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000cb8:	bf08      	it	eq
 8000cba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cbe:	4770      	bx	lr
 8000cc0:	f04f 0000 	mov.w	r0, #0
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2uiz>:
 8000cc8:	004a      	lsls	r2, r1, #1
 8000cca:	d211      	bcs.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000ccc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000cd0:	d211      	bcs.n	8000cf6 <__aeabi_d2uiz+0x2e>
 8000cd2:	d50d      	bpl.n	8000cf0 <__aeabi_d2uiz+0x28>
 8000cd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000cd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cdc:	d40e      	bmi.n	8000cfc <__aeabi_d2uiz+0x34>
 8000cde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ce2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ce6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cea:	fa23 f002 	lsr.w	r0, r3, r2
 8000cee:	4770      	bx	lr
 8000cf0:	f04f 0000 	mov.w	r0, #0
 8000cf4:	4770      	bx	lr
 8000cf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cfa:	d102      	bne.n	8000d02 <__aeabi_d2uiz+0x3a>
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	4770      	bx	lr
 8000d02:	f04f 0000 	mov.w	r0, #0
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2f>:
 8000d08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000d10:	bf24      	itt	cs
 8000d12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000d16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000d1a:	d90d      	bls.n	8000d38 <__aeabi_d2f+0x30>
 8000d1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000d2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000d3c:	d121      	bne.n	8000d82 <__aeabi_d2f+0x7a>
 8000d3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d42:	bfbc      	itt	lt
 8000d44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d48:	4770      	bxlt	lr
 8000d4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d52:	f1c2 0218 	rsb	r2, r2, #24
 8000d56:	f1c2 0c20 	rsb	ip, r2, #32
 8000d5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000d62:	bf18      	it	ne
 8000d64:	f040 0001 	orrne.w	r0, r0, #1
 8000d68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d74:	ea40 000c 	orr.w	r0, r0, ip
 8000d78:	fa23 f302 	lsr.w	r3, r3, r2
 8000d7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d80:	e7cc      	b.n	8000d1c <__aeabi_d2f+0x14>
 8000d82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d86:	d107      	bne.n	8000d98 <__aeabi_d2f+0x90>
 8000d88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000d92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000d96:	4770      	bxne	lr
 8000d98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000d9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000da0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop

08000da8 <__aeabi_frsub>:
 8000da8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000dac:	e002      	b.n	8000db4 <__addsf3>
 8000dae:	bf00      	nop

08000db0 <__aeabi_fsub>:
 8000db0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000db4 <__addsf3>:
 8000db4:	0042      	lsls	r2, r0, #1
 8000db6:	bf1f      	itttt	ne
 8000db8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dbc:	ea92 0f03 	teqne	r2, r3
 8000dc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dc8:	d06a      	beq.n	8000ea0 <__addsf3+0xec>
 8000dca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000dce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000dd2:	bfc1      	itttt	gt
 8000dd4:	18d2      	addgt	r2, r2, r3
 8000dd6:	4041      	eorgt	r1, r0
 8000dd8:	4048      	eorgt	r0, r1
 8000dda:	4041      	eorgt	r1, r0
 8000ddc:	bfb8      	it	lt
 8000dde:	425b      	neglt	r3, r3
 8000de0:	2b19      	cmp	r3, #25
 8000de2:	bf88      	it	hi
 8000de4:	4770      	bxhi	lr
 8000de6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000dea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dee:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000df2:	bf18      	it	ne
 8000df4:	4240      	negne	r0, r0
 8000df6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000dfa:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000dfe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000e02:	bf18      	it	ne
 8000e04:	4249      	negne	r1, r1
 8000e06:	ea92 0f03 	teq	r2, r3
 8000e0a:	d03f      	beq.n	8000e8c <__addsf3+0xd8>
 8000e0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000e10:	fa41 fc03 	asr.w	ip, r1, r3
 8000e14:	eb10 000c 	adds.w	r0, r0, ip
 8000e18:	f1c3 0320 	rsb	r3, r3, #32
 8000e1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000e20:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e24:	d502      	bpl.n	8000e2c <__addsf3+0x78>
 8000e26:	4249      	negs	r1, r1
 8000e28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e2c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000e30:	d313      	bcc.n	8000e5a <__addsf3+0xa6>
 8000e32:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e36:	d306      	bcc.n	8000e46 <__addsf3+0x92>
 8000e38:	0840      	lsrs	r0, r0, #1
 8000e3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e3e:	f102 0201 	add.w	r2, r2, #1
 8000e42:	2afe      	cmp	r2, #254	; 0xfe
 8000e44:	d251      	bcs.n	8000eea <__addsf3+0x136>
 8000e46:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000e4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e4e:	bf08      	it	eq
 8000e50:	f020 0001 	biceq.w	r0, r0, #1
 8000e54:	ea40 0003 	orr.w	r0, r0, r3
 8000e58:	4770      	bx	lr
 8000e5a:	0049      	lsls	r1, r1, #1
 8000e5c:	eb40 0000 	adc.w	r0, r0, r0
 8000e60:	3a01      	subs	r2, #1
 8000e62:	bf28      	it	cs
 8000e64:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000e68:	d2ed      	bcs.n	8000e46 <__addsf3+0x92>
 8000e6a:	fab0 fc80 	clz	ip, r0
 8000e6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e72:	ebb2 020c 	subs.w	r2, r2, ip
 8000e76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e7a:	bfaa      	itet	ge
 8000e7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e80:	4252      	neglt	r2, r2
 8000e82:	4318      	orrge	r0, r3
 8000e84:	bfbc      	itt	lt
 8000e86:	40d0      	lsrlt	r0, r2
 8000e88:	4318      	orrlt	r0, r3
 8000e8a:	4770      	bx	lr
 8000e8c:	f092 0f00 	teq	r2, #0
 8000e90:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000e94:	bf06      	itte	eq
 8000e96:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000e9a:	3201      	addeq	r2, #1
 8000e9c:	3b01      	subne	r3, #1
 8000e9e:	e7b5      	b.n	8000e0c <__addsf3+0x58>
 8000ea0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ea4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ea8:	bf18      	it	ne
 8000eaa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000eae:	d021      	beq.n	8000ef4 <__addsf3+0x140>
 8000eb0:	ea92 0f03 	teq	r2, r3
 8000eb4:	d004      	beq.n	8000ec0 <__addsf3+0x10c>
 8000eb6:	f092 0f00 	teq	r2, #0
 8000eba:	bf08      	it	eq
 8000ebc:	4608      	moveq	r0, r1
 8000ebe:	4770      	bx	lr
 8000ec0:	ea90 0f01 	teq	r0, r1
 8000ec4:	bf1c      	itt	ne
 8000ec6:	2000      	movne	r0, #0
 8000ec8:	4770      	bxne	lr
 8000eca:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ece:	d104      	bne.n	8000eda <__addsf3+0x126>
 8000ed0:	0040      	lsls	r0, r0, #1
 8000ed2:	bf28      	it	cs
 8000ed4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ede:	bf3c      	itt	cc
 8000ee0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ee4:	4770      	bxcc	lr
 8000ee6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000eea:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000eee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef2:	4770      	bx	lr
 8000ef4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ef8:	bf16      	itet	ne
 8000efa:	4608      	movne	r0, r1
 8000efc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f00:	4601      	movne	r1, r0
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	bf06      	itte	eq
 8000f06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f0a:	ea90 0f01 	teqeq	r0, r1
 8000f0e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000f12:	4770      	bx	lr

08000f14 <__aeabi_ui2f>:
 8000f14:	f04f 0300 	mov.w	r3, #0
 8000f18:	e004      	b.n	8000f24 <__aeabi_i2f+0x8>
 8000f1a:	bf00      	nop

08000f1c <__aeabi_i2f>:
 8000f1c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000f20:	bf48      	it	mi
 8000f22:	4240      	negmi	r0, r0
 8000f24:	ea5f 0c00 	movs.w	ip, r0
 8000f28:	bf08      	it	eq
 8000f2a:	4770      	bxeq	lr
 8000f2c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000f30:	4601      	mov	r1, r0
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	e01c      	b.n	8000f72 <__aeabi_l2f+0x2a>

08000f38 <__aeabi_ul2f>:
 8000f38:	ea50 0201 	orrs.w	r2, r0, r1
 8000f3c:	bf08      	it	eq
 8000f3e:	4770      	bxeq	lr
 8000f40:	f04f 0300 	mov.w	r3, #0
 8000f44:	e00a      	b.n	8000f5c <__aeabi_l2f+0x14>
 8000f46:	bf00      	nop

08000f48 <__aeabi_l2f>:
 8000f48:	ea50 0201 	orrs.w	r2, r0, r1
 8000f4c:	bf08      	it	eq
 8000f4e:	4770      	bxeq	lr
 8000f50:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000f54:	d502      	bpl.n	8000f5c <__aeabi_l2f+0x14>
 8000f56:	4240      	negs	r0, r0
 8000f58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f5c:	ea5f 0c01 	movs.w	ip, r1
 8000f60:	bf02      	ittt	eq
 8000f62:	4684      	moveq	ip, r0
 8000f64:	4601      	moveq	r1, r0
 8000f66:	2000      	moveq	r0, #0
 8000f68:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000f6c:	bf08      	it	eq
 8000f6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000f72:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000f76:	fabc f28c 	clz	r2, ip
 8000f7a:	3a08      	subs	r2, #8
 8000f7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f80:	db10      	blt.n	8000fa4 <__aeabi_l2f+0x5c>
 8000f82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f86:	4463      	add	r3, ip
 8000f88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000f8c:	f1c2 0220 	rsb	r2, r2, #32
 8000f90:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000f94:	fa20 f202 	lsr.w	r2, r0, r2
 8000f98:	eb43 0002 	adc.w	r0, r3, r2
 8000f9c:	bf08      	it	eq
 8000f9e:	f020 0001 	biceq.w	r0, r0, #1
 8000fa2:	4770      	bx	lr
 8000fa4:	f102 0220 	add.w	r2, r2, #32
 8000fa8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fac:	f1c2 0220 	rsb	r2, r2, #32
 8000fb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000fb8:	eb43 0002 	adc.w	r0, r3, r2
 8000fbc:	bf08      	it	eq
 8000fbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fc2:	4770      	bx	lr

08000fc4 <__gesf2>:
 8000fc4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fc8:	e006      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fca:	bf00      	nop

08000fcc <__lesf2>:
 8000fcc:	f04f 0c01 	mov.w	ip, #1
 8000fd0:	e002      	b.n	8000fd8 <__cmpsf2+0x4>
 8000fd2:	bf00      	nop

08000fd4 <__cmpsf2>:
 8000fd4:	f04f 0c01 	mov.w	ip, #1
 8000fd8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fe4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fe8:	bf18      	it	ne
 8000fea:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fee:	d011      	beq.n	8001014 <__cmpsf2+0x40>
 8000ff0:	b001      	add	sp, #4
 8000ff2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000ff6:	bf18      	it	ne
 8000ff8:	ea90 0f01 	teqne	r0, r1
 8000ffc:	bf58      	it	pl
 8000ffe:	ebb2 0003 	subspl.w	r0, r2, r3
 8001002:	bf88      	it	hi
 8001004:	17c8      	asrhi	r0, r1, #31
 8001006:	bf38      	it	cc
 8001008:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800100c:	bf18      	it	ne
 800100e:	f040 0001 	orrne.w	r0, r0, #1
 8001012:	4770      	bx	lr
 8001014:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001018:	d102      	bne.n	8001020 <__cmpsf2+0x4c>
 800101a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800101e:	d105      	bne.n	800102c <__cmpsf2+0x58>
 8001020:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001024:	d1e4      	bne.n	8000ff0 <__cmpsf2+0x1c>
 8001026:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800102a:	d0e1      	beq.n	8000ff0 <__cmpsf2+0x1c>
 800102c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop

08001034 <__aeabi_cfrcmple>:
 8001034:	4684      	mov	ip, r0
 8001036:	4608      	mov	r0, r1
 8001038:	4661      	mov	r1, ip
 800103a:	e7ff      	b.n	800103c <__aeabi_cfcmpeq>

0800103c <__aeabi_cfcmpeq>:
 800103c:	b50f      	push	{r0, r1, r2, r3, lr}
 800103e:	f7ff ffc9 	bl	8000fd4 <__cmpsf2>
 8001042:	2800      	cmp	r0, #0
 8001044:	bf48      	it	mi
 8001046:	f110 0f00 	cmnmi.w	r0, #0
 800104a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800104c <__aeabi_fcmpeq>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff fff4 	bl	800103c <__aeabi_cfcmpeq>
 8001054:	bf0c      	ite	eq
 8001056:	2001      	moveq	r0, #1
 8001058:	2000      	movne	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_fcmplt>:
 8001060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001064:	f7ff ffea 	bl	800103c <__aeabi_cfcmpeq>
 8001068:	bf34      	ite	cc
 800106a:	2001      	movcc	r0, #1
 800106c:	2000      	movcs	r0, #0
 800106e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001072:	bf00      	nop

08001074 <__aeabi_fcmple>:
 8001074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001078:	f7ff ffe0 	bl	800103c <__aeabi_cfcmpeq>
 800107c:	bf94      	ite	ls
 800107e:	2001      	movls	r0, #1
 8001080:	2000      	movhi	r0, #0
 8001082:	f85d fb08 	ldr.w	pc, [sp], #8
 8001086:	bf00      	nop

08001088 <__aeabi_fcmpge>:
 8001088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800108c:	f7ff ffd2 	bl	8001034 <__aeabi_cfrcmple>
 8001090:	bf94      	ite	ls
 8001092:	2001      	movls	r0, #1
 8001094:	2000      	movhi	r0, #0
 8001096:	f85d fb08 	ldr.w	pc, [sp], #8
 800109a:	bf00      	nop

0800109c <__aeabi_fcmpgt>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff ffc8 	bl	8001034 <__aeabi_cfrcmple>
 80010a4:	bf34      	ite	cc
 80010a6:	2001      	movcc	r0, #1
 80010a8:	2000      	movcs	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_f2iz>:
 80010b0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010b4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010b8:	d30f      	bcc.n	80010da <__aeabi_f2iz+0x2a>
 80010ba:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010be:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010c2:	d90d      	bls.n	80010e0 <__aeabi_f2iz+0x30>
 80010c4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010cc:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010d0:	fa23 f002 	lsr.w	r0, r3, r2
 80010d4:	bf18      	it	ne
 80010d6:	4240      	negne	r0, r0
 80010d8:	4770      	bx	lr
 80010da:	f04f 0000 	mov.w	r0, #0
 80010de:	4770      	bx	lr
 80010e0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010e4:	d101      	bne.n	80010ea <__aeabi_f2iz+0x3a>
 80010e6:	0242      	lsls	r2, r0, #9
 80010e8:	d105      	bne.n	80010f6 <__aeabi_f2iz+0x46>
 80010ea:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010ee:	bf08      	it	eq
 80010f0:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0000 	mov.w	r0, #0
 80010fa:	4770      	bx	lr

080010fc <__aeabi_f2uiz>:
 80010fc:	0042      	lsls	r2, r0, #1
 80010fe:	d20e      	bcs.n	800111e <__aeabi_f2uiz+0x22>
 8001100:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001104:	d30b      	bcc.n	800111e <__aeabi_f2uiz+0x22>
 8001106:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800110a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800110e:	d409      	bmi.n	8001124 <__aeabi_f2uiz+0x28>
 8001110:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001114:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001118:	fa23 f002 	lsr.w	r0, r3, r2
 800111c:	4770      	bx	lr
 800111e:	f04f 0000 	mov.w	r0, #0
 8001122:	4770      	bx	lr
 8001124:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001128:	d101      	bne.n	800112e <__aeabi_f2uiz+0x32>
 800112a:	0242      	lsls	r2, r0, #9
 800112c:	d102      	bne.n	8001134 <__aeabi_f2uiz+0x38>
 800112e:	f04f 30ff 	mov.w	r0, #4294967295
 8001132:	4770      	bx	lr
 8001134:	f04f 0000 	mov.w	r0, #0
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop

0800113c <__aeabi_d2lz>:
 800113c:	b538      	push	{r3, r4, r5, lr}
 800113e:	4605      	mov	r5, r0
 8001140:	460c      	mov	r4, r1
 8001142:	2200      	movs	r2, #0
 8001144:	2300      	movs	r3, #0
 8001146:	4628      	mov	r0, r5
 8001148:	4621      	mov	r1, r4
 800114a:	f7ff fd57 	bl	8000bfc <__aeabi_dcmplt>
 800114e:	b928      	cbnz	r0, 800115c <__aeabi_d2lz+0x20>
 8001150:	4628      	mov	r0, r5
 8001152:	4621      	mov	r1, r4
 8001154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001158:	f000 b80a 	b.w	8001170 <__aeabi_d2ulz>
 800115c:	4628      	mov	r0, r5
 800115e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001162:	f000 f805 	bl	8001170 <__aeabi_d2ulz>
 8001166:	4240      	negs	r0, r0
 8001168:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800116c:	bd38      	pop	{r3, r4, r5, pc}
 800116e:	bf00      	nop

08001170 <__aeabi_d2ulz>:
 8001170:	b5d0      	push	{r4, r6, r7, lr}
 8001172:	2200      	movs	r2, #0
 8001174:	4b0b      	ldr	r3, [pc, #44]	; (80011a4 <__aeabi_d2ulz+0x34>)
 8001176:	4606      	mov	r6, r0
 8001178:	460f      	mov	r7, r1
 800117a:	f7ff facd 	bl	8000718 <__aeabi_dmul>
 800117e:	f7ff fda3 	bl	8000cc8 <__aeabi_d2uiz>
 8001182:	4604      	mov	r4, r0
 8001184:	f7ff fa4e 	bl	8000624 <__aeabi_ui2d>
 8001188:	2200      	movs	r2, #0
 800118a:	4b07      	ldr	r3, [pc, #28]	; (80011a8 <__aeabi_d2ulz+0x38>)
 800118c:	f7ff fac4 	bl	8000718 <__aeabi_dmul>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	4630      	mov	r0, r6
 8001196:	4639      	mov	r1, r7
 8001198:	f7ff f906 	bl	80003a8 <__aeabi_dsub>
 800119c:	f7ff fd94 	bl	8000cc8 <__aeabi_d2uiz>
 80011a0:	4621      	mov	r1, r4
 80011a2:	bdd0      	pop	{r4, r6, r7, pc}
 80011a4:	3df00000 	.word	0x3df00000
 80011a8:	41f00000 	.word	0x41f00000

080011ac <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08e      	sub	sp, #56	; 0x38
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
 80011c0:	611a      	str	r2, [r3, #16]
 80011c2:	615a      	str	r2, [r3, #20]
 80011c4:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80011c6:	463b      	mov	r3, r7
 80011c8:	2200      	movs	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
 80011cc:	605a      	str	r2, [r3, #4]
 80011ce:	609a      	str	r2, [r3, #8]
 80011d0:	60da      	str	r2, [r3, #12]
 80011d2:	611a      	str	r2, [r3, #16]
 80011d4:	615a      	str	r2, [r3, #20]
 80011d6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 80011d8:	4b30      	ldr	r3, [pc, #192]	; (800129c <MX_FSMC_Init+0xf0>)
 80011da:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80011de:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 80011e0:	4b2e      	ldr	r3, [pc, #184]	; (800129c <MX_FSMC_Init+0xf0>)
 80011e2:	4a2f      	ldr	r2, [pc, #188]	; (80012a0 <MX_FSMC_Init+0xf4>)
 80011e4:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK4;
 80011e6:	4b2d      	ldr	r3, [pc, #180]	; (800129c <MX_FSMC_Init+0xf0>)
 80011e8:	2206      	movs	r2, #6
 80011ea:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80011ec:	4b2b      	ldr	r3, [pc, #172]	; (800129c <MX_FSMC_Init+0xf0>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80011f2:	4b2a      	ldr	r3, [pc, #168]	; (800129c <MX_FSMC_Init+0xf0>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80011f8:	4b28      	ldr	r3, [pc, #160]	; (800129c <MX_FSMC_Init+0xf0>)
 80011fa:	2210      	movs	r2, #16
 80011fc:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80011fe:	4b27      	ldr	r3, [pc, #156]	; (800129c <MX_FSMC_Init+0xf0>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8001204:	4b25      	ldr	r3, [pc, #148]	; (800129c <MX_FSMC_Init+0xf0>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800120a:	4b24      	ldr	r3, [pc, #144]	; (800129c <MX_FSMC_Init+0xf0>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001210:	4b22      	ldr	r3, [pc, #136]	; (800129c <MX_FSMC_Init+0xf0>)
 8001212:	2200      	movs	r2, #0
 8001214:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001216:	4b21      	ldr	r3, [pc, #132]	; (800129c <MX_FSMC_Init+0xf0>)
 8001218:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800121c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800121e:	4b1f      	ldr	r3, [pc, #124]	; (800129c <MX_FSMC_Init+0xf0>)
 8001220:	2200      	movs	r2, #0
 8001222:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8001224:	4b1d      	ldr	r3, [pc, #116]	; (800129c <MX_FSMC_Init+0xf0>)
 8001226:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800122a:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800122c:	4b1b      	ldr	r3, [pc, #108]	; (800129c <MX_FSMC_Init+0xf0>)
 800122e:	2200      	movs	r2, #0
 8001230:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001232:	4b1a      	ldr	r3, [pc, #104]	; (800129c <MX_FSMC_Init+0xf0>)
 8001234:	2200      	movs	r2, #0
 8001236:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800123c:	230f      	movs	r3, #15
 800123e:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 1;
 8001240:	2301      	movs	r3, #1
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8001244:	2300      	movs	r3, #0
 8001246:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8001248:	2310      	movs	r3, #16
 800124a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800124c:	2311      	movs	r3, #17
 800124e:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001250:	2300      	movs	r3, #0
 8001252:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001258:	230f      	movs	r3, #15
 800125a:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 1;
 800125c:	2301      	movs	r3, #1
 800125e:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8001260:	2300      	movs	r3, #0
 8001262:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001264:	2310      	movs	r3, #16
 8001266:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001268:	2311      	movs	r3, #17
 800126a:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800126c:	2300      	movs	r3, #0
 800126e:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8001270:	463a      	mov	r2, r7
 8001272:	f107 031c 	add.w	r3, r7, #28
 8001276:	4619      	mov	r1, r3
 8001278:	4808      	ldr	r0, [pc, #32]	; (800129c <MX_FSMC_Init+0xf0>)
 800127a:	f006 fd27 	bl	8007ccc <HAL_SRAM_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_FSMC_Init+0xdc>
  {
    Error_Handler( );
 8001284:	f001 f8d8 	bl	8002438 <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <MX_FSMC_Init+0xf8>)
 800128a:	69db      	ldr	r3, [r3, #28]
 800128c:	4a05      	ldr	r2, [pc, #20]	; (80012a4 <MX_FSMC_Init+0xf8>)
 800128e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001292:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001294:	bf00      	nop
 8001296:	3738      	adds	r7, #56	; 0x38
 8001298:	46bd      	mov	sp, r7
 800129a:	bd80      	pop	{r7, pc}
 800129c:	20000204 	.word	0x20000204
 80012a0:	a0000104 	.word	0xa0000104
 80012a4:	40010000 	.word	0x40010000

080012a8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b086      	sub	sp, #24
 80012ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ae:	f107 0308 	add.w	r3, r7, #8
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 80012bc:	4b1f      	ldr	r3, [pc, #124]	; (800133c <HAL_FSMC_MspInit+0x94>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d136      	bne.n	8001332 <HAL_FSMC_MspInit+0x8a>
    return;
  }
  FSMC_Initialized = 1;
 80012c4:	4b1d      	ldr	r3, [pc, #116]	; (800133c <HAL_FSMC_MspInit+0x94>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80012ca:	4b1d      	ldr	r3, [pc, #116]	; (8001340 <HAL_FSMC_MspInit+0x98>)
 80012cc:	695b      	ldr	r3, [r3, #20]
 80012ce:	4a1c      	ldr	r2, [pc, #112]	; (8001340 <HAL_FSMC_MspInit+0x98>)
 80012d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012d4:	6153      	str	r3, [r2, #20]
 80012d6:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <HAL_FSMC_MspInit+0x98>)
 80012d8:	695b      	ldr	r3, [r3, #20]
 80012da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012de:	607b      	str	r3, [r7, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PG12   ------> FSMC_NE4
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_CS_Pin;
 80012e2:	f241 0301 	movw	r3, #4097	; 0x1001
 80012e6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e8:	2302      	movs	r3, #2
 80012ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012ec:	2303      	movs	r3, #3
 80012ee:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012f0:	f107 0308 	add.w	r3, r7, #8
 80012f4:	4619      	mov	r1, r3
 80012f6:	4813      	ldr	r0, [pc, #76]	; (8001344 <HAL_FSMC_MspInit+0x9c>)
 80012f8:	f005 fdb8 	bl	8006e6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80012fc:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001300:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	2302      	movs	r3, #2
 8001304:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001306:	2303      	movs	r3, #3
 8001308:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800130a:	f107 0308 	add.w	r3, r7, #8
 800130e:	4619      	mov	r1, r3
 8001310:	480d      	ldr	r0, [pc, #52]	; (8001348 <HAL_FSMC_MspInit+0xa0>)
 8001312:	f005 fdab 	bl	8006e6c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001316:	f24c 7333 	movw	r3, #50995	; 0xc733
 800131a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|LCD_RD_Pin
                          |LCD_WR_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131c:	2302      	movs	r3, #2
 800131e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001320:	2303      	movs	r3, #3
 8001322:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001324:	f107 0308 	add.w	r3, r7, #8
 8001328:	4619      	mov	r1, r3
 800132a:	4808      	ldr	r0, [pc, #32]	; (800134c <HAL_FSMC_MspInit+0xa4>)
 800132c:	f005 fd9e 	bl	8006e6c <HAL_GPIO_Init>
 8001330:	e000      	b.n	8001334 <HAL_FSMC_MspInit+0x8c>
    return;
 8001332:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001334:	3718      	adds	r7, #24
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	2000024c 	.word	0x2000024c
 8001340:	40021000 	.word	0x40021000
 8001344:	40012000 	.word	0x40012000
 8001348:	40011800 	.word	0x40011800
 800134c:	40011400 	.word	0x40011400

08001350 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001358:	f7ff ffa6 	bl	80012a8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b08c      	sub	sp, #48	; 0x30
 8001368:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800136a:	f107 0320 	add.w	r3, r7, #32
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
 8001374:	609a      	str	r2, [r3, #8]
 8001376:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001378:	4b69      	ldr	r3, [pc, #420]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800137a:	699b      	ldr	r3, [r3, #24]
 800137c:	4a68      	ldr	r2, [pc, #416]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800137e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001382:	6193      	str	r3, [r2, #24]
 8001384:	4b66      	ldr	r3, [pc, #408]	; (8001520 <MX_GPIO_Init+0x1bc>)
 8001386:	699b      	ldr	r3, [r3, #24]
 8001388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800138c:	61fb      	str	r3, [r7, #28]
 800138e:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001390:	4b63      	ldr	r3, [pc, #396]	; (8001520 <MX_GPIO_Init+0x1bc>)
 8001392:	699b      	ldr	r3, [r3, #24]
 8001394:	4a62      	ldr	r2, [pc, #392]	; (8001520 <MX_GPIO_Init+0x1bc>)
 8001396:	f043 0310 	orr.w	r3, r3, #16
 800139a:	6193      	str	r3, [r2, #24]
 800139c:	4b60      	ldr	r3, [pc, #384]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800139e:	699b      	ldr	r3, [r3, #24]
 80013a0:	f003 0310 	and.w	r3, r3, #16
 80013a4:	61bb      	str	r3, [r7, #24]
 80013a6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013a8:	4b5d      	ldr	r3, [pc, #372]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	4a5c      	ldr	r2, [pc, #368]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013b2:	6193      	str	r3, [r2, #24]
 80013b4:	4b5a      	ldr	r3, [pc, #360]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013c0:	4b57      	ldr	r3, [pc, #348]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013c2:	699b      	ldr	r3, [r3, #24]
 80013c4:	4a56      	ldr	r2, [pc, #344]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013c6:	f043 0304 	orr.w	r3, r3, #4
 80013ca:	6193      	str	r3, [r2, #24]
 80013cc:	4b54      	ldr	r3, [pc, #336]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013ce:	699b      	ldr	r3, [r3, #24]
 80013d0:	f003 0304 	and.w	r3, r3, #4
 80013d4:	613b      	str	r3, [r7, #16]
 80013d6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d8:	4b51      	ldr	r3, [pc, #324]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013da:	699b      	ldr	r3, [r3, #24]
 80013dc:	4a50      	ldr	r2, [pc, #320]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013de:	f043 0308 	orr.w	r3, r3, #8
 80013e2:	6193      	str	r3, [r2, #24]
 80013e4:	4b4e      	ldr	r3, [pc, #312]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013e6:	699b      	ldr	r3, [r3, #24]
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	60fb      	str	r3, [r7, #12]
 80013ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013f0:	4b4b      	ldr	r3, [pc, #300]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013f2:	699b      	ldr	r3, [r3, #24]
 80013f4:	4a4a      	ldr	r2, [pc, #296]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013fa:	6193      	str	r3, [r2, #24]
 80013fc:	4b48      	ldr	r3, [pc, #288]	; (8001520 <MX_GPIO_Init+0x1bc>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001408:	4b45      	ldr	r3, [pc, #276]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	4a44      	ldr	r2, [pc, #272]	; (8001520 <MX_GPIO_Init+0x1bc>)
 800140e:	f043 0320 	orr.w	r3, r3, #32
 8001412:	6193      	str	r3, [r2, #24]
 8001414:	4b42      	ldr	r3, [pc, #264]	; (8001520 <MX_GPIO_Init+0x1bc>)
 8001416:	699b      	ldr	r3, [r3, #24]
 8001418:	f003 0320 	and.w	r3, r3, #32
 800141c:	607b      	str	r3, [r7, #4]
 800141e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin, GPIO_PIN_SET);
 8001420:	2201      	movs	r2, #1
 8001422:	2120      	movs	r1, #32
 8001424:	483f      	ldr	r0, [pc, #252]	; (8001524 <MX_GPIO_Init+0x1c0>)
 8001426:	f005 fecc 	bl	80071c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin, GPIO_PIN_RESET);
 800142a:	2200      	movs	r2, #0
 800142c:	2140      	movs	r1, #64	; 0x40
 800142e:	483d      	ldr	r0, [pc, #244]	; (8001524 <MX_GPIO_Init+0x1c0>)
 8001430:	f005 fec7 	bl	80071c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin, GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	2102      	movs	r1, #2
 8001438:	483b      	ldr	r0, [pc, #236]	; (8001528 <MX_GPIO_Init+0x1c4>)
 800143a:	f005 fec2 	bl	80071c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin, GPIO_PIN_RESET);
 800143e:	2200      	movs	r2, #0
 8001440:	2104      	movs	r1, #4
 8001442:	4839      	ldr	r0, [pc, #228]	; (8001528 <MX_GPIO_Init+0x1c4>)
 8001444:	f005 febd 	bl	80071c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_BL_Pin|LED0_Pin, GPIO_PIN_SET);
 8001448:	2201      	movs	r2, #1
 800144a:	2121      	movs	r1, #33	; 0x21
 800144c:	4837      	ldr	r0, [pc, #220]	; (800152c <MX_GPIO_Init+0x1c8>)
 800144e:	f005 feb8 	bl	80071c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BEEP_GPIO_Port, BEEP_Pin, GPIO_PIN_RESET);
 8001452:	2200      	movs	r2, #0
 8001454:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001458:	4834      	ldr	r0, [pc, #208]	; (800152c <MX_GPIO_Init+0x1c8>)
 800145a:	f005 feb2 	bl	80071c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800145e:	2308      	movs	r3, #8
 8001460:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001462:	2300      	movs	r3, #0
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001466:	2300      	movs	r3, #0
 8001468:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800146a:	f107 0320 	add.w	r3, r7, #32
 800146e:	4619      	mov	r1, r3
 8001470:	482c      	ldr	r0, [pc, #176]	; (8001524 <MX_GPIO_Init+0x1c0>)
 8001472:	f005 fcfb 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = KEY0_Pin;
 8001476:	2310      	movs	r3, #16
 8001478:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800147a:	2300      	movs	r3, #0
 800147c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800147e:	2301      	movs	r3, #1
 8001480:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(KEY0_GPIO_Port, &GPIO_InitStruct);
 8001482:	f107 0320 	add.w	r3, r7, #32
 8001486:	4619      	mov	r1, r3
 8001488:	4826      	ldr	r0, [pc, #152]	; (8001524 <MX_GPIO_Init+0x1c0>)
 800148a:	f005 fcef 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = INB1_Pin|INB2_Pin;
 800148e:	2360      	movs	r3, #96	; 0x60
 8001490:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001492:	2301      	movs	r3, #1
 8001494:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001496:	2301      	movs	r3, #1
 8001498:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800149a:	2303      	movs	r3, #3
 800149c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800149e:	f107 0320 	add.w	r3, r7, #32
 80014a2:	4619      	mov	r1, r3
 80014a4:	481f      	ldr	r0, [pc, #124]	; (8001524 <MX_GPIO_Init+0x1c0>)
 80014a6:	f005 fce1 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = INA1_Pin|INA2_Pin;
 80014aa:	2306      	movs	r3, #6
 80014ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ae:	2301      	movs	r3, #1
 80014b0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b2:	2301      	movs	r3, #1
 80014b4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b6:	2303      	movs	r3, #3
 80014b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014ba:	f107 0320 	add.w	r3, r7, #32
 80014be:	4619      	mov	r1, r3
 80014c0:	4819      	ldr	r0, [pc, #100]	; (8001528 <MX_GPIO_Init+0x1c4>)
 80014c2:	f005 fcd3 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WK_UP_Pin;
 80014c6:	2301      	movs	r3, #1
 80014c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ca:	2300      	movs	r3, #0
 80014cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80014ce:	2302      	movs	r3, #2
 80014d0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(WK_UP_GPIO_Port, &GPIO_InitStruct);
 80014d2:	f107 0320 	add.w	r3, r7, #32
 80014d6:	4619      	mov	r1, r3
 80014d8:	4815      	ldr	r0, [pc, #84]	; (8001530 <MX_GPIO_Init+0x1cc>)
 80014da:	f005 fcc7 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|LED0_Pin;
 80014de:	2321      	movs	r3, #33	; 0x21
 80014e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e2:	2301      	movs	r3, #1
 80014e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014ea:	2303      	movs	r3, #3
 80014ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ee:	f107 0320 	add.w	r3, r7, #32
 80014f2:	4619      	mov	r1, r3
 80014f4:	480d      	ldr	r0, [pc, #52]	; (800152c <MX_GPIO_Init+0x1c8>)
 80014f6:	f005 fcb9 	bl	8006e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BEEP_Pin;
 80014fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001500:	2301      	movs	r3, #1
 8001502:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001504:	2302      	movs	r3, #2
 8001506:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001508:	2303      	movs	r3, #3
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BEEP_GPIO_Port, &GPIO_InitStruct);
 800150c:	f107 0320 	add.w	r3, r7, #32
 8001510:	4619      	mov	r1, r3
 8001512:	4806      	ldr	r0, [pc, #24]	; (800152c <MX_GPIO_Init+0x1c8>)
 8001514:	f005 fcaa 	bl	8006e6c <HAL_GPIO_Init>

}
 8001518:	bf00      	nop
 800151a:	3730      	adds	r7, #48	; 0x30
 800151c:	46bd      	mov	sp, r7
 800151e:	bd80      	pop	{r7, pc}
 8001520:	40021000 	.word	0x40021000
 8001524:	40011800 	.word	0x40011800
 8001528:	40011c00 	.word	0x40011c00
 800152c:	40010c00 	.word	0x40010c00
 8001530:	40010800 	.word	0x40010800

08001534 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001538:	4b12      	ldr	r3, [pc, #72]	; (8001584 <MX_I2C2_Init+0x50>)
 800153a:	4a13      	ldr	r2, [pc, #76]	; (8001588 <MX_I2C2_Init+0x54>)
 800153c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 800153e:	4b11      	ldr	r3, [pc, #68]	; (8001584 <MX_I2C2_Init+0x50>)
 8001540:	4a12      	ldr	r2, [pc, #72]	; (800158c <MX_I2C2_Init+0x58>)
 8001542:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001544:	4b0f      	ldr	r3, [pc, #60]	; (8001584 <MX_I2C2_Init+0x50>)
 8001546:	2200      	movs	r2, #0
 8001548:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800154a:	4b0e      	ldr	r3, [pc, #56]	; (8001584 <MX_I2C2_Init+0x50>)
 800154c:	2200      	movs	r2, #0
 800154e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001550:	4b0c      	ldr	r3, [pc, #48]	; (8001584 <MX_I2C2_Init+0x50>)
 8001552:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001556:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001558:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <MX_I2C2_Init+0x50>)
 800155a:	2200      	movs	r2, #0
 800155c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800155e:	4b09      	ldr	r3, [pc, #36]	; (8001584 <MX_I2C2_Init+0x50>)
 8001560:	2200      	movs	r2, #0
 8001562:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001564:	4b07      	ldr	r3, [pc, #28]	; (8001584 <MX_I2C2_Init+0x50>)
 8001566:	2200      	movs	r2, #0
 8001568:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800156a:	4b06      	ldr	r3, [pc, #24]	; (8001584 <MX_I2C2_Init+0x50>)
 800156c:	2200      	movs	r2, #0
 800156e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001570:	4804      	ldr	r0, [pc, #16]	; (8001584 <MX_I2C2_Init+0x50>)
 8001572:	f005 fe57 	bl	8007224 <HAL_I2C_Init>
 8001576:	4603      	mov	r3, r0
 8001578:	2b00      	cmp	r3, #0
 800157a:	d001      	beq.n	8001580 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800157c:	f000 ff5c 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001580:	bf00      	nop
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20000250 	.word	0x20000250
 8001588:	40005800 	.word	0x40005800
 800158c:	00061a80 	.word	0x00061a80

08001590 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b088      	sub	sp, #32
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a16      	ldr	r2, [pc, #88]	; (8001604 <HAL_I2C_MspInit+0x74>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d124      	bne.n	80015fa <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b0:	4b15      	ldr	r3, [pc, #84]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015b2:	699b      	ldr	r3, [r3, #24]
 80015b4:	4a14      	ldr	r2, [pc, #80]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015b6:	f043 0308 	orr.w	r3, r3, #8
 80015ba:	6193      	str	r3, [r2, #24]
 80015bc:	4b12      	ldr	r3, [pc, #72]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015be:	699b      	ldr	r3, [r3, #24]
 80015c0:	f003 0308 	and.w	r3, r3, #8
 80015c4:	60fb      	str	r3, [r7, #12]
 80015c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80015c8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ce:	2312      	movs	r3, #18
 80015d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015d2:	2303      	movs	r3, #3
 80015d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015d6:	f107 0310 	add.w	r3, r7, #16
 80015da:	4619      	mov	r1, r3
 80015dc:	480b      	ldr	r0, [pc, #44]	; (800160c <HAL_I2C_MspInit+0x7c>)
 80015de:	f005 fc45 	bl	8006e6c <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015e4:	69db      	ldr	r3, [r3, #28]
 80015e6:	4a08      	ldr	r2, [pc, #32]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015e8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80015ec:	61d3      	str	r3, [r2, #28]
 80015ee:	4b06      	ldr	r3, [pc, #24]	; (8001608 <HAL_I2C_MspInit+0x78>)
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015f6:	60bb      	str	r3, [r7, #8]
 80015f8:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80015fa:	bf00      	nop
 80015fc:	3720      	adds	r7, #32
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40005800 	.word	0x40005800
 8001608:	40021000 	.word	0x40021000
 800160c:	40010c00 	.word	0x40010c00

08001610 <PID_Loc>:
//  PID->Ek1 = PID->Ek;  return PIDLoc;
//}
#define IntegralLimit 300.0  // 锟斤拷锟斤拷锟睫凤拷�???
uint8_t len;
float PID_Loc(float SetValue, float ActualValue, PID_LocTypeDef *PID)
{
 8001610:	b5b0      	push	{r4, r5, r7, lr}
 8001612:	b086      	sub	sp, #24
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
    float PIDLoc;                                  // PID 锟斤拷锟�???
    static int16_t err_lowout, err_lowout_last;    // �???锟斤拷锟剿诧拷锟桔伙拷锟斤拷锟街�???
    static float prev_diff = 0.0;                  // 锟剿诧拷前锟斤拷微锟斤拷锟斤�???

    PID->Ek = SetValue - ActualValue;              // 锟斤拷前锟斤拷锟�???
 800161c:	68b9      	ldr	r1, [r7, #8]
 800161e:	68f8      	ldr	r0, [r7, #12]
 8001620:	f7ff fbc6 	bl	8000db0 <__aeabi_fsub>
 8001624:	4603      	mov	r3, r0
 8001626:	461a      	mov	r2, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	60da      	str	r2, [r3, #12]

    // �???锟斤拷锟剿诧拷锟斤拷锟斤拷锟斤拷锟�
    err_lowout = 0.3 * PID->Ek + 0.7 * err_lowout_last;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68db      	ldr	r3, [r3, #12]
 8001630:	4618      	mov	r0, r3
 8001632:	f7ff f819 	bl	8000668 <__aeabi_f2d>
 8001636:	a35a      	add	r3, pc, #360	; (adr r3, 80017a0 <PID_Loc+0x190>)
 8001638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800163c:	f7ff f86c 	bl	8000718 <__aeabi_dmul>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4614      	mov	r4, r2
 8001646:	461d      	mov	r5, r3
 8001648:	4b5d      	ldr	r3, [pc, #372]	; (80017c0 <PID_Loc+0x1b0>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	4618      	mov	r0, r3
 8001650:	f7fe fff8 	bl	8000644 <__aeabi_i2d>
 8001654:	a354      	add	r3, pc, #336	; (adr r3, 80017a8 <PID_Loc+0x198>)
 8001656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165a:	f7ff f85d 	bl	8000718 <__aeabi_dmul>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	4620      	mov	r0, r4
 8001664:	4629      	mov	r1, r5
 8001666:	f7fe fea1 	bl	80003ac <__adddf3>
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4610      	mov	r0, r2
 8001670:	4619      	mov	r1, r3
 8001672:	f7ff fb01 	bl	8000c78 <__aeabi_d2iz>
 8001676:	4603      	mov	r3, r0
 8001678:	b21a      	sxth	r2, r3
 800167a:	4b52      	ldr	r3, [pc, #328]	; (80017c4 <PID_Loc+0x1b4>)
 800167c:	801a      	strh	r2, [r3, #0]
    err_lowout_last = err_lowout;
 800167e:	4b51      	ldr	r3, [pc, #324]	; (80017c4 <PID_Loc+0x1b4>)
 8001680:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001684:	4b4e      	ldr	r3, [pc, #312]	; (80017c0 <PID_Loc+0x1b0>)
 8001686:	801a      	strh	r2, [r3, #0]

    // 锟桔伙拷锟斤拷睿拷锟斤拷锟斤拷睿�
    PID->LocSum += err_lowout;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	699c      	ldr	r4, [r3, #24]
 800168c:	4b4d      	ldr	r3, [pc, #308]	; (80017c4 <PID_Loc+0x1b4>)
 800168e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fc42 	bl	8000f1c <__aeabi_i2f>
 8001698:	4603      	mov	r3, r0
 800169a:	4619      	mov	r1, r3
 800169c:	4620      	mov	r0, r4
 800169e:	f7ff fb89 	bl	8000db4 <__addsf3>
 80016a2:	4603      	mov	r3, r0
 80016a4:	461a      	mov	r2, r3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	619a      	str	r2, [r3, #24]

    // 锟斤拷锟斤拷锟斤拷锟斤拷锟狡ｏ拷锟斤拷止锟斤拷锟街憋拷锟酵ｏ�???
    if (PID->LocSum > IntegralLimit) {
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	699b      	ldr	r3, [r3, #24]
 80016ae:	4946      	ldr	r1, [pc, #280]	; (80017c8 <PID_Loc+0x1b8>)
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff fcf3 	bl	800109c <__aeabi_fcmpgt>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d003      	beq.n	80016c4 <PID_Loc+0xb4>
        PID->LocSum = IntegralLimit;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	4a42      	ldr	r2, [pc, #264]	; (80017c8 <PID_Loc+0x1b8>)
 80016c0:	619a      	str	r2, [r3, #24]
 80016c2:	e00b      	b.n	80016dc <PID_Loc+0xcc>
    } else if (PID->LocSum < -IntegralLimit) {
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	699b      	ldr	r3, [r3, #24]
 80016c8:	4940      	ldr	r1, [pc, #256]	; (80017cc <PID_Loc+0x1bc>)
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fcc8 	bl	8001060 <__aeabi_fcmplt>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d002      	beq.n	80016dc <PID_Loc+0xcc>
        PID->LocSum = -IntegralLimit;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a3c      	ldr	r2, [pc, #240]	; (80017cc <PID_Loc+0x1bc>)
 80016da:	619a      	str	r2, [r3, #24]
    }


    float diff = PID->Ek - PID->Ek1;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	68da      	ldr	r2, [r3, #12]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	691b      	ldr	r3, [r3, #16]
 80016e4:	4619      	mov	r1, r3
 80016e6:	4610      	mov	r0, r2
 80016e8:	f7ff fb62 	bl	8000db0 <__aeabi_fsub>
 80016ec:	4603      	mov	r3, r0
 80016ee:	617b      	str	r3, [r7, #20]
    prev_diff = 0.6 * diff + 0.4 * prev_diff;
 80016f0:	6978      	ldr	r0, [r7, #20]
 80016f2:	f7fe ffb9 	bl	8000668 <__aeabi_f2d>
 80016f6:	a32e      	add	r3, pc, #184	; (adr r3, 80017b0 <PID_Loc+0x1a0>)
 80016f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fc:	f7ff f80c 	bl	8000718 <__aeabi_dmul>
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4614      	mov	r4, r2
 8001706:	461d      	mov	r5, r3
 8001708:	4b31      	ldr	r3, [pc, #196]	; (80017d0 <PID_Loc+0x1c0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ffab 	bl	8000668 <__aeabi_f2d>
 8001712:	a329      	add	r3, pc, #164	; (adr r3, 80017b8 <PID_Loc+0x1a8>)
 8001714:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001718:	f7fe fffe 	bl	8000718 <__aeabi_dmul>
 800171c:	4602      	mov	r2, r0
 800171e:	460b      	mov	r3, r1
 8001720:	4620      	mov	r0, r4
 8001722:	4629      	mov	r1, r5
 8001724:	f7fe fe42 	bl	80003ac <__adddf3>
 8001728:	4602      	mov	r2, r0
 800172a:	460b      	mov	r3, r1
 800172c:	4610      	mov	r0, r2
 800172e:	4619      	mov	r1, r3
 8001730:	f7ff faea 	bl	8000d08 <__aeabi_d2f>
 8001734:	4603      	mov	r3, r0
 8001736:	4a26      	ldr	r2, [pc, #152]	; (80017d0 <PID_Loc+0x1c0>)
 8001738:	6013      	str	r3, [r2, #0]

    PIDLoc = PID->Kp * PID->Ek + (PID->Ki * PID->LocSum) + PID->Kd * prev_diff;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	68db      	ldr	r3, [r3, #12]
 8001742:	4619      	mov	r1, r3
 8001744:	4610      	mov	r0, r2
 8001746:	f7fe fd77 	bl	8000238 <__aeabi_fmul>
 800174a:	4603      	mov	r3, r0
 800174c:	461c      	mov	r4, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685a      	ldr	r2, [r3, #4]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	699b      	ldr	r3, [r3, #24]
 8001756:	4619      	mov	r1, r3
 8001758:	4610      	mov	r0, r2
 800175a:	f7fe fd6d 	bl	8000238 <__aeabi_fmul>
 800175e:	4603      	mov	r3, r0
 8001760:	4619      	mov	r1, r3
 8001762:	4620      	mov	r0, r4
 8001764:	f7ff fb26 	bl	8000db4 <__addsf3>
 8001768:	4603      	mov	r3, r0
 800176a:	461c      	mov	r4, r3
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	4a17      	ldr	r2, [pc, #92]	; (80017d0 <PID_Loc+0x1c0>)
 8001772:	6812      	ldr	r2, [r2, #0]
 8001774:	4611      	mov	r1, r2
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fd5e 	bl	8000238 <__aeabi_fmul>
 800177c:	4603      	mov	r3, r0
 800177e:	4619      	mov	r1, r3
 8001780:	4620      	mov	r0, r4
 8001782:	f7ff fb17 	bl	8000db4 <__addsf3>
 8001786:	4603      	mov	r3, r0
 8001788:	613b      	str	r3, [r7, #16]


    PID->Ek1 = PID->Ek;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68da      	ldr	r2, [r3, #12]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	611a      	str	r2, [r3, #16]

    return PIDLoc;
 8001792:	693b      	ldr	r3, [r7, #16]
}
 8001794:	4618      	mov	r0, r3
 8001796:	3718      	adds	r7, #24
 8001798:	46bd      	mov	sp, r7
 800179a:	bdb0      	pop	{r4, r5, r7, pc}
 800179c:	f3af 8000 	nop.w
 80017a0:	33333333 	.word	0x33333333
 80017a4:	3fd33333 	.word	0x3fd33333
 80017a8:	66666666 	.word	0x66666666
 80017ac:	3fe66666 	.word	0x3fe66666
 80017b0:	33333333 	.word	0x33333333
 80017b4:	3fe33333 	.word	0x3fe33333
 80017b8:	9999999a 	.word	0x9999999a
 80017bc:	3fd99999 	.word	0x3fd99999
 80017c0:	200002ac 	.word	0x200002ac
 80017c4:	200002ae 	.word	0x200002ae
 80017c8:	43960000 	.word	0x43960000
 80017cc:	c3960000 	.word	0xc3960000
 80017d0:	200002b0 	.word	0x200002b0

080017d4 <Right_Motor_Forward>:

void Right_Motor_Forward(){
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2102      	movs	r1, #2
 80017dc:	4804      	ldr	r0, [pc, #16]	; (80017f0 <Right_Motor_Forward+0x1c>)
 80017de:	f005 fcf0 	bl	80071c2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 80017e2:	2200      	movs	r2, #0
 80017e4:	2104      	movs	r1, #4
 80017e6:	4802      	ldr	r0, [pc, #8]	; (80017f0 <Right_Motor_Forward+0x1c>)
 80017e8:	f005 fceb 	bl	80071c2 <HAL_GPIO_WritePin>
//            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
//            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
}
 80017ec:	bf00      	nop
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40011c00 	.word	0x40011c00

080017f4 <Right_Motor_Reverse>:
void Right_Motor_Reverse(){
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 80017f8:	2200      	movs	r2, #0
 80017fa:	2102      	movs	r1, #2
 80017fc:	4804      	ldr	r0, [pc, #16]	; (8001810 <Right_Motor_Reverse+0x1c>)
 80017fe:	f005 fce0 	bl	80071c2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
 8001802:	2201      	movs	r2, #1
 8001804:	2104      	movs	r1, #4
 8001806:	4802      	ldr	r0, [pc, #8]	; (8001810 <Right_Motor_Reverse+0x1c>)
 8001808:	f005 fcdb 	bl	80071c2 <HAL_GPIO_WritePin>
//            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
}
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40011c00 	.word	0x40011c00

08001814 <Left_Motor_Forward>:
void Left_Motor_Forward(){
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0

            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
 8001818:	2201      	movs	r2, #1
 800181a:	2120      	movs	r1, #32
 800181c:	4804      	ldr	r0, [pc, #16]	; (8001830 <Left_Motor_Forward+0x1c>)
 800181e:	f005 fcd0 	bl	80071c2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 8001822:	2200      	movs	r2, #0
 8001824:	2140      	movs	r1, #64	; 0x40
 8001826:	4802      	ldr	r0, [pc, #8]	; (8001830 <Left_Motor_Forward+0x1c>)
 8001828:	f005 fccb 	bl	80071c2 <HAL_GPIO_WritePin>
}
 800182c:	bf00      	nop
 800182e:	bd80      	pop	{r7, pc}
 8001830:	40011800 	.word	0x40011800

08001834 <Left_Motor_Reverse>:
void Left_Motor_Reverse(){
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0

            HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001838:	2200      	movs	r2, #0
 800183a:	2120      	movs	r1, #32
 800183c:	4804      	ldr	r0, [pc, #16]	; (8001850 <Left_Motor_Reverse+0x1c>)
 800183e:	f005 fcc0 	bl	80071c2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
 8001842:	2201      	movs	r2, #1
 8001844:	2140      	movs	r1, #64	; 0x40
 8001846:	4802      	ldr	r0, [pc, #8]	; (8001850 <Left_Motor_Reverse+0x1c>)
 8001848:	f005 fcbb 	bl	80071c2 <HAL_GPIO_WritePin>
}
 800184c:	bf00      	nop
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40011800 	.word	0x40011800
 8001854:	00000000 	.word	0x00000000

08001858 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800185c:	b0b2      	sub	sp, #200	; 0xc8
 800185e:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
  uint8_t x = 0;
 8001860:	2300      	movs	r3, #0
 8001862:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
  uint8_t lcd_id[12];
  uint8_t key;
  uint8_t len;
  uint8_t t = 0;
 8001866:	2300      	movs	r3, #0
 8001868:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
  char *str = 0;
 800186c:	2300      	movs	r3, #0
 800186e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  int16_t left_speed_now;
  int16_t right_speed_now;
  static int16_t speed_left_SetPoint = 0;
  PID_LocTypeDef left_speed_PID = {105,0.0,0.0,0.0,0.0,0.0};
 8001872:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	611a      	str	r2, [r3, #16]
 8001882:	615a      	str	r2, [r3, #20]
 8001884:	619a      	str	r2, [r3, #24]
 8001886:	4bc0      	ldr	r3, [pc, #768]	; (8001b88 <main+0x330>)
 8001888:	667b      	str	r3, [r7, #100]	; 0x64
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800188a:	f005 f83d 	bl	8006908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800188e:	f000 fbcb 	bl	8002028 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  delay_init(72);						   /* 锟斤拷始锟斤拷锟斤拷时锟斤拷锟斤�??? */
 8001892:	2048      	movs	r0, #72	; 0x48
 8001894:	f008 fde2 	bl	800a45c <delay_init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001898:	f7ff fd64 	bl	8001364 <MX_GPIO_Init>
  MX_FSMC_Init();
 800189c:	f7ff fc86 	bl	80011ac <MX_FSMC_Init>
  MX_TIM4_Init();
 80018a0:	f001 f86c 	bl	800297c <MX_TIM4_Init>
  MX_TIM1_Init();
 80018a4:	f000 ff0e 	bl	80026c4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80018a8:	f000 ffc0 	bl	800282c <MX_TIM2_Init>
  MX_TIM3_Init();
 80018ac:	f001 f812 	bl	80028d4 <MX_TIM3_Init>
  MX_TIM6_Init();
 80018b0:	f001 f8e0 	bl	8002a74 <MX_TIM6_Init>
  MX_I2C2_Init();
 80018b4:	f7ff fe3e 	bl	8001534 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80018b8:	f001 fa68 	bl	8002d8c <MX_USART1_UART_Init>
//  BSP_MPU6050_Init();
//  BSP_MPU6050_UpdateSensors();
  IMU_SensorData_Raw_Structer IMU_SensorData_Raw;


  lcd_init();/* 锟斤拷始锟斤拷LCD */
 80018bc:	f004 fb80 	bl	8005fc0 <lcd_init>
//  lcd_show_string(30, 70, 200, 16, 16, "REMOTE TEST", RED);
//  lcd_show_string(30, 90, 200, 16, 16, "ATOM@ALIENTEK", RED);
//  lcd_show_string(30, 110, 200, 16, 16, "KEYVAL:", RED);
//  lcd_show_string(30, 130, 200, 16, 16, "KEYCNT:", RED);/* 锟斤拷示LCD ID */

  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);//锟斤�???
 80018c0:	2100      	movs	r1, #0
 80018c2:	48b2      	ldr	r0, [pc, #712]	; (8001b8c <main+0x334>)
 80018c4:	f006 fb56 	bl	8007f74 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_2);//锟斤�???
 80018c8:	2104      	movs	r1, #4
 80018ca:	48b0      	ldr	r0, [pc, #704]	; (8001b8c <main+0x334>)
 80018cc:	f006 fb52 	bl	8007f74 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_1);//锟斤�???
 80018d0:	2100      	movs	r1, #0
 80018d2:	48af      	ldr	r0, [pc, #700]	; (8001b90 <main+0x338>)
 80018d4:	f006 fb4e 	bl	8007f74 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);//锟斤�???
 80018d8:	2104      	movs	r1, #4
 80018da:	48ad      	ldr	r0, [pc, #692]	; (8001b90 <main+0x338>)
 80018dc:	f006 fb4a 	bl	8007f74 <HAL_TIM_PWM_Start>

    __HAL_TIM_CLEAR_FLAG(&htim6,TIM_FLAG_UPDATE);
 80018e0:	4bac      	ldr	r3, [pc, #688]	; (8001b94 <main+0x33c>)
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f06f 0201 	mvn.w	r2, #1
 80018e8:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Start_IT(&htim6);
 80018ea:	48aa      	ldr	r0, [pc, #680]	; (8001b94 <main+0x33c>)
 80018ec:	f006 fa8a 	bl	8007e04 <HAL_TIM_Base_Start_IT>

  g_point_color = RED;
 80018f0:	4ba9      	ldr	r3, [pc, #676]	; (8001b98 <main+0x340>)
 80018f2:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 80018f6:	601a      	str	r2, [r3, #0]
//  sprintf((char *)lcd_id, "LCD ID:%04X", lcddev.id);  /* 锟斤拷LCD ID锟斤拷印锟斤拷lcd_id锟斤拷锟斤拷 */
char a="asdsadas";
 80018f8:	4ba8      	ldr	r3, [pc, #672]	; (8001b9c <main+0x344>)
 80018fa:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
 80018fe:	466b      	mov	r3, sp
 8001900:	469a      	mov	sl, r3
//      Send_USART_String(&huart3, "Hello, STM32!\n");
      char str1[20]; // 存储转换后的字符�???
      char str2[20];
      char str3[20];
      char str4[20];
      char str5[len + 1];
 8001902:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8001906:	1c59      	adds	r1, r3, #1
 8001908:	1e4b      	subs	r3, r1, #1
 800190a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800190e:	460a      	mov	r2, r1
 8001910:	2300      	movs	r3, #0
 8001912:	4614      	mov	r4, r2
 8001914:	461d      	mov	r5, r3
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	f04f 0300 	mov.w	r3, #0
 800191e:	00eb      	lsls	r3, r5, #3
 8001920:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001924:	00e2      	lsls	r2, r4, #3
 8001926:	460a      	mov	r2, r1
 8001928:	2300      	movs	r3, #0
 800192a:	4690      	mov	r8, r2
 800192c:	4699      	mov	r9, r3
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800193a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800193e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001942:	460b      	mov	r3, r1
 8001944:	3307      	adds	r3, #7
 8001946:	08db      	lsrs	r3, r3, #3
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	ebad 0d03 	sub.w	sp, sp, r3
 800194e:	ab04      	add	r3, sp, #16
 8001950:	3300      	adds	r3, #0
 8001952:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
        memset(str5, 0, sizeof(str5));
 8001956:	460b      	mov	r3, r1
 8001958:	461a      	mov	r2, r3
 800195a:	2100      	movs	r1, #0
 800195c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001960:	f008 fe0a 	bl	800a578 <memset>
//        sprintf(str1, "%d", aq);
//      printf("%s\r\n",str1);
//      printf(132);

//      HAL_UART_Transmit(&huart1, "qwe\r\n", 30, HAL_MAX_DELAY);
      Get_Motor_Speed(&leftSpeed,&rightSpeed);
 8001964:	498e      	ldr	r1, [pc, #568]	; (8001ba0 <main+0x348>)
 8001966:	488f      	ldr	r0, [pc, #572]	; (8001ba4 <main+0x34c>)
 8001968:	f000 fc50 	bl	800220c <Get_Motor_Speed>
//      printf("%d \n",leftSpeed);

//      left_speed_now = Get_Left_Motor_Speed(left_speed_now);
      left_speed_now =Get_Right_Motor_Speed(left_speed_now);
 800196c:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	; 0xb6
 8001970:	4618      	mov	r0, r3
 8001972:	f000 fbcf 	bl	8002114 <Get_Right_Motor_Speed>
 8001976:	4603      	mov	r3, r0
 8001978:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
      right_speed_now=-Get_Left_Motor_Speed(right_speed_now);
 800197c:	f9b7 30b2 	ldrsh.w	r3, [r7, #178]	; 0xb2
 8001980:	4618      	mov	r0, r3
 8001982:	f000 fbf5 	bl	8002170 <Get_Left_Motor_Speed>
 8001986:	4603      	mov	r3, r0
 8001988:	b29b      	uxth	r3, r3
 800198a:	425b      	negs	r3, r3
 800198c:	b29b      	uxth	r3, r3
 800198e:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
//                __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID));
      float left_pid_output = PID_Loc(speed_left_SetPoint,left_speed_now, &left_speed_PID);
 8001992:	4b85      	ldr	r3, [pc, #532]	; (8001ba8 <main+0x350>)
 8001994:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001998:	4618      	mov	r0, r3
 800199a:	f7ff fabf 	bl	8000f1c <__aeabi_i2f>
 800199e:	4606      	mov	r6, r0
 80019a0:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	; 0xb6
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff fab9 	bl	8000f1c <__aeabi_i2f>
 80019aa:	4601      	mov	r1, r0
 80019ac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019b0:	461a      	mov	r2, r3
 80019b2:	4630      	mov	r0, r6
 80019b4:	f7ff fe2c 	bl	8001610 <PID_Loc>
 80019b8:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94

      if (left_pid_output < 0) {
 80019bc:	f04f 0100 	mov.w	r1, #0
 80019c0:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 80019c4:	f7ff fb4c 	bl	8001060 <__aeabi_fcmplt>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d002      	beq.n	80019d4 <main+0x17c>
	   Right_Motor_Reverse();
 80019ce:	f7ff ff11 	bl	80017f4 <Right_Motor_Reverse>
 80019d2:	e001      	b.n	80019d8 <main+0x180>

      } else {
	  Right_Motor_Forward();
 80019d4:	f7ff fefe 	bl	80017d4 <Right_Motor_Forward>

      }
       float right_pid_output=PID_Loc(speed_left_SetPoint,right_speed_now, &left_speed_PID);
 80019d8:	4b73      	ldr	r3, [pc, #460]	; (8001ba8 <main+0x350>)
 80019da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fa9c 	bl	8000f1c <__aeabi_i2f>
 80019e4:	4606      	mov	r6, r0
 80019e6:	f9b7 30b2 	ldrsh.w	r3, [r7, #178]	; 0xb2
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fa96 	bl	8000f1c <__aeabi_i2f>
 80019f0:	4601      	mov	r1, r0
 80019f2:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80019f6:	461a      	mov	r2, r3
 80019f8:	4630      	mov	r0, r6
 80019fa:	f7ff fe09 	bl	8001610 <PID_Loc>
 80019fe:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
       if (right_pid_output > 0) {
 8001a02:	f04f 0100 	mov.w	r1, #0
 8001a06:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001a0a:	f7ff fb47 	bl	800109c <__aeabi_fcmpgt>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d002      	beq.n	8001a1a <main+0x1c2>
//		  Left_Motor_Reverse();
      	 Left_Motor_Forward();
 8001a14:	f7ff fefe 	bl	8001814 <Left_Motor_Forward>
 8001a18:	e001      	b.n	8001a1e <main+0x1c6>
//      	Left_Motor_Reverse();
            } else {
      	 Left_Motor_Reverse();
 8001a1a:	f7ff ff0b 	bl	8001834 <Left_Motor_Reverse>
//      	Left_Motor_Forward();
            }
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, abs(right_pid_output));
 8001a1e:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8001a22:	f7ff fb45 	bl	80010b0 <__aeabi_f2iz>
 8001a26:	4603      	mov	r3, r0
 8001a28:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001a2c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001a30:	4b5e      	ldr	r3, [pc, #376]	; (8001bac <main+0x354>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	635a      	str	r2, [r3, #52]	; 0x34
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, abs(left_pid_output));
 8001a36:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001a3a:	f7ff fb39 	bl	80010b0 <__aeabi_f2iz>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001a44:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001a48:	4b58      	ldr	r3, [pc, #352]	; (8001bac <main+0x354>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	641a      	str	r2, [r3, #64]	; 0x40
                lcd_show_num(100, 210,abs(left_pid_output), 10, 16, RED);
 8001a4e:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001a52:	f7ff fb2d 	bl	80010b0 <__aeabi_f2iz>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	bfb8      	it	lt
 8001a5c:	425b      	neglt	r3, r3
 8001a5e:	461a      	mov	r2, r3
 8001a60:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a64:	9301      	str	r3, [sp, #4]
 8001a66:	2310      	movs	r3, #16
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	230a      	movs	r3, #10
 8001a6c:	21d2      	movs	r1, #210	; 0xd2
 8001a6e:	2064      	movs	r0, #100	; 0x64
 8001a70:	f004 fd80 	bl	8006574 <lcd_show_num>
                lcd_show_string(10, 210, 240, 16, 16, "pidout", RED);
 8001a74:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a78:	9302      	str	r3, [sp, #8]
 8001a7a:	4b4d      	ldr	r3, [pc, #308]	; (8001bb0 <main+0x358>)
 8001a7c:	9301      	str	r3, [sp, #4]
 8001a7e:	2310      	movs	r3, #16
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2310      	movs	r3, #16
 8001a84:	22f0      	movs	r2, #240	; 0xf0
 8001a86:	21d2      	movs	r1, #210	; 0xd2
 8001a88:	200a      	movs	r0, #10
 8001a8a:	f004 fdeb 	bl	8006664 <lcd_show_string>
                lcd_show_string(10, 230, 240, 16, 16, "Kp", RED);
 8001a8e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001a92:	9302      	str	r3, [sp, #8]
 8001a94:	4b47      	ldr	r3, [pc, #284]	; (8001bb4 <main+0x35c>)
 8001a96:	9301      	str	r3, [sp, #4]
 8001a98:	2310      	movs	r3, #16
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	2310      	movs	r3, #16
 8001a9e:	22f0      	movs	r2, #240	; 0xf0
 8001aa0:	21e6      	movs	r1, #230	; 0xe6
 8001aa2:	200a      	movs	r0, #10
 8001aa4:	f004 fdde 	bl	8006664 <lcd_show_string>
                lcd_show_num(100, 230,left_speed_PID.Kp, 10, 16, RED);
 8001aa8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7ff fb26 	bl	80010fc <__aeabi_f2uiz>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001ab6:	9301      	str	r3, [sp, #4]
 8001ab8:	2310      	movs	r3, #16
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	230a      	movs	r3, #10
 8001abe:	21e6      	movs	r1, #230	; 0xe6
 8001ac0:	2064      	movs	r0, #100	; 0x64
 8001ac2:	f004 fd57 	bl	8006574 <lcd_show_num>
                lcd_show_string(10, 250, 240, 16, 16, "Ki", RED);
 8001ac6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001aca:	9302      	str	r3, [sp, #8]
 8001acc:	4b3a      	ldr	r3, [pc, #232]	; (8001bb8 <main+0x360>)
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	2310      	movs	r3, #16
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	2310      	movs	r3, #16
 8001ad6:	22f0      	movs	r2, #240	; 0xf0
 8001ad8:	21fa      	movs	r1, #250	; 0xfa
 8001ada:	200a      	movs	r0, #10
 8001adc:	f004 fdc2 	bl	8006664 <lcd_show_string>
                lcd_show_num(100, 250,left_speed_PID.Ki, 10, 16, RED);
 8001ae0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff fb0a 	bl	80010fc <__aeabi_f2uiz>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001aee:	9301      	str	r3, [sp, #4]
 8001af0:	2310      	movs	r3, #16
 8001af2:	9300      	str	r3, [sp, #0]
 8001af4:	230a      	movs	r3, #10
 8001af6:	21fa      	movs	r1, #250	; 0xfa
 8001af8:	2064      	movs	r0, #100	; 0x64
 8001afa:	f004 fd3b 	bl	8006574 <lcd_show_num>

//                printf("%d,%d",&left_speed_now, &pid_output);
//                printf("%lf,%lf,%lf\r\n",left_speed_PID.Kp,left_speed_PID.Ki,left_speed_PID.Kd);
                sprintf(str1, "%d", left_speed_now);
 8001afe:	f9b7 20b6 	ldrsh.w	r2, [r7, #182]	; 0xb6
 8001b02:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b06:	492d      	ldr	r1, [pc, #180]	; (8001bbc <main+0x364>)
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f009 fbc7 	bl	800b29c <siprintf>
                sprintf(str2, "%d", speed_left_SetPoint);
 8001b0e:	4b26      	ldr	r3, [pc, #152]	; (8001ba8 <main+0x350>)
 8001b10:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b14:	461a      	mov	r2, r3
 8001b16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b1a:	4928      	ldr	r1, [pc, #160]	; (8001bbc <main+0x364>)
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f009 fbbd 	bl	800b29c <siprintf>
                sprintf(str3, "%d", right_speed_now);
 8001b22:	f9b7 20b2 	ldrsh.w	r2, [r7, #178]	; 0xb2
 8001b26:	f107 0318 	add.w	r3, r7, #24
 8001b2a:	4924      	ldr	r1, [pc, #144]	; (8001bbc <main+0x364>)
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f009 fbb5 	bl	800b29c <siprintf>
//                 printf("%s,%s,%s,%lf,%lf \r\n",str1,str3,str2,left_speed_PID.Kp,left_speed_PID.Ki);

//                printf("%s  %s %s\r\n",str1,str3,str2);
//                printf("ALIENTEK\r\n\r\n\r\n");
                if (g_usart_rx_sta & 0x8000)        /* 接收到了数据? */
 8001b32:	4b23      	ldr	r3, [pc, #140]	; (8001bc0 <main+0x368>)
 8001b34:	881b      	ldrh	r3, [r3, #0]
 8001b36:	b21b      	sxth	r3, r3
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	da18      	bge.n	8001b6e <main+0x316>
               		  {
               			  len = g_usart_rx_sta & 0x3fff;  /* 得到此次接收到的数据长度 */
 8001b3c:	4b20      	ldr	r3, [pc, #128]	; (8001bc0 <main+0x368>)
 8001b3e:	881b      	ldrh	r3, [r3, #0]
 8001b40:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
//               			  printf("\r\THE code is:\r\n");

               			  HAL_UART_Transmit(&huart1,(uint8_t*)g_usart_rx_buf, len, 1000);    /* 发送接收到的数据 */
 8001b44:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8001b48:	b29a      	uxth	r2, r3
 8001b4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4e:	491d      	ldr	r1, [pc, #116]	; (8001bc4 <main+0x36c>)
 8001b50:	481d      	ldr	r0, [pc, #116]	; (8001bc8 <main+0x370>)
 8001b52:	f007 fd84 	bl	800965e <HAL_UART_Transmit>


               			  while(__HAL_UART_GET_FLAG(&huart1, UART_FLAG_TC) != SET);          /* 等待发送结束 */
 8001b56:	bf00      	nop
 8001b58:	4b1b      	ldr	r3, [pc, #108]	; (8001bc8 <main+0x370>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b62:	2b40      	cmp	r3, #64	; 0x40
 8001b64:	d1f8      	bne.n	8001b58 <main+0x300>

//               			  printf("\r\n\r\n");             /* 插入换行 */
               			  g_usart_rx_sta = 0;
 8001b66:	4b16      	ldr	r3, [pc, #88]	; (8001bc0 <main+0x368>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	801a      	strh	r2, [r3, #0]
 8001b6c:	e051      	b.n	8001c12 <main+0x3ba>
               		  }

                else
                	{printf("***%s %s %s &&&\r\n",str1,str3,str2);
 8001b6e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001b72:	f107 0218 	add.w	r2, r7, #24
 8001b76:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001b7a:	4814      	ldr	r0, [pc, #80]	; (8001bcc <main+0x374>)
 8001b7c:	f009 fb72 	bl	800b264 <iprintf>
                	for (uint16_t i = 0; i < len; i++) {
 8001b80:	2300      	movs	r3, #0
 8001b82:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8001b86:	e031      	b.n	8001bec <main+0x394>
 8001b88:	42d20000 	.word	0x42d20000
 8001b8c:	20000314 	.word	0x20000314
 8001b90:	2000035c 	.word	0x2000035c
 8001b94:	200003ec 	.word	0x200003ec
 8001b98:	20000004 	.word	0x20000004
 8001b9c:	0800ee50 	.word	0x0800ee50
 8001ba0:	200002a8 	.word	0x200002a8
 8001ba4:	200002a4 	.word	0x200002a4
 8001ba8:	200002b4 	.word	0x200002b4
 8001bac:	200002cc 	.word	0x200002cc
 8001bb0:	0800ee5c 	.word	0x0800ee5c
 8001bb4:	0800ee64 	.word	0x0800ee64
 8001bb8:	0800ee68 	.word	0x0800ee68
 8001bbc:	0800ee6c 	.word	0x0800ee6c
 8001bc0:	200004fc 	.word	0x200004fc
 8001bc4:	20000434 	.word	0x20000434
 8001bc8:	20000504 	.word	0x20000504
 8001bcc:	0800ee70 	.word	0x0800ee70
               						      str5[i] = g_usart_rx_buf[i];
 8001bd0:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	; 0xaa
 8001bd4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8001bd8:	49d5      	ldr	r1, [pc, #852]	; (8001f30 <main+0x6d8>)
 8001bda:	5c89      	ldrb	r1, [r1, r2]
 8001bdc:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001be0:	54d1      	strb	r1, [r2, r3]
                	for (uint16_t i = 0; i < len; i++) {
 8001be2:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8001be6:	3301      	adds	r3, #1
 8001be8:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8001bec:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8001bf0:	b29b      	uxth	r3, r3
 8001bf2:	f8b7 20aa 	ldrh.w	r2, [r7, #170]	; 0xaa
 8001bf6:	429a      	cmp	r2, r3
 8001bf8:	d3ea      	bcc.n	8001bd0 <main+0x378>
               						  }
               						  str5[len] = '\0';
 8001bfa:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 8001bfe:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8001c02:	2100      	movs	r1, #0
 8001c04:	54d1      	strb	r1, [r2, r3]
               						   value = atoi(str5);
 8001c06:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8001c0a:	f008 fc86 	bl	800a51a <atoi>
 8001c0e:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
//               						  printf("\r\ndouble: %d\n", value);
                	}
//int *a123=*(uint8_t*)g_usart_rx_buf;
//                uint8_t value = *((uint8_t*)g_usart_rx_buf);
//                sprintf(str4, "%d", value);
lcd_show_num(100, 270,value, 10, 16, BLUE);
 8001c12:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001c16:	231f      	movs	r3, #31
 8001c18:	9301      	str	r3, [sp, #4]
 8001c1a:	2310      	movs	r3, #16
 8001c1c:	9300      	str	r3, [sp, #0]
 8001c1e:	230a      	movs	r3, #10
 8001c20:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8001c24:	2064      	movs	r0, #100	; 0x64
 8001c26:	f004 fca5 	bl	8006574 <lcd_show_num>
                lcd_show_string(10, 270, 240, 16, 16, "yaw", RED);
 8001c2a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001c2e:	9302      	str	r3, [sp, #8]
 8001c30:	4bc0      	ldr	r3, [pc, #768]	; (8001f34 <main+0x6dc>)
 8001c32:	9301      	str	r3, [sp, #4]
 8001c34:	2310      	movs	r3, #16
 8001c36:	9300      	str	r3, [sp, #0]
 8001c38:	2310      	movs	r3, #16
 8001c3a:	22f0      	movs	r2, #240	; 0xf0
 8001c3c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8001c40:	200a      	movs	r0, #10
 8001c42:	f004 fd0f 	bl	8006664 <lcd_show_string>
//     lcd_show_num(15, 190, IMU_SensorData_Raw.ACC_Z, 10, 16,  BLUE);
//     lcd_show_num(20, 170, IMU_SensorData_Raw.GYR_X, 10, 16,  BLUE);
//     lcd_show_num(25, 150, IMU_SensorData_Raw.GYR_Y, 10, 16,  BLUE);
//     lcd_show_num(30, 130, IMU_SensorData_Raw.GYR_Z, 10, 16,  BLUE);
//lcd_show_num(10, 250, key, 3, 16, BLUE);
      key = remote_scan();
 8001c46:	f004 fe15 	bl	8006874 <remote_scan>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
           if (key)
 8001c50:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	f000 81c2 	beq.w	8001fde <main+0x786>
           {
           lcd_show_num(10, 270, key, 3, 16, BLUE);
 8001c5a:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 8001c5e:	231f      	movs	r3, #31
 8001c60:	9301      	str	r3, [sp, #4]
 8001c62:	2310      	movs	r3, #16
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	2303      	movs	r3, #3
 8001c68:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8001c6c:	200a      	movs	r0, #10
 8001c6e:	f004 fc81 	bl	8006574 <lcd_show_num>
           lcd_show_num(10, 290, g_remote_cnt, 3, 16, BLUE);
 8001c72:	4bb1      	ldr	r3, [pc, #708]	; (8001f38 <main+0x6e0>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	461a      	mov	r2, r3
 8001c78:	231f      	movs	r3, #31
 8001c7a:	9301      	str	r3, [sp, #4]
 8001c7c:	2310      	movs	r3, #16
 8001c7e:	9300      	str	r3, [sp, #0]
 8001c80:	2303      	movs	r3, #3
 8001c82:	f44f 7191 	mov.w	r1, #290	; 0x122
 8001c86:	200a      	movs	r0, #10
 8001c88:	f004 fc74 	bl	8006574 <lcd_show_num>
           switch (key)
 8001c8c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8001c90:	2b5e      	cmp	r3, #94	; 0x5e
 8001c92:	f200 81a7 	bhi.w	8001fe4 <main+0x78c>
 8001c96:	a201      	add	r2, pc, #4	; (adr r2, 8001c9c <main+0x444>)
 8001c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c9c:	08001e19 	.word	0x08001e19
 8001ca0:	08001fe5 	.word	0x08001fe5
 8001ca4:	08001fe5 	.word	0x08001fe5
 8001ca8:	08001fe5 	.word	0x08001fe5
 8001cac:	08001fe5 	.word	0x08001fe5
 8001cb0:	08001fe5 	.word	0x08001fe5
 8001cb4:	08001fe5 	.word	0x08001fe5
 8001cb8:	08001e79 	.word	0x08001e79
 8001cbc:	08001eed 	.word	0x08001eed
 8001cc0:	08001e8f 	.word	0x08001e8f
 8001cc4:	08001fe5 	.word	0x08001fe5
 8001cc8:	08001fe5 	.word	0x08001fe5
 8001ccc:	08001ead 	.word	0x08001ead
 8001cd0:	08001ea7 	.word	0x08001ea7
 8001cd4:	08001fe5 	.word	0x08001fe5
 8001cd8:	08001fe5 	.word	0x08001fe5
 8001cdc:	08001fe5 	.word	0x08001fe5
 8001ce0:	08001fe5 	.word	0x08001fe5
 8001ce4:	08001fe5 	.word	0x08001fe5
 8001ce8:	08001fe5 	.word	0x08001fe5
 8001cec:	08001fe5 	.word	0x08001fe5
 8001cf0:	08001e87 	.word	0x08001e87
 8001cf4:	08001e97 	.word	0x08001e97
 8001cf8:	08001fe5 	.word	0x08001fe5
 8001cfc:	08001ebd 	.word	0x08001ebd
 8001d00:	08001e9f 	.word	0x08001e9f
 8001d04:	08001fe5 	.word	0x08001fe5
 8001d08:	08001fe5 	.word	0x08001fe5
 8001d0c:	08001efb 	.word	0x08001efb
 8001d10:	08001fe5 	.word	0x08001fe5
 8001d14:	08001fe5 	.word	0x08001fe5
 8001d18:	08001fe5 	.word	0x08001fe5
 8001d1c:	08001fe5 	.word	0x08001fe5
 8001d20:	08001fe5 	.word	0x08001fe5
 8001d24:	08001fe5 	.word	0x08001fe5
 8001d28:	08001fe5 	.word	0x08001fe5
 8001d2c:	08001fe5 	.word	0x08001fe5
 8001d30:	08001fe5 	.word	0x08001fe5
 8001d34:	08001fe5 	.word	0x08001fe5
 8001d38:	08001fe5 	.word	0x08001fe5
 8001d3c:	08001fe5 	.word	0x08001fe5
 8001d40:	08001fe5 	.word	0x08001fe5
 8001d44:	08001fe5 	.word	0x08001fe5
 8001d48:	08001fe5 	.word	0x08001fe5
 8001d4c:	08001fe5 	.word	0x08001fe5
 8001d50:	08001fe5 	.word	0x08001fe5
 8001d54:	08001fe5 	.word	0x08001fe5
 8001d58:	08001fe5 	.word	0x08001fe5
 8001d5c:	08001fe5 	.word	0x08001fe5
 8001d60:	08001fe5 	.word	0x08001fe5
 8001d64:	08001fe5 	.word	0x08001fe5
 8001d68:	08001fe5 	.word	0x08001fe5
 8001d6c:	08001fe5 	.word	0x08001fe5
 8001d70:	08001fe5 	.word	0x08001fe5
 8001d74:	08001fe5 	.word	0x08001fe5
 8001d78:	08001fe5 	.word	0x08001fe5
 8001d7c:	08001fe5 	.word	0x08001fe5
 8001d80:	08001fe5 	.word	0x08001fe5
 8001d84:	08001fe5 	.word	0x08001fe5
 8001d88:	08001fe5 	.word	0x08001fe5
 8001d8c:	08001fe5 	.word	0x08001fe5
 8001d90:	08001fe5 	.word	0x08001fe5
 8001d94:	08001fe5 	.word	0x08001fe5
 8001d98:	08001fe5 	.word	0x08001fe5
 8001d9c:	08001e59 	.word	0x08001e59
 8001da0:	08001fe5 	.word	0x08001fe5
 8001da4:	08001fbb 	.word	0x08001fbb
 8001da8:	08001e69 	.word	0x08001e69
 8001dac:	08001e71 	.word	0x08001e71
 8001db0:	08001e21 	.word	0x08001e21
 8001db4:	08001e51 	.word	0x08001e51
 8001db8:	08001e61 	.word	0x08001e61
 8001dbc:	08001fe5 	.word	0x08001fe5
 8001dc0:	08001fe5 	.word	0x08001fe5
 8001dc4:	08001fc9 	.word	0x08001fc9
 8001dc8:	08001fe5 	.word	0x08001fe5
 8001dcc:	08001fe5 	.word	0x08001fe5
 8001dd0:	08001fe5 	.word	0x08001fe5
 8001dd4:	08001fe5 	.word	0x08001fe5
 8001dd8:	08001fe5 	.word	0x08001fe5
 8001ddc:	08001fe5 	.word	0x08001fe5
 8001de0:	08001fe5 	.word	0x08001fe5
 8001de4:	08001fe5 	.word	0x08001fe5
 8001de8:	08001fe5 	.word	0x08001fe5
 8001dec:	08001fe5 	.word	0x08001fe5
 8001df0:	08001fe5 	.word	0x08001fe5
 8001df4:	08001fe5 	.word	0x08001fe5
 8001df8:	08001fe5 	.word	0x08001fe5
 8001dfc:	08001fe5 	.word	0x08001fe5
 8001e00:	08001fe5 	.word	0x08001fe5
 8001e04:	08001f91 	.word	0x08001f91
 8001e08:	08001fe5 	.word	0x08001fe5
 8001e0c:	08001fe5 	.word	0x08001fe5
 8001e10:	08001fe5 	.word	0x08001fe5
 8001e14:	08001ed5 	.word	0x08001ed5
           {
           case 0:
           str = "ERROR";
 8001e18:	4b48      	ldr	r3, [pc, #288]	; (8001f3c <main+0x6e4>)
 8001e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           break;
 8001e1e:	e0e1      	b.n	8001fe4 <main+0x78c>
           case 69:
           str = "POWER";
 8001e20:	4b47      	ldr	r3, [pc, #284]	; (8001f40 <main+0x6e8>)
 8001e22:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
 8001e26:	2200      	movs	r2, #0
 8001e28:	2102      	movs	r1, #2
 8001e2a:	4846      	ldr	r0, [pc, #280]	; (8001f44 <main+0x6ec>)
 8001e2c:	f005 f9c9 	bl	80071c2 <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
 8001e30:	2200      	movs	r2, #0
 8001e32:	2104      	movs	r1, #4
 8001e34:	4843      	ldr	r0, [pc, #268]	; (8001f44 <main+0x6ec>)
 8001e36:	f005 f9c4 	bl	80071c2 <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2120      	movs	r1, #32
 8001e3e:	4842      	ldr	r0, [pc, #264]	; (8001f48 <main+0x6f0>)
 8001e40:	f005 f9bf 	bl	80071c2 <HAL_GPIO_WritePin>
           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
 8001e44:	2200      	movs	r2, #0
 8001e46:	2140      	movs	r1, #64	; 0x40
 8001e48:	483f      	ldr	r0, [pc, #252]	; (8001f48 <main+0x6f0>)
 8001e4a:	f005 f9ba 	bl	80071c2 <HAL_GPIO_WritePin>
           break;
 8001e4e:	e0c9      	b.n	8001fe4 <main+0x78c>
           case 70:
           str = "UP";
 8001e50:	4b3e      	ldr	r3, [pc, #248]	; (8001f4c <main+0x6f4>)
 8001e52:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           break;
 8001e56:	e0c5      	b.n	8001fe4 <main+0x78c>
           case 64:
           str = "PLAY";
 8001e58:	4b3d      	ldr	r3, [pc, #244]	; (8001f50 <main+0x6f8>)
 8001e5a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           break;
 8001e5e:	e0c1      	b.n	8001fe4 <main+0x78c>
           case 71:
           str = "ALIENTEK";
 8001e60:	4b3c      	ldr	r3, [pc, #240]	; (8001f54 <main+0x6fc>)
 8001e62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           break;
 8001e66:	e0bd      	b.n	8001fe4 <main+0x78c>
           case 67:
           str = "RIGHT";
 8001e68:	4b3b      	ldr	r3, [pc, #236]	; (8001f58 <main+0x700>)
 8001e6a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           break;
 8001e6e:	e0b9      	b.n	8001fe4 <main+0x78c>
           case 68:
           str = "LEFT";
 8001e70:	4b3a      	ldr	r3, [pc, #232]	; (8001f5c <main+0x704>)
 8001e72:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           break;
 8001e76:	e0b5      	b.n	8001fe4 <main+0x78c>
           case 7:
           str = "VOL-";
 8001e78:	4b39      	ldr	r3, [pc, #228]	; (8001f60 <main+0x708>)
 8001e7a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           speed_left_SetPoint=0;
 8001e7e:	4b39      	ldr	r3, [pc, #228]	; (8001f64 <main+0x70c>)
 8001e80:	2200      	movs	r2, #0
 8001e82:	801a      	strh	r2, [r3, #0]
           break;
 8001e84:	e0ae      	b.n	8001fe4 <main+0x78c>
           case 21:
           str = "DOWN";
 8001e86:	4b38      	ldr	r3, [pc, #224]	; (8001f68 <main+0x710>)
 8001e88:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           break;
 8001e8c:	e0aa      	b.n	8001fe4 <main+0x78c>
           case 9:
           str = "VOL+";
 8001e8e:	4b37      	ldr	r3, [pc, #220]	; (8001f6c <main+0x714>)
 8001e90:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           break;
 8001e94:	e0a6      	b.n	8001fe4 <main+0x78c>
           case 22:
           str = "1";
 8001e96:	4b36      	ldr	r3, [pc, #216]	; (8001f70 <main+0x718>)
 8001e98:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
           break;
 8001e9c:	e0a2      	b.n	8001fe4 <main+0x78c>
           case 25:
           str = "2";
 8001e9e:	4b35      	ldr	r3, [pc, #212]	; (8001f74 <main+0x71c>)
 8001ea0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_SET);
           break;
 8001ea4:	e09e      	b.n	8001fe4 <main+0x78c>
           case 13:
           str = "3";
 8001ea6:	4b34      	ldr	r3, [pc, #208]	; (8001f78 <main+0x720>)
 8001ea8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           case 12:
           str = "4";
 8001eac:	4b33      	ldr	r3, [pc, #204]	; (8001f7c <main+0x724>)
 8001eae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           speed_left_SetPoint=-20;
 8001eb2:	4b2c      	ldr	r3, [pc, #176]	; (8001f64 <main+0x70c>)
 8001eb4:	f64f 72ec 	movw	r2, #65516	; 0xffec
 8001eb8:	801a      	strh	r2, [r3, #0]
//           HAL_GPIO_WritePin(INA1_GPIO_Port, INA1_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INA2_GPIO_Port, INA2_Pin,GPIO_PIN_RESET);
//           HAL_GPIO_WritePin(INB1_GPIO_Port, INB1_Pin,GPIO_PIN_SET);
//           HAL_GPIO_WritePin(INB2_GPIO_Port, INB2_Pin,GPIO_PIN_RESET);
           break;
 8001eba:	e093      	b.n	8001fe4 <main+0x78c>
           case 24:
           str = "5";
 8001ebc:	4b30      	ldr	r3, [pc, #192]	; (8001f80 <main+0x728>)
 8001ebe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           left_speed_PID.Kp+=0.5;
 8001ec2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001ec4:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7fe ff73 	bl	8000db4 <__addsf3>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	667b      	str	r3, [r7, #100]	; 0x64
           break;
 8001ed2:	e087      	b.n	8001fe4 <main+0x78c>
           case 94:
           str = "6";
 8001ed4:	4b2b      	ldr	r3, [pc, #172]	; (8001f84 <main+0x72c>)
 8001ed6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           left_speed_PID.Kp-=0.5;
 8001eda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001edc:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f7fe ff65 	bl	8000db0 <__aeabi_fsub>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	667b      	str	r3, [r7, #100]	; 0x64
//           int left_speed_now;
//           left_speed_now = Get_Left_Motor_Speed(left_speed_now);
//                     __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID));
//                     lcd_show_num(100, 210, PID_Loc(abs(speed_left_SetPoint), abs(left_speed_now),&left_speed_PID), 10, 16, RED);
           break;
 8001eea:	e07b      	b.n	8001fe4 <main+0x78c>
           case 8:
           str = "7";
 8001eec:	4b26      	ldr	r3, [pc, #152]	; (8001f88 <main+0x730>)
 8001eee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           speed_left_SetPoint=20;
 8001ef2:	4b1c      	ldr	r3, [pc, #112]	; (8001f64 <main+0x70c>)
 8001ef4:	2214      	movs	r2, #20
 8001ef6:	801a      	strh	r2, [r3, #0]
           break;
 8001ef8:	e074      	b.n	8001fe4 <main+0x78c>
           case 28:
           str = "8";
 8001efa:	4b24      	ldr	r3, [pc, #144]	; (8001f8c <main+0x734>)
 8001efc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           left_speed_PID.Ki+=0.1;
 8001f00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7fe fbb0 	bl	8000668 <__aeabi_f2d>
 8001f08:	a307      	add	r3, pc, #28	; (adr r3, 8001f28 <main+0x6d0>)
 8001f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f0e:	f7fe fa4d 	bl	80003ac <__adddf3>
 8001f12:	4602      	mov	r2, r0
 8001f14:	460b      	mov	r3, r1
 8001f16:	4610      	mov	r0, r2
 8001f18:	4619      	mov	r1, r3
 8001f1a:	f7fe fef5 	bl	8000d08 <__aeabi_d2f>
 8001f1e:	4603      	mov	r3, r0
 8001f20:	66bb      	str	r3, [r7, #104]	; 0x68
           break;
 8001f22:	e05f      	b.n	8001fe4 <main+0x78c>
 8001f24:	f3af 8000 	nop.w
 8001f28:	9999999a 	.word	0x9999999a
 8001f2c:	3fb99999 	.word	0x3fb99999
 8001f30:	20000434 	.word	0x20000434
 8001f34:	0800ee84 	.word	0x0800ee84
 8001f38:	20000560 	.word	0x20000560
 8001f3c:	0800ee88 	.word	0x0800ee88
 8001f40:	0800ee90 	.word	0x0800ee90
 8001f44:	40011c00 	.word	0x40011c00
 8001f48:	40011800 	.word	0x40011800
 8001f4c:	0800ee98 	.word	0x0800ee98
 8001f50:	0800ee9c 	.word	0x0800ee9c
 8001f54:	0800eea4 	.word	0x0800eea4
 8001f58:	0800eeb0 	.word	0x0800eeb0
 8001f5c:	0800eeb8 	.word	0x0800eeb8
 8001f60:	0800eec0 	.word	0x0800eec0
 8001f64:	200002b4 	.word	0x200002b4
 8001f68:	0800eec8 	.word	0x0800eec8
 8001f6c:	0800eed0 	.word	0x0800eed0
 8001f70:	0800eed8 	.word	0x0800eed8
 8001f74:	0800eedc 	.word	0x0800eedc
 8001f78:	0800eee0 	.word	0x0800eee0
 8001f7c:	0800eee4 	.word	0x0800eee4
 8001f80:	0800eee8 	.word	0x0800eee8
 8001f84:	0800eeec 	.word	0x0800eeec
 8001f88:	0800eef0 	.word	0x0800eef0
 8001f8c:	0800eef4 	.word	0x0800eef4
           case 90:
           str = "9";
 8001f90:	4b1f      	ldr	r3, [pc, #124]	; (8002010 <main+0x7b8>)
 8001f92:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           left_speed_PID.Ki-=0.1;
 8001f96:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe fb65 	bl	8000668 <__aeabi_f2d>
 8001f9e:	a31a      	add	r3, pc, #104	; (adr r3, 8002008 <main+0x7b0>)
 8001fa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fa4:	f7fe fa00 	bl	80003a8 <__aeabi_dsub>
 8001fa8:	4602      	mov	r2, r0
 8001faa:	460b      	mov	r3, r1
 8001fac:	4610      	mov	r0, r2
 8001fae:	4619      	mov	r1, r3
 8001fb0:	f7fe feaa 	bl	8000d08 <__aeabi_d2f>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	66bb      	str	r3, [r7, #104]	; 0x68
           break;
 8001fb8:	e014      	b.n	8001fe4 <main+0x78c>
           case 66:
           str = "0";
 8001fba:	4b16      	ldr	r3, [pc, #88]	; (8002014 <main+0x7bc>)
 8001fbc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           speed_left_SetPoint=50;
 8001fc0:	4b15      	ldr	r3, [pc, #84]	; (8002018 <main+0x7c0>)
 8001fc2:	2232      	movs	r2, #50	; 0x32
 8001fc4:	801a      	strh	r2, [r3, #0]
           break;
 8001fc6:	e00d      	b.n	8001fe4 <main+0x78c>
           case 74:
           str = "DELETE";
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <main+0x7c4>)
 8001fca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
           left_speed_PID.Ki+=5;
 8001fce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fd0:	4913      	ldr	r1, [pc, #76]	; (8002020 <main+0x7c8>)
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f7fe feee 	bl	8000db4 <__addsf3>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	66bb      	str	r3, [r7, #104]	; 0x68
           break;
 8001fdc:	e002      	b.n	8001fe4 <main+0x78c>
//           lcd_fill(86, 150, 116 + 8 * 8, 170 + 16, WHITE);
//           lcd_show_string(86, 150, 200, 16, 16, str, BLUE);
           }
           else
           {
           delay_ms(10);
 8001fde:	200a      	movs	r0, #10
 8001fe0:	f008 fa8a 	bl	800a4f8 <delay_ms>
           } t ++;
 8001fe4:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8001fe8:	3301      	adds	r3, #1
 8001fea:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
           if (t == 20)
 8001fee:	f897 30b5 	ldrb.w	r3, [r7, #181]	; 0xb5
 8001ff2:	2b14      	cmp	r3, #20
 8001ff4:	d106      	bne.n	8002004 <main+0x7ac>
             {
             t = 0;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
             LED0_TOGGLE(); /* LED0 锟斤拷烁 */
 8001ffc:	2120      	movs	r1, #32
 8001ffe:	4809      	ldr	r0, [pc, #36]	; (8002024 <main+0x7cc>)
 8002000:	f005 f8f7 	bl	80071f2 <HAL_GPIO_TogglePin>
 8002004:	46d5      	mov	sp, sl
  {
 8002006:	e47a      	b.n	80018fe <main+0xa6>
 8002008:	9999999a 	.word	0x9999999a
 800200c:	3fb99999 	.word	0x3fb99999
 8002010:	0800eef8 	.word	0x0800eef8
 8002014:	0800eefc 	.word	0x0800eefc
 8002018:	200002b4 	.word	0x200002b4
 800201c:	0800ef00 	.word	0x0800ef00
 8002020:	40a00000 	.word	0x40a00000
 8002024:	40010c00 	.word	0x40010c00

08002028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b090      	sub	sp, #64	; 0x40
 800202c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800202e:	f107 0318 	add.w	r3, r7, #24
 8002032:	2228      	movs	r2, #40	; 0x28
 8002034:	2100      	movs	r1, #0
 8002036:	4618      	mov	r0, r3
 8002038:	f008 fa9e 	bl	800a578 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800203c:	1d3b      	adds	r3, r7, #4
 800203e:	2200      	movs	r2, #0
 8002040:	601a      	str	r2, [r3, #0]
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	609a      	str	r2, [r3, #8]
 8002046:	60da      	str	r2, [r3, #12]
 8002048:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800204a:	2301      	movs	r3, #1
 800204c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800204e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002052:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002054:	2300      	movs	r3, #0
 8002056:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002058:	2301      	movs	r3, #1
 800205a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800205c:	2302      	movs	r3, #2
 800205e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002060:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002064:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002066:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800206a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800206c:	f107 0318 	add.w	r3, r7, #24
 8002070:	4618      	mov	r0, r3
 8002072:	f005 fa1b 	bl	80074ac <HAL_RCC_OscConfig>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d001      	beq.n	8002080 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800207c:	f000 f9dc 	bl	8002438 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002080:	230f      	movs	r3, #15
 8002082:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002084:	2302      	movs	r3, #2
 8002086:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002088:	2300      	movs	r3, #0
 800208a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800208c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002090:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002096:	1d3b      	adds	r3, r7, #4
 8002098:	2102      	movs	r1, #2
 800209a:	4618      	mov	r0, r3
 800209c:	f005 fc88 	bl	80079b0 <HAL_RCC_ClockConfig>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d001      	beq.n	80020aa <SystemClock_Config+0x82>
  {
    Error_Handler();
 80020a6:	f000 f9c7 	bl	8002438 <Error_Handler>
  }
}
 80020aa:	bf00      	nop
 80020ac:	3740      	adds	r7, #64	; 0x40
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <getTIMx_DetaCnt>:

/* USER CODE BEGIN 4 */
int getTIMx_DetaCnt(TIM_HandleTypeDef *htim)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b088      	sub	sp, #32
 80020b8:	af04      	add	r7, sp, #16
 80020ba:	6078      	str	r0, [r7, #4]
    int cnt;
    cnt = htim->Instance->CNT - 0x7FFF;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c2:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 80020c6:	3b7f      	subs	r3, #127	; 0x7f
 80020c8:	60fb      	str	r3, [r7, #12]
    htim->Instance->CNT = 0x7FFF;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80020d2:	625a      	str	r2, [r3, #36]	; 0x24
    lcd_show_string(10, 50, 240, 16, 16, "CNT", RED);
 80020d4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80020d8:	9302      	str	r3, [sp, #8]
 80020da:	4b0d      	ldr	r3, [pc, #52]	; (8002110 <getTIMx_DetaCnt+0x5c>)
 80020dc:	9301      	str	r3, [sp, #4]
 80020de:	2310      	movs	r3, #16
 80020e0:	9300      	str	r3, [sp, #0]
 80020e2:	2310      	movs	r3, #16
 80020e4:	22f0      	movs	r2, #240	; 0xf0
 80020e6:	2132      	movs	r1, #50	; 0x32
 80020e8:	200a      	movs	r0, #10
 80020ea:	f004 fabb 	bl	8006664 <lcd_show_string>
    lcd_show_num(10, 70, cnt, 10, 16, RED);
 80020ee:	68fa      	ldr	r2, [r7, #12]
 80020f0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80020f4:	9301      	str	r3, [sp, #4]
 80020f6:	2310      	movs	r3, #16
 80020f8:	9300      	str	r3, [sp, #0]
 80020fa:	230a      	movs	r3, #10
 80020fc:	2146      	movs	r1, #70	; 0x46
 80020fe:	200a      	movs	r0, #10
 8002100:	f004 fa38 	bl	8006574 <lcd_show_num>
    return cnt;
 8002104:	68fb      	ldr	r3, [r7, #12]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	0800ef08 	.word	0x0800ef08

08002114 <Get_Right_Motor_Speed>:

int16_t Get_Right_Motor_Speed(int16_t leftSpeed)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	4603      	mov	r3, r0
 800211c:	80fb      	strh	r3, [r7, #6]
			static int leftWheelEncoderNow    = 0;
			static int leftWheelEncoderLast   = 0;

			//锟斤拷录锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟斤拷锟�???
			leftWheelEncoderNow +=  getTIMx_DetaCnt(&htim3);;
 800211e:	480f      	ldr	r0, [pc, #60]	; (800215c <Get_Right_Motor_Speed+0x48>)
 8002120:	f7ff ffc8 	bl	80020b4 <getTIMx_DetaCnt>
 8002124:	4602      	mov	r2, r0
 8002126:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <Get_Right_Motor_Speed+0x4c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4413      	add	r3, r2
 800212c:	4a0c      	ldr	r2, [pc, #48]	; (8002160 <Get_Right_Motor_Speed+0x4c>)
 800212e:	6013      	str	r3, [r2, #0]

			//5ms锟斤拷锟斤拷
			leftSpeed   =  20 * (leftWheelEncoderNow - leftWheelEncoderLast)*10 / 1000;  //锟劫讹拷为cm/s
 8002130:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <Get_Right_Motor_Speed+0x4c>)
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <Get_Right_Motor_Speed+0x50>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	4a0b      	ldr	r2, [pc, #44]	; (8002168 <Get_Right_Motor_Speed+0x54>)
 800213c:	fb82 1203 	smull	r1, r2, r2, r3
 8002140:	1052      	asrs	r2, r2, #1
 8002142:	17db      	asrs	r3, r3, #31
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	80fb      	strh	r3, [r7, #6]
			//锟斤拷录锟较次憋拷锟斤拷锟斤拷锟斤拷锟斤�???
			leftWheelEncoderLast  = leftWheelEncoderNow;
 8002148:	4b05      	ldr	r3, [pc, #20]	; (8002160 <Get_Right_Motor_Speed+0x4c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a05      	ldr	r2, [pc, #20]	; (8002164 <Get_Right_Motor_Speed+0x50>)
 800214e:	6013      	str	r3, [r2, #0]
      return leftSpeed;
 8002150:	f9b7 3006 	ldrsh.w	r3, [r7, #6]

}
 8002154:	4618      	mov	r0, r3
 8002156:	3708      	adds	r7, #8
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	2000035c 	.word	0x2000035c
 8002160:	200002b8 	.word	0x200002b8
 8002164:	200002bc 	.word	0x200002bc
 8002168:	66666667 	.word	0x66666667
 800216c:	00000000 	.word	0x00000000

08002170 <Get_Left_Motor_Speed>:
int16_t Get_Left_Motor_Speed(int16_t rightSpeed)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b082      	sub	sp, #8
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	80fb      	strh	r3, [r7, #6]
			static int rightWheelEncoderNow   = 0;
			static int rightWheelEncoderLast  = 0;

			//锟斤拷录锟斤拷锟斤拷锟揭憋拷锟斤拷锟斤拷锟斤拷锟斤拷
			rightWheelEncoderNow+= getTIMx_DetaCnt(&htim2);
 800217a:	481f      	ldr	r0, [pc, #124]	; (80021f8 <Get_Left_Motor_Speed+0x88>)
 800217c:	f7ff ff9a 	bl	80020b4 <getTIMx_DetaCnt>
 8002180:	4602      	mov	r2, r0
 8002182:	4b1e      	ldr	r3, [pc, #120]	; (80021fc <Get_Left_Motor_Speed+0x8c>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4413      	add	r3, r2
 8002188:	4a1c      	ldr	r2, [pc, #112]	; (80021fc <Get_Left_Motor_Speed+0x8c>)
 800218a:	6013      	str	r3, [r2, #0]


			rightSpeed  =  20.7 * (rightWheelEncoderNow - rightWheelEncoderLast)*10/ 1000;
 800218c:	4b1b      	ldr	r3, [pc, #108]	; (80021fc <Get_Left_Motor_Speed+0x8c>)
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	4b1b      	ldr	r3, [pc, #108]	; (8002200 <Get_Left_Motor_Speed+0x90>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	4618      	mov	r0, r3
 8002198:	f7fe fa54 	bl	8000644 <__aeabi_i2d>
 800219c:	a314      	add	r3, pc, #80	; (adr r3, 80021f0 <Get_Left_Motor_Speed+0x80>)
 800219e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a2:	f7fe fab9 	bl	8000718 <__aeabi_dmul>
 80021a6:	4602      	mov	r2, r0
 80021a8:	460b      	mov	r3, r1
 80021aa:	4610      	mov	r0, r2
 80021ac:	4619      	mov	r1, r3
 80021ae:	f04f 0200 	mov.w	r2, #0
 80021b2:	4b14      	ldr	r3, [pc, #80]	; (8002204 <Get_Left_Motor_Speed+0x94>)
 80021b4:	f7fe fab0 	bl	8000718 <__aeabi_dmul>
 80021b8:	4602      	mov	r2, r0
 80021ba:	460b      	mov	r3, r1
 80021bc:	4610      	mov	r0, r2
 80021be:	4619      	mov	r1, r3
 80021c0:	f04f 0200 	mov.w	r2, #0
 80021c4:	4b10      	ldr	r3, [pc, #64]	; (8002208 <Get_Left_Motor_Speed+0x98>)
 80021c6:	f7fe fbd1 	bl	800096c <__aeabi_ddiv>
 80021ca:	4602      	mov	r2, r0
 80021cc:	460b      	mov	r3, r1
 80021ce:	4610      	mov	r0, r2
 80021d0:	4619      	mov	r1, r3
 80021d2:	f7fe fd51 	bl	8000c78 <__aeabi_d2iz>
 80021d6:	4603      	mov	r3, r0
 80021d8:	80fb      	strh	r3, [r7, #6]

			//锟斤拷录锟较次憋拷锟斤拷锟斤拷锟斤拷锟斤�???
			rightWheelEncoderLast = rightWheelEncoderNow;
 80021da:	4b08      	ldr	r3, [pc, #32]	; (80021fc <Get_Left_Motor_Speed+0x8c>)
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	4a08      	ldr	r2, [pc, #32]	; (8002200 <Get_Left_Motor_Speed+0x90>)
 80021e0:	6013      	str	r3, [r2, #0]
      return rightSpeed;
 80021e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3708      	adds	r7, #8
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	33333333 	.word	0x33333333
 80021f4:	4034b333 	.word	0x4034b333
 80021f8:	20000314 	.word	0x20000314
 80021fc:	200002c0 	.word	0x200002c0
 8002200:	200002c4 	.word	0x200002c4
 8002204:	40240000 	.word	0x40240000
 8002208:	408f4000 	.word	0x408f4000

0800220c <Get_Motor_Speed>:


void Get_Motor_Speed(int *leftSpeed, int *rightSpeed)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8002212:	af04      	add	r7, sp, #16
 8002214:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002218:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 800221c:	6018      	str	r0, [r3, #0]
 800221e:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002222:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 8002226:	6019      	str	r1, [r3, #0]
  char str[1000];
//  lcd_show_num(10, 250,6666, 4, 16, BLUE);
//  printf("\r\n6666\r\n");
//  lcd_clear(BLACK);
  lcd_show_string(10, 20, 240, 16, 16, "rightSpeed", RED);
 8002228:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800222c:	9302      	str	r3, [sp, #8]
 800222e:	4b58      	ldr	r3, [pc, #352]	; (8002390 <Get_Motor_Speed+0x184>)
 8002230:	9301      	str	r3, [sp, #4]
 8002232:	2310      	movs	r3, #16
 8002234:	9300      	str	r3, [sp, #0]
 8002236:	2310      	movs	r3, #16
 8002238:	22f0      	movs	r2, #240	; 0xf0
 800223a:	2114      	movs	r1, #20
 800223c:	200a      	movs	r0, #10
 800223e:	f004 fa11 	bl	8006664 <lcd_show_string>
  lcd_show_string(100, 20, 240, 16, 16, "lefttSpeed", BLUE);
 8002242:	231f      	movs	r3, #31
 8002244:	9302      	str	r3, [sp, #8]
 8002246:	4b53      	ldr	r3, [pc, #332]	; (8002394 <Get_Motor_Speed+0x188>)
 8002248:	9301      	str	r3, [sp, #4]
 800224a:	2310      	movs	r3, #16
 800224c:	9300      	str	r3, [sp, #0]
 800224e:	2310      	movs	r3, #16
 8002250:	22f0      	movs	r2, #240	; 0xf0
 8002252:	2114      	movs	r1, #20
 8002254:	2064      	movs	r0, #100	; 0x64
 8002256:	f004 fa05 	bl	8006664 <lcd_show_string>

//  *rightSpeed = getTIMx_DetaCnt(&htim3); *leftSpeed = getTIMx_DetaCnt(&htim2);
  *rightSpeed =Get_Right_Motor_Speed(rightSpeed);
 800225a:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 800225e:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	b21b      	sxth	r3, r3
 8002266:	4618      	mov	r0, r3
 8002268:	f7ff ff54 	bl	8002114 <Get_Right_Motor_Speed>
 800226c:	4603      	mov	r3, r0
 800226e:	461a      	mov	r2, r3
 8002270:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002274:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	601a      	str	r2, [r3, #0]
  *leftSpeed = Get_Left_Motor_Speed(leftSpeed);
 800227c:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002280:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	b21b      	sxth	r3, r3
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff ff71 	bl	8002170 <Get_Left_Motor_Speed>
 800228e:	4603      	mov	r3, r0
 8002290:	461a      	mov	r2, r3
 8002292:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002296:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	601a      	str	r2, [r3, #0]
    lcd_show_string(10, 90, 240, 16, 16, "+turn", RED);
 800229e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80022a2:	9302      	str	r3, [sp, #8]
 80022a4:	4b3c      	ldr	r3, [pc, #240]	; (8002398 <Get_Motor_Speed+0x18c>)
 80022a6:	9301      	str	r3, [sp, #4]
 80022a8:	2310      	movs	r3, #16
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	2310      	movs	r3, #16
 80022ae:	22f0      	movs	r2, #240	; 0xf0
 80022b0:	215a      	movs	r1, #90	; 0x5a
 80022b2:	200a      	movs	r0, #10
 80022b4:	f004 f9d6 	bl	8006664 <lcd_show_string>
    lcd_show_string(10, 130, 240, 16, 16, "-turn", RED);
 80022b8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80022bc:	9302      	str	r3, [sp, #8]
 80022be:	4b37      	ldr	r3, [pc, #220]	; (800239c <Get_Motor_Speed+0x190>)
 80022c0:	9301      	str	r3, [sp, #4]
 80022c2:	2310      	movs	r3, #16
 80022c4:	9300      	str	r3, [sp, #0]
 80022c6:	2310      	movs	r3, #16
 80022c8:	22f0      	movs	r2, #240	; 0xf0
 80022ca:	2182      	movs	r1, #130	; 0x82
 80022cc:	200a      	movs	r0, #10
 80022ce:	f004 f9c9 	bl	8006664 <lcd_show_string>
    if( *rightSpeed<0  )
 80022d2:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 80022d6:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	da14      	bge.n	800230c <Get_Motor_Speed+0x100>
      {

//	 intToString(*rightSpeed, str);
//	 lcd_show_string(10, 150, 240, 16, 16, str, RED);
//	lcd_show_num(10, 150,abs(*rightSpeed/4) , 10, 16, RED);
	lcd_show_num(10, 150,abs(*rightSpeed) , 10, 16, RED);
 80022e2:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 80022e6:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	bfb8      	it	lt
 80022f2:	425b      	neglt	r3, r3
 80022f4:	461a      	mov	r2, r3
 80022f6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80022fa:	9301      	str	r3, [sp, #4]
 80022fc:	2310      	movs	r3, #16
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	230a      	movs	r3, #10
 8002302:	2196      	movs	r1, #150	; 0x96
 8002304:	200a      	movs	r0, #10
 8002306:	f004 f935 	bl	8006574 <lcd_show_num>
 800230a:	e010      	b.n	800232e <Get_Motor_Speed+0x122>

      }
    else  {
//lcd_show_num(10, 110, *rightSpeed/4, 10, 16, RED);
lcd_show_num(10, 110, *rightSpeed, 10, 16, RED);
 800230c:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002310:	f5a3 737c 	sub.w	r3, r3, #1008	; 0x3f0
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	461a      	mov	r2, r3
 800231a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800231e:	9301      	str	r3, [sp, #4]
 8002320:	2310      	movs	r3, #16
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	230a      	movs	r3, #10
 8002326:	216e      	movs	r1, #110	; 0x6e
 8002328:	200a      	movs	r0, #10
 800232a:	f004 f923 	bl	8006574 <lcd_show_num>

    }

if (*leftSpeed>=0){
 800232e:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002332:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	db10      	blt.n	8002360 <Get_Motor_Speed+0x154>
//    intToString(*leftSpeed*2, str);
//  lcd_show_string(90, 150, 240, 16, 16, str, BLUE);}
//     lcd_show_num(92, 150, *leftSpeed/4, 10, 16,  BLUE);}
lcd_show_num(92, 150, *leftSpeed, 10, 16,  BLUE);}
 800233e:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002342:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	461a      	mov	r2, r3
 800234c:	231f      	movs	r3, #31
 800234e:	9301      	str	r3, [sp, #4]
 8002350:	2310      	movs	r3, #16
 8002352:	9300      	str	r3, [sp, #0]
 8002354:	230a      	movs	r3, #10
 8002356:	2196      	movs	r1, #150	; 0x96
 8002358:	205c      	movs	r0, #92	; 0x5c
 800235a:	f004 f90b 	bl	8006574 <lcd_show_num>
//              }
//          }



}
 800235e:	e012      	b.n	8002386 <Get_Motor_Speed+0x17a>
  lcd_show_num(90, 110,abs(*leftSpeed) , 10, 16, BLUE);
 8002360:	f507 737c 	add.w	r3, r7, #1008	; 0x3f0
 8002364:	f5a3 737b 	sub.w	r3, r3, #1004	; 0x3ec
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2b00      	cmp	r3, #0
 800236e:	bfb8      	it	lt
 8002370:	425b      	neglt	r3, r3
 8002372:	461a      	mov	r2, r3
 8002374:	231f      	movs	r3, #31
 8002376:	9301      	str	r3, [sp, #4]
 8002378:	2310      	movs	r3, #16
 800237a:	9300      	str	r3, [sp, #0]
 800237c:	230a      	movs	r3, #10
 800237e:	216e      	movs	r1, #110	; 0x6e
 8002380:	205a      	movs	r0, #90	; 0x5a
 8002382:	f004 f8f7 	bl	8006574 <lcd_show_num>
}
 8002386:	bf00      	nop
 8002388:	f507 777c 	add.w	r7, r7, #1008	; 0x3f0
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}
 8002390:	0800ef0c 	.word	0x0800ef0c
 8002394:	0800ef18 	.word	0x0800ef18
 8002398:	0800ef24 	.word	0x0800ef24
 800239c:	0800ef2c 	.word	0x0800ef2c

080023a0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]


    if (htim == &htim4){
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	4a20      	ldr	r2, [pc, #128]	; (800242c <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80023ac:	4293      	cmp	r3, r2
 80023ae:	d138      	bne.n	8002422 <HAL_TIM_PeriodElapsedCallback+0x82>
      if (htim->Instance == REMOTE_IN_TIMX)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a1e      	ldr	r2, [pc, #120]	; (8002430 <HAL_TIM_PeriodElapsedCallback+0x90>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d133      	bne.n	8002422 <HAL_TIM_PeriodElapsedCallback+0x82>
      {
          if (g_remote_sta & 0x80)      /* 锟较达拷锟斤拷锟斤拷锟捷憋拷锟斤拷锟秸碉拷锟斤拷 */
 80023ba:	4b1e      	ldr	r3, [pc, #120]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023bc:	781b      	ldrb	r3, [r3, #0]
 80023be:	b25b      	sxtb	r3, r3
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	da2e      	bge.n	8002422 <HAL_TIM_PeriodElapsedCallback+0x82>
          {
              g_remote_sta &= ~0X10;    /* 取锟斤拷锟斤拷锟斤拷锟斤拷锟窖撅拷锟斤拷锟斤拷锟斤拷锟斤�??? */
 80023c4:	4b1b      	ldr	r3, [pc, #108]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	f023 0310 	bic.w	r3, r3, #16
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4b19      	ldr	r3, [pc, #100]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023d0:	701a      	strb	r2, [r3, #0]

              if ((g_remote_sta & 0X0F) == 0X00)
 80023d2:	4b18      	ldr	r3, [pc, #96]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	f003 030f 	and.w	r3, r3, #15
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d106      	bne.n	80023ec <HAL_TIM_PeriodElapsedCallback+0x4c>
              {
                  g_remote_sta |= 1 << 6; /* 锟斤拷锟斤拷丫锟斤拷锟斤拷一锟轿帮拷锟斤拷锟侥硷拷�?�锟斤拷息锟缴硷�??? */
 80023de:	4b15      	ldr	r3, [pc, #84]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023e6:	b2da      	uxtb	r2, r3
 80023e8:	4b12      	ldr	r3, [pc, #72]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023ea:	701a      	strb	r2, [r3, #0]
              }

              if ((g_remote_sta & 0X0F) < 14)
 80023ec:	4b11      	ldr	r3, [pc, #68]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023ee:	781b      	ldrb	r3, [r3, #0]
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	2b0d      	cmp	r3, #13
 80023f6:	dc06      	bgt.n	8002406 <HAL_TIM_PeriodElapsedCallback+0x66>
              {
                  g_remote_sta++;
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	3301      	adds	r3, #1
 80023fe:	b2da      	uxtb	r2, r3
 8002400:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002402:	701a      	strb	r2, [r3, #0]
//        Get_Motor_Speed(&leftSpeed,&rightSpeed);
//
//    }


}
 8002404:	e00d      	b.n	8002422 <HAL_TIM_PeriodElapsedCallback+0x82>
                  g_remote_sta &= ~(1 << 7);    /* 锟斤拷锟斤拷锟斤拷锟斤拷锟绞�??? */
 8002406:	4b0b      	ldr	r3, [pc, #44]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800240e:	b2da      	uxtb	r2, r3
 8002410:	4b08      	ldr	r3, [pc, #32]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002412:	701a      	strb	r2, [r3, #0]
                  g_remote_sta &= 0XF0;         /* 锟斤拷占锟斤拷锟斤拷锟� */
 8002414:	4b07      	ldr	r3, [pc, #28]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	f023 030f 	bic.w	r3, r3, #15
 800241c:	b2da      	uxtb	r2, r3
 800241e:	4b05      	ldr	r3, [pc, #20]	; (8002434 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002420:	701a      	strb	r2, [r3, #0]
}
 8002422:	bf00      	nop
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr
 800242c:	200003a4 	.word	0x200003a4
 8002430:	40000800 	.word	0x40000800
 8002434:	2000055a 	.word	0x2000055a

08002438 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800243c:	b672      	cpsid	i
}
 800243e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002440:	e7fe      	b.n	8002440 <Error_Handler+0x8>
	...

08002444 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b084      	sub	sp, #16
 8002448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800244a:	4b16      	ldr	r3, [pc, #88]	; (80024a4 <HAL_MspInit+0x60>)
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	4a15      	ldr	r2, [pc, #84]	; (80024a4 <HAL_MspInit+0x60>)
 8002450:	f043 0301 	orr.w	r3, r3, #1
 8002454:	6193      	str	r3, [r2, #24]
 8002456:	4b13      	ldr	r3, [pc, #76]	; (80024a4 <HAL_MspInit+0x60>)
 8002458:	699b      	ldr	r3, [r3, #24]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	60bb      	str	r3, [r7, #8]
 8002460:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002462:	4b10      	ldr	r3, [pc, #64]	; (80024a4 <HAL_MspInit+0x60>)
 8002464:	69db      	ldr	r3, [r3, #28]
 8002466:	4a0f      	ldr	r2, [pc, #60]	; (80024a4 <HAL_MspInit+0x60>)
 8002468:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800246c:	61d3      	str	r3, [r2, #28]
 800246e:	4b0d      	ldr	r3, [pc, #52]	; (80024a4 <HAL_MspInit+0x60>)
 8002470:	69db      	ldr	r3, [r3, #28]
 8002472:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002476:	607b      	str	r3, [r7, #4]
 8002478:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_2);
 800247a:	2005      	movs	r0, #5
 800247c:	f004 fb72 	bl	8006b64 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002480:	4b09      	ldr	r3, [pc, #36]	; (80024a8 <HAL_MspInit+0x64>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	60fb      	str	r3, [r7, #12]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800248c:	60fb      	str	r3, [r7, #12]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	4a04      	ldr	r2, [pc, #16]	; (80024a8 <HAL_MspInit+0x64>)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800249c:	bf00      	nop
 800249e:	3710      	adds	r7, #16
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40010000 	.word	0x40010000

080024ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024ac:	b480      	push	{r7}
 80024ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024b0:	e7fe      	b.n	80024b0 <NMI_Handler+0x4>

080024b2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024b2:	b480      	push	{r7}
 80024b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024b6:	e7fe      	b.n	80024b6 <HardFault_Handler+0x4>

080024b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024bc:	e7fe      	b.n	80024bc <MemManage_Handler+0x4>

080024be <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024be:	b480      	push	{r7}
 80024c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024c2:	e7fe      	b.n	80024c2 <BusFault_Handler+0x4>

080024c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024c8:	e7fe      	b.n	80024c8 <UsageFault_Handler+0x4>

080024ca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024ca:	b480      	push	{r7}
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr

080024d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024d6:	b480      	push	{r7}
 80024d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	46bd      	mov	sp, r7
 80024de:	bc80      	pop	{r7}
 80024e0:	4770      	bx	lr

080024e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024e2:	b480      	push	{r7}
 80024e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bc80      	pop	{r7}
 80024ec:	4770      	bx	lr

080024ee <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024f2:	f004 fa4f 	bl	8006994 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
	...

080024fc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002500:	4802      	ldr	r0, [pc, #8]	; (800250c <TIM4_IRQHandler+0x10>)
 8002502:	f006 f805 	bl	8008510 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002506:	bf00      	nop
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	200003a4 	.word	0x200003a4

08002510 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002514:	4802      	ldr	r0, [pc, #8]	; (8002520 <USART1_IRQHandler+0x10>)
 8002516:	f007 f94b 	bl	80097b0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000504 	.word	0x20000504

08002524 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002528:	4802      	ldr	r0, [pc, #8]	; (8002534 <TIM6_IRQHandler+0x10>)
 800252a:	f005 fff1 	bl	8008510 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 800252e:	bf00      	nop
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	200003ec 	.word	0x200003ec

08002538 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
  return 1;
 800253c:	2301      	movs	r3, #1
}
 800253e:	4618      	mov	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	bc80      	pop	{r7}
 8002544:	4770      	bx	lr

08002546 <_kill>:

int _kill(int pid, int sig)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
 800254e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002550:	f007 ffe8 	bl	800a524 <__errno>
 8002554:	4603      	mov	r3, r0
 8002556:	2216      	movs	r2, #22
 8002558:	601a      	str	r2, [r3, #0]
  return -1;
 800255a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800255e:	4618      	mov	r0, r3
 8002560:	3708      	adds	r7, #8
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <_exit>:

void _exit (int status)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800256e:	f04f 31ff 	mov.w	r1, #4294967295
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f7ff ffe7 	bl	8002546 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002578:	e7fe      	b.n	8002578 <_exit+0x12>

0800257a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800257a:	b580      	push	{r7, lr}
 800257c:	b086      	sub	sp, #24
 800257e:	af00      	add	r7, sp, #0
 8002580:	60f8      	str	r0, [r7, #12]
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002586:	2300      	movs	r3, #0
 8002588:	617b      	str	r3, [r7, #20]
 800258a:	e00a      	b.n	80025a2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800258c:	f3af 8000 	nop.w
 8002590:	4601      	mov	r1, r0
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	1c5a      	adds	r2, r3, #1
 8002596:	60ba      	str	r2, [r7, #8]
 8002598:	b2ca      	uxtb	r2, r1
 800259a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800259c:	697b      	ldr	r3, [r7, #20]
 800259e:	3301      	adds	r3, #1
 80025a0:	617b      	str	r3, [r7, #20]
 80025a2:	697a      	ldr	r2, [r7, #20]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	dbf0      	blt.n	800258c <_read+0x12>
  }

  return len;
 80025aa:	687b      	ldr	r3, [r7, #4]
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}

080025b4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	e009      	b.n	80025da <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	1c5a      	adds	r2, r3, #1
 80025ca:	60ba      	str	r2, [r7, #8]
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	4618      	mov	r0, r3
 80025d0:	f000 fbca 	bl	8002d68 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	3301      	adds	r3, #1
 80025d8:	617b      	str	r3, [r7, #20]
 80025da:	697a      	ldr	r2, [r7, #20]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	429a      	cmp	r2, r3
 80025e0:	dbf1      	blt.n	80025c6 <_write+0x12>
  }
  return len;
 80025e2:	687b      	ldr	r3, [r7, #4]
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3718      	adds	r7, #24
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <_close>:

int _close(int file)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr

08002602 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002602:	b480      	push	{r7}
 8002604:	b083      	sub	sp, #12
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
 800260a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002612:	605a      	str	r2, [r3, #4]
  return 0;
 8002614:	2300      	movs	r3, #0
}
 8002616:	4618      	mov	r0, r3
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	bc80      	pop	{r7}
 800261e:	4770      	bx	lr

08002620 <_isatty>:

int _isatty(int file)
{
 8002620:	b480      	push	{r7}
 8002622:	b083      	sub	sp, #12
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002628:	2301      	movs	r3, #1
}
 800262a:	4618      	mov	r0, r3
 800262c:	370c      	adds	r7, #12
 800262e:	46bd      	mov	sp, r7
 8002630:	bc80      	pop	{r7}
 8002632:	4770      	bx	lr

08002634 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002640:	2300      	movs	r3, #0
}
 8002642:	4618      	mov	r0, r3
 8002644:	3714      	adds	r7, #20
 8002646:	46bd      	mov	sp, r7
 8002648:	bc80      	pop	{r7}
 800264a:	4770      	bx	lr

0800264c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002654:	4a14      	ldr	r2, [pc, #80]	; (80026a8 <_sbrk+0x5c>)
 8002656:	4b15      	ldr	r3, [pc, #84]	; (80026ac <_sbrk+0x60>)
 8002658:	1ad3      	subs	r3, r2, r3
 800265a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002660:	4b13      	ldr	r3, [pc, #76]	; (80026b0 <_sbrk+0x64>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d102      	bne.n	800266e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002668:	4b11      	ldr	r3, [pc, #68]	; (80026b0 <_sbrk+0x64>)
 800266a:	4a12      	ldr	r2, [pc, #72]	; (80026b4 <_sbrk+0x68>)
 800266c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800266e:	4b10      	ldr	r3, [pc, #64]	; (80026b0 <_sbrk+0x64>)
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4413      	add	r3, r2
 8002676:	693a      	ldr	r2, [r7, #16]
 8002678:	429a      	cmp	r2, r3
 800267a:	d207      	bcs.n	800268c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800267c:	f007 ff52 	bl	800a524 <__errno>
 8002680:	4603      	mov	r3, r0
 8002682:	220c      	movs	r2, #12
 8002684:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002686:	f04f 33ff 	mov.w	r3, #4294967295
 800268a:	e009      	b.n	80026a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800268c:	4b08      	ldr	r3, [pc, #32]	; (80026b0 <_sbrk+0x64>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002692:	4b07      	ldr	r3, [pc, #28]	; (80026b0 <_sbrk+0x64>)
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	4413      	add	r3, r2
 800269a:	4a05      	ldr	r2, [pc, #20]	; (80026b0 <_sbrk+0x64>)
 800269c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800269e:	68fb      	ldr	r3, [r7, #12]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3718      	adds	r7, #24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	20010000 	.word	0x20010000
 80026ac:	00000400 	.word	0x00000400
 80026b0:	200002c8 	.word	0x200002c8
 80026b4:	20000580 	.word	0x20000580

080026b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr

080026c4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim6;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b096      	sub	sp, #88	; 0x58
 80026c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026ca:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	609a      	str	r2, [r3, #8]
 80026d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80026dc:	2200      	movs	r2, #0
 80026de:	601a      	str	r2, [r3, #0]
 80026e0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80026e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	605a      	str	r2, [r3, #4]
 80026ec:	609a      	str	r2, [r3, #8]
 80026ee:	60da      	str	r2, [r3, #12]
 80026f0:	611a      	str	r2, [r3, #16]
 80026f2:	615a      	str	r2, [r3, #20]
 80026f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80026f6:	1d3b      	adds	r3, r7, #4
 80026f8:	2220      	movs	r2, #32
 80026fa:	2100      	movs	r1, #0
 80026fc:	4618      	mov	r0, r3
 80026fe:	f007 ff3b 	bl	800a578 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002702:	4b48      	ldr	r3, [pc, #288]	; (8002824 <MX_TIM1_Init+0x160>)
 8002704:	4a48      	ldr	r2, [pc, #288]	; (8002828 <MX_TIM1_Init+0x164>)
 8002706:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8002708:	4b46      	ldr	r3, [pc, #280]	; (8002824 <MX_TIM1_Init+0x160>)
 800270a:	2247      	movs	r2, #71	; 0x47
 800270c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800270e:	4b45      	ldr	r3, [pc, #276]	; (8002824 <MX_TIM1_Init+0x160>)
 8002710:	2200      	movs	r2, #0
 8002712:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500-1;
 8002714:	4b43      	ldr	r3, [pc, #268]	; (8002824 <MX_TIM1_Init+0x160>)
 8002716:	f240 12f3 	movw	r2, #499	; 0x1f3
 800271a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800271c:	4b41      	ldr	r3, [pc, #260]	; (8002824 <MX_TIM1_Init+0x160>)
 800271e:	2200      	movs	r2, #0
 8002720:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002722:	4b40      	ldr	r3, [pc, #256]	; (8002824 <MX_TIM1_Init+0x160>)
 8002724:	2200      	movs	r2, #0
 8002726:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002728:	4b3e      	ldr	r3, [pc, #248]	; (8002824 <MX_TIM1_Init+0x160>)
 800272a:	2200      	movs	r2, #0
 800272c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800272e:	483d      	ldr	r0, [pc, #244]	; (8002824 <MX_TIM1_Init+0x160>)
 8002730:	f005 fb19 	bl	8007d66 <HAL_TIM_Base_Init>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d001      	beq.n	800273e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800273a:	f7ff fe7d 	bl	8002438 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800273e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002742:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002744:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002748:	4619      	mov	r1, r3
 800274a:	4836      	ldr	r0, [pc, #216]	; (8002824 <MX_TIM1_Init+0x160>)
 800274c:	f006 f946 	bl	80089dc <HAL_TIM_ConfigClockSource>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8002756:	f7ff fe6f 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800275a:	4832      	ldr	r0, [pc, #200]	; (8002824 <MX_TIM1_Init+0x160>)
 800275c:	f005 fbb2 	bl	8007ec4 <HAL_TIM_PWM_Init>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8002766:	f7ff fe67 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800276a:	2300      	movs	r3, #0
 800276c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800276e:	2300      	movs	r3, #0
 8002770:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002772:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002776:	4619      	mov	r1, r3
 8002778:	482a      	ldr	r0, [pc, #168]	; (8002824 <MX_TIM1_Init+0x160>)
 800277a:	f006 fe51 	bl	8009420 <HAL_TIMEx_MasterConfigSynchronization>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8002784:	f7ff fe58 	bl	8002438 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002788:	2360      	movs	r3, #96	; 0x60
 800278a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 250;
 800278c:	23fa      	movs	r3, #250	; 0xfa
 800278e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002790:	2300      	movs	r3, #0
 8002792:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002794:	2300      	movs	r3, #0
 8002796:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002798:	2300      	movs	r3, #0
 800279a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800279c:	2300      	movs	r3, #0
 800279e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80027a0:	2300      	movs	r3, #0
 80027a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027a8:	2200      	movs	r2, #0
 80027aa:	4619      	mov	r1, r3
 80027ac:	481d      	ldr	r0, [pc, #116]	; (8002824 <MX_TIM1_Init+0x160>)
 80027ae:	f006 f853 	bl	8008858 <HAL_TIM_PWM_ConfigChannel>
 80027b2:	4603      	mov	r3, r0
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d001      	beq.n	80027bc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80027b8:	f7ff fe3e 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027c0:	220c      	movs	r2, #12
 80027c2:	4619      	mov	r1, r3
 80027c4:	4817      	ldr	r0, [pc, #92]	; (8002824 <MX_TIM1_Init+0x160>)
 80027c6:	f006 f847 	bl	8008858 <HAL_TIM_PWM_ConfigChannel>
 80027ca:	4603      	mov	r3, r0
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d001      	beq.n	80027d4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80027d0:	f7ff fe32 	bl	8002438 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80027d4:	2300      	movs	r3, #0
 80027d6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80027d8:	2300      	movs	r3, #0
 80027da:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80027e0:	2300      	movs	r3, #0
 80027e2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80027e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027ec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80027ee:	2300      	movs	r3, #0
 80027f0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80027f2:	1d3b      	adds	r3, r7, #4
 80027f4:	4619      	mov	r1, r3
 80027f6:	480b      	ldr	r0, [pc, #44]	; (8002824 <MX_TIM1_Init+0x160>)
 80027f8:	f006 fe7e 	bl	80094f8 <HAL_TIMEx_ConfigBreakDeadTime>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8002802:	f7ff fe19 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
//  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002806:	210c      	movs	r1, #12
 8002808:	4806      	ldr	r0, [pc, #24]	; (8002824 <MX_TIM1_Init+0x160>)
 800280a:	f005 fbb3 	bl	8007f74 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800280e:	2100      	movs	r1, #0
 8002810:	4804      	ldr	r0, [pc, #16]	; (8002824 <MX_TIM1_Init+0x160>)
 8002812:	f005 fbaf 	bl	8007f74 <HAL_TIM_PWM_Start>
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002816:	4803      	ldr	r0, [pc, #12]	; (8002824 <MX_TIM1_Init+0x160>)
 8002818:	f000 fa72 	bl	8002d00 <HAL_TIM_MspPostInit>

}
 800281c:	bf00      	nop
 800281e:	3758      	adds	r7, #88	; 0x58
 8002820:	46bd      	mov	sp, r7
 8002822:	bd80      	pop	{r7, pc}
 8002824:	200002cc 	.word	0x200002cc
 8002828:	40012c00 	.word	0x40012c00

0800282c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b08c      	sub	sp, #48	; 0x30
 8002830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002832:	f107 030c 	add.w	r3, r7, #12
 8002836:	2224      	movs	r2, #36	; 0x24
 8002838:	2100      	movs	r1, #0
 800283a:	4618      	mov	r0, r3
 800283c:	f007 fe9c 	bl	800a578 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002840:	1d3b      	adds	r3, r7, #4
 8002842:	2200      	movs	r2, #0
 8002844:	601a      	str	r2, [r3, #0]
 8002846:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002848:	4b21      	ldr	r3, [pc, #132]	; (80028d0 <MX_TIM2_Init+0xa4>)
 800284a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800284e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002850:	4b1f      	ldr	r3, [pc, #124]	; (80028d0 <MX_TIM2_Init+0xa4>)
 8002852:	2200      	movs	r2, #0
 8002854:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002856:	4b1e      	ldr	r3, [pc, #120]	; (80028d0 <MX_TIM2_Init+0xa4>)
 8002858:	2200      	movs	r2, #0
 800285a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800285c:	4b1c      	ldr	r3, [pc, #112]	; (80028d0 <MX_TIM2_Init+0xa4>)
 800285e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002862:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002864:	4b1a      	ldr	r3, [pc, #104]	; (80028d0 <MX_TIM2_Init+0xa4>)
 8002866:	2200      	movs	r2, #0
 8002868:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800286a:	4b19      	ldr	r3, [pc, #100]	; (80028d0 <MX_TIM2_Init+0xa4>)
 800286c:	2200      	movs	r2, #0
 800286e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002870:	2303      	movs	r3, #3
 8002872:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002874:	2300      	movs	r3, #0
 8002876:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002878:	2301      	movs	r3, #1
 800287a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800287c:	2300      	movs	r3, #0
 800287e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002880:	2300      	movs	r3, #0
 8002882:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002884:	2300      	movs	r3, #0
 8002886:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002888:	2301      	movs	r3, #1
 800288a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800288c:	2300      	movs	r3, #0
 800288e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002890:	2300      	movs	r3, #0
 8002892:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002894:	f107 030c 	add.w	r3, r7, #12
 8002898:	4619      	mov	r1, r3
 800289a:	480d      	ldr	r0, [pc, #52]	; (80028d0 <MX_TIM2_Init+0xa4>)
 800289c:	f005 fd96 	bl	80083cc <HAL_TIM_Encoder_Init>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d001      	beq.n	80028aa <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80028a6:	f7ff fdc7 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028aa:	2300      	movs	r3, #0
 80028ac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ae:	2300      	movs	r3, #0
 80028b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80028b2:	1d3b      	adds	r3, r7, #4
 80028b4:	4619      	mov	r1, r3
 80028b6:	4806      	ldr	r0, [pc, #24]	; (80028d0 <MX_TIM2_Init+0xa4>)
 80028b8:	f006 fdb2 	bl	8009420 <HAL_TIMEx_MasterConfigSynchronization>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 80028c2:	f7ff fdb9 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80028c6:	bf00      	nop
 80028c8:	3730      	adds	r7, #48	; 0x30
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	20000314 	.word	0x20000314

080028d4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b08c      	sub	sp, #48	; 0x30
 80028d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80028da:	f107 030c 	add.w	r3, r7, #12
 80028de:	2224      	movs	r2, #36	; 0x24
 80028e0:	2100      	movs	r1, #0
 80028e2:	4618      	mov	r0, r3
 80028e4:	f007 fe48 	bl	800a578 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028e8:	1d3b      	adds	r3, r7, #4
 80028ea:	2200      	movs	r2, #0
 80028ec:	601a      	str	r2, [r3, #0]
 80028ee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028f0:	4b20      	ldr	r3, [pc, #128]	; (8002974 <MX_TIM3_Init+0xa0>)
 80028f2:	4a21      	ldr	r2, [pc, #132]	; (8002978 <MX_TIM3_Init+0xa4>)
 80028f4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80028f6:	4b1f      	ldr	r3, [pc, #124]	; (8002974 <MX_TIM3_Init+0xa0>)
 80028f8:	2200      	movs	r2, #0
 80028fa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028fc:	4b1d      	ldr	r3, [pc, #116]	; (8002974 <MX_TIM3_Init+0xa0>)
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002902:	4b1c      	ldr	r3, [pc, #112]	; (8002974 <MX_TIM3_Init+0xa0>)
 8002904:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002908:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800290a:	4b1a      	ldr	r3, [pc, #104]	; (8002974 <MX_TIM3_Init+0xa0>)
 800290c:	2200      	movs	r2, #0
 800290e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002910:	4b18      	ldr	r3, [pc, #96]	; (8002974 <MX_TIM3_Init+0xa0>)
 8002912:	2200      	movs	r2, #0
 8002914:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002916:	2303      	movs	r3, #3
 8002918:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800291a:	2300      	movs	r3, #0
 800291c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800291e:	2301      	movs	r3, #1
 8002920:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002922:	2300      	movs	r3, #0
 8002924:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002926:	2300      	movs	r3, #0
 8002928:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800292a:	2300      	movs	r3, #0
 800292c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800292e:	2301      	movs	r3, #1
 8002930:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002932:	2300      	movs	r3, #0
 8002934:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8002936:	2300      	movs	r3, #0
 8002938:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 800293a:	f107 030c 	add.w	r3, r7, #12
 800293e:	4619      	mov	r1, r3
 8002940:	480c      	ldr	r0, [pc, #48]	; (8002974 <MX_TIM3_Init+0xa0>)
 8002942:	f005 fd43 	bl	80083cc <HAL_TIM_Encoder_Init>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 800294c:	f7ff fd74 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002950:	2300      	movs	r3, #0
 8002952:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002954:	2300      	movs	r3, #0
 8002956:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002958:	1d3b      	adds	r3, r7, #4
 800295a:	4619      	mov	r1, r3
 800295c:	4805      	ldr	r0, [pc, #20]	; (8002974 <MX_TIM3_Init+0xa0>)
 800295e:	f006 fd5f 	bl	8009420 <HAL_TIMEx_MasterConfigSynchronization>
 8002962:	4603      	mov	r3, r0
 8002964:	2b00      	cmp	r3, #0
 8002966:	d001      	beq.n	800296c <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8002968:	f7ff fd66 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800296c:	bf00      	nop
 800296e:	3730      	adds	r7, #48	; 0x30
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	2000035c 	.word	0x2000035c
 8002978:	40000400 	.word	0x40000400

0800297c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b08a      	sub	sp, #40	; 0x28
 8002980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002982:	f107 0318 	add.w	r3, r7, #24
 8002986:	2200      	movs	r2, #0
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	605a      	str	r2, [r3, #4]
 800298c:	609a      	str	r2, [r3, #8]
 800298e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002990:	f107 0310 	add.w	r3, r7, #16
 8002994:	2200      	movs	r2, #0
 8002996:	601a      	str	r2, [r3, #0]
 8002998:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800299a:	463b      	mov	r3, r7
 800299c:	2200      	movs	r2, #0
 800299e:	601a      	str	r2, [r3, #0]
 80029a0:	605a      	str	r2, [r3, #4]
 80029a2:	609a      	str	r2, [r3, #8]
 80029a4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80029a6:	4b31      	ldr	r3, [pc, #196]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029a8:	4a31      	ldr	r2, [pc, #196]	; (8002a70 <MX_TIM4_Init+0xf4>)
 80029aa:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 80029ac:	4b2f      	ldr	r3, [pc, #188]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029ae:	2247      	movs	r2, #71	; 0x47
 80029b0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b2:	4b2e      	ldr	r3, [pc, #184]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 80029b8:	4b2c      	ldr	r3, [pc, #176]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029ba:	f242 720f 	movw	r2, #9999	; 0x270f
 80029be:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c0:	4b2a      	ldr	r3, [pc, #168]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029c6:	4b29      	ldr	r3, [pc, #164]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80029cc:	4827      	ldr	r0, [pc, #156]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029ce:	f005 f9ca 	bl	8007d66 <HAL_TIM_Base_Init>
 80029d2:	4603      	mov	r3, r0
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d001      	beq.n	80029dc <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 80029d8:	f7ff fd2e 	bl	8002438 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029e0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80029e2:	f107 0318 	add.w	r3, r7, #24
 80029e6:	4619      	mov	r1, r3
 80029e8:	4820      	ldr	r0, [pc, #128]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029ea:	f005 fff7 	bl	80089dc <HAL_TIM_ConfigClockSource>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80029f4:	f7ff fd20 	bl	8002438 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80029f8:	481c      	ldr	r0, [pc, #112]	; (8002a6c <MX_TIM4_Init+0xf0>)
 80029fa:	f005 fb75 	bl	80080e8 <HAL_TIM_IC_Init>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8002a04:	f7ff fd18 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a10:	f107 0310 	add.w	r3, r7, #16
 8002a14:	4619      	mov	r1, r3
 8002a16:	4815      	ldr	r0, [pc, #84]	; (8002a6c <MX_TIM4_Init+0xf0>)
 8002a18:	f006 fd02 	bl	8009420 <HAL_TIMEx_MasterConfigSynchronization>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8002a22:	f7ff fd09 	bl	8002438 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002a26:	2300      	movs	r3, #0
 8002a28:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002a36:	463b      	mov	r3, r7
 8002a38:	220c      	movs	r2, #12
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	480b      	ldr	r0, [pc, #44]	; (8002a6c <MX_TIM4_Init+0xf0>)
 8002a3e:	f005 fe6f 	bl	8008720 <HAL_TIM_IC_ConfigChannel>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d001      	beq.n	8002a4c <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8002a48:	f7ff fcf6 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_4);
 8002a4c:	210c      	movs	r1, #12
 8002a4e:	4807      	ldr	r0, [pc, #28]	; (8002a6c <MX_TIM4_Init+0xf0>)
 8002a50:	f005 fba2 	bl	8008198 <HAL_TIM_IC_Start_IT>
  __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_UPDATE);
 8002a54:	4b05      	ldr	r3, [pc, #20]	; (8002a6c <MX_TIM4_Init+0xf0>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	4b04      	ldr	r3, [pc, #16]	; (8002a6c <MX_TIM4_Init+0xf0>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0201 	orr.w	r2, r2, #1
 8002a62:	60da      	str	r2, [r3, #12]
  /* USER CODE END TIM4_Init 2 */

}
 8002a64:	bf00      	nop
 8002a66:	3728      	adds	r7, #40	; 0x28
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	200003a4 	.word	0x200003a4
 8002a70:	40000800 	.word	0x40000800

08002a74 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a7a:	463b      	mov	r3, r7
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	601a      	str	r2, [r3, #0]
 8002a80:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002a82:	4b15      	ldr	r3, [pc, #84]	; (8002ad8 <MX_TIM6_Init+0x64>)
 8002a84:	4a15      	ldr	r2, [pc, #84]	; (8002adc <MX_TIM6_Init+0x68>)
 8002a86:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8002a88:	4b13      	ldr	r3, [pc, #76]	; (8002ad8 <MX_TIM6_Init+0x64>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a8e:	4b12      	ldr	r3, [pc, #72]	; (8002ad8 <MX_TIM6_Init+0x64>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8002a94:	4b10      	ldr	r3, [pc, #64]	; (8002ad8 <MX_TIM6_Init+0x64>)
 8002a96:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002a9a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a9c:	4b0e      	ldr	r3, [pc, #56]	; (8002ad8 <MX_TIM6_Init+0x64>)
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002aa2:	480d      	ldr	r0, [pc, #52]	; (8002ad8 <MX_TIM6_Init+0x64>)
 8002aa4:	f005 f95f 	bl	8007d66 <HAL_TIM_Base_Init>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d001      	beq.n	8002ab2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002aae:	f7ff fcc3 	bl	8002438 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ab2:	2300      	movs	r3, #0
 8002ab4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002aba:	463b      	mov	r3, r7
 8002abc:	4619      	mov	r1, r3
 8002abe:	4806      	ldr	r0, [pc, #24]	; (8002ad8 <MX_TIM6_Init+0x64>)
 8002ac0:	f006 fcae 	bl	8009420 <HAL_TIMEx_MasterConfigSynchronization>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002aca:	f7ff fcb5 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	200003ec 	.word	0x200003ec
 8002adc:	40001000 	.word	0x40001000

08002ae0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08a      	sub	sp, #40	; 0x28
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ae8:	f107 0318 	add.w	r3, r7, #24
 8002aec:	2200      	movs	r2, #0
 8002aee:	601a      	str	r2, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
 8002af2:	609a      	str	r2, [r3, #8]
 8002af4:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a30      	ldr	r2, [pc, #192]	; (8002bbc <HAL_TIM_Base_MspInit+0xdc>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d10c      	bne.n	8002b1a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b00:	4b2f      	ldr	r3, [pc, #188]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b02:	699b      	ldr	r3, [r3, #24]
 8002b04:	4a2e      	ldr	r2, [pc, #184]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b06:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002b0a:	6193      	str	r3, [r2, #24]
 8002b0c:	4b2c      	ldr	r3, [pc, #176]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b0e:	699b      	ldr	r3, [r3, #24]
 8002b10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002b14:	617b      	str	r3, [r7, #20]
 8002b16:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002b18:	e04b      	b.n	8002bb2 <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM4)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a29      	ldr	r2, [pc, #164]	; (8002bc4 <HAL_TIM_Base_MspInit+0xe4>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d12d      	bne.n	8002b80 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002b24:	4b26      	ldr	r3, [pc, #152]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b26:	69db      	ldr	r3, [r3, #28]
 8002b28:	4a25      	ldr	r2, [pc, #148]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b2a:	f043 0304 	orr.w	r3, r3, #4
 8002b2e:	61d3      	str	r3, [r2, #28]
 8002b30:	4b23      	ldr	r3, [pc, #140]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b32:	69db      	ldr	r3, [r3, #28]
 8002b34:	f003 0304 	and.w	r3, r3, #4
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b3c:	4b20      	ldr	r3, [pc, #128]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b3e:	699b      	ldr	r3, [r3, #24]
 8002b40:	4a1f      	ldr	r2, [pc, #124]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b42:	f043 0308 	orr.w	r3, r3, #8
 8002b46:	6193      	str	r3, [r2, #24]
 8002b48:	4b1d      	ldr	r3, [pc, #116]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b4a:	699b      	ldr	r3, [r3, #24]
 8002b4c:	f003 0308 	and.w	r3, r3, #8
 8002b50:	60fb      	str	r3, [r7, #12]
 8002b52:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = REMOTE_IN_Pin;
 8002b54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(REMOTE_IN_GPIO_Port, &GPIO_InitStruct);
 8002b62:	f107 0318 	add.w	r3, r7, #24
 8002b66:	4619      	mov	r1, r3
 8002b68:	4817      	ldr	r0, [pc, #92]	; (8002bc8 <HAL_TIM_Base_MspInit+0xe8>)
 8002b6a:	f004 f97f 	bl	8006e6c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002b6e:	2200      	movs	r2, #0
 8002b70:	2100      	movs	r1, #0
 8002b72:	201e      	movs	r0, #30
 8002b74:	f004 f801 	bl	8006b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b78:	201e      	movs	r0, #30
 8002b7a:	f004 f81a 	bl	8006bb2 <HAL_NVIC_EnableIRQ>
}
 8002b7e:	e018      	b.n	8002bb2 <HAL_TIM_Base_MspInit+0xd2>
  else if(tim_baseHandle->Instance==TIM6)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a11      	ldr	r2, [pc, #68]	; (8002bcc <HAL_TIM_Base_MspInit+0xec>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d113      	bne.n	8002bb2 <HAL_TIM_Base_MspInit+0xd2>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002b8a:	4b0d      	ldr	r3, [pc, #52]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b8c:	69db      	ldr	r3, [r3, #28]
 8002b8e:	4a0c      	ldr	r2, [pc, #48]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b90:	f043 0310 	orr.w	r3, r3, #16
 8002b94:	61d3      	str	r3, [r2, #28]
 8002b96:	4b0a      	ldr	r3, [pc, #40]	; (8002bc0 <HAL_TIM_Base_MspInit+0xe0>)
 8002b98:	69db      	ldr	r3, [r3, #28]
 8002b9a:	f003 0310 	and.w	r3, r3, #16
 8002b9e:	60bb      	str	r3, [r7, #8]
 8002ba0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	2100      	movs	r1, #0
 8002ba6:	2036      	movs	r0, #54	; 0x36
 8002ba8:	f003 ffe7 	bl	8006b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002bac:	2036      	movs	r0, #54	; 0x36
 8002bae:	f004 f800 	bl	8006bb2 <HAL_NVIC_EnableIRQ>
}
 8002bb2:	bf00      	nop
 8002bb4:	3728      	adds	r7, #40	; 0x28
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	40012c00 	.word	0x40012c00
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	40000800 	.word	0x40000800
 8002bc8:	40010c00 	.word	0x40010c00
 8002bcc:	40001000 	.word	0x40001000

08002bd0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08c      	sub	sp, #48	; 0x30
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	f107 031c 	add.w	r3, r7, #28
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
 8002be0:	605a      	str	r2, [r3, #4]
 8002be2:	609a      	str	r2, [r3, #8]
 8002be4:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bee:	d14f      	bne.n	8002c90 <HAL_TIM_Encoder_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bf0:	4b3e      	ldr	r3, [pc, #248]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002bf2:	69db      	ldr	r3, [r3, #28]
 8002bf4:	4a3d      	ldr	r2, [pc, #244]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002bf6:	f043 0301 	orr.w	r3, r3, #1
 8002bfa:	61d3      	str	r3, [r2, #28]
 8002bfc:	4b3b      	ldr	r3, [pc, #236]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	f003 0301 	and.w	r3, r3, #1
 8002c04:	61bb      	str	r3, [r7, #24]
 8002c06:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c08:	4b38      	ldr	r3, [pc, #224]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002c0a:	699b      	ldr	r3, [r3, #24]
 8002c0c:	4a37      	ldr	r2, [pc, #220]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002c0e:	f043 0304 	orr.w	r3, r3, #4
 8002c12:	6193      	str	r3, [r2, #24]
 8002c14:	4b35      	ldr	r3, [pc, #212]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002c16:	699b      	ldr	r3, [r3, #24]
 8002c18:	f003 0304 	and.w	r3, r3, #4
 8002c1c:	617b      	str	r3, [r7, #20]
 8002c1e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c20:	4b32      	ldr	r3, [pc, #200]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002c22:	699b      	ldr	r3, [r3, #24]
 8002c24:	4a31      	ldr	r2, [pc, #196]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002c26:	f043 0308 	orr.w	r3, r3, #8
 8002c2a:	6193      	str	r3, [r2, #24]
 8002c2c:	4b2f      	ldr	r3, [pc, #188]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	f003 0308 	and.w	r3, r3, #8
 8002c34:	613b      	str	r3, [r7, #16]
 8002c36:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c42:	2300      	movs	r3, #0
 8002c44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c46:	f107 031c 	add.w	r3, r7, #28
 8002c4a:	4619      	mov	r1, r3
 8002c4c:	4828      	ldr	r0, [pc, #160]	; (8002cf0 <HAL_TIM_Encoder_MspInit+0x120>)
 8002c4e:	f004 f90d 	bl	8006e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002c52:	2308      	movs	r3, #8
 8002c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c56:	2300      	movs	r3, #0
 8002c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c5e:	f107 031c 	add.w	r3, r7, #28
 8002c62:	4619      	mov	r1, r3
 8002c64:	4823      	ldr	r0, [pc, #140]	; (8002cf4 <HAL_TIM_Encoder_MspInit+0x124>)
 8002c66:	f004 f901 	bl	8006e6c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002c6a:	4b23      	ldr	r3, [pc, #140]	; (8002cf8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c7a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c86:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c88:	4a1b      	ldr	r2, [pc, #108]	; (8002cf8 <HAL_TIM_Encoder_MspInit+0x128>)
 8002c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c8c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002c8e:	e028      	b.n	8002ce2 <HAL_TIM_Encoder_MspInit+0x112>
  else if(tim_encoderHandle->Instance==TIM3)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a19      	ldr	r2, [pc, #100]	; (8002cfc <HAL_TIM_Encoder_MspInit+0x12c>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d123      	bne.n	8002ce2 <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c9a:	4b14      	ldr	r3, [pc, #80]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	4a13      	ldr	r2, [pc, #76]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ca0:	f043 0302 	orr.w	r3, r3, #2
 8002ca4:	61d3      	str	r3, [r2, #28]
 8002ca6:	4b11      	ldr	r3, [pc, #68]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	f003 0302 	and.w	r3, r3, #2
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cb2:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	4a0d      	ldr	r2, [pc, #52]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002cb8:	f043 0304 	orr.w	r3, r3, #4
 8002cbc:	6193      	str	r3, [r2, #24]
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <HAL_TIM_Encoder_MspInit+0x11c>)
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	f003 0304 	and.w	r3, r3, #4
 8002cc6:	60bb      	str	r3, [r7, #8]
 8002cc8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002cca:	23c0      	movs	r3, #192	; 0xc0
 8002ccc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd6:	f107 031c 	add.w	r3, r7, #28
 8002cda:	4619      	mov	r1, r3
 8002cdc:	4804      	ldr	r0, [pc, #16]	; (8002cf0 <HAL_TIM_Encoder_MspInit+0x120>)
 8002cde:	f004 f8c5 	bl	8006e6c <HAL_GPIO_Init>
}
 8002ce2:	bf00      	nop
 8002ce4:	3730      	adds	r7, #48	; 0x30
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	40010800 	.word	0x40010800
 8002cf4:	40010c00 	.word	0x40010c00
 8002cf8:	40010000 	.word	0x40010000
 8002cfc:	40000400 	.word	0x40000400

08002d00 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b088      	sub	sp, #32
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d08:	f107 0310 	add.w	r3, r7, #16
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a10      	ldr	r2, [pc, #64]	; (8002d5c <HAL_TIM_MspPostInit+0x5c>)
 8002d1c:	4293      	cmp	r3, r2
 8002d1e:	d118      	bne.n	8002d52 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d20:	4b0f      	ldr	r3, [pc, #60]	; (8002d60 <HAL_TIM_MspPostInit+0x60>)
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	4a0e      	ldr	r2, [pc, #56]	; (8002d60 <HAL_TIM_MspPostInit+0x60>)
 8002d26:	f043 0304 	orr.w	r3, r3, #4
 8002d2a:	6193      	str	r3, [r2, #24]
 8002d2c:	4b0c      	ldr	r3, [pc, #48]	; (8002d60 <HAL_TIM_MspPostInit+0x60>)
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	f003 0304 	and.w	r3, r3, #4
 8002d34:	60fb      	str	r3, [r7, #12]
 8002d36:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8002d38:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8002d3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d3e:	2302      	movs	r3, #2
 8002d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d42:	2302      	movs	r3, #2
 8002d44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d46:	f107 0310 	add.w	r3, r7, #16
 8002d4a:	4619      	mov	r1, r3
 8002d4c:	4805      	ldr	r0, [pc, #20]	; (8002d64 <HAL_TIM_MspPostInit+0x64>)
 8002d4e:	f004 f88d 	bl	8006e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002d52:	bf00      	nop
 8002d54:	3720      	adds	r7, #32
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40012c00 	.word	0x40012c00
 8002d60:	40021000 	.word	0x40021000
 8002d64:	40010800 	.word	0x40010800

08002d68 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8002d70:	1d39      	adds	r1, r7, #4
 8002d72:	f04f 33ff 	mov.w	r3, #4294967295
 8002d76:	2201      	movs	r2, #1
 8002d78:	4803      	ldr	r0, [pc, #12]	; (8002d88 <__io_putchar+0x20>)
 8002d7a:	f006 fc70 	bl	800965e <HAL_UART_Transmit>
	return ch;
 8002d7e:	687b      	ldr	r3, [r7, #4]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20000504 	.word	0x20000504

08002d8c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d90:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002d92:	4a14      	ldr	r2, [pc, #80]	; (8002de4 <MX_USART1_UART_Init+0x58>)
 8002d94:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002d96:	4b12      	ldr	r3, [pc, #72]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002d98:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d9c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d9e:	4b10      	ldr	r3, [pc, #64]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002da4:	4b0e      	ldr	r3, [pc, #56]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002db0:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002db2:	220c      	movs	r2, #12
 8002db4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002db6:	4b0a      	ldr	r3, [pc, #40]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dbc:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002dc2:	4807      	ldr	r0, [pc, #28]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002dc4:	f006 fbfb 	bl	80095be <HAL_UART_Init>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d001      	beq.n	8002dd2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002dce:	f7ff fb33 	bl	8002438 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* �ú����Ὺ�������жϣ���־λUART_IT_RXNE���������ý��ջ����Լ����ջ��������������� */
  HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	4904      	ldr	r1, [pc, #16]	; (8002de8 <MX_USART1_UART_Init+0x5c>)
 8002dd6:	4802      	ldr	r0, [pc, #8]	; (8002de0 <MX_USART1_UART_Init+0x54>)
 8002dd8:	f006 fcc4 	bl	8009764 <HAL_UART_Receive_IT>
  /* USER CODE END USART1_Init 2 */

}
 8002ddc:	bf00      	nop
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	20000504 	.word	0x20000504
 8002de4:	40013800 	.word	0x40013800
 8002de8:	20000500 	.word	0x20000500

08002dec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b088      	sub	sp, #32
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df4:	f107 0310 	add.w	r3, r7, #16
 8002df8:	2200      	movs	r2, #0
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	605a      	str	r2, [r3, #4]
 8002dfe:	609a      	str	r2, [r3, #8]
 8002e00:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a20      	ldr	r2, [pc, #128]	; (8002e88 <HAL_UART_MspInit+0x9c>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d139      	bne.n	8002e80 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e0c:	4b1f      	ldr	r3, [pc, #124]	; (8002e8c <HAL_UART_MspInit+0xa0>)
 8002e0e:	699b      	ldr	r3, [r3, #24]
 8002e10:	4a1e      	ldr	r2, [pc, #120]	; (8002e8c <HAL_UART_MspInit+0xa0>)
 8002e12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e16:	6193      	str	r3, [r2, #24]
 8002e18:	4b1c      	ldr	r3, [pc, #112]	; (8002e8c <HAL_UART_MspInit+0xa0>)
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e20:	60fb      	str	r3, [r7, #12]
 8002e22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e24:	4b19      	ldr	r3, [pc, #100]	; (8002e8c <HAL_UART_MspInit+0xa0>)
 8002e26:	699b      	ldr	r3, [r3, #24]
 8002e28:	4a18      	ldr	r2, [pc, #96]	; (8002e8c <HAL_UART_MspInit+0xa0>)
 8002e2a:	f043 0304 	orr.w	r3, r3, #4
 8002e2e:	6193      	str	r3, [r2, #24]
 8002e30:	4b16      	ldr	r3, [pc, #88]	; (8002e8c <HAL_UART_MspInit+0xa0>)
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	60bb      	str	r3, [r7, #8]
 8002e3a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e40:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e42:	2302      	movs	r3, #2
 8002e44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e46:	2303      	movs	r3, #3
 8002e48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e4a:	f107 0310 	add.w	r3, r7, #16
 8002e4e:	4619      	mov	r1, r3
 8002e50:	480f      	ldr	r0, [pc, #60]	; (8002e90 <HAL_UART_MspInit+0xa4>)
 8002e52:	f004 f80b 	bl	8006e6c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e64:	f107 0310 	add.w	r3, r7, #16
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4809      	ldr	r0, [pc, #36]	; (8002e90 <HAL_UART_MspInit+0xa4>)
 8002e6c:	f003 fffe 	bl	8006e6c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e70:	2200      	movs	r2, #0
 8002e72:	2100      	movs	r1, #0
 8002e74:	2025      	movs	r0, #37	; 0x25
 8002e76:	f003 fe80 	bl	8006b7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e7a:	2025      	movs	r0, #37	; 0x25
 8002e7c:	f003 fe99 	bl	8006bb2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002e80:	bf00      	nop
 8002e82:	3720      	adds	r7, #32
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	40013800 	.word	0x40013800
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	40010800 	.word	0x40010800

08002e94 <HAL_UART_RxCpltCallback>:
                ���ݴ������������
 * @param       huart:���ھ��
 * @retval      ��
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1)                      /* ����Ǵ���1 */
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a24      	ldr	r2, [pc, #144]	; (8002f34 <HAL_UART_RxCpltCallback+0xa0>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d142      	bne.n	8002f2c <HAL_UART_RxCpltCallback+0x98>
    {
        if ((g_usart_rx_sta & 0x8000) == 0)             /* ����δ��� */
 8002ea6:	4b24      	ldr	r3, [pc, #144]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002ea8:	881b      	ldrh	r3, [r3, #0]
 8002eaa:	b21b      	sxth	r3, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	db38      	blt.n	8002f22 <HAL_UART_RxCpltCallback+0x8e>
        {
            if (g_usart_rx_sta & 0x4000)                /* ���յ���0x0d�����س����� */
 8002eb0:	4b21      	ldr	r3, [pc, #132]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002eb2:	881b      	ldrh	r3, [r3, #0]
 8002eb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d011      	beq.n	8002ee0 <HAL_UART_RxCpltCallback+0x4c>
            {
                if (g_rx_buffer[0] != 0x0a)             /* ���յ��Ĳ���0x0a�������ǻ��м��� */
 8002ebc:	4b1f      	ldr	r3, [pc, #124]	; (8002f3c <HAL_UART_RxCpltCallback+0xa8>)
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	2b0a      	cmp	r3, #10
 8002ec2:	d003      	beq.n	8002ecc <HAL_UART_RxCpltCallback+0x38>
                {
                    g_usart_rx_sta = 0;                 /* ���մ���,���¿�ʼ */
 8002ec4:	4b1c      	ldr	r3, [pc, #112]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	801a      	strh	r2, [r3, #0]
 8002eca:	e02a      	b.n	8002f22 <HAL_UART_RxCpltCallback+0x8e>
                }
                else                                    /* ���յ�����0x0a�������м��� */
                {
                    g_usart_rx_sta |= 0x8000;           /* ��������� */
 8002ecc:	4b1a      	ldr	r3, [pc, #104]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002ece:	881b      	ldrh	r3, [r3, #0]
 8002ed0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ed4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ed8:	b29a      	uxth	r2, r3
 8002eda:	4b17      	ldr	r3, [pc, #92]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002edc:	801a      	strh	r2, [r3, #0]
 8002ede:	e020      	b.n	8002f22 <HAL_UART_RxCpltCallback+0x8e>
                }
            }
            else                                        /* ��û�յ�0X0d�����س����� */
            {
                if (g_rx_buffer[0] == 0x0d)
 8002ee0:	4b16      	ldr	r3, [pc, #88]	; (8002f3c <HAL_UART_RxCpltCallback+0xa8>)
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b0d      	cmp	r3, #13
 8002ee6:	d107      	bne.n	8002ef8 <HAL_UART_RxCpltCallback+0x64>
                    g_usart_rx_sta |= 0x4000;
 8002ee8:	4b13      	ldr	r3, [pc, #76]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002eea:	881b      	ldrh	r3, [r3, #0]
 8002eec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ef0:	b29a      	uxth	r2, r3
 8002ef2:	4b11      	ldr	r3, [pc, #68]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002ef4:	801a      	strh	r2, [r3, #0]
 8002ef6:	e014      	b.n	8002f22 <HAL_UART_RxCpltCallback+0x8e>
                else
                {
                    g_usart_rx_buf[g_usart_rx_sta & 0X3FFF] = g_rx_buffer[0];
 8002ef8:	4b0f      	ldr	r3, [pc, #60]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8002f00:	4a0e      	ldr	r2, [pc, #56]	; (8002f3c <HAL_UART_RxCpltCallback+0xa8>)
 8002f02:	7811      	ldrb	r1, [r2, #0]
 8002f04:	4a0e      	ldr	r2, [pc, #56]	; (8002f40 <HAL_UART_RxCpltCallback+0xac>)
 8002f06:	54d1      	strb	r1, [r2, r3]
                    g_usart_rx_sta++;
 8002f08:	4b0b      	ldr	r3, [pc, #44]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	3301      	adds	r3, #1
 8002f0e:	b29a      	uxth	r2, r3
 8002f10:	4b09      	ldr	r3, [pc, #36]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002f12:	801a      	strh	r2, [r3, #0]

                    if (g_usart_rx_sta > (USART_REC_LEN - 1))
 8002f14:	4b08      	ldr	r3, [pc, #32]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002f16:	881b      	ldrh	r3, [r3, #0]
 8002f18:	2bc7      	cmp	r3, #199	; 0xc7
 8002f1a:	d902      	bls.n	8002f22 <HAL_UART_RxCpltCallback+0x8e>
                    {
                        g_usart_rx_sta = 0;             /* �������ݴ���,���¿�ʼ���� */
 8002f1c:	4b06      	ldr	r3, [pc, #24]	; (8002f38 <HAL_UART_RxCpltCallback+0xa4>)
 8002f1e:	2200      	movs	r2, #0
 8002f20:	801a      	strh	r2, [r3, #0]
                    }
                }
            }
        }

        HAL_UART_Receive_IT(&huart1, (uint8_t *)g_rx_buffer, RXBUFFERSIZE);
 8002f22:	2201      	movs	r2, #1
 8002f24:	4905      	ldr	r1, [pc, #20]	; (8002f3c <HAL_UART_RxCpltCallback+0xa8>)
 8002f26:	4807      	ldr	r0, [pc, #28]	; (8002f44 <HAL_UART_RxCpltCallback+0xb0>)
 8002f28:	f006 fc1c 	bl	8009764 <HAL_UART_Receive_IT>
    }
}
 8002f2c:	bf00      	nop
 8002f2e:	3708      	adds	r7, #8
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40013800 	.word	0x40013800
 8002f38:	200004fc 	.word	0x200004fc
 8002f3c:	20000500 	.word	0x20000500
 8002f40:	20000434 	.word	0x20000434
 8002f44:	20000504 	.word	0x20000504

08002f48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f48:	f7ff fbb6 	bl	80026b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f4c:	480b      	ldr	r0, [pc, #44]	; (8002f7c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002f4e:	490c      	ldr	r1, [pc, #48]	; (8002f80 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002f50:	4a0c      	ldr	r2, [pc, #48]	; (8002f84 <LoopFillZerobss+0x16>)
  movs r3, #0
 8002f52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f54:	e002      	b.n	8002f5c <LoopCopyDataInit>

08002f56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f5a:	3304      	adds	r3, #4

08002f5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f60:	d3f9      	bcc.n	8002f56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f62:	4a09      	ldr	r2, [pc, #36]	; (8002f88 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002f64:	4c09      	ldr	r4, [pc, #36]	; (8002f8c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002f66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f68:	e001      	b.n	8002f6e <LoopFillZerobss>

08002f6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f6c:	3204      	adds	r2, #4

08002f6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f70:	d3fb      	bcc.n	8002f6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002f72:	f007 fadd 	bl	800a530 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f76:	f7fe fc6f 	bl	8001858 <main>
  bx lr
 8002f7a:	4770      	bx	lr
  ldr r0, =_sdata
 8002f7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f80:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002f84:	080123a4 	.word	0x080123a4
  ldr r2, =_sbss
 8002f88:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002f8c:	2000057c 	.word	0x2000057c

08002f90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f90:	e7fe      	b.n	8002f90 <ADC1_2_IRQHandler>

08002f92 <lcd_ex_st7789_reginit>:
 * @brief       ST7789 Ĵʼ
 * @param       
 * @retval      
 */
void lcd_ex_st7789_reginit(void)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8002f96:	2011      	movs	r0, #17
 8002f98:	f002 fc38 	bl	800580c <lcd_wr_regno>

     delay_ms(120);
 8002f9c:	2078      	movs	r0, #120	; 0x78
 8002f9e:	f007 faab 	bl	800a4f8 <delay_ms>

    lcd_wr_regno(0x36);
 8002fa2:	2036      	movs	r0, #54	; 0x36
 8002fa4:	f002 fc32 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8002fa8:	2000      	movs	r0, #0
 8002faa:	f002 fc1b 	bl	80057e4 <lcd_wr_data>


    lcd_wr_regno(0x3A);
 8002fae:	203a      	movs	r0, #58	; 0x3a
 8002fb0:	f002 fc2c 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0X05);
 8002fb4:	2005      	movs	r0, #5
 8002fb6:	f002 fc15 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8002fba:	20b2      	movs	r0, #178	; 0xb2
 8002fbc:	f002 fc26 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002fc0:	200c      	movs	r0, #12
 8002fc2:	f002 fc0f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8002fc6:	200c      	movs	r0, #12
 8002fc8:	f002 fc0c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8002fcc:	2000      	movs	r0, #0
 8002fce:	f002 fc09 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002fd2:	2033      	movs	r0, #51	; 0x33
 8002fd4:	f002 fc06 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8002fd8:	2033      	movs	r0, #51	; 0x33
 8002fda:	f002 fc03 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 8002fde:	20b7      	movs	r0, #183	; 0xb7
 8002fe0:	f002 fc14 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x35);
 8002fe4:	2035      	movs	r0, #53	; 0x35
 8002fe6:	f002 fbfd 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xBB); /* vcom */
 8002fea:	20bb      	movs	r0, #187	; 0xbb
 8002fec:	f002 fc0e 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x32);  /* 30 */
 8002ff0:	2032      	movs	r0, #50	; 0x32
 8002ff2:	f002 fbf7 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 8002ff6:	20c0      	movs	r0, #192	; 0xc0
 8002ff8:	f002 fc08 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0C);
 8002ffc:	200c      	movs	r0, #12
 8002ffe:	f002 fbf1 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 8003002:	20c2      	movs	r0, #194	; 0xc2
 8003004:	f002 fc02 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003008:	2001      	movs	r0, #1
 800300a:	f002 fbeb 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC3); /* vrh */
 800300e:	20c3      	movs	r0, #195	; 0xc3
 8003010:	f002 fbfc 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x10);  /* 17 0D */
 8003014:	2010      	movs	r0, #16
 8003016:	f002 fbe5 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC4); /* vdv */
 800301a:	20c4      	movs	r0, #196	; 0xc4
 800301c:	f002 fbf6 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 20 */
 8003020:	2020      	movs	r0, #32
 8003022:	f002 fbdf 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 8003026:	20c6      	movs	r0, #198	; 0xc6
 8003028:	f002 fbf0 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0f);
 800302c:	200f      	movs	r0, #15
 800302e:	f002 fbd9 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xD0);
 8003032:	20d0      	movs	r0, #208	; 0xd0
 8003034:	f002 fbea 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xA4);
 8003038:	20a4      	movs	r0, #164	; 0xa4
 800303a:	f002 fbd3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA1);
 800303e:	20a1      	movs	r0, #161	; 0xa1
 8003040:	f002 fbd0 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Set Gamma  */
 8003044:	20e0      	movs	r0, #224	; 0xe0
 8003046:	f002 fbe1 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xd0);
 800304a:	20d0      	movs	r0, #208	; 0xd0
 800304c:	f002 fbca 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003050:	2000      	movs	r0, #0
 8003052:	f002 fbc7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003056:	2002      	movs	r0, #2
 8003058:	f002 fbc4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x07);
 800305c:	2007      	movs	r0, #7
 800305e:	f002 fbc1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0a);
 8003062:	200a      	movs	r0, #10
 8003064:	f002 fbbe 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x28);
 8003068:	2028      	movs	r0, #40	; 0x28
 800306a:	f002 fbbb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x32);
 800306e:	2032      	movs	r0, #50	; 0x32
 8003070:	f002 fbb8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0X44);
 8003074:	2044      	movs	r0, #68	; 0x44
 8003076:	f002 fbb5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x42);
 800307a:	2042      	movs	r0, #66	; 0x42
 800307c:	f002 fbb2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x06);
 8003080:	2006      	movs	r0, #6
 8003082:	f002 fbaf 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0e);
 8003086:	200e      	movs	r0, #14
 8003088:	f002 fbac 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x12);
 800308c:	2012      	movs	r0, #18
 800308e:	f002 fba9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x14);
 8003092:	2014      	movs	r0, #20
 8003094:	f002 fba6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003098:	2017      	movs	r0, #23
 800309a:	f002 fba3 	bl	80057e4 <lcd_wr_data>


    lcd_wr_regno(0XE1);  /* Set Gamma */
 800309e:	20e1      	movs	r0, #225	; 0xe1
 80030a0:	f002 fbb4 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xd0);
 80030a4:	20d0      	movs	r0, #208	; 0xd0
 80030a6:	f002 fb9d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80030aa:	2000      	movs	r0, #0
 80030ac:	f002 fb9a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x02);
 80030b0:	2002      	movs	r0, #2
 80030b2:	f002 fb97 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x07);
 80030b6:	2007      	movs	r0, #7
 80030b8:	f002 fb94 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0a);
 80030bc:	200a      	movs	r0, #10
 80030be:	f002 fb91 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x28);
 80030c2:	2028      	movs	r0, #40	; 0x28
 80030c4:	f002 fb8e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x31);
 80030c8:	2031      	movs	r0, #49	; 0x31
 80030ca:	f002 fb8b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x54);
 80030ce:	2054      	movs	r0, #84	; 0x54
 80030d0:	f002 fb88 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x47);
 80030d4:	2047      	movs	r0, #71	; 0x47
 80030d6:	f002 fb85 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0e);
 80030da:	200e      	movs	r0, #14
 80030dc:	f002 fb82 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1c);
 80030e0:	201c      	movs	r0, #28
 80030e2:	f002 fb7f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x17);
 80030e6:	2017      	movs	r0, #23
 80030e8:	f002 fb7c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1b);
 80030ec:	201b      	movs	r0, #27
 80030ee:	f002 fb79 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1e);
 80030f2:	201e      	movs	r0, #30
 80030f4:	f002 fb76 	bl	80057e4 <lcd_wr_data>


    lcd_wr_regno(0x2A);
 80030f8:	202a      	movs	r0, #42	; 0x2a
 80030fa:	f002 fb87 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80030fe:	2000      	movs	r0, #0
 8003100:	f002 fb70 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003104:	2000      	movs	r0, #0
 8003106:	f002 fb6d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800310a:	2000      	movs	r0, #0
 800310c:	f002 fb6a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xef);
 8003110:	20ef      	movs	r0, #239	; 0xef
 8003112:	f002 fb67 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x2B);
 8003116:	202b      	movs	r0, #43	; 0x2b
 8003118:	f002 fb78 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800311c:	2000      	movs	r0, #0
 800311e:	f002 fb61 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003122:	2000      	movs	r0, #0
 8003124:	f002 fb5e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003128:	2001      	movs	r0, #1
 800312a:	f002 fb5b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3f);
 800312e:	203f      	movs	r0, #63	; 0x3f
 8003130:	f002 fb58 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x29); /* display on */
 8003134:	2029      	movs	r0, #41	; 0x29
 8003136:	f002 fb69 	bl	800580c <lcd_wr_regno>
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}

0800313e <lcd_ex_ili9341_reginit>:
 * @brief       ILI9341Ĵʼ
 * @param       
 * @retval      
 */
void lcd_ex_ili9341_reginit(void)
{
 800313e:	b580      	push	{r7, lr}
 8003140:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xCF);
 8003142:	20cf      	movs	r0, #207	; 0xcf
 8003144:	f002 fb62 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003148:	2000      	movs	r0, #0
 800314a:	f002 fb4b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC1);
 800314e:	20c1      	movs	r0, #193	; 0xc1
 8003150:	f002 fb48 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0X30);
 8003154:	2030      	movs	r0, #48	; 0x30
 8003156:	f002 fb45 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xED);
 800315a:	20ed      	movs	r0, #237	; 0xed
 800315c:	f002 fb56 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x64);
 8003160:	2064      	movs	r0, #100	; 0x64
 8003162:	f002 fb3f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x03);
 8003166:	2003      	movs	r0, #3
 8003168:	f002 fb3c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0X12);
 800316c:	2012      	movs	r0, #18
 800316e:	f002 fb39 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0X81);
 8003172:	2081      	movs	r0, #129	; 0x81
 8003174:	f002 fb36 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xE8);
 8003178:	20e8      	movs	r0, #232	; 0xe8
 800317a:	f002 fb47 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x85);
 800317e:	2085      	movs	r0, #133	; 0x85
 8003180:	f002 fb30 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x10);
 8003184:	2010      	movs	r0, #16
 8003186:	f002 fb2d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x7A);
 800318a:	207a      	movs	r0, #122	; 0x7a
 800318c:	f002 fb2a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xCB);
 8003190:	20cb      	movs	r0, #203	; 0xcb
 8003192:	f002 fb3b 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x39);
 8003196:	2039      	movs	r0, #57	; 0x39
 8003198:	f002 fb24 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2C);
 800319c:	202c      	movs	r0, #44	; 0x2c
 800319e:	f002 fb21 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031a2:	2000      	movs	r0, #0
 80031a4:	f002 fb1e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x34);
 80031a8:	2034      	movs	r0, #52	; 0x34
 80031aa:	f002 fb1b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x02);
 80031ae:	2002      	movs	r0, #2
 80031b0:	f002 fb18 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xF7);
 80031b4:	20f7      	movs	r0, #247	; 0xf7
 80031b6:	f002 fb29 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x20);
 80031ba:	2020      	movs	r0, #32
 80031bc:	f002 fb12 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xEA);
 80031c0:	20ea      	movs	r0, #234	; 0xea
 80031c2:	f002 fb23 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80031c6:	2000      	movs	r0, #0
 80031c8:	f002 fb0c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80031cc:	2000      	movs	r0, #0
 80031ce:	f002 fb09 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xC0); /* Power control */
 80031d2:	20c0      	movs	r0, #192	; 0xc0
 80031d4:	f002 fb1a 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x1B);  /* VRH[5:0] */
 80031d8:	201b      	movs	r0, #27
 80031da:	f002 fb03 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xC1); /* Power control */
 80031de:	20c1      	movs	r0, #193	; 0xc1
 80031e0:	f002 fb14 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);  /* SAP[2:0];BT[3:0] */
 80031e4:	2001      	movs	r0, #1
 80031e6:	f002 fafd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xC5); /* VCM control */
 80031ea:	20c5      	movs	r0, #197	; 0xc5
 80031ec:	f002 fb0e 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x30);  /* 3F */
 80031f0:	2030      	movs	r0, #48	; 0x30
 80031f2:	f002 faf7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x30);  /* 3C */
 80031f6:	2030      	movs	r0, #48	; 0x30
 80031f8:	f002 faf4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xC7); /* VCM control2 */
 80031fc:	20c7      	movs	r0, #199	; 0xc7
 80031fe:	f002 fb05 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0XB7);
 8003202:	20b7      	movs	r0, #183	; 0xb7
 8003204:	f002 faee 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x36); /*  Memory Access Control */
 8003208:	2036      	movs	r0, #54	; 0x36
 800320a:	f002 faff 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x48);
 800320e:	2048      	movs	r0, #72	; 0x48
 8003210:	f002 fae8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x3A);
 8003214:	203a      	movs	r0, #58	; 0x3a
 8003216:	f002 faf9 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x55);
 800321a:	2055      	movs	r0, #85	; 0x55
 800321c:	f002 fae2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xB1);
 8003220:	20b1      	movs	r0, #177	; 0xb1
 8003222:	f002 faf3 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003226:	2000      	movs	r0, #0
 8003228:	f002 fadc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1A);
 800322c:	201a      	movs	r0, #26
 800322e:	f002 fad9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xB6); /*  Display Function Control */
 8003232:	20b6      	movs	r0, #182	; 0xb6
 8003234:	f002 faea 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0A);
 8003238:	200a      	movs	r0, #10
 800323a:	f002 fad3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA2);
 800323e:	20a2      	movs	r0, #162	; 0xa2
 8003240:	f002 fad0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xF2); /*  3Gamma Function Disable */
 8003244:	20f2      	movs	r0, #242	; 0xf2
 8003246:	f002 fae1 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800324a:	2000      	movs	r0, #0
 800324c:	f002 faca 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x26); /* Gamma curve selected */
 8003250:	2026      	movs	r0, #38	; 0x26
 8003252:	f002 fadb 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003256:	2001      	movs	r0, #1
 8003258:	f002 fac4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xE0); /* Set Gamma */
 800325c:	20e0      	movs	r0, #224	; 0xe0
 800325e:	f002 fad5 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8003262:	200f      	movs	r0, #15
 8003264:	f002 fabe 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003268:	202a      	movs	r0, #42	; 0x2a
 800326a:	f002 fabb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x28);
 800326e:	2028      	movs	r0, #40	; 0x28
 8003270:	f002 fab8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x08);
 8003274:	2008      	movs	r0, #8
 8003276:	f002 fab5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0E);
 800327a:	200e      	movs	r0, #14
 800327c:	f002 fab2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x08);
 8003280:	2008      	movs	r0, #8
 8003282:	f002 faaf 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x54);
 8003286:	2054      	movs	r0, #84	; 0x54
 8003288:	f002 faac 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0XA9);
 800328c:	20a9      	movs	r0, #169	; 0xa9
 800328e:	f002 faa9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x43);
 8003292:	2043      	movs	r0, #67	; 0x43
 8003294:	f002 faa6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0A);
 8003298:	200a      	movs	r0, #10
 800329a:	f002 faa3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 800329e:	200f      	movs	r0, #15
 80032a0:	f002 faa0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032a4:	2000      	movs	r0, #0
 80032a6:	f002 fa9d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032aa:	2000      	movs	r0, #0
 80032ac:	f002 fa9a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032b0:	2000      	movs	r0, #0
 80032b2:	f002 fa97 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80032b6:	2000      	movs	r0, #0
 80032b8:	f002 fa94 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0XE1);    /* Set Gamma */
 80032bc:	20e1      	movs	r0, #225	; 0xe1
 80032be:	f002 faa5 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80032c2:	2000      	movs	r0, #0
 80032c4:	f002 fa8e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x15);
 80032c8:	2015      	movs	r0, #21
 80032ca:	f002 fa8b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x17);
 80032ce:	2017      	movs	r0, #23
 80032d0:	f002 fa88 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x07);
 80032d4:	2007      	movs	r0, #7
 80032d6:	f002 fa85 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x11);
 80032da:	2011      	movs	r0, #17
 80032dc:	f002 fa82 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x06);
 80032e0:	2006      	movs	r0, #6
 80032e2:	f002 fa7f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2B);
 80032e6:	202b      	movs	r0, #43	; 0x2b
 80032e8:	f002 fa7c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x56);
 80032ec:	2056      	movs	r0, #86	; 0x56
 80032ee:	f002 fa79 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 80032f2:	203c      	movs	r0, #60	; 0x3c
 80032f4:	f002 fa76 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x05);
 80032f8:	2005      	movs	r0, #5
 80032fa:	f002 fa73 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x10);
 80032fe:	2010      	movs	r0, #16
 8003300:	f002 fa70 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8003304:	200f      	movs	r0, #15
 8003306:	f002 fa6d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3F);
 800330a:	203f      	movs	r0, #63	; 0x3f
 800330c:	f002 fa6a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3F);
 8003310:	203f      	movs	r0, #63	; 0x3f
 8003312:	f002 fa67 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8003316:	200f      	movs	r0, #15
 8003318:	f002 fa64 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x2B);
 800331c:	202b      	movs	r0, #43	; 0x2b
 800331e:	f002 fa75 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003322:	2000      	movs	r0, #0
 8003324:	f002 fa5e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003328:	2000      	movs	r0, #0
 800332a:	f002 fa5b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 800332e:	2001      	movs	r0, #1
 8003330:	f002 fa58 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3f);
 8003334:	203f      	movs	r0, #63	; 0x3f
 8003336:	f002 fa55 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x2A);
 800333a:	202a      	movs	r0, #42	; 0x2a
 800333c:	f002 fa66 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003340:	2000      	movs	r0, #0
 8003342:	f002 fa4f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003346:	2000      	movs	r0, #0
 8003348:	f002 fa4c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800334c:	2000      	movs	r0, #0
 800334e:	f002 fa49 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xef);
 8003352:	20ef      	movs	r0, #239	; 0xef
 8003354:	f002 fa46 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x11); /* Exit Sleep */
 8003358:	2011      	movs	r0, #17
 800335a:	f002 fa57 	bl	800580c <lcd_wr_regno>
    delay_ms(120);
 800335e:	2078      	movs	r0, #120	; 0x78
 8003360:	f007 f8ca 	bl	800a4f8 <delay_ms>
    lcd_wr_regno(0x29); /* display on */
 8003364:	2029      	movs	r0, #41	; 0x29
 8003366:	f002 fa51 	bl	800580c <lcd_wr_regno>
 }
 800336a:	bf00      	nop
 800336c:	bd80      	pop	{r7, pc}

0800336e <lcd_ex_nt35310_reginit>:
 * @brief       NT35310Ĵʼ
 * @param       
 * @retval      
 */
void lcd_ex_nt35310_reginit(void)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xED);
 8003372:	20ed      	movs	r0, #237	; 0xed
 8003374:	f002 fa4a 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003378:	2001      	movs	r0, #1
 800337a:	f002 fa33 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFE);
 800337e:	20fe      	movs	r0, #254	; 0xfe
 8003380:	f002 fa30 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xEE);
 8003384:	20ee      	movs	r0, #238	; 0xee
 8003386:	f002 fa41 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xDE);
 800338a:	20de      	movs	r0, #222	; 0xde
 800338c:	f002 fa2a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x21);
 8003390:	2021      	movs	r0, #33	; 0x21
 8003392:	f002 fa27 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF1);
 8003396:	20f1      	movs	r0, #241	; 0xf1
 8003398:	f002 fa38 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);
 800339c:	2001      	movs	r0, #1
 800339e:	f002 fa21 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xDF);
 80033a2:	20df      	movs	r0, #223	; 0xdf
 80033a4:	f002 fa32 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x10);
 80033a8:	2010      	movs	r0, #16
 80033aa:	f002 fa1b 	bl	80057e4 <lcd_wr_data>

    /* VCOMvoltage */
    lcd_wr_regno(0xC4);
 80033ae:	20c4      	movs	r0, #196	; 0xc4
 80033b0:	f002 fa2c 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x8F);  /* 5f */
 80033b4:	208f      	movs	r0, #143	; 0x8f
 80033b6:	f002 fa15 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80033ba:	20c6      	movs	r0, #198	; 0xc6
 80033bc:	f002 fa26 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80033c0:	2000      	movs	r0, #0
 80033c2:	f002 fa0f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80033c6:	20e2      	movs	r0, #226	; 0xe2
 80033c8:	f002 fa0c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80033cc:	20e2      	movs	r0, #226	; 0xe2
 80033ce:	f002 fa09 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xE2);
 80033d2:	20e2      	movs	r0, #226	; 0xe2
 80033d4:	f002 fa06 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xBF);
 80033d8:	20bf      	movs	r0, #191	; 0xbf
 80033da:	f002 fa17 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xAA);
 80033de:	20aa      	movs	r0, #170	; 0xaa
 80033e0:	f002 fa00 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB0);
 80033e4:	20b0      	movs	r0, #176	; 0xb0
 80033e6:	f002 fa11 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0D);
 80033ea:	200d      	movs	r0, #13
 80033ec:	f002 f9fa 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033f0:	2000      	movs	r0, #0
 80033f2:	f002 f9f7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0D);
 80033f6:	200d      	movs	r0, #13
 80033f8:	f002 f9f4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80033fc:	2000      	movs	r0, #0
 80033fe:	f002 f9f1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x11);
 8003402:	2011      	movs	r0, #17
 8003404:	f002 f9ee 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003408:	2000      	movs	r0, #0
 800340a:	f002 f9eb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x19);
 800340e:	2019      	movs	r0, #25
 8003410:	f002 f9e8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003414:	2000      	movs	r0, #0
 8003416:	f002 f9e5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x21);
 800341a:	2021      	movs	r0, #33	; 0x21
 800341c:	f002 f9e2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003420:	2000      	movs	r0, #0
 8003422:	f002 f9df 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2D);
 8003426:	202d      	movs	r0, #45	; 0x2d
 8003428:	f002 f9dc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800342c:	2000      	movs	r0, #0
 800342e:	f002 f9d9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3D);
 8003432:	203d      	movs	r0, #61	; 0x3d
 8003434:	f002 f9d6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003438:	2000      	movs	r0, #0
 800343a:	f002 f9d3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x5D);
 800343e:	205d      	movs	r0, #93	; 0x5d
 8003440:	f002 f9d0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003444:	2000      	movs	r0, #0
 8003446:	f002 f9cd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x5D);
 800344a:	205d      	movs	r0, #93	; 0x5d
 800344c:	f002 f9ca 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003450:	2000      	movs	r0, #0
 8003452:	f002 f9c7 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB1);
 8003456:	20b1      	movs	r0, #177	; 0xb1
 8003458:	f002 f9d8 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x80);
 800345c:	2080      	movs	r0, #128	; 0x80
 800345e:	f002 f9c1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003462:	2000      	movs	r0, #0
 8003464:	f002 f9be 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003468:	208b      	movs	r0, #139	; 0x8b
 800346a:	f002 f9bb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800346e:	2000      	movs	r0, #0
 8003470:	f002 f9b8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x96);
 8003474:	2096      	movs	r0, #150	; 0x96
 8003476:	f002 f9b5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800347a:	2000      	movs	r0, #0
 800347c:	f002 f9b2 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB2);
 8003480:	20b2      	movs	r0, #178	; 0xb2
 8003482:	f002 f9c3 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003486:	2000      	movs	r0, #0
 8003488:	f002 f9ac 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800348c:	2000      	movs	r0, #0
 800348e:	f002 f9a9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003492:	2002      	movs	r0, #2
 8003494:	f002 f9a6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003498:	2000      	movs	r0, #0
 800349a:	f002 f9a3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x03);
 800349e:	2003      	movs	r0, #3
 80034a0:	f002 f9a0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034a4:	2000      	movs	r0, #0
 80034a6:	f002 f99d 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB3);
 80034aa:	20b3      	movs	r0, #179	; 0xb3
 80034ac:	f002 f9ae 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80034b0:	2000      	movs	r0, #0
 80034b2:	f002 f997 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034b6:	2000      	movs	r0, #0
 80034b8:	f002 f994 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034bc:	2000      	movs	r0, #0
 80034be:	f002 f991 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034c2:	2000      	movs	r0, #0
 80034c4:	f002 f98e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034c8:	2000      	movs	r0, #0
 80034ca:	f002 f98b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034ce:	2000      	movs	r0, #0
 80034d0:	f002 f988 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034d4:	2000      	movs	r0, #0
 80034d6:	f002 f985 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034da:	2000      	movs	r0, #0
 80034dc:	f002 f982 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034e0:	2000      	movs	r0, #0
 80034e2:	f002 f97f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034e6:	2000      	movs	r0, #0
 80034e8:	f002 f97c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034ec:	2000      	movs	r0, #0
 80034ee:	f002 f979 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034f2:	2000      	movs	r0, #0
 80034f4:	f002 f976 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034f8:	2000      	movs	r0, #0
 80034fa:	f002 f973 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80034fe:	2000      	movs	r0, #0
 8003500:	f002 f970 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003504:	2000      	movs	r0, #0
 8003506:	f002 f96d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800350a:	2000      	movs	r0, #0
 800350c:	f002 f96a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003510:	2000      	movs	r0, #0
 8003512:	f002 f967 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003516:	2000      	movs	r0, #0
 8003518:	f002 f964 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800351c:	2000      	movs	r0, #0
 800351e:	f002 f961 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003522:	2000      	movs	r0, #0
 8003524:	f002 f95e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003528:	2000      	movs	r0, #0
 800352a:	f002 f95b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800352e:	2000      	movs	r0, #0
 8003530:	f002 f958 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003534:	2000      	movs	r0, #0
 8003536:	f002 f955 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800353a:	2000      	movs	r0, #0
 800353c:	f002 f952 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 8003540:	20b4      	movs	r0, #180	; 0xb4
 8003542:	f002 f963 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x8B);
 8003546:	208b      	movs	r0, #139	; 0x8b
 8003548:	f002 f94c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800354c:	2000      	movs	r0, #0
 800354e:	f002 f949 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x96);
 8003552:	2096      	movs	r0, #150	; 0x96
 8003554:	f002 f946 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003558:	2000      	movs	r0, #0
 800355a:	f002 f943 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA1);
 800355e:	20a1      	movs	r0, #161	; 0xa1
 8003560:	f002 f940 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003564:	2000      	movs	r0, #0
 8003566:	f002 f93d 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB5);
 800356a:	20b5      	movs	r0, #181	; 0xb5
 800356c:	f002 f94e 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x02);
 8003570:	2002      	movs	r0, #2
 8003572:	f002 f937 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003576:	2000      	movs	r0, #0
 8003578:	f002 f934 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x03);
 800357c:	2003      	movs	r0, #3
 800357e:	f002 f931 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003582:	2000      	movs	r0, #0
 8003584:	f002 f92e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x04);
 8003588:	2004      	movs	r0, #4
 800358a:	f002 f92b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800358e:	2000      	movs	r0, #0
 8003590:	f002 f928 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB6);
 8003594:	20b6      	movs	r0, #182	; 0xb6
 8003596:	f002 f939 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800359a:	2000      	movs	r0, #0
 800359c:	f002 f922 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035a0:	2000      	movs	r0, #0
 80035a2:	f002 f91f 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 80035a6:	20b7      	movs	r0, #183	; 0xb7
 80035a8:	f002 f930 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80035ac:	2000      	movs	r0, #0
 80035ae:	f002 f919 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035b2:	2000      	movs	r0, #0
 80035b4:	f002 f916 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3F);
 80035b8:	203f      	movs	r0, #63	; 0x3f
 80035ba:	f002 f913 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035be:	2000      	movs	r0, #0
 80035c0:	f002 f910 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x5E);
 80035c4:	205e      	movs	r0, #94	; 0x5e
 80035c6:	f002 f90d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035ca:	2000      	movs	r0, #0
 80035cc:	f002 f90a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x64);
 80035d0:	2064      	movs	r0, #100	; 0x64
 80035d2:	f002 f907 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035d6:	2000      	movs	r0, #0
 80035d8:	f002 f904 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x8C);
 80035dc:	208c      	movs	r0, #140	; 0x8c
 80035de:	f002 f901 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035e2:	2000      	movs	r0, #0
 80035e4:	f002 f8fe 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xAC);
 80035e8:	20ac      	movs	r0, #172	; 0xac
 80035ea:	f002 f8fb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035ee:	2000      	movs	r0, #0
 80035f0:	f002 f8f8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xDC);
 80035f4:	20dc      	movs	r0, #220	; 0xdc
 80035f6:	f002 f8f5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80035fa:	2000      	movs	r0, #0
 80035fc:	f002 f8f2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x70);
 8003600:	2070      	movs	r0, #112	; 0x70
 8003602:	f002 f8ef 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003606:	2000      	movs	r0, #0
 8003608:	f002 f8ec 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x90);
 800360c:	2090      	movs	r0, #144	; 0x90
 800360e:	f002 f8e9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003612:	2000      	movs	r0, #0
 8003614:	f002 f8e6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xEB);
 8003618:	20eb      	movs	r0, #235	; 0xeb
 800361a:	f002 f8e3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800361e:	2000      	movs	r0, #0
 8003620:	f002 f8e0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8003624:	20dc      	movs	r0, #220	; 0xdc
 8003626:	f002 f8dd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800362a:	2000      	movs	r0, #0
 800362c:	f002 f8da 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB8);
 8003630:	20b8      	movs	r0, #184	; 0xb8
 8003632:	f002 f8eb 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003636:	2000      	movs	r0, #0
 8003638:	f002 f8d4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800363c:	2000      	movs	r0, #0
 800363e:	f002 f8d1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003642:	2000      	movs	r0, #0
 8003644:	f002 f8ce 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003648:	2000      	movs	r0, #0
 800364a:	f002 f8cb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800364e:	2000      	movs	r0, #0
 8003650:	f002 f8c8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003654:	2000      	movs	r0, #0
 8003656:	f002 f8c5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800365a:	2000      	movs	r0, #0
 800365c:	f002 f8c2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003660:	2000      	movs	r0, #0
 8003662:	f002 f8bf 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xBA);
 8003666:	20ba      	movs	r0, #186	; 0xba
 8003668:	f002 f8d0 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x24);
 800366c:	2024      	movs	r0, #36	; 0x24
 800366e:	f002 f8b9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003672:	2000      	movs	r0, #0
 8003674:	f002 f8b6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003678:	2000      	movs	r0, #0
 800367a:	f002 f8b3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800367e:	2000      	movs	r0, #0
 8003680:	f002 f8b0 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 8003684:	20c1      	movs	r0, #193	; 0xc1
 8003686:	f002 f8c1 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x20);
 800368a:	2020      	movs	r0, #32
 800368c:	f002 f8aa 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003690:	2000      	movs	r0, #0
 8003692:	f002 f8a7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x54);
 8003696:	2054      	movs	r0, #84	; 0x54
 8003698:	f002 f8a4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800369c:	2000      	movs	r0, #0
 800369e:	f002 f8a1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80036a2:	20ff      	movs	r0, #255	; 0xff
 80036a4:	f002 f89e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036a8:	2000      	movs	r0, #0
 80036aa:	f002 f89b 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 80036ae:	20c2      	movs	r0, #194	; 0xc2
 80036b0:	f002 f8ac 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0A);
 80036b4:	200a      	movs	r0, #10
 80036b6:	f002 f895 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036ba:	2000      	movs	r0, #0
 80036bc:	f002 f892 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x04);
 80036c0:	2004      	movs	r0, #4
 80036c2:	f002 f88f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036c6:	2000      	movs	r0, #0
 80036c8:	f002 f88c 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC3);
 80036cc:	20c3      	movs	r0, #195	; 0xc3
 80036ce:	f002 f89d 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x3C);
 80036d2:	203c      	movs	r0, #60	; 0x3c
 80036d4:	f002 f886 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036d8:	2000      	movs	r0, #0
 80036da:	f002 f883 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3A);
 80036de:	203a      	movs	r0, #58	; 0x3a
 80036e0:	f002 f880 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036e4:	2000      	movs	r0, #0
 80036e6:	f002 f87d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x39);
 80036ea:	2039      	movs	r0, #57	; 0x39
 80036ec:	f002 f87a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036f0:	2000      	movs	r0, #0
 80036f2:	f002 f877 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x37);
 80036f6:	2037      	movs	r0, #55	; 0x37
 80036f8:	f002 f874 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80036fc:	2000      	movs	r0, #0
 80036fe:	f002 f871 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003702:	203c      	movs	r0, #60	; 0x3c
 8003704:	f002 f86e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003708:	2000      	movs	r0, #0
 800370a:	f002 f86b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x36);
 800370e:	2036      	movs	r0, #54	; 0x36
 8003710:	f002 f868 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003714:	2000      	movs	r0, #0
 8003716:	f002 f865 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x32);
 800371a:	2032      	movs	r0, #50	; 0x32
 800371c:	f002 f862 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003720:	2000      	movs	r0, #0
 8003722:	f002 f85f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2F);
 8003726:	202f      	movs	r0, #47	; 0x2f
 8003728:	f002 f85c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800372c:	2000      	movs	r0, #0
 800372e:	f002 f859 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2C);
 8003732:	202c      	movs	r0, #44	; 0x2c
 8003734:	f002 f856 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003738:	2000      	movs	r0, #0
 800373a:	f002 f853 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x29);
 800373e:	2029      	movs	r0, #41	; 0x29
 8003740:	f002 f850 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003744:	2000      	movs	r0, #0
 8003746:	f002 f84d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x26);
 800374a:	2026      	movs	r0, #38	; 0x26
 800374c:	f002 f84a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003750:	2000      	movs	r0, #0
 8003752:	f002 f847 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003756:	2024      	movs	r0, #36	; 0x24
 8003758:	f002 f844 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800375c:	2000      	movs	r0, #0
 800375e:	f002 f841 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x24);
 8003762:	2024      	movs	r0, #36	; 0x24
 8003764:	f002 f83e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003768:	2000      	movs	r0, #0
 800376a:	f002 f83b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x23);
 800376e:	2023      	movs	r0, #35	; 0x23
 8003770:	f002 f838 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003774:	2000      	movs	r0, #0
 8003776:	f002 f835 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 800377a:	203c      	movs	r0, #60	; 0x3c
 800377c:	f002 f832 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003780:	2000      	movs	r0, #0
 8003782:	f002 f82f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003786:	2036      	movs	r0, #54	; 0x36
 8003788:	f002 f82c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800378c:	2000      	movs	r0, #0
 800378e:	f002 f829 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x32);
 8003792:	2032      	movs	r0, #50	; 0x32
 8003794:	f002 f826 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003798:	2000      	movs	r0, #0
 800379a:	f002 f823 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2F);
 800379e:	202f      	movs	r0, #47	; 0x2f
 80037a0:	f002 f820 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037a4:	2000      	movs	r0, #0
 80037a6:	f002 f81d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80037aa:	202c      	movs	r0, #44	; 0x2c
 80037ac:	f002 f81a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037b0:	2000      	movs	r0, #0
 80037b2:	f002 f817 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x29);
 80037b6:	2029      	movs	r0, #41	; 0x29
 80037b8:	f002 f814 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037bc:	2000      	movs	r0, #0
 80037be:	f002 f811 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x26);
 80037c2:	2026      	movs	r0, #38	; 0x26
 80037c4:	f002 f80e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037c8:	2000      	movs	r0, #0
 80037ca:	f002 f80b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x24);
 80037ce:	2024      	movs	r0, #36	; 0x24
 80037d0:	f002 f808 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037d4:	2000      	movs	r0, #0
 80037d6:	f002 f805 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x24);
 80037da:	2024      	movs	r0, #36	; 0x24
 80037dc:	f002 f802 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037e0:	2000      	movs	r0, #0
 80037e2:	f001 ffff 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x23);
 80037e6:	2023      	movs	r0, #35	; 0x23
 80037e8:	f001 fffc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037ec:	2000      	movs	r0, #0
 80037ee:	f001 fff9 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC4);
 80037f2:	20c4      	movs	r0, #196	; 0xc4
 80037f4:	f002 f80a 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x62);
 80037f8:	2062      	movs	r0, #98	; 0x62
 80037fa:	f001 fff3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80037fe:	2000      	movs	r0, #0
 8003800:	f001 fff0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x05);
 8003804:	2005      	movs	r0, #5
 8003806:	f001 ffed 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800380a:	2000      	movs	r0, #0
 800380c:	f001 ffea 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003810:	2084      	movs	r0, #132	; 0x84
 8003812:	f001 ffe7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003816:	2000      	movs	r0, #0
 8003818:	f001 ffe4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xF0);
 800381c:	20f0      	movs	r0, #240	; 0xf0
 800381e:	f001 ffe1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003822:	2000      	movs	r0, #0
 8003824:	f001 ffde 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x18);
 8003828:	2018      	movs	r0, #24
 800382a:	f001 ffdb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800382e:	2000      	movs	r0, #0
 8003830:	f001 ffd8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA4);
 8003834:	20a4      	movs	r0, #164	; 0xa4
 8003836:	f001 ffd5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800383a:	2000      	movs	r0, #0
 800383c:	f001 ffd2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x18);
 8003840:	2018      	movs	r0, #24
 8003842:	f001 ffcf 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003846:	2000      	movs	r0, #0
 8003848:	f001 ffcc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x50);
 800384c:	2050      	movs	r0, #80	; 0x50
 800384e:	f001 ffc9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003852:	2000      	movs	r0, #0
 8003854:	f001 ffc6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0C);
 8003858:	200c      	movs	r0, #12
 800385a:	f001 ffc3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800385e:	2000      	movs	r0, #0
 8003860:	f001 ffc0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x17);
 8003864:	2017      	movs	r0, #23
 8003866:	f001 ffbd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800386a:	2000      	movs	r0, #0
 800386c:	f001 ffba 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x95);
 8003870:	2095      	movs	r0, #149	; 0x95
 8003872:	f001 ffb7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003876:	2000      	movs	r0, #0
 8003878:	f001 ffb4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 800387c:	20f3      	movs	r0, #243	; 0xf3
 800387e:	f001 ffb1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003882:	2000      	movs	r0, #0
 8003884:	f001 ffae 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xE6);
 8003888:	20e6      	movs	r0, #230	; 0xe6
 800388a:	f001 ffab 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800388e:	2000      	movs	r0, #0
 8003890:	f001 ffa8 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 8003894:	20c5      	movs	r0, #197	; 0xc5
 8003896:	f001 ffb9 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x32);
 800389a:	2032      	movs	r0, #50	; 0x32
 800389c:	f001 ffa2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038a0:	2000      	movs	r0, #0
 80038a2:	f001 ff9f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x44);
 80038a6:	2044      	movs	r0, #68	; 0x44
 80038a8:	f001 ff9c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ac:	2000      	movs	r0, #0
 80038ae:	f001 ff99 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x65);
 80038b2:	2065      	movs	r0, #101	; 0x65
 80038b4:	f001 ff96 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038b8:	2000      	movs	r0, #0
 80038ba:	f001 ff93 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x76);
 80038be:	2076      	movs	r0, #118	; 0x76
 80038c0:	f001 ff90 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038c4:	2000      	movs	r0, #0
 80038c6:	f001 ff8d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x88);
 80038ca:	2088      	movs	r0, #136	; 0x88
 80038cc:	f001 ff8a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038d0:	2000      	movs	r0, #0
 80038d2:	f001 ff87 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC6);
 80038d6:	20c6      	movs	r0, #198	; 0xc6
 80038d8:	f001 ff98 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x20);
 80038dc:	2020      	movs	r0, #32
 80038de:	f001 ff81 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038e2:	2000      	movs	r0, #0
 80038e4:	f001 ff7e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x17);
 80038e8:	2017      	movs	r0, #23
 80038ea:	f001 ff7b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038ee:	2000      	movs	r0, #0
 80038f0:	f001 ff78 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 80038f4:	2001      	movs	r0, #1
 80038f6:	f001 ff75 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80038fa:	2000      	movs	r0, #0
 80038fc:	f001 ff72 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC7);
 8003900:	20c7      	movs	r0, #199	; 0xc7
 8003902:	f001 ff83 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003906:	2000      	movs	r0, #0
 8003908:	f001 ff6c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800390c:	2000      	movs	r0, #0
 800390e:	f001 ff69 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003912:	2000      	movs	r0, #0
 8003914:	f001 ff66 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003918:	2000      	movs	r0, #0
 800391a:	f001 ff63 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC8);
 800391e:	20c8      	movs	r0, #200	; 0xc8
 8003920:	f001 ff74 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003924:	2000      	movs	r0, #0
 8003926:	f001 ff5d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800392a:	2000      	movs	r0, #0
 800392c:	f001 ff5a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003930:	2000      	movs	r0, #0
 8003932:	f001 ff57 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003936:	2000      	movs	r0, #0
 8003938:	f001 ff54 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC9);
 800393c:	20c9      	movs	r0, #201	; 0xc9
 800393e:	f001 ff65 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003942:	2000      	movs	r0, #0
 8003944:	f001 ff4e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003948:	2000      	movs	r0, #0
 800394a:	f001 ff4b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800394e:	2000      	movs	r0, #0
 8003950:	f001 ff48 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003954:	2000      	movs	r0, #0
 8003956:	f001 ff45 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800395a:	2000      	movs	r0, #0
 800395c:	f001 ff42 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003960:	2000      	movs	r0, #0
 8003962:	f001 ff3f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003966:	2000      	movs	r0, #0
 8003968:	f001 ff3c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800396c:	2000      	movs	r0, #0
 800396e:	f001 ff39 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003972:	2000      	movs	r0, #0
 8003974:	f001 ff36 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003978:	2000      	movs	r0, #0
 800397a:	f001 ff33 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800397e:	2000      	movs	r0, #0
 8003980:	f001 ff30 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003984:	2000      	movs	r0, #0
 8003986:	f001 ff2d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800398a:	2000      	movs	r0, #0
 800398c:	f001 ff2a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003990:	2000      	movs	r0, #0
 8003992:	f001 ff27 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003996:	2000      	movs	r0, #0
 8003998:	f001 ff24 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800399c:	2000      	movs	r0, #0
 800399e:	f001 ff21 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 80039a2:	20e0      	movs	r0, #224	; 0xe0
 80039a4:	f001 ff32 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x16);
 80039a8:	2016      	movs	r0, #22
 80039aa:	f001 ff1b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ae:	2000      	movs	r0, #0
 80039b0:	f001 ff18 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1C);
 80039b4:	201c      	movs	r0, #28
 80039b6:	f001 ff15 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ba:	2000      	movs	r0, #0
 80039bc:	f001 ff12 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x21);
 80039c0:	2021      	movs	r0, #33	; 0x21
 80039c2:	f001 ff0f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039c6:	2000      	movs	r0, #0
 80039c8:	f001 ff0c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x36);
 80039cc:	2036      	movs	r0, #54	; 0x36
 80039ce:	f001 ff09 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039d2:	2000      	movs	r0, #0
 80039d4:	f001 ff06 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x46);
 80039d8:	2046      	movs	r0, #70	; 0x46
 80039da:	f001 ff03 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039de:	2000      	movs	r0, #0
 80039e0:	f001 ff00 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x52);
 80039e4:	2052      	movs	r0, #82	; 0x52
 80039e6:	f001 fefd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039ea:	2000      	movs	r0, #0
 80039ec:	f001 fefa 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x64);
 80039f0:	2064      	movs	r0, #100	; 0x64
 80039f2:	f001 fef7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80039f6:	2000      	movs	r0, #0
 80039f8:	f001 fef4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x7A);
 80039fc:	207a      	movs	r0, #122	; 0x7a
 80039fe:	f001 fef1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a02:	2000      	movs	r0, #0
 8003a04:	f001 feee 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003a08:	208b      	movs	r0, #139	; 0x8b
 8003a0a:	f001 feeb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a0e:	2000      	movs	r0, #0
 8003a10:	f001 fee8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003a14:	2099      	movs	r0, #153	; 0x99
 8003a16:	f001 fee5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a1a:	2000      	movs	r0, #0
 8003a1c:	f001 fee2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8003a20:	20a8      	movs	r0, #168	; 0xa8
 8003a22:	f001 fedf 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a26:	2000      	movs	r0, #0
 8003a28:	f001 fedc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xB9);
 8003a2c:	20b9      	movs	r0, #185	; 0xb9
 8003a2e:	f001 fed9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a32:	2000      	movs	r0, #0
 8003a34:	f001 fed6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003a38:	20c4      	movs	r0, #196	; 0xc4
 8003a3a:	f001 fed3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a3e:	2000      	movs	r0, #0
 8003a40:	f001 fed0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003a44:	20ca      	movs	r0, #202	; 0xca
 8003a46:	f001 fecd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a4a:	2000      	movs	r0, #0
 8003a4c:	f001 feca 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003a50:	20d2      	movs	r0, #210	; 0xd2
 8003a52:	f001 fec7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a56:	2000      	movs	r0, #0
 8003a58:	f001 fec4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD9);
 8003a5c:	20d9      	movs	r0, #217	; 0xd9
 8003a5e:	f001 fec1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a62:	2000      	movs	r0, #0
 8003a64:	f001 febe 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003a68:	20e0      	movs	r0, #224	; 0xe0
 8003a6a:	f001 febb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a6e:	2000      	movs	r0, #0
 8003a70:	f001 feb8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003a74:	20f3      	movs	r0, #243	; 0xf3
 8003a76:	f001 feb5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a7a:	2000      	movs	r0, #0
 8003a7c:	f001 feb2 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 8003a80:	20e1      	movs	r0, #225	; 0xe1
 8003a82:	f001 fec3 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x16);
 8003a86:	2016      	movs	r0, #22
 8003a88:	f001 feac 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a8c:	2000      	movs	r0, #0
 8003a8e:	f001 fea9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003a92:	201c      	movs	r0, #28
 8003a94:	f001 fea6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003a98:	2000      	movs	r0, #0
 8003a9a:	f001 fea3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8003a9e:	2022      	movs	r0, #34	; 0x22
 8003aa0:	f001 fea0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aa4:	2000      	movs	r0, #0
 8003aa6:	f001 fe9d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x36);
 8003aaa:	2036      	movs	r0, #54	; 0x36
 8003aac:	f001 fe9a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ab0:	2000      	movs	r0, #0
 8003ab2:	f001 fe97 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003ab6:	2045      	movs	r0, #69	; 0x45
 8003ab8:	f001 fe94 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003abc:	2000      	movs	r0, #0
 8003abe:	f001 fe91 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x52);
 8003ac2:	2052      	movs	r0, #82	; 0x52
 8003ac4:	f001 fe8e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ac8:	2000      	movs	r0, #0
 8003aca:	f001 fe8b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x64);
 8003ace:	2064      	movs	r0, #100	; 0x64
 8003ad0:	f001 fe88 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	f001 fe85 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x7A);
 8003ada:	207a      	movs	r0, #122	; 0x7a
 8003adc:	f001 fe82 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	f001 fe7f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x8B);
 8003ae6:	208b      	movs	r0, #139	; 0x8b
 8003ae8:	f001 fe7c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003aec:	2000      	movs	r0, #0
 8003aee:	f001 fe79 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003af2:	2099      	movs	r0, #153	; 0x99
 8003af4:	f001 fe76 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003af8:	2000      	movs	r0, #0
 8003afa:	f001 fe73 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA8);
 8003afe:	20a8      	movs	r0, #168	; 0xa8
 8003b00:	f001 fe70 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b04:	2000      	movs	r0, #0
 8003b06:	f001 fe6d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xB9);
 8003b0a:	20b9      	movs	r0, #185	; 0xb9
 8003b0c:	f001 fe6a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b10:	2000      	movs	r0, #0
 8003b12:	f001 fe67 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003b16:	20c4      	movs	r0, #196	; 0xc4
 8003b18:	f001 fe64 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	f001 fe61 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xCA);
 8003b22:	20ca      	movs	r0, #202	; 0xca
 8003b24:	f001 fe5e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b28:	2000      	movs	r0, #0
 8003b2a:	f001 fe5b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD2);
 8003b2e:	20d2      	movs	r0, #210	; 0xd2
 8003b30:	f001 fe58 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b34:	2000      	movs	r0, #0
 8003b36:	f001 fe55 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD8);
 8003b3a:	20d8      	movs	r0, #216	; 0xd8
 8003b3c:	f001 fe52 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b40:	2000      	movs	r0, #0
 8003b42:	f001 fe4f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xE0);
 8003b46:	20e0      	movs	r0, #224	; 0xe0
 8003b48:	f001 fe4c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b4c:	2000      	movs	r0, #0
 8003b4e:	f001 fe49 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003b52:	20f3      	movs	r0, #243	; 0xf3
 8003b54:	f001 fe46 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b58:	2000      	movs	r0, #0
 8003b5a:	f001 fe43 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE2);
 8003b5e:	20e2      	movs	r0, #226	; 0xe2
 8003b60:	f001 fe54 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003b64:	2005      	movs	r0, #5
 8003b66:	f001 fe3d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	f001 fe3a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8003b70:	200b      	movs	r0, #11
 8003b72:	f001 fe37 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b76:	2000      	movs	r0, #0
 8003b78:	f001 fe34 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1B);
 8003b7c:	201b      	movs	r0, #27
 8003b7e:	f001 fe31 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b82:	2000      	movs	r0, #0
 8003b84:	f001 fe2e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003b88:	2034      	movs	r0, #52	; 0x34
 8003b8a:	f001 fe2b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b8e:	2000      	movs	r0, #0
 8003b90:	f001 fe28 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003b94:	2044      	movs	r0, #68	; 0x44
 8003b96:	f001 fe25 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003b9a:	2000      	movs	r0, #0
 8003b9c:	f001 fe22 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x4F);
 8003ba0:	204f      	movs	r0, #79	; 0x4f
 8003ba2:	f001 fe1f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ba6:	2000      	movs	r0, #0
 8003ba8:	f001 fe1c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x61);
 8003bac:	2061      	movs	r0, #97	; 0x61
 8003bae:	f001 fe19 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	f001 fe16 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x79);
 8003bb8:	2079      	movs	r0, #121	; 0x79
 8003bba:	f001 fe13 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bbe:	2000      	movs	r0, #0
 8003bc0:	f001 fe10 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003bc4:	2088      	movs	r0, #136	; 0x88
 8003bc6:	f001 fe0d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bca:	2000      	movs	r0, #0
 8003bcc:	f001 fe0a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003bd0:	2097      	movs	r0, #151	; 0x97
 8003bd2:	f001 fe07 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bd6:	2000      	movs	r0, #0
 8003bd8:	f001 fe04 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003bdc:	20a6      	movs	r0, #166	; 0xa6
 8003bde:	f001 fe01 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003be2:	2000      	movs	r0, #0
 8003be4:	f001 fdfe 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003be8:	20b7      	movs	r0, #183	; 0xb7
 8003bea:	f001 fdfb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bee:	2000      	movs	r0, #0
 8003bf0:	f001 fdf8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003bf4:	20c2      	movs	r0, #194	; 0xc2
 8003bf6:	f001 fdf5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003bfa:	2000      	movs	r0, #0
 8003bfc:	f001 fdf2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003c00:	20c7      	movs	r0, #199	; 0xc7
 8003c02:	f001 fdef 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c06:	2000      	movs	r0, #0
 8003c08:	f001 fdec 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003c0c:	20d1      	movs	r0, #209	; 0xd1
 8003c0e:	f001 fde9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c12:	2000      	movs	r0, #0
 8003c14:	f001 fde6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD6);
 8003c18:	20d6      	movs	r0, #214	; 0xd6
 8003c1a:	f001 fde3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c1e:	2000      	movs	r0, #0
 8003c20:	f001 fde0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003c24:	20dd      	movs	r0, #221	; 0xdd
 8003c26:	f001 fddd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	f001 fdda 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003c30:	20f3      	movs	r0, #243	; 0xf3
 8003c32:	f001 fdd7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c36:	2000      	movs	r0, #0
 8003c38:	f001 fdd4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xE3);
 8003c3c:	20e3      	movs	r0, #227	; 0xe3
 8003c3e:	f001 fde5 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x05);
 8003c42:	2005      	movs	r0, #5
 8003c44:	f001 fdce 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c48:	2000      	movs	r0, #0
 8003c4a:	f001 fdcb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA);
 8003c4e:	200a      	movs	r0, #10
 8003c50:	f001 fdc8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c54:	2000      	movs	r0, #0
 8003c56:	f001 fdc5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1C);
 8003c5a:	201c      	movs	r0, #28
 8003c5c:	f001 fdc2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c60:	2000      	movs	r0, #0
 8003c62:	f001 fdbf 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8003c66:	2033      	movs	r0, #51	; 0x33
 8003c68:	f001 fdbc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	f001 fdb9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003c72:	2044      	movs	r0, #68	; 0x44
 8003c74:	f001 fdb6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c78:	2000      	movs	r0, #0
 8003c7a:	f001 fdb3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x50);
 8003c7e:	2050      	movs	r0, #80	; 0x50
 8003c80:	f001 fdb0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c84:	2000      	movs	r0, #0
 8003c86:	f001 fdad 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x62);
 8003c8a:	2062      	movs	r0, #98	; 0x62
 8003c8c:	f001 fdaa 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c90:	2000      	movs	r0, #0
 8003c92:	f001 fda7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x78);
 8003c96:	2078      	movs	r0, #120	; 0x78
 8003c98:	f001 fda4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	f001 fda1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003ca2:	2088      	movs	r0, #136	; 0x88
 8003ca4:	f001 fd9e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ca8:	2000      	movs	r0, #0
 8003caa:	f001 fd9b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x97);
 8003cae:	2097      	movs	r0, #151	; 0x97
 8003cb0:	f001 fd98 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cb4:	2000      	movs	r0, #0
 8003cb6:	f001 fd95 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA6);
 8003cba:	20a6      	movs	r0, #166	; 0xa6
 8003cbc:	f001 fd92 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cc0:	2000      	movs	r0, #0
 8003cc2:	f001 fd8f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xB7);
 8003cc6:	20b7      	movs	r0, #183	; 0xb7
 8003cc8:	f001 fd8c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ccc:	2000      	movs	r0, #0
 8003cce:	f001 fd89 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC2);
 8003cd2:	20c2      	movs	r0, #194	; 0xc2
 8003cd4:	f001 fd86 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cd8:	2000      	movs	r0, #0
 8003cda:	f001 fd83 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC7);
 8003cde:	20c7      	movs	r0, #199	; 0xc7
 8003ce0:	f001 fd80 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ce4:	2000      	movs	r0, #0
 8003ce6:	f001 fd7d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD1);
 8003cea:	20d1      	movs	r0, #209	; 0xd1
 8003cec:	f001 fd7a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cf0:	2000      	movs	r0, #0
 8003cf2:	f001 fd77 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD5);
 8003cf6:	20d5      	movs	r0, #213	; 0xd5
 8003cf8:	f001 fd74 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	f001 fd71 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003d02:	20dd      	movs	r0, #221	; 0xdd
 8003d04:	f001 fd6e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d08:	2000      	movs	r0, #0
 8003d0a:	f001 fd6b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003d0e:	20f3      	movs	r0, #243	; 0xf3
 8003d10:	f001 fd68 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d14:	2000      	movs	r0, #0
 8003d16:	f001 fd65 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE4);
 8003d1a:	20e4      	movs	r0, #228	; 0xe4
 8003d1c:	f001 fd76 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8003d20:	2001      	movs	r0, #1
 8003d22:	f001 fd5f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d26:	2000      	movs	r0, #0
 8003d28:	f001 fd5c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	f001 fd59 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d32:	2000      	movs	r0, #0
 8003d34:	f001 fd56 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003d38:	2002      	movs	r0, #2
 8003d3a:	f001 fd53 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f001 fd50 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2A);
 8003d44:	202a      	movs	r0, #42	; 0x2a
 8003d46:	f001 fd4d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	f001 fd4a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003d50:	203c      	movs	r0, #60	; 0x3c
 8003d52:	f001 fd47 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d56:	2000      	movs	r0, #0
 8003d58:	f001 fd44 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003d5c:	204b      	movs	r0, #75	; 0x4b
 8003d5e:	f001 fd41 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d62:	2000      	movs	r0, #0
 8003d64:	f001 fd3e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003d68:	205d      	movs	r0, #93	; 0x5d
 8003d6a:	f001 fd3b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d6e:	2000      	movs	r0, #0
 8003d70:	f001 fd38 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003d74:	2074      	movs	r0, #116	; 0x74
 8003d76:	f001 fd35 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d7a:	2000      	movs	r0, #0
 8003d7c:	f001 fd32 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003d80:	2084      	movs	r0, #132	; 0x84
 8003d82:	f001 fd2f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d86:	2000      	movs	r0, #0
 8003d88:	f001 fd2c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003d8c:	2093      	movs	r0, #147	; 0x93
 8003d8e:	f001 fd29 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d92:	2000      	movs	r0, #0
 8003d94:	f001 fd26 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003d98:	20a2      	movs	r0, #162	; 0xa2
 8003d9a:	f001 fd23 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003d9e:	2000      	movs	r0, #0
 8003da0:	f001 fd20 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003da4:	20b3      	movs	r0, #179	; 0xb3
 8003da6:	f001 fd1d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003daa:	2000      	movs	r0, #0
 8003dac:	f001 fd1a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003db0:	20be      	movs	r0, #190	; 0xbe
 8003db2:	f001 fd17 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003db6:	2000      	movs	r0, #0
 8003db8:	f001 fd14 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003dbc:	20c4      	movs	r0, #196	; 0xc4
 8003dbe:	f001 fd11 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	f001 fd0e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003dc8:	20cd      	movs	r0, #205	; 0xcd
 8003dca:	f001 fd0b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dce:	2000      	movs	r0, #0
 8003dd0:	f001 fd08 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003dd4:	20d3      	movs	r0, #211	; 0xd3
 8003dd6:	f001 fd05 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003dda:	2000      	movs	r0, #0
 8003ddc:	f001 fd02 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xDD);
 8003de0:	20dd      	movs	r0, #221	; 0xdd
 8003de2:	f001 fcff 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003de6:	2000      	movs	r0, #0
 8003de8:	f001 fcfc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003dec:	20f3      	movs	r0, #243	; 0xf3
 8003dee:	f001 fcf9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003df2:	2000      	movs	r0, #0
 8003df4:	f001 fcf6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xE5);
 8003df8:	20e5      	movs	r0, #229	; 0xe5
 8003dfa:	f001 fd07 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8003dfe:	2000      	movs	r0, #0
 8003e00:	f001 fcf0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e04:	2000      	movs	r0, #0
 8003e06:	f001 fced 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e0a:	2000      	movs	r0, #0
 8003e0c:	f001 fcea 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e10:	2000      	movs	r0, #0
 8003e12:	f001 fce7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x02);
 8003e16:	2002      	movs	r0, #2
 8003e18:	f001 fce4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	f001 fce1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x29);
 8003e22:	2029      	movs	r0, #41	; 0x29
 8003e24:	f001 fcde 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e28:	2000      	movs	r0, #0
 8003e2a:	f001 fcdb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x3C);
 8003e2e:	203c      	movs	r0, #60	; 0x3c
 8003e30:	f001 fcd8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e34:	2000      	movs	r0, #0
 8003e36:	f001 fcd5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x4B);
 8003e3a:	204b      	movs	r0, #75	; 0x4b
 8003e3c:	f001 fcd2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e40:	2000      	movs	r0, #0
 8003e42:	f001 fccf 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x5D);
 8003e46:	205d      	movs	r0, #93	; 0x5d
 8003e48:	f001 fccc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e4c:	2000      	movs	r0, #0
 8003e4e:	f001 fcc9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x74);
 8003e52:	2074      	movs	r0, #116	; 0x74
 8003e54:	f001 fcc6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e58:	2000      	movs	r0, #0
 8003e5a:	f001 fcc3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x84);
 8003e5e:	2084      	movs	r0, #132	; 0x84
 8003e60:	f001 fcc0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e64:	2000      	movs	r0, #0
 8003e66:	f001 fcbd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x93);
 8003e6a:	2093      	movs	r0, #147	; 0x93
 8003e6c:	f001 fcba 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e70:	2000      	movs	r0, #0
 8003e72:	f001 fcb7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA2);
 8003e76:	20a2      	movs	r0, #162	; 0xa2
 8003e78:	f001 fcb4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e7c:	2000      	movs	r0, #0
 8003e7e:	f001 fcb1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xB3);
 8003e82:	20b3      	movs	r0, #179	; 0xb3
 8003e84:	f001 fcae 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e88:	2000      	movs	r0, #0
 8003e8a:	f001 fcab 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xBE);
 8003e8e:	20be      	movs	r0, #190	; 0xbe
 8003e90:	f001 fca8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003e94:	2000      	movs	r0, #0
 8003e96:	f001 fca5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xC4);
 8003e9a:	20c4      	movs	r0, #196	; 0xc4
 8003e9c:	f001 fca2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ea0:	2000      	movs	r0, #0
 8003ea2:	f001 fc9f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xCD);
 8003ea6:	20cd      	movs	r0, #205	; 0xcd
 8003ea8:	f001 fc9c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eac:	2000      	movs	r0, #0
 8003eae:	f001 fc99 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xD3);
 8003eb2:	20d3      	movs	r0, #211	; 0xd3
 8003eb4:	f001 fc96 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eb8:	2000      	movs	r0, #0
 8003eba:	f001 fc93 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xDC);
 8003ebe:	20dc      	movs	r0, #220	; 0xdc
 8003ec0:	f001 fc90 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ec4:	2000      	movs	r0, #0
 8003ec6:	f001 fc8d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xF3);
 8003eca:	20f3      	movs	r0, #243	; 0xf3
 8003ecc:	f001 fc8a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ed0:	2000      	movs	r0, #0
 8003ed2:	f001 fc87 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE6);
 8003ed6:	20e6      	movs	r0, #230	; 0xe6
 8003ed8:	f001 fc98 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x11);
 8003edc:	2011      	movs	r0, #17
 8003ede:	f001 fc81 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ee2:	2000      	movs	r0, #0
 8003ee4:	f001 fc7e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x34);
 8003ee8:	2034      	movs	r0, #52	; 0x34
 8003eea:	f001 fc7b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003eee:	2000      	movs	r0, #0
 8003ef0:	f001 fc78 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x56);
 8003ef4:	2056      	movs	r0, #86	; 0x56
 8003ef6:	f001 fc75 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003efa:	2000      	movs	r0, #0
 8003efc:	f001 fc72 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003f00:	2076      	movs	r0, #118	; 0x76
 8003f02:	f001 fc6f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f06:	2000      	movs	r0, #0
 8003f08:	f001 fc6c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x77);
 8003f0c:	2077      	movs	r0, #119	; 0x77
 8003f0e:	f001 fc69 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f12:	2000      	movs	r0, #0
 8003f14:	f001 fc66 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003f18:	2066      	movs	r0, #102	; 0x66
 8003f1a:	f001 fc63 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f1e:	2000      	movs	r0, #0
 8003f20:	f001 fc60 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x88);
 8003f24:	2088      	movs	r0, #136	; 0x88
 8003f26:	f001 fc5d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f2a:	2000      	movs	r0, #0
 8003f2c:	f001 fc5a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003f30:	2099      	movs	r0, #153	; 0x99
 8003f32:	f001 fc57 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f36:	2000      	movs	r0, #0
 8003f38:	f001 fc54 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8003f3c:	20bb      	movs	r0, #187	; 0xbb
 8003f3e:	f001 fc51 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f42:	2000      	movs	r0, #0
 8003f44:	f001 fc4e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003f48:	2099      	movs	r0, #153	; 0x99
 8003f4a:	f001 fc4b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f4e:	2000      	movs	r0, #0
 8003f50:	f001 fc48 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003f54:	2066      	movs	r0, #102	; 0x66
 8003f56:	f001 fc45 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f5a:	2000      	movs	r0, #0
 8003f5c:	f001 fc42 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003f60:	2055      	movs	r0, #85	; 0x55
 8003f62:	f001 fc3f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f66:	2000      	movs	r0, #0
 8003f68:	f001 fc3c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003f6c:	2055      	movs	r0, #85	; 0x55
 8003f6e:	f001 fc39 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f72:	2000      	movs	r0, #0
 8003f74:	f001 fc36 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x45);
 8003f78:	2045      	movs	r0, #69	; 0x45
 8003f7a:	f001 fc33 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f7e:	2000      	movs	r0, #0
 8003f80:	f001 fc30 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x43);
 8003f84:	2043      	movs	r0, #67	; 0x43
 8003f86:	f001 fc2d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f8a:	2000      	movs	r0, #0
 8003f8c:	f001 fc2a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8003f90:	2044      	movs	r0, #68	; 0x44
 8003f92:	f001 fc27 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003f96:	2000      	movs	r0, #0
 8003f98:	f001 fc24 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE7);
 8003f9c:	20e7      	movs	r0, #231	; 0xe7
 8003f9e:	f001 fc35 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x32);
 8003fa2:	2032      	movs	r0, #50	; 0x32
 8003fa4:	f001 fc1e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fa8:	2000      	movs	r0, #0
 8003faa:	f001 fc1b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x55);
 8003fae:	2055      	movs	r0, #85	; 0x55
 8003fb0:	f001 fc18 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fb4:	2000      	movs	r0, #0
 8003fb6:	f001 fc15 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x76);
 8003fba:	2076      	movs	r0, #118	; 0x76
 8003fbc:	f001 fc12 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	f001 fc0f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x66);
 8003fc6:	2066      	movs	r0, #102	; 0x66
 8003fc8:	f001 fc0c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fcc:	2000      	movs	r0, #0
 8003fce:	f001 fc09 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003fd2:	2067      	movs	r0, #103	; 0x67
 8003fd4:	f001 fc06 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fd8:	2000      	movs	r0, #0
 8003fda:	f001 fc03 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x67);
 8003fde:	2067      	movs	r0, #103	; 0x67
 8003fe0:	f001 fc00 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003fe4:	2000      	movs	r0, #0
 8003fe6:	f001 fbfd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x87);
 8003fea:	2087      	movs	r0, #135	; 0x87
 8003fec:	f001 fbfa 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	f001 fbf7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8003ff6:	2099      	movs	r0, #153	; 0x99
 8003ff8:	f001 fbf4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f001 fbf1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xBB);
 8004002:	20bb      	movs	r0, #187	; 0xbb
 8004004:	f001 fbee 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004008:	2000      	movs	r0, #0
 800400a:	f001 fbeb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x99);
 800400e:	2099      	movs	r0, #153	; 0x99
 8004010:	f001 fbe8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004014:	2000      	movs	r0, #0
 8004016:	f001 fbe5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x77);
 800401a:	2077      	movs	r0, #119	; 0x77
 800401c:	f001 fbe2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004020:	2000      	movs	r0, #0
 8004022:	f001 fbdf 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8004026:	2044      	movs	r0, #68	; 0x44
 8004028:	f001 fbdc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800402c:	2000      	movs	r0, #0
 800402e:	f001 fbd9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x56);
 8004032:	2056      	movs	r0, #86	; 0x56
 8004034:	f001 fbd6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004038:	2000      	movs	r0, #0
 800403a:	f001 fbd3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x23);
 800403e:	2023      	movs	r0, #35	; 0x23
 8004040:	f001 fbd0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004044:	2000      	movs	r0, #0
 8004046:	f001 fbcd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x33);
 800404a:	2033      	movs	r0, #51	; 0x33
 800404c:	f001 fbca 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004050:	2000      	movs	r0, #0
 8004052:	f001 fbc7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x45);
 8004056:	2045      	movs	r0, #69	; 0x45
 8004058:	f001 fbc4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800405c:	2000      	movs	r0, #0
 800405e:	f001 fbc1 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8004062:	20e8      	movs	r0, #232	; 0xe8
 8004064:	f001 fbd2 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004068:	2000      	movs	r0, #0
 800406a:	f001 fbbb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800406e:	2000      	movs	r0, #0
 8004070:	f001 fbb8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x99);
 8004074:	2099      	movs	r0, #153	; 0x99
 8004076:	f001 fbb5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800407a:	2000      	movs	r0, #0
 800407c:	f001 fbb2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x87);
 8004080:	2087      	movs	r0, #135	; 0x87
 8004082:	f001 fbaf 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004086:	2000      	movs	r0, #0
 8004088:	f001 fbac 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x88);
 800408c:	2088      	movs	r0, #136	; 0x88
 800408e:	f001 fba9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004092:	2000      	movs	r0, #0
 8004094:	f001 fba6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x77);
 8004098:	2077      	movs	r0, #119	; 0x77
 800409a:	f001 fba3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800409e:	2000      	movs	r0, #0
 80040a0:	f001 fba0 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x66);
 80040a4:	2066      	movs	r0, #102	; 0x66
 80040a6:	f001 fb9d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040aa:	2000      	movs	r0, #0
 80040ac:	f001 fb9a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x88);
 80040b0:	2088      	movs	r0, #136	; 0x88
 80040b2:	f001 fb97 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040b6:	2000      	movs	r0, #0
 80040b8:	f001 fb94 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xAA);
 80040bc:	20aa      	movs	r0, #170	; 0xaa
 80040be:	f001 fb91 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040c2:	2000      	movs	r0, #0
 80040c4:	f001 fb8e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xBB);
 80040c8:	20bb      	movs	r0, #187	; 0xbb
 80040ca:	f001 fb8b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040ce:	2000      	movs	r0, #0
 80040d0:	f001 fb88 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x99);
 80040d4:	2099      	movs	r0, #153	; 0x99
 80040d6:	f001 fb85 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040da:	2000      	movs	r0, #0
 80040dc:	f001 fb82 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x66);
 80040e0:	2066      	movs	r0, #102	; 0x66
 80040e2:	f001 fb7f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040e6:	2000      	movs	r0, #0
 80040e8:	f001 fb7c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x55);
 80040ec:	2055      	movs	r0, #85	; 0x55
 80040ee:	f001 fb79 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040f2:	2000      	movs	r0, #0
 80040f4:	f001 fb76 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x55);
 80040f8:	2055      	movs	r0, #85	; 0x55
 80040fa:	f001 fb73 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80040fe:	2000      	movs	r0, #0
 8004100:	f001 fb70 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8004104:	2044      	movs	r0, #68	; 0x44
 8004106:	f001 fb6d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800410a:	2000      	movs	r0, #0
 800410c:	f001 fb6a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x44);
 8004110:	2044      	movs	r0, #68	; 0x44
 8004112:	f001 fb67 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004116:	2000      	movs	r0, #0
 8004118:	f001 fb64 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x55);
 800411c:	2055      	movs	r0, #85	; 0x55
 800411e:	f001 fb61 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004122:	2000      	movs	r0, #0
 8004124:	f001 fb5e 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE9);
 8004128:	20e9      	movs	r0, #233	; 0xe9
 800412a:	f001 fb6f 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xAA);
 800412e:	20aa      	movs	r0, #170	; 0xaa
 8004130:	f001 fb58 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004134:	2000      	movs	r0, #0
 8004136:	f001 fb55 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800413a:	2000      	movs	r0, #0
 800413c:	f001 fb52 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004140:	2000      	movs	r0, #0
 8004142:	f001 fb4f 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x00);
 8004146:	2000      	movs	r0, #0
 8004148:	f001 fb60 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xAA);
 800414c:	20aa      	movs	r0, #170	; 0xaa
 800414e:	f001 fb49 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xCF);
 8004152:	20cf      	movs	r0, #207	; 0xcf
 8004154:	f001 fb5a 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004158:	2000      	movs	r0, #0
 800415a:	f001 fb43 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800415e:	2000      	movs	r0, #0
 8004160:	f001 fb40 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004164:	2000      	movs	r0, #0
 8004166:	f001 fb3d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800416a:	2000      	movs	r0, #0
 800416c:	f001 fb3a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004170:	2000      	movs	r0, #0
 8004172:	f001 fb37 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004176:	2000      	movs	r0, #0
 8004178:	f001 fb34 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800417c:	2000      	movs	r0, #0
 800417e:	f001 fb31 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004182:	2000      	movs	r0, #0
 8004184:	f001 fb2e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004188:	2000      	movs	r0, #0
 800418a:	f001 fb2b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800418e:	2000      	movs	r0, #0
 8004190:	f001 fb28 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004194:	2000      	movs	r0, #0
 8004196:	f001 fb25 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800419a:	2000      	movs	r0, #0
 800419c:	f001 fb22 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041a0:	2000      	movs	r0, #0
 80041a2:	f001 fb1f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041a6:	2000      	movs	r0, #0
 80041a8:	f001 fb1c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041ac:	2000      	movs	r0, #0
 80041ae:	f001 fb19 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041b2:	2000      	movs	r0, #0
 80041b4:	f001 fb16 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041b8:	2000      	movs	r0, #0
 80041ba:	f001 fb13 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 80041be:	20f0      	movs	r0, #240	; 0xf0
 80041c0:	f001 fb24 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80041c4:	2000      	movs	r0, #0
 80041c6:	f001 fb0d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x50);
 80041ca:	2050      	movs	r0, #80	; 0x50
 80041cc:	f001 fb0a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041d0:	2000      	movs	r0, #0
 80041d2:	f001 fb07 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041d6:	2000      	movs	r0, #0
 80041d8:	f001 fb04 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80041dc:	2000      	movs	r0, #0
 80041de:	f001 fb01 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF3);
 80041e2:	20f3      	movs	r0, #243	; 0xf3
 80041e4:	f001 fb12 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80041e8:	2000      	movs	r0, #0
 80041ea:	f001 fafb 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF9);
 80041ee:	20f9      	movs	r0, #249	; 0xf9
 80041f0:	f001 fb0c 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x06);
 80041f4:	2006      	movs	r0, #6
 80041f6:	f001 faf5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x10);
 80041fa:	2010      	movs	r0, #16
 80041fc:	f001 faf2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x29);
 8004200:	2029      	movs	r0, #41	; 0x29
 8004202:	f001 faef 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004206:	2000      	movs	r0, #0
 8004208:	f001 faec 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 800420c:	203a      	movs	r0, #58	; 0x3a
 800420e:	f001 fafd 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x55);  /* 66 */
 8004212:	2055      	movs	r0, #85	; 0x55
 8004214:	f001 fae6 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8004218:	2011      	movs	r0, #17
 800421a:	f001 faf7 	bl	800580c <lcd_wr_regno>
    delay_ms(100);
 800421e:	2064      	movs	r0, #100	; 0x64
 8004220:	f006 f96a 	bl	800a4f8 <delay_ms>
    lcd_wr_regno(0x29);
 8004224:	2029      	movs	r0, #41	; 0x29
 8004226:	f001 faf1 	bl	800580c <lcd_wr_regno>
    lcd_wr_regno(0x35);
 800422a:	2035      	movs	r0, #53	; 0x35
 800422c:	f001 faee 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8004230:	2000      	movs	r0, #0
 8004232:	f001 fad7 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x51);
 8004236:	2051      	movs	r0, #81	; 0x51
 8004238:	f001 fae8 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xFF);
 800423c:	20ff      	movs	r0, #255	; 0xff
 800423e:	f001 fad1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x53);
 8004242:	2053      	movs	r0, #83	; 0x53
 8004244:	f001 fae2 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x2C);
 8004248:	202c      	movs	r0, #44	; 0x2c
 800424a:	f001 facb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x55);
 800424e:	2055      	movs	r0, #85	; 0x55
 8004250:	f001 fadc 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x82);
 8004254:	2082      	movs	r0, #130	; 0x82
 8004256:	f001 fac5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0x2c);
 800425a:	202c      	movs	r0, #44	; 0x2c
 800425c:	f001 fad6 	bl	800580c <lcd_wr_regno>
}
 8004260:	bf00      	nop
 8004262:	bd80      	pop	{r7, pc}

08004264 <lcd_ex_st7796_reginit>:
 * @brief       ST7796Ĵʼ
 * @param       
 * @retval      
 */
void lcd_ex_st7796_reginit(void)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	af00      	add	r7, sp, #0
    lcd_wr_regno(0x11);
 8004268:	2011      	movs	r0, #17
 800426a:	f001 facf 	bl	800580c <lcd_wr_regno>

    delay_ms(120);
 800426e:	2078      	movs	r0, #120	; 0x78
 8004270:	f006 f942 	bl	800a4f8 <delay_ms>

    lcd_wr_regno(0x36); /* Memory Data Access Control MY,MX~~ */
 8004274:	2036      	movs	r0, #54	; 0x36
 8004276:	f001 fac9 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x48);
 800427a:	2048      	movs	r0, #72	; 0x48
 800427c:	f001 fab2 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x3A);
 8004280:	203a      	movs	r0, #58	; 0x3a
 8004282:	f001 fac3 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x55);
 8004286:	2055      	movs	r0, #85	; 0x55
 8004288:	f001 faac 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 800428c:	20f0      	movs	r0, #240	; 0xf0
 800428e:	f001 fabd 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xC3);
 8004292:	20c3      	movs	r0, #195	; 0xc3
 8004294:	f001 faa6 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004298:	20f0      	movs	r0, #240	; 0xf0
 800429a:	f001 fab7 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x96);
 800429e:	2096      	movs	r0, #150	; 0x96
 80042a0:	f001 faa0 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB4);
 80042a4:	20b4      	movs	r0, #180	; 0xb4
 80042a6:	f001 fab1 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);
 80042aa:	2001      	movs	r0, #1
 80042ac:	f001 fa9a 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB6); /* Display Function Control */
 80042b0:	20b6      	movs	r0, #182	; 0xb6
 80042b2:	f001 faab 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0A);
 80042b6:	200a      	movs	r0, #10
 80042b8:	f001 fa94 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA2);
 80042bc:	20a2      	movs	r0, #162	; 0xa2
 80042be:	f001 fa91 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB7);
 80042c2:	20b7      	movs	r0, #183	; 0xb7
 80042c4:	f001 faa2 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xC6);
 80042c8:	20c6      	movs	r0, #198	; 0xc6
 80042ca:	f001 fa8b 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB9);
 80042ce:	20b9      	movs	r0, #185	; 0xb9
 80042d0:	f001 fa9c 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x02);
 80042d4:	2002      	movs	r0, #2
 80042d6:	f001 fa85 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xE0);
 80042da:	20e0      	movs	r0, #224	; 0xe0
 80042dc:	f001 fa82 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC0);
 80042e0:	20c0      	movs	r0, #192	; 0xc0
 80042e2:	f001 fa93 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x80);
 80042e6:	2080      	movs	r0, #128	; 0x80
 80042e8:	f001 fa7c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x16);
 80042ec:	2016      	movs	r0, #22
 80042ee:	f001 fa79 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC1);
 80042f2:	20c1      	movs	r0, #193	; 0xc1
 80042f4:	f001 fa8a 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x19);
 80042f8:	2019      	movs	r0, #25
 80042fa:	f001 fa73 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC2);
 80042fe:	20c2      	movs	r0, #194	; 0xc2
 8004300:	f001 fa84 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xA7);
 8004304:	20a7      	movs	r0, #167	; 0xa7
 8004306:	f001 fa6d 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC5);
 800430a:	20c5      	movs	r0, #197	; 0xc5
 800430c:	f001 fa7e 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x16);
 8004310:	2016      	movs	r0, #22
 8004312:	f001 fa67 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE8);
 8004316:	20e8      	movs	r0, #232	; 0xe8
 8004318:	f001 fa78 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x40);
 800431c:	2040      	movs	r0, #64	; 0x40
 800431e:	f001 fa61 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x8A);
 8004322:	208a      	movs	r0, #138	; 0x8a
 8004324:	f001 fa5e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8004328:	2000      	movs	r0, #0
 800432a:	f001 fa5b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800432e:	2000      	movs	r0, #0
 8004330:	f001 fa58 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x29);
 8004334:	2029      	movs	r0, #41	; 0x29
 8004336:	f001 fa55 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x19);
 800433a:	2019      	movs	r0, #25
 800433c:	f001 fa52 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xA5);
 8004340:	20a5      	movs	r0, #165	; 0xa5
 8004342:	f001 fa4f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x33);
 8004346:	2033      	movs	r0, #51	; 0x33
 8004348:	f001 fa4c 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE0);
 800434c:	20e0      	movs	r0, #224	; 0xe0
 800434e:	f001 fa5d 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xF0);
 8004352:	20f0      	movs	r0, #240	; 0xf0
 8004354:	f001 fa46 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x07);
 8004358:	2007      	movs	r0, #7
 800435a:	f001 fa43 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0D);
 800435e:	200d      	movs	r0, #13
 8004360:	f001 fa40 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x04);
 8004364:	2004      	movs	r0, #4
 8004366:	f001 fa3d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x05);
 800436a:	2005      	movs	r0, #5
 800436c:	f001 fa3a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x14);
 8004370:	2014      	movs	r0, #20
 8004372:	f001 fa37 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x36);
 8004376:	2036      	movs	r0, #54	; 0x36
 8004378:	f001 fa34 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x54);
 800437c:	2054      	movs	r0, #84	; 0x54
 800437e:	f001 fa31 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x4C);
 8004382:	204c      	movs	r0, #76	; 0x4c
 8004384:	f001 fa2e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x38);
 8004388:	2038      	movs	r0, #56	; 0x38
 800438a:	f001 fa2b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x13);
 800438e:	2013      	movs	r0, #19
 8004390:	f001 fa28 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x14);
 8004394:	2014      	movs	r0, #20
 8004396:	f001 fa25 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2E);
 800439a:	202e      	movs	r0, #46	; 0x2e
 800439c:	f001 fa22 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x34);
 80043a0:	2034      	movs	r0, #52	; 0x34
 80043a2:	f001 fa1f 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE1);
 80043a6:	20e1      	movs	r0, #225	; 0xe1
 80043a8:	f001 fa30 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xF0);
 80043ac:	20f0      	movs	r0, #240	; 0xf0
 80043ae:	f001 fa19 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x10);
 80043b2:	2010      	movs	r0, #16
 80043b4:	f001 fa16 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x14);
 80043b8:	2014      	movs	r0, #20
 80043ba:	f001 fa13 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0E);
 80043be:	200e      	movs	r0, #14
 80043c0:	f001 fa10 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0C);
 80043c4:	200c      	movs	r0, #12
 80043c6:	f001 fa0d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x08);
 80043ca:	2008      	movs	r0, #8
 80043cc:	f001 fa0a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x35);
 80043d0:	2035      	movs	r0, #53	; 0x35
 80043d2:	f001 fa07 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x44);
 80043d6:	2044      	movs	r0, #68	; 0x44
 80043d8:	f001 fa04 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x4C);
 80043dc:	204c      	movs	r0, #76	; 0x4c
 80043de:	f001 fa01 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x26);
 80043e2:	2026      	movs	r0, #38	; 0x26
 80043e4:	f001 f9fe 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x10);
 80043e8:	2010      	movs	r0, #16
 80043ea:	f001 f9fb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x12);
 80043ee:	2012      	movs	r0, #18
 80043f0:	f001 f9f8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x2C);
 80043f4:	202c      	movs	r0, #44	; 0x2c
 80043f6:	f001 f9f5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x32);
 80043fa:	2032      	movs	r0, #50	; 0x32
 80043fc:	f001 f9f2 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 8004400:	20f0      	movs	r0, #240	; 0xf0
 8004402:	f001 fa03 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x3C);
 8004406:	203c      	movs	r0, #60	; 0x3c
 8004408:	f001 f9ec 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF0);
 800440c:	20f0      	movs	r0, #240	; 0xf0
 800440e:	f001 f9fd 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x69);
 8004412:	2069      	movs	r0, #105	; 0x69
 8004414:	f001 f9e6 	bl	80057e4 <lcd_wr_data>

    delay_ms(120);
 8004418:	2078      	movs	r0, #120	; 0x78
 800441a:	f006 f86d 	bl	800a4f8 <delay_ms>

    lcd_wr_regno(0x21);
 800441e:	2021      	movs	r0, #33	; 0x21
 8004420:	f001 f9f4 	bl	800580c <lcd_wr_regno>
    lcd_wr_regno(0x29);
 8004424:	2029      	movs	r0, #41	; 0x29
 8004426:	f001 f9f1 	bl	800580c <lcd_wr_regno>
}
 800442a:	bf00      	nop
 800442c:	bd80      	pop	{r7, pc}

0800442e <lcd_ex_nt35510_reginit>:
 * @brief       NT35510Ĵʼ
 * @param       
 * @retval      
 */
void lcd_ex_nt35510_reginit(void)
{
 800442e:	b580      	push	{r7, lr}
 8004430:	af00      	add	r7, sp, #0
    lcd_write_reg(0xF000, 0x55);
 8004432:	2155      	movs	r1, #85	; 0x55
 8004434:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8004438:	f001 f9fc 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 800443c:	21aa      	movs	r1, #170	; 0xaa
 800443e:	f24f 0001 	movw	r0, #61441	; 0xf001
 8004442:	f001 f9f7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8004446:	2152      	movs	r1, #82	; 0x52
 8004448:	f24f 0002 	movw	r0, #61442	; 0xf002
 800444c:	f001 f9f2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8004450:	2108      	movs	r1, #8
 8004452:	f24f 0003 	movw	r0, #61443	; 0xf003
 8004456:	f001 f9ed 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x01);
 800445a:	2101      	movs	r1, #1
 800445c:	f24f 0004 	movw	r0, #61444	; 0xf004
 8004460:	f001 f9e8 	bl	8005834 <lcd_write_reg>
    /* AVDD Set AVDD 5.2V */
    lcd_write_reg(0xB000, 0x0D);
 8004464:	210d      	movs	r1, #13
 8004466:	f44f 4030 	mov.w	r0, #45056	; 0xb000
 800446a:	f001 f9e3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB001, 0x0D);
 800446e:	210d      	movs	r1, #13
 8004470:	f24b 0001 	movw	r0, #45057	; 0xb001
 8004474:	f001 f9de 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB002, 0x0D);
 8004478:	210d      	movs	r1, #13
 800447a:	f24b 0002 	movw	r0, #45058	; 0xb002
 800447e:	f001 f9d9 	bl	8005834 <lcd_write_reg>
    /* AVDD ratio */
    lcd_write_reg(0xB600, 0x34);
 8004482:	2134      	movs	r1, #52	; 0x34
 8004484:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8004488:	f001 f9d4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB601, 0x34);
 800448c:	2134      	movs	r1, #52	; 0x34
 800448e:	f24b 6001 	movw	r0, #46593	; 0xb601
 8004492:	f001 f9cf 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB602, 0x34);
 8004496:	2134      	movs	r1, #52	; 0x34
 8004498:	f24b 6002 	movw	r0, #46594	; 0xb602
 800449c:	f001 f9ca 	bl	8005834 <lcd_write_reg>
    /* AVEE -5.2V */
    lcd_write_reg(0xB100, 0x0D);
 80044a0:	210d      	movs	r1, #13
 80044a2:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 80044a6:	f001 f9c5 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x0D);
 80044aa:	210d      	movs	r1, #13
 80044ac:	f24b 1001 	movw	r0, #45313	; 0xb101
 80044b0:	f001 f9c0 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB102, 0x0D);
 80044b4:	210d      	movs	r1, #13
 80044b6:	f24b 1002 	movw	r0, #45314	; 0xb102
 80044ba:	f001 f9bb 	bl	8005834 <lcd_write_reg>
    /* AVEE ratio */
    lcd_write_reg(0xB700, 0x34);
 80044be:	2134      	movs	r1, #52	; 0x34
 80044c0:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 80044c4:	f001 f9b6 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x34);
 80044c8:	2134      	movs	r1, #52	; 0x34
 80044ca:	f24b 7001 	movw	r0, #46849	; 0xb701
 80044ce:	f001 f9b1 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB702, 0x34);
 80044d2:	2134      	movs	r1, #52	; 0x34
 80044d4:	f24b 7002 	movw	r0, #46850	; 0xb702
 80044d8:	f001 f9ac 	bl	8005834 <lcd_write_reg>
    /* VCL -2.5V */
    lcd_write_reg(0xB200, 0x00);
 80044dc:	2100      	movs	r1, #0
 80044de:	f44f 4032 	mov.w	r0, #45568	; 0xb200
 80044e2:	f001 f9a7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB201, 0x00);
 80044e6:	2100      	movs	r1, #0
 80044e8:	f24b 2001 	movw	r0, #45569	; 0xb201
 80044ec:	f001 f9a2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB202, 0x00);
 80044f0:	2100      	movs	r1, #0
 80044f2:	f24b 2002 	movw	r0, #45570	; 0xb202
 80044f6:	f001 f99d 	bl	8005834 <lcd_write_reg>
    /* VCL ratio */
    lcd_write_reg(0xB800, 0x24);
 80044fa:	2124      	movs	r1, #36	; 0x24
 80044fc:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 8004500:	f001 f998 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x24);
 8004504:	2124      	movs	r1, #36	; 0x24
 8004506:	f64b 0001 	movw	r0, #47105	; 0xb801
 800450a:	f001 f993 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x24);
 800450e:	2124      	movs	r1, #36	; 0x24
 8004510:	f64b 0002 	movw	r0, #47106	; 0xb802
 8004514:	f001 f98e 	bl	8005834 <lcd_write_reg>
    /* VGH 15V (Free pump) */
    lcd_write_reg(0xBF00, 0x01);
 8004518:	2101      	movs	r1, #1
 800451a:	f44f 403f 	mov.w	r0, #48896	; 0xbf00
 800451e:	f001 f989 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB300, 0x0F);
 8004522:	210f      	movs	r1, #15
 8004524:	f44f 4033 	mov.w	r0, #45824	; 0xb300
 8004528:	f001 f984 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB301, 0x0F);
 800452c:	210f      	movs	r1, #15
 800452e:	f24b 3001 	movw	r0, #45825	; 0xb301
 8004532:	f001 f97f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB302, 0x0F);
 8004536:	210f      	movs	r1, #15
 8004538:	f24b 3002 	movw	r0, #45826	; 0xb302
 800453c:	f001 f97a 	bl	8005834 <lcd_write_reg>
    /* VGH ratio */
    lcd_write_reg(0xB900, 0x34);
 8004540:	2134      	movs	r1, #52	; 0x34
 8004542:	f44f 4039 	mov.w	r0, #47360	; 0xb900
 8004546:	f001 f975 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB901, 0x34);
 800454a:	2134      	movs	r1, #52	; 0x34
 800454c:	f64b 1001 	movw	r0, #47361	; 0xb901
 8004550:	f001 f970 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB902, 0x34);
 8004554:	2134      	movs	r1, #52	; 0x34
 8004556:	f64b 1002 	movw	r0, #47362	; 0xb902
 800455a:	f001 f96b 	bl	8005834 <lcd_write_reg>
    /* VGL_REG -10V */
    lcd_write_reg(0xB500, 0x08);
 800455e:	2108      	movs	r1, #8
 8004560:	f44f 4035 	mov.w	r0, #46336	; 0xb500
 8004564:	f001 f966 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB501, 0x08);
 8004568:	2108      	movs	r1, #8
 800456a:	f24b 5001 	movw	r0, #46337	; 0xb501
 800456e:	f001 f961 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB502, 0x08);
 8004572:	2108      	movs	r1, #8
 8004574:	f24b 5002 	movw	r0, #46338	; 0xb502
 8004578:	f001 f95c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xC200, 0x03);
 800457c:	2103      	movs	r1, #3
 800457e:	f44f 4042 	mov.w	r0, #49664	; 0xc200
 8004582:	f001 f957 	bl	8005834 <lcd_write_reg>
    /* VGLX ratio */
    lcd_write_reg(0xBA00, 0x24);
 8004586:	2124      	movs	r1, #36	; 0x24
 8004588:	f44f 403a 	mov.w	r0, #47616	; 0xba00
 800458c:	f001 f952 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBA01, 0x24);
 8004590:	2124      	movs	r1, #36	; 0x24
 8004592:	f64b 2001 	movw	r0, #47617	; 0xba01
 8004596:	f001 f94d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBA02, 0x24);
 800459a:	2124      	movs	r1, #36	; 0x24
 800459c:	f64b 2002 	movw	r0, #47618	; 0xba02
 80045a0:	f001 f948 	bl	8005834 <lcd_write_reg>
    /* VGMP/VGSP 4.5V/0V */
    lcd_write_reg(0xBC00, 0x00);
 80045a4:	2100      	movs	r1, #0
 80045a6:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 80045aa:	f001 f943 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x78);
 80045ae:	2178      	movs	r1, #120	; 0x78
 80045b0:	f64b 4001 	movw	r0, #48129	; 0xbc01
 80045b4:	f001 f93e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 80045b8:	2100      	movs	r1, #0
 80045ba:	f64b 4002 	movw	r0, #48130	; 0xbc02
 80045be:	f001 f939 	bl	8005834 <lcd_write_reg>
    /* VGMN/VGSN -4.5V/0V */
    lcd_write_reg(0xBD00, 0x00);
 80045c2:	2100      	movs	r1, #0
 80045c4:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
 80045c8:	f001 f934 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBD01, 0x78);
 80045cc:	2178      	movs	r1, #120	; 0x78
 80045ce:	f64b 5001 	movw	r0, #48385	; 0xbd01
 80045d2:	f001 f92f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBD02, 0x00);
 80045d6:	2100      	movs	r1, #0
 80045d8:	f64b 5002 	movw	r0, #48386	; 0xbd02
 80045dc:	f001 f92a 	bl	8005834 <lcd_write_reg>
    /* VCOM */
    lcd_write_reg(0xBE00, 0x00);
 80045e0:	2100      	movs	r1, #0
 80045e2:	f44f 403e 	mov.w	r0, #48640	; 0xbe00
 80045e6:	f001 f925 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBE01, 0x64);
 80045ea:	2164      	movs	r1, #100	; 0x64
 80045ec:	f64b 6001 	movw	r0, #48641	; 0xbe01
 80045f0:	f001 f920 	bl	8005834 <lcd_write_reg>
    /* Gamma Setting */
    lcd_write_reg(0xD100, 0x00);
 80045f4:	2100      	movs	r1, #0
 80045f6:	f44f 4051 	mov.w	r0, #53504	; 0xd100
 80045fa:	f001 f91b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD101, 0x33);
 80045fe:	2133      	movs	r1, #51	; 0x33
 8004600:	f24d 1001 	movw	r0, #53505	; 0xd101
 8004604:	f001 f916 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD102, 0x00);
 8004608:	2100      	movs	r1, #0
 800460a:	f24d 1002 	movw	r0, #53506	; 0xd102
 800460e:	f001 f911 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD103, 0x34);
 8004612:	2134      	movs	r1, #52	; 0x34
 8004614:	f24d 1003 	movw	r0, #53507	; 0xd103
 8004618:	f001 f90c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD104, 0x00);
 800461c:	2100      	movs	r1, #0
 800461e:	f24d 1004 	movw	r0, #53508	; 0xd104
 8004622:	f001 f907 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD105, 0x3A);
 8004626:	213a      	movs	r1, #58	; 0x3a
 8004628:	f24d 1005 	movw	r0, #53509	; 0xd105
 800462c:	f001 f902 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD106, 0x00);
 8004630:	2100      	movs	r1, #0
 8004632:	f24d 1006 	movw	r0, #53510	; 0xd106
 8004636:	f001 f8fd 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD107, 0x4A);
 800463a:	214a      	movs	r1, #74	; 0x4a
 800463c:	f24d 1007 	movw	r0, #53511	; 0xd107
 8004640:	f001 f8f8 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD108, 0x00);
 8004644:	2100      	movs	r1, #0
 8004646:	f24d 1008 	movw	r0, #53512	; 0xd108
 800464a:	f001 f8f3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD109, 0x5C);
 800464e:	215c      	movs	r1, #92	; 0x5c
 8004650:	f24d 1009 	movw	r0, #53513	; 0xd109
 8004654:	f001 f8ee 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD10A, 0x00);
 8004658:	2100      	movs	r1, #0
 800465a:	f24d 100a 	movw	r0, #53514	; 0xd10a
 800465e:	f001 f8e9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD10B, 0x81);
 8004662:	2181      	movs	r1, #129	; 0x81
 8004664:	f24d 100b 	movw	r0, #53515	; 0xd10b
 8004668:	f001 f8e4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD10C, 0x00);
 800466c:	2100      	movs	r1, #0
 800466e:	f24d 100c 	movw	r0, #53516	; 0xd10c
 8004672:	f001 f8df 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD10D, 0xA6);
 8004676:	21a6      	movs	r1, #166	; 0xa6
 8004678:	f24d 100d 	movw	r0, #53517	; 0xd10d
 800467c:	f001 f8da 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD10E, 0x00);
 8004680:	2100      	movs	r1, #0
 8004682:	f24d 100e 	movw	r0, #53518	; 0xd10e
 8004686:	f001 f8d5 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD10F, 0xE5);
 800468a:	21e5      	movs	r1, #229	; 0xe5
 800468c:	f24d 100f 	movw	r0, #53519	; 0xd10f
 8004690:	f001 f8d0 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD110, 0x01);
 8004694:	2101      	movs	r1, #1
 8004696:	f24d 1010 	movw	r0, #53520	; 0xd110
 800469a:	f001 f8cb 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD111, 0x13);
 800469e:	2113      	movs	r1, #19
 80046a0:	f24d 1011 	movw	r0, #53521	; 0xd111
 80046a4:	f001 f8c6 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD112, 0x01);
 80046a8:	2101      	movs	r1, #1
 80046aa:	f24d 1012 	movw	r0, #53522	; 0xd112
 80046ae:	f001 f8c1 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD113, 0x54);
 80046b2:	2154      	movs	r1, #84	; 0x54
 80046b4:	f24d 1013 	movw	r0, #53523	; 0xd113
 80046b8:	f001 f8bc 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD114, 0x01);
 80046bc:	2101      	movs	r1, #1
 80046be:	f24d 1014 	movw	r0, #53524	; 0xd114
 80046c2:	f001 f8b7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD115, 0x82);
 80046c6:	2182      	movs	r1, #130	; 0x82
 80046c8:	f24d 1015 	movw	r0, #53525	; 0xd115
 80046cc:	f001 f8b2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD116, 0x01);
 80046d0:	2101      	movs	r1, #1
 80046d2:	f24d 1016 	movw	r0, #53526	; 0xd116
 80046d6:	f001 f8ad 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD117, 0xCA);
 80046da:	21ca      	movs	r1, #202	; 0xca
 80046dc:	f24d 1017 	movw	r0, #53527	; 0xd117
 80046e0:	f001 f8a8 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD118, 0x02);
 80046e4:	2102      	movs	r1, #2
 80046e6:	f24d 1018 	movw	r0, #53528	; 0xd118
 80046ea:	f001 f8a3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD119, 0x00);
 80046ee:	2100      	movs	r1, #0
 80046f0:	f24d 1019 	movw	r0, #53529	; 0xd119
 80046f4:	f001 f89e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD11A, 0x02);
 80046f8:	2102      	movs	r1, #2
 80046fa:	f24d 101a 	movw	r0, #53530	; 0xd11a
 80046fe:	f001 f899 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD11B, 0x01);
 8004702:	2101      	movs	r1, #1
 8004704:	f24d 101b 	movw	r0, #53531	; 0xd11b
 8004708:	f001 f894 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD11C, 0x02);
 800470c:	2102      	movs	r1, #2
 800470e:	f24d 101c 	movw	r0, #53532	; 0xd11c
 8004712:	f001 f88f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD11D, 0x34);
 8004716:	2134      	movs	r1, #52	; 0x34
 8004718:	f24d 101d 	movw	r0, #53533	; 0xd11d
 800471c:	f001 f88a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD11E, 0x02);
 8004720:	2102      	movs	r1, #2
 8004722:	f24d 101e 	movw	r0, #53534	; 0xd11e
 8004726:	f001 f885 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD11F, 0x67);
 800472a:	2167      	movs	r1, #103	; 0x67
 800472c:	f24d 101f 	movw	r0, #53535	; 0xd11f
 8004730:	f001 f880 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD120, 0x02);
 8004734:	2102      	movs	r1, #2
 8004736:	f24d 1020 	movw	r0, #53536	; 0xd120
 800473a:	f001 f87b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD121, 0x84);
 800473e:	2184      	movs	r1, #132	; 0x84
 8004740:	f24d 1021 	movw	r0, #53537	; 0xd121
 8004744:	f001 f876 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD122, 0x02);
 8004748:	2102      	movs	r1, #2
 800474a:	f24d 1022 	movw	r0, #53538	; 0xd122
 800474e:	f001 f871 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD123, 0xA4);
 8004752:	21a4      	movs	r1, #164	; 0xa4
 8004754:	f24d 1023 	movw	r0, #53539	; 0xd123
 8004758:	f001 f86c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD124, 0x02);
 800475c:	2102      	movs	r1, #2
 800475e:	f24d 1024 	movw	r0, #53540	; 0xd124
 8004762:	f001 f867 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD125, 0xB7);
 8004766:	21b7      	movs	r1, #183	; 0xb7
 8004768:	f24d 1025 	movw	r0, #53541	; 0xd125
 800476c:	f001 f862 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD126, 0x02);
 8004770:	2102      	movs	r1, #2
 8004772:	f24d 1026 	movw	r0, #53542	; 0xd126
 8004776:	f001 f85d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD127, 0xCF);
 800477a:	21cf      	movs	r1, #207	; 0xcf
 800477c:	f24d 1027 	movw	r0, #53543	; 0xd127
 8004780:	f001 f858 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD128, 0x02);
 8004784:	2102      	movs	r1, #2
 8004786:	f24d 1028 	movw	r0, #53544	; 0xd128
 800478a:	f001 f853 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD129, 0xDE);
 800478e:	21de      	movs	r1, #222	; 0xde
 8004790:	f24d 1029 	movw	r0, #53545	; 0xd129
 8004794:	f001 f84e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD12A, 0x02);
 8004798:	2102      	movs	r1, #2
 800479a:	f24d 102a 	movw	r0, #53546	; 0xd12a
 800479e:	f001 f849 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD12B, 0xF2);
 80047a2:	21f2      	movs	r1, #242	; 0xf2
 80047a4:	f24d 102b 	movw	r0, #53547	; 0xd12b
 80047a8:	f001 f844 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD12C, 0x02);
 80047ac:	2102      	movs	r1, #2
 80047ae:	f24d 102c 	movw	r0, #53548	; 0xd12c
 80047b2:	f001 f83f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD12D, 0xFE);
 80047b6:	21fe      	movs	r1, #254	; 0xfe
 80047b8:	f24d 102d 	movw	r0, #53549	; 0xd12d
 80047bc:	f001 f83a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD12E, 0x03);
 80047c0:	2103      	movs	r1, #3
 80047c2:	f24d 102e 	movw	r0, #53550	; 0xd12e
 80047c6:	f001 f835 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD12F, 0x10);
 80047ca:	2110      	movs	r1, #16
 80047cc:	f24d 102f 	movw	r0, #53551	; 0xd12f
 80047d0:	f001 f830 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD130, 0x03);
 80047d4:	2103      	movs	r1, #3
 80047d6:	f24d 1030 	movw	r0, #53552	; 0xd130
 80047da:	f001 f82b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD131, 0x33);
 80047de:	2133      	movs	r1, #51	; 0x33
 80047e0:	f24d 1031 	movw	r0, #53553	; 0xd131
 80047e4:	f001 f826 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD132, 0x03);
 80047e8:	2103      	movs	r1, #3
 80047ea:	f24d 1032 	movw	r0, #53554	; 0xd132
 80047ee:	f001 f821 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD133, 0x6D);
 80047f2:	216d      	movs	r1, #109	; 0x6d
 80047f4:	f24d 1033 	movw	r0, #53555	; 0xd133
 80047f8:	f001 f81c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD200, 0x00);
 80047fc:	2100      	movs	r1, #0
 80047fe:	f44f 4052 	mov.w	r0, #53760	; 0xd200
 8004802:	f001 f817 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD201, 0x33);
 8004806:	2133      	movs	r1, #51	; 0x33
 8004808:	f24d 2001 	movw	r0, #53761	; 0xd201
 800480c:	f001 f812 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD202, 0x00);
 8004810:	2100      	movs	r1, #0
 8004812:	f24d 2002 	movw	r0, #53762	; 0xd202
 8004816:	f001 f80d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD203, 0x34);
 800481a:	2134      	movs	r1, #52	; 0x34
 800481c:	f24d 2003 	movw	r0, #53763	; 0xd203
 8004820:	f001 f808 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD204, 0x00);
 8004824:	2100      	movs	r1, #0
 8004826:	f24d 2004 	movw	r0, #53764	; 0xd204
 800482a:	f001 f803 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD205, 0x3A);
 800482e:	213a      	movs	r1, #58	; 0x3a
 8004830:	f24d 2005 	movw	r0, #53765	; 0xd205
 8004834:	f000 fffe 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD206, 0x00);
 8004838:	2100      	movs	r1, #0
 800483a:	f24d 2006 	movw	r0, #53766	; 0xd206
 800483e:	f000 fff9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD207, 0x4A);
 8004842:	214a      	movs	r1, #74	; 0x4a
 8004844:	f24d 2007 	movw	r0, #53767	; 0xd207
 8004848:	f000 fff4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD208, 0x00);
 800484c:	2100      	movs	r1, #0
 800484e:	f24d 2008 	movw	r0, #53768	; 0xd208
 8004852:	f000 ffef 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD209, 0x5C);
 8004856:	215c      	movs	r1, #92	; 0x5c
 8004858:	f24d 2009 	movw	r0, #53769	; 0xd209
 800485c:	f000 ffea 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD20A, 0x00);
 8004860:	2100      	movs	r1, #0
 8004862:	f24d 200a 	movw	r0, #53770	; 0xd20a
 8004866:	f000 ffe5 	bl	8005834 <lcd_write_reg>

    lcd_write_reg(0xD20B, 0x81);
 800486a:	2181      	movs	r1, #129	; 0x81
 800486c:	f24d 200b 	movw	r0, #53771	; 0xd20b
 8004870:	f000 ffe0 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD20C, 0x00);
 8004874:	2100      	movs	r1, #0
 8004876:	f24d 200c 	movw	r0, #53772	; 0xd20c
 800487a:	f000 ffdb 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD20D, 0xA6);
 800487e:	21a6      	movs	r1, #166	; 0xa6
 8004880:	f24d 200d 	movw	r0, #53773	; 0xd20d
 8004884:	f000 ffd6 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD20E, 0x00);
 8004888:	2100      	movs	r1, #0
 800488a:	f24d 200e 	movw	r0, #53774	; 0xd20e
 800488e:	f000 ffd1 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD20F, 0xE5);
 8004892:	21e5      	movs	r1, #229	; 0xe5
 8004894:	f24d 200f 	movw	r0, #53775	; 0xd20f
 8004898:	f000 ffcc 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD210, 0x01);
 800489c:	2101      	movs	r1, #1
 800489e:	f24d 2010 	movw	r0, #53776	; 0xd210
 80048a2:	f000 ffc7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD211, 0x13);
 80048a6:	2113      	movs	r1, #19
 80048a8:	f24d 2011 	movw	r0, #53777	; 0xd211
 80048ac:	f000 ffc2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD212, 0x01);
 80048b0:	2101      	movs	r1, #1
 80048b2:	f24d 2012 	movw	r0, #53778	; 0xd212
 80048b6:	f000 ffbd 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD213, 0x54);
 80048ba:	2154      	movs	r1, #84	; 0x54
 80048bc:	f24d 2013 	movw	r0, #53779	; 0xd213
 80048c0:	f000 ffb8 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD214, 0x01);
 80048c4:	2101      	movs	r1, #1
 80048c6:	f24d 2014 	movw	r0, #53780	; 0xd214
 80048ca:	f000 ffb3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD215, 0x82);
 80048ce:	2182      	movs	r1, #130	; 0x82
 80048d0:	f24d 2015 	movw	r0, #53781	; 0xd215
 80048d4:	f000 ffae 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD216, 0x01);
 80048d8:	2101      	movs	r1, #1
 80048da:	f24d 2016 	movw	r0, #53782	; 0xd216
 80048de:	f000 ffa9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD217, 0xCA);
 80048e2:	21ca      	movs	r1, #202	; 0xca
 80048e4:	f24d 2017 	movw	r0, #53783	; 0xd217
 80048e8:	f000 ffa4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD218, 0x02);
 80048ec:	2102      	movs	r1, #2
 80048ee:	f24d 2018 	movw	r0, #53784	; 0xd218
 80048f2:	f000 ff9f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD219, 0x00);
 80048f6:	2100      	movs	r1, #0
 80048f8:	f24d 2019 	movw	r0, #53785	; 0xd219
 80048fc:	f000 ff9a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD21A, 0x02);
 8004900:	2102      	movs	r1, #2
 8004902:	f24d 201a 	movw	r0, #53786	; 0xd21a
 8004906:	f000 ff95 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD21B, 0x01);
 800490a:	2101      	movs	r1, #1
 800490c:	f24d 201b 	movw	r0, #53787	; 0xd21b
 8004910:	f000 ff90 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD21C, 0x02);
 8004914:	2102      	movs	r1, #2
 8004916:	f24d 201c 	movw	r0, #53788	; 0xd21c
 800491a:	f000 ff8b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD21D, 0x34);
 800491e:	2134      	movs	r1, #52	; 0x34
 8004920:	f24d 201d 	movw	r0, #53789	; 0xd21d
 8004924:	f000 ff86 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD21E, 0x02);
 8004928:	2102      	movs	r1, #2
 800492a:	f24d 201e 	movw	r0, #53790	; 0xd21e
 800492e:	f000 ff81 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD21F, 0x67);
 8004932:	2167      	movs	r1, #103	; 0x67
 8004934:	f24d 201f 	movw	r0, #53791	; 0xd21f
 8004938:	f000 ff7c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD220, 0x02);
 800493c:	2102      	movs	r1, #2
 800493e:	f24d 2020 	movw	r0, #53792	; 0xd220
 8004942:	f000 ff77 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD221, 0x84);
 8004946:	2184      	movs	r1, #132	; 0x84
 8004948:	f24d 2021 	movw	r0, #53793	; 0xd221
 800494c:	f000 ff72 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD222, 0x02);
 8004950:	2102      	movs	r1, #2
 8004952:	f24d 2022 	movw	r0, #53794	; 0xd222
 8004956:	f000 ff6d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD223, 0xA4);
 800495a:	21a4      	movs	r1, #164	; 0xa4
 800495c:	f24d 2023 	movw	r0, #53795	; 0xd223
 8004960:	f000 ff68 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD224, 0x02);
 8004964:	2102      	movs	r1, #2
 8004966:	f24d 2024 	movw	r0, #53796	; 0xd224
 800496a:	f000 ff63 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD225, 0xB7);
 800496e:	21b7      	movs	r1, #183	; 0xb7
 8004970:	f24d 2025 	movw	r0, #53797	; 0xd225
 8004974:	f000 ff5e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD226, 0x02);
 8004978:	2102      	movs	r1, #2
 800497a:	f24d 2026 	movw	r0, #53798	; 0xd226
 800497e:	f000 ff59 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD227, 0xCF);
 8004982:	21cf      	movs	r1, #207	; 0xcf
 8004984:	f24d 2027 	movw	r0, #53799	; 0xd227
 8004988:	f000 ff54 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD228, 0x02);
 800498c:	2102      	movs	r1, #2
 800498e:	f24d 2028 	movw	r0, #53800	; 0xd228
 8004992:	f000 ff4f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD229, 0xDE);
 8004996:	21de      	movs	r1, #222	; 0xde
 8004998:	f24d 2029 	movw	r0, #53801	; 0xd229
 800499c:	f000 ff4a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD22A, 0x02);
 80049a0:	2102      	movs	r1, #2
 80049a2:	f24d 202a 	movw	r0, #53802	; 0xd22a
 80049a6:	f000 ff45 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD22B, 0xF2);
 80049aa:	21f2      	movs	r1, #242	; 0xf2
 80049ac:	f24d 202b 	movw	r0, #53803	; 0xd22b
 80049b0:	f000 ff40 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD22C, 0x02);
 80049b4:	2102      	movs	r1, #2
 80049b6:	f24d 202c 	movw	r0, #53804	; 0xd22c
 80049ba:	f000 ff3b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD22D, 0xFE);
 80049be:	21fe      	movs	r1, #254	; 0xfe
 80049c0:	f24d 202d 	movw	r0, #53805	; 0xd22d
 80049c4:	f000 ff36 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD22E, 0x03);
 80049c8:	2103      	movs	r1, #3
 80049ca:	f24d 202e 	movw	r0, #53806	; 0xd22e
 80049ce:	f000 ff31 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD22F, 0x10);
 80049d2:	2110      	movs	r1, #16
 80049d4:	f24d 202f 	movw	r0, #53807	; 0xd22f
 80049d8:	f000 ff2c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD230, 0x03);
 80049dc:	2103      	movs	r1, #3
 80049de:	f24d 2030 	movw	r0, #53808	; 0xd230
 80049e2:	f000 ff27 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD231, 0x33);
 80049e6:	2133      	movs	r1, #51	; 0x33
 80049e8:	f24d 2031 	movw	r0, #53809	; 0xd231
 80049ec:	f000 ff22 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD232, 0x03);
 80049f0:	2103      	movs	r1, #3
 80049f2:	f24d 2032 	movw	r0, #53810	; 0xd232
 80049f6:	f000 ff1d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD233, 0x6D);
 80049fa:	216d      	movs	r1, #109	; 0x6d
 80049fc:	f24d 2033 	movw	r0, #53811	; 0xd233
 8004a00:	f000 ff18 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD300, 0x00);
 8004a04:	2100      	movs	r1, #0
 8004a06:	f44f 4053 	mov.w	r0, #54016	; 0xd300
 8004a0a:	f000 ff13 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD301, 0x33);
 8004a0e:	2133      	movs	r1, #51	; 0x33
 8004a10:	f24d 3001 	movw	r0, #54017	; 0xd301
 8004a14:	f000 ff0e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD302, 0x00);
 8004a18:	2100      	movs	r1, #0
 8004a1a:	f24d 3002 	movw	r0, #54018	; 0xd302
 8004a1e:	f000 ff09 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD303, 0x34);
 8004a22:	2134      	movs	r1, #52	; 0x34
 8004a24:	f24d 3003 	movw	r0, #54019	; 0xd303
 8004a28:	f000 ff04 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD304, 0x00);
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	f24d 3004 	movw	r0, #54020	; 0xd304
 8004a32:	f000 feff 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD305, 0x3A);
 8004a36:	213a      	movs	r1, #58	; 0x3a
 8004a38:	f24d 3005 	movw	r0, #54021	; 0xd305
 8004a3c:	f000 fefa 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD306, 0x00);
 8004a40:	2100      	movs	r1, #0
 8004a42:	f24d 3006 	movw	r0, #54022	; 0xd306
 8004a46:	f000 fef5 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD307, 0x4A);
 8004a4a:	214a      	movs	r1, #74	; 0x4a
 8004a4c:	f24d 3007 	movw	r0, #54023	; 0xd307
 8004a50:	f000 fef0 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD308, 0x00);
 8004a54:	2100      	movs	r1, #0
 8004a56:	f24d 3008 	movw	r0, #54024	; 0xd308
 8004a5a:	f000 feeb 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD309, 0x5C);
 8004a5e:	215c      	movs	r1, #92	; 0x5c
 8004a60:	f24d 3009 	movw	r0, #54025	; 0xd309
 8004a64:	f000 fee6 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD30A, 0x00);
 8004a68:	2100      	movs	r1, #0
 8004a6a:	f24d 300a 	movw	r0, #54026	; 0xd30a
 8004a6e:	f000 fee1 	bl	8005834 <lcd_write_reg>

    lcd_write_reg(0xD30B, 0x81);
 8004a72:	2181      	movs	r1, #129	; 0x81
 8004a74:	f24d 300b 	movw	r0, #54027	; 0xd30b
 8004a78:	f000 fedc 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD30C, 0x00);
 8004a7c:	2100      	movs	r1, #0
 8004a7e:	f24d 300c 	movw	r0, #54028	; 0xd30c
 8004a82:	f000 fed7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD30D, 0xA6);
 8004a86:	21a6      	movs	r1, #166	; 0xa6
 8004a88:	f24d 300d 	movw	r0, #54029	; 0xd30d
 8004a8c:	f000 fed2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD30E, 0x00);
 8004a90:	2100      	movs	r1, #0
 8004a92:	f24d 300e 	movw	r0, #54030	; 0xd30e
 8004a96:	f000 fecd 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD30F, 0xE5);
 8004a9a:	21e5      	movs	r1, #229	; 0xe5
 8004a9c:	f24d 300f 	movw	r0, #54031	; 0xd30f
 8004aa0:	f000 fec8 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD310, 0x01);
 8004aa4:	2101      	movs	r1, #1
 8004aa6:	f24d 3010 	movw	r0, #54032	; 0xd310
 8004aaa:	f000 fec3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD311, 0x13);
 8004aae:	2113      	movs	r1, #19
 8004ab0:	f24d 3011 	movw	r0, #54033	; 0xd311
 8004ab4:	f000 febe 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD312, 0x01);
 8004ab8:	2101      	movs	r1, #1
 8004aba:	f24d 3012 	movw	r0, #54034	; 0xd312
 8004abe:	f000 feb9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD313, 0x54);
 8004ac2:	2154      	movs	r1, #84	; 0x54
 8004ac4:	f24d 3013 	movw	r0, #54035	; 0xd313
 8004ac8:	f000 feb4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD314, 0x01);
 8004acc:	2101      	movs	r1, #1
 8004ace:	f24d 3014 	movw	r0, #54036	; 0xd314
 8004ad2:	f000 feaf 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD315, 0x82);
 8004ad6:	2182      	movs	r1, #130	; 0x82
 8004ad8:	f24d 3015 	movw	r0, #54037	; 0xd315
 8004adc:	f000 feaa 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD316, 0x01);
 8004ae0:	2101      	movs	r1, #1
 8004ae2:	f24d 3016 	movw	r0, #54038	; 0xd316
 8004ae6:	f000 fea5 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD317, 0xCA);
 8004aea:	21ca      	movs	r1, #202	; 0xca
 8004aec:	f24d 3017 	movw	r0, #54039	; 0xd317
 8004af0:	f000 fea0 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD318, 0x02);
 8004af4:	2102      	movs	r1, #2
 8004af6:	f24d 3018 	movw	r0, #54040	; 0xd318
 8004afa:	f000 fe9b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD319, 0x00);
 8004afe:	2100      	movs	r1, #0
 8004b00:	f24d 3019 	movw	r0, #54041	; 0xd319
 8004b04:	f000 fe96 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD31A, 0x02);
 8004b08:	2102      	movs	r1, #2
 8004b0a:	f24d 301a 	movw	r0, #54042	; 0xd31a
 8004b0e:	f000 fe91 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD31B, 0x01);
 8004b12:	2101      	movs	r1, #1
 8004b14:	f24d 301b 	movw	r0, #54043	; 0xd31b
 8004b18:	f000 fe8c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD31C, 0x02);
 8004b1c:	2102      	movs	r1, #2
 8004b1e:	f24d 301c 	movw	r0, #54044	; 0xd31c
 8004b22:	f000 fe87 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD31D, 0x34);
 8004b26:	2134      	movs	r1, #52	; 0x34
 8004b28:	f24d 301d 	movw	r0, #54045	; 0xd31d
 8004b2c:	f000 fe82 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD31E, 0x02);
 8004b30:	2102      	movs	r1, #2
 8004b32:	f24d 301e 	movw	r0, #54046	; 0xd31e
 8004b36:	f000 fe7d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD31F, 0x67);
 8004b3a:	2167      	movs	r1, #103	; 0x67
 8004b3c:	f24d 301f 	movw	r0, #54047	; 0xd31f
 8004b40:	f000 fe78 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD320, 0x02);
 8004b44:	2102      	movs	r1, #2
 8004b46:	f24d 3020 	movw	r0, #54048	; 0xd320
 8004b4a:	f000 fe73 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD321, 0x84);
 8004b4e:	2184      	movs	r1, #132	; 0x84
 8004b50:	f24d 3021 	movw	r0, #54049	; 0xd321
 8004b54:	f000 fe6e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD322, 0x02);
 8004b58:	2102      	movs	r1, #2
 8004b5a:	f24d 3022 	movw	r0, #54050	; 0xd322
 8004b5e:	f000 fe69 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD323, 0xA4);
 8004b62:	21a4      	movs	r1, #164	; 0xa4
 8004b64:	f24d 3023 	movw	r0, #54051	; 0xd323
 8004b68:	f000 fe64 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD324, 0x02);
 8004b6c:	2102      	movs	r1, #2
 8004b6e:	f24d 3024 	movw	r0, #54052	; 0xd324
 8004b72:	f000 fe5f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD325, 0xB7);
 8004b76:	21b7      	movs	r1, #183	; 0xb7
 8004b78:	f24d 3025 	movw	r0, #54053	; 0xd325
 8004b7c:	f000 fe5a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD326, 0x02);
 8004b80:	2102      	movs	r1, #2
 8004b82:	f24d 3026 	movw	r0, #54054	; 0xd326
 8004b86:	f000 fe55 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD327, 0xCF);
 8004b8a:	21cf      	movs	r1, #207	; 0xcf
 8004b8c:	f24d 3027 	movw	r0, #54055	; 0xd327
 8004b90:	f000 fe50 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD328, 0x02);
 8004b94:	2102      	movs	r1, #2
 8004b96:	f24d 3028 	movw	r0, #54056	; 0xd328
 8004b9a:	f000 fe4b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD329, 0xDE);
 8004b9e:	21de      	movs	r1, #222	; 0xde
 8004ba0:	f24d 3029 	movw	r0, #54057	; 0xd329
 8004ba4:	f000 fe46 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD32A, 0x02);
 8004ba8:	2102      	movs	r1, #2
 8004baa:	f24d 302a 	movw	r0, #54058	; 0xd32a
 8004bae:	f000 fe41 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD32B, 0xF2);
 8004bb2:	21f2      	movs	r1, #242	; 0xf2
 8004bb4:	f24d 302b 	movw	r0, #54059	; 0xd32b
 8004bb8:	f000 fe3c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD32C, 0x02);
 8004bbc:	2102      	movs	r1, #2
 8004bbe:	f24d 302c 	movw	r0, #54060	; 0xd32c
 8004bc2:	f000 fe37 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD32D, 0xFE);
 8004bc6:	21fe      	movs	r1, #254	; 0xfe
 8004bc8:	f24d 302d 	movw	r0, #54061	; 0xd32d
 8004bcc:	f000 fe32 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD32E, 0x03);
 8004bd0:	2103      	movs	r1, #3
 8004bd2:	f24d 302e 	movw	r0, #54062	; 0xd32e
 8004bd6:	f000 fe2d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD32F, 0x10);
 8004bda:	2110      	movs	r1, #16
 8004bdc:	f24d 302f 	movw	r0, #54063	; 0xd32f
 8004be0:	f000 fe28 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD330, 0x03);
 8004be4:	2103      	movs	r1, #3
 8004be6:	f24d 3030 	movw	r0, #54064	; 0xd330
 8004bea:	f000 fe23 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD331, 0x33);
 8004bee:	2133      	movs	r1, #51	; 0x33
 8004bf0:	f24d 3031 	movw	r0, #54065	; 0xd331
 8004bf4:	f000 fe1e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD332, 0x03);
 8004bf8:	2103      	movs	r1, #3
 8004bfa:	f24d 3032 	movw	r0, #54066	; 0xd332
 8004bfe:	f000 fe19 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD333, 0x6D);
 8004c02:	216d      	movs	r1, #109	; 0x6d
 8004c04:	f24d 3033 	movw	r0, #54067	; 0xd333
 8004c08:	f000 fe14 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD400, 0x00);
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	f44f 4054 	mov.w	r0, #54272	; 0xd400
 8004c12:	f000 fe0f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD401, 0x33);
 8004c16:	2133      	movs	r1, #51	; 0x33
 8004c18:	f24d 4001 	movw	r0, #54273	; 0xd401
 8004c1c:	f000 fe0a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD402, 0x00);
 8004c20:	2100      	movs	r1, #0
 8004c22:	f24d 4002 	movw	r0, #54274	; 0xd402
 8004c26:	f000 fe05 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD403, 0x34);
 8004c2a:	2134      	movs	r1, #52	; 0x34
 8004c2c:	f24d 4003 	movw	r0, #54275	; 0xd403
 8004c30:	f000 fe00 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD404, 0x00);
 8004c34:	2100      	movs	r1, #0
 8004c36:	f24d 4004 	movw	r0, #54276	; 0xd404
 8004c3a:	f000 fdfb 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD405, 0x3A);
 8004c3e:	213a      	movs	r1, #58	; 0x3a
 8004c40:	f24d 4005 	movw	r0, #54277	; 0xd405
 8004c44:	f000 fdf6 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD406, 0x00);
 8004c48:	2100      	movs	r1, #0
 8004c4a:	f24d 4006 	movw	r0, #54278	; 0xd406
 8004c4e:	f000 fdf1 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD407, 0x4A);
 8004c52:	214a      	movs	r1, #74	; 0x4a
 8004c54:	f24d 4007 	movw	r0, #54279	; 0xd407
 8004c58:	f000 fdec 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD408, 0x00);
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	f24d 4008 	movw	r0, #54280	; 0xd408
 8004c62:	f000 fde7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD409, 0x5C);
 8004c66:	215c      	movs	r1, #92	; 0x5c
 8004c68:	f24d 4009 	movw	r0, #54281	; 0xd409
 8004c6c:	f000 fde2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD40A, 0x00);
 8004c70:	2100      	movs	r1, #0
 8004c72:	f24d 400a 	movw	r0, #54282	; 0xd40a
 8004c76:	f000 fddd 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD40B, 0x81);
 8004c7a:	2181      	movs	r1, #129	; 0x81
 8004c7c:	f24d 400b 	movw	r0, #54283	; 0xd40b
 8004c80:	f000 fdd8 	bl	8005834 <lcd_write_reg>

    lcd_write_reg(0xD40C, 0x00);
 8004c84:	2100      	movs	r1, #0
 8004c86:	f24d 400c 	movw	r0, #54284	; 0xd40c
 8004c8a:	f000 fdd3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD40D, 0xA6);
 8004c8e:	21a6      	movs	r1, #166	; 0xa6
 8004c90:	f24d 400d 	movw	r0, #54285	; 0xd40d
 8004c94:	f000 fdce 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD40E, 0x00);
 8004c98:	2100      	movs	r1, #0
 8004c9a:	f24d 400e 	movw	r0, #54286	; 0xd40e
 8004c9e:	f000 fdc9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD40F, 0xE5);
 8004ca2:	21e5      	movs	r1, #229	; 0xe5
 8004ca4:	f24d 400f 	movw	r0, #54287	; 0xd40f
 8004ca8:	f000 fdc4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD410, 0x01);
 8004cac:	2101      	movs	r1, #1
 8004cae:	f24d 4010 	movw	r0, #54288	; 0xd410
 8004cb2:	f000 fdbf 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD411, 0x13);
 8004cb6:	2113      	movs	r1, #19
 8004cb8:	f24d 4011 	movw	r0, #54289	; 0xd411
 8004cbc:	f000 fdba 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD412, 0x01);
 8004cc0:	2101      	movs	r1, #1
 8004cc2:	f24d 4012 	movw	r0, #54290	; 0xd412
 8004cc6:	f000 fdb5 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD413, 0x54);
 8004cca:	2154      	movs	r1, #84	; 0x54
 8004ccc:	f24d 4013 	movw	r0, #54291	; 0xd413
 8004cd0:	f000 fdb0 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD414, 0x01);
 8004cd4:	2101      	movs	r1, #1
 8004cd6:	f24d 4014 	movw	r0, #54292	; 0xd414
 8004cda:	f000 fdab 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD415, 0x82);
 8004cde:	2182      	movs	r1, #130	; 0x82
 8004ce0:	f24d 4015 	movw	r0, #54293	; 0xd415
 8004ce4:	f000 fda6 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD416, 0x01);
 8004ce8:	2101      	movs	r1, #1
 8004cea:	f24d 4016 	movw	r0, #54294	; 0xd416
 8004cee:	f000 fda1 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD417, 0xCA);
 8004cf2:	21ca      	movs	r1, #202	; 0xca
 8004cf4:	f24d 4017 	movw	r0, #54295	; 0xd417
 8004cf8:	f000 fd9c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD418, 0x02);
 8004cfc:	2102      	movs	r1, #2
 8004cfe:	f24d 4018 	movw	r0, #54296	; 0xd418
 8004d02:	f000 fd97 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD419, 0x00);
 8004d06:	2100      	movs	r1, #0
 8004d08:	f24d 4019 	movw	r0, #54297	; 0xd419
 8004d0c:	f000 fd92 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD41A, 0x02);
 8004d10:	2102      	movs	r1, #2
 8004d12:	f24d 401a 	movw	r0, #54298	; 0xd41a
 8004d16:	f000 fd8d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD41B, 0x01);
 8004d1a:	2101      	movs	r1, #1
 8004d1c:	f24d 401b 	movw	r0, #54299	; 0xd41b
 8004d20:	f000 fd88 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD41C, 0x02);
 8004d24:	2102      	movs	r1, #2
 8004d26:	f24d 401c 	movw	r0, #54300	; 0xd41c
 8004d2a:	f000 fd83 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD41D, 0x34);
 8004d2e:	2134      	movs	r1, #52	; 0x34
 8004d30:	f24d 401d 	movw	r0, #54301	; 0xd41d
 8004d34:	f000 fd7e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD41E, 0x02);
 8004d38:	2102      	movs	r1, #2
 8004d3a:	f24d 401e 	movw	r0, #54302	; 0xd41e
 8004d3e:	f000 fd79 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD41F, 0x67);
 8004d42:	2167      	movs	r1, #103	; 0x67
 8004d44:	f24d 401f 	movw	r0, #54303	; 0xd41f
 8004d48:	f000 fd74 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD420, 0x02);
 8004d4c:	2102      	movs	r1, #2
 8004d4e:	f24d 4020 	movw	r0, #54304	; 0xd420
 8004d52:	f000 fd6f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD421, 0x84);
 8004d56:	2184      	movs	r1, #132	; 0x84
 8004d58:	f24d 4021 	movw	r0, #54305	; 0xd421
 8004d5c:	f000 fd6a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD422, 0x02);
 8004d60:	2102      	movs	r1, #2
 8004d62:	f24d 4022 	movw	r0, #54306	; 0xd422
 8004d66:	f000 fd65 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD423, 0xA4);
 8004d6a:	21a4      	movs	r1, #164	; 0xa4
 8004d6c:	f24d 4023 	movw	r0, #54307	; 0xd423
 8004d70:	f000 fd60 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD424, 0x02);
 8004d74:	2102      	movs	r1, #2
 8004d76:	f24d 4024 	movw	r0, #54308	; 0xd424
 8004d7a:	f000 fd5b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD425, 0xB7);
 8004d7e:	21b7      	movs	r1, #183	; 0xb7
 8004d80:	f24d 4025 	movw	r0, #54309	; 0xd425
 8004d84:	f000 fd56 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD426, 0x02);
 8004d88:	2102      	movs	r1, #2
 8004d8a:	f24d 4026 	movw	r0, #54310	; 0xd426
 8004d8e:	f000 fd51 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD427, 0xCF);
 8004d92:	21cf      	movs	r1, #207	; 0xcf
 8004d94:	f24d 4027 	movw	r0, #54311	; 0xd427
 8004d98:	f000 fd4c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD428, 0x02);
 8004d9c:	2102      	movs	r1, #2
 8004d9e:	f24d 4028 	movw	r0, #54312	; 0xd428
 8004da2:	f000 fd47 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD429, 0xDE);
 8004da6:	21de      	movs	r1, #222	; 0xde
 8004da8:	f24d 4029 	movw	r0, #54313	; 0xd429
 8004dac:	f000 fd42 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD42A, 0x02);
 8004db0:	2102      	movs	r1, #2
 8004db2:	f24d 402a 	movw	r0, #54314	; 0xd42a
 8004db6:	f000 fd3d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD42B, 0xF2);
 8004dba:	21f2      	movs	r1, #242	; 0xf2
 8004dbc:	f24d 402b 	movw	r0, #54315	; 0xd42b
 8004dc0:	f000 fd38 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD42C, 0x02);
 8004dc4:	2102      	movs	r1, #2
 8004dc6:	f24d 402c 	movw	r0, #54316	; 0xd42c
 8004dca:	f000 fd33 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD42D, 0xFE);
 8004dce:	21fe      	movs	r1, #254	; 0xfe
 8004dd0:	f24d 402d 	movw	r0, #54317	; 0xd42d
 8004dd4:	f000 fd2e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD42E, 0x03);
 8004dd8:	2103      	movs	r1, #3
 8004dda:	f24d 402e 	movw	r0, #54318	; 0xd42e
 8004dde:	f000 fd29 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD42F, 0x10);
 8004de2:	2110      	movs	r1, #16
 8004de4:	f24d 402f 	movw	r0, #54319	; 0xd42f
 8004de8:	f000 fd24 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD430, 0x03);
 8004dec:	2103      	movs	r1, #3
 8004dee:	f24d 4030 	movw	r0, #54320	; 0xd430
 8004df2:	f000 fd1f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD431, 0x33);
 8004df6:	2133      	movs	r1, #51	; 0x33
 8004df8:	f24d 4031 	movw	r0, #54321	; 0xd431
 8004dfc:	f000 fd1a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD432, 0x03);
 8004e00:	2103      	movs	r1, #3
 8004e02:	f24d 4032 	movw	r0, #54322	; 0xd432
 8004e06:	f000 fd15 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD433, 0x6D);
 8004e0a:	216d      	movs	r1, #109	; 0x6d
 8004e0c:	f24d 4033 	movw	r0, #54323	; 0xd433
 8004e10:	f000 fd10 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD500, 0x00);
 8004e14:	2100      	movs	r1, #0
 8004e16:	f44f 4055 	mov.w	r0, #54528	; 0xd500
 8004e1a:	f000 fd0b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD501, 0x33);
 8004e1e:	2133      	movs	r1, #51	; 0x33
 8004e20:	f24d 5001 	movw	r0, #54529	; 0xd501
 8004e24:	f000 fd06 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD502, 0x00);
 8004e28:	2100      	movs	r1, #0
 8004e2a:	f24d 5002 	movw	r0, #54530	; 0xd502
 8004e2e:	f000 fd01 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD503, 0x34);
 8004e32:	2134      	movs	r1, #52	; 0x34
 8004e34:	f24d 5003 	movw	r0, #54531	; 0xd503
 8004e38:	f000 fcfc 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD504, 0x00);
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	f24d 5004 	movw	r0, #54532	; 0xd504
 8004e42:	f000 fcf7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD505, 0x3A);
 8004e46:	213a      	movs	r1, #58	; 0x3a
 8004e48:	f24d 5005 	movw	r0, #54533	; 0xd505
 8004e4c:	f000 fcf2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD506, 0x00);
 8004e50:	2100      	movs	r1, #0
 8004e52:	f24d 5006 	movw	r0, #54534	; 0xd506
 8004e56:	f000 fced 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD507, 0x4A);
 8004e5a:	214a      	movs	r1, #74	; 0x4a
 8004e5c:	f24d 5007 	movw	r0, #54535	; 0xd507
 8004e60:	f000 fce8 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD508, 0x00);
 8004e64:	2100      	movs	r1, #0
 8004e66:	f24d 5008 	movw	r0, #54536	; 0xd508
 8004e6a:	f000 fce3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD509, 0x5C);
 8004e6e:	215c      	movs	r1, #92	; 0x5c
 8004e70:	f24d 5009 	movw	r0, #54537	; 0xd509
 8004e74:	f000 fcde 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD50A, 0x00);
 8004e78:	2100      	movs	r1, #0
 8004e7a:	f24d 500a 	movw	r0, #54538	; 0xd50a
 8004e7e:	f000 fcd9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD50B, 0x81);
 8004e82:	2181      	movs	r1, #129	; 0x81
 8004e84:	f24d 500b 	movw	r0, #54539	; 0xd50b
 8004e88:	f000 fcd4 	bl	8005834 <lcd_write_reg>

    lcd_write_reg(0xD50C, 0x00);
 8004e8c:	2100      	movs	r1, #0
 8004e8e:	f24d 500c 	movw	r0, #54540	; 0xd50c
 8004e92:	f000 fccf 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD50D, 0xA6);
 8004e96:	21a6      	movs	r1, #166	; 0xa6
 8004e98:	f24d 500d 	movw	r0, #54541	; 0xd50d
 8004e9c:	f000 fcca 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD50E, 0x00);
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	f24d 500e 	movw	r0, #54542	; 0xd50e
 8004ea6:	f000 fcc5 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD50F, 0xE5);
 8004eaa:	21e5      	movs	r1, #229	; 0xe5
 8004eac:	f24d 500f 	movw	r0, #54543	; 0xd50f
 8004eb0:	f000 fcc0 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD510, 0x01);
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	f24d 5010 	movw	r0, #54544	; 0xd510
 8004eba:	f000 fcbb 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD511, 0x13);
 8004ebe:	2113      	movs	r1, #19
 8004ec0:	f24d 5011 	movw	r0, #54545	; 0xd511
 8004ec4:	f000 fcb6 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD512, 0x01);
 8004ec8:	2101      	movs	r1, #1
 8004eca:	f24d 5012 	movw	r0, #54546	; 0xd512
 8004ece:	f000 fcb1 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD513, 0x54);
 8004ed2:	2154      	movs	r1, #84	; 0x54
 8004ed4:	f24d 5013 	movw	r0, #54547	; 0xd513
 8004ed8:	f000 fcac 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD514, 0x01);
 8004edc:	2101      	movs	r1, #1
 8004ede:	f24d 5014 	movw	r0, #54548	; 0xd514
 8004ee2:	f000 fca7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD515, 0x82);
 8004ee6:	2182      	movs	r1, #130	; 0x82
 8004ee8:	f24d 5015 	movw	r0, #54549	; 0xd515
 8004eec:	f000 fca2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD516, 0x01);
 8004ef0:	2101      	movs	r1, #1
 8004ef2:	f24d 5016 	movw	r0, #54550	; 0xd516
 8004ef6:	f000 fc9d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD517, 0xCA);
 8004efa:	21ca      	movs	r1, #202	; 0xca
 8004efc:	f24d 5017 	movw	r0, #54551	; 0xd517
 8004f00:	f000 fc98 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD518, 0x02);
 8004f04:	2102      	movs	r1, #2
 8004f06:	f24d 5018 	movw	r0, #54552	; 0xd518
 8004f0a:	f000 fc93 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD519, 0x00);
 8004f0e:	2100      	movs	r1, #0
 8004f10:	f24d 5019 	movw	r0, #54553	; 0xd519
 8004f14:	f000 fc8e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD51A, 0x02);
 8004f18:	2102      	movs	r1, #2
 8004f1a:	f24d 501a 	movw	r0, #54554	; 0xd51a
 8004f1e:	f000 fc89 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD51B, 0x01);
 8004f22:	2101      	movs	r1, #1
 8004f24:	f24d 501b 	movw	r0, #54555	; 0xd51b
 8004f28:	f000 fc84 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD51C, 0x02);
 8004f2c:	2102      	movs	r1, #2
 8004f2e:	f24d 501c 	movw	r0, #54556	; 0xd51c
 8004f32:	f000 fc7f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD51D, 0x34);
 8004f36:	2134      	movs	r1, #52	; 0x34
 8004f38:	f24d 501d 	movw	r0, #54557	; 0xd51d
 8004f3c:	f000 fc7a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD51E, 0x02);
 8004f40:	2102      	movs	r1, #2
 8004f42:	f24d 501e 	movw	r0, #54558	; 0xd51e
 8004f46:	f000 fc75 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD51F, 0x67);
 8004f4a:	2167      	movs	r1, #103	; 0x67
 8004f4c:	f24d 501f 	movw	r0, #54559	; 0xd51f
 8004f50:	f000 fc70 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD520, 0x02);
 8004f54:	2102      	movs	r1, #2
 8004f56:	f24d 5020 	movw	r0, #54560	; 0xd520
 8004f5a:	f000 fc6b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD521, 0x84);
 8004f5e:	2184      	movs	r1, #132	; 0x84
 8004f60:	f24d 5021 	movw	r0, #54561	; 0xd521
 8004f64:	f000 fc66 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD522, 0x02);
 8004f68:	2102      	movs	r1, #2
 8004f6a:	f24d 5022 	movw	r0, #54562	; 0xd522
 8004f6e:	f000 fc61 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD523, 0xA4);
 8004f72:	21a4      	movs	r1, #164	; 0xa4
 8004f74:	f24d 5023 	movw	r0, #54563	; 0xd523
 8004f78:	f000 fc5c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD524, 0x02);
 8004f7c:	2102      	movs	r1, #2
 8004f7e:	f24d 5024 	movw	r0, #54564	; 0xd524
 8004f82:	f000 fc57 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD525, 0xB7);
 8004f86:	21b7      	movs	r1, #183	; 0xb7
 8004f88:	f24d 5025 	movw	r0, #54565	; 0xd525
 8004f8c:	f000 fc52 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD526, 0x02);
 8004f90:	2102      	movs	r1, #2
 8004f92:	f24d 5026 	movw	r0, #54566	; 0xd526
 8004f96:	f000 fc4d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD527, 0xCF);
 8004f9a:	21cf      	movs	r1, #207	; 0xcf
 8004f9c:	f24d 5027 	movw	r0, #54567	; 0xd527
 8004fa0:	f000 fc48 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD528, 0x02);
 8004fa4:	2102      	movs	r1, #2
 8004fa6:	f24d 5028 	movw	r0, #54568	; 0xd528
 8004faa:	f000 fc43 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD529, 0xDE);
 8004fae:	21de      	movs	r1, #222	; 0xde
 8004fb0:	f24d 5029 	movw	r0, #54569	; 0xd529
 8004fb4:	f000 fc3e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD52A, 0x02);
 8004fb8:	2102      	movs	r1, #2
 8004fba:	f24d 502a 	movw	r0, #54570	; 0xd52a
 8004fbe:	f000 fc39 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD52B, 0xF2);
 8004fc2:	21f2      	movs	r1, #242	; 0xf2
 8004fc4:	f24d 502b 	movw	r0, #54571	; 0xd52b
 8004fc8:	f000 fc34 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD52C, 0x02);
 8004fcc:	2102      	movs	r1, #2
 8004fce:	f24d 502c 	movw	r0, #54572	; 0xd52c
 8004fd2:	f000 fc2f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD52D, 0xFE);
 8004fd6:	21fe      	movs	r1, #254	; 0xfe
 8004fd8:	f24d 502d 	movw	r0, #54573	; 0xd52d
 8004fdc:	f000 fc2a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD52E, 0x03);
 8004fe0:	2103      	movs	r1, #3
 8004fe2:	f24d 502e 	movw	r0, #54574	; 0xd52e
 8004fe6:	f000 fc25 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD52F, 0x10);
 8004fea:	2110      	movs	r1, #16
 8004fec:	f24d 502f 	movw	r0, #54575	; 0xd52f
 8004ff0:	f000 fc20 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD530, 0x03);
 8004ff4:	2103      	movs	r1, #3
 8004ff6:	f24d 5030 	movw	r0, #54576	; 0xd530
 8004ffa:	f000 fc1b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD531, 0x33);
 8004ffe:	2133      	movs	r1, #51	; 0x33
 8005000:	f24d 5031 	movw	r0, #54577	; 0xd531
 8005004:	f000 fc16 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD532, 0x03);
 8005008:	2103      	movs	r1, #3
 800500a:	f24d 5032 	movw	r0, #54578	; 0xd532
 800500e:	f000 fc11 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD533, 0x6D);
 8005012:	216d      	movs	r1, #109	; 0x6d
 8005014:	f24d 5033 	movw	r0, #54579	; 0xd533
 8005018:	f000 fc0c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD600, 0x00);
 800501c:	2100      	movs	r1, #0
 800501e:	f44f 4056 	mov.w	r0, #54784	; 0xd600
 8005022:	f000 fc07 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD601, 0x33);
 8005026:	2133      	movs	r1, #51	; 0x33
 8005028:	f24d 6001 	movw	r0, #54785	; 0xd601
 800502c:	f000 fc02 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD602, 0x00);
 8005030:	2100      	movs	r1, #0
 8005032:	f24d 6002 	movw	r0, #54786	; 0xd602
 8005036:	f000 fbfd 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD603, 0x34);
 800503a:	2134      	movs	r1, #52	; 0x34
 800503c:	f24d 6003 	movw	r0, #54787	; 0xd603
 8005040:	f000 fbf8 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD604, 0x00);
 8005044:	2100      	movs	r1, #0
 8005046:	f24d 6004 	movw	r0, #54788	; 0xd604
 800504a:	f000 fbf3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD605, 0x3A);
 800504e:	213a      	movs	r1, #58	; 0x3a
 8005050:	f24d 6005 	movw	r0, #54789	; 0xd605
 8005054:	f000 fbee 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD606, 0x00);
 8005058:	2100      	movs	r1, #0
 800505a:	f24d 6006 	movw	r0, #54790	; 0xd606
 800505e:	f000 fbe9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD607, 0x4A);
 8005062:	214a      	movs	r1, #74	; 0x4a
 8005064:	f24d 6007 	movw	r0, #54791	; 0xd607
 8005068:	f000 fbe4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD608, 0x00);
 800506c:	2100      	movs	r1, #0
 800506e:	f24d 6008 	movw	r0, #54792	; 0xd608
 8005072:	f000 fbdf 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD609, 0x5C);
 8005076:	215c      	movs	r1, #92	; 0x5c
 8005078:	f24d 6009 	movw	r0, #54793	; 0xd609
 800507c:	f000 fbda 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD60A, 0x00);
 8005080:	2100      	movs	r1, #0
 8005082:	f24d 600a 	movw	r0, #54794	; 0xd60a
 8005086:	f000 fbd5 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD60B, 0x81);
 800508a:	2181      	movs	r1, #129	; 0x81
 800508c:	f24d 600b 	movw	r0, #54795	; 0xd60b
 8005090:	f000 fbd0 	bl	8005834 <lcd_write_reg>

    lcd_write_reg(0xD60C, 0x00);
 8005094:	2100      	movs	r1, #0
 8005096:	f24d 600c 	movw	r0, #54796	; 0xd60c
 800509a:	f000 fbcb 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD60D, 0xA6);
 800509e:	21a6      	movs	r1, #166	; 0xa6
 80050a0:	f24d 600d 	movw	r0, #54797	; 0xd60d
 80050a4:	f000 fbc6 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD60E, 0x00);
 80050a8:	2100      	movs	r1, #0
 80050aa:	f24d 600e 	movw	r0, #54798	; 0xd60e
 80050ae:	f000 fbc1 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD60F, 0xE5);
 80050b2:	21e5      	movs	r1, #229	; 0xe5
 80050b4:	f24d 600f 	movw	r0, #54799	; 0xd60f
 80050b8:	f000 fbbc 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD610, 0x01);
 80050bc:	2101      	movs	r1, #1
 80050be:	f24d 6010 	movw	r0, #54800	; 0xd610
 80050c2:	f000 fbb7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD611, 0x13);
 80050c6:	2113      	movs	r1, #19
 80050c8:	f24d 6011 	movw	r0, #54801	; 0xd611
 80050cc:	f000 fbb2 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD612, 0x01);
 80050d0:	2101      	movs	r1, #1
 80050d2:	f24d 6012 	movw	r0, #54802	; 0xd612
 80050d6:	f000 fbad 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD613, 0x54);
 80050da:	2154      	movs	r1, #84	; 0x54
 80050dc:	f24d 6013 	movw	r0, #54803	; 0xd613
 80050e0:	f000 fba8 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD614, 0x01);
 80050e4:	2101      	movs	r1, #1
 80050e6:	f24d 6014 	movw	r0, #54804	; 0xd614
 80050ea:	f000 fba3 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD615, 0x82);
 80050ee:	2182      	movs	r1, #130	; 0x82
 80050f0:	f24d 6015 	movw	r0, #54805	; 0xd615
 80050f4:	f000 fb9e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD616, 0x01);
 80050f8:	2101      	movs	r1, #1
 80050fa:	f24d 6016 	movw	r0, #54806	; 0xd616
 80050fe:	f000 fb99 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD617, 0xCA);
 8005102:	21ca      	movs	r1, #202	; 0xca
 8005104:	f24d 6017 	movw	r0, #54807	; 0xd617
 8005108:	f000 fb94 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD618, 0x02);
 800510c:	2102      	movs	r1, #2
 800510e:	f24d 6018 	movw	r0, #54808	; 0xd618
 8005112:	f000 fb8f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD619, 0x00);
 8005116:	2100      	movs	r1, #0
 8005118:	f24d 6019 	movw	r0, #54809	; 0xd619
 800511c:	f000 fb8a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD61A, 0x02);
 8005120:	2102      	movs	r1, #2
 8005122:	f24d 601a 	movw	r0, #54810	; 0xd61a
 8005126:	f000 fb85 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD61B, 0x01);
 800512a:	2101      	movs	r1, #1
 800512c:	f24d 601b 	movw	r0, #54811	; 0xd61b
 8005130:	f000 fb80 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD61C, 0x02);
 8005134:	2102      	movs	r1, #2
 8005136:	f24d 601c 	movw	r0, #54812	; 0xd61c
 800513a:	f000 fb7b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD61D, 0x34);
 800513e:	2134      	movs	r1, #52	; 0x34
 8005140:	f24d 601d 	movw	r0, #54813	; 0xd61d
 8005144:	f000 fb76 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD61E, 0x02);
 8005148:	2102      	movs	r1, #2
 800514a:	f24d 601e 	movw	r0, #54814	; 0xd61e
 800514e:	f000 fb71 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD61F, 0x67);
 8005152:	2167      	movs	r1, #103	; 0x67
 8005154:	f24d 601f 	movw	r0, #54815	; 0xd61f
 8005158:	f000 fb6c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD620, 0x02);
 800515c:	2102      	movs	r1, #2
 800515e:	f24d 6020 	movw	r0, #54816	; 0xd620
 8005162:	f000 fb67 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD621, 0x84);
 8005166:	2184      	movs	r1, #132	; 0x84
 8005168:	f24d 6021 	movw	r0, #54817	; 0xd621
 800516c:	f000 fb62 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD622, 0x02);
 8005170:	2102      	movs	r1, #2
 8005172:	f24d 6022 	movw	r0, #54818	; 0xd622
 8005176:	f000 fb5d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD623, 0xA4);
 800517a:	21a4      	movs	r1, #164	; 0xa4
 800517c:	f24d 6023 	movw	r0, #54819	; 0xd623
 8005180:	f000 fb58 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD624, 0x02);
 8005184:	2102      	movs	r1, #2
 8005186:	f24d 6024 	movw	r0, #54820	; 0xd624
 800518a:	f000 fb53 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD625, 0xB7);
 800518e:	21b7      	movs	r1, #183	; 0xb7
 8005190:	f24d 6025 	movw	r0, #54821	; 0xd625
 8005194:	f000 fb4e 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD626, 0x02);
 8005198:	2102      	movs	r1, #2
 800519a:	f24d 6026 	movw	r0, #54822	; 0xd626
 800519e:	f000 fb49 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD627, 0xCF);
 80051a2:	21cf      	movs	r1, #207	; 0xcf
 80051a4:	f24d 6027 	movw	r0, #54823	; 0xd627
 80051a8:	f000 fb44 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD628, 0x02);
 80051ac:	2102      	movs	r1, #2
 80051ae:	f24d 6028 	movw	r0, #54824	; 0xd628
 80051b2:	f000 fb3f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD629, 0xDE);
 80051b6:	21de      	movs	r1, #222	; 0xde
 80051b8:	f24d 6029 	movw	r0, #54825	; 0xd629
 80051bc:	f000 fb3a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD62A, 0x02);
 80051c0:	2102      	movs	r1, #2
 80051c2:	f24d 602a 	movw	r0, #54826	; 0xd62a
 80051c6:	f000 fb35 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD62B, 0xF2);
 80051ca:	21f2      	movs	r1, #242	; 0xf2
 80051cc:	f24d 602b 	movw	r0, #54827	; 0xd62b
 80051d0:	f000 fb30 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD62C, 0x02);
 80051d4:	2102      	movs	r1, #2
 80051d6:	f24d 602c 	movw	r0, #54828	; 0xd62c
 80051da:	f000 fb2b 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD62D, 0xFE);
 80051de:	21fe      	movs	r1, #254	; 0xfe
 80051e0:	f24d 602d 	movw	r0, #54829	; 0xd62d
 80051e4:	f000 fb26 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD62E, 0x03);
 80051e8:	2103      	movs	r1, #3
 80051ea:	f24d 602e 	movw	r0, #54830	; 0xd62e
 80051ee:	f000 fb21 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD62F, 0x10);
 80051f2:	2110      	movs	r1, #16
 80051f4:	f24d 602f 	movw	r0, #54831	; 0xd62f
 80051f8:	f000 fb1c 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD630, 0x03);
 80051fc:	2103      	movs	r1, #3
 80051fe:	f24d 6030 	movw	r0, #54832	; 0xd630
 8005202:	f000 fb17 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD631, 0x33);
 8005206:	2133      	movs	r1, #51	; 0x33
 8005208:	f24d 6031 	movw	r0, #54833	; 0xd631
 800520c:	f000 fb12 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD632, 0x03);
 8005210:	2103      	movs	r1, #3
 8005212:	f24d 6032 	movw	r0, #54834	; 0xd632
 8005216:	f000 fb0d 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xD633, 0x6D);
 800521a:	216d      	movs	r1, #109	; 0x6d
 800521c:	f24d 6033 	movw	r0, #54835	; 0xd633
 8005220:	f000 fb08 	bl	8005834 <lcd_write_reg>
    /* LV2 Page 0 enable */
    lcd_write_reg(0xF000, 0x55);
 8005224:	2155      	movs	r1, #85	; 0x55
 8005226:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 800522a:	f000 fb03 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xF001, 0xAA);
 800522e:	21aa      	movs	r1, #170	; 0xaa
 8005230:	f24f 0001 	movw	r0, #61441	; 0xf001
 8005234:	f000 fafe 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xF002, 0x52);
 8005238:	2152      	movs	r1, #82	; 0x52
 800523a:	f24f 0002 	movw	r0, #61442	; 0xf002
 800523e:	f000 faf9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xF003, 0x08);
 8005242:	2108      	movs	r1, #8
 8005244:	f24f 0003 	movw	r0, #61443	; 0xf003
 8005248:	f000 faf4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xF004, 0x00);
 800524c:	2100      	movs	r1, #0
 800524e:	f24f 0004 	movw	r0, #61444	; 0xf004
 8005252:	f000 faef 	bl	8005834 <lcd_write_reg>
    /* Display control */
    lcd_write_reg(0xB100, 0xCC);
 8005256:	21cc      	movs	r1, #204	; 0xcc
 8005258:	f44f 4031 	mov.w	r0, #45312	; 0xb100
 800525c:	f000 faea 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB101, 0x00);
 8005260:	2100      	movs	r1, #0
 8005262:	f24b 1001 	movw	r0, #45313	; 0xb101
 8005266:	f000 fae5 	bl	8005834 <lcd_write_reg>
    /* Source hold time */
    lcd_write_reg(0xB600, 0x05);
 800526a:	2105      	movs	r1, #5
 800526c:	f44f 4036 	mov.w	r0, #46592	; 0xb600
 8005270:	f000 fae0 	bl	8005834 <lcd_write_reg>
    /* Gate EQ control */
    lcd_write_reg(0xB700, 0x70);
 8005274:	2170      	movs	r1, #112	; 0x70
 8005276:	f44f 4037 	mov.w	r0, #46848	; 0xb700
 800527a:	f000 fadb 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB701, 0x70);
 800527e:	2170      	movs	r1, #112	; 0x70
 8005280:	f24b 7001 	movw	r0, #46849	; 0xb701
 8005284:	f000 fad6 	bl	8005834 <lcd_write_reg>
    /* Source EQ control (Mode 2) */
    lcd_write_reg(0xB800, 0x01);
 8005288:	2101      	movs	r1, #1
 800528a:	f44f 4038 	mov.w	r0, #47104	; 0xb800
 800528e:	f000 fad1 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB801, 0x03);
 8005292:	2103      	movs	r1, #3
 8005294:	f64b 0001 	movw	r0, #47105	; 0xb801
 8005298:	f000 facc 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB802, 0x03);
 800529c:	2103      	movs	r1, #3
 800529e:	f64b 0002 	movw	r0, #47106	; 0xb802
 80052a2:	f000 fac7 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xB803, 0x03);
 80052a6:	2103      	movs	r1, #3
 80052a8:	f64b 0003 	movw	r0, #47107	; 0xb803
 80052ac:	f000 fac2 	bl	8005834 <lcd_write_reg>
    /* Inversion mode (2-dot) */
    lcd_write_reg(0xBC00, 0x02);
 80052b0:	2102      	movs	r1, #2
 80052b2:	f44f 403c 	mov.w	r0, #48128	; 0xbc00
 80052b6:	f000 fabd 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBC01, 0x00);
 80052ba:	2100      	movs	r1, #0
 80052bc:	f64b 4001 	movw	r0, #48129	; 0xbc01
 80052c0:	f000 fab8 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xBC02, 0x00);
 80052c4:	2100      	movs	r1, #0
 80052c6:	f64b 4002 	movw	r0, #48130	; 0xbc02
 80052ca:	f000 fab3 	bl	8005834 <lcd_write_reg>
    /* Timing control 4H w/ 4-delay */
    lcd_write_reg(0xC900, 0xD0);
 80052ce:	21d0      	movs	r1, #208	; 0xd0
 80052d0:	f44f 4049 	mov.w	r0, #51456	; 0xc900
 80052d4:	f000 faae 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xC901, 0x02);
 80052d8:	2102      	movs	r1, #2
 80052da:	f64c 1001 	movw	r0, #51457	; 0xc901
 80052de:	f000 faa9 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xC902, 0x50);
 80052e2:	2150      	movs	r1, #80	; 0x50
 80052e4:	f64c 1002 	movw	r0, #51458	; 0xc902
 80052e8:	f000 faa4 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xC903, 0x50);
 80052ec:	2150      	movs	r1, #80	; 0x50
 80052ee:	f64c 1003 	movw	r0, #51459	; 0xc903
 80052f2:	f000 fa9f 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0xC904, 0x50);
 80052f6:	2150      	movs	r1, #80	; 0x50
 80052f8:	f64c 1004 	movw	r0, #51460	; 0xc904
 80052fc:	f000 fa9a 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0x3500, 0x00);
 8005300:	2100      	movs	r1, #0
 8005302:	f44f 5054 	mov.w	r0, #13568	; 0x3500
 8005306:	f000 fa95 	bl	8005834 <lcd_write_reg>
    lcd_write_reg(0x3A00, 0x55); /* 16-bit/pixel */
 800530a:	2155      	movs	r1, #85	; 0x55
 800530c:	f44f 5068 	mov.w	r0, #14848	; 0x3a00
 8005310:	f000 fa90 	bl	8005834 <lcd_write_reg>
    lcd_wr_regno(0x1100);
 8005314:	f44f 5088 	mov.w	r0, #4352	; 0x1100
 8005318:	f000 fa78 	bl	800580c <lcd_wr_regno>
    delay_us(120);
 800531c:	2078      	movs	r0, #120	; 0x78
 800531e:	f005 f8ad 	bl	800a47c <delay_us>
    lcd_wr_regno(0x2900);
 8005322:	f44f 5024 	mov.w	r0, #10496	; 0x2900
 8005326:	f000 fa71 	bl	800580c <lcd_wr_regno>
}
 800532a:	bf00      	nop
 800532c:	bd80      	pop	{r7, pc}

0800532e <lcd_ex_ili9806_reginit>:
 * @brief       ILI9806Ĵʼ
 * @param       
 * @retval      
 */
void lcd_ex_ili9806_reginit(void)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xFF); /* EXTC Command Set enable register */
 8005332:	20ff      	movs	r0, #255	; 0xff
 8005334:	f000 fa6a 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0xFF);
 8005338:	20ff      	movs	r0, #255	; 0xff
 800533a:	f000 fa53 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x98);
 800533e:	2098      	movs	r0, #152	; 0x98
 8005340:	f000 fa50 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x06);
 8005344:	2006      	movs	r0, #6
 8005346:	f000 fa4d 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xBC); /* GIP 1 */
 800534a:	20bc      	movs	r0, #188	; 0xbc
 800534c:	f000 fa5e 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);
 8005350:	2001      	movs	r0, #1
 8005352:	f000 fa47 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8005356:	200f      	movs	r0, #15
 8005358:	f000 fa44 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x61);
 800535c:	2061      	movs	r0, #97	; 0x61
 800535e:	f000 fa41 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005362:	20ff      	movs	r0, #255	; 0xff
 8005364:	f000 fa3e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005368:	2001      	movs	r0, #1
 800536a:	f000 fa3b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 800536e:	2001      	movs	r0, #1
 8005370:	f000 fa38 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0B);
 8005374:	200b      	movs	r0, #11
 8005376:	f000 fa35 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x10);
 800537a:	2010      	movs	r0, #16
 800537c:	f000 fa32 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x37);
 8005380:	2037      	movs	r0, #55	; 0x37
 8005382:	f000 fa2f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x63);
 8005386:	2063      	movs	r0, #99	; 0x63
 8005388:	f000 fa2c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 800538c:	20ff      	movs	r0, #255	; 0xff
 800538e:	f000 fa29 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 8005392:	20ff      	movs	r0, #255	; 0xff
 8005394:	f000 fa26 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005398:	2001      	movs	r0, #1
 800539a:	f000 fa23 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 800539e:	2001      	movs	r0, #1
 80053a0:	f000 fa20 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053a4:	2000      	movs	r0, #0
 80053a6:	f000 fa1d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053aa:	2000      	movs	r0, #0
 80053ac:	f000 fa1a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80053b0:	20ff      	movs	r0, #255	; 0xff
 80053b2:	f000 fa17 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x52);
 80053b6:	2052      	movs	r0, #82	; 0x52
 80053b8:	f000 fa14 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 80053bc:	2001      	movs	r0, #1
 80053be:	f000 fa11 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80053c2:	2000      	movs	r0, #0
 80053c4:	f000 fa0e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x40);
 80053c8:	2040      	movs	r0, #64	; 0x40
 80053ca:	f000 fa0b 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xBD); /* GIP 2 */
 80053ce:	20bd      	movs	r0, #189	; 0xbd
 80053d0:	f000 fa1c 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);
 80053d4:	2001      	movs	r0, #1
 80053d6:	f000 fa05 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x23);
 80053da:	2023      	movs	r0, #35	; 0x23
 80053dc:	f000 fa02 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x45);
 80053e0:	2045      	movs	r0, #69	; 0x45
 80053e2:	f000 f9ff 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x67);
 80053e6:	2067      	movs	r0, #103	; 0x67
 80053e8:	f000 f9fc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 80053ec:	2001      	movs	r0, #1
 80053ee:	f000 f9f9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x23);
 80053f2:	2023      	movs	r0, #35	; 0x23
 80053f4:	f000 f9f6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x45);
 80053f8:	2045      	movs	r0, #69	; 0x45
 80053fa:	f000 f9f3 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x67);
 80053fe:	2067      	movs	r0, #103	; 0x67
 8005400:	f000 f9f0 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* GIP 3 */
 8005404:	20be      	movs	r0, #190	; 0xbe
 8005406:	f000 fa01 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 800540a:	2000      	movs	r0, #0
 800540c:	f000 f9ea 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 8005410:	2001      	movs	r0, #1
 8005412:	f000 f9e7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xAB);
 8005416:	20ab      	movs	r0, #171	; 0xab
 8005418:	f000 f9e4 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x60);
 800541c:	2060      	movs	r0, #96	; 0x60
 800541e:	f000 f9e1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8005422:	2022      	movs	r0, #34	; 0x22
 8005424:	f000 f9de 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8005428:	2022      	movs	r0, #34	; 0x22
 800542a:	f000 f9db 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x22);
 800542e:	2022      	movs	r0, #34	; 0x22
 8005430:	f000 f9d8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x22);
 8005434:	2022      	movs	r0, #34	; 0x22
 8005436:	f000 f9d5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x22);
 800543a:	2022      	movs	r0, #34	; 0x22
 800543c:	f000 f9d2 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xC7); /* VCOM Control */
 8005440:	20c7      	movs	r0, #199	; 0xc7
 8005442:	f000 f9e3 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x36);
 8005446:	2036      	movs	r0, #54	; 0x36
 8005448:	f000 f9cc 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xED); /* EN_volt_reg VGMP / VGMN /VGSP / VGSN voltage to output */
 800544c:	20ed      	movs	r0, #237	; 0xed
 800544e:	f000 f9dd 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x7F);
 8005452:	207f      	movs	r0, #127	; 0x7f
 8005454:	f000 f9c6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0F);
 8005458:	200f      	movs	r0, #15
 800545a:	f000 f9c3 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0XC0); /* Power Control 1 Setting AVDD / AVEE / VGH / VGL */
 800545e:	20c0      	movs	r0, #192	; 0xc0
 8005460:	f000 f9d4 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x0F);
 8005464:	200f      	movs	r0, #15
 8005466:	f000 f9bd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0B);
 800546a:	200b      	movs	r0, #11
 800546c:	f000 f9ba 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* VGH 15V,VGLO-10V */
 8005470:	200a      	movs	r0, #10
 8005472:	f000 f9b7 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0XFC); /* AVDD / AVEE generated by internal pumping. */
 8005476:	20fc      	movs	r0, #252	; 0xfc
 8005478:	f000 f9c8 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x08);
 800547c:	2008      	movs	r0, #8
 800547e:	f000 f9b1 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0XDF);
 8005482:	20df      	movs	r0, #223	; 0xdf
 8005484:	f000 f9c2 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005488:	2000      	movs	r0, #0
 800548a:	f000 f9ab 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800548e:	2000      	movs	r0, #0
 8005490:	f000 f9a8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005494:	2000      	movs	r0, #0
 8005496:	f000 f9a5 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800549a:	2000      	movs	r0, #0
 800549c:	f000 f9a2 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 80054a0:	2000      	movs	r0, #0
 80054a2:	f000 f99f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x20);
 80054a6:	2020      	movs	r0, #32
 80054a8:	f000 f99c 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0XF3); /* DVDD Voltage Setting */
 80054ac:	20f3      	movs	r0, #243	; 0xf3
 80054ae:	f000 f9ad 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x74);
 80054b2:	2074      	movs	r0, #116	; 0x74
 80054b4:	f000 f996 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Inversion Type */
 80054b8:	20b4      	movs	r0, #180	; 0xb4
 80054ba:	f000 f9a7 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02 */
 80054be:	2000      	movs	r0, #0
 80054c0:	f000 f990 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 80054c4:	2000      	movs	r0, #0
 80054c6:	f000 f98d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 02 */
 80054ca:	2000      	movs	r0, #0
 80054cc:	f000 f98a 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF7); /* Resolution Control */
 80054d0:	20f7      	movs	r0, #247	; 0xf7
 80054d2:	f000 f99b 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x82);  /* 480*800 */
 80054d6:	2082      	movs	r0, #130	; 0x82
 80054d8:	f000 f984 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB1); /* FRAME RATE Setting */
 80054dc:	20b1      	movs	r0, #177	; 0xb1
 80054de:	f000 f995 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 80054e2:	2000      	movs	r0, #0
 80054e4:	f000 f97e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x13);
 80054e8:	2013      	movs	r0, #19
 80054ea:	f000 f97b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x13);
 80054ee:	2013      	movs	r0, #19
 80054f0:	f000 f978 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0XF2); /* CR_EQ_PC_SDT  #C0,06,40,28 */
 80054f4:	20f2      	movs	r0, #242	; 0xf2
 80054f6:	f000 f989 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x80);
 80054fa:	2080      	movs	r0, #128	; 0x80
 80054fc:	f000 f972 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x04);
 8005500:	2004      	movs	r0, #4
 8005502:	f000 f96f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x40);
 8005506:	2040      	movs	r0, #64	; 0x40
 8005508:	f000 f96c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x28);
 800550c:	2028      	movs	r0, #40	; 0x28
 800550e:	f000 f969 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0XC1); /* Power Control 2  SD OP Bias_VRH1_VRH2_EXT_CPCK_SEL */
 8005512:	20c1      	movs	r0, #193	; 0xc1
 8005514:	f000 f97a 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x17);
 8005518:	2017      	movs	r0, #23
 800551a:	f000 f963 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMP */
 800551e:	2088      	movs	r0, #136	; 0x88
 8005520:	f000 f960 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x88);  /* VGMN */
 8005524:	2088      	movs	r0, #136	; 0x88
 8005526:	f000 f95d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x20);
 800552a:	2020      	movs	r0, #32
 800552c:	f000 f95a 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE0); /* Positive Gamma Control */
 8005530:	20e0      	movs	r0, #224	; 0xe0
 8005532:	f000 f96b 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 8005536:	2000      	movs	r0, #0
 8005538:	f000 f954 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P2 */
 800553c:	200a      	movs	r0, #10
 800553e:	f000 f951 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x12);  /* P3 */
 8005542:	2012      	movs	r0, #18
 8005544:	f000 f94e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P4 */
 8005548:	2010      	movs	r0, #16
 800554a:	f000 f94b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 800554e:	200e      	movs	r0, #14
 8005550:	f000 f948 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x20);  /* P6 */
 8005554:	2020      	movs	r0, #32
 8005556:	f000 f945 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xCC);  /* P7 */
 800555a:	20cc      	movs	r0, #204	; 0xcc
 800555c:	f000 f942 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x07);  /* P8 */
 8005560:	2007      	movs	r0, #7
 8005562:	f000 f93f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 8005566:	2006      	movs	r0, #6
 8005568:	f000 f93c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P10 */
 800556c:	200b      	movs	r0, #11
 800556e:	f000 f939 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P11 */
 8005572:	200e      	movs	r0, #14
 8005574:	f000 f936 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P12 */
 8005578:	200f      	movs	r0, #15
 800557a:	f000 f933 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P13 */
 800557e:	200d      	movs	r0, #13
 8005580:	f000 f930 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 8005584:	2015      	movs	r0, #21
 8005586:	f000 f92d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x10);  /* P15 */
 800558a:	2010      	movs	r0, #16
 800558c:	f000 f92a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 8005590:	2000      	movs	r0, #0
 8005592:	f000 f927 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xE1); /* Negative Gamma Correction */
 8005596:	20e1      	movs	r0, #225	; 0xe1
 8005598:	f000 f938 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* P1 */
 800559c:	2000      	movs	r0, #0
 800559e:	f000 f921 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0B);  /* P2 */
 80055a2:	200b      	movs	r0, #11
 80055a4:	f000 f91e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x13);  /* P3 */
 80055a8:	2013      	movs	r0, #19
 80055aa:	f000 f91b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0D);  /* P4 */
 80055ae:	200d      	movs	r0, #13
 80055b0:	f000 f918 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P5 */
 80055b4:	200e      	movs	r0, #14
 80055b6:	f000 f915 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1B);  /* P6 */
 80055ba:	201b      	movs	r0, #27
 80055bc:	f000 f912 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x71);  /* P7 */
 80055c0:	2071      	movs	r0, #113	; 0x71
 80055c2:	f000 f90f 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P8 */
 80055c6:	2006      	movs	r0, #6
 80055c8:	f000 f90c 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x06);  /* P9 */
 80055cc:	2006      	movs	r0, #6
 80055ce:	f000 f909 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0A);  /* P10 */
 80055d2:	200a      	movs	r0, #10
 80055d4:	f000 f906 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P11 */
 80055d8:	200f      	movs	r0, #15
 80055da:	f000 f903 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0E);  /* P12 */
 80055de:	200e      	movs	r0, #14
 80055e0:	f000 f900 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0F);  /* P13 */
 80055e4:	200f      	movs	r0, #15
 80055e6:	f000 f8fd 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x15);  /* P14 */
 80055ea:	2015      	movs	r0, #21
 80055ec:	f000 f8fa 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x0C);  /* P15 */
 80055f0:	200c      	movs	r0, #12
 80055f2:	f000 f8f7 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* P16 */
 80055f6:	2000      	movs	r0, #0
 80055f8:	f000 f8f4 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x2a);
 80055fc:	202a      	movs	r0, #42	; 0x2a
 80055fe:	f000 f905 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005602:	2000      	movs	r0, #0
 8005604:	f000 f8ee 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005608:	2000      	movs	r0, #0
 800560a:	f000 f8eb 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);
 800560e:	2001      	movs	r0, #1
 8005610:	f000 f8e8 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xdf);
 8005614:	20df      	movs	r0, #223	; 0xdf
 8005616:	f000 f8e5 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x2b);
 800561a:	202b      	movs	r0, #43	; 0x2b
 800561c:	f000 f8f6 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);
 8005620:	2000      	movs	r0, #0
 8005622:	f000 f8df 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005626:	2000      	movs	r0, #0
 8005628:	f000 f8dc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x03);
 800562c:	2003      	movs	r0, #3
 800562e:	f000 f8d9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x1f);
 8005632:	201f      	movs	r0, #31
 8005634:	f000 f8d6 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x3A); /* Pixel Format */
 8005638:	203a      	movs	r0, #58	; 0x3a
 800563a:	f000 f8e7 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x55);
 800563e:	2055      	movs	r0, #85	; 0x55
 8005640:	f000 f8d0 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x36); /* Memory Access Control */
 8005644:	2036      	movs	r0, #54	; 0x36
 8005646:	f000 f8e1 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* 02-180 */
 800564a:	2000      	movs	r0, #0
 800564c:	f000 f8ca 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x11);
 8005650:	2011      	movs	r0, #17
 8005652:	f000 f8db 	bl	800580c <lcd_wr_regno>
    delay_ms(120);
 8005656:	2078      	movs	r0, #120	; 0x78
 8005658:	f004 ff4e 	bl	800a4f8 <delay_ms>
    lcd_wr_regno(0x29);
 800565c:	2029      	movs	r0, #41	; 0x29
 800565e:	f000 f8d5 	bl	800580c <lcd_wr_regno>
    delay_ms(20);
 8005662:	2014      	movs	r0, #20
 8005664:	f004 ff48 	bl	800a4f8 <delay_ms>
    lcd_wr_regno(0x2C);
 8005668:	202c      	movs	r0, #44	; 0x2c
 800566a:	f000 f8cf 	bl	800580c <lcd_wr_regno>
}
 800566e:	bf00      	nop
 8005670:	bd80      	pop	{r7, pc}

08005672 <lcd_ex_ssd1963_reginit>:
 * @brief       SSD1963Ĵʼ
 * @param       
 * @retval      
 */
void lcd_ex_ssd1963_reginit(void)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	af00      	add	r7, sp, #0
    lcd_wr_regno(0xE2); /* Set PLL with OSC = 10MHz (hardware),	Multiplier N = 35, 250MHz < VCO < 800MHz = OSC*(N+1), VCO = 300MHz */
 8005676:	20e2      	movs	r0, #226	; 0xe2
 8005678:	f000 f8c8 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x1D);  /* 1 */
 800567c:	201d      	movs	r0, #29
 800567e:	f000 f8b1 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x02);  /* 2 Divider M = 2, PLL = 300/(M+1) = 100MHz */
 8005682:	2002      	movs	r0, #2
 8005684:	f000 f8ae 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x04);  /* 3 Validate M and N values */
 8005688:	2004      	movs	r0, #4
 800568a:	f000 f8ab 	bl	80057e4 <lcd_wr_data>
    delay_us(100);
 800568e:	2064      	movs	r0, #100	; 0x64
 8005690:	f004 fef4 	bl	800a47c <delay_us>
    lcd_wr_regno(0xE0); /*  Start PLL command */
 8005694:	20e0      	movs	r0, #224	; 0xe0
 8005696:	f000 f8b9 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x01);  /*  enable PLL */
 800569a:	2001      	movs	r0, #1
 800569c:	f000 f8a2 	bl	80057e4 <lcd_wr_data>
    delay_ms(10);
 80056a0:	200a      	movs	r0, #10
 80056a2:	f004 ff29 	bl	800a4f8 <delay_ms>
    lcd_wr_regno(0xE0); /*  Start PLL command again */
 80056a6:	20e0      	movs	r0, #224	; 0xe0
 80056a8:	f000 f8b0 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x03);  /*  now, use PLL output as system clock */
 80056ac:	2003      	movs	r0, #3
 80056ae:	f000 f899 	bl	80057e4 <lcd_wr_data>
    delay_ms(12);
 80056b2:	200c      	movs	r0, #12
 80056b4:	f004 ff20 	bl	800a4f8 <delay_ms>
    lcd_wr_regno(0x01); /* λ */
 80056b8:	2001      	movs	r0, #1
 80056ba:	f000 f8a7 	bl	800580c <lcd_wr_regno>
    delay_ms(10);
 80056be:	200a      	movs	r0, #10
 80056c0:	f004 ff1a 	bl	800a4f8 <delay_ms>

    lcd_wr_regno(0xE6); /* Ƶ,33Mhz */
 80056c4:	20e6      	movs	r0, #230	; 0xe6
 80056c6:	f000 f8a1 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x2F);
 80056ca:	202f      	movs	r0, #47	; 0x2f
 80056cc:	f000 f88a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80056d0:	20ff      	movs	r0, #255	; 0xff
 80056d2:	f000 f887 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFF);
 80056d6:	20ff      	movs	r0, #255	; 0xff
 80056d8:	f000 f884 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB0); /* LCDģʽ */
 80056dc:	20b0      	movs	r0, #176	; 0xb0
 80056de:	f000 f895 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x20);  /* 24λģʽ */
 80056e2:	2020      	movs	r0, #32
 80056e4:	f000 f87e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* TFT ģʽ */
 80056e8:	2000      	movs	r0, #0
 80056ea:	f000 f87b 	bl	80057e4 <lcd_wr_data>

    lcd_wr_data((SSD_HOR_RESOLUTION - 1) >> 8); /* LCDˮƽ */
 80056ee:	2003      	movs	r0, #3
 80056f0:	f000 f878 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_RESOLUTION - 1);
 80056f4:	f240 301f 	movw	r0, #799	; 0x31f
 80056f8:	f000 f874 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data((SSD_VER_RESOLUTION - 1) >> 8); /* LCDֱ */
 80056fc:	2001      	movs	r0, #1
 80056fe:	f000 f871 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_VER_RESOLUTION - 1);
 8005702:	f240 10df 	movw	r0, #479	; 0x1df
 8005706:	f000 f86d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* RGB */
 800570a:	2000      	movs	r0, #0
 800570c:	f000 f86a 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB4); /* Set horizontal period */
 8005710:	20b4      	movs	r0, #180	; 0xb4
 8005712:	f000 f87b 	bl	800580c <lcd_wr_regno>
    lcd_wr_data((SSD_HT - 1) >> 8);
 8005716:	2004      	movs	r0, #4
 8005718:	f000 f864 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_HT - 1);
 800571c:	f240 401f 	movw	r0, #1055	; 0x41f
 8005720:	f000 f860 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_HPS >> 8);
 8005724:	2000      	movs	r0, #0
 8005726:	f000 f85d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_HPS);
 800572a:	202e      	movs	r0, #46	; 0x2e
 800572c:	f000 f85a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_HOR_PULSE_WIDTH - 1);
 8005730:	2000      	movs	r0, #0
 8005732:	f000 f857 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005736:	2000      	movs	r0, #0
 8005738:	f000 f854 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800573c:	2000      	movs	r0, #0
 800573e:	f000 f851 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005742:	2000      	movs	r0, #0
 8005744:	f000 f84e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xB6); /* Set vertical perio */
 8005748:	20b6      	movs	r0, #182	; 0xb6
 800574a:	f000 f85f 	bl	800580c <lcd_wr_regno>
    lcd_wr_data((SSD_VT - 1) >> 8);
 800574e:	2002      	movs	r0, #2
 8005750:	f000 f848 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_VT - 1);
 8005754:	f44f 7003 	mov.w	r0, #524	; 0x20c
 8005758:	f000 f844 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_VPS >> 8);
 800575c:	2000      	movs	r0, #0
 800575e:	f000 f841 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_VPS);
 8005762:	2017      	movs	r0, #23
 8005764:	f000 f83e 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(SSD_VER_FRONT_PORCH - 1);
 8005768:	2015      	movs	r0, #21
 800576a:	f000 f83b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 800576e:	2000      	movs	r0, #0
 8005770:	f000 f838 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);
 8005774:	2000      	movs	r0, #0
 8005776:	f000 f835 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xF0); /* SSD1963CPUӿΪ16bit */
 800577a:	20f0      	movs	r0, #240	; 0xf0
 800577c:	f000 f846 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 16-bit(565 format) data for 16bpp */
 8005780:	2003      	movs	r0, #3
 8005782:	f000 f82f 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0x29); /* ʾ */
 8005786:	2029      	movs	r0, #41	; 0x29
 8005788:	f000 f840 	bl	800580c <lcd_wr_regno>
    /* PWM  ͨռձȿɵ */
    lcd_wr_regno(0xD0); /* ԶƽDBC */
 800578c:	20d0      	movs	r0, #208	; 0xd0
 800578e:	f000 f83d 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x00);  /* disable */
 8005792:	2000      	movs	r0, #0
 8005794:	f000 f826 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xBE); /* PWM */
 8005798:	20be      	movs	r0, #190	; 0xbe
 800579a:	f000 f837 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x05);  /* 1PWMƵ */
 800579e:	2005      	movs	r0, #5
 80057a0:	f000 f820 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFE);  /* 2PWMռձ */
 80057a4:	20fe      	movs	r0, #254	; 0xfe
 80057a6:	f000 f81d 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);  /* 3C */
 80057aa:	2001      	movs	r0, #1
 80057ac:	f000 f81a 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 4D */
 80057b0:	2000      	movs	r0, #0
 80057b2:	f000 f817 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 5E */
 80057b6:	2000      	movs	r0, #0
 80057b8:	f000 f814 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);  /* 6F */
 80057bc:	2000      	movs	r0, #0
 80057be:	f000 f811 	bl	80057e4 <lcd_wr_data>

    lcd_wr_regno(0xB8); /* GPIO */
 80057c2:	20b8      	movs	r0, #184	; 0xb8
 80057c4:	f000 f822 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x03);  /* 2IOó */
 80057c8:	2003      	movs	r0, #3
 80057ca:	f000 f80b 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);  /* GPIOʹIO */
 80057ce:	2001      	movs	r0, #1
 80057d0:	f000 f808 	bl	80057e4 <lcd_wr_data>
    lcd_wr_regno(0xBA);
 80057d4:	20ba      	movs	r0, #186	; 0xba
 80057d6:	f000 f819 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0X01);  /* GPIO[1:0]=01,LCD */
 80057da:	2001      	movs	r0, #1
 80057dc:	f000 f802 	bl	80057e4 <lcd_wr_data>
}
 80057e0:	bf00      	nop
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <lcd_wr_data>:
 * @brief       LCDд
 * @param       data: Ҫд
 * @retval      
 */
void lcd_wr_data(volatile uint16_t data)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b083      	sub	sp, #12
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	4603      	mov	r3, r0
 80057ec:	80fb      	strh	r3, [r7, #6]
    data = data;            /* ʹ-O2Żʱ,ʱ */
 80057ee:	88fb      	ldrh	r3, [r7, #6]
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_RAM = data;
 80057f4:	4b04      	ldr	r3, [pc, #16]	; (8005808 <lcd_wr_data+0x24>)
 80057f6:	88fa      	ldrh	r2, [r7, #6]
 80057f8:	b292      	uxth	r2, r2
 80057fa:	805a      	strh	r2, [r3, #2]
}
 80057fc:	bf00      	nop
 80057fe:	370c      	adds	r7, #12
 8005800:	46bd      	mov	sp, r7
 8005802:	bc80      	pop	{r7}
 8005804:	4770      	bx	lr
 8005806:	bf00      	nop
 8005808:	6c0007fe 	.word	0x6c0007fe

0800580c <lcd_wr_regno>:
 * @brief       LCDдĴ/ַ
 * @param       regno: Ĵ/ַ
 * @retval      
 */
void lcd_wr_regno(volatile uint16_t regno)
{
 800580c:	b480      	push	{r7}
 800580e:	b083      	sub	sp, #12
 8005810:	af00      	add	r7, sp, #0
 8005812:	4603      	mov	r3, r0
 8005814:	80fb      	strh	r3, [r7, #6]
    regno = regno;          /* ʹ-O2Żʱ,ʱ */
 8005816:	88fb      	ldrh	r3, [r7, #6]
 8005818:	b29b      	uxth	r3, r3
 800581a:	80fb      	strh	r3, [r7, #6]
    LCD->LCD_REG = regno;   /* дҪдļĴ */
 800581c:	4b04      	ldr	r3, [pc, #16]	; (8005830 <lcd_wr_regno+0x24>)
 800581e:	88fa      	ldrh	r2, [r7, #6]
 8005820:	b292      	uxth	r2, r2
 8005822:	801a      	strh	r2, [r3, #0]

}
 8005824:	bf00      	nop
 8005826:	370c      	adds	r7, #12
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr
 800582e:	bf00      	nop
 8005830:	6c0007fe 	.word	0x6c0007fe

08005834 <lcd_write_reg>:
 * @param       regno:Ĵ/ַ
 * @param       data:Ҫд
 * @retval      
 */
void lcd_write_reg(uint16_t regno, uint16_t data)
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	4603      	mov	r3, r0
 800583c:	460a      	mov	r2, r1
 800583e:	80fb      	strh	r3, [r7, #6]
 8005840:	4613      	mov	r3, r2
 8005842:	80bb      	strh	r3, [r7, #4]
	LCD->LCD_REG = regno;   /* дҪдļĴ */
 8005844:	4a05      	ldr	r2, [pc, #20]	; (800585c <lcd_write_reg+0x28>)
 8005846:	88fb      	ldrh	r3, [r7, #6]
 8005848:	8013      	strh	r3, [r2, #0]
	LCD->LCD_RAM = data;    /* д */
 800584a:	4a04      	ldr	r2, [pc, #16]	; (800585c <lcd_write_reg+0x28>)
 800584c:	88bb      	ldrh	r3, [r7, #4]
 800584e:	8053      	strh	r3, [r2, #2]
}
 8005850:	bf00      	nop
 8005852:	370c      	adds	r7, #12
 8005854:	46bd      	mov	sp, r7
 8005856:	bc80      	pop	{r7}
 8005858:	4770      	bx	lr
 800585a:	bf00      	nop
 800585c:	6c0007fe 	.word	0x6c0007fe

08005860 <lcd_opt_delay>:
 * @brief       LCDʱ,ڲmdk -O1ʱŻʱҪõĵط
 * @param       t:ʱֵ
 * @retval      
 */
static void lcd_opt_delay(uint32_t i)
{
 8005860:	b480      	push	{r7}
 8005862:	b083      	sub	sp, #12
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
    while (i--);
 8005868:	bf00      	nop
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	1e5a      	subs	r2, r3, #1
 800586e:	607a      	str	r2, [r7, #4]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1fa      	bne.n	800586a <lcd_opt_delay+0xa>
}
 8005874:	bf00      	nop
 8005876:	bf00      	nop
 8005878:	370c      	adds	r7, #12
 800587a:	46bd      	mov	sp, r7
 800587c:	bc80      	pop	{r7}
 800587e:	4770      	bx	lr

08005880 <lcd_rd_data>:
 * @brief       LCD
 * @param       
 * @retval      ȡ
 */
static uint16_t lcd_rd_data(void)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b082      	sub	sp, #8
 8005884:	af00      	add	r7, sp, #0
    volatile uint16_t ram;  /* ֹŻ */
    lcd_opt_delay(2);
 8005886:	2002      	movs	r0, #2
 8005888:	f7ff ffea 	bl	8005860 <lcd_opt_delay>
    ram = LCD->LCD_RAM;
 800588c:	4b04      	ldr	r3, [pc, #16]	; (80058a0 <lcd_rd_data+0x20>)
 800588e:	885b      	ldrh	r3, [r3, #2]
 8005890:	b29b      	uxth	r3, r3
 8005892:	80fb      	strh	r3, [r7, #6]
    return ram;
 8005894:	88fb      	ldrh	r3, [r7, #6]
 8005896:	b29b      	uxth	r3, r3
}
 8005898:	4618      	mov	r0, r3
 800589a:	3708      	adds	r7, #8
 800589c:	46bd      	mov	sp, r7
 800589e:	bd80      	pop	{r7, pc}
 80058a0:	6c0007fe 	.word	0x6c0007fe

080058a4 <lcd_write_ram_prepare>:
 * @brief       ׼дGRAM
 * @param       
 * @retval      
 */
void lcd_write_ram_prepare(void)
{
 80058a4:	b480      	push	{r7}
 80058a6:	af00      	add	r7, sp, #0
    LCD->LCD_REG = lcddev.wramcmd;
 80058a8:	4b03      	ldr	r3, [pc, #12]	; (80058b8 <lcd_write_ram_prepare+0x14>)
 80058aa:	4a04      	ldr	r2, [pc, #16]	; (80058bc <lcd_write_ram_prepare+0x18>)
 80058ac:	8912      	ldrh	r2, [r2, #8]
 80058ae:	801a      	strh	r2, [r3, #0]
}
 80058b0:	bf00      	nop
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bc80      	pop	{r7}
 80058b6:	4770      	bx	lr
 80058b8:	6c0007fe 	.word	0x6c0007fe
 80058bc:	2000054c 	.word	0x2000054c

080058c0 <lcd_set_cursor>:
 * @brief       ùλ(RGBЧ)
 * @param       x,y: 
 * @retval      
 */
void lcd_set_cursor(uint16_t x, uint16_t y)
{
 80058c0:	b580      	push	{r7, lr}
 80058c2:	b082      	sub	sp, #8
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	4603      	mov	r3, r0
 80058c8:	460a      	mov	r2, r1
 80058ca:	80fb      	strh	r3, [r7, #6]
 80058cc:	4613      	mov	r3, r2
 80058ce:	80bb      	strh	r3, [r7, #4]
    if (lcddev.id == 0X1963)
 80058d0:	4b65      	ldr	r3, [pc, #404]	; (8005a68 <lcd_set_cursor+0x1a8>)
 80058d2:	889b      	ldrh	r3, [r3, #4]
 80058d4:	f641 1263 	movw	r2, #6499	; 0x1963
 80058d8:	4293      	cmp	r3, r2
 80058da:	d167      	bne.n	80059ac <lcd_set_cursor+0xec>
    {
        if (lcddev.dir == 0)    /* ģʽ, xҪ任 */
 80058dc:	4b62      	ldr	r3, [pc, #392]	; (8005a68 <lcd_set_cursor+0x1a8>)
 80058de:	799b      	ldrb	r3, [r3, #6]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d11e      	bne.n	8005922 <lcd_set_cursor+0x62>
        {
            x = lcddev.width - 1 - x;
 80058e4:	4b60      	ldr	r3, [pc, #384]	; (8005a68 <lcd_set_cursor+0x1a8>)
 80058e6:	881a      	ldrh	r2, [r3, #0]
 80058e8:	88fb      	ldrh	r3, [r7, #6]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	b29b      	uxth	r3, r3
 80058ee:	3b01      	subs	r3, #1
 80058f0:	80fb      	strh	r3, [r7, #6]
            lcd_wr_regno(lcddev.setxcmd);
 80058f2:	4b5d      	ldr	r3, [pc, #372]	; (8005a68 <lcd_set_cursor+0x1a8>)
 80058f4:	895b      	ldrh	r3, [r3, #10]
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff ff88 	bl	800580c <lcd_wr_regno>
            lcd_wr_data(0);
 80058fc:	2000      	movs	r0, #0
 80058fe:	f7ff ff71 	bl	80057e4 <lcd_wr_data>
            lcd_wr_data(0);
 8005902:	2000      	movs	r0, #0
 8005904:	f7ff ff6e 	bl	80057e4 <lcd_wr_data>
            lcd_wr_data(x >> 8);
 8005908:	88fb      	ldrh	r3, [r7, #6]
 800590a:	0a1b      	lsrs	r3, r3, #8
 800590c:	b29b      	uxth	r3, r3
 800590e:	4618      	mov	r0, r3
 8005910:	f7ff ff68 	bl	80057e4 <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 8005914:	88fb      	ldrh	r3, [r7, #6]
 8005916:	b2db      	uxtb	r3, r3
 8005918:	b29b      	uxth	r3, r3
 800591a:	4618      	mov	r0, r3
 800591c:	f7ff ff62 	bl	80057e4 <lcd_wr_data>
 8005920:	e021      	b.n	8005966 <lcd_set_cursor+0xa6>
        }
        else                    /* ģʽ */
        {
            lcd_wr_regno(lcddev.setxcmd);
 8005922:	4b51      	ldr	r3, [pc, #324]	; (8005a68 <lcd_set_cursor+0x1a8>)
 8005924:	895b      	ldrh	r3, [r3, #10]
 8005926:	4618      	mov	r0, r3
 8005928:	f7ff ff70 	bl	800580c <lcd_wr_regno>
            lcd_wr_data(x >> 8);
 800592c:	88fb      	ldrh	r3, [r7, #6]
 800592e:	0a1b      	lsrs	r3, r3, #8
 8005930:	b29b      	uxth	r3, r3
 8005932:	4618      	mov	r0, r3
 8005934:	f7ff ff56 	bl	80057e4 <lcd_wr_data>
            lcd_wr_data(x & 0XFF);
 8005938:	88fb      	ldrh	r3, [r7, #6]
 800593a:	b2db      	uxtb	r3, r3
 800593c:	b29b      	uxth	r3, r3
 800593e:	4618      	mov	r0, r3
 8005940:	f7ff ff50 	bl	80057e4 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) >> 8);
 8005944:	4b48      	ldr	r3, [pc, #288]	; (8005a68 <lcd_set_cursor+0x1a8>)
 8005946:	881b      	ldrh	r3, [r3, #0]
 8005948:	3b01      	subs	r3, #1
 800594a:	121b      	asrs	r3, r3, #8
 800594c:	b29b      	uxth	r3, r3
 800594e:	4618      	mov	r0, r3
 8005950:	f7ff ff48 	bl	80057e4 <lcd_wr_data>
            lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005954:	4b44      	ldr	r3, [pc, #272]	; (8005a68 <lcd_set_cursor+0x1a8>)
 8005956:	881b      	ldrh	r3, [r3, #0]
 8005958:	3b01      	subs	r3, #1
 800595a:	b29b      	uxth	r3, r3
 800595c:	b2db      	uxtb	r3, r3
 800595e:	b29b      	uxth	r3, r3
 8005960:	4618      	mov	r0, r3
 8005962:	f7ff ff3f 	bl	80057e4 <lcd_wr_data>
        }

        lcd_wr_regno(lcddev.setycmd);
 8005966:	4b40      	ldr	r3, [pc, #256]	; (8005a68 <lcd_set_cursor+0x1a8>)
 8005968:	899b      	ldrh	r3, [r3, #12]
 800596a:	4618      	mov	r0, r3
 800596c:	f7ff ff4e 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005970:	88bb      	ldrh	r3, [r7, #4]
 8005972:	0a1b      	lsrs	r3, r3, #8
 8005974:	b29b      	uxth	r3, r3
 8005976:	4618      	mov	r0, r3
 8005978:	f7ff ff34 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 800597c:	88bb      	ldrh	r3, [r7, #4]
 800597e:	b2db      	uxtb	r3, r3
 8005980:	b29b      	uxth	r3, r3
 8005982:	4618      	mov	r0, r3
 8005984:	f7ff ff2e 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005988:	4b37      	ldr	r3, [pc, #220]	; (8005a68 <lcd_set_cursor+0x1a8>)
 800598a:	885b      	ldrh	r3, [r3, #2]
 800598c:	3b01      	subs	r3, #1
 800598e:	121b      	asrs	r3, r3, #8
 8005990:	b29b      	uxth	r3, r3
 8005992:	4618      	mov	r0, r3
 8005994:	f7ff ff26 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 8005998:	4b33      	ldr	r3, [pc, #204]	; (8005a68 <lcd_set_cursor+0x1a8>)
 800599a:	885b      	ldrh	r3, [r3, #2]
 800599c:	3b01      	subs	r3, #1
 800599e:	b29b      	uxth	r3, r3
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	4618      	mov	r0, r3
 80059a6:	f7ff ff1d 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
        lcd_wr_regno(lcddev.setycmd);
        lcd_wr_data(y >> 8);
        lcd_wr_data(y & 0XFF);
    }
}
 80059aa:	e058      	b.n	8005a5e <lcd_set_cursor+0x19e>
    else if (lcddev.id == 0X5510)
 80059ac:	4b2e      	ldr	r3, [pc, #184]	; (8005a68 <lcd_set_cursor+0x1a8>)
 80059ae:	889b      	ldrh	r3, [r3, #4]
 80059b0:	f245 5210 	movw	r2, #21776	; 0x5510
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d130      	bne.n	8005a1a <lcd_set_cursor+0x15a>
        lcd_wr_regno(lcddev.setxcmd);
 80059b8:	4b2b      	ldr	r3, [pc, #172]	; (8005a68 <lcd_set_cursor+0x1a8>)
 80059ba:	895b      	ldrh	r3, [r3, #10]
 80059bc:	4618      	mov	r0, r3
 80059be:	f7ff ff25 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 80059c2:	88fb      	ldrh	r3, [r7, #6]
 80059c4:	0a1b      	lsrs	r3, r3, #8
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7ff ff0b 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 80059ce:	4b26      	ldr	r3, [pc, #152]	; (8005a68 <lcd_set_cursor+0x1a8>)
 80059d0:	895b      	ldrh	r3, [r3, #10]
 80059d2:	3301      	adds	r3, #1
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	4618      	mov	r0, r3
 80059d8:	f7ff ff18 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(x & 0XFF);
 80059dc:	88fb      	ldrh	r3, [r7, #6]
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	4618      	mov	r0, r3
 80059e4:	f7ff fefe 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 80059e8:	4b1f      	ldr	r3, [pc, #124]	; (8005a68 <lcd_set_cursor+0x1a8>)
 80059ea:	899b      	ldrh	r3, [r3, #12]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f7ff ff0d 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 80059f2:	88bb      	ldrh	r3, [r7, #4]
 80059f4:	0a1b      	lsrs	r3, r3, #8
 80059f6:	b29b      	uxth	r3, r3
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7ff fef3 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 80059fe:	4b1a      	ldr	r3, [pc, #104]	; (8005a68 <lcd_set_cursor+0x1a8>)
 8005a00:	899b      	ldrh	r3, [r3, #12]
 8005a02:	3301      	adds	r3, #1
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	4618      	mov	r0, r3
 8005a08:	f7ff ff00 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(y & 0XFF);
 8005a0c:	88bb      	ldrh	r3, [r7, #4]
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7ff fee6 	bl	80057e4 <lcd_wr_data>
}
 8005a18:	e021      	b.n	8005a5e <lcd_set_cursor+0x19e>
        lcd_wr_regno(lcddev.setxcmd);
 8005a1a:	4b13      	ldr	r3, [pc, #76]	; (8005a68 <lcd_set_cursor+0x1a8>)
 8005a1c:	895b      	ldrh	r3, [r3, #10]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7ff fef4 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(x >> 8);
 8005a24:	88fb      	ldrh	r3, [r7, #6]
 8005a26:	0a1b      	lsrs	r3, r3, #8
 8005a28:	b29b      	uxth	r3, r3
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7ff feda 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data(x & 0XFF);
 8005a30:	88fb      	ldrh	r3, [r7, #6]
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	b29b      	uxth	r3, r3
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7ff fed4 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005a3c:	4b0a      	ldr	r3, [pc, #40]	; (8005a68 <lcd_set_cursor+0x1a8>)
 8005a3e:	899b      	ldrh	r3, [r3, #12]
 8005a40:	4618      	mov	r0, r3
 8005a42:	f7ff fee3 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(y >> 8);
 8005a46:	88bb      	ldrh	r3, [r7, #4]
 8005a48:	0a1b      	lsrs	r3, r3, #8
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f7ff fec9 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data(y & 0XFF);
 8005a52:	88bb      	ldrh	r3, [r7, #4]
 8005a54:	b2db      	uxtb	r3, r3
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f7ff fec3 	bl	80057e4 <lcd_wr_data>
}
 8005a5e:	bf00      	nop
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	2000054c 	.word	0x2000054c

08005a6c <lcd_scan_dir>:
 *
 * @param       dir:0~7,8(嶨lcd.h)
 * @retval      
 */
void lcd_scan_dir(uint8_t dir)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	4603      	mov	r3, r0
 8005a74:	71fb      	strb	r3, [r7, #7]
    uint16_t regval = 0;
 8005a76:	2300      	movs	r3, #0
 8005a78:	81fb      	strh	r3, [r7, #14]
    uint16_t dirreg = 0;
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	81bb      	strh	r3, [r7, #12]
    uint16_t temp;

    /* ʱ1963ıɨ跽, ICıɨ跽ʱ1963ı䷽, ICıɨ跽 */
    if ((lcddev.dir == 1 && lcddev.id != 0X1963) || (lcddev.dir == 0 && lcddev.id == 0X1963))
 8005a7e:	4b9d      	ldr	r3, [pc, #628]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005a80:	799b      	ldrb	r3, [r3, #6]
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d105      	bne.n	8005a92 <lcd_scan_dir+0x26>
 8005a86:	4b9b      	ldr	r3, [pc, #620]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005a88:	889b      	ldrh	r3, [r3, #4]
 8005a8a:	f641 1263 	movw	r2, #6499	; 0x1963
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	d109      	bne.n	8005aa6 <lcd_scan_dir+0x3a>
 8005a92:	4b98      	ldr	r3, [pc, #608]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005a94:	799b      	ldrb	r3, [r3, #6]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d134      	bne.n	8005b04 <lcd_scan_dir+0x98>
 8005a9a:	4b96      	ldr	r3, [pc, #600]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005a9c:	889b      	ldrh	r3, [r3, #4]
 8005a9e:	f641 1263 	movw	r2, #6499	; 0x1963
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d12e      	bne.n	8005b04 <lcd_scan_dir+0x98>
    {
        switch (dir)   /* ת */
 8005aa6:	79fb      	ldrb	r3, [r7, #7]
 8005aa8:	2b07      	cmp	r3, #7
 8005aaa:	d82c      	bhi.n	8005b06 <lcd_scan_dir+0x9a>
 8005aac:	a201      	add	r2, pc, #4	; (adr r2, 8005ab4 <lcd_scan_dir+0x48>)
 8005aae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ab2:	bf00      	nop
 8005ab4:	08005ad5 	.word	0x08005ad5
 8005ab8:	08005adb 	.word	0x08005adb
 8005abc:	08005ae1 	.word	0x08005ae1
 8005ac0:	08005ae7 	.word	0x08005ae7
 8005ac4:	08005aed 	.word	0x08005aed
 8005ac8:	08005af3 	.word	0x08005af3
 8005acc:	08005af9 	.word	0x08005af9
 8005ad0:	08005aff 	.word	0x08005aff
        {
            case 0:
                dir = 6;
 8005ad4:	2306      	movs	r3, #6
 8005ad6:	71fb      	strb	r3, [r7, #7]
                break;
 8005ad8:	e015      	b.n	8005b06 <lcd_scan_dir+0x9a>

            case 1:
                dir = 7;
 8005ada:	2307      	movs	r3, #7
 8005adc:	71fb      	strb	r3, [r7, #7]
                break;
 8005ade:	e012      	b.n	8005b06 <lcd_scan_dir+0x9a>

            case 2:
                dir = 4;
 8005ae0:	2304      	movs	r3, #4
 8005ae2:	71fb      	strb	r3, [r7, #7]
                break;
 8005ae4:	e00f      	b.n	8005b06 <lcd_scan_dir+0x9a>

            case 3:
                dir = 5;
 8005ae6:	2305      	movs	r3, #5
 8005ae8:	71fb      	strb	r3, [r7, #7]
                break;
 8005aea:	e00c      	b.n	8005b06 <lcd_scan_dir+0x9a>

            case 4:
                dir = 1;
 8005aec:	2301      	movs	r3, #1
 8005aee:	71fb      	strb	r3, [r7, #7]
                break;
 8005af0:	e009      	b.n	8005b06 <lcd_scan_dir+0x9a>

            case 5:
                dir = 0;
 8005af2:	2300      	movs	r3, #0
 8005af4:	71fb      	strb	r3, [r7, #7]
                break;
 8005af6:	e006      	b.n	8005b06 <lcd_scan_dir+0x9a>

            case 6:
                dir = 3;
 8005af8:	2303      	movs	r3, #3
 8005afa:	71fb      	strb	r3, [r7, #7]
                break;
 8005afc:	e003      	b.n	8005b06 <lcd_scan_dir+0x9a>

            case 7:
                dir = 2;
 8005afe:	2302      	movs	r3, #2
 8005b00:	71fb      	strb	r3, [r7, #7]
                break;
 8005b02:	e000      	b.n	8005b06 <lcd_scan_dir+0x9a>
        }
    }
 8005b04:	bf00      	nop

    /* ɨ跽ʽ  0X36/0X3600 Ĵ bit 5,6,7 λֵ */
    switch (dir)
 8005b06:	79fb      	ldrb	r3, [r7, #7]
 8005b08:	2b07      	cmp	r3, #7
 8005b0a:	d836      	bhi.n	8005b7a <lcd_scan_dir+0x10e>
 8005b0c:	a201      	add	r2, pc, #4	; (adr r2, 8005b14 <lcd_scan_dir+0xa8>)
 8005b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b12:	bf00      	nop
 8005b14:	08005b7b 	.word	0x08005b7b
 8005b18:	08005b35 	.word	0x08005b35
 8005b1c:	08005b3f 	.word	0x08005b3f
 8005b20:	08005b49 	.word	0x08005b49
 8005b24:	08005b53 	.word	0x08005b53
 8005b28:	08005b5d 	.word	0x08005b5d
 8005b2c:	08005b67 	.word	0x08005b67
 8005b30:	08005b71 	.word	0x08005b71
        case L2R_U2D:/* ,ϵ */
            regval |= (0 << 7) | (0 << 6) | (0 << 5);
            break;

        case L2R_D2U:/* ,µ */
            regval |= (1 << 7) | (0 << 6) | (0 << 5);
 8005b34:	89fb      	ldrh	r3, [r7, #14]
 8005b36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b3a:	81fb      	strh	r3, [r7, #14]
            break;
 8005b3c:	e01d      	b.n	8005b7a <lcd_scan_dir+0x10e>

        case R2L_U2D:/* ҵ,ϵ */
            regval |= (0 << 7) | (1 << 6) | (0 << 5);
 8005b3e:	89fb      	ldrh	r3, [r7, #14]
 8005b40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b44:	81fb      	strh	r3, [r7, #14]
            break;
 8005b46:	e018      	b.n	8005b7a <lcd_scan_dir+0x10e>

        case R2L_D2U:/* ҵ,µ */
            regval |= (1 << 7) | (1 << 6) | (0 << 5);
 8005b48:	89fb      	ldrh	r3, [r7, #14]
 8005b4a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005b4e:	81fb      	strh	r3, [r7, #14]
            break;
 8005b50:	e013      	b.n	8005b7a <lcd_scan_dir+0x10e>

        case U2D_L2R:/* ϵ, */
            regval |= (0 << 7) | (0 << 6) | (1 << 5);
 8005b52:	89fb      	ldrh	r3, [r7, #14]
 8005b54:	f043 0320 	orr.w	r3, r3, #32
 8005b58:	81fb      	strh	r3, [r7, #14]
            break;
 8005b5a:	e00e      	b.n	8005b7a <lcd_scan_dir+0x10e>

        case U2D_R2L:/* ϵ,ҵ */
            regval |= (0 << 7) | (1 << 6) | (1 << 5);
 8005b5c:	89fb      	ldrh	r3, [r7, #14]
 8005b5e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005b62:	81fb      	strh	r3, [r7, #14]
            break;
 8005b64:	e009      	b.n	8005b7a <lcd_scan_dir+0x10e>

        case D2U_L2R:/* µ, */
            regval |= (1 << 7) | (0 << 6) | (1 << 5);
 8005b66:	89fb      	ldrh	r3, [r7, #14]
 8005b68:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8005b6c:	81fb      	strh	r3, [r7, #14]
            break;
 8005b6e:	e004      	b.n	8005b7a <lcd_scan_dir+0x10e>

        case D2U_R2L:/* µ,ҵ */
            regval |= (1 << 7) | (1 << 6) | (1 << 5);
 8005b70:	89fb      	ldrh	r3, [r7, #14]
 8005b72:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8005b76:	81fb      	strh	r3, [r7, #14]
            break;
 8005b78:	bf00      	nop
    }

    dirreg = 0X36;  /* Ծ󲿷IC, 0X36Ĵ */
 8005b7a:	2336      	movs	r3, #54	; 0x36
 8005b7c:	81bb      	strh	r3, [r7, #12]

    if (lcddev.id == 0X5510)
 8005b7e:	4b5d      	ldr	r3, [pc, #372]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005b80:	889b      	ldrh	r3, [r3, #4]
 8005b82:	f245 5210 	movw	r2, #21776	; 0x5510
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d102      	bne.n	8005b90 <lcd_scan_dir+0x124>
    {
        dirreg = 0X3600;    /* 5510, icļĴв */
 8005b8a:	f44f 5358 	mov.w	r3, #13824	; 0x3600
 8005b8e:	81bb      	strh	r3, [r7, #12]
    }

    /* 9341 & 7789 & 7796 ҪBGRλ */
    if (lcddev.id == 0X9341 || lcddev.id == 0X7789 || lcddev.id == 0x7796)
 8005b90:	4b58      	ldr	r3, [pc, #352]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005b92:	889b      	ldrh	r3, [r3, #4]
 8005b94:	f249 3241 	movw	r2, #37697	; 0x9341
 8005b98:	4293      	cmp	r3, r2
 8005b9a:	d00b      	beq.n	8005bb4 <lcd_scan_dir+0x148>
 8005b9c:	4b55      	ldr	r3, [pc, #340]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005b9e:	889b      	ldrh	r3, [r3, #4]
 8005ba0:	f247 7289 	movw	r2, #30601	; 0x7789
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d005      	beq.n	8005bb4 <lcd_scan_dir+0x148>
 8005ba8:	4b52      	ldr	r3, [pc, #328]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005baa:	889b      	ldrh	r3, [r3, #4]
 8005bac:	f247 7296 	movw	r2, #30614	; 0x7796
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d103      	bne.n	8005bbc <lcd_scan_dir+0x150>
    {
        regval |= 0X08;
 8005bb4:	89fb      	ldrh	r3, [r7, #14]
 8005bb6:	f043 0308 	orr.w	r3, r3, #8
 8005bba:	81fb      	strh	r3, [r7, #14]
    }

    lcd_write_reg(dirreg, regval);
 8005bbc:	89fa      	ldrh	r2, [r7, #14]
 8005bbe:	89bb      	ldrh	r3, [r7, #12]
 8005bc0:	4611      	mov	r1, r2
 8005bc2:	4618      	mov	r0, r3
 8005bc4:	f7ff fe36 	bl	8005834 <lcd_write_reg>

    if (lcddev.id != 0X1963)   /* 1963괦 */
 8005bc8:	4b4a      	ldr	r3, [pc, #296]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005bca:	889b      	ldrh	r3, [r3, #4]
 8005bcc:	f641 1263 	movw	r2, #6499	; 0x1963
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d025      	beq.n	8005c20 <lcd_scan_dir+0x1b4>
    {
        if (regval & 0X20)
 8005bd4:	89fb      	ldrh	r3, [r7, #14]
 8005bd6:	f003 0320 	and.w	r3, r3, #32
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d010      	beq.n	8005c00 <lcd_scan_dir+0x194>
        {
            if (lcddev.width < lcddev.height)   /* X,Y */
 8005bde:	4b45      	ldr	r3, [pc, #276]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005be0:	881a      	ldrh	r2, [r3, #0]
 8005be2:	4b44      	ldr	r3, [pc, #272]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005be4:	885b      	ldrh	r3, [r3, #2]
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d21a      	bcs.n	8005c20 <lcd_scan_dir+0x1b4>
            {
                temp = lcddev.width;
 8005bea:	4b42      	ldr	r3, [pc, #264]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005bec:	881b      	ldrh	r3, [r3, #0]
 8005bee:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8005bf0:	4b40      	ldr	r3, [pc, #256]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005bf2:	885a      	ldrh	r2, [r3, #2]
 8005bf4:	4b3f      	ldr	r3, [pc, #252]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005bf6:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8005bf8:	4a3e      	ldr	r2, [pc, #248]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005bfa:	897b      	ldrh	r3, [r7, #10]
 8005bfc:	8053      	strh	r3, [r2, #2]
 8005bfe:	e00f      	b.n	8005c20 <lcd_scan_dir+0x1b4>
            }
        }
        else
        {
            if (lcddev.width > lcddev.height)   /* X,Y */
 8005c00:	4b3c      	ldr	r3, [pc, #240]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c02:	881a      	ldrh	r2, [r3, #0]
 8005c04:	4b3b      	ldr	r3, [pc, #236]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c06:	885b      	ldrh	r3, [r3, #2]
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d909      	bls.n	8005c20 <lcd_scan_dir+0x1b4>
            {
                temp = lcddev.width;
 8005c0c:	4b39      	ldr	r3, [pc, #228]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c0e:	881b      	ldrh	r3, [r3, #0]
 8005c10:	817b      	strh	r3, [r7, #10]
                lcddev.width = lcddev.height;
 8005c12:	4b38      	ldr	r3, [pc, #224]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c14:	885a      	ldrh	r2, [r3, #2]
 8005c16:	4b37      	ldr	r3, [pc, #220]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c18:	801a      	strh	r2, [r3, #0]
                lcddev.height = temp;
 8005c1a:	4a36      	ldr	r2, [pc, #216]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c1c:	897b      	ldrh	r3, [r7, #10]
 8005c1e:	8053      	strh	r3, [r2, #2]
            }
        }
    }

    /* ʾ()С */
    if (lcddev.id == 0X5510)
 8005c20:	4b34      	ldr	r3, [pc, #208]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c22:	889b      	ldrh	r3, [r3, #4]
 8005c24:	f245 5210 	movw	r2, #21776	; 0x5510
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d165      	bne.n	8005cf8 <lcd_scan_dir+0x28c>
    {
        lcd_wr_regno(lcddev.setxcmd);
 8005c2c:	4b31      	ldr	r3, [pc, #196]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c2e:	895b      	ldrh	r3, [r3, #10]
 8005c30:	4618      	mov	r0, r3
 8005c32:	f7ff fdeb 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(0);
 8005c36:	2000      	movs	r0, #0
 8005c38:	f7ff fdd4 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 1);
 8005c3c:	4b2d      	ldr	r3, [pc, #180]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c3e:	895b      	ldrh	r3, [r3, #10]
 8005c40:	3301      	adds	r3, #1
 8005c42:	b29b      	uxth	r3, r3
 8005c44:	4618      	mov	r0, r3
 8005c46:	f7ff fde1 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(0);
 8005c4a:	2000      	movs	r0, #0
 8005c4c:	f7ff fdca 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 2);
 8005c50:	4b28      	ldr	r3, [pc, #160]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c52:	895b      	ldrh	r3, [r3, #10]
 8005c54:	3302      	adds	r3, #2
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	4618      	mov	r0, r3
 8005c5a:	f7ff fdd7 	bl	800580c <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8005c5e:	4b25      	ldr	r3, [pc, #148]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c60:	881b      	ldrh	r3, [r3, #0]
 8005c62:	3b01      	subs	r3, #1
 8005c64:	121b      	asrs	r3, r3, #8
 8005c66:	b29b      	uxth	r3, r3
 8005c68:	4618      	mov	r0, r3
 8005c6a:	f7ff fdbb 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setxcmd + 3);
 8005c6e:	4b21      	ldr	r3, [pc, #132]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c70:	895b      	ldrh	r3, [r3, #10]
 8005c72:	3303      	adds	r3, #3
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7ff fdc8 	bl	800580c <lcd_wr_regno>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005c7c:	4b1d      	ldr	r3, [pc, #116]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c7e:	881b      	ldrh	r3, [r3, #0]
 8005c80:	3b01      	subs	r3, #1
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	b2db      	uxtb	r3, r3
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	4618      	mov	r0, r3
 8005c8a:	f7ff fdab 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005c8e:	4b19      	ldr	r3, [pc, #100]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005c90:	899b      	ldrh	r3, [r3, #12]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7ff fdba 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(0);
 8005c98:	2000      	movs	r0, #0
 8005c9a:	f7ff fda3 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 1);
 8005c9e:	4b15      	ldr	r3, [pc, #84]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005ca0:	899b      	ldrh	r3, [r3, #12]
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f7ff fdb0 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(0);
 8005cac:	2000      	movs	r0, #0
 8005cae:	f7ff fd99 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 2);
 8005cb2:	4b10      	ldr	r3, [pc, #64]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005cb4:	899b      	ldrh	r3, [r3, #12]
 8005cb6:	3302      	adds	r3, #2
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f7ff fda6 	bl	800580c <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005cc0:	4b0c      	ldr	r3, [pc, #48]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005cc2:	885b      	ldrh	r3, [r3, #2]
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	121b      	asrs	r3, r3, #8
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7ff fd8a 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd + 3);
 8005cd0:	4b08      	ldr	r3, [pc, #32]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005cd2:	899b      	ldrh	r3, [r3, #12]
 8005cd4:	3303      	adds	r3, #3
 8005cd6:	b29b      	uxth	r3, r3
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f7ff fd97 	bl	800580c <lcd_wr_regno>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 8005cde:	4b05      	ldr	r3, [pc, #20]	; (8005cf4 <lcd_scan_dir+0x288>)
 8005ce0:	885b      	ldrh	r3, [r3, #2]
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	b29b      	uxth	r3, r3
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7ff fd7a 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data(0);
        lcd_wr_data(0);
        lcd_wr_data((lcddev.height - 1) >> 8);
        lcd_wr_data((lcddev.height - 1) & 0XFF);
    }
}
 8005cf0:	e03a      	b.n	8005d68 <lcd_scan_dir+0x2fc>
 8005cf2:	bf00      	nop
 8005cf4:	2000054c 	.word	0x2000054c
        lcd_wr_regno(lcddev.setxcmd);
 8005cf8:	4b1d      	ldr	r3, [pc, #116]	; (8005d70 <lcd_scan_dir+0x304>)
 8005cfa:	895b      	ldrh	r3, [r3, #10]
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f7ff fd85 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(0);
 8005d02:	2000      	movs	r0, #0
 8005d04:	f7ff fd6e 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data(0);
 8005d08:	2000      	movs	r0, #0
 8005d0a:	f7ff fd6b 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) >> 8);
 8005d0e:	4b18      	ldr	r3, [pc, #96]	; (8005d70 <lcd_scan_dir+0x304>)
 8005d10:	881b      	ldrh	r3, [r3, #0]
 8005d12:	3b01      	subs	r3, #1
 8005d14:	121b      	asrs	r3, r3, #8
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f7ff fd63 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data((lcddev.width - 1) & 0XFF);
 8005d1e:	4b14      	ldr	r3, [pc, #80]	; (8005d70 <lcd_scan_dir+0x304>)
 8005d20:	881b      	ldrh	r3, [r3, #0]
 8005d22:	3b01      	subs	r3, #1
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	b2db      	uxtb	r3, r3
 8005d28:	b29b      	uxth	r3, r3
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff fd5a 	bl	80057e4 <lcd_wr_data>
        lcd_wr_regno(lcddev.setycmd);
 8005d30:	4b0f      	ldr	r3, [pc, #60]	; (8005d70 <lcd_scan_dir+0x304>)
 8005d32:	899b      	ldrh	r3, [r3, #12]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7ff fd69 	bl	800580c <lcd_wr_regno>
        lcd_wr_data(0);
 8005d3a:	2000      	movs	r0, #0
 8005d3c:	f7ff fd52 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data(0);
 8005d40:	2000      	movs	r0, #0
 8005d42:	f7ff fd4f 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) >> 8);
 8005d46:	4b0a      	ldr	r3, [pc, #40]	; (8005d70 <lcd_scan_dir+0x304>)
 8005d48:	885b      	ldrh	r3, [r3, #2]
 8005d4a:	3b01      	subs	r3, #1
 8005d4c:	121b      	asrs	r3, r3, #8
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	4618      	mov	r0, r3
 8005d52:	f7ff fd47 	bl	80057e4 <lcd_wr_data>
        lcd_wr_data((lcddev.height - 1) & 0XFF);
 8005d56:	4b06      	ldr	r3, [pc, #24]	; (8005d70 <lcd_scan_dir+0x304>)
 8005d58:	885b      	ldrh	r3, [r3, #2]
 8005d5a:	3b01      	subs	r3, #1
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	b2db      	uxtb	r3, r3
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	4618      	mov	r0, r3
 8005d64:	f7ff fd3e 	bl	80057e4 <lcd_wr_data>
}
 8005d68:	bf00      	nop
 8005d6a:	3710      	adds	r7, #16
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	bd80      	pop	{r7, pc}
 8005d70:	2000054c 	.word	0x2000054c

08005d74 <lcd_draw_point>:
 * @param       x,y: 
 * @param       color: ɫ(32λɫ,LTDC)
 * @retval      
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint32_t color)
{
 8005d74:	b580      	push	{r7, lr}
 8005d76:	b082      	sub	sp, #8
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	603a      	str	r2, [r7, #0]
 8005d7e:	80fb      	strh	r3, [r7, #6]
 8005d80:	460b      	mov	r3, r1
 8005d82:	80bb      	strh	r3, [r7, #4]
    lcd_set_cursor(x, y);       /* ùλ */
 8005d84:	88ba      	ldrh	r2, [r7, #4]
 8005d86:	88fb      	ldrh	r3, [r7, #6]
 8005d88:	4611      	mov	r1, r2
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7ff fd98 	bl	80058c0 <lcd_set_cursor>
    lcd_write_ram_prepare();    /* ʼдGRAM */
 8005d90:	f7ff fd88 	bl	80058a4 <lcd_write_ram_prepare>
    LCD->LCD_RAM = color;
 8005d94:	4b03      	ldr	r3, [pc, #12]	; (8005da4 <lcd_draw_point+0x30>)
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	b292      	uxth	r2, r2
 8005d9a:	805a      	strh	r2, [r3, #2]
}
 8005d9c:	bf00      	nop
 8005d9e:	3708      	adds	r7, #8
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bd80      	pop	{r7, pc}
 8005da4:	6c0007fe 	.word	0x6c0007fe

08005da8 <lcd_ssd_backlight_set>:
 * @brief       SSD1963ú
 * @param       pwm: ȼ,0~100.ԽԽ.
 * @retval      
 */
void lcd_ssd_backlight_set(uint8_t pwm)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b082      	sub	sp, #8
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	4603      	mov	r3, r0
 8005db0:	71fb      	strb	r3, [r7, #7]
    lcd_wr_regno(0xBE);         /* PWM */
 8005db2:	20be      	movs	r0, #190	; 0xbe
 8005db4:	f7ff fd2a 	bl	800580c <lcd_wr_regno>
    lcd_wr_data(0x05);          /* 1PWMƵ */
 8005db8:	2005      	movs	r0, #5
 8005dba:	f7ff fd13 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(pwm * 2.55);    /* 2PWMռձ */
 8005dbe:	79fb      	ldrb	r3, [r7, #7]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7fa fc3f 	bl	8000644 <__aeabi_i2d>
 8005dc6:	a310      	add	r3, pc, #64	; (adr r3, 8005e08 <lcd_ssd_backlight_set+0x60>)
 8005dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dcc:	f7fa fca4 	bl	8000718 <__aeabi_dmul>
 8005dd0:	4602      	mov	r2, r0
 8005dd2:	460b      	mov	r3, r1
 8005dd4:	4610      	mov	r0, r2
 8005dd6:	4619      	mov	r1, r3
 8005dd8:	f7fa ff76 	bl	8000cc8 <__aeabi_d2uiz>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	4618      	mov	r0, r3
 8005de2:	f7ff fcff 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x01);          /* 3C */
 8005de6:	2001      	movs	r0, #1
 8005de8:	f7ff fcfc 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0xFF);          /* 4D */
 8005dec:	20ff      	movs	r0, #255	; 0xff
 8005dee:	f7ff fcf9 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 5E */
 8005df2:	2000      	movs	r0, #0
 8005df4:	f7ff fcf6 	bl	80057e4 <lcd_wr_data>
    lcd_wr_data(0x00);          /* 6F */
 8005df8:	2000      	movs	r0, #0
 8005dfa:	f7ff fcf3 	bl	80057e4 <lcd_wr_data>
}
 8005dfe:	bf00      	nop
 8005e00:	3708      	adds	r7, #8
 8005e02:	46bd      	mov	sp, r7
 8005e04:	bd80      	pop	{r7, pc}
 8005e06:	bf00      	nop
 8005e08:	66666666 	.word	0x66666666
 8005e0c:	40046666 	.word	0x40046666

08005e10 <lcd_display_dir>:
 * @brief       LCDʾ
 * @param       dir:0,; 1,
 * @retval      
 */
void lcd_display_dir(uint8_t dir)
{
 8005e10:	b580      	push	{r7, lr}
 8005e12:	b082      	sub	sp, #8
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	4603      	mov	r3, r0
 8005e18:	71fb      	strb	r3, [r7, #7]
    lcddev.dir = dir;   /* / */
 8005e1a:	4a68      	ldr	r2, [pc, #416]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e1c:	79fb      	ldrb	r3, [r7, #7]
 8005e1e:	7193      	strb	r3, [r2, #6]

    if (dir == 0)       /*  */
 8005e20:	79fb      	ldrb	r3, [r7, #7]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d165      	bne.n	8005ef2 <lcd_display_dir+0xe2>
    {
        lcddev.width = 240;
 8005e26:	4b65      	ldr	r3, [pc, #404]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e28:	22f0      	movs	r2, #240	; 0xf0
 8005e2a:	801a      	strh	r2, [r3, #0]
        lcddev.height = 320;
 8005e2c:	4b63      	ldr	r3, [pc, #396]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e2e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005e32:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005e34:	4b61      	ldr	r3, [pc, #388]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e36:	889b      	ldrh	r3, [r3, #4]
 8005e38:	f245 5210 	movw	r2, #21776	; 0x5510
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d114      	bne.n	8005e6a <lcd_display_dir+0x5a>
        {
            lcddev.wramcmd = 0X2C00;
 8005e40:	4b5e      	ldr	r3, [pc, #376]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e42:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8005e46:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8005e48:	4b5c      	ldr	r3, [pc, #368]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e4a:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8005e4e:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8005e50:	4b5a      	ldr	r3, [pc, #360]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e52:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8005e56:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;
 8005e58:	4b58      	ldr	r3, [pc, #352]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e5a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005e5e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8005e60:	4b56      	ldr	r3, [pc, #344]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e62:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005e66:	805a      	strh	r2, [r3, #2]
 8005e68:	e020      	b.n	8005eac <lcd_display_dir+0x9c>
        }
        else if (lcddev.id == 0X1963)
 8005e6a:	4b54      	ldr	r3, [pc, #336]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e6c:	889b      	ldrh	r3, [r3, #4]
 8005e6e:	f641 1263 	movw	r2, #6499	; 0x1963
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d111      	bne.n	8005e9a <lcd_display_dir+0x8a>
        {
            lcddev.wramcmd = 0X2C;  /* дGRAMָ */
 8005e76:	4b51      	ldr	r3, [pc, #324]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e78:	222c      	movs	r2, #44	; 0x2c
 8005e7a:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2B;  /* дXָ */
 8005e7c:	4b4f      	ldr	r3, [pc, #316]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e7e:	222b      	movs	r2, #43	; 0x2b
 8005e80:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2A;  /* дYָ */
 8005e82:	4b4e      	ldr	r3, [pc, #312]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e84:	222a      	movs	r2, #42	; 0x2a
 8005e86:	819a      	strh	r2, [r3, #12]
            lcddev.width = 480;     /* ÿ480 */
 8005e88:	4b4c      	ldr	r3, [pc, #304]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e8a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005e8e:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;    /* ø߶800 */
 8005e90:	4b4a      	ldr	r3, [pc, #296]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e92:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005e96:	805a      	strh	r2, [r3, #2]
 8005e98:	e008      	b.n	8005eac <lcd_display_dir+0x9c>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 / 9806 IC */
        {
            lcddev.wramcmd = 0X2C;
 8005e9a:	4b48      	ldr	r3, [pc, #288]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005e9c:	222c      	movs	r2, #44	; 0x2c
 8005e9e:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8005ea0:	4b46      	ldr	r3, [pc, #280]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005ea2:	222a      	movs	r2, #42	; 0x2a
 8005ea4:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8005ea6:	4b45      	ldr	r3, [pc, #276]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005ea8:	222b      	movs	r2, #43	; 0x2b
 8005eaa:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796 ʾ 320*480ֱ */
 8005eac:	4b43      	ldr	r3, [pc, #268]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005eae:	889b      	ldrh	r3, [r3, #4]
 8005eb0:	f245 3210 	movw	r2, #21264	; 0x5310
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d005      	beq.n	8005ec4 <lcd_display_dir+0xb4>
 8005eb8:	4b40      	ldr	r3, [pc, #256]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005eba:	889b      	ldrh	r3, [r3, #4]
 8005ebc:	f247 7296 	movw	r2, #30614	; 0x7796
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d107      	bne.n	8005ed4 <lcd_display_dir+0xc4>
        {
            lcddev.width = 320;
 8005ec4:	4b3d      	ldr	r3, [pc, #244]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005ec6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005eca:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005ecc:	4b3b      	ldr	r3, [pc, #236]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005ece:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005ed2:	805a      	strh	r2, [r3, #2]
        }

        if (lcddev.id == 0X9806)    /* 9806 ʾ 480*800 ֱ */
 8005ed4:	4b39      	ldr	r3, [pc, #228]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005ed6:	889b      	ldrh	r3, [r3, #4]
 8005ed8:	f649 0206 	movw	r2, #38918	; 0x9806
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d165      	bne.n	8005fac <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8005ee0:	4b36      	ldr	r3, [pc, #216]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005ee2:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005ee6:	801a      	strh	r2, [r3, #0]
            lcddev.height = 800;
 8005ee8:	4b34      	ldr	r3, [pc, #208]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005eea:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005eee:	805a      	strh	r2, [r3, #2]
 8005ef0:	e05c      	b.n	8005fac <lcd_display_dir+0x19c>
        }
    }
    else                /*  */
    {
        lcddev.width = 320;         /* ĬϿ */
 8005ef2:	4b32      	ldr	r3, [pc, #200]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005ef4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005ef8:	801a      	strh	r2, [r3, #0]
        lcddev.height = 240;        /* Ĭϸ߶ */
 8005efa:	4b30      	ldr	r3, [pc, #192]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005efc:	22f0      	movs	r2, #240	; 0xf0
 8005efe:	805a      	strh	r2, [r3, #2]

        if (lcddev.id == 0x5510)
 8005f00:	4b2e      	ldr	r3, [pc, #184]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f02:	889b      	ldrh	r3, [r3, #4]
 8005f04:	f245 5210 	movw	r2, #21776	; 0x5510
 8005f08:	4293      	cmp	r3, r2
 8005f0a:	d114      	bne.n	8005f36 <lcd_display_dir+0x126>
        {
            lcddev.wramcmd = 0X2C00;
 8005f0c:	4b2b      	ldr	r3, [pc, #172]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f0e:	f44f 5230 	mov.w	r2, #11264	; 0x2c00
 8005f12:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A00;
 8005f14:	4b29      	ldr	r3, [pc, #164]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f16:	f44f 5228 	mov.w	r2, #10752	; 0x2a00
 8005f1a:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B00;
 8005f1c:	4b27      	ldr	r3, [pc, #156]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f1e:	f44f 522c 	mov.w	r2, #11008	; 0x2b00
 8005f22:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;
 8005f24:	4b25      	ldr	r3, [pc, #148]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f26:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005f2a:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;
 8005f2c:	4b23      	ldr	r3, [pc, #140]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f2e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005f32:	805a      	strh	r2, [r3, #2]
 8005f34:	e026      	b.n	8005f84 <lcd_display_dir+0x174>
        }
        else if (lcddev.id == 0X1963 || lcddev.id == 0x9806)
 8005f36:	4b21      	ldr	r3, [pc, #132]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f38:	889b      	ldrh	r3, [r3, #4]
 8005f3a:	f641 1263 	movw	r2, #6499	; 0x1963
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d005      	beq.n	8005f4e <lcd_display_dir+0x13e>
 8005f42:	4b1e      	ldr	r3, [pc, #120]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f44:	889b      	ldrh	r3, [r3, #4]
 8005f46:	f649 0206 	movw	r2, #38918	; 0x9806
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d111      	bne.n	8005f72 <lcd_display_dir+0x162>
        {
            lcddev.wramcmd = 0X2C;  /* дGRAMָ */
 8005f4e:	4b1b      	ldr	r3, [pc, #108]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f50:	222c      	movs	r2, #44	; 0x2c
 8005f52:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;  /* дXָ */
 8005f54:	4b19      	ldr	r3, [pc, #100]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f56:	222a      	movs	r2, #42	; 0x2a
 8005f58:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;  /* дYָ */
 8005f5a:	4b18      	ldr	r3, [pc, #96]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f5c:	222b      	movs	r2, #43	; 0x2b
 8005f5e:	819a      	strh	r2, [r3, #12]
            lcddev.width = 800;     /* ÿ800 */
 8005f60:	4b16      	ldr	r3, [pc, #88]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f62:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005f66:	801a      	strh	r2, [r3, #0]
            lcddev.height = 480;    /* ø߶480 */
 8005f68:	4b14      	ldr	r3, [pc, #80]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f6a:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005f6e:	805a      	strh	r2, [r3, #2]
 8005f70:	e008      	b.n	8005f84 <lcd_display_dir+0x174>
        }
        else   /* IC, : 9341 / 5310 / 7789 / 7796 IC */
        {
            lcddev.wramcmd = 0X2C;
 8005f72:	4b12      	ldr	r3, [pc, #72]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f74:	222c      	movs	r2, #44	; 0x2c
 8005f76:	811a      	strh	r2, [r3, #8]
            lcddev.setxcmd = 0X2A;
 8005f78:	4b10      	ldr	r3, [pc, #64]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f7a:	222a      	movs	r2, #42	; 0x2a
 8005f7c:	815a      	strh	r2, [r3, #10]
            lcddev.setycmd = 0X2B;
 8005f7e:	4b0f      	ldr	r3, [pc, #60]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f80:	222b      	movs	r2, #43	; 0x2b
 8005f82:	819a      	strh	r2, [r3, #12]
        }

        if (lcddev.id == 0X5310 || lcddev.id == 0x7796)     /* 5310/7796 ʾ 320*480ֱ */
 8005f84:	4b0d      	ldr	r3, [pc, #52]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f86:	889b      	ldrh	r3, [r3, #4]
 8005f88:	f245 3210 	movw	r2, #21264	; 0x5310
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d005      	beq.n	8005f9c <lcd_display_dir+0x18c>
 8005f90:	4b0a      	ldr	r3, [pc, #40]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f92:	889b      	ldrh	r3, [r3, #4]
 8005f94:	f247 7296 	movw	r2, #30614	; 0x7796
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d107      	bne.n	8005fac <lcd_display_dir+0x19c>
        {
            lcddev.width = 480;
 8005f9c:	4b07      	ldr	r3, [pc, #28]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005f9e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8005fa2:	801a      	strh	r2, [r3, #0]
            lcddev.height = 320;
 8005fa4:	4b05      	ldr	r3, [pc, #20]	; (8005fbc <lcd_display_dir+0x1ac>)
 8005fa6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005faa:	805a      	strh	r2, [r3, #2]
        }
    }

    lcd_scan_dir(DFT_SCAN_DIR);     /* Ĭɨ跽 */
 8005fac:	2000      	movs	r0, #0
 8005fae:	f7ff fd5d 	bl	8005a6c <lcd_scan_dir>
}
 8005fb2:	bf00      	nop
 8005fb4:	3708      	adds	r7, #8
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}
 8005fba:	bf00      	nop
 8005fbc:	2000054c 	.word	0x2000054c

08005fc0 <lcd_init>:
 *
 * @param       
 * @retval      
 */
void lcd_init(void)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	af00      	add	r7, sp, #0
    delay_ms(50);        /* ʼFSMC,ȴһʱܿʼʼ */
 8005fc4:	2032      	movs	r0, #50	; 0x32
 8005fc6:	f004 fa97 	bl	800a4f8 <delay_ms>

    /* 9341 IDĶȡ */
    lcd_wr_regno(0XD3);
 8005fca:	20d3      	movs	r0, #211	; 0xd3
 8005fcc:	f7ff fc1e 	bl	800580c <lcd_wr_regno>
    lcddev.id = lcd_rd_data();  /* dummy read */
 8005fd0:	f7ff fc56 	bl	8005880 <lcd_rd_data>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	4baf      	ldr	r3, [pc, #700]	; (8006298 <lcd_init+0x2d8>)
 8005fda:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* 0X00 */
 8005fdc:	f7ff fc50 	bl	8005880 <lcd_rd_data>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	461a      	mov	r2, r3
 8005fe4:	4bac      	ldr	r3, [pc, #688]	; (8006298 <lcd_init+0x2d8>)
 8005fe6:	809a      	strh	r2, [r3, #4]
    lcddev.id = lcd_rd_data();  /* ȡ0X93 */
 8005fe8:	f7ff fc4a 	bl	8005880 <lcd_rd_data>
 8005fec:	4603      	mov	r3, r0
 8005fee:	461a      	mov	r2, r3
 8005ff0:	4ba9      	ldr	r3, [pc, #676]	; (8006298 <lcd_init+0x2d8>)
 8005ff2:	809a      	strh	r2, [r3, #4]
    lcddev.id <<= 8;
 8005ff4:	4ba8      	ldr	r3, [pc, #672]	; (8006298 <lcd_init+0x2d8>)
 8005ff6:	889b      	ldrh	r3, [r3, #4]
 8005ff8:	021b      	lsls	r3, r3, #8
 8005ffa:	b29a      	uxth	r2, r3
 8005ffc:	4ba6      	ldr	r3, [pc, #664]	; (8006298 <lcd_init+0x2d8>)
 8005ffe:	809a      	strh	r2, [r3, #4]
    lcddev.id |= lcd_rd_data(); /* ȡ0X41 */
 8006000:	f7ff fc3e 	bl	8005880 <lcd_rd_data>
 8006004:	4603      	mov	r3, r0
 8006006:	461a      	mov	r2, r3
 8006008:	4ba3      	ldr	r3, [pc, #652]	; (8006298 <lcd_init+0x2d8>)
 800600a:	889b      	ldrh	r3, [r3, #4]
 800600c:	4313      	orrs	r3, r2
 800600e:	b29a      	uxth	r2, r3
 8006010:	4ba1      	ldr	r3, [pc, #644]	; (8006298 <lcd_init+0x2d8>)
 8006012:	809a      	strh	r2, [r3, #4]

    if (lcddev.id != 0X9341)    /*  9341 , Կǲ ST7789 */
 8006014:	4ba0      	ldr	r3, [pc, #640]	; (8006298 <lcd_init+0x2d8>)
 8006016:	889b      	ldrh	r3, [r3, #4]
 8006018:	f249 3241 	movw	r2, #37697	; 0x9341
 800601c:	4293      	cmp	r3, r2
 800601e:	f000 8122 	beq.w	8006266 <lcd_init+0x2a6>
    {
        lcd_wr_regno(0X04);
 8006022:	2004      	movs	r0, #4
 8006024:	f7ff fbf2 	bl	800580c <lcd_wr_regno>
        lcddev.id = lcd_rd_data();      /* dummy read */
 8006028:	f7ff fc2a 	bl	8005880 <lcd_rd_data>
 800602c:	4603      	mov	r3, r0
 800602e:	461a      	mov	r2, r3
 8006030:	4b99      	ldr	r3, [pc, #612]	; (8006298 <lcd_init+0x2d8>)
 8006032:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* 0X85 */
 8006034:	f7ff fc24 	bl	8005880 <lcd_rd_data>
 8006038:	4603      	mov	r3, r0
 800603a:	461a      	mov	r2, r3
 800603c:	4b96      	ldr	r3, [pc, #600]	; (8006298 <lcd_init+0x2d8>)
 800603e:	809a      	strh	r2, [r3, #4]
        lcddev.id = lcd_rd_data();      /* ȡ0X85 */
 8006040:	f7ff fc1e 	bl	8005880 <lcd_rd_data>
 8006044:	4603      	mov	r3, r0
 8006046:	461a      	mov	r2, r3
 8006048:	4b93      	ldr	r3, [pc, #588]	; (8006298 <lcd_init+0x2d8>)
 800604a:	809a      	strh	r2, [r3, #4]
        lcddev.id <<= 8;
 800604c:	4b92      	ldr	r3, [pc, #584]	; (8006298 <lcd_init+0x2d8>)
 800604e:	889b      	ldrh	r3, [r3, #4]
 8006050:	021b      	lsls	r3, r3, #8
 8006052:	b29a      	uxth	r2, r3
 8006054:	4b90      	ldr	r3, [pc, #576]	; (8006298 <lcd_init+0x2d8>)
 8006056:	809a      	strh	r2, [r3, #4]
        lcddev.id |= lcd_rd_data();     /* ȡ0X52 */
 8006058:	f7ff fc12 	bl	8005880 <lcd_rd_data>
 800605c:	4603      	mov	r3, r0
 800605e:	461a      	mov	r2, r3
 8006060:	4b8d      	ldr	r3, [pc, #564]	; (8006298 <lcd_init+0x2d8>)
 8006062:	889b      	ldrh	r3, [r3, #4]
 8006064:	4313      	orrs	r3, r2
 8006066:	b29a      	uxth	r2, r3
 8006068:	4b8b      	ldr	r3, [pc, #556]	; (8006298 <lcd_init+0x2d8>)
 800606a:	809a      	strh	r2, [r3, #4]

        if (lcddev.id == 0X8552)        /* 8552IDת7789 */
 800606c:	4b8a      	ldr	r3, [pc, #552]	; (8006298 <lcd_init+0x2d8>)
 800606e:	889b      	ldrh	r3, [r3, #4]
 8006070:	f248 5252 	movw	r2, #34130	; 0x8552
 8006074:	4293      	cmp	r3, r2
 8006076:	d103      	bne.n	8006080 <lcd_init+0xc0>
        {
            lcddev.id = 0x7789;
 8006078:	4b87      	ldr	r3, [pc, #540]	; (8006298 <lcd_init+0x2d8>)
 800607a:	f247 7289 	movw	r2, #30601	; 0x7789
 800607e:	809a      	strh	r2, [r3, #4]
        }

        if (lcddev.id != 0x7789)        /* ҲST7789, ǲ NT35310 */
 8006080:	4b85      	ldr	r3, [pc, #532]	; (8006298 <lcd_init+0x2d8>)
 8006082:	889b      	ldrh	r3, [r3, #4]
 8006084:	f247 7289 	movw	r2, #30601	; 0x7789
 8006088:	4293      	cmp	r3, r2
 800608a:	f000 80ec 	beq.w	8006266 <lcd_init+0x2a6>
        {
            lcd_wr_regno(0xD4);
 800608e:	20d4      	movs	r0, #212	; 0xd4
 8006090:	f7ff fbbc 	bl	800580c <lcd_wr_regno>
            lcddev.id = lcd_rd_data();  /* dummy read */
 8006094:	f7ff fbf4 	bl	8005880 <lcd_rd_data>
 8006098:	4603      	mov	r3, r0
 800609a:	461a      	mov	r2, r3
 800609c:	4b7e      	ldr	r3, [pc, #504]	; (8006298 <lcd_init+0x2d8>)
 800609e:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x01 */
 80060a0:	f7ff fbee 	bl	8005880 <lcd_rd_data>
 80060a4:	4603      	mov	r3, r0
 80060a6:	461a      	mov	r2, r3
 80060a8:	4b7b      	ldr	r3, [pc, #492]	; (8006298 <lcd_init+0x2d8>)
 80060aa:	809a      	strh	r2, [r3, #4]
            lcddev.id = lcd_rd_data();  /* 0x53 */
 80060ac:	f7ff fbe8 	bl	8005880 <lcd_rd_data>
 80060b0:	4603      	mov	r3, r0
 80060b2:	461a      	mov	r2, r3
 80060b4:	4b78      	ldr	r3, [pc, #480]	; (8006298 <lcd_init+0x2d8>)
 80060b6:	809a      	strh	r2, [r3, #4]
            lcddev.id <<= 8;
 80060b8:	4b77      	ldr	r3, [pc, #476]	; (8006298 <lcd_init+0x2d8>)
 80060ba:	889b      	ldrh	r3, [r3, #4]
 80060bc:	021b      	lsls	r3, r3, #8
 80060be:	b29a      	uxth	r2, r3
 80060c0:	4b75      	ldr	r3, [pc, #468]	; (8006298 <lcd_init+0x2d8>)
 80060c2:	809a      	strh	r2, [r3, #4]
            lcddev.id |= lcd_rd_data(); /* 0x10 */
 80060c4:	f7ff fbdc 	bl	8005880 <lcd_rd_data>
 80060c8:	4603      	mov	r3, r0
 80060ca:	461a      	mov	r2, r3
 80060cc:	4b72      	ldr	r3, [pc, #456]	; (8006298 <lcd_init+0x2d8>)
 80060ce:	889b      	ldrh	r3, [r3, #4]
 80060d0:	4313      	orrs	r3, r2
 80060d2:	b29a      	uxth	r2, r3
 80060d4:	4b70      	ldr	r3, [pc, #448]	; (8006298 <lcd_init+0x2d8>)
 80060d6:	809a      	strh	r2, [r3, #4]

            if (lcddev.id != 0x5310)    /* ҲNT35310,ԿǲST7796 */
 80060d8:	4b6f      	ldr	r3, [pc, #444]	; (8006298 <lcd_init+0x2d8>)
 80060da:	889b      	ldrh	r3, [r3, #4]
 80060dc:	f245 3210 	movw	r2, #21264	; 0x5310
 80060e0:	4293      	cmp	r3, r2
 80060e2:	f000 80c0 	beq.w	8006266 <lcd_init+0x2a6>
            {
                lcd_wr_regno(0XD3);
 80060e6:	20d3      	movs	r0, #211	; 0xd3
 80060e8:	f7ff fb90 	bl	800580c <lcd_wr_regno>
                lcddev.id = lcd_rd_data();  /* dummy read */
 80060ec:	f7ff fbc8 	bl	8005880 <lcd_rd_data>
 80060f0:	4603      	mov	r3, r0
 80060f2:	461a      	mov	r2, r3
 80060f4:	4b68      	ldr	r3, [pc, #416]	; (8006298 <lcd_init+0x2d8>)
 80060f6:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* 0X00 */
 80060f8:	f7ff fbc2 	bl	8005880 <lcd_rd_data>
 80060fc:	4603      	mov	r3, r0
 80060fe:	461a      	mov	r2, r3
 8006100:	4b65      	ldr	r3, [pc, #404]	; (8006298 <lcd_init+0x2d8>)
 8006102:	809a      	strh	r2, [r3, #4]
                lcddev.id = lcd_rd_data();  /* ȡ0X77 */
 8006104:	f7ff fbbc 	bl	8005880 <lcd_rd_data>
 8006108:	4603      	mov	r3, r0
 800610a:	461a      	mov	r2, r3
 800610c:	4b62      	ldr	r3, [pc, #392]	; (8006298 <lcd_init+0x2d8>)
 800610e:	809a      	strh	r2, [r3, #4]
                lcddev.id <<= 8;
 8006110:	4b61      	ldr	r3, [pc, #388]	; (8006298 <lcd_init+0x2d8>)
 8006112:	889b      	ldrh	r3, [r3, #4]
 8006114:	021b      	lsls	r3, r3, #8
 8006116:	b29a      	uxth	r2, r3
 8006118:	4b5f      	ldr	r3, [pc, #380]	; (8006298 <lcd_init+0x2d8>)
 800611a:	809a      	strh	r2, [r3, #4]
                lcddev.id |= lcd_rd_data(); /* ȡ0X96 */
 800611c:	f7ff fbb0 	bl	8005880 <lcd_rd_data>
 8006120:	4603      	mov	r3, r0
 8006122:	461a      	mov	r2, r3
 8006124:	4b5c      	ldr	r3, [pc, #368]	; (8006298 <lcd_init+0x2d8>)
 8006126:	889b      	ldrh	r3, [r3, #4]
 8006128:	4313      	orrs	r3, r2
 800612a:	b29a      	uxth	r2, r3
 800612c:	4b5a      	ldr	r3, [pc, #360]	; (8006298 <lcd_init+0x2d8>)
 800612e:	809a      	strh	r2, [r3, #4]

                if (lcddev.id != 0x7796)    /* ҲST7796,ԿǲNT35510 */
 8006130:	4b59      	ldr	r3, [pc, #356]	; (8006298 <lcd_init+0x2d8>)
 8006132:	889b      	ldrh	r3, [r3, #4]
 8006134:	f247 7296 	movw	r2, #30614	; 0x7796
 8006138:	4293      	cmp	r3, r2
 800613a:	f000 8094 	beq.w	8006266 <lcd_init+0x2a6>
                {
                    /* Կṩ */
                    lcd_write_reg(0xF000, 0x0055);
 800613e:	2155      	movs	r1, #85	; 0x55
 8006140:	f44f 4070 	mov.w	r0, #61440	; 0xf000
 8006144:	f7ff fb76 	bl	8005834 <lcd_write_reg>
                    lcd_write_reg(0xF001, 0x00AA);
 8006148:	21aa      	movs	r1, #170	; 0xaa
 800614a:	f24f 0001 	movw	r0, #61441	; 0xf001
 800614e:	f7ff fb71 	bl	8005834 <lcd_write_reg>
                    lcd_write_reg(0xF002, 0x0052);
 8006152:	2152      	movs	r1, #82	; 0x52
 8006154:	f24f 0002 	movw	r0, #61442	; 0xf002
 8006158:	f7ff fb6c 	bl	8005834 <lcd_write_reg>
                    lcd_write_reg(0xF003, 0x0008);
 800615c:	2108      	movs	r1, #8
 800615e:	f24f 0003 	movw	r0, #61443	; 0xf003
 8006162:	f7ff fb67 	bl	8005834 <lcd_write_reg>
                    lcd_write_reg(0xF004, 0x0001);
 8006166:	2101      	movs	r1, #1
 8006168:	f24f 0004 	movw	r0, #61444	; 0xf004
 800616c:	f7ff fb62 	bl	8005834 <lcd_write_reg>

                    lcd_wr_regno(0xC500);       /* ȡIDͰλ */
 8006170:	f44f 4045 	mov.w	r0, #50432	; 0xc500
 8006174:	f7ff fb4a 	bl	800580c <lcd_wr_regno>
                    lcddev.id = lcd_rd_data();  /* 0x55 */
 8006178:	f7ff fb82 	bl	8005880 <lcd_rd_data>
 800617c:	4603      	mov	r3, r0
 800617e:	461a      	mov	r2, r3
 8006180:	4b45      	ldr	r3, [pc, #276]	; (8006298 <lcd_init+0x2d8>)
 8006182:	809a      	strh	r2, [r3, #4]
                    lcddev.id <<= 8;
 8006184:	4b44      	ldr	r3, [pc, #272]	; (8006298 <lcd_init+0x2d8>)
 8006186:	889b      	ldrh	r3, [r3, #4]
 8006188:	021b      	lsls	r3, r3, #8
 800618a:	b29a      	uxth	r2, r3
 800618c:	4b42      	ldr	r3, [pc, #264]	; (8006298 <lcd_init+0x2d8>)
 800618e:	809a      	strh	r2, [r3, #4]

                    lcd_wr_regno(0xC501);       /* ȡID߰λ */
 8006190:	f24c 5001 	movw	r0, #50433	; 0xc501
 8006194:	f7ff fb3a 	bl	800580c <lcd_wr_regno>
                    lcddev.id |= lcd_rd_data(); /* 0x10 */
 8006198:	f7ff fb72 	bl	8005880 <lcd_rd_data>
 800619c:	4603      	mov	r3, r0
 800619e:	461a      	mov	r2, r3
 80061a0:	4b3d      	ldr	r3, [pc, #244]	; (8006298 <lcd_init+0x2d8>)
 80061a2:	889b      	ldrh	r3, [r3, #4]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	b29a      	uxth	r2, r3
 80061a8:	4b3b      	ldr	r3, [pc, #236]	; (8006298 <lcd_init+0x2d8>)
 80061aa:	809a      	strh	r2, [r3, #4]

                    delay_ms(5);                /* ȴ5ms, Ϊ0XC501ָ1963˵λָ, ȴ5ms1963λٲ */
 80061ac:	2005      	movs	r0, #5
 80061ae:	f004 f9a3 	bl	800a4f8 <delay_ms>

                    if (lcddev.id != 0x5510)    /* ҲNT5510,ԿǲILI9806 */
 80061b2:	4b39      	ldr	r3, [pc, #228]	; (8006298 <lcd_init+0x2d8>)
 80061b4:	889b      	ldrh	r3, [r3, #4]
 80061b6:	f245 5210 	movw	r2, #21776	; 0x5510
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d053      	beq.n	8006266 <lcd_init+0x2a6>
                    {
                        lcd_wr_regno(0XD3);
 80061be:	20d3      	movs	r0, #211	; 0xd3
 80061c0:	f7ff fb24 	bl	800580c <lcd_wr_regno>
                        lcddev.id = lcd_rd_data();  /* dummy read */
 80061c4:	f7ff fb5c 	bl	8005880 <lcd_rd_data>
 80061c8:	4603      	mov	r3, r0
 80061ca:	461a      	mov	r2, r3
 80061cc:	4b32      	ldr	r3, [pc, #200]	; (8006298 <lcd_init+0x2d8>)
 80061ce:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X00 */
 80061d0:	f7ff fb56 	bl	8005880 <lcd_rd_data>
 80061d4:	4603      	mov	r3, r0
 80061d6:	461a      	mov	r2, r3
 80061d8:	4b2f      	ldr	r3, [pc, #188]	; (8006298 <lcd_init+0x2d8>)
 80061da:	809a      	strh	r2, [r3, #4]
                        lcddev.id = lcd_rd_data();  /* 0X98 */
 80061dc:	f7ff fb50 	bl	8005880 <lcd_rd_data>
 80061e0:	4603      	mov	r3, r0
 80061e2:	461a      	mov	r2, r3
 80061e4:	4b2c      	ldr	r3, [pc, #176]	; (8006298 <lcd_init+0x2d8>)
 80061e6:	809a      	strh	r2, [r3, #4]
                        lcddev.id <<= 8;
 80061e8:	4b2b      	ldr	r3, [pc, #172]	; (8006298 <lcd_init+0x2d8>)
 80061ea:	889b      	ldrh	r3, [r3, #4]
 80061ec:	021b      	lsls	r3, r3, #8
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	4b29      	ldr	r3, [pc, #164]	; (8006298 <lcd_init+0x2d8>)
 80061f2:	809a      	strh	r2, [r3, #4]
                        lcddev.id |= lcd_rd_data(); /* 0X06 */
 80061f4:	f7ff fb44 	bl	8005880 <lcd_rd_data>
 80061f8:	4603      	mov	r3, r0
 80061fa:	461a      	mov	r2, r3
 80061fc:	4b26      	ldr	r3, [pc, #152]	; (8006298 <lcd_init+0x2d8>)
 80061fe:	889b      	ldrh	r3, [r3, #4]
 8006200:	4313      	orrs	r3, r2
 8006202:	b29a      	uxth	r2, r3
 8006204:	4b24      	ldr	r3, [pc, #144]	; (8006298 <lcd_init+0x2d8>)
 8006206:	809a      	strh	r2, [r3, #4]

                        if (lcddev.id != 0x9806)    /* ҲILI9806,ԿǲSSD1963 */
 8006208:	4b23      	ldr	r3, [pc, #140]	; (8006298 <lcd_init+0x2d8>)
 800620a:	889b      	ldrh	r3, [r3, #4]
 800620c:	f649 0206 	movw	r2, #38918	; 0x9806
 8006210:	4293      	cmp	r3, r2
 8006212:	d028      	beq.n	8006266 <lcd_init+0x2a6>
                        {
                            lcd_wr_regno(0xA1);
 8006214:	20a1      	movs	r0, #161	; 0xa1
 8006216:	f7ff faf9 	bl	800580c <lcd_wr_regno>
                            lcddev.id = lcd_rd_data();
 800621a:	f7ff fb31 	bl	8005880 <lcd_rd_data>
 800621e:	4603      	mov	r3, r0
 8006220:	461a      	mov	r2, r3
 8006222:	4b1d      	ldr	r3, [pc, #116]	; (8006298 <lcd_init+0x2d8>)
 8006224:	809a      	strh	r2, [r3, #4]
                            lcddev.id = lcd_rd_data();  /* 0x57 */
 8006226:	f7ff fb2b 	bl	8005880 <lcd_rd_data>
 800622a:	4603      	mov	r3, r0
 800622c:	461a      	mov	r2, r3
 800622e:	4b1a      	ldr	r3, [pc, #104]	; (8006298 <lcd_init+0x2d8>)
 8006230:	809a      	strh	r2, [r3, #4]
                            lcddev.id <<= 8;
 8006232:	4b19      	ldr	r3, [pc, #100]	; (8006298 <lcd_init+0x2d8>)
 8006234:	889b      	ldrh	r3, [r3, #4]
 8006236:	021b      	lsls	r3, r3, #8
 8006238:	b29a      	uxth	r2, r3
 800623a:	4b17      	ldr	r3, [pc, #92]	; (8006298 <lcd_init+0x2d8>)
 800623c:	809a      	strh	r2, [r3, #4]
                            lcddev.id |= lcd_rd_data(); /* 0x61 */
 800623e:	f7ff fb1f 	bl	8005880 <lcd_rd_data>
 8006242:	4603      	mov	r3, r0
 8006244:	461a      	mov	r2, r3
 8006246:	4b14      	ldr	r3, [pc, #80]	; (8006298 <lcd_init+0x2d8>)
 8006248:	889b      	ldrh	r3, [r3, #4]
 800624a:	4313      	orrs	r3, r2
 800624c:	b29a      	uxth	r2, r3
 800624e:	4b12      	ldr	r3, [pc, #72]	; (8006298 <lcd_init+0x2d8>)
 8006250:	809a      	strh	r2, [r3, #4]

                            if (lcddev.id == 0x5761) lcddev.id = 0x1963; /* SSD1963صID5761H,Ϊ,ǿΪ1963 */
 8006252:	4b11      	ldr	r3, [pc, #68]	; (8006298 <lcd_init+0x2d8>)
 8006254:	889b      	ldrh	r3, [r3, #4]
 8006256:	f245 7261 	movw	r2, #22369	; 0x5761
 800625a:	4293      	cmp	r3, r2
 800625c:	d103      	bne.n	8006266 <lcd_init+0x2a6>
 800625e:	4b0e      	ldr	r3, [pc, #56]	; (8006298 <lcd_init+0x2d8>)
 8006260:	f641 1263 	movw	r2, #6499	; 0x1963
 8006264:	809a      	strh	r2, [r3, #4]

    /* رע, mainδ1ʼ, Ῠprintf
     * (f_putc), , ʼ1, ε
     *  printf  !!!!!!!
     */
    printf("LCD ID:%x\r\n", lcddev.id); /* ӡLCD ID */
 8006266:	4b0c      	ldr	r3, [pc, #48]	; (8006298 <lcd_init+0x2d8>)
 8006268:	889b      	ldrh	r3, [r3, #4]
 800626a:	4619      	mov	r1, r3
 800626c:	480b      	ldr	r0, [pc, #44]	; (800629c <lcd_init+0x2dc>)
 800626e:	f004 fff9 	bl	800b264 <iprintf>

    if (lcddev.id == 0X7789)
 8006272:	4b09      	ldr	r3, [pc, #36]	; (8006298 <lcd_init+0x2d8>)
 8006274:	889b      	ldrh	r3, [r3, #4]
 8006276:	f247 7289 	movw	r2, #30601	; 0x7789
 800627a:	4293      	cmp	r3, r2
 800627c:	d102      	bne.n	8006284 <lcd_init+0x2c4>
    {
        lcd_ex_st7789_reginit();    /* ִST7789ʼ */
 800627e:	f7fc fe88 	bl	8002f92 <lcd_ex_st7789_reginit>
 8006282:	e03c      	b.n	80062fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0X9341)
 8006284:	4b04      	ldr	r3, [pc, #16]	; (8006298 <lcd_init+0x2d8>)
 8006286:	889b      	ldrh	r3, [r3, #4]
 8006288:	f249 3241 	movw	r2, #37697	; 0x9341
 800628c:	4293      	cmp	r3, r2
 800628e:	d107      	bne.n	80062a0 <lcd_init+0x2e0>
    {
        lcd_ex_ili9341_reginit();   /* ִILI9341ʼ */
 8006290:	f7fc ff55 	bl	800313e <lcd_ex_ili9341_reginit>
 8006294:	e033      	b.n	80062fe <lcd_init+0x33e>
 8006296:	bf00      	nop
 8006298:	2000054c 	.word	0x2000054c
 800629c:	0800ef34 	.word	0x0800ef34
    }
    else if (lcddev.id == 0x5310)
 80062a0:	4b1e      	ldr	r3, [pc, #120]	; (800631c <lcd_init+0x35c>)
 80062a2:	889b      	ldrh	r3, [r3, #4]
 80062a4:	f245 3210 	movw	r2, #21264	; 0x5310
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d102      	bne.n	80062b2 <lcd_init+0x2f2>
    {
        lcd_ex_nt35310_reginit();   /* ִNT35310ʼ */
 80062ac:	f7fd f85f 	bl	800336e <lcd_ex_nt35310_reginit>
 80062b0:	e025      	b.n	80062fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x7796)
 80062b2:	4b1a      	ldr	r3, [pc, #104]	; (800631c <lcd_init+0x35c>)
 80062b4:	889b      	ldrh	r3, [r3, #4]
 80062b6:	f247 7296 	movw	r2, #30614	; 0x7796
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d102      	bne.n	80062c4 <lcd_init+0x304>
    {
        lcd_ex_st7796_reginit();    /* ִST7796ʼ */
 80062be:	f7fd ffd1 	bl	8004264 <lcd_ex_st7796_reginit>
 80062c2:	e01c      	b.n	80062fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x5510)
 80062c4:	4b15      	ldr	r3, [pc, #84]	; (800631c <lcd_init+0x35c>)
 80062c6:	889b      	ldrh	r3, [r3, #4]
 80062c8:	f245 5210 	movw	r2, #21776	; 0x5510
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d102      	bne.n	80062d6 <lcd_init+0x316>
    {
        lcd_ex_nt35510_reginit();   /* ִNT35510ʼ */
 80062d0:	f7fe f8ad 	bl	800442e <lcd_ex_nt35510_reginit>
 80062d4:	e013      	b.n	80062fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x9806)
 80062d6:	4b11      	ldr	r3, [pc, #68]	; (800631c <lcd_init+0x35c>)
 80062d8:	889b      	ldrh	r3, [r3, #4]
 80062da:	f649 0206 	movw	r2, #38918	; 0x9806
 80062de:	4293      	cmp	r3, r2
 80062e0:	d102      	bne.n	80062e8 <lcd_init+0x328>
    {
        lcd_ex_ili9806_reginit();   /* ִILI9806ʼ */
 80062e2:	f7ff f824 	bl	800532e <lcd_ex_ili9806_reginit>
 80062e6:	e00a      	b.n	80062fe <lcd_init+0x33e>
    }
    else if (lcddev.id == 0x1963)
 80062e8:	4b0c      	ldr	r3, [pc, #48]	; (800631c <lcd_init+0x35c>)
 80062ea:	889b      	ldrh	r3, [r3, #4]
 80062ec:	f641 1263 	movw	r2, #6499	; 0x1963
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d104      	bne.n	80062fe <lcd_init+0x33e>
    {
        lcd_ex_ssd1963_reginit();   /* ִSSD1963ʼ */
 80062f4:	f7ff f9bd 	bl	8005672 <lcd_ex_ssd1963_reginit>
        lcd_ssd_backlight_set(100); /* Ϊ */
 80062f8:	2064      	movs	r0, #100	; 0x64
 80062fa:	f7ff fd55 	bl	8005da8 <lcd_ssd_backlight_set>
    }

    lcd_display_dir(0); /* ĬΪ */
 80062fe:	2000      	movs	r0, #0
 8006300:	f7ff fd86 	bl	8005e10 <lcd_display_dir>
    LCD_BL(1);          /*  */
 8006304:	2201      	movs	r2, #1
 8006306:	2101      	movs	r1, #1
 8006308:	4805      	ldr	r0, [pc, #20]	; (8006320 <lcd_init+0x360>)
 800630a:	f000 ff5a 	bl	80071c2 <HAL_GPIO_WritePin>
    lcd_clear(WHITE);
 800630e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8006312:	f000 f807 	bl	8006324 <lcd_clear>
}
 8006316:	bf00      	nop
 8006318:	bd80      	pop	{r7, pc}
 800631a:	bf00      	nop
 800631c:	2000054c 	.word	0x2000054c
 8006320:	40010c00 	.word	0x40010c00

08006324 <lcd_clear>:
 * @brief       
 * @param       color: Ҫɫ
 * @retval      
 */
void lcd_clear(uint16_t color)
{
 8006324:	b580      	push	{r7, lr}
 8006326:	b084      	sub	sp, #16
 8006328:	af00      	add	r7, sp, #0
 800632a:	4603      	mov	r3, r0
 800632c:	80fb      	strh	r3, [r7, #6]
    uint32_t index = 0;
 800632e:	2300      	movs	r3, #0
 8006330:	60fb      	str	r3, [r7, #12]
    uint32_t totalpoint = lcddev.width;
 8006332:	4b11      	ldr	r3, [pc, #68]	; (8006378 <lcd_clear+0x54>)
 8006334:	881b      	ldrh	r3, [r3, #0]
 8006336:	60bb      	str	r3, [r7, #8]
    totalpoint *= lcddev.height;    /* õܵ */
 8006338:	4b0f      	ldr	r3, [pc, #60]	; (8006378 <lcd_clear+0x54>)
 800633a:	885b      	ldrh	r3, [r3, #2]
 800633c:	461a      	mov	r2, r3
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	fb02 f303 	mul.w	r3, r2, r3
 8006344:	60bb      	str	r3, [r7, #8]
    lcd_set_cursor(0x00, 0x0000);   /* ùλ */
 8006346:	2100      	movs	r1, #0
 8006348:	2000      	movs	r0, #0
 800634a:	f7ff fab9 	bl	80058c0 <lcd_set_cursor>
    lcd_write_ram_prepare();        /* ʼдGRAM */
 800634e:	f7ff faa9 	bl	80058a4 <lcd_write_ram_prepare>

    for (index = 0; index < totalpoint; index++)
 8006352:	2300      	movs	r3, #0
 8006354:	60fb      	str	r3, [r7, #12]
 8006356:	e005      	b.n	8006364 <lcd_clear+0x40>
    {
        LCD->LCD_RAM = color;
 8006358:	4a08      	ldr	r2, [pc, #32]	; (800637c <lcd_clear+0x58>)
 800635a:	88fb      	ldrh	r3, [r7, #6]
 800635c:	8053      	strh	r3, [r2, #2]
    for (index = 0; index < totalpoint; index++)
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	3301      	adds	r3, #1
 8006362:	60fb      	str	r3, [r7, #12]
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	68bb      	ldr	r3, [r7, #8]
 8006368:	429a      	cmp	r2, r3
 800636a:	d3f5      	bcc.n	8006358 <lcd_clear+0x34>
   }
}
 800636c:	bf00      	nop
 800636e:	bf00      	nop
 8006370:	3710      	adds	r7, #16
 8006372:	46bd      	mov	sp, r7
 8006374:	bd80      	pop	{r7, pc}
 8006376:	bf00      	nop
 8006378:	2000054c 	.word	0x2000054c
 800637c:	6c0007fe 	.word	0x6c0007fe

08006380 <lcd_show_char>:
 * @param       mode : ӷʽ(1); ǵӷʽ(0);
 * @param       color : ַɫ;
 * @retval      
 */
void lcd_show_char(uint16_t x, uint16_t y, char chr, uint8_t size, uint8_t mode, uint16_t color)
{
 8006380:	b590      	push	{r4, r7, lr}
 8006382:	b087      	sub	sp, #28
 8006384:	af00      	add	r7, sp, #0
 8006386:	4604      	mov	r4, r0
 8006388:	4608      	mov	r0, r1
 800638a:	4611      	mov	r1, r2
 800638c:	461a      	mov	r2, r3
 800638e:	4623      	mov	r3, r4
 8006390:	80fb      	strh	r3, [r7, #6]
 8006392:	4603      	mov	r3, r0
 8006394:	80bb      	strh	r3, [r7, #4]
 8006396:	460b      	mov	r3, r1
 8006398:	70fb      	strb	r3, [r7, #3]
 800639a:	4613      	mov	r3, r2
 800639c:	70bb      	strb	r3, [r7, #2]
    uint8_t temp, t1, t;
    uint16_t y0 = y;
 800639e:	88bb      	ldrh	r3, [r7, #4]
 80063a0:	81fb      	strh	r3, [r7, #14]
    uint8_t csize = 0;
 80063a2:	2300      	movs	r3, #0
 80063a4:	737b      	strb	r3, [r7, #13]
    uint8_t *pfont = 0;
 80063a6:	2300      	movs	r3, #0
 80063a8:	613b      	str	r3, [r7, #16]

    csize = (size / 8 + ((size % 8) ? 1 : 0)) * (size / 2); /* õһַӦռֽ */
 80063aa:	78bb      	ldrb	r3, [r7, #2]
 80063ac:	08db      	lsrs	r3, r3, #3
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	461a      	mov	r2, r3
 80063b2:	78bb      	ldrb	r3, [r7, #2]
 80063b4:	f003 0307 	and.w	r3, r3, #7
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	bf14      	ite	ne
 80063be:	2301      	movne	r3, #1
 80063c0:	2300      	moveq	r3, #0
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	4413      	add	r3, r2
 80063c6:	b2db      	uxtb	r3, r3
 80063c8:	78ba      	ldrb	r2, [r7, #2]
 80063ca:	0852      	lsrs	r2, r2, #1
 80063cc:	b2d2      	uxtb	r2, r2
 80063ce:	fb02 f303 	mul.w	r3, r2, r3
 80063d2:	737b      	strb	r3, [r7, #13]
    chr = chr - ' ';    /* õƫƺֵASCIIֿǴӿոʼȡģ-' 'ǶӦַֿ⣩ */
 80063d4:	78fb      	ldrb	r3, [r7, #3]
 80063d6:	3b20      	subs	r3, #32
 80063d8:	70fb      	strb	r3, [r7, #3]

    switch (size)
 80063da:	78bb      	ldrb	r3, [r7, #2]
 80063dc:	3b0c      	subs	r3, #12
 80063de:	2b14      	cmp	r3, #20
 80063e0:	f200 8099 	bhi.w	8006516 <lcd_show_char+0x196>
 80063e4:	a201      	add	r2, pc, #4	; (adr r2, 80063ec <lcd_show_char+0x6c>)
 80063e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063ea:	bf00      	nop
 80063ec:	08006441 	.word	0x08006441
 80063f0:	08006517 	.word	0x08006517
 80063f4:	08006517 	.word	0x08006517
 80063f8:	08006517 	.word	0x08006517
 80063fc:	08006453 	.word	0x08006453
 8006400:	08006517 	.word	0x08006517
 8006404:	08006517 	.word	0x08006517
 8006408:	08006517 	.word	0x08006517
 800640c:	08006517 	.word	0x08006517
 8006410:	08006517 	.word	0x08006517
 8006414:	08006517 	.word	0x08006517
 8006418:	08006517 	.word	0x08006517
 800641c:	0800645f 	.word	0x0800645f
 8006420:	08006517 	.word	0x08006517
 8006424:	08006517 	.word	0x08006517
 8006428:	08006517 	.word	0x08006517
 800642c:	08006517 	.word	0x08006517
 8006430:	08006517 	.word	0x08006517
 8006434:	08006517 	.word	0x08006517
 8006438:	08006517 	.word	0x08006517
 800643c:	08006471 	.word	0x08006471
    {
        case 12:
            pfont = (uint8_t *)asc2_1206[(uint8_t)chr];  /* 1206 */
 8006440:	78fa      	ldrb	r2, [r7, #3]
 8006442:	4613      	mov	r3, r2
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	4413      	add	r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4a36      	ldr	r2, [pc, #216]	; (8006524 <lcd_show_char+0x1a4>)
 800644c:	4413      	add	r3, r2
 800644e:	613b      	str	r3, [r7, #16]
            break;
 8006450:	e014      	b.n	800647c <lcd_show_char+0xfc>

        case 16:
            pfont = (uint8_t *)asc2_1608[(uint8_t)chr];  /* 1608 */
 8006452:	78fb      	ldrb	r3, [r7, #3]
 8006454:	011b      	lsls	r3, r3, #4
 8006456:	4a34      	ldr	r2, [pc, #208]	; (8006528 <lcd_show_char+0x1a8>)
 8006458:	4413      	add	r3, r2
 800645a:	613b      	str	r3, [r7, #16]
            break;
 800645c:	e00e      	b.n	800647c <lcd_show_char+0xfc>

        case 24:
            pfont = (uint8_t *)asc2_2412[(uint8_t)chr];  /* 2412 */
 800645e:	78fa      	ldrb	r2, [r7, #3]
 8006460:	4613      	mov	r3, r2
 8006462:	00db      	lsls	r3, r3, #3
 8006464:	4413      	add	r3, r2
 8006466:	009b      	lsls	r3, r3, #2
 8006468:	4a30      	ldr	r2, [pc, #192]	; (800652c <lcd_show_char+0x1ac>)
 800646a:	4413      	add	r3, r2
 800646c:	613b      	str	r3, [r7, #16]
            break;
 800646e:	e005      	b.n	800647c <lcd_show_char+0xfc>

        case 32:
            pfont = (uint8_t *)asc2_3216[(uint8_t)chr];  /* 3216 */
 8006470:	78fb      	ldrb	r3, [r7, #3]
 8006472:	019b      	lsls	r3, r3, #6
 8006474:	4a2e      	ldr	r2, [pc, #184]	; (8006530 <lcd_show_char+0x1b0>)
 8006476:	4413      	add	r3, r2
 8006478:	613b      	str	r3, [r7, #16]
            break;
 800647a:	bf00      	nop

        default:
            return ;
    }

    for (t = 0; t < csize; t++)
 800647c:	2300      	movs	r3, #0
 800647e:	757b      	strb	r3, [r7, #21]
 8006480:	e044      	b.n	800650c <lcd_show_char+0x18c>
    {
        temp = pfont[t];    /* ȡַĵ */
 8006482:	7d7b      	ldrb	r3, [r7, #21]
 8006484:	693a      	ldr	r2, [r7, #16]
 8006486:	4413      	add	r3, r2
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	75fb      	strb	r3, [r7, #23]

        for (t1 = 0; t1 < 8; t1++)   /* һֽ8 */
 800648c:	2300      	movs	r3, #0
 800648e:	75bb      	strb	r3, [r7, #22]
 8006490:	e034      	b.n	80064fc <lcd_show_char+0x17c>
        {
            if (temp & 0x80)        /* Ч,Ҫʾ */
 8006492:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8006496:	2b00      	cmp	r3, #0
 8006498:	da06      	bge.n	80064a8 <lcd_show_char+0x128>
            {
                lcd_draw_point(x, y, color);        /* ,Ҫʾ */
 800649a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800649c:	88b9      	ldrh	r1, [r7, #4]
 800649e:	88fb      	ldrh	r3, [r7, #6]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f7ff fc67 	bl	8005d74 <lcd_draw_point>
 80064a6:	e00a      	b.n	80064be <lcd_show_char+0x13e>
            }
            else if (mode == 0)     /* Ч,ʾ */
 80064a8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d106      	bne.n	80064be <lcd_show_char+0x13e>
            {
                lcd_draw_point(x, y, g_back_color); /* ɫ,൱㲻ʾ(עⱳɫȫֱ) */
 80064b0:	4b20      	ldr	r3, [pc, #128]	; (8006534 <lcd_show_char+0x1b4>)
 80064b2:	681a      	ldr	r2, [r3, #0]
 80064b4:	88b9      	ldrh	r1, [r7, #4]
 80064b6:	88fb      	ldrh	r3, [r7, #6]
 80064b8:	4618      	mov	r0, r3
 80064ba:	f7ff fc5b 	bl	8005d74 <lcd_draw_point>
            }

            temp <<= 1; /* λ, Աȡһλ״̬ */
 80064be:	7dfb      	ldrb	r3, [r7, #23]
 80064c0:	005b      	lsls	r3, r3, #1
 80064c2:	75fb      	strb	r3, [r7, #23]
            y++;
 80064c4:	88bb      	ldrh	r3, [r7, #4]
 80064c6:	3301      	adds	r3, #1
 80064c8:	80bb      	strh	r3, [r7, #4]

            if (y >= lcddev.height)return;  /*  */
 80064ca:	4b1b      	ldr	r3, [pc, #108]	; (8006538 <lcd_show_char+0x1b8>)
 80064cc:	885b      	ldrh	r3, [r3, #2]
 80064ce:	88ba      	ldrh	r2, [r7, #4]
 80064d0:	429a      	cmp	r2, r3
 80064d2:	d222      	bcs.n	800651a <lcd_show_char+0x19a>

            if ((y - y0) == size)   /* ʾһ? */
 80064d4:	88ba      	ldrh	r2, [r7, #4]
 80064d6:	89fb      	ldrh	r3, [r7, #14]
 80064d8:	1ad2      	subs	r2, r2, r3
 80064da:	78bb      	ldrb	r3, [r7, #2]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d10a      	bne.n	80064f6 <lcd_show_char+0x176>
            {
                y = y0; /* y긴λ */
 80064e0:	89fb      	ldrh	r3, [r7, #14]
 80064e2:	80bb      	strh	r3, [r7, #4]
                x++;    /* x */
 80064e4:	88fb      	ldrh	r3, [r7, #6]
 80064e6:	3301      	adds	r3, #1
 80064e8:	80fb      	strh	r3, [r7, #6]

                if (x >= lcddev.width)return;   /* x곬 */
 80064ea:	4b13      	ldr	r3, [pc, #76]	; (8006538 <lcd_show_char+0x1b8>)
 80064ec:	881b      	ldrh	r3, [r3, #0]
 80064ee:	88fa      	ldrh	r2, [r7, #6]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d307      	bcc.n	8006504 <lcd_show_char+0x184>
 80064f4:	e012      	b.n	800651c <lcd_show_char+0x19c>
        for (t1 = 0; t1 < 8; t1++)   /* һֽ8 */
 80064f6:	7dbb      	ldrb	r3, [r7, #22]
 80064f8:	3301      	adds	r3, #1
 80064fa:	75bb      	strb	r3, [r7, #22]
 80064fc:	7dbb      	ldrb	r3, [r7, #22]
 80064fe:	2b07      	cmp	r3, #7
 8006500:	d9c7      	bls.n	8006492 <lcd_show_char+0x112>
 8006502:	e000      	b.n	8006506 <lcd_show_char+0x186>

                break;
 8006504:	bf00      	nop
    for (t = 0; t < csize; t++)
 8006506:	7d7b      	ldrb	r3, [r7, #21]
 8006508:	3301      	adds	r3, #1
 800650a:	757b      	strb	r3, [r7, #21]
 800650c:	7d7a      	ldrb	r2, [r7, #21]
 800650e:	7b7b      	ldrb	r3, [r7, #13]
 8006510:	429a      	cmp	r2, r3
 8006512:	d3b6      	bcc.n	8006482 <lcd_show_char+0x102>
 8006514:	e002      	b.n	800651c <lcd_show_char+0x19c>
            return ;
 8006516:	bf00      	nop
 8006518:	e000      	b.n	800651c <lcd_show_char+0x19c>
            if (y >= lcddev.height)return;  /*  */
 800651a:	bf00      	nop
            }
        }
    }
}
 800651c:	371c      	adds	r7, #28
 800651e:	46bd      	mov	sp, r7
 8006520:	bd90      	pop	{r4, r7, pc}
 8006522:	bf00      	nop
 8006524:	0800ef58 	.word	0x0800ef58
 8006528:	0800f3cc 	.word	0x0800f3cc
 800652c:	0800f9bc 	.word	0x0800f9bc
 8006530:	08010718 	.word	0x08010718
 8006534:	20000008 	.word	0x20000008
 8006538:	2000054c 	.word	0x2000054c

0800653c <lcd_pow>:
 * @param       m: 
 * @param       n: ָ
 * @retval      mnη
 */
static uint32_t lcd_pow(uint8_t m, uint8_t n)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	4603      	mov	r3, r0
 8006544:	460a      	mov	r2, r1
 8006546:	71fb      	strb	r3, [r7, #7]
 8006548:	4613      	mov	r3, r2
 800654a:	71bb      	strb	r3, [r7, #6]
    uint32_t result = 1;
 800654c:	2301      	movs	r3, #1
 800654e:	60fb      	str	r3, [r7, #12]

    while (n--)result *= m;
 8006550:	e004      	b.n	800655c <lcd_pow+0x20>
 8006552:	79fa      	ldrb	r2, [r7, #7]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	fb02 f303 	mul.w	r3, r2, r3
 800655a:	60fb      	str	r3, [r7, #12]
 800655c:	79bb      	ldrb	r3, [r7, #6]
 800655e:	1e5a      	subs	r2, r3, #1
 8006560:	71ba      	strb	r2, [r7, #6]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d1f5      	bne.n	8006552 <lcd_pow+0x16>

    return result;
 8006566:	68fb      	ldr	r3, [r7, #12]
}
 8006568:	4618      	mov	r0, r3
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	bc80      	pop	{r7}
 8006570:	4770      	bx	lr
	...

08006574 <lcd_show_num>:
 * @param       size: ѡ 12/16/24/32
 * @param       color : ֵɫ;
 * @retval      
 */
void lcd_show_num(uint16_t x, uint16_t y, uint32_t num, uint8_t len, uint8_t size, uint16_t color)
{
 8006574:	b590      	push	{r4, r7, lr}
 8006576:	b089      	sub	sp, #36	; 0x24
 8006578:	af02      	add	r7, sp, #8
 800657a:	60ba      	str	r2, [r7, #8]
 800657c:	461a      	mov	r2, r3
 800657e:	4603      	mov	r3, r0
 8006580:	81fb      	strh	r3, [r7, #14]
 8006582:	460b      	mov	r3, r1
 8006584:	81bb      	strh	r3, [r7, #12]
 8006586:	4613      	mov	r3, r2
 8006588:	71fb      	strb	r3, [r7, #7]
    uint8_t t, temp;
    uint8_t enshow = 0;
 800658a:	2300      	movs	r3, #0
 800658c:	75bb      	strb	r3, [r7, #22]

    for (t = 0; t < len; t++)   /* ʾλѭ */
 800658e:	2300      	movs	r3, #0
 8006590:	75fb      	strb	r3, [r7, #23]
 8006592:	e05b      	b.n	800664c <lcd_show_num+0xd8>
    {
        temp = (num / lcd_pow(10, len - t - 1)) % 10;   /* ȡӦλ */
 8006594:	79fa      	ldrb	r2, [r7, #7]
 8006596:	7dfb      	ldrb	r3, [r7, #23]
 8006598:	1ad3      	subs	r3, r2, r3
 800659a:	b2db      	uxtb	r3, r3
 800659c:	3b01      	subs	r3, #1
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	4619      	mov	r1, r3
 80065a2:	200a      	movs	r0, #10
 80065a4:	f7ff ffca 	bl	800653c <lcd_pow>
 80065a8:	4602      	mov	r2, r0
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80065b0:	4b2b      	ldr	r3, [pc, #172]	; (8006660 <lcd_show_num+0xec>)
 80065b2:	fba3 2301 	umull	r2, r3, r3, r1
 80065b6:	08da      	lsrs	r2, r3, #3
 80065b8:	4613      	mov	r3, r2
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	4413      	add	r3, r2
 80065be:	005b      	lsls	r3, r3, #1
 80065c0:	1aca      	subs	r2, r1, r3
 80065c2:	4613      	mov	r3, r2
 80065c4:	757b      	strb	r3, [r7, #21]

        if (enshow == 0 && t < (len - 1))   /* ûʹʾ,һλҪʾ */
 80065c6:	7dbb      	ldrb	r3, [r7, #22]
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d122      	bne.n	8006612 <lcd_show_num+0x9e>
 80065cc:	7dfa      	ldrb	r2, [r7, #23]
 80065ce:	79fb      	ldrb	r3, [r7, #7]
 80065d0:	3b01      	subs	r3, #1
 80065d2:	429a      	cmp	r2, r3
 80065d4:	da1d      	bge.n	8006612 <lcd_show_num+0x9e>
        {
            if (temp == 0)
 80065d6:	7d7b      	ldrb	r3, [r7, #21]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d118      	bne.n	800660e <lcd_show_num+0x9a>
            {
                lcd_show_char(x + (size / 2)*t, y, ' ', size, 0, color);/* ʾո,ռλ */
 80065dc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80065e0:	085b      	lsrs	r3, r3, #1
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	b29b      	uxth	r3, r3
 80065e6:	7dfa      	ldrb	r2, [r7, #23]
 80065e8:	b292      	uxth	r2, r2
 80065ea:	fb02 f303 	mul.w	r3, r2, r3
 80065ee:	b29a      	uxth	r2, r3
 80065f0:	89fb      	ldrh	r3, [r7, #14]
 80065f2:	4413      	add	r3, r2
 80065f4:	b298      	uxth	r0, r3
 80065f6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80065fa:	89b9      	ldrh	r1, [r7, #12]
 80065fc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80065fe:	9301      	str	r3, [sp, #4]
 8006600:	2300      	movs	r3, #0
 8006602:	9300      	str	r3, [sp, #0]
 8006604:	4613      	mov	r3, r2
 8006606:	2220      	movs	r2, #32
 8006608:	f7ff feba 	bl	8006380 <lcd_show_char>
                continue;   /* ¸һλ */
 800660c:	e01b      	b.n	8006646 <lcd_show_num+0xd2>
            }
            else
            {
                enshow = 1; /* ʹʾ */
 800660e:	2301      	movs	r3, #1
 8006610:	75bb      	strb	r3, [r7, #22]
            }

        }

        lcd_show_char(x + (size / 2)*t, y, temp + '0', size, 0, color); /* ʾַ */
 8006612:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8006616:	085b      	lsrs	r3, r3, #1
 8006618:	b2db      	uxtb	r3, r3
 800661a:	b29b      	uxth	r3, r3
 800661c:	7dfa      	ldrb	r2, [r7, #23]
 800661e:	b292      	uxth	r2, r2
 8006620:	fb02 f303 	mul.w	r3, r2, r3
 8006624:	b29a      	uxth	r2, r3
 8006626:	89fb      	ldrh	r3, [r7, #14]
 8006628:	4413      	add	r3, r2
 800662a:	b298      	uxth	r0, r3
 800662c:	7d7b      	ldrb	r3, [r7, #21]
 800662e:	3330      	adds	r3, #48	; 0x30
 8006630:	b2da      	uxtb	r2, r3
 8006632:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8006636:	89b9      	ldrh	r1, [r7, #12]
 8006638:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800663a:	9301      	str	r3, [sp, #4]
 800663c:	2300      	movs	r3, #0
 800663e:	9300      	str	r3, [sp, #0]
 8006640:	4623      	mov	r3, r4
 8006642:	f7ff fe9d 	bl	8006380 <lcd_show_char>
    for (t = 0; t < len; t++)   /* ʾλѭ */
 8006646:	7dfb      	ldrb	r3, [r7, #23]
 8006648:	3301      	adds	r3, #1
 800664a:	75fb      	strb	r3, [r7, #23]
 800664c:	7dfa      	ldrb	r2, [r7, #23]
 800664e:	79fb      	ldrb	r3, [r7, #7]
 8006650:	429a      	cmp	r2, r3
 8006652:	d39f      	bcc.n	8006594 <lcd_show_num+0x20>
    }
}
 8006654:	bf00      	nop
 8006656:	bf00      	nop
 8006658:	371c      	adds	r7, #28
 800665a:	46bd      	mov	sp, r7
 800665c:	bd90      	pop	{r4, r7, pc}
 800665e:	bf00      	nop
 8006660:	cccccccd 	.word	0xcccccccd

08006664 <lcd_show_string>:
 * @param       p           : ַ׵ַ
 * @param       color       : ַɫ;
 * @retval      
 */
void lcd_show_string(uint16_t x, uint16_t y, uint16_t width, uint16_t height, uint8_t size, char *p, uint16_t color)
{
 8006664:	b590      	push	{r4, r7, lr}
 8006666:	b087      	sub	sp, #28
 8006668:	af02      	add	r7, sp, #8
 800666a:	4604      	mov	r4, r0
 800666c:	4608      	mov	r0, r1
 800666e:	4611      	mov	r1, r2
 8006670:	461a      	mov	r2, r3
 8006672:	4623      	mov	r3, r4
 8006674:	80fb      	strh	r3, [r7, #6]
 8006676:	4603      	mov	r3, r0
 8006678:	80bb      	strh	r3, [r7, #4]
 800667a:	460b      	mov	r3, r1
 800667c:	807b      	strh	r3, [r7, #2]
 800667e:	4613      	mov	r3, r2
 8006680:	803b      	strh	r3, [r7, #0]
    uint8_t x0 = x;
 8006682:	88fb      	ldrh	r3, [r7, #6]
 8006684:	73fb      	strb	r3, [r7, #15]
    width += x;
 8006686:	887a      	ldrh	r2, [r7, #2]
 8006688:	88fb      	ldrh	r3, [r7, #6]
 800668a:	4413      	add	r3, r2
 800668c:	807b      	strh	r3, [r7, #2]
    height += y;
 800668e:	883a      	ldrh	r2, [r7, #0]
 8006690:	88bb      	ldrh	r3, [r7, #4]
 8006692:	4413      	add	r3, r2
 8006694:	803b      	strh	r3, [r7, #0]

    while ((*p <= '~') && (*p >= ' '))   /* жǲǷǷַ! */
 8006696:	e027      	b.n	80066e8 <lcd_show_string+0x84>
    {
        if (x >= width)
 8006698:	88fa      	ldrh	r2, [r7, #6]
 800669a:	887b      	ldrh	r3, [r7, #2]
 800669c:	429a      	cmp	r2, r3
 800669e:	d307      	bcc.n	80066b0 <lcd_show_string+0x4c>
        {
            x = x0;
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	80fb      	strh	r3, [r7, #6]
            y += size;
 80066a4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066a8:	b29a      	uxth	r2, r3
 80066aa:	88bb      	ldrh	r3, [r7, #4]
 80066ac:	4413      	add	r3, r2
 80066ae:	80bb      	strh	r3, [r7, #4]
        }

        if (y >= height)break;  /* ˳ */
 80066b0:	88ba      	ldrh	r2, [r7, #4]
 80066b2:	883b      	ldrh	r3, [r7, #0]
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d220      	bcs.n	80066fa <lcd_show_string+0x96>

        lcd_show_char(x, y, *p, size, 0, color);
 80066b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ba:	781a      	ldrb	r2, [r3, #0]
 80066bc:	f897 4020 	ldrb.w	r4, [r7, #32]
 80066c0:	88b9      	ldrh	r1, [r7, #4]
 80066c2:	88f8      	ldrh	r0, [r7, #6]
 80066c4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80066c6:	9301      	str	r3, [sp, #4]
 80066c8:	2300      	movs	r3, #0
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	4623      	mov	r3, r4
 80066ce:	f7ff fe57 	bl	8006380 <lcd_show_char>
        x += size / 2;
 80066d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80066d6:	085b      	lsrs	r3, r3, #1
 80066d8:	b2db      	uxtb	r3, r3
 80066da:	b29a      	uxth	r2, r3
 80066dc:	88fb      	ldrh	r3, [r7, #6]
 80066de:	4413      	add	r3, r2
 80066e0:	80fb      	strh	r3, [r7, #6]
        p++;
 80066e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e4:	3301      	adds	r3, #1
 80066e6:	627b      	str	r3, [r7, #36]	; 0x24
    while ((*p <= '~') && (*p >= ' '))   /* жǲǷǷַ! */
 80066e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ea:	781b      	ldrb	r3, [r3, #0]
 80066ec:	2b7e      	cmp	r3, #126	; 0x7e
 80066ee:	d805      	bhi.n	80066fc <lcd_show_string+0x98>
 80066f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066f2:	781b      	ldrb	r3, [r3, #0]
 80066f4:	2b1f      	cmp	r3, #31
 80066f6:	d8cf      	bhi.n	8006698 <lcd_show_string+0x34>
    }
}
 80066f8:	e000      	b.n	80066fc <lcd_show_string+0x98>
        if (y >= height)break;  /* ˳ */
 80066fa:	bf00      	nop
}
 80066fc:	bf00      	nop
 80066fe:	3714      	adds	r7, #20
 8006700:	46bd      	mov	sp, r7
 8006702:	bd90      	pop	{r4, r7, pc}

08006704 <HAL_TIM_IC_CaptureCallback>:
 * @brief       ʱ벶жϻص
 * @param       htim:ʱ
 * @retval      
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == REMOTE_IN_TIMX)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a52      	ldr	r2, [pc, #328]	; (800685c <HAL_TIM_IC_CaptureCallback+0x158>)
 8006712:	4293      	cmp	r3, r2
 8006714:	f040 809d 	bne.w	8006852 <HAL_TIM_IC_CaptureCallback+0x14e>
    {
        uint16_t dval;  /* ½ʱֵ */
        
        if (RDATA)      /* ز */
 8006718:	f44f 7100 	mov.w	r1, #512	; 0x200
 800671c:	4850      	ldr	r0, [pc, #320]	; (8006860 <HAL_TIM_IC_CaptureCallback+0x15c>)
 800671e:	f000 fd39 	bl	8007194 <HAL_GPIO_ReadPin>
 8006722:	4603      	mov	r3, r0
 8006724:	2b00      	cmp	r3, #0
 8006726:	d01b      	beq.n	8006760 <HAL_TIM_IC_CaptureCallback+0x5c>
        {
            __HAL_TIM_SET_CAPTUREPOLARITY(&htim4,REMOTE_IN_TIMX_CHY,TIM_INPUTCHANNELPOLARITY_FALLING);//CC4P=1 Ϊ½ز
 8006728:	4b4e      	ldr	r3, [pc, #312]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	6a1a      	ldr	r2, [r3, #32]
 800672e:	4b4d      	ldr	r3, [pc, #308]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006736:	621a      	str	r2, [r3, #32]
 8006738:	4b4a      	ldr	r3, [pc, #296]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	6a1a      	ldr	r2, [r3, #32]
 800673e:	4b49      	ldr	r3, [pc, #292]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006746:	621a      	str	r2, [r3, #32]
            __HAL_TIM_SET_COUNTER(&htim4, 0);  	/* նʱֵ */
 8006748:	4b46      	ldr	r3, [pc, #280]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	2200      	movs	r2, #0
 800674e:	625a      	str	r2, [r3, #36]	; 0x24
            g_remote_sta |= 0X10;          		/* Ѿ */
 8006750:	4b45      	ldr	r3, [pc, #276]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	f043 0310 	orr.w	r3, r3, #16
 8006758:	b2da      	uxtb	r2, r3
 800675a:	4b43      	ldr	r3, [pc, #268]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 800675c:	701a      	strb	r2, [r3, #0]
            }

            g_remote_sta&=~(1<<4);
        }
    }
}
 800675e:	e078      	b.n	8006852 <HAL_TIM_IC_CaptureCallback+0x14e>
            dval=HAL_TIM_ReadCapturedValue(&htim4, REMOTE_IN_TIMX_CHY);                /* ȡCCR4ҲCC4IF־λ */
 8006760:	210c      	movs	r1, #12
 8006762:	4840      	ldr	r0, [pc, #256]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006764:	f002 fa02 	bl	8008b6c <HAL_TIM_ReadCapturedValue>
 8006768:	4603      	mov	r3, r0
 800676a:	81fb      	strh	r3, [r7, #14]
            __HAL_TIM_SET_CAPTUREPOLARITY(&htim4, REMOTE_IN_TIMX_CHY, TIM_INPUTCHANNELPOLARITY_RISING);/* TIM4ͨ4ز */
 800676c:	4b3d      	ldr	r3, [pc, #244]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	6a1a      	ldr	r2, [r3, #32]
 8006772:	4b3c      	ldr	r3, [pc, #240]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800677a:	621a      	str	r2, [r3, #32]
 800677c:	4b39      	ldr	r3, [pc, #228]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 800677e:	681a      	ldr	r2, [r3, #0]
 8006780:	4b38      	ldr	r3, [pc, #224]	; (8006864 <HAL_TIM_IC_CaptureCallback+0x160>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	6a12      	ldr	r2, [r2, #32]
 8006786:	621a      	str	r2, [r3, #32]
            if (g_remote_sta & 0X10)        /* һθߵƽ */
 8006788:	4b37      	ldr	r3, [pc, #220]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 800678a:	781b      	ldrb	r3, [r3, #0]
 800678c:	f003 0310 	and.w	r3, r3, #16
 8006790:	2b00      	cmp	r3, #0
 8006792:	d057      	beq.n	8006844 <HAL_TIM_IC_CaptureCallback+0x140>
                if (g_remote_sta & 0X80)    /* յ */
 8006794:	4b34      	ldr	r3, [pc, #208]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	b25b      	sxtb	r3, r3
 800679a:	2b00      	cmp	r3, #0
 800679c:	da3e      	bge.n	800681c <HAL_TIM_IC_CaptureCallback+0x118>
                    if (dval > 300 && dval < 800)           /* 560Ϊ׼ֵ,560us */
 800679e:	89fb      	ldrh	r3, [r7, #14]
 80067a0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80067a4:	d90f      	bls.n	80067c6 <HAL_TIM_IC_CaptureCallback+0xc2>
 80067a6:	89fb      	ldrh	r3, [r7, #14]
 80067a8:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80067ac:	d20b      	bcs.n	80067c6 <HAL_TIM_IC_CaptureCallback+0xc2>
                        g_remote_data >>= 1;                /* һλ */
 80067ae:	4b2f      	ldr	r3, [pc, #188]	; (800686c <HAL_TIM_IC_CaptureCallback+0x168>)
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	085b      	lsrs	r3, r3, #1
 80067b4:	4a2d      	ldr	r2, [pc, #180]	; (800686c <HAL_TIM_IC_CaptureCallback+0x168>)
 80067b6:	6013      	str	r3, [r2, #0]
                        g_remote_data &= ~(0x80000000);     /* յ0 */
 80067b8:	4b2c      	ldr	r3, [pc, #176]	; (800686c <HAL_TIM_IC_CaptureCallback+0x168>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067c0:	4a2a      	ldr	r2, [pc, #168]	; (800686c <HAL_TIM_IC_CaptureCallback+0x168>)
 80067c2:	6013      	str	r3, [r2, #0]
 80067c4:	e03e      	b.n	8006844 <HAL_TIM_IC_CaptureCallback+0x140>
                    else if (dval > 1400 && dval < 1800)    /* 1680Ϊ׼ֵ,1680us */
 80067c6:	89fb      	ldrh	r3, [r7, #14]
 80067c8:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 80067cc:	d90f      	bls.n	80067ee <HAL_TIM_IC_CaptureCallback+0xea>
 80067ce:	89fb      	ldrh	r3, [r7, #14]
 80067d0:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80067d4:	d20b      	bcs.n	80067ee <HAL_TIM_IC_CaptureCallback+0xea>
                        g_remote_data >>= 1;                /* һλ */
 80067d6:	4b25      	ldr	r3, [pc, #148]	; (800686c <HAL_TIM_IC_CaptureCallback+0x168>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	085b      	lsrs	r3, r3, #1
 80067dc:	4a23      	ldr	r2, [pc, #140]	; (800686c <HAL_TIM_IC_CaptureCallback+0x168>)
 80067de:	6013      	str	r3, [r2, #0]
                        g_remote_data |= 0x80000000;        /* յ1 */
 80067e0:	4b22      	ldr	r3, [pc, #136]	; (800686c <HAL_TIM_IC_CaptureCallback+0x168>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067e8:	4a20      	ldr	r2, [pc, #128]	; (800686c <HAL_TIM_IC_CaptureCallback+0x168>)
 80067ea:	6013      	str	r3, [r2, #0]
 80067ec:	e02a      	b.n	8006844 <HAL_TIM_IC_CaptureCallback+0x140>
                    else if (dval > 2000 && dval < 3000)    /* õֵӵϢ 2500Ϊ׼ֵ2.5ms */
 80067ee:	89fb      	ldrh	r3, [r7, #14]
 80067f0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80067f4:	d926      	bls.n	8006844 <HAL_TIM_IC_CaptureCallback+0x140>
 80067f6:	89fb      	ldrh	r3, [r7, #14]
 80067f8:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d821      	bhi.n	8006844 <HAL_TIM_IC_CaptureCallback+0x140>
                        g_remote_cnt++;         /* 1 */
 8006800:	4b1b      	ldr	r3, [pc, #108]	; (8006870 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8006802:	781b      	ldrb	r3, [r3, #0]
 8006804:	3301      	adds	r3, #1
 8006806:	b2da      	uxtb	r2, r3
 8006808:	4b19      	ldr	r3, [pc, #100]	; (8006870 <HAL_TIM_IC_CaptureCallback+0x16c>)
 800680a:	701a      	strb	r2, [r3, #0]
                        g_remote_sta &= 0XF0;   /* ռʱ */
 800680c:	4b16      	ldr	r3, [pc, #88]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	f023 030f 	bic.w	r3, r3, #15
 8006814:	b2da      	uxtb	r2, r3
 8006816:	4b14      	ldr	r3, [pc, #80]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006818:	701a      	strb	r2, [r3, #0]
 800681a:	e013      	b.n	8006844 <HAL_TIM_IC_CaptureCallback+0x140>
                else if (dval > 4200 && dval < 4700)    /* 4500Ϊ׼ֵ4.5ms */
 800681c:	89fb      	ldrh	r3, [r7, #14]
 800681e:	f241 0268 	movw	r2, #4200	; 0x1068
 8006822:	4293      	cmp	r3, r2
 8006824:	d90e      	bls.n	8006844 <HAL_TIM_IC_CaptureCallback+0x140>
 8006826:	89fb      	ldrh	r3, [r7, #14]
 8006828:	f241 225b 	movw	r2, #4699	; 0x125b
 800682c:	4293      	cmp	r3, r2
 800682e:	d809      	bhi.n	8006844 <HAL_TIM_IC_CaptureCallback+0x140>
                    g_remote_sta |= 1 << 7; /* ǳɹյ */
 8006830:	4b0d      	ldr	r3, [pc, #52]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006832:	781b      	ldrb	r3, [r3, #0]
 8006834:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006838:	b2da      	uxtb	r2, r3
 800683a:	4b0b      	ldr	r3, [pc, #44]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 800683c:	701a      	strb	r2, [r3, #0]
                    g_remote_cnt = 0;       /*  */
 800683e:	4b0c      	ldr	r3, [pc, #48]	; (8006870 <HAL_TIM_IC_CaptureCallback+0x16c>)
 8006840:	2200      	movs	r2, #0
 8006842:	701a      	strb	r2, [r3, #0]
            g_remote_sta&=~(1<<4);
 8006844:	4b08      	ldr	r3, [pc, #32]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006846:	781b      	ldrb	r3, [r3, #0]
 8006848:	f023 0310 	bic.w	r3, r3, #16
 800684c:	b2da      	uxtb	r2, r3
 800684e:	4b06      	ldr	r3, [pc, #24]	; (8006868 <HAL_TIM_IC_CaptureCallback+0x164>)
 8006850:	701a      	strb	r2, [r3, #0]
}
 8006852:	bf00      	nop
 8006854:	3710      	adds	r7, #16
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
 800685a:	bf00      	nop
 800685c:	40000800 	.word	0x40000800
 8006860:	40010c00 	.word	0x40010c00
 8006864:	200003a4 	.word	0x200003a4
 8006868:	2000055a 	.word	0x2000055a
 800686c:	2000055c 	.word	0x2000055c
 8006870:	20000560 	.word	0x20000560

08006874 <remote_scan>:
 * @param       
 * @retval      0   , ûκΰ
 *              , µİֵ
 */
uint8_t remote_scan(void)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
    uint8_t sta = 0;
 800687a:	2300      	movs	r3, #0
 800687c:	71fb      	strb	r3, [r7, #7]
    uint8_t t1, t2;

    if (g_remote_sta & (1 << 6))    /* õһϢ */
 800687e:	4b1f      	ldr	r3, [pc, #124]	; (80068fc <remote_scan+0x88>)
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006886:	2b00      	cmp	r3, #0
 8006888:	d031      	beq.n	80068ee <remote_scan+0x7a>
    {
        t1 = g_remote_data;                 /* õַ */
 800688a:	4b1d      	ldr	r3, [pc, #116]	; (8006900 <remote_scan+0x8c>)
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	71bb      	strb	r3, [r7, #6]
        t2 = (g_remote_data >> 8) & 0xff;   /* õַ */
 8006890:	4b1b      	ldr	r3, [pc, #108]	; (8006900 <remote_scan+0x8c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	0a1b      	lsrs	r3, r3, #8
 8006896:	717b      	strb	r3, [r7, #5]

        if ((t1 == (uint8_t)~t2) && t1 == REMOTE_ID)    /* ңʶ(ID)ַ */
 8006898:	797b      	ldrb	r3, [r7, #5]
 800689a:	43db      	mvns	r3, r3
 800689c:	b2db      	uxtb	r3, r3
 800689e:	79ba      	ldrb	r2, [r7, #6]
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d112      	bne.n	80068ca <remote_scan+0x56>
 80068a4:	79bb      	ldrb	r3, [r7, #6]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d10f      	bne.n	80068ca <remote_scan+0x56>
        {
            t1 = (g_remote_data >> 16) & 0xff;
 80068aa:	4b15      	ldr	r3, [pc, #84]	; (8006900 <remote_scan+0x8c>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	0c1b      	lsrs	r3, r3, #16
 80068b0:	71bb      	strb	r3, [r7, #6]
            t2 = (g_remote_data >> 24) & 0xff;
 80068b2:	4b13      	ldr	r3, [pc, #76]	; (8006900 <remote_scan+0x8c>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	0e1b      	lsrs	r3, r3, #24
 80068b8:	717b      	strb	r3, [r7, #5]

            if (t1 == (uint8_t)~t2)
 80068ba:	797b      	ldrb	r3, [r7, #5]
 80068bc:	43db      	mvns	r3, r3
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	79ba      	ldrb	r2, [r7, #6]
 80068c2:	429a      	cmp	r2, r3
 80068c4:	d101      	bne.n	80068ca <remote_scan+0x56>
            {
                sta = t1;           /* ֵȷ */
 80068c6:	79bb      	ldrb	r3, [r7, #6]
 80068c8:	71fb      	strb	r3, [r7, #7]
            }
        }

        if ((sta == 0) || ((g_remote_sta & 0X80) == 0)) /* ݴ/ңѾûа */
 80068ca:	79fb      	ldrb	r3, [r7, #7]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d004      	beq.n	80068da <remote_scan+0x66>
 80068d0:	4b0a      	ldr	r3, [pc, #40]	; (80068fc <remote_scan+0x88>)
 80068d2:	781b      	ldrb	r3, [r3, #0]
 80068d4:	b25b      	sxtb	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	db09      	blt.n	80068ee <remote_scan+0x7a>
        {
            g_remote_sta &= ~(1 << 6);  /* յЧʶ */
 80068da:	4b08      	ldr	r3, [pc, #32]	; (80068fc <remote_scan+0x88>)
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80068e2:	b2da      	uxtb	r2, r3
 80068e4:	4b05      	ldr	r3, [pc, #20]	; (80068fc <remote_scan+0x88>)
 80068e6:	701a      	strb	r2, [r3, #0]
            g_remote_cnt = 0;           /*  */
 80068e8:	4b06      	ldr	r3, [pc, #24]	; (8006904 <remote_scan+0x90>)
 80068ea:	2200      	movs	r2, #0
 80068ec:	701a      	strb	r2, [r3, #0]
        }
    }

    return sta;
 80068ee:	79fb      	ldrb	r3, [r7, #7]
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bc80      	pop	{r7}
 80068f8:	4770      	bx	lr
 80068fa:	bf00      	nop
 80068fc:	2000055a 	.word	0x2000055a
 8006900:	2000055c 	.word	0x2000055c
 8006904:	20000560 	.word	0x20000560

08006908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800690c:	4b08      	ldr	r3, [pc, #32]	; (8006930 <HAL_Init+0x28>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	4a07      	ldr	r2, [pc, #28]	; (8006930 <HAL_Init+0x28>)
 8006912:	f043 0310 	orr.w	r3, r3, #16
 8006916:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006918:	2003      	movs	r0, #3
 800691a:	f000 f923 	bl	8006b64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800691e:	2003      	movs	r0, #3
 8006920:	f000 f808 	bl	8006934 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006924:	f7fb fd8e 	bl	8002444 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	bd80      	pop	{r7, pc}
 800692e:	bf00      	nop
 8006930:	40022000 	.word	0x40022000

08006934 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800693c:	4b12      	ldr	r3, [pc, #72]	; (8006988 <HAL_InitTick+0x54>)
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	4b12      	ldr	r3, [pc, #72]	; (800698c <HAL_InitTick+0x58>)
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	4619      	mov	r1, r3
 8006946:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800694a:	fbb3 f3f1 	udiv	r3, r3, r1
 800694e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006952:	4618      	mov	r0, r3
 8006954:	f000 f93b 	bl	8006bce <HAL_SYSTICK_Config>
 8006958:	4603      	mov	r3, r0
 800695a:	2b00      	cmp	r3, #0
 800695c:	d001      	beq.n	8006962 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800695e:	2301      	movs	r3, #1
 8006960:	e00e      	b.n	8006980 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	2b0f      	cmp	r3, #15
 8006966:	d80a      	bhi.n	800697e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006968:	2200      	movs	r2, #0
 800696a:	6879      	ldr	r1, [r7, #4]
 800696c:	f04f 30ff 	mov.w	r0, #4294967295
 8006970:	f000 f903 	bl	8006b7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006974:	4a06      	ldr	r2, [pc, #24]	; (8006990 <HAL_InitTick+0x5c>)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800697a:	2300      	movs	r3, #0
 800697c:	e000      	b.n	8006980 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800697e:	2301      	movs	r3, #1
}
 8006980:	4618      	mov	r0, r3
 8006982:	3708      	adds	r7, #8
 8006984:	46bd      	mov	sp, r7
 8006986:	bd80      	pop	{r7, pc}
 8006988:	20000000 	.word	0x20000000
 800698c:	20000010 	.word	0x20000010
 8006990:	2000000c 	.word	0x2000000c

08006994 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006994:	b480      	push	{r7}
 8006996:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006998:	4b05      	ldr	r3, [pc, #20]	; (80069b0 <HAL_IncTick+0x1c>)
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	461a      	mov	r2, r3
 800699e:	4b05      	ldr	r3, [pc, #20]	; (80069b4 <HAL_IncTick+0x20>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4413      	add	r3, r2
 80069a4:	4a03      	ldr	r2, [pc, #12]	; (80069b4 <HAL_IncTick+0x20>)
 80069a6:	6013      	str	r3, [r2, #0]
}
 80069a8:	bf00      	nop
 80069aa:	46bd      	mov	sp, r7
 80069ac:	bc80      	pop	{r7}
 80069ae:	4770      	bx	lr
 80069b0:	20000010 	.word	0x20000010
 80069b4:	20000564 	.word	0x20000564

080069b8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80069b8:	b480      	push	{r7}
 80069ba:	af00      	add	r7, sp, #0
  return uwTick;
 80069bc:	4b02      	ldr	r3, [pc, #8]	; (80069c8 <HAL_GetTick+0x10>)
 80069be:	681b      	ldr	r3, [r3, #0]
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bc80      	pop	{r7}
 80069c6:	4770      	bx	lr
 80069c8:	20000564 	.word	0x20000564

080069cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f003 0307 	and.w	r3, r3, #7
 80069da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80069dc:	4b0c      	ldr	r3, [pc, #48]	; (8006a10 <__NVIC_SetPriorityGrouping+0x44>)
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80069e2:	68ba      	ldr	r2, [r7, #8]
 80069e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80069e8:	4013      	ands	r3, r2
 80069ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80069f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80069f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80069fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069fe:	4a04      	ldr	r2, [pc, #16]	; (8006a10 <__NVIC_SetPriorityGrouping+0x44>)
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	60d3      	str	r3, [r2, #12]
}
 8006a04:	bf00      	nop
 8006a06:	3714      	adds	r7, #20
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bc80      	pop	{r7}
 8006a0c:	4770      	bx	lr
 8006a0e:	bf00      	nop
 8006a10:	e000ed00 	.word	0xe000ed00

08006a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006a14:	b480      	push	{r7}
 8006a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006a18:	4b04      	ldr	r3, [pc, #16]	; (8006a2c <__NVIC_GetPriorityGrouping+0x18>)
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	0a1b      	lsrs	r3, r3, #8
 8006a1e:	f003 0307 	and.w	r3, r3, #7
}
 8006a22:	4618      	mov	r0, r3
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bc80      	pop	{r7}
 8006a28:	4770      	bx	lr
 8006a2a:	bf00      	nop
 8006a2c:	e000ed00 	.word	0xe000ed00

08006a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a30:	b480      	push	{r7}
 8006a32:	b083      	sub	sp, #12
 8006a34:	af00      	add	r7, sp, #0
 8006a36:	4603      	mov	r3, r0
 8006a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	db0b      	blt.n	8006a5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a42:	79fb      	ldrb	r3, [r7, #7]
 8006a44:	f003 021f 	and.w	r2, r3, #31
 8006a48:	4906      	ldr	r1, [pc, #24]	; (8006a64 <__NVIC_EnableIRQ+0x34>)
 8006a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a4e:	095b      	lsrs	r3, r3, #5
 8006a50:	2001      	movs	r0, #1
 8006a52:	fa00 f202 	lsl.w	r2, r0, r2
 8006a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006a5a:	bf00      	nop
 8006a5c:	370c      	adds	r7, #12
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bc80      	pop	{r7}
 8006a62:	4770      	bx	lr
 8006a64:	e000e100 	.word	0xe000e100

08006a68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b083      	sub	sp, #12
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	4603      	mov	r3, r0
 8006a70:	6039      	str	r1, [r7, #0]
 8006a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	db0a      	blt.n	8006a92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	b2da      	uxtb	r2, r3
 8006a80:	490c      	ldr	r1, [pc, #48]	; (8006ab4 <__NVIC_SetPriority+0x4c>)
 8006a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006a86:	0112      	lsls	r2, r2, #4
 8006a88:	b2d2      	uxtb	r2, r2
 8006a8a:	440b      	add	r3, r1
 8006a8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006a90:	e00a      	b.n	8006aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	b2da      	uxtb	r2, r3
 8006a96:	4908      	ldr	r1, [pc, #32]	; (8006ab8 <__NVIC_SetPriority+0x50>)
 8006a98:	79fb      	ldrb	r3, [r7, #7]
 8006a9a:	f003 030f 	and.w	r3, r3, #15
 8006a9e:	3b04      	subs	r3, #4
 8006aa0:	0112      	lsls	r2, r2, #4
 8006aa2:	b2d2      	uxtb	r2, r2
 8006aa4:	440b      	add	r3, r1
 8006aa6:	761a      	strb	r2, [r3, #24]
}
 8006aa8:	bf00      	nop
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bc80      	pop	{r7}
 8006ab0:	4770      	bx	lr
 8006ab2:	bf00      	nop
 8006ab4:	e000e100 	.word	0xe000e100
 8006ab8:	e000ed00 	.word	0xe000ed00

08006abc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b089      	sub	sp, #36	; 0x24
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	60f8      	str	r0, [r7, #12]
 8006ac4:	60b9      	str	r1, [r7, #8]
 8006ac6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f003 0307 	and.w	r3, r3, #7
 8006ace:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	f1c3 0307 	rsb	r3, r3, #7
 8006ad6:	2b04      	cmp	r3, #4
 8006ad8:	bf28      	it	cs
 8006ada:	2304      	movcs	r3, #4
 8006adc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	2b06      	cmp	r3, #6
 8006ae4:	d902      	bls.n	8006aec <NVIC_EncodePriority+0x30>
 8006ae6:	69fb      	ldr	r3, [r7, #28]
 8006ae8:	3b03      	subs	r3, #3
 8006aea:	e000      	b.n	8006aee <NVIC_EncodePriority+0x32>
 8006aec:	2300      	movs	r3, #0
 8006aee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006af0:	f04f 32ff 	mov.w	r2, #4294967295
 8006af4:	69bb      	ldr	r3, [r7, #24]
 8006af6:	fa02 f303 	lsl.w	r3, r2, r3
 8006afa:	43da      	mvns	r2, r3
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	401a      	ands	r2, r3
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006b04:	f04f 31ff 	mov.w	r1, #4294967295
 8006b08:	697b      	ldr	r3, [r7, #20]
 8006b0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006b0e:	43d9      	mvns	r1, r3
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006b14:	4313      	orrs	r3, r2
         );
}
 8006b16:	4618      	mov	r0, r3
 8006b18:	3724      	adds	r7, #36	; 0x24
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bc80      	pop	{r7}
 8006b1e:	4770      	bx	lr

08006b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b20:	b580      	push	{r7, lr}
 8006b22:	b082      	sub	sp, #8
 8006b24:	af00      	add	r7, sp, #0
 8006b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	3b01      	subs	r3, #1
 8006b2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006b30:	d301      	bcc.n	8006b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b32:	2301      	movs	r3, #1
 8006b34:	e00f      	b.n	8006b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b36:	4a0a      	ldr	r2, [pc, #40]	; (8006b60 <SysTick_Config+0x40>)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b3e:	210f      	movs	r1, #15
 8006b40:	f04f 30ff 	mov.w	r0, #4294967295
 8006b44:	f7ff ff90 	bl	8006a68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b48:	4b05      	ldr	r3, [pc, #20]	; (8006b60 <SysTick_Config+0x40>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b4e:	4b04      	ldr	r3, [pc, #16]	; (8006b60 <SysTick_Config+0x40>)
 8006b50:	2207      	movs	r2, #7
 8006b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b54:	2300      	movs	r3, #0
}
 8006b56:	4618      	mov	r0, r3
 8006b58:	3708      	adds	r7, #8
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bd80      	pop	{r7, pc}
 8006b5e:	bf00      	nop
 8006b60:	e000e010 	.word	0xe000e010

08006b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b64:	b580      	push	{r7, lr}
 8006b66:	b082      	sub	sp, #8
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f7ff ff2d 	bl	80069cc <__NVIC_SetPriorityGrouping>
}
 8006b72:	bf00      	nop
 8006b74:	3708      	adds	r7, #8
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}

08006b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006b7a:	b580      	push	{r7, lr}
 8006b7c:	b086      	sub	sp, #24
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	4603      	mov	r3, r0
 8006b82:	60b9      	str	r1, [r7, #8]
 8006b84:	607a      	str	r2, [r7, #4]
 8006b86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006b8c:	f7ff ff42 	bl	8006a14 <__NVIC_GetPriorityGrouping>
 8006b90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b92:	687a      	ldr	r2, [r7, #4]
 8006b94:	68b9      	ldr	r1, [r7, #8]
 8006b96:	6978      	ldr	r0, [r7, #20]
 8006b98:	f7ff ff90 	bl	8006abc <NVIC_EncodePriority>
 8006b9c:	4602      	mov	r2, r0
 8006b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006ba2:	4611      	mov	r1, r2
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7ff ff5f 	bl	8006a68 <__NVIC_SetPriority>
}
 8006baa:	bf00      	nop
 8006bac:	3718      	adds	r7, #24
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b082      	sub	sp, #8
 8006bb6:	af00      	add	r7, sp, #0
 8006bb8:	4603      	mov	r3, r0
 8006bba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f7ff ff35 	bl	8006a30 <__NVIC_EnableIRQ>
}
 8006bc6:	bf00      	nop
 8006bc8:	3708      	adds	r7, #8
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}

08006bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006bce:	b580      	push	{r7, lr}
 8006bd0:	b082      	sub	sp, #8
 8006bd2:	af00      	add	r7, sp, #0
 8006bd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006bd6:	6878      	ldr	r0, [r7, #4]
 8006bd8:	f7ff ffa2 	bl	8006b20 <SysTick_Config>
 8006bdc:	4603      	mov	r3, r0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3708      	adds	r7, #8
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}

08006be6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006be6:	b480      	push	{r7}
 8006be8:	b085      	sub	sp, #20
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d008      	beq.n	8006c10 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2204      	movs	r2, #4
 8006c02:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	e020      	b.n	8006c52 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	f022 020e 	bic.w	r2, r2, #14
 8006c1e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f022 0201 	bic.w	r2, r2, #1
 8006c2e:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c38:	2101      	movs	r1, #1
 8006c3a:	fa01 f202 	lsl.w	r2, r1, r2
 8006c3e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c52:	4618      	mov	r0, r3
 8006c54:	3714      	adds	r7, #20
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bc80      	pop	{r7}
 8006c5a:	4770      	bx	lr

08006c5c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c64:	2300      	movs	r3, #0
 8006c66:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006c6e:	b2db      	uxtb	r3, r3
 8006c70:	2b02      	cmp	r3, #2
 8006c72:	d005      	beq.n	8006c80 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2204      	movs	r2, #4
 8006c78:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	73fb      	strb	r3, [r7, #15]
 8006c7e:	e0d6      	b.n	8006e2e <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681a      	ldr	r2, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f022 020e 	bic.w	r2, r2, #14
 8006c8e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f022 0201 	bic.w	r2, r2, #1
 8006c9e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	4b64      	ldr	r3, [pc, #400]	; (8006e38 <HAL_DMA_Abort_IT+0x1dc>)
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d958      	bls.n	8006d5e <HAL_DMA_Abort_IT+0x102>
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	4a62      	ldr	r2, [pc, #392]	; (8006e3c <HAL_DMA_Abort_IT+0x1e0>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d04f      	beq.n	8006d56 <HAL_DMA_Abort_IT+0xfa>
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a61      	ldr	r2, [pc, #388]	; (8006e40 <HAL_DMA_Abort_IT+0x1e4>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d048      	beq.n	8006d52 <HAL_DMA_Abort_IT+0xf6>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a5f      	ldr	r2, [pc, #380]	; (8006e44 <HAL_DMA_Abort_IT+0x1e8>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d040      	beq.n	8006d4c <HAL_DMA_Abort_IT+0xf0>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a5e      	ldr	r2, [pc, #376]	; (8006e48 <HAL_DMA_Abort_IT+0x1ec>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d038      	beq.n	8006d46 <HAL_DMA_Abort_IT+0xea>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a5c      	ldr	r2, [pc, #368]	; (8006e4c <HAL_DMA_Abort_IT+0x1f0>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d030      	beq.n	8006d40 <HAL_DMA_Abort_IT+0xe4>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a5b      	ldr	r2, [pc, #364]	; (8006e50 <HAL_DMA_Abort_IT+0x1f4>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d028      	beq.n	8006d3a <HAL_DMA_Abort_IT+0xde>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a52      	ldr	r2, [pc, #328]	; (8006e38 <HAL_DMA_Abort_IT+0x1dc>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d020      	beq.n	8006d34 <HAL_DMA_Abort_IT+0xd8>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a57      	ldr	r2, [pc, #348]	; (8006e54 <HAL_DMA_Abort_IT+0x1f8>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d019      	beq.n	8006d30 <HAL_DMA_Abort_IT+0xd4>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a55      	ldr	r2, [pc, #340]	; (8006e58 <HAL_DMA_Abort_IT+0x1fc>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d012      	beq.n	8006d2c <HAL_DMA_Abort_IT+0xd0>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a54      	ldr	r2, [pc, #336]	; (8006e5c <HAL_DMA_Abort_IT+0x200>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d00a      	beq.n	8006d26 <HAL_DMA_Abort_IT+0xca>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a52      	ldr	r2, [pc, #328]	; (8006e60 <HAL_DMA_Abort_IT+0x204>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d102      	bne.n	8006d20 <HAL_DMA_Abort_IT+0xc4>
 8006d1a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d1e:	e01b      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d24:	e018      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d2a:	e015      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d2c:	2310      	movs	r3, #16
 8006d2e:	e013      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d30:	2301      	movs	r3, #1
 8006d32:	e011      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d34:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006d38:	e00e      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d3a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006d3e:	e00b      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d44:	e008      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d4a:	e005      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d50:	e002      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d52:	2310      	movs	r3, #16
 8006d54:	e000      	b.n	8006d58 <HAL_DMA_Abort_IT+0xfc>
 8006d56:	2301      	movs	r3, #1
 8006d58:	4a42      	ldr	r2, [pc, #264]	; (8006e64 <HAL_DMA_Abort_IT+0x208>)
 8006d5a:	6053      	str	r3, [r2, #4]
 8006d5c:	e057      	b.n	8006e0e <HAL_DMA_Abort_IT+0x1b2>
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a36      	ldr	r2, [pc, #216]	; (8006e3c <HAL_DMA_Abort_IT+0x1e0>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d04f      	beq.n	8006e08 <HAL_DMA_Abort_IT+0x1ac>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a34      	ldr	r2, [pc, #208]	; (8006e40 <HAL_DMA_Abort_IT+0x1e4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d048      	beq.n	8006e04 <HAL_DMA_Abort_IT+0x1a8>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a33      	ldr	r2, [pc, #204]	; (8006e44 <HAL_DMA_Abort_IT+0x1e8>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d040      	beq.n	8006dfe <HAL_DMA_Abort_IT+0x1a2>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a31      	ldr	r2, [pc, #196]	; (8006e48 <HAL_DMA_Abort_IT+0x1ec>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d038      	beq.n	8006df8 <HAL_DMA_Abort_IT+0x19c>
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a30      	ldr	r2, [pc, #192]	; (8006e4c <HAL_DMA_Abort_IT+0x1f0>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d030      	beq.n	8006df2 <HAL_DMA_Abort_IT+0x196>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a2e      	ldr	r2, [pc, #184]	; (8006e50 <HAL_DMA_Abort_IT+0x1f4>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d028      	beq.n	8006dec <HAL_DMA_Abort_IT+0x190>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a26      	ldr	r2, [pc, #152]	; (8006e38 <HAL_DMA_Abort_IT+0x1dc>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d020      	beq.n	8006de6 <HAL_DMA_Abort_IT+0x18a>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a2a      	ldr	r2, [pc, #168]	; (8006e54 <HAL_DMA_Abort_IT+0x1f8>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d019      	beq.n	8006de2 <HAL_DMA_Abort_IT+0x186>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a29      	ldr	r2, [pc, #164]	; (8006e58 <HAL_DMA_Abort_IT+0x1fc>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d012      	beq.n	8006dde <HAL_DMA_Abort_IT+0x182>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a27      	ldr	r2, [pc, #156]	; (8006e5c <HAL_DMA_Abort_IT+0x200>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d00a      	beq.n	8006dd8 <HAL_DMA_Abort_IT+0x17c>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a26      	ldr	r2, [pc, #152]	; (8006e60 <HAL_DMA_Abort_IT+0x204>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d102      	bne.n	8006dd2 <HAL_DMA_Abort_IT+0x176>
 8006dcc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006dd0:	e01b      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006dd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006dd6:	e018      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006dd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006ddc:	e015      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006dde:	2310      	movs	r3, #16
 8006de0:	e013      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006de2:	2301      	movs	r3, #1
 8006de4:	e011      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006de6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006dea:	e00e      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006dec:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006df0:	e00b      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006df2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006df6:	e008      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006df8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006dfc:	e005      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006dfe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006e02:	e002      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006e04:	2310      	movs	r3, #16
 8006e06:	e000      	b.n	8006e0a <HAL_DMA_Abort_IT+0x1ae>
 8006e08:	2301      	movs	r3, #1
 8006e0a:	4a17      	ldr	r2, [pc, #92]	; (8006e68 <HAL_DMA_Abort_IT+0x20c>)
 8006e0c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d003      	beq.n	8006e2e <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	4798      	blx	r3
    } 
  }
  return status;
 8006e2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3710      	adds	r7, #16
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	40020080 	.word	0x40020080
 8006e3c:	40020008 	.word	0x40020008
 8006e40:	4002001c 	.word	0x4002001c
 8006e44:	40020030 	.word	0x40020030
 8006e48:	40020044 	.word	0x40020044
 8006e4c:	40020058 	.word	0x40020058
 8006e50:	4002006c 	.word	0x4002006c
 8006e54:	40020408 	.word	0x40020408
 8006e58:	4002041c 	.word	0x4002041c
 8006e5c:	40020430 	.word	0x40020430
 8006e60:	40020444 	.word	0x40020444
 8006e64:	40020400 	.word	0x40020400
 8006e68:	40020000 	.word	0x40020000

08006e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006e6c:	b480      	push	{r7}
 8006e6e:	b08b      	sub	sp, #44	; 0x2c
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	6078      	str	r0, [r7, #4]
 8006e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006e76:	2300      	movs	r3, #0
 8006e78:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006e7e:	e179      	b.n	8007174 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006e80:	2201      	movs	r2, #1
 8006e82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e84:	fa02 f303 	lsl.w	r3, r2, r3
 8006e88:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	69fa      	ldr	r2, [r7, #28]
 8006e90:	4013      	ands	r3, r2
 8006e92:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006e94:	69ba      	ldr	r2, [r7, #24]
 8006e96:	69fb      	ldr	r3, [r7, #28]
 8006e98:	429a      	cmp	r2, r3
 8006e9a:	f040 8168 	bne.w	800716e <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	4a96      	ldr	r2, [pc, #600]	; (80070fc <HAL_GPIO_Init+0x290>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d05e      	beq.n	8006f66 <HAL_GPIO_Init+0xfa>
 8006ea8:	4a94      	ldr	r2, [pc, #592]	; (80070fc <HAL_GPIO_Init+0x290>)
 8006eaa:	4293      	cmp	r3, r2
 8006eac:	d875      	bhi.n	8006f9a <HAL_GPIO_Init+0x12e>
 8006eae:	4a94      	ldr	r2, [pc, #592]	; (8007100 <HAL_GPIO_Init+0x294>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d058      	beq.n	8006f66 <HAL_GPIO_Init+0xfa>
 8006eb4:	4a92      	ldr	r2, [pc, #584]	; (8007100 <HAL_GPIO_Init+0x294>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d86f      	bhi.n	8006f9a <HAL_GPIO_Init+0x12e>
 8006eba:	4a92      	ldr	r2, [pc, #584]	; (8007104 <HAL_GPIO_Init+0x298>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d052      	beq.n	8006f66 <HAL_GPIO_Init+0xfa>
 8006ec0:	4a90      	ldr	r2, [pc, #576]	; (8007104 <HAL_GPIO_Init+0x298>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d869      	bhi.n	8006f9a <HAL_GPIO_Init+0x12e>
 8006ec6:	4a90      	ldr	r2, [pc, #576]	; (8007108 <HAL_GPIO_Init+0x29c>)
 8006ec8:	4293      	cmp	r3, r2
 8006eca:	d04c      	beq.n	8006f66 <HAL_GPIO_Init+0xfa>
 8006ecc:	4a8e      	ldr	r2, [pc, #568]	; (8007108 <HAL_GPIO_Init+0x29c>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d863      	bhi.n	8006f9a <HAL_GPIO_Init+0x12e>
 8006ed2:	4a8e      	ldr	r2, [pc, #568]	; (800710c <HAL_GPIO_Init+0x2a0>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d046      	beq.n	8006f66 <HAL_GPIO_Init+0xfa>
 8006ed8:	4a8c      	ldr	r2, [pc, #560]	; (800710c <HAL_GPIO_Init+0x2a0>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d85d      	bhi.n	8006f9a <HAL_GPIO_Init+0x12e>
 8006ede:	2b12      	cmp	r3, #18
 8006ee0:	d82a      	bhi.n	8006f38 <HAL_GPIO_Init+0xcc>
 8006ee2:	2b12      	cmp	r3, #18
 8006ee4:	d859      	bhi.n	8006f9a <HAL_GPIO_Init+0x12e>
 8006ee6:	a201      	add	r2, pc, #4	; (adr r2, 8006eec <HAL_GPIO_Init+0x80>)
 8006ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eec:	08006f67 	.word	0x08006f67
 8006ef0:	08006f41 	.word	0x08006f41
 8006ef4:	08006f53 	.word	0x08006f53
 8006ef8:	08006f95 	.word	0x08006f95
 8006efc:	08006f9b 	.word	0x08006f9b
 8006f00:	08006f9b 	.word	0x08006f9b
 8006f04:	08006f9b 	.word	0x08006f9b
 8006f08:	08006f9b 	.word	0x08006f9b
 8006f0c:	08006f9b 	.word	0x08006f9b
 8006f10:	08006f9b 	.word	0x08006f9b
 8006f14:	08006f9b 	.word	0x08006f9b
 8006f18:	08006f9b 	.word	0x08006f9b
 8006f1c:	08006f9b 	.word	0x08006f9b
 8006f20:	08006f9b 	.word	0x08006f9b
 8006f24:	08006f9b 	.word	0x08006f9b
 8006f28:	08006f9b 	.word	0x08006f9b
 8006f2c:	08006f9b 	.word	0x08006f9b
 8006f30:	08006f49 	.word	0x08006f49
 8006f34:	08006f5d 	.word	0x08006f5d
 8006f38:	4a75      	ldr	r2, [pc, #468]	; (8007110 <HAL_GPIO_Init+0x2a4>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d013      	beq.n	8006f66 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006f3e:	e02c      	b.n	8006f9a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	68db      	ldr	r3, [r3, #12]
 8006f44:	623b      	str	r3, [r7, #32]
          break;
 8006f46:	e029      	b.n	8006f9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	68db      	ldr	r3, [r3, #12]
 8006f4c:	3304      	adds	r3, #4
 8006f4e:	623b      	str	r3, [r7, #32]
          break;
 8006f50:	e024      	b.n	8006f9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	3308      	adds	r3, #8
 8006f58:	623b      	str	r3, [r7, #32]
          break;
 8006f5a:	e01f      	b.n	8006f9c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	68db      	ldr	r3, [r3, #12]
 8006f60:	330c      	adds	r3, #12
 8006f62:	623b      	str	r3, [r7, #32]
          break;
 8006f64:	e01a      	b.n	8006f9c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	689b      	ldr	r3, [r3, #8]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d102      	bne.n	8006f74 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006f6e:	2304      	movs	r3, #4
 8006f70:	623b      	str	r3, [r7, #32]
          break;
 8006f72:	e013      	b.n	8006f9c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	2b01      	cmp	r3, #1
 8006f7a:	d105      	bne.n	8006f88 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006f7c:	2308      	movs	r3, #8
 8006f7e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	611a      	str	r2, [r3, #16]
          break;
 8006f86:	e009      	b.n	8006f9c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006f88:	2308      	movs	r3, #8
 8006f8a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	69fa      	ldr	r2, [r7, #28]
 8006f90:	615a      	str	r2, [r3, #20]
          break;
 8006f92:	e003      	b.n	8006f9c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006f94:	2300      	movs	r3, #0
 8006f96:	623b      	str	r3, [r7, #32]
          break;
 8006f98:	e000      	b.n	8006f9c <HAL_GPIO_Init+0x130>
          break;
 8006f9a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	2bff      	cmp	r3, #255	; 0xff
 8006fa0:	d801      	bhi.n	8006fa6 <HAL_GPIO_Init+0x13a>
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	e001      	b.n	8006faa <HAL_GPIO_Init+0x13e>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	3304      	adds	r3, #4
 8006faa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	2bff      	cmp	r3, #255	; 0xff
 8006fb0:	d802      	bhi.n	8006fb8 <HAL_GPIO_Init+0x14c>
 8006fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb4:	009b      	lsls	r3, r3, #2
 8006fb6:	e002      	b.n	8006fbe <HAL_GPIO_Init+0x152>
 8006fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fba:	3b08      	subs	r3, #8
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	210f      	movs	r1, #15
 8006fc6:	693b      	ldr	r3, [r7, #16]
 8006fc8:	fa01 f303 	lsl.w	r3, r1, r3
 8006fcc:	43db      	mvns	r3, r3
 8006fce:	401a      	ands	r2, r3
 8006fd0:	6a39      	ldr	r1, [r7, #32]
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd8:	431a      	orrs	r2, r3
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	f000 80c1 	beq.w	800716e <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006fec:	4b49      	ldr	r3, [pc, #292]	; (8007114 <HAL_GPIO_Init+0x2a8>)
 8006fee:	699b      	ldr	r3, [r3, #24]
 8006ff0:	4a48      	ldr	r2, [pc, #288]	; (8007114 <HAL_GPIO_Init+0x2a8>)
 8006ff2:	f043 0301 	orr.w	r3, r3, #1
 8006ff6:	6193      	str	r3, [r2, #24]
 8006ff8:	4b46      	ldr	r3, [pc, #280]	; (8007114 <HAL_GPIO_Init+0x2a8>)
 8006ffa:	699b      	ldr	r3, [r3, #24]
 8006ffc:	f003 0301 	and.w	r3, r3, #1
 8007000:	60bb      	str	r3, [r7, #8]
 8007002:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007004:	4a44      	ldr	r2, [pc, #272]	; (8007118 <HAL_GPIO_Init+0x2ac>)
 8007006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007008:	089b      	lsrs	r3, r3, #2
 800700a:	3302      	adds	r3, #2
 800700c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007010:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007014:	f003 0303 	and.w	r3, r3, #3
 8007018:	009b      	lsls	r3, r3, #2
 800701a:	220f      	movs	r2, #15
 800701c:	fa02 f303 	lsl.w	r3, r2, r3
 8007020:	43db      	mvns	r3, r3
 8007022:	68fa      	ldr	r2, [r7, #12]
 8007024:	4013      	ands	r3, r2
 8007026:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a3c      	ldr	r2, [pc, #240]	; (800711c <HAL_GPIO_Init+0x2b0>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d01f      	beq.n	8007070 <HAL_GPIO_Init+0x204>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a3b      	ldr	r2, [pc, #236]	; (8007120 <HAL_GPIO_Init+0x2b4>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d019      	beq.n	800706c <HAL_GPIO_Init+0x200>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a3a      	ldr	r2, [pc, #232]	; (8007124 <HAL_GPIO_Init+0x2b8>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d013      	beq.n	8007068 <HAL_GPIO_Init+0x1fc>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a39      	ldr	r2, [pc, #228]	; (8007128 <HAL_GPIO_Init+0x2bc>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d00d      	beq.n	8007064 <HAL_GPIO_Init+0x1f8>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a38      	ldr	r2, [pc, #224]	; (800712c <HAL_GPIO_Init+0x2c0>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d007      	beq.n	8007060 <HAL_GPIO_Init+0x1f4>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a37      	ldr	r2, [pc, #220]	; (8007130 <HAL_GPIO_Init+0x2c4>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d101      	bne.n	800705c <HAL_GPIO_Init+0x1f0>
 8007058:	2305      	movs	r3, #5
 800705a:	e00a      	b.n	8007072 <HAL_GPIO_Init+0x206>
 800705c:	2306      	movs	r3, #6
 800705e:	e008      	b.n	8007072 <HAL_GPIO_Init+0x206>
 8007060:	2304      	movs	r3, #4
 8007062:	e006      	b.n	8007072 <HAL_GPIO_Init+0x206>
 8007064:	2303      	movs	r3, #3
 8007066:	e004      	b.n	8007072 <HAL_GPIO_Init+0x206>
 8007068:	2302      	movs	r3, #2
 800706a:	e002      	b.n	8007072 <HAL_GPIO_Init+0x206>
 800706c:	2301      	movs	r3, #1
 800706e:	e000      	b.n	8007072 <HAL_GPIO_Init+0x206>
 8007070:	2300      	movs	r3, #0
 8007072:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007074:	f002 0203 	and.w	r2, r2, #3
 8007078:	0092      	lsls	r2, r2, #2
 800707a:	4093      	lsls	r3, r2
 800707c:	68fa      	ldr	r2, [r7, #12]
 800707e:	4313      	orrs	r3, r2
 8007080:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007082:	4925      	ldr	r1, [pc, #148]	; (8007118 <HAL_GPIO_Init+0x2ac>)
 8007084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007086:	089b      	lsrs	r3, r3, #2
 8007088:	3302      	adds	r3, #2
 800708a:	68fa      	ldr	r2, [r7, #12]
 800708c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007098:	2b00      	cmp	r3, #0
 800709a:	d006      	beq.n	80070aa <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800709c:	4b25      	ldr	r3, [pc, #148]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	4924      	ldr	r1, [pc, #144]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	4313      	orrs	r3, r2
 80070a6:	608b      	str	r3, [r1, #8]
 80070a8:	e006      	b.n	80070b8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80070aa:	4b22      	ldr	r3, [pc, #136]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070ac:	689a      	ldr	r2, [r3, #8]
 80070ae:	69bb      	ldr	r3, [r7, #24]
 80070b0:	43db      	mvns	r3, r3
 80070b2:	4920      	ldr	r1, [pc, #128]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070b4:	4013      	ands	r3, r2
 80070b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d006      	beq.n	80070d2 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80070c4:	4b1b      	ldr	r3, [pc, #108]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070c6:	68da      	ldr	r2, [r3, #12]
 80070c8:	491a      	ldr	r1, [pc, #104]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070ca:	69bb      	ldr	r3, [r7, #24]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	60cb      	str	r3, [r1, #12]
 80070d0:	e006      	b.n	80070e0 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80070d2:	4b18      	ldr	r3, [pc, #96]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070d4:	68da      	ldr	r2, [r3, #12]
 80070d6:	69bb      	ldr	r3, [r7, #24]
 80070d8:	43db      	mvns	r3, r3
 80070da:	4916      	ldr	r1, [pc, #88]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070dc:	4013      	ands	r3, r2
 80070de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d025      	beq.n	8007138 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80070ec:	4b11      	ldr	r3, [pc, #68]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070ee:	685a      	ldr	r2, [r3, #4]
 80070f0:	4910      	ldr	r1, [pc, #64]	; (8007134 <HAL_GPIO_Init+0x2c8>)
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	4313      	orrs	r3, r2
 80070f6:	604b      	str	r3, [r1, #4]
 80070f8:	e025      	b.n	8007146 <HAL_GPIO_Init+0x2da>
 80070fa:	bf00      	nop
 80070fc:	10320000 	.word	0x10320000
 8007100:	10310000 	.word	0x10310000
 8007104:	10220000 	.word	0x10220000
 8007108:	10210000 	.word	0x10210000
 800710c:	10120000 	.word	0x10120000
 8007110:	10110000 	.word	0x10110000
 8007114:	40021000 	.word	0x40021000
 8007118:	40010000 	.word	0x40010000
 800711c:	40010800 	.word	0x40010800
 8007120:	40010c00 	.word	0x40010c00
 8007124:	40011000 	.word	0x40011000
 8007128:	40011400 	.word	0x40011400
 800712c:	40011800 	.word	0x40011800
 8007130:	40011c00 	.word	0x40011c00
 8007134:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007138:	4b15      	ldr	r3, [pc, #84]	; (8007190 <HAL_GPIO_Init+0x324>)
 800713a:	685a      	ldr	r2, [r3, #4]
 800713c:	69bb      	ldr	r3, [r7, #24]
 800713e:	43db      	mvns	r3, r3
 8007140:	4913      	ldr	r1, [pc, #76]	; (8007190 <HAL_GPIO_Init+0x324>)
 8007142:	4013      	ands	r3, r2
 8007144:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800714e:	2b00      	cmp	r3, #0
 8007150:	d006      	beq.n	8007160 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007152:	4b0f      	ldr	r3, [pc, #60]	; (8007190 <HAL_GPIO_Init+0x324>)
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	490e      	ldr	r1, [pc, #56]	; (8007190 <HAL_GPIO_Init+0x324>)
 8007158:	69bb      	ldr	r3, [r7, #24]
 800715a:	4313      	orrs	r3, r2
 800715c:	600b      	str	r3, [r1, #0]
 800715e:	e006      	b.n	800716e <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8007160:	4b0b      	ldr	r3, [pc, #44]	; (8007190 <HAL_GPIO_Init+0x324>)
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	69bb      	ldr	r3, [r7, #24]
 8007166:	43db      	mvns	r3, r3
 8007168:	4909      	ldr	r1, [pc, #36]	; (8007190 <HAL_GPIO_Init+0x324>)
 800716a:	4013      	ands	r3, r2
 800716c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800716e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007170:	3301      	adds	r3, #1
 8007172:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800717a:	fa22 f303 	lsr.w	r3, r2, r3
 800717e:	2b00      	cmp	r3, #0
 8007180:	f47f ae7e 	bne.w	8006e80 <HAL_GPIO_Init+0x14>
  }
}
 8007184:	bf00      	nop
 8007186:	bf00      	nop
 8007188:	372c      	adds	r7, #44	; 0x2c
 800718a:	46bd      	mov	sp, r7
 800718c:	bc80      	pop	{r7}
 800718e:	4770      	bx	lr
 8007190:	40010400 	.word	0x40010400

08007194 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007194:	b480      	push	{r7}
 8007196:	b085      	sub	sp, #20
 8007198:	af00      	add	r7, sp, #0
 800719a:	6078      	str	r0, [r7, #4]
 800719c:	460b      	mov	r3, r1
 800719e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	689a      	ldr	r2, [r3, #8]
 80071a4:	887b      	ldrh	r3, [r7, #2]
 80071a6:	4013      	ands	r3, r2
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d002      	beq.n	80071b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80071ac:	2301      	movs	r3, #1
 80071ae:	73fb      	strb	r3, [r7, #15]
 80071b0:	e001      	b.n	80071b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80071b2:	2300      	movs	r3, #0
 80071b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80071b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3714      	adds	r7, #20
 80071bc:	46bd      	mov	sp, r7
 80071be:	bc80      	pop	{r7}
 80071c0:	4770      	bx	lr

080071c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b083      	sub	sp, #12
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
 80071ca:	460b      	mov	r3, r1
 80071cc:	807b      	strh	r3, [r7, #2]
 80071ce:	4613      	mov	r3, r2
 80071d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80071d2:	787b      	ldrb	r3, [r7, #1]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d003      	beq.n	80071e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80071d8:	887a      	ldrh	r2, [r7, #2]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80071de:	e003      	b.n	80071e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80071e0:	887b      	ldrh	r3, [r7, #2]
 80071e2:	041a      	lsls	r2, r3, #16
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	611a      	str	r2, [r3, #16]
}
 80071e8:	bf00      	nop
 80071ea:	370c      	adds	r7, #12
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bc80      	pop	{r7}
 80071f0:	4770      	bx	lr

080071f2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80071f2:	b480      	push	{r7}
 80071f4:	b085      	sub	sp, #20
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
 80071fa:	460b      	mov	r3, r1
 80071fc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	68db      	ldr	r3, [r3, #12]
 8007202:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007204:	887a      	ldrh	r2, [r7, #2]
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	4013      	ands	r3, r2
 800720a:	041a      	lsls	r2, r3, #16
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	43d9      	mvns	r1, r3
 8007210:	887b      	ldrh	r3, [r7, #2]
 8007212:	400b      	ands	r3, r1
 8007214:	431a      	orrs	r2, r3
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	611a      	str	r2, [r3, #16]
}
 800721a:	bf00      	nop
 800721c:	3714      	adds	r7, #20
 800721e:	46bd      	mov	sp, r7
 8007220:	bc80      	pop	{r7}
 8007222:	4770      	bx	lr

08007224 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d101      	bne.n	8007236 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007232:	2301      	movs	r3, #1
 8007234:	e12b      	b.n	800748e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800723c:	b2db      	uxtb	r3, r3
 800723e:	2b00      	cmp	r3, #0
 8007240:	d106      	bne.n	8007250 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2200      	movs	r2, #0
 8007246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f7fa f9a0 	bl	8001590 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2224      	movs	r2, #36	; 0x24
 8007254:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f022 0201 	bic.w	r2, r2, #1
 8007266:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	681a      	ldr	r2, [r3, #0]
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007276:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	681a      	ldr	r2, [r3, #0]
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007286:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007288:	f000 fcda 	bl	8007c40 <HAL_RCC_GetPCLK1Freq>
 800728c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	4a81      	ldr	r2, [pc, #516]	; (8007498 <HAL_I2C_Init+0x274>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d807      	bhi.n	80072a8 <HAL_I2C_Init+0x84>
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	4a80      	ldr	r2, [pc, #512]	; (800749c <HAL_I2C_Init+0x278>)
 800729c:	4293      	cmp	r3, r2
 800729e:	bf94      	ite	ls
 80072a0:	2301      	movls	r3, #1
 80072a2:	2300      	movhi	r3, #0
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	e006      	b.n	80072b6 <HAL_I2C_Init+0x92>
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	4a7d      	ldr	r2, [pc, #500]	; (80074a0 <HAL_I2C_Init+0x27c>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	bf94      	ite	ls
 80072b0:	2301      	movls	r3, #1
 80072b2:	2300      	movhi	r3, #0
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d001      	beq.n	80072be <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80072ba:	2301      	movs	r3, #1
 80072bc:	e0e7      	b.n	800748e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	4a78      	ldr	r2, [pc, #480]	; (80074a4 <HAL_I2C_Init+0x280>)
 80072c2:	fba2 2303 	umull	r2, r3, r2, r3
 80072c6:	0c9b      	lsrs	r3, r3, #18
 80072c8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	68ba      	ldr	r2, [r7, #8]
 80072da:	430a      	orrs	r2, r1
 80072dc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	6a1b      	ldr	r3, [r3, #32]
 80072e4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	685b      	ldr	r3, [r3, #4]
 80072ec:	4a6a      	ldr	r2, [pc, #424]	; (8007498 <HAL_I2C_Init+0x274>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d802      	bhi.n	80072f8 <HAL_I2C_Init+0xd4>
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	3301      	adds	r3, #1
 80072f6:	e009      	b.n	800730c <HAL_I2C_Init+0xe8>
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80072fe:	fb02 f303 	mul.w	r3, r2, r3
 8007302:	4a69      	ldr	r2, [pc, #420]	; (80074a8 <HAL_I2C_Init+0x284>)
 8007304:	fba2 2303 	umull	r2, r3, r2, r3
 8007308:	099b      	lsrs	r3, r3, #6
 800730a:	3301      	adds	r3, #1
 800730c:	687a      	ldr	r2, [r7, #4]
 800730e:	6812      	ldr	r2, [r2, #0]
 8007310:	430b      	orrs	r3, r1
 8007312:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	69db      	ldr	r3, [r3, #28]
 800731a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800731e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	685b      	ldr	r3, [r3, #4]
 8007326:	495c      	ldr	r1, [pc, #368]	; (8007498 <HAL_I2C_Init+0x274>)
 8007328:	428b      	cmp	r3, r1
 800732a:	d819      	bhi.n	8007360 <HAL_I2C_Init+0x13c>
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	1e59      	subs	r1, r3, #1
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	005b      	lsls	r3, r3, #1
 8007336:	fbb1 f3f3 	udiv	r3, r1, r3
 800733a:	1c59      	adds	r1, r3, #1
 800733c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007340:	400b      	ands	r3, r1
 8007342:	2b00      	cmp	r3, #0
 8007344:	d00a      	beq.n	800735c <HAL_I2C_Init+0x138>
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	1e59      	subs	r1, r3, #1
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	685b      	ldr	r3, [r3, #4]
 800734e:	005b      	lsls	r3, r3, #1
 8007350:	fbb1 f3f3 	udiv	r3, r1, r3
 8007354:	3301      	adds	r3, #1
 8007356:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800735a:	e051      	b.n	8007400 <HAL_I2C_Init+0x1dc>
 800735c:	2304      	movs	r3, #4
 800735e:	e04f      	b.n	8007400 <HAL_I2C_Init+0x1dc>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d111      	bne.n	800738c <HAL_I2C_Init+0x168>
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	1e58      	subs	r0, r3, #1
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6859      	ldr	r1, [r3, #4]
 8007370:	460b      	mov	r3, r1
 8007372:	005b      	lsls	r3, r3, #1
 8007374:	440b      	add	r3, r1
 8007376:	fbb0 f3f3 	udiv	r3, r0, r3
 800737a:	3301      	adds	r3, #1
 800737c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007380:	2b00      	cmp	r3, #0
 8007382:	bf0c      	ite	eq
 8007384:	2301      	moveq	r3, #1
 8007386:	2300      	movne	r3, #0
 8007388:	b2db      	uxtb	r3, r3
 800738a:	e012      	b.n	80073b2 <HAL_I2C_Init+0x18e>
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	1e58      	subs	r0, r3, #1
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6859      	ldr	r1, [r3, #4]
 8007394:	460b      	mov	r3, r1
 8007396:	009b      	lsls	r3, r3, #2
 8007398:	440b      	add	r3, r1
 800739a:	0099      	lsls	r1, r3, #2
 800739c:	440b      	add	r3, r1
 800739e:	fbb0 f3f3 	udiv	r3, r0, r3
 80073a2:	3301      	adds	r3, #1
 80073a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	bf0c      	ite	eq
 80073ac:	2301      	moveq	r3, #1
 80073ae:	2300      	movne	r3, #0
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d001      	beq.n	80073ba <HAL_I2C_Init+0x196>
 80073b6:	2301      	movs	r3, #1
 80073b8:	e022      	b.n	8007400 <HAL_I2C_Init+0x1dc>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d10e      	bne.n	80073e0 <HAL_I2C_Init+0x1bc>
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	1e58      	subs	r0, r3, #1
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6859      	ldr	r1, [r3, #4]
 80073ca:	460b      	mov	r3, r1
 80073cc:	005b      	lsls	r3, r3, #1
 80073ce:	440b      	add	r3, r1
 80073d0:	fbb0 f3f3 	udiv	r3, r0, r3
 80073d4:	3301      	adds	r3, #1
 80073d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073de:	e00f      	b.n	8007400 <HAL_I2C_Init+0x1dc>
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	1e58      	subs	r0, r3, #1
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6859      	ldr	r1, [r3, #4]
 80073e8:	460b      	mov	r3, r1
 80073ea:	009b      	lsls	r3, r3, #2
 80073ec:	440b      	add	r3, r1
 80073ee:	0099      	lsls	r1, r3, #2
 80073f0:	440b      	add	r3, r1
 80073f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80073f6:	3301      	adds	r3, #1
 80073f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80073fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007400:	6879      	ldr	r1, [r7, #4]
 8007402:	6809      	ldr	r1, [r1, #0]
 8007404:	4313      	orrs	r3, r2
 8007406:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	69da      	ldr	r2, [r3, #28]
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6a1b      	ldr	r3, [r3, #32]
 800741a:	431a      	orrs	r2, r3
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	430a      	orrs	r2, r1
 8007422:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	689b      	ldr	r3, [r3, #8]
 800742a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800742e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	6911      	ldr	r1, [r2, #16]
 8007436:	687a      	ldr	r2, [r7, #4]
 8007438:	68d2      	ldr	r2, [r2, #12]
 800743a:	4311      	orrs	r1, r2
 800743c:	687a      	ldr	r2, [r7, #4]
 800743e:	6812      	ldr	r2, [r2, #0]
 8007440:	430b      	orrs	r3, r1
 8007442:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	68db      	ldr	r3, [r3, #12]
 800744a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	695a      	ldr	r2, [r3, #20]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	431a      	orrs	r2, r3
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	430a      	orrs	r2, r1
 800745e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	681a      	ldr	r2, [r3, #0]
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f042 0201 	orr.w	r2, r2, #1
 800746e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2200      	movs	r2, #0
 8007474:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2220      	movs	r2, #32
 800747a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
 8007496:	bf00      	nop
 8007498:	000186a0 	.word	0x000186a0
 800749c:	001e847f 	.word	0x001e847f
 80074a0:	003d08ff 	.word	0x003d08ff
 80074a4:	431bde83 	.word	0x431bde83
 80074a8:	10624dd3 	.word	0x10624dd3

080074ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d101      	bne.n	80074be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074ba:	2301      	movs	r3, #1
 80074bc:	e272      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 0301 	and.w	r3, r3, #1
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	f000 8087 	beq.w	80075da <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80074cc:	4b92      	ldr	r3, [pc, #584]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	f003 030c 	and.w	r3, r3, #12
 80074d4:	2b04      	cmp	r3, #4
 80074d6:	d00c      	beq.n	80074f2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80074d8:	4b8f      	ldr	r3, [pc, #572]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f003 030c 	and.w	r3, r3, #12
 80074e0:	2b08      	cmp	r3, #8
 80074e2:	d112      	bne.n	800750a <HAL_RCC_OscConfig+0x5e>
 80074e4:	4b8c      	ldr	r3, [pc, #560]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074f0:	d10b      	bne.n	800750a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074f2:	4b89      	ldr	r3, [pc, #548]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d06c      	beq.n	80075d8 <HAL_RCC_OscConfig+0x12c>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	2b00      	cmp	r3, #0
 8007504:	d168      	bne.n	80075d8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8007506:	2301      	movs	r3, #1
 8007508:	e24c      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	685b      	ldr	r3, [r3, #4]
 800750e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007512:	d106      	bne.n	8007522 <HAL_RCC_OscConfig+0x76>
 8007514:	4b80      	ldr	r3, [pc, #512]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a7f      	ldr	r2, [pc, #508]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800751a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	e02e      	b.n	8007580 <HAL_RCC_OscConfig+0xd4>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d10c      	bne.n	8007544 <HAL_RCC_OscConfig+0x98>
 800752a:	4b7b      	ldr	r3, [pc, #492]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a7a      	ldr	r2, [pc, #488]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007534:	6013      	str	r3, [r2, #0]
 8007536:	4b78      	ldr	r3, [pc, #480]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a77      	ldr	r2, [pc, #476]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800753c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007540:	6013      	str	r3, [r2, #0]
 8007542:	e01d      	b.n	8007580 <HAL_RCC_OscConfig+0xd4>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	685b      	ldr	r3, [r3, #4]
 8007548:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800754c:	d10c      	bne.n	8007568 <HAL_RCC_OscConfig+0xbc>
 800754e:	4b72      	ldr	r3, [pc, #456]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a71      	ldr	r2, [pc, #452]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007554:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007558:	6013      	str	r3, [r2, #0]
 800755a:	4b6f      	ldr	r3, [pc, #444]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	4a6e      	ldr	r2, [pc, #440]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007560:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007564:	6013      	str	r3, [r2, #0]
 8007566:	e00b      	b.n	8007580 <HAL_RCC_OscConfig+0xd4>
 8007568:	4b6b      	ldr	r3, [pc, #428]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	4a6a      	ldr	r2, [pc, #424]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800756e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007572:	6013      	str	r3, [r2, #0]
 8007574:	4b68      	ldr	r3, [pc, #416]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a67      	ldr	r2, [pc, #412]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800757a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800757e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d013      	beq.n	80075b0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007588:	f7ff fa16 	bl	80069b8 <HAL_GetTick>
 800758c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800758e:	e008      	b.n	80075a2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007590:	f7ff fa12 	bl	80069b8 <HAL_GetTick>
 8007594:	4602      	mov	r2, r0
 8007596:	693b      	ldr	r3, [r7, #16]
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	2b64      	cmp	r3, #100	; 0x64
 800759c:	d901      	bls.n	80075a2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e200      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075a2:	4b5d      	ldr	r3, [pc, #372]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d0f0      	beq.n	8007590 <HAL_RCC_OscConfig+0xe4>
 80075ae:	e014      	b.n	80075da <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075b0:	f7ff fa02 	bl	80069b8 <HAL_GetTick>
 80075b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075b6:	e008      	b.n	80075ca <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075b8:	f7ff f9fe 	bl	80069b8 <HAL_GetTick>
 80075bc:	4602      	mov	r2, r0
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	1ad3      	subs	r3, r2, r3
 80075c2:	2b64      	cmp	r3, #100	; 0x64
 80075c4:	d901      	bls.n	80075ca <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80075c6:	2303      	movs	r3, #3
 80075c8:	e1ec      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80075ca:	4b53      	ldr	r3, [pc, #332]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d1f0      	bne.n	80075b8 <HAL_RCC_OscConfig+0x10c>
 80075d6:	e000      	b.n	80075da <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	f003 0302 	and.w	r3, r3, #2
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d063      	beq.n	80076ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80075e6:	4b4c      	ldr	r3, [pc, #304]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	f003 030c 	and.w	r3, r3, #12
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d00b      	beq.n	800760a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80075f2:	4b49      	ldr	r3, [pc, #292]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	f003 030c 	and.w	r3, r3, #12
 80075fa:	2b08      	cmp	r3, #8
 80075fc:	d11c      	bne.n	8007638 <HAL_RCC_OscConfig+0x18c>
 80075fe:	4b46      	ldr	r3, [pc, #280]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007600:	685b      	ldr	r3, [r3, #4]
 8007602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007606:	2b00      	cmp	r3, #0
 8007608:	d116      	bne.n	8007638 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800760a:	4b43      	ldr	r3, [pc, #268]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f003 0302 	and.w	r3, r3, #2
 8007612:	2b00      	cmp	r3, #0
 8007614:	d005      	beq.n	8007622 <HAL_RCC_OscConfig+0x176>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	2b01      	cmp	r3, #1
 800761c:	d001      	beq.n	8007622 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e1c0      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007622:	4b3d      	ldr	r3, [pc, #244]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	695b      	ldr	r3, [r3, #20]
 800762e:	00db      	lsls	r3, r3, #3
 8007630:	4939      	ldr	r1, [pc, #228]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007632:	4313      	orrs	r3, r2
 8007634:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007636:	e03a      	b.n	80076ae <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	691b      	ldr	r3, [r3, #16]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d020      	beq.n	8007682 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007640:	4b36      	ldr	r3, [pc, #216]	; (800771c <HAL_RCC_OscConfig+0x270>)
 8007642:	2201      	movs	r2, #1
 8007644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007646:	f7ff f9b7 	bl	80069b8 <HAL_GetTick>
 800764a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800764c:	e008      	b.n	8007660 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800764e:	f7ff f9b3 	bl	80069b8 <HAL_GetTick>
 8007652:	4602      	mov	r2, r0
 8007654:	693b      	ldr	r3, [r7, #16]
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	2b02      	cmp	r3, #2
 800765a:	d901      	bls.n	8007660 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800765c:	2303      	movs	r3, #3
 800765e:	e1a1      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007660:	4b2d      	ldr	r3, [pc, #180]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 0302 	and.w	r3, r3, #2
 8007668:	2b00      	cmp	r3, #0
 800766a:	d0f0      	beq.n	800764e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800766c:	4b2a      	ldr	r3, [pc, #168]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	695b      	ldr	r3, [r3, #20]
 8007678:	00db      	lsls	r3, r3, #3
 800767a:	4927      	ldr	r1, [pc, #156]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 800767c:	4313      	orrs	r3, r2
 800767e:	600b      	str	r3, [r1, #0]
 8007680:	e015      	b.n	80076ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007682:	4b26      	ldr	r3, [pc, #152]	; (800771c <HAL_RCC_OscConfig+0x270>)
 8007684:	2200      	movs	r2, #0
 8007686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007688:	f7ff f996 	bl	80069b8 <HAL_GetTick>
 800768c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800768e:	e008      	b.n	80076a2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007690:	f7ff f992 	bl	80069b8 <HAL_GetTick>
 8007694:	4602      	mov	r2, r0
 8007696:	693b      	ldr	r3, [r7, #16]
 8007698:	1ad3      	subs	r3, r2, r3
 800769a:	2b02      	cmp	r3, #2
 800769c:	d901      	bls.n	80076a2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800769e:	2303      	movs	r3, #3
 80076a0:	e180      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80076a2:	4b1d      	ldr	r3, [pc, #116]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f003 0302 	and.w	r3, r3, #2
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d1f0      	bne.n	8007690 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	f003 0308 	and.w	r3, r3, #8
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d03a      	beq.n	8007730 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d019      	beq.n	80076f6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076c2:	4b17      	ldr	r3, [pc, #92]	; (8007720 <HAL_RCC_OscConfig+0x274>)
 80076c4:	2201      	movs	r2, #1
 80076c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076c8:	f7ff f976 	bl	80069b8 <HAL_GetTick>
 80076cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076ce:	e008      	b.n	80076e2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076d0:	f7ff f972 	bl	80069b8 <HAL_GetTick>
 80076d4:	4602      	mov	r2, r0
 80076d6:	693b      	ldr	r3, [r7, #16]
 80076d8:	1ad3      	subs	r3, r2, r3
 80076da:	2b02      	cmp	r3, #2
 80076dc:	d901      	bls.n	80076e2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80076de:	2303      	movs	r3, #3
 80076e0:	e160      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076e2:	4b0d      	ldr	r3, [pc, #52]	; (8007718 <HAL_RCC_OscConfig+0x26c>)
 80076e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e6:	f003 0302 	and.w	r3, r3, #2
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d0f0      	beq.n	80076d0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80076ee:	2001      	movs	r0, #1
 80076f0:	f000 face 	bl	8007c90 <RCC_Delay>
 80076f4:	e01c      	b.n	8007730 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076f6:	4b0a      	ldr	r3, [pc, #40]	; (8007720 <HAL_RCC_OscConfig+0x274>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076fc:	f7ff f95c 	bl	80069b8 <HAL_GetTick>
 8007700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007702:	e00f      	b.n	8007724 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007704:	f7ff f958 	bl	80069b8 <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	2b02      	cmp	r3, #2
 8007710:	d908      	bls.n	8007724 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007712:	2303      	movs	r3, #3
 8007714:	e146      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
 8007716:	bf00      	nop
 8007718:	40021000 	.word	0x40021000
 800771c:	42420000 	.word	0x42420000
 8007720:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007724:	4b92      	ldr	r3, [pc, #584]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007726:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007728:	f003 0302 	and.w	r3, r3, #2
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1e9      	bne.n	8007704 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0304 	and.w	r3, r3, #4
 8007738:	2b00      	cmp	r3, #0
 800773a:	f000 80a6 	beq.w	800788a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800773e:	2300      	movs	r3, #0
 8007740:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007742:	4b8b      	ldr	r3, [pc, #556]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007744:	69db      	ldr	r3, [r3, #28]
 8007746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d10d      	bne.n	800776a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800774e:	4b88      	ldr	r3, [pc, #544]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007750:	69db      	ldr	r3, [r3, #28]
 8007752:	4a87      	ldr	r2, [pc, #540]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007754:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007758:	61d3      	str	r3, [r2, #28]
 800775a:	4b85      	ldr	r3, [pc, #532]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 800775c:	69db      	ldr	r3, [r3, #28]
 800775e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007762:	60bb      	str	r3, [r7, #8]
 8007764:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007766:	2301      	movs	r3, #1
 8007768:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800776a:	4b82      	ldr	r3, [pc, #520]	; (8007974 <HAL_RCC_OscConfig+0x4c8>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007772:	2b00      	cmp	r3, #0
 8007774:	d118      	bne.n	80077a8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007776:	4b7f      	ldr	r3, [pc, #508]	; (8007974 <HAL_RCC_OscConfig+0x4c8>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	4a7e      	ldr	r2, [pc, #504]	; (8007974 <HAL_RCC_OscConfig+0x4c8>)
 800777c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007780:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007782:	f7ff f919 	bl	80069b8 <HAL_GetTick>
 8007786:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007788:	e008      	b.n	800779c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800778a:	f7ff f915 	bl	80069b8 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	693b      	ldr	r3, [r7, #16]
 8007792:	1ad3      	subs	r3, r2, r3
 8007794:	2b64      	cmp	r3, #100	; 0x64
 8007796:	d901      	bls.n	800779c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007798:	2303      	movs	r3, #3
 800779a:	e103      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800779c:	4b75      	ldr	r3, [pc, #468]	; (8007974 <HAL_RCC_OscConfig+0x4c8>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d0f0      	beq.n	800778a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	68db      	ldr	r3, [r3, #12]
 80077ac:	2b01      	cmp	r3, #1
 80077ae:	d106      	bne.n	80077be <HAL_RCC_OscConfig+0x312>
 80077b0:	4b6f      	ldr	r3, [pc, #444]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077b2:	6a1b      	ldr	r3, [r3, #32]
 80077b4:	4a6e      	ldr	r2, [pc, #440]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077b6:	f043 0301 	orr.w	r3, r3, #1
 80077ba:	6213      	str	r3, [r2, #32]
 80077bc:	e02d      	b.n	800781a <HAL_RCC_OscConfig+0x36e>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d10c      	bne.n	80077e0 <HAL_RCC_OscConfig+0x334>
 80077c6:	4b6a      	ldr	r3, [pc, #424]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077c8:	6a1b      	ldr	r3, [r3, #32]
 80077ca:	4a69      	ldr	r2, [pc, #420]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077cc:	f023 0301 	bic.w	r3, r3, #1
 80077d0:	6213      	str	r3, [r2, #32]
 80077d2:	4b67      	ldr	r3, [pc, #412]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077d4:	6a1b      	ldr	r3, [r3, #32]
 80077d6:	4a66      	ldr	r2, [pc, #408]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077d8:	f023 0304 	bic.w	r3, r3, #4
 80077dc:	6213      	str	r3, [r2, #32]
 80077de:	e01c      	b.n	800781a <HAL_RCC_OscConfig+0x36e>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	68db      	ldr	r3, [r3, #12]
 80077e4:	2b05      	cmp	r3, #5
 80077e6:	d10c      	bne.n	8007802 <HAL_RCC_OscConfig+0x356>
 80077e8:	4b61      	ldr	r3, [pc, #388]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077ea:	6a1b      	ldr	r3, [r3, #32]
 80077ec:	4a60      	ldr	r2, [pc, #384]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077ee:	f043 0304 	orr.w	r3, r3, #4
 80077f2:	6213      	str	r3, [r2, #32]
 80077f4:	4b5e      	ldr	r3, [pc, #376]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077f6:	6a1b      	ldr	r3, [r3, #32]
 80077f8:	4a5d      	ldr	r2, [pc, #372]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80077fa:	f043 0301 	orr.w	r3, r3, #1
 80077fe:	6213      	str	r3, [r2, #32]
 8007800:	e00b      	b.n	800781a <HAL_RCC_OscConfig+0x36e>
 8007802:	4b5b      	ldr	r3, [pc, #364]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007804:	6a1b      	ldr	r3, [r3, #32]
 8007806:	4a5a      	ldr	r2, [pc, #360]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007808:	f023 0301 	bic.w	r3, r3, #1
 800780c:	6213      	str	r3, [r2, #32]
 800780e:	4b58      	ldr	r3, [pc, #352]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007810:	6a1b      	ldr	r3, [r3, #32]
 8007812:	4a57      	ldr	r2, [pc, #348]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007814:	f023 0304 	bic.w	r3, r3, #4
 8007818:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	68db      	ldr	r3, [r3, #12]
 800781e:	2b00      	cmp	r3, #0
 8007820:	d015      	beq.n	800784e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007822:	f7ff f8c9 	bl	80069b8 <HAL_GetTick>
 8007826:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007828:	e00a      	b.n	8007840 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800782a:	f7ff f8c5 	bl	80069b8 <HAL_GetTick>
 800782e:	4602      	mov	r2, r0
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	1ad3      	subs	r3, r2, r3
 8007834:	f241 3288 	movw	r2, #5000	; 0x1388
 8007838:	4293      	cmp	r3, r2
 800783a:	d901      	bls.n	8007840 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800783c:	2303      	movs	r3, #3
 800783e:	e0b1      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007840:	4b4b      	ldr	r3, [pc, #300]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007842:	6a1b      	ldr	r3, [r3, #32]
 8007844:	f003 0302 	and.w	r3, r3, #2
 8007848:	2b00      	cmp	r3, #0
 800784a:	d0ee      	beq.n	800782a <HAL_RCC_OscConfig+0x37e>
 800784c:	e014      	b.n	8007878 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800784e:	f7ff f8b3 	bl	80069b8 <HAL_GetTick>
 8007852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007854:	e00a      	b.n	800786c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007856:	f7ff f8af 	bl	80069b8 <HAL_GetTick>
 800785a:	4602      	mov	r2, r0
 800785c:	693b      	ldr	r3, [r7, #16]
 800785e:	1ad3      	subs	r3, r2, r3
 8007860:	f241 3288 	movw	r2, #5000	; 0x1388
 8007864:	4293      	cmp	r3, r2
 8007866:	d901      	bls.n	800786c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007868:	2303      	movs	r3, #3
 800786a:	e09b      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800786c:	4b40      	ldr	r3, [pc, #256]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 800786e:	6a1b      	ldr	r3, [r3, #32]
 8007870:	f003 0302 	and.w	r3, r3, #2
 8007874:	2b00      	cmp	r3, #0
 8007876:	d1ee      	bne.n	8007856 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007878:	7dfb      	ldrb	r3, [r7, #23]
 800787a:	2b01      	cmp	r3, #1
 800787c:	d105      	bne.n	800788a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800787e:	4b3c      	ldr	r3, [pc, #240]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007880:	69db      	ldr	r3, [r3, #28]
 8007882:	4a3b      	ldr	r2, [pc, #236]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007884:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007888:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	69db      	ldr	r3, [r3, #28]
 800788e:	2b00      	cmp	r3, #0
 8007890:	f000 8087 	beq.w	80079a2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007894:	4b36      	ldr	r3, [pc, #216]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f003 030c 	and.w	r3, r3, #12
 800789c:	2b08      	cmp	r3, #8
 800789e:	d061      	beq.n	8007964 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	69db      	ldr	r3, [r3, #28]
 80078a4:	2b02      	cmp	r3, #2
 80078a6:	d146      	bne.n	8007936 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078a8:	4b33      	ldr	r3, [pc, #204]	; (8007978 <HAL_RCC_OscConfig+0x4cc>)
 80078aa:	2200      	movs	r2, #0
 80078ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078ae:	f7ff f883 	bl	80069b8 <HAL_GetTick>
 80078b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80078b4:	e008      	b.n	80078c8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078b6:	f7ff f87f 	bl	80069b8 <HAL_GetTick>
 80078ba:	4602      	mov	r2, r0
 80078bc:	693b      	ldr	r3, [r7, #16]
 80078be:	1ad3      	subs	r3, r2, r3
 80078c0:	2b02      	cmp	r3, #2
 80078c2:	d901      	bls.n	80078c8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80078c4:	2303      	movs	r3, #3
 80078c6:	e06d      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80078c8:	4b29      	ldr	r3, [pc, #164]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d1f0      	bne.n	80078b6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6a1b      	ldr	r3, [r3, #32]
 80078d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078dc:	d108      	bne.n	80078f0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80078de:	4b24      	ldr	r3, [pc, #144]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80078e0:	685b      	ldr	r3, [r3, #4]
 80078e2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	689b      	ldr	r3, [r3, #8]
 80078ea:	4921      	ldr	r1, [pc, #132]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80078ec:	4313      	orrs	r3, r2
 80078ee:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078f0:	4b1f      	ldr	r3, [pc, #124]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 80078f2:	685b      	ldr	r3, [r3, #4]
 80078f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6a19      	ldr	r1, [r3, #32]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007900:	430b      	orrs	r3, r1
 8007902:	491b      	ldr	r1, [pc, #108]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007904:	4313      	orrs	r3, r2
 8007906:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007908:	4b1b      	ldr	r3, [pc, #108]	; (8007978 <HAL_RCC_OscConfig+0x4cc>)
 800790a:	2201      	movs	r2, #1
 800790c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800790e:	f7ff f853 	bl	80069b8 <HAL_GetTick>
 8007912:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007914:	e008      	b.n	8007928 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007916:	f7ff f84f 	bl	80069b8 <HAL_GetTick>
 800791a:	4602      	mov	r2, r0
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	1ad3      	subs	r3, r2, r3
 8007920:	2b02      	cmp	r3, #2
 8007922:	d901      	bls.n	8007928 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007924:	2303      	movs	r3, #3
 8007926:	e03d      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007928:	4b11      	ldr	r3, [pc, #68]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007930:	2b00      	cmp	r3, #0
 8007932:	d0f0      	beq.n	8007916 <HAL_RCC_OscConfig+0x46a>
 8007934:	e035      	b.n	80079a2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007936:	4b10      	ldr	r3, [pc, #64]	; (8007978 <HAL_RCC_OscConfig+0x4cc>)
 8007938:	2200      	movs	r2, #0
 800793a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800793c:	f7ff f83c 	bl	80069b8 <HAL_GetTick>
 8007940:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007942:	e008      	b.n	8007956 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007944:	f7ff f838 	bl	80069b8 <HAL_GetTick>
 8007948:	4602      	mov	r2, r0
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	1ad3      	subs	r3, r2, r3
 800794e:	2b02      	cmp	r3, #2
 8007950:	d901      	bls.n	8007956 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e026      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007956:	4b06      	ldr	r3, [pc, #24]	; (8007970 <HAL_RCC_OscConfig+0x4c4>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800795e:	2b00      	cmp	r3, #0
 8007960:	d1f0      	bne.n	8007944 <HAL_RCC_OscConfig+0x498>
 8007962:	e01e      	b.n	80079a2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	69db      	ldr	r3, [r3, #28]
 8007968:	2b01      	cmp	r3, #1
 800796a:	d107      	bne.n	800797c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800796c:	2301      	movs	r3, #1
 800796e:	e019      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
 8007970:	40021000 	.word	0x40021000
 8007974:	40007000 	.word	0x40007000
 8007978:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800797c:	4b0b      	ldr	r3, [pc, #44]	; (80079ac <HAL_RCC_OscConfig+0x500>)
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	6a1b      	ldr	r3, [r3, #32]
 800798c:	429a      	cmp	r2, r3
 800798e:	d106      	bne.n	800799e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800799a:	429a      	cmp	r2, r3
 800799c:	d001      	beq.n	80079a2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e000      	b.n	80079a4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3718      	adds	r7, #24
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}
 80079ac:	40021000 	.word	0x40021000

080079b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b084      	sub	sp, #16
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d101      	bne.n	80079c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	e0d0      	b.n	8007b66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80079c4:	4b6a      	ldr	r3, [pc, #424]	; (8007b70 <HAL_RCC_ClockConfig+0x1c0>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0307 	and.w	r3, r3, #7
 80079cc:	683a      	ldr	r2, [r7, #0]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d910      	bls.n	80079f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079d2:	4b67      	ldr	r3, [pc, #412]	; (8007b70 <HAL_RCC_ClockConfig+0x1c0>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f023 0207 	bic.w	r2, r3, #7
 80079da:	4965      	ldr	r1, [pc, #404]	; (8007b70 <HAL_RCC_ClockConfig+0x1c0>)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	4313      	orrs	r3, r2
 80079e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079e2:	4b63      	ldr	r3, [pc, #396]	; (8007b70 <HAL_RCC_ClockConfig+0x1c0>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f003 0307 	and.w	r3, r3, #7
 80079ea:	683a      	ldr	r2, [r7, #0]
 80079ec:	429a      	cmp	r2, r3
 80079ee:	d001      	beq.n	80079f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80079f0:	2301      	movs	r3, #1
 80079f2:	e0b8      	b.n	8007b66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 0302 	and.w	r3, r3, #2
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d020      	beq.n	8007a42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0304 	and.w	r3, r3, #4
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d005      	beq.n	8007a18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a0c:	4b59      	ldr	r3, [pc, #356]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a0e:	685b      	ldr	r3, [r3, #4]
 8007a10:	4a58      	ldr	r2, [pc, #352]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007a16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0308 	and.w	r3, r3, #8
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d005      	beq.n	8007a30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a24:	4b53      	ldr	r3, [pc, #332]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	4a52      	ldr	r2, [pc, #328]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007a2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a30:	4b50      	ldr	r3, [pc, #320]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	494d      	ldr	r1, [pc, #308]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f003 0301 	and.w	r3, r3, #1
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d040      	beq.n	8007ad0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	685b      	ldr	r3, [r3, #4]
 8007a52:	2b01      	cmp	r3, #1
 8007a54:	d107      	bne.n	8007a66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a56:	4b47      	ldr	r3, [pc, #284]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d115      	bne.n	8007a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	e07f      	b.n	8007b66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	2b02      	cmp	r3, #2
 8007a6c:	d107      	bne.n	8007a7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a6e:	4b41      	ldr	r3, [pc, #260]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d109      	bne.n	8007a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e073      	b.n	8007b66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a7e:	4b3d      	ldr	r3, [pc, #244]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0302 	and.w	r3, r3, #2
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d101      	bne.n	8007a8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	e06b      	b.n	8007b66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a8e:	4b39      	ldr	r3, [pc, #228]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	f023 0203 	bic.w	r2, r3, #3
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	4936      	ldr	r1, [pc, #216]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007aa0:	f7fe ff8a 	bl	80069b8 <HAL_GetTick>
 8007aa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007aa6:	e00a      	b.n	8007abe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007aa8:	f7fe ff86 	bl	80069b8 <HAL_GetTick>
 8007aac:	4602      	mov	r2, r0
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	1ad3      	subs	r3, r2, r3
 8007ab2:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d901      	bls.n	8007abe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007aba:	2303      	movs	r3, #3
 8007abc:	e053      	b.n	8007b66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007abe:	4b2d      	ldr	r3, [pc, #180]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	f003 020c 	and.w	r2, r3, #12
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	009b      	lsls	r3, r3, #2
 8007acc:	429a      	cmp	r2, r3
 8007ace:	d1eb      	bne.n	8007aa8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007ad0:	4b27      	ldr	r3, [pc, #156]	; (8007b70 <HAL_RCC_ClockConfig+0x1c0>)
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 0307 	and.w	r3, r3, #7
 8007ad8:	683a      	ldr	r2, [r7, #0]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d210      	bcs.n	8007b00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ade:	4b24      	ldr	r3, [pc, #144]	; (8007b70 <HAL_RCC_ClockConfig+0x1c0>)
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f023 0207 	bic.w	r2, r3, #7
 8007ae6:	4922      	ldr	r1, [pc, #136]	; (8007b70 <HAL_RCC_ClockConfig+0x1c0>)
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	4313      	orrs	r3, r2
 8007aec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007aee:	4b20      	ldr	r3, [pc, #128]	; (8007b70 <HAL_RCC_ClockConfig+0x1c0>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 0307 	and.w	r3, r3, #7
 8007af6:	683a      	ldr	r2, [r7, #0]
 8007af8:	429a      	cmp	r2, r3
 8007afa:	d001      	beq.n	8007b00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007afc:	2301      	movs	r3, #1
 8007afe:	e032      	b.n	8007b66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	f003 0304 	and.w	r3, r3, #4
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d008      	beq.n	8007b1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b0c:	4b19      	ldr	r3, [pc, #100]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007b0e:	685b      	ldr	r3, [r3, #4]
 8007b10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	4916      	ldr	r1, [pc, #88]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0308 	and.w	r3, r3, #8
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d009      	beq.n	8007b3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007b2a:	4b12      	ldr	r3, [pc, #72]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007b2c:	685b      	ldr	r3, [r3, #4]
 8007b2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	691b      	ldr	r3, [r3, #16]
 8007b36:	00db      	lsls	r3, r3, #3
 8007b38:	490e      	ldr	r1, [pc, #56]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007b3a:	4313      	orrs	r3, r2
 8007b3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007b3e:	f000 f821 	bl	8007b84 <HAL_RCC_GetSysClockFreq>
 8007b42:	4602      	mov	r2, r0
 8007b44:	4b0b      	ldr	r3, [pc, #44]	; (8007b74 <HAL_RCC_ClockConfig+0x1c4>)
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	091b      	lsrs	r3, r3, #4
 8007b4a:	f003 030f 	and.w	r3, r3, #15
 8007b4e:	490a      	ldr	r1, [pc, #40]	; (8007b78 <HAL_RCC_ClockConfig+0x1c8>)
 8007b50:	5ccb      	ldrb	r3, [r1, r3]
 8007b52:	fa22 f303 	lsr.w	r3, r2, r3
 8007b56:	4a09      	ldr	r2, [pc, #36]	; (8007b7c <HAL_RCC_ClockConfig+0x1cc>)
 8007b58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007b5a:	4b09      	ldr	r3, [pc, #36]	; (8007b80 <HAL_RCC_ClockConfig+0x1d0>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	4618      	mov	r0, r3
 8007b60:	f7fe fee8 	bl	8006934 <HAL_InitTick>

  return HAL_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3710      	adds	r7, #16
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	40022000 	.word	0x40022000
 8007b74:	40021000 	.word	0x40021000
 8007b78:	0800ef40 	.word	0x0800ef40
 8007b7c:	20000000 	.word	0x20000000
 8007b80:	2000000c 	.word	0x2000000c

08007b84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b087      	sub	sp, #28
 8007b88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	60fb      	str	r3, [r7, #12]
 8007b8e:	2300      	movs	r3, #0
 8007b90:	60bb      	str	r3, [r7, #8]
 8007b92:	2300      	movs	r3, #0
 8007b94:	617b      	str	r3, [r7, #20]
 8007b96:	2300      	movs	r3, #0
 8007b98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8007b9e:	4b1e      	ldr	r3, [pc, #120]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x94>)
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f003 030c 	and.w	r3, r3, #12
 8007baa:	2b04      	cmp	r3, #4
 8007bac:	d002      	beq.n	8007bb4 <HAL_RCC_GetSysClockFreq+0x30>
 8007bae:	2b08      	cmp	r3, #8
 8007bb0:	d003      	beq.n	8007bba <HAL_RCC_GetSysClockFreq+0x36>
 8007bb2:	e027      	b.n	8007c04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007bb4:	4b19      	ldr	r3, [pc, #100]	; (8007c1c <HAL_RCC_GetSysClockFreq+0x98>)
 8007bb6:	613b      	str	r3, [r7, #16]
      break;
 8007bb8:	e027      	b.n	8007c0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	0c9b      	lsrs	r3, r3, #18
 8007bbe:	f003 030f 	and.w	r3, r3, #15
 8007bc2:	4a17      	ldr	r2, [pc, #92]	; (8007c20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8007bc4:	5cd3      	ldrb	r3, [r2, r3]
 8007bc6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d010      	beq.n	8007bf4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007bd2:	4b11      	ldr	r3, [pc, #68]	; (8007c18 <HAL_RCC_GetSysClockFreq+0x94>)
 8007bd4:	685b      	ldr	r3, [r3, #4]
 8007bd6:	0c5b      	lsrs	r3, r3, #17
 8007bd8:	f003 0301 	and.w	r3, r3, #1
 8007bdc:	4a11      	ldr	r2, [pc, #68]	; (8007c24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8007bde:	5cd3      	ldrb	r3, [r2, r3]
 8007be0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a0d      	ldr	r2, [pc, #52]	; (8007c1c <HAL_RCC_GetSysClockFreq+0x98>)
 8007be6:	fb03 f202 	mul.w	r2, r3, r2
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8007bf0:	617b      	str	r3, [r7, #20]
 8007bf2:	e004      	b.n	8007bfe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a0c      	ldr	r2, [pc, #48]	; (8007c28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8007bf8:	fb02 f303 	mul.w	r3, r2, r3
 8007bfc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	613b      	str	r3, [r7, #16]
      break;
 8007c02:	e002      	b.n	8007c0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007c04:	4b05      	ldr	r3, [pc, #20]	; (8007c1c <HAL_RCC_GetSysClockFreq+0x98>)
 8007c06:	613b      	str	r3, [r7, #16]
      break;
 8007c08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c0a:	693b      	ldr	r3, [r7, #16]
}
 8007c0c:	4618      	mov	r0, r3
 8007c0e:	371c      	adds	r7, #28
 8007c10:	46bd      	mov	sp, r7
 8007c12:	bc80      	pop	{r7}
 8007c14:	4770      	bx	lr
 8007c16:	bf00      	nop
 8007c18:	40021000 	.word	0x40021000
 8007c1c:	007a1200 	.word	0x007a1200
 8007c20:	08011ed8 	.word	0x08011ed8
 8007c24:	08011ee8 	.word	0x08011ee8
 8007c28:	003d0900 	.word	0x003d0900

08007c2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c30:	4b02      	ldr	r3, [pc, #8]	; (8007c3c <HAL_RCC_GetHCLKFreq+0x10>)
 8007c32:	681b      	ldr	r3, [r3, #0]
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bc80      	pop	{r7}
 8007c3a:	4770      	bx	lr
 8007c3c:	20000000 	.word	0x20000000

08007c40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c44:	f7ff fff2 	bl	8007c2c <HAL_RCC_GetHCLKFreq>
 8007c48:	4602      	mov	r2, r0
 8007c4a:	4b05      	ldr	r3, [pc, #20]	; (8007c60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	0a1b      	lsrs	r3, r3, #8
 8007c50:	f003 0307 	and.w	r3, r3, #7
 8007c54:	4903      	ldr	r1, [pc, #12]	; (8007c64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c56:	5ccb      	ldrb	r3, [r1, r3]
 8007c58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	bd80      	pop	{r7, pc}
 8007c60:	40021000 	.word	0x40021000
 8007c64:	0800ef50 	.word	0x0800ef50

08007c68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c68:	b580      	push	{r7, lr}
 8007c6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c6c:	f7ff ffde 	bl	8007c2c <HAL_RCC_GetHCLKFreq>
 8007c70:	4602      	mov	r2, r0
 8007c72:	4b05      	ldr	r3, [pc, #20]	; (8007c88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	0adb      	lsrs	r3, r3, #11
 8007c78:	f003 0307 	and.w	r3, r3, #7
 8007c7c:	4903      	ldr	r1, [pc, #12]	; (8007c8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c7e:	5ccb      	ldrb	r3, [r1, r3]
 8007c80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	bd80      	pop	{r7, pc}
 8007c88:	40021000 	.word	0x40021000
 8007c8c:	0800ef50 	.word	0x0800ef50

08007c90 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007c90:	b480      	push	{r7}
 8007c92:	b085      	sub	sp, #20
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007c98:	4b0a      	ldr	r3, [pc, #40]	; (8007cc4 <RCC_Delay+0x34>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a0a      	ldr	r2, [pc, #40]	; (8007cc8 <RCC_Delay+0x38>)
 8007c9e:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca2:	0a5b      	lsrs	r3, r3, #9
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	fb02 f303 	mul.w	r3, r2, r3
 8007caa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007cac:	bf00      	nop
  }
  while (Delay --);
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	1e5a      	subs	r2, r3, #1
 8007cb2:	60fa      	str	r2, [r7, #12]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d1f9      	bne.n	8007cac <RCC_Delay+0x1c>
}
 8007cb8:	bf00      	nop
 8007cba:	bf00      	nop
 8007cbc:	3714      	adds	r7, #20
 8007cbe:	46bd      	mov	sp, r7
 8007cc0:	bc80      	pop	{r7}
 8007cc2:	4770      	bx	lr
 8007cc4:	20000000 	.word	0x20000000
 8007cc8:	10624dd3 	.word	0x10624dd3

08007ccc <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	60b9      	str	r1, [r7, #8]
 8007cd6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d004      	beq.n	8007ce8 <HAL_SRAM_Init+0x1c>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	699b      	ldr	r3, [r3, #24]
 8007ce2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ce6:	d101      	bne.n	8007cec <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e038      	b.n	8007d5e <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d106      	bne.n	8007d06 <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f7f9 fb25 	bl	8001350 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681a      	ldr	r2, [r3, #0]
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	3308      	adds	r3, #8
 8007d0e:	4619      	mov	r1, r3
 8007d10:	4610      	mov	r0, r2
 8007d12:	f002 facd 	bl	800a2b0 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	6818      	ldr	r0, [r3, #0]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	689b      	ldr	r3, [r3, #8]
 8007d1e:	461a      	mov	r2, r3
 8007d20:	68b9      	ldr	r1, [r7, #8]
 8007d22:	f002 fb2f 	bl	800a384 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	6858      	ldr	r0, [r3, #4]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	689a      	ldr	r2, [r3, #8]
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d32:	6879      	ldr	r1, [r7, #4]
 8007d34:	f002 fb5a 	bl	800a3ec <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68fa      	ldr	r2, [r7, #12]
 8007d3e:	6892      	ldr	r2, [r2, #8]
 8007d40:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	68fa      	ldr	r2, [r7, #12]
 8007d4a:	6892      	ldr	r2, [r2, #8]
 8007d4c:	f041 0101 	orr.w	r1, r1, #1
 8007d50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
}
 8007d5e:	4618      	mov	r0, r3
 8007d60:	3710      	adds	r7, #16
 8007d62:	46bd      	mov	sp, r7
 8007d64:	bd80      	pop	{r7, pc}

08007d66 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d66:	b580      	push	{r7, lr}
 8007d68:	b082      	sub	sp, #8
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d101      	bne.n	8007d78 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e041      	b.n	8007dfc <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d106      	bne.n	8007d92 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2200      	movs	r2, #0
 8007d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007d8c:	6878      	ldr	r0, [r7, #4]
 8007d8e:	f7fa fea7 	bl	8002ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2202      	movs	r2, #2
 8007d96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	3304      	adds	r3, #4
 8007da2:	4619      	mov	r1, r3
 8007da4:	4610      	mov	r0, r2
 8007da6:	f000 ff41 	bl	8008c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2201      	movs	r2, #1
 8007dae:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2201      	movs	r2, #1
 8007db6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2201      	movs	r2, #1
 8007dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	2201      	movs	r2, #1
 8007dde:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	2201      	movs	r2, #1
 8007de6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2201      	movs	r2, #1
 8007dee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2201      	movs	r2, #1
 8007df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007dfa:	2300      	movs	r3, #0
}
 8007dfc:	4618      	mov	r0, r3
 8007dfe:	3708      	adds	r7, #8
 8007e00:	46bd      	mov	sp, r7
 8007e02:	bd80      	pop	{r7, pc}

08007e04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d001      	beq.n	8007e1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007e18:	2301      	movs	r3, #1
 8007e1a:	e044      	b.n	8007ea6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2202      	movs	r2, #2
 8007e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68da      	ldr	r2, [r3, #12]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f042 0201 	orr.w	r2, r2, #1
 8007e32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	4a1d      	ldr	r2, [pc, #116]	; (8007eb0 <HAL_TIM_Base_Start_IT+0xac>)
 8007e3a:	4293      	cmp	r3, r2
 8007e3c:	d018      	beq.n	8007e70 <HAL_TIM_Base_Start_IT+0x6c>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4a1c      	ldr	r2, [pc, #112]	; (8007eb4 <HAL_TIM_Base_Start_IT+0xb0>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d013      	beq.n	8007e70 <HAL_TIM_Base_Start_IT+0x6c>
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e50:	d00e      	beq.n	8007e70 <HAL_TIM_Base_Start_IT+0x6c>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	4a18      	ldr	r2, [pc, #96]	; (8007eb8 <HAL_TIM_Base_Start_IT+0xb4>)
 8007e58:	4293      	cmp	r3, r2
 8007e5a:	d009      	beq.n	8007e70 <HAL_TIM_Base_Start_IT+0x6c>
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a16      	ldr	r2, [pc, #88]	; (8007ebc <HAL_TIM_Base_Start_IT+0xb8>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d004      	beq.n	8007e70 <HAL_TIM_Base_Start_IT+0x6c>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a15      	ldr	r2, [pc, #84]	; (8007ec0 <HAL_TIM_Base_Start_IT+0xbc>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d111      	bne.n	8007e94 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	f003 0307 	and.w	r3, r3, #7
 8007e7a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	2b06      	cmp	r3, #6
 8007e80:	d010      	beq.n	8007ea4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	681a      	ldr	r2, [r3, #0]
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	f042 0201 	orr.w	r2, r2, #1
 8007e90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e92:	e007      	b.n	8007ea4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	681a      	ldr	r2, [r3, #0]
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f042 0201 	orr.w	r2, r2, #1
 8007ea2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3714      	adds	r7, #20
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bc80      	pop	{r7}
 8007eae:	4770      	bx	lr
 8007eb0:	40012c00 	.word	0x40012c00
 8007eb4:	40013400 	.word	0x40013400
 8007eb8:	40000400 	.word	0x40000400
 8007ebc:	40000800 	.word	0x40000800
 8007ec0:	40000c00 	.word	0x40000c00

08007ec4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d101      	bne.n	8007ed6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e041      	b.n	8007f5a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007edc:	b2db      	uxtb	r3, r3
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d106      	bne.n	8007ef0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 f839 	bl	8007f62 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	2202      	movs	r2, #2
 8007ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681a      	ldr	r2, [r3, #0]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	3304      	adds	r3, #4
 8007f00:	4619      	mov	r1, r3
 8007f02:	4610      	mov	r0, r2
 8007f04:	f000 fe92 	bl	8008c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f58:	2300      	movs	r3, #0
}
 8007f5a:	4618      	mov	r0, r3
 8007f5c:	3708      	adds	r7, #8
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}

08007f62 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007f62:	b480      	push	{r7}
 8007f64:	b083      	sub	sp, #12
 8007f66:	af00      	add	r7, sp, #0
 8007f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007f6a:	bf00      	nop
 8007f6c:	370c      	adds	r7, #12
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	bc80      	pop	{r7}
 8007f72:	4770      	bx	lr

08007f74 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007f74:	b580      	push	{r7, lr}
 8007f76:	b084      	sub	sp, #16
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	6078      	str	r0, [r7, #4]
 8007f7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d109      	bne.n	8007f98 <HAL_TIM_PWM_Start+0x24>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	bf14      	ite	ne
 8007f90:	2301      	movne	r3, #1
 8007f92:	2300      	moveq	r3, #0
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	e022      	b.n	8007fde <HAL_TIM_PWM_Start+0x6a>
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	2b04      	cmp	r3, #4
 8007f9c:	d109      	bne.n	8007fb2 <HAL_TIM_PWM_Start+0x3e>
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007fa4:	b2db      	uxtb	r3, r3
 8007fa6:	2b01      	cmp	r3, #1
 8007fa8:	bf14      	ite	ne
 8007faa:	2301      	movne	r3, #1
 8007fac:	2300      	moveq	r3, #0
 8007fae:	b2db      	uxtb	r3, r3
 8007fb0:	e015      	b.n	8007fde <HAL_TIM_PWM_Start+0x6a>
 8007fb2:	683b      	ldr	r3, [r7, #0]
 8007fb4:	2b08      	cmp	r3, #8
 8007fb6:	d109      	bne.n	8007fcc <HAL_TIM_PWM_Start+0x58>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007fbe:	b2db      	uxtb	r3, r3
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	bf14      	ite	ne
 8007fc4:	2301      	movne	r3, #1
 8007fc6:	2300      	moveq	r3, #0
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	e008      	b.n	8007fde <HAL_TIM_PWM_Start+0x6a>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007fd2:	b2db      	uxtb	r3, r3
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	bf14      	ite	ne
 8007fd8:	2301      	movne	r3, #1
 8007fda:	2300      	moveq	r3, #0
 8007fdc:	b2db      	uxtb	r3, r3
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d001      	beq.n	8007fe6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e072      	b.n	80080cc <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d104      	bne.n	8007ff6 <HAL_TIM_PWM_Start+0x82>
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007ff4:	e013      	b.n	800801e <HAL_TIM_PWM_Start+0xaa>
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	d104      	bne.n	8008006 <HAL_TIM_PWM_Start+0x92>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2202      	movs	r2, #2
 8008000:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008004:	e00b      	b.n	800801e <HAL_TIM_PWM_Start+0xaa>
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	2b08      	cmp	r3, #8
 800800a:	d104      	bne.n	8008016 <HAL_TIM_PWM_Start+0xa2>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2202      	movs	r2, #2
 8008010:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008014:	e003      	b.n	800801e <HAL_TIM_PWM_Start+0xaa>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2202      	movs	r2, #2
 800801a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	2201      	movs	r2, #1
 8008024:	6839      	ldr	r1, [r7, #0]
 8008026:	4618      	mov	r0, r3
 8008028:	f001 f9d5 	bl	80093d6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a28      	ldr	r2, [pc, #160]	; (80080d4 <HAL_TIM_PWM_Start+0x160>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d004      	beq.n	8008040 <HAL_TIM_PWM_Start+0xcc>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a27      	ldr	r2, [pc, #156]	; (80080d8 <HAL_TIM_PWM_Start+0x164>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d101      	bne.n	8008044 <HAL_TIM_PWM_Start+0xd0>
 8008040:	2301      	movs	r3, #1
 8008042:	e000      	b.n	8008046 <HAL_TIM_PWM_Start+0xd2>
 8008044:	2300      	movs	r3, #0
 8008046:	2b00      	cmp	r3, #0
 8008048:	d007      	beq.n	800805a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008058:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	4a1d      	ldr	r2, [pc, #116]	; (80080d4 <HAL_TIM_PWM_Start+0x160>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d018      	beq.n	8008096 <HAL_TIM_PWM_Start+0x122>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4a1b      	ldr	r2, [pc, #108]	; (80080d8 <HAL_TIM_PWM_Start+0x164>)
 800806a:	4293      	cmp	r3, r2
 800806c:	d013      	beq.n	8008096 <HAL_TIM_PWM_Start+0x122>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008076:	d00e      	beq.n	8008096 <HAL_TIM_PWM_Start+0x122>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	4a17      	ldr	r2, [pc, #92]	; (80080dc <HAL_TIM_PWM_Start+0x168>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d009      	beq.n	8008096 <HAL_TIM_PWM_Start+0x122>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a16      	ldr	r2, [pc, #88]	; (80080e0 <HAL_TIM_PWM_Start+0x16c>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d004      	beq.n	8008096 <HAL_TIM_PWM_Start+0x122>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a14      	ldr	r2, [pc, #80]	; (80080e4 <HAL_TIM_PWM_Start+0x170>)
 8008092:	4293      	cmp	r3, r2
 8008094:	d111      	bne.n	80080ba <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	689b      	ldr	r3, [r3, #8]
 800809c:	f003 0307 	and.w	r3, r3, #7
 80080a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	2b06      	cmp	r3, #6
 80080a6:	d010      	beq.n	80080ca <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	681a      	ldr	r2, [r3, #0]
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f042 0201 	orr.w	r2, r2, #1
 80080b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80080b8:	e007      	b.n	80080ca <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f042 0201 	orr.w	r2, r2, #1
 80080c8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80080ca:	2300      	movs	r3, #0
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3710      	adds	r7, #16
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}
 80080d4:	40012c00 	.word	0x40012c00
 80080d8:	40013400 	.word	0x40013400
 80080dc:	40000400 	.word	0x40000400
 80080e0:	40000800 	.word	0x40000800
 80080e4:	40000c00 	.word	0x40000c00

080080e8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e041      	b.n	800817e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008100:	b2db      	uxtb	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	d106      	bne.n	8008114 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f000 f839 	bl	8008186 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2202      	movs	r2, #2
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681a      	ldr	r2, [r3, #0]
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	3304      	adds	r3, #4
 8008124:	4619      	mov	r1, r3
 8008126:	4610      	mov	r0, r2
 8008128:	f000 fd80 	bl	8008c2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2201      	movs	r2, #1
 8008130:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2201      	movs	r2, #1
 8008140:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2201      	movs	r2, #1
 8008148:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2201      	movs	r2, #1
 8008150:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2201      	movs	r2, #1
 8008170:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2201      	movs	r2, #1
 8008178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3708      	adds	r7, #8
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8008186:	b480      	push	{r7}
 8008188:	b083      	sub	sp, #12
 800818a:	af00      	add	r7, sp, #0
 800818c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800818e:	bf00      	nop
 8008190:	370c      	adds	r7, #12
 8008192:	46bd      	mov	sp, r7
 8008194:	bc80      	pop	{r7}
 8008196:	4770      	bx	lr

08008198 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008198:	b580      	push	{r7, lr}
 800819a:	b084      	sub	sp, #16
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
 80081a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80081a2:	2300      	movs	r3, #0
 80081a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d104      	bne.n	80081b6 <HAL_TIM_IC_Start_IT+0x1e>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80081b2:	b2db      	uxtb	r3, r3
 80081b4:	e013      	b.n	80081de <HAL_TIM_IC_Start_IT+0x46>
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	2b04      	cmp	r3, #4
 80081ba:	d104      	bne.n	80081c6 <HAL_TIM_IC_Start_IT+0x2e>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	e00b      	b.n	80081de <HAL_TIM_IC_Start_IT+0x46>
 80081c6:	683b      	ldr	r3, [r7, #0]
 80081c8:	2b08      	cmp	r3, #8
 80081ca:	d104      	bne.n	80081d6 <HAL_TIM_IC_Start_IT+0x3e>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081d2:	b2db      	uxtb	r3, r3
 80081d4:	e003      	b.n	80081de <HAL_TIM_IC_Start_IT+0x46>
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d104      	bne.n	80081f0 <HAL_TIM_IC_Start_IT+0x58>
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80081ec:	b2db      	uxtb	r3, r3
 80081ee:	e013      	b.n	8008218 <HAL_TIM_IC_Start_IT+0x80>
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	2b04      	cmp	r3, #4
 80081f4:	d104      	bne.n	8008200 <HAL_TIM_IC_Start_IT+0x68>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	e00b      	b.n	8008218 <HAL_TIM_IC_Start_IT+0x80>
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	2b08      	cmp	r3, #8
 8008204:	d104      	bne.n	8008210 <HAL_TIM_IC_Start_IT+0x78>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800820c:	b2db      	uxtb	r3, r3
 800820e:	e003      	b.n	8008218 <HAL_TIM_IC_Start_IT+0x80>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008216:	b2db      	uxtb	r3, r3
 8008218:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800821a:	7bbb      	ldrb	r3, [r7, #14]
 800821c:	2b01      	cmp	r3, #1
 800821e:	d102      	bne.n	8008226 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8008220:	7b7b      	ldrb	r3, [r7, #13]
 8008222:	2b01      	cmp	r3, #1
 8008224:	d001      	beq.n	800822a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	e0c2      	b.n	80083b0 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d104      	bne.n	800823a <HAL_TIM_IC_Start_IT+0xa2>
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2202      	movs	r2, #2
 8008234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008238:	e013      	b.n	8008262 <HAL_TIM_IC_Start_IT+0xca>
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2b04      	cmp	r3, #4
 800823e:	d104      	bne.n	800824a <HAL_TIM_IC_Start_IT+0xb2>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2202      	movs	r2, #2
 8008244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008248:	e00b      	b.n	8008262 <HAL_TIM_IC_Start_IT+0xca>
 800824a:	683b      	ldr	r3, [r7, #0]
 800824c:	2b08      	cmp	r3, #8
 800824e:	d104      	bne.n	800825a <HAL_TIM_IC_Start_IT+0xc2>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2202      	movs	r2, #2
 8008254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008258:	e003      	b.n	8008262 <HAL_TIM_IC_Start_IT+0xca>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2202      	movs	r2, #2
 800825e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d104      	bne.n	8008272 <HAL_TIM_IC_Start_IT+0xda>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2202      	movs	r2, #2
 800826c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008270:	e013      	b.n	800829a <HAL_TIM_IC_Start_IT+0x102>
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	2b04      	cmp	r3, #4
 8008276:	d104      	bne.n	8008282 <HAL_TIM_IC_Start_IT+0xea>
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2202      	movs	r2, #2
 800827c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008280:	e00b      	b.n	800829a <HAL_TIM_IC_Start_IT+0x102>
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	2b08      	cmp	r3, #8
 8008286:	d104      	bne.n	8008292 <HAL_TIM_IC_Start_IT+0xfa>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2202      	movs	r2, #2
 800828c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008290:	e003      	b.n	800829a <HAL_TIM_IC_Start_IT+0x102>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2202      	movs	r2, #2
 8008296:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	2b0c      	cmp	r3, #12
 800829e:	d841      	bhi.n	8008324 <HAL_TIM_IC_Start_IT+0x18c>
 80082a0:	a201      	add	r2, pc, #4	; (adr r2, 80082a8 <HAL_TIM_IC_Start_IT+0x110>)
 80082a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082a6:	bf00      	nop
 80082a8:	080082dd 	.word	0x080082dd
 80082ac:	08008325 	.word	0x08008325
 80082b0:	08008325 	.word	0x08008325
 80082b4:	08008325 	.word	0x08008325
 80082b8:	080082ef 	.word	0x080082ef
 80082bc:	08008325 	.word	0x08008325
 80082c0:	08008325 	.word	0x08008325
 80082c4:	08008325 	.word	0x08008325
 80082c8:	08008301 	.word	0x08008301
 80082cc:	08008325 	.word	0x08008325
 80082d0:	08008325 	.word	0x08008325
 80082d4:	08008325 	.word	0x08008325
 80082d8:	08008313 	.word	0x08008313
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	68da      	ldr	r2, [r3, #12]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	f042 0202 	orr.w	r2, r2, #2
 80082ea:	60da      	str	r2, [r3, #12]
      break;
 80082ec:	e01d      	b.n	800832a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	68da      	ldr	r2, [r3, #12]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f042 0204 	orr.w	r2, r2, #4
 80082fc:	60da      	str	r2, [r3, #12]
      break;
 80082fe:	e014      	b.n	800832a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	68da      	ldr	r2, [r3, #12]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	f042 0208 	orr.w	r2, r2, #8
 800830e:	60da      	str	r2, [r3, #12]
      break;
 8008310:	e00b      	b.n	800832a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	68da      	ldr	r2, [r3, #12]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f042 0210 	orr.w	r2, r2, #16
 8008320:	60da      	str	r2, [r3, #12]
      break;
 8008322:	e002      	b.n	800832a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8008324:	2301      	movs	r3, #1
 8008326:	73fb      	strb	r3, [r7, #15]
      break;
 8008328:	bf00      	nop
  }

  if (status == HAL_OK)
 800832a:	7bfb      	ldrb	r3, [r7, #15]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d13e      	bne.n	80083ae <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	2201      	movs	r2, #1
 8008336:	6839      	ldr	r1, [r7, #0]
 8008338:	4618      	mov	r0, r3
 800833a:	f001 f84c 	bl	80093d6 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a1d      	ldr	r2, [pc, #116]	; (80083b8 <HAL_TIM_IC_Start_IT+0x220>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d018      	beq.n	800837a <HAL_TIM_IC_Start_IT+0x1e2>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a1b      	ldr	r2, [pc, #108]	; (80083bc <HAL_TIM_IC_Start_IT+0x224>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d013      	beq.n	800837a <HAL_TIM_IC_Start_IT+0x1e2>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800835a:	d00e      	beq.n	800837a <HAL_TIM_IC_Start_IT+0x1e2>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a17      	ldr	r2, [pc, #92]	; (80083c0 <HAL_TIM_IC_Start_IT+0x228>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d009      	beq.n	800837a <HAL_TIM_IC_Start_IT+0x1e2>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a16      	ldr	r2, [pc, #88]	; (80083c4 <HAL_TIM_IC_Start_IT+0x22c>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d004      	beq.n	800837a <HAL_TIM_IC_Start_IT+0x1e2>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	4a14      	ldr	r2, [pc, #80]	; (80083c8 <HAL_TIM_IC_Start_IT+0x230>)
 8008376:	4293      	cmp	r3, r2
 8008378:	d111      	bne.n	800839e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	689b      	ldr	r3, [r3, #8]
 8008380:	f003 0307 	and.w	r3, r3, #7
 8008384:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	2b06      	cmp	r3, #6
 800838a:	d010      	beq.n	80083ae <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	681a      	ldr	r2, [r3, #0]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f042 0201 	orr.w	r2, r2, #1
 800839a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800839c:	e007      	b.n	80083ae <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f042 0201 	orr.w	r2, r2, #1
 80083ac:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80083ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}
 80083b8:	40012c00 	.word	0x40012c00
 80083bc:	40013400 	.word	0x40013400
 80083c0:	40000400 	.word	0x40000400
 80083c4:	40000800 	.word	0x40000800
 80083c8:	40000c00 	.word	0x40000c00

080083cc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b086      	sub	sp, #24
 80083d0:	af00      	add	r7, sp, #0
 80083d2:	6078      	str	r0, [r7, #4]
 80083d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d101      	bne.n	80083e0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80083dc:	2301      	movs	r3, #1
 80083de:	e093      	b.n	8008508 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d106      	bne.n	80083fa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	2200      	movs	r2, #0
 80083f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f7fa fbeb 	bl	8002bd0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	2202      	movs	r2, #2
 80083fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	687a      	ldr	r2, [r7, #4]
 800840a:	6812      	ldr	r2, [r2, #0]
 800840c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008410:	f023 0307 	bic.w	r3, r3, #7
 8008414:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	3304      	adds	r3, #4
 800841e:	4619      	mov	r1, r3
 8008420:	4610      	mov	r0, r2
 8008422:	f000 fc03 	bl	8008c2c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	689b      	ldr	r3, [r3, #8]
 800842c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	699b      	ldr	r3, [r3, #24]
 8008434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	6a1b      	ldr	r3, [r3, #32]
 800843c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	697a      	ldr	r2, [r7, #20]
 8008444:	4313      	orrs	r3, r2
 8008446:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008448:	693b      	ldr	r3, [r7, #16]
 800844a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800844e:	f023 0303 	bic.w	r3, r3, #3
 8008452:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008454:	683b      	ldr	r3, [r7, #0]
 8008456:	689a      	ldr	r2, [r3, #8]
 8008458:	683b      	ldr	r3, [r7, #0]
 800845a:	699b      	ldr	r3, [r3, #24]
 800845c:	021b      	lsls	r3, r3, #8
 800845e:	4313      	orrs	r3, r2
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	4313      	orrs	r3, r2
 8008464:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800846c:	f023 030c 	bic.w	r3, r3, #12
 8008470:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008478:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800847c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800847e:	683b      	ldr	r3, [r7, #0]
 8008480:	68da      	ldr	r2, [r3, #12]
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	69db      	ldr	r3, [r3, #28]
 8008486:	021b      	lsls	r3, r3, #8
 8008488:	4313      	orrs	r3, r2
 800848a:	693a      	ldr	r2, [r7, #16]
 800848c:	4313      	orrs	r3, r2
 800848e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	691b      	ldr	r3, [r3, #16]
 8008494:	011a      	lsls	r2, r3, #4
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	6a1b      	ldr	r3, [r3, #32]
 800849a:	031b      	lsls	r3, r3, #12
 800849c:	4313      	orrs	r3, r2
 800849e:	693a      	ldr	r2, [r7, #16]
 80084a0:	4313      	orrs	r3, r2
 80084a2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80084aa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	685a      	ldr	r2, [r3, #4]
 80084b0:	683b      	ldr	r3, [r7, #0]
 80084b2:	695b      	ldr	r3, [r3, #20]
 80084b4:	011b      	lsls	r3, r3, #4
 80084b6:	4313      	orrs	r3, r2
 80084b8:	68fa      	ldr	r2, [r7, #12]
 80084ba:	4313      	orrs	r3, r2
 80084bc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	693a      	ldr	r2, [r7, #16]
 80084cc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	68fa      	ldr	r2, [r7, #12]
 80084d4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2201      	movs	r2, #1
 80084da:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2201      	movs	r2, #1
 80084e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2201      	movs	r2, #1
 80084f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2201      	movs	r2, #1
 80084fa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	2201      	movs	r2, #1
 8008502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008506:	2300      	movs	r3, #0
}
 8008508:	4618      	mov	r0, r3
 800850a:	3718      	adds	r7, #24
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}

08008510 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b082      	sub	sp, #8
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	691b      	ldr	r3, [r3, #16]
 800851e:	f003 0302 	and.w	r3, r3, #2
 8008522:	2b02      	cmp	r3, #2
 8008524:	d122      	bne.n	800856c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	68db      	ldr	r3, [r3, #12]
 800852c:	f003 0302 	and.w	r3, r3, #2
 8008530:	2b02      	cmp	r3, #2
 8008532:	d11b      	bne.n	800856c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f06f 0202 	mvn.w	r2, #2
 800853c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2201      	movs	r2, #1
 8008542:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	699b      	ldr	r3, [r3, #24]
 800854a:	f003 0303 	and.w	r3, r3, #3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d003      	beq.n	800855a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008552:	6878      	ldr	r0, [r7, #4]
 8008554:	f7fe f8d6 	bl	8006704 <HAL_TIM_IC_CaptureCallback>
 8008558:	e005      	b.n	8008566 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f000 fb4a 	bl	8008bf4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008560:	6878      	ldr	r0, [r7, #4]
 8008562:	f000 fb50 	bl	8008c06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2200      	movs	r2, #0
 800856a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	691b      	ldr	r3, [r3, #16]
 8008572:	f003 0304 	and.w	r3, r3, #4
 8008576:	2b04      	cmp	r3, #4
 8008578:	d122      	bne.n	80085c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	68db      	ldr	r3, [r3, #12]
 8008580:	f003 0304 	and.w	r3, r3, #4
 8008584:	2b04      	cmp	r3, #4
 8008586:	d11b      	bne.n	80085c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f06f 0204 	mvn.w	r2, #4
 8008590:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2202      	movs	r2, #2
 8008596:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	699b      	ldr	r3, [r3, #24]
 800859e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d003      	beq.n	80085ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f7fe f8ac 	bl	8006704 <HAL_TIM_IC_CaptureCallback>
 80085ac:	e005      	b.n	80085ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f000 fb20 	bl	8008bf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f000 fb26 	bl	8008c06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	691b      	ldr	r3, [r3, #16]
 80085c6:	f003 0308 	and.w	r3, r3, #8
 80085ca:	2b08      	cmp	r3, #8
 80085cc:	d122      	bne.n	8008614 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68db      	ldr	r3, [r3, #12]
 80085d4:	f003 0308 	and.w	r3, r3, #8
 80085d8:	2b08      	cmp	r3, #8
 80085da:	d11b      	bne.n	8008614 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f06f 0208 	mvn.w	r2, #8
 80085e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2204      	movs	r2, #4
 80085ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	69db      	ldr	r3, [r3, #28]
 80085f2:	f003 0303 	and.w	r3, r3, #3
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d003      	beq.n	8008602 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80085fa:	6878      	ldr	r0, [r7, #4]
 80085fc:	f7fe f882 	bl	8006704 <HAL_TIM_IC_CaptureCallback>
 8008600:	e005      	b.n	800860e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f000 faf6 	bl	8008bf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fafc 	bl	8008c06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2200      	movs	r2, #0
 8008612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	691b      	ldr	r3, [r3, #16]
 800861a:	f003 0310 	and.w	r3, r3, #16
 800861e:	2b10      	cmp	r3, #16
 8008620:	d122      	bne.n	8008668 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	68db      	ldr	r3, [r3, #12]
 8008628:	f003 0310 	and.w	r3, r3, #16
 800862c:	2b10      	cmp	r3, #16
 800862e:	d11b      	bne.n	8008668 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f06f 0210 	mvn.w	r2, #16
 8008638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	2208      	movs	r2, #8
 800863e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	69db      	ldr	r3, [r3, #28]
 8008646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800864a:	2b00      	cmp	r3, #0
 800864c:	d003      	beq.n	8008656 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800864e:	6878      	ldr	r0, [r7, #4]
 8008650:	f7fe f858 	bl	8006704 <HAL_TIM_IC_CaptureCallback>
 8008654:	e005      	b.n	8008662 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008656:	6878      	ldr	r0, [r7, #4]
 8008658:	f000 facc 	bl	8008bf4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 fad2 	bl	8008c06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	691b      	ldr	r3, [r3, #16]
 800866e:	f003 0301 	and.w	r3, r3, #1
 8008672:	2b01      	cmp	r3, #1
 8008674:	d10e      	bne.n	8008694 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	f003 0301 	and.w	r3, r3, #1
 8008680:	2b01      	cmp	r3, #1
 8008682:	d107      	bne.n	8008694 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f06f 0201 	mvn.w	r2, #1
 800868c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f7f9 fe86 	bl	80023a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	691b      	ldr	r3, [r3, #16]
 800869a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800869e:	2b80      	cmp	r3, #128	; 0x80
 80086a0:	d10e      	bne.n	80086c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	68db      	ldr	r3, [r3, #12]
 80086a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086ac:	2b80      	cmp	r3, #128	; 0x80
 80086ae:	d107      	bne.n	80086c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80086b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80086ba:	6878      	ldr	r0, [r7, #4]
 80086bc:	f000 ff76 	bl	80095ac <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	691b      	ldr	r3, [r3, #16]
 80086c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086ca:	2b40      	cmp	r3, #64	; 0x40
 80086cc:	d10e      	bne.n	80086ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	68db      	ldr	r3, [r3, #12]
 80086d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086d8:	2b40      	cmp	r3, #64	; 0x40
 80086da:	d107      	bne.n	80086ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80086e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	f000 fa96 	bl	8008c18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	f003 0320 	and.w	r3, r3, #32
 80086f6:	2b20      	cmp	r3, #32
 80086f8:	d10e      	bne.n	8008718 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	68db      	ldr	r3, [r3, #12]
 8008700:	f003 0320 	and.w	r3, r3, #32
 8008704:	2b20      	cmp	r3, #32
 8008706:	d107      	bne.n	8008718 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f06f 0220 	mvn.w	r2, #32
 8008710:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 ff41 	bl	800959a <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008718:	bf00      	nop
 800871a:	3708      	adds	r7, #8
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}

08008720 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8008720:	b580      	push	{r7, lr}
 8008722:	b086      	sub	sp, #24
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800872c:	2300      	movs	r3, #0
 800872e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008736:	2b01      	cmp	r3, #1
 8008738:	d101      	bne.n	800873e <HAL_TIM_IC_ConfigChannel+0x1e>
 800873a:	2302      	movs	r3, #2
 800873c:	e088      	b.n	8008850 <HAL_TIM_IC_ConfigChannel+0x130>
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	2201      	movs	r2, #1
 8008742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2b00      	cmp	r3, #0
 800874a:	d11b      	bne.n	8008784 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	6818      	ldr	r0, [r3, #0]
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	6819      	ldr	r1, [r3, #0]
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	685a      	ldr	r2, [r3, #4]
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	68db      	ldr	r3, [r3, #12]
 800875c:	f000 fc8c 	bl	8009078 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	699a      	ldr	r2, [r3, #24]
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f022 020c 	bic.w	r2, r2, #12
 800876e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	6999      	ldr	r1, [r3, #24]
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	689a      	ldr	r2, [r3, #8]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	430a      	orrs	r2, r1
 8008780:	619a      	str	r2, [r3, #24]
 8008782:	e060      	b.n	8008846 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b04      	cmp	r3, #4
 8008788:	d11c      	bne.n	80087c4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6818      	ldr	r0, [r3, #0]
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	6819      	ldr	r1, [r3, #0]
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	68bb      	ldr	r3, [r7, #8]
 8008798:	68db      	ldr	r3, [r3, #12]
 800879a:	f000 fd01 	bl	80091a0 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	699a      	ldr	r2, [r3, #24]
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80087ac:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	6999      	ldr	r1, [r3, #24]
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	021a      	lsls	r2, r3, #8
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	430a      	orrs	r2, r1
 80087c0:	619a      	str	r2, [r3, #24]
 80087c2:	e040      	b.n	8008846 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	2b08      	cmp	r3, #8
 80087c8:	d11b      	bne.n	8008802 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	6818      	ldr	r0, [r3, #0]
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	6819      	ldr	r1, [r3, #0]
 80087d2:	68bb      	ldr	r3, [r7, #8]
 80087d4:	685a      	ldr	r2, [r3, #4]
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	f000 fd4c 	bl	8009276 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	69da      	ldr	r2, [r3, #28]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f022 020c 	bic.w	r2, r2, #12
 80087ec:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	69d9      	ldr	r1, [r3, #28]
 80087f4:	68bb      	ldr	r3, [r7, #8]
 80087f6:	689a      	ldr	r2, [r3, #8]
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	430a      	orrs	r2, r1
 80087fe:	61da      	str	r2, [r3, #28]
 8008800:	e021      	b.n	8008846 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2b0c      	cmp	r3, #12
 8008806:	d11c      	bne.n	8008842 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6818      	ldr	r0, [r3, #0]
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	6819      	ldr	r1, [r3, #0]
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	685a      	ldr	r2, [r3, #4]
 8008814:	68bb      	ldr	r3, [r7, #8]
 8008816:	68db      	ldr	r3, [r3, #12]
 8008818:	f000 fd68 	bl	80092ec <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	69da      	ldr	r2, [r3, #28]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800882a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	69d9      	ldr	r1, [r3, #28]
 8008832:	68bb      	ldr	r3, [r7, #8]
 8008834:	689b      	ldr	r3, [r3, #8]
 8008836:	021a      	lsls	r2, r3, #8
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	430a      	orrs	r2, r1
 800883e:	61da      	str	r2, [r3, #28]
 8008840:	e001      	b.n	8008846 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	2200      	movs	r2, #0
 800884a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800884e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008850:	4618      	mov	r0, r3
 8008852:	3718      	adds	r7, #24
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b086      	sub	sp, #24
 800885c:	af00      	add	r7, sp, #0
 800885e:	60f8      	str	r0, [r7, #12]
 8008860:	60b9      	str	r1, [r7, #8]
 8008862:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008864:	2300      	movs	r3, #0
 8008866:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800886e:	2b01      	cmp	r3, #1
 8008870:	d101      	bne.n	8008876 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008872:	2302      	movs	r3, #2
 8008874:	e0ae      	b.n	80089d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2201      	movs	r2, #1
 800887a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2b0c      	cmp	r3, #12
 8008882:	f200 809f 	bhi.w	80089c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008886:	a201      	add	r2, pc, #4	; (adr r2, 800888c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800888c:	080088c1 	.word	0x080088c1
 8008890:	080089c5 	.word	0x080089c5
 8008894:	080089c5 	.word	0x080089c5
 8008898:	080089c5 	.word	0x080089c5
 800889c:	08008901 	.word	0x08008901
 80088a0:	080089c5 	.word	0x080089c5
 80088a4:	080089c5 	.word	0x080089c5
 80088a8:	080089c5 	.word	0x080089c5
 80088ac:	08008943 	.word	0x08008943
 80088b0:	080089c5 	.word	0x080089c5
 80088b4:	080089c5 	.word	0x080089c5
 80088b8:	080089c5 	.word	0x080089c5
 80088bc:	08008983 	.word	0x08008983
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	68b9      	ldr	r1, [r7, #8]
 80088c6:	4618      	mov	r0, r3
 80088c8:	f000 fa2a 	bl	8008d20 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	699a      	ldr	r2, [r3, #24]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	f042 0208 	orr.w	r2, r2, #8
 80088da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	699a      	ldr	r2, [r3, #24]
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f022 0204 	bic.w	r2, r2, #4
 80088ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	6999      	ldr	r1, [r3, #24]
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	691a      	ldr	r2, [r3, #16]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	430a      	orrs	r2, r1
 80088fc:	619a      	str	r2, [r3, #24]
      break;
 80088fe:	e064      	b.n	80089ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	68b9      	ldr	r1, [r7, #8]
 8008906:	4618      	mov	r0, r3
 8008908:	f000 fa7a 	bl	8008e00 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	699a      	ldr	r2, [r3, #24]
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800891a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	699a      	ldr	r2, [r3, #24]
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800892a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	6999      	ldr	r1, [r3, #24]
 8008932:	68bb      	ldr	r3, [r7, #8]
 8008934:	691b      	ldr	r3, [r3, #16]
 8008936:	021a      	lsls	r2, r3, #8
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	430a      	orrs	r2, r1
 800893e:	619a      	str	r2, [r3, #24]
      break;
 8008940:	e043      	b.n	80089ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	68b9      	ldr	r1, [r7, #8]
 8008948:	4618      	mov	r0, r3
 800894a:	f000 facd 	bl	8008ee8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	69da      	ldr	r2, [r3, #28]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f042 0208 	orr.w	r2, r2, #8
 800895c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	69da      	ldr	r2, [r3, #28]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	f022 0204 	bic.w	r2, r2, #4
 800896c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	69d9      	ldr	r1, [r3, #28]
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	691a      	ldr	r2, [r3, #16]
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	430a      	orrs	r2, r1
 800897e:	61da      	str	r2, [r3, #28]
      break;
 8008980:	e023      	b.n	80089ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	68b9      	ldr	r1, [r7, #8]
 8008988:	4618      	mov	r0, r3
 800898a:	f000 fb21 	bl	8008fd0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	69da      	ldr	r2, [r3, #28]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800899c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	69da      	ldr	r2, [r3, #28]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	69d9      	ldr	r1, [r3, #28]
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	691b      	ldr	r3, [r3, #16]
 80089b8:	021a      	lsls	r2, r3, #8
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	430a      	orrs	r2, r1
 80089c0:	61da      	str	r2, [r3, #28]
      break;
 80089c2:	e002      	b.n	80089ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80089c4:	2301      	movs	r3, #1
 80089c6:	75fb      	strb	r3, [r7, #23]
      break;
 80089c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	2200      	movs	r2, #0
 80089ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3718      	adds	r7, #24
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b084      	sub	sp, #16
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80089e6:	2300      	movs	r3, #0
 80089e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d101      	bne.n	80089f8 <HAL_TIM_ConfigClockSource+0x1c>
 80089f4:	2302      	movs	r3, #2
 80089f6:	e0b4      	b.n	8008b62 <HAL_TIM_ConfigClockSource+0x186>
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2201      	movs	r2, #1
 80089fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2202      	movs	r2, #2
 8008a04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	689b      	ldr	r3, [r3, #8]
 8008a0e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008a10:	68bb      	ldr	r3, [r7, #8]
 8008a12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008a16:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a18:	68bb      	ldr	r3, [r7, #8]
 8008a1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008a1e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a30:	d03e      	beq.n	8008ab0 <HAL_TIM_ConfigClockSource+0xd4>
 8008a32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a36:	f200 8087 	bhi.w	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
 8008a3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a3e:	f000 8086 	beq.w	8008b4e <HAL_TIM_ConfigClockSource+0x172>
 8008a42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a46:	d87f      	bhi.n	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
 8008a48:	2b70      	cmp	r3, #112	; 0x70
 8008a4a:	d01a      	beq.n	8008a82 <HAL_TIM_ConfigClockSource+0xa6>
 8008a4c:	2b70      	cmp	r3, #112	; 0x70
 8008a4e:	d87b      	bhi.n	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
 8008a50:	2b60      	cmp	r3, #96	; 0x60
 8008a52:	d050      	beq.n	8008af6 <HAL_TIM_ConfigClockSource+0x11a>
 8008a54:	2b60      	cmp	r3, #96	; 0x60
 8008a56:	d877      	bhi.n	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
 8008a58:	2b50      	cmp	r3, #80	; 0x50
 8008a5a:	d03c      	beq.n	8008ad6 <HAL_TIM_ConfigClockSource+0xfa>
 8008a5c:	2b50      	cmp	r3, #80	; 0x50
 8008a5e:	d873      	bhi.n	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
 8008a60:	2b40      	cmp	r3, #64	; 0x40
 8008a62:	d058      	beq.n	8008b16 <HAL_TIM_ConfigClockSource+0x13a>
 8008a64:	2b40      	cmp	r3, #64	; 0x40
 8008a66:	d86f      	bhi.n	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
 8008a68:	2b30      	cmp	r3, #48	; 0x30
 8008a6a:	d064      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x15a>
 8008a6c:	2b30      	cmp	r3, #48	; 0x30
 8008a6e:	d86b      	bhi.n	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
 8008a70:	2b20      	cmp	r3, #32
 8008a72:	d060      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x15a>
 8008a74:	2b20      	cmp	r3, #32
 8008a76:	d867      	bhi.n	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d05c      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x15a>
 8008a7c:	2b10      	cmp	r3, #16
 8008a7e:	d05a      	beq.n	8008b36 <HAL_TIM_ConfigClockSource+0x15a>
 8008a80:	e062      	b.n	8008b48 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6818      	ldr	r0, [r3, #0]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	6899      	ldr	r1, [r3, #8]
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	685a      	ldr	r2, [r3, #4]
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	f000 fc81 	bl	8009398 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a9e:	68bb      	ldr	r3, [r7, #8]
 8008aa0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008aa4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	68ba      	ldr	r2, [r7, #8]
 8008aac:	609a      	str	r2, [r3, #8]
      break;
 8008aae:	e04f      	b.n	8008b50 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	6818      	ldr	r0, [r3, #0]
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	6899      	ldr	r1, [r3, #8]
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	685a      	ldr	r2, [r3, #4]
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	68db      	ldr	r3, [r3, #12]
 8008ac0:	f000 fc6a 	bl	8009398 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	689a      	ldr	r2, [r3, #8]
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ad2:	609a      	str	r2, [r3, #8]
      break;
 8008ad4:	e03c      	b.n	8008b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	6818      	ldr	r0, [r3, #0]
 8008ada:	683b      	ldr	r3, [r7, #0]
 8008adc:	6859      	ldr	r1, [r3, #4]
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	68db      	ldr	r3, [r3, #12]
 8008ae2:	461a      	mov	r2, r3
 8008ae4:	f000 fb2e 	bl	8009144 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	2150      	movs	r1, #80	; 0x50
 8008aee:	4618      	mov	r0, r3
 8008af0:	f000 fc38 	bl	8009364 <TIM_ITRx_SetConfig>
      break;
 8008af4:	e02c      	b.n	8008b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	6818      	ldr	r0, [r3, #0]
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	6859      	ldr	r1, [r3, #4]
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	68db      	ldr	r3, [r3, #12]
 8008b02:	461a      	mov	r2, r3
 8008b04:	f000 fb88 	bl	8009218 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	2160      	movs	r1, #96	; 0x60
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f000 fc28 	bl	8009364 <TIM_ITRx_SetConfig>
      break;
 8008b14:	e01c      	b.n	8008b50 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6818      	ldr	r0, [r3, #0]
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	6859      	ldr	r1, [r3, #4]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	461a      	mov	r2, r3
 8008b24:	f000 fb0e 	bl	8009144 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	2140      	movs	r1, #64	; 0x40
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f000 fc18 	bl	8009364 <TIM_ITRx_SetConfig>
      break;
 8008b34:	e00c      	b.n	8008b50 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	4619      	mov	r1, r3
 8008b40:	4610      	mov	r0, r2
 8008b42:	f000 fc0f 	bl	8009364 <TIM_ITRx_SetConfig>
      break;
 8008b46:	e003      	b.n	8008b50 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008b48:	2301      	movs	r3, #1
 8008b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8008b4c:	e000      	b.n	8008b50 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008b4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008b60:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b62:	4618      	mov	r0, r3
 8008b64:	3710      	adds	r7, #16
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bd80      	pop	{r7, pc}
	...

08008b6c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b6c:	b480      	push	{r7}
 8008b6e:	b085      	sub	sp, #20
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	6078      	str	r0, [r7, #4]
 8008b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8008b76:	2300      	movs	r3, #0
 8008b78:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	2b0c      	cmp	r3, #12
 8008b7e:	d831      	bhi.n	8008be4 <HAL_TIM_ReadCapturedValue+0x78>
 8008b80:	a201      	add	r2, pc, #4	; (adr r2, 8008b88 <HAL_TIM_ReadCapturedValue+0x1c>)
 8008b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b86:	bf00      	nop
 8008b88:	08008bbd 	.word	0x08008bbd
 8008b8c:	08008be5 	.word	0x08008be5
 8008b90:	08008be5 	.word	0x08008be5
 8008b94:	08008be5 	.word	0x08008be5
 8008b98:	08008bc7 	.word	0x08008bc7
 8008b9c:	08008be5 	.word	0x08008be5
 8008ba0:	08008be5 	.word	0x08008be5
 8008ba4:	08008be5 	.word	0x08008be5
 8008ba8:	08008bd1 	.word	0x08008bd1
 8008bac:	08008be5 	.word	0x08008be5
 8008bb0:	08008be5 	.word	0x08008be5
 8008bb4:	08008be5 	.word	0x08008be5
 8008bb8:	08008bdb 	.word	0x08008bdb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc2:	60fb      	str	r3, [r7, #12]

      break;
 8008bc4:	e00f      	b.n	8008be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bcc:	60fb      	str	r3, [r7, #12]

      break;
 8008bce:	e00a      	b.n	8008be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008bd6:	60fb      	str	r3, [r7, #12]

      break;
 8008bd8:	e005      	b.n	8008be6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008be0:	60fb      	str	r3, [r7, #12]

      break;
 8008be2:	e000      	b.n	8008be6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8008be4:	bf00      	nop
  }

  return tmpreg;
 8008be6:	68fb      	ldr	r3, [r7, #12]
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	3714      	adds	r7, #20
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bc80      	pop	{r7}
 8008bf0:	4770      	bx	lr
 8008bf2:	bf00      	nop

08008bf4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008bf4:	b480      	push	{r7}
 8008bf6:	b083      	sub	sp, #12
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008bfc:	bf00      	nop
 8008bfe:	370c      	adds	r7, #12
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bc80      	pop	{r7}
 8008c04:	4770      	bx	lr

08008c06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008c06:	b480      	push	{r7}
 8008c08:	b083      	sub	sp, #12
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008c0e:	bf00      	nop
 8008c10:	370c      	adds	r7, #12
 8008c12:	46bd      	mov	sp, r7
 8008c14:	bc80      	pop	{r7}
 8008c16:	4770      	bx	lr

08008c18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008c18:	b480      	push	{r7}
 8008c1a:	b083      	sub	sp, #12
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bc80      	pop	{r7}
 8008c28:	4770      	bx	lr
	...

08008c2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b085      	sub	sp, #20
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
 8008c34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	4a33      	ldr	r2, [pc, #204]	; (8008d0c <TIM_Base_SetConfig+0xe0>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d013      	beq.n	8008c6c <TIM_Base_SetConfig+0x40>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	4a32      	ldr	r2, [pc, #200]	; (8008d10 <TIM_Base_SetConfig+0xe4>)
 8008c48:	4293      	cmp	r3, r2
 8008c4a:	d00f      	beq.n	8008c6c <TIM_Base_SetConfig+0x40>
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c52:	d00b      	beq.n	8008c6c <TIM_Base_SetConfig+0x40>
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	4a2f      	ldr	r2, [pc, #188]	; (8008d14 <TIM_Base_SetConfig+0xe8>)
 8008c58:	4293      	cmp	r3, r2
 8008c5a:	d007      	beq.n	8008c6c <TIM_Base_SetConfig+0x40>
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	4a2e      	ldr	r2, [pc, #184]	; (8008d18 <TIM_Base_SetConfig+0xec>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d003      	beq.n	8008c6c <TIM_Base_SetConfig+0x40>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	4a2d      	ldr	r2, [pc, #180]	; (8008d1c <TIM_Base_SetConfig+0xf0>)
 8008c68:	4293      	cmp	r3, r2
 8008c6a:	d108      	bne.n	8008c7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	685b      	ldr	r3, [r3, #4]
 8008c78:	68fa      	ldr	r2, [r7, #12]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	4a22      	ldr	r2, [pc, #136]	; (8008d0c <TIM_Base_SetConfig+0xe0>)
 8008c82:	4293      	cmp	r3, r2
 8008c84:	d013      	beq.n	8008cae <TIM_Base_SetConfig+0x82>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	4a21      	ldr	r2, [pc, #132]	; (8008d10 <TIM_Base_SetConfig+0xe4>)
 8008c8a:	4293      	cmp	r3, r2
 8008c8c:	d00f      	beq.n	8008cae <TIM_Base_SetConfig+0x82>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c94:	d00b      	beq.n	8008cae <TIM_Base_SetConfig+0x82>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	4a1e      	ldr	r2, [pc, #120]	; (8008d14 <TIM_Base_SetConfig+0xe8>)
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d007      	beq.n	8008cae <TIM_Base_SetConfig+0x82>
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	4a1d      	ldr	r2, [pc, #116]	; (8008d18 <TIM_Base_SetConfig+0xec>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d003      	beq.n	8008cae <TIM_Base_SetConfig+0x82>
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	4a1c      	ldr	r2, [pc, #112]	; (8008d1c <TIM_Base_SetConfig+0xf0>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d108      	bne.n	8008cc0 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008cb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	68fa      	ldr	r2, [r7, #12]
 8008cbc:	4313      	orrs	r3, r2
 8008cbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	695b      	ldr	r3, [r3, #20]
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	68fa      	ldr	r2, [r7, #12]
 8008cd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	689a      	ldr	r2, [r3, #8]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008cdc:	683b      	ldr	r3, [r7, #0]
 8008cde:	681a      	ldr	r2, [r3, #0]
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	4a09      	ldr	r2, [pc, #36]	; (8008d0c <TIM_Base_SetConfig+0xe0>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d003      	beq.n	8008cf4 <TIM_Base_SetConfig+0xc8>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	4a08      	ldr	r2, [pc, #32]	; (8008d10 <TIM_Base_SetConfig+0xe4>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d103      	bne.n	8008cfc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	691a      	ldr	r2, [r3, #16]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	2201      	movs	r2, #1
 8008d00:	615a      	str	r2, [r3, #20]
}
 8008d02:	bf00      	nop
 8008d04:	3714      	adds	r7, #20
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bc80      	pop	{r7}
 8008d0a:	4770      	bx	lr
 8008d0c:	40012c00 	.word	0x40012c00
 8008d10:	40013400 	.word	0x40013400
 8008d14:	40000400 	.word	0x40000400
 8008d18:	40000800 	.word	0x40000800
 8008d1c:	40000c00 	.word	0x40000c00

08008d20 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d20:	b480      	push	{r7}
 8008d22:	b087      	sub	sp, #28
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a1b      	ldr	r3, [r3, #32]
 8008d2e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6a1b      	ldr	r3, [r3, #32]
 8008d34:	f023 0201 	bic.w	r2, r3, #1
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	685b      	ldr	r3, [r3, #4]
 8008d40:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	699b      	ldr	r3, [r3, #24]
 8008d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	f023 0303 	bic.w	r3, r3, #3
 8008d56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	68fa      	ldr	r2, [r7, #12]
 8008d5e:	4313      	orrs	r3, r2
 8008d60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008d62:	697b      	ldr	r3, [r7, #20]
 8008d64:	f023 0302 	bic.w	r3, r3, #2
 8008d68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	689b      	ldr	r3, [r3, #8]
 8008d6e:	697a      	ldr	r2, [r7, #20]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	4a20      	ldr	r2, [pc, #128]	; (8008df8 <TIM_OC1_SetConfig+0xd8>)
 8008d78:	4293      	cmp	r3, r2
 8008d7a:	d003      	beq.n	8008d84 <TIM_OC1_SetConfig+0x64>
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	4a1f      	ldr	r2, [pc, #124]	; (8008dfc <TIM_OC1_SetConfig+0xdc>)
 8008d80:	4293      	cmp	r3, r2
 8008d82:	d10c      	bne.n	8008d9e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	f023 0308 	bic.w	r3, r3, #8
 8008d8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	68db      	ldr	r3, [r3, #12]
 8008d90:	697a      	ldr	r2, [r7, #20]
 8008d92:	4313      	orrs	r3, r2
 8008d94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008d96:	697b      	ldr	r3, [r7, #20]
 8008d98:	f023 0304 	bic.w	r3, r3, #4
 8008d9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	4a15      	ldr	r2, [pc, #84]	; (8008df8 <TIM_OC1_SetConfig+0xd8>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d003      	beq.n	8008dae <TIM_OC1_SetConfig+0x8e>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	4a14      	ldr	r2, [pc, #80]	; (8008dfc <TIM_OC1_SetConfig+0xdc>)
 8008daa:	4293      	cmp	r3, r2
 8008dac:	d111      	bne.n	8008dd2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008db4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008dbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	695b      	ldr	r3, [r3, #20]
 8008dc2:	693a      	ldr	r2, [r7, #16]
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	699b      	ldr	r3, [r3, #24]
 8008dcc:	693a      	ldr	r2, [r7, #16]
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	693a      	ldr	r2, [r7, #16]
 8008dd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	685a      	ldr	r2, [r3, #4]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	697a      	ldr	r2, [r7, #20]
 8008dea:	621a      	str	r2, [r3, #32]
}
 8008dec:	bf00      	nop
 8008dee:	371c      	adds	r7, #28
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bc80      	pop	{r7}
 8008df4:	4770      	bx	lr
 8008df6:	bf00      	nop
 8008df8:	40012c00 	.word	0x40012c00
 8008dfc:	40013400 	.word	0x40013400

08008e00 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e00:	b480      	push	{r7}
 8008e02:	b087      	sub	sp, #28
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
 8008e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6a1b      	ldr	r3, [r3, #32]
 8008e0e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6a1b      	ldr	r3, [r3, #32]
 8008e14:	f023 0210 	bic.w	r2, r3, #16
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	685b      	ldr	r3, [r3, #4]
 8008e20:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	699b      	ldr	r3, [r3, #24]
 8008e26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	021b      	lsls	r3, r3, #8
 8008e3e:	68fa      	ldr	r2, [r7, #12]
 8008e40:	4313      	orrs	r3, r2
 8008e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008e44:	697b      	ldr	r3, [r7, #20]
 8008e46:	f023 0320 	bic.w	r3, r3, #32
 8008e4a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	689b      	ldr	r3, [r3, #8]
 8008e50:	011b      	lsls	r3, r3, #4
 8008e52:	697a      	ldr	r2, [r7, #20]
 8008e54:	4313      	orrs	r3, r2
 8008e56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	4a21      	ldr	r2, [pc, #132]	; (8008ee0 <TIM_OC2_SetConfig+0xe0>)
 8008e5c:	4293      	cmp	r3, r2
 8008e5e:	d003      	beq.n	8008e68 <TIM_OC2_SetConfig+0x68>
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	4a20      	ldr	r2, [pc, #128]	; (8008ee4 <TIM_OC2_SetConfig+0xe4>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d10d      	bne.n	8008e84 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008e68:	697b      	ldr	r3, [r7, #20]
 8008e6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008e6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	011b      	lsls	r3, r3, #4
 8008e76:	697a      	ldr	r2, [r7, #20]
 8008e78:	4313      	orrs	r3, r2
 8008e7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a16      	ldr	r2, [pc, #88]	; (8008ee0 <TIM_OC2_SetConfig+0xe0>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d003      	beq.n	8008e94 <TIM_OC2_SetConfig+0x94>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a15      	ldr	r2, [pc, #84]	; (8008ee4 <TIM_OC2_SetConfig+0xe4>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d113      	bne.n	8008ebc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008e94:	693b      	ldr	r3, [r7, #16]
 8008e96:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008e9a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ea2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	695b      	ldr	r3, [r3, #20]
 8008ea8:	009b      	lsls	r3, r3, #2
 8008eaa:	693a      	ldr	r2, [r7, #16]
 8008eac:	4313      	orrs	r3, r2
 8008eae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008eb0:	683b      	ldr	r3, [r7, #0]
 8008eb2:	699b      	ldr	r3, [r3, #24]
 8008eb4:	009b      	lsls	r3, r3, #2
 8008eb6:	693a      	ldr	r2, [r7, #16]
 8008eb8:	4313      	orrs	r3, r2
 8008eba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	693a      	ldr	r2, [r7, #16]
 8008ec0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	68fa      	ldr	r2, [r7, #12]
 8008ec6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	685a      	ldr	r2, [r3, #4]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	697a      	ldr	r2, [r7, #20]
 8008ed4:	621a      	str	r2, [r3, #32]
}
 8008ed6:	bf00      	nop
 8008ed8:	371c      	adds	r7, #28
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bc80      	pop	{r7}
 8008ede:	4770      	bx	lr
 8008ee0:	40012c00 	.word	0x40012c00
 8008ee4:	40013400 	.word	0x40013400

08008ee8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b087      	sub	sp, #28
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
 8008ef0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a1b      	ldr	r3, [r3, #32]
 8008ef6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	6a1b      	ldr	r3, [r3, #32]
 8008efc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	69db      	ldr	r3, [r3, #28]
 8008f0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	f023 0303 	bic.w	r3, r3, #3
 8008f1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008f30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	021b      	lsls	r3, r3, #8
 8008f38:	697a      	ldr	r2, [r7, #20]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	4a21      	ldr	r2, [pc, #132]	; (8008fc8 <TIM_OC3_SetConfig+0xe0>)
 8008f42:	4293      	cmp	r3, r2
 8008f44:	d003      	beq.n	8008f4e <TIM_OC3_SetConfig+0x66>
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	4a20      	ldr	r2, [pc, #128]	; (8008fcc <TIM_OC3_SetConfig+0xe4>)
 8008f4a:	4293      	cmp	r3, r2
 8008f4c:	d10d      	bne.n	8008f6a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008f54:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	68db      	ldr	r3, [r3, #12]
 8008f5a:	021b      	lsls	r3, r3, #8
 8008f5c:	697a      	ldr	r2, [r7, #20]
 8008f5e:	4313      	orrs	r3, r2
 8008f60:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008f62:	697b      	ldr	r3, [r7, #20]
 8008f64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008f68:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	4a16      	ldr	r2, [pc, #88]	; (8008fc8 <TIM_OC3_SetConfig+0xe0>)
 8008f6e:	4293      	cmp	r3, r2
 8008f70:	d003      	beq.n	8008f7a <TIM_OC3_SetConfig+0x92>
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	4a15      	ldr	r2, [pc, #84]	; (8008fcc <TIM_OC3_SetConfig+0xe4>)
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d113      	bne.n	8008fa2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f80:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f82:	693b      	ldr	r3, [r7, #16]
 8008f84:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f88:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	695b      	ldr	r3, [r3, #20]
 8008f8e:	011b      	lsls	r3, r3, #4
 8008f90:	693a      	ldr	r2, [r7, #16]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	699b      	ldr	r3, [r3, #24]
 8008f9a:	011b      	lsls	r3, r3, #4
 8008f9c:	693a      	ldr	r2, [r7, #16]
 8008f9e:	4313      	orrs	r3, r2
 8008fa0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	693a      	ldr	r2, [r7, #16]
 8008fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	68fa      	ldr	r2, [r7, #12]
 8008fac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	685a      	ldr	r2, [r3, #4]
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	697a      	ldr	r2, [r7, #20]
 8008fba:	621a      	str	r2, [r3, #32]
}
 8008fbc:	bf00      	nop
 8008fbe:	371c      	adds	r7, #28
 8008fc0:	46bd      	mov	sp, r7
 8008fc2:	bc80      	pop	{r7}
 8008fc4:	4770      	bx	lr
 8008fc6:	bf00      	nop
 8008fc8:	40012c00 	.word	0x40012c00
 8008fcc:	40013400 	.word	0x40013400

08008fd0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b087      	sub	sp, #28
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6a1b      	ldr	r3, [r3, #32]
 8008fde:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6a1b      	ldr	r3, [r3, #32]
 8008fe4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	685b      	ldr	r3, [r3, #4]
 8008ff0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	69db      	ldr	r3, [r3, #28]
 8008ff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ffe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009006:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	021b      	lsls	r3, r3, #8
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	4313      	orrs	r3, r2
 8009012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009014:	693b      	ldr	r3, [r7, #16]
 8009016:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800901a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	689b      	ldr	r3, [r3, #8]
 8009020:	031b      	lsls	r3, r3, #12
 8009022:	693a      	ldr	r2, [r7, #16]
 8009024:	4313      	orrs	r3, r2
 8009026:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a11      	ldr	r2, [pc, #68]	; (8009070 <TIM_OC4_SetConfig+0xa0>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d003      	beq.n	8009038 <TIM_OC4_SetConfig+0x68>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	4a10      	ldr	r2, [pc, #64]	; (8009074 <TIM_OC4_SetConfig+0xa4>)
 8009034:	4293      	cmp	r3, r2
 8009036:	d109      	bne.n	800904c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800903e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009040:	683b      	ldr	r3, [r7, #0]
 8009042:	695b      	ldr	r3, [r3, #20]
 8009044:	019b      	lsls	r3, r3, #6
 8009046:	697a      	ldr	r2, [r7, #20]
 8009048:	4313      	orrs	r3, r2
 800904a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	697a      	ldr	r2, [r7, #20]
 8009050:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	68fa      	ldr	r2, [r7, #12]
 8009056:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	685a      	ldr	r2, [r3, #4]
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	693a      	ldr	r2, [r7, #16]
 8009064:	621a      	str	r2, [r3, #32]
}
 8009066:	bf00      	nop
 8009068:	371c      	adds	r7, #28
 800906a:	46bd      	mov	sp, r7
 800906c:	bc80      	pop	{r7}
 800906e:	4770      	bx	lr
 8009070:	40012c00 	.word	0x40012c00
 8009074:	40013400 	.word	0x40013400

08009078 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8009078:	b480      	push	{r7}
 800907a:	b087      	sub	sp, #28
 800907c:	af00      	add	r7, sp, #0
 800907e:	60f8      	str	r0, [r7, #12]
 8009080:	60b9      	str	r1, [r7, #8]
 8009082:	607a      	str	r2, [r7, #4]
 8009084:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6a1b      	ldr	r3, [r3, #32]
 800908a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	6a1b      	ldr	r3, [r3, #32]
 8009090:	f023 0201 	bic.w	r2, r3, #1
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	699b      	ldr	r3, [r3, #24]
 800909c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	4a23      	ldr	r2, [pc, #140]	; (8009130 <TIM_TI1_SetConfig+0xb8>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d013      	beq.n	80090ce <TIM_TI1_SetConfig+0x56>
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	4a22      	ldr	r2, [pc, #136]	; (8009134 <TIM_TI1_SetConfig+0xbc>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d00f      	beq.n	80090ce <TIM_TI1_SetConfig+0x56>
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090b4:	d00b      	beq.n	80090ce <TIM_TI1_SetConfig+0x56>
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	4a1f      	ldr	r2, [pc, #124]	; (8009138 <TIM_TI1_SetConfig+0xc0>)
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d007      	beq.n	80090ce <TIM_TI1_SetConfig+0x56>
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	4a1e      	ldr	r2, [pc, #120]	; (800913c <TIM_TI1_SetConfig+0xc4>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d003      	beq.n	80090ce <TIM_TI1_SetConfig+0x56>
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	4a1d      	ldr	r2, [pc, #116]	; (8009140 <TIM_TI1_SetConfig+0xc8>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d101      	bne.n	80090d2 <TIM_TI1_SetConfig+0x5a>
 80090ce:	2301      	movs	r3, #1
 80090d0:	e000      	b.n	80090d4 <TIM_TI1_SetConfig+0x5c>
 80090d2:	2300      	movs	r3, #0
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d008      	beq.n	80090ea <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	f023 0303 	bic.w	r3, r3, #3
 80090de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80090e0:	697a      	ldr	r2, [r7, #20]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	4313      	orrs	r3, r2
 80090e6:	617b      	str	r3, [r7, #20]
 80090e8:	e003      	b.n	80090f2 <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f043 0301 	orr.w	r3, r3, #1
 80090f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80090f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80090fa:	683b      	ldr	r3, [r7, #0]
 80090fc:	011b      	lsls	r3, r3, #4
 80090fe:	b2db      	uxtb	r3, r3
 8009100:	697a      	ldr	r2, [r7, #20]
 8009102:	4313      	orrs	r3, r2
 8009104:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	f023 030a 	bic.w	r3, r3, #10
 800910c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	f003 030a 	and.w	r3, r3, #10
 8009114:	693a      	ldr	r2, [r7, #16]
 8009116:	4313      	orrs	r3, r2
 8009118:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	697a      	ldr	r2, [r7, #20]
 800911e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	693a      	ldr	r2, [r7, #16]
 8009124:	621a      	str	r2, [r3, #32]
}
 8009126:	bf00      	nop
 8009128:	371c      	adds	r7, #28
 800912a:	46bd      	mov	sp, r7
 800912c:	bc80      	pop	{r7}
 800912e:	4770      	bx	lr
 8009130:	40012c00 	.word	0x40012c00
 8009134:	40013400 	.word	0x40013400
 8009138:	40000400 	.word	0x40000400
 800913c:	40000800 	.word	0x40000800
 8009140:	40000c00 	.word	0x40000c00

08009144 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009144:	b480      	push	{r7}
 8009146:	b087      	sub	sp, #28
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	6a1b      	ldr	r3, [r3, #32]
 8009154:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6a1b      	ldr	r3, [r3, #32]
 800915a:	f023 0201 	bic.w	r2, r3, #1
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	699b      	ldr	r3, [r3, #24]
 8009166:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009168:	693b      	ldr	r3, [r7, #16]
 800916a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800916e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	011b      	lsls	r3, r3, #4
 8009174:	693a      	ldr	r2, [r7, #16]
 8009176:	4313      	orrs	r3, r2
 8009178:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	f023 030a 	bic.w	r3, r3, #10
 8009180:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009182:	697a      	ldr	r2, [r7, #20]
 8009184:	68bb      	ldr	r3, [r7, #8]
 8009186:	4313      	orrs	r3, r2
 8009188:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	693a      	ldr	r2, [r7, #16]
 800918e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	697a      	ldr	r2, [r7, #20]
 8009194:	621a      	str	r2, [r3, #32]
}
 8009196:	bf00      	nop
 8009198:	371c      	adds	r7, #28
 800919a:	46bd      	mov	sp, r7
 800919c:	bc80      	pop	{r7}
 800919e:	4770      	bx	lr

080091a0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80091a0:	b480      	push	{r7}
 80091a2:	b087      	sub	sp, #28
 80091a4:	af00      	add	r7, sp, #0
 80091a6:	60f8      	str	r0, [r7, #12]
 80091a8:	60b9      	str	r1, [r7, #8]
 80091aa:	607a      	str	r2, [r7, #4]
 80091ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	6a1b      	ldr	r3, [r3, #32]
 80091b2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	6a1b      	ldr	r3, [r3, #32]
 80091b8:	f023 0210 	bic.w	r2, r3, #16
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	699b      	ldr	r3, [r3, #24]
 80091c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80091c6:	693b      	ldr	r3, [r7, #16]
 80091c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80091cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	021b      	lsls	r3, r3, #8
 80091d2:	693a      	ldr	r2, [r7, #16]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80091de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	031b      	lsls	r3, r3, #12
 80091e4:	b29b      	uxth	r3, r3
 80091e6:	693a      	ldr	r2, [r7, #16]
 80091e8:	4313      	orrs	r3, r2
 80091ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091ec:	697b      	ldr	r3, [r7, #20]
 80091ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80091f2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	011b      	lsls	r3, r3, #4
 80091f8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80091fc:	697a      	ldr	r2, [r7, #20]
 80091fe:	4313      	orrs	r3, r2
 8009200:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	693a      	ldr	r2, [r7, #16]
 8009206:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	697a      	ldr	r2, [r7, #20]
 800920c:	621a      	str	r2, [r3, #32]
}
 800920e:	bf00      	nop
 8009210:	371c      	adds	r7, #28
 8009212:	46bd      	mov	sp, r7
 8009214:	bc80      	pop	{r7}
 8009216:	4770      	bx	lr

08009218 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009218:	b480      	push	{r7}
 800921a:	b087      	sub	sp, #28
 800921c:	af00      	add	r7, sp, #0
 800921e:	60f8      	str	r0, [r7, #12]
 8009220:	60b9      	str	r1, [r7, #8]
 8009222:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	6a1b      	ldr	r3, [r3, #32]
 8009228:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	6a1b      	ldr	r3, [r3, #32]
 800922e:	f023 0210 	bic.w	r2, r3, #16
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	699b      	ldr	r3, [r3, #24]
 800923a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009242:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	031b      	lsls	r3, r3, #12
 8009248:	693a      	ldr	r2, [r7, #16]
 800924a:	4313      	orrs	r3, r2
 800924c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009254:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	011b      	lsls	r3, r3, #4
 800925a:	697a      	ldr	r2, [r7, #20]
 800925c:	4313      	orrs	r3, r2
 800925e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	693a      	ldr	r2, [r7, #16]
 8009264:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	697a      	ldr	r2, [r7, #20]
 800926a:	621a      	str	r2, [r3, #32]
}
 800926c:	bf00      	nop
 800926e:	371c      	adds	r7, #28
 8009270:	46bd      	mov	sp, r7
 8009272:	bc80      	pop	{r7}
 8009274:	4770      	bx	lr

08009276 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8009276:	b480      	push	{r7}
 8009278:	b087      	sub	sp, #28
 800927a:	af00      	add	r7, sp, #0
 800927c:	60f8      	str	r0, [r7, #12]
 800927e:	60b9      	str	r1, [r7, #8]
 8009280:	607a      	str	r2, [r7, #4]
 8009282:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	6a1b      	ldr	r3, [r3, #32]
 8009288:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	6a1b      	ldr	r3, [r3, #32]
 800928e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	69db      	ldr	r3, [r3, #28]
 800929a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800929c:	693b      	ldr	r3, [r7, #16]
 800929e:	f023 0303 	bic.w	r3, r3, #3
 80092a2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80092a4:	693a      	ldr	r2, [r7, #16]
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4313      	orrs	r3, r2
 80092aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80092ac:	693b      	ldr	r3, [r7, #16]
 80092ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80092b2:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	011b      	lsls	r3, r3, #4
 80092b8:	b2db      	uxtb	r3, r3
 80092ba:	693a      	ldr	r2, [r7, #16]
 80092bc:	4313      	orrs	r3, r2
 80092be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80092c0:	697b      	ldr	r3, [r7, #20]
 80092c2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80092c6:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	021b      	lsls	r3, r3, #8
 80092cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092d0:	697a      	ldr	r2, [r7, #20]
 80092d2:	4313      	orrs	r3, r2
 80092d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	693a      	ldr	r2, [r7, #16]
 80092da:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	697a      	ldr	r2, [r7, #20]
 80092e0:	621a      	str	r2, [r3, #32]
}
 80092e2:	bf00      	nop
 80092e4:	371c      	adds	r7, #28
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bc80      	pop	{r7}
 80092ea:	4770      	bx	lr

080092ec <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80092ec:	b480      	push	{r7}
 80092ee:	b087      	sub	sp, #28
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	607a      	str	r2, [r7, #4]
 80092f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6a1b      	ldr	r3, [r3, #32]
 80092fe:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	6a1b      	ldr	r3, [r3, #32]
 8009304:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	69db      	ldr	r3, [r3, #28]
 8009310:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8009312:	693b      	ldr	r3, [r7, #16]
 8009314:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009318:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	021b      	lsls	r3, r3, #8
 800931e:	693a      	ldr	r2, [r7, #16]
 8009320:	4313      	orrs	r3, r2
 8009322:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8009324:	693b      	ldr	r3, [r7, #16]
 8009326:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800932a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	031b      	lsls	r3, r3, #12
 8009330:	b29b      	uxth	r3, r3
 8009332:	693a      	ldr	r2, [r7, #16]
 8009334:	4313      	orrs	r3, r2
 8009336:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8009338:	697b      	ldr	r3, [r7, #20]
 800933a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800933e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	031b      	lsls	r3, r3, #12
 8009344:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009348:	697a      	ldr	r2, [r7, #20]
 800934a:	4313      	orrs	r3, r2
 800934c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	693a      	ldr	r2, [r7, #16]
 8009352:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	697a      	ldr	r2, [r7, #20]
 8009358:	621a      	str	r2, [r3, #32]
}
 800935a:	bf00      	nop
 800935c:	371c      	adds	r7, #28
 800935e:	46bd      	mov	sp, r7
 8009360:	bc80      	pop	{r7}
 8009362:	4770      	bx	lr

08009364 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009364:	b480      	push	{r7}
 8009366:	b085      	sub	sp, #20
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800937a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800937c:	683a      	ldr	r2, [r7, #0]
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	4313      	orrs	r3, r2
 8009382:	f043 0307 	orr.w	r3, r3, #7
 8009386:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	609a      	str	r2, [r3, #8]
}
 800938e:	bf00      	nop
 8009390:	3714      	adds	r7, #20
 8009392:	46bd      	mov	sp, r7
 8009394:	bc80      	pop	{r7}
 8009396:	4770      	bx	lr

08009398 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009398:	b480      	push	{r7}
 800939a:	b087      	sub	sp, #28
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	607a      	str	r2, [r7, #4]
 80093a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	689b      	ldr	r3, [r3, #8]
 80093aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80093b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	021a      	lsls	r2, r3, #8
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	431a      	orrs	r2, r3
 80093bc:	68bb      	ldr	r3, [r7, #8]
 80093be:	4313      	orrs	r3, r2
 80093c0:	697a      	ldr	r2, [r7, #20]
 80093c2:	4313      	orrs	r3, r2
 80093c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	697a      	ldr	r2, [r7, #20]
 80093ca:	609a      	str	r2, [r3, #8]
}
 80093cc:	bf00      	nop
 80093ce:	371c      	adds	r7, #28
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bc80      	pop	{r7}
 80093d4:	4770      	bx	lr

080093d6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80093d6:	b480      	push	{r7}
 80093d8:	b087      	sub	sp, #28
 80093da:	af00      	add	r7, sp, #0
 80093dc:	60f8      	str	r0, [r7, #12]
 80093de:	60b9      	str	r1, [r7, #8]
 80093e0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	f003 031f 	and.w	r3, r3, #31
 80093e8:	2201      	movs	r2, #1
 80093ea:	fa02 f303 	lsl.w	r3, r2, r3
 80093ee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6a1a      	ldr	r2, [r3, #32]
 80093f4:	697b      	ldr	r3, [r7, #20]
 80093f6:	43db      	mvns	r3, r3
 80093f8:	401a      	ands	r2, r3
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	6a1a      	ldr	r2, [r3, #32]
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	f003 031f 	and.w	r3, r3, #31
 8009408:	6879      	ldr	r1, [r7, #4]
 800940a:	fa01 f303 	lsl.w	r3, r1, r3
 800940e:	431a      	orrs	r2, r3
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	621a      	str	r2, [r3, #32]
}
 8009414:	bf00      	nop
 8009416:	371c      	adds	r7, #28
 8009418:	46bd      	mov	sp, r7
 800941a:	bc80      	pop	{r7}
 800941c:	4770      	bx	lr
	...

08009420 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009420:	b480      	push	{r7}
 8009422:	b085      	sub	sp, #20
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
 8009428:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009430:	2b01      	cmp	r3, #1
 8009432:	d101      	bne.n	8009438 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009434:	2302      	movs	r3, #2
 8009436:	e050      	b.n	80094da <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2201      	movs	r2, #1
 800943c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2202      	movs	r2, #2
 8009444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	685b      	ldr	r3, [r3, #4]
 800944e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	689b      	ldr	r3, [r3, #8]
 8009456:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800945e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	68fa      	ldr	r2, [r7, #12]
 8009466:	4313      	orrs	r3, r2
 8009468:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	68fa      	ldr	r2, [r7, #12]
 8009470:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	681b      	ldr	r3, [r3, #0]
 8009476:	4a1b      	ldr	r2, [pc, #108]	; (80094e4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8009478:	4293      	cmp	r3, r2
 800947a:	d018      	beq.n	80094ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	4a19      	ldr	r2, [pc, #100]	; (80094e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009482:	4293      	cmp	r3, r2
 8009484:	d013      	beq.n	80094ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800948e:	d00e      	beq.n	80094ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	4a15      	ldr	r2, [pc, #84]	; (80094ec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8009496:	4293      	cmp	r3, r2
 8009498:	d009      	beq.n	80094ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a14      	ldr	r2, [pc, #80]	; (80094f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d004      	beq.n	80094ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	4a12      	ldr	r2, [pc, #72]	; (80094f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80094aa:	4293      	cmp	r3, r2
 80094ac:	d10c      	bne.n	80094c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80094ae:	68bb      	ldr	r3, [r7, #8]
 80094b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	685b      	ldr	r3, [r3, #4]
 80094ba:	68ba      	ldr	r2, [r7, #8]
 80094bc:	4313      	orrs	r3, r2
 80094be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	68ba      	ldr	r2, [r7, #8]
 80094c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	2201      	movs	r2, #1
 80094cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80094d8:	2300      	movs	r3, #0
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3714      	adds	r7, #20
 80094de:	46bd      	mov	sp, r7
 80094e0:	bc80      	pop	{r7}
 80094e2:	4770      	bx	lr
 80094e4:	40012c00 	.word	0x40012c00
 80094e8:	40013400 	.word	0x40013400
 80094ec:	40000400 	.word	0x40000400
 80094f0:	40000800 	.word	0x40000800
 80094f4:	40000c00 	.word	0x40000c00

080094f8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80094f8:	b480      	push	{r7}
 80094fa:	b085      	sub	sp, #20
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8009502:	2300      	movs	r3, #0
 8009504:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800950c:	2b01      	cmp	r3, #1
 800950e:	d101      	bne.n	8009514 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8009510:	2302      	movs	r3, #2
 8009512:	e03d      	b.n	8009590 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2201      	movs	r2, #1
 8009518:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	4313      	orrs	r3, r2
 8009528:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	4313      	orrs	r3, r2
 8009536:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	685b      	ldr	r3, [r3, #4]
 8009542:	4313      	orrs	r3, r2
 8009544:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800954c:	683b      	ldr	r3, [r7, #0]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	4313      	orrs	r3, r2
 8009552:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	691b      	ldr	r3, [r3, #16]
 800955e:	4313      	orrs	r3, r2
 8009560:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	695b      	ldr	r3, [r3, #20]
 800956c:	4313      	orrs	r3, r2
 800956e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	69db      	ldr	r3, [r3, #28]
 800957a:	4313      	orrs	r3, r2
 800957c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68fa      	ldr	r2, [r7, #12]
 8009584:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800958e:	2300      	movs	r3, #0
}
 8009590:	4618      	mov	r0, r3
 8009592:	3714      	adds	r7, #20
 8009594:	46bd      	mov	sp, r7
 8009596:	bc80      	pop	{r7}
 8009598:	4770      	bx	lr

0800959a <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800959a:	b480      	push	{r7}
 800959c:	b083      	sub	sp, #12
 800959e:	af00      	add	r7, sp, #0
 80095a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095a2:	bf00      	nop
 80095a4:	370c      	adds	r7, #12
 80095a6:	46bd      	mov	sp, r7
 80095a8:	bc80      	pop	{r7}
 80095aa:	4770      	bx	lr

080095ac <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b083      	sub	sp, #12
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095b4:	bf00      	nop
 80095b6:	370c      	adds	r7, #12
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bc80      	pop	{r7}
 80095bc:	4770      	bx	lr

080095be <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095be:	b580      	push	{r7, lr}
 80095c0:	b082      	sub	sp, #8
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d101      	bne.n	80095d0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80095cc:	2301      	movs	r3, #1
 80095ce:	e042      	b.n	8009656 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80095d6:	b2db      	uxtb	r3, r3
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d106      	bne.n	80095ea <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f7f9 fc01 	bl	8002dec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	2224      	movs	r2, #36	; 0x24
 80095ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	68da      	ldr	r2, [r3, #12]
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009600:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009602:	6878      	ldr	r0, [r7, #4]
 8009604:	f000 fdc6 	bl	800a194 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	691a      	ldr	r2, [r3, #16]
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009616:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	695a      	ldr	r2, [r3, #20]
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009626:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	68da      	ldr	r2, [r3, #12]
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009636:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	2200      	movs	r2, #0
 800963c:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	2220      	movs	r2, #32
 8009642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	2220      	movs	r2, #32
 800964a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2200      	movs	r2, #0
 8009652:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8009654:	2300      	movs	r3, #0
}
 8009656:	4618      	mov	r0, r3
 8009658:	3708      	adds	r7, #8
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800965e:	b580      	push	{r7, lr}
 8009660:	b08a      	sub	sp, #40	; 0x28
 8009662:	af02      	add	r7, sp, #8
 8009664:	60f8      	str	r0, [r7, #12]
 8009666:	60b9      	str	r1, [r7, #8]
 8009668:	603b      	str	r3, [r7, #0]
 800966a:	4613      	mov	r3, r2
 800966c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800966e:	2300      	movs	r3, #0
 8009670:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009678:	b2db      	uxtb	r3, r3
 800967a:	2b20      	cmp	r3, #32
 800967c:	d16d      	bne.n	800975a <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d002      	beq.n	800968a <HAL_UART_Transmit+0x2c>
 8009684:	88fb      	ldrh	r3, [r7, #6]
 8009686:	2b00      	cmp	r3, #0
 8009688:	d101      	bne.n	800968e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800968a:	2301      	movs	r3, #1
 800968c:	e066      	b.n	800975c <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2200      	movs	r2, #0
 8009692:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	2221      	movs	r2, #33	; 0x21
 8009698:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800969c:	f7fd f98c 	bl	80069b8 <HAL_GetTick>
 80096a0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	88fa      	ldrh	r2, [r7, #6]
 80096a6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	88fa      	ldrh	r2, [r7, #6]
 80096ac:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80096b6:	d108      	bne.n	80096ca <HAL_UART_Transmit+0x6c>
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	691b      	ldr	r3, [r3, #16]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d104      	bne.n	80096ca <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80096c0:	2300      	movs	r3, #0
 80096c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	61bb      	str	r3, [r7, #24]
 80096c8:	e003      	b.n	80096d2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80096ce:	2300      	movs	r3, #0
 80096d0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80096d2:	e02a      	b.n	800972a <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80096d4:	683b      	ldr	r3, [r7, #0]
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	2200      	movs	r2, #0
 80096dc:	2180      	movs	r1, #128	; 0x80
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f000 fb15 	bl	8009d0e <UART_WaitOnFlagUntilTimeout>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d001      	beq.n	80096ee <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80096ea:	2303      	movs	r3, #3
 80096ec:	e036      	b.n	800975c <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 80096ee:	69fb      	ldr	r3, [r7, #28]
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d10b      	bne.n	800970c <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80096f4:	69bb      	ldr	r3, [r7, #24]
 80096f6:	881b      	ldrh	r3, [r3, #0]
 80096f8:	461a      	mov	r2, r3
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009702:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009704:	69bb      	ldr	r3, [r7, #24]
 8009706:	3302      	adds	r3, #2
 8009708:	61bb      	str	r3, [r7, #24]
 800970a:	e007      	b.n	800971c <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800970c:	69fb      	ldr	r3, [r7, #28]
 800970e:	781a      	ldrb	r2, [r3, #0]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009716:	69fb      	ldr	r3, [r7, #28]
 8009718:	3301      	adds	r3, #1
 800971a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009720:	b29b      	uxth	r3, r3
 8009722:	3b01      	subs	r3, #1
 8009724:	b29a      	uxth	r2, r3
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800972e:	b29b      	uxth	r3, r3
 8009730:	2b00      	cmp	r3, #0
 8009732:	d1cf      	bne.n	80096d4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	9300      	str	r3, [sp, #0]
 8009738:	697b      	ldr	r3, [r7, #20]
 800973a:	2200      	movs	r2, #0
 800973c:	2140      	movs	r1, #64	; 0x40
 800973e:	68f8      	ldr	r0, [r7, #12]
 8009740:	f000 fae5 	bl	8009d0e <UART_WaitOnFlagUntilTimeout>
 8009744:	4603      	mov	r3, r0
 8009746:	2b00      	cmp	r3, #0
 8009748:	d001      	beq.n	800974e <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 800974a:	2303      	movs	r3, #3
 800974c:	e006      	b.n	800975c <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2220      	movs	r2, #32
 8009752:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8009756:	2300      	movs	r3, #0
 8009758:	e000      	b.n	800975c <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800975a:	2302      	movs	r3, #2
  }
}
 800975c:	4618      	mov	r0, r3
 800975e:	3720      	adds	r7, #32
 8009760:	46bd      	mov	sp, r7
 8009762:	bd80      	pop	{r7, pc}

08009764 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	4613      	mov	r3, r2
 8009770:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009778:	b2db      	uxtb	r3, r3
 800977a:	2b20      	cmp	r3, #32
 800977c:	d112      	bne.n	80097a4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d002      	beq.n	800978a <HAL_UART_Receive_IT+0x26>
 8009784:	88fb      	ldrh	r3, [r7, #6]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d101      	bne.n	800978e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800978a:	2301      	movs	r3, #1
 800978c:	e00b      	b.n	80097a6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	2200      	movs	r2, #0
 8009792:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009794:	88fb      	ldrh	r3, [r7, #6]
 8009796:	461a      	mov	r2, r3
 8009798:	68b9      	ldr	r1, [r7, #8]
 800979a:	68f8      	ldr	r0, [r7, #12]
 800979c:	f000 fb25 	bl	8009dea <UART_Start_Receive_IT>
 80097a0:	4603      	mov	r3, r0
 80097a2:	e000      	b.n	80097a6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80097a4:	2302      	movs	r3, #2
  }
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3710      	adds	r7, #16
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
	...

080097b0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b0ba      	sub	sp, #232	; 0xe8
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	695b      	ldr	r3, [r3, #20]
 80097d2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80097d6:	2300      	movs	r3, #0
 80097d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80097dc:	2300      	movs	r3, #0
 80097de:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80097e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097e6:	f003 030f 	and.w	r3, r3, #15
 80097ea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80097ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d10f      	bne.n	8009816 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80097f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097fa:	f003 0320 	and.w	r3, r3, #32
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d009      	beq.n	8009816 <HAL_UART_IRQHandler+0x66>
 8009802:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009806:	f003 0320 	and.w	r3, r3, #32
 800980a:	2b00      	cmp	r3, #0
 800980c:	d003      	beq.n	8009816 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800980e:	6878      	ldr	r0, [r7, #4]
 8009810:	f000 fc01 	bl	800a016 <UART_Receive_IT>
      return;
 8009814:	e25b      	b.n	8009cce <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009816:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800981a:	2b00      	cmp	r3, #0
 800981c:	f000 80de 	beq.w	80099dc <HAL_UART_IRQHandler+0x22c>
 8009820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009824:	f003 0301 	and.w	r3, r3, #1
 8009828:	2b00      	cmp	r3, #0
 800982a:	d106      	bne.n	800983a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800982c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009830:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009834:	2b00      	cmp	r3, #0
 8009836:	f000 80d1 	beq.w	80099dc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800983a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800983e:	f003 0301 	and.w	r3, r3, #1
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00b      	beq.n	800985e <HAL_UART_IRQHandler+0xae>
 8009846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800984a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800984e:	2b00      	cmp	r3, #0
 8009850:	d005      	beq.n	800985e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009856:	f043 0201 	orr.w	r2, r3, #1
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800985e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009862:	f003 0304 	and.w	r3, r3, #4
 8009866:	2b00      	cmp	r3, #0
 8009868:	d00b      	beq.n	8009882 <HAL_UART_IRQHandler+0xd2>
 800986a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800986e:	f003 0301 	and.w	r3, r3, #1
 8009872:	2b00      	cmp	r3, #0
 8009874:	d005      	beq.n	8009882 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800987a:	f043 0202 	orr.w	r2, r3, #2
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009886:	f003 0302 	and.w	r3, r3, #2
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00b      	beq.n	80098a6 <HAL_UART_IRQHandler+0xf6>
 800988e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009892:	f003 0301 	and.w	r3, r3, #1
 8009896:	2b00      	cmp	r3, #0
 8009898:	d005      	beq.n	80098a6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800989e:	f043 0204 	orr.w	r2, r3, #4
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80098a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098aa:	f003 0308 	and.w	r3, r3, #8
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d011      	beq.n	80098d6 <HAL_UART_IRQHandler+0x126>
 80098b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098b6:	f003 0320 	and.w	r3, r3, #32
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d105      	bne.n	80098ca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80098be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80098c2:	f003 0301 	and.w	r3, r3, #1
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d005      	beq.n	80098d6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098ce:	f043 0208 	orr.w	r2, r3, #8
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098da:	2b00      	cmp	r3, #0
 80098dc:	f000 81f2 	beq.w	8009cc4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80098e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80098e4:	f003 0320 	and.w	r3, r3, #32
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d008      	beq.n	80098fe <HAL_UART_IRQHandler+0x14e>
 80098ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80098f0:	f003 0320 	and.w	r3, r3, #32
 80098f4:	2b00      	cmp	r3, #0
 80098f6:	d002      	beq.n	80098fe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80098f8:	6878      	ldr	r0, [r7, #4]
 80098fa:	f000 fb8c 	bl	800a016 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	695b      	ldr	r3, [r3, #20]
 8009904:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009908:	2b00      	cmp	r3, #0
 800990a:	bf14      	ite	ne
 800990c:	2301      	movne	r3, #1
 800990e:	2300      	moveq	r3, #0
 8009910:	b2db      	uxtb	r3, r3
 8009912:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800991a:	f003 0308 	and.w	r3, r3, #8
 800991e:	2b00      	cmp	r3, #0
 8009920:	d103      	bne.n	800992a <HAL_UART_IRQHandler+0x17a>
 8009922:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009926:	2b00      	cmp	r3, #0
 8009928:	d04f      	beq.n	80099ca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 fa96 	bl	8009e5c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	695b      	ldr	r3, [r3, #20]
 8009936:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800993a:	2b00      	cmp	r3, #0
 800993c:	d041      	beq.n	80099c2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	3314      	adds	r3, #20
 8009944:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009948:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800994c:	e853 3f00 	ldrex	r3, [r3]
 8009950:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009954:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009958:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800995c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	3314      	adds	r3, #20
 8009966:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800996a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800996e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009972:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009976:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800997a:	e841 2300 	strex	r3, r2, [r1]
 800997e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009982:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009986:	2b00      	cmp	r3, #0
 8009988:	d1d9      	bne.n	800993e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800998e:	2b00      	cmp	r3, #0
 8009990:	d013      	beq.n	80099ba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009996:	4a7e      	ldr	r2, [pc, #504]	; (8009b90 <HAL_UART_IRQHandler+0x3e0>)
 8009998:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800999e:	4618      	mov	r0, r3
 80099a0:	f7fd f95c 	bl	8006c5c <HAL_DMA_Abort_IT>
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d016      	beq.n	80099d8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80099b4:	4610      	mov	r0, r2
 80099b6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099b8:	e00e      	b.n	80099d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f000 f993 	bl	8009ce6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099c0:	e00a      	b.n	80099d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80099c2:	6878      	ldr	r0, [r7, #4]
 80099c4:	f000 f98f 	bl	8009ce6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099c8:	e006      	b.n	80099d8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f000 f98b 	bl	8009ce6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2200      	movs	r2, #0
 80099d4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80099d6:	e175      	b.n	8009cc4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80099d8:	bf00      	nop
    return;
 80099da:	e173      	b.n	8009cc4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	f040 814f 	bne.w	8009c84 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80099e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80099ea:	f003 0310 	and.w	r3, r3, #16
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	f000 8148 	beq.w	8009c84 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80099f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80099f8:	f003 0310 	and.w	r3, r3, #16
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	f000 8141 	beq.w	8009c84 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009a02:	2300      	movs	r3, #0
 8009a04:	60bb      	str	r3, [r7, #8]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	60bb      	str	r3, [r7, #8]
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	685b      	ldr	r3, [r3, #4]
 8009a14:	60bb      	str	r3, [r7, #8]
 8009a16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	695b      	ldr	r3, [r3, #20]
 8009a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	f000 80b6 	beq.w	8009b94 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009a34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	f000 8145 	beq.w	8009cc8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009a42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009a46:	429a      	cmp	r2, r3
 8009a48:	f080 813e 	bcs.w	8009cc8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009a52:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a58:	699b      	ldr	r3, [r3, #24]
 8009a5a:	2b20      	cmp	r3, #32
 8009a5c:	f000 8088 	beq.w	8009b70 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	330c      	adds	r3, #12
 8009a66:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a6a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009a6e:	e853 3f00 	ldrex	r3, [r3]
 8009a72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009a76:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009a7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009a7e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	330c      	adds	r3, #12
 8009a88:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009a8c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009a90:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a94:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009a98:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009a9c:	e841 2300 	strex	r3, r2, [r1]
 8009aa0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009aa4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d1d9      	bne.n	8009a60 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	3314      	adds	r3, #20
 8009ab2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009ab6:	e853 3f00 	ldrex	r3, [r3]
 8009aba:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009abc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009abe:	f023 0301 	bic.w	r3, r3, #1
 8009ac2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	3314      	adds	r3, #20
 8009acc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009ad0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009ad4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009ad8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009adc:	e841 2300 	strex	r3, r2, [r1]
 8009ae0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009ae2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d1e1      	bne.n	8009aac <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	3314      	adds	r3, #20
 8009aee:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009af0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009af2:	e853 3f00 	ldrex	r3, [r3]
 8009af6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009af8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009afa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009afe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	3314      	adds	r3, #20
 8009b08:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009b0c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009b0e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b10:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009b12:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009b14:	e841 2300 	strex	r3, r2, [r1]
 8009b18:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009b1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1e3      	bne.n	8009ae8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	2220      	movs	r2, #32
 8009b24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2200      	movs	r2, #0
 8009b2c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	330c      	adds	r3, #12
 8009b34:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b38:	e853 3f00 	ldrex	r3, [r3]
 8009b3c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009b3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009b40:	f023 0310 	bic.w	r3, r3, #16
 8009b44:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	330c      	adds	r3, #12
 8009b4e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009b52:	65ba      	str	r2, [r7, #88]	; 0x58
 8009b54:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b56:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009b58:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009b5a:	e841 2300 	strex	r3, r2, [r1]
 8009b5e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009b60:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d1e3      	bne.n	8009b2e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	f7fd f83b 	bl	8006be6 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2202      	movs	r2, #2
 8009b74:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009b7e:	b29b      	uxth	r3, r3
 8009b80:	1ad3      	subs	r3, r2, r3
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	4619      	mov	r1, r3
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 f8b6 	bl	8009cf8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009b8c:	e09c      	b.n	8009cc8 <HAL_UART_IRQHandler+0x518>
 8009b8e:	bf00      	nop
 8009b90:	08009f21 	.word	0x08009f21
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009b9c:	b29b      	uxth	r3, r3
 8009b9e:	1ad3      	subs	r3, r2, r3
 8009ba0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009ba8:	b29b      	uxth	r3, r3
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	f000 808e 	beq.w	8009ccc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009bb0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f000 8089 	beq.w	8009ccc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	330c      	adds	r3, #12
 8009bc0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bc4:	e853 3f00 	ldrex	r3, [r3]
 8009bc8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009bca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bcc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009bd0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	330c      	adds	r3, #12
 8009bda:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009bde:	647a      	str	r2, [r7, #68]	; 0x44
 8009be0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009be2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009be4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009be6:	e841 2300 	strex	r3, r2, [r1]
 8009bea:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d1e3      	bne.n	8009bba <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3314      	adds	r3, #20
 8009bf8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bfc:	e853 3f00 	ldrex	r3, [r3]
 8009c00:	623b      	str	r3, [r7, #32]
   return(result);
 8009c02:	6a3b      	ldr	r3, [r7, #32]
 8009c04:	f023 0301 	bic.w	r3, r3, #1
 8009c08:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	3314      	adds	r3, #20
 8009c12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009c16:	633a      	str	r2, [r7, #48]	; 0x30
 8009c18:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c1a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009c1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c1e:	e841 2300 	strex	r3, r2, [r1]
 8009c22:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d1e3      	bne.n	8009bf2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2220      	movs	r2, #32
 8009c2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2200      	movs	r2, #0
 8009c36:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	330c      	adds	r3, #12
 8009c3e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c40:	693b      	ldr	r3, [r7, #16]
 8009c42:	e853 3f00 	ldrex	r3, [r3]
 8009c46:	60fb      	str	r3, [r7, #12]
   return(result);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	f023 0310 	bic.w	r3, r3, #16
 8009c4e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	330c      	adds	r3, #12
 8009c58:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009c5c:	61fa      	str	r2, [r7, #28]
 8009c5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c60:	69b9      	ldr	r1, [r7, #24]
 8009c62:	69fa      	ldr	r2, [r7, #28]
 8009c64:	e841 2300 	strex	r3, r2, [r1]
 8009c68:	617b      	str	r3, [r7, #20]
   return(result);
 8009c6a:	697b      	ldr	r3, [r7, #20]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d1e3      	bne.n	8009c38 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	2202      	movs	r2, #2
 8009c74:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009c76:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009c7a:	4619      	mov	r1, r3
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 f83b 	bl	8009cf8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009c82:	e023      	b.n	8009ccc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009c84:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d009      	beq.n	8009ca4 <HAL_UART_IRQHandler+0x4f4>
 8009c90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d003      	beq.n	8009ca4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 f953 	bl	8009f48 <UART_Transmit_IT>
    return;
 8009ca2:	e014      	b.n	8009cce <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ca4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ca8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d00e      	beq.n	8009cce <HAL_UART_IRQHandler+0x51e>
 8009cb0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d008      	beq.n	8009cce <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8009cbc:	6878      	ldr	r0, [r7, #4]
 8009cbe:	f000 f992 	bl	8009fe6 <UART_EndTransmit_IT>
    return;
 8009cc2:	e004      	b.n	8009cce <HAL_UART_IRQHandler+0x51e>
    return;
 8009cc4:	bf00      	nop
 8009cc6:	e002      	b.n	8009cce <HAL_UART_IRQHandler+0x51e>
      return;
 8009cc8:	bf00      	nop
 8009cca:	e000      	b.n	8009cce <HAL_UART_IRQHandler+0x51e>
      return;
 8009ccc:	bf00      	nop
  }
}
 8009cce:	37e8      	adds	r7, #232	; 0xe8
 8009cd0:	46bd      	mov	sp, r7
 8009cd2:	bd80      	pop	{r7, pc}

08009cd4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b083      	sub	sp, #12
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009cdc:	bf00      	nop
 8009cde:	370c      	adds	r7, #12
 8009ce0:	46bd      	mov	sp, r7
 8009ce2:	bc80      	pop	{r7}
 8009ce4:	4770      	bx	lr

08009ce6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009ce6:	b480      	push	{r7}
 8009ce8:	b083      	sub	sp, #12
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009cee:	bf00      	nop
 8009cf0:	370c      	adds	r7, #12
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	bc80      	pop	{r7}
 8009cf6:	4770      	bx	lr

08009cf8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009cf8:	b480      	push	{r7}
 8009cfa:	b083      	sub	sp, #12
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	6078      	str	r0, [r7, #4]
 8009d00:	460b      	mov	r3, r1
 8009d02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009d04:	bf00      	nop
 8009d06:	370c      	adds	r7, #12
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bc80      	pop	{r7}
 8009d0c:	4770      	bx	lr

08009d0e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8009d0e:	b580      	push	{r7, lr}
 8009d10:	b090      	sub	sp, #64	; 0x40
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	60f8      	str	r0, [r7, #12]
 8009d16:	60b9      	str	r1, [r7, #8]
 8009d18:	603b      	str	r3, [r7, #0]
 8009d1a:	4613      	mov	r3, r2
 8009d1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d1e:	e050      	b.n	8009dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d26:	d04c      	beq.n	8009dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009d28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d007      	beq.n	8009d3e <UART_WaitOnFlagUntilTimeout+0x30>
 8009d2e:	f7fc fe43 	bl	80069b8 <HAL_GetTick>
 8009d32:	4602      	mov	r2, r0
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	1ad3      	subs	r3, r2, r3
 8009d38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009d3a:	429a      	cmp	r2, r3
 8009d3c:	d241      	bcs.n	8009dc2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	330c      	adds	r3, #12
 8009d44:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d48:	e853 3f00 	ldrex	r3, [r3]
 8009d4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d50:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009d54:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	330c      	adds	r3, #12
 8009d5c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009d5e:	637a      	str	r2, [r7, #52]	; 0x34
 8009d60:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d62:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009d64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009d66:	e841 2300 	strex	r3, r2, [r1]
 8009d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d1e5      	bne.n	8009d3e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	3314      	adds	r3, #20
 8009d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	e853 3f00 	ldrex	r3, [r3]
 8009d80:	613b      	str	r3, [r7, #16]
   return(result);
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	f023 0301 	bic.w	r3, r3, #1
 8009d88:	63bb      	str	r3, [r7, #56]	; 0x38
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	3314      	adds	r3, #20
 8009d90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009d92:	623a      	str	r2, [r7, #32]
 8009d94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d96:	69f9      	ldr	r1, [r7, #28]
 8009d98:	6a3a      	ldr	r2, [r7, #32]
 8009d9a:	e841 2300 	strex	r3, r2, [r1]
 8009d9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009da0:	69bb      	ldr	r3, [r7, #24]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d1e5      	bne.n	8009d72 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	2220      	movs	r2, #32
 8009daa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	2220      	movs	r2, #32
 8009db2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2200      	movs	r2, #0
 8009dba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8009dbe:	2303      	movs	r3, #3
 8009dc0:	e00f      	b.n	8009de2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	68bb      	ldr	r3, [r7, #8]
 8009dca:	4013      	ands	r3, r2
 8009dcc:	68ba      	ldr	r2, [r7, #8]
 8009dce:	429a      	cmp	r2, r3
 8009dd0:	bf0c      	ite	eq
 8009dd2:	2301      	moveq	r3, #1
 8009dd4:	2300      	movne	r3, #0
 8009dd6:	b2db      	uxtb	r3, r3
 8009dd8:	461a      	mov	r2, r3
 8009dda:	79fb      	ldrb	r3, [r7, #7]
 8009ddc:	429a      	cmp	r2, r3
 8009dde:	d09f      	beq.n	8009d20 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009de0:	2300      	movs	r3, #0
}
 8009de2:	4618      	mov	r0, r3
 8009de4:	3740      	adds	r7, #64	; 0x40
 8009de6:	46bd      	mov	sp, r7
 8009de8:	bd80      	pop	{r7, pc}

08009dea <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009dea:	b480      	push	{r7}
 8009dec:	b085      	sub	sp, #20
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	60f8      	str	r0, [r7, #12]
 8009df2:	60b9      	str	r1, [r7, #8]
 8009df4:	4613      	mov	r3, r2
 8009df6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	68ba      	ldr	r2, [r7, #8]
 8009dfc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	88fa      	ldrh	r2, [r7, #6]
 8009e02:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	88fa      	ldrh	r2, [r7, #6]
 8009e08:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2222      	movs	r2, #34	; 0x22
 8009e14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	691b      	ldr	r3, [r3, #16]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d007      	beq.n	8009e30 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	68da      	ldr	r2, [r3, #12]
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e2e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	695a      	ldr	r2, [r3, #20]
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	f042 0201 	orr.w	r2, r2, #1
 8009e3e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	68da      	ldr	r2, [r3, #12]
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f042 0220 	orr.w	r2, r2, #32
 8009e4e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009e50:	2300      	movs	r3, #0
}
 8009e52:	4618      	mov	r0, r3
 8009e54:	3714      	adds	r7, #20
 8009e56:	46bd      	mov	sp, r7
 8009e58:	bc80      	pop	{r7}
 8009e5a:	4770      	bx	lr

08009e5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e5c:	b480      	push	{r7}
 8009e5e:	b095      	sub	sp, #84	; 0x54
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	330c      	adds	r3, #12
 8009e6a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e6e:	e853 3f00 	ldrex	r3, [r3]
 8009e72:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009e76:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	330c      	adds	r3, #12
 8009e82:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009e84:	643a      	str	r2, [r7, #64]	; 0x40
 8009e86:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e88:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009e8a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009e8c:	e841 2300 	strex	r3, r2, [r1]
 8009e90:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d1e5      	bne.n	8009e64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	3314      	adds	r3, #20
 8009e9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ea0:	6a3b      	ldr	r3, [r7, #32]
 8009ea2:	e853 3f00 	ldrex	r3, [r3]
 8009ea6:	61fb      	str	r3, [r7, #28]
   return(result);
 8009ea8:	69fb      	ldr	r3, [r7, #28]
 8009eaa:	f023 0301 	bic.w	r3, r3, #1
 8009eae:	64bb      	str	r3, [r7, #72]	; 0x48
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	3314      	adds	r3, #20
 8009eb6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009eb8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009eba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ebc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ebe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ec0:	e841 2300 	strex	r3, r2, [r1]
 8009ec4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d1e5      	bne.n	8009e98 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ed0:	2b01      	cmp	r3, #1
 8009ed2:	d119      	bne.n	8009f08 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	330c      	adds	r3, #12
 8009eda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	e853 3f00 	ldrex	r3, [r3]
 8009ee2:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ee4:	68bb      	ldr	r3, [r7, #8]
 8009ee6:	f023 0310 	bic.w	r3, r3, #16
 8009eea:	647b      	str	r3, [r7, #68]	; 0x44
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	330c      	adds	r3, #12
 8009ef2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ef4:	61ba      	str	r2, [r7, #24]
 8009ef6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef8:	6979      	ldr	r1, [r7, #20]
 8009efa:	69ba      	ldr	r2, [r7, #24]
 8009efc:	e841 2300 	strex	r3, r2, [r1]
 8009f00:	613b      	str	r3, [r7, #16]
   return(result);
 8009f02:	693b      	ldr	r3, [r7, #16]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d1e5      	bne.n	8009ed4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	2220      	movs	r2, #32
 8009f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2200      	movs	r2, #0
 8009f14:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009f16:	bf00      	nop
 8009f18:	3754      	adds	r7, #84	; 0x54
 8009f1a:	46bd      	mov	sp, r7
 8009f1c:	bc80      	pop	{r7}
 8009f1e:	4770      	bx	lr

08009f20 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b084      	sub	sp, #16
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f2c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2200      	movs	r2, #0
 8009f32:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2200      	movs	r2, #0
 8009f38:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009f3a:	68f8      	ldr	r0, [r7, #12]
 8009f3c:	f7ff fed3 	bl	8009ce6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009f40:	bf00      	nop
 8009f42:	3710      	adds	r7, #16
 8009f44:	46bd      	mov	sp, r7
 8009f46:	bd80      	pop	{r7, pc}

08009f48 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b085      	sub	sp, #20
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009f56:	b2db      	uxtb	r3, r3
 8009f58:	2b21      	cmp	r3, #33	; 0x21
 8009f5a:	d13e      	bne.n	8009fda <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009f64:	d114      	bne.n	8009f90 <UART_Transmit_IT+0x48>
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	691b      	ldr	r3, [r3, #16]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d110      	bne.n	8009f90 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	6a1b      	ldr	r3, [r3, #32]
 8009f72:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	881b      	ldrh	r3, [r3, #0]
 8009f78:	461a      	mov	r2, r3
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009f82:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6a1b      	ldr	r3, [r3, #32]
 8009f88:	1c9a      	adds	r2, r3, #2
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	621a      	str	r2, [r3, #32]
 8009f8e:	e008      	b.n	8009fa2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	6a1b      	ldr	r3, [r3, #32]
 8009f94:	1c59      	adds	r1, r3, #1
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	6211      	str	r1, [r2, #32]
 8009f9a:	781a      	ldrb	r2, [r3, #0]
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009fa6:	b29b      	uxth	r3, r3
 8009fa8:	3b01      	subs	r3, #1
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	4619      	mov	r1, r3
 8009fb0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009fb2:	2b00      	cmp	r3, #0
 8009fb4:	d10f      	bne.n	8009fd6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	68da      	ldr	r2, [r3, #12]
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009fc4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	68da      	ldr	r2, [r3, #12]
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009fd4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	e000      	b.n	8009fdc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009fda:	2302      	movs	r3, #2
  }
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	3714      	adds	r7, #20
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bc80      	pop	{r7}
 8009fe4:	4770      	bx	lr

08009fe6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009fe6:	b580      	push	{r7, lr}
 8009fe8:	b082      	sub	sp, #8
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	68da      	ldr	r2, [r3, #12]
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009ffc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2220      	movs	r2, #32
 800a002:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a006:	6878      	ldr	r0, [r7, #4]
 800a008:	f7ff fe64 	bl	8009cd4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a00c:	2300      	movs	r3, #0
}
 800a00e:	4618      	mov	r0, r3
 800a010:	3708      	adds	r7, #8
 800a012:	46bd      	mov	sp, r7
 800a014:	bd80      	pop	{r7, pc}

0800a016 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b08c      	sub	sp, #48	; 0x30
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800a024:	b2db      	uxtb	r3, r3
 800a026:	2b22      	cmp	r3, #34	; 0x22
 800a028:	f040 80ae 	bne.w	800a188 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a034:	d117      	bne.n	800a066 <UART_Receive_IT+0x50>
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	691b      	ldr	r3, [r3, #16]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d113      	bne.n	800a066 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a03e:	2300      	movs	r3, #0
 800a040:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a046:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	685b      	ldr	r3, [r3, #4]
 800a04e:	b29b      	uxth	r3, r3
 800a050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a054:	b29a      	uxth	r2, r3
 800a056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a058:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a05e:	1c9a      	adds	r2, r3, #2
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	629a      	str	r2, [r3, #40]	; 0x28
 800a064:	e026      	b.n	800a0b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a06a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a06c:	2300      	movs	r3, #0
 800a06e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a078:	d007      	beq.n	800a08a <UART_Receive_IT+0x74>
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	689b      	ldr	r3, [r3, #8]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d10a      	bne.n	800a098 <UART_Receive_IT+0x82>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	691b      	ldr	r3, [r3, #16]
 800a086:	2b00      	cmp	r3, #0
 800a088:	d106      	bne.n	800a098 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	b2da      	uxtb	r2, r3
 800a092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a094:	701a      	strb	r2, [r3, #0]
 800a096:	e008      	b.n	800a0aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	b2db      	uxtb	r3, r3
 800a0a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a0a4:	b2da      	uxtb	r2, r3
 800a0a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a0a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0ae:	1c5a      	adds	r2, r3, #1
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a0b8:	b29b      	uxth	r3, r3
 800a0ba:	3b01      	subs	r3, #1
 800a0bc:	b29b      	uxth	r3, r3
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	4619      	mov	r1, r3
 800a0c2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d15d      	bne.n	800a184 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	68da      	ldr	r2, [r3, #12]
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	f022 0220 	bic.w	r2, r2, #32
 800a0d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	68da      	ldr	r2, [r3, #12]
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a0e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	695a      	ldr	r2, [r3, #20]
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f022 0201 	bic.w	r2, r2, #1
 800a0f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2220      	movs	r2, #32
 800a0fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2200      	movs	r2, #0
 800a104:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	d135      	bne.n	800a17a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2200      	movs	r2, #0
 800a112:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	330c      	adds	r3, #12
 800a11a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	e853 3f00 	ldrex	r3, [r3]
 800a122:	613b      	str	r3, [r7, #16]
   return(result);
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	f023 0310 	bic.w	r3, r3, #16
 800a12a:	627b      	str	r3, [r7, #36]	; 0x24
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	681b      	ldr	r3, [r3, #0]
 800a130:	330c      	adds	r3, #12
 800a132:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a134:	623a      	str	r2, [r7, #32]
 800a136:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a138:	69f9      	ldr	r1, [r7, #28]
 800a13a:	6a3a      	ldr	r2, [r7, #32]
 800a13c:	e841 2300 	strex	r3, r2, [r1]
 800a140:	61bb      	str	r3, [r7, #24]
   return(result);
 800a142:	69bb      	ldr	r3, [r7, #24]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d1e5      	bne.n	800a114 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	f003 0310 	and.w	r3, r3, #16
 800a152:	2b10      	cmp	r3, #16
 800a154:	d10a      	bne.n	800a16c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a156:	2300      	movs	r3, #0
 800a158:	60fb      	str	r3, [r7, #12]
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	60fb      	str	r3, [r7, #12]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	60fb      	str	r3, [r7, #12]
 800a16a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a170:	4619      	mov	r1, r3
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f7ff fdc0 	bl	8009cf8 <HAL_UARTEx_RxEventCallback>
 800a178:	e002      	b.n	800a180 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f7f8 fe8a 	bl	8002e94 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a180:	2300      	movs	r3, #0
 800a182:	e002      	b.n	800a18a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a184:	2300      	movs	r3, #0
 800a186:	e000      	b.n	800a18a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a188:	2302      	movs	r3, #2
  }
}
 800a18a:	4618      	mov	r0, r3
 800a18c:	3730      	adds	r7, #48	; 0x30
 800a18e:	46bd      	mov	sp, r7
 800a190:	bd80      	pop	{r7, pc}
	...

0800a194 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b084      	sub	sp, #16
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	68da      	ldr	r2, [r3, #12]
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	430a      	orrs	r2, r1
 800a1b0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	689a      	ldr	r2, [r3, #8]
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	691b      	ldr	r3, [r3, #16]
 800a1ba:	431a      	orrs	r2, r3
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	695b      	ldr	r3, [r3, #20]
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	68db      	ldr	r3, [r3, #12]
 800a1ca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800a1ce:	f023 030c 	bic.w	r3, r3, #12
 800a1d2:	687a      	ldr	r2, [r7, #4]
 800a1d4:	6812      	ldr	r2, [r2, #0]
 800a1d6:	68b9      	ldr	r1, [r7, #8]
 800a1d8:	430b      	orrs	r3, r1
 800a1da:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	695b      	ldr	r3, [r3, #20]
 800a1e2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	699a      	ldr	r2, [r3, #24]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	430a      	orrs	r2, r1
 800a1f0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	4a2c      	ldr	r2, [pc, #176]	; (800a2a8 <UART_SetConfig+0x114>)
 800a1f8:	4293      	cmp	r3, r2
 800a1fa:	d103      	bne.n	800a204 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a1fc:	f7fd fd34 	bl	8007c68 <HAL_RCC_GetPCLK2Freq>
 800a200:	60f8      	str	r0, [r7, #12]
 800a202:	e002      	b.n	800a20a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a204:	f7fd fd1c 	bl	8007c40 <HAL_RCC_GetPCLK1Freq>
 800a208:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	4613      	mov	r3, r2
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	4413      	add	r3, r2
 800a212:	009a      	lsls	r2, r3, #2
 800a214:	441a      	add	r2, r3
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a220:	4a22      	ldr	r2, [pc, #136]	; (800a2ac <UART_SetConfig+0x118>)
 800a222:	fba2 2303 	umull	r2, r3, r2, r3
 800a226:	095b      	lsrs	r3, r3, #5
 800a228:	0119      	lsls	r1, r3, #4
 800a22a:	68fa      	ldr	r2, [r7, #12]
 800a22c:	4613      	mov	r3, r2
 800a22e:	009b      	lsls	r3, r3, #2
 800a230:	4413      	add	r3, r2
 800a232:	009a      	lsls	r2, r3, #2
 800a234:	441a      	add	r2, r3
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	009b      	lsls	r3, r3, #2
 800a23c:	fbb2 f2f3 	udiv	r2, r2, r3
 800a240:	4b1a      	ldr	r3, [pc, #104]	; (800a2ac <UART_SetConfig+0x118>)
 800a242:	fba3 0302 	umull	r0, r3, r3, r2
 800a246:	095b      	lsrs	r3, r3, #5
 800a248:	2064      	movs	r0, #100	; 0x64
 800a24a:	fb00 f303 	mul.w	r3, r0, r3
 800a24e:	1ad3      	subs	r3, r2, r3
 800a250:	011b      	lsls	r3, r3, #4
 800a252:	3332      	adds	r3, #50	; 0x32
 800a254:	4a15      	ldr	r2, [pc, #84]	; (800a2ac <UART_SetConfig+0x118>)
 800a256:	fba2 2303 	umull	r2, r3, r2, r3
 800a25a:	095b      	lsrs	r3, r3, #5
 800a25c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a260:	4419      	add	r1, r3
 800a262:	68fa      	ldr	r2, [r7, #12]
 800a264:	4613      	mov	r3, r2
 800a266:	009b      	lsls	r3, r3, #2
 800a268:	4413      	add	r3, r2
 800a26a:	009a      	lsls	r2, r3, #2
 800a26c:	441a      	add	r2, r3
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	009b      	lsls	r3, r3, #2
 800a274:	fbb2 f2f3 	udiv	r2, r2, r3
 800a278:	4b0c      	ldr	r3, [pc, #48]	; (800a2ac <UART_SetConfig+0x118>)
 800a27a:	fba3 0302 	umull	r0, r3, r3, r2
 800a27e:	095b      	lsrs	r3, r3, #5
 800a280:	2064      	movs	r0, #100	; 0x64
 800a282:	fb00 f303 	mul.w	r3, r0, r3
 800a286:	1ad3      	subs	r3, r2, r3
 800a288:	011b      	lsls	r3, r3, #4
 800a28a:	3332      	adds	r3, #50	; 0x32
 800a28c:	4a07      	ldr	r2, [pc, #28]	; (800a2ac <UART_SetConfig+0x118>)
 800a28e:	fba2 2303 	umull	r2, r3, r2, r3
 800a292:	095b      	lsrs	r3, r3, #5
 800a294:	f003 020f 	and.w	r2, r3, #15
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	440a      	add	r2, r1
 800a29e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800a2a0:	bf00      	nop
 800a2a2:	3710      	adds	r7, #16
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}
 800a2a8:	40013800 	.word	0x40013800
 800a2ac:	51eb851f 	.word	0x51eb851f

0800a2b0 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b087      	sub	sp, #28
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
 800a2b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	681a      	ldr	r2, [r3, #0]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2c4:	683a      	ldr	r2, [r7, #0]
 800a2c6:	6812      	ldr	r2, [r2, #0]
 800a2c8:	f023 0101 	bic.w	r1, r3, #1
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800a2d2:	683b      	ldr	r3, [r7, #0]
 800a2d4:	689b      	ldr	r3, [r3, #8]
 800a2d6:	2b08      	cmp	r3, #8
 800a2d8:	d102      	bne.n	800a2e0 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 800a2da:	2340      	movs	r3, #64	; 0x40
 800a2dc:	617b      	str	r3, [r7, #20]
 800a2de:	e001      	b.n	800a2e4 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 800a2e8:	697b      	ldr	r3, [r7, #20]
 800a2ea:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 800a2f0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800a2f6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 800a2f8:	683b      	ldr	r3, [r7, #0]
 800a2fa:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 800a2fc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 800a2fe:	683b      	ldr	r3, [r7, #0]
 800a300:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800a302:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800a304:	683b      	ldr	r3, [r7, #0]
 800a306:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 800a308:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 800a30e:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 800a314:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 800a31a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 800a320:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800a322:	683b      	ldr	r3, [r7, #0]
 800a324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800a326:	4313      	orrs	r3, r2
 800a328:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	699b      	ldr	r3, [r3, #24]
 800a32e:	693a      	ldr	r2, [r7, #16]
 800a330:	4313      	orrs	r3, r2
 800a332:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a338:	693a      	ldr	r2, [r7, #16]
 800a33a:	4313      	orrs	r3, r2
 800a33c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 800a33e:	4b10      	ldr	r3, [pc, #64]	; (800a380 <FSMC_NORSRAM_Init+0xd0>)
 800a340:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800a348:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 800a350:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	681a      	ldr	r2, [r3, #0]
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	43db      	mvns	r3, r3
 800a360:	ea02 0103 	and.w	r1, r2, r3
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	681a      	ldr	r2, [r3, #0]
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	4319      	orrs	r1, r3
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 800a372:	2300      	movs	r3, #0
}
 800a374:	4618      	mov	r0, r3
 800a376:	371c      	adds	r7, #28
 800a378:	46bd      	mov	sp, r7
 800a37a:	bc80      	pop	{r7}
 800a37c:	4770      	bx	lr
 800a37e:	bf00      	nop
 800a380:	0008fb7f 	.word	0x0008fb7f

0800a384 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800a384:	b480      	push	{r7}
 800a386:	b085      	sub	sp, #20
 800a388:	af00      	add	r7, sp, #0
 800a38a:	60f8      	str	r0, [r7, #12]
 800a38c:	60b9      	str	r1, [r7, #8]
 800a38e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	1c5a      	adds	r2, r3, #1
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a39a:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	681a      	ldr	r2, [r3, #0]
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	685b      	ldr	r3, [r3, #4]
 800a3a6:	011b      	lsls	r3, r3, #4
 800a3a8:	431a      	orrs	r2, r3
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	689b      	ldr	r3, [r3, #8]
 800a3ae:	021b      	lsls	r3, r3, #8
 800a3b0:	431a      	orrs	r2, r3
 800a3b2:	68bb      	ldr	r3, [r7, #8]
 800a3b4:	68db      	ldr	r3, [r3, #12]
 800a3b6:	041b      	lsls	r3, r3, #16
 800a3b8:	431a      	orrs	r2, r3
 800a3ba:	68bb      	ldr	r3, [r7, #8]
 800a3bc:	691b      	ldr	r3, [r3, #16]
 800a3be:	3b01      	subs	r3, #1
 800a3c0:	051b      	lsls	r3, r3, #20
 800a3c2:	431a      	orrs	r2, r3
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	695b      	ldr	r3, [r3, #20]
 800a3c8:	3b02      	subs	r3, #2
 800a3ca:	061b      	lsls	r3, r3, #24
 800a3cc:	431a      	orrs	r2, r3
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	699b      	ldr	r3, [r3, #24]
 800a3d2:	4313      	orrs	r3, r2
 800a3d4:	687a      	ldr	r2, [r7, #4]
 800a3d6:	3201      	adds	r2, #1
 800a3d8:	4319      	orrs	r1, r3
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 800a3e0:	2300      	movs	r3, #0
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	3714      	adds	r7, #20
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bc80      	pop	{r7}
 800a3ea:	4770      	bx	lr

0800a3ec <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 800a3ec:	b480      	push	{r7}
 800a3ee:	b085      	sub	sp, #20
 800a3f0:	af00      	add	r7, sp, #0
 800a3f2:	60f8      	str	r0, [r7, #12]
 800a3f4:	60b9      	str	r1, [r7, #8]
 800a3f6:	607a      	str	r2, [r7, #4]
 800a3f8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800a3fa:	683b      	ldr	r3, [r7, #0]
 800a3fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a400:	d11d      	bne.n	800a43e <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FSMC_BWTRx_BUSTURN)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a40a:	4b13      	ldr	r3, [pc, #76]	; (800a458 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 800a40c:	4013      	ands	r3, r2
 800a40e:	68ba      	ldr	r2, [r7, #8]
 800a410:	6811      	ldr	r1, [r2, #0]
 800a412:	68ba      	ldr	r2, [r7, #8]
 800a414:	6852      	ldr	r2, [r2, #4]
 800a416:	0112      	lsls	r2, r2, #4
 800a418:	4311      	orrs	r1, r2
 800a41a:	68ba      	ldr	r2, [r7, #8]
 800a41c:	6892      	ldr	r2, [r2, #8]
 800a41e:	0212      	lsls	r2, r2, #8
 800a420:	4311      	orrs	r1, r2
 800a422:	68ba      	ldr	r2, [r7, #8]
 800a424:	6992      	ldr	r2, [r2, #24]
 800a426:	4311      	orrs	r1, r2
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	68d2      	ldr	r2, [r2, #12]
 800a42c:	0412      	lsls	r2, r2, #16
 800a42e:	430a      	orrs	r2, r1
 800a430:	ea43 0102 	orr.w	r1, r3, r2
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	687a      	ldr	r2, [r7, #4]
 800a438:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a43c:	e005      	b.n	800a44a <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* FSMC_BWTRx_BUSTURN */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	687a      	ldr	r2, [r7, #4]
 800a442:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800a446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	3714      	adds	r7, #20
 800a450:	46bd      	mov	sp, r7
 800a452:	bc80      	pop	{r7}
 800a454:	4770      	bx	lr
 800a456:	bf00      	nop
 800a458:	cff00000 	.word	0xcff00000

0800a45c <delay_init>:
 * @brief     ʼӳٺ
 * @param     sysclk: ϵͳʱƵ, CPUƵ(rcc_c_ck), 168MHz
 * @retval    
 */  
void delay_init(uint16_t sysclk)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b083      	sub	sp, #12
 800a460:	af00      	add	r7, sp, #0
 800a462:	4603      	mov	r3, r0
 800a464:	80fb      	strh	r3, [r7, #6]
#if SYS_SUPPORT_OS                                      /* Ҫ֧OS */
    uint32_t reload;
#endif
    g_fac_us = sysclk;                                  /* HAL_InitѶsystickã */
 800a466:	88fb      	ldrh	r3, [r7, #6]
 800a468:	4a03      	ldr	r2, [pc, #12]	; (800a478 <delay_init+0x1c>)
 800a46a:	6013      	str	r3, [r2, #0]
    g_fac_ms = 1000 / delay_ostickspersec;              /* OSʱٵλ */
    SysTick->CTRL |= 1 << 1;                            /* SYSTICKж */
    SysTick->LOAD = reload;                             /* ÿ1/delay_ostickspersecжһ */
    SysTick->CTRL |= 1 << 0;                            /* SYSTICK */
#endif 
}
 800a46c:	bf00      	nop
 800a46e:	370c      	adds	r7, #12
 800a470:	46bd      	mov	sp, r7
 800a472:	bc80      	pop	{r7}
 800a474:	4770      	bx	lr
 800a476:	bf00      	nop
 800a478:	20000568 	.word	0x20000568

0800a47c <delay_us>:
 * @param     nus: Ҫʱus
 * @note      nusȡֵΧ: 0 ~ (2^32 / fac_us) (fac_usһϵͳƵ, )
 * @retval    
 */
void delay_us(uint32_t nus)
{
 800a47c:	b480      	push	{r7}
 800a47e:	b089      	sub	sp, #36	; 0x24
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
    uint32_t ticks;
    uint32_t told, tnow, tcnt = 0;
 800a484:	2300      	movs	r3, #0
 800a486:	61bb      	str	r3, [r7, #24]
    uint32_t reload = SysTick->LOAD;        /* LOADֵ */
 800a488:	4b19      	ldr	r3, [pc, #100]	; (800a4f0 <delay_us+0x74>)
 800a48a:	685b      	ldr	r3, [r3, #4]
 800a48c:	617b      	str	r3, [r7, #20]
    ticks = nus * g_fac_us;                 /* ҪĽ */
 800a48e:	4b19      	ldr	r3, [pc, #100]	; (800a4f4 <delay_us+0x78>)
 800a490:	681a      	ldr	r2, [r3, #0]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	fb02 f303 	mul.w	r3, r2, r3
 800a498:	613b      	str	r3, [r7, #16]
    
#if SYS_SUPPORT_OS                          /* Ҫ֧OS */
    delay_osschedlock();                    /*  OS  */
#endif

    told = SysTick->VAL;                    /* սʱļֵ */
 800a49a:	4b15      	ldr	r3, [pc, #84]	; (800a4f0 <delay_us+0x74>)
 800a49c:	689b      	ldr	r3, [r3, #8]
 800a49e:	61fb      	str	r3, [r7, #28]
    while (1)
    {
        tnow = SysTick->VAL;
 800a4a0:	4b13      	ldr	r3, [pc, #76]	; (800a4f0 <delay_us+0x74>)
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	60fb      	str	r3, [r7, #12]
        if (tnow != told)
 800a4a6:	68fa      	ldr	r2, [r7, #12]
 800a4a8:	69fb      	ldr	r3, [r7, #28]
 800a4aa:	429a      	cmp	r2, r3
 800a4ac:	d0f8      	beq.n	800a4a0 <delay_us+0x24>
        {
            if (tnow < told)
 800a4ae:	68fa      	ldr	r2, [r7, #12]
 800a4b0:	69fb      	ldr	r3, [r7, #28]
 800a4b2:	429a      	cmp	r2, r3
 800a4b4:	d206      	bcs.n	800a4c4 <delay_us+0x48>
            {
                tcnt += told - tnow;        /* עһSYSTICKһݼļͿ */
 800a4b6:	69fa      	ldr	r2, [r7, #28]
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	1ad3      	subs	r3, r2, r3
 800a4bc:	69ba      	ldr	r2, [r7, #24]
 800a4be:	4413      	add	r3, r2
 800a4c0:	61bb      	str	r3, [r7, #24]
 800a4c2:	e007      	b.n	800a4d4 <delay_us+0x58>
            }
            else
            {
                tcnt += reload - tnow + told;
 800a4c4:	697a      	ldr	r2, [r7, #20]
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	1ad2      	subs	r2, r2, r3
 800a4ca:	69fb      	ldr	r3, [r7, #28]
 800a4cc:	4413      	add	r3, r2
 800a4ce:	69ba      	ldr	r2, [r7, #24]
 800a4d0:	4413      	add	r3, r2
 800a4d2:	61bb      	str	r3, [r7, #24]
            }
            told = tnow;
 800a4d4:	68fb      	ldr	r3, [r7, #12]
 800a4d6:	61fb      	str	r3, [r7, #28]
            if (tcnt >= ticks) 
 800a4d8:	69ba      	ldr	r2, [r7, #24]
 800a4da:	693b      	ldr	r3, [r7, #16]
 800a4dc:	429a      	cmp	r2, r3
 800a4de:	d200      	bcs.n	800a4e2 <delay_us+0x66>
        tnow = SysTick->VAL;
 800a4e0:	e7de      	b.n	800a4a0 <delay_us+0x24>
            {
                break;                      /* ʱ䳬/Ҫӳٵʱ,˳ */
 800a4e2:	bf00      	nop

#if SYS_SUPPORT_OS                          /* Ҫ֧OS */
    delay_osschedunlock();                  /* ָ OS  */
#endif 

}
 800a4e4:	bf00      	nop
 800a4e6:	3724      	adds	r7, #36	; 0x24
 800a4e8:	46bd      	mov	sp, r7
 800a4ea:	bc80      	pop	{r7}
 800a4ec:	4770      	bx	lr
 800a4ee:	bf00      	nop
 800a4f0:	e000e010 	.word	0xe000e010
 800a4f4:	20000568 	.word	0x20000568

0800a4f8 <delay_ms>:
 * @brief     ʱnms
 * @param     nms: Ҫʱms (0< nms <= (2^32 / fac_us / 1000))(fac_usһϵͳƵ, )
 * @retval    
 */
void delay_ms(uint16_t nms)
{
 800a4f8:	b580      	push	{r7, lr}
 800a4fa:	b082      	sub	sp, #8
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	4603      	mov	r3, r0
 800a500:	80fb      	strh	r3, [r7, #6]

        nms %= g_fac_ms;                                /* OSѾ޷ṩôСʱ,ͨʽʱ */
    }
#endif

    delay_us((uint32_t)(nms * 1000));                   /* ͨʽʱ */
 800a502:	88fb      	ldrh	r3, [r7, #6]
 800a504:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a508:	fb02 f303 	mul.w	r3, r2, r3
 800a50c:	4618      	mov	r0, r3
 800a50e:	f7ff ffb5 	bl	800a47c <delay_us>
}
 800a512:	bf00      	nop
 800a514:	3708      	adds	r7, #8
 800a516:	46bd      	mov	sp, r7
 800a518:	bd80      	pop	{r7, pc}

0800a51a <atoi>:
 800a51a:	220a      	movs	r2, #10
 800a51c:	2100      	movs	r1, #0
 800a51e:	f001 bd6b 	b.w	800bff8 <strtol>
	...

0800a524 <__errno>:
 800a524:	4b01      	ldr	r3, [pc, #4]	; (800a52c <__errno+0x8>)
 800a526:	6818      	ldr	r0, [r3, #0]
 800a528:	4770      	bx	lr
 800a52a:	bf00      	nop
 800a52c:	20000014 	.word	0x20000014

0800a530 <__libc_init_array>:
 800a530:	b570      	push	{r4, r5, r6, lr}
 800a532:	2600      	movs	r6, #0
 800a534:	4d0c      	ldr	r5, [pc, #48]	; (800a568 <__libc_init_array+0x38>)
 800a536:	4c0d      	ldr	r4, [pc, #52]	; (800a56c <__libc_init_array+0x3c>)
 800a538:	1b64      	subs	r4, r4, r5
 800a53a:	10a4      	asrs	r4, r4, #2
 800a53c:	42a6      	cmp	r6, r4
 800a53e:	d109      	bne.n	800a554 <__libc_init_array+0x24>
 800a540:	f004 fc78 	bl	800ee34 <_init>
 800a544:	2600      	movs	r6, #0
 800a546:	4d0a      	ldr	r5, [pc, #40]	; (800a570 <__libc_init_array+0x40>)
 800a548:	4c0a      	ldr	r4, [pc, #40]	; (800a574 <__libc_init_array+0x44>)
 800a54a:	1b64      	subs	r4, r4, r5
 800a54c:	10a4      	asrs	r4, r4, #2
 800a54e:	42a6      	cmp	r6, r4
 800a550:	d105      	bne.n	800a55e <__libc_init_array+0x2e>
 800a552:	bd70      	pop	{r4, r5, r6, pc}
 800a554:	f855 3b04 	ldr.w	r3, [r5], #4
 800a558:	4798      	blx	r3
 800a55a:	3601      	adds	r6, #1
 800a55c:	e7ee      	b.n	800a53c <__libc_init_array+0xc>
 800a55e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a562:	4798      	blx	r3
 800a564:	3601      	adds	r6, #1
 800a566:	e7f2      	b.n	800a54e <__libc_init_array+0x1e>
 800a568:	0801239c 	.word	0x0801239c
 800a56c:	0801239c 	.word	0x0801239c
 800a570:	0801239c 	.word	0x0801239c
 800a574:	080123a0 	.word	0x080123a0

0800a578 <memset>:
 800a578:	4603      	mov	r3, r0
 800a57a:	4402      	add	r2, r0
 800a57c:	4293      	cmp	r3, r2
 800a57e:	d100      	bne.n	800a582 <memset+0xa>
 800a580:	4770      	bx	lr
 800a582:	f803 1b01 	strb.w	r1, [r3], #1
 800a586:	e7f9      	b.n	800a57c <memset+0x4>

0800a588 <__cvt>:
 800a588:	2b00      	cmp	r3, #0
 800a58a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a58e:	461f      	mov	r7, r3
 800a590:	bfbb      	ittet	lt
 800a592:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800a596:	461f      	movlt	r7, r3
 800a598:	2300      	movge	r3, #0
 800a59a:	232d      	movlt	r3, #45	; 0x2d
 800a59c:	b088      	sub	sp, #32
 800a59e:	4614      	mov	r4, r2
 800a5a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a5a2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a5a4:	7013      	strb	r3, [r2, #0]
 800a5a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a5a8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800a5ac:	f023 0820 	bic.w	r8, r3, #32
 800a5b0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a5b4:	d005      	beq.n	800a5c2 <__cvt+0x3a>
 800a5b6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a5ba:	d100      	bne.n	800a5be <__cvt+0x36>
 800a5bc:	3501      	adds	r5, #1
 800a5be:	2302      	movs	r3, #2
 800a5c0:	e000      	b.n	800a5c4 <__cvt+0x3c>
 800a5c2:	2303      	movs	r3, #3
 800a5c4:	aa07      	add	r2, sp, #28
 800a5c6:	9204      	str	r2, [sp, #16]
 800a5c8:	aa06      	add	r2, sp, #24
 800a5ca:	e9cd a202 	strd	sl, r2, [sp, #8]
 800a5ce:	e9cd 3500 	strd	r3, r5, [sp]
 800a5d2:	4622      	mov	r2, r4
 800a5d4:	463b      	mov	r3, r7
 800a5d6:	f001 fda7 	bl	800c128 <_dtoa_r>
 800a5da:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a5de:	4606      	mov	r6, r0
 800a5e0:	d102      	bne.n	800a5e8 <__cvt+0x60>
 800a5e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5e4:	07db      	lsls	r3, r3, #31
 800a5e6:	d522      	bpl.n	800a62e <__cvt+0xa6>
 800a5e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a5ec:	eb06 0905 	add.w	r9, r6, r5
 800a5f0:	d110      	bne.n	800a614 <__cvt+0x8c>
 800a5f2:	7833      	ldrb	r3, [r6, #0]
 800a5f4:	2b30      	cmp	r3, #48	; 0x30
 800a5f6:	d10a      	bne.n	800a60e <__cvt+0x86>
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	4620      	mov	r0, r4
 800a5fe:	4639      	mov	r1, r7
 800a600:	f7f6 faf2 	bl	8000be8 <__aeabi_dcmpeq>
 800a604:	b918      	cbnz	r0, 800a60e <__cvt+0x86>
 800a606:	f1c5 0501 	rsb	r5, r5, #1
 800a60a:	f8ca 5000 	str.w	r5, [sl]
 800a60e:	f8da 3000 	ldr.w	r3, [sl]
 800a612:	4499      	add	r9, r3
 800a614:	2200      	movs	r2, #0
 800a616:	2300      	movs	r3, #0
 800a618:	4620      	mov	r0, r4
 800a61a:	4639      	mov	r1, r7
 800a61c:	f7f6 fae4 	bl	8000be8 <__aeabi_dcmpeq>
 800a620:	b108      	cbz	r0, 800a626 <__cvt+0x9e>
 800a622:	f8cd 901c 	str.w	r9, [sp, #28]
 800a626:	2230      	movs	r2, #48	; 0x30
 800a628:	9b07      	ldr	r3, [sp, #28]
 800a62a:	454b      	cmp	r3, r9
 800a62c:	d307      	bcc.n	800a63e <__cvt+0xb6>
 800a62e:	4630      	mov	r0, r6
 800a630:	9b07      	ldr	r3, [sp, #28]
 800a632:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a634:	1b9b      	subs	r3, r3, r6
 800a636:	6013      	str	r3, [r2, #0]
 800a638:	b008      	add	sp, #32
 800a63a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a63e:	1c59      	adds	r1, r3, #1
 800a640:	9107      	str	r1, [sp, #28]
 800a642:	701a      	strb	r2, [r3, #0]
 800a644:	e7f0      	b.n	800a628 <__cvt+0xa0>

0800a646 <__exponent>:
 800a646:	4603      	mov	r3, r0
 800a648:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a64a:	2900      	cmp	r1, #0
 800a64c:	f803 2b02 	strb.w	r2, [r3], #2
 800a650:	bfb6      	itet	lt
 800a652:	222d      	movlt	r2, #45	; 0x2d
 800a654:	222b      	movge	r2, #43	; 0x2b
 800a656:	4249      	neglt	r1, r1
 800a658:	2909      	cmp	r1, #9
 800a65a:	7042      	strb	r2, [r0, #1]
 800a65c:	dd2b      	ble.n	800a6b6 <__exponent+0x70>
 800a65e:	f10d 0407 	add.w	r4, sp, #7
 800a662:	46a4      	mov	ip, r4
 800a664:	270a      	movs	r7, #10
 800a666:	fb91 f6f7 	sdiv	r6, r1, r7
 800a66a:	460a      	mov	r2, r1
 800a66c:	46a6      	mov	lr, r4
 800a66e:	fb07 1516 	mls	r5, r7, r6, r1
 800a672:	2a63      	cmp	r2, #99	; 0x63
 800a674:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800a678:	4631      	mov	r1, r6
 800a67a:	f104 34ff 	add.w	r4, r4, #4294967295
 800a67e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a682:	dcf0      	bgt.n	800a666 <__exponent+0x20>
 800a684:	3130      	adds	r1, #48	; 0x30
 800a686:	f1ae 0502 	sub.w	r5, lr, #2
 800a68a:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a68e:	4629      	mov	r1, r5
 800a690:	1c44      	adds	r4, r0, #1
 800a692:	4561      	cmp	r1, ip
 800a694:	d30a      	bcc.n	800a6ac <__exponent+0x66>
 800a696:	f10d 0209 	add.w	r2, sp, #9
 800a69a:	eba2 020e 	sub.w	r2, r2, lr
 800a69e:	4565      	cmp	r5, ip
 800a6a0:	bf88      	it	hi
 800a6a2:	2200      	movhi	r2, #0
 800a6a4:	4413      	add	r3, r2
 800a6a6:	1a18      	subs	r0, r3, r0
 800a6a8:	b003      	add	sp, #12
 800a6aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a6b0:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a6b4:	e7ed      	b.n	800a692 <__exponent+0x4c>
 800a6b6:	2330      	movs	r3, #48	; 0x30
 800a6b8:	3130      	adds	r1, #48	; 0x30
 800a6ba:	7083      	strb	r3, [r0, #2]
 800a6bc:	70c1      	strb	r1, [r0, #3]
 800a6be:	1d03      	adds	r3, r0, #4
 800a6c0:	e7f1      	b.n	800a6a6 <__exponent+0x60>
	...

0800a6c4 <_printf_float>:
 800a6c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c8:	b091      	sub	sp, #68	; 0x44
 800a6ca:	460c      	mov	r4, r1
 800a6cc:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800a6d0:	4616      	mov	r6, r2
 800a6d2:	461f      	mov	r7, r3
 800a6d4:	4605      	mov	r5, r0
 800a6d6:	f002 ff71 	bl	800d5bc <_localeconv_r>
 800a6da:	6803      	ldr	r3, [r0, #0]
 800a6dc:	4618      	mov	r0, r3
 800a6de:	9309      	str	r3, [sp, #36]	; 0x24
 800a6e0:	f7f5 fda2 	bl	8000228 <strlen>
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	930e      	str	r3, [sp, #56]	; 0x38
 800a6e8:	f8d8 3000 	ldr.w	r3, [r8]
 800a6ec:	900a      	str	r0, [sp, #40]	; 0x28
 800a6ee:	3307      	adds	r3, #7
 800a6f0:	f023 0307 	bic.w	r3, r3, #7
 800a6f4:	f103 0208 	add.w	r2, r3, #8
 800a6f8:	f894 9018 	ldrb.w	r9, [r4, #24]
 800a6fc:	f8d4 b000 	ldr.w	fp, [r4]
 800a700:	f8c8 2000 	str.w	r2, [r8]
 800a704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a708:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a70c:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800a710:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800a714:	930b      	str	r3, [sp, #44]	; 0x2c
 800a716:	f04f 32ff 	mov.w	r2, #4294967295
 800a71a:	4640      	mov	r0, r8
 800a71c:	4b9c      	ldr	r3, [pc, #624]	; (800a990 <_printf_float+0x2cc>)
 800a71e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a720:	f7f6 fa94 	bl	8000c4c <__aeabi_dcmpun>
 800a724:	bb70      	cbnz	r0, 800a784 <_printf_float+0xc0>
 800a726:	f04f 32ff 	mov.w	r2, #4294967295
 800a72a:	4640      	mov	r0, r8
 800a72c:	4b98      	ldr	r3, [pc, #608]	; (800a990 <_printf_float+0x2cc>)
 800a72e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a730:	f7f6 fa6e 	bl	8000c10 <__aeabi_dcmple>
 800a734:	bb30      	cbnz	r0, 800a784 <_printf_float+0xc0>
 800a736:	2200      	movs	r2, #0
 800a738:	2300      	movs	r3, #0
 800a73a:	4640      	mov	r0, r8
 800a73c:	4651      	mov	r1, sl
 800a73e:	f7f6 fa5d 	bl	8000bfc <__aeabi_dcmplt>
 800a742:	b110      	cbz	r0, 800a74a <_printf_float+0x86>
 800a744:	232d      	movs	r3, #45	; 0x2d
 800a746:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a74a:	4b92      	ldr	r3, [pc, #584]	; (800a994 <_printf_float+0x2d0>)
 800a74c:	4892      	ldr	r0, [pc, #584]	; (800a998 <_printf_float+0x2d4>)
 800a74e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800a752:	bf94      	ite	ls
 800a754:	4698      	movls	r8, r3
 800a756:	4680      	movhi	r8, r0
 800a758:	2303      	movs	r3, #3
 800a75a:	f04f 0a00 	mov.w	sl, #0
 800a75e:	6123      	str	r3, [r4, #16]
 800a760:	f02b 0304 	bic.w	r3, fp, #4
 800a764:	6023      	str	r3, [r4, #0]
 800a766:	4633      	mov	r3, r6
 800a768:	4621      	mov	r1, r4
 800a76a:	4628      	mov	r0, r5
 800a76c:	9700      	str	r7, [sp, #0]
 800a76e:	aa0f      	add	r2, sp, #60	; 0x3c
 800a770:	f000 f9d4 	bl	800ab1c <_printf_common>
 800a774:	3001      	adds	r0, #1
 800a776:	f040 8090 	bne.w	800a89a <_printf_float+0x1d6>
 800a77a:	f04f 30ff 	mov.w	r0, #4294967295
 800a77e:	b011      	add	sp, #68	; 0x44
 800a780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a784:	4642      	mov	r2, r8
 800a786:	4653      	mov	r3, sl
 800a788:	4640      	mov	r0, r8
 800a78a:	4651      	mov	r1, sl
 800a78c:	f7f6 fa5e 	bl	8000c4c <__aeabi_dcmpun>
 800a790:	b148      	cbz	r0, 800a7a6 <_printf_float+0xe2>
 800a792:	f1ba 0f00 	cmp.w	sl, #0
 800a796:	bfb8      	it	lt
 800a798:	232d      	movlt	r3, #45	; 0x2d
 800a79a:	4880      	ldr	r0, [pc, #512]	; (800a99c <_printf_float+0x2d8>)
 800a79c:	bfb8      	it	lt
 800a79e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a7a2:	4b7f      	ldr	r3, [pc, #508]	; (800a9a0 <_printf_float+0x2dc>)
 800a7a4:	e7d3      	b.n	800a74e <_printf_float+0x8a>
 800a7a6:	6863      	ldr	r3, [r4, #4]
 800a7a8:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800a7ac:	1c5a      	adds	r2, r3, #1
 800a7ae:	d142      	bne.n	800a836 <_printf_float+0x172>
 800a7b0:	2306      	movs	r3, #6
 800a7b2:	6063      	str	r3, [r4, #4]
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	9206      	str	r2, [sp, #24]
 800a7b8:	aa0e      	add	r2, sp, #56	; 0x38
 800a7ba:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800a7be:	aa0d      	add	r2, sp, #52	; 0x34
 800a7c0:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800a7c4:	9203      	str	r2, [sp, #12]
 800a7c6:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a7ca:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a7ce:	6023      	str	r3, [r4, #0]
 800a7d0:	6863      	ldr	r3, [r4, #4]
 800a7d2:	4642      	mov	r2, r8
 800a7d4:	9300      	str	r3, [sp, #0]
 800a7d6:	4628      	mov	r0, r5
 800a7d8:	4653      	mov	r3, sl
 800a7da:	910b      	str	r1, [sp, #44]	; 0x2c
 800a7dc:	f7ff fed4 	bl	800a588 <__cvt>
 800a7e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a7e2:	4680      	mov	r8, r0
 800a7e4:	2947      	cmp	r1, #71	; 0x47
 800a7e6:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a7e8:	d108      	bne.n	800a7fc <_printf_float+0x138>
 800a7ea:	1cc8      	adds	r0, r1, #3
 800a7ec:	db02      	blt.n	800a7f4 <_printf_float+0x130>
 800a7ee:	6863      	ldr	r3, [r4, #4]
 800a7f0:	4299      	cmp	r1, r3
 800a7f2:	dd40      	ble.n	800a876 <_printf_float+0x1b2>
 800a7f4:	f1a9 0902 	sub.w	r9, r9, #2
 800a7f8:	fa5f f989 	uxtb.w	r9, r9
 800a7fc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a800:	d81f      	bhi.n	800a842 <_printf_float+0x17e>
 800a802:	464a      	mov	r2, r9
 800a804:	3901      	subs	r1, #1
 800a806:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a80a:	910d      	str	r1, [sp, #52]	; 0x34
 800a80c:	f7ff ff1b 	bl	800a646 <__exponent>
 800a810:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a812:	4682      	mov	sl, r0
 800a814:	1813      	adds	r3, r2, r0
 800a816:	2a01      	cmp	r2, #1
 800a818:	6123      	str	r3, [r4, #16]
 800a81a:	dc02      	bgt.n	800a822 <_printf_float+0x15e>
 800a81c:	6822      	ldr	r2, [r4, #0]
 800a81e:	07d2      	lsls	r2, r2, #31
 800a820:	d501      	bpl.n	800a826 <_printf_float+0x162>
 800a822:	3301      	adds	r3, #1
 800a824:	6123      	str	r3, [r4, #16]
 800a826:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	d09b      	beq.n	800a766 <_printf_float+0xa2>
 800a82e:	232d      	movs	r3, #45	; 0x2d
 800a830:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a834:	e797      	b.n	800a766 <_printf_float+0xa2>
 800a836:	2947      	cmp	r1, #71	; 0x47
 800a838:	d1bc      	bne.n	800a7b4 <_printf_float+0xf0>
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1ba      	bne.n	800a7b4 <_printf_float+0xf0>
 800a83e:	2301      	movs	r3, #1
 800a840:	e7b7      	b.n	800a7b2 <_printf_float+0xee>
 800a842:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800a846:	d118      	bne.n	800a87a <_printf_float+0x1b6>
 800a848:	2900      	cmp	r1, #0
 800a84a:	6863      	ldr	r3, [r4, #4]
 800a84c:	dd0b      	ble.n	800a866 <_printf_float+0x1a2>
 800a84e:	6121      	str	r1, [r4, #16]
 800a850:	b913      	cbnz	r3, 800a858 <_printf_float+0x194>
 800a852:	6822      	ldr	r2, [r4, #0]
 800a854:	07d0      	lsls	r0, r2, #31
 800a856:	d502      	bpl.n	800a85e <_printf_float+0x19a>
 800a858:	3301      	adds	r3, #1
 800a85a:	440b      	add	r3, r1
 800a85c:	6123      	str	r3, [r4, #16]
 800a85e:	f04f 0a00 	mov.w	sl, #0
 800a862:	65a1      	str	r1, [r4, #88]	; 0x58
 800a864:	e7df      	b.n	800a826 <_printf_float+0x162>
 800a866:	b913      	cbnz	r3, 800a86e <_printf_float+0x1aa>
 800a868:	6822      	ldr	r2, [r4, #0]
 800a86a:	07d2      	lsls	r2, r2, #31
 800a86c:	d501      	bpl.n	800a872 <_printf_float+0x1ae>
 800a86e:	3302      	adds	r3, #2
 800a870:	e7f4      	b.n	800a85c <_printf_float+0x198>
 800a872:	2301      	movs	r3, #1
 800a874:	e7f2      	b.n	800a85c <_printf_float+0x198>
 800a876:	f04f 0967 	mov.w	r9, #103	; 0x67
 800a87a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a87c:	4299      	cmp	r1, r3
 800a87e:	db05      	blt.n	800a88c <_printf_float+0x1c8>
 800a880:	6823      	ldr	r3, [r4, #0]
 800a882:	6121      	str	r1, [r4, #16]
 800a884:	07d8      	lsls	r0, r3, #31
 800a886:	d5ea      	bpl.n	800a85e <_printf_float+0x19a>
 800a888:	1c4b      	adds	r3, r1, #1
 800a88a:	e7e7      	b.n	800a85c <_printf_float+0x198>
 800a88c:	2900      	cmp	r1, #0
 800a88e:	bfcc      	ite	gt
 800a890:	2201      	movgt	r2, #1
 800a892:	f1c1 0202 	rsble	r2, r1, #2
 800a896:	4413      	add	r3, r2
 800a898:	e7e0      	b.n	800a85c <_printf_float+0x198>
 800a89a:	6823      	ldr	r3, [r4, #0]
 800a89c:	055a      	lsls	r2, r3, #21
 800a89e:	d407      	bmi.n	800a8b0 <_printf_float+0x1ec>
 800a8a0:	6923      	ldr	r3, [r4, #16]
 800a8a2:	4642      	mov	r2, r8
 800a8a4:	4631      	mov	r1, r6
 800a8a6:	4628      	mov	r0, r5
 800a8a8:	47b8      	blx	r7
 800a8aa:	3001      	adds	r0, #1
 800a8ac:	d12b      	bne.n	800a906 <_printf_float+0x242>
 800a8ae:	e764      	b.n	800a77a <_printf_float+0xb6>
 800a8b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800a8b4:	f240 80dd 	bls.w	800aa72 <_printf_float+0x3ae>
 800a8b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a8bc:	2200      	movs	r2, #0
 800a8be:	2300      	movs	r3, #0
 800a8c0:	f7f6 f992 	bl	8000be8 <__aeabi_dcmpeq>
 800a8c4:	2800      	cmp	r0, #0
 800a8c6:	d033      	beq.n	800a930 <_printf_float+0x26c>
 800a8c8:	2301      	movs	r3, #1
 800a8ca:	4631      	mov	r1, r6
 800a8cc:	4628      	mov	r0, r5
 800a8ce:	4a35      	ldr	r2, [pc, #212]	; (800a9a4 <_printf_float+0x2e0>)
 800a8d0:	47b8      	blx	r7
 800a8d2:	3001      	adds	r0, #1
 800a8d4:	f43f af51 	beq.w	800a77a <_printf_float+0xb6>
 800a8d8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a8dc:	429a      	cmp	r2, r3
 800a8de:	db02      	blt.n	800a8e6 <_printf_float+0x222>
 800a8e0:	6823      	ldr	r3, [r4, #0]
 800a8e2:	07d8      	lsls	r0, r3, #31
 800a8e4:	d50f      	bpl.n	800a906 <_printf_float+0x242>
 800a8e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a8ea:	4631      	mov	r1, r6
 800a8ec:	4628      	mov	r0, r5
 800a8ee:	47b8      	blx	r7
 800a8f0:	3001      	adds	r0, #1
 800a8f2:	f43f af42 	beq.w	800a77a <_printf_float+0xb6>
 800a8f6:	f04f 0800 	mov.w	r8, #0
 800a8fa:	f104 091a 	add.w	r9, r4, #26
 800a8fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a900:	3b01      	subs	r3, #1
 800a902:	4543      	cmp	r3, r8
 800a904:	dc09      	bgt.n	800a91a <_printf_float+0x256>
 800a906:	6823      	ldr	r3, [r4, #0]
 800a908:	079b      	lsls	r3, r3, #30
 800a90a:	f100 8102 	bmi.w	800ab12 <_printf_float+0x44e>
 800a90e:	68e0      	ldr	r0, [r4, #12]
 800a910:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a912:	4298      	cmp	r0, r3
 800a914:	bfb8      	it	lt
 800a916:	4618      	movlt	r0, r3
 800a918:	e731      	b.n	800a77e <_printf_float+0xba>
 800a91a:	2301      	movs	r3, #1
 800a91c:	464a      	mov	r2, r9
 800a91e:	4631      	mov	r1, r6
 800a920:	4628      	mov	r0, r5
 800a922:	47b8      	blx	r7
 800a924:	3001      	adds	r0, #1
 800a926:	f43f af28 	beq.w	800a77a <_printf_float+0xb6>
 800a92a:	f108 0801 	add.w	r8, r8, #1
 800a92e:	e7e6      	b.n	800a8fe <_printf_float+0x23a>
 800a930:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a932:	2b00      	cmp	r3, #0
 800a934:	dc38      	bgt.n	800a9a8 <_printf_float+0x2e4>
 800a936:	2301      	movs	r3, #1
 800a938:	4631      	mov	r1, r6
 800a93a:	4628      	mov	r0, r5
 800a93c:	4a19      	ldr	r2, [pc, #100]	; (800a9a4 <_printf_float+0x2e0>)
 800a93e:	47b8      	blx	r7
 800a940:	3001      	adds	r0, #1
 800a942:	f43f af1a 	beq.w	800a77a <_printf_float+0xb6>
 800a946:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a94a:	4313      	orrs	r3, r2
 800a94c:	d102      	bne.n	800a954 <_printf_float+0x290>
 800a94e:	6823      	ldr	r3, [r4, #0]
 800a950:	07d9      	lsls	r1, r3, #31
 800a952:	d5d8      	bpl.n	800a906 <_printf_float+0x242>
 800a954:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a958:	4631      	mov	r1, r6
 800a95a:	4628      	mov	r0, r5
 800a95c:	47b8      	blx	r7
 800a95e:	3001      	adds	r0, #1
 800a960:	f43f af0b 	beq.w	800a77a <_printf_float+0xb6>
 800a964:	f04f 0900 	mov.w	r9, #0
 800a968:	f104 0a1a 	add.w	sl, r4, #26
 800a96c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a96e:	425b      	negs	r3, r3
 800a970:	454b      	cmp	r3, r9
 800a972:	dc01      	bgt.n	800a978 <_printf_float+0x2b4>
 800a974:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a976:	e794      	b.n	800a8a2 <_printf_float+0x1de>
 800a978:	2301      	movs	r3, #1
 800a97a:	4652      	mov	r2, sl
 800a97c:	4631      	mov	r1, r6
 800a97e:	4628      	mov	r0, r5
 800a980:	47b8      	blx	r7
 800a982:	3001      	adds	r0, #1
 800a984:	f43f aef9 	beq.w	800a77a <_printf_float+0xb6>
 800a988:	f109 0901 	add.w	r9, r9, #1
 800a98c:	e7ee      	b.n	800a96c <_printf_float+0x2a8>
 800a98e:	bf00      	nop
 800a990:	7fefffff 	.word	0x7fefffff
 800a994:	08011ef0 	.word	0x08011ef0
 800a998:	08011ef4 	.word	0x08011ef4
 800a99c:	08011efc 	.word	0x08011efc
 800a9a0:	08011ef8 	.word	0x08011ef8
 800a9a4:	08011f00 	.word	0x08011f00
 800a9a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a9aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a9ac:	429a      	cmp	r2, r3
 800a9ae:	bfa8      	it	ge
 800a9b0:	461a      	movge	r2, r3
 800a9b2:	2a00      	cmp	r2, #0
 800a9b4:	4691      	mov	r9, r2
 800a9b6:	dc37      	bgt.n	800aa28 <_printf_float+0x364>
 800a9b8:	f04f 0b00 	mov.w	fp, #0
 800a9bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a9c0:	f104 021a 	add.w	r2, r4, #26
 800a9c4:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800a9c8:	ebaa 0309 	sub.w	r3, sl, r9
 800a9cc:	455b      	cmp	r3, fp
 800a9ce:	dc33      	bgt.n	800aa38 <_printf_float+0x374>
 800a9d0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800a9d4:	429a      	cmp	r2, r3
 800a9d6:	db3b      	blt.n	800aa50 <_printf_float+0x38c>
 800a9d8:	6823      	ldr	r3, [r4, #0]
 800a9da:	07da      	lsls	r2, r3, #31
 800a9dc:	d438      	bmi.n	800aa50 <_printf_float+0x38c>
 800a9de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a9e0:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a9e2:	eba3 020a 	sub.w	r2, r3, sl
 800a9e6:	eba3 0901 	sub.w	r9, r3, r1
 800a9ea:	4591      	cmp	r9, r2
 800a9ec:	bfa8      	it	ge
 800a9ee:	4691      	movge	r9, r2
 800a9f0:	f1b9 0f00 	cmp.w	r9, #0
 800a9f4:	dc34      	bgt.n	800aa60 <_printf_float+0x39c>
 800a9f6:	f04f 0800 	mov.w	r8, #0
 800a9fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a9fe:	f104 0a1a 	add.w	sl, r4, #26
 800aa02:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800aa06:	1a9b      	subs	r3, r3, r2
 800aa08:	eba3 0309 	sub.w	r3, r3, r9
 800aa0c:	4543      	cmp	r3, r8
 800aa0e:	f77f af7a 	ble.w	800a906 <_printf_float+0x242>
 800aa12:	2301      	movs	r3, #1
 800aa14:	4652      	mov	r2, sl
 800aa16:	4631      	mov	r1, r6
 800aa18:	4628      	mov	r0, r5
 800aa1a:	47b8      	blx	r7
 800aa1c:	3001      	adds	r0, #1
 800aa1e:	f43f aeac 	beq.w	800a77a <_printf_float+0xb6>
 800aa22:	f108 0801 	add.w	r8, r8, #1
 800aa26:	e7ec      	b.n	800aa02 <_printf_float+0x33e>
 800aa28:	4613      	mov	r3, r2
 800aa2a:	4631      	mov	r1, r6
 800aa2c:	4642      	mov	r2, r8
 800aa2e:	4628      	mov	r0, r5
 800aa30:	47b8      	blx	r7
 800aa32:	3001      	adds	r0, #1
 800aa34:	d1c0      	bne.n	800a9b8 <_printf_float+0x2f4>
 800aa36:	e6a0      	b.n	800a77a <_printf_float+0xb6>
 800aa38:	2301      	movs	r3, #1
 800aa3a:	4631      	mov	r1, r6
 800aa3c:	4628      	mov	r0, r5
 800aa3e:	920b      	str	r2, [sp, #44]	; 0x2c
 800aa40:	47b8      	blx	r7
 800aa42:	3001      	adds	r0, #1
 800aa44:	f43f ae99 	beq.w	800a77a <_printf_float+0xb6>
 800aa48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800aa4a:	f10b 0b01 	add.w	fp, fp, #1
 800aa4e:	e7b9      	b.n	800a9c4 <_printf_float+0x300>
 800aa50:	4631      	mov	r1, r6
 800aa52:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa56:	4628      	mov	r0, r5
 800aa58:	47b8      	blx	r7
 800aa5a:	3001      	adds	r0, #1
 800aa5c:	d1bf      	bne.n	800a9de <_printf_float+0x31a>
 800aa5e:	e68c      	b.n	800a77a <_printf_float+0xb6>
 800aa60:	464b      	mov	r3, r9
 800aa62:	4631      	mov	r1, r6
 800aa64:	4628      	mov	r0, r5
 800aa66:	eb08 020a 	add.w	r2, r8, sl
 800aa6a:	47b8      	blx	r7
 800aa6c:	3001      	adds	r0, #1
 800aa6e:	d1c2      	bne.n	800a9f6 <_printf_float+0x332>
 800aa70:	e683      	b.n	800a77a <_printf_float+0xb6>
 800aa72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa74:	2a01      	cmp	r2, #1
 800aa76:	dc01      	bgt.n	800aa7c <_printf_float+0x3b8>
 800aa78:	07db      	lsls	r3, r3, #31
 800aa7a:	d537      	bpl.n	800aaec <_printf_float+0x428>
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	4642      	mov	r2, r8
 800aa80:	4631      	mov	r1, r6
 800aa82:	4628      	mov	r0, r5
 800aa84:	47b8      	blx	r7
 800aa86:	3001      	adds	r0, #1
 800aa88:	f43f ae77 	beq.w	800a77a <_printf_float+0xb6>
 800aa8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800aa90:	4631      	mov	r1, r6
 800aa92:	4628      	mov	r0, r5
 800aa94:	47b8      	blx	r7
 800aa96:	3001      	adds	r0, #1
 800aa98:	f43f ae6f 	beq.w	800a77a <_printf_float+0xb6>
 800aa9c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	f7f6 f8a0 	bl	8000be8 <__aeabi_dcmpeq>
 800aaa8:	b9d8      	cbnz	r0, 800aae2 <_printf_float+0x41e>
 800aaaa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aaac:	f108 0201 	add.w	r2, r8, #1
 800aab0:	3b01      	subs	r3, #1
 800aab2:	4631      	mov	r1, r6
 800aab4:	4628      	mov	r0, r5
 800aab6:	47b8      	blx	r7
 800aab8:	3001      	adds	r0, #1
 800aaba:	d10e      	bne.n	800aada <_printf_float+0x416>
 800aabc:	e65d      	b.n	800a77a <_printf_float+0xb6>
 800aabe:	2301      	movs	r3, #1
 800aac0:	464a      	mov	r2, r9
 800aac2:	4631      	mov	r1, r6
 800aac4:	4628      	mov	r0, r5
 800aac6:	47b8      	blx	r7
 800aac8:	3001      	adds	r0, #1
 800aaca:	f43f ae56 	beq.w	800a77a <_printf_float+0xb6>
 800aace:	f108 0801 	add.w	r8, r8, #1
 800aad2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aad4:	3b01      	subs	r3, #1
 800aad6:	4543      	cmp	r3, r8
 800aad8:	dcf1      	bgt.n	800aabe <_printf_float+0x3fa>
 800aada:	4653      	mov	r3, sl
 800aadc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800aae0:	e6e0      	b.n	800a8a4 <_printf_float+0x1e0>
 800aae2:	f04f 0800 	mov.w	r8, #0
 800aae6:	f104 091a 	add.w	r9, r4, #26
 800aaea:	e7f2      	b.n	800aad2 <_printf_float+0x40e>
 800aaec:	2301      	movs	r3, #1
 800aaee:	4642      	mov	r2, r8
 800aaf0:	e7df      	b.n	800aab2 <_printf_float+0x3ee>
 800aaf2:	2301      	movs	r3, #1
 800aaf4:	464a      	mov	r2, r9
 800aaf6:	4631      	mov	r1, r6
 800aaf8:	4628      	mov	r0, r5
 800aafa:	47b8      	blx	r7
 800aafc:	3001      	adds	r0, #1
 800aafe:	f43f ae3c 	beq.w	800a77a <_printf_float+0xb6>
 800ab02:	f108 0801 	add.w	r8, r8, #1
 800ab06:	68e3      	ldr	r3, [r4, #12]
 800ab08:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ab0a:	1a5b      	subs	r3, r3, r1
 800ab0c:	4543      	cmp	r3, r8
 800ab0e:	dcf0      	bgt.n	800aaf2 <_printf_float+0x42e>
 800ab10:	e6fd      	b.n	800a90e <_printf_float+0x24a>
 800ab12:	f04f 0800 	mov.w	r8, #0
 800ab16:	f104 0919 	add.w	r9, r4, #25
 800ab1a:	e7f4      	b.n	800ab06 <_printf_float+0x442>

0800ab1c <_printf_common>:
 800ab1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ab20:	4616      	mov	r6, r2
 800ab22:	4699      	mov	r9, r3
 800ab24:	688a      	ldr	r2, [r1, #8]
 800ab26:	690b      	ldr	r3, [r1, #16]
 800ab28:	4607      	mov	r7, r0
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	bfb8      	it	lt
 800ab2e:	4613      	movlt	r3, r2
 800ab30:	6033      	str	r3, [r6, #0]
 800ab32:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ab36:	460c      	mov	r4, r1
 800ab38:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800ab3c:	b10a      	cbz	r2, 800ab42 <_printf_common+0x26>
 800ab3e:	3301      	adds	r3, #1
 800ab40:	6033      	str	r3, [r6, #0]
 800ab42:	6823      	ldr	r3, [r4, #0]
 800ab44:	0699      	lsls	r1, r3, #26
 800ab46:	bf42      	ittt	mi
 800ab48:	6833      	ldrmi	r3, [r6, #0]
 800ab4a:	3302      	addmi	r3, #2
 800ab4c:	6033      	strmi	r3, [r6, #0]
 800ab4e:	6825      	ldr	r5, [r4, #0]
 800ab50:	f015 0506 	ands.w	r5, r5, #6
 800ab54:	d106      	bne.n	800ab64 <_printf_common+0x48>
 800ab56:	f104 0a19 	add.w	sl, r4, #25
 800ab5a:	68e3      	ldr	r3, [r4, #12]
 800ab5c:	6832      	ldr	r2, [r6, #0]
 800ab5e:	1a9b      	subs	r3, r3, r2
 800ab60:	42ab      	cmp	r3, r5
 800ab62:	dc28      	bgt.n	800abb6 <_printf_common+0x9a>
 800ab64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab68:	1e13      	subs	r3, r2, #0
 800ab6a:	6822      	ldr	r2, [r4, #0]
 800ab6c:	bf18      	it	ne
 800ab6e:	2301      	movne	r3, #1
 800ab70:	0692      	lsls	r2, r2, #26
 800ab72:	d42d      	bmi.n	800abd0 <_printf_common+0xb4>
 800ab74:	4649      	mov	r1, r9
 800ab76:	4638      	mov	r0, r7
 800ab78:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab7c:	47c0      	blx	r8
 800ab7e:	3001      	adds	r0, #1
 800ab80:	d020      	beq.n	800abc4 <_printf_common+0xa8>
 800ab82:	6823      	ldr	r3, [r4, #0]
 800ab84:	68e5      	ldr	r5, [r4, #12]
 800ab86:	f003 0306 	and.w	r3, r3, #6
 800ab8a:	2b04      	cmp	r3, #4
 800ab8c:	bf18      	it	ne
 800ab8e:	2500      	movne	r5, #0
 800ab90:	6832      	ldr	r2, [r6, #0]
 800ab92:	f04f 0600 	mov.w	r6, #0
 800ab96:	68a3      	ldr	r3, [r4, #8]
 800ab98:	bf08      	it	eq
 800ab9a:	1aad      	subeq	r5, r5, r2
 800ab9c:	6922      	ldr	r2, [r4, #16]
 800ab9e:	bf08      	it	eq
 800aba0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aba4:	4293      	cmp	r3, r2
 800aba6:	bfc4      	itt	gt
 800aba8:	1a9b      	subgt	r3, r3, r2
 800abaa:	18ed      	addgt	r5, r5, r3
 800abac:	341a      	adds	r4, #26
 800abae:	42b5      	cmp	r5, r6
 800abb0:	d11a      	bne.n	800abe8 <_printf_common+0xcc>
 800abb2:	2000      	movs	r0, #0
 800abb4:	e008      	b.n	800abc8 <_printf_common+0xac>
 800abb6:	2301      	movs	r3, #1
 800abb8:	4652      	mov	r2, sl
 800abba:	4649      	mov	r1, r9
 800abbc:	4638      	mov	r0, r7
 800abbe:	47c0      	blx	r8
 800abc0:	3001      	adds	r0, #1
 800abc2:	d103      	bne.n	800abcc <_printf_common+0xb0>
 800abc4:	f04f 30ff 	mov.w	r0, #4294967295
 800abc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abcc:	3501      	adds	r5, #1
 800abce:	e7c4      	b.n	800ab5a <_printf_common+0x3e>
 800abd0:	2030      	movs	r0, #48	; 0x30
 800abd2:	18e1      	adds	r1, r4, r3
 800abd4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800abd8:	1c5a      	adds	r2, r3, #1
 800abda:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800abde:	4422      	add	r2, r4
 800abe0:	3302      	adds	r3, #2
 800abe2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800abe6:	e7c5      	b.n	800ab74 <_printf_common+0x58>
 800abe8:	2301      	movs	r3, #1
 800abea:	4622      	mov	r2, r4
 800abec:	4649      	mov	r1, r9
 800abee:	4638      	mov	r0, r7
 800abf0:	47c0      	blx	r8
 800abf2:	3001      	adds	r0, #1
 800abf4:	d0e6      	beq.n	800abc4 <_printf_common+0xa8>
 800abf6:	3601      	adds	r6, #1
 800abf8:	e7d9      	b.n	800abae <_printf_common+0x92>
	...

0800abfc <_printf_i>:
 800abfc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ac00:	7e0f      	ldrb	r7, [r1, #24]
 800ac02:	4691      	mov	r9, r2
 800ac04:	2f78      	cmp	r7, #120	; 0x78
 800ac06:	4680      	mov	r8, r0
 800ac08:	460c      	mov	r4, r1
 800ac0a:	469a      	mov	sl, r3
 800ac0c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ac0e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ac12:	d807      	bhi.n	800ac24 <_printf_i+0x28>
 800ac14:	2f62      	cmp	r7, #98	; 0x62
 800ac16:	d80a      	bhi.n	800ac2e <_printf_i+0x32>
 800ac18:	2f00      	cmp	r7, #0
 800ac1a:	f000 80d9 	beq.w	800add0 <_printf_i+0x1d4>
 800ac1e:	2f58      	cmp	r7, #88	; 0x58
 800ac20:	f000 80a4 	beq.w	800ad6c <_printf_i+0x170>
 800ac24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac28:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ac2c:	e03a      	b.n	800aca4 <_printf_i+0xa8>
 800ac2e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ac32:	2b15      	cmp	r3, #21
 800ac34:	d8f6      	bhi.n	800ac24 <_printf_i+0x28>
 800ac36:	a101      	add	r1, pc, #4	; (adr r1, 800ac3c <_printf_i+0x40>)
 800ac38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ac3c:	0800ac95 	.word	0x0800ac95
 800ac40:	0800aca9 	.word	0x0800aca9
 800ac44:	0800ac25 	.word	0x0800ac25
 800ac48:	0800ac25 	.word	0x0800ac25
 800ac4c:	0800ac25 	.word	0x0800ac25
 800ac50:	0800ac25 	.word	0x0800ac25
 800ac54:	0800aca9 	.word	0x0800aca9
 800ac58:	0800ac25 	.word	0x0800ac25
 800ac5c:	0800ac25 	.word	0x0800ac25
 800ac60:	0800ac25 	.word	0x0800ac25
 800ac64:	0800ac25 	.word	0x0800ac25
 800ac68:	0800adb7 	.word	0x0800adb7
 800ac6c:	0800acd9 	.word	0x0800acd9
 800ac70:	0800ad99 	.word	0x0800ad99
 800ac74:	0800ac25 	.word	0x0800ac25
 800ac78:	0800ac25 	.word	0x0800ac25
 800ac7c:	0800add9 	.word	0x0800add9
 800ac80:	0800ac25 	.word	0x0800ac25
 800ac84:	0800acd9 	.word	0x0800acd9
 800ac88:	0800ac25 	.word	0x0800ac25
 800ac8c:	0800ac25 	.word	0x0800ac25
 800ac90:	0800ada1 	.word	0x0800ada1
 800ac94:	682b      	ldr	r3, [r5, #0]
 800ac96:	1d1a      	adds	r2, r3, #4
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	602a      	str	r2, [r5, #0]
 800ac9c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aca0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800aca4:	2301      	movs	r3, #1
 800aca6:	e0a4      	b.n	800adf2 <_printf_i+0x1f6>
 800aca8:	6820      	ldr	r0, [r4, #0]
 800acaa:	6829      	ldr	r1, [r5, #0]
 800acac:	0606      	lsls	r6, r0, #24
 800acae:	f101 0304 	add.w	r3, r1, #4
 800acb2:	d50a      	bpl.n	800acca <_printf_i+0xce>
 800acb4:	680e      	ldr	r6, [r1, #0]
 800acb6:	602b      	str	r3, [r5, #0]
 800acb8:	2e00      	cmp	r6, #0
 800acba:	da03      	bge.n	800acc4 <_printf_i+0xc8>
 800acbc:	232d      	movs	r3, #45	; 0x2d
 800acbe:	4276      	negs	r6, r6
 800acc0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800acc4:	230a      	movs	r3, #10
 800acc6:	485e      	ldr	r0, [pc, #376]	; (800ae40 <_printf_i+0x244>)
 800acc8:	e019      	b.n	800acfe <_printf_i+0x102>
 800acca:	680e      	ldr	r6, [r1, #0]
 800accc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800acd0:	602b      	str	r3, [r5, #0]
 800acd2:	bf18      	it	ne
 800acd4:	b236      	sxthne	r6, r6
 800acd6:	e7ef      	b.n	800acb8 <_printf_i+0xbc>
 800acd8:	682b      	ldr	r3, [r5, #0]
 800acda:	6820      	ldr	r0, [r4, #0]
 800acdc:	1d19      	adds	r1, r3, #4
 800acde:	6029      	str	r1, [r5, #0]
 800ace0:	0601      	lsls	r1, r0, #24
 800ace2:	d501      	bpl.n	800ace8 <_printf_i+0xec>
 800ace4:	681e      	ldr	r6, [r3, #0]
 800ace6:	e002      	b.n	800acee <_printf_i+0xf2>
 800ace8:	0646      	lsls	r6, r0, #25
 800acea:	d5fb      	bpl.n	800ace4 <_printf_i+0xe8>
 800acec:	881e      	ldrh	r6, [r3, #0]
 800acee:	2f6f      	cmp	r7, #111	; 0x6f
 800acf0:	bf0c      	ite	eq
 800acf2:	2308      	moveq	r3, #8
 800acf4:	230a      	movne	r3, #10
 800acf6:	4852      	ldr	r0, [pc, #328]	; (800ae40 <_printf_i+0x244>)
 800acf8:	2100      	movs	r1, #0
 800acfa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800acfe:	6865      	ldr	r5, [r4, #4]
 800ad00:	2d00      	cmp	r5, #0
 800ad02:	bfa8      	it	ge
 800ad04:	6821      	ldrge	r1, [r4, #0]
 800ad06:	60a5      	str	r5, [r4, #8]
 800ad08:	bfa4      	itt	ge
 800ad0a:	f021 0104 	bicge.w	r1, r1, #4
 800ad0e:	6021      	strge	r1, [r4, #0]
 800ad10:	b90e      	cbnz	r6, 800ad16 <_printf_i+0x11a>
 800ad12:	2d00      	cmp	r5, #0
 800ad14:	d04d      	beq.n	800adb2 <_printf_i+0x1b6>
 800ad16:	4615      	mov	r5, r2
 800ad18:	fbb6 f1f3 	udiv	r1, r6, r3
 800ad1c:	fb03 6711 	mls	r7, r3, r1, r6
 800ad20:	5dc7      	ldrb	r7, [r0, r7]
 800ad22:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ad26:	4637      	mov	r7, r6
 800ad28:	42bb      	cmp	r3, r7
 800ad2a:	460e      	mov	r6, r1
 800ad2c:	d9f4      	bls.n	800ad18 <_printf_i+0x11c>
 800ad2e:	2b08      	cmp	r3, #8
 800ad30:	d10b      	bne.n	800ad4a <_printf_i+0x14e>
 800ad32:	6823      	ldr	r3, [r4, #0]
 800ad34:	07de      	lsls	r6, r3, #31
 800ad36:	d508      	bpl.n	800ad4a <_printf_i+0x14e>
 800ad38:	6923      	ldr	r3, [r4, #16]
 800ad3a:	6861      	ldr	r1, [r4, #4]
 800ad3c:	4299      	cmp	r1, r3
 800ad3e:	bfde      	ittt	le
 800ad40:	2330      	movle	r3, #48	; 0x30
 800ad42:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ad46:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ad4a:	1b52      	subs	r2, r2, r5
 800ad4c:	6122      	str	r2, [r4, #16]
 800ad4e:	464b      	mov	r3, r9
 800ad50:	4621      	mov	r1, r4
 800ad52:	4640      	mov	r0, r8
 800ad54:	f8cd a000 	str.w	sl, [sp]
 800ad58:	aa03      	add	r2, sp, #12
 800ad5a:	f7ff fedf 	bl	800ab1c <_printf_common>
 800ad5e:	3001      	adds	r0, #1
 800ad60:	d14c      	bne.n	800adfc <_printf_i+0x200>
 800ad62:	f04f 30ff 	mov.w	r0, #4294967295
 800ad66:	b004      	add	sp, #16
 800ad68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad6c:	4834      	ldr	r0, [pc, #208]	; (800ae40 <_printf_i+0x244>)
 800ad6e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ad72:	6829      	ldr	r1, [r5, #0]
 800ad74:	6823      	ldr	r3, [r4, #0]
 800ad76:	f851 6b04 	ldr.w	r6, [r1], #4
 800ad7a:	6029      	str	r1, [r5, #0]
 800ad7c:	061d      	lsls	r5, r3, #24
 800ad7e:	d514      	bpl.n	800adaa <_printf_i+0x1ae>
 800ad80:	07df      	lsls	r7, r3, #31
 800ad82:	bf44      	itt	mi
 800ad84:	f043 0320 	orrmi.w	r3, r3, #32
 800ad88:	6023      	strmi	r3, [r4, #0]
 800ad8a:	b91e      	cbnz	r6, 800ad94 <_printf_i+0x198>
 800ad8c:	6823      	ldr	r3, [r4, #0]
 800ad8e:	f023 0320 	bic.w	r3, r3, #32
 800ad92:	6023      	str	r3, [r4, #0]
 800ad94:	2310      	movs	r3, #16
 800ad96:	e7af      	b.n	800acf8 <_printf_i+0xfc>
 800ad98:	6823      	ldr	r3, [r4, #0]
 800ad9a:	f043 0320 	orr.w	r3, r3, #32
 800ad9e:	6023      	str	r3, [r4, #0]
 800ada0:	2378      	movs	r3, #120	; 0x78
 800ada2:	4828      	ldr	r0, [pc, #160]	; (800ae44 <_printf_i+0x248>)
 800ada4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ada8:	e7e3      	b.n	800ad72 <_printf_i+0x176>
 800adaa:	0659      	lsls	r1, r3, #25
 800adac:	bf48      	it	mi
 800adae:	b2b6      	uxthmi	r6, r6
 800adb0:	e7e6      	b.n	800ad80 <_printf_i+0x184>
 800adb2:	4615      	mov	r5, r2
 800adb4:	e7bb      	b.n	800ad2e <_printf_i+0x132>
 800adb6:	682b      	ldr	r3, [r5, #0]
 800adb8:	6826      	ldr	r6, [r4, #0]
 800adba:	1d18      	adds	r0, r3, #4
 800adbc:	6961      	ldr	r1, [r4, #20]
 800adbe:	6028      	str	r0, [r5, #0]
 800adc0:	0635      	lsls	r5, r6, #24
 800adc2:	681b      	ldr	r3, [r3, #0]
 800adc4:	d501      	bpl.n	800adca <_printf_i+0x1ce>
 800adc6:	6019      	str	r1, [r3, #0]
 800adc8:	e002      	b.n	800add0 <_printf_i+0x1d4>
 800adca:	0670      	lsls	r0, r6, #25
 800adcc:	d5fb      	bpl.n	800adc6 <_printf_i+0x1ca>
 800adce:	8019      	strh	r1, [r3, #0]
 800add0:	2300      	movs	r3, #0
 800add2:	4615      	mov	r5, r2
 800add4:	6123      	str	r3, [r4, #16]
 800add6:	e7ba      	b.n	800ad4e <_printf_i+0x152>
 800add8:	682b      	ldr	r3, [r5, #0]
 800adda:	2100      	movs	r1, #0
 800addc:	1d1a      	adds	r2, r3, #4
 800adde:	602a      	str	r2, [r5, #0]
 800ade0:	681d      	ldr	r5, [r3, #0]
 800ade2:	6862      	ldr	r2, [r4, #4]
 800ade4:	4628      	mov	r0, r5
 800ade6:	f002 fc0b 	bl	800d600 <memchr>
 800adea:	b108      	cbz	r0, 800adf0 <_printf_i+0x1f4>
 800adec:	1b40      	subs	r0, r0, r5
 800adee:	6060      	str	r0, [r4, #4]
 800adf0:	6863      	ldr	r3, [r4, #4]
 800adf2:	6123      	str	r3, [r4, #16]
 800adf4:	2300      	movs	r3, #0
 800adf6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800adfa:	e7a8      	b.n	800ad4e <_printf_i+0x152>
 800adfc:	462a      	mov	r2, r5
 800adfe:	4649      	mov	r1, r9
 800ae00:	4640      	mov	r0, r8
 800ae02:	6923      	ldr	r3, [r4, #16]
 800ae04:	47d0      	blx	sl
 800ae06:	3001      	adds	r0, #1
 800ae08:	d0ab      	beq.n	800ad62 <_printf_i+0x166>
 800ae0a:	6823      	ldr	r3, [r4, #0]
 800ae0c:	079b      	lsls	r3, r3, #30
 800ae0e:	d413      	bmi.n	800ae38 <_printf_i+0x23c>
 800ae10:	68e0      	ldr	r0, [r4, #12]
 800ae12:	9b03      	ldr	r3, [sp, #12]
 800ae14:	4298      	cmp	r0, r3
 800ae16:	bfb8      	it	lt
 800ae18:	4618      	movlt	r0, r3
 800ae1a:	e7a4      	b.n	800ad66 <_printf_i+0x16a>
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	4632      	mov	r2, r6
 800ae20:	4649      	mov	r1, r9
 800ae22:	4640      	mov	r0, r8
 800ae24:	47d0      	blx	sl
 800ae26:	3001      	adds	r0, #1
 800ae28:	d09b      	beq.n	800ad62 <_printf_i+0x166>
 800ae2a:	3501      	adds	r5, #1
 800ae2c:	68e3      	ldr	r3, [r4, #12]
 800ae2e:	9903      	ldr	r1, [sp, #12]
 800ae30:	1a5b      	subs	r3, r3, r1
 800ae32:	42ab      	cmp	r3, r5
 800ae34:	dcf2      	bgt.n	800ae1c <_printf_i+0x220>
 800ae36:	e7eb      	b.n	800ae10 <_printf_i+0x214>
 800ae38:	2500      	movs	r5, #0
 800ae3a:	f104 0619 	add.w	r6, r4, #25
 800ae3e:	e7f5      	b.n	800ae2c <_printf_i+0x230>
 800ae40:	08011f02 	.word	0x08011f02
 800ae44:	08011f13 	.word	0x08011f13

0800ae48 <_scanf_float>:
 800ae48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae4c:	b087      	sub	sp, #28
 800ae4e:	9303      	str	r3, [sp, #12]
 800ae50:	688b      	ldr	r3, [r1, #8]
 800ae52:	4617      	mov	r7, r2
 800ae54:	1e5a      	subs	r2, r3, #1
 800ae56:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ae5a:	bf85      	ittet	hi
 800ae5c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ae60:	195b      	addhi	r3, r3, r5
 800ae62:	2300      	movls	r3, #0
 800ae64:	9302      	strhi	r3, [sp, #8]
 800ae66:	bf88      	it	hi
 800ae68:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ae6c:	468b      	mov	fp, r1
 800ae6e:	f04f 0500 	mov.w	r5, #0
 800ae72:	bf8c      	ite	hi
 800ae74:	608b      	strhi	r3, [r1, #8]
 800ae76:	9302      	strls	r3, [sp, #8]
 800ae78:	680b      	ldr	r3, [r1, #0]
 800ae7a:	4680      	mov	r8, r0
 800ae7c:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ae80:	f84b 3b1c 	str.w	r3, [fp], #28
 800ae84:	460c      	mov	r4, r1
 800ae86:	465e      	mov	r6, fp
 800ae88:	46aa      	mov	sl, r5
 800ae8a:	46a9      	mov	r9, r5
 800ae8c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ae90:	9501      	str	r5, [sp, #4]
 800ae92:	68a2      	ldr	r2, [r4, #8]
 800ae94:	b152      	cbz	r2, 800aeac <_scanf_float+0x64>
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	781b      	ldrb	r3, [r3, #0]
 800ae9a:	2b4e      	cmp	r3, #78	; 0x4e
 800ae9c:	d864      	bhi.n	800af68 <_scanf_float+0x120>
 800ae9e:	2b40      	cmp	r3, #64	; 0x40
 800aea0:	d83c      	bhi.n	800af1c <_scanf_float+0xd4>
 800aea2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800aea6:	b2c8      	uxtb	r0, r1
 800aea8:	280e      	cmp	r0, #14
 800aeaa:	d93a      	bls.n	800af22 <_scanf_float+0xda>
 800aeac:	f1b9 0f00 	cmp.w	r9, #0
 800aeb0:	d003      	beq.n	800aeba <_scanf_float+0x72>
 800aeb2:	6823      	ldr	r3, [r4, #0]
 800aeb4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aeb8:	6023      	str	r3, [r4, #0]
 800aeba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aebe:	f1ba 0f01 	cmp.w	sl, #1
 800aec2:	f200 8113 	bhi.w	800b0ec <_scanf_float+0x2a4>
 800aec6:	455e      	cmp	r6, fp
 800aec8:	f200 8105 	bhi.w	800b0d6 <_scanf_float+0x28e>
 800aecc:	2501      	movs	r5, #1
 800aece:	4628      	mov	r0, r5
 800aed0:	b007      	add	sp, #28
 800aed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aed6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800aeda:	2a0d      	cmp	r2, #13
 800aedc:	d8e6      	bhi.n	800aeac <_scanf_float+0x64>
 800aede:	a101      	add	r1, pc, #4	; (adr r1, 800aee4 <_scanf_float+0x9c>)
 800aee0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800aee4:	0800b023 	.word	0x0800b023
 800aee8:	0800aead 	.word	0x0800aead
 800aeec:	0800aead 	.word	0x0800aead
 800aef0:	0800aead 	.word	0x0800aead
 800aef4:	0800b083 	.word	0x0800b083
 800aef8:	0800b05b 	.word	0x0800b05b
 800aefc:	0800aead 	.word	0x0800aead
 800af00:	0800aead 	.word	0x0800aead
 800af04:	0800b031 	.word	0x0800b031
 800af08:	0800aead 	.word	0x0800aead
 800af0c:	0800aead 	.word	0x0800aead
 800af10:	0800aead 	.word	0x0800aead
 800af14:	0800aead 	.word	0x0800aead
 800af18:	0800afe9 	.word	0x0800afe9
 800af1c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800af20:	e7db      	b.n	800aeda <_scanf_float+0x92>
 800af22:	290e      	cmp	r1, #14
 800af24:	d8c2      	bhi.n	800aeac <_scanf_float+0x64>
 800af26:	a001      	add	r0, pc, #4	; (adr r0, 800af2c <_scanf_float+0xe4>)
 800af28:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800af2c:	0800afdb 	.word	0x0800afdb
 800af30:	0800aead 	.word	0x0800aead
 800af34:	0800afdb 	.word	0x0800afdb
 800af38:	0800b06f 	.word	0x0800b06f
 800af3c:	0800aead 	.word	0x0800aead
 800af40:	0800af89 	.word	0x0800af89
 800af44:	0800afc5 	.word	0x0800afc5
 800af48:	0800afc5 	.word	0x0800afc5
 800af4c:	0800afc5 	.word	0x0800afc5
 800af50:	0800afc5 	.word	0x0800afc5
 800af54:	0800afc5 	.word	0x0800afc5
 800af58:	0800afc5 	.word	0x0800afc5
 800af5c:	0800afc5 	.word	0x0800afc5
 800af60:	0800afc5 	.word	0x0800afc5
 800af64:	0800afc5 	.word	0x0800afc5
 800af68:	2b6e      	cmp	r3, #110	; 0x6e
 800af6a:	d809      	bhi.n	800af80 <_scanf_float+0x138>
 800af6c:	2b60      	cmp	r3, #96	; 0x60
 800af6e:	d8b2      	bhi.n	800aed6 <_scanf_float+0x8e>
 800af70:	2b54      	cmp	r3, #84	; 0x54
 800af72:	d077      	beq.n	800b064 <_scanf_float+0x21c>
 800af74:	2b59      	cmp	r3, #89	; 0x59
 800af76:	d199      	bne.n	800aeac <_scanf_float+0x64>
 800af78:	2d07      	cmp	r5, #7
 800af7a:	d197      	bne.n	800aeac <_scanf_float+0x64>
 800af7c:	2508      	movs	r5, #8
 800af7e:	e029      	b.n	800afd4 <_scanf_float+0x18c>
 800af80:	2b74      	cmp	r3, #116	; 0x74
 800af82:	d06f      	beq.n	800b064 <_scanf_float+0x21c>
 800af84:	2b79      	cmp	r3, #121	; 0x79
 800af86:	e7f6      	b.n	800af76 <_scanf_float+0x12e>
 800af88:	6821      	ldr	r1, [r4, #0]
 800af8a:	05c8      	lsls	r0, r1, #23
 800af8c:	d51a      	bpl.n	800afc4 <_scanf_float+0x17c>
 800af8e:	9b02      	ldr	r3, [sp, #8]
 800af90:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800af94:	6021      	str	r1, [r4, #0]
 800af96:	f109 0901 	add.w	r9, r9, #1
 800af9a:	b11b      	cbz	r3, 800afa4 <_scanf_float+0x15c>
 800af9c:	3b01      	subs	r3, #1
 800af9e:	3201      	adds	r2, #1
 800afa0:	9302      	str	r3, [sp, #8]
 800afa2:	60a2      	str	r2, [r4, #8]
 800afa4:	68a3      	ldr	r3, [r4, #8]
 800afa6:	3b01      	subs	r3, #1
 800afa8:	60a3      	str	r3, [r4, #8]
 800afaa:	6923      	ldr	r3, [r4, #16]
 800afac:	3301      	adds	r3, #1
 800afae:	6123      	str	r3, [r4, #16]
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	3b01      	subs	r3, #1
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	607b      	str	r3, [r7, #4]
 800afb8:	f340 8084 	ble.w	800b0c4 <_scanf_float+0x27c>
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	3301      	adds	r3, #1
 800afc0:	603b      	str	r3, [r7, #0]
 800afc2:	e766      	b.n	800ae92 <_scanf_float+0x4a>
 800afc4:	eb1a 0f05 	cmn.w	sl, r5
 800afc8:	f47f af70 	bne.w	800aeac <_scanf_float+0x64>
 800afcc:	6822      	ldr	r2, [r4, #0]
 800afce:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800afd2:	6022      	str	r2, [r4, #0]
 800afd4:	f806 3b01 	strb.w	r3, [r6], #1
 800afd8:	e7e4      	b.n	800afa4 <_scanf_float+0x15c>
 800afda:	6822      	ldr	r2, [r4, #0]
 800afdc:	0610      	lsls	r0, r2, #24
 800afde:	f57f af65 	bpl.w	800aeac <_scanf_float+0x64>
 800afe2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800afe6:	e7f4      	b.n	800afd2 <_scanf_float+0x18a>
 800afe8:	f1ba 0f00 	cmp.w	sl, #0
 800afec:	d10e      	bne.n	800b00c <_scanf_float+0x1c4>
 800afee:	f1b9 0f00 	cmp.w	r9, #0
 800aff2:	d10e      	bne.n	800b012 <_scanf_float+0x1ca>
 800aff4:	6822      	ldr	r2, [r4, #0]
 800aff6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800affa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800affe:	d108      	bne.n	800b012 <_scanf_float+0x1ca>
 800b000:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b004:	f04f 0a01 	mov.w	sl, #1
 800b008:	6022      	str	r2, [r4, #0]
 800b00a:	e7e3      	b.n	800afd4 <_scanf_float+0x18c>
 800b00c:	f1ba 0f02 	cmp.w	sl, #2
 800b010:	d055      	beq.n	800b0be <_scanf_float+0x276>
 800b012:	2d01      	cmp	r5, #1
 800b014:	d002      	beq.n	800b01c <_scanf_float+0x1d4>
 800b016:	2d04      	cmp	r5, #4
 800b018:	f47f af48 	bne.w	800aeac <_scanf_float+0x64>
 800b01c:	3501      	adds	r5, #1
 800b01e:	b2ed      	uxtb	r5, r5
 800b020:	e7d8      	b.n	800afd4 <_scanf_float+0x18c>
 800b022:	f1ba 0f01 	cmp.w	sl, #1
 800b026:	f47f af41 	bne.w	800aeac <_scanf_float+0x64>
 800b02a:	f04f 0a02 	mov.w	sl, #2
 800b02e:	e7d1      	b.n	800afd4 <_scanf_float+0x18c>
 800b030:	b97d      	cbnz	r5, 800b052 <_scanf_float+0x20a>
 800b032:	f1b9 0f00 	cmp.w	r9, #0
 800b036:	f47f af3c 	bne.w	800aeb2 <_scanf_float+0x6a>
 800b03a:	6822      	ldr	r2, [r4, #0]
 800b03c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800b040:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800b044:	f47f af39 	bne.w	800aeba <_scanf_float+0x72>
 800b048:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b04c:	2501      	movs	r5, #1
 800b04e:	6022      	str	r2, [r4, #0]
 800b050:	e7c0      	b.n	800afd4 <_scanf_float+0x18c>
 800b052:	2d03      	cmp	r5, #3
 800b054:	d0e2      	beq.n	800b01c <_scanf_float+0x1d4>
 800b056:	2d05      	cmp	r5, #5
 800b058:	e7de      	b.n	800b018 <_scanf_float+0x1d0>
 800b05a:	2d02      	cmp	r5, #2
 800b05c:	f47f af26 	bne.w	800aeac <_scanf_float+0x64>
 800b060:	2503      	movs	r5, #3
 800b062:	e7b7      	b.n	800afd4 <_scanf_float+0x18c>
 800b064:	2d06      	cmp	r5, #6
 800b066:	f47f af21 	bne.w	800aeac <_scanf_float+0x64>
 800b06a:	2507      	movs	r5, #7
 800b06c:	e7b2      	b.n	800afd4 <_scanf_float+0x18c>
 800b06e:	6822      	ldr	r2, [r4, #0]
 800b070:	0591      	lsls	r1, r2, #22
 800b072:	f57f af1b 	bpl.w	800aeac <_scanf_float+0x64>
 800b076:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800b07a:	6022      	str	r2, [r4, #0]
 800b07c:	f8cd 9004 	str.w	r9, [sp, #4]
 800b080:	e7a8      	b.n	800afd4 <_scanf_float+0x18c>
 800b082:	6822      	ldr	r2, [r4, #0]
 800b084:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800b088:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800b08c:	d006      	beq.n	800b09c <_scanf_float+0x254>
 800b08e:	0550      	lsls	r0, r2, #21
 800b090:	f57f af0c 	bpl.w	800aeac <_scanf_float+0x64>
 800b094:	f1b9 0f00 	cmp.w	r9, #0
 800b098:	f43f af0f 	beq.w	800aeba <_scanf_float+0x72>
 800b09c:	0591      	lsls	r1, r2, #22
 800b09e:	bf58      	it	pl
 800b0a0:	9901      	ldrpl	r1, [sp, #4]
 800b0a2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800b0a6:	bf58      	it	pl
 800b0a8:	eba9 0101 	subpl.w	r1, r9, r1
 800b0ac:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800b0b0:	f04f 0900 	mov.w	r9, #0
 800b0b4:	bf58      	it	pl
 800b0b6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b0ba:	6022      	str	r2, [r4, #0]
 800b0bc:	e78a      	b.n	800afd4 <_scanf_float+0x18c>
 800b0be:	f04f 0a03 	mov.w	sl, #3
 800b0c2:	e787      	b.n	800afd4 <_scanf_float+0x18c>
 800b0c4:	4639      	mov	r1, r7
 800b0c6:	4640      	mov	r0, r8
 800b0c8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b0cc:	4798      	blx	r3
 800b0ce:	2800      	cmp	r0, #0
 800b0d0:	f43f aedf 	beq.w	800ae92 <_scanf_float+0x4a>
 800b0d4:	e6ea      	b.n	800aeac <_scanf_float+0x64>
 800b0d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b0da:	463a      	mov	r2, r7
 800b0dc:	4640      	mov	r0, r8
 800b0de:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b0e2:	4798      	blx	r3
 800b0e4:	6923      	ldr	r3, [r4, #16]
 800b0e6:	3b01      	subs	r3, #1
 800b0e8:	6123      	str	r3, [r4, #16]
 800b0ea:	e6ec      	b.n	800aec6 <_scanf_float+0x7e>
 800b0ec:	1e6b      	subs	r3, r5, #1
 800b0ee:	2b06      	cmp	r3, #6
 800b0f0:	d825      	bhi.n	800b13e <_scanf_float+0x2f6>
 800b0f2:	2d02      	cmp	r5, #2
 800b0f4:	d836      	bhi.n	800b164 <_scanf_float+0x31c>
 800b0f6:	455e      	cmp	r6, fp
 800b0f8:	f67f aee8 	bls.w	800aecc <_scanf_float+0x84>
 800b0fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b100:	463a      	mov	r2, r7
 800b102:	4640      	mov	r0, r8
 800b104:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b108:	4798      	blx	r3
 800b10a:	6923      	ldr	r3, [r4, #16]
 800b10c:	3b01      	subs	r3, #1
 800b10e:	6123      	str	r3, [r4, #16]
 800b110:	e7f1      	b.n	800b0f6 <_scanf_float+0x2ae>
 800b112:	9802      	ldr	r0, [sp, #8]
 800b114:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b118:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b11c:	463a      	mov	r2, r7
 800b11e:	9002      	str	r0, [sp, #8]
 800b120:	4640      	mov	r0, r8
 800b122:	4798      	blx	r3
 800b124:	6923      	ldr	r3, [r4, #16]
 800b126:	3b01      	subs	r3, #1
 800b128:	6123      	str	r3, [r4, #16]
 800b12a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b12e:	fa5f fa8a 	uxtb.w	sl, sl
 800b132:	f1ba 0f02 	cmp.w	sl, #2
 800b136:	d1ec      	bne.n	800b112 <_scanf_float+0x2ca>
 800b138:	3d03      	subs	r5, #3
 800b13a:	b2ed      	uxtb	r5, r5
 800b13c:	1b76      	subs	r6, r6, r5
 800b13e:	6823      	ldr	r3, [r4, #0]
 800b140:	05da      	lsls	r2, r3, #23
 800b142:	d52f      	bpl.n	800b1a4 <_scanf_float+0x35c>
 800b144:	055b      	lsls	r3, r3, #21
 800b146:	d510      	bpl.n	800b16a <_scanf_float+0x322>
 800b148:	455e      	cmp	r6, fp
 800b14a:	f67f aebf 	bls.w	800aecc <_scanf_float+0x84>
 800b14e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b152:	463a      	mov	r2, r7
 800b154:	4640      	mov	r0, r8
 800b156:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b15a:	4798      	blx	r3
 800b15c:	6923      	ldr	r3, [r4, #16]
 800b15e:	3b01      	subs	r3, #1
 800b160:	6123      	str	r3, [r4, #16]
 800b162:	e7f1      	b.n	800b148 <_scanf_float+0x300>
 800b164:	46aa      	mov	sl, r5
 800b166:	9602      	str	r6, [sp, #8]
 800b168:	e7df      	b.n	800b12a <_scanf_float+0x2e2>
 800b16a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b16e:	6923      	ldr	r3, [r4, #16]
 800b170:	2965      	cmp	r1, #101	; 0x65
 800b172:	f103 33ff 	add.w	r3, r3, #4294967295
 800b176:	f106 35ff 	add.w	r5, r6, #4294967295
 800b17a:	6123      	str	r3, [r4, #16]
 800b17c:	d00c      	beq.n	800b198 <_scanf_float+0x350>
 800b17e:	2945      	cmp	r1, #69	; 0x45
 800b180:	d00a      	beq.n	800b198 <_scanf_float+0x350>
 800b182:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b186:	463a      	mov	r2, r7
 800b188:	4640      	mov	r0, r8
 800b18a:	4798      	blx	r3
 800b18c:	6923      	ldr	r3, [r4, #16]
 800b18e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b192:	3b01      	subs	r3, #1
 800b194:	1eb5      	subs	r5, r6, #2
 800b196:	6123      	str	r3, [r4, #16]
 800b198:	463a      	mov	r2, r7
 800b19a:	4640      	mov	r0, r8
 800b19c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b1a0:	4798      	blx	r3
 800b1a2:	462e      	mov	r6, r5
 800b1a4:	6825      	ldr	r5, [r4, #0]
 800b1a6:	f015 0510 	ands.w	r5, r5, #16
 800b1aa:	d155      	bne.n	800b258 <_scanf_float+0x410>
 800b1ac:	7035      	strb	r5, [r6, #0]
 800b1ae:	6823      	ldr	r3, [r4, #0]
 800b1b0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b1b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b1b8:	d11b      	bne.n	800b1f2 <_scanf_float+0x3aa>
 800b1ba:	9b01      	ldr	r3, [sp, #4]
 800b1bc:	454b      	cmp	r3, r9
 800b1be:	eba3 0209 	sub.w	r2, r3, r9
 800b1c2:	d123      	bne.n	800b20c <_scanf_float+0x3c4>
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	4659      	mov	r1, fp
 800b1c8:	4640      	mov	r0, r8
 800b1ca:	f000 fe91 	bl	800bef0 <_strtod_r>
 800b1ce:	6822      	ldr	r2, [r4, #0]
 800b1d0:	9b03      	ldr	r3, [sp, #12]
 800b1d2:	f012 0f02 	tst.w	r2, #2
 800b1d6:	4606      	mov	r6, r0
 800b1d8:	460f      	mov	r7, r1
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	d021      	beq.n	800b222 <_scanf_float+0x3da>
 800b1de:	1d1a      	adds	r2, r3, #4
 800b1e0:	9903      	ldr	r1, [sp, #12]
 800b1e2:	600a      	str	r2, [r1, #0]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	e9c3 6700 	strd	r6, r7, [r3]
 800b1ea:	68e3      	ldr	r3, [r4, #12]
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	60e3      	str	r3, [r4, #12]
 800b1f0:	e66d      	b.n	800aece <_scanf_float+0x86>
 800b1f2:	9b04      	ldr	r3, [sp, #16]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d0e5      	beq.n	800b1c4 <_scanf_float+0x37c>
 800b1f8:	9905      	ldr	r1, [sp, #20]
 800b1fa:	230a      	movs	r3, #10
 800b1fc:	462a      	mov	r2, r5
 800b1fe:	4640      	mov	r0, r8
 800b200:	3101      	adds	r1, #1
 800b202:	f000 fef7 	bl	800bff4 <_strtol_r>
 800b206:	9b04      	ldr	r3, [sp, #16]
 800b208:	9e05      	ldr	r6, [sp, #20]
 800b20a:	1ac2      	subs	r2, r0, r3
 800b20c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b210:	429e      	cmp	r6, r3
 800b212:	bf28      	it	cs
 800b214:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b218:	4630      	mov	r0, r6
 800b21a:	4910      	ldr	r1, [pc, #64]	; (800b25c <_scanf_float+0x414>)
 800b21c:	f000 f83e 	bl	800b29c <siprintf>
 800b220:	e7d0      	b.n	800b1c4 <_scanf_float+0x37c>
 800b222:	f012 0f04 	tst.w	r2, #4
 800b226:	f103 0204 	add.w	r2, r3, #4
 800b22a:	d1d9      	bne.n	800b1e0 <_scanf_float+0x398>
 800b22c:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800b230:	f8cc 2000 	str.w	r2, [ip]
 800b234:	f8d3 8000 	ldr.w	r8, [r3]
 800b238:	4602      	mov	r2, r0
 800b23a:	460b      	mov	r3, r1
 800b23c:	f7f5 fd06 	bl	8000c4c <__aeabi_dcmpun>
 800b240:	b128      	cbz	r0, 800b24e <_scanf_float+0x406>
 800b242:	4807      	ldr	r0, [pc, #28]	; (800b260 <_scanf_float+0x418>)
 800b244:	f000 f826 	bl	800b294 <nanf>
 800b248:	f8c8 0000 	str.w	r0, [r8]
 800b24c:	e7cd      	b.n	800b1ea <_scanf_float+0x3a2>
 800b24e:	4630      	mov	r0, r6
 800b250:	4639      	mov	r1, r7
 800b252:	f7f5 fd59 	bl	8000d08 <__aeabi_d2f>
 800b256:	e7f7      	b.n	800b248 <_scanf_float+0x400>
 800b258:	2500      	movs	r5, #0
 800b25a:	e638      	b.n	800aece <_scanf_float+0x86>
 800b25c:	08011f24 	.word	0x08011f24
 800b260:	08012398 	.word	0x08012398

0800b264 <iprintf>:
 800b264:	b40f      	push	{r0, r1, r2, r3}
 800b266:	4b0a      	ldr	r3, [pc, #40]	; (800b290 <iprintf+0x2c>)
 800b268:	b513      	push	{r0, r1, r4, lr}
 800b26a:	681c      	ldr	r4, [r3, #0]
 800b26c:	b124      	cbz	r4, 800b278 <iprintf+0x14>
 800b26e:	69a3      	ldr	r3, [r4, #24]
 800b270:	b913      	cbnz	r3, 800b278 <iprintf+0x14>
 800b272:	4620      	mov	r0, r4
 800b274:	f001 fd9e 	bl	800cdb4 <__sinit>
 800b278:	ab05      	add	r3, sp, #20
 800b27a:	4620      	mov	r0, r4
 800b27c:	9a04      	ldr	r2, [sp, #16]
 800b27e:	68a1      	ldr	r1, [r4, #8]
 800b280:	9301      	str	r3, [sp, #4]
 800b282:	f003 f905 	bl	800e490 <_vfiprintf_r>
 800b286:	b002      	add	sp, #8
 800b288:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b28c:	b004      	add	sp, #16
 800b28e:	4770      	bx	lr
 800b290:	20000014 	.word	0x20000014

0800b294 <nanf>:
 800b294:	4800      	ldr	r0, [pc, #0]	; (800b298 <nanf+0x4>)
 800b296:	4770      	bx	lr
 800b298:	7fc00000 	.word	0x7fc00000

0800b29c <siprintf>:
 800b29c:	b40e      	push	{r1, r2, r3}
 800b29e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b2a2:	b500      	push	{lr}
 800b2a4:	b09c      	sub	sp, #112	; 0x70
 800b2a6:	ab1d      	add	r3, sp, #116	; 0x74
 800b2a8:	9002      	str	r0, [sp, #8]
 800b2aa:	9006      	str	r0, [sp, #24]
 800b2ac:	9107      	str	r1, [sp, #28]
 800b2ae:	9104      	str	r1, [sp, #16]
 800b2b0:	4808      	ldr	r0, [pc, #32]	; (800b2d4 <siprintf+0x38>)
 800b2b2:	4909      	ldr	r1, [pc, #36]	; (800b2d8 <siprintf+0x3c>)
 800b2b4:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2b8:	9105      	str	r1, [sp, #20]
 800b2ba:	6800      	ldr	r0, [r0, #0]
 800b2bc:	a902      	add	r1, sp, #8
 800b2be:	9301      	str	r3, [sp, #4]
 800b2c0:	f002 ffbe 	bl	800e240 <_svfiprintf_r>
 800b2c4:	2200      	movs	r2, #0
 800b2c6:	9b02      	ldr	r3, [sp, #8]
 800b2c8:	701a      	strb	r2, [r3, #0]
 800b2ca:	b01c      	add	sp, #112	; 0x70
 800b2cc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2d0:	b003      	add	sp, #12
 800b2d2:	4770      	bx	lr
 800b2d4:	20000014 	.word	0x20000014
 800b2d8:	ffff0208 	.word	0xffff0208

0800b2dc <sulp>:
 800b2dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2e0:	460f      	mov	r7, r1
 800b2e2:	4690      	mov	r8, r2
 800b2e4:	f002 fd18 	bl	800dd18 <__ulp>
 800b2e8:	4604      	mov	r4, r0
 800b2ea:	460d      	mov	r5, r1
 800b2ec:	f1b8 0f00 	cmp.w	r8, #0
 800b2f0:	d011      	beq.n	800b316 <sulp+0x3a>
 800b2f2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800b2f6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	dd0b      	ble.n	800b316 <sulp+0x3a>
 800b2fe:	2400      	movs	r4, #0
 800b300:	051b      	lsls	r3, r3, #20
 800b302:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b306:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b30a:	4622      	mov	r2, r4
 800b30c:	462b      	mov	r3, r5
 800b30e:	f7f5 fa03 	bl	8000718 <__aeabi_dmul>
 800b312:	4604      	mov	r4, r0
 800b314:	460d      	mov	r5, r1
 800b316:	4620      	mov	r0, r4
 800b318:	4629      	mov	r1, r5
 800b31a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800b320 <_strtod_l>:
 800b320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b324:	469b      	mov	fp, r3
 800b326:	2300      	movs	r3, #0
 800b328:	b09f      	sub	sp, #124	; 0x7c
 800b32a:	931a      	str	r3, [sp, #104]	; 0x68
 800b32c:	4b9e      	ldr	r3, [pc, #632]	; (800b5a8 <_strtod_l+0x288>)
 800b32e:	4682      	mov	sl, r0
 800b330:	681f      	ldr	r7, [r3, #0]
 800b332:	460e      	mov	r6, r1
 800b334:	4638      	mov	r0, r7
 800b336:	9215      	str	r2, [sp, #84]	; 0x54
 800b338:	f7f4 ff76 	bl	8000228 <strlen>
 800b33c:	f04f 0800 	mov.w	r8, #0
 800b340:	4604      	mov	r4, r0
 800b342:	f04f 0900 	mov.w	r9, #0
 800b346:	9619      	str	r6, [sp, #100]	; 0x64
 800b348:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b34a:	781a      	ldrb	r2, [r3, #0]
 800b34c:	2a2b      	cmp	r2, #43	; 0x2b
 800b34e:	d04c      	beq.n	800b3ea <_strtod_l+0xca>
 800b350:	d83a      	bhi.n	800b3c8 <_strtod_l+0xa8>
 800b352:	2a0d      	cmp	r2, #13
 800b354:	d833      	bhi.n	800b3be <_strtod_l+0x9e>
 800b356:	2a08      	cmp	r2, #8
 800b358:	d833      	bhi.n	800b3c2 <_strtod_l+0xa2>
 800b35a:	2a00      	cmp	r2, #0
 800b35c:	d03d      	beq.n	800b3da <_strtod_l+0xba>
 800b35e:	2300      	movs	r3, #0
 800b360:	930a      	str	r3, [sp, #40]	; 0x28
 800b362:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800b364:	782b      	ldrb	r3, [r5, #0]
 800b366:	2b30      	cmp	r3, #48	; 0x30
 800b368:	f040 80aa 	bne.w	800b4c0 <_strtod_l+0x1a0>
 800b36c:	786b      	ldrb	r3, [r5, #1]
 800b36e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b372:	2b58      	cmp	r3, #88	; 0x58
 800b374:	d166      	bne.n	800b444 <_strtod_l+0x124>
 800b376:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b378:	4650      	mov	r0, sl
 800b37a:	9301      	str	r3, [sp, #4]
 800b37c:	ab1a      	add	r3, sp, #104	; 0x68
 800b37e:	9300      	str	r3, [sp, #0]
 800b380:	4a8a      	ldr	r2, [pc, #552]	; (800b5ac <_strtod_l+0x28c>)
 800b382:	f8cd b008 	str.w	fp, [sp, #8]
 800b386:	ab1b      	add	r3, sp, #108	; 0x6c
 800b388:	a919      	add	r1, sp, #100	; 0x64
 800b38a:	f001 fe19 	bl	800cfc0 <__gethex>
 800b38e:	f010 0607 	ands.w	r6, r0, #7
 800b392:	4604      	mov	r4, r0
 800b394:	d005      	beq.n	800b3a2 <_strtod_l+0x82>
 800b396:	2e06      	cmp	r6, #6
 800b398:	d129      	bne.n	800b3ee <_strtod_l+0xce>
 800b39a:	2300      	movs	r3, #0
 800b39c:	3501      	adds	r5, #1
 800b39e:	9519      	str	r5, [sp, #100]	; 0x64
 800b3a0:	930a      	str	r3, [sp, #40]	; 0x28
 800b3a2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	f040 858a 	bne.w	800bebe <_strtod_l+0xb9e>
 800b3aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3ac:	b1d3      	cbz	r3, 800b3e4 <_strtod_l+0xc4>
 800b3ae:	4642      	mov	r2, r8
 800b3b0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b3b4:	4610      	mov	r0, r2
 800b3b6:	4619      	mov	r1, r3
 800b3b8:	b01f      	add	sp, #124	; 0x7c
 800b3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3be:	2a20      	cmp	r2, #32
 800b3c0:	d1cd      	bne.n	800b35e <_strtod_l+0x3e>
 800b3c2:	3301      	adds	r3, #1
 800b3c4:	9319      	str	r3, [sp, #100]	; 0x64
 800b3c6:	e7bf      	b.n	800b348 <_strtod_l+0x28>
 800b3c8:	2a2d      	cmp	r2, #45	; 0x2d
 800b3ca:	d1c8      	bne.n	800b35e <_strtod_l+0x3e>
 800b3cc:	2201      	movs	r2, #1
 800b3ce:	920a      	str	r2, [sp, #40]	; 0x28
 800b3d0:	1c5a      	adds	r2, r3, #1
 800b3d2:	9219      	str	r2, [sp, #100]	; 0x64
 800b3d4:	785b      	ldrb	r3, [r3, #1]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d1c3      	bne.n	800b362 <_strtod_l+0x42>
 800b3da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b3dc:	9619      	str	r6, [sp, #100]	; 0x64
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	f040 856b 	bne.w	800beba <_strtod_l+0xb9a>
 800b3e4:	4642      	mov	r2, r8
 800b3e6:	464b      	mov	r3, r9
 800b3e8:	e7e4      	b.n	800b3b4 <_strtod_l+0x94>
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	e7ef      	b.n	800b3ce <_strtod_l+0xae>
 800b3ee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b3f0:	b13a      	cbz	r2, 800b402 <_strtod_l+0xe2>
 800b3f2:	2135      	movs	r1, #53	; 0x35
 800b3f4:	a81c      	add	r0, sp, #112	; 0x70
 800b3f6:	f002 fd93 	bl	800df20 <__copybits>
 800b3fa:	4650      	mov	r0, sl
 800b3fc:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b3fe:	f002 f95b 	bl	800d6b8 <_Bfree>
 800b402:	3e01      	subs	r6, #1
 800b404:	2e04      	cmp	r6, #4
 800b406:	d806      	bhi.n	800b416 <_strtod_l+0xf6>
 800b408:	e8df f006 	tbb	[pc, r6]
 800b40c:	1714030a 	.word	0x1714030a
 800b410:	0a          	.byte	0x0a
 800b411:	00          	.byte	0x00
 800b412:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800b416:	0721      	lsls	r1, r4, #28
 800b418:	d5c3      	bpl.n	800b3a2 <_strtod_l+0x82>
 800b41a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800b41e:	e7c0      	b.n	800b3a2 <_strtod_l+0x82>
 800b420:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b422:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800b426:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b42a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b42e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b432:	e7f0      	b.n	800b416 <_strtod_l+0xf6>
 800b434:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b5b0 <_strtod_l+0x290>
 800b438:	e7ed      	b.n	800b416 <_strtod_l+0xf6>
 800b43a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b43e:	f04f 38ff 	mov.w	r8, #4294967295
 800b442:	e7e8      	b.n	800b416 <_strtod_l+0xf6>
 800b444:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b446:	1c5a      	adds	r2, r3, #1
 800b448:	9219      	str	r2, [sp, #100]	; 0x64
 800b44a:	785b      	ldrb	r3, [r3, #1]
 800b44c:	2b30      	cmp	r3, #48	; 0x30
 800b44e:	d0f9      	beq.n	800b444 <_strtod_l+0x124>
 800b450:	2b00      	cmp	r3, #0
 800b452:	d0a6      	beq.n	800b3a2 <_strtod_l+0x82>
 800b454:	2301      	movs	r3, #1
 800b456:	9307      	str	r3, [sp, #28]
 800b458:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b45a:	220a      	movs	r2, #10
 800b45c:	9308      	str	r3, [sp, #32]
 800b45e:	2300      	movs	r3, #0
 800b460:	469b      	mov	fp, r3
 800b462:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800b466:	9819      	ldr	r0, [sp, #100]	; 0x64
 800b468:	7805      	ldrb	r5, [r0, #0]
 800b46a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800b46e:	b2d9      	uxtb	r1, r3
 800b470:	2909      	cmp	r1, #9
 800b472:	d927      	bls.n	800b4c4 <_strtod_l+0x1a4>
 800b474:	4622      	mov	r2, r4
 800b476:	4639      	mov	r1, r7
 800b478:	f003 f993 	bl	800e7a2 <strncmp>
 800b47c:	2800      	cmp	r0, #0
 800b47e:	d033      	beq.n	800b4e8 <_strtod_l+0x1c8>
 800b480:	2000      	movs	r0, #0
 800b482:	462a      	mov	r2, r5
 800b484:	465c      	mov	r4, fp
 800b486:	4603      	mov	r3, r0
 800b488:	9004      	str	r0, [sp, #16]
 800b48a:	2a65      	cmp	r2, #101	; 0x65
 800b48c:	d001      	beq.n	800b492 <_strtod_l+0x172>
 800b48e:	2a45      	cmp	r2, #69	; 0x45
 800b490:	d114      	bne.n	800b4bc <_strtod_l+0x19c>
 800b492:	b91c      	cbnz	r4, 800b49c <_strtod_l+0x17c>
 800b494:	9a07      	ldr	r2, [sp, #28]
 800b496:	4302      	orrs	r2, r0
 800b498:	d09f      	beq.n	800b3da <_strtod_l+0xba>
 800b49a:	2400      	movs	r4, #0
 800b49c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800b49e:	1c72      	adds	r2, r6, #1
 800b4a0:	9219      	str	r2, [sp, #100]	; 0x64
 800b4a2:	7872      	ldrb	r2, [r6, #1]
 800b4a4:	2a2b      	cmp	r2, #43	; 0x2b
 800b4a6:	d079      	beq.n	800b59c <_strtod_l+0x27c>
 800b4a8:	2a2d      	cmp	r2, #45	; 0x2d
 800b4aa:	f000 8083 	beq.w	800b5b4 <_strtod_l+0x294>
 800b4ae:	2700      	movs	r7, #0
 800b4b0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b4b4:	2909      	cmp	r1, #9
 800b4b6:	f240 8083 	bls.w	800b5c0 <_strtod_l+0x2a0>
 800b4ba:	9619      	str	r6, [sp, #100]	; 0x64
 800b4bc:	2500      	movs	r5, #0
 800b4be:	e09f      	b.n	800b600 <_strtod_l+0x2e0>
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	e7c8      	b.n	800b456 <_strtod_l+0x136>
 800b4c4:	f1bb 0f08 	cmp.w	fp, #8
 800b4c8:	bfd5      	itete	le
 800b4ca:	9906      	ldrle	r1, [sp, #24]
 800b4cc:	9905      	ldrgt	r1, [sp, #20]
 800b4ce:	fb02 3301 	mlale	r3, r2, r1, r3
 800b4d2:	fb02 3301 	mlagt	r3, r2, r1, r3
 800b4d6:	f100 0001 	add.w	r0, r0, #1
 800b4da:	bfd4      	ite	le
 800b4dc:	9306      	strle	r3, [sp, #24]
 800b4de:	9305      	strgt	r3, [sp, #20]
 800b4e0:	f10b 0b01 	add.w	fp, fp, #1
 800b4e4:	9019      	str	r0, [sp, #100]	; 0x64
 800b4e6:	e7be      	b.n	800b466 <_strtod_l+0x146>
 800b4e8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b4ea:	191a      	adds	r2, r3, r4
 800b4ec:	9219      	str	r2, [sp, #100]	; 0x64
 800b4ee:	5d1a      	ldrb	r2, [r3, r4]
 800b4f0:	f1bb 0f00 	cmp.w	fp, #0
 800b4f4:	d036      	beq.n	800b564 <_strtod_l+0x244>
 800b4f6:	465c      	mov	r4, fp
 800b4f8:	9004      	str	r0, [sp, #16]
 800b4fa:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b4fe:	2b09      	cmp	r3, #9
 800b500:	d912      	bls.n	800b528 <_strtod_l+0x208>
 800b502:	2301      	movs	r3, #1
 800b504:	e7c1      	b.n	800b48a <_strtod_l+0x16a>
 800b506:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b508:	3001      	adds	r0, #1
 800b50a:	1c5a      	adds	r2, r3, #1
 800b50c:	9219      	str	r2, [sp, #100]	; 0x64
 800b50e:	785a      	ldrb	r2, [r3, #1]
 800b510:	2a30      	cmp	r2, #48	; 0x30
 800b512:	d0f8      	beq.n	800b506 <_strtod_l+0x1e6>
 800b514:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b518:	2b08      	cmp	r3, #8
 800b51a:	f200 84d5 	bhi.w	800bec8 <_strtod_l+0xba8>
 800b51e:	9004      	str	r0, [sp, #16]
 800b520:	2000      	movs	r0, #0
 800b522:	4604      	mov	r4, r0
 800b524:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b526:	9308      	str	r3, [sp, #32]
 800b528:	3a30      	subs	r2, #48	; 0x30
 800b52a:	f100 0301 	add.w	r3, r0, #1
 800b52e:	d013      	beq.n	800b558 <_strtod_l+0x238>
 800b530:	9904      	ldr	r1, [sp, #16]
 800b532:	1905      	adds	r5, r0, r4
 800b534:	4419      	add	r1, r3
 800b536:	9104      	str	r1, [sp, #16]
 800b538:	4623      	mov	r3, r4
 800b53a:	210a      	movs	r1, #10
 800b53c:	42ab      	cmp	r3, r5
 800b53e:	d113      	bne.n	800b568 <_strtod_l+0x248>
 800b540:	1823      	adds	r3, r4, r0
 800b542:	2b08      	cmp	r3, #8
 800b544:	f104 0401 	add.w	r4, r4, #1
 800b548:	4404      	add	r4, r0
 800b54a:	dc1b      	bgt.n	800b584 <_strtod_l+0x264>
 800b54c:	230a      	movs	r3, #10
 800b54e:	9906      	ldr	r1, [sp, #24]
 800b550:	fb03 2301 	mla	r3, r3, r1, r2
 800b554:	9306      	str	r3, [sp, #24]
 800b556:	2300      	movs	r3, #0
 800b558:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b55a:	4618      	mov	r0, r3
 800b55c:	1c51      	adds	r1, r2, #1
 800b55e:	9119      	str	r1, [sp, #100]	; 0x64
 800b560:	7852      	ldrb	r2, [r2, #1]
 800b562:	e7ca      	b.n	800b4fa <_strtod_l+0x1da>
 800b564:	4658      	mov	r0, fp
 800b566:	e7d3      	b.n	800b510 <_strtod_l+0x1f0>
 800b568:	2b08      	cmp	r3, #8
 800b56a:	dc04      	bgt.n	800b576 <_strtod_l+0x256>
 800b56c:	9f06      	ldr	r7, [sp, #24]
 800b56e:	434f      	muls	r7, r1
 800b570:	9706      	str	r7, [sp, #24]
 800b572:	3301      	adds	r3, #1
 800b574:	e7e2      	b.n	800b53c <_strtod_l+0x21c>
 800b576:	1c5f      	adds	r7, r3, #1
 800b578:	2f10      	cmp	r7, #16
 800b57a:	bfde      	ittt	le
 800b57c:	9f05      	ldrle	r7, [sp, #20]
 800b57e:	434f      	mulle	r7, r1
 800b580:	9705      	strle	r7, [sp, #20]
 800b582:	e7f6      	b.n	800b572 <_strtod_l+0x252>
 800b584:	2c10      	cmp	r4, #16
 800b586:	bfdf      	itttt	le
 800b588:	230a      	movle	r3, #10
 800b58a:	9905      	ldrle	r1, [sp, #20]
 800b58c:	fb03 2301 	mlale	r3, r3, r1, r2
 800b590:	9305      	strle	r3, [sp, #20]
 800b592:	e7e0      	b.n	800b556 <_strtod_l+0x236>
 800b594:	2300      	movs	r3, #0
 800b596:	9304      	str	r3, [sp, #16]
 800b598:	2301      	movs	r3, #1
 800b59a:	e77b      	b.n	800b494 <_strtod_l+0x174>
 800b59c:	2700      	movs	r7, #0
 800b59e:	1cb2      	adds	r2, r6, #2
 800b5a0:	9219      	str	r2, [sp, #100]	; 0x64
 800b5a2:	78b2      	ldrb	r2, [r6, #2]
 800b5a4:	e784      	b.n	800b4b0 <_strtod_l+0x190>
 800b5a6:	bf00      	nop
 800b5a8:	080121dc 	.word	0x080121dc
 800b5ac:	08011f2c 	.word	0x08011f2c
 800b5b0:	7ff00000 	.word	0x7ff00000
 800b5b4:	2701      	movs	r7, #1
 800b5b6:	e7f2      	b.n	800b59e <_strtod_l+0x27e>
 800b5b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b5ba:	1c51      	adds	r1, r2, #1
 800b5bc:	9119      	str	r1, [sp, #100]	; 0x64
 800b5be:	7852      	ldrb	r2, [r2, #1]
 800b5c0:	2a30      	cmp	r2, #48	; 0x30
 800b5c2:	d0f9      	beq.n	800b5b8 <_strtod_l+0x298>
 800b5c4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b5c8:	2908      	cmp	r1, #8
 800b5ca:	f63f af77 	bhi.w	800b4bc <_strtod_l+0x19c>
 800b5ce:	f04f 0e0a 	mov.w	lr, #10
 800b5d2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800b5d6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b5d8:	9209      	str	r2, [sp, #36]	; 0x24
 800b5da:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800b5dc:	1c51      	adds	r1, r2, #1
 800b5de:	9119      	str	r1, [sp, #100]	; 0x64
 800b5e0:	7852      	ldrb	r2, [r2, #1]
 800b5e2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800b5e6:	2d09      	cmp	r5, #9
 800b5e8:	d935      	bls.n	800b656 <_strtod_l+0x336>
 800b5ea:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b5ec:	1b49      	subs	r1, r1, r5
 800b5ee:	2908      	cmp	r1, #8
 800b5f0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800b5f4:	dc02      	bgt.n	800b5fc <_strtod_l+0x2dc>
 800b5f6:	4565      	cmp	r5, ip
 800b5f8:	bfa8      	it	ge
 800b5fa:	4665      	movge	r5, ip
 800b5fc:	b107      	cbz	r7, 800b600 <_strtod_l+0x2e0>
 800b5fe:	426d      	negs	r5, r5
 800b600:	2c00      	cmp	r4, #0
 800b602:	d14c      	bne.n	800b69e <_strtod_l+0x37e>
 800b604:	9907      	ldr	r1, [sp, #28]
 800b606:	4301      	orrs	r1, r0
 800b608:	f47f aecb 	bne.w	800b3a2 <_strtod_l+0x82>
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	f47f aee4 	bne.w	800b3da <_strtod_l+0xba>
 800b612:	2a69      	cmp	r2, #105	; 0x69
 800b614:	d026      	beq.n	800b664 <_strtod_l+0x344>
 800b616:	dc23      	bgt.n	800b660 <_strtod_l+0x340>
 800b618:	2a49      	cmp	r2, #73	; 0x49
 800b61a:	d023      	beq.n	800b664 <_strtod_l+0x344>
 800b61c:	2a4e      	cmp	r2, #78	; 0x4e
 800b61e:	f47f aedc 	bne.w	800b3da <_strtod_l+0xba>
 800b622:	499d      	ldr	r1, [pc, #628]	; (800b898 <_strtod_l+0x578>)
 800b624:	a819      	add	r0, sp, #100	; 0x64
 800b626:	f001 ff19 	bl	800d45c <__match>
 800b62a:	2800      	cmp	r0, #0
 800b62c:	f43f aed5 	beq.w	800b3da <_strtod_l+0xba>
 800b630:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b632:	781b      	ldrb	r3, [r3, #0]
 800b634:	2b28      	cmp	r3, #40	; 0x28
 800b636:	d12c      	bne.n	800b692 <_strtod_l+0x372>
 800b638:	4998      	ldr	r1, [pc, #608]	; (800b89c <_strtod_l+0x57c>)
 800b63a:	aa1c      	add	r2, sp, #112	; 0x70
 800b63c:	a819      	add	r0, sp, #100	; 0x64
 800b63e:	f001 ff21 	bl	800d484 <__hexnan>
 800b642:	2805      	cmp	r0, #5
 800b644:	d125      	bne.n	800b692 <_strtod_l+0x372>
 800b646:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b648:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800b64c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b650:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b654:	e6a5      	b.n	800b3a2 <_strtod_l+0x82>
 800b656:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800b65a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800b65e:	e7bc      	b.n	800b5da <_strtod_l+0x2ba>
 800b660:	2a6e      	cmp	r2, #110	; 0x6e
 800b662:	e7dc      	b.n	800b61e <_strtod_l+0x2fe>
 800b664:	498e      	ldr	r1, [pc, #568]	; (800b8a0 <_strtod_l+0x580>)
 800b666:	a819      	add	r0, sp, #100	; 0x64
 800b668:	f001 fef8 	bl	800d45c <__match>
 800b66c:	2800      	cmp	r0, #0
 800b66e:	f43f aeb4 	beq.w	800b3da <_strtod_l+0xba>
 800b672:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b674:	498b      	ldr	r1, [pc, #556]	; (800b8a4 <_strtod_l+0x584>)
 800b676:	3b01      	subs	r3, #1
 800b678:	a819      	add	r0, sp, #100	; 0x64
 800b67a:	9319      	str	r3, [sp, #100]	; 0x64
 800b67c:	f001 feee 	bl	800d45c <__match>
 800b680:	b910      	cbnz	r0, 800b688 <_strtod_l+0x368>
 800b682:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b684:	3301      	adds	r3, #1
 800b686:	9319      	str	r3, [sp, #100]	; 0x64
 800b688:	f04f 0800 	mov.w	r8, #0
 800b68c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800b8a8 <_strtod_l+0x588>
 800b690:	e687      	b.n	800b3a2 <_strtod_l+0x82>
 800b692:	4886      	ldr	r0, [pc, #536]	; (800b8ac <_strtod_l+0x58c>)
 800b694:	f003 f82c 	bl	800e6f0 <nan>
 800b698:	4680      	mov	r8, r0
 800b69a:	4689      	mov	r9, r1
 800b69c:	e681      	b.n	800b3a2 <_strtod_l+0x82>
 800b69e:	9b04      	ldr	r3, [sp, #16]
 800b6a0:	f1bb 0f00 	cmp.w	fp, #0
 800b6a4:	bf08      	it	eq
 800b6a6:	46a3      	moveq	fp, r4
 800b6a8:	1aeb      	subs	r3, r5, r3
 800b6aa:	2c10      	cmp	r4, #16
 800b6ac:	9806      	ldr	r0, [sp, #24]
 800b6ae:	4626      	mov	r6, r4
 800b6b0:	9307      	str	r3, [sp, #28]
 800b6b2:	bfa8      	it	ge
 800b6b4:	2610      	movge	r6, #16
 800b6b6:	f7f4 ffb5 	bl	8000624 <__aeabi_ui2d>
 800b6ba:	2c09      	cmp	r4, #9
 800b6bc:	4680      	mov	r8, r0
 800b6be:	4689      	mov	r9, r1
 800b6c0:	dd13      	ble.n	800b6ea <_strtod_l+0x3ca>
 800b6c2:	4b7b      	ldr	r3, [pc, #492]	; (800b8b0 <_strtod_l+0x590>)
 800b6c4:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800b6c8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b6cc:	f7f5 f824 	bl	8000718 <__aeabi_dmul>
 800b6d0:	4680      	mov	r8, r0
 800b6d2:	9805      	ldr	r0, [sp, #20]
 800b6d4:	4689      	mov	r9, r1
 800b6d6:	f7f4 ffa5 	bl	8000624 <__aeabi_ui2d>
 800b6da:	4602      	mov	r2, r0
 800b6dc:	460b      	mov	r3, r1
 800b6de:	4640      	mov	r0, r8
 800b6e0:	4649      	mov	r1, r9
 800b6e2:	f7f4 fe63 	bl	80003ac <__adddf3>
 800b6e6:	4680      	mov	r8, r0
 800b6e8:	4689      	mov	r9, r1
 800b6ea:	2c0f      	cmp	r4, #15
 800b6ec:	dc36      	bgt.n	800b75c <_strtod_l+0x43c>
 800b6ee:	9b07      	ldr	r3, [sp, #28]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	f43f ae56 	beq.w	800b3a2 <_strtod_l+0x82>
 800b6f6:	dd22      	ble.n	800b73e <_strtod_l+0x41e>
 800b6f8:	2b16      	cmp	r3, #22
 800b6fa:	dc09      	bgt.n	800b710 <_strtod_l+0x3f0>
 800b6fc:	496c      	ldr	r1, [pc, #432]	; (800b8b0 <_strtod_l+0x590>)
 800b6fe:	4642      	mov	r2, r8
 800b700:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b704:	464b      	mov	r3, r9
 800b706:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b70a:	f7f5 f805 	bl	8000718 <__aeabi_dmul>
 800b70e:	e7c3      	b.n	800b698 <_strtod_l+0x378>
 800b710:	9a07      	ldr	r2, [sp, #28]
 800b712:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800b716:	4293      	cmp	r3, r2
 800b718:	db20      	blt.n	800b75c <_strtod_l+0x43c>
 800b71a:	4d65      	ldr	r5, [pc, #404]	; (800b8b0 <_strtod_l+0x590>)
 800b71c:	f1c4 040f 	rsb	r4, r4, #15
 800b720:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800b724:	4642      	mov	r2, r8
 800b726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b72a:	464b      	mov	r3, r9
 800b72c:	f7f4 fff4 	bl	8000718 <__aeabi_dmul>
 800b730:	9b07      	ldr	r3, [sp, #28]
 800b732:	1b1c      	subs	r4, r3, r4
 800b734:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800b738:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b73c:	e7e5      	b.n	800b70a <_strtod_l+0x3ea>
 800b73e:	9b07      	ldr	r3, [sp, #28]
 800b740:	3316      	adds	r3, #22
 800b742:	db0b      	blt.n	800b75c <_strtod_l+0x43c>
 800b744:	9b04      	ldr	r3, [sp, #16]
 800b746:	4640      	mov	r0, r8
 800b748:	1b5d      	subs	r5, r3, r5
 800b74a:	4b59      	ldr	r3, [pc, #356]	; (800b8b0 <_strtod_l+0x590>)
 800b74c:	4649      	mov	r1, r9
 800b74e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800b752:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b756:	f7f5 f909 	bl	800096c <__aeabi_ddiv>
 800b75a:	e79d      	b.n	800b698 <_strtod_l+0x378>
 800b75c:	9b07      	ldr	r3, [sp, #28]
 800b75e:	1ba6      	subs	r6, r4, r6
 800b760:	441e      	add	r6, r3
 800b762:	2e00      	cmp	r6, #0
 800b764:	dd74      	ble.n	800b850 <_strtod_l+0x530>
 800b766:	f016 030f 	ands.w	r3, r6, #15
 800b76a:	d00a      	beq.n	800b782 <_strtod_l+0x462>
 800b76c:	4950      	ldr	r1, [pc, #320]	; (800b8b0 <_strtod_l+0x590>)
 800b76e:	4642      	mov	r2, r8
 800b770:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b774:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b778:	464b      	mov	r3, r9
 800b77a:	f7f4 ffcd 	bl	8000718 <__aeabi_dmul>
 800b77e:	4680      	mov	r8, r0
 800b780:	4689      	mov	r9, r1
 800b782:	f036 060f 	bics.w	r6, r6, #15
 800b786:	d052      	beq.n	800b82e <_strtod_l+0x50e>
 800b788:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800b78c:	dd27      	ble.n	800b7de <_strtod_l+0x4be>
 800b78e:	f04f 0b00 	mov.w	fp, #0
 800b792:	f8cd b010 	str.w	fp, [sp, #16]
 800b796:	f8cd b020 	str.w	fp, [sp, #32]
 800b79a:	f8cd b018 	str.w	fp, [sp, #24]
 800b79e:	2322      	movs	r3, #34	; 0x22
 800b7a0:	f04f 0800 	mov.w	r8, #0
 800b7a4:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800b8a8 <_strtod_l+0x588>
 800b7a8:	f8ca 3000 	str.w	r3, [sl]
 800b7ac:	9b08      	ldr	r3, [sp, #32]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	f43f adf7 	beq.w	800b3a2 <_strtod_l+0x82>
 800b7b4:	4650      	mov	r0, sl
 800b7b6:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b7b8:	f001 ff7e 	bl	800d6b8 <_Bfree>
 800b7bc:	4650      	mov	r0, sl
 800b7be:	9906      	ldr	r1, [sp, #24]
 800b7c0:	f001 ff7a 	bl	800d6b8 <_Bfree>
 800b7c4:	4650      	mov	r0, sl
 800b7c6:	9904      	ldr	r1, [sp, #16]
 800b7c8:	f001 ff76 	bl	800d6b8 <_Bfree>
 800b7cc:	4650      	mov	r0, sl
 800b7ce:	9908      	ldr	r1, [sp, #32]
 800b7d0:	f001 ff72 	bl	800d6b8 <_Bfree>
 800b7d4:	4659      	mov	r1, fp
 800b7d6:	4650      	mov	r0, sl
 800b7d8:	f001 ff6e 	bl	800d6b8 <_Bfree>
 800b7dc:	e5e1      	b.n	800b3a2 <_strtod_l+0x82>
 800b7de:	4b35      	ldr	r3, [pc, #212]	; (800b8b4 <_strtod_l+0x594>)
 800b7e0:	4640      	mov	r0, r8
 800b7e2:	9305      	str	r3, [sp, #20]
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	4649      	mov	r1, r9
 800b7e8:	461f      	mov	r7, r3
 800b7ea:	1136      	asrs	r6, r6, #4
 800b7ec:	2e01      	cmp	r6, #1
 800b7ee:	dc21      	bgt.n	800b834 <_strtod_l+0x514>
 800b7f0:	b10b      	cbz	r3, 800b7f6 <_strtod_l+0x4d6>
 800b7f2:	4680      	mov	r8, r0
 800b7f4:	4689      	mov	r9, r1
 800b7f6:	4b2f      	ldr	r3, [pc, #188]	; (800b8b4 <_strtod_l+0x594>)
 800b7f8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b7fc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b800:	4642      	mov	r2, r8
 800b802:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b806:	464b      	mov	r3, r9
 800b808:	f7f4 ff86 	bl	8000718 <__aeabi_dmul>
 800b80c:	4b26      	ldr	r3, [pc, #152]	; (800b8a8 <_strtod_l+0x588>)
 800b80e:	460a      	mov	r2, r1
 800b810:	400b      	ands	r3, r1
 800b812:	4929      	ldr	r1, [pc, #164]	; (800b8b8 <_strtod_l+0x598>)
 800b814:	4680      	mov	r8, r0
 800b816:	428b      	cmp	r3, r1
 800b818:	d8b9      	bhi.n	800b78e <_strtod_l+0x46e>
 800b81a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b81e:	428b      	cmp	r3, r1
 800b820:	bf86      	itte	hi
 800b822:	f04f 38ff 	movhi.w	r8, #4294967295
 800b826:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800b8bc <_strtod_l+0x59c>
 800b82a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b82e:	2300      	movs	r3, #0
 800b830:	9305      	str	r3, [sp, #20]
 800b832:	e07f      	b.n	800b934 <_strtod_l+0x614>
 800b834:	07f2      	lsls	r2, r6, #31
 800b836:	d505      	bpl.n	800b844 <_strtod_l+0x524>
 800b838:	9b05      	ldr	r3, [sp, #20]
 800b83a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b83e:	f7f4 ff6b 	bl	8000718 <__aeabi_dmul>
 800b842:	2301      	movs	r3, #1
 800b844:	9a05      	ldr	r2, [sp, #20]
 800b846:	3701      	adds	r7, #1
 800b848:	3208      	adds	r2, #8
 800b84a:	1076      	asrs	r6, r6, #1
 800b84c:	9205      	str	r2, [sp, #20]
 800b84e:	e7cd      	b.n	800b7ec <_strtod_l+0x4cc>
 800b850:	d0ed      	beq.n	800b82e <_strtod_l+0x50e>
 800b852:	4276      	negs	r6, r6
 800b854:	f016 020f 	ands.w	r2, r6, #15
 800b858:	d00a      	beq.n	800b870 <_strtod_l+0x550>
 800b85a:	4b15      	ldr	r3, [pc, #84]	; (800b8b0 <_strtod_l+0x590>)
 800b85c:	4640      	mov	r0, r8
 800b85e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b862:	4649      	mov	r1, r9
 800b864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b868:	f7f5 f880 	bl	800096c <__aeabi_ddiv>
 800b86c:	4680      	mov	r8, r0
 800b86e:	4689      	mov	r9, r1
 800b870:	1136      	asrs	r6, r6, #4
 800b872:	d0dc      	beq.n	800b82e <_strtod_l+0x50e>
 800b874:	2e1f      	cmp	r6, #31
 800b876:	dd23      	ble.n	800b8c0 <_strtod_l+0x5a0>
 800b878:	f04f 0b00 	mov.w	fp, #0
 800b87c:	f8cd b010 	str.w	fp, [sp, #16]
 800b880:	f8cd b020 	str.w	fp, [sp, #32]
 800b884:	f8cd b018 	str.w	fp, [sp, #24]
 800b888:	2322      	movs	r3, #34	; 0x22
 800b88a:	f04f 0800 	mov.w	r8, #0
 800b88e:	f04f 0900 	mov.w	r9, #0
 800b892:	f8ca 3000 	str.w	r3, [sl]
 800b896:	e789      	b.n	800b7ac <_strtod_l+0x48c>
 800b898:	08011efd 	.word	0x08011efd
 800b89c:	08011f40 	.word	0x08011f40
 800b8a0:	08011ef5 	.word	0x08011ef5
 800b8a4:	08012084 	.word	0x08012084
 800b8a8:	7ff00000 	.word	0x7ff00000
 800b8ac:	08012398 	.word	0x08012398
 800b8b0:	08012278 	.word	0x08012278
 800b8b4:	08012250 	.word	0x08012250
 800b8b8:	7ca00000 	.word	0x7ca00000
 800b8bc:	7fefffff 	.word	0x7fefffff
 800b8c0:	f016 0310 	ands.w	r3, r6, #16
 800b8c4:	bf18      	it	ne
 800b8c6:	236a      	movne	r3, #106	; 0x6a
 800b8c8:	4640      	mov	r0, r8
 800b8ca:	9305      	str	r3, [sp, #20]
 800b8cc:	4649      	mov	r1, r9
 800b8ce:	2300      	movs	r3, #0
 800b8d0:	4fb0      	ldr	r7, [pc, #704]	; (800bb94 <_strtod_l+0x874>)
 800b8d2:	07f2      	lsls	r2, r6, #31
 800b8d4:	d504      	bpl.n	800b8e0 <_strtod_l+0x5c0>
 800b8d6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b8da:	f7f4 ff1d 	bl	8000718 <__aeabi_dmul>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	1076      	asrs	r6, r6, #1
 800b8e2:	f107 0708 	add.w	r7, r7, #8
 800b8e6:	d1f4      	bne.n	800b8d2 <_strtod_l+0x5b2>
 800b8e8:	b10b      	cbz	r3, 800b8ee <_strtod_l+0x5ce>
 800b8ea:	4680      	mov	r8, r0
 800b8ec:	4689      	mov	r9, r1
 800b8ee:	9b05      	ldr	r3, [sp, #20]
 800b8f0:	b1c3      	cbz	r3, 800b924 <_strtod_l+0x604>
 800b8f2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b8f6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	4649      	mov	r1, r9
 800b8fe:	dd11      	ble.n	800b924 <_strtod_l+0x604>
 800b900:	2b1f      	cmp	r3, #31
 800b902:	f340 8127 	ble.w	800bb54 <_strtod_l+0x834>
 800b906:	2b34      	cmp	r3, #52	; 0x34
 800b908:	bfd8      	it	le
 800b90a:	f04f 33ff 	movle.w	r3, #4294967295
 800b90e:	f04f 0800 	mov.w	r8, #0
 800b912:	bfcf      	iteee	gt
 800b914:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b918:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b91c:	fa03 f202 	lslle.w	r2, r3, r2
 800b920:	ea02 0901 	andle.w	r9, r2, r1
 800b924:	2200      	movs	r2, #0
 800b926:	2300      	movs	r3, #0
 800b928:	4640      	mov	r0, r8
 800b92a:	4649      	mov	r1, r9
 800b92c:	f7f5 f95c 	bl	8000be8 <__aeabi_dcmpeq>
 800b930:	2800      	cmp	r0, #0
 800b932:	d1a1      	bne.n	800b878 <_strtod_l+0x558>
 800b934:	9b06      	ldr	r3, [sp, #24]
 800b936:	465a      	mov	r2, fp
 800b938:	9300      	str	r3, [sp, #0]
 800b93a:	4650      	mov	r0, sl
 800b93c:	4623      	mov	r3, r4
 800b93e:	9908      	ldr	r1, [sp, #32]
 800b940:	f001 ff22 	bl	800d788 <__s2b>
 800b944:	9008      	str	r0, [sp, #32]
 800b946:	2800      	cmp	r0, #0
 800b948:	f43f af21 	beq.w	800b78e <_strtod_l+0x46e>
 800b94c:	9b04      	ldr	r3, [sp, #16]
 800b94e:	f04f 0b00 	mov.w	fp, #0
 800b952:	1b5d      	subs	r5, r3, r5
 800b954:	9b07      	ldr	r3, [sp, #28]
 800b956:	f8cd b010 	str.w	fp, [sp, #16]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	bfb4      	ite	lt
 800b95e:	462b      	movlt	r3, r5
 800b960:	2300      	movge	r3, #0
 800b962:	930e      	str	r3, [sp, #56]	; 0x38
 800b964:	9b07      	ldr	r3, [sp, #28]
 800b966:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b96a:	9314      	str	r3, [sp, #80]	; 0x50
 800b96c:	9b08      	ldr	r3, [sp, #32]
 800b96e:	4650      	mov	r0, sl
 800b970:	6859      	ldr	r1, [r3, #4]
 800b972:	f001 fe61 	bl	800d638 <_Balloc>
 800b976:	9006      	str	r0, [sp, #24]
 800b978:	2800      	cmp	r0, #0
 800b97a:	f43f af10 	beq.w	800b79e <_strtod_l+0x47e>
 800b97e:	9b08      	ldr	r3, [sp, #32]
 800b980:	300c      	adds	r0, #12
 800b982:	691a      	ldr	r2, [r3, #16]
 800b984:	f103 010c 	add.w	r1, r3, #12
 800b988:	3202      	adds	r2, #2
 800b98a:	0092      	lsls	r2, r2, #2
 800b98c:	f001 fe46 	bl	800d61c <memcpy>
 800b990:	ab1c      	add	r3, sp, #112	; 0x70
 800b992:	9301      	str	r3, [sp, #4]
 800b994:	ab1b      	add	r3, sp, #108	; 0x6c
 800b996:	9300      	str	r3, [sp, #0]
 800b998:	4642      	mov	r2, r8
 800b99a:	464b      	mov	r3, r9
 800b99c:	4650      	mov	r0, sl
 800b99e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800b9a2:	f002 fa33 	bl	800de0c <__d2b>
 800b9a6:	901a      	str	r0, [sp, #104]	; 0x68
 800b9a8:	2800      	cmp	r0, #0
 800b9aa:	f43f aef8 	beq.w	800b79e <_strtod_l+0x47e>
 800b9ae:	2101      	movs	r1, #1
 800b9b0:	4650      	mov	r0, sl
 800b9b2:	f001 ff81 	bl	800d8b8 <__i2b>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	9004      	str	r0, [sp, #16]
 800b9ba:	2800      	cmp	r0, #0
 800b9bc:	f43f aeef 	beq.w	800b79e <_strtod_l+0x47e>
 800b9c0:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800b9c2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800b9c4:	2d00      	cmp	r5, #0
 800b9c6:	bfab      	itete	ge
 800b9c8:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800b9ca:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800b9cc:	18ee      	addge	r6, r5, r3
 800b9ce:	1b5c      	sublt	r4, r3, r5
 800b9d0:	9b05      	ldr	r3, [sp, #20]
 800b9d2:	bfa8      	it	ge
 800b9d4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800b9d6:	eba5 0503 	sub.w	r5, r5, r3
 800b9da:	4415      	add	r5, r2
 800b9dc:	4b6e      	ldr	r3, [pc, #440]	; (800bb98 <_strtod_l+0x878>)
 800b9de:	f105 35ff 	add.w	r5, r5, #4294967295
 800b9e2:	bfb8      	it	lt
 800b9e4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800b9e6:	429d      	cmp	r5, r3
 800b9e8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b9ec:	f280 80c4 	bge.w	800bb78 <_strtod_l+0x858>
 800b9f0:	1b5b      	subs	r3, r3, r5
 800b9f2:	2b1f      	cmp	r3, #31
 800b9f4:	f04f 0701 	mov.w	r7, #1
 800b9f8:	eba2 0203 	sub.w	r2, r2, r3
 800b9fc:	f300 80b1 	bgt.w	800bb62 <_strtod_l+0x842>
 800ba00:	2500      	movs	r5, #0
 800ba02:	fa07 f303 	lsl.w	r3, r7, r3
 800ba06:	930f      	str	r3, [sp, #60]	; 0x3c
 800ba08:	18b7      	adds	r7, r6, r2
 800ba0a:	9b05      	ldr	r3, [sp, #20]
 800ba0c:	42be      	cmp	r6, r7
 800ba0e:	4414      	add	r4, r2
 800ba10:	441c      	add	r4, r3
 800ba12:	4633      	mov	r3, r6
 800ba14:	bfa8      	it	ge
 800ba16:	463b      	movge	r3, r7
 800ba18:	42a3      	cmp	r3, r4
 800ba1a:	bfa8      	it	ge
 800ba1c:	4623      	movge	r3, r4
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	bfc2      	ittt	gt
 800ba22:	1aff      	subgt	r7, r7, r3
 800ba24:	1ae4      	subgt	r4, r4, r3
 800ba26:	1af6      	subgt	r6, r6, r3
 800ba28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	dd17      	ble.n	800ba5e <_strtod_l+0x73e>
 800ba2e:	461a      	mov	r2, r3
 800ba30:	4650      	mov	r0, sl
 800ba32:	9904      	ldr	r1, [sp, #16]
 800ba34:	f001 fffe 	bl	800da34 <__pow5mult>
 800ba38:	9004      	str	r0, [sp, #16]
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	f43f aeaf 	beq.w	800b79e <_strtod_l+0x47e>
 800ba40:	4601      	mov	r1, r0
 800ba42:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ba44:	4650      	mov	r0, sl
 800ba46:	f001 ff4d 	bl	800d8e4 <__multiply>
 800ba4a:	9009      	str	r0, [sp, #36]	; 0x24
 800ba4c:	2800      	cmp	r0, #0
 800ba4e:	f43f aea6 	beq.w	800b79e <_strtod_l+0x47e>
 800ba52:	4650      	mov	r0, sl
 800ba54:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ba56:	f001 fe2f 	bl	800d6b8 <_Bfree>
 800ba5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba5c:	931a      	str	r3, [sp, #104]	; 0x68
 800ba5e:	2f00      	cmp	r7, #0
 800ba60:	f300 808e 	bgt.w	800bb80 <_strtod_l+0x860>
 800ba64:	9b07      	ldr	r3, [sp, #28]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	dd08      	ble.n	800ba7c <_strtod_l+0x75c>
 800ba6a:	4650      	mov	r0, sl
 800ba6c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ba6e:	9906      	ldr	r1, [sp, #24]
 800ba70:	f001 ffe0 	bl	800da34 <__pow5mult>
 800ba74:	9006      	str	r0, [sp, #24]
 800ba76:	2800      	cmp	r0, #0
 800ba78:	f43f ae91 	beq.w	800b79e <_strtod_l+0x47e>
 800ba7c:	2c00      	cmp	r4, #0
 800ba7e:	dd08      	ble.n	800ba92 <_strtod_l+0x772>
 800ba80:	4622      	mov	r2, r4
 800ba82:	4650      	mov	r0, sl
 800ba84:	9906      	ldr	r1, [sp, #24]
 800ba86:	f002 f82f 	bl	800dae8 <__lshift>
 800ba8a:	9006      	str	r0, [sp, #24]
 800ba8c:	2800      	cmp	r0, #0
 800ba8e:	f43f ae86 	beq.w	800b79e <_strtod_l+0x47e>
 800ba92:	2e00      	cmp	r6, #0
 800ba94:	dd08      	ble.n	800baa8 <_strtod_l+0x788>
 800ba96:	4632      	mov	r2, r6
 800ba98:	4650      	mov	r0, sl
 800ba9a:	9904      	ldr	r1, [sp, #16]
 800ba9c:	f002 f824 	bl	800dae8 <__lshift>
 800baa0:	9004      	str	r0, [sp, #16]
 800baa2:	2800      	cmp	r0, #0
 800baa4:	f43f ae7b 	beq.w	800b79e <_strtod_l+0x47e>
 800baa8:	4650      	mov	r0, sl
 800baaa:	9a06      	ldr	r2, [sp, #24]
 800baac:	991a      	ldr	r1, [sp, #104]	; 0x68
 800baae:	f002 f8a7 	bl	800dc00 <__mdiff>
 800bab2:	4683      	mov	fp, r0
 800bab4:	2800      	cmp	r0, #0
 800bab6:	f43f ae72 	beq.w	800b79e <_strtod_l+0x47e>
 800baba:	2400      	movs	r4, #0
 800babc:	68c3      	ldr	r3, [r0, #12]
 800babe:	9904      	ldr	r1, [sp, #16]
 800bac0:	60c4      	str	r4, [r0, #12]
 800bac2:	930b      	str	r3, [sp, #44]	; 0x2c
 800bac4:	f002 f880 	bl	800dbc8 <__mcmp>
 800bac8:	42a0      	cmp	r0, r4
 800baca:	da6b      	bge.n	800bba4 <_strtod_l+0x884>
 800bacc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bace:	ea53 0308 	orrs.w	r3, r3, r8
 800bad2:	f040 8091 	bne.w	800bbf8 <_strtod_l+0x8d8>
 800bad6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bada:	2b00      	cmp	r3, #0
 800badc:	f040 808c 	bne.w	800bbf8 <_strtod_l+0x8d8>
 800bae0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bae4:	0d1b      	lsrs	r3, r3, #20
 800bae6:	051b      	lsls	r3, r3, #20
 800bae8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800baec:	f240 8084 	bls.w	800bbf8 <_strtod_l+0x8d8>
 800baf0:	f8db 3014 	ldr.w	r3, [fp, #20]
 800baf4:	b91b      	cbnz	r3, 800bafe <_strtod_l+0x7de>
 800baf6:	f8db 3010 	ldr.w	r3, [fp, #16]
 800bafa:	2b01      	cmp	r3, #1
 800bafc:	dd7c      	ble.n	800bbf8 <_strtod_l+0x8d8>
 800bafe:	4659      	mov	r1, fp
 800bb00:	2201      	movs	r2, #1
 800bb02:	4650      	mov	r0, sl
 800bb04:	f001 fff0 	bl	800dae8 <__lshift>
 800bb08:	9904      	ldr	r1, [sp, #16]
 800bb0a:	4683      	mov	fp, r0
 800bb0c:	f002 f85c 	bl	800dbc8 <__mcmp>
 800bb10:	2800      	cmp	r0, #0
 800bb12:	dd71      	ble.n	800bbf8 <_strtod_l+0x8d8>
 800bb14:	9905      	ldr	r1, [sp, #20]
 800bb16:	464b      	mov	r3, r9
 800bb18:	4a20      	ldr	r2, [pc, #128]	; (800bb9c <_strtod_l+0x87c>)
 800bb1a:	2900      	cmp	r1, #0
 800bb1c:	f000 808c 	beq.w	800bc38 <_strtod_l+0x918>
 800bb20:	ea02 0109 	and.w	r1, r2, r9
 800bb24:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bb28:	f300 8086 	bgt.w	800bc38 <_strtod_l+0x918>
 800bb2c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bb30:	f77f aeaa 	ble.w	800b888 <_strtod_l+0x568>
 800bb34:	4640      	mov	r0, r8
 800bb36:	4649      	mov	r1, r9
 800bb38:	4b19      	ldr	r3, [pc, #100]	; (800bba0 <_strtod_l+0x880>)
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	f7f4 fdec 	bl	8000718 <__aeabi_dmul>
 800bb40:	460b      	mov	r3, r1
 800bb42:	4303      	orrs	r3, r0
 800bb44:	bf08      	it	eq
 800bb46:	2322      	moveq	r3, #34	; 0x22
 800bb48:	4680      	mov	r8, r0
 800bb4a:	4689      	mov	r9, r1
 800bb4c:	bf08      	it	eq
 800bb4e:	f8ca 3000 	streq.w	r3, [sl]
 800bb52:	e62f      	b.n	800b7b4 <_strtod_l+0x494>
 800bb54:	f04f 32ff 	mov.w	r2, #4294967295
 800bb58:	fa02 f303 	lsl.w	r3, r2, r3
 800bb5c:	ea03 0808 	and.w	r8, r3, r8
 800bb60:	e6e0      	b.n	800b924 <_strtod_l+0x604>
 800bb62:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800bb66:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800bb6a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800bb6e:	35e2      	adds	r5, #226	; 0xe2
 800bb70:	fa07 f505 	lsl.w	r5, r7, r5
 800bb74:	970f      	str	r7, [sp, #60]	; 0x3c
 800bb76:	e747      	b.n	800ba08 <_strtod_l+0x6e8>
 800bb78:	2301      	movs	r3, #1
 800bb7a:	2500      	movs	r5, #0
 800bb7c:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb7e:	e743      	b.n	800ba08 <_strtod_l+0x6e8>
 800bb80:	463a      	mov	r2, r7
 800bb82:	4650      	mov	r0, sl
 800bb84:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bb86:	f001 ffaf 	bl	800dae8 <__lshift>
 800bb8a:	901a      	str	r0, [sp, #104]	; 0x68
 800bb8c:	2800      	cmp	r0, #0
 800bb8e:	f47f af69 	bne.w	800ba64 <_strtod_l+0x744>
 800bb92:	e604      	b.n	800b79e <_strtod_l+0x47e>
 800bb94:	08011f58 	.word	0x08011f58
 800bb98:	fffffc02 	.word	0xfffffc02
 800bb9c:	7ff00000 	.word	0x7ff00000
 800bba0:	39500000 	.word	0x39500000
 800bba4:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800bba8:	d165      	bne.n	800bc76 <_strtod_l+0x956>
 800bbaa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bbac:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bbb0:	b35a      	cbz	r2, 800bc0a <_strtod_l+0x8ea>
 800bbb2:	4a99      	ldr	r2, [pc, #612]	; (800be18 <_strtod_l+0xaf8>)
 800bbb4:	4293      	cmp	r3, r2
 800bbb6:	d12b      	bne.n	800bc10 <_strtod_l+0x8f0>
 800bbb8:	9b05      	ldr	r3, [sp, #20]
 800bbba:	4641      	mov	r1, r8
 800bbbc:	b303      	cbz	r3, 800bc00 <_strtod_l+0x8e0>
 800bbbe:	464a      	mov	r2, r9
 800bbc0:	4b96      	ldr	r3, [pc, #600]	; (800be1c <_strtod_l+0xafc>)
 800bbc2:	4013      	ands	r3, r2
 800bbc4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bbc8:	f04f 32ff 	mov.w	r2, #4294967295
 800bbcc:	d81b      	bhi.n	800bc06 <_strtod_l+0x8e6>
 800bbce:	0d1b      	lsrs	r3, r3, #20
 800bbd0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bbd4:	fa02 f303 	lsl.w	r3, r2, r3
 800bbd8:	4299      	cmp	r1, r3
 800bbda:	d119      	bne.n	800bc10 <_strtod_l+0x8f0>
 800bbdc:	4b90      	ldr	r3, [pc, #576]	; (800be20 <_strtod_l+0xb00>)
 800bbde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbe0:	429a      	cmp	r2, r3
 800bbe2:	d102      	bne.n	800bbea <_strtod_l+0x8ca>
 800bbe4:	3101      	adds	r1, #1
 800bbe6:	f43f adda 	beq.w	800b79e <_strtod_l+0x47e>
 800bbea:	f04f 0800 	mov.w	r8, #0
 800bbee:	4b8b      	ldr	r3, [pc, #556]	; (800be1c <_strtod_l+0xafc>)
 800bbf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bbf2:	401a      	ands	r2, r3
 800bbf4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800bbf8:	9b05      	ldr	r3, [sp, #20]
 800bbfa:	2b00      	cmp	r3, #0
 800bbfc:	d19a      	bne.n	800bb34 <_strtod_l+0x814>
 800bbfe:	e5d9      	b.n	800b7b4 <_strtod_l+0x494>
 800bc00:	f04f 33ff 	mov.w	r3, #4294967295
 800bc04:	e7e8      	b.n	800bbd8 <_strtod_l+0x8b8>
 800bc06:	4613      	mov	r3, r2
 800bc08:	e7e6      	b.n	800bbd8 <_strtod_l+0x8b8>
 800bc0a:	ea53 0308 	orrs.w	r3, r3, r8
 800bc0e:	d081      	beq.n	800bb14 <_strtod_l+0x7f4>
 800bc10:	b1e5      	cbz	r5, 800bc4c <_strtod_l+0x92c>
 800bc12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc14:	421d      	tst	r5, r3
 800bc16:	d0ef      	beq.n	800bbf8 <_strtod_l+0x8d8>
 800bc18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc1a:	4640      	mov	r0, r8
 800bc1c:	4649      	mov	r1, r9
 800bc1e:	9a05      	ldr	r2, [sp, #20]
 800bc20:	b1c3      	cbz	r3, 800bc54 <_strtod_l+0x934>
 800bc22:	f7ff fb5b 	bl	800b2dc <sulp>
 800bc26:	4602      	mov	r2, r0
 800bc28:	460b      	mov	r3, r1
 800bc2a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bc2e:	f7f4 fbbd 	bl	80003ac <__adddf3>
 800bc32:	4680      	mov	r8, r0
 800bc34:	4689      	mov	r9, r1
 800bc36:	e7df      	b.n	800bbf8 <_strtod_l+0x8d8>
 800bc38:	4013      	ands	r3, r2
 800bc3a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bc3e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800bc42:	f04f 38ff 	mov.w	r8, #4294967295
 800bc46:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800bc4a:	e7d5      	b.n	800bbf8 <_strtod_l+0x8d8>
 800bc4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc4e:	ea13 0f08 	tst.w	r3, r8
 800bc52:	e7e0      	b.n	800bc16 <_strtod_l+0x8f6>
 800bc54:	f7ff fb42 	bl	800b2dc <sulp>
 800bc58:	4602      	mov	r2, r0
 800bc5a:	460b      	mov	r3, r1
 800bc5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bc60:	f7f4 fba2 	bl	80003a8 <__aeabi_dsub>
 800bc64:	2200      	movs	r2, #0
 800bc66:	2300      	movs	r3, #0
 800bc68:	4680      	mov	r8, r0
 800bc6a:	4689      	mov	r9, r1
 800bc6c:	f7f4 ffbc 	bl	8000be8 <__aeabi_dcmpeq>
 800bc70:	2800      	cmp	r0, #0
 800bc72:	d0c1      	beq.n	800bbf8 <_strtod_l+0x8d8>
 800bc74:	e608      	b.n	800b888 <_strtod_l+0x568>
 800bc76:	4658      	mov	r0, fp
 800bc78:	9904      	ldr	r1, [sp, #16]
 800bc7a:	f002 f923 	bl	800dec4 <__ratio>
 800bc7e:	2200      	movs	r2, #0
 800bc80:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bc84:	4606      	mov	r6, r0
 800bc86:	460f      	mov	r7, r1
 800bc88:	f7f4 ffc2 	bl	8000c10 <__aeabi_dcmple>
 800bc8c:	2800      	cmp	r0, #0
 800bc8e:	d070      	beq.n	800bd72 <_strtod_l+0xa52>
 800bc90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d042      	beq.n	800bd1c <_strtod_l+0x9fc>
 800bc96:	2600      	movs	r6, #0
 800bc98:	4f62      	ldr	r7, [pc, #392]	; (800be24 <_strtod_l+0xb04>)
 800bc9a:	4d62      	ldr	r5, [pc, #392]	; (800be24 <_strtod_l+0xb04>)
 800bc9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800bca2:	0d1b      	lsrs	r3, r3, #20
 800bca4:	051b      	lsls	r3, r3, #20
 800bca6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bca8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bcaa:	4b5f      	ldr	r3, [pc, #380]	; (800be28 <_strtod_l+0xb08>)
 800bcac:	429a      	cmp	r2, r3
 800bcae:	f040 80c3 	bne.w	800be38 <_strtod_l+0xb18>
 800bcb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bcb4:	4640      	mov	r0, r8
 800bcb6:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800bcba:	4649      	mov	r1, r9
 800bcbc:	f002 f82c 	bl	800dd18 <__ulp>
 800bcc0:	4602      	mov	r2, r0
 800bcc2:	460b      	mov	r3, r1
 800bcc4:	4630      	mov	r0, r6
 800bcc6:	4639      	mov	r1, r7
 800bcc8:	f7f4 fd26 	bl	8000718 <__aeabi_dmul>
 800bccc:	4642      	mov	r2, r8
 800bcce:	464b      	mov	r3, r9
 800bcd0:	f7f4 fb6c 	bl	80003ac <__adddf3>
 800bcd4:	460b      	mov	r3, r1
 800bcd6:	4951      	ldr	r1, [pc, #324]	; (800be1c <_strtod_l+0xafc>)
 800bcd8:	4a54      	ldr	r2, [pc, #336]	; (800be2c <_strtod_l+0xb0c>)
 800bcda:	4019      	ands	r1, r3
 800bcdc:	4291      	cmp	r1, r2
 800bcde:	4680      	mov	r8, r0
 800bce0:	d95d      	bls.n	800bd9e <_strtod_l+0xa7e>
 800bce2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bce4:	4b4e      	ldr	r3, [pc, #312]	; (800be20 <_strtod_l+0xb00>)
 800bce6:	429a      	cmp	r2, r3
 800bce8:	d103      	bne.n	800bcf2 <_strtod_l+0x9d2>
 800bcea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bcec:	3301      	adds	r3, #1
 800bcee:	f43f ad56 	beq.w	800b79e <_strtod_l+0x47e>
 800bcf2:	f04f 38ff 	mov.w	r8, #4294967295
 800bcf6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800be20 <_strtod_l+0xb00>
 800bcfa:	4650      	mov	r0, sl
 800bcfc:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bcfe:	f001 fcdb 	bl	800d6b8 <_Bfree>
 800bd02:	4650      	mov	r0, sl
 800bd04:	9906      	ldr	r1, [sp, #24]
 800bd06:	f001 fcd7 	bl	800d6b8 <_Bfree>
 800bd0a:	4650      	mov	r0, sl
 800bd0c:	9904      	ldr	r1, [sp, #16]
 800bd0e:	f001 fcd3 	bl	800d6b8 <_Bfree>
 800bd12:	4659      	mov	r1, fp
 800bd14:	4650      	mov	r0, sl
 800bd16:	f001 fccf 	bl	800d6b8 <_Bfree>
 800bd1a:	e627      	b.n	800b96c <_strtod_l+0x64c>
 800bd1c:	f1b8 0f00 	cmp.w	r8, #0
 800bd20:	d119      	bne.n	800bd56 <_strtod_l+0xa36>
 800bd22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd28:	b9e3      	cbnz	r3, 800bd64 <_strtod_l+0xa44>
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	4630      	mov	r0, r6
 800bd2e:	4639      	mov	r1, r7
 800bd30:	4b3c      	ldr	r3, [pc, #240]	; (800be24 <_strtod_l+0xb04>)
 800bd32:	f7f4 ff63 	bl	8000bfc <__aeabi_dcmplt>
 800bd36:	b9c8      	cbnz	r0, 800bd6c <_strtod_l+0xa4c>
 800bd38:	2200      	movs	r2, #0
 800bd3a:	4630      	mov	r0, r6
 800bd3c:	4639      	mov	r1, r7
 800bd3e:	4b3c      	ldr	r3, [pc, #240]	; (800be30 <_strtod_l+0xb10>)
 800bd40:	f7f4 fcea 	bl	8000718 <__aeabi_dmul>
 800bd44:	4604      	mov	r4, r0
 800bd46:	460d      	mov	r5, r1
 800bd48:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800bd4c:	9416      	str	r4, [sp, #88]	; 0x58
 800bd4e:	9317      	str	r3, [sp, #92]	; 0x5c
 800bd50:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800bd54:	e7a2      	b.n	800bc9c <_strtod_l+0x97c>
 800bd56:	f1b8 0f01 	cmp.w	r8, #1
 800bd5a:	d103      	bne.n	800bd64 <_strtod_l+0xa44>
 800bd5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	f43f ad92 	beq.w	800b888 <_strtod_l+0x568>
 800bd64:	2600      	movs	r6, #0
 800bd66:	2400      	movs	r4, #0
 800bd68:	4f32      	ldr	r7, [pc, #200]	; (800be34 <_strtod_l+0xb14>)
 800bd6a:	e796      	b.n	800bc9a <_strtod_l+0x97a>
 800bd6c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800bd6e:	4d30      	ldr	r5, [pc, #192]	; (800be30 <_strtod_l+0xb10>)
 800bd70:	e7ea      	b.n	800bd48 <_strtod_l+0xa28>
 800bd72:	4b2f      	ldr	r3, [pc, #188]	; (800be30 <_strtod_l+0xb10>)
 800bd74:	2200      	movs	r2, #0
 800bd76:	4630      	mov	r0, r6
 800bd78:	4639      	mov	r1, r7
 800bd7a:	f7f4 fccd 	bl	8000718 <__aeabi_dmul>
 800bd7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd80:	4604      	mov	r4, r0
 800bd82:	460d      	mov	r5, r1
 800bd84:	b933      	cbnz	r3, 800bd94 <_strtod_l+0xa74>
 800bd86:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bd8a:	9010      	str	r0, [sp, #64]	; 0x40
 800bd8c:	9311      	str	r3, [sp, #68]	; 0x44
 800bd8e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800bd92:	e783      	b.n	800bc9c <_strtod_l+0x97c>
 800bd94:	4602      	mov	r2, r0
 800bd96:	460b      	mov	r3, r1
 800bd98:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800bd9c:	e7f7      	b.n	800bd8e <_strtod_l+0xa6e>
 800bd9e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800bda2:	9b05      	ldr	r3, [sp, #20]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d1a8      	bne.n	800bcfa <_strtod_l+0x9da>
 800bda8:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bdac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bdae:	0d1b      	lsrs	r3, r3, #20
 800bdb0:	051b      	lsls	r3, r3, #20
 800bdb2:	429a      	cmp	r2, r3
 800bdb4:	d1a1      	bne.n	800bcfa <_strtod_l+0x9da>
 800bdb6:	4620      	mov	r0, r4
 800bdb8:	4629      	mov	r1, r5
 800bdba:	f7f5 f9bf 	bl	800113c <__aeabi_d2lz>
 800bdbe:	f7f4 fc7d 	bl	80006bc <__aeabi_l2d>
 800bdc2:	4602      	mov	r2, r0
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	4620      	mov	r0, r4
 800bdc8:	4629      	mov	r1, r5
 800bdca:	f7f4 faed 	bl	80003a8 <__aeabi_dsub>
 800bdce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bdd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bdd4:	ea43 0308 	orr.w	r3, r3, r8
 800bdd8:	4313      	orrs	r3, r2
 800bdda:	4604      	mov	r4, r0
 800bddc:	460d      	mov	r5, r1
 800bdde:	d066      	beq.n	800beae <_strtod_l+0xb8e>
 800bde0:	a309      	add	r3, pc, #36	; (adr r3, 800be08 <_strtod_l+0xae8>)
 800bde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde6:	f7f4 ff09 	bl	8000bfc <__aeabi_dcmplt>
 800bdea:	2800      	cmp	r0, #0
 800bdec:	f47f ace2 	bne.w	800b7b4 <_strtod_l+0x494>
 800bdf0:	a307      	add	r3, pc, #28	; (adr r3, 800be10 <_strtod_l+0xaf0>)
 800bdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf6:	4620      	mov	r0, r4
 800bdf8:	4629      	mov	r1, r5
 800bdfa:	f7f4 ff1d 	bl	8000c38 <__aeabi_dcmpgt>
 800bdfe:	2800      	cmp	r0, #0
 800be00:	f43f af7b 	beq.w	800bcfa <_strtod_l+0x9da>
 800be04:	e4d6      	b.n	800b7b4 <_strtod_l+0x494>
 800be06:	bf00      	nop
 800be08:	94a03595 	.word	0x94a03595
 800be0c:	3fdfffff 	.word	0x3fdfffff
 800be10:	35afe535 	.word	0x35afe535
 800be14:	3fe00000 	.word	0x3fe00000
 800be18:	000fffff 	.word	0x000fffff
 800be1c:	7ff00000 	.word	0x7ff00000
 800be20:	7fefffff 	.word	0x7fefffff
 800be24:	3ff00000 	.word	0x3ff00000
 800be28:	7fe00000 	.word	0x7fe00000
 800be2c:	7c9fffff 	.word	0x7c9fffff
 800be30:	3fe00000 	.word	0x3fe00000
 800be34:	bff00000 	.word	0xbff00000
 800be38:	9b05      	ldr	r3, [sp, #20]
 800be3a:	b313      	cbz	r3, 800be82 <_strtod_l+0xb62>
 800be3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800be3e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800be42:	d81e      	bhi.n	800be82 <_strtod_l+0xb62>
 800be44:	a326      	add	r3, pc, #152	; (adr r3, 800bee0 <_strtod_l+0xbc0>)
 800be46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be4a:	4620      	mov	r0, r4
 800be4c:	4629      	mov	r1, r5
 800be4e:	f7f4 fedf 	bl	8000c10 <__aeabi_dcmple>
 800be52:	b190      	cbz	r0, 800be7a <_strtod_l+0xb5a>
 800be54:	4629      	mov	r1, r5
 800be56:	4620      	mov	r0, r4
 800be58:	f7f4 ff36 	bl	8000cc8 <__aeabi_d2uiz>
 800be5c:	2801      	cmp	r0, #1
 800be5e:	bf38      	it	cc
 800be60:	2001      	movcc	r0, #1
 800be62:	f7f4 fbdf 	bl	8000624 <__aeabi_ui2d>
 800be66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be68:	4604      	mov	r4, r0
 800be6a:	460d      	mov	r5, r1
 800be6c:	b9d3      	cbnz	r3, 800bea4 <_strtod_l+0xb84>
 800be6e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800be72:	9012      	str	r0, [sp, #72]	; 0x48
 800be74:	9313      	str	r3, [sp, #76]	; 0x4c
 800be76:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800be7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800be7c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800be80:	1a9f      	subs	r7, r3, r2
 800be82:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800be86:	f001 ff47 	bl	800dd18 <__ulp>
 800be8a:	4602      	mov	r2, r0
 800be8c:	460b      	mov	r3, r1
 800be8e:	4630      	mov	r0, r6
 800be90:	4639      	mov	r1, r7
 800be92:	f7f4 fc41 	bl	8000718 <__aeabi_dmul>
 800be96:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800be9a:	f7f4 fa87 	bl	80003ac <__adddf3>
 800be9e:	4680      	mov	r8, r0
 800bea0:	4689      	mov	r9, r1
 800bea2:	e77e      	b.n	800bda2 <_strtod_l+0xa82>
 800bea4:	4602      	mov	r2, r0
 800bea6:	460b      	mov	r3, r1
 800bea8:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800beac:	e7e3      	b.n	800be76 <_strtod_l+0xb56>
 800beae:	a30e      	add	r3, pc, #56	; (adr r3, 800bee8 <_strtod_l+0xbc8>)
 800beb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb4:	f7f4 fea2 	bl	8000bfc <__aeabi_dcmplt>
 800beb8:	e7a1      	b.n	800bdfe <_strtod_l+0xade>
 800beba:	2300      	movs	r3, #0
 800bebc:	930a      	str	r3, [sp, #40]	; 0x28
 800bebe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bec0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800bec2:	6013      	str	r3, [r2, #0]
 800bec4:	f7ff ba71 	b.w	800b3aa <_strtod_l+0x8a>
 800bec8:	2a65      	cmp	r2, #101	; 0x65
 800beca:	f43f ab63 	beq.w	800b594 <_strtod_l+0x274>
 800bece:	2a45      	cmp	r2, #69	; 0x45
 800bed0:	f43f ab60 	beq.w	800b594 <_strtod_l+0x274>
 800bed4:	2301      	movs	r3, #1
 800bed6:	f7ff bb95 	b.w	800b604 <_strtod_l+0x2e4>
 800beda:	bf00      	nop
 800bedc:	f3af 8000 	nop.w
 800bee0:	ffc00000 	.word	0xffc00000
 800bee4:	41dfffff 	.word	0x41dfffff
 800bee8:	94a03595 	.word	0x94a03595
 800beec:	3fcfffff 	.word	0x3fcfffff

0800bef0 <_strtod_r>:
 800bef0:	4b01      	ldr	r3, [pc, #4]	; (800bef8 <_strtod_r+0x8>)
 800bef2:	f7ff ba15 	b.w	800b320 <_strtod_l>
 800bef6:	bf00      	nop
 800bef8:	2000007c 	.word	0x2000007c

0800befc <_strtol_l.constprop.0>:
 800befc:	2b01      	cmp	r3, #1
 800befe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf02:	4680      	mov	r8, r0
 800bf04:	d001      	beq.n	800bf0a <_strtol_l.constprop.0+0xe>
 800bf06:	2b24      	cmp	r3, #36	; 0x24
 800bf08:	d906      	bls.n	800bf18 <_strtol_l.constprop.0+0x1c>
 800bf0a:	f7fe fb0b 	bl	800a524 <__errno>
 800bf0e:	2316      	movs	r3, #22
 800bf10:	6003      	str	r3, [r0, #0]
 800bf12:	2000      	movs	r0, #0
 800bf14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf18:	460d      	mov	r5, r1
 800bf1a:	4f35      	ldr	r7, [pc, #212]	; (800bff0 <_strtol_l.constprop.0+0xf4>)
 800bf1c:	4628      	mov	r0, r5
 800bf1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf22:	5de6      	ldrb	r6, [r4, r7]
 800bf24:	f016 0608 	ands.w	r6, r6, #8
 800bf28:	d1f8      	bne.n	800bf1c <_strtol_l.constprop.0+0x20>
 800bf2a:	2c2d      	cmp	r4, #45	; 0x2d
 800bf2c:	d12f      	bne.n	800bf8e <_strtol_l.constprop.0+0x92>
 800bf2e:	2601      	movs	r6, #1
 800bf30:	782c      	ldrb	r4, [r5, #0]
 800bf32:	1c85      	adds	r5, r0, #2
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d057      	beq.n	800bfe8 <_strtol_l.constprop.0+0xec>
 800bf38:	2b10      	cmp	r3, #16
 800bf3a:	d109      	bne.n	800bf50 <_strtol_l.constprop.0+0x54>
 800bf3c:	2c30      	cmp	r4, #48	; 0x30
 800bf3e:	d107      	bne.n	800bf50 <_strtol_l.constprop.0+0x54>
 800bf40:	7828      	ldrb	r0, [r5, #0]
 800bf42:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800bf46:	2858      	cmp	r0, #88	; 0x58
 800bf48:	d149      	bne.n	800bfde <_strtol_l.constprop.0+0xe2>
 800bf4a:	2310      	movs	r3, #16
 800bf4c:	786c      	ldrb	r4, [r5, #1]
 800bf4e:	3502      	adds	r5, #2
 800bf50:	2700      	movs	r7, #0
 800bf52:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800bf56:	f10e 3eff 	add.w	lr, lr, #4294967295
 800bf5a:	fbbe f9f3 	udiv	r9, lr, r3
 800bf5e:	4638      	mov	r0, r7
 800bf60:	fb03 ea19 	mls	sl, r3, r9, lr
 800bf64:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800bf68:	f1bc 0f09 	cmp.w	ip, #9
 800bf6c:	d814      	bhi.n	800bf98 <_strtol_l.constprop.0+0x9c>
 800bf6e:	4664      	mov	r4, ip
 800bf70:	42a3      	cmp	r3, r4
 800bf72:	dd22      	ble.n	800bfba <_strtol_l.constprop.0+0xbe>
 800bf74:	2f00      	cmp	r7, #0
 800bf76:	db1d      	blt.n	800bfb4 <_strtol_l.constprop.0+0xb8>
 800bf78:	4581      	cmp	r9, r0
 800bf7a:	d31b      	bcc.n	800bfb4 <_strtol_l.constprop.0+0xb8>
 800bf7c:	d101      	bne.n	800bf82 <_strtol_l.constprop.0+0x86>
 800bf7e:	45a2      	cmp	sl, r4
 800bf80:	db18      	blt.n	800bfb4 <_strtol_l.constprop.0+0xb8>
 800bf82:	2701      	movs	r7, #1
 800bf84:	fb00 4003 	mla	r0, r0, r3, r4
 800bf88:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf8c:	e7ea      	b.n	800bf64 <_strtol_l.constprop.0+0x68>
 800bf8e:	2c2b      	cmp	r4, #43	; 0x2b
 800bf90:	bf04      	itt	eq
 800bf92:	782c      	ldrbeq	r4, [r5, #0]
 800bf94:	1c85      	addeq	r5, r0, #2
 800bf96:	e7cd      	b.n	800bf34 <_strtol_l.constprop.0+0x38>
 800bf98:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800bf9c:	f1bc 0f19 	cmp.w	ip, #25
 800bfa0:	d801      	bhi.n	800bfa6 <_strtol_l.constprop.0+0xaa>
 800bfa2:	3c37      	subs	r4, #55	; 0x37
 800bfa4:	e7e4      	b.n	800bf70 <_strtol_l.constprop.0+0x74>
 800bfa6:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800bfaa:	f1bc 0f19 	cmp.w	ip, #25
 800bfae:	d804      	bhi.n	800bfba <_strtol_l.constprop.0+0xbe>
 800bfb0:	3c57      	subs	r4, #87	; 0x57
 800bfb2:	e7dd      	b.n	800bf70 <_strtol_l.constprop.0+0x74>
 800bfb4:	f04f 37ff 	mov.w	r7, #4294967295
 800bfb8:	e7e6      	b.n	800bf88 <_strtol_l.constprop.0+0x8c>
 800bfba:	2f00      	cmp	r7, #0
 800bfbc:	da07      	bge.n	800bfce <_strtol_l.constprop.0+0xd2>
 800bfbe:	2322      	movs	r3, #34	; 0x22
 800bfc0:	4670      	mov	r0, lr
 800bfc2:	f8c8 3000 	str.w	r3, [r8]
 800bfc6:	2a00      	cmp	r2, #0
 800bfc8:	d0a4      	beq.n	800bf14 <_strtol_l.constprop.0+0x18>
 800bfca:	1e69      	subs	r1, r5, #1
 800bfcc:	e005      	b.n	800bfda <_strtol_l.constprop.0+0xde>
 800bfce:	b106      	cbz	r6, 800bfd2 <_strtol_l.constprop.0+0xd6>
 800bfd0:	4240      	negs	r0, r0
 800bfd2:	2a00      	cmp	r2, #0
 800bfd4:	d09e      	beq.n	800bf14 <_strtol_l.constprop.0+0x18>
 800bfd6:	2f00      	cmp	r7, #0
 800bfd8:	d1f7      	bne.n	800bfca <_strtol_l.constprop.0+0xce>
 800bfda:	6011      	str	r1, [r2, #0]
 800bfdc:	e79a      	b.n	800bf14 <_strtol_l.constprop.0+0x18>
 800bfde:	2430      	movs	r4, #48	; 0x30
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d1b5      	bne.n	800bf50 <_strtol_l.constprop.0+0x54>
 800bfe4:	2308      	movs	r3, #8
 800bfe6:	e7b3      	b.n	800bf50 <_strtol_l.constprop.0+0x54>
 800bfe8:	2c30      	cmp	r4, #48	; 0x30
 800bfea:	d0a9      	beq.n	800bf40 <_strtol_l.constprop.0+0x44>
 800bfec:	230a      	movs	r3, #10
 800bfee:	e7af      	b.n	800bf50 <_strtol_l.constprop.0+0x54>
 800bff0:	08011f81 	.word	0x08011f81

0800bff4 <_strtol_r>:
 800bff4:	f7ff bf82 	b.w	800befc <_strtol_l.constprop.0>

0800bff8 <strtol>:
 800bff8:	4613      	mov	r3, r2
 800bffa:	460a      	mov	r2, r1
 800bffc:	4601      	mov	r1, r0
 800bffe:	4802      	ldr	r0, [pc, #8]	; (800c008 <strtol+0x10>)
 800c000:	6800      	ldr	r0, [r0, #0]
 800c002:	f7ff bf7b 	b.w	800befc <_strtol_l.constprop.0>
 800c006:	bf00      	nop
 800c008:	20000014 	.word	0x20000014

0800c00c <quorem>:
 800c00c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c010:	6903      	ldr	r3, [r0, #16]
 800c012:	690c      	ldr	r4, [r1, #16]
 800c014:	4607      	mov	r7, r0
 800c016:	42a3      	cmp	r3, r4
 800c018:	f2c0 8082 	blt.w	800c120 <quorem+0x114>
 800c01c:	3c01      	subs	r4, #1
 800c01e:	f100 0514 	add.w	r5, r0, #20
 800c022:	f101 0814 	add.w	r8, r1, #20
 800c026:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c02a:	9301      	str	r3, [sp, #4]
 800c02c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c030:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c034:	3301      	adds	r3, #1
 800c036:	429a      	cmp	r2, r3
 800c038:	fbb2 f6f3 	udiv	r6, r2, r3
 800c03c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c040:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c044:	d331      	bcc.n	800c0aa <quorem+0x9e>
 800c046:	f04f 0e00 	mov.w	lr, #0
 800c04a:	4640      	mov	r0, r8
 800c04c:	46ac      	mov	ip, r5
 800c04e:	46f2      	mov	sl, lr
 800c050:	f850 2b04 	ldr.w	r2, [r0], #4
 800c054:	b293      	uxth	r3, r2
 800c056:	fb06 e303 	mla	r3, r6, r3, lr
 800c05a:	0c12      	lsrs	r2, r2, #16
 800c05c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c060:	b29b      	uxth	r3, r3
 800c062:	fb06 e202 	mla	r2, r6, r2, lr
 800c066:	ebaa 0303 	sub.w	r3, sl, r3
 800c06a:	f8dc a000 	ldr.w	sl, [ip]
 800c06e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c072:	fa1f fa8a 	uxth.w	sl, sl
 800c076:	4453      	add	r3, sl
 800c078:	f8dc a000 	ldr.w	sl, [ip]
 800c07c:	b292      	uxth	r2, r2
 800c07e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c082:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c086:	b29b      	uxth	r3, r3
 800c088:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c08c:	4581      	cmp	r9, r0
 800c08e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c092:	f84c 3b04 	str.w	r3, [ip], #4
 800c096:	d2db      	bcs.n	800c050 <quorem+0x44>
 800c098:	f855 300b 	ldr.w	r3, [r5, fp]
 800c09c:	b92b      	cbnz	r3, 800c0aa <quorem+0x9e>
 800c09e:	9b01      	ldr	r3, [sp, #4]
 800c0a0:	3b04      	subs	r3, #4
 800c0a2:	429d      	cmp	r5, r3
 800c0a4:	461a      	mov	r2, r3
 800c0a6:	d32f      	bcc.n	800c108 <quorem+0xfc>
 800c0a8:	613c      	str	r4, [r7, #16]
 800c0aa:	4638      	mov	r0, r7
 800c0ac:	f001 fd8c 	bl	800dbc8 <__mcmp>
 800c0b0:	2800      	cmp	r0, #0
 800c0b2:	db25      	blt.n	800c100 <quorem+0xf4>
 800c0b4:	4628      	mov	r0, r5
 800c0b6:	f04f 0c00 	mov.w	ip, #0
 800c0ba:	3601      	adds	r6, #1
 800c0bc:	f858 1b04 	ldr.w	r1, [r8], #4
 800c0c0:	f8d0 e000 	ldr.w	lr, [r0]
 800c0c4:	b28b      	uxth	r3, r1
 800c0c6:	ebac 0303 	sub.w	r3, ip, r3
 800c0ca:	fa1f f28e 	uxth.w	r2, lr
 800c0ce:	4413      	add	r3, r2
 800c0d0:	0c0a      	lsrs	r2, r1, #16
 800c0d2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c0d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c0da:	b29b      	uxth	r3, r3
 800c0dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c0e0:	45c1      	cmp	r9, r8
 800c0e2:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c0e6:	f840 3b04 	str.w	r3, [r0], #4
 800c0ea:	d2e7      	bcs.n	800c0bc <quorem+0xb0>
 800c0ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c0f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c0f4:	b922      	cbnz	r2, 800c100 <quorem+0xf4>
 800c0f6:	3b04      	subs	r3, #4
 800c0f8:	429d      	cmp	r5, r3
 800c0fa:	461a      	mov	r2, r3
 800c0fc:	d30a      	bcc.n	800c114 <quorem+0x108>
 800c0fe:	613c      	str	r4, [r7, #16]
 800c100:	4630      	mov	r0, r6
 800c102:	b003      	add	sp, #12
 800c104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c108:	6812      	ldr	r2, [r2, #0]
 800c10a:	3b04      	subs	r3, #4
 800c10c:	2a00      	cmp	r2, #0
 800c10e:	d1cb      	bne.n	800c0a8 <quorem+0x9c>
 800c110:	3c01      	subs	r4, #1
 800c112:	e7c6      	b.n	800c0a2 <quorem+0x96>
 800c114:	6812      	ldr	r2, [r2, #0]
 800c116:	3b04      	subs	r3, #4
 800c118:	2a00      	cmp	r2, #0
 800c11a:	d1f0      	bne.n	800c0fe <quorem+0xf2>
 800c11c:	3c01      	subs	r4, #1
 800c11e:	e7eb      	b.n	800c0f8 <quorem+0xec>
 800c120:	2000      	movs	r0, #0
 800c122:	e7ee      	b.n	800c102 <quorem+0xf6>
 800c124:	0000      	movs	r0, r0
	...

0800c128 <_dtoa_r>:
 800c128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c12c:	4616      	mov	r6, r2
 800c12e:	461f      	mov	r7, r3
 800c130:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800c132:	b099      	sub	sp, #100	; 0x64
 800c134:	4605      	mov	r5, r0
 800c136:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800c13a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800c13e:	b974      	cbnz	r4, 800c15e <_dtoa_r+0x36>
 800c140:	2010      	movs	r0, #16
 800c142:	f001 fa43 	bl	800d5cc <malloc>
 800c146:	4602      	mov	r2, r0
 800c148:	6268      	str	r0, [r5, #36]	; 0x24
 800c14a:	b920      	cbnz	r0, 800c156 <_dtoa_r+0x2e>
 800c14c:	21ea      	movs	r1, #234	; 0xea
 800c14e:	4ba8      	ldr	r3, [pc, #672]	; (800c3f0 <_dtoa_r+0x2c8>)
 800c150:	48a8      	ldr	r0, [pc, #672]	; (800c3f4 <_dtoa_r+0x2cc>)
 800c152:	f002 fc1b 	bl	800e98c <__assert_func>
 800c156:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c15a:	6004      	str	r4, [r0, #0]
 800c15c:	60c4      	str	r4, [r0, #12]
 800c15e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c160:	6819      	ldr	r1, [r3, #0]
 800c162:	b151      	cbz	r1, 800c17a <_dtoa_r+0x52>
 800c164:	685a      	ldr	r2, [r3, #4]
 800c166:	2301      	movs	r3, #1
 800c168:	4093      	lsls	r3, r2
 800c16a:	604a      	str	r2, [r1, #4]
 800c16c:	608b      	str	r3, [r1, #8]
 800c16e:	4628      	mov	r0, r5
 800c170:	f001 faa2 	bl	800d6b8 <_Bfree>
 800c174:	2200      	movs	r2, #0
 800c176:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c178:	601a      	str	r2, [r3, #0]
 800c17a:	1e3b      	subs	r3, r7, #0
 800c17c:	bfaf      	iteee	ge
 800c17e:	2300      	movge	r3, #0
 800c180:	2201      	movlt	r2, #1
 800c182:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c186:	9305      	strlt	r3, [sp, #20]
 800c188:	bfa8      	it	ge
 800c18a:	f8c8 3000 	strge.w	r3, [r8]
 800c18e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800c192:	4b99      	ldr	r3, [pc, #612]	; (800c3f8 <_dtoa_r+0x2d0>)
 800c194:	bfb8      	it	lt
 800c196:	f8c8 2000 	strlt.w	r2, [r8]
 800c19a:	ea33 0309 	bics.w	r3, r3, r9
 800c19e:	d119      	bne.n	800c1d4 <_dtoa_r+0xac>
 800c1a0:	f242 730f 	movw	r3, #9999	; 0x270f
 800c1a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c1a6:	6013      	str	r3, [r2, #0]
 800c1a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c1ac:	4333      	orrs	r3, r6
 800c1ae:	f000 857f 	beq.w	800ccb0 <_dtoa_r+0xb88>
 800c1b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c1b4:	b953      	cbnz	r3, 800c1cc <_dtoa_r+0xa4>
 800c1b6:	4b91      	ldr	r3, [pc, #580]	; (800c3fc <_dtoa_r+0x2d4>)
 800c1b8:	e022      	b.n	800c200 <_dtoa_r+0xd8>
 800c1ba:	4b91      	ldr	r3, [pc, #580]	; (800c400 <_dtoa_r+0x2d8>)
 800c1bc:	9303      	str	r3, [sp, #12]
 800c1be:	3308      	adds	r3, #8
 800c1c0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c1c2:	6013      	str	r3, [r2, #0]
 800c1c4:	9803      	ldr	r0, [sp, #12]
 800c1c6:	b019      	add	sp, #100	; 0x64
 800c1c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1cc:	4b8b      	ldr	r3, [pc, #556]	; (800c3fc <_dtoa_r+0x2d4>)
 800c1ce:	9303      	str	r3, [sp, #12]
 800c1d0:	3303      	adds	r3, #3
 800c1d2:	e7f5      	b.n	800c1c0 <_dtoa_r+0x98>
 800c1d4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c1d8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800c1dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	f7f4 fd00 	bl	8000be8 <__aeabi_dcmpeq>
 800c1e8:	4680      	mov	r8, r0
 800c1ea:	b158      	cbz	r0, 800c204 <_dtoa_r+0xdc>
 800c1ec:	2301      	movs	r3, #1
 800c1ee:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c1f0:	6013      	str	r3, [r2, #0]
 800c1f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	f000 8558 	beq.w	800ccaa <_dtoa_r+0xb82>
 800c1fa:	4882      	ldr	r0, [pc, #520]	; (800c404 <_dtoa_r+0x2dc>)
 800c1fc:	6018      	str	r0, [r3, #0]
 800c1fe:	1e43      	subs	r3, r0, #1
 800c200:	9303      	str	r3, [sp, #12]
 800c202:	e7df      	b.n	800c1c4 <_dtoa_r+0x9c>
 800c204:	ab16      	add	r3, sp, #88	; 0x58
 800c206:	9301      	str	r3, [sp, #4]
 800c208:	ab17      	add	r3, sp, #92	; 0x5c
 800c20a:	9300      	str	r3, [sp, #0]
 800c20c:	4628      	mov	r0, r5
 800c20e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800c212:	f001 fdfb 	bl	800de0c <__d2b>
 800c216:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800c21a:	4683      	mov	fp, r0
 800c21c:	2c00      	cmp	r4, #0
 800c21e:	d07f      	beq.n	800c320 <_dtoa_r+0x1f8>
 800c220:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c224:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c226:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800c22a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c22e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800c232:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c236:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800c23a:	2200      	movs	r2, #0
 800c23c:	4b72      	ldr	r3, [pc, #456]	; (800c408 <_dtoa_r+0x2e0>)
 800c23e:	f7f4 f8b3 	bl	80003a8 <__aeabi_dsub>
 800c242:	a365      	add	r3, pc, #404	; (adr r3, 800c3d8 <_dtoa_r+0x2b0>)
 800c244:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c248:	f7f4 fa66 	bl	8000718 <__aeabi_dmul>
 800c24c:	a364      	add	r3, pc, #400	; (adr r3, 800c3e0 <_dtoa_r+0x2b8>)
 800c24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c252:	f7f4 f8ab 	bl	80003ac <__adddf3>
 800c256:	4606      	mov	r6, r0
 800c258:	4620      	mov	r0, r4
 800c25a:	460f      	mov	r7, r1
 800c25c:	f7f4 f9f2 	bl	8000644 <__aeabi_i2d>
 800c260:	a361      	add	r3, pc, #388	; (adr r3, 800c3e8 <_dtoa_r+0x2c0>)
 800c262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c266:	f7f4 fa57 	bl	8000718 <__aeabi_dmul>
 800c26a:	4602      	mov	r2, r0
 800c26c:	460b      	mov	r3, r1
 800c26e:	4630      	mov	r0, r6
 800c270:	4639      	mov	r1, r7
 800c272:	f7f4 f89b 	bl	80003ac <__adddf3>
 800c276:	4606      	mov	r6, r0
 800c278:	460f      	mov	r7, r1
 800c27a:	f7f4 fcfd 	bl	8000c78 <__aeabi_d2iz>
 800c27e:	2200      	movs	r2, #0
 800c280:	4682      	mov	sl, r0
 800c282:	2300      	movs	r3, #0
 800c284:	4630      	mov	r0, r6
 800c286:	4639      	mov	r1, r7
 800c288:	f7f4 fcb8 	bl	8000bfc <__aeabi_dcmplt>
 800c28c:	b148      	cbz	r0, 800c2a2 <_dtoa_r+0x17a>
 800c28e:	4650      	mov	r0, sl
 800c290:	f7f4 f9d8 	bl	8000644 <__aeabi_i2d>
 800c294:	4632      	mov	r2, r6
 800c296:	463b      	mov	r3, r7
 800c298:	f7f4 fca6 	bl	8000be8 <__aeabi_dcmpeq>
 800c29c:	b908      	cbnz	r0, 800c2a2 <_dtoa_r+0x17a>
 800c29e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c2a2:	f1ba 0f16 	cmp.w	sl, #22
 800c2a6:	d858      	bhi.n	800c35a <_dtoa_r+0x232>
 800c2a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c2ac:	4b57      	ldr	r3, [pc, #348]	; (800c40c <_dtoa_r+0x2e4>)
 800c2ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b6:	f7f4 fca1 	bl	8000bfc <__aeabi_dcmplt>
 800c2ba:	2800      	cmp	r0, #0
 800c2bc:	d04f      	beq.n	800c35e <_dtoa_r+0x236>
 800c2be:	2300      	movs	r3, #0
 800c2c0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c2c4:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2c6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c2c8:	1b1c      	subs	r4, r3, r4
 800c2ca:	1e63      	subs	r3, r4, #1
 800c2cc:	9309      	str	r3, [sp, #36]	; 0x24
 800c2ce:	bf49      	itett	mi
 800c2d0:	f1c4 0301 	rsbmi	r3, r4, #1
 800c2d4:	2300      	movpl	r3, #0
 800c2d6:	9306      	strmi	r3, [sp, #24]
 800c2d8:	2300      	movmi	r3, #0
 800c2da:	bf54      	ite	pl
 800c2dc:	9306      	strpl	r3, [sp, #24]
 800c2de:	9309      	strmi	r3, [sp, #36]	; 0x24
 800c2e0:	f1ba 0f00 	cmp.w	sl, #0
 800c2e4:	db3d      	blt.n	800c362 <_dtoa_r+0x23a>
 800c2e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2e8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800c2ec:	4453      	add	r3, sl
 800c2ee:	9309      	str	r3, [sp, #36]	; 0x24
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	930a      	str	r3, [sp, #40]	; 0x28
 800c2f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c2f6:	2b09      	cmp	r3, #9
 800c2f8:	f200 808c 	bhi.w	800c414 <_dtoa_r+0x2ec>
 800c2fc:	2b05      	cmp	r3, #5
 800c2fe:	bfc4      	itt	gt
 800c300:	3b04      	subgt	r3, #4
 800c302:	9322      	strgt	r3, [sp, #136]	; 0x88
 800c304:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c306:	bfc8      	it	gt
 800c308:	2400      	movgt	r4, #0
 800c30a:	f1a3 0302 	sub.w	r3, r3, #2
 800c30e:	bfd8      	it	le
 800c310:	2401      	movle	r4, #1
 800c312:	2b03      	cmp	r3, #3
 800c314:	f200 808a 	bhi.w	800c42c <_dtoa_r+0x304>
 800c318:	e8df f003 	tbb	[pc, r3]
 800c31c:	5b4d4f2d 	.word	0x5b4d4f2d
 800c320:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800c324:	441c      	add	r4, r3
 800c326:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800c32a:	2b20      	cmp	r3, #32
 800c32c:	bfc3      	ittte	gt
 800c32e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c332:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800c336:	fa09 f303 	lslgt.w	r3, r9, r3
 800c33a:	f1c3 0320 	rsble	r3, r3, #32
 800c33e:	bfc6      	itte	gt
 800c340:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c344:	4318      	orrgt	r0, r3
 800c346:	fa06 f003 	lslle.w	r0, r6, r3
 800c34a:	f7f4 f96b 	bl	8000624 <__aeabi_ui2d>
 800c34e:	2301      	movs	r3, #1
 800c350:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800c354:	3c01      	subs	r4, #1
 800c356:	9313      	str	r3, [sp, #76]	; 0x4c
 800c358:	e76f      	b.n	800c23a <_dtoa_r+0x112>
 800c35a:	2301      	movs	r3, #1
 800c35c:	e7b2      	b.n	800c2c4 <_dtoa_r+0x19c>
 800c35e:	900f      	str	r0, [sp, #60]	; 0x3c
 800c360:	e7b1      	b.n	800c2c6 <_dtoa_r+0x19e>
 800c362:	9b06      	ldr	r3, [sp, #24]
 800c364:	eba3 030a 	sub.w	r3, r3, sl
 800c368:	9306      	str	r3, [sp, #24]
 800c36a:	f1ca 0300 	rsb	r3, sl, #0
 800c36e:	930a      	str	r3, [sp, #40]	; 0x28
 800c370:	2300      	movs	r3, #0
 800c372:	930e      	str	r3, [sp, #56]	; 0x38
 800c374:	e7be      	b.n	800c2f4 <_dtoa_r+0x1cc>
 800c376:	2300      	movs	r3, #0
 800c378:	930b      	str	r3, [sp, #44]	; 0x2c
 800c37a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	dc58      	bgt.n	800c432 <_dtoa_r+0x30a>
 800c380:	f04f 0901 	mov.w	r9, #1
 800c384:	464b      	mov	r3, r9
 800c386:	f8cd 9020 	str.w	r9, [sp, #32]
 800c38a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800c38e:	2200      	movs	r2, #0
 800c390:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800c392:	6042      	str	r2, [r0, #4]
 800c394:	2204      	movs	r2, #4
 800c396:	f102 0614 	add.w	r6, r2, #20
 800c39a:	429e      	cmp	r6, r3
 800c39c:	6841      	ldr	r1, [r0, #4]
 800c39e:	d94e      	bls.n	800c43e <_dtoa_r+0x316>
 800c3a0:	4628      	mov	r0, r5
 800c3a2:	f001 f949 	bl	800d638 <_Balloc>
 800c3a6:	9003      	str	r0, [sp, #12]
 800c3a8:	2800      	cmp	r0, #0
 800c3aa:	d14c      	bne.n	800c446 <_dtoa_r+0x31e>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c3b2:	4b17      	ldr	r3, [pc, #92]	; (800c410 <_dtoa_r+0x2e8>)
 800c3b4:	e6cc      	b.n	800c150 <_dtoa_r+0x28>
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	e7de      	b.n	800c378 <_dtoa_r+0x250>
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3be:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c3c0:	eb0a 0903 	add.w	r9, sl, r3
 800c3c4:	f109 0301 	add.w	r3, r9, #1
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	9308      	str	r3, [sp, #32]
 800c3cc:	bfb8      	it	lt
 800c3ce:	2301      	movlt	r3, #1
 800c3d0:	e7dd      	b.n	800c38e <_dtoa_r+0x266>
 800c3d2:	2301      	movs	r3, #1
 800c3d4:	e7f2      	b.n	800c3bc <_dtoa_r+0x294>
 800c3d6:	bf00      	nop
 800c3d8:	636f4361 	.word	0x636f4361
 800c3dc:	3fd287a7 	.word	0x3fd287a7
 800c3e0:	8b60c8b3 	.word	0x8b60c8b3
 800c3e4:	3fc68a28 	.word	0x3fc68a28
 800c3e8:	509f79fb 	.word	0x509f79fb
 800c3ec:	3fd34413 	.word	0x3fd34413
 800c3f0:	0801208e 	.word	0x0801208e
 800c3f4:	080120a5 	.word	0x080120a5
 800c3f8:	7ff00000 	.word	0x7ff00000
 800c3fc:	0801208a 	.word	0x0801208a
 800c400:	08012081 	.word	0x08012081
 800c404:	08011f01 	.word	0x08011f01
 800c408:	3ff80000 	.word	0x3ff80000
 800c40c:	08012278 	.word	0x08012278
 800c410:	08012100 	.word	0x08012100
 800c414:	2401      	movs	r4, #1
 800c416:	2300      	movs	r3, #0
 800c418:	940b      	str	r4, [sp, #44]	; 0x2c
 800c41a:	9322      	str	r3, [sp, #136]	; 0x88
 800c41c:	f04f 39ff 	mov.w	r9, #4294967295
 800c420:	2200      	movs	r2, #0
 800c422:	2312      	movs	r3, #18
 800c424:	f8cd 9020 	str.w	r9, [sp, #32]
 800c428:	9223      	str	r2, [sp, #140]	; 0x8c
 800c42a:	e7b0      	b.n	800c38e <_dtoa_r+0x266>
 800c42c:	2301      	movs	r3, #1
 800c42e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c430:	e7f4      	b.n	800c41c <_dtoa_r+0x2f4>
 800c432:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800c436:	464b      	mov	r3, r9
 800c438:	f8cd 9020 	str.w	r9, [sp, #32]
 800c43c:	e7a7      	b.n	800c38e <_dtoa_r+0x266>
 800c43e:	3101      	adds	r1, #1
 800c440:	6041      	str	r1, [r0, #4]
 800c442:	0052      	lsls	r2, r2, #1
 800c444:	e7a7      	b.n	800c396 <_dtoa_r+0x26e>
 800c446:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c448:	9a03      	ldr	r2, [sp, #12]
 800c44a:	601a      	str	r2, [r3, #0]
 800c44c:	9b08      	ldr	r3, [sp, #32]
 800c44e:	2b0e      	cmp	r3, #14
 800c450:	f200 80a8 	bhi.w	800c5a4 <_dtoa_r+0x47c>
 800c454:	2c00      	cmp	r4, #0
 800c456:	f000 80a5 	beq.w	800c5a4 <_dtoa_r+0x47c>
 800c45a:	f1ba 0f00 	cmp.w	sl, #0
 800c45e:	dd34      	ble.n	800c4ca <_dtoa_r+0x3a2>
 800c460:	4a9a      	ldr	r2, [pc, #616]	; (800c6cc <_dtoa_r+0x5a4>)
 800c462:	f00a 030f 	and.w	r3, sl, #15
 800c466:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c46a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800c46e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c472:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c476:	ea4f 142a 	mov.w	r4, sl, asr #4
 800c47a:	d016      	beq.n	800c4aa <_dtoa_r+0x382>
 800c47c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c480:	4b93      	ldr	r3, [pc, #588]	; (800c6d0 <_dtoa_r+0x5a8>)
 800c482:	2703      	movs	r7, #3
 800c484:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c488:	f7f4 fa70 	bl	800096c <__aeabi_ddiv>
 800c48c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c490:	f004 040f 	and.w	r4, r4, #15
 800c494:	4e8e      	ldr	r6, [pc, #568]	; (800c6d0 <_dtoa_r+0x5a8>)
 800c496:	b954      	cbnz	r4, 800c4ae <_dtoa_r+0x386>
 800c498:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c49c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c4a0:	f7f4 fa64 	bl	800096c <__aeabi_ddiv>
 800c4a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4a8:	e029      	b.n	800c4fe <_dtoa_r+0x3d6>
 800c4aa:	2702      	movs	r7, #2
 800c4ac:	e7f2      	b.n	800c494 <_dtoa_r+0x36c>
 800c4ae:	07e1      	lsls	r1, r4, #31
 800c4b0:	d508      	bpl.n	800c4c4 <_dtoa_r+0x39c>
 800c4b2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c4b6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c4ba:	f7f4 f92d 	bl	8000718 <__aeabi_dmul>
 800c4be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c4c2:	3701      	adds	r7, #1
 800c4c4:	1064      	asrs	r4, r4, #1
 800c4c6:	3608      	adds	r6, #8
 800c4c8:	e7e5      	b.n	800c496 <_dtoa_r+0x36e>
 800c4ca:	f000 80a5 	beq.w	800c618 <_dtoa_r+0x4f0>
 800c4ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c4d2:	f1ca 0400 	rsb	r4, sl, #0
 800c4d6:	4b7d      	ldr	r3, [pc, #500]	; (800c6cc <_dtoa_r+0x5a4>)
 800c4d8:	f004 020f 	and.w	r2, r4, #15
 800c4dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c4e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e4:	f7f4 f918 	bl	8000718 <__aeabi_dmul>
 800c4e8:	2702      	movs	r7, #2
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c4f0:	4e77      	ldr	r6, [pc, #476]	; (800c6d0 <_dtoa_r+0x5a8>)
 800c4f2:	1124      	asrs	r4, r4, #4
 800c4f4:	2c00      	cmp	r4, #0
 800c4f6:	f040 8084 	bne.w	800c602 <_dtoa_r+0x4da>
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d1d2      	bne.n	800c4a4 <_dtoa_r+0x37c>
 800c4fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c500:	2b00      	cmp	r3, #0
 800c502:	f000 808b 	beq.w	800c61c <_dtoa_r+0x4f4>
 800c506:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800c50a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c50e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c512:	2200      	movs	r2, #0
 800c514:	4b6f      	ldr	r3, [pc, #444]	; (800c6d4 <_dtoa_r+0x5ac>)
 800c516:	f7f4 fb71 	bl	8000bfc <__aeabi_dcmplt>
 800c51a:	2800      	cmp	r0, #0
 800c51c:	d07e      	beq.n	800c61c <_dtoa_r+0x4f4>
 800c51e:	9b08      	ldr	r3, [sp, #32]
 800c520:	2b00      	cmp	r3, #0
 800c522:	d07b      	beq.n	800c61c <_dtoa_r+0x4f4>
 800c524:	f1b9 0f00 	cmp.w	r9, #0
 800c528:	dd38      	ble.n	800c59c <_dtoa_r+0x474>
 800c52a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c52e:	2200      	movs	r2, #0
 800c530:	4b69      	ldr	r3, [pc, #420]	; (800c6d8 <_dtoa_r+0x5b0>)
 800c532:	f7f4 f8f1 	bl	8000718 <__aeabi_dmul>
 800c536:	464c      	mov	r4, r9
 800c538:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c53c:	f10a 38ff 	add.w	r8, sl, #4294967295
 800c540:	3701      	adds	r7, #1
 800c542:	4638      	mov	r0, r7
 800c544:	f7f4 f87e 	bl	8000644 <__aeabi_i2d>
 800c548:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c54c:	f7f4 f8e4 	bl	8000718 <__aeabi_dmul>
 800c550:	2200      	movs	r2, #0
 800c552:	4b62      	ldr	r3, [pc, #392]	; (800c6dc <_dtoa_r+0x5b4>)
 800c554:	f7f3 ff2a 	bl	80003ac <__adddf3>
 800c558:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c55c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c560:	9611      	str	r6, [sp, #68]	; 0x44
 800c562:	2c00      	cmp	r4, #0
 800c564:	d15d      	bne.n	800c622 <_dtoa_r+0x4fa>
 800c566:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c56a:	2200      	movs	r2, #0
 800c56c:	4b5c      	ldr	r3, [pc, #368]	; (800c6e0 <_dtoa_r+0x5b8>)
 800c56e:	f7f3 ff1b 	bl	80003a8 <__aeabi_dsub>
 800c572:	4602      	mov	r2, r0
 800c574:	460b      	mov	r3, r1
 800c576:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c57a:	4633      	mov	r3, r6
 800c57c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c57e:	f7f4 fb5b 	bl	8000c38 <__aeabi_dcmpgt>
 800c582:	2800      	cmp	r0, #0
 800c584:	f040 829c 	bne.w	800cac0 <_dtoa_r+0x998>
 800c588:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c58c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c58e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c592:	f7f4 fb33 	bl	8000bfc <__aeabi_dcmplt>
 800c596:	2800      	cmp	r0, #0
 800c598:	f040 8290 	bne.w	800cabc <_dtoa_r+0x994>
 800c59c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800c5a0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c5a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	f2c0 8152 	blt.w	800c850 <_dtoa_r+0x728>
 800c5ac:	f1ba 0f0e 	cmp.w	sl, #14
 800c5b0:	f300 814e 	bgt.w	800c850 <_dtoa_r+0x728>
 800c5b4:	4b45      	ldr	r3, [pc, #276]	; (800c6cc <_dtoa_r+0x5a4>)
 800c5b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c5ba:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c5be:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800c5c2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	f280 80db 	bge.w	800c780 <_dtoa_r+0x658>
 800c5ca:	9b08      	ldr	r3, [sp, #32]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	f300 80d7 	bgt.w	800c780 <_dtoa_r+0x658>
 800c5d2:	f040 8272 	bne.w	800caba <_dtoa_r+0x992>
 800c5d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c5da:	2200      	movs	r2, #0
 800c5dc:	4b40      	ldr	r3, [pc, #256]	; (800c6e0 <_dtoa_r+0x5b8>)
 800c5de:	f7f4 f89b 	bl	8000718 <__aeabi_dmul>
 800c5e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c5e6:	f7f4 fb1d 	bl	8000c24 <__aeabi_dcmpge>
 800c5ea:	9c08      	ldr	r4, [sp, #32]
 800c5ec:	4626      	mov	r6, r4
 800c5ee:	2800      	cmp	r0, #0
 800c5f0:	f040 8248 	bne.w	800ca84 <_dtoa_r+0x95c>
 800c5f4:	2331      	movs	r3, #49	; 0x31
 800c5f6:	9f03      	ldr	r7, [sp, #12]
 800c5f8:	f10a 0a01 	add.w	sl, sl, #1
 800c5fc:	f807 3b01 	strb.w	r3, [r7], #1
 800c600:	e244      	b.n	800ca8c <_dtoa_r+0x964>
 800c602:	07e2      	lsls	r2, r4, #31
 800c604:	d505      	bpl.n	800c612 <_dtoa_r+0x4ea>
 800c606:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c60a:	f7f4 f885 	bl	8000718 <__aeabi_dmul>
 800c60e:	2301      	movs	r3, #1
 800c610:	3701      	adds	r7, #1
 800c612:	1064      	asrs	r4, r4, #1
 800c614:	3608      	adds	r6, #8
 800c616:	e76d      	b.n	800c4f4 <_dtoa_r+0x3cc>
 800c618:	2702      	movs	r7, #2
 800c61a:	e770      	b.n	800c4fe <_dtoa_r+0x3d6>
 800c61c:	46d0      	mov	r8, sl
 800c61e:	9c08      	ldr	r4, [sp, #32]
 800c620:	e78f      	b.n	800c542 <_dtoa_r+0x41a>
 800c622:	9903      	ldr	r1, [sp, #12]
 800c624:	4b29      	ldr	r3, [pc, #164]	; (800c6cc <_dtoa_r+0x5a4>)
 800c626:	4421      	add	r1, r4
 800c628:	9112      	str	r1, [sp, #72]	; 0x48
 800c62a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c62c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c630:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c634:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c638:	2900      	cmp	r1, #0
 800c63a:	d055      	beq.n	800c6e8 <_dtoa_r+0x5c0>
 800c63c:	2000      	movs	r0, #0
 800c63e:	4929      	ldr	r1, [pc, #164]	; (800c6e4 <_dtoa_r+0x5bc>)
 800c640:	f7f4 f994 	bl	800096c <__aeabi_ddiv>
 800c644:	463b      	mov	r3, r7
 800c646:	4632      	mov	r2, r6
 800c648:	f7f3 feae 	bl	80003a8 <__aeabi_dsub>
 800c64c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c650:	9f03      	ldr	r7, [sp, #12]
 800c652:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c656:	f7f4 fb0f 	bl	8000c78 <__aeabi_d2iz>
 800c65a:	4604      	mov	r4, r0
 800c65c:	f7f3 fff2 	bl	8000644 <__aeabi_i2d>
 800c660:	4602      	mov	r2, r0
 800c662:	460b      	mov	r3, r1
 800c664:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c668:	f7f3 fe9e 	bl	80003a8 <__aeabi_dsub>
 800c66c:	4602      	mov	r2, r0
 800c66e:	460b      	mov	r3, r1
 800c670:	3430      	adds	r4, #48	; 0x30
 800c672:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c676:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c67a:	f807 4b01 	strb.w	r4, [r7], #1
 800c67e:	f7f4 fabd 	bl	8000bfc <__aeabi_dcmplt>
 800c682:	2800      	cmp	r0, #0
 800c684:	d174      	bne.n	800c770 <_dtoa_r+0x648>
 800c686:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c68a:	2000      	movs	r0, #0
 800c68c:	4911      	ldr	r1, [pc, #68]	; (800c6d4 <_dtoa_r+0x5ac>)
 800c68e:	f7f3 fe8b 	bl	80003a8 <__aeabi_dsub>
 800c692:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c696:	f7f4 fab1 	bl	8000bfc <__aeabi_dcmplt>
 800c69a:	2800      	cmp	r0, #0
 800c69c:	f040 80b7 	bne.w	800c80e <_dtoa_r+0x6e6>
 800c6a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c6a2:	429f      	cmp	r7, r3
 800c6a4:	f43f af7a 	beq.w	800c59c <_dtoa_r+0x474>
 800c6a8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c6ac:	2200      	movs	r2, #0
 800c6ae:	4b0a      	ldr	r3, [pc, #40]	; (800c6d8 <_dtoa_r+0x5b0>)
 800c6b0:	f7f4 f832 	bl	8000718 <__aeabi_dmul>
 800c6b4:	2200      	movs	r2, #0
 800c6b6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c6ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6be:	4b06      	ldr	r3, [pc, #24]	; (800c6d8 <_dtoa_r+0x5b0>)
 800c6c0:	f7f4 f82a 	bl	8000718 <__aeabi_dmul>
 800c6c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c6c8:	e7c3      	b.n	800c652 <_dtoa_r+0x52a>
 800c6ca:	bf00      	nop
 800c6cc:	08012278 	.word	0x08012278
 800c6d0:	08012250 	.word	0x08012250
 800c6d4:	3ff00000 	.word	0x3ff00000
 800c6d8:	40240000 	.word	0x40240000
 800c6dc:	401c0000 	.word	0x401c0000
 800c6e0:	40140000 	.word	0x40140000
 800c6e4:	3fe00000 	.word	0x3fe00000
 800c6e8:	4630      	mov	r0, r6
 800c6ea:	4639      	mov	r1, r7
 800c6ec:	f7f4 f814 	bl	8000718 <__aeabi_dmul>
 800c6f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c6f2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c6f6:	9c03      	ldr	r4, [sp, #12]
 800c6f8:	9314      	str	r3, [sp, #80]	; 0x50
 800c6fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c6fe:	f7f4 fabb 	bl	8000c78 <__aeabi_d2iz>
 800c702:	9015      	str	r0, [sp, #84]	; 0x54
 800c704:	f7f3 ff9e 	bl	8000644 <__aeabi_i2d>
 800c708:	4602      	mov	r2, r0
 800c70a:	460b      	mov	r3, r1
 800c70c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c710:	f7f3 fe4a 	bl	80003a8 <__aeabi_dsub>
 800c714:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c716:	4606      	mov	r6, r0
 800c718:	3330      	adds	r3, #48	; 0x30
 800c71a:	f804 3b01 	strb.w	r3, [r4], #1
 800c71e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c720:	460f      	mov	r7, r1
 800c722:	429c      	cmp	r4, r3
 800c724:	f04f 0200 	mov.w	r2, #0
 800c728:	d124      	bne.n	800c774 <_dtoa_r+0x64c>
 800c72a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c72e:	4bb0      	ldr	r3, [pc, #704]	; (800c9f0 <_dtoa_r+0x8c8>)
 800c730:	f7f3 fe3c 	bl	80003ac <__adddf3>
 800c734:	4602      	mov	r2, r0
 800c736:	460b      	mov	r3, r1
 800c738:	4630      	mov	r0, r6
 800c73a:	4639      	mov	r1, r7
 800c73c:	f7f4 fa7c 	bl	8000c38 <__aeabi_dcmpgt>
 800c740:	2800      	cmp	r0, #0
 800c742:	d163      	bne.n	800c80c <_dtoa_r+0x6e4>
 800c744:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c748:	2000      	movs	r0, #0
 800c74a:	49a9      	ldr	r1, [pc, #676]	; (800c9f0 <_dtoa_r+0x8c8>)
 800c74c:	f7f3 fe2c 	bl	80003a8 <__aeabi_dsub>
 800c750:	4602      	mov	r2, r0
 800c752:	460b      	mov	r3, r1
 800c754:	4630      	mov	r0, r6
 800c756:	4639      	mov	r1, r7
 800c758:	f7f4 fa50 	bl	8000bfc <__aeabi_dcmplt>
 800c75c:	2800      	cmp	r0, #0
 800c75e:	f43f af1d 	beq.w	800c59c <_dtoa_r+0x474>
 800c762:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800c764:	1e7b      	subs	r3, r7, #1
 800c766:	9314      	str	r3, [sp, #80]	; 0x50
 800c768:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800c76c:	2b30      	cmp	r3, #48	; 0x30
 800c76e:	d0f8      	beq.n	800c762 <_dtoa_r+0x63a>
 800c770:	46c2      	mov	sl, r8
 800c772:	e03b      	b.n	800c7ec <_dtoa_r+0x6c4>
 800c774:	4b9f      	ldr	r3, [pc, #636]	; (800c9f4 <_dtoa_r+0x8cc>)
 800c776:	f7f3 ffcf 	bl	8000718 <__aeabi_dmul>
 800c77a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c77e:	e7bc      	b.n	800c6fa <_dtoa_r+0x5d2>
 800c780:	9f03      	ldr	r7, [sp, #12]
 800c782:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800c786:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c78a:	4640      	mov	r0, r8
 800c78c:	4649      	mov	r1, r9
 800c78e:	f7f4 f8ed 	bl	800096c <__aeabi_ddiv>
 800c792:	f7f4 fa71 	bl	8000c78 <__aeabi_d2iz>
 800c796:	4604      	mov	r4, r0
 800c798:	f7f3 ff54 	bl	8000644 <__aeabi_i2d>
 800c79c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7a0:	f7f3 ffba 	bl	8000718 <__aeabi_dmul>
 800c7a4:	4602      	mov	r2, r0
 800c7a6:	460b      	mov	r3, r1
 800c7a8:	4640      	mov	r0, r8
 800c7aa:	4649      	mov	r1, r9
 800c7ac:	f7f3 fdfc 	bl	80003a8 <__aeabi_dsub>
 800c7b0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800c7b4:	f807 6b01 	strb.w	r6, [r7], #1
 800c7b8:	9e03      	ldr	r6, [sp, #12]
 800c7ba:	f8dd c020 	ldr.w	ip, [sp, #32]
 800c7be:	1bbe      	subs	r6, r7, r6
 800c7c0:	45b4      	cmp	ip, r6
 800c7c2:	4602      	mov	r2, r0
 800c7c4:	460b      	mov	r3, r1
 800c7c6:	d136      	bne.n	800c836 <_dtoa_r+0x70e>
 800c7c8:	f7f3 fdf0 	bl	80003ac <__adddf3>
 800c7cc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7d0:	4680      	mov	r8, r0
 800c7d2:	4689      	mov	r9, r1
 800c7d4:	f7f4 fa30 	bl	8000c38 <__aeabi_dcmpgt>
 800c7d8:	bb58      	cbnz	r0, 800c832 <_dtoa_r+0x70a>
 800c7da:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c7de:	4640      	mov	r0, r8
 800c7e0:	4649      	mov	r1, r9
 800c7e2:	f7f4 fa01 	bl	8000be8 <__aeabi_dcmpeq>
 800c7e6:	b108      	cbz	r0, 800c7ec <_dtoa_r+0x6c4>
 800c7e8:	07e1      	lsls	r1, r4, #31
 800c7ea:	d422      	bmi.n	800c832 <_dtoa_r+0x70a>
 800c7ec:	4628      	mov	r0, r5
 800c7ee:	4659      	mov	r1, fp
 800c7f0:	f000 ff62 	bl	800d6b8 <_Bfree>
 800c7f4:	2300      	movs	r3, #0
 800c7f6:	703b      	strb	r3, [r7, #0]
 800c7f8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c7fa:	f10a 0001 	add.w	r0, sl, #1
 800c7fe:	6018      	str	r0, [r3, #0]
 800c800:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c802:	2b00      	cmp	r3, #0
 800c804:	f43f acde 	beq.w	800c1c4 <_dtoa_r+0x9c>
 800c808:	601f      	str	r7, [r3, #0]
 800c80a:	e4db      	b.n	800c1c4 <_dtoa_r+0x9c>
 800c80c:	4627      	mov	r7, r4
 800c80e:	463b      	mov	r3, r7
 800c810:	461f      	mov	r7, r3
 800c812:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c816:	2a39      	cmp	r2, #57	; 0x39
 800c818:	d107      	bne.n	800c82a <_dtoa_r+0x702>
 800c81a:	9a03      	ldr	r2, [sp, #12]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d1f7      	bne.n	800c810 <_dtoa_r+0x6e8>
 800c820:	2230      	movs	r2, #48	; 0x30
 800c822:	9903      	ldr	r1, [sp, #12]
 800c824:	f108 0801 	add.w	r8, r8, #1
 800c828:	700a      	strb	r2, [r1, #0]
 800c82a:	781a      	ldrb	r2, [r3, #0]
 800c82c:	3201      	adds	r2, #1
 800c82e:	701a      	strb	r2, [r3, #0]
 800c830:	e79e      	b.n	800c770 <_dtoa_r+0x648>
 800c832:	46d0      	mov	r8, sl
 800c834:	e7eb      	b.n	800c80e <_dtoa_r+0x6e6>
 800c836:	2200      	movs	r2, #0
 800c838:	4b6e      	ldr	r3, [pc, #440]	; (800c9f4 <_dtoa_r+0x8cc>)
 800c83a:	f7f3 ff6d 	bl	8000718 <__aeabi_dmul>
 800c83e:	2200      	movs	r2, #0
 800c840:	2300      	movs	r3, #0
 800c842:	4680      	mov	r8, r0
 800c844:	4689      	mov	r9, r1
 800c846:	f7f4 f9cf 	bl	8000be8 <__aeabi_dcmpeq>
 800c84a:	2800      	cmp	r0, #0
 800c84c:	d09b      	beq.n	800c786 <_dtoa_r+0x65e>
 800c84e:	e7cd      	b.n	800c7ec <_dtoa_r+0x6c4>
 800c850:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c852:	2a00      	cmp	r2, #0
 800c854:	f000 80d0 	beq.w	800c9f8 <_dtoa_r+0x8d0>
 800c858:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c85a:	2a01      	cmp	r2, #1
 800c85c:	f300 80ae 	bgt.w	800c9bc <_dtoa_r+0x894>
 800c860:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c862:	2a00      	cmp	r2, #0
 800c864:	f000 80a6 	beq.w	800c9b4 <_dtoa_r+0x88c>
 800c868:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c86c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c86e:	9f06      	ldr	r7, [sp, #24]
 800c870:	9a06      	ldr	r2, [sp, #24]
 800c872:	2101      	movs	r1, #1
 800c874:	441a      	add	r2, r3
 800c876:	9206      	str	r2, [sp, #24]
 800c878:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c87a:	4628      	mov	r0, r5
 800c87c:	441a      	add	r2, r3
 800c87e:	9209      	str	r2, [sp, #36]	; 0x24
 800c880:	f001 f81a 	bl	800d8b8 <__i2b>
 800c884:	4606      	mov	r6, r0
 800c886:	2f00      	cmp	r7, #0
 800c888:	dd0c      	ble.n	800c8a4 <_dtoa_r+0x77c>
 800c88a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	dd09      	ble.n	800c8a4 <_dtoa_r+0x77c>
 800c890:	42bb      	cmp	r3, r7
 800c892:	bfa8      	it	ge
 800c894:	463b      	movge	r3, r7
 800c896:	9a06      	ldr	r2, [sp, #24]
 800c898:	1aff      	subs	r7, r7, r3
 800c89a:	1ad2      	subs	r2, r2, r3
 800c89c:	9206      	str	r2, [sp, #24]
 800c89e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c8a0:	1ad3      	subs	r3, r2, r3
 800c8a2:	9309      	str	r3, [sp, #36]	; 0x24
 800c8a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8a6:	b1f3      	cbz	r3, 800c8e6 <_dtoa_r+0x7be>
 800c8a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	f000 80a8 	beq.w	800ca00 <_dtoa_r+0x8d8>
 800c8b0:	2c00      	cmp	r4, #0
 800c8b2:	dd10      	ble.n	800c8d6 <_dtoa_r+0x7ae>
 800c8b4:	4631      	mov	r1, r6
 800c8b6:	4622      	mov	r2, r4
 800c8b8:	4628      	mov	r0, r5
 800c8ba:	f001 f8bb 	bl	800da34 <__pow5mult>
 800c8be:	465a      	mov	r2, fp
 800c8c0:	4601      	mov	r1, r0
 800c8c2:	4606      	mov	r6, r0
 800c8c4:	4628      	mov	r0, r5
 800c8c6:	f001 f80d 	bl	800d8e4 <__multiply>
 800c8ca:	4680      	mov	r8, r0
 800c8cc:	4659      	mov	r1, fp
 800c8ce:	4628      	mov	r0, r5
 800c8d0:	f000 fef2 	bl	800d6b8 <_Bfree>
 800c8d4:	46c3      	mov	fp, r8
 800c8d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8d8:	1b1a      	subs	r2, r3, r4
 800c8da:	d004      	beq.n	800c8e6 <_dtoa_r+0x7be>
 800c8dc:	4659      	mov	r1, fp
 800c8de:	4628      	mov	r0, r5
 800c8e0:	f001 f8a8 	bl	800da34 <__pow5mult>
 800c8e4:	4683      	mov	fp, r0
 800c8e6:	2101      	movs	r1, #1
 800c8e8:	4628      	mov	r0, r5
 800c8ea:	f000 ffe5 	bl	800d8b8 <__i2b>
 800c8ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c8f0:	4604      	mov	r4, r0
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	f340 8086 	ble.w	800ca04 <_dtoa_r+0x8dc>
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	4601      	mov	r1, r0
 800c8fc:	4628      	mov	r0, r5
 800c8fe:	f001 f899 	bl	800da34 <__pow5mult>
 800c902:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c904:	4604      	mov	r4, r0
 800c906:	2b01      	cmp	r3, #1
 800c908:	dd7f      	ble.n	800ca0a <_dtoa_r+0x8e2>
 800c90a:	f04f 0800 	mov.w	r8, #0
 800c90e:	6923      	ldr	r3, [r4, #16]
 800c910:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c914:	6918      	ldr	r0, [r3, #16]
 800c916:	f000 ff81 	bl	800d81c <__hi0bits>
 800c91a:	f1c0 0020 	rsb	r0, r0, #32
 800c91e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c920:	4418      	add	r0, r3
 800c922:	f010 001f 	ands.w	r0, r0, #31
 800c926:	f000 8092 	beq.w	800ca4e <_dtoa_r+0x926>
 800c92a:	f1c0 0320 	rsb	r3, r0, #32
 800c92e:	2b04      	cmp	r3, #4
 800c930:	f340 808a 	ble.w	800ca48 <_dtoa_r+0x920>
 800c934:	f1c0 001c 	rsb	r0, r0, #28
 800c938:	9b06      	ldr	r3, [sp, #24]
 800c93a:	4407      	add	r7, r0
 800c93c:	4403      	add	r3, r0
 800c93e:	9306      	str	r3, [sp, #24]
 800c940:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c942:	4403      	add	r3, r0
 800c944:	9309      	str	r3, [sp, #36]	; 0x24
 800c946:	9b06      	ldr	r3, [sp, #24]
 800c948:	2b00      	cmp	r3, #0
 800c94a:	dd05      	ble.n	800c958 <_dtoa_r+0x830>
 800c94c:	4659      	mov	r1, fp
 800c94e:	461a      	mov	r2, r3
 800c950:	4628      	mov	r0, r5
 800c952:	f001 f8c9 	bl	800dae8 <__lshift>
 800c956:	4683      	mov	fp, r0
 800c958:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	dd05      	ble.n	800c96a <_dtoa_r+0x842>
 800c95e:	4621      	mov	r1, r4
 800c960:	461a      	mov	r2, r3
 800c962:	4628      	mov	r0, r5
 800c964:	f001 f8c0 	bl	800dae8 <__lshift>
 800c968:	4604      	mov	r4, r0
 800c96a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d070      	beq.n	800ca52 <_dtoa_r+0x92a>
 800c970:	4621      	mov	r1, r4
 800c972:	4658      	mov	r0, fp
 800c974:	f001 f928 	bl	800dbc8 <__mcmp>
 800c978:	2800      	cmp	r0, #0
 800c97a:	da6a      	bge.n	800ca52 <_dtoa_r+0x92a>
 800c97c:	2300      	movs	r3, #0
 800c97e:	4659      	mov	r1, fp
 800c980:	220a      	movs	r2, #10
 800c982:	4628      	mov	r0, r5
 800c984:	f000 feba 	bl	800d6fc <__multadd>
 800c988:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c98a:	4683      	mov	fp, r0
 800c98c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c990:	2b00      	cmp	r3, #0
 800c992:	f000 8194 	beq.w	800ccbe <_dtoa_r+0xb96>
 800c996:	4631      	mov	r1, r6
 800c998:	2300      	movs	r3, #0
 800c99a:	220a      	movs	r2, #10
 800c99c:	4628      	mov	r0, r5
 800c99e:	f000 fead 	bl	800d6fc <__multadd>
 800c9a2:	f1b9 0f00 	cmp.w	r9, #0
 800c9a6:	4606      	mov	r6, r0
 800c9a8:	f300 8093 	bgt.w	800cad2 <_dtoa_r+0x9aa>
 800c9ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c9ae:	2b02      	cmp	r3, #2
 800c9b0:	dc57      	bgt.n	800ca62 <_dtoa_r+0x93a>
 800c9b2:	e08e      	b.n	800cad2 <_dtoa_r+0x9aa>
 800c9b4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c9b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c9ba:	e757      	b.n	800c86c <_dtoa_r+0x744>
 800c9bc:	9b08      	ldr	r3, [sp, #32]
 800c9be:	1e5c      	subs	r4, r3, #1
 800c9c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9c2:	42a3      	cmp	r3, r4
 800c9c4:	bfb7      	itett	lt
 800c9c6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c9c8:	1b1c      	subge	r4, r3, r4
 800c9ca:	1ae2      	sublt	r2, r4, r3
 800c9cc:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c9ce:	bfbe      	ittt	lt
 800c9d0:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c9d2:	189b      	addlt	r3, r3, r2
 800c9d4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c9d6:	9b08      	ldr	r3, [sp, #32]
 800c9d8:	bfb8      	it	lt
 800c9da:	2400      	movlt	r4, #0
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	bfbb      	ittet	lt
 800c9e0:	9b06      	ldrlt	r3, [sp, #24]
 800c9e2:	9a08      	ldrlt	r2, [sp, #32]
 800c9e4:	9f06      	ldrge	r7, [sp, #24]
 800c9e6:	1a9f      	sublt	r7, r3, r2
 800c9e8:	bfac      	ite	ge
 800c9ea:	9b08      	ldrge	r3, [sp, #32]
 800c9ec:	2300      	movlt	r3, #0
 800c9ee:	e73f      	b.n	800c870 <_dtoa_r+0x748>
 800c9f0:	3fe00000 	.word	0x3fe00000
 800c9f4:	40240000 	.word	0x40240000
 800c9f8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c9fa:	9f06      	ldr	r7, [sp, #24]
 800c9fc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c9fe:	e742      	b.n	800c886 <_dtoa_r+0x75e>
 800ca00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ca02:	e76b      	b.n	800c8dc <_dtoa_r+0x7b4>
 800ca04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca06:	2b01      	cmp	r3, #1
 800ca08:	dc19      	bgt.n	800ca3e <_dtoa_r+0x916>
 800ca0a:	9b04      	ldr	r3, [sp, #16]
 800ca0c:	b9bb      	cbnz	r3, 800ca3e <_dtoa_r+0x916>
 800ca0e:	9b05      	ldr	r3, [sp, #20]
 800ca10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ca14:	b99b      	cbnz	r3, 800ca3e <_dtoa_r+0x916>
 800ca16:	9b05      	ldr	r3, [sp, #20]
 800ca18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca1c:	0d1b      	lsrs	r3, r3, #20
 800ca1e:	051b      	lsls	r3, r3, #20
 800ca20:	b183      	cbz	r3, 800ca44 <_dtoa_r+0x91c>
 800ca22:	f04f 0801 	mov.w	r8, #1
 800ca26:	9b06      	ldr	r3, [sp, #24]
 800ca28:	3301      	adds	r3, #1
 800ca2a:	9306      	str	r3, [sp, #24]
 800ca2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca2e:	3301      	adds	r3, #1
 800ca30:	9309      	str	r3, [sp, #36]	; 0x24
 800ca32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ca34:	2b00      	cmp	r3, #0
 800ca36:	f47f af6a 	bne.w	800c90e <_dtoa_r+0x7e6>
 800ca3a:	2001      	movs	r0, #1
 800ca3c:	e76f      	b.n	800c91e <_dtoa_r+0x7f6>
 800ca3e:	f04f 0800 	mov.w	r8, #0
 800ca42:	e7f6      	b.n	800ca32 <_dtoa_r+0x90a>
 800ca44:	4698      	mov	r8, r3
 800ca46:	e7f4      	b.n	800ca32 <_dtoa_r+0x90a>
 800ca48:	f43f af7d 	beq.w	800c946 <_dtoa_r+0x81e>
 800ca4c:	4618      	mov	r0, r3
 800ca4e:	301c      	adds	r0, #28
 800ca50:	e772      	b.n	800c938 <_dtoa_r+0x810>
 800ca52:	9b08      	ldr	r3, [sp, #32]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	dc36      	bgt.n	800cac6 <_dtoa_r+0x99e>
 800ca58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ca5a:	2b02      	cmp	r3, #2
 800ca5c:	dd33      	ble.n	800cac6 <_dtoa_r+0x99e>
 800ca5e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ca62:	f1b9 0f00 	cmp.w	r9, #0
 800ca66:	d10d      	bne.n	800ca84 <_dtoa_r+0x95c>
 800ca68:	4621      	mov	r1, r4
 800ca6a:	464b      	mov	r3, r9
 800ca6c:	2205      	movs	r2, #5
 800ca6e:	4628      	mov	r0, r5
 800ca70:	f000 fe44 	bl	800d6fc <__multadd>
 800ca74:	4601      	mov	r1, r0
 800ca76:	4604      	mov	r4, r0
 800ca78:	4658      	mov	r0, fp
 800ca7a:	f001 f8a5 	bl	800dbc8 <__mcmp>
 800ca7e:	2800      	cmp	r0, #0
 800ca80:	f73f adb8 	bgt.w	800c5f4 <_dtoa_r+0x4cc>
 800ca84:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ca86:	9f03      	ldr	r7, [sp, #12]
 800ca88:	ea6f 0a03 	mvn.w	sl, r3
 800ca8c:	f04f 0800 	mov.w	r8, #0
 800ca90:	4621      	mov	r1, r4
 800ca92:	4628      	mov	r0, r5
 800ca94:	f000 fe10 	bl	800d6b8 <_Bfree>
 800ca98:	2e00      	cmp	r6, #0
 800ca9a:	f43f aea7 	beq.w	800c7ec <_dtoa_r+0x6c4>
 800ca9e:	f1b8 0f00 	cmp.w	r8, #0
 800caa2:	d005      	beq.n	800cab0 <_dtoa_r+0x988>
 800caa4:	45b0      	cmp	r8, r6
 800caa6:	d003      	beq.n	800cab0 <_dtoa_r+0x988>
 800caa8:	4641      	mov	r1, r8
 800caaa:	4628      	mov	r0, r5
 800caac:	f000 fe04 	bl	800d6b8 <_Bfree>
 800cab0:	4631      	mov	r1, r6
 800cab2:	4628      	mov	r0, r5
 800cab4:	f000 fe00 	bl	800d6b8 <_Bfree>
 800cab8:	e698      	b.n	800c7ec <_dtoa_r+0x6c4>
 800caba:	2400      	movs	r4, #0
 800cabc:	4626      	mov	r6, r4
 800cabe:	e7e1      	b.n	800ca84 <_dtoa_r+0x95c>
 800cac0:	46c2      	mov	sl, r8
 800cac2:	4626      	mov	r6, r4
 800cac4:	e596      	b.n	800c5f4 <_dtoa_r+0x4cc>
 800cac6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cac8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	f000 80fd 	beq.w	800cccc <_dtoa_r+0xba4>
 800cad2:	2f00      	cmp	r7, #0
 800cad4:	dd05      	ble.n	800cae2 <_dtoa_r+0x9ba>
 800cad6:	4631      	mov	r1, r6
 800cad8:	463a      	mov	r2, r7
 800cada:	4628      	mov	r0, r5
 800cadc:	f001 f804 	bl	800dae8 <__lshift>
 800cae0:	4606      	mov	r6, r0
 800cae2:	f1b8 0f00 	cmp.w	r8, #0
 800cae6:	d05c      	beq.n	800cba2 <_dtoa_r+0xa7a>
 800cae8:	4628      	mov	r0, r5
 800caea:	6871      	ldr	r1, [r6, #4]
 800caec:	f000 fda4 	bl	800d638 <_Balloc>
 800caf0:	4607      	mov	r7, r0
 800caf2:	b928      	cbnz	r0, 800cb00 <_dtoa_r+0x9d8>
 800caf4:	4602      	mov	r2, r0
 800caf6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800cafa:	4b7f      	ldr	r3, [pc, #508]	; (800ccf8 <_dtoa_r+0xbd0>)
 800cafc:	f7ff bb28 	b.w	800c150 <_dtoa_r+0x28>
 800cb00:	6932      	ldr	r2, [r6, #16]
 800cb02:	f106 010c 	add.w	r1, r6, #12
 800cb06:	3202      	adds	r2, #2
 800cb08:	0092      	lsls	r2, r2, #2
 800cb0a:	300c      	adds	r0, #12
 800cb0c:	f000 fd86 	bl	800d61c <memcpy>
 800cb10:	2201      	movs	r2, #1
 800cb12:	4639      	mov	r1, r7
 800cb14:	4628      	mov	r0, r5
 800cb16:	f000 ffe7 	bl	800dae8 <__lshift>
 800cb1a:	46b0      	mov	r8, r6
 800cb1c:	4606      	mov	r6, r0
 800cb1e:	9b03      	ldr	r3, [sp, #12]
 800cb20:	3301      	adds	r3, #1
 800cb22:	9308      	str	r3, [sp, #32]
 800cb24:	9b03      	ldr	r3, [sp, #12]
 800cb26:	444b      	add	r3, r9
 800cb28:	930a      	str	r3, [sp, #40]	; 0x28
 800cb2a:	9b04      	ldr	r3, [sp, #16]
 800cb2c:	f003 0301 	and.w	r3, r3, #1
 800cb30:	9309      	str	r3, [sp, #36]	; 0x24
 800cb32:	9b08      	ldr	r3, [sp, #32]
 800cb34:	4621      	mov	r1, r4
 800cb36:	3b01      	subs	r3, #1
 800cb38:	4658      	mov	r0, fp
 800cb3a:	9304      	str	r3, [sp, #16]
 800cb3c:	f7ff fa66 	bl	800c00c <quorem>
 800cb40:	4603      	mov	r3, r0
 800cb42:	4641      	mov	r1, r8
 800cb44:	3330      	adds	r3, #48	; 0x30
 800cb46:	9006      	str	r0, [sp, #24]
 800cb48:	4658      	mov	r0, fp
 800cb4a:	930b      	str	r3, [sp, #44]	; 0x2c
 800cb4c:	f001 f83c 	bl	800dbc8 <__mcmp>
 800cb50:	4632      	mov	r2, r6
 800cb52:	4681      	mov	r9, r0
 800cb54:	4621      	mov	r1, r4
 800cb56:	4628      	mov	r0, r5
 800cb58:	f001 f852 	bl	800dc00 <__mdiff>
 800cb5c:	68c2      	ldr	r2, [r0, #12]
 800cb5e:	4607      	mov	r7, r0
 800cb60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb62:	bb02      	cbnz	r2, 800cba6 <_dtoa_r+0xa7e>
 800cb64:	4601      	mov	r1, r0
 800cb66:	4658      	mov	r0, fp
 800cb68:	f001 f82e 	bl	800dbc8 <__mcmp>
 800cb6c:	4602      	mov	r2, r0
 800cb6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb70:	4639      	mov	r1, r7
 800cb72:	4628      	mov	r0, r5
 800cb74:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800cb78:	f000 fd9e 	bl	800d6b8 <_Bfree>
 800cb7c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800cb80:	9f08      	ldr	r7, [sp, #32]
 800cb82:	ea43 0102 	orr.w	r1, r3, r2
 800cb86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb88:	430b      	orrs	r3, r1
 800cb8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb8c:	d10d      	bne.n	800cbaa <_dtoa_r+0xa82>
 800cb8e:	2b39      	cmp	r3, #57	; 0x39
 800cb90:	d029      	beq.n	800cbe6 <_dtoa_r+0xabe>
 800cb92:	f1b9 0f00 	cmp.w	r9, #0
 800cb96:	dd01      	ble.n	800cb9c <_dtoa_r+0xa74>
 800cb98:	9b06      	ldr	r3, [sp, #24]
 800cb9a:	3331      	adds	r3, #49	; 0x31
 800cb9c:	9a04      	ldr	r2, [sp, #16]
 800cb9e:	7013      	strb	r3, [r2, #0]
 800cba0:	e776      	b.n	800ca90 <_dtoa_r+0x968>
 800cba2:	4630      	mov	r0, r6
 800cba4:	e7b9      	b.n	800cb1a <_dtoa_r+0x9f2>
 800cba6:	2201      	movs	r2, #1
 800cba8:	e7e2      	b.n	800cb70 <_dtoa_r+0xa48>
 800cbaa:	f1b9 0f00 	cmp.w	r9, #0
 800cbae:	db06      	blt.n	800cbbe <_dtoa_r+0xa96>
 800cbb0:	9922      	ldr	r1, [sp, #136]	; 0x88
 800cbb2:	ea41 0909 	orr.w	r9, r1, r9
 800cbb6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800cbb8:	ea59 0101 	orrs.w	r1, r9, r1
 800cbbc:	d120      	bne.n	800cc00 <_dtoa_r+0xad8>
 800cbbe:	2a00      	cmp	r2, #0
 800cbc0:	ddec      	ble.n	800cb9c <_dtoa_r+0xa74>
 800cbc2:	4659      	mov	r1, fp
 800cbc4:	2201      	movs	r2, #1
 800cbc6:	4628      	mov	r0, r5
 800cbc8:	9308      	str	r3, [sp, #32]
 800cbca:	f000 ff8d 	bl	800dae8 <__lshift>
 800cbce:	4621      	mov	r1, r4
 800cbd0:	4683      	mov	fp, r0
 800cbd2:	f000 fff9 	bl	800dbc8 <__mcmp>
 800cbd6:	2800      	cmp	r0, #0
 800cbd8:	9b08      	ldr	r3, [sp, #32]
 800cbda:	dc02      	bgt.n	800cbe2 <_dtoa_r+0xaba>
 800cbdc:	d1de      	bne.n	800cb9c <_dtoa_r+0xa74>
 800cbde:	07da      	lsls	r2, r3, #31
 800cbe0:	d5dc      	bpl.n	800cb9c <_dtoa_r+0xa74>
 800cbe2:	2b39      	cmp	r3, #57	; 0x39
 800cbe4:	d1d8      	bne.n	800cb98 <_dtoa_r+0xa70>
 800cbe6:	2339      	movs	r3, #57	; 0x39
 800cbe8:	9a04      	ldr	r2, [sp, #16]
 800cbea:	7013      	strb	r3, [r2, #0]
 800cbec:	463b      	mov	r3, r7
 800cbee:	461f      	mov	r7, r3
 800cbf0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800cbf4:	3b01      	subs	r3, #1
 800cbf6:	2a39      	cmp	r2, #57	; 0x39
 800cbf8:	d050      	beq.n	800cc9c <_dtoa_r+0xb74>
 800cbfa:	3201      	adds	r2, #1
 800cbfc:	701a      	strb	r2, [r3, #0]
 800cbfe:	e747      	b.n	800ca90 <_dtoa_r+0x968>
 800cc00:	2a00      	cmp	r2, #0
 800cc02:	dd03      	ble.n	800cc0c <_dtoa_r+0xae4>
 800cc04:	2b39      	cmp	r3, #57	; 0x39
 800cc06:	d0ee      	beq.n	800cbe6 <_dtoa_r+0xabe>
 800cc08:	3301      	adds	r3, #1
 800cc0a:	e7c7      	b.n	800cb9c <_dtoa_r+0xa74>
 800cc0c:	9a08      	ldr	r2, [sp, #32]
 800cc0e:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cc10:	f802 3c01 	strb.w	r3, [r2, #-1]
 800cc14:	428a      	cmp	r2, r1
 800cc16:	d02a      	beq.n	800cc6e <_dtoa_r+0xb46>
 800cc18:	4659      	mov	r1, fp
 800cc1a:	2300      	movs	r3, #0
 800cc1c:	220a      	movs	r2, #10
 800cc1e:	4628      	mov	r0, r5
 800cc20:	f000 fd6c 	bl	800d6fc <__multadd>
 800cc24:	45b0      	cmp	r8, r6
 800cc26:	4683      	mov	fp, r0
 800cc28:	f04f 0300 	mov.w	r3, #0
 800cc2c:	f04f 020a 	mov.w	r2, #10
 800cc30:	4641      	mov	r1, r8
 800cc32:	4628      	mov	r0, r5
 800cc34:	d107      	bne.n	800cc46 <_dtoa_r+0xb1e>
 800cc36:	f000 fd61 	bl	800d6fc <__multadd>
 800cc3a:	4680      	mov	r8, r0
 800cc3c:	4606      	mov	r6, r0
 800cc3e:	9b08      	ldr	r3, [sp, #32]
 800cc40:	3301      	adds	r3, #1
 800cc42:	9308      	str	r3, [sp, #32]
 800cc44:	e775      	b.n	800cb32 <_dtoa_r+0xa0a>
 800cc46:	f000 fd59 	bl	800d6fc <__multadd>
 800cc4a:	4631      	mov	r1, r6
 800cc4c:	4680      	mov	r8, r0
 800cc4e:	2300      	movs	r3, #0
 800cc50:	220a      	movs	r2, #10
 800cc52:	4628      	mov	r0, r5
 800cc54:	f000 fd52 	bl	800d6fc <__multadd>
 800cc58:	4606      	mov	r6, r0
 800cc5a:	e7f0      	b.n	800cc3e <_dtoa_r+0xb16>
 800cc5c:	f1b9 0f00 	cmp.w	r9, #0
 800cc60:	bfcc      	ite	gt
 800cc62:	464f      	movgt	r7, r9
 800cc64:	2701      	movle	r7, #1
 800cc66:	f04f 0800 	mov.w	r8, #0
 800cc6a:	9a03      	ldr	r2, [sp, #12]
 800cc6c:	4417      	add	r7, r2
 800cc6e:	4659      	mov	r1, fp
 800cc70:	2201      	movs	r2, #1
 800cc72:	4628      	mov	r0, r5
 800cc74:	9308      	str	r3, [sp, #32]
 800cc76:	f000 ff37 	bl	800dae8 <__lshift>
 800cc7a:	4621      	mov	r1, r4
 800cc7c:	4683      	mov	fp, r0
 800cc7e:	f000 ffa3 	bl	800dbc8 <__mcmp>
 800cc82:	2800      	cmp	r0, #0
 800cc84:	dcb2      	bgt.n	800cbec <_dtoa_r+0xac4>
 800cc86:	d102      	bne.n	800cc8e <_dtoa_r+0xb66>
 800cc88:	9b08      	ldr	r3, [sp, #32]
 800cc8a:	07db      	lsls	r3, r3, #31
 800cc8c:	d4ae      	bmi.n	800cbec <_dtoa_r+0xac4>
 800cc8e:	463b      	mov	r3, r7
 800cc90:	461f      	mov	r7, r3
 800cc92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc96:	2a30      	cmp	r2, #48	; 0x30
 800cc98:	d0fa      	beq.n	800cc90 <_dtoa_r+0xb68>
 800cc9a:	e6f9      	b.n	800ca90 <_dtoa_r+0x968>
 800cc9c:	9a03      	ldr	r2, [sp, #12]
 800cc9e:	429a      	cmp	r2, r3
 800cca0:	d1a5      	bne.n	800cbee <_dtoa_r+0xac6>
 800cca2:	2331      	movs	r3, #49	; 0x31
 800cca4:	f10a 0a01 	add.w	sl, sl, #1
 800cca8:	e779      	b.n	800cb9e <_dtoa_r+0xa76>
 800ccaa:	4b14      	ldr	r3, [pc, #80]	; (800ccfc <_dtoa_r+0xbd4>)
 800ccac:	f7ff baa8 	b.w	800c200 <_dtoa_r+0xd8>
 800ccb0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	f47f aa81 	bne.w	800c1ba <_dtoa_r+0x92>
 800ccb8:	4b11      	ldr	r3, [pc, #68]	; (800cd00 <_dtoa_r+0xbd8>)
 800ccba:	f7ff baa1 	b.w	800c200 <_dtoa_r+0xd8>
 800ccbe:	f1b9 0f00 	cmp.w	r9, #0
 800ccc2:	dc03      	bgt.n	800cccc <_dtoa_r+0xba4>
 800ccc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800ccc6:	2b02      	cmp	r3, #2
 800ccc8:	f73f aecb 	bgt.w	800ca62 <_dtoa_r+0x93a>
 800cccc:	9f03      	ldr	r7, [sp, #12]
 800ccce:	4621      	mov	r1, r4
 800ccd0:	4658      	mov	r0, fp
 800ccd2:	f7ff f99b 	bl	800c00c <quorem>
 800ccd6:	9a03      	ldr	r2, [sp, #12]
 800ccd8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ccdc:	f807 3b01 	strb.w	r3, [r7], #1
 800cce0:	1aba      	subs	r2, r7, r2
 800cce2:	4591      	cmp	r9, r2
 800cce4:	ddba      	ble.n	800cc5c <_dtoa_r+0xb34>
 800cce6:	4659      	mov	r1, fp
 800cce8:	2300      	movs	r3, #0
 800ccea:	220a      	movs	r2, #10
 800ccec:	4628      	mov	r0, r5
 800ccee:	f000 fd05 	bl	800d6fc <__multadd>
 800ccf2:	4683      	mov	fp, r0
 800ccf4:	e7eb      	b.n	800ccce <_dtoa_r+0xba6>
 800ccf6:	bf00      	nop
 800ccf8:	08012100 	.word	0x08012100
 800ccfc:	08011f00 	.word	0x08011f00
 800cd00:	08012081 	.word	0x08012081

0800cd04 <std>:
 800cd04:	2300      	movs	r3, #0
 800cd06:	b510      	push	{r4, lr}
 800cd08:	4604      	mov	r4, r0
 800cd0a:	e9c0 3300 	strd	r3, r3, [r0]
 800cd0e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cd12:	6083      	str	r3, [r0, #8]
 800cd14:	8181      	strh	r1, [r0, #12]
 800cd16:	6643      	str	r3, [r0, #100]	; 0x64
 800cd18:	81c2      	strh	r2, [r0, #14]
 800cd1a:	6183      	str	r3, [r0, #24]
 800cd1c:	4619      	mov	r1, r3
 800cd1e:	2208      	movs	r2, #8
 800cd20:	305c      	adds	r0, #92	; 0x5c
 800cd22:	f7fd fc29 	bl	800a578 <memset>
 800cd26:	4b05      	ldr	r3, [pc, #20]	; (800cd3c <std+0x38>)
 800cd28:	6224      	str	r4, [r4, #32]
 800cd2a:	6263      	str	r3, [r4, #36]	; 0x24
 800cd2c:	4b04      	ldr	r3, [pc, #16]	; (800cd40 <std+0x3c>)
 800cd2e:	62a3      	str	r3, [r4, #40]	; 0x28
 800cd30:	4b04      	ldr	r3, [pc, #16]	; (800cd44 <std+0x40>)
 800cd32:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cd34:	4b04      	ldr	r3, [pc, #16]	; (800cd48 <std+0x44>)
 800cd36:	6323      	str	r3, [r4, #48]	; 0x30
 800cd38:	bd10      	pop	{r4, pc}
 800cd3a:	bf00      	nop
 800cd3c:	0800e71d 	.word	0x0800e71d
 800cd40:	0800e73f 	.word	0x0800e73f
 800cd44:	0800e777 	.word	0x0800e777
 800cd48:	0800e79b 	.word	0x0800e79b

0800cd4c <_cleanup_r>:
 800cd4c:	4901      	ldr	r1, [pc, #4]	; (800cd54 <_cleanup_r+0x8>)
 800cd4e:	f000 b8af 	b.w	800ceb0 <_fwalk_reent>
 800cd52:	bf00      	nop
 800cd54:	0800eaed 	.word	0x0800eaed

0800cd58 <__sfmoreglue>:
 800cd58:	2268      	movs	r2, #104	; 0x68
 800cd5a:	b570      	push	{r4, r5, r6, lr}
 800cd5c:	1e4d      	subs	r5, r1, #1
 800cd5e:	4355      	muls	r5, r2
 800cd60:	460e      	mov	r6, r1
 800cd62:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cd66:	f001 f99b 	bl	800e0a0 <_malloc_r>
 800cd6a:	4604      	mov	r4, r0
 800cd6c:	b140      	cbz	r0, 800cd80 <__sfmoreglue+0x28>
 800cd6e:	2100      	movs	r1, #0
 800cd70:	e9c0 1600 	strd	r1, r6, [r0]
 800cd74:	300c      	adds	r0, #12
 800cd76:	60a0      	str	r0, [r4, #8]
 800cd78:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cd7c:	f7fd fbfc 	bl	800a578 <memset>
 800cd80:	4620      	mov	r0, r4
 800cd82:	bd70      	pop	{r4, r5, r6, pc}

0800cd84 <__sfp_lock_acquire>:
 800cd84:	4801      	ldr	r0, [pc, #4]	; (800cd8c <__sfp_lock_acquire+0x8>)
 800cd86:	f000 bc1e 	b.w	800d5c6 <__retarget_lock_acquire_recursive>
 800cd8a:	bf00      	nop
 800cd8c:	2000056d 	.word	0x2000056d

0800cd90 <__sfp_lock_release>:
 800cd90:	4801      	ldr	r0, [pc, #4]	; (800cd98 <__sfp_lock_release+0x8>)
 800cd92:	f000 bc19 	b.w	800d5c8 <__retarget_lock_release_recursive>
 800cd96:	bf00      	nop
 800cd98:	2000056d 	.word	0x2000056d

0800cd9c <__sinit_lock_acquire>:
 800cd9c:	4801      	ldr	r0, [pc, #4]	; (800cda4 <__sinit_lock_acquire+0x8>)
 800cd9e:	f000 bc12 	b.w	800d5c6 <__retarget_lock_acquire_recursive>
 800cda2:	bf00      	nop
 800cda4:	2000056e 	.word	0x2000056e

0800cda8 <__sinit_lock_release>:
 800cda8:	4801      	ldr	r0, [pc, #4]	; (800cdb0 <__sinit_lock_release+0x8>)
 800cdaa:	f000 bc0d 	b.w	800d5c8 <__retarget_lock_release_recursive>
 800cdae:	bf00      	nop
 800cdb0:	2000056e 	.word	0x2000056e

0800cdb4 <__sinit>:
 800cdb4:	b510      	push	{r4, lr}
 800cdb6:	4604      	mov	r4, r0
 800cdb8:	f7ff fff0 	bl	800cd9c <__sinit_lock_acquire>
 800cdbc:	69a3      	ldr	r3, [r4, #24]
 800cdbe:	b11b      	cbz	r3, 800cdc8 <__sinit+0x14>
 800cdc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cdc4:	f7ff bff0 	b.w	800cda8 <__sinit_lock_release>
 800cdc8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800cdcc:	6523      	str	r3, [r4, #80]	; 0x50
 800cdce:	4b13      	ldr	r3, [pc, #76]	; (800ce1c <__sinit+0x68>)
 800cdd0:	4a13      	ldr	r2, [pc, #76]	; (800ce20 <__sinit+0x6c>)
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	62a2      	str	r2, [r4, #40]	; 0x28
 800cdd6:	42a3      	cmp	r3, r4
 800cdd8:	bf08      	it	eq
 800cdda:	2301      	moveq	r3, #1
 800cddc:	4620      	mov	r0, r4
 800cdde:	bf08      	it	eq
 800cde0:	61a3      	streq	r3, [r4, #24]
 800cde2:	f000 f81f 	bl	800ce24 <__sfp>
 800cde6:	6060      	str	r0, [r4, #4]
 800cde8:	4620      	mov	r0, r4
 800cdea:	f000 f81b 	bl	800ce24 <__sfp>
 800cdee:	60a0      	str	r0, [r4, #8]
 800cdf0:	4620      	mov	r0, r4
 800cdf2:	f000 f817 	bl	800ce24 <__sfp>
 800cdf6:	2200      	movs	r2, #0
 800cdf8:	2104      	movs	r1, #4
 800cdfa:	60e0      	str	r0, [r4, #12]
 800cdfc:	6860      	ldr	r0, [r4, #4]
 800cdfe:	f7ff ff81 	bl	800cd04 <std>
 800ce02:	2201      	movs	r2, #1
 800ce04:	2109      	movs	r1, #9
 800ce06:	68a0      	ldr	r0, [r4, #8]
 800ce08:	f7ff ff7c 	bl	800cd04 <std>
 800ce0c:	2202      	movs	r2, #2
 800ce0e:	2112      	movs	r1, #18
 800ce10:	68e0      	ldr	r0, [r4, #12]
 800ce12:	f7ff ff77 	bl	800cd04 <std>
 800ce16:	2301      	movs	r3, #1
 800ce18:	61a3      	str	r3, [r4, #24]
 800ce1a:	e7d1      	b.n	800cdc0 <__sinit+0xc>
 800ce1c:	08011eec 	.word	0x08011eec
 800ce20:	0800cd4d 	.word	0x0800cd4d

0800ce24 <__sfp>:
 800ce24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ce26:	4607      	mov	r7, r0
 800ce28:	f7ff ffac 	bl	800cd84 <__sfp_lock_acquire>
 800ce2c:	4b1e      	ldr	r3, [pc, #120]	; (800cea8 <__sfp+0x84>)
 800ce2e:	681e      	ldr	r6, [r3, #0]
 800ce30:	69b3      	ldr	r3, [r6, #24]
 800ce32:	b913      	cbnz	r3, 800ce3a <__sfp+0x16>
 800ce34:	4630      	mov	r0, r6
 800ce36:	f7ff ffbd 	bl	800cdb4 <__sinit>
 800ce3a:	3648      	adds	r6, #72	; 0x48
 800ce3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ce40:	3b01      	subs	r3, #1
 800ce42:	d503      	bpl.n	800ce4c <__sfp+0x28>
 800ce44:	6833      	ldr	r3, [r6, #0]
 800ce46:	b30b      	cbz	r3, 800ce8c <__sfp+0x68>
 800ce48:	6836      	ldr	r6, [r6, #0]
 800ce4a:	e7f7      	b.n	800ce3c <__sfp+0x18>
 800ce4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ce50:	b9d5      	cbnz	r5, 800ce88 <__sfp+0x64>
 800ce52:	4b16      	ldr	r3, [pc, #88]	; (800ceac <__sfp+0x88>)
 800ce54:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ce58:	60e3      	str	r3, [r4, #12]
 800ce5a:	6665      	str	r5, [r4, #100]	; 0x64
 800ce5c:	f000 fbb2 	bl	800d5c4 <__retarget_lock_init_recursive>
 800ce60:	f7ff ff96 	bl	800cd90 <__sfp_lock_release>
 800ce64:	2208      	movs	r2, #8
 800ce66:	4629      	mov	r1, r5
 800ce68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ce6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ce70:	6025      	str	r5, [r4, #0]
 800ce72:	61a5      	str	r5, [r4, #24]
 800ce74:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ce78:	f7fd fb7e 	bl	800a578 <memset>
 800ce7c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ce80:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ce84:	4620      	mov	r0, r4
 800ce86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ce88:	3468      	adds	r4, #104	; 0x68
 800ce8a:	e7d9      	b.n	800ce40 <__sfp+0x1c>
 800ce8c:	2104      	movs	r1, #4
 800ce8e:	4638      	mov	r0, r7
 800ce90:	f7ff ff62 	bl	800cd58 <__sfmoreglue>
 800ce94:	4604      	mov	r4, r0
 800ce96:	6030      	str	r0, [r6, #0]
 800ce98:	2800      	cmp	r0, #0
 800ce9a:	d1d5      	bne.n	800ce48 <__sfp+0x24>
 800ce9c:	f7ff ff78 	bl	800cd90 <__sfp_lock_release>
 800cea0:	230c      	movs	r3, #12
 800cea2:	603b      	str	r3, [r7, #0]
 800cea4:	e7ee      	b.n	800ce84 <__sfp+0x60>
 800cea6:	bf00      	nop
 800cea8:	08011eec 	.word	0x08011eec
 800ceac:	ffff0001 	.word	0xffff0001

0800ceb0 <_fwalk_reent>:
 800ceb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ceb4:	4606      	mov	r6, r0
 800ceb6:	4688      	mov	r8, r1
 800ceb8:	2700      	movs	r7, #0
 800ceba:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cebe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cec2:	f1b9 0901 	subs.w	r9, r9, #1
 800cec6:	d505      	bpl.n	800ced4 <_fwalk_reent+0x24>
 800cec8:	6824      	ldr	r4, [r4, #0]
 800ceca:	2c00      	cmp	r4, #0
 800cecc:	d1f7      	bne.n	800cebe <_fwalk_reent+0xe>
 800cece:	4638      	mov	r0, r7
 800ced0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ced4:	89ab      	ldrh	r3, [r5, #12]
 800ced6:	2b01      	cmp	r3, #1
 800ced8:	d907      	bls.n	800ceea <_fwalk_reent+0x3a>
 800ceda:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cede:	3301      	adds	r3, #1
 800cee0:	d003      	beq.n	800ceea <_fwalk_reent+0x3a>
 800cee2:	4629      	mov	r1, r5
 800cee4:	4630      	mov	r0, r6
 800cee6:	47c0      	blx	r8
 800cee8:	4307      	orrs	r7, r0
 800ceea:	3568      	adds	r5, #104	; 0x68
 800ceec:	e7e9      	b.n	800cec2 <_fwalk_reent+0x12>

0800ceee <rshift>:
 800ceee:	6903      	ldr	r3, [r0, #16]
 800cef0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800cef4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800cef8:	f100 0414 	add.w	r4, r0, #20
 800cefc:	ea4f 1261 	mov.w	r2, r1, asr #5
 800cf00:	dd46      	ble.n	800cf90 <rshift+0xa2>
 800cf02:	f011 011f 	ands.w	r1, r1, #31
 800cf06:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800cf0a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800cf0e:	d10c      	bne.n	800cf2a <rshift+0x3c>
 800cf10:	4629      	mov	r1, r5
 800cf12:	f100 0710 	add.w	r7, r0, #16
 800cf16:	42b1      	cmp	r1, r6
 800cf18:	d335      	bcc.n	800cf86 <rshift+0x98>
 800cf1a:	1a9b      	subs	r3, r3, r2
 800cf1c:	009b      	lsls	r3, r3, #2
 800cf1e:	1eea      	subs	r2, r5, #3
 800cf20:	4296      	cmp	r6, r2
 800cf22:	bf38      	it	cc
 800cf24:	2300      	movcc	r3, #0
 800cf26:	4423      	add	r3, r4
 800cf28:	e015      	b.n	800cf56 <rshift+0x68>
 800cf2a:	46a1      	mov	r9, r4
 800cf2c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800cf30:	f1c1 0820 	rsb	r8, r1, #32
 800cf34:	40cf      	lsrs	r7, r1
 800cf36:	f105 0e04 	add.w	lr, r5, #4
 800cf3a:	4576      	cmp	r6, lr
 800cf3c:	46f4      	mov	ip, lr
 800cf3e:	d816      	bhi.n	800cf6e <rshift+0x80>
 800cf40:	1a9a      	subs	r2, r3, r2
 800cf42:	0092      	lsls	r2, r2, #2
 800cf44:	3a04      	subs	r2, #4
 800cf46:	3501      	adds	r5, #1
 800cf48:	42ae      	cmp	r6, r5
 800cf4a:	bf38      	it	cc
 800cf4c:	2200      	movcc	r2, #0
 800cf4e:	18a3      	adds	r3, r4, r2
 800cf50:	50a7      	str	r7, [r4, r2]
 800cf52:	b107      	cbz	r7, 800cf56 <rshift+0x68>
 800cf54:	3304      	adds	r3, #4
 800cf56:	42a3      	cmp	r3, r4
 800cf58:	eba3 0204 	sub.w	r2, r3, r4
 800cf5c:	bf08      	it	eq
 800cf5e:	2300      	moveq	r3, #0
 800cf60:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800cf64:	6102      	str	r2, [r0, #16]
 800cf66:	bf08      	it	eq
 800cf68:	6143      	streq	r3, [r0, #20]
 800cf6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf6e:	f8dc c000 	ldr.w	ip, [ip]
 800cf72:	fa0c fc08 	lsl.w	ip, ip, r8
 800cf76:	ea4c 0707 	orr.w	r7, ip, r7
 800cf7a:	f849 7b04 	str.w	r7, [r9], #4
 800cf7e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cf82:	40cf      	lsrs	r7, r1
 800cf84:	e7d9      	b.n	800cf3a <rshift+0x4c>
 800cf86:	f851 cb04 	ldr.w	ip, [r1], #4
 800cf8a:	f847 cf04 	str.w	ip, [r7, #4]!
 800cf8e:	e7c2      	b.n	800cf16 <rshift+0x28>
 800cf90:	4623      	mov	r3, r4
 800cf92:	e7e0      	b.n	800cf56 <rshift+0x68>

0800cf94 <__hexdig_fun>:
 800cf94:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800cf98:	2b09      	cmp	r3, #9
 800cf9a:	d802      	bhi.n	800cfa2 <__hexdig_fun+0xe>
 800cf9c:	3820      	subs	r0, #32
 800cf9e:	b2c0      	uxtb	r0, r0
 800cfa0:	4770      	bx	lr
 800cfa2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800cfa6:	2b05      	cmp	r3, #5
 800cfa8:	d801      	bhi.n	800cfae <__hexdig_fun+0x1a>
 800cfaa:	3847      	subs	r0, #71	; 0x47
 800cfac:	e7f7      	b.n	800cf9e <__hexdig_fun+0xa>
 800cfae:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800cfb2:	2b05      	cmp	r3, #5
 800cfb4:	d801      	bhi.n	800cfba <__hexdig_fun+0x26>
 800cfb6:	3827      	subs	r0, #39	; 0x27
 800cfb8:	e7f1      	b.n	800cf9e <__hexdig_fun+0xa>
 800cfba:	2000      	movs	r0, #0
 800cfbc:	4770      	bx	lr
	...

0800cfc0 <__gethex>:
 800cfc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cfc4:	b08b      	sub	sp, #44	; 0x2c
 800cfc6:	9305      	str	r3, [sp, #20]
 800cfc8:	4bb2      	ldr	r3, [pc, #712]	; (800d294 <__gethex+0x2d4>)
 800cfca:	9002      	str	r0, [sp, #8]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	468b      	mov	fp, r1
 800cfd0:	4618      	mov	r0, r3
 800cfd2:	4690      	mov	r8, r2
 800cfd4:	9303      	str	r3, [sp, #12]
 800cfd6:	f7f3 f927 	bl	8000228 <strlen>
 800cfda:	4682      	mov	sl, r0
 800cfdc:	9b03      	ldr	r3, [sp, #12]
 800cfde:	f8db 2000 	ldr.w	r2, [fp]
 800cfe2:	4403      	add	r3, r0
 800cfe4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800cfe8:	9306      	str	r3, [sp, #24]
 800cfea:	1c93      	adds	r3, r2, #2
 800cfec:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800cff0:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800cff4:	32fe      	adds	r2, #254	; 0xfe
 800cff6:	18d1      	adds	r1, r2, r3
 800cff8:	461f      	mov	r7, r3
 800cffa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800cffe:	9101      	str	r1, [sp, #4]
 800d000:	2830      	cmp	r0, #48	; 0x30
 800d002:	d0f8      	beq.n	800cff6 <__gethex+0x36>
 800d004:	f7ff ffc6 	bl	800cf94 <__hexdig_fun>
 800d008:	4604      	mov	r4, r0
 800d00a:	2800      	cmp	r0, #0
 800d00c:	d13a      	bne.n	800d084 <__gethex+0xc4>
 800d00e:	4652      	mov	r2, sl
 800d010:	4638      	mov	r0, r7
 800d012:	9903      	ldr	r1, [sp, #12]
 800d014:	f001 fbc5 	bl	800e7a2 <strncmp>
 800d018:	4605      	mov	r5, r0
 800d01a:	2800      	cmp	r0, #0
 800d01c:	d166      	bne.n	800d0ec <__gethex+0x12c>
 800d01e:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d022:	eb07 060a 	add.w	r6, r7, sl
 800d026:	f7ff ffb5 	bl	800cf94 <__hexdig_fun>
 800d02a:	2800      	cmp	r0, #0
 800d02c:	d060      	beq.n	800d0f0 <__gethex+0x130>
 800d02e:	4633      	mov	r3, r6
 800d030:	7818      	ldrb	r0, [r3, #0]
 800d032:	461f      	mov	r7, r3
 800d034:	2830      	cmp	r0, #48	; 0x30
 800d036:	f103 0301 	add.w	r3, r3, #1
 800d03a:	d0f9      	beq.n	800d030 <__gethex+0x70>
 800d03c:	f7ff ffaa 	bl	800cf94 <__hexdig_fun>
 800d040:	2301      	movs	r3, #1
 800d042:	fab0 f480 	clz	r4, r0
 800d046:	4635      	mov	r5, r6
 800d048:	0964      	lsrs	r4, r4, #5
 800d04a:	9301      	str	r3, [sp, #4]
 800d04c:	463a      	mov	r2, r7
 800d04e:	4616      	mov	r6, r2
 800d050:	7830      	ldrb	r0, [r6, #0]
 800d052:	3201      	adds	r2, #1
 800d054:	f7ff ff9e 	bl	800cf94 <__hexdig_fun>
 800d058:	2800      	cmp	r0, #0
 800d05a:	d1f8      	bne.n	800d04e <__gethex+0x8e>
 800d05c:	4652      	mov	r2, sl
 800d05e:	4630      	mov	r0, r6
 800d060:	9903      	ldr	r1, [sp, #12]
 800d062:	f001 fb9e 	bl	800e7a2 <strncmp>
 800d066:	b980      	cbnz	r0, 800d08a <__gethex+0xca>
 800d068:	b94d      	cbnz	r5, 800d07e <__gethex+0xbe>
 800d06a:	eb06 050a 	add.w	r5, r6, sl
 800d06e:	462a      	mov	r2, r5
 800d070:	4616      	mov	r6, r2
 800d072:	7830      	ldrb	r0, [r6, #0]
 800d074:	3201      	adds	r2, #1
 800d076:	f7ff ff8d 	bl	800cf94 <__hexdig_fun>
 800d07a:	2800      	cmp	r0, #0
 800d07c:	d1f8      	bne.n	800d070 <__gethex+0xb0>
 800d07e:	1bad      	subs	r5, r5, r6
 800d080:	00ad      	lsls	r5, r5, #2
 800d082:	e004      	b.n	800d08e <__gethex+0xce>
 800d084:	2400      	movs	r4, #0
 800d086:	4625      	mov	r5, r4
 800d088:	e7e0      	b.n	800d04c <__gethex+0x8c>
 800d08a:	2d00      	cmp	r5, #0
 800d08c:	d1f7      	bne.n	800d07e <__gethex+0xbe>
 800d08e:	7833      	ldrb	r3, [r6, #0]
 800d090:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d094:	2b50      	cmp	r3, #80	; 0x50
 800d096:	d139      	bne.n	800d10c <__gethex+0x14c>
 800d098:	7873      	ldrb	r3, [r6, #1]
 800d09a:	2b2b      	cmp	r3, #43	; 0x2b
 800d09c:	d02a      	beq.n	800d0f4 <__gethex+0x134>
 800d09e:	2b2d      	cmp	r3, #45	; 0x2d
 800d0a0:	d02c      	beq.n	800d0fc <__gethex+0x13c>
 800d0a2:	f04f 0900 	mov.w	r9, #0
 800d0a6:	1c71      	adds	r1, r6, #1
 800d0a8:	7808      	ldrb	r0, [r1, #0]
 800d0aa:	f7ff ff73 	bl	800cf94 <__hexdig_fun>
 800d0ae:	1e43      	subs	r3, r0, #1
 800d0b0:	b2db      	uxtb	r3, r3
 800d0b2:	2b18      	cmp	r3, #24
 800d0b4:	d82a      	bhi.n	800d10c <__gethex+0x14c>
 800d0b6:	f1a0 0210 	sub.w	r2, r0, #16
 800d0ba:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d0be:	f7ff ff69 	bl	800cf94 <__hexdig_fun>
 800d0c2:	1e43      	subs	r3, r0, #1
 800d0c4:	b2db      	uxtb	r3, r3
 800d0c6:	2b18      	cmp	r3, #24
 800d0c8:	d91b      	bls.n	800d102 <__gethex+0x142>
 800d0ca:	f1b9 0f00 	cmp.w	r9, #0
 800d0ce:	d000      	beq.n	800d0d2 <__gethex+0x112>
 800d0d0:	4252      	negs	r2, r2
 800d0d2:	4415      	add	r5, r2
 800d0d4:	f8cb 1000 	str.w	r1, [fp]
 800d0d8:	b1d4      	cbz	r4, 800d110 <__gethex+0x150>
 800d0da:	9b01      	ldr	r3, [sp, #4]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	bf14      	ite	ne
 800d0e0:	2700      	movne	r7, #0
 800d0e2:	2706      	moveq	r7, #6
 800d0e4:	4638      	mov	r0, r7
 800d0e6:	b00b      	add	sp, #44	; 0x2c
 800d0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ec:	463e      	mov	r6, r7
 800d0ee:	4625      	mov	r5, r4
 800d0f0:	2401      	movs	r4, #1
 800d0f2:	e7cc      	b.n	800d08e <__gethex+0xce>
 800d0f4:	f04f 0900 	mov.w	r9, #0
 800d0f8:	1cb1      	adds	r1, r6, #2
 800d0fa:	e7d5      	b.n	800d0a8 <__gethex+0xe8>
 800d0fc:	f04f 0901 	mov.w	r9, #1
 800d100:	e7fa      	b.n	800d0f8 <__gethex+0x138>
 800d102:	230a      	movs	r3, #10
 800d104:	fb03 0202 	mla	r2, r3, r2, r0
 800d108:	3a10      	subs	r2, #16
 800d10a:	e7d6      	b.n	800d0ba <__gethex+0xfa>
 800d10c:	4631      	mov	r1, r6
 800d10e:	e7e1      	b.n	800d0d4 <__gethex+0x114>
 800d110:	4621      	mov	r1, r4
 800d112:	1bf3      	subs	r3, r6, r7
 800d114:	3b01      	subs	r3, #1
 800d116:	2b07      	cmp	r3, #7
 800d118:	dc0a      	bgt.n	800d130 <__gethex+0x170>
 800d11a:	9802      	ldr	r0, [sp, #8]
 800d11c:	f000 fa8c 	bl	800d638 <_Balloc>
 800d120:	4604      	mov	r4, r0
 800d122:	b940      	cbnz	r0, 800d136 <__gethex+0x176>
 800d124:	4602      	mov	r2, r0
 800d126:	21de      	movs	r1, #222	; 0xde
 800d128:	4b5b      	ldr	r3, [pc, #364]	; (800d298 <__gethex+0x2d8>)
 800d12a:	485c      	ldr	r0, [pc, #368]	; (800d29c <__gethex+0x2dc>)
 800d12c:	f001 fc2e 	bl	800e98c <__assert_func>
 800d130:	3101      	adds	r1, #1
 800d132:	105b      	asrs	r3, r3, #1
 800d134:	e7ef      	b.n	800d116 <__gethex+0x156>
 800d136:	f04f 0b00 	mov.w	fp, #0
 800d13a:	f100 0914 	add.w	r9, r0, #20
 800d13e:	f1ca 0301 	rsb	r3, sl, #1
 800d142:	f8cd 9010 	str.w	r9, [sp, #16]
 800d146:	f8cd b004 	str.w	fp, [sp, #4]
 800d14a:	9308      	str	r3, [sp, #32]
 800d14c:	42b7      	cmp	r7, r6
 800d14e:	d33f      	bcc.n	800d1d0 <__gethex+0x210>
 800d150:	9f04      	ldr	r7, [sp, #16]
 800d152:	9b01      	ldr	r3, [sp, #4]
 800d154:	f847 3b04 	str.w	r3, [r7], #4
 800d158:	eba7 0709 	sub.w	r7, r7, r9
 800d15c:	10bf      	asrs	r7, r7, #2
 800d15e:	6127      	str	r7, [r4, #16]
 800d160:	4618      	mov	r0, r3
 800d162:	f000 fb5b 	bl	800d81c <__hi0bits>
 800d166:	017f      	lsls	r7, r7, #5
 800d168:	f8d8 6000 	ldr.w	r6, [r8]
 800d16c:	1a3f      	subs	r7, r7, r0
 800d16e:	42b7      	cmp	r7, r6
 800d170:	dd62      	ble.n	800d238 <__gethex+0x278>
 800d172:	1bbf      	subs	r7, r7, r6
 800d174:	4639      	mov	r1, r7
 800d176:	4620      	mov	r0, r4
 800d178:	f000 fef5 	bl	800df66 <__any_on>
 800d17c:	4682      	mov	sl, r0
 800d17e:	b1a8      	cbz	r0, 800d1ac <__gethex+0x1ec>
 800d180:	f04f 0a01 	mov.w	sl, #1
 800d184:	1e7b      	subs	r3, r7, #1
 800d186:	1159      	asrs	r1, r3, #5
 800d188:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800d18c:	f003 021f 	and.w	r2, r3, #31
 800d190:	fa0a f202 	lsl.w	r2, sl, r2
 800d194:	420a      	tst	r2, r1
 800d196:	d009      	beq.n	800d1ac <__gethex+0x1ec>
 800d198:	4553      	cmp	r3, sl
 800d19a:	dd05      	ble.n	800d1a8 <__gethex+0x1e8>
 800d19c:	4620      	mov	r0, r4
 800d19e:	1eb9      	subs	r1, r7, #2
 800d1a0:	f000 fee1 	bl	800df66 <__any_on>
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	d144      	bne.n	800d232 <__gethex+0x272>
 800d1a8:	f04f 0a02 	mov.w	sl, #2
 800d1ac:	4639      	mov	r1, r7
 800d1ae:	4620      	mov	r0, r4
 800d1b0:	f7ff fe9d 	bl	800ceee <rshift>
 800d1b4:	443d      	add	r5, r7
 800d1b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d1ba:	42ab      	cmp	r3, r5
 800d1bc:	da4a      	bge.n	800d254 <__gethex+0x294>
 800d1be:	4621      	mov	r1, r4
 800d1c0:	9802      	ldr	r0, [sp, #8]
 800d1c2:	f000 fa79 	bl	800d6b8 <_Bfree>
 800d1c6:	2300      	movs	r3, #0
 800d1c8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d1ca:	27a3      	movs	r7, #163	; 0xa3
 800d1cc:	6013      	str	r3, [r2, #0]
 800d1ce:	e789      	b.n	800d0e4 <__gethex+0x124>
 800d1d0:	1e73      	subs	r3, r6, #1
 800d1d2:	9a06      	ldr	r2, [sp, #24]
 800d1d4:	9307      	str	r3, [sp, #28]
 800d1d6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d1da:	4293      	cmp	r3, r2
 800d1dc:	d019      	beq.n	800d212 <__gethex+0x252>
 800d1de:	f1bb 0f20 	cmp.w	fp, #32
 800d1e2:	d107      	bne.n	800d1f4 <__gethex+0x234>
 800d1e4:	9b04      	ldr	r3, [sp, #16]
 800d1e6:	9a01      	ldr	r2, [sp, #4]
 800d1e8:	f843 2b04 	str.w	r2, [r3], #4
 800d1ec:	9304      	str	r3, [sp, #16]
 800d1ee:	2300      	movs	r3, #0
 800d1f0:	469b      	mov	fp, r3
 800d1f2:	9301      	str	r3, [sp, #4]
 800d1f4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800d1f8:	f7ff fecc 	bl	800cf94 <__hexdig_fun>
 800d1fc:	9b01      	ldr	r3, [sp, #4]
 800d1fe:	f000 000f 	and.w	r0, r0, #15
 800d202:	fa00 f00b 	lsl.w	r0, r0, fp
 800d206:	4303      	orrs	r3, r0
 800d208:	9301      	str	r3, [sp, #4]
 800d20a:	f10b 0b04 	add.w	fp, fp, #4
 800d20e:	9b07      	ldr	r3, [sp, #28]
 800d210:	e00d      	b.n	800d22e <__gethex+0x26e>
 800d212:	9a08      	ldr	r2, [sp, #32]
 800d214:	1e73      	subs	r3, r6, #1
 800d216:	4413      	add	r3, r2
 800d218:	42bb      	cmp	r3, r7
 800d21a:	d3e0      	bcc.n	800d1de <__gethex+0x21e>
 800d21c:	4618      	mov	r0, r3
 800d21e:	4652      	mov	r2, sl
 800d220:	9903      	ldr	r1, [sp, #12]
 800d222:	9309      	str	r3, [sp, #36]	; 0x24
 800d224:	f001 fabd 	bl	800e7a2 <strncmp>
 800d228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d22a:	2800      	cmp	r0, #0
 800d22c:	d1d7      	bne.n	800d1de <__gethex+0x21e>
 800d22e:	461e      	mov	r6, r3
 800d230:	e78c      	b.n	800d14c <__gethex+0x18c>
 800d232:	f04f 0a03 	mov.w	sl, #3
 800d236:	e7b9      	b.n	800d1ac <__gethex+0x1ec>
 800d238:	da09      	bge.n	800d24e <__gethex+0x28e>
 800d23a:	1bf7      	subs	r7, r6, r7
 800d23c:	4621      	mov	r1, r4
 800d23e:	463a      	mov	r2, r7
 800d240:	9802      	ldr	r0, [sp, #8]
 800d242:	f000 fc51 	bl	800dae8 <__lshift>
 800d246:	4604      	mov	r4, r0
 800d248:	1bed      	subs	r5, r5, r7
 800d24a:	f100 0914 	add.w	r9, r0, #20
 800d24e:	f04f 0a00 	mov.w	sl, #0
 800d252:	e7b0      	b.n	800d1b6 <__gethex+0x1f6>
 800d254:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800d258:	42a8      	cmp	r0, r5
 800d25a:	dd72      	ble.n	800d342 <__gethex+0x382>
 800d25c:	1b45      	subs	r5, r0, r5
 800d25e:	42ae      	cmp	r6, r5
 800d260:	dc35      	bgt.n	800d2ce <__gethex+0x30e>
 800d262:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d266:	2b02      	cmp	r3, #2
 800d268:	d029      	beq.n	800d2be <__gethex+0x2fe>
 800d26a:	2b03      	cmp	r3, #3
 800d26c:	d02b      	beq.n	800d2c6 <__gethex+0x306>
 800d26e:	2b01      	cmp	r3, #1
 800d270:	d11c      	bne.n	800d2ac <__gethex+0x2ec>
 800d272:	42ae      	cmp	r6, r5
 800d274:	d11a      	bne.n	800d2ac <__gethex+0x2ec>
 800d276:	2e01      	cmp	r6, #1
 800d278:	d112      	bne.n	800d2a0 <__gethex+0x2e0>
 800d27a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d27e:	9a05      	ldr	r2, [sp, #20]
 800d280:	2762      	movs	r7, #98	; 0x62
 800d282:	6013      	str	r3, [r2, #0]
 800d284:	2301      	movs	r3, #1
 800d286:	6123      	str	r3, [r4, #16]
 800d288:	f8c9 3000 	str.w	r3, [r9]
 800d28c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d28e:	601c      	str	r4, [r3, #0]
 800d290:	e728      	b.n	800d0e4 <__gethex+0x124>
 800d292:	bf00      	nop
 800d294:	080121dc 	.word	0x080121dc
 800d298:	08012100 	.word	0x08012100
 800d29c:	08012174 	.word	0x08012174
 800d2a0:	4620      	mov	r0, r4
 800d2a2:	1e71      	subs	r1, r6, #1
 800d2a4:	f000 fe5f 	bl	800df66 <__any_on>
 800d2a8:	2800      	cmp	r0, #0
 800d2aa:	d1e6      	bne.n	800d27a <__gethex+0x2ba>
 800d2ac:	4621      	mov	r1, r4
 800d2ae:	9802      	ldr	r0, [sp, #8]
 800d2b0:	f000 fa02 	bl	800d6b8 <_Bfree>
 800d2b4:	2300      	movs	r3, #0
 800d2b6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800d2b8:	2750      	movs	r7, #80	; 0x50
 800d2ba:	6013      	str	r3, [r2, #0]
 800d2bc:	e712      	b.n	800d0e4 <__gethex+0x124>
 800d2be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d2c0:	2b00      	cmp	r3, #0
 800d2c2:	d1f3      	bne.n	800d2ac <__gethex+0x2ec>
 800d2c4:	e7d9      	b.n	800d27a <__gethex+0x2ba>
 800d2c6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d1d6      	bne.n	800d27a <__gethex+0x2ba>
 800d2cc:	e7ee      	b.n	800d2ac <__gethex+0x2ec>
 800d2ce:	1e6f      	subs	r7, r5, #1
 800d2d0:	f1ba 0f00 	cmp.w	sl, #0
 800d2d4:	d132      	bne.n	800d33c <__gethex+0x37c>
 800d2d6:	b127      	cbz	r7, 800d2e2 <__gethex+0x322>
 800d2d8:	4639      	mov	r1, r7
 800d2da:	4620      	mov	r0, r4
 800d2dc:	f000 fe43 	bl	800df66 <__any_on>
 800d2e0:	4682      	mov	sl, r0
 800d2e2:	2101      	movs	r1, #1
 800d2e4:	117b      	asrs	r3, r7, #5
 800d2e6:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800d2ea:	f007 071f 	and.w	r7, r7, #31
 800d2ee:	fa01 f707 	lsl.w	r7, r1, r7
 800d2f2:	421f      	tst	r7, r3
 800d2f4:	f04f 0702 	mov.w	r7, #2
 800d2f8:	4629      	mov	r1, r5
 800d2fa:	4620      	mov	r0, r4
 800d2fc:	bf18      	it	ne
 800d2fe:	f04a 0a02 	orrne.w	sl, sl, #2
 800d302:	1b76      	subs	r6, r6, r5
 800d304:	f7ff fdf3 	bl	800ceee <rshift>
 800d308:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d30c:	f1ba 0f00 	cmp.w	sl, #0
 800d310:	d048      	beq.n	800d3a4 <__gethex+0x3e4>
 800d312:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d316:	2b02      	cmp	r3, #2
 800d318:	d015      	beq.n	800d346 <__gethex+0x386>
 800d31a:	2b03      	cmp	r3, #3
 800d31c:	d017      	beq.n	800d34e <__gethex+0x38e>
 800d31e:	2b01      	cmp	r3, #1
 800d320:	d109      	bne.n	800d336 <__gethex+0x376>
 800d322:	f01a 0f02 	tst.w	sl, #2
 800d326:	d006      	beq.n	800d336 <__gethex+0x376>
 800d328:	f8d9 0000 	ldr.w	r0, [r9]
 800d32c:	ea4a 0a00 	orr.w	sl, sl, r0
 800d330:	f01a 0f01 	tst.w	sl, #1
 800d334:	d10e      	bne.n	800d354 <__gethex+0x394>
 800d336:	f047 0710 	orr.w	r7, r7, #16
 800d33a:	e033      	b.n	800d3a4 <__gethex+0x3e4>
 800d33c:	f04f 0a01 	mov.w	sl, #1
 800d340:	e7cf      	b.n	800d2e2 <__gethex+0x322>
 800d342:	2701      	movs	r7, #1
 800d344:	e7e2      	b.n	800d30c <__gethex+0x34c>
 800d346:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d348:	f1c3 0301 	rsb	r3, r3, #1
 800d34c:	9315      	str	r3, [sp, #84]	; 0x54
 800d34e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d350:	2b00      	cmp	r3, #0
 800d352:	d0f0      	beq.n	800d336 <__gethex+0x376>
 800d354:	f04f 0c00 	mov.w	ip, #0
 800d358:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d35c:	f104 0314 	add.w	r3, r4, #20
 800d360:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d364:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d368:	4618      	mov	r0, r3
 800d36a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d36e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d372:	d01c      	beq.n	800d3ae <__gethex+0x3ee>
 800d374:	3201      	adds	r2, #1
 800d376:	6002      	str	r2, [r0, #0]
 800d378:	2f02      	cmp	r7, #2
 800d37a:	f104 0314 	add.w	r3, r4, #20
 800d37e:	d13d      	bne.n	800d3fc <__gethex+0x43c>
 800d380:	f8d8 2000 	ldr.w	r2, [r8]
 800d384:	3a01      	subs	r2, #1
 800d386:	42b2      	cmp	r2, r6
 800d388:	d10a      	bne.n	800d3a0 <__gethex+0x3e0>
 800d38a:	2201      	movs	r2, #1
 800d38c:	1171      	asrs	r1, r6, #5
 800d38e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d392:	f006 061f 	and.w	r6, r6, #31
 800d396:	fa02 f606 	lsl.w	r6, r2, r6
 800d39a:	421e      	tst	r6, r3
 800d39c:	bf18      	it	ne
 800d39e:	4617      	movne	r7, r2
 800d3a0:	f047 0720 	orr.w	r7, r7, #32
 800d3a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d3a6:	601c      	str	r4, [r3, #0]
 800d3a8:	9b05      	ldr	r3, [sp, #20]
 800d3aa:	601d      	str	r5, [r3, #0]
 800d3ac:	e69a      	b.n	800d0e4 <__gethex+0x124>
 800d3ae:	4299      	cmp	r1, r3
 800d3b0:	f843 cc04 	str.w	ip, [r3, #-4]
 800d3b4:	d8d8      	bhi.n	800d368 <__gethex+0x3a8>
 800d3b6:	68a3      	ldr	r3, [r4, #8]
 800d3b8:	459b      	cmp	fp, r3
 800d3ba:	db17      	blt.n	800d3ec <__gethex+0x42c>
 800d3bc:	6861      	ldr	r1, [r4, #4]
 800d3be:	9802      	ldr	r0, [sp, #8]
 800d3c0:	3101      	adds	r1, #1
 800d3c2:	f000 f939 	bl	800d638 <_Balloc>
 800d3c6:	4681      	mov	r9, r0
 800d3c8:	b918      	cbnz	r0, 800d3d2 <__gethex+0x412>
 800d3ca:	4602      	mov	r2, r0
 800d3cc:	2184      	movs	r1, #132	; 0x84
 800d3ce:	4b19      	ldr	r3, [pc, #100]	; (800d434 <__gethex+0x474>)
 800d3d0:	e6ab      	b.n	800d12a <__gethex+0x16a>
 800d3d2:	6922      	ldr	r2, [r4, #16]
 800d3d4:	f104 010c 	add.w	r1, r4, #12
 800d3d8:	3202      	adds	r2, #2
 800d3da:	0092      	lsls	r2, r2, #2
 800d3dc:	300c      	adds	r0, #12
 800d3de:	f000 f91d 	bl	800d61c <memcpy>
 800d3e2:	4621      	mov	r1, r4
 800d3e4:	9802      	ldr	r0, [sp, #8]
 800d3e6:	f000 f967 	bl	800d6b8 <_Bfree>
 800d3ea:	464c      	mov	r4, r9
 800d3ec:	6923      	ldr	r3, [r4, #16]
 800d3ee:	1c5a      	adds	r2, r3, #1
 800d3f0:	6122      	str	r2, [r4, #16]
 800d3f2:	2201      	movs	r2, #1
 800d3f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d3f8:	615a      	str	r2, [r3, #20]
 800d3fa:	e7bd      	b.n	800d378 <__gethex+0x3b8>
 800d3fc:	6922      	ldr	r2, [r4, #16]
 800d3fe:	455a      	cmp	r2, fp
 800d400:	dd0b      	ble.n	800d41a <__gethex+0x45a>
 800d402:	2101      	movs	r1, #1
 800d404:	4620      	mov	r0, r4
 800d406:	f7ff fd72 	bl	800ceee <rshift>
 800d40a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d40e:	3501      	adds	r5, #1
 800d410:	42ab      	cmp	r3, r5
 800d412:	f6ff aed4 	blt.w	800d1be <__gethex+0x1fe>
 800d416:	2701      	movs	r7, #1
 800d418:	e7c2      	b.n	800d3a0 <__gethex+0x3e0>
 800d41a:	f016 061f 	ands.w	r6, r6, #31
 800d41e:	d0fa      	beq.n	800d416 <__gethex+0x456>
 800d420:	4453      	add	r3, sl
 800d422:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d426:	f000 f9f9 	bl	800d81c <__hi0bits>
 800d42a:	f1c6 0620 	rsb	r6, r6, #32
 800d42e:	42b0      	cmp	r0, r6
 800d430:	dbe7      	blt.n	800d402 <__gethex+0x442>
 800d432:	e7f0      	b.n	800d416 <__gethex+0x456>
 800d434:	08012100 	.word	0x08012100

0800d438 <L_shift>:
 800d438:	f1c2 0208 	rsb	r2, r2, #8
 800d43c:	0092      	lsls	r2, r2, #2
 800d43e:	b570      	push	{r4, r5, r6, lr}
 800d440:	f1c2 0620 	rsb	r6, r2, #32
 800d444:	6843      	ldr	r3, [r0, #4]
 800d446:	6804      	ldr	r4, [r0, #0]
 800d448:	fa03 f506 	lsl.w	r5, r3, r6
 800d44c:	432c      	orrs	r4, r5
 800d44e:	40d3      	lsrs	r3, r2
 800d450:	6004      	str	r4, [r0, #0]
 800d452:	f840 3f04 	str.w	r3, [r0, #4]!
 800d456:	4288      	cmp	r0, r1
 800d458:	d3f4      	bcc.n	800d444 <L_shift+0xc>
 800d45a:	bd70      	pop	{r4, r5, r6, pc}

0800d45c <__match>:
 800d45c:	b530      	push	{r4, r5, lr}
 800d45e:	6803      	ldr	r3, [r0, #0]
 800d460:	3301      	adds	r3, #1
 800d462:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d466:	b914      	cbnz	r4, 800d46e <__match+0x12>
 800d468:	6003      	str	r3, [r0, #0]
 800d46a:	2001      	movs	r0, #1
 800d46c:	bd30      	pop	{r4, r5, pc}
 800d46e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d472:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d476:	2d19      	cmp	r5, #25
 800d478:	bf98      	it	ls
 800d47a:	3220      	addls	r2, #32
 800d47c:	42a2      	cmp	r2, r4
 800d47e:	d0f0      	beq.n	800d462 <__match+0x6>
 800d480:	2000      	movs	r0, #0
 800d482:	e7f3      	b.n	800d46c <__match+0x10>

0800d484 <__hexnan>:
 800d484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d488:	2500      	movs	r5, #0
 800d48a:	680b      	ldr	r3, [r1, #0]
 800d48c:	4682      	mov	sl, r0
 800d48e:	115e      	asrs	r6, r3, #5
 800d490:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d494:	f013 031f 	ands.w	r3, r3, #31
 800d498:	bf18      	it	ne
 800d49a:	3604      	addne	r6, #4
 800d49c:	1f37      	subs	r7, r6, #4
 800d49e:	46b9      	mov	r9, r7
 800d4a0:	463c      	mov	r4, r7
 800d4a2:	46ab      	mov	fp, r5
 800d4a4:	b087      	sub	sp, #28
 800d4a6:	4690      	mov	r8, r2
 800d4a8:	6802      	ldr	r2, [r0, #0]
 800d4aa:	9301      	str	r3, [sp, #4]
 800d4ac:	f846 5c04 	str.w	r5, [r6, #-4]
 800d4b0:	9502      	str	r5, [sp, #8]
 800d4b2:	7851      	ldrb	r1, [r2, #1]
 800d4b4:	1c53      	adds	r3, r2, #1
 800d4b6:	9303      	str	r3, [sp, #12]
 800d4b8:	b341      	cbz	r1, 800d50c <__hexnan+0x88>
 800d4ba:	4608      	mov	r0, r1
 800d4bc:	9205      	str	r2, [sp, #20]
 800d4be:	9104      	str	r1, [sp, #16]
 800d4c0:	f7ff fd68 	bl	800cf94 <__hexdig_fun>
 800d4c4:	2800      	cmp	r0, #0
 800d4c6:	d14f      	bne.n	800d568 <__hexnan+0xe4>
 800d4c8:	9904      	ldr	r1, [sp, #16]
 800d4ca:	9a05      	ldr	r2, [sp, #20]
 800d4cc:	2920      	cmp	r1, #32
 800d4ce:	d818      	bhi.n	800d502 <__hexnan+0x7e>
 800d4d0:	9b02      	ldr	r3, [sp, #8]
 800d4d2:	459b      	cmp	fp, r3
 800d4d4:	dd13      	ble.n	800d4fe <__hexnan+0x7a>
 800d4d6:	454c      	cmp	r4, r9
 800d4d8:	d206      	bcs.n	800d4e8 <__hexnan+0x64>
 800d4da:	2d07      	cmp	r5, #7
 800d4dc:	dc04      	bgt.n	800d4e8 <__hexnan+0x64>
 800d4de:	462a      	mov	r2, r5
 800d4e0:	4649      	mov	r1, r9
 800d4e2:	4620      	mov	r0, r4
 800d4e4:	f7ff ffa8 	bl	800d438 <L_shift>
 800d4e8:	4544      	cmp	r4, r8
 800d4ea:	d950      	bls.n	800d58e <__hexnan+0x10a>
 800d4ec:	2300      	movs	r3, #0
 800d4ee:	f1a4 0904 	sub.w	r9, r4, #4
 800d4f2:	f844 3c04 	str.w	r3, [r4, #-4]
 800d4f6:	461d      	mov	r5, r3
 800d4f8:	464c      	mov	r4, r9
 800d4fa:	f8cd b008 	str.w	fp, [sp, #8]
 800d4fe:	9a03      	ldr	r2, [sp, #12]
 800d500:	e7d7      	b.n	800d4b2 <__hexnan+0x2e>
 800d502:	2929      	cmp	r1, #41	; 0x29
 800d504:	d156      	bne.n	800d5b4 <__hexnan+0x130>
 800d506:	3202      	adds	r2, #2
 800d508:	f8ca 2000 	str.w	r2, [sl]
 800d50c:	f1bb 0f00 	cmp.w	fp, #0
 800d510:	d050      	beq.n	800d5b4 <__hexnan+0x130>
 800d512:	454c      	cmp	r4, r9
 800d514:	d206      	bcs.n	800d524 <__hexnan+0xa0>
 800d516:	2d07      	cmp	r5, #7
 800d518:	dc04      	bgt.n	800d524 <__hexnan+0xa0>
 800d51a:	462a      	mov	r2, r5
 800d51c:	4649      	mov	r1, r9
 800d51e:	4620      	mov	r0, r4
 800d520:	f7ff ff8a 	bl	800d438 <L_shift>
 800d524:	4544      	cmp	r4, r8
 800d526:	d934      	bls.n	800d592 <__hexnan+0x10e>
 800d528:	4623      	mov	r3, r4
 800d52a:	f1a8 0204 	sub.w	r2, r8, #4
 800d52e:	f853 1b04 	ldr.w	r1, [r3], #4
 800d532:	429f      	cmp	r7, r3
 800d534:	f842 1f04 	str.w	r1, [r2, #4]!
 800d538:	d2f9      	bcs.n	800d52e <__hexnan+0xaa>
 800d53a:	1b3b      	subs	r3, r7, r4
 800d53c:	f023 0303 	bic.w	r3, r3, #3
 800d540:	3304      	adds	r3, #4
 800d542:	3401      	adds	r4, #1
 800d544:	3e03      	subs	r6, #3
 800d546:	42b4      	cmp	r4, r6
 800d548:	bf88      	it	hi
 800d54a:	2304      	movhi	r3, #4
 800d54c:	2200      	movs	r2, #0
 800d54e:	4443      	add	r3, r8
 800d550:	f843 2b04 	str.w	r2, [r3], #4
 800d554:	429f      	cmp	r7, r3
 800d556:	d2fb      	bcs.n	800d550 <__hexnan+0xcc>
 800d558:	683b      	ldr	r3, [r7, #0]
 800d55a:	b91b      	cbnz	r3, 800d564 <__hexnan+0xe0>
 800d55c:	4547      	cmp	r7, r8
 800d55e:	d127      	bne.n	800d5b0 <__hexnan+0x12c>
 800d560:	2301      	movs	r3, #1
 800d562:	603b      	str	r3, [r7, #0]
 800d564:	2005      	movs	r0, #5
 800d566:	e026      	b.n	800d5b6 <__hexnan+0x132>
 800d568:	3501      	adds	r5, #1
 800d56a:	2d08      	cmp	r5, #8
 800d56c:	f10b 0b01 	add.w	fp, fp, #1
 800d570:	dd06      	ble.n	800d580 <__hexnan+0xfc>
 800d572:	4544      	cmp	r4, r8
 800d574:	d9c3      	bls.n	800d4fe <__hexnan+0x7a>
 800d576:	2300      	movs	r3, #0
 800d578:	2501      	movs	r5, #1
 800d57a:	f844 3c04 	str.w	r3, [r4, #-4]
 800d57e:	3c04      	subs	r4, #4
 800d580:	6822      	ldr	r2, [r4, #0]
 800d582:	f000 000f 	and.w	r0, r0, #15
 800d586:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800d58a:	6022      	str	r2, [r4, #0]
 800d58c:	e7b7      	b.n	800d4fe <__hexnan+0x7a>
 800d58e:	2508      	movs	r5, #8
 800d590:	e7b5      	b.n	800d4fe <__hexnan+0x7a>
 800d592:	9b01      	ldr	r3, [sp, #4]
 800d594:	2b00      	cmp	r3, #0
 800d596:	d0df      	beq.n	800d558 <__hexnan+0xd4>
 800d598:	f04f 32ff 	mov.w	r2, #4294967295
 800d59c:	f1c3 0320 	rsb	r3, r3, #32
 800d5a0:	fa22 f303 	lsr.w	r3, r2, r3
 800d5a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d5a8:	401a      	ands	r2, r3
 800d5aa:	f846 2c04 	str.w	r2, [r6, #-4]
 800d5ae:	e7d3      	b.n	800d558 <__hexnan+0xd4>
 800d5b0:	3f04      	subs	r7, #4
 800d5b2:	e7d1      	b.n	800d558 <__hexnan+0xd4>
 800d5b4:	2004      	movs	r0, #4
 800d5b6:	b007      	add	sp, #28
 800d5b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d5bc <_localeconv_r>:
 800d5bc:	4800      	ldr	r0, [pc, #0]	; (800d5c0 <_localeconv_r+0x4>)
 800d5be:	4770      	bx	lr
 800d5c0:	2000016c 	.word	0x2000016c

0800d5c4 <__retarget_lock_init_recursive>:
 800d5c4:	4770      	bx	lr

0800d5c6 <__retarget_lock_acquire_recursive>:
 800d5c6:	4770      	bx	lr

0800d5c8 <__retarget_lock_release_recursive>:
 800d5c8:	4770      	bx	lr
	...

0800d5cc <malloc>:
 800d5cc:	4b02      	ldr	r3, [pc, #8]	; (800d5d8 <malloc+0xc>)
 800d5ce:	4601      	mov	r1, r0
 800d5d0:	6818      	ldr	r0, [r3, #0]
 800d5d2:	f000 bd65 	b.w	800e0a0 <_malloc_r>
 800d5d6:	bf00      	nop
 800d5d8:	20000014 	.word	0x20000014

0800d5dc <__ascii_mbtowc>:
 800d5dc:	b082      	sub	sp, #8
 800d5de:	b901      	cbnz	r1, 800d5e2 <__ascii_mbtowc+0x6>
 800d5e0:	a901      	add	r1, sp, #4
 800d5e2:	b142      	cbz	r2, 800d5f6 <__ascii_mbtowc+0x1a>
 800d5e4:	b14b      	cbz	r3, 800d5fa <__ascii_mbtowc+0x1e>
 800d5e6:	7813      	ldrb	r3, [r2, #0]
 800d5e8:	600b      	str	r3, [r1, #0]
 800d5ea:	7812      	ldrb	r2, [r2, #0]
 800d5ec:	1e10      	subs	r0, r2, #0
 800d5ee:	bf18      	it	ne
 800d5f0:	2001      	movne	r0, #1
 800d5f2:	b002      	add	sp, #8
 800d5f4:	4770      	bx	lr
 800d5f6:	4610      	mov	r0, r2
 800d5f8:	e7fb      	b.n	800d5f2 <__ascii_mbtowc+0x16>
 800d5fa:	f06f 0001 	mvn.w	r0, #1
 800d5fe:	e7f8      	b.n	800d5f2 <__ascii_mbtowc+0x16>

0800d600 <memchr>:
 800d600:	4603      	mov	r3, r0
 800d602:	b510      	push	{r4, lr}
 800d604:	b2c9      	uxtb	r1, r1
 800d606:	4402      	add	r2, r0
 800d608:	4293      	cmp	r3, r2
 800d60a:	4618      	mov	r0, r3
 800d60c:	d101      	bne.n	800d612 <memchr+0x12>
 800d60e:	2000      	movs	r0, #0
 800d610:	e003      	b.n	800d61a <memchr+0x1a>
 800d612:	7804      	ldrb	r4, [r0, #0]
 800d614:	3301      	adds	r3, #1
 800d616:	428c      	cmp	r4, r1
 800d618:	d1f6      	bne.n	800d608 <memchr+0x8>
 800d61a:	bd10      	pop	{r4, pc}

0800d61c <memcpy>:
 800d61c:	440a      	add	r2, r1
 800d61e:	4291      	cmp	r1, r2
 800d620:	f100 33ff 	add.w	r3, r0, #4294967295
 800d624:	d100      	bne.n	800d628 <memcpy+0xc>
 800d626:	4770      	bx	lr
 800d628:	b510      	push	{r4, lr}
 800d62a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d62e:	4291      	cmp	r1, r2
 800d630:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d634:	d1f9      	bne.n	800d62a <memcpy+0xe>
 800d636:	bd10      	pop	{r4, pc}

0800d638 <_Balloc>:
 800d638:	b570      	push	{r4, r5, r6, lr}
 800d63a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d63c:	4604      	mov	r4, r0
 800d63e:	460d      	mov	r5, r1
 800d640:	b976      	cbnz	r6, 800d660 <_Balloc+0x28>
 800d642:	2010      	movs	r0, #16
 800d644:	f7ff ffc2 	bl	800d5cc <malloc>
 800d648:	4602      	mov	r2, r0
 800d64a:	6260      	str	r0, [r4, #36]	; 0x24
 800d64c:	b920      	cbnz	r0, 800d658 <_Balloc+0x20>
 800d64e:	2166      	movs	r1, #102	; 0x66
 800d650:	4b17      	ldr	r3, [pc, #92]	; (800d6b0 <_Balloc+0x78>)
 800d652:	4818      	ldr	r0, [pc, #96]	; (800d6b4 <_Balloc+0x7c>)
 800d654:	f001 f99a 	bl	800e98c <__assert_func>
 800d658:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d65c:	6006      	str	r6, [r0, #0]
 800d65e:	60c6      	str	r6, [r0, #12]
 800d660:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d662:	68f3      	ldr	r3, [r6, #12]
 800d664:	b183      	cbz	r3, 800d688 <_Balloc+0x50>
 800d666:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d668:	68db      	ldr	r3, [r3, #12]
 800d66a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d66e:	b9b8      	cbnz	r0, 800d6a0 <_Balloc+0x68>
 800d670:	2101      	movs	r1, #1
 800d672:	fa01 f605 	lsl.w	r6, r1, r5
 800d676:	1d72      	adds	r2, r6, #5
 800d678:	4620      	mov	r0, r4
 800d67a:	0092      	lsls	r2, r2, #2
 800d67c:	f000 fc94 	bl	800dfa8 <_calloc_r>
 800d680:	b160      	cbz	r0, 800d69c <_Balloc+0x64>
 800d682:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d686:	e00e      	b.n	800d6a6 <_Balloc+0x6e>
 800d688:	2221      	movs	r2, #33	; 0x21
 800d68a:	2104      	movs	r1, #4
 800d68c:	4620      	mov	r0, r4
 800d68e:	f000 fc8b 	bl	800dfa8 <_calloc_r>
 800d692:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d694:	60f0      	str	r0, [r6, #12]
 800d696:	68db      	ldr	r3, [r3, #12]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	d1e4      	bne.n	800d666 <_Balloc+0x2e>
 800d69c:	2000      	movs	r0, #0
 800d69e:	bd70      	pop	{r4, r5, r6, pc}
 800d6a0:	6802      	ldr	r2, [r0, #0]
 800d6a2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d6a6:	2300      	movs	r3, #0
 800d6a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d6ac:	e7f7      	b.n	800d69e <_Balloc+0x66>
 800d6ae:	bf00      	nop
 800d6b0:	0801208e 	.word	0x0801208e
 800d6b4:	080121f0 	.word	0x080121f0

0800d6b8 <_Bfree>:
 800d6b8:	b570      	push	{r4, r5, r6, lr}
 800d6ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d6bc:	4605      	mov	r5, r0
 800d6be:	460c      	mov	r4, r1
 800d6c0:	b976      	cbnz	r6, 800d6e0 <_Bfree+0x28>
 800d6c2:	2010      	movs	r0, #16
 800d6c4:	f7ff ff82 	bl	800d5cc <malloc>
 800d6c8:	4602      	mov	r2, r0
 800d6ca:	6268      	str	r0, [r5, #36]	; 0x24
 800d6cc:	b920      	cbnz	r0, 800d6d8 <_Bfree+0x20>
 800d6ce:	218a      	movs	r1, #138	; 0x8a
 800d6d0:	4b08      	ldr	r3, [pc, #32]	; (800d6f4 <_Bfree+0x3c>)
 800d6d2:	4809      	ldr	r0, [pc, #36]	; (800d6f8 <_Bfree+0x40>)
 800d6d4:	f001 f95a 	bl	800e98c <__assert_func>
 800d6d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d6dc:	6006      	str	r6, [r0, #0]
 800d6de:	60c6      	str	r6, [r0, #12]
 800d6e0:	b13c      	cbz	r4, 800d6f2 <_Bfree+0x3a>
 800d6e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d6e4:	6862      	ldr	r2, [r4, #4]
 800d6e6:	68db      	ldr	r3, [r3, #12]
 800d6e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d6ec:	6021      	str	r1, [r4, #0]
 800d6ee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d6f2:	bd70      	pop	{r4, r5, r6, pc}
 800d6f4:	0801208e 	.word	0x0801208e
 800d6f8:	080121f0 	.word	0x080121f0

0800d6fc <__multadd>:
 800d6fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d700:	4607      	mov	r7, r0
 800d702:	460c      	mov	r4, r1
 800d704:	461e      	mov	r6, r3
 800d706:	2000      	movs	r0, #0
 800d708:	690d      	ldr	r5, [r1, #16]
 800d70a:	f101 0c14 	add.w	ip, r1, #20
 800d70e:	f8dc 3000 	ldr.w	r3, [ip]
 800d712:	3001      	adds	r0, #1
 800d714:	b299      	uxth	r1, r3
 800d716:	fb02 6101 	mla	r1, r2, r1, r6
 800d71a:	0c1e      	lsrs	r6, r3, #16
 800d71c:	0c0b      	lsrs	r3, r1, #16
 800d71e:	fb02 3306 	mla	r3, r2, r6, r3
 800d722:	b289      	uxth	r1, r1
 800d724:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d728:	4285      	cmp	r5, r0
 800d72a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d72e:	f84c 1b04 	str.w	r1, [ip], #4
 800d732:	dcec      	bgt.n	800d70e <__multadd+0x12>
 800d734:	b30e      	cbz	r6, 800d77a <__multadd+0x7e>
 800d736:	68a3      	ldr	r3, [r4, #8]
 800d738:	42ab      	cmp	r3, r5
 800d73a:	dc19      	bgt.n	800d770 <__multadd+0x74>
 800d73c:	6861      	ldr	r1, [r4, #4]
 800d73e:	4638      	mov	r0, r7
 800d740:	3101      	adds	r1, #1
 800d742:	f7ff ff79 	bl	800d638 <_Balloc>
 800d746:	4680      	mov	r8, r0
 800d748:	b928      	cbnz	r0, 800d756 <__multadd+0x5a>
 800d74a:	4602      	mov	r2, r0
 800d74c:	21b5      	movs	r1, #181	; 0xb5
 800d74e:	4b0c      	ldr	r3, [pc, #48]	; (800d780 <__multadd+0x84>)
 800d750:	480c      	ldr	r0, [pc, #48]	; (800d784 <__multadd+0x88>)
 800d752:	f001 f91b 	bl	800e98c <__assert_func>
 800d756:	6922      	ldr	r2, [r4, #16]
 800d758:	f104 010c 	add.w	r1, r4, #12
 800d75c:	3202      	adds	r2, #2
 800d75e:	0092      	lsls	r2, r2, #2
 800d760:	300c      	adds	r0, #12
 800d762:	f7ff ff5b 	bl	800d61c <memcpy>
 800d766:	4621      	mov	r1, r4
 800d768:	4638      	mov	r0, r7
 800d76a:	f7ff ffa5 	bl	800d6b8 <_Bfree>
 800d76e:	4644      	mov	r4, r8
 800d770:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d774:	3501      	adds	r5, #1
 800d776:	615e      	str	r6, [r3, #20]
 800d778:	6125      	str	r5, [r4, #16]
 800d77a:	4620      	mov	r0, r4
 800d77c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d780:	08012100 	.word	0x08012100
 800d784:	080121f0 	.word	0x080121f0

0800d788 <__s2b>:
 800d788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d78c:	4615      	mov	r5, r2
 800d78e:	2209      	movs	r2, #9
 800d790:	461f      	mov	r7, r3
 800d792:	3308      	adds	r3, #8
 800d794:	460c      	mov	r4, r1
 800d796:	fb93 f3f2 	sdiv	r3, r3, r2
 800d79a:	4606      	mov	r6, r0
 800d79c:	2201      	movs	r2, #1
 800d79e:	2100      	movs	r1, #0
 800d7a0:	429a      	cmp	r2, r3
 800d7a2:	db09      	blt.n	800d7b8 <__s2b+0x30>
 800d7a4:	4630      	mov	r0, r6
 800d7a6:	f7ff ff47 	bl	800d638 <_Balloc>
 800d7aa:	b940      	cbnz	r0, 800d7be <__s2b+0x36>
 800d7ac:	4602      	mov	r2, r0
 800d7ae:	21ce      	movs	r1, #206	; 0xce
 800d7b0:	4b18      	ldr	r3, [pc, #96]	; (800d814 <__s2b+0x8c>)
 800d7b2:	4819      	ldr	r0, [pc, #100]	; (800d818 <__s2b+0x90>)
 800d7b4:	f001 f8ea 	bl	800e98c <__assert_func>
 800d7b8:	0052      	lsls	r2, r2, #1
 800d7ba:	3101      	adds	r1, #1
 800d7bc:	e7f0      	b.n	800d7a0 <__s2b+0x18>
 800d7be:	9b08      	ldr	r3, [sp, #32]
 800d7c0:	2d09      	cmp	r5, #9
 800d7c2:	6143      	str	r3, [r0, #20]
 800d7c4:	f04f 0301 	mov.w	r3, #1
 800d7c8:	6103      	str	r3, [r0, #16]
 800d7ca:	dd16      	ble.n	800d7fa <__s2b+0x72>
 800d7cc:	f104 0909 	add.w	r9, r4, #9
 800d7d0:	46c8      	mov	r8, r9
 800d7d2:	442c      	add	r4, r5
 800d7d4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d7d8:	4601      	mov	r1, r0
 800d7da:	220a      	movs	r2, #10
 800d7dc:	4630      	mov	r0, r6
 800d7de:	3b30      	subs	r3, #48	; 0x30
 800d7e0:	f7ff ff8c 	bl	800d6fc <__multadd>
 800d7e4:	45a0      	cmp	r8, r4
 800d7e6:	d1f5      	bne.n	800d7d4 <__s2b+0x4c>
 800d7e8:	f1a5 0408 	sub.w	r4, r5, #8
 800d7ec:	444c      	add	r4, r9
 800d7ee:	1b2d      	subs	r5, r5, r4
 800d7f0:	1963      	adds	r3, r4, r5
 800d7f2:	42bb      	cmp	r3, r7
 800d7f4:	db04      	blt.n	800d800 <__s2b+0x78>
 800d7f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7fa:	2509      	movs	r5, #9
 800d7fc:	340a      	adds	r4, #10
 800d7fe:	e7f6      	b.n	800d7ee <__s2b+0x66>
 800d800:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d804:	4601      	mov	r1, r0
 800d806:	220a      	movs	r2, #10
 800d808:	4630      	mov	r0, r6
 800d80a:	3b30      	subs	r3, #48	; 0x30
 800d80c:	f7ff ff76 	bl	800d6fc <__multadd>
 800d810:	e7ee      	b.n	800d7f0 <__s2b+0x68>
 800d812:	bf00      	nop
 800d814:	08012100 	.word	0x08012100
 800d818:	080121f0 	.word	0x080121f0

0800d81c <__hi0bits>:
 800d81c:	0c02      	lsrs	r2, r0, #16
 800d81e:	0412      	lsls	r2, r2, #16
 800d820:	4603      	mov	r3, r0
 800d822:	b9ca      	cbnz	r2, 800d858 <__hi0bits+0x3c>
 800d824:	0403      	lsls	r3, r0, #16
 800d826:	2010      	movs	r0, #16
 800d828:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d82c:	bf04      	itt	eq
 800d82e:	021b      	lsleq	r3, r3, #8
 800d830:	3008      	addeq	r0, #8
 800d832:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d836:	bf04      	itt	eq
 800d838:	011b      	lsleq	r3, r3, #4
 800d83a:	3004      	addeq	r0, #4
 800d83c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d840:	bf04      	itt	eq
 800d842:	009b      	lsleq	r3, r3, #2
 800d844:	3002      	addeq	r0, #2
 800d846:	2b00      	cmp	r3, #0
 800d848:	db05      	blt.n	800d856 <__hi0bits+0x3a>
 800d84a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d84e:	f100 0001 	add.w	r0, r0, #1
 800d852:	bf08      	it	eq
 800d854:	2020      	moveq	r0, #32
 800d856:	4770      	bx	lr
 800d858:	2000      	movs	r0, #0
 800d85a:	e7e5      	b.n	800d828 <__hi0bits+0xc>

0800d85c <__lo0bits>:
 800d85c:	6803      	ldr	r3, [r0, #0]
 800d85e:	4602      	mov	r2, r0
 800d860:	f013 0007 	ands.w	r0, r3, #7
 800d864:	d00b      	beq.n	800d87e <__lo0bits+0x22>
 800d866:	07d9      	lsls	r1, r3, #31
 800d868:	d421      	bmi.n	800d8ae <__lo0bits+0x52>
 800d86a:	0798      	lsls	r0, r3, #30
 800d86c:	bf49      	itett	mi
 800d86e:	085b      	lsrmi	r3, r3, #1
 800d870:	089b      	lsrpl	r3, r3, #2
 800d872:	2001      	movmi	r0, #1
 800d874:	6013      	strmi	r3, [r2, #0]
 800d876:	bf5c      	itt	pl
 800d878:	2002      	movpl	r0, #2
 800d87a:	6013      	strpl	r3, [r2, #0]
 800d87c:	4770      	bx	lr
 800d87e:	b299      	uxth	r1, r3
 800d880:	b909      	cbnz	r1, 800d886 <__lo0bits+0x2a>
 800d882:	2010      	movs	r0, #16
 800d884:	0c1b      	lsrs	r3, r3, #16
 800d886:	b2d9      	uxtb	r1, r3
 800d888:	b909      	cbnz	r1, 800d88e <__lo0bits+0x32>
 800d88a:	3008      	adds	r0, #8
 800d88c:	0a1b      	lsrs	r3, r3, #8
 800d88e:	0719      	lsls	r1, r3, #28
 800d890:	bf04      	itt	eq
 800d892:	091b      	lsreq	r3, r3, #4
 800d894:	3004      	addeq	r0, #4
 800d896:	0799      	lsls	r1, r3, #30
 800d898:	bf04      	itt	eq
 800d89a:	089b      	lsreq	r3, r3, #2
 800d89c:	3002      	addeq	r0, #2
 800d89e:	07d9      	lsls	r1, r3, #31
 800d8a0:	d403      	bmi.n	800d8aa <__lo0bits+0x4e>
 800d8a2:	085b      	lsrs	r3, r3, #1
 800d8a4:	f100 0001 	add.w	r0, r0, #1
 800d8a8:	d003      	beq.n	800d8b2 <__lo0bits+0x56>
 800d8aa:	6013      	str	r3, [r2, #0]
 800d8ac:	4770      	bx	lr
 800d8ae:	2000      	movs	r0, #0
 800d8b0:	4770      	bx	lr
 800d8b2:	2020      	movs	r0, #32
 800d8b4:	4770      	bx	lr
	...

0800d8b8 <__i2b>:
 800d8b8:	b510      	push	{r4, lr}
 800d8ba:	460c      	mov	r4, r1
 800d8bc:	2101      	movs	r1, #1
 800d8be:	f7ff febb 	bl	800d638 <_Balloc>
 800d8c2:	4602      	mov	r2, r0
 800d8c4:	b928      	cbnz	r0, 800d8d2 <__i2b+0x1a>
 800d8c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d8ca:	4b04      	ldr	r3, [pc, #16]	; (800d8dc <__i2b+0x24>)
 800d8cc:	4804      	ldr	r0, [pc, #16]	; (800d8e0 <__i2b+0x28>)
 800d8ce:	f001 f85d 	bl	800e98c <__assert_func>
 800d8d2:	2301      	movs	r3, #1
 800d8d4:	6144      	str	r4, [r0, #20]
 800d8d6:	6103      	str	r3, [r0, #16]
 800d8d8:	bd10      	pop	{r4, pc}
 800d8da:	bf00      	nop
 800d8dc:	08012100 	.word	0x08012100
 800d8e0:	080121f0 	.word	0x080121f0

0800d8e4 <__multiply>:
 800d8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e8:	4691      	mov	r9, r2
 800d8ea:	690a      	ldr	r2, [r1, #16]
 800d8ec:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d8f0:	460c      	mov	r4, r1
 800d8f2:	429a      	cmp	r2, r3
 800d8f4:	bfbe      	ittt	lt
 800d8f6:	460b      	movlt	r3, r1
 800d8f8:	464c      	movlt	r4, r9
 800d8fa:	4699      	movlt	r9, r3
 800d8fc:	6927      	ldr	r7, [r4, #16]
 800d8fe:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d902:	68a3      	ldr	r3, [r4, #8]
 800d904:	6861      	ldr	r1, [r4, #4]
 800d906:	eb07 060a 	add.w	r6, r7, sl
 800d90a:	42b3      	cmp	r3, r6
 800d90c:	b085      	sub	sp, #20
 800d90e:	bfb8      	it	lt
 800d910:	3101      	addlt	r1, #1
 800d912:	f7ff fe91 	bl	800d638 <_Balloc>
 800d916:	b930      	cbnz	r0, 800d926 <__multiply+0x42>
 800d918:	4602      	mov	r2, r0
 800d91a:	f240 115d 	movw	r1, #349	; 0x15d
 800d91e:	4b43      	ldr	r3, [pc, #268]	; (800da2c <__multiply+0x148>)
 800d920:	4843      	ldr	r0, [pc, #268]	; (800da30 <__multiply+0x14c>)
 800d922:	f001 f833 	bl	800e98c <__assert_func>
 800d926:	f100 0514 	add.w	r5, r0, #20
 800d92a:	462b      	mov	r3, r5
 800d92c:	2200      	movs	r2, #0
 800d92e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d932:	4543      	cmp	r3, r8
 800d934:	d321      	bcc.n	800d97a <__multiply+0x96>
 800d936:	f104 0314 	add.w	r3, r4, #20
 800d93a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d93e:	f109 0314 	add.w	r3, r9, #20
 800d942:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d946:	9202      	str	r2, [sp, #8]
 800d948:	1b3a      	subs	r2, r7, r4
 800d94a:	3a15      	subs	r2, #21
 800d94c:	f022 0203 	bic.w	r2, r2, #3
 800d950:	3204      	adds	r2, #4
 800d952:	f104 0115 	add.w	r1, r4, #21
 800d956:	428f      	cmp	r7, r1
 800d958:	bf38      	it	cc
 800d95a:	2204      	movcc	r2, #4
 800d95c:	9201      	str	r2, [sp, #4]
 800d95e:	9a02      	ldr	r2, [sp, #8]
 800d960:	9303      	str	r3, [sp, #12]
 800d962:	429a      	cmp	r2, r3
 800d964:	d80c      	bhi.n	800d980 <__multiply+0x9c>
 800d966:	2e00      	cmp	r6, #0
 800d968:	dd03      	ble.n	800d972 <__multiply+0x8e>
 800d96a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d059      	beq.n	800da26 <__multiply+0x142>
 800d972:	6106      	str	r6, [r0, #16]
 800d974:	b005      	add	sp, #20
 800d976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d97a:	f843 2b04 	str.w	r2, [r3], #4
 800d97e:	e7d8      	b.n	800d932 <__multiply+0x4e>
 800d980:	f8b3 a000 	ldrh.w	sl, [r3]
 800d984:	f1ba 0f00 	cmp.w	sl, #0
 800d988:	d023      	beq.n	800d9d2 <__multiply+0xee>
 800d98a:	46a9      	mov	r9, r5
 800d98c:	f04f 0c00 	mov.w	ip, #0
 800d990:	f104 0e14 	add.w	lr, r4, #20
 800d994:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d998:	f8d9 1000 	ldr.w	r1, [r9]
 800d99c:	fa1f fb82 	uxth.w	fp, r2
 800d9a0:	b289      	uxth	r1, r1
 800d9a2:	fb0a 110b 	mla	r1, sl, fp, r1
 800d9a6:	4461      	add	r1, ip
 800d9a8:	f8d9 c000 	ldr.w	ip, [r9]
 800d9ac:	0c12      	lsrs	r2, r2, #16
 800d9ae:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d9b2:	fb0a c202 	mla	r2, sl, r2, ip
 800d9b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d9ba:	b289      	uxth	r1, r1
 800d9bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d9c0:	4577      	cmp	r7, lr
 800d9c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d9c6:	f849 1b04 	str.w	r1, [r9], #4
 800d9ca:	d8e3      	bhi.n	800d994 <__multiply+0xb0>
 800d9cc:	9a01      	ldr	r2, [sp, #4]
 800d9ce:	f845 c002 	str.w	ip, [r5, r2]
 800d9d2:	9a03      	ldr	r2, [sp, #12]
 800d9d4:	3304      	adds	r3, #4
 800d9d6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d9da:	f1b9 0f00 	cmp.w	r9, #0
 800d9de:	d020      	beq.n	800da22 <__multiply+0x13e>
 800d9e0:	46ae      	mov	lr, r5
 800d9e2:	f04f 0a00 	mov.w	sl, #0
 800d9e6:	6829      	ldr	r1, [r5, #0]
 800d9e8:	f104 0c14 	add.w	ip, r4, #20
 800d9ec:	f8bc b000 	ldrh.w	fp, [ip]
 800d9f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d9f4:	b289      	uxth	r1, r1
 800d9f6:	fb09 220b 	mla	r2, r9, fp, r2
 800d9fa:	4492      	add	sl, r2
 800d9fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800da00:	f84e 1b04 	str.w	r1, [lr], #4
 800da04:	f85c 2b04 	ldr.w	r2, [ip], #4
 800da08:	f8be 1000 	ldrh.w	r1, [lr]
 800da0c:	0c12      	lsrs	r2, r2, #16
 800da0e:	fb09 1102 	mla	r1, r9, r2, r1
 800da12:	4567      	cmp	r7, ip
 800da14:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800da18:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800da1c:	d8e6      	bhi.n	800d9ec <__multiply+0x108>
 800da1e:	9a01      	ldr	r2, [sp, #4]
 800da20:	50a9      	str	r1, [r5, r2]
 800da22:	3504      	adds	r5, #4
 800da24:	e79b      	b.n	800d95e <__multiply+0x7a>
 800da26:	3e01      	subs	r6, #1
 800da28:	e79d      	b.n	800d966 <__multiply+0x82>
 800da2a:	bf00      	nop
 800da2c:	08012100 	.word	0x08012100
 800da30:	080121f0 	.word	0x080121f0

0800da34 <__pow5mult>:
 800da34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da38:	4615      	mov	r5, r2
 800da3a:	f012 0203 	ands.w	r2, r2, #3
 800da3e:	4606      	mov	r6, r0
 800da40:	460f      	mov	r7, r1
 800da42:	d007      	beq.n	800da54 <__pow5mult+0x20>
 800da44:	4c25      	ldr	r4, [pc, #148]	; (800dadc <__pow5mult+0xa8>)
 800da46:	3a01      	subs	r2, #1
 800da48:	2300      	movs	r3, #0
 800da4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800da4e:	f7ff fe55 	bl	800d6fc <__multadd>
 800da52:	4607      	mov	r7, r0
 800da54:	10ad      	asrs	r5, r5, #2
 800da56:	d03d      	beq.n	800dad4 <__pow5mult+0xa0>
 800da58:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800da5a:	b97c      	cbnz	r4, 800da7c <__pow5mult+0x48>
 800da5c:	2010      	movs	r0, #16
 800da5e:	f7ff fdb5 	bl	800d5cc <malloc>
 800da62:	4602      	mov	r2, r0
 800da64:	6270      	str	r0, [r6, #36]	; 0x24
 800da66:	b928      	cbnz	r0, 800da74 <__pow5mult+0x40>
 800da68:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800da6c:	4b1c      	ldr	r3, [pc, #112]	; (800dae0 <__pow5mult+0xac>)
 800da6e:	481d      	ldr	r0, [pc, #116]	; (800dae4 <__pow5mult+0xb0>)
 800da70:	f000 ff8c 	bl	800e98c <__assert_func>
 800da74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800da78:	6004      	str	r4, [r0, #0]
 800da7a:	60c4      	str	r4, [r0, #12]
 800da7c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800da80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800da84:	b94c      	cbnz	r4, 800da9a <__pow5mult+0x66>
 800da86:	f240 2171 	movw	r1, #625	; 0x271
 800da8a:	4630      	mov	r0, r6
 800da8c:	f7ff ff14 	bl	800d8b8 <__i2b>
 800da90:	2300      	movs	r3, #0
 800da92:	4604      	mov	r4, r0
 800da94:	f8c8 0008 	str.w	r0, [r8, #8]
 800da98:	6003      	str	r3, [r0, #0]
 800da9a:	f04f 0900 	mov.w	r9, #0
 800da9e:	07eb      	lsls	r3, r5, #31
 800daa0:	d50a      	bpl.n	800dab8 <__pow5mult+0x84>
 800daa2:	4639      	mov	r1, r7
 800daa4:	4622      	mov	r2, r4
 800daa6:	4630      	mov	r0, r6
 800daa8:	f7ff ff1c 	bl	800d8e4 <__multiply>
 800daac:	4680      	mov	r8, r0
 800daae:	4639      	mov	r1, r7
 800dab0:	4630      	mov	r0, r6
 800dab2:	f7ff fe01 	bl	800d6b8 <_Bfree>
 800dab6:	4647      	mov	r7, r8
 800dab8:	106d      	asrs	r5, r5, #1
 800daba:	d00b      	beq.n	800dad4 <__pow5mult+0xa0>
 800dabc:	6820      	ldr	r0, [r4, #0]
 800dabe:	b938      	cbnz	r0, 800dad0 <__pow5mult+0x9c>
 800dac0:	4622      	mov	r2, r4
 800dac2:	4621      	mov	r1, r4
 800dac4:	4630      	mov	r0, r6
 800dac6:	f7ff ff0d 	bl	800d8e4 <__multiply>
 800daca:	6020      	str	r0, [r4, #0]
 800dacc:	f8c0 9000 	str.w	r9, [r0]
 800dad0:	4604      	mov	r4, r0
 800dad2:	e7e4      	b.n	800da9e <__pow5mult+0x6a>
 800dad4:	4638      	mov	r0, r7
 800dad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dada:	bf00      	nop
 800dadc:	08012340 	.word	0x08012340
 800dae0:	0801208e 	.word	0x0801208e
 800dae4:	080121f0 	.word	0x080121f0

0800dae8 <__lshift>:
 800dae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800daec:	460c      	mov	r4, r1
 800daee:	4607      	mov	r7, r0
 800daf0:	4691      	mov	r9, r2
 800daf2:	6923      	ldr	r3, [r4, #16]
 800daf4:	6849      	ldr	r1, [r1, #4]
 800daf6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dafa:	68a3      	ldr	r3, [r4, #8]
 800dafc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800db00:	f108 0601 	add.w	r6, r8, #1
 800db04:	42b3      	cmp	r3, r6
 800db06:	db0b      	blt.n	800db20 <__lshift+0x38>
 800db08:	4638      	mov	r0, r7
 800db0a:	f7ff fd95 	bl	800d638 <_Balloc>
 800db0e:	4605      	mov	r5, r0
 800db10:	b948      	cbnz	r0, 800db26 <__lshift+0x3e>
 800db12:	4602      	mov	r2, r0
 800db14:	f240 11d9 	movw	r1, #473	; 0x1d9
 800db18:	4b29      	ldr	r3, [pc, #164]	; (800dbc0 <__lshift+0xd8>)
 800db1a:	482a      	ldr	r0, [pc, #168]	; (800dbc4 <__lshift+0xdc>)
 800db1c:	f000 ff36 	bl	800e98c <__assert_func>
 800db20:	3101      	adds	r1, #1
 800db22:	005b      	lsls	r3, r3, #1
 800db24:	e7ee      	b.n	800db04 <__lshift+0x1c>
 800db26:	2300      	movs	r3, #0
 800db28:	f100 0114 	add.w	r1, r0, #20
 800db2c:	f100 0210 	add.w	r2, r0, #16
 800db30:	4618      	mov	r0, r3
 800db32:	4553      	cmp	r3, sl
 800db34:	db37      	blt.n	800dba6 <__lshift+0xbe>
 800db36:	6920      	ldr	r0, [r4, #16]
 800db38:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800db3c:	f104 0314 	add.w	r3, r4, #20
 800db40:	f019 091f 	ands.w	r9, r9, #31
 800db44:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800db48:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800db4c:	d02f      	beq.n	800dbae <__lshift+0xc6>
 800db4e:	468a      	mov	sl, r1
 800db50:	f04f 0c00 	mov.w	ip, #0
 800db54:	f1c9 0e20 	rsb	lr, r9, #32
 800db58:	681a      	ldr	r2, [r3, #0]
 800db5a:	fa02 f209 	lsl.w	r2, r2, r9
 800db5e:	ea42 020c 	orr.w	r2, r2, ip
 800db62:	f84a 2b04 	str.w	r2, [sl], #4
 800db66:	f853 2b04 	ldr.w	r2, [r3], #4
 800db6a:	4298      	cmp	r0, r3
 800db6c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800db70:	d8f2      	bhi.n	800db58 <__lshift+0x70>
 800db72:	1b03      	subs	r3, r0, r4
 800db74:	3b15      	subs	r3, #21
 800db76:	f023 0303 	bic.w	r3, r3, #3
 800db7a:	3304      	adds	r3, #4
 800db7c:	f104 0215 	add.w	r2, r4, #21
 800db80:	4290      	cmp	r0, r2
 800db82:	bf38      	it	cc
 800db84:	2304      	movcc	r3, #4
 800db86:	f841 c003 	str.w	ip, [r1, r3]
 800db8a:	f1bc 0f00 	cmp.w	ip, #0
 800db8e:	d001      	beq.n	800db94 <__lshift+0xac>
 800db90:	f108 0602 	add.w	r6, r8, #2
 800db94:	3e01      	subs	r6, #1
 800db96:	4638      	mov	r0, r7
 800db98:	4621      	mov	r1, r4
 800db9a:	612e      	str	r6, [r5, #16]
 800db9c:	f7ff fd8c 	bl	800d6b8 <_Bfree>
 800dba0:	4628      	mov	r0, r5
 800dba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dba6:	f842 0f04 	str.w	r0, [r2, #4]!
 800dbaa:	3301      	adds	r3, #1
 800dbac:	e7c1      	b.n	800db32 <__lshift+0x4a>
 800dbae:	3904      	subs	r1, #4
 800dbb0:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbb4:	4298      	cmp	r0, r3
 800dbb6:	f841 2f04 	str.w	r2, [r1, #4]!
 800dbba:	d8f9      	bhi.n	800dbb0 <__lshift+0xc8>
 800dbbc:	e7ea      	b.n	800db94 <__lshift+0xac>
 800dbbe:	bf00      	nop
 800dbc0:	08012100 	.word	0x08012100
 800dbc4:	080121f0 	.word	0x080121f0

0800dbc8 <__mcmp>:
 800dbc8:	4603      	mov	r3, r0
 800dbca:	690a      	ldr	r2, [r1, #16]
 800dbcc:	6900      	ldr	r0, [r0, #16]
 800dbce:	b530      	push	{r4, r5, lr}
 800dbd0:	1a80      	subs	r0, r0, r2
 800dbd2:	d10d      	bne.n	800dbf0 <__mcmp+0x28>
 800dbd4:	3314      	adds	r3, #20
 800dbd6:	3114      	adds	r1, #20
 800dbd8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800dbdc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800dbe0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800dbe4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800dbe8:	4295      	cmp	r5, r2
 800dbea:	d002      	beq.n	800dbf2 <__mcmp+0x2a>
 800dbec:	d304      	bcc.n	800dbf8 <__mcmp+0x30>
 800dbee:	2001      	movs	r0, #1
 800dbf0:	bd30      	pop	{r4, r5, pc}
 800dbf2:	42a3      	cmp	r3, r4
 800dbf4:	d3f4      	bcc.n	800dbe0 <__mcmp+0x18>
 800dbf6:	e7fb      	b.n	800dbf0 <__mcmp+0x28>
 800dbf8:	f04f 30ff 	mov.w	r0, #4294967295
 800dbfc:	e7f8      	b.n	800dbf0 <__mcmp+0x28>
	...

0800dc00 <__mdiff>:
 800dc00:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc04:	460d      	mov	r5, r1
 800dc06:	4607      	mov	r7, r0
 800dc08:	4611      	mov	r1, r2
 800dc0a:	4628      	mov	r0, r5
 800dc0c:	4614      	mov	r4, r2
 800dc0e:	f7ff ffdb 	bl	800dbc8 <__mcmp>
 800dc12:	1e06      	subs	r6, r0, #0
 800dc14:	d111      	bne.n	800dc3a <__mdiff+0x3a>
 800dc16:	4631      	mov	r1, r6
 800dc18:	4638      	mov	r0, r7
 800dc1a:	f7ff fd0d 	bl	800d638 <_Balloc>
 800dc1e:	4602      	mov	r2, r0
 800dc20:	b928      	cbnz	r0, 800dc2e <__mdiff+0x2e>
 800dc22:	f240 2132 	movw	r1, #562	; 0x232
 800dc26:	4b3a      	ldr	r3, [pc, #232]	; (800dd10 <__mdiff+0x110>)
 800dc28:	483a      	ldr	r0, [pc, #232]	; (800dd14 <__mdiff+0x114>)
 800dc2a:	f000 feaf 	bl	800e98c <__assert_func>
 800dc2e:	2301      	movs	r3, #1
 800dc30:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800dc34:	4610      	mov	r0, r2
 800dc36:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc3a:	bfa4      	itt	ge
 800dc3c:	4623      	movge	r3, r4
 800dc3e:	462c      	movge	r4, r5
 800dc40:	4638      	mov	r0, r7
 800dc42:	6861      	ldr	r1, [r4, #4]
 800dc44:	bfa6      	itte	ge
 800dc46:	461d      	movge	r5, r3
 800dc48:	2600      	movge	r6, #0
 800dc4a:	2601      	movlt	r6, #1
 800dc4c:	f7ff fcf4 	bl	800d638 <_Balloc>
 800dc50:	4602      	mov	r2, r0
 800dc52:	b918      	cbnz	r0, 800dc5c <__mdiff+0x5c>
 800dc54:	f44f 7110 	mov.w	r1, #576	; 0x240
 800dc58:	4b2d      	ldr	r3, [pc, #180]	; (800dd10 <__mdiff+0x110>)
 800dc5a:	e7e5      	b.n	800dc28 <__mdiff+0x28>
 800dc5c:	f102 0814 	add.w	r8, r2, #20
 800dc60:	46c2      	mov	sl, r8
 800dc62:	f04f 0c00 	mov.w	ip, #0
 800dc66:	6927      	ldr	r7, [r4, #16]
 800dc68:	60c6      	str	r6, [r0, #12]
 800dc6a:	692e      	ldr	r6, [r5, #16]
 800dc6c:	f104 0014 	add.w	r0, r4, #20
 800dc70:	f105 0914 	add.w	r9, r5, #20
 800dc74:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800dc78:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800dc7c:	3410      	adds	r4, #16
 800dc7e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800dc82:	f859 3b04 	ldr.w	r3, [r9], #4
 800dc86:	fa1f f18b 	uxth.w	r1, fp
 800dc8a:	448c      	add	ip, r1
 800dc8c:	b299      	uxth	r1, r3
 800dc8e:	0c1b      	lsrs	r3, r3, #16
 800dc90:	ebac 0101 	sub.w	r1, ip, r1
 800dc94:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800dc98:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800dc9c:	b289      	uxth	r1, r1
 800dc9e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800dca2:	454e      	cmp	r6, r9
 800dca4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800dca8:	f84a 3b04 	str.w	r3, [sl], #4
 800dcac:	d8e7      	bhi.n	800dc7e <__mdiff+0x7e>
 800dcae:	1b73      	subs	r3, r6, r5
 800dcb0:	3b15      	subs	r3, #21
 800dcb2:	f023 0303 	bic.w	r3, r3, #3
 800dcb6:	3515      	adds	r5, #21
 800dcb8:	3304      	adds	r3, #4
 800dcba:	42ae      	cmp	r6, r5
 800dcbc:	bf38      	it	cc
 800dcbe:	2304      	movcc	r3, #4
 800dcc0:	4418      	add	r0, r3
 800dcc2:	4443      	add	r3, r8
 800dcc4:	461e      	mov	r6, r3
 800dcc6:	4605      	mov	r5, r0
 800dcc8:	4575      	cmp	r5, lr
 800dcca:	d30e      	bcc.n	800dcea <__mdiff+0xea>
 800dccc:	f10e 0103 	add.w	r1, lr, #3
 800dcd0:	1a09      	subs	r1, r1, r0
 800dcd2:	f021 0103 	bic.w	r1, r1, #3
 800dcd6:	3803      	subs	r0, #3
 800dcd8:	4586      	cmp	lr, r0
 800dcda:	bf38      	it	cc
 800dcdc:	2100      	movcc	r1, #0
 800dcde:	4419      	add	r1, r3
 800dce0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800dce4:	b18b      	cbz	r3, 800dd0a <__mdiff+0x10a>
 800dce6:	6117      	str	r7, [r2, #16]
 800dce8:	e7a4      	b.n	800dc34 <__mdiff+0x34>
 800dcea:	f855 8b04 	ldr.w	r8, [r5], #4
 800dcee:	fa1f f188 	uxth.w	r1, r8
 800dcf2:	4461      	add	r1, ip
 800dcf4:	140c      	asrs	r4, r1, #16
 800dcf6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800dcfa:	b289      	uxth	r1, r1
 800dcfc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800dd00:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800dd04:	f846 1b04 	str.w	r1, [r6], #4
 800dd08:	e7de      	b.n	800dcc8 <__mdiff+0xc8>
 800dd0a:	3f01      	subs	r7, #1
 800dd0c:	e7e8      	b.n	800dce0 <__mdiff+0xe0>
 800dd0e:	bf00      	nop
 800dd10:	08012100 	.word	0x08012100
 800dd14:	080121f0 	.word	0x080121f0

0800dd18 <__ulp>:
 800dd18:	4b11      	ldr	r3, [pc, #68]	; (800dd60 <__ulp+0x48>)
 800dd1a:	400b      	ands	r3, r1
 800dd1c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	dd02      	ble.n	800dd2a <__ulp+0x12>
 800dd24:	2000      	movs	r0, #0
 800dd26:	4619      	mov	r1, r3
 800dd28:	4770      	bx	lr
 800dd2a:	425b      	negs	r3, r3
 800dd2c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800dd30:	f04f 0000 	mov.w	r0, #0
 800dd34:	f04f 0100 	mov.w	r1, #0
 800dd38:	ea4f 5223 	mov.w	r2, r3, asr #20
 800dd3c:	da04      	bge.n	800dd48 <__ulp+0x30>
 800dd3e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800dd42:	fa43 f102 	asr.w	r1, r3, r2
 800dd46:	4770      	bx	lr
 800dd48:	f1a2 0314 	sub.w	r3, r2, #20
 800dd4c:	2b1e      	cmp	r3, #30
 800dd4e:	bfd6      	itet	le
 800dd50:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800dd54:	2301      	movgt	r3, #1
 800dd56:	fa22 f303 	lsrle.w	r3, r2, r3
 800dd5a:	4618      	mov	r0, r3
 800dd5c:	4770      	bx	lr
 800dd5e:	bf00      	nop
 800dd60:	7ff00000 	.word	0x7ff00000

0800dd64 <__b2d>:
 800dd64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dd68:	6907      	ldr	r7, [r0, #16]
 800dd6a:	f100 0914 	add.w	r9, r0, #20
 800dd6e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800dd72:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800dd76:	f1a7 0804 	sub.w	r8, r7, #4
 800dd7a:	4630      	mov	r0, r6
 800dd7c:	f7ff fd4e 	bl	800d81c <__hi0bits>
 800dd80:	f1c0 0320 	rsb	r3, r0, #32
 800dd84:	280a      	cmp	r0, #10
 800dd86:	600b      	str	r3, [r1, #0]
 800dd88:	491f      	ldr	r1, [pc, #124]	; (800de08 <__b2d+0xa4>)
 800dd8a:	dc17      	bgt.n	800ddbc <__b2d+0x58>
 800dd8c:	45c1      	cmp	r9, r8
 800dd8e:	bf28      	it	cs
 800dd90:	2200      	movcs	r2, #0
 800dd92:	f1c0 0c0b 	rsb	ip, r0, #11
 800dd96:	fa26 f30c 	lsr.w	r3, r6, ip
 800dd9a:	bf38      	it	cc
 800dd9c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800dda0:	ea43 0501 	orr.w	r5, r3, r1
 800dda4:	f100 0315 	add.w	r3, r0, #21
 800dda8:	fa06 f303 	lsl.w	r3, r6, r3
 800ddac:	fa22 f20c 	lsr.w	r2, r2, ip
 800ddb0:	ea43 0402 	orr.w	r4, r3, r2
 800ddb4:	4620      	mov	r0, r4
 800ddb6:	4629      	mov	r1, r5
 800ddb8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ddbc:	45c1      	cmp	r9, r8
 800ddbe:	bf2e      	itee	cs
 800ddc0:	2200      	movcs	r2, #0
 800ddc2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800ddc6:	f1a7 0808 	subcc.w	r8, r7, #8
 800ddca:	f1b0 030b 	subs.w	r3, r0, #11
 800ddce:	d016      	beq.n	800ddfe <__b2d+0x9a>
 800ddd0:	f1c3 0720 	rsb	r7, r3, #32
 800ddd4:	fa22 f107 	lsr.w	r1, r2, r7
 800ddd8:	45c8      	cmp	r8, r9
 800ddda:	fa06 f603 	lsl.w	r6, r6, r3
 800ddde:	ea46 0601 	orr.w	r6, r6, r1
 800dde2:	bf94      	ite	ls
 800dde4:	2100      	movls	r1, #0
 800dde6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800ddea:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800ddee:	fa02 f003 	lsl.w	r0, r2, r3
 800ddf2:	40f9      	lsrs	r1, r7
 800ddf4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ddf8:	ea40 0401 	orr.w	r4, r0, r1
 800ddfc:	e7da      	b.n	800ddb4 <__b2d+0x50>
 800ddfe:	4614      	mov	r4, r2
 800de00:	ea46 0501 	orr.w	r5, r6, r1
 800de04:	e7d6      	b.n	800ddb4 <__b2d+0x50>
 800de06:	bf00      	nop
 800de08:	3ff00000 	.word	0x3ff00000

0800de0c <__d2b>:
 800de0c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800de10:	2101      	movs	r1, #1
 800de12:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800de16:	4690      	mov	r8, r2
 800de18:	461d      	mov	r5, r3
 800de1a:	f7ff fc0d 	bl	800d638 <_Balloc>
 800de1e:	4604      	mov	r4, r0
 800de20:	b930      	cbnz	r0, 800de30 <__d2b+0x24>
 800de22:	4602      	mov	r2, r0
 800de24:	f240 310a 	movw	r1, #778	; 0x30a
 800de28:	4b24      	ldr	r3, [pc, #144]	; (800debc <__d2b+0xb0>)
 800de2a:	4825      	ldr	r0, [pc, #148]	; (800dec0 <__d2b+0xb4>)
 800de2c:	f000 fdae 	bl	800e98c <__assert_func>
 800de30:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800de34:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800de38:	bb2d      	cbnz	r5, 800de86 <__d2b+0x7a>
 800de3a:	9301      	str	r3, [sp, #4]
 800de3c:	f1b8 0300 	subs.w	r3, r8, #0
 800de40:	d026      	beq.n	800de90 <__d2b+0x84>
 800de42:	4668      	mov	r0, sp
 800de44:	9300      	str	r3, [sp, #0]
 800de46:	f7ff fd09 	bl	800d85c <__lo0bits>
 800de4a:	9900      	ldr	r1, [sp, #0]
 800de4c:	b1f0      	cbz	r0, 800de8c <__d2b+0x80>
 800de4e:	9a01      	ldr	r2, [sp, #4]
 800de50:	f1c0 0320 	rsb	r3, r0, #32
 800de54:	fa02 f303 	lsl.w	r3, r2, r3
 800de58:	430b      	orrs	r3, r1
 800de5a:	40c2      	lsrs	r2, r0
 800de5c:	6163      	str	r3, [r4, #20]
 800de5e:	9201      	str	r2, [sp, #4]
 800de60:	9b01      	ldr	r3, [sp, #4]
 800de62:	2b00      	cmp	r3, #0
 800de64:	bf14      	ite	ne
 800de66:	2102      	movne	r1, #2
 800de68:	2101      	moveq	r1, #1
 800de6a:	61a3      	str	r3, [r4, #24]
 800de6c:	6121      	str	r1, [r4, #16]
 800de6e:	b1c5      	cbz	r5, 800dea2 <__d2b+0x96>
 800de70:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800de74:	4405      	add	r5, r0
 800de76:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800de7a:	603d      	str	r5, [r7, #0]
 800de7c:	6030      	str	r0, [r6, #0]
 800de7e:	4620      	mov	r0, r4
 800de80:	b002      	add	sp, #8
 800de82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800de86:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800de8a:	e7d6      	b.n	800de3a <__d2b+0x2e>
 800de8c:	6161      	str	r1, [r4, #20]
 800de8e:	e7e7      	b.n	800de60 <__d2b+0x54>
 800de90:	a801      	add	r0, sp, #4
 800de92:	f7ff fce3 	bl	800d85c <__lo0bits>
 800de96:	2101      	movs	r1, #1
 800de98:	9b01      	ldr	r3, [sp, #4]
 800de9a:	6121      	str	r1, [r4, #16]
 800de9c:	6163      	str	r3, [r4, #20]
 800de9e:	3020      	adds	r0, #32
 800dea0:	e7e5      	b.n	800de6e <__d2b+0x62>
 800dea2:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800dea6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800deaa:	6038      	str	r0, [r7, #0]
 800deac:	6918      	ldr	r0, [r3, #16]
 800deae:	f7ff fcb5 	bl	800d81c <__hi0bits>
 800deb2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800deb6:	6031      	str	r1, [r6, #0]
 800deb8:	e7e1      	b.n	800de7e <__d2b+0x72>
 800deba:	bf00      	nop
 800debc:	08012100 	.word	0x08012100
 800dec0:	080121f0 	.word	0x080121f0

0800dec4 <__ratio>:
 800dec4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dec8:	4688      	mov	r8, r1
 800deca:	4669      	mov	r1, sp
 800decc:	4681      	mov	r9, r0
 800dece:	f7ff ff49 	bl	800dd64 <__b2d>
 800ded2:	460f      	mov	r7, r1
 800ded4:	4604      	mov	r4, r0
 800ded6:	460d      	mov	r5, r1
 800ded8:	4640      	mov	r0, r8
 800deda:	a901      	add	r1, sp, #4
 800dedc:	f7ff ff42 	bl	800dd64 <__b2d>
 800dee0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dee4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800dee8:	468b      	mov	fp, r1
 800deea:	eba3 0c02 	sub.w	ip, r3, r2
 800deee:	e9dd 3200 	ldrd	r3, r2, [sp]
 800def2:	1a9b      	subs	r3, r3, r2
 800def4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800def8:	2b00      	cmp	r3, #0
 800defa:	bfd5      	itete	le
 800defc:	460a      	movle	r2, r1
 800defe:	462a      	movgt	r2, r5
 800df00:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800df04:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800df08:	bfd8      	it	le
 800df0a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800df0e:	465b      	mov	r3, fp
 800df10:	4602      	mov	r2, r0
 800df12:	4639      	mov	r1, r7
 800df14:	4620      	mov	r0, r4
 800df16:	f7f2 fd29 	bl	800096c <__aeabi_ddiv>
 800df1a:	b003      	add	sp, #12
 800df1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800df20 <__copybits>:
 800df20:	3901      	subs	r1, #1
 800df22:	b570      	push	{r4, r5, r6, lr}
 800df24:	1149      	asrs	r1, r1, #5
 800df26:	6914      	ldr	r4, [r2, #16]
 800df28:	3101      	adds	r1, #1
 800df2a:	f102 0314 	add.w	r3, r2, #20
 800df2e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800df32:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800df36:	1f05      	subs	r5, r0, #4
 800df38:	42a3      	cmp	r3, r4
 800df3a:	d30c      	bcc.n	800df56 <__copybits+0x36>
 800df3c:	1aa3      	subs	r3, r4, r2
 800df3e:	3b11      	subs	r3, #17
 800df40:	f023 0303 	bic.w	r3, r3, #3
 800df44:	3211      	adds	r2, #17
 800df46:	42a2      	cmp	r2, r4
 800df48:	bf88      	it	hi
 800df4a:	2300      	movhi	r3, #0
 800df4c:	4418      	add	r0, r3
 800df4e:	2300      	movs	r3, #0
 800df50:	4288      	cmp	r0, r1
 800df52:	d305      	bcc.n	800df60 <__copybits+0x40>
 800df54:	bd70      	pop	{r4, r5, r6, pc}
 800df56:	f853 6b04 	ldr.w	r6, [r3], #4
 800df5a:	f845 6f04 	str.w	r6, [r5, #4]!
 800df5e:	e7eb      	b.n	800df38 <__copybits+0x18>
 800df60:	f840 3b04 	str.w	r3, [r0], #4
 800df64:	e7f4      	b.n	800df50 <__copybits+0x30>

0800df66 <__any_on>:
 800df66:	f100 0214 	add.w	r2, r0, #20
 800df6a:	6900      	ldr	r0, [r0, #16]
 800df6c:	114b      	asrs	r3, r1, #5
 800df6e:	4298      	cmp	r0, r3
 800df70:	b510      	push	{r4, lr}
 800df72:	db11      	blt.n	800df98 <__any_on+0x32>
 800df74:	dd0a      	ble.n	800df8c <__any_on+0x26>
 800df76:	f011 011f 	ands.w	r1, r1, #31
 800df7a:	d007      	beq.n	800df8c <__any_on+0x26>
 800df7c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800df80:	fa24 f001 	lsr.w	r0, r4, r1
 800df84:	fa00 f101 	lsl.w	r1, r0, r1
 800df88:	428c      	cmp	r4, r1
 800df8a:	d10b      	bne.n	800dfa4 <__any_on+0x3e>
 800df8c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800df90:	4293      	cmp	r3, r2
 800df92:	d803      	bhi.n	800df9c <__any_on+0x36>
 800df94:	2000      	movs	r0, #0
 800df96:	bd10      	pop	{r4, pc}
 800df98:	4603      	mov	r3, r0
 800df9a:	e7f7      	b.n	800df8c <__any_on+0x26>
 800df9c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800dfa0:	2900      	cmp	r1, #0
 800dfa2:	d0f5      	beq.n	800df90 <__any_on+0x2a>
 800dfa4:	2001      	movs	r0, #1
 800dfa6:	e7f6      	b.n	800df96 <__any_on+0x30>

0800dfa8 <_calloc_r>:
 800dfa8:	b570      	push	{r4, r5, r6, lr}
 800dfaa:	fba1 5402 	umull	r5, r4, r1, r2
 800dfae:	b934      	cbnz	r4, 800dfbe <_calloc_r+0x16>
 800dfb0:	4629      	mov	r1, r5
 800dfb2:	f000 f875 	bl	800e0a0 <_malloc_r>
 800dfb6:	4606      	mov	r6, r0
 800dfb8:	b928      	cbnz	r0, 800dfc6 <_calloc_r+0x1e>
 800dfba:	4630      	mov	r0, r6
 800dfbc:	bd70      	pop	{r4, r5, r6, pc}
 800dfbe:	220c      	movs	r2, #12
 800dfc0:	2600      	movs	r6, #0
 800dfc2:	6002      	str	r2, [r0, #0]
 800dfc4:	e7f9      	b.n	800dfba <_calloc_r+0x12>
 800dfc6:	462a      	mov	r2, r5
 800dfc8:	4621      	mov	r1, r4
 800dfca:	f7fc fad5 	bl	800a578 <memset>
 800dfce:	e7f4      	b.n	800dfba <_calloc_r+0x12>

0800dfd0 <_free_r>:
 800dfd0:	b538      	push	{r3, r4, r5, lr}
 800dfd2:	4605      	mov	r5, r0
 800dfd4:	2900      	cmp	r1, #0
 800dfd6:	d040      	beq.n	800e05a <_free_r+0x8a>
 800dfd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dfdc:	1f0c      	subs	r4, r1, #4
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	bfb8      	it	lt
 800dfe2:	18e4      	addlt	r4, r4, r3
 800dfe4:	f000 fe62 	bl	800ecac <__malloc_lock>
 800dfe8:	4a1c      	ldr	r2, [pc, #112]	; (800e05c <_free_r+0x8c>)
 800dfea:	6813      	ldr	r3, [r2, #0]
 800dfec:	b933      	cbnz	r3, 800dffc <_free_r+0x2c>
 800dfee:	6063      	str	r3, [r4, #4]
 800dff0:	6014      	str	r4, [r2, #0]
 800dff2:	4628      	mov	r0, r5
 800dff4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dff8:	f000 be5e 	b.w	800ecb8 <__malloc_unlock>
 800dffc:	42a3      	cmp	r3, r4
 800dffe:	d908      	bls.n	800e012 <_free_r+0x42>
 800e000:	6820      	ldr	r0, [r4, #0]
 800e002:	1821      	adds	r1, r4, r0
 800e004:	428b      	cmp	r3, r1
 800e006:	bf01      	itttt	eq
 800e008:	6819      	ldreq	r1, [r3, #0]
 800e00a:	685b      	ldreq	r3, [r3, #4]
 800e00c:	1809      	addeq	r1, r1, r0
 800e00e:	6021      	streq	r1, [r4, #0]
 800e010:	e7ed      	b.n	800dfee <_free_r+0x1e>
 800e012:	461a      	mov	r2, r3
 800e014:	685b      	ldr	r3, [r3, #4]
 800e016:	b10b      	cbz	r3, 800e01c <_free_r+0x4c>
 800e018:	42a3      	cmp	r3, r4
 800e01a:	d9fa      	bls.n	800e012 <_free_r+0x42>
 800e01c:	6811      	ldr	r1, [r2, #0]
 800e01e:	1850      	adds	r0, r2, r1
 800e020:	42a0      	cmp	r0, r4
 800e022:	d10b      	bne.n	800e03c <_free_r+0x6c>
 800e024:	6820      	ldr	r0, [r4, #0]
 800e026:	4401      	add	r1, r0
 800e028:	1850      	adds	r0, r2, r1
 800e02a:	4283      	cmp	r3, r0
 800e02c:	6011      	str	r1, [r2, #0]
 800e02e:	d1e0      	bne.n	800dff2 <_free_r+0x22>
 800e030:	6818      	ldr	r0, [r3, #0]
 800e032:	685b      	ldr	r3, [r3, #4]
 800e034:	4401      	add	r1, r0
 800e036:	6011      	str	r1, [r2, #0]
 800e038:	6053      	str	r3, [r2, #4]
 800e03a:	e7da      	b.n	800dff2 <_free_r+0x22>
 800e03c:	d902      	bls.n	800e044 <_free_r+0x74>
 800e03e:	230c      	movs	r3, #12
 800e040:	602b      	str	r3, [r5, #0]
 800e042:	e7d6      	b.n	800dff2 <_free_r+0x22>
 800e044:	6820      	ldr	r0, [r4, #0]
 800e046:	1821      	adds	r1, r4, r0
 800e048:	428b      	cmp	r3, r1
 800e04a:	bf01      	itttt	eq
 800e04c:	6819      	ldreq	r1, [r3, #0]
 800e04e:	685b      	ldreq	r3, [r3, #4]
 800e050:	1809      	addeq	r1, r1, r0
 800e052:	6021      	streq	r1, [r4, #0]
 800e054:	6063      	str	r3, [r4, #4]
 800e056:	6054      	str	r4, [r2, #4]
 800e058:	e7cb      	b.n	800dff2 <_free_r+0x22>
 800e05a:	bd38      	pop	{r3, r4, r5, pc}
 800e05c:	20000570 	.word	0x20000570

0800e060 <sbrk_aligned>:
 800e060:	b570      	push	{r4, r5, r6, lr}
 800e062:	4e0e      	ldr	r6, [pc, #56]	; (800e09c <sbrk_aligned+0x3c>)
 800e064:	460c      	mov	r4, r1
 800e066:	6831      	ldr	r1, [r6, #0]
 800e068:	4605      	mov	r5, r0
 800e06a:	b911      	cbnz	r1, 800e072 <sbrk_aligned+0x12>
 800e06c:	f000 fb46 	bl	800e6fc <_sbrk_r>
 800e070:	6030      	str	r0, [r6, #0]
 800e072:	4621      	mov	r1, r4
 800e074:	4628      	mov	r0, r5
 800e076:	f000 fb41 	bl	800e6fc <_sbrk_r>
 800e07a:	1c43      	adds	r3, r0, #1
 800e07c:	d00a      	beq.n	800e094 <sbrk_aligned+0x34>
 800e07e:	1cc4      	adds	r4, r0, #3
 800e080:	f024 0403 	bic.w	r4, r4, #3
 800e084:	42a0      	cmp	r0, r4
 800e086:	d007      	beq.n	800e098 <sbrk_aligned+0x38>
 800e088:	1a21      	subs	r1, r4, r0
 800e08a:	4628      	mov	r0, r5
 800e08c:	f000 fb36 	bl	800e6fc <_sbrk_r>
 800e090:	3001      	adds	r0, #1
 800e092:	d101      	bne.n	800e098 <sbrk_aligned+0x38>
 800e094:	f04f 34ff 	mov.w	r4, #4294967295
 800e098:	4620      	mov	r0, r4
 800e09a:	bd70      	pop	{r4, r5, r6, pc}
 800e09c:	20000574 	.word	0x20000574

0800e0a0 <_malloc_r>:
 800e0a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a4:	1ccd      	adds	r5, r1, #3
 800e0a6:	f025 0503 	bic.w	r5, r5, #3
 800e0aa:	3508      	adds	r5, #8
 800e0ac:	2d0c      	cmp	r5, #12
 800e0ae:	bf38      	it	cc
 800e0b0:	250c      	movcc	r5, #12
 800e0b2:	2d00      	cmp	r5, #0
 800e0b4:	4607      	mov	r7, r0
 800e0b6:	db01      	blt.n	800e0bc <_malloc_r+0x1c>
 800e0b8:	42a9      	cmp	r1, r5
 800e0ba:	d905      	bls.n	800e0c8 <_malloc_r+0x28>
 800e0bc:	230c      	movs	r3, #12
 800e0be:	2600      	movs	r6, #0
 800e0c0:	603b      	str	r3, [r7, #0]
 800e0c2:	4630      	mov	r0, r6
 800e0c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0c8:	4e2e      	ldr	r6, [pc, #184]	; (800e184 <_malloc_r+0xe4>)
 800e0ca:	f000 fdef 	bl	800ecac <__malloc_lock>
 800e0ce:	6833      	ldr	r3, [r6, #0]
 800e0d0:	461c      	mov	r4, r3
 800e0d2:	bb34      	cbnz	r4, 800e122 <_malloc_r+0x82>
 800e0d4:	4629      	mov	r1, r5
 800e0d6:	4638      	mov	r0, r7
 800e0d8:	f7ff ffc2 	bl	800e060 <sbrk_aligned>
 800e0dc:	1c43      	adds	r3, r0, #1
 800e0de:	4604      	mov	r4, r0
 800e0e0:	d14d      	bne.n	800e17e <_malloc_r+0xde>
 800e0e2:	6834      	ldr	r4, [r6, #0]
 800e0e4:	4626      	mov	r6, r4
 800e0e6:	2e00      	cmp	r6, #0
 800e0e8:	d140      	bne.n	800e16c <_malloc_r+0xcc>
 800e0ea:	6823      	ldr	r3, [r4, #0]
 800e0ec:	4631      	mov	r1, r6
 800e0ee:	4638      	mov	r0, r7
 800e0f0:	eb04 0803 	add.w	r8, r4, r3
 800e0f4:	f000 fb02 	bl	800e6fc <_sbrk_r>
 800e0f8:	4580      	cmp	r8, r0
 800e0fa:	d13a      	bne.n	800e172 <_malloc_r+0xd2>
 800e0fc:	6821      	ldr	r1, [r4, #0]
 800e0fe:	3503      	adds	r5, #3
 800e100:	1a6d      	subs	r5, r5, r1
 800e102:	f025 0503 	bic.w	r5, r5, #3
 800e106:	3508      	adds	r5, #8
 800e108:	2d0c      	cmp	r5, #12
 800e10a:	bf38      	it	cc
 800e10c:	250c      	movcc	r5, #12
 800e10e:	4638      	mov	r0, r7
 800e110:	4629      	mov	r1, r5
 800e112:	f7ff ffa5 	bl	800e060 <sbrk_aligned>
 800e116:	3001      	adds	r0, #1
 800e118:	d02b      	beq.n	800e172 <_malloc_r+0xd2>
 800e11a:	6823      	ldr	r3, [r4, #0]
 800e11c:	442b      	add	r3, r5
 800e11e:	6023      	str	r3, [r4, #0]
 800e120:	e00e      	b.n	800e140 <_malloc_r+0xa0>
 800e122:	6822      	ldr	r2, [r4, #0]
 800e124:	1b52      	subs	r2, r2, r5
 800e126:	d41e      	bmi.n	800e166 <_malloc_r+0xc6>
 800e128:	2a0b      	cmp	r2, #11
 800e12a:	d916      	bls.n	800e15a <_malloc_r+0xba>
 800e12c:	1961      	adds	r1, r4, r5
 800e12e:	42a3      	cmp	r3, r4
 800e130:	6025      	str	r5, [r4, #0]
 800e132:	bf18      	it	ne
 800e134:	6059      	strne	r1, [r3, #4]
 800e136:	6863      	ldr	r3, [r4, #4]
 800e138:	bf08      	it	eq
 800e13a:	6031      	streq	r1, [r6, #0]
 800e13c:	5162      	str	r2, [r4, r5]
 800e13e:	604b      	str	r3, [r1, #4]
 800e140:	4638      	mov	r0, r7
 800e142:	f104 060b 	add.w	r6, r4, #11
 800e146:	f000 fdb7 	bl	800ecb8 <__malloc_unlock>
 800e14a:	f026 0607 	bic.w	r6, r6, #7
 800e14e:	1d23      	adds	r3, r4, #4
 800e150:	1af2      	subs	r2, r6, r3
 800e152:	d0b6      	beq.n	800e0c2 <_malloc_r+0x22>
 800e154:	1b9b      	subs	r3, r3, r6
 800e156:	50a3      	str	r3, [r4, r2]
 800e158:	e7b3      	b.n	800e0c2 <_malloc_r+0x22>
 800e15a:	6862      	ldr	r2, [r4, #4]
 800e15c:	42a3      	cmp	r3, r4
 800e15e:	bf0c      	ite	eq
 800e160:	6032      	streq	r2, [r6, #0]
 800e162:	605a      	strne	r2, [r3, #4]
 800e164:	e7ec      	b.n	800e140 <_malloc_r+0xa0>
 800e166:	4623      	mov	r3, r4
 800e168:	6864      	ldr	r4, [r4, #4]
 800e16a:	e7b2      	b.n	800e0d2 <_malloc_r+0x32>
 800e16c:	4634      	mov	r4, r6
 800e16e:	6876      	ldr	r6, [r6, #4]
 800e170:	e7b9      	b.n	800e0e6 <_malloc_r+0x46>
 800e172:	230c      	movs	r3, #12
 800e174:	4638      	mov	r0, r7
 800e176:	603b      	str	r3, [r7, #0]
 800e178:	f000 fd9e 	bl	800ecb8 <__malloc_unlock>
 800e17c:	e7a1      	b.n	800e0c2 <_malloc_r+0x22>
 800e17e:	6025      	str	r5, [r4, #0]
 800e180:	e7de      	b.n	800e140 <_malloc_r+0xa0>
 800e182:	bf00      	nop
 800e184:	20000570 	.word	0x20000570

0800e188 <__ssputs_r>:
 800e188:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e18c:	688e      	ldr	r6, [r1, #8]
 800e18e:	4682      	mov	sl, r0
 800e190:	429e      	cmp	r6, r3
 800e192:	460c      	mov	r4, r1
 800e194:	4690      	mov	r8, r2
 800e196:	461f      	mov	r7, r3
 800e198:	d838      	bhi.n	800e20c <__ssputs_r+0x84>
 800e19a:	898a      	ldrh	r2, [r1, #12]
 800e19c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e1a0:	d032      	beq.n	800e208 <__ssputs_r+0x80>
 800e1a2:	6825      	ldr	r5, [r4, #0]
 800e1a4:	6909      	ldr	r1, [r1, #16]
 800e1a6:	3301      	adds	r3, #1
 800e1a8:	eba5 0901 	sub.w	r9, r5, r1
 800e1ac:	6965      	ldr	r5, [r4, #20]
 800e1ae:	444b      	add	r3, r9
 800e1b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e1b4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e1b8:	106d      	asrs	r5, r5, #1
 800e1ba:	429d      	cmp	r5, r3
 800e1bc:	bf38      	it	cc
 800e1be:	461d      	movcc	r5, r3
 800e1c0:	0553      	lsls	r3, r2, #21
 800e1c2:	d531      	bpl.n	800e228 <__ssputs_r+0xa0>
 800e1c4:	4629      	mov	r1, r5
 800e1c6:	f7ff ff6b 	bl	800e0a0 <_malloc_r>
 800e1ca:	4606      	mov	r6, r0
 800e1cc:	b950      	cbnz	r0, 800e1e4 <__ssputs_r+0x5c>
 800e1ce:	230c      	movs	r3, #12
 800e1d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e1d4:	f8ca 3000 	str.w	r3, [sl]
 800e1d8:	89a3      	ldrh	r3, [r4, #12]
 800e1da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e1de:	81a3      	strh	r3, [r4, #12]
 800e1e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1e4:	464a      	mov	r2, r9
 800e1e6:	6921      	ldr	r1, [r4, #16]
 800e1e8:	f7ff fa18 	bl	800d61c <memcpy>
 800e1ec:	89a3      	ldrh	r3, [r4, #12]
 800e1ee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e1f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1f6:	81a3      	strh	r3, [r4, #12]
 800e1f8:	6126      	str	r6, [r4, #16]
 800e1fa:	444e      	add	r6, r9
 800e1fc:	6026      	str	r6, [r4, #0]
 800e1fe:	463e      	mov	r6, r7
 800e200:	6165      	str	r5, [r4, #20]
 800e202:	eba5 0509 	sub.w	r5, r5, r9
 800e206:	60a5      	str	r5, [r4, #8]
 800e208:	42be      	cmp	r6, r7
 800e20a:	d900      	bls.n	800e20e <__ssputs_r+0x86>
 800e20c:	463e      	mov	r6, r7
 800e20e:	4632      	mov	r2, r6
 800e210:	4641      	mov	r1, r8
 800e212:	6820      	ldr	r0, [r4, #0]
 800e214:	f000 fd30 	bl	800ec78 <memmove>
 800e218:	68a3      	ldr	r3, [r4, #8]
 800e21a:	2000      	movs	r0, #0
 800e21c:	1b9b      	subs	r3, r3, r6
 800e21e:	60a3      	str	r3, [r4, #8]
 800e220:	6823      	ldr	r3, [r4, #0]
 800e222:	4433      	add	r3, r6
 800e224:	6023      	str	r3, [r4, #0]
 800e226:	e7db      	b.n	800e1e0 <__ssputs_r+0x58>
 800e228:	462a      	mov	r2, r5
 800e22a:	f000 fd4b 	bl	800ecc4 <_realloc_r>
 800e22e:	4606      	mov	r6, r0
 800e230:	2800      	cmp	r0, #0
 800e232:	d1e1      	bne.n	800e1f8 <__ssputs_r+0x70>
 800e234:	4650      	mov	r0, sl
 800e236:	6921      	ldr	r1, [r4, #16]
 800e238:	f7ff feca 	bl	800dfd0 <_free_r>
 800e23c:	e7c7      	b.n	800e1ce <__ssputs_r+0x46>
	...

0800e240 <_svfiprintf_r>:
 800e240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e244:	4698      	mov	r8, r3
 800e246:	898b      	ldrh	r3, [r1, #12]
 800e248:	4607      	mov	r7, r0
 800e24a:	061b      	lsls	r3, r3, #24
 800e24c:	460d      	mov	r5, r1
 800e24e:	4614      	mov	r4, r2
 800e250:	b09d      	sub	sp, #116	; 0x74
 800e252:	d50e      	bpl.n	800e272 <_svfiprintf_r+0x32>
 800e254:	690b      	ldr	r3, [r1, #16]
 800e256:	b963      	cbnz	r3, 800e272 <_svfiprintf_r+0x32>
 800e258:	2140      	movs	r1, #64	; 0x40
 800e25a:	f7ff ff21 	bl	800e0a0 <_malloc_r>
 800e25e:	6028      	str	r0, [r5, #0]
 800e260:	6128      	str	r0, [r5, #16]
 800e262:	b920      	cbnz	r0, 800e26e <_svfiprintf_r+0x2e>
 800e264:	230c      	movs	r3, #12
 800e266:	603b      	str	r3, [r7, #0]
 800e268:	f04f 30ff 	mov.w	r0, #4294967295
 800e26c:	e0d1      	b.n	800e412 <_svfiprintf_r+0x1d2>
 800e26e:	2340      	movs	r3, #64	; 0x40
 800e270:	616b      	str	r3, [r5, #20]
 800e272:	2300      	movs	r3, #0
 800e274:	9309      	str	r3, [sp, #36]	; 0x24
 800e276:	2320      	movs	r3, #32
 800e278:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e27c:	2330      	movs	r3, #48	; 0x30
 800e27e:	f04f 0901 	mov.w	r9, #1
 800e282:	f8cd 800c 	str.w	r8, [sp, #12]
 800e286:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e42c <_svfiprintf_r+0x1ec>
 800e28a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e28e:	4623      	mov	r3, r4
 800e290:	469a      	mov	sl, r3
 800e292:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e296:	b10a      	cbz	r2, 800e29c <_svfiprintf_r+0x5c>
 800e298:	2a25      	cmp	r2, #37	; 0x25
 800e29a:	d1f9      	bne.n	800e290 <_svfiprintf_r+0x50>
 800e29c:	ebba 0b04 	subs.w	fp, sl, r4
 800e2a0:	d00b      	beq.n	800e2ba <_svfiprintf_r+0x7a>
 800e2a2:	465b      	mov	r3, fp
 800e2a4:	4622      	mov	r2, r4
 800e2a6:	4629      	mov	r1, r5
 800e2a8:	4638      	mov	r0, r7
 800e2aa:	f7ff ff6d 	bl	800e188 <__ssputs_r>
 800e2ae:	3001      	adds	r0, #1
 800e2b0:	f000 80aa 	beq.w	800e408 <_svfiprintf_r+0x1c8>
 800e2b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e2b6:	445a      	add	r2, fp
 800e2b8:	9209      	str	r2, [sp, #36]	; 0x24
 800e2ba:	f89a 3000 	ldrb.w	r3, [sl]
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	f000 80a2 	beq.w	800e408 <_svfiprintf_r+0x1c8>
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	f04f 32ff 	mov.w	r2, #4294967295
 800e2ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2ce:	f10a 0a01 	add.w	sl, sl, #1
 800e2d2:	9304      	str	r3, [sp, #16]
 800e2d4:	9307      	str	r3, [sp, #28]
 800e2d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e2da:	931a      	str	r3, [sp, #104]	; 0x68
 800e2dc:	4654      	mov	r4, sl
 800e2de:	2205      	movs	r2, #5
 800e2e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2e4:	4851      	ldr	r0, [pc, #324]	; (800e42c <_svfiprintf_r+0x1ec>)
 800e2e6:	f7ff f98b 	bl	800d600 <memchr>
 800e2ea:	9a04      	ldr	r2, [sp, #16]
 800e2ec:	b9d8      	cbnz	r0, 800e326 <_svfiprintf_r+0xe6>
 800e2ee:	06d0      	lsls	r0, r2, #27
 800e2f0:	bf44      	itt	mi
 800e2f2:	2320      	movmi	r3, #32
 800e2f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e2f8:	0711      	lsls	r1, r2, #28
 800e2fa:	bf44      	itt	mi
 800e2fc:	232b      	movmi	r3, #43	; 0x2b
 800e2fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e302:	f89a 3000 	ldrb.w	r3, [sl]
 800e306:	2b2a      	cmp	r3, #42	; 0x2a
 800e308:	d015      	beq.n	800e336 <_svfiprintf_r+0xf6>
 800e30a:	4654      	mov	r4, sl
 800e30c:	2000      	movs	r0, #0
 800e30e:	f04f 0c0a 	mov.w	ip, #10
 800e312:	9a07      	ldr	r2, [sp, #28]
 800e314:	4621      	mov	r1, r4
 800e316:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e31a:	3b30      	subs	r3, #48	; 0x30
 800e31c:	2b09      	cmp	r3, #9
 800e31e:	d94e      	bls.n	800e3be <_svfiprintf_r+0x17e>
 800e320:	b1b0      	cbz	r0, 800e350 <_svfiprintf_r+0x110>
 800e322:	9207      	str	r2, [sp, #28]
 800e324:	e014      	b.n	800e350 <_svfiprintf_r+0x110>
 800e326:	eba0 0308 	sub.w	r3, r0, r8
 800e32a:	fa09 f303 	lsl.w	r3, r9, r3
 800e32e:	4313      	orrs	r3, r2
 800e330:	46a2      	mov	sl, r4
 800e332:	9304      	str	r3, [sp, #16]
 800e334:	e7d2      	b.n	800e2dc <_svfiprintf_r+0x9c>
 800e336:	9b03      	ldr	r3, [sp, #12]
 800e338:	1d19      	adds	r1, r3, #4
 800e33a:	681b      	ldr	r3, [r3, #0]
 800e33c:	9103      	str	r1, [sp, #12]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	bfbb      	ittet	lt
 800e342:	425b      	neglt	r3, r3
 800e344:	f042 0202 	orrlt.w	r2, r2, #2
 800e348:	9307      	strge	r3, [sp, #28]
 800e34a:	9307      	strlt	r3, [sp, #28]
 800e34c:	bfb8      	it	lt
 800e34e:	9204      	strlt	r2, [sp, #16]
 800e350:	7823      	ldrb	r3, [r4, #0]
 800e352:	2b2e      	cmp	r3, #46	; 0x2e
 800e354:	d10c      	bne.n	800e370 <_svfiprintf_r+0x130>
 800e356:	7863      	ldrb	r3, [r4, #1]
 800e358:	2b2a      	cmp	r3, #42	; 0x2a
 800e35a:	d135      	bne.n	800e3c8 <_svfiprintf_r+0x188>
 800e35c:	9b03      	ldr	r3, [sp, #12]
 800e35e:	3402      	adds	r4, #2
 800e360:	1d1a      	adds	r2, r3, #4
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	9203      	str	r2, [sp, #12]
 800e366:	2b00      	cmp	r3, #0
 800e368:	bfb8      	it	lt
 800e36a:	f04f 33ff 	movlt.w	r3, #4294967295
 800e36e:	9305      	str	r3, [sp, #20]
 800e370:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800e430 <_svfiprintf_r+0x1f0>
 800e374:	2203      	movs	r2, #3
 800e376:	4650      	mov	r0, sl
 800e378:	7821      	ldrb	r1, [r4, #0]
 800e37a:	f7ff f941 	bl	800d600 <memchr>
 800e37e:	b140      	cbz	r0, 800e392 <_svfiprintf_r+0x152>
 800e380:	2340      	movs	r3, #64	; 0x40
 800e382:	eba0 000a 	sub.w	r0, r0, sl
 800e386:	fa03 f000 	lsl.w	r0, r3, r0
 800e38a:	9b04      	ldr	r3, [sp, #16]
 800e38c:	3401      	adds	r4, #1
 800e38e:	4303      	orrs	r3, r0
 800e390:	9304      	str	r3, [sp, #16]
 800e392:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e396:	2206      	movs	r2, #6
 800e398:	4826      	ldr	r0, [pc, #152]	; (800e434 <_svfiprintf_r+0x1f4>)
 800e39a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e39e:	f7ff f92f 	bl	800d600 <memchr>
 800e3a2:	2800      	cmp	r0, #0
 800e3a4:	d038      	beq.n	800e418 <_svfiprintf_r+0x1d8>
 800e3a6:	4b24      	ldr	r3, [pc, #144]	; (800e438 <_svfiprintf_r+0x1f8>)
 800e3a8:	bb1b      	cbnz	r3, 800e3f2 <_svfiprintf_r+0x1b2>
 800e3aa:	9b03      	ldr	r3, [sp, #12]
 800e3ac:	3307      	adds	r3, #7
 800e3ae:	f023 0307 	bic.w	r3, r3, #7
 800e3b2:	3308      	adds	r3, #8
 800e3b4:	9303      	str	r3, [sp, #12]
 800e3b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3b8:	4433      	add	r3, r6
 800e3ba:	9309      	str	r3, [sp, #36]	; 0x24
 800e3bc:	e767      	b.n	800e28e <_svfiprintf_r+0x4e>
 800e3be:	460c      	mov	r4, r1
 800e3c0:	2001      	movs	r0, #1
 800e3c2:	fb0c 3202 	mla	r2, ip, r2, r3
 800e3c6:	e7a5      	b.n	800e314 <_svfiprintf_r+0xd4>
 800e3c8:	2300      	movs	r3, #0
 800e3ca:	f04f 0c0a 	mov.w	ip, #10
 800e3ce:	4619      	mov	r1, r3
 800e3d0:	3401      	adds	r4, #1
 800e3d2:	9305      	str	r3, [sp, #20]
 800e3d4:	4620      	mov	r0, r4
 800e3d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3da:	3a30      	subs	r2, #48	; 0x30
 800e3dc:	2a09      	cmp	r2, #9
 800e3de:	d903      	bls.n	800e3e8 <_svfiprintf_r+0x1a8>
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d0c5      	beq.n	800e370 <_svfiprintf_r+0x130>
 800e3e4:	9105      	str	r1, [sp, #20]
 800e3e6:	e7c3      	b.n	800e370 <_svfiprintf_r+0x130>
 800e3e8:	4604      	mov	r4, r0
 800e3ea:	2301      	movs	r3, #1
 800e3ec:	fb0c 2101 	mla	r1, ip, r1, r2
 800e3f0:	e7f0      	b.n	800e3d4 <_svfiprintf_r+0x194>
 800e3f2:	ab03      	add	r3, sp, #12
 800e3f4:	9300      	str	r3, [sp, #0]
 800e3f6:	462a      	mov	r2, r5
 800e3f8:	4638      	mov	r0, r7
 800e3fa:	4b10      	ldr	r3, [pc, #64]	; (800e43c <_svfiprintf_r+0x1fc>)
 800e3fc:	a904      	add	r1, sp, #16
 800e3fe:	f7fc f961 	bl	800a6c4 <_printf_float>
 800e402:	1c42      	adds	r2, r0, #1
 800e404:	4606      	mov	r6, r0
 800e406:	d1d6      	bne.n	800e3b6 <_svfiprintf_r+0x176>
 800e408:	89ab      	ldrh	r3, [r5, #12]
 800e40a:	065b      	lsls	r3, r3, #25
 800e40c:	f53f af2c 	bmi.w	800e268 <_svfiprintf_r+0x28>
 800e410:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e412:	b01d      	add	sp, #116	; 0x74
 800e414:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e418:	ab03      	add	r3, sp, #12
 800e41a:	9300      	str	r3, [sp, #0]
 800e41c:	462a      	mov	r2, r5
 800e41e:	4638      	mov	r0, r7
 800e420:	4b06      	ldr	r3, [pc, #24]	; (800e43c <_svfiprintf_r+0x1fc>)
 800e422:	a904      	add	r1, sp, #16
 800e424:	f7fc fbea 	bl	800abfc <_printf_i>
 800e428:	e7eb      	b.n	800e402 <_svfiprintf_r+0x1c2>
 800e42a:	bf00      	nop
 800e42c:	0801234c 	.word	0x0801234c
 800e430:	08012352 	.word	0x08012352
 800e434:	08012356 	.word	0x08012356
 800e438:	0800a6c5 	.word	0x0800a6c5
 800e43c:	0800e189 	.word	0x0800e189

0800e440 <__sfputc_r>:
 800e440:	6893      	ldr	r3, [r2, #8]
 800e442:	b410      	push	{r4}
 800e444:	3b01      	subs	r3, #1
 800e446:	2b00      	cmp	r3, #0
 800e448:	6093      	str	r3, [r2, #8]
 800e44a:	da07      	bge.n	800e45c <__sfputc_r+0x1c>
 800e44c:	6994      	ldr	r4, [r2, #24]
 800e44e:	42a3      	cmp	r3, r4
 800e450:	db01      	blt.n	800e456 <__sfputc_r+0x16>
 800e452:	290a      	cmp	r1, #10
 800e454:	d102      	bne.n	800e45c <__sfputc_r+0x1c>
 800e456:	bc10      	pop	{r4}
 800e458:	f000 b9b8 	b.w	800e7cc <__swbuf_r>
 800e45c:	6813      	ldr	r3, [r2, #0]
 800e45e:	1c58      	adds	r0, r3, #1
 800e460:	6010      	str	r0, [r2, #0]
 800e462:	7019      	strb	r1, [r3, #0]
 800e464:	4608      	mov	r0, r1
 800e466:	bc10      	pop	{r4}
 800e468:	4770      	bx	lr

0800e46a <__sfputs_r>:
 800e46a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e46c:	4606      	mov	r6, r0
 800e46e:	460f      	mov	r7, r1
 800e470:	4614      	mov	r4, r2
 800e472:	18d5      	adds	r5, r2, r3
 800e474:	42ac      	cmp	r4, r5
 800e476:	d101      	bne.n	800e47c <__sfputs_r+0x12>
 800e478:	2000      	movs	r0, #0
 800e47a:	e007      	b.n	800e48c <__sfputs_r+0x22>
 800e47c:	463a      	mov	r2, r7
 800e47e:	4630      	mov	r0, r6
 800e480:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e484:	f7ff ffdc 	bl	800e440 <__sfputc_r>
 800e488:	1c43      	adds	r3, r0, #1
 800e48a:	d1f3      	bne.n	800e474 <__sfputs_r+0xa>
 800e48c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e490 <_vfiprintf_r>:
 800e490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e494:	460d      	mov	r5, r1
 800e496:	4614      	mov	r4, r2
 800e498:	4698      	mov	r8, r3
 800e49a:	4606      	mov	r6, r0
 800e49c:	b09d      	sub	sp, #116	; 0x74
 800e49e:	b118      	cbz	r0, 800e4a8 <_vfiprintf_r+0x18>
 800e4a0:	6983      	ldr	r3, [r0, #24]
 800e4a2:	b90b      	cbnz	r3, 800e4a8 <_vfiprintf_r+0x18>
 800e4a4:	f7fe fc86 	bl	800cdb4 <__sinit>
 800e4a8:	4b89      	ldr	r3, [pc, #548]	; (800e6d0 <_vfiprintf_r+0x240>)
 800e4aa:	429d      	cmp	r5, r3
 800e4ac:	d11b      	bne.n	800e4e6 <_vfiprintf_r+0x56>
 800e4ae:	6875      	ldr	r5, [r6, #4]
 800e4b0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e4b2:	07d9      	lsls	r1, r3, #31
 800e4b4:	d405      	bmi.n	800e4c2 <_vfiprintf_r+0x32>
 800e4b6:	89ab      	ldrh	r3, [r5, #12]
 800e4b8:	059a      	lsls	r2, r3, #22
 800e4ba:	d402      	bmi.n	800e4c2 <_vfiprintf_r+0x32>
 800e4bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e4be:	f7ff f882 	bl	800d5c6 <__retarget_lock_acquire_recursive>
 800e4c2:	89ab      	ldrh	r3, [r5, #12]
 800e4c4:	071b      	lsls	r3, r3, #28
 800e4c6:	d501      	bpl.n	800e4cc <_vfiprintf_r+0x3c>
 800e4c8:	692b      	ldr	r3, [r5, #16]
 800e4ca:	b9eb      	cbnz	r3, 800e508 <_vfiprintf_r+0x78>
 800e4cc:	4629      	mov	r1, r5
 800e4ce:	4630      	mov	r0, r6
 800e4d0:	f000 f9ee 	bl	800e8b0 <__swsetup_r>
 800e4d4:	b1c0      	cbz	r0, 800e508 <_vfiprintf_r+0x78>
 800e4d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e4d8:	07dc      	lsls	r4, r3, #31
 800e4da:	d50e      	bpl.n	800e4fa <_vfiprintf_r+0x6a>
 800e4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800e4e0:	b01d      	add	sp, #116	; 0x74
 800e4e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4e6:	4b7b      	ldr	r3, [pc, #492]	; (800e6d4 <_vfiprintf_r+0x244>)
 800e4e8:	429d      	cmp	r5, r3
 800e4ea:	d101      	bne.n	800e4f0 <_vfiprintf_r+0x60>
 800e4ec:	68b5      	ldr	r5, [r6, #8]
 800e4ee:	e7df      	b.n	800e4b0 <_vfiprintf_r+0x20>
 800e4f0:	4b79      	ldr	r3, [pc, #484]	; (800e6d8 <_vfiprintf_r+0x248>)
 800e4f2:	429d      	cmp	r5, r3
 800e4f4:	bf08      	it	eq
 800e4f6:	68f5      	ldreq	r5, [r6, #12]
 800e4f8:	e7da      	b.n	800e4b0 <_vfiprintf_r+0x20>
 800e4fa:	89ab      	ldrh	r3, [r5, #12]
 800e4fc:	0598      	lsls	r0, r3, #22
 800e4fe:	d4ed      	bmi.n	800e4dc <_vfiprintf_r+0x4c>
 800e500:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e502:	f7ff f861 	bl	800d5c8 <__retarget_lock_release_recursive>
 800e506:	e7e9      	b.n	800e4dc <_vfiprintf_r+0x4c>
 800e508:	2300      	movs	r3, #0
 800e50a:	9309      	str	r3, [sp, #36]	; 0x24
 800e50c:	2320      	movs	r3, #32
 800e50e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e512:	2330      	movs	r3, #48	; 0x30
 800e514:	f04f 0901 	mov.w	r9, #1
 800e518:	f8cd 800c 	str.w	r8, [sp, #12]
 800e51c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800e6dc <_vfiprintf_r+0x24c>
 800e520:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e524:	4623      	mov	r3, r4
 800e526:	469a      	mov	sl, r3
 800e528:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e52c:	b10a      	cbz	r2, 800e532 <_vfiprintf_r+0xa2>
 800e52e:	2a25      	cmp	r2, #37	; 0x25
 800e530:	d1f9      	bne.n	800e526 <_vfiprintf_r+0x96>
 800e532:	ebba 0b04 	subs.w	fp, sl, r4
 800e536:	d00b      	beq.n	800e550 <_vfiprintf_r+0xc0>
 800e538:	465b      	mov	r3, fp
 800e53a:	4622      	mov	r2, r4
 800e53c:	4629      	mov	r1, r5
 800e53e:	4630      	mov	r0, r6
 800e540:	f7ff ff93 	bl	800e46a <__sfputs_r>
 800e544:	3001      	adds	r0, #1
 800e546:	f000 80aa 	beq.w	800e69e <_vfiprintf_r+0x20e>
 800e54a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e54c:	445a      	add	r2, fp
 800e54e:	9209      	str	r2, [sp, #36]	; 0x24
 800e550:	f89a 3000 	ldrb.w	r3, [sl]
 800e554:	2b00      	cmp	r3, #0
 800e556:	f000 80a2 	beq.w	800e69e <_vfiprintf_r+0x20e>
 800e55a:	2300      	movs	r3, #0
 800e55c:	f04f 32ff 	mov.w	r2, #4294967295
 800e560:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e564:	f10a 0a01 	add.w	sl, sl, #1
 800e568:	9304      	str	r3, [sp, #16]
 800e56a:	9307      	str	r3, [sp, #28]
 800e56c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e570:	931a      	str	r3, [sp, #104]	; 0x68
 800e572:	4654      	mov	r4, sl
 800e574:	2205      	movs	r2, #5
 800e576:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e57a:	4858      	ldr	r0, [pc, #352]	; (800e6dc <_vfiprintf_r+0x24c>)
 800e57c:	f7ff f840 	bl	800d600 <memchr>
 800e580:	9a04      	ldr	r2, [sp, #16]
 800e582:	b9d8      	cbnz	r0, 800e5bc <_vfiprintf_r+0x12c>
 800e584:	06d1      	lsls	r1, r2, #27
 800e586:	bf44      	itt	mi
 800e588:	2320      	movmi	r3, #32
 800e58a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e58e:	0713      	lsls	r3, r2, #28
 800e590:	bf44      	itt	mi
 800e592:	232b      	movmi	r3, #43	; 0x2b
 800e594:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e598:	f89a 3000 	ldrb.w	r3, [sl]
 800e59c:	2b2a      	cmp	r3, #42	; 0x2a
 800e59e:	d015      	beq.n	800e5cc <_vfiprintf_r+0x13c>
 800e5a0:	4654      	mov	r4, sl
 800e5a2:	2000      	movs	r0, #0
 800e5a4:	f04f 0c0a 	mov.w	ip, #10
 800e5a8:	9a07      	ldr	r2, [sp, #28]
 800e5aa:	4621      	mov	r1, r4
 800e5ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e5b0:	3b30      	subs	r3, #48	; 0x30
 800e5b2:	2b09      	cmp	r3, #9
 800e5b4:	d94e      	bls.n	800e654 <_vfiprintf_r+0x1c4>
 800e5b6:	b1b0      	cbz	r0, 800e5e6 <_vfiprintf_r+0x156>
 800e5b8:	9207      	str	r2, [sp, #28]
 800e5ba:	e014      	b.n	800e5e6 <_vfiprintf_r+0x156>
 800e5bc:	eba0 0308 	sub.w	r3, r0, r8
 800e5c0:	fa09 f303 	lsl.w	r3, r9, r3
 800e5c4:	4313      	orrs	r3, r2
 800e5c6:	46a2      	mov	sl, r4
 800e5c8:	9304      	str	r3, [sp, #16]
 800e5ca:	e7d2      	b.n	800e572 <_vfiprintf_r+0xe2>
 800e5cc:	9b03      	ldr	r3, [sp, #12]
 800e5ce:	1d19      	adds	r1, r3, #4
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	9103      	str	r1, [sp, #12]
 800e5d4:	2b00      	cmp	r3, #0
 800e5d6:	bfbb      	ittet	lt
 800e5d8:	425b      	neglt	r3, r3
 800e5da:	f042 0202 	orrlt.w	r2, r2, #2
 800e5de:	9307      	strge	r3, [sp, #28]
 800e5e0:	9307      	strlt	r3, [sp, #28]
 800e5e2:	bfb8      	it	lt
 800e5e4:	9204      	strlt	r2, [sp, #16]
 800e5e6:	7823      	ldrb	r3, [r4, #0]
 800e5e8:	2b2e      	cmp	r3, #46	; 0x2e
 800e5ea:	d10c      	bne.n	800e606 <_vfiprintf_r+0x176>
 800e5ec:	7863      	ldrb	r3, [r4, #1]
 800e5ee:	2b2a      	cmp	r3, #42	; 0x2a
 800e5f0:	d135      	bne.n	800e65e <_vfiprintf_r+0x1ce>
 800e5f2:	9b03      	ldr	r3, [sp, #12]
 800e5f4:	3402      	adds	r4, #2
 800e5f6:	1d1a      	adds	r2, r3, #4
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	9203      	str	r2, [sp, #12]
 800e5fc:	2b00      	cmp	r3, #0
 800e5fe:	bfb8      	it	lt
 800e600:	f04f 33ff 	movlt.w	r3, #4294967295
 800e604:	9305      	str	r3, [sp, #20]
 800e606:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800e6e0 <_vfiprintf_r+0x250>
 800e60a:	2203      	movs	r2, #3
 800e60c:	4650      	mov	r0, sl
 800e60e:	7821      	ldrb	r1, [r4, #0]
 800e610:	f7fe fff6 	bl	800d600 <memchr>
 800e614:	b140      	cbz	r0, 800e628 <_vfiprintf_r+0x198>
 800e616:	2340      	movs	r3, #64	; 0x40
 800e618:	eba0 000a 	sub.w	r0, r0, sl
 800e61c:	fa03 f000 	lsl.w	r0, r3, r0
 800e620:	9b04      	ldr	r3, [sp, #16]
 800e622:	3401      	adds	r4, #1
 800e624:	4303      	orrs	r3, r0
 800e626:	9304      	str	r3, [sp, #16]
 800e628:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e62c:	2206      	movs	r2, #6
 800e62e:	482d      	ldr	r0, [pc, #180]	; (800e6e4 <_vfiprintf_r+0x254>)
 800e630:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e634:	f7fe ffe4 	bl	800d600 <memchr>
 800e638:	2800      	cmp	r0, #0
 800e63a:	d03f      	beq.n	800e6bc <_vfiprintf_r+0x22c>
 800e63c:	4b2a      	ldr	r3, [pc, #168]	; (800e6e8 <_vfiprintf_r+0x258>)
 800e63e:	bb1b      	cbnz	r3, 800e688 <_vfiprintf_r+0x1f8>
 800e640:	9b03      	ldr	r3, [sp, #12]
 800e642:	3307      	adds	r3, #7
 800e644:	f023 0307 	bic.w	r3, r3, #7
 800e648:	3308      	adds	r3, #8
 800e64a:	9303      	str	r3, [sp, #12]
 800e64c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e64e:	443b      	add	r3, r7
 800e650:	9309      	str	r3, [sp, #36]	; 0x24
 800e652:	e767      	b.n	800e524 <_vfiprintf_r+0x94>
 800e654:	460c      	mov	r4, r1
 800e656:	2001      	movs	r0, #1
 800e658:	fb0c 3202 	mla	r2, ip, r2, r3
 800e65c:	e7a5      	b.n	800e5aa <_vfiprintf_r+0x11a>
 800e65e:	2300      	movs	r3, #0
 800e660:	f04f 0c0a 	mov.w	ip, #10
 800e664:	4619      	mov	r1, r3
 800e666:	3401      	adds	r4, #1
 800e668:	9305      	str	r3, [sp, #20]
 800e66a:	4620      	mov	r0, r4
 800e66c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e670:	3a30      	subs	r2, #48	; 0x30
 800e672:	2a09      	cmp	r2, #9
 800e674:	d903      	bls.n	800e67e <_vfiprintf_r+0x1ee>
 800e676:	2b00      	cmp	r3, #0
 800e678:	d0c5      	beq.n	800e606 <_vfiprintf_r+0x176>
 800e67a:	9105      	str	r1, [sp, #20]
 800e67c:	e7c3      	b.n	800e606 <_vfiprintf_r+0x176>
 800e67e:	4604      	mov	r4, r0
 800e680:	2301      	movs	r3, #1
 800e682:	fb0c 2101 	mla	r1, ip, r1, r2
 800e686:	e7f0      	b.n	800e66a <_vfiprintf_r+0x1da>
 800e688:	ab03      	add	r3, sp, #12
 800e68a:	9300      	str	r3, [sp, #0]
 800e68c:	462a      	mov	r2, r5
 800e68e:	4630      	mov	r0, r6
 800e690:	4b16      	ldr	r3, [pc, #88]	; (800e6ec <_vfiprintf_r+0x25c>)
 800e692:	a904      	add	r1, sp, #16
 800e694:	f7fc f816 	bl	800a6c4 <_printf_float>
 800e698:	4607      	mov	r7, r0
 800e69a:	1c78      	adds	r0, r7, #1
 800e69c:	d1d6      	bne.n	800e64c <_vfiprintf_r+0x1bc>
 800e69e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e6a0:	07d9      	lsls	r1, r3, #31
 800e6a2:	d405      	bmi.n	800e6b0 <_vfiprintf_r+0x220>
 800e6a4:	89ab      	ldrh	r3, [r5, #12]
 800e6a6:	059a      	lsls	r2, r3, #22
 800e6a8:	d402      	bmi.n	800e6b0 <_vfiprintf_r+0x220>
 800e6aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e6ac:	f7fe ff8c 	bl	800d5c8 <__retarget_lock_release_recursive>
 800e6b0:	89ab      	ldrh	r3, [r5, #12]
 800e6b2:	065b      	lsls	r3, r3, #25
 800e6b4:	f53f af12 	bmi.w	800e4dc <_vfiprintf_r+0x4c>
 800e6b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e6ba:	e711      	b.n	800e4e0 <_vfiprintf_r+0x50>
 800e6bc:	ab03      	add	r3, sp, #12
 800e6be:	9300      	str	r3, [sp, #0]
 800e6c0:	462a      	mov	r2, r5
 800e6c2:	4630      	mov	r0, r6
 800e6c4:	4b09      	ldr	r3, [pc, #36]	; (800e6ec <_vfiprintf_r+0x25c>)
 800e6c6:	a904      	add	r1, sp, #16
 800e6c8:	f7fc fa98 	bl	800abfc <_printf_i>
 800e6cc:	e7e4      	b.n	800e698 <_vfiprintf_r+0x208>
 800e6ce:	bf00      	nop
 800e6d0:	08012134 	.word	0x08012134
 800e6d4:	08012154 	.word	0x08012154
 800e6d8:	08012114 	.word	0x08012114
 800e6dc:	0801234c 	.word	0x0801234c
 800e6e0:	08012352 	.word	0x08012352
 800e6e4:	08012356 	.word	0x08012356
 800e6e8:	0800a6c5 	.word	0x0800a6c5
 800e6ec:	0800e46b 	.word	0x0800e46b

0800e6f0 <nan>:
 800e6f0:	2000      	movs	r0, #0
 800e6f2:	4901      	ldr	r1, [pc, #4]	; (800e6f8 <nan+0x8>)
 800e6f4:	4770      	bx	lr
 800e6f6:	bf00      	nop
 800e6f8:	7ff80000 	.word	0x7ff80000

0800e6fc <_sbrk_r>:
 800e6fc:	b538      	push	{r3, r4, r5, lr}
 800e6fe:	2300      	movs	r3, #0
 800e700:	4d05      	ldr	r5, [pc, #20]	; (800e718 <_sbrk_r+0x1c>)
 800e702:	4604      	mov	r4, r0
 800e704:	4608      	mov	r0, r1
 800e706:	602b      	str	r3, [r5, #0]
 800e708:	f7f3 ffa0 	bl	800264c <_sbrk>
 800e70c:	1c43      	adds	r3, r0, #1
 800e70e:	d102      	bne.n	800e716 <_sbrk_r+0x1a>
 800e710:	682b      	ldr	r3, [r5, #0]
 800e712:	b103      	cbz	r3, 800e716 <_sbrk_r+0x1a>
 800e714:	6023      	str	r3, [r4, #0]
 800e716:	bd38      	pop	{r3, r4, r5, pc}
 800e718:	20000578 	.word	0x20000578

0800e71c <__sread>:
 800e71c:	b510      	push	{r4, lr}
 800e71e:	460c      	mov	r4, r1
 800e720:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e724:	f000 fafe 	bl	800ed24 <_read_r>
 800e728:	2800      	cmp	r0, #0
 800e72a:	bfab      	itete	ge
 800e72c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e72e:	89a3      	ldrhlt	r3, [r4, #12]
 800e730:	181b      	addge	r3, r3, r0
 800e732:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e736:	bfac      	ite	ge
 800e738:	6563      	strge	r3, [r4, #84]	; 0x54
 800e73a:	81a3      	strhlt	r3, [r4, #12]
 800e73c:	bd10      	pop	{r4, pc}

0800e73e <__swrite>:
 800e73e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e742:	461f      	mov	r7, r3
 800e744:	898b      	ldrh	r3, [r1, #12]
 800e746:	4605      	mov	r5, r0
 800e748:	05db      	lsls	r3, r3, #23
 800e74a:	460c      	mov	r4, r1
 800e74c:	4616      	mov	r6, r2
 800e74e:	d505      	bpl.n	800e75c <__swrite+0x1e>
 800e750:	2302      	movs	r3, #2
 800e752:	2200      	movs	r2, #0
 800e754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e758:	f000 fa16 	bl	800eb88 <_lseek_r>
 800e75c:	89a3      	ldrh	r3, [r4, #12]
 800e75e:	4632      	mov	r2, r6
 800e760:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e764:	81a3      	strh	r3, [r4, #12]
 800e766:	4628      	mov	r0, r5
 800e768:	463b      	mov	r3, r7
 800e76a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e76e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e772:	f000 b88b 	b.w	800e88c <_write_r>

0800e776 <__sseek>:
 800e776:	b510      	push	{r4, lr}
 800e778:	460c      	mov	r4, r1
 800e77a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e77e:	f000 fa03 	bl	800eb88 <_lseek_r>
 800e782:	1c43      	adds	r3, r0, #1
 800e784:	89a3      	ldrh	r3, [r4, #12]
 800e786:	bf15      	itete	ne
 800e788:	6560      	strne	r0, [r4, #84]	; 0x54
 800e78a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e78e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e792:	81a3      	strheq	r3, [r4, #12]
 800e794:	bf18      	it	ne
 800e796:	81a3      	strhne	r3, [r4, #12]
 800e798:	bd10      	pop	{r4, pc}

0800e79a <__sclose>:
 800e79a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e79e:	f000 b913 	b.w	800e9c8 <_close_r>

0800e7a2 <strncmp>:
 800e7a2:	4603      	mov	r3, r0
 800e7a4:	b510      	push	{r4, lr}
 800e7a6:	b172      	cbz	r2, 800e7c6 <strncmp+0x24>
 800e7a8:	3901      	subs	r1, #1
 800e7aa:	1884      	adds	r4, r0, r2
 800e7ac:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e7b0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e7b4:	4290      	cmp	r0, r2
 800e7b6:	d101      	bne.n	800e7bc <strncmp+0x1a>
 800e7b8:	42a3      	cmp	r3, r4
 800e7ba:	d101      	bne.n	800e7c0 <strncmp+0x1e>
 800e7bc:	1a80      	subs	r0, r0, r2
 800e7be:	bd10      	pop	{r4, pc}
 800e7c0:	2800      	cmp	r0, #0
 800e7c2:	d1f3      	bne.n	800e7ac <strncmp+0xa>
 800e7c4:	e7fa      	b.n	800e7bc <strncmp+0x1a>
 800e7c6:	4610      	mov	r0, r2
 800e7c8:	e7f9      	b.n	800e7be <strncmp+0x1c>
	...

0800e7cc <__swbuf_r>:
 800e7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7ce:	460e      	mov	r6, r1
 800e7d0:	4614      	mov	r4, r2
 800e7d2:	4605      	mov	r5, r0
 800e7d4:	b118      	cbz	r0, 800e7de <__swbuf_r+0x12>
 800e7d6:	6983      	ldr	r3, [r0, #24]
 800e7d8:	b90b      	cbnz	r3, 800e7de <__swbuf_r+0x12>
 800e7da:	f7fe faeb 	bl	800cdb4 <__sinit>
 800e7de:	4b21      	ldr	r3, [pc, #132]	; (800e864 <__swbuf_r+0x98>)
 800e7e0:	429c      	cmp	r4, r3
 800e7e2:	d12b      	bne.n	800e83c <__swbuf_r+0x70>
 800e7e4:	686c      	ldr	r4, [r5, #4]
 800e7e6:	69a3      	ldr	r3, [r4, #24]
 800e7e8:	60a3      	str	r3, [r4, #8]
 800e7ea:	89a3      	ldrh	r3, [r4, #12]
 800e7ec:	071a      	lsls	r2, r3, #28
 800e7ee:	d52f      	bpl.n	800e850 <__swbuf_r+0x84>
 800e7f0:	6923      	ldr	r3, [r4, #16]
 800e7f2:	b36b      	cbz	r3, 800e850 <__swbuf_r+0x84>
 800e7f4:	6923      	ldr	r3, [r4, #16]
 800e7f6:	6820      	ldr	r0, [r4, #0]
 800e7f8:	b2f6      	uxtb	r6, r6
 800e7fa:	1ac0      	subs	r0, r0, r3
 800e7fc:	6963      	ldr	r3, [r4, #20]
 800e7fe:	4637      	mov	r7, r6
 800e800:	4283      	cmp	r3, r0
 800e802:	dc04      	bgt.n	800e80e <__swbuf_r+0x42>
 800e804:	4621      	mov	r1, r4
 800e806:	4628      	mov	r0, r5
 800e808:	f000 f970 	bl	800eaec <_fflush_r>
 800e80c:	bb30      	cbnz	r0, 800e85c <__swbuf_r+0x90>
 800e80e:	68a3      	ldr	r3, [r4, #8]
 800e810:	3001      	adds	r0, #1
 800e812:	3b01      	subs	r3, #1
 800e814:	60a3      	str	r3, [r4, #8]
 800e816:	6823      	ldr	r3, [r4, #0]
 800e818:	1c5a      	adds	r2, r3, #1
 800e81a:	6022      	str	r2, [r4, #0]
 800e81c:	701e      	strb	r6, [r3, #0]
 800e81e:	6963      	ldr	r3, [r4, #20]
 800e820:	4283      	cmp	r3, r0
 800e822:	d004      	beq.n	800e82e <__swbuf_r+0x62>
 800e824:	89a3      	ldrh	r3, [r4, #12]
 800e826:	07db      	lsls	r3, r3, #31
 800e828:	d506      	bpl.n	800e838 <__swbuf_r+0x6c>
 800e82a:	2e0a      	cmp	r6, #10
 800e82c:	d104      	bne.n	800e838 <__swbuf_r+0x6c>
 800e82e:	4621      	mov	r1, r4
 800e830:	4628      	mov	r0, r5
 800e832:	f000 f95b 	bl	800eaec <_fflush_r>
 800e836:	b988      	cbnz	r0, 800e85c <__swbuf_r+0x90>
 800e838:	4638      	mov	r0, r7
 800e83a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e83c:	4b0a      	ldr	r3, [pc, #40]	; (800e868 <__swbuf_r+0x9c>)
 800e83e:	429c      	cmp	r4, r3
 800e840:	d101      	bne.n	800e846 <__swbuf_r+0x7a>
 800e842:	68ac      	ldr	r4, [r5, #8]
 800e844:	e7cf      	b.n	800e7e6 <__swbuf_r+0x1a>
 800e846:	4b09      	ldr	r3, [pc, #36]	; (800e86c <__swbuf_r+0xa0>)
 800e848:	429c      	cmp	r4, r3
 800e84a:	bf08      	it	eq
 800e84c:	68ec      	ldreq	r4, [r5, #12]
 800e84e:	e7ca      	b.n	800e7e6 <__swbuf_r+0x1a>
 800e850:	4621      	mov	r1, r4
 800e852:	4628      	mov	r0, r5
 800e854:	f000 f82c 	bl	800e8b0 <__swsetup_r>
 800e858:	2800      	cmp	r0, #0
 800e85a:	d0cb      	beq.n	800e7f4 <__swbuf_r+0x28>
 800e85c:	f04f 37ff 	mov.w	r7, #4294967295
 800e860:	e7ea      	b.n	800e838 <__swbuf_r+0x6c>
 800e862:	bf00      	nop
 800e864:	08012134 	.word	0x08012134
 800e868:	08012154 	.word	0x08012154
 800e86c:	08012114 	.word	0x08012114

0800e870 <__ascii_wctomb>:
 800e870:	4603      	mov	r3, r0
 800e872:	4608      	mov	r0, r1
 800e874:	b141      	cbz	r1, 800e888 <__ascii_wctomb+0x18>
 800e876:	2aff      	cmp	r2, #255	; 0xff
 800e878:	d904      	bls.n	800e884 <__ascii_wctomb+0x14>
 800e87a:	228a      	movs	r2, #138	; 0x8a
 800e87c:	f04f 30ff 	mov.w	r0, #4294967295
 800e880:	601a      	str	r2, [r3, #0]
 800e882:	4770      	bx	lr
 800e884:	2001      	movs	r0, #1
 800e886:	700a      	strb	r2, [r1, #0]
 800e888:	4770      	bx	lr
	...

0800e88c <_write_r>:
 800e88c:	b538      	push	{r3, r4, r5, lr}
 800e88e:	4604      	mov	r4, r0
 800e890:	4608      	mov	r0, r1
 800e892:	4611      	mov	r1, r2
 800e894:	2200      	movs	r2, #0
 800e896:	4d05      	ldr	r5, [pc, #20]	; (800e8ac <_write_r+0x20>)
 800e898:	602a      	str	r2, [r5, #0]
 800e89a:	461a      	mov	r2, r3
 800e89c:	f7f3 fe8a 	bl	80025b4 <_write>
 800e8a0:	1c43      	adds	r3, r0, #1
 800e8a2:	d102      	bne.n	800e8aa <_write_r+0x1e>
 800e8a4:	682b      	ldr	r3, [r5, #0]
 800e8a6:	b103      	cbz	r3, 800e8aa <_write_r+0x1e>
 800e8a8:	6023      	str	r3, [r4, #0]
 800e8aa:	bd38      	pop	{r3, r4, r5, pc}
 800e8ac:	20000578 	.word	0x20000578

0800e8b0 <__swsetup_r>:
 800e8b0:	4b32      	ldr	r3, [pc, #200]	; (800e97c <__swsetup_r+0xcc>)
 800e8b2:	b570      	push	{r4, r5, r6, lr}
 800e8b4:	681d      	ldr	r5, [r3, #0]
 800e8b6:	4606      	mov	r6, r0
 800e8b8:	460c      	mov	r4, r1
 800e8ba:	b125      	cbz	r5, 800e8c6 <__swsetup_r+0x16>
 800e8bc:	69ab      	ldr	r3, [r5, #24]
 800e8be:	b913      	cbnz	r3, 800e8c6 <__swsetup_r+0x16>
 800e8c0:	4628      	mov	r0, r5
 800e8c2:	f7fe fa77 	bl	800cdb4 <__sinit>
 800e8c6:	4b2e      	ldr	r3, [pc, #184]	; (800e980 <__swsetup_r+0xd0>)
 800e8c8:	429c      	cmp	r4, r3
 800e8ca:	d10f      	bne.n	800e8ec <__swsetup_r+0x3c>
 800e8cc:	686c      	ldr	r4, [r5, #4]
 800e8ce:	89a3      	ldrh	r3, [r4, #12]
 800e8d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e8d4:	0719      	lsls	r1, r3, #28
 800e8d6:	d42c      	bmi.n	800e932 <__swsetup_r+0x82>
 800e8d8:	06dd      	lsls	r5, r3, #27
 800e8da:	d411      	bmi.n	800e900 <__swsetup_r+0x50>
 800e8dc:	2309      	movs	r3, #9
 800e8de:	6033      	str	r3, [r6, #0]
 800e8e0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800e8e8:	81a3      	strh	r3, [r4, #12]
 800e8ea:	e03e      	b.n	800e96a <__swsetup_r+0xba>
 800e8ec:	4b25      	ldr	r3, [pc, #148]	; (800e984 <__swsetup_r+0xd4>)
 800e8ee:	429c      	cmp	r4, r3
 800e8f0:	d101      	bne.n	800e8f6 <__swsetup_r+0x46>
 800e8f2:	68ac      	ldr	r4, [r5, #8]
 800e8f4:	e7eb      	b.n	800e8ce <__swsetup_r+0x1e>
 800e8f6:	4b24      	ldr	r3, [pc, #144]	; (800e988 <__swsetup_r+0xd8>)
 800e8f8:	429c      	cmp	r4, r3
 800e8fa:	bf08      	it	eq
 800e8fc:	68ec      	ldreq	r4, [r5, #12]
 800e8fe:	e7e6      	b.n	800e8ce <__swsetup_r+0x1e>
 800e900:	0758      	lsls	r0, r3, #29
 800e902:	d512      	bpl.n	800e92a <__swsetup_r+0x7a>
 800e904:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e906:	b141      	cbz	r1, 800e91a <__swsetup_r+0x6a>
 800e908:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e90c:	4299      	cmp	r1, r3
 800e90e:	d002      	beq.n	800e916 <__swsetup_r+0x66>
 800e910:	4630      	mov	r0, r6
 800e912:	f7ff fb5d 	bl	800dfd0 <_free_r>
 800e916:	2300      	movs	r3, #0
 800e918:	6363      	str	r3, [r4, #52]	; 0x34
 800e91a:	89a3      	ldrh	r3, [r4, #12]
 800e91c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e920:	81a3      	strh	r3, [r4, #12]
 800e922:	2300      	movs	r3, #0
 800e924:	6063      	str	r3, [r4, #4]
 800e926:	6923      	ldr	r3, [r4, #16]
 800e928:	6023      	str	r3, [r4, #0]
 800e92a:	89a3      	ldrh	r3, [r4, #12]
 800e92c:	f043 0308 	orr.w	r3, r3, #8
 800e930:	81a3      	strh	r3, [r4, #12]
 800e932:	6923      	ldr	r3, [r4, #16]
 800e934:	b94b      	cbnz	r3, 800e94a <__swsetup_r+0x9a>
 800e936:	89a3      	ldrh	r3, [r4, #12]
 800e938:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e93c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e940:	d003      	beq.n	800e94a <__swsetup_r+0x9a>
 800e942:	4621      	mov	r1, r4
 800e944:	4630      	mov	r0, r6
 800e946:	f000 f957 	bl	800ebf8 <__smakebuf_r>
 800e94a:	89a0      	ldrh	r0, [r4, #12]
 800e94c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e950:	f010 0301 	ands.w	r3, r0, #1
 800e954:	d00a      	beq.n	800e96c <__swsetup_r+0xbc>
 800e956:	2300      	movs	r3, #0
 800e958:	60a3      	str	r3, [r4, #8]
 800e95a:	6963      	ldr	r3, [r4, #20]
 800e95c:	425b      	negs	r3, r3
 800e95e:	61a3      	str	r3, [r4, #24]
 800e960:	6923      	ldr	r3, [r4, #16]
 800e962:	b943      	cbnz	r3, 800e976 <__swsetup_r+0xc6>
 800e964:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e968:	d1ba      	bne.n	800e8e0 <__swsetup_r+0x30>
 800e96a:	bd70      	pop	{r4, r5, r6, pc}
 800e96c:	0781      	lsls	r1, r0, #30
 800e96e:	bf58      	it	pl
 800e970:	6963      	ldrpl	r3, [r4, #20]
 800e972:	60a3      	str	r3, [r4, #8]
 800e974:	e7f4      	b.n	800e960 <__swsetup_r+0xb0>
 800e976:	2000      	movs	r0, #0
 800e978:	e7f7      	b.n	800e96a <__swsetup_r+0xba>
 800e97a:	bf00      	nop
 800e97c:	20000014 	.word	0x20000014
 800e980:	08012134 	.word	0x08012134
 800e984:	08012154 	.word	0x08012154
 800e988:	08012114 	.word	0x08012114

0800e98c <__assert_func>:
 800e98c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e98e:	4614      	mov	r4, r2
 800e990:	461a      	mov	r2, r3
 800e992:	4b09      	ldr	r3, [pc, #36]	; (800e9b8 <__assert_func+0x2c>)
 800e994:	4605      	mov	r5, r0
 800e996:	681b      	ldr	r3, [r3, #0]
 800e998:	68d8      	ldr	r0, [r3, #12]
 800e99a:	b14c      	cbz	r4, 800e9b0 <__assert_func+0x24>
 800e99c:	4b07      	ldr	r3, [pc, #28]	; (800e9bc <__assert_func+0x30>)
 800e99e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e9a2:	9100      	str	r1, [sp, #0]
 800e9a4:	462b      	mov	r3, r5
 800e9a6:	4906      	ldr	r1, [pc, #24]	; (800e9c0 <__assert_func+0x34>)
 800e9a8:	f000 f8dc 	bl	800eb64 <fiprintf>
 800e9ac:	f000 f9cc 	bl	800ed48 <abort>
 800e9b0:	4b04      	ldr	r3, [pc, #16]	; (800e9c4 <__assert_func+0x38>)
 800e9b2:	461c      	mov	r4, r3
 800e9b4:	e7f3      	b.n	800e99e <__assert_func+0x12>
 800e9b6:	bf00      	nop
 800e9b8:	20000014 	.word	0x20000014
 800e9bc:	0801235d 	.word	0x0801235d
 800e9c0:	0801236a 	.word	0x0801236a
 800e9c4:	08012398 	.word	0x08012398

0800e9c8 <_close_r>:
 800e9c8:	b538      	push	{r3, r4, r5, lr}
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	4d05      	ldr	r5, [pc, #20]	; (800e9e4 <_close_r+0x1c>)
 800e9ce:	4604      	mov	r4, r0
 800e9d0:	4608      	mov	r0, r1
 800e9d2:	602b      	str	r3, [r5, #0]
 800e9d4:	f7f3 fe0a 	bl	80025ec <_close>
 800e9d8:	1c43      	adds	r3, r0, #1
 800e9da:	d102      	bne.n	800e9e2 <_close_r+0x1a>
 800e9dc:	682b      	ldr	r3, [r5, #0]
 800e9de:	b103      	cbz	r3, 800e9e2 <_close_r+0x1a>
 800e9e0:	6023      	str	r3, [r4, #0]
 800e9e2:	bd38      	pop	{r3, r4, r5, pc}
 800e9e4:	20000578 	.word	0x20000578

0800e9e8 <__sflush_r>:
 800e9e8:	898a      	ldrh	r2, [r1, #12]
 800e9ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ec:	4605      	mov	r5, r0
 800e9ee:	0710      	lsls	r0, r2, #28
 800e9f0:	460c      	mov	r4, r1
 800e9f2:	d457      	bmi.n	800eaa4 <__sflush_r+0xbc>
 800e9f4:	684b      	ldr	r3, [r1, #4]
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	dc04      	bgt.n	800ea04 <__sflush_r+0x1c>
 800e9fa:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	dc01      	bgt.n	800ea04 <__sflush_r+0x1c>
 800ea00:	2000      	movs	r0, #0
 800ea02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea04:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea06:	2e00      	cmp	r6, #0
 800ea08:	d0fa      	beq.n	800ea00 <__sflush_r+0x18>
 800ea0a:	2300      	movs	r3, #0
 800ea0c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ea10:	682f      	ldr	r7, [r5, #0]
 800ea12:	602b      	str	r3, [r5, #0]
 800ea14:	d032      	beq.n	800ea7c <__sflush_r+0x94>
 800ea16:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ea18:	89a3      	ldrh	r3, [r4, #12]
 800ea1a:	075a      	lsls	r2, r3, #29
 800ea1c:	d505      	bpl.n	800ea2a <__sflush_r+0x42>
 800ea1e:	6863      	ldr	r3, [r4, #4]
 800ea20:	1ac0      	subs	r0, r0, r3
 800ea22:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ea24:	b10b      	cbz	r3, 800ea2a <__sflush_r+0x42>
 800ea26:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ea28:	1ac0      	subs	r0, r0, r3
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	4602      	mov	r2, r0
 800ea2e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ea30:	4628      	mov	r0, r5
 800ea32:	6a21      	ldr	r1, [r4, #32]
 800ea34:	47b0      	blx	r6
 800ea36:	1c43      	adds	r3, r0, #1
 800ea38:	89a3      	ldrh	r3, [r4, #12]
 800ea3a:	d106      	bne.n	800ea4a <__sflush_r+0x62>
 800ea3c:	6829      	ldr	r1, [r5, #0]
 800ea3e:	291d      	cmp	r1, #29
 800ea40:	d82c      	bhi.n	800ea9c <__sflush_r+0xb4>
 800ea42:	4a29      	ldr	r2, [pc, #164]	; (800eae8 <__sflush_r+0x100>)
 800ea44:	40ca      	lsrs	r2, r1
 800ea46:	07d6      	lsls	r6, r2, #31
 800ea48:	d528      	bpl.n	800ea9c <__sflush_r+0xb4>
 800ea4a:	2200      	movs	r2, #0
 800ea4c:	6062      	str	r2, [r4, #4]
 800ea4e:	6922      	ldr	r2, [r4, #16]
 800ea50:	04d9      	lsls	r1, r3, #19
 800ea52:	6022      	str	r2, [r4, #0]
 800ea54:	d504      	bpl.n	800ea60 <__sflush_r+0x78>
 800ea56:	1c42      	adds	r2, r0, #1
 800ea58:	d101      	bne.n	800ea5e <__sflush_r+0x76>
 800ea5a:	682b      	ldr	r3, [r5, #0]
 800ea5c:	b903      	cbnz	r3, 800ea60 <__sflush_r+0x78>
 800ea5e:	6560      	str	r0, [r4, #84]	; 0x54
 800ea60:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ea62:	602f      	str	r7, [r5, #0]
 800ea64:	2900      	cmp	r1, #0
 800ea66:	d0cb      	beq.n	800ea00 <__sflush_r+0x18>
 800ea68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ea6c:	4299      	cmp	r1, r3
 800ea6e:	d002      	beq.n	800ea76 <__sflush_r+0x8e>
 800ea70:	4628      	mov	r0, r5
 800ea72:	f7ff faad 	bl	800dfd0 <_free_r>
 800ea76:	2000      	movs	r0, #0
 800ea78:	6360      	str	r0, [r4, #52]	; 0x34
 800ea7a:	e7c2      	b.n	800ea02 <__sflush_r+0x1a>
 800ea7c:	6a21      	ldr	r1, [r4, #32]
 800ea7e:	2301      	movs	r3, #1
 800ea80:	4628      	mov	r0, r5
 800ea82:	47b0      	blx	r6
 800ea84:	1c41      	adds	r1, r0, #1
 800ea86:	d1c7      	bne.n	800ea18 <__sflush_r+0x30>
 800ea88:	682b      	ldr	r3, [r5, #0]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d0c4      	beq.n	800ea18 <__sflush_r+0x30>
 800ea8e:	2b1d      	cmp	r3, #29
 800ea90:	d001      	beq.n	800ea96 <__sflush_r+0xae>
 800ea92:	2b16      	cmp	r3, #22
 800ea94:	d101      	bne.n	800ea9a <__sflush_r+0xb2>
 800ea96:	602f      	str	r7, [r5, #0]
 800ea98:	e7b2      	b.n	800ea00 <__sflush_r+0x18>
 800ea9a:	89a3      	ldrh	r3, [r4, #12]
 800ea9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eaa0:	81a3      	strh	r3, [r4, #12]
 800eaa2:	e7ae      	b.n	800ea02 <__sflush_r+0x1a>
 800eaa4:	690f      	ldr	r7, [r1, #16]
 800eaa6:	2f00      	cmp	r7, #0
 800eaa8:	d0aa      	beq.n	800ea00 <__sflush_r+0x18>
 800eaaa:	0793      	lsls	r3, r2, #30
 800eaac:	bf18      	it	ne
 800eaae:	2300      	movne	r3, #0
 800eab0:	680e      	ldr	r6, [r1, #0]
 800eab2:	bf08      	it	eq
 800eab4:	694b      	ldreq	r3, [r1, #20]
 800eab6:	1bf6      	subs	r6, r6, r7
 800eab8:	600f      	str	r7, [r1, #0]
 800eaba:	608b      	str	r3, [r1, #8]
 800eabc:	2e00      	cmp	r6, #0
 800eabe:	dd9f      	ble.n	800ea00 <__sflush_r+0x18>
 800eac0:	4633      	mov	r3, r6
 800eac2:	463a      	mov	r2, r7
 800eac4:	4628      	mov	r0, r5
 800eac6:	6a21      	ldr	r1, [r4, #32]
 800eac8:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800eacc:	47e0      	blx	ip
 800eace:	2800      	cmp	r0, #0
 800ead0:	dc06      	bgt.n	800eae0 <__sflush_r+0xf8>
 800ead2:	89a3      	ldrh	r3, [r4, #12]
 800ead4:	f04f 30ff 	mov.w	r0, #4294967295
 800ead8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eadc:	81a3      	strh	r3, [r4, #12]
 800eade:	e790      	b.n	800ea02 <__sflush_r+0x1a>
 800eae0:	4407      	add	r7, r0
 800eae2:	1a36      	subs	r6, r6, r0
 800eae4:	e7ea      	b.n	800eabc <__sflush_r+0xd4>
 800eae6:	bf00      	nop
 800eae8:	20400001 	.word	0x20400001

0800eaec <_fflush_r>:
 800eaec:	b538      	push	{r3, r4, r5, lr}
 800eaee:	690b      	ldr	r3, [r1, #16]
 800eaf0:	4605      	mov	r5, r0
 800eaf2:	460c      	mov	r4, r1
 800eaf4:	b913      	cbnz	r3, 800eafc <_fflush_r+0x10>
 800eaf6:	2500      	movs	r5, #0
 800eaf8:	4628      	mov	r0, r5
 800eafa:	bd38      	pop	{r3, r4, r5, pc}
 800eafc:	b118      	cbz	r0, 800eb06 <_fflush_r+0x1a>
 800eafe:	6983      	ldr	r3, [r0, #24]
 800eb00:	b90b      	cbnz	r3, 800eb06 <_fflush_r+0x1a>
 800eb02:	f7fe f957 	bl	800cdb4 <__sinit>
 800eb06:	4b14      	ldr	r3, [pc, #80]	; (800eb58 <_fflush_r+0x6c>)
 800eb08:	429c      	cmp	r4, r3
 800eb0a:	d11b      	bne.n	800eb44 <_fflush_r+0x58>
 800eb0c:	686c      	ldr	r4, [r5, #4]
 800eb0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d0ef      	beq.n	800eaf6 <_fflush_r+0xa>
 800eb16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800eb18:	07d0      	lsls	r0, r2, #31
 800eb1a:	d404      	bmi.n	800eb26 <_fflush_r+0x3a>
 800eb1c:	0599      	lsls	r1, r3, #22
 800eb1e:	d402      	bmi.n	800eb26 <_fflush_r+0x3a>
 800eb20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb22:	f7fe fd50 	bl	800d5c6 <__retarget_lock_acquire_recursive>
 800eb26:	4628      	mov	r0, r5
 800eb28:	4621      	mov	r1, r4
 800eb2a:	f7ff ff5d 	bl	800e9e8 <__sflush_r>
 800eb2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800eb30:	4605      	mov	r5, r0
 800eb32:	07da      	lsls	r2, r3, #31
 800eb34:	d4e0      	bmi.n	800eaf8 <_fflush_r+0xc>
 800eb36:	89a3      	ldrh	r3, [r4, #12]
 800eb38:	059b      	lsls	r3, r3, #22
 800eb3a:	d4dd      	bmi.n	800eaf8 <_fflush_r+0xc>
 800eb3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800eb3e:	f7fe fd43 	bl	800d5c8 <__retarget_lock_release_recursive>
 800eb42:	e7d9      	b.n	800eaf8 <_fflush_r+0xc>
 800eb44:	4b05      	ldr	r3, [pc, #20]	; (800eb5c <_fflush_r+0x70>)
 800eb46:	429c      	cmp	r4, r3
 800eb48:	d101      	bne.n	800eb4e <_fflush_r+0x62>
 800eb4a:	68ac      	ldr	r4, [r5, #8]
 800eb4c:	e7df      	b.n	800eb0e <_fflush_r+0x22>
 800eb4e:	4b04      	ldr	r3, [pc, #16]	; (800eb60 <_fflush_r+0x74>)
 800eb50:	429c      	cmp	r4, r3
 800eb52:	bf08      	it	eq
 800eb54:	68ec      	ldreq	r4, [r5, #12]
 800eb56:	e7da      	b.n	800eb0e <_fflush_r+0x22>
 800eb58:	08012134 	.word	0x08012134
 800eb5c:	08012154 	.word	0x08012154
 800eb60:	08012114 	.word	0x08012114

0800eb64 <fiprintf>:
 800eb64:	b40e      	push	{r1, r2, r3}
 800eb66:	b503      	push	{r0, r1, lr}
 800eb68:	4601      	mov	r1, r0
 800eb6a:	ab03      	add	r3, sp, #12
 800eb6c:	4805      	ldr	r0, [pc, #20]	; (800eb84 <fiprintf+0x20>)
 800eb6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800eb72:	6800      	ldr	r0, [r0, #0]
 800eb74:	9301      	str	r3, [sp, #4]
 800eb76:	f7ff fc8b 	bl	800e490 <_vfiprintf_r>
 800eb7a:	b002      	add	sp, #8
 800eb7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800eb80:	b003      	add	sp, #12
 800eb82:	4770      	bx	lr
 800eb84:	20000014 	.word	0x20000014

0800eb88 <_lseek_r>:
 800eb88:	b538      	push	{r3, r4, r5, lr}
 800eb8a:	4604      	mov	r4, r0
 800eb8c:	4608      	mov	r0, r1
 800eb8e:	4611      	mov	r1, r2
 800eb90:	2200      	movs	r2, #0
 800eb92:	4d05      	ldr	r5, [pc, #20]	; (800eba8 <_lseek_r+0x20>)
 800eb94:	602a      	str	r2, [r5, #0]
 800eb96:	461a      	mov	r2, r3
 800eb98:	f7f3 fd4c 	bl	8002634 <_lseek>
 800eb9c:	1c43      	adds	r3, r0, #1
 800eb9e:	d102      	bne.n	800eba6 <_lseek_r+0x1e>
 800eba0:	682b      	ldr	r3, [r5, #0]
 800eba2:	b103      	cbz	r3, 800eba6 <_lseek_r+0x1e>
 800eba4:	6023      	str	r3, [r4, #0]
 800eba6:	bd38      	pop	{r3, r4, r5, pc}
 800eba8:	20000578 	.word	0x20000578

0800ebac <__swhatbuf_r>:
 800ebac:	b570      	push	{r4, r5, r6, lr}
 800ebae:	460e      	mov	r6, r1
 800ebb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ebb4:	4614      	mov	r4, r2
 800ebb6:	2900      	cmp	r1, #0
 800ebb8:	461d      	mov	r5, r3
 800ebba:	b096      	sub	sp, #88	; 0x58
 800ebbc:	da08      	bge.n	800ebd0 <__swhatbuf_r+0x24>
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ebc4:	602a      	str	r2, [r5, #0]
 800ebc6:	061a      	lsls	r2, r3, #24
 800ebc8:	d410      	bmi.n	800ebec <__swhatbuf_r+0x40>
 800ebca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ebce:	e00e      	b.n	800ebee <__swhatbuf_r+0x42>
 800ebd0:	466a      	mov	r2, sp
 800ebd2:	f000 f8c1 	bl	800ed58 <_fstat_r>
 800ebd6:	2800      	cmp	r0, #0
 800ebd8:	dbf1      	blt.n	800ebbe <__swhatbuf_r+0x12>
 800ebda:	9a01      	ldr	r2, [sp, #4]
 800ebdc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ebe0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ebe4:	425a      	negs	r2, r3
 800ebe6:	415a      	adcs	r2, r3
 800ebe8:	602a      	str	r2, [r5, #0]
 800ebea:	e7ee      	b.n	800ebca <__swhatbuf_r+0x1e>
 800ebec:	2340      	movs	r3, #64	; 0x40
 800ebee:	2000      	movs	r0, #0
 800ebf0:	6023      	str	r3, [r4, #0]
 800ebf2:	b016      	add	sp, #88	; 0x58
 800ebf4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ebf8 <__smakebuf_r>:
 800ebf8:	898b      	ldrh	r3, [r1, #12]
 800ebfa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ebfc:	079d      	lsls	r5, r3, #30
 800ebfe:	4606      	mov	r6, r0
 800ec00:	460c      	mov	r4, r1
 800ec02:	d507      	bpl.n	800ec14 <__smakebuf_r+0x1c>
 800ec04:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ec08:	6023      	str	r3, [r4, #0]
 800ec0a:	6123      	str	r3, [r4, #16]
 800ec0c:	2301      	movs	r3, #1
 800ec0e:	6163      	str	r3, [r4, #20]
 800ec10:	b002      	add	sp, #8
 800ec12:	bd70      	pop	{r4, r5, r6, pc}
 800ec14:	466a      	mov	r2, sp
 800ec16:	ab01      	add	r3, sp, #4
 800ec18:	f7ff ffc8 	bl	800ebac <__swhatbuf_r>
 800ec1c:	9900      	ldr	r1, [sp, #0]
 800ec1e:	4605      	mov	r5, r0
 800ec20:	4630      	mov	r0, r6
 800ec22:	f7ff fa3d 	bl	800e0a0 <_malloc_r>
 800ec26:	b948      	cbnz	r0, 800ec3c <__smakebuf_r+0x44>
 800ec28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec2c:	059a      	lsls	r2, r3, #22
 800ec2e:	d4ef      	bmi.n	800ec10 <__smakebuf_r+0x18>
 800ec30:	f023 0303 	bic.w	r3, r3, #3
 800ec34:	f043 0302 	orr.w	r3, r3, #2
 800ec38:	81a3      	strh	r3, [r4, #12]
 800ec3a:	e7e3      	b.n	800ec04 <__smakebuf_r+0xc>
 800ec3c:	4b0d      	ldr	r3, [pc, #52]	; (800ec74 <__smakebuf_r+0x7c>)
 800ec3e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ec40:	89a3      	ldrh	r3, [r4, #12]
 800ec42:	6020      	str	r0, [r4, #0]
 800ec44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec48:	81a3      	strh	r3, [r4, #12]
 800ec4a:	9b00      	ldr	r3, [sp, #0]
 800ec4c:	6120      	str	r0, [r4, #16]
 800ec4e:	6163      	str	r3, [r4, #20]
 800ec50:	9b01      	ldr	r3, [sp, #4]
 800ec52:	b15b      	cbz	r3, 800ec6c <__smakebuf_r+0x74>
 800ec54:	4630      	mov	r0, r6
 800ec56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ec5a:	f000 f88f 	bl	800ed7c <_isatty_r>
 800ec5e:	b128      	cbz	r0, 800ec6c <__smakebuf_r+0x74>
 800ec60:	89a3      	ldrh	r3, [r4, #12]
 800ec62:	f023 0303 	bic.w	r3, r3, #3
 800ec66:	f043 0301 	orr.w	r3, r3, #1
 800ec6a:	81a3      	strh	r3, [r4, #12]
 800ec6c:	89a0      	ldrh	r0, [r4, #12]
 800ec6e:	4305      	orrs	r5, r0
 800ec70:	81a5      	strh	r5, [r4, #12]
 800ec72:	e7cd      	b.n	800ec10 <__smakebuf_r+0x18>
 800ec74:	0800cd4d 	.word	0x0800cd4d

0800ec78 <memmove>:
 800ec78:	4288      	cmp	r0, r1
 800ec7a:	b510      	push	{r4, lr}
 800ec7c:	eb01 0402 	add.w	r4, r1, r2
 800ec80:	d902      	bls.n	800ec88 <memmove+0x10>
 800ec82:	4284      	cmp	r4, r0
 800ec84:	4623      	mov	r3, r4
 800ec86:	d807      	bhi.n	800ec98 <memmove+0x20>
 800ec88:	1e43      	subs	r3, r0, #1
 800ec8a:	42a1      	cmp	r1, r4
 800ec8c:	d008      	beq.n	800eca0 <memmove+0x28>
 800ec8e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ec92:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ec96:	e7f8      	b.n	800ec8a <memmove+0x12>
 800ec98:	4601      	mov	r1, r0
 800ec9a:	4402      	add	r2, r0
 800ec9c:	428a      	cmp	r2, r1
 800ec9e:	d100      	bne.n	800eca2 <memmove+0x2a>
 800eca0:	bd10      	pop	{r4, pc}
 800eca2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800eca6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ecaa:	e7f7      	b.n	800ec9c <memmove+0x24>

0800ecac <__malloc_lock>:
 800ecac:	4801      	ldr	r0, [pc, #4]	; (800ecb4 <__malloc_lock+0x8>)
 800ecae:	f7fe bc8a 	b.w	800d5c6 <__retarget_lock_acquire_recursive>
 800ecb2:	bf00      	nop
 800ecb4:	2000056c 	.word	0x2000056c

0800ecb8 <__malloc_unlock>:
 800ecb8:	4801      	ldr	r0, [pc, #4]	; (800ecc0 <__malloc_unlock+0x8>)
 800ecba:	f7fe bc85 	b.w	800d5c8 <__retarget_lock_release_recursive>
 800ecbe:	bf00      	nop
 800ecc0:	2000056c 	.word	0x2000056c

0800ecc4 <_realloc_r>:
 800ecc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ecc8:	4680      	mov	r8, r0
 800ecca:	4614      	mov	r4, r2
 800eccc:	460e      	mov	r6, r1
 800ecce:	b921      	cbnz	r1, 800ecda <_realloc_r+0x16>
 800ecd0:	4611      	mov	r1, r2
 800ecd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ecd6:	f7ff b9e3 	b.w	800e0a0 <_malloc_r>
 800ecda:	b92a      	cbnz	r2, 800ece8 <_realloc_r+0x24>
 800ecdc:	f7ff f978 	bl	800dfd0 <_free_r>
 800ece0:	4625      	mov	r5, r4
 800ece2:	4628      	mov	r0, r5
 800ece4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ece8:	f000 f858 	bl	800ed9c <_malloc_usable_size_r>
 800ecec:	4284      	cmp	r4, r0
 800ecee:	4607      	mov	r7, r0
 800ecf0:	d802      	bhi.n	800ecf8 <_realloc_r+0x34>
 800ecf2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ecf6:	d812      	bhi.n	800ed1e <_realloc_r+0x5a>
 800ecf8:	4621      	mov	r1, r4
 800ecfa:	4640      	mov	r0, r8
 800ecfc:	f7ff f9d0 	bl	800e0a0 <_malloc_r>
 800ed00:	4605      	mov	r5, r0
 800ed02:	2800      	cmp	r0, #0
 800ed04:	d0ed      	beq.n	800ece2 <_realloc_r+0x1e>
 800ed06:	42bc      	cmp	r4, r7
 800ed08:	4622      	mov	r2, r4
 800ed0a:	4631      	mov	r1, r6
 800ed0c:	bf28      	it	cs
 800ed0e:	463a      	movcs	r2, r7
 800ed10:	f7fe fc84 	bl	800d61c <memcpy>
 800ed14:	4631      	mov	r1, r6
 800ed16:	4640      	mov	r0, r8
 800ed18:	f7ff f95a 	bl	800dfd0 <_free_r>
 800ed1c:	e7e1      	b.n	800ece2 <_realloc_r+0x1e>
 800ed1e:	4635      	mov	r5, r6
 800ed20:	e7df      	b.n	800ece2 <_realloc_r+0x1e>
	...

0800ed24 <_read_r>:
 800ed24:	b538      	push	{r3, r4, r5, lr}
 800ed26:	4604      	mov	r4, r0
 800ed28:	4608      	mov	r0, r1
 800ed2a:	4611      	mov	r1, r2
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	4d05      	ldr	r5, [pc, #20]	; (800ed44 <_read_r+0x20>)
 800ed30:	602a      	str	r2, [r5, #0]
 800ed32:	461a      	mov	r2, r3
 800ed34:	f7f3 fc21 	bl	800257a <_read>
 800ed38:	1c43      	adds	r3, r0, #1
 800ed3a:	d102      	bne.n	800ed42 <_read_r+0x1e>
 800ed3c:	682b      	ldr	r3, [r5, #0]
 800ed3e:	b103      	cbz	r3, 800ed42 <_read_r+0x1e>
 800ed40:	6023      	str	r3, [r4, #0]
 800ed42:	bd38      	pop	{r3, r4, r5, pc}
 800ed44:	20000578 	.word	0x20000578

0800ed48 <abort>:
 800ed48:	2006      	movs	r0, #6
 800ed4a:	b508      	push	{r3, lr}
 800ed4c:	f000 f856 	bl	800edfc <raise>
 800ed50:	2001      	movs	r0, #1
 800ed52:	f7f3 fc08 	bl	8002566 <_exit>
	...

0800ed58 <_fstat_r>:
 800ed58:	b538      	push	{r3, r4, r5, lr}
 800ed5a:	2300      	movs	r3, #0
 800ed5c:	4d06      	ldr	r5, [pc, #24]	; (800ed78 <_fstat_r+0x20>)
 800ed5e:	4604      	mov	r4, r0
 800ed60:	4608      	mov	r0, r1
 800ed62:	4611      	mov	r1, r2
 800ed64:	602b      	str	r3, [r5, #0]
 800ed66:	f7f3 fc4c 	bl	8002602 <_fstat>
 800ed6a:	1c43      	adds	r3, r0, #1
 800ed6c:	d102      	bne.n	800ed74 <_fstat_r+0x1c>
 800ed6e:	682b      	ldr	r3, [r5, #0]
 800ed70:	b103      	cbz	r3, 800ed74 <_fstat_r+0x1c>
 800ed72:	6023      	str	r3, [r4, #0]
 800ed74:	bd38      	pop	{r3, r4, r5, pc}
 800ed76:	bf00      	nop
 800ed78:	20000578 	.word	0x20000578

0800ed7c <_isatty_r>:
 800ed7c:	b538      	push	{r3, r4, r5, lr}
 800ed7e:	2300      	movs	r3, #0
 800ed80:	4d05      	ldr	r5, [pc, #20]	; (800ed98 <_isatty_r+0x1c>)
 800ed82:	4604      	mov	r4, r0
 800ed84:	4608      	mov	r0, r1
 800ed86:	602b      	str	r3, [r5, #0]
 800ed88:	f7f3 fc4a 	bl	8002620 <_isatty>
 800ed8c:	1c43      	adds	r3, r0, #1
 800ed8e:	d102      	bne.n	800ed96 <_isatty_r+0x1a>
 800ed90:	682b      	ldr	r3, [r5, #0]
 800ed92:	b103      	cbz	r3, 800ed96 <_isatty_r+0x1a>
 800ed94:	6023      	str	r3, [r4, #0]
 800ed96:	bd38      	pop	{r3, r4, r5, pc}
 800ed98:	20000578 	.word	0x20000578

0800ed9c <_malloc_usable_size_r>:
 800ed9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eda0:	1f18      	subs	r0, r3, #4
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	bfbc      	itt	lt
 800eda6:	580b      	ldrlt	r3, [r1, r0]
 800eda8:	18c0      	addlt	r0, r0, r3
 800edaa:	4770      	bx	lr

0800edac <_raise_r>:
 800edac:	291f      	cmp	r1, #31
 800edae:	b538      	push	{r3, r4, r5, lr}
 800edb0:	4604      	mov	r4, r0
 800edb2:	460d      	mov	r5, r1
 800edb4:	d904      	bls.n	800edc0 <_raise_r+0x14>
 800edb6:	2316      	movs	r3, #22
 800edb8:	6003      	str	r3, [r0, #0]
 800edba:	f04f 30ff 	mov.w	r0, #4294967295
 800edbe:	bd38      	pop	{r3, r4, r5, pc}
 800edc0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800edc2:	b112      	cbz	r2, 800edca <_raise_r+0x1e>
 800edc4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800edc8:	b94b      	cbnz	r3, 800edde <_raise_r+0x32>
 800edca:	4620      	mov	r0, r4
 800edcc:	f000 f830 	bl	800ee30 <_getpid_r>
 800edd0:	462a      	mov	r2, r5
 800edd2:	4601      	mov	r1, r0
 800edd4:	4620      	mov	r0, r4
 800edd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800edda:	f000 b817 	b.w	800ee0c <_kill_r>
 800edde:	2b01      	cmp	r3, #1
 800ede0:	d00a      	beq.n	800edf8 <_raise_r+0x4c>
 800ede2:	1c59      	adds	r1, r3, #1
 800ede4:	d103      	bne.n	800edee <_raise_r+0x42>
 800ede6:	2316      	movs	r3, #22
 800ede8:	6003      	str	r3, [r0, #0]
 800edea:	2001      	movs	r0, #1
 800edec:	e7e7      	b.n	800edbe <_raise_r+0x12>
 800edee:	2400      	movs	r4, #0
 800edf0:	4628      	mov	r0, r5
 800edf2:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800edf6:	4798      	blx	r3
 800edf8:	2000      	movs	r0, #0
 800edfa:	e7e0      	b.n	800edbe <_raise_r+0x12>

0800edfc <raise>:
 800edfc:	4b02      	ldr	r3, [pc, #8]	; (800ee08 <raise+0xc>)
 800edfe:	4601      	mov	r1, r0
 800ee00:	6818      	ldr	r0, [r3, #0]
 800ee02:	f7ff bfd3 	b.w	800edac <_raise_r>
 800ee06:	bf00      	nop
 800ee08:	20000014 	.word	0x20000014

0800ee0c <_kill_r>:
 800ee0c:	b538      	push	{r3, r4, r5, lr}
 800ee0e:	2300      	movs	r3, #0
 800ee10:	4d06      	ldr	r5, [pc, #24]	; (800ee2c <_kill_r+0x20>)
 800ee12:	4604      	mov	r4, r0
 800ee14:	4608      	mov	r0, r1
 800ee16:	4611      	mov	r1, r2
 800ee18:	602b      	str	r3, [r5, #0]
 800ee1a:	f7f3 fb94 	bl	8002546 <_kill>
 800ee1e:	1c43      	adds	r3, r0, #1
 800ee20:	d102      	bne.n	800ee28 <_kill_r+0x1c>
 800ee22:	682b      	ldr	r3, [r5, #0]
 800ee24:	b103      	cbz	r3, 800ee28 <_kill_r+0x1c>
 800ee26:	6023      	str	r3, [r4, #0]
 800ee28:	bd38      	pop	{r3, r4, r5, pc}
 800ee2a:	bf00      	nop
 800ee2c:	20000578 	.word	0x20000578

0800ee30 <_getpid_r>:
 800ee30:	f7f3 bb82 	b.w	8002538 <_getpid>

0800ee34 <_init>:
 800ee34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee36:	bf00      	nop
 800ee38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee3a:	bc08      	pop	{r3}
 800ee3c:	469e      	mov	lr, r3
 800ee3e:	4770      	bx	lr

0800ee40 <_fini>:
 800ee40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee42:	bf00      	nop
 800ee44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee46:	bc08      	pop	{r3}
 800ee48:	469e      	mov	lr, r3
 800ee4a:	4770      	bx	lr
