<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>SM_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk200</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk200</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK200.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SM_IO</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="SM_IOs" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="SM_IOs_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ena</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_ena</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ref</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_ref</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m2p</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_m2P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dir</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_dir</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m1p</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_m1P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>smc</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_alg_if_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_Next_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ACK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_ack</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>Next_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_Next_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RM</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_RM</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>REQ</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>smc_req</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>SM_reg_if</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_reg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="SM_reg_if_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>irq_mask</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq_mask</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>res</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>res</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vld_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vld_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tgt_ACC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tgt_ACC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ramp_up</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ramp_up</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>irq_clr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq_clr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vld_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vld_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dir</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dir</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>init_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>init_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>slw_stps</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>slw_stps</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tgt_EC</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>tgt_EC</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>running</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>running</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>spd_chg</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>spd_chg</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>load</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ena_load</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>irq_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>irq_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cnt_i</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cnt_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ramp_dwn</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ramp_dwn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>fst_stps</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fst_stps</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cnt_o</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cnt_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>dbg</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="SM_IOs" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="user" spirit:name="SM_IOs_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ref</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_ref</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ena</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_ena</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dir</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_dir</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m2p</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_m2P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>m1p</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dbg_m1P</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>SM_ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d5a7375a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>SM_ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1dc3c63b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>SM_ctrl_TB</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ba053a6b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ac510c0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk200</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tgt_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>tgt_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">4194303</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dir</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ena_load</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>res</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>init_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cnt_o</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cnt_i</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ramp_up</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ramp_dwn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spd_chg</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>slw_stps</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fst_stps</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>running</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_mask</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>irq_clr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vld_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vld_out</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_ref</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_ena</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_dir</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_m2P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_m1P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_ACC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_req</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_Next_EC</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">21</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_Next_RM</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>smc_ack</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_ref</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_ena</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_dir</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_m2P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dbg_m1P</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>PRESENT</spirit:name>
        <spirit:displayName>Present</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRESENT" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/constrs_1/new/SM_ctrl_tests.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sources_1/new/SM_ctrl_fake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5bd0eb58</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sources_1/new/SM_ctrl_fake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sources_1/new/SM_ctrl_real.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sources_1/new/SM_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sources_1/new/SM_alg_server_loc.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sim_1/new/SM_ctrl_TESTER.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sources_1/new/next_ec_engine.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl.srcs/sim_1/new/SM_ctrl_TB.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>SM_ctrl_TB_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SM_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ac510c0e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>SM_ctrl_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>PRESENT</spirit:name>
      <spirit:displayName>Present</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PRESENT" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SM_ctrl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SM_ctrl_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-05-17T22:51:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d9b1dc_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ddcf69_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117be25_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@826f752_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4671a1b1_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f2d73_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f7c3c0f_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4289afcf_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b130eeb_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bccb18f_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cef086f_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1efa4582_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eeacd41_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d8ffc2_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c3ff1ba_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fddf5f_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bd4fdd1_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca6d154_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b88a6e8_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52cdd6a5_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f8b9585_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5752462b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698b558b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78cc16b6_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76941696_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6698962e_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e060fd7_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c3eb409_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65eccf76_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62d87cb3_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bafc6e6_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5665dd60_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf53439_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b37cd3c_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7bb7b3_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b1521c_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20225254_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611fcc8b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ace717f_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a3dc9a5_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432a4924_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5f8ca4_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c65f69_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eedcc8c_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741d6d8f_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff340fc_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292494b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3564da8f_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f7563d0_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63ee9e43_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106f7d21_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b966c95_ARCHIVE_LOCATION">d:/mw/rtt/vvd/zed/p0/repo/sm_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de252af_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c100fa5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c657412_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372b7f8f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e4dc72_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7741ac8a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31949644_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf85d49_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76976757_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@454d514a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166e2607_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54113b4d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@600d52c0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64e1e807_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78024dfa_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1043edf0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b272f1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348acd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@98593bd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165d244a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6346d9e5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515d1c3d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f2a787_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@190b5f75_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a09761a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2afe6525_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1e0af2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528bac52_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4ab29d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afe0324_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e420395_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71cb01ef_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3472060d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b741de_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e70e76d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@784c9518_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fc97a72_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b93488f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797cebb4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@571864b3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c348c7f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c61c614_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a085d54_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3718da3f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d89525a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@692e5655_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715239b3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f55f253_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1133076a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9792e9c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c8b538c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7aae5d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fbe40e0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5716bc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b4094a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177ac9f7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/SM_ctrl</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="0d5e2ff1"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f3718722"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="095af3d0"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="63009ab2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="1ba6c4d4"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
