sep=\t
Module Resource Usage Distribution Estimates
Generated at: Jan 09, 2023 13:01:44

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        SRLs	        ADDs	        LUTs	    COMB4s	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	     596(0)	      12(0)	     114(0)	     807(0)	     0(0)	    26(0)	     0(0)	
 +la0:edb_la_top_renamed_due_excessive_length_1             	   510(294)	     12(12)	    114(47)	   785(501)	     0(0)	    26(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	       0(0)	     55(55)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b0100,PIPE=1)	     11(11)	       0(0)	       0(0)	     15(15)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b0100,PIPE=1)	     11(11)	       0(0)	       0(0)	     15(15)	     0(0)	     0(0)	     0(0)	
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b0100,PIPE=1)	     11(11)	       0(0)	       0(0)	     14(14)	     0(0)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b011,PIPE=1)            	       1(1)	       0(0)	       0(0)	       4(4)	     0(0)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01100,DATA_DEPTH=16384)	    150(46)	       0(0)	      67(0)	    181(67)	     0(0)	    26(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01101,ADDR_WIDTH=14)	    104(76)	       0(0)	     67(67)	    114(72)	     0(0)	    26(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=14,CELL_ADDR_WIDTH=15)	     14(14)	       0(0)	       0(0)	     15(15)	     0(0)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit(TOTAL_ADDR_WIDTH=14,CELL_ADDR_WIDTH=15)	     14(14)	       0(0)	       0(0)	     14(14)	     0(0)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b01101,ADDR_WIDTH=14,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	     13(13)	     0(0)	   26(26)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	       0(0)	     22(22)	     0(0)	     0(0)	     0(0)	
