

================================================================
== Vivado HLS Report for 'backsub_hls_fptoui_float_i8'
================================================================
* Date:           Mon Nov 20 00:46:47 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_maxi
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    257|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|      10|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      10|    257|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+-----+------------+------------+
    |sh_assign_fu_66_p2    |     +    |      0|  0|    9|           8|           9|
    |tmp_i_fu_80_p2        |     -    |      0|  0|    8|           7|           8|
    |ap_return             |  Select  |      0|  0|    8|           1|           8|
    |sh_assign_1_fu_90_p3  |  Select  |      0|  0|    9|           1|           9|
    |tmp_2_i_fu_110_p2     |   lshr   |      0|  0|   63|          24|          24|
    |tmp_4_i_fu_116_p2     |    shl   |      0|  0|  160|          54|          54|
    +----------------------+----------+-------+---+-----+------------+------------+
    |Total                 |          |      0|  0|  257|          95|         112|
    +----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |isNeg_reg_149    |  1|   0|    1|          0|
    |tmp_109_reg_154  |  1|   0|    1|          0|
    |tmp_17_reg_159   |  8|   0|    8|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 10|   0|   10|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------+-----+-----+------------+-------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | backsub___hls_fptoui_float_i8 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | backsub___hls_fptoui_float_i8 | return value |
|ap_return  | out |    8| ap_ctrl_hs | backsub___hls_fptoui_float_i8 | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | backsub___hls_fptoui_float_i8 | return value |
|x          |  in |   32|   ap_none  |               x               |    scalar    |
+-----------+-----+-----+------------+-------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 1
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.75ns
ST_1: x_read [1/1] 1.87ns
_ifconv:0  %x_read = call float @_ssdm_op_Read.ap_auto.float(float %x) nounwind

ST_1: p_Val2_s [1/1] 0.00ns
_ifconv:1  %p_Val2_s = bitcast float %x_read to i32

ST_1: loc_V [1/1] 0.00ns
_ifconv:2  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_1: loc_V_1 [1/1] 0.00ns
_ifconv:3  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_1: p_Result_s [1/1] 0.00ns
_ifconv:4  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_1: tmp_8_i [1/1] 0.00ns
_ifconv:5  %tmp_8_i = zext i24 %p_Result_s to i54

ST_1: tmp_i_i_cast1 [1/1] 0.00ns
_ifconv:6  %tmp_i_i_cast1 = zext i8 %loc_V to i9

ST_1: sh_assign [1/1] 1.72ns
_ifconv:7  %sh_assign = add i9 -127, %tmp_i_i_cast1

ST_1: isNeg [1/1] 0.00ns
_ifconv:8  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_1: tmp_i [1/1] 1.72ns
_ifconv:9  %tmp_i = sub i8 127, %loc_V

ST_1: tmp_i_cast [1/1] 0.00ns
_ifconv:10  %tmp_i_cast = sext i8 %tmp_i to i9

ST_1: sh_assign_1 [1/1] 1.37ns
_ifconv:11  %sh_assign_1 = select i1 %isNeg, i9 %tmp_i_cast, i9 %sh_assign

ST_1: sh_assign_1_cast [1/1] 0.00ns
_ifconv:12  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_1: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:13  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_1: tmp_1_i [1/1] 0.00ns
_ifconv:14  %tmp_1_i = zext i32 %sh_assign_1_cast to i54

ST_1: tmp_2_i [1/1] 2.78ns
_ifconv:15  %tmp_2_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_1: tmp_4_i [1/1] 2.78ns
_ifconv:16  %tmp_4_i = shl i54 %tmp_8_i, %tmp_1_i

ST_1: tmp_109 [1/1] 0.00ns
_ifconv:17  %tmp_109 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_2_i, i32 23)

ST_1: tmp_17 [1/1] 0.00ns
_ifconv:19  %tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %tmp_4_i, i32 23, i32 30)


 <State 2>: 1.37ns
ST_2: tmp [1/1] 0.00ns
_ifconv:18  %tmp = zext i1 %tmp_109 to i8

ST_2: result_V [1/1] 1.37ns
_ifconv:20  %result_V = select i1 %isNeg, i8 %tmp, i8 %tmp_17

ST_2: stg_24 [1/1] 0.00ns
_ifconv:21  ret i8 %result_V



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is clock enabled: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7fd0437758e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                (read          ) [ 000]
p_Val2_s              (bitcast       ) [ 000]
loc_V                 (partselect    ) [ 000]
loc_V_1               (trunc         ) [ 000]
p_Result_s            (bitconcatenate) [ 000]
tmp_8_i               (zext          ) [ 000]
tmp_i_i_cast1         (zext          ) [ 000]
sh_assign             (add           ) [ 000]
isNeg                 (bitselect     ) [ 011]
tmp_i                 (sub           ) [ 000]
tmp_i_cast            (sext          ) [ 000]
sh_assign_1           (select        ) [ 000]
sh_assign_1_cast      (sext          ) [ 000]
sh_assign_1_cast_cast (sext          ) [ 000]
tmp_1_i               (zext          ) [ 000]
tmp_2_i               (lshr          ) [ 000]
tmp_4_i               (shl           ) [ 000]
tmp_109               (bitselect     ) [ 011]
tmp_17                (partselect    ) [ 011]
tmp                   (zext          ) [ 000]
result_V              (select        ) [ 000]
stg_24                (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="x_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="p_Val2_s_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="loc_V_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="0" index="2" bw="6" slack="0"/>
<pin id="40" dir="0" index="3" bw="6" slack="0"/>
<pin id="41" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="loc_V_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="p_Result_s_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="24" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="23" slack="0"/>
<pin id="54" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_8_i_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="24" slack="0"/>
<pin id="60" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_i_i_cast1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sh_assign_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="isNeg_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="9" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_i_cast_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_cast/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sh_assign_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="9" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="sh_assign_1_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sh_assign_1_cast_cast_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_cast_cast/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_1_i_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_2_i_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="9" slack="0"/>
<pin id="113" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_4_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="24" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4_i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_109_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="0"/>
<pin id="125" dir="0" index="2" bw="6" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_109/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_17_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="54" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="0" index="3" bw="6" slack="0"/>
<pin id="135" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="result_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="1"/>
<pin id="147" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="isNeg_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="154" class="1005" name="tmp_109_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_109 "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_17_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="1"/>
<pin id="161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="35"><net_src comp="26" pin="2"/><net_sink comp="32" pin=0"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="32" pin="1"/><net_sink comp="36" pin=1"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="36" pin=3"/></net>

<net id="49"><net_src comp="32" pin="1"/><net_sink comp="46" pin=0"/></net>

<net id="55"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="46" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="36" pin="4"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="62" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="66" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="18" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="36" pin="4"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="80" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="72" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="66" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="90" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="90" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="98" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="50" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="102" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="58" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="106" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="110" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="116" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="72" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="122" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="162"><net_src comp="130" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="143" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
  - Chain level:
	State 1
		loc_V : 1
		loc_V_1 : 1
		p_Result_s : 2
		tmp_8_i : 3
		tmp_i_i_cast1 : 2
		sh_assign : 3
		isNeg : 4
		tmp_i : 2
		tmp_i_cast : 3
		sh_assign_1 : 5
		sh_assign_1_cast : 6
		sh_assign_1_cast_cast : 6
		tmp_1_i : 7
		tmp_2_i : 7
		tmp_4_i : 8
		tmp_109 : 8
		tmp_17 : 9
	State 2
		result_V : 1
		stg_24 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    shl   |        tmp_4_i_fu_116        |    0    |    88   |
|----------|------------------------------|---------|---------|
|   lshr   |        tmp_2_i_fu_110        |    0    |    63   |
|----------|------------------------------|---------|---------|
|  select  |       sh_assign_1_fu_90      |    0    |    9    |
|          |        result_V_fu_143       |    0    |    8    |
|----------|------------------------------|---------|---------|
|    add   |        sh_assign_fu_66       |    0    |    8    |
|----------|------------------------------|---------|---------|
|    sub   |          tmp_i_fu_80         |    0    |    8    |
|----------|------------------------------|---------|---------|
|   read   |       x_read_read_fu_26      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|          loc_V_fu_36         |    0    |    0    |
|          |         tmp_17_fu_130        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |         loc_V_1_fu_46        |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|       p_Result_s_fu_50       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_8_i_fu_58        |    0    |    0    |
|   zext   |      tmp_i_i_cast1_fu_62     |    0    |    0    |
|          |        tmp_1_i_fu_106        |    0    |    0    |
|          |          tmp_fu_140          |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|          isNeg_fu_72         |    0    |    0    |
|          |        tmp_109_fu_122        |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       tmp_i_cast_fu_86       |    0    |    0    |
|   sext   |    sh_assign_1_cast_fu_98    |    0    |    0    |
|          | sh_assign_1_cast_cast_fu_102 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   184   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
| isNeg_reg_149 |    1   |
|tmp_109_reg_154|    1   |
| tmp_17_reg_159|    8   |
+---------------+--------+
|     Total     |   10   |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   184  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   184  |
+-----------+--------+--------+
