<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p1ej1b.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="P1EJ1b_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="p1ej1b.vhf"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1602667196" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1602667196">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1602667196" xil_pn:in_ck="8828088656742477939" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1602667196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../p1ej1b_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1602667339" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8985665126011977908" xil_pn:start_ts="1602667339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602667341" xil_pn:in_ck="5271443669294159" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5837844854882046100" xil_pn:start_ts="1602667339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="p1ej1b.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1602667198" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7857120014348469248" xil_pn:start_ts="1602667198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1602667198" xil_pn:in_ck="1544002418022843880" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1602667198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../p1ej1b_tb.vhd"/>
      <outfile xil_pn:name="p1ej1b.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1602667342" xil_pn:in_ck="1544002418022843880" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7381796632426644353" xil_pn:start_ts="1602667341">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
