#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Jun  7 15:39:07 2018
# Process ID: 32300
# Current directory: /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/tingyuan/Temporary/vivado-outputs'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/tingyuan/Temporary/vivado-outputs' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_clk_wiz_0' generated file not found '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_rst_clk_wiz_100M_0' generated file not found '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_HLS_SPFA_0_0/design_1_HLS_SPFA_0_0.dcp' for cell 'design_1_i/HLS_SPFA_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_HTA_theta_0_0/design_1_HTA_theta_0_0.dcp' for cell 'design_1_i/HTA_theta_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_1_0/design_1_blk_mem_gen_1_0.dcp' for cell 'design_1_i/blk_mem_gen_1'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_100M'
INFO: [Netlist 29-17] Analyzing 518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1966.523 ; gain = 479.508 ; free physical = 124 ; free virtual = 9589
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_0/design_1_rst_clk_wiz_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 256 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 256 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1966.523 ; gain = 853.469 ; free physical = 150 ; free virtual = 9599
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1998.539 ; gain = 32.016 ; free physical = 132 ; free virtual = 9590
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 125c21649

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2011.539 ; gain = 0.000 ; free physical = 155 ; free virtual = 9594
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 248 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ce5b1444

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2011.539 ; gain = 0.000 ; free physical = 175 ; free virtual = 9589
INFO: [Opt 31-389] Phase Constant propagation created 16 cells and removed 31 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 547421d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2011.539 ; gain = 0.000 ; free physical = 175 ; free virtual = 9589
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 63 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clka_IBUF_BUFG_inst to drive 56 load(s) on clock net clka_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 83128170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2011.539 ; gain = 0.000 ; free physical = 174 ; free virtual = 9589
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 83128170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2011.539 ; gain = 0.000 ; free physical = 174 ; free virtual = 9589
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2011.539 ; gain = 0.000 ; free physical = 174 ; free virtual = 9589
Ending Logic Optimization Task | Checksum: 83128170

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2011.539 ; gain = 0.000 ; free physical = 175 ; free virtual = 9589

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: f54abcca

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 362 ; free virtual = 9539
Ending Power Optimization Task | Checksum: f54abcca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2313.062 ; gain = 301.523 ; free physical = 374 ; free virtual = 9551
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2313.062 ; gain = 346.539 ; free physical = 374 ; free virtual = 9551
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 361 ; free virtual = 9547
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 0f7946f0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 361 ; free virtual = 9547
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 363 ; free virtual = 9549

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155d50dde

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 343 ; free virtual = 9523

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ee2a7b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 321 ; free virtual = 9501

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ee2a7b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 321 ; free virtual = 9501
Phase 1 Placer Initialization | Checksum: ee2a7b64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 313 ; free virtual = 9502

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 15f5a8e82

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 410 ; free virtual = 9411

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15f5a8e82

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 408 ; free virtual = 9409

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 196f0e61b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 333 ; free virtual = 9347

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2096443bd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 331 ; free virtual = 9346

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2096443bd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 331 ; free virtual = 9346

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 194a18e58

Time (s): cpu = 00:00:44 ; elapsed = 00:00:28 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 321 ; free virtual = 9336

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b4ae9c3a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 464 ; free virtual = 9491

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 997a3330

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 464 ; free virtual = 9492

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 997a3330

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 463 ; free virtual = 9498
Phase 3 Detail Placement | Checksum: 997a3330

Time (s): cpu = 00:00:48 ; elapsed = 00:00:33 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 463 ; free virtual = 9498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e6da5ea8

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e6da5ea8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:34 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 473 ; free virtual = 9500
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.515. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16b5b5867

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 471 ; free virtual = 9499
Phase 4.1 Post Commit Optimization | Checksum: 16b5b5867

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 471 ; free virtual = 9499

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16b5b5867

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 474 ; free virtual = 9501

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16b5b5867

Time (s): cpu = 00:00:52 ; elapsed = 00:00:35 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 473 ; free virtual = 9501

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21145d81a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 473 ; free virtual = 9501
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21145d81a

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 473 ; free virtual = 9501
Ending Placer Task | Checksum: 187bb802b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 487 ; free virtual = 9514
58 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:36 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 487 ; free virtual = 9515
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 465 ; free virtual = 9513
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 472 ; free virtual = 9503
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 482 ; free virtual = 9513
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 482 ; free virtual = 9514
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8ef3df17 ConstDB: 0 ShapeSum: f8c7a114 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d44fd4be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 341 ; free virtual = 9373

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d44fd4be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 341 ; free virtual = 9373

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d44fd4be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 325 ; free virtual = 9357

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d44fd4be

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 325 ; free virtual = 9357
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 229baacae

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 300 ; free virtual = 9340
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.581  | TNS=0.000  | WHS=-0.246 | THS=-40.246|

Phase 2 Router Initialization | Checksum: 1bdf7e6ac

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 306 ; free virtual = 9339

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1873f7bac

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 307 ; free virtual = 9340

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2729
 Number of Nodes with overlaps = 394
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.785  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: e2a13599

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 342 ; free virtual = 9216

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.785  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2b0f39485

Time (s): cpu = 00:01:29 ; elapsed = 00:00:49 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 485 ; free virtual = 9382

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.785  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 237933cb3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 491 ; free virtual = 9396
Phase 4 Rip-up And Reroute | Checksum: 237933cb3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 491 ; free virtual = 9396

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 237933cb3

Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 490 ; free virtual = 9395

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 237933cb3

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 490 ; free virtual = 9395
Phase 5 Delay and Skew Optimization | Checksum: 237933cb3

Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 490 ; free virtual = 9395

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16a7b4984

Time (s): cpu = 00:01:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 497 ; free virtual = 9394
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.900  | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f653c1b3

Time (s): cpu = 00:01:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 497 ; free virtual = 9394
Phase 6 Post Hold Fix | Checksum: 1f653c1b3

Time (s): cpu = 00:01:34 ; elapsed = 00:00:52 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 497 ; free virtual = 9394

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.38791 %
  Global Horizontal Routing Utilization  = 5.14943 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a8683919

Time (s): cpu = 00:01:35 ; elapsed = 00:00:52 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 497 ; free virtual = 9394

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a8683919

Time (s): cpu = 00:01:35 ; elapsed = 00:00:52 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 497 ; free virtual = 9394

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 201d18fef

Time (s): cpu = 00:01:35 ; elapsed = 00:00:52 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 497 ; free virtual = 9394

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.900  | TNS=0.000  | WHS=0.077  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 201d18fef

Time (s): cpu = 00:01:35 ; elapsed = 00:00:53 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 498 ; free virtual = 9395
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:35 ; elapsed = 00:00:53 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 518 ; free virtual = 9415

Routing Is Done.
72 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 519 ; free virtual = 9416
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2313.062 ; gain = 0.000 ; free physical = 503 ; free virtual = 9416
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/tingyuan/Temporary/vivado-outputs/Algorithm_SPFA/Algorithm_SPFA.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Jun  7 15:41:28 2018...
