/**********************************************************************
    Mark Butcher    Bsc (Hons) MPhil MIET

    M.J.Butcher Consulting
    Birchstrasse 20f,    CH-5406, RÃ¼tihof
    Switzerland

    www.uTasker.com    Skype: M_J_Butcher

    ---------------------------------------------------------------------
    File:      spi_flash_STM32_MX66L.h - Macronix
    Project:   Single Chip Embedded Internet
    ---------------------------------------------------------------------
    Copyright (C) M.J.Butcher Consulting 2004..2017
    *********************************************************************

*/

#if defined SPI_FLASH_MX66L

    #if defined _WINDOWS
        #define WAIT_TRANSFER_END()   while ((SSPSR_X & SPISR_TXE) == 0) { SSPSR_X |= SPISR_TXE;} \
                                      while (SSPSR_X & SPISR_BSY) {SSPSR_X &= ~SPISR_BSY;}
    #else
        #define WAIT_TRANSFER_END()   while ((SSPSR_X & SPISR_TXE) == 0) {} \
                                      while (SSPSR_X & SPISR_BSY) {}
    #endif

#if defined _SPI_DEFINES
    #if defined SPI_FLASH_MULTIPLE_CHIPS
        static unsigned char fnCheckMX66L(int iChipSelect);
        static const STORAGE_AREA_ENTRY spi_flash_storage = {
            (void *)&default_flash,                                      // link to internal flash
            (unsigned char *)(FLASH_START_ADDRESS + SIZE_OF_FLASH),      // spi flash area starts after internal flash
            (unsigned char *)(FLASH_START_ADDRESS + SIZE_OF_FLASH + (SPI_DATA_FLASH_SIZE - 1)),
            _STORAGE_SPI_FLASH,                                          // type
            SPI_FLASH_DEVICE_COUNT                                       // multiple devices
        };
    #else
        static unsigned char fnCheckMX66L(void);
        static const STORAGE_AREA_ENTRY spi_flash_storage = {
            (void *)&default_flash,                                      // link to internal flash
            (unsigned char *)(FLASH_START_ADDRESS + SIZE_OF_FLASH),      // spi flash area starts after internal flash
            (unsigned char *)(FLASH_START_ADDRESS + SIZE_OF_FLASH + (SPI_DATA_FLASH_SIZE - 1)),
            _STORAGE_SPI_FLASH,                                          // type
            0                                                            // not multiple devices
        };
    #endif
#endif


    // This code is inserted to detect the presence of the SPI FLASH device(s). If the first device is not detected the SPI interface is disabled.
    // If there are multiple devices, each will be recorded
    //
#if defined _CHECK_SPI_CHIPS
        #if defined SPI_FLASH_MULTIPLE_CHIPS
    ucSPI_FLASH_Type[0] = fnCheckMX66L(0);                               // flag whether the first SPI FLASH device is connected
        #else
    ucSPI_FLASH_Type[0] = fnCheckMX66L();                                // flag whether the SPI FLASH device is connected
        #endif
    if (ucSPI_FLASH_Type[0] < MX66L51235F) {                             // we expect at least this part to be available
        POWER_DOWN_SPI_FLASH_INTERFACE();                                // power down SPI 
    }
    else {
        #if defined SPI_FLASH_MULTIPLE_CHIPS                             // check for further devices
        int i = 0;
        while (++i < SPI_FLASH_DEVICE_COUNT) {
            ucSPI_FLASH_Type[i] = fnCheckMX66L(i);
        }
        #endif
        #if !defined BOOT_LOADER                                         // the boot loader doesn't use storage lists
        UserStorageListPtr = (STORAGE_AREA_ENTRY *)&spi_flash_storage;   // insert spi flash as storage medium
        #endif
    }
#endif




#if defined _SPI_FLASH_INTERFACE
// This is the main interface code to the MX66L SPI FLASH device

/* =================================================================== */
/*                           MX66L driver                              */
/* =================================================================== */

#define READ_STATUS_REGISTER_1   0x05
  #define STATUS_BUSY            0x01
  #define STATUS_WEL             0x02
  #define STATUS_BP0             0x04
  #define STATUS_BP1             0x08
  #define STATUS_BP2             0x10
  #define STATUS_TB              0x20
  #define STATUS_SEC             0x40
  #define STATUS_SRP0            0x80
#define READ_STATUS_REGISTER_2   0x35
  #define STATUS2_SUS            0x80
#define READ_STATUS_REGISTER_3   0x33
#define WRITE_ENABLE             0x06
#define WRITE_DISABLE            0x04
#define ENABLE_WRITE_STATUS_REG  0x50
#define WRITE_STATUS_REGISTER    0x01

#define SET_BURST_WITH_WRAP      0x77
#define SET_BLOCK_PTR_PROTECTION 0x39                                    // not S25FL116K

#define PAGE_PROG                0x02
#define SECTOR_ERASE             0x20
#define BLOCK_ERASE              0xd8
#define CHIP_ERASE               0xc7                                    // also 0x60

#define ERASE_PROGRAM_SUSPEND    0xb0
#define ERASE_PROGRAM_RESUME     0x30

#define READ_DATA_BYTES          0x03
#define FAST_READ                0x0B
#define FAST_READ_DUAL_OUTPUT    0x3B
#define FAST_READ_QUAD_OUTPUT    0x6B
#define FAST_READ_DUAL_IO        0xbB
#define FAST_READ_QUAD_IO        0xeB
#define CONTINUOUS_READ_RESET    0xff

#define SOFTWARE_RESET_ENABLE    0x66
#define SOFTWARE_RESET           0x99

#define DEEP_POWER_DOWN          0xb9
#define RELEASE_POWER_DOWN       0xab

#define DEVICE_ID                0x90
#define READ_JEDEC_ID            0x9f
#define READ_UNIQUE_ID           0x5a

#define READ_SECURITY_REGISTERS  0x48
#define ERASE_SECURITY_REGISTERS 0x44
#define PROG_SECURITY_REGISTERS  0x42


#define MANUFACTURER_ID_MACRONIX 0xc2                                    // Macronix's manufacturer ID
#define DEVICE_TYPE              0x20

#define DEVICE_ID_DATA_MX66L51235F 0x1a                                  // 512MBit / 64MegByte

#define DANGER_ERASING           0x80000000
#define DANGER_PROGRAMMING       0x40000000
#define WARNING_SUSPENDED        0x20000000



// SPI FLASH hardware interface
//
    #if defined SPI_FLASH_MULTIPLE_CHIPS
static void fnSPI_command(unsigned char ucCommand, unsigned long ulPageNumberOffset, int iChipSelect, volatile unsigned char *ucData, MAX_FILE_LENGTH DataLength)
    #else
static void fnSPI_command(unsigned char ucCommand, unsigned long ulPageNumberOffset, volatile unsigned char *ucData, MAX_FILE_LENGTH DataLength)
    #endif
{
    #if defined SPI_FLASH_MULTIPLE_CHIPS
    unsigned long ulChipSelectLine = ulChipSelect[iChipSelect];
    #define ulChipSelectLineSim 0xffffffff
    #else
    #define ulChipSelectLine    CS0_LINE
    #define ulChipSelectLineSim CS0_LINE
    #define iChipSelect 0
    #endif
    int iEraseCommand = 0;
    MAX_FILE_LENGTH dummyWrites  = 0;
    MAX_FILE_LENGTH dataWrites   = 0;
    MAX_FILE_LENGTH discardCount = 0;

    if (SPI_FLASH_Danger[iChipSelect] & (DANGER_PROGRAMMING | DANGER_ERASING)) { // check whether the chip is ready to work - if not, wait until the present internal operation has completed or suspend it
        volatile unsigned char ucStatus;
    #if defined SUPPORT_ERASE_SUSPEND
        unsigned long ulInitialState = SPI_FLASH_Danger[iChipSelect];    // backup the original state
    #endif
        SPI_FLASH_Danger[iChipSelect] = 0;                               // device will no longer be busy after continuing
        do {
            fnSPI_command(READ_STATUS_REGISTER_1, 0, _EXTENDED_CS &ucStatus, 1); // read busy status register
    #if defined SUPPORT_ERASE_SUSPEND
            if ((ucStatus & STATUS_BUSY) && (ulInitialState & DANGER_ERASING)) { // busy erasing a sector (we can temporarily interrupt if it is a read or program command for a different sector)
                if ((PAGE_PROG == ucCommand) || (READ_DATA_BYTES == ucCommand)) {// allow programming and read commands to interrupt erasures in progress
                    if ((ulPageNumberOffset & ~0xfff) != (SPI_FLASH_Danger[iChipSelect] & ~(DANGER_PROGRAMMING | DANGER_ERASING | 0xfff))) { // as long as the sector is a different one
                        fnSPI_command(ERASE_PROGRAM_SUSPEND, 0, _EXTENDED_CS 0, 0); // command a suspend so that data can be read from or written to in any other sector (it takes 20us before the resume state is set, during which the busy state will continue to exist)
                        ulInitialState &= ~(DANGER_PROGRAMMING | DANGER_ERASING);
                        SPI_FLASH_Danger[iChipSelect] = (WARNING_SUSPENDED | ulInitialState); // mark that there is an suspended operation
                    }
                }
            }
    #endif
        } while (ucStatus & STATUS_BUSY);                                // until no longer busy
    }

    #if defined SET_SPI_FLASH_MODE
    SET_SPI_FLASH_MODE();
    #endif

    __ASSERT_CS(ulChipSelectLine);                                       // assert chip select low before starting

    (void)SSPDR_X;                                                       // reset receive data flag with dummy read - the rx data is not interesting here

    switch (ucCommand) {
    case SECTOR_ERASE:                                                   // (0x20) 4k sector to be deleted (50ms required)
    case BLOCK_ERASE:                                                    // 64k block to be deleted (500ms required)
        iEraseCommand = 1;
    case PAGE_PROG:                                                      // (0x02) 1 to 256 bytes to be programmd to a page (700us required for 256 bytes)
    #if defined SUPPORT_ERASE_SUSPEND
        if ((SPI_FLASH_Danger[iChipSelect] & WARNING_SUSPENDED) == 0) {
            SPI_FLASH_Danger[iChipSelect] = ((DANGER_PROGRAMMING << iEraseCommand) | ulPageNumberOffset); // a write/erase will be started so we need to poll the status before next command
        }
    #else
        SPI_FLASH_Danger[iChipSelect] = DANGER_PROGRAMMING;              // mark that there is an operation in progress that wil require time to complete
    #endif
        dataWrites = discardCount = DataLength;
    case DEVICE_ID:
    case READ_DATA_BYTES:                                                // {0x03} 50MHz read - first setting the address and then reading the defined amount of data bytes
        SSPDR_X = ucCommand;                                             // send command
    #if defined _WINDOWS
        fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);       // simulate the SPI FLASH device
    #endif
        WAIT_TRANSFER_END();                                             // wait until tx byte has been sent and rx byte has been completely received
        (void)SSPDR_X;                                                   // reset receive data flag with dummy read - the rx data is not interesting here
        if ((DataLength != 0) || (iEraseCommand != 0)) {
            SSPDR_X = (unsigned char)(ulPageNumberOffset >> 16);         // write parameters
    #if defined _WINDOWS
            fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);   // simulate the SPI FLASH device
    #endif
            WAIT_TRANSFER_END();                                         // wait until tx byte has been sent and rx byte has been completely received
            (void)SSPDR_X;                                               // reset receive data flag with dummy read - the rx data is not interesting here

            SSPDR_X = (unsigned char)(ulPageNumberOffset >> 8);          // send page number offset
    #if defined _WINDOWS
            fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);   // simulate the SPI FLASH device
    #endif
            WAIT_TRANSFER_END();                                         // wait until tx byte has been sent and rx byte has been completely received
            (void)SSPDR_X;                                               // reset receive data flag with dummy read - the rx data is not interesting here

            discardCount += 1;
            SSPDR_X = (unsigned char)(ulPageNumberOffset);               // send page number offset
    #if defined _WINDOWS
            fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);   // simulate the SPI FLASH device
    #endif
            if (dataWrites == 0) {
                dummyWrites = DataLength;                                // since we are reading we perform only dummy writes
            }
        }
        else {                                                           // no address is required in this case since we are in an AAI sequence
    #if defined SST25_A_VERSION
            WRITE_SPI_CMD0_LAST(*ucData);                                // always a single byte for A types
            discardCount = 2;
    #else
            SSPDR_X = *ucData++;                                         // always a write pair performed
        #if defined _WINDOWS
            fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);   // simulate the SPI FLASH device
        #endif
            WAIT_TRANSFER_END();                                         // wait until tx byte has been sent and rx byte has been completely received
            (void)SSPDR_X;                                               // reset receive data flag with dummy read - the rx data is not interesting here

            SSPDR_X = *ucData;
            discardCount = 3;
    #endif
    #if defined _WINDOWS
            fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);   // simulate the SPI FLASH device
    #endif
        }
        break;

    case READ_JEDEC_ID:                                                  // 0x9f
        SSPDR_X = ucCommand;                                             // write command byte
    #if defined _WINDOWS
        fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);       // simulate the SPI FLASH device
    #endif
        WAIT_TRANSFER_END();                                             // wait until tx byte has been sent and rx byte has been completely received
        (void)SSPDR_X;                                                   // reset receive data flag with dummy read - the rx data is not interesting here

        dummyWrites = 2;
        SSPDR_X = 0xff;                                                  // ensure transmit FIFO has more than one byte in it
        break;

    case READ_STATUS_REGISTER_2:
    case READ_STATUS_REGISTER_3:
    case READ_STATUS_REGISTER_1:                                         // (0x05) read single byte from status register
        SSPDR_X = ucCommand;                                             // write command byte
    #if defined _WINDOWS
        fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);       // simulate the SPI FLASH device
    #endif
        WAIT_TRANSFER_END();                                             // wait until tx byte has been sent and rx byte has been completely received
        (void)SSPDR_X;                                                   // reset receive data flag with dummy read - the rx data is not interesting here

        SSPDR_X = 0xff;                                                  // write a dummy byte
      //discardCount = 1;
        break;

    case ERASE_PROGRAM_SUSPEND:
    case CHIP_ERASE:                                                     // command without further data
    case WRITE_DISABLE:
    case WRITE_ENABLE:                                                   // (0x06)
    case ERASE_PROGRAM_RESUME:
    case ENABLE_WRITE_STATUS_REG:
        SSPDR_X = ucCommand;                                             // write single command byte
    #if defined _WINDOWS
        fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);       // simulate the SPI FLASH device
    #endif
        discardCount = 1;
        break;

    case WRITE_STATUS_REGISTER:
        SSPDR_X = ucCommand;                                             // write command byte
    #if defined _WINDOWS
        fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);       // simulate the SPI FLASH device
    #endif
        WAIT_TRANSFER_END();                                             // wait until tx byte has been sent and rx byte has been completely received
        (void)SSPDR_X;                                                   // reset receive data flag with dummy read - the rx data is not interesting here
        discardCount = 1;
        SSPDR_X = ucCommand;                                             // write new value
    #if defined _WINDOWS
        fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);       // simulate the SPI FLASH device
    #endif
        DataLength = 0;
        break;
    }

    while (DataLength != 0) {
        WAIT_TRANSFER_END();                                             // wait until at least one byte is in the receive FIFO
        if (discardCount != 0) {
            (void)SSPDR_X;                                               // discard
            discardCount--;
        }
        else {
    #if defined _WINDOWS
            SPI_RX_BYTE = fnSimS25FL1_K(S25FL1_K_READ, (unsigned char)SPI_TX_BYTE); // simulate the SPI FLASH device
    #endif
            *ucData++ = (unsigned char)SSPDR_X;                          // read the byte from the receive FIFO and save to the application buffer
            DataLength--;
        }
        if (dummyWrites != 0) {                                          // dummy writes
            SSPDR_X = 0xff;                                              // write dummy
            dummyWrites--;
        }
        if (dataWrites != 0) {                                           // data writes
            SSPDR_X = *ucData++;                                         // write data byte
    #if defined _WINDOWS
            fnSimS25FL1_K(S25FL1_K_WRITE, (unsigned char)SPI_TX_BYTE);   // simulate the SPI FLASH device
    #endif
            dataWrites--;
            DataLength--;
        }
    }
    while (discardCount != 0) {
        WAIT_TRANSFER_END();                                             // wait until at least one byte is in the receive FIFO
        (void)SSPDR_X;                                                   // discard
        discardCount--;
    }
    __NEGATE_CS(ulChipSelectLine);                                       // negate chip select when complete
    #if defined _WINDOWS
    fnSimS25FL1_K(S25FL1_K_CHECK_SS, 0);                                 // simulate the SPI FLASH device
    #endif
    #if defined REMOVE_SPI_FLASH_MODE
    REMOVE_SPI_FLASH_MODE();
    #endif
    #if defined SUPPORT_ERASE_SUSPEND
    if ((SPI_FLASH_Danger[iChipSelect] & WARNING_SUSPENDED) && ((PAGE_PROG == ucCommand) || (READ_DATA_BYTES == ucCommand))) { // if the present operation caused an erase suspend to take place
        unsigned char ucStatus;
        SPI_FLASH_Danger[iChipSelect] &= ~(DANGER_PROGRAMMING | WARNING_SUSPENDED); // programming will terminated here and the suspend stte will be exited
        if (PAGE_PROG == ucCommand) {                                    // if the suspend was due to a write (rather than a read)
            do {
                fnSPI_command(READ_STATUS_REGISTER_1, 0, _EXTENDED_CS &ucStatus, 1); // wait until the present programming terminates so that the resume can be executed
            } while (ucStatus & STATUS_BUSY);                            // wait until no longer busy
        }
        fnSPI_command(READ_STATUS_REGISTER_2, 0, _EXTENDED_CS &ucStatus, 1); // check the suspend state to ensure that the suspended operation hasn't completed
        if (ucStatus & STATUS2_SUS) {                                    // if the device is indeed in the suspended state
            fnSPI_command(ERASE_PROGRAM_RESUME, 0, _EXTENDED_CS 0, 0);   // command a resume of the interrupted erase operation
            SPI_FLASH_Danger[iChipSelect] |= DANGER_ERASING;             // erasure in progress again
            // Warning: a suspend should not be commanded again within 20us of this resume
            //
            fnDelayLoop(20);                                             // this delay ensures that there is no risk involved
        }
    }
    #endif
}



// Check whether a known SPI FLASH device can be detected - called only once on start up
//
#if defined SPI_FLASH_MULTIPLE_CHIPS
    static unsigned char fnCheckMX66L(int iChipSelect)
#else
    static unsigned char fnCheckMX66L(void)
#endif
{
    volatile unsigned char ucID[3];
    unsigned char ucReturnType = NO_SPI_FLASH_AVAILABLE;

    #if defined SPI_FLASH_MULTIPLE_CHIPS
    if (iChipSelect == 0) {                                              // only on first device check
        fnDelayLoop(12000);                                              // 12ms start up delay to ensure SPI FLASH is ready for erase/writes
    }
    #else
    fnDelayLoop(12000);                                                  // 12ms start up delay to ensure SPI FLASH is ready for erase/writes
    #endif
    do {
        fnSPI_command(READ_STATUS_REGISTER_1, 0, _EXTENDED_CS ucID, 1);  // read status register 1 to check that the device is not busy due to a reset during erasure
        if (ucID[0] == 0xff) {                                           // the status register will never contain 0xff and so this means that there is no device connected
            break;
        }
    } while (ucID[0] & STATUS_BUSY);                                     // allow operation in progress to complete before reading the chip type
    fnSPI_command(READ_JEDEC_ID, 0, _EXTENDED_CS ucID, sizeof(ucID));
    if ((ucID[0] == MANUFACTURER_ID_MACRONIX) && (ucID[1] == DEVICE_TYPE)) { // Macronix memory part recognised
        switch (ucID[2]) {
        case DEVICE_ID_DATA_MX66L51235F:
            ucReturnType = MX66L51235F;
            break;
        default:
            return NO_SPI_FLASH_AVAILABLE;                               // no device detected
        }
    }
    #if defined SUPPORT_ERASE_SUSPEND
    fnSPI_command(READ_STATUS_REGISTER_2, 0, _EXTENDED_CS ucID, 1);      // read status register 2
    if (ucID[0] & STATUS2_SUS) {                                         // if we detect that the device is in a suspended state it means that there was a reset after putting it to this mode
        fnSPI_command(ERASE_PROGRAM_RESUME, 0, _EXTENDED_CS 0, 0);       // command a resume
        do {
            fnSPI_command(READ_STATUS_REGISTER_1, 0, _EXTENDED_CS ucID, 1); // read status register 1 to check that the device is not busy due to a reset during erasure
        } while (ucID[0] & STATUS_BUSY);                                 // allow suspended operation to complete before continuing    
    }
    #endif
    return ucReturnType;
}
#endif
#endif
