// Seed: 1643425939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wand id_1;
  assign id_3 = -1'd0;
  always disable id_9;
  assign id_1 = -1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_1,
      id_5
  );
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge -1 or id_4) release id_3;
endmodule
