// Seed: 829586525
module module_0 (
    output tri0 id_0
);
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    input wand id_3,
    input wire id_4,
    input wor id_5,
    input uwire id_6,
    output tri id_7,
    input wor id_8,
    input supply1 id_9,
    input tri id_10,
    input supply1 id_11,
    input supply0 id_12,
    output wor id_13,
    output wire id_14,
    input supply0 id_15
);
  always if (1) #1;
  wor id_17;
  if (1'b0) logic [7:0] id_18;
  assign id_18[1'b0][1'b0] = id_17 - id_6;
  id_19(
      {id_18[1]{id_4}}, id_13, id_3, 1, ~id_11, id_3, 1, 1, 1'h0
  ); module_0(
      id_0
  );
endmodule
