m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/ctxo/Documents/College/InfraHard
Ebanco_reg
Z0 w1636677630
Z1 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 1936
Z4 d/home/pedro/projeto-infraHard/CPU
Z5 8/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Banco_reg.vhd
Z6 F/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Banco_reg.vhd
l0
L69 1
V:adHbk0Ym0TAKYW83J5Y[3
!s100 hZ46CT_BzQl8j]02_Vf=o2
Z7 OV;C;2020.1;71
32
Z8 !s110 1637805395
!i10b 1
Z9 !s108 1637805395.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Banco_reg.vhd|
Z11 !s107 /home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Banco_reg.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Abehavioral_arch
R1
R2
R3
DEx4 work 9 banco_reg 0 22 :adHbk0Ym0TAKYW83J5Y[3
!i122 1936
l93
L85 34
VY7l=BkTbhRVIWWGL4mMo60
!s100 RmVnX=Z0eZ>VP`R`^LJ]Q1
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
vCPU
R8
!i10b 1
!s100 FNi`RX_zDC0>ii[<En;>i2
Z14 !s11b Dg1SIo80bB@j0V0VzS_@n1
I>zz39aQ@dGOoUADN[kaEN0
Z15 VDg1SIo80bB@j0V0VzS_@n1
R4
w1637804617
8/home/pedro/projeto-infraHard/CPU/CPU.v
F/home/pedro/projeto-infraHard/CPU/CPU.v
!i122 1934
L0 9 397
Z16 OV;L;2020.1;71
r1
!s85 0
31
R9
!s107 /home/pedro/projeto-infraHard/CPU/CPU.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/CPU.v|
!i113 1
Z17 o-work work
Z18 tCvgOpt 0
n@c@p@u
vctrl_unit
R8
!i10b 1
!s100 D6fS^m;PbV3e>>=gzHO4:2
R14
I1;]MHALQ<8m_UN=o_dP;00
R15
R4
w1637803478
8/home/pedro/projeto-infraHard/CPU/ctrl_unit.v
F/home/pedro/projeto-infraHard/CPU/ctrl_unit.v
!i122 1935
L0 1 1272
R16
r1
!s85 0
31
R9
!s107 /home/pedro/projeto-infraHard/CPU/ctrl_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ctrl_unit.v|
!i113 1
R17
R18
Einstr_reg
Z19 w1636423380
R2
R3
!i122 1937
R4
Z20 8/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Instr_Reg.vhd
Z21 F/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Instr_Reg.vhd
l0
L42 1
VAfV1kYS402dnLRiFO;Z7_2
!s100 _X]FAEHlMn?]L[?c6kUO?1
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Instr_Reg.vhd|
Z23 !s107 /home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Instr_Reg.vhd|
!i113 1
R12
R13
Abehavioral_arch
R2
R3
DEx4 work 9 instr_reg 0 22 AfV1kYS402dnLRiFO;Z7_2
!i122 1937
l59
L56 32
VTD836jU:>9m^d?0ed1C0O3
!s100 _AcjR?n;fJneQZzaIjJFa3
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
vLS
R8
!i10b 1
!s100 DJk_0[^R`4JSPObYHU:ao0
R14
Io12`=?R0[`LYNADh=:Uk^1
R15
R4
Z24 w1637796920
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/LS.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/LS.v
!i122 1942
Z25 L0 1 21
R16
r1
!s85 0
31
R9
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/LS.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/LS.v|
!i113 1
R17
R18
n@l@s
Ememoria
R0
Z26 DPx4 work 13 ram_constants 0 22 BbIcggj=<H_W75Jb?WIoZ0
Z27 DPx3 lpm 14 lpm_components 0 22 jlWe>e^2@cAI7EQaRX2E;1
R1
R2
R3
!i122 1938
R4
Z28 8/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Memoria.vhd
Z29 F/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Memoria.vhd
l0
L67 1
V<[RFRXeHV^PMOiiinkBoS0
!s100 __XEo>II7SFLX6Xa7VZA63
R7
32
R8
!i10b 1
R9
Z30 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Memoria.vhd|
Z31 !s107 /home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Memoria.vhd|
!i113 1
R12
R13
Abehavioral_arch
R26
R27
R1
R2
R3
DEx4 work 7 memoria 0 22 <[RFRXeHV^PMOiiinkBoS0
!i122 1938
l103
L79 78
VR9W83dOfA7lWR9j>i6THA2
!s100 aLo:Seezh^aEQ@MaJf[__3
R7
32
R8
!i10b 1
R9
R30
R31
!i113 1
R12
R13
vmoduleName
!s110 1637614275
!i10b 1
!s100 EhZWKE>ol0E8efRVUXM6`2
R14
IDK`b@>V<?FjePhnEgOz2b3
R15
d/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU
w1637614259
8/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/LS.v
F/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/LS.v
!i122 759
R25
R16
r1
!s85 0
31
!s108 1637614275.000000
!s107 /home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/LS.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/ctxo/Documents/College/InfraHard/projeto-infraHard/CPU/ComponentesCPU/LS.v|
!i113 1
R17
R18
nmodule@name
vmux_alu_flag
R8
!i10b 1
!s100 Rc?dWN8Y^4Lb:o02X2MhC3
R14
IAe5;Q=gNCK;=aW;2`c?c`0
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_flag.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_flag.v
!i122 1943
Z32 L0 1 13
R16
r1
!s85 0
31
R9
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_flag.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_flag.v|
!i113 1
R17
R18
vmux_alu_src_A
Z33 !s110 1637805396
!i10b 1
!s100 <DU`8:D?6OZg;HfN27=DG2
R14
IK=PeFEXV43Cb@R2bcAd:53
R15
R4
R0
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_A.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_A.v
!i122 1944
Z34 L0 1 10
R16
r1
!s85 0
31
R9
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_A.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_A.v|
!i113 1
R17
R18
nmux_alu_src_@a
vmux_alu_src_B
R33
!i10b 1
!s100 OKO;7YkdkV3QPjdNmD0W22
R14
IzQg[<>>L@RR>3kP_iBfEI2
R15
R4
R0
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v
!i122 1945
Z35 L0 1 16
R16
r1
!s85 0
31
Z36 !s108 1637805396.000000
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_alu_src_B.v|
!i113 1
R17
R18
nmux_alu_src_@b
vmux_data_src
R33
!i10b 1
!s100 aHoI>B6W>FO8N:Vk:M]SJ2
R14
I2D[gPfkGTRCSHJJNRf^f72
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_data_src.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_data_src.v
!i122 1946
L0 1 19
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_data_src.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_data_src.v|
!i113 1
R17
R18
vmux_Ior_D
R33
!i10b 1
!s100 GH>OdPbBQmd4amV]nLeAA3
R14
IcUf_Qo4GFS:bF4d9411RV3
R15
R4
w1637805325
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_Ior_D.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_Ior_D.v
!i122 1947
R35
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_Ior_D.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_Ior_D.v|
!i113 1
R17
R18
nmux_@ior_@d
vmux_pc_src
R33
!i10b 1
!s100 FNK23n5o8W_bhW>aEAdFU2
R14
IP6VJm8`W`W8RT^0_6ZSm;0
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_pc_src.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_pc_src.v
!i122 1948
R35
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_pc_src.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_pc_src.v|
!i113 1
R17
R18
vmux_reg_dst
!s110 1637805426
!i10b 1
!s100 Zen1[_Djf?gLl3bSXGian0
R14
IXGLGzn4_iZXEd]S;NKjol1
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_reg_dst.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_reg_dst.v
!i122 1959
L0 1 17
R16
r1
!s85 0
31
!s108 1637805426.000000
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_reg_dst.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_reg_dst.v|
!i113 1
R17
R18
vmux_shift_in
R33
!i10b 1
!s100 ZUP_>6Qkz<XgUC9SWY1O[1
R14
IFic5KkdMG?bAO4kL:g1ig0
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_shift_in.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_shift_in.v
!i122 1950
R32
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_shift_in.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_shift_in.v|
!i113 1
R17
R18
vmux_shift_n
R33
!i10b 1
!s100 AB7h^Ikn[^iLh0hU2[YNm2
R14
IK_3miR=9iAfafG9lMM>k73
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_shift_n.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_shift_n.v
!i122 1951
L0 1 14
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_shift_n.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/mux_shift_n.v|
!i113 1
R17
R18
Pram_constants
!i122 1938
R0
R4
R28
R29
l0
L47 1
VBbIcggj=<H_W75Jb?WIoZ0
!s100 5;`Z:D@MR5CT6j_[c9;6h3
R7
32
R8
!i10b 1
R9
R30
R31
!i113 1
R12
R13
Eregdesloc
R0
R1
R2
R3
!i122 1939
R4
Z37 8/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/RegDesloc.vhd
Z38 F/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/RegDesloc.vhd
l0
L80 1
V4GibeROOKf]^CUjTE67Bo0
!s100 =0ZG0kkZKT?Zo?iX2R9=P1
R7
32
R8
!i10b 1
R9
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/RegDesloc.vhd|
Z40 !s107 /home/pedro/projeto-infraHard/CPU/Componentes do Projeto/RegDesloc.vhd|
!i113 1
R12
R13
Abehavioral_arch
R1
R2
R3
DEx4 work 9 regdesloc 0 22 4GibeROOKf]^CUjTE67Bo0
!i122 1939
l98
L93 38
VDFCTADkAb^4XhT09kD<k32
!s100 3`2HClJO^bJLd6@PodWh?3
R7
32
R8
!i10b 1
R9
R39
R40
!i113 1
R12
R13
Eregistrador
R19
R2
R3
!i122 1940
R4
Z41 8/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Registrador.vhd
Z42 F/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Registrador.vhd
l0
L53 1
VD=`aG^VOPEDP69ifb8G;52
!s100 ^e8=Z<CbNTLXR@XGZJMQo3
R7
32
R8
!i10b 1
R9
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Registrador.vhd|
Z44 !s107 /home/pedro/projeto-infraHard/CPU/Componentes do Projeto/Registrador.vhd|
!i113 1
R12
R13
Abehavioral_arch
R2
R3
DEx4 work 11 registrador 0 22 D=`aG^VOPEDP69ifb8G;52
!i122 1940
l66
L65 19
V<kVfXRZJUh40ja<<lN_3:3
!s100 EXKKzlBL1ARAk5TCN4`Vg2
R7
32
R8
!i10b 1
R9
R43
R44
!i113 1
R12
R13
vshift_left_2
R33
!i10b 1
!s100 am:c54ia80@HN64:]1MIB0
R14
IWP8b]LMPK40zKWFh^C`Jz0
R15
R4
R0
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/shift_left_2.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/shift_left_2.v
!i122 1952
Z45 L0 1 8
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/shift_left_2.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/shift_left_2.v|
!i113 1
R17
R18
vshift_left_2_conc
R33
!i10b 1
!s100 NWihGGj1FZzQK1CK49oRF0
R14
IH1HYV<<eezA?^7:50ANTm1
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v
!i122 1953
R34
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/shift_left_2_conc.v|
!i113 1
R17
R18
vsign_extend_16
R33
!i10b 1
!s100 ze:9@?>c=_]BPWLj@c4[X2
R14
I=BV^l>nkZXC5^:BjQIk>f1
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/sign_extend_16.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/sign_extend_16.v
!i122 1954
R45
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/sign_extend_16.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/sign_extend_16.v|
!i113 1
R17
R18
vsign_extend_32
R33
!i10b 1
!s100 ]Y[8Z>Uic[T:m9g`=m]d:1
R14
I;b9>ghPGBbR_FcS:dPaBd1
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/sign_extend_32.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/sign_extend_32.v
!i122 1955
R45
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/sign_extend_32.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/sign_extend_32.v|
!i113 1
R17
R18
vSS
R33
!i10b 1
!s100 33kTI:lINWoAcCX:^YdIh0
R14
I?KF:aij3GZ4>m7ehII60b2
R15
R4
R24
8/home/pedro/projeto-infraHard/CPU/ComponentesCPU/SS.v
F/home/pedro/projeto-infraHard/CPU/ComponentesCPU/SS.v
!i122 1956
L0 1 24
R16
r1
!s85 0
31
R36
!s107 /home/pedro/projeto-infraHard/CPU/ComponentesCPU/SS.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/pedro/projeto-infraHard/CPU/ComponentesCPU/SS.v|
!i113 1
R17
R18
n@s@s
Eula32
R0
R1
R2
R3
!i122 1941
R4
Z46 8/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/ula32.vhd
Z47 F/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/ula32.vhd
l0
L63 1
VM1`EhBco;Cb9<:6CC>b?e2
!s100 bGmbVJaTC>R`I<lBgn7@L3
R7
32
R8
!i10b 1
R9
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/pedro/projeto-infraHard/CPU/Componentes do Projeto/ula32.vhd|
Z49 !s107 /home/pedro/projeto-infraHard/CPU/Componentes do Projeto/ula32.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 5 ula32 0 22 M1`EhBco;Cb9<:6CC>b?e2
!i122 1941
l89
L79 138
VF94M;2UJ^55hCen3Z[Kfk0
!s100 1E>E2KjDKb=5dkES8U2ha0
R7
32
R8
!i10b 1
R9
R48
R49
!i113 1
R12
R13
