#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13e1045d0 .scope module, "AC" "AC" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand";
    .port_info 3 /INPUT 4 "opcode";
    .port_info 4 /OUTPUT 32 "out";
P_0x13e104740 .param/l "ADD" 1 2 13, C4<0000>;
P_0x13e104780 .param/l "LOAD" 1 2 12, C4<0010>;
P_0x13e1047c0 .param/l "NO_OP" 1 2 11, C4<1111>;
v0x13e104520_0 .var "acc", 31 0;
o0x130008040 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e027b90_0 .net "clk", 0 0, o0x130008040;  0 drivers
o0x130008070 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13e027c40_0 .net "opcode", 3 0, o0x130008070;  0 drivers
o0x1300080a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e027cf0_0 .net "operand", 31 0, o0x1300080a0;  0 drivers
v0x13e027d80_0 .var "out", 31 0;
o0x130008100 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e027e70_0 .net "reset", 0 0, o0x130008100;  0 drivers
E_0x13e1054c0 .event anyedge, v0x13e104520_0;
E_0x13e105500 .event posedge, v0x13e027e70_0, v0x13e027b90_0;
S_0x13e1049b0 .scope module, "ALU" "ALU" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "left";
    .port_info 1 /INPUT 32 "right";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "out";
o0x130008220 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13e027fe0_0 .net "control", 3 0, o0x130008220;  0 drivers
o0x130008250 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e0280a0_0 .net "left", 31 0, o0x130008250;  0 drivers
v0x13e028150_0 .var "out", 31 0;
o0x1300082b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e028210_0 .net "right", 31 0, o0x1300082b0;  0 drivers
E_0x13e027f90 .event anyedge, v0x13e027fe0_0, v0x13e028210_0, v0x13e0280a0_0;
S_0x13e104bb0 .scope module, "controlunit" "controlunit" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemToReg";
v0x13e028380_0 .var "ALUOp", 1 0;
v0x13e028440_0 .var "ALUSrc", 0 0;
v0x13e0284f0_0 .var "MemRead", 0 0;
v0x13e0285b0_0 .var "MemToReg", 0 0;
v0x13e028660_0 .var "MemWrite", 0 0;
v0x13e028750_0 .var "RegDst", 0 0;
v0x13e028800_0 .var "RegWrite", 0 0;
o0x1300084f0 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x13e0288b0_0 .net "opcode", 3 0, o0x1300084f0;  0 drivers
E_0x13e028320 .event anyedge, v0x13e0288b0_0;
S_0x13e104e40 .scope module, "instruction_register" "instruction_register" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "register_input";
    .port_info 3 /OUTPUT 4 "opcode";
    .port_info 4 /OUTPUT 28 "target_address";
o0x1300086a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e028ad0_0 .net "clock", 0 0, o0x1300086a0;  0 drivers
v0x13e028b80_0 .var "opcode", 3 0;
o0x130008700 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e028c20_0 .net "register_input", 31 0, o0x130008700;  0 drivers
o0x130008730 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e028cd0_0 .net "reset", 0 0, o0x130008730;  0 drivers
v0x13e028d70_0 .var "sync_reset", 0 0;
v0x13e028e50_0 .var "target_address", 27 0;
v0x13e028f00_0 .var "temp", 31 0;
E_0x13e028a20 .event posedge, v0x13e028ad0_0;
E_0x13e028a80 .event posedge, v0x13e028cd0_0, v0x13e028ad0_0;
S_0x13e105060 .scope module, "program_counter" "program_counter" 6 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
o0x1300088e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e029090_0 .net "clock", 0 0, o0x1300088e0;  0 drivers
o0x130008910 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13e029140_0 .net "pc_in", 31 0, o0x130008910;  0 drivers
v0x13e0291e0_0 .var "pc_out", 31 0;
o0x130008970 .functor BUFZ 1, C4<z>; HiZ drive
v0x13e029290_0 .net "reset", 0 0, o0x130008970;  0 drivers
E_0x13e029030/0 .event negedge, v0x13e029290_0;
E_0x13e029030/1 .event posedge, v0x13e029090_0;
E_0x13e029030 .event/or E_0x13e029030/0, E_0x13e029030/1;
S_0x13e105290 .scope module, "test_ram_large" "test_ram_large" 7 3;
 .timescale -9 -12;
P_0x13e105400 .param/l "ADDR_WIDTH" 0 7 5, +C4<00000000000000000000000000011110>;
P_0x13e105440 .param/l "DATA_WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_0x13e1108a0 .functor AND 1, L_0x13e110800, v0x13e02dd80_0, C4<1>, C4<1>;
v0x13e02da50_0 .net *"_ivl_1", 0 0, L_0x13e110800;  1 drivers
v0x13e02dae0_0 .net *"_ivl_3", 0 0, L_0x13e1108a0;  1 drivers
o0x130009870 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x13e02db70_0 name=_ivl_4
v0x13e02dc00_0 .var "addr", 29 0;
v0x13e02dcb0_0 .var "clk", 0 0;
v0x13e02dd80_0 .var "cs_input", 0 0;
I0x13d711680 .island tran;
p0x1300096c0 .port I0x13d711680, L_0x13e1109a0;
v0x13e02de10_0 .net8 "data", 31 0, p0x1300096c0;  1 drivers, strength-aware
v0x13e02dec0_0 .var/i "i", 31 0;
v0x13e02df50_0 .var "oe", 0 0;
v0x13e02e060_0 .var "testbench_data", 31 0;
v0x13e02e110_0 .var "we", 0 0;
L_0x13e110800 .reduce/nor v0x13e02df50_0;
L_0x13e1109a0 .functor MUXZ 32, o0x130009870, v0x13e02e060_0, L_0x13e1108a0, C4<>;
S_0x13e029390 .scope module, "u0" "single_port_sync_ram_large" 7 20, 8 5 0, S_0x13e105290;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "addr";
    .port_info 2 /INOUT 32 "data";
    .port_info 3 /INPUT 1 "cs_input";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x13e029560 .param/l "ADDR_WIDTH" 0 8 6, +C4<00000000000000000000000000011110>;
P_0x13e0295a0 .param/l "DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
P_0x13e0295e0 .param/l "DATA_WIDTH_SHIFT" 0 8 8, +C4<00000000000000000000000000000001>;
I0x13d710640 .island tran;
p0x130009660 .port I0x13d710640, v0x13e02dc00_0;
v0x13e02d490_0 .net8 "addr", 29 0, p0x130009660;  1 drivers, strength-aware
v0x13e02d520_0 .net "clk", 0 0, v0x13e02dcb0_0;  1 drivers
v0x13e02d630_0 .net "cs", 1 0, L_0x13e10eb10;  1 drivers
v0x13e02d6c0_0 .net "cs_input", 0 0, v0x13e02dd80_0;  1 drivers
v0x13e02d750_0 .net8 "data", 31 0, p0x1300096c0;  alias, 1 drivers, strength-aware
v0x13e02d820_0 .net "oe", 0 0, v0x13e02df50_0;  1 drivers
v0x13e02d930_0 .net "we", 0 0, v0x13e02e110_0;  1 drivers
L_0x13e10ec30 .part p0x130009660, 29, 1;
L_0x13e10f280 .part L_0x13e10eb10, 0, 1;
L_0x13e10f8b0 .part L_0x13e10eb10, 0, 1;
L_0x13e110130 .part L_0x13e10eb10, 1, 1;
L_0x13e1106f0 .part L_0x13e10eb10, 1, 1;
o0x130008c10 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
p0x130008c10 .port I0x13d710640, o0x130008c10;
 .tranvp 30 28 0, I0x13d710640, p0x130009660 p0x130008c10;
p0x130008ca0 .port I0x13d711680, L_0x13e10efd0;
 .tranvp 32 16 0, I0x13d711680, p0x1300096c0 p0x130008ca0;
o0x130008f40 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
p0x130008f40 .port I0x13d710640, o0x130008f40;
 .tranvp 30 28 0, I0x13d710640, p0x130009660 p0x130008f40;
p0x130008fa0 .port I0x13d711680, L_0x13e10f5f0;
 .tranvp 32 16 16, I0x13d711680, p0x1300096c0 p0x130008fa0;
o0x1300091e0 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
p0x1300091e0 .port I0x13d710640, o0x1300091e0;
 .tranvp 30 28 0, I0x13d710640, p0x130009660 p0x1300091e0;
p0x130009240 .port I0x13d711680, L_0x13e10fe70;
 .tranvp 32 16 0, I0x13d711680, p0x1300096c0 p0x130009240;
o0x130009480 .functor BUFZ 28, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
p0x130009480 .port I0x13d710640, o0x130009480;
 .tranvp 30 28 0, I0x13d710640, p0x130009660 p0x130009480;
p0x1300094e0 .port I0x13d711680, L_0x13e110490;
 .tranvp 32 16 16, I0x13d711680, p0x1300096c0 p0x1300094e0;
S_0x13e029880 .scope module, "dec" "decoder" 8 21, 9 5 0, S_0x13e029390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 2 "out";
P_0x13e029a50 .param/l "DECODE_WIDTH" 0 9 7, +C4<00000000000000000000000000000010>;
P_0x13e029a90 .param/l "ENCODE_WIDTH" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x13e029ad0 .param/l "latency" 1 9 15, +C4<00000000000000000000000000000001>;
L_0x140040010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13e029c70_0 .net/2u *"_ivl_0", 1 0, L_0x140040010;  1 drivers
v0x13e029d30_0 .net "in", 0 0, L_0x13e10ec30;  1 drivers
v0x13e029dd0_0 .net "out", 1 0, L_0x13e10eb10;  alias, 1 drivers
L_0x13e10eb10 .delay 2 (1000,1000,1000) L_0x13e10eb10/d;
L_0x13e10eb10/d .shift/l 2, L_0x140040010, L_0x13e10ec30;
S_0x13e029e60 .scope module, "u00" "single_port_sync_ram" 8 27, 10 3 0, S_0x13e029390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 28 "addr";
    .port_info 2 /INOUT 16 "data";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x13e02a020 .param/l "ADDR_WIDTH" 0 10 4, +C4<00000000000000000000000000011100>;
P_0x13e02a060 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x13e02a0a0 .param/l "LENGTH" 0 10 6, +C4<000000000000000000000000000000010000000000000000000000000000>;
L_0x13e10edb0 .functor AND 1, L_0x13e10f280, v0x13e02df50_0, C4<1>, C4<1>;
L_0x13e10eec0 .functor AND 1, L_0x13e10edb0, L_0x13e10ee20, C4<1>, C4<1>;
v0x13e02a460_0 .net *"_ivl_0", 0 0, L_0x13e10edb0;  1 drivers
v0x13e02a520_0 .net *"_ivl_3", 0 0, L_0x13e10ee20;  1 drivers
v0x13e02a260_0 .net *"_ivl_4", 0 0, L_0x13e10eec0;  1 drivers
o0x130008be0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x13e02a5c0_0 name=_ivl_6
v0x13e02a650_0 .net8 "addr", 27 0, p0x130008c10;  0 drivers, strength-aware
v0x13e02a730_0 .net "clk", 0 0, v0x13e02dcb0_0;  alias, 1 drivers
v0x13e02a7d0_0 .net "cs", 0 0, L_0x13e10f280;  1 drivers
v0x13e02a870_0 .net8 "data", 15 0, p0x130008ca0;  1 drivers, strength-aware
v0x13e02a920 .array "mem", 268435455 0, 15 0;
v0x13e02aa30_0 .net "oe", 0 0, v0x13e02df50_0;  alias, 1 drivers
v0x13e02aac0_0 .var "tmp_data", 15 0;
v0x13e02ab70_0 .net "we", 0 0, v0x13e02e110_0;  alias, 1 drivers
E_0x13e02a150 .event negedge, v0x13e02a730_0;
E_0x13e02a420 .event posedge, v0x13e02a730_0;
L_0x13e10ee20 .reduce/nor v0x13e02e110_0;
L_0x13e10efd0 .functor MUXZ 16, o0x130008be0, v0x13e02aac0_0, L_0x13e10eec0, C4<>;
S_0x13e02aca0 .scope module, "u01" "single_port_sync_ram" 8 35, 10 3 0, S_0x13e029390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 28 "addr";
    .port_info 2 /INOUT 16 "data";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x13e02ae60 .param/l "ADDR_WIDTH" 0 10 4, +C4<00000000000000000000000000011100>;
P_0x13e02aea0 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x13e02aee0 .param/l "LENGTH" 0 10 6, +C4<000000000000000000000000000000010000000000000000000000000000>;
L_0x13e10f360 .functor AND 1, L_0x13e10f8b0, v0x13e02df50_0, C4<1>, C4<1>;
L_0x13e10f4c0 .functor AND 1, L_0x13e10f360, L_0x13e10f3f0, C4<1>, C4<1>;
v0x13e02b220_0 .net *"_ivl_0", 0 0, L_0x13e10f360;  1 drivers
v0x13e02b2b0_0 .net *"_ivl_3", 0 0, L_0x13e10f3f0;  1 drivers
v0x13e02b060_0 .net *"_ivl_4", 0 0, L_0x13e10f4c0;  1 drivers
o0x130008f10 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x13e02b340_0 name=_ivl_6
v0x13e02b3d0_0 .net8 "addr", 27 0, p0x130008f40;  0 drivers, strength-aware
v0x13e02b480_0 .net "clk", 0 0, v0x13e02dcb0_0;  alias, 1 drivers
v0x13e02b510_0 .net "cs", 0 0, L_0x13e10f8b0;  1 drivers
v0x13e02b5a0_0 .net8 "data", 15 0, p0x130008fa0;  1 drivers, strength-aware
v0x13e02b650 .array "mem", 268435455 0, 15 0;
v0x13e02b770_0 .net "oe", 0 0, v0x13e02df50_0;  alias, 1 drivers
v0x13e02b820_0 .var "tmp_data", 15 0;
v0x13e02b8b0_0 .net "we", 0 0, v0x13e02e110_0;  alias, 1 drivers
L_0x13e10f3f0 .reduce/nor v0x13e02e110_0;
L_0x13e10f5f0 .functor MUXZ 16, o0x130008f10, v0x13e02b820_0, L_0x13e10f4c0, C4<>;
S_0x13e02b9b0 .scope module, "u10" "single_port_sync_ram" 8 44, 10 3 0, S_0x13e029390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 28 "addr";
    .port_info 2 /INOUT 16 "data";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x13e02bb70 .param/l "ADDR_WIDTH" 0 10 4, +C4<00000000000000000000000000011100>;
P_0x13e02bbb0 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x13e02bbf0 .param/l "LENGTH" 0 10 6, +C4<000000000000000000000000000000010000000000000000000000000000>;
L_0x13e10fa10 .functor AND 1, L_0x13e110130, v0x13e02df50_0, C4<1>, C4<1>;
L_0x13e10fd40 .functor AND 1, L_0x13e10fa10, L_0x13e10fb80, C4<1>, C4<1>;
v0x13e02bf50_0 .net *"_ivl_0", 0 0, L_0x13e10fa10;  1 drivers
v0x13e02bfe0_0 .net *"_ivl_3", 0 0, L_0x13e10fb80;  1 drivers
v0x13e02bd90_0 .net *"_ivl_4", 0 0, L_0x13e10fd40;  1 drivers
o0x1300091b0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x13e02c070_0 name=_ivl_6
v0x13e02c100_0 .net8 "addr", 27 0, p0x1300091e0;  0 drivers, strength-aware
v0x13e02c1d0_0 .net "clk", 0 0, v0x13e02dcb0_0;  alias, 1 drivers
v0x13e02c2a0_0 .net "cs", 0 0, L_0x13e110130;  1 drivers
v0x13e02c330_0 .net8 "data", 15 0, p0x130009240;  1 drivers, strength-aware
v0x13e02c3c0 .array "mem", 268435455 0, 15 0;
v0x13e02c4d0_0 .net "oe", 0 0, v0x13e02df50_0;  alias, 1 drivers
v0x13e02c560_0 .var "tmp_data", 15 0;
v0x13e02c600_0 .net "we", 0 0, v0x13e02e110_0;  alias, 1 drivers
L_0x13e10fb80 .reduce/nor v0x13e02e110_0;
L_0x13e10fe70 .functor MUXZ 16, o0x1300091b0, v0x13e02c560_0, L_0x13e10fd40, C4<>;
S_0x13e02c740 .scope module, "u11" "single_port_sync_ram" 8 52, 10 3 0, S_0x13e029390;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 28 "addr";
    .port_info 2 /INOUT 16 "data";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x13e02c940 .param/l "ADDR_WIDTH" 0 10 4, +C4<00000000000000000000000000011100>;
P_0x13e02c980 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x13e02c9c0 .param/l "LENGTH" 0 10 6, +C4<000000000000000000000000000000010000000000000000000000000000>;
L_0x13e110210 .functor AND 1, L_0x13e1106f0, v0x13e02df50_0, C4<1>, C4<1>;
L_0x13e110360 .functor AND 1, L_0x13e110210, L_0x13e110290, C4<1>, C4<1>;
v0x13e02cd00_0 .net *"_ivl_0", 0 0, L_0x13e110210;  1 drivers
v0x13e02cd90_0 .net *"_ivl_3", 0 0, L_0x13e110290;  1 drivers
v0x13e02cb40_0 .net *"_ivl_4", 0 0, L_0x13e110360;  1 drivers
o0x130009450 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x13e02ce20_0 name=_ivl_6
v0x13e02ceb0_0 .net8 "addr", 27 0, p0x130009480;  0 drivers, strength-aware
v0x13e02cf50_0 .net "clk", 0 0, v0x13e02dcb0_0;  alias, 1 drivers
v0x13e02cfe0_0 .net "cs", 0 0, L_0x13e1106f0;  1 drivers
v0x13e02d080_0 .net8 "data", 15 0, p0x1300094e0;  1 drivers, strength-aware
v0x13e02d130 .array "mem", 268435455 0, 15 0;
v0x13e02d240_0 .net "oe", 0 0, v0x13e02df50_0;  alias, 1 drivers
v0x13e02d2d0_0 .var "tmp_data", 15 0;
v0x13e02d370_0 .net "we", 0 0, v0x13e02e110_0;  alias, 1 drivers
L_0x13e110290 .reduce/nor v0x13e02e110_0;
L_0x13e110490 .functor MUXZ 16, o0x130009450, v0x13e02d2d0_0, L_0x13e110360, C4<>;
    .scope S_0x13e1045d0;
T_0 ;
    %wait E_0x13e105500;
    %load/vec4 v0x13e027e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e104520_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x13e027c40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x13e027cf0_0;
    %assign/vec4 v0x13e104520_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x13e104520_0;
    %load/vec4 v0x13e027cf0_0;
    %add;
    %assign/vec4 v0x13e104520_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13e1045d0;
T_1 ;
    %wait E_0x13e1054c0;
    %load/vec4 v0x13e104520_0;
    %assign/vec4 v0x13e027d80_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x13e1049b0;
T_2 ;
    %wait E_0x13e027f90;
    %load/vec4 v0x13e027fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x13e0280a0_0;
    %load/vec4 v0x13e028210_0;
    %and;
    %store/vec4 v0x13e028150_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x13e0280a0_0;
    %load/vec4 v0x13e028210_0;
    %or;
    %store/vec4 v0x13e028150_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x13e0280a0_0;
    %load/vec4 v0x13e028210_0;
    %add;
    %store/vec4 v0x13e028150_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x13e0280a0_0;
    %load/vec4 v0x13e028210_0;
    %sub;
    %store/vec4 v0x13e028150_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x13e0280a0_0;
    %load/vec4 v0x13e028210_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x13e028150_0, 0, 32;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x13e0280a0_0;
    %load/vec4 v0x13e028210_0;
    %nor;
    %store/vec4 v0x13e028150_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x13e104bb0;
T_3 ;
    %wait E_0x13e028320;
    %load/vec4 v0x13e0288b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e028380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e0284f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e0285b0_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e028380_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e0284f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e0285b0_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e028380_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e0284f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e0285b0_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028750_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e028440_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13e028380_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e0284f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13e0285b0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13e028750_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x13e104e40;
T_4 ;
    %wait E_0x13e028a80;
    %load/vec4 v0x13e028cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e028d70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e028d70_0, 0;
T_4.1 ;
    %load/vec4 v0x13e028d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x13e028c20_0;
    %assign/vec4 v0x13e028f00_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13e104e40;
T_5 ;
    %wait E_0x13e028a20;
    %load/vec4 v0x13e028c20_0;
    %parti/s 5, 28, 6;
    %pad/u 4;
    %assign/vec4 v0x13e028b80_0, 0;
    %load/vec4 v0x13e028c20_0;
    %parti/s 27, 0, 2;
    %pad/u 28;
    %assign/vec4 v0x13e028e50_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13e105060;
T_6 ;
    %wait E_0x13e029030;
    %load/vec4 v0x13e029290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13e0291e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x13e029140_0;
    %assign/vec4 v0x13e0291e0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13e029e60;
T_7 ;
    %wait E_0x13e02a420;
    %load/vec4 v0x13e02a7d0_0;
    %load/vec4 v0x13e02ab70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x13e02a870_0;
    %load/vec4 v0x13e02a650_0;
    %pad/u 30;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e02a920, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x13e029e60;
T_8 ;
    %wait E_0x13e02a150;
    %load/vec4 v0x13e02a7d0_0;
    %load/vec4 v0x13e02ab70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13e02a650_0;
    %pad/u 30;
    %ix/vec4 4;
    %load/vec4a v0x13e02a920, 4;
    %assign/vec4 v0x13e02aac0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13e02aca0;
T_9 ;
    %wait E_0x13e02a420;
    %load/vec4 v0x13e02b510_0;
    %load/vec4 v0x13e02b8b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x13e02b5a0_0;
    %load/vec4 v0x13e02b3d0_0;
    %pad/u 30;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e02b650, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13e02aca0;
T_10 ;
    %wait E_0x13e02a150;
    %load/vec4 v0x13e02b510_0;
    %load/vec4 v0x13e02b8b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13e02b3d0_0;
    %pad/u 30;
    %ix/vec4 4;
    %load/vec4a v0x13e02b650, 4;
    %assign/vec4 v0x13e02b820_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13e02b9b0;
T_11 ;
    %wait E_0x13e02a420;
    %load/vec4 v0x13e02c2a0_0;
    %load/vec4 v0x13e02c600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x13e02c330_0;
    %load/vec4 v0x13e02c100_0;
    %pad/u 30;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e02c3c0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x13e02b9b0;
T_12 ;
    %wait E_0x13e02a150;
    %load/vec4 v0x13e02c2a0_0;
    %load/vec4 v0x13e02c600_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x13e02c100_0;
    %pad/u 30;
    %ix/vec4 4;
    %load/vec4a v0x13e02c3c0, 4;
    %assign/vec4 v0x13e02c560_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x13e02c740;
T_13 ;
    %wait E_0x13e02a420;
    %load/vec4 v0x13e02cfe0_0;
    %load/vec4 v0x13e02d370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x13e02d080_0;
    %load/vec4 v0x13e02ceb0_0;
    %pad/u 30;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13e02d130, 0, 4;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13e02c740;
T_14 ;
    %wait E_0x13e02a150;
    %load/vec4 v0x13e02cfe0_0;
    %load/vec4 v0x13e02d370_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x13e02ceb0_0;
    %pad/u 30;
    %ix/vec4 4;
    %load/vec4a v0x13e02d130, 4;
    %assign/vec4 v0x13e02d2d0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13e105290;
T_15 ;
    %delay 20000, 0;
    %load/vec4 v0x13e02dcb0_0;
    %inv;
    %store/vec4 v0x13e02dcb0_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x13e105290;
T_16 ;
    %vpi_call 7 36 "$dumpfile", "dump_large.vcd" {0 0 0};
    %vpi_call 7 37 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 66;
    %split/vec4 1;
    %assign/vec4 v0x13e02df50_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x13e02e060_0, 0;
    %split/vec4 30;
    %assign/vec4 v0x13e02dc00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e02e110_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13e02dd80_0, 0;
    %assign/vec4 v0x13e02dcb0_0, 0;
    %pushi/vec4 2, 0, 32;
T_16.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_16.1, 5;
    %jmp/1 T_16.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13e02a420;
    %jmp T_16.0;
T_16.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e02dec0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x13e02dec0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.3, 5;
    %wait E_0x13e02a420;
    %load/vec4 v0x13e02dec0_0;
    %pad/s 30;
    %assign/vec4 v0x13e02dc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e02e110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e02dd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e02df50_0, 0;
    %vpi_func 7 46 "$random" 32 {0 0 0};
    %assign/vec4 v0x13e02e060_0, 0;
    %load/vec4 v0x13e02dec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e02dec0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13e02dec0_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x13e02dec0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.5, 5;
    %wait E_0x13e02a420;
    %load/vec4 v0x13e02dec0_0;
    %pad/s 30;
    %assign/vec4 v0x13e02dc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13e02e110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e02dd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13e02df50_0, 0;
    %load/vec4 v0x13e02dec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13e02dec0_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %delay 40000, 0;
    %vpi_call 7 57 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "modules/AC.v";
    "modules/ALU.v";
    "modules/control.v";
    "modules/InstructionRegister.v";
    "modules/PC.v";
    "tests/ram_large_test.v";
    "modules/ram_large.v";
    "modules/decoder.v";
    "modules/ram.v";
