$date
	Thu Oct 27 08:58:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 1 ! f $end
$var reg 1 " En $end
$var reg 4 # W [3:0] $end
$scope module q1 $end
$var wire 1 " En $end
$var wire 4 $ W [3:0] $end
$var wire 1 ! f $end
$var wire 16 % f1 [0:15] $end
$scope module stage0 $end
$var wire 1 " En $end
$var wire 4 & W [3:0] $end
$var reg 16 ' Y [0:15] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000 '
b11 &
b1000000000000 %
b11 $
b11 #
1"
1!
$end
#10
b1000000000 %
b1000000000 '
b110 #
b110 $
b110 &
#20
0!
b100000 %
b100000 '
b1010 #
b1010 $
b1010 &
#30
1!
b1000000 %
b1000000 '
b1001 #
b1001 $
b1001 &
#40
