# system_design_using_verilog 2:4 Decoder
![24decoder](https://github.com/nikita19967/system_design_using_verilog/assets/139889436/71e8310a-66d9-486b-ab1e-508bf496af3a)

# system_design_using_verilog Half Adder
![HA](https://github.com/nikita19967/system_design_using_verilog/assets/139889436/1b0b8579-25b8-4bd7-8c5d-2d02214f4614)
