#
# HDL files
#
hdl:
  - shared/ip_repo/SPI_driver/SPI_write.sv
  - shared/ip_repo/SPI_driver/SPI_read.sv
  - shared/ip_repo/SPI_driver/SPI_output_mux.sv
  - shared/ip_repo/SPI_driver/SPI_driver.sv
  - shared/ip_repo/SPI_driver/SPI_driver_wrapper.sv
  - shared/ip_repo/UtilityIP/IPIF_common/IPIF_clock_converter.sv
  - shared/ip_repo/UtilityIP/IPIF_common/IPIF_parameterDecode.sv
sim:
  - designs/SPI_driver/hdl/PICO.sv
  - designs/SPI_driver/hdl/PSEC5_Digital_August_Revised.sv
  - designs/SPI_driver/hdl/serial_out_mux.sv
  - designs/SPI_driver/hdl/SPI_peripheral.sv
  - designs/SPI_driver/hdl/SPI_write_testbench.sv
  - designs/SPI_driver/hdl/SPI_driver_testbench.sv
ip_files:
   - shared/ip_repo/SPI_driver/component.xml
#
# IP repositories for the design 
#
ip_repo:
  - shared/ip_repo
#
# project specific XDC files below 
#
#xdc:
#
# Vivado target xdc file
#
xdcTarget: shared/ip_repo/pll_external/xdc/vivado_target.xdc

#
# Top level module name 
#
topMod: SPI_driver_wrapper
topSim: SPI_driver_testbench
