/*@MAIN-----------------------------------------------*/
000:MVI B;
001:000;
/*@init_SI*/
002:MVI A;
003:200;
004:OUT;
005:003;
006:OUT;
007:007;

/*@init_pointer_on_printed_area*/
010:LXI H;
011:200;
012:000;
013:MVI D;
014:004;
/*@check first 3 bit*/
015:MOV A,M;
016:ANI;
017:007;	/*conjunction with mask*/
020:ADI;	/*A  = &sseg_code(A)*/
021:300;
022:MOV C,A;/*BC = &sseg_code(A)*/
023:LDAX B; /*A = sseg_code(A)  */
024:OUT;
025:000;

/*@check second 3 bit*/
026:MOV A,M;
027:RRC;
030:RRC;
031:RRC;
032:ANI;
033:007;
034:ADI;
035:300;
036:MOV C,A;
037:LDAX B;
040:OUT;
041:001;

/*@check third 3 bit*/
042:MOV A,M;
043:RLC;
044:RLC;
045:ANI;
046:003;
047:ADI;
050:300;
051:MOV C,A;
052:LDAX B;
053:OUT;
054:002;

/**/
055:LXI SP;
056:200;
057:000;
060:CALL;	/*call decay cycle*/
061:100;
062:000;
063:INX H;	/*HL = &next_num*/
064:DCR D;	/*ctr--*/
065:JNZ;	/*ctr!=0? -> repeat*/
066:015;
067:000;
070:HLT;
071:010;
072:000;


/*@decay_cycle : just cycle which neccessary on real device*/
100:LXI B;
101:001;
102:001;
103:DCR C;
104:JNZ;
105:103;
106:000;
107:DCR B;
110:JNZ;
111:103;
112:000;
113:RET;

200:123;
201:235;
202:217;
203:143;


300:077;
301:006;
302:133;
303:117;
304:146;
305:155;
306:175;
307:007;


ASSERT 0 72;
ASSERT 100 113;
ASSERT 200 203;
ASSERT 300 307;


T:000:006;
T:001:000;
T:002:076;
T:003:200;
T:004:323;
T:005:003;
T:006:323;
T:007:007;
T:010:041;
T:011:200;
T:012:000;
T:013:026;
T:014:004;
T:015:176;
T:016:346;
T:017:007;
T:020:306;
T:021:300;
T:022:117;
T:023:012;
T:024:323;
T:025:000;
T:026:176;
T:027:017;
T:030:017;
T:031:017;
T:032:346;
T:033:007;
T:034:306;
T:035:300;
T:036:117;
T:037:012;
T:040:323;
T:041:001;
T:042:176;
T:043:007;
T:044:007;
T:045:346;
T:046:003;
T:047:306;
T:050:300;
T:051:117;
T:052:012;
T:053:323;
T:054:002;
T:055:061;
T:056:200;
T:057:000;
T:060:315;
T:061:100;
T:062:000;
T:063:043;
T:064:025;
T:065:302;
T:066:015;
T:067:000;
T:070:166;
T:071:010;
T:072:000;
T:100:001;
T:101:001;
T:102:001;
T:103:015;
T:104:302;
T:105:103;
T:106:000;
T:107:005;
T:110:302;
T:111:103;
T:112:000;
T:113:311;
T:200:123;
T:201:235;
T:202:217;
T:203:143;
T:300:077;
T:301:006;
T:302:133;
T:303:117;
T:304:146;
T:305:155;
T:306:175;
T:307:007;

TEST;



