

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Sun Jan 22 12:18:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        axi_stream_to_master_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.634 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     27|    -|
|Register         |        -|   -|      3|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      3|     29|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_done         |   9|          2|    1|          2|
    |outTop_c_blk_n  |   9|          2|    1|          2|
    |real_start      |   9|          2|    1|          2|
    +----------------+----+-----------+-----+-----------+
    |Total           |  27|          6|    3|          6|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|outTop                   |   in|   64|     ap_none|        outTop|        scalar|
|outTop_c_din             |  out|   64|     ap_fifo|      outTop_c|       pointer|
|outTop_c_num_data_valid  |   in|    3|     ap_fifo|      outTop_c|       pointer|
|outTop_c_fifo_cap        |   in|    3|     ap_fifo|      outTop_c|       pointer|
|outTop_c_full_n          |   in|    1|     ap_fifo|      outTop_c|       pointer|
|outTop_c_write           |  out|    1|     ap_fifo|      outTop_c|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

