

================================================================
== Vivado HLS Report for 'int_subtraction'
================================================================
* Date:           Wed Aug 18 14:02:05 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        IS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.083 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        17|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 19 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 2 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(half* %c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %b_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %a_V), !map !112"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %b_V), !map !116"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(half* %c_V), !map !120"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @int_subtraction_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [IS/core.cpp:18]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %a_V, i32 1)" [IS/core.cpp:18]   --->   Operation 28 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.critedge" [IS/core.cpp:18]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %b_V, i32 1)" [IS/core.cpp:18]   --->   Operation 30 'nbreadreq' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %hls_label_0, label %.critedge" [IS/core.cpp:18]   --->   Operation 31 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.40ns)   --->   "%tmp_3 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %a_V)" [IS/core.cpp:24]   --->   Operation 32 'read' 'tmp_3' <Predicate = (tmp & tmp_1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 33 [1/1] (3.40ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %b_V)" [IS/core.cpp:25]   --->   Operation 33 'read' 'tmp_5' <Predicate = (tmp & tmp_1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 8.08>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i16 %tmp_3 to i32" [IS/core.cpp:24]   --->   Operation 34 'sext' 'sext_ln24' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 35 [4/4] (8.08ns)   --->   "%tmp_4 = sitofp i32 %sext_ln24 to float" [IS/core.cpp:24]   --->   Operation 35 'sitofp' 'tmp_4' <Predicate = (tmp_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i16 %tmp_5 to i32" [IS/core.cpp:25]   --->   Operation 36 'sext' 'sext_ln25' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 37 [4/4] (8.08ns)   --->   "%tmp_7 = sitofp i32 %sext_ln25 to float" [IS/core.cpp:25]   --->   Operation 37 'sitofp' 'tmp_7' <Predicate = (tmp_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.08>
ST_4 : Operation 38 [3/4] (8.08ns)   --->   "%tmp_4 = sitofp i32 %sext_ln24 to float" [IS/core.cpp:24]   --->   Operation 38 'sitofp' 'tmp_4' <Predicate = (tmp_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 39 [3/4] (8.08ns)   --->   "%tmp_7 = sitofp i32 %sext_ln25 to float" [IS/core.cpp:25]   --->   Operation 39 'sitofp' 'tmp_7' <Predicate = (tmp_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.08>
ST_5 : Operation 40 [2/4] (8.08ns)   --->   "%tmp_4 = sitofp i32 %sext_ln24 to float" [IS/core.cpp:24]   --->   Operation 40 'sitofp' 'tmp_4' <Predicate = (tmp_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 41 [2/4] (8.08ns)   --->   "%tmp_7 = sitofp i32 %sext_ln25 to float" [IS/core.cpp:25]   --->   Operation 41 'sitofp' 'tmp_7' <Predicate = (tmp_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.08>
ST_6 : Operation 42 [1/4] (8.08ns)   --->   "%tmp_4 = sitofp i32 %sext_ln24 to float" [IS/core.cpp:24]   --->   Operation 42 'sitofp' 'tmp_4' <Predicate = (tmp_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 43 [1/4] (8.08ns)   --->   "%tmp_7 = sitofp i32 %sext_ln25 to float" [IS/core.cpp:25]   --->   Operation 43 'sitofp' 'tmp_7' <Predicate = (tmp_1)> <Delay = 8.08> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 3> <II = 1> <Delay = 8.08> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.17>
ST_7 : Operation 44 [2/2] (4.17ns)   --->   "%d = fptrunc float %tmp_4 to half" [IS/core.cpp:24]   --->   Operation 44 'sptohp' 'd' <Predicate = (tmp_1)> <Delay = 4.17> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 45 [2/2] (4.17ns)   --->   "%e = fptrunc float %tmp_7 to half" [IS/core.cpp:25]   --->   Operation 45 'sptohp' 'e' <Predicate = (tmp_1)> <Delay = 4.17> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.17>
ST_8 : Operation 46 [1/2] (4.17ns)   --->   "%d = fptrunc float %tmp_4 to half" [IS/core.cpp:24]   --->   Operation 46 'sptohp' 'd' <Predicate = (tmp_1)> <Delay = 4.17> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 47 [1/2] (4.17ns)   --->   "%e = fptrunc float %tmp_7 to half" [IS/core.cpp:25]   --->   Operation 47 'sptohp' 'e' <Predicate = (tmp_1)> <Delay = 4.17> <Core = "Float2Half">   --->   Core 94 'Float2Half' <Latency = 1> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'sptohp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.13>
ST_9 : Operation 48 [5/5] (6.13ns)   --->   "%tmp_6 = fsub half %d, %e" [IS/core.cpp:26]   --->   Operation 48 'hsub' 'tmp_6' <Predicate = (tmp_1)> <Delay = 6.13> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 6.13> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.13>
ST_10 : Operation 49 [4/5] (6.13ns)   --->   "%tmp_6 = fsub half %d, %e" [IS/core.cpp:26]   --->   Operation 49 'hsub' 'tmp_6' <Predicate = (tmp_1)> <Delay = 6.13> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 6.13> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.13>
ST_11 : Operation 50 [3/5] (6.13ns)   --->   "%tmp_6 = fsub half %d, %e" [IS/core.cpp:26]   --->   Operation 50 'hsub' 'tmp_6' <Predicate = (tmp_1)> <Delay = 6.13> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 6.13> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.13>
ST_12 : Operation 51 [2/5] (6.13ns)   --->   "%tmp_6 = fsub half %d, %e" [IS/core.cpp:26]   --->   Operation 51 'hsub' 'tmp_6' <Predicate = (tmp_1)> <Delay = 6.13> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 6.13> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.13>
ST_13 : Operation 52 [1/5] (6.13ns)   --->   "%tmp_6 = fsub half %d, %e" [IS/core.cpp:26]   --->   Operation 52 'hsub' 'tmp_6' <Predicate = (tmp_1)> <Delay = 6.13> <Core = "HAddSub">   --->   Core 90 'HAddSub' <Latency = 4> <II = 1> <Delay = 6.13> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.53>
ST_14 : Operation 53 [4/4] (5.53ns)   --->   "%f = fmul half %tmp_6, 0x3F23440000000000" [IS/core.cpp:26]   --->   Operation 53 'hmul' 'f' <Predicate = (tmp_1)> <Delay = 5.53> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.53>
ST_15 : Operation 54 [3/4] (5.53ns)   --->   "%f = fmul half %tmp_6, 0x3F23440000000000" [IS/core.cpp:26]   --->   Operation 54 'hmul' 'f' <Predicate = (tmp_1)> <Delay = 5.53> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.53>
ST_16 : Operation 55 [2/4] (5.53ns)   --->   "%f = fmul half %tmp_6, 0x3F23440000000000" [IS/core.cpp:26]   --->   Operation 55 'hmul' 'f' <Predicate = (tmp_1)> <Delay = 5.53> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.53>
ST_17 : Operation 56 [1/4] (5.53ns)   --->   "%f = fmul half %tmp_6, 0x3F23440000000000" [IS/core.cpp:26]   --->   Operation 56 'hmul' 'f' <Predicate = (tmp_1)> <Delay = 5.53> <Core = "HMul">   --->   Core 91 'HMul' <Latency = 3> <II = 1> <Delay = 5.53> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.40>
ST_18 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [IS/core.cpp:19]   --->   Operation 57 'specregionbegin' 'tmp_2' <Predicate = (tmp_1)> <Delay = 0.00>
ST_18 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [IS/core.cpp:20]   --->   Operation 58 'specpipeline' <Predicate = (tmp_1)> <Delay = 0.00>
ST_18 : Operation 59 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.halfP(half* %c_V, half %f)" [IS/core.cpp:28]   --->   Operation 59 'write' <Predicate = (tmp_1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_18 : Operation 60 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_2)" [IS/core.cpp:29]   --->   Operation 60 'specregionend' 'empty_5' <Predicate = (tmp_1)> <Delay = 0.00>
ST_18 : Operation 61 [1/1] (0.00ns)   --->   "br label %1" [IS/core.cpp:29]   --->   Operation 61 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 19 <SV = 2> <Delay = 0.00>
ST_19 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [IS/core.cpp:30]   --->   Operation 62 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface  ) [ 00000000000000000000]
empty_3           (specinterface  ) [ 00000000000000000000]
empty_4           (specinterface  ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000000000000]
specbitsmap_ln0   (specbitsmap    ) [ 00000000000000000000]
spectopmodule_ln0 (spectopmodule  ) [ 00000000000000000000]
br_ln18           (br             ) [ 00000000000000000000]
tmp               (nbreadreq      ) [ 00111111111111111110]
br_ln18           (br             ) [ 00000000000000000000]
tmp_1             (nbreadreq      ) [ 00111111111111111110]
br_ln18           (br             ) [ 00000000000000000000]
tmp_3             (read           ) [ 00110000000000000000]
tmp_5             (read           ) [ 00110000000000000000]
sext_ln24         (sext           ) [ 00101110000000000000]
sext_ln25         (sext           ) [ 00101110000000000000]
tmp_4             (sitofp         ) [ 00100001100000000000]
tmp_7             (sitofp         ) [ 00100001100000000000]
d                 (sptohp         ) [ 00100000011111000000]
e                 (sptohp         ) [ 00100000011111000000]
tmp_6             (hsub           ) [ 00100000000000111100]
f                 (hmul           ) [ 00100000000000000010]
tmp_2             (specregionbegin) [ 00000000000000000000]
specpipeline_ln20 (specpipeline   ) [ 00000000000000000000]
write_ln28        (write          ) [ 00000000000000000000]
empty_5           (specregionend  ) [ 00000000000000000000]
br_ln29           (br             ) [ 00000000000000000000]
ret_ln30          (ret            ) [ 00000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="int_subtraction_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_nbreadreq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_1_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_3_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_5_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln28_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="16" slack="1"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/18 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="16" slack="0"/>
<pin id="81" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sptohp(532) " fcode="sptohp"/>
<opset="d/7 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="1"/>
<pin id="90" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sptohp(532) " fcode="sptohp"/>
<opset="e/7 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="1"/>
<pin id="93" dir="0" index="1" bw="16" slack="1"/>
<pin id="94" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hsub(535) " fcode="hsub"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="1"/>
<pin id="97" dir="0" index="1" bw="16" slack="0"/>
<pin id="98" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="f/14 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln24_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="1"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln25_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="1"/>
<pin id="106" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/3 "/>
</bind>
</comp>

<comp id="111" class="1005" name="tmp_1_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="115" class="1005" name="tmp_3_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="1"/>
<pin id="117" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="tmp_5_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="1"/>
<pin id="122" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="125" class="1005" name="sext_ln24_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24 "/>
</bind>
</comp>

<comp id="130" class="1005" name="sext_ln25_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln25 "/>
</bind>
</comp>

<comp id="135" class="1005" name="tmp_4_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="tmp_7_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="145" class="1005" name="d_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="150" class="1005" name="e_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="1"/>
<pin id="152" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="e "/>
</bind>
</comp>

<comp id="155" class="1005" name="tmp_6_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="16" slack="1"/>
<pin id="157" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="160" class="1005" name="f_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="24" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="26" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="26" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="100" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="107"><net_src comp="104" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="114"><net_src comp="52" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="118"><net_src comp="60" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="123"><net_src comp="66" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="128"><net_src comp="100" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="133"><net_src comp="104" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="138"><net_src comp="79" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="143"><net_src comp="82" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="148"><net_src comp="85" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="153"><net_src comp="88" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="158"><net_src comp="91" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="163"><net_src comp="95" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_V | {18 }
 - Input state : 
	Port: int_subtraction : a_V | {2 }
	Port: int_subtraction : b_V | {2 }
  - Chain level:
	State 1
	State 2
	State 3
		tmp_4 : 1
		tmp_7 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		empty_5 : 1
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|  sitofp  |        grp_fu_79       |    0    |   168   |   534   |
|          |        grp_fu_82       |    0    |   168   |   534   |
|----------|------------------------|---------|---------|---------|
|   hsub   |        grp_fu_91       |    2    |   109   |   116   |
|----------|------------------------|---------|---------|---------|
|  sptohp  |        grp_fu_85       |    0    |    64   |    21   |
|          |        grp_fu_88       |    0    |    64   |    21   |
|----------|------------------------|---------|---------|---------|
|   hmul   |        grp_fu_95       |    2    |    91   |    35   |
|----------|------------------------|---------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_44  |    0    |    0    |    0    |
|          |  tmp_1_nbreadreq_fu_52 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   read   |    tmp_3_read_fu_60    |    0    |    0    |    0    |
|          |    tmp_5_read_fu_66    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln28_write_fu_72 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln24_fu_100    |    0    |    0    |    0    |
|          |    sext_ln25_fu_104    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    4    |   664   |   1261  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|    d_reg_145    |   16   |
|    e_reg_150    |   16   |
|    f_reg_160    |   16   |
|sext_ln24_reg_125|   32   |
|sext_ln25_reg_130|   32   |
|  tmp_1_reg_111  |    1   |
|  tmp_3_reg_115  |   16   |
|  tmp_4_reg_135  |   32   |
|  tmp_5_reg_120  |   16   |
|  tmp_6_reg_155  |   16   |
|  tmp_7_reg_140  |   32   |
+-----------------+--------+
|      Total      |   225  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_79 |  p0  |   2  |  16  |   32   ||    3    |
| grp_fu_82 |  p0  |   2  |  16  |   32   ||    3    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  0.932  ||    6    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   664  |  1261  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    6   |
|  Register |    -   |    -   |   225  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    0   |   889  |  1267  |
+-----------+--------+--------+--------+--------+
