

================================================================
== Vivado HLS Report for 'sensor'
================================================================
* Date:           Mon Jul 23 10:56:11 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        sensor
* Solution:       sensor
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    9|    9|    9|    9|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     38|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     662|    812|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     77|
|Register         |        -|      -|      74|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     736|    927|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |          Instance         |          Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |sensor_CTRL_s_axi_U        |sensor_CTRL_s_axi        |        0|      0|  150|  232|
    |sensor_MASTER_BUS_m_axi_U  |sensor_MASTER_BUS_m_axi  |        2|      0|  512|  580|
    +---------------------------+-------------------------+---------+-------+-----+-----+
    |Total                      |                         |        2|      0|  662|  812|
    +---------------------------+-------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iicData2_sum_fu_99_p2  |     +    |      0|  0|  38|          31|           7|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  38|          31|           7|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |MASTER_BUS_blk_n_AR                |   9|          2|    1|          2|
    |MASTER_BUS_blk_n_R                 |   9|          2|    1|          2|
    |ap_NS_fsm                          |  50|         11|    1|         11|
    |ap_sig_ioackin_MASTER_BUS_ARREADY  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  77|         17|    4|         17|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |MASTER_BUS_addr_read_reg_126       |  32|   0|   32|          0|
    |ap_CS_fsm                          |  10|   0|   10|          0|
    |ap_reg_ioackin_MASTER_BUS_ARREADY  |   1|   0|    1|          0|
    |iicData2_sum_reg_115               |  31|   0|   31|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  74|   0|   74|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID         |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWREADY         | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_AWADDR          |  in |    6|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WVALID          |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WREADY          | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WDATA           |  in |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_WSTRB           |  in |    4|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARVALID         |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARREADY         | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_ARADDR          |  in |    6|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RVALID          | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RREADY          |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RDATA           | out |   32|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_RRESP           | out |    2|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BVALID          | out |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BREADY          |  in |    1|    s_axi   |     CTRL     |    pointer   |
|s_axi_CTRL_BRESP           | out |    2|    s_axi   |     CTRL     |    pointer   |
|ap_clk                     |  in |    1| ap_ctrl_hs |    sensor    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |    sensor    | return value |
|interrupt                  | out |    1| ap_ctrl_hs |    sensor    | return value |
|m_axi_MASTER_BUS_AWVALID   | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWREADY   |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWADDR    | out |   32|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWID      | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWLEN     | out |    8|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWSIZE    | out |    3|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWBURST   | out |    2|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWLOCK    | out |    2|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWCACHE   | out |    4|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWPROT    | out |    3|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWQOS     | out |    4|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWREGION  | out |    4|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_AWUSER    | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_WVALID    | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_WREADY    |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_WDATA     | out |   32|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_WSTRB     | out |    4|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_WLAST     | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_WID       | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_WUSER     | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARVALID   | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARREADY   |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARADDR    | out |   32|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARID      | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARLEN     | out |    8|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARSIZE    | out |    3|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARBURST   | out |    2|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARLOCK    | out |    2|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARCACHE   | out |    4|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARPROT    | out |    3|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARQOS     | out |    4|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARREGION  | out |    4|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_ARUSER    | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_RVALID    |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_RREADY    | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_RDATA     |  in |   32|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_RLAST     |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_RID       |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_RUSER     |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_RRESP     |  in |    2|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_BVALID    |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_BREADY    | out |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_BRESP     |  in |    2|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_BID       |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
|m_axi_MASTER_BUS_BUSER     |  in |    1|    m_axi   |  MASTER_BUS  |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 

* FSM state operations: 

 <State 1> : 3.49ns
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%iicData_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %iicData)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %iicData_read, i32 2, i32 31)"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_cast = zext i30 %tmp to i31"
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%iicStatus_load = call i32 @_ssdm_op_Read.s_axilite.volatile.i32P(i32* %iicStatus)" [sensor.cpp:40]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (2.49ns)   --->   "%iicData2_sum = add i31 %tmp_cast, 65" [sensor.cpp:49]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 3.50ns
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%iicData2_sum_cast = zext i31 %iicData2_sum to i64" [sensor.cpp:49]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%MASTER_BUS_addr = getelementptr inbounds i32* %MASTER_BUS, i64 %iicData2_sum_cast" [sensor.cpp:49]
ST_2 : Operation 18 [7/7] (3.50ns)   --->   "%MASTER_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MASTER_BUS_addr, i32 1)" [sensor.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 19 [6/7] (3.50ns)   --->   "%MASTER_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MASTER_BUS_addr, i32 1)" [sensor.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 20 [5/7] (3.50ns)   --->   "%MASTER_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MASTER_BUS_addr, i32 1)" [sensor.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 21 [4/7] (3.50ns)   --->   "%MASTER_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MASTER_BUS_addr, i32 1)" [sensor.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 22 [3/7] (3.50ns)   --->   "%MASTER_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MASTER_BUS_addr, i32 1)" [sensor.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 23 [2/7] (3.50ns)   --->   "%MASTER_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MASTER_BUS_addr, i32 1)" [sensor.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 24 [1/7] (3.50ns)   --->   "%MASTER_BUS_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %MASTER_BUS_addr, i32 1)" [sensor.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 25 [1/1] (3.50ns)   --->   "%MASTER_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %MASTER_BUS_addr)" [sensor.cpp:49]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 1.00ns
ST_10 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %MASTER_BUS), !map !15"
ST_10 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %iicStatus) nounwind, !map !21"
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @sensor_str) nounwind"
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sensor.cpp:39]
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %iicStatus, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sensor.cpp:40]
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %MASTER_BUS, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [11 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sensor.cpp:41]
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %iicData, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [sensor.cpp:41]
ST_10 : Operation 33 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.volatile.i32P(i32* %iicStatus, i32 %MASTER_BUS_addr_read)" [sensor.cpp:50]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [sensor.cpp:52]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ MASTER_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ iicData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iicStatus]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iicData_read         (read         ) [ 00000000000]
tmp                  (partselect   ) [ 00000000000]
tmp_cast             (zext         ) [ 00000000000]
iicStatus_load       (read         ) [ 00000000000]
iicData2_sum         (add          ) [ 00100000000]
iicData2_sum_cast    (zext         ) [ 00000000000]
MASTER_BUS_addr      (getelementptr) [ 00011111110]
MASTER_BUS_load_req  (readreq      ) [ 00000000000]
MASTER_BUS_addr_read (read         ) [ 00000000001]
StgValue_26          (specbitsmap  ) [ 00000000000]
StgValue_27          (specbitsmap  ) [ 00000000000]
StgValue_28          (spectopmodule) [ 00000000000]
StgValue_29          (specinterface) [ 00000000000]
StgValue_30          (specinterface) [ 00000000000]
StgValue_31          (specinterface) [ 00000000000]
StgValue_32          (specinterface) [ 00000000000]
StgValue_33          (write        ) [ 00000000000]
StgValue_34          (ret          ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="MASTER_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MASTER_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="iicData">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iicData"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="iicStatus">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iicStatus"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sensor_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="iicData_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iicData_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="iicStatus_load_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iicStatus_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_readreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="MASTER_BUS_load_req/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="MASTER_BUS_addr_read_read_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="7"/>
<pin id="76" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MASTER_BUS_addr_read/9 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_33_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="1"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_33/10 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="30" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="3" slack="0"/>
<pin id="89" dir="0" index="3" bw="6" slack="0"/>
<pin id="90" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="tmp_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="30" slack="0"/>
<pin id="97" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="iicData2_sum_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="30" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iicData2_sum/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="iicData2_sum_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="1"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="iicData2_sum_cast/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="MASTER_BUS_addr_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MASTER_BUS_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="iicData2_sum_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="31" slack="1"/>
<pin id="117" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="iicData2_sum "/>
</bind>
</comp>

<comp id="120" class="1005" name="MASTER_BUS_addr_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MASTER_BUS_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="MASTER_BUS_addr_read_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="MASTER_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="54" pin="2"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="98"><net_src comp="85" pin="4"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="114"><net_src comp="108" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="118"><net_src comp="99" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="123"><net_src comp="108" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="129"><net_src comp="73" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iicStatus | {10 }
 - Input state : 
	Port: sensor : MASTER_BUS | {2 3 4 5 6 7 8 9 }
	Port: sensor : iicData | {1 }
	Port: sensor : iicStatus | {1 }
  - Chain level:
	State 1
		tmp_cast : 1
		iicData2_sum : 2
	State 2
		MASTER_BUS_addr : 1
		MASTER_BUS_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    add   |        iicData2_sum_fu_99       |    0    |    37   |
|----------|---------------------------------|---------|---------|
|          |     iicData_read_read_fu_54     |    0    |    0    |
|   read   |    iicStatus_load_read_fu_60    |    0    |    0    |
|          | MASTER_BUS_addr_read_read_fu_73 |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_66        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     StgValue_33_write_fu_78     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|            tmp_fu_85            |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |          tmp_cast_fu_95         |    0    |    0    |
|          |     iicData2_sum_cast_fu_105    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    37   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|MASTER_BUS_addr_read_reg_126|   32   |
|   MASTER_BUS_addr_reg_120  |   32   |
|    iicData2_sum_reg_115    |   31   |
+----------------------------+--------+
|            Total           |   95   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_66 |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   64   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   37   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   95   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   95   |   46   |
+-----------+--------+--------+--------+
