0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.srcs/sim_1/new/tb_uart_loopback.v,1758579774,verilog,,,,tb_uart_loopback,,,,,,,,
C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.srcs/sources_1/new/baud_gen.v,1758579292,verilog,,C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.srcs/sources_1/new/uart_rx.v,,baud_gen,,,,,,,,
C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.srcs/sources_1/new/uart_rx.v,1758579079,verilog,,C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.srcs/sources_1/new/uart_top.v,1758582185,verilog,,,,uart_top,,,,,,,,
C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.srcs/sources_1/new/uart_tx.v,1758578690,verilog,,C:/Users/thinh/.Xilinx/uart_fbga_simple/uart_fbga_simple.srcs/sources_1/new/uart_top.v,,uart_tx,,,,,,,,
