

================================================================
== Vivado HLS Report for 'sigmoid'
================================================================
* Date:           Tue Dec 19 09:36:47 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.21|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     104|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      17|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      17|     104|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |sigmoid_table2_U  |sigmoid_sigmoid_tlbW  |        1|  0|   0|  1024|   10|     1|        10240|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total             |                      |        1|  0|   0|  1024|   10|     1|        10240|
    +------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |index_cast_fu_150_p2  |     +    |      0|  0|  14|          10|          14|
    |index_fu_144_p2       |     +    |      0|  0|  15|          10|          15|
    |ret_V_fu_118_p2       |     +    |      0|  0|  15|           1|          15|
    |icmp_fu_186_p2        |   icmp   |      0|  0|   2|           4|           1|
    |tmp_5_fu_112_p2       |   icmp   |      0|  0|   4|          10|           1|
    |index_1_fu_191_p3     |  select  |      0|  0|  10|           1|           2|
    |p_1_fu_164_p3         |  select  |      0|  0|  14|           1|           1|
    |p_2_fu_132_p3         |  select  |      0|  0|  15|           1|          15|
    |p_s_fu_124_p3         |  select  |      0|  0|  15|           1|          15|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 104|          39|          79|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |tmp_7_reg_203            |  10|   0|   10|          0|
    |tmp_8_reg_208            |   4|   0|    4|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  17|   0|   17|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_return    | out |   10| ap_ctrl_hs |    sigmoid   | return value |
|data_V_read  |  in |   18|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
* FSM state operations: 

 <State 1>: 4.20ns
ST_1: data_V_read_1 (3)  [1/1] 0.00ns
.critedge_ifconv:0  %data_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %data_V_read)

ST_1: tmp_1 (7)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125
.critedge_ifconv:4  %tmp_1 = call i14 @_ssdm_op_PartSelect.i14.i18.i32.i32(i18 %data_V_read_1, i32 4, i32 17)

ST_1: ret_V_cast (8)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125
.critedge_ifconv:5  %ret_V_cast = sext i14 %tmp_1 to i15

ST_1: tmp_2 (9)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125 (grouped into LUT with out node p_2)
.critedge_ifconv:6  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %data_V_read_1, i32 17)

ST_1: tmp_3 (10)  [1/1] 0.00ns
.critedge_ifconv:7  %tmp_3 = trunc i18 %data_V_read_1 to i4

ST_1: p_Result_2 (11)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125
.critedge_ifconv:8  %p_Result_2 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %tmp_3, i6 0)

ST_1: tmp_5 (12)  [1/1] 1.23ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125
.critedge_ifconv:9  %tmp_5 = icmp eq i10 %p_Result_2, 0

ST_1: ret_V (13)  [1/1] 1.39ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125
.critedge_ifconv:10  %ret_V = add i15 1, %ret_V_cast

ST_1: p_s (14)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125 (grouped into LUT with out node p_2)
.critedge_ifconv:11  %p_s = select i1 %tmp_5, i15 %ret_V_cast, i15 %ret_V

ST_1: p_2 (15)  [1/1] 0.71ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125 (out node of the LUT)
.critedge_ifconv:12  %p_2 = select i1 %tmp_2, i15 %p_s, i15 %ret_V_cast

ST_1: tmp_4 (16)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:125
.critedge_ifconv:13  %tmp_4 = trunc i15 %p_2 to i14

ST_1: index (17)  [1/1] 1.39ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:126
.critedge_ifconv:14  %index = add i15 512, %p_2

ST_1: index_cast (18)  [1/1] 1.39ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:126
.critedge_ifconv:15  %index_cast = add i14 512, %tmp_4

ST_1: tmp_6 (19)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:127
.critedge_ifconv:16  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %index, i32 14)

ST_1: p_1 (20)  [1/1] 0.71ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:127
.critedge_ifconv:17  %p_1 = select i1 %tmp_6, i14 0, i14 %index_cast

ST_1: tmp_7 (21)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:127
.critedge_ifconv:18  %tmp_7 = trunc i14 %p_1 to i10

ST_1: tmp_8 (22)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:128
.critedge_ifconv:19  %tmp_8 = call i4 @_ssdm_op_PartSelect.i4.i14.i32.i32(i14 %p_1, i32 10, i32 13)


 <State 2>: 4.21ns
ST_2: icmp (23)  [1/1] 1.11ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:128
.critedge_ifconv:20  %icmp = icmp ne i4 %tmp_8, 0

ST_2: index_1 (24)  [1/1] 0.71ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:128
.critedge_ifconv:21  %index_1 = select i1 %icmp, i10 -1, i10 %tmp_7

ST_2: tmp_s (25)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:129
.critedge_ifconv:22  %tmp_s = zext i10 %index_1 to i64

ST_2: sigmoid_table2_addr (26)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:129
.critedge_ifconv:23  %sigmoid_table2_addr = getelementptr [1024 x i10]* @sigmoid_table2, i64 0, i64 %tmp_s

ST_2: sigmoid_table2_load (27)  [2/2] 2.39ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:129
.critedge_ifconv:24  %sigmoid_table2_load = load i10* %sigmoid_table2_addr, align 2


 <State 3>: 2.39ns
ST_3: tmp (4)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:115
.critedge_ifconv:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_3: StgValue_27 (5)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:116
.critedge_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

ST_3: empty (6)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:117
.critedge_ifconv:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

ST_3: sigmoid_table2_load (27)  [1/2] 2.39ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:129
.critedge_ifconv:24  %sigmoid_table2_load = load i10* %sigmoid_table2_addr, align 2

ST_3: StgValue_30 (28)  [1/1] 0.00ns  loc: /home/ntran/HLS/ML/dev/HLS4ML/nnet_utils/nnet_activation.h:131
.critedge_ifconv:25  ret i10 %sigmoid_table2_load



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sigmoid_table2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_1       (read           ) [ 0000]
tmp_1               (partselect     ) [ 0000]
ret_V_cast          (sext           ) [ 0000]
tmp_2               (bitselect      ) [ 0000]
tmp_3               (trunc          ) [ 0000]
p_Result_2          (bitconcatenate ) [ 0000]
tmp_5               (icmp           ) [ 0000]
ret_V               (add            ) [ 0000]
p_s                 (select         ) [ 0000]
p_2                 (select         ) [ 0000]
tmp_4               (trunc          ) [ 0000]
index               (add            ) [ 0000]
index_cast          (add            ) [ 0000]
tmp_6               (bitselect      ) [ 0000]
p_1                 (select         ) [ 0000]
tmp_7               (trunc          ) [ 0110]
tmp_8               (partselect     ) [ 0110]
icmp                (icmp           ) [ 0000]
index_1             (select         ) [ 0000]
tmp_s               (zext           ) [ 0000]
sigmoid_table2_addr (getelementptr  ) [ 0101]
tmp                 (specregionbegin) [ 0000]
StgValue_27         (specpipeline   ) [ 0000]
empty               (specregionend  ) [ 0000]
sigmoid_table2_load (load           ) [ 0000]
StgValue_30         (ret            ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sigmoid_table2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="data_V_read_1_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="18" slack="0"/>
<pin id="63" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="sigmoid_table2_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="10" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sigmoid_table2_addr/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="10" slack="0"/>
<pin id="75" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="76" dir="1" index="2" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sigmoid_table2_load/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="14" slack="0"/>
<pin id="80" dir="0" index="1" bw="18" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="0" index="3" bw="6" slack="0"/>
<pin id="83" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ret_V_cast_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="ret_V_cast/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="18" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_3_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="18" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_Result_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_5_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="10" slack="0"/>
<pin id="114" dir="0" index="1" bw="10" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ret_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="15" slack="0"/>
<pin id="127" dir="0" index="2" bw="15" slack="0"/>
<pin id="128" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_2_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="15" slack="0"/>
<pin id="135" dir="0" index="2" bw="15" slack="0"/>
<pin id="136" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_4_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="index_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="15" slack="0"/>
<pin id="147" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="index_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="14" slack="0"/>
<pin id="153" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_cast/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_6_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="15" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="14" slack="0"/>
<pin id="167" dir="0" index="2" bw="14" slack="0"/>
<pin id="168" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_7_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="14" slack="0"/>
<pin id="174" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="14" slack="0"/>
<pin id="179" dir="0" index="2" bw="5" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="icmp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="1"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="index_1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="10" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="1"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_s_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="10" slack="0"/>
<pin id="200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="tmp_7_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="1"/>
<pin id="205" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="208" class="1005" name="tmp_8_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="213" class="1005" name="sigmoid_table2_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="1"/>
<pin id="215" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sigmoid_table2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="60" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="78" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="60" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="60" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="16" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="88" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="112" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="88" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="118" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="92" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="124" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="88" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="132" pin="3"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="140" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="144" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="28" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="150" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="175"><net_src comp="164" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="164" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="34" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="36" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="206"><net_src comp="172" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="211"><net_src comp="176" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="216"><net_src comp="66" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_read | {}
	Port: sigmoid_table2 | {}
 - Input state : 
	Port: sigmoid : data_V_read | {1 }
	Port: sigmoid : sigmoid_table2 | {2 3 }
  - Chain level:
	State 1
		ret_V_cast : 1
		p_Result_2 : 1
		tmp_5 : 2
		ret_V : 2
		p_s : 3
		p_2 : 4
		tmp_4 : 5
		index : 5
		index_cast : 6
		tmp_6 : 6
		p_1 : 7
		tmp_7 : 8
		tmp_8 : 8
	State 2
		index_1 : 1
		tmp_s : 2
		sigmoid_table2_addr : 3
		sigmoid_table2_load : 4
	State 3
		empty : 1
		StgValue_30 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |        p_s_fu_124        |    0    |    15   |
|  select  |        p_2_fu_132        |    0    |    15   |
|          |        p_1_fu_164        |    0    |    14   |
|          |      index_1_fu_191      |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |       ret_V_fu_118       |    0    |    14   |
|    add   |       index_fu_144       |    0    |    15   |
|          |     index_cast_fu_150    |    0    |    14   |
|----------|--------------------------|---------|---------|
|   icmp   |       tmp_5_fu_112       |    0    |    4    |
|          |        icmp_fu_186       |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   | data_V_read_1_read_fu_60 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|        tmp_1_fu_78       |    0    |    0    |
|          |       tmp_8_fu_176       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   sext   |     ret_V_cast_fu_88     |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|        tmp_2_fu_92       |    0    |    0    |
|          |       tmp_6_fu_156       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_3_fu_100       |    0    |    0    |
|   trunc  |       tmp_4_fu_140       |    0    |    0    |
|          |       tmp_7_fu_172       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|     p_Result_2_fu_104    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |       tmp_s_fu_198       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   103   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|sigmoid_table2_addr_reg_213|   10   |
|       tmp_7_reg_203       |   10   |
|       tmp_8_reg_208       |    4   |
+---------------------------+--------+
|           Total           |   24   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  10  |   20   ||    10   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.892  ||    10   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   103  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   10   |
|  Register |    -   |   24   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   24   |   113  |
+-----------+--------+--------+--------+
