<?xml version="1.0" encoding="utf-8"?>
<module description="DPWM" id="DPWM">
	<register acronym="DPWMCTRL0" description="" id="DPWMCTRL0" offset="0x00" width="32">
		<bitfield begin="31" description="PWM B Intramux Configuration" end="28" id="PWM_B_INTRA_MUX" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="27" description="PWM A Intramux Configuration" end="24" id="PWM_A_INTRA_MUX" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="23" description="Cycle-by-Cycle PWM C Enable" end="23" id="CBC_PWM_C_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="20" description="Cycle-by-Cycle Current Limit Mode" end="20" id="CBC_PWM_AB_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Cycle-by-Cycle Current Limit Enable" end="19" id="CBC_ADV_CNT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Minimum Duty Cycle Clamp Select" end="17" id="MIN_DUTY_MODE" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="16" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="15" description="Internal sync enable" end="15" id="MSYNC_SLAVE_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="1-D Enable" end="14" id="D_ENABLE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="12" description="Controls Pulse Width in Resonance Mode" end="12" id="RESON_MODE_FIXED_DUTY_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="PWM B Fault Polarity" end="11" id="PWM_B_FLT_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="PWM A Fault Polarity" end="10" id="PWM_A_FLT_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="PWM B Comparator Blanking Enable" end="9" id="BLANK_B_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="PWM A Comparator Blanking Enable" end="8" id="BLANK_A_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Configures DPWM mode of operation" end="4" id="PWM_MODE" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="3" description="PWM B polarity inversion" end="3" id="PWM_B_INV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="PWM A polarity inversion" end="2" id="PWM_A_INV" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="PWM input selection - enable CLA input" end="1" id="CLA_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="PWM enable" end="0" id="PWM_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="DPWMCTRL1" description="" id="DPWMCTRL1" offset="0x04" width="32">
		<bitfield begin="31" description="Preset Counter Enable" end="31" id="PRESET_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="30" description="SyncFET Mode Enable" end="30" id="SYNC_FET_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="Burst (Light Load) Mode enable" end="29" id="BURST_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="Current/Flux Balancing Adjustment Enable" end="28" id="CLA_DUTY_ADJ_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Sync out divider select" end="24" id="SYNC_OUT_DIV_SEL" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="23" description="CLA scaling select" end="21" id="CLA_SCALE" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="20" description="Slave DPWM to external sync" end="20" id="EXT_SYNC_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Cycle-by-Cycle B Side Active Enable" end="19" id="CBC_BSIDE_ACTIVE_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="Auto Mode Switching Select" end="18" id="AUTO_MODE_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="17" description="RESERVED" end="17" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="16" description="PWM Update mode" end="16" id="EVENT_UP_SEL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="Override PWM checks for invalid config" end="15" id="CHECK_OVERRIDE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="14" description="PWM Global Period Enable" end="14" id="GLOBAL_PERIOD_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="13" description="PWM B output enable" end="13" id="PWM_B_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="12" description="PWM A output enable" end="12" id="PWM_A_OE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="PWM B output in GPIO mode" end="11" id="GPIO_B_VAL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="PWM B output enable in GPIO mode" end="10" id="GPIO_B_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="PWM A output in GPIO mode" end="9" id="GPIO_A_VAL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="PWM A output enable in GPIO mode" end="8" id="GPIO_A_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="PWM High Res Multi-Mode Output Enable" end="7" id="PWM_HR_MULTI_OUT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="PWM single frame mode select" end="6" id="SFRAME_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="PWM B async protection disable" end="5" id="PWM_B_PROT_DIS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="PWM A async protection disable" end="4" id="PWM_A_PROT_DIS" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="Hi-resolution scale select" end="2" id="HIRES_SCALE" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="1" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="0" description="Hi-resolution disable" end="0" id="HIRES_DIS" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="DPWMCTRL2" description="" id="DPWMCTRL2" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="17" id="RESERVED" rwaccess="" width="15">
		</bitfield>
		<bitfield begin="16" description="Blanking Mask PCM Enable" end="16" id="BLANK_PCM_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="External Sync In Divide Ratio" end="12" id="SYNC_IN_DIV_RATIO" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="11" description="RESERVED" end="10" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="9" description="Selects DPWM Duty for Mode Switching" end="8" id="FILTER_DUTY_SEL" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="7" description="IDE Duty Cycle Side B Enable" end="7" id="IDE_DUTY_B_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="IDE Detect Enable" end="6" id="IDE_DETECT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Configures Oversampling function" end="4" id="SAMPLE_TRIG1_OVERSAMPLE" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="3" description="Sample Trigger Configuration" end="2" id="SAMPLE_TRIG1_MODE" rwaccess="RW" width="2">
		</bitfield>
		<bitfield begin="1" description="Sample Trigger 2 Enable" end="1" id="SAMPLE_TRIG_2_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="Sample Trigger 1 Enable" end="0" id="SAMPLE_TRIG_1_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="DPWMPRD" description="" id="DPWMPRD" offset="0x0C" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="PWM Period - clock periods + 1" end="4" id="PRD" rwaccess="R" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMEV1" description="" id="DPWMEV1" offset="0x10" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Event 1 configuration" end="4" id="EVENT1" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMEV2" description="" id="DPWMEV2" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Event 2 configuration" end="0" id="EVENT2" rwaccess="RW" width="18">
		</bitfield>
	</register>
	<register acronym="DPWMEV3" description="" id="DPWMEV3" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Event 3 configuration" end="0" id="EVENT3" rwaccess="RW" width="18">
		</bitfield>
	</register>
	<register acronym="DPWMEV4" description="" id="DPWMEV4" offset="0x1C" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Event 4 configuration" end="0" id="EVENT4" rwaccess="RW" width="18">
		</bitfield>
	</register>
	<register acronym="DPWMSAMPTRIG1" description="" id="DPWMSAMPTRIG1" offset="0x20" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Sample trigger configuration" end="6" id="SAMPLE_TRIGGER" rwaccess="RW" width="12">
		</bitfield>
		<bitfield begin="5" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="6">
		</bitfield>
	</register>
	<register acronym="DPWMSAMPTRIG2" description="" id="DPWMSAMPTRIG2" offset="0x24" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Sample trigger configuration" end="6" id="SAMPLE_TRIGGER" rwaccess="RW" width="12">
		</bitfield>
		<bitfield begin="5" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="6">
		</bitfield>
	</register>
	<register acronym="DPWMPHASETRIG" description="" id="DPWMPHASETRIG" offset="0x28" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Phase trigger configuration" end="4" id="PHASE_TRIGGER" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMCYCADJA" description="" id="DPWMCYCADJA" offset="0x2C" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Cycle Adjust A" end="0" id="CYCLE_ADJUST_A" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="DPWMCYCADJB" description="" id="DPWMCYCADJB" offset="0x30" width="32">
		<bitfield begin="31" description="RESERVED" end="16" id="RESERVED" rwaccess="" width="16">
		</bitfield>
		<bitfield begin="15" description="Cycle Adjust B" end="0" id="CYCLE_ADJUST_B" rwaccess="RW" width="16">
		</bitfield>
	</register>
	<register acronym="DPWMRESDUTY" description="" id="DPWMRESDUTY" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="Resonant Duty Adjust" end="0" id="RESONANT_DUTY" rwaccess="RW" width="14">
		</bitfield>
	</register>
	<register acronym="DPWMFLTCTRL" description="" id="DPWMFLTCTRL" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="31" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="30" description="Fault Module Enable" end="30" id="ALL_FAULT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="29" description="CBC Fault Module Enable" end="29" id="CBC_FAULT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="28" description="CBC Fault Mode Select" end="28" id="CBC_FAULT_MODE" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="27" description="Cycle-by-Cycle Max Count" end="21" id="CBC_MAX_COUNT" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="20" description="Fault AB Cycle Max Count" end="14" id="AB_MAX_COUNT" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="13" description="Fault B Cycle Max Count" end="7" id="B_MAX_COUNT" rwaccess="RW" width="7">
		</bitfield>
		<bitfield begin="6" description="Fault A Cycle Max Count" end="0" id="A_MAX_COUNT" rwaccess="RW" width="7">
		</bitfield>
	</register>
	<register acronym="DPWMOVERFLOW" description="" id="DPWMOVERFLOW" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="24">
		</bitfield>
		<bitfield begin="7" description="Value of PWM B Internal Check" end="7" id="PWM_B_CHECK" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="6" description="Value of PWM A Internal Check" end="6" id="PWM_A_CHECK" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="5" description="Input value of PWM B" end="5" id="GPIO_B_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="Input value of PWM A" end="4" id="GPIO_A_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="DPWM Overflow status" end="0" id="OVERFLOW" rwaccess="R" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMINT" description="" id="DPWMINT" offset="0x40" width="32">
		<bitfield begin="31" description="RESERVED" end="23" id="RESERVED" rwaccess="" width="9">
		</bitfield>
		<bitfield begin="22" description="Mode Switching Flag" end="22" id="MODE_SWITCH" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="21" description="Fault A Flag" end="21" id="FLT_A" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="20" description="Fault B Flag" end="20" id="FLT_B" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="19" description="Fault AB Flag" end="19" id="FLT_AB" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="18" description="Fault CBC Flag" end="18" id="FLT_CBC" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="17" description="PWM Period Interrupt Flag" end="17" id="PRD" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="16" description="Interrupt Status" end="16" id="INT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="11" description="Mode Switching Flag Clear" end="11" id="MODE_SWITCH_FLAG_CLR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="10" description="Mode Switching Flag Enable" end="10" id="MODE_SWITCH_FLAG_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="9" description="Mode Switching Interrupt Enable" end="9" id="MODE_SWITCH_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="8" description="Fault A Interrupt Enable" end="8" id="FLT_A_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="7" description="Fault B Interrupt Enable" end="7" id="FLT_B_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="6" description="Fault AB Interrupt Enable" end="6" id="FLT_AB_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="Fault CBC Interrupt Enable" end="5" id="FLT_CBC_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="End-of-Period Interrupt Enable" end="4" id="PRD_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="End-of-Period Interrupt Scale" end="0" id="PRD_INT_SCALE" rwaccess="RW" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMCNTPRE" description="" id="DPWMCNTPRE" offset="0x44" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Preset DPWM Counter value" end="4" id="PRESET" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMBLKABEG" description="" id="DPWMBLKABEG" offset="0x48" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Start of PWM A Comparator Blanking" end="4" id="BLANK_A_BEGIN" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMBLKAEND" description="" id="DPWMBLKAEND" offset="0x4C" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="End of PWM A Comparator Blanking" end="4" id="BLANK_A_END" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMBLKBBEG" description="" id="DPWMBLKBBEG" offset="0x50" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Start of PWM B Comparator Blanking" end="4" id="BLANK_B_BEGIN" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMBLKBEND" description="" id="DPWMBLKBEND" offset="0x54" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="End of PWM B Comparator Blanking" end="4" id="BLANK_B_END" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMMINDUTYHI" description="" id="DPWMMINDUTYHI" offset="0x58" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Minimum Duty High Threshold" end="4" id="MIN_DUTY_HIGH" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMMINDUTYLO" description="" id="DPWMMINDUTYLO" offset="0x5C" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Minimum Duty Low Threshold" end="4" id="MIN_DUTY_LOW" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMADAPTIVE" description="" id="DPWMADAPTIVE" offset="0x60" width="32">
		<bitfield begin="31" description="RESERVED" end="12" id="RESERVED" rwaccess="" width="20">
		</bitfield>
		<bitfield begin="11" description="Adaptive Sample Adjust" end="0" id="ADAPT_SAMP" rwaccess="RW" width="12">
		</bitfield>
	</register>
	<register acronym="DPWMFLTSTAT" description="" id="DPWMFLTSTAT" offset="0x64" width="32">
		<bitfield begin="31" description="RESERVED" end="6" id="RESERVED" rwaccess="" width="26">
		</bitfield>
		<bitfield begin="5" description="Burst Mode" end="5" id="BURST" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="IDE Detect Indication" end="4" id="IDE_DETECT" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="Fault A Detection" end="3" id="FLT_A" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="Fault B Detection" end="2" id="FLT_B" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="Fault AB Detection" end="1" id="FLT_AB" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="Current Limit Detection" end="0" id="FLT_CBC" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="DPWMAUTOSWHIUPTHRESH" description="" id="DPWMAUTOSWHIUPTHRESH" offset="0x68" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Auto Switch High Threshold" end="4" id="AUTO_SWITCH_HIGH_UPPER" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMAUTOSWHILOWTHRESH" description="" id="DPWMAUTOSWHILOWTHRESH" offset="0x6C" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Auto Switch High Threshold" end="4" id="AUTO_SWITCH_HIGH_LOWER" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMAUTOSWLOUPTHRESH" description="" id="DPWMAUTOSWLOUPTHRESH" offset="0x70" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Auto Switch Low Threshold" end="4" id="AUTO_SWITCH_LOW_UPPER" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMAUTOSWLOLOWTHRESH" description="" id="DPWMAUTOSWLOLOWTHRESH" offset="0x74" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Auto Switch Low Threshold" end="4" id="AUTO_SWITCH_LOW_LOWER" rwaccess="RW" width="14">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="4">
		</bitfield>
	</register>
	<register acronym="DPWMAUTOMAX" description="" id="DPWMAUTOMAX" offset="0x78" width="32">
		<bitfield begin="31" description="PWM B Intramux Configuration" end="28" id="PWM_B_INTRA_MUX" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="27" description="PWM A Intramux Configuration" end="24" id="PWM_A_INTRA_MUX" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="23" description="Cycle-by-Cycle PWM C Enable" end="23" id="CBC_PWM_C_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="20" description="Cycle-by-Cycle Current Limit Mode" end="20" id="CBC_PWM_AB_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Cycle-by-Cycle Current Limit Enable" end="19" id="CBC_ADV_CNT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="12" description="Controls Pulse Width in Resonance Mode" end="12" id="RESON_MODE_FIXED_DUTY_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="7" description="Configures DPWM mode of operation" end="4" id="PWM_MODE" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="1" description="PWM input selection - enable CLA input" end="1" id="CLA_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="1">
		</bitfield>
	</register>
	<register acronym="DPWMAUTOMID" description="" id="DPWMAUTOMID" offset="0x7C" width="32">
		<bitfield begin="31" description="PWM B Intramux Configuration" end="28" id="PWM_B_INTRA_MUX" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="27" description="PWM A Intramux Configuration" end="24" id="PWM_A_INTRA_MUX" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="23" description="Cycle-by-Cycle PWM C Enable" end="23" id="CBC_PWM_C_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="22" description="RESERVED" end="21" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="20" description="Cycle-by-Cycle Current Limit Mode" end="20" id="CBC_PWM_AB_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="19" description="Cycle-by-Cycle Current Limit Enable" end="19" id="CBC_ADV_CNT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="18" description="RESERVED" end="13" id="RESERVED" rwaccess="" width="6">
		</bitfield>
		<bitfield begin="12" description="Controls Pulse Width in Resonance Mode" end="12" id="RESON_MODE_FIXED_DUTY_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="11" description="RESERVED" end="8" id="RESERVED" rwaccess="" width="4">
		</bitfield>
		<bitfield begin="7" description="Configures DPWM mode of operation" end="4" id="PWM_MODE" rwaccess="RW" width="4">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="2" id="RESERVED" rwaccess="" width="2">
		</bitfield>
		<bitfield begin="1" description="PWM input selection - enable CLA input" end="1" id="CLA_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="RESERVED" end="0" id="RESERVED" rwaccess="" width="1">
		</bitfield>
	</register>
	<register acronym="DPWMEDGEGEN" description="" id="DPWMEDGEGEN" offset="0x80" width="32">
		<bitfield begin="31" description="RESERVED" end="17" id="RESERVED" rwaccess="" width="15">
		</bitfield>
		<bitfield begin="16" description="Enables Edge Generate Module" end="16" id="EDGE_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="15" description="RESERVED" end="15" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="14" description="A On Edge Trigger Select" end="12" id="A_ON_EDGE" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="11" description="RESERVED" end="11" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="10" description="A Off Edge Trigger Select" end="8" id="A_OFF_EDGE" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="7" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="6" description="B On Edge Trigger Select" end="4" id="B_ON_EDGE" rwaccess="RW" width="3">
		</bitfield>
		<bitfield begin="3" description="RESERVED" end="3" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="2" description="B Off Edge Trigger Select" end="0" id="B_OFF_EDGE" rwaccess="RW" width="3">
		</bitfield>
	</register>
	<register acronym="DPWMFILTERDUTYREAD" description="" id="DPWMFILTERDUTYREAD" offset="0x84" width="32">
		<bitfield begin="31" description="RESERVED" end="18" id="RESERVED" rwaccess="" width="14">
		</bitfield>
		<bitfield begin="17" description="Filter Duty" end="0" id="FILTER_DUTY" rwaccess="R" width="18">
		</bitfield>
	</register>
	<register acronym="DPWMCBCLOCATION" description="" id="DPWMCBCLOCATION" offset="0x88" width="32">
		<bitfield begin="31" description="RESERVED" end="14" id="RESERVED" rwaccess="" width="18">
		</bitfield>
		<bitfield begin="13" description="CBC Location" end="0" id="CBC_LOCATION" rwaccess="R" width="14">
		</bitfield>
	</register>
	<register acronym="DPWMBISTSTAT" description="" id="DPWMBISTSTAT" offset="0x8C" width="32">
		<bitfield begin="31" description="RESERVED" end="15" id="RESERVED" rwaccess="" width="17">
		</bitfield>
		<bitfield begin="14" description="BIST Count" end="0" id="BIST_CNT" rwaccess="R" width="15">
		</bitfield>
	</register>
</module>