# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name rgn_in_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_0 \
    op interface \
    ports { rgn_in_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name rgn_in_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_1 \
    op interface \
    ports { rgn_in_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name rgn_in_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_2 \
    op interface \
    ports { rgn_in_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name rgn_in_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_3 \
    op interface \
    ports { rgn_in_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name rgn_in_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_4 \
    op interface \
    ports { rgn_in_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name rgn_in_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_5 \
    op interface \
    ports { rgn_in_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name rgn_in_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_6 \
    op interface \
    ports { rgn_in_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name rgn_in_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_7 \
    op interface \
    ports { rgn_in_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name rgn_in_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_8 \
    op interface \
    ports { rgn_in_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name rgn_in_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_9 \
    op interface \
    ports { rgn_in_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name rgn_in_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_10 \
    op interface \
    ports { rgn_in_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name rgn_in_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_11 \
    op interface \
    ports { rgn_in_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name rgn_in_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_12 \
    op interface \
    ports { rgn_in_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name rgn_in_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_13 \
    op interface \
    ports { rgn_in_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name rgn_in_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_14 \
    op interface \
    ports { rgn_in_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name rgn_in_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_15 \
    op interface \
    ports { rgn_in_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name rgn_in_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_16 \
    op interface \
    ports { rgn_in_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name rgn_in_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_17 \
    op interface \
    ports { rgn_in_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name rgn_in_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_18 \
    op interface \
    ports { rgn_in_18 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name rgn_in_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_19 \
    op interface \
    ports { rgn_in_19 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name rgn_in_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_20 \
    op interface \
    ports { rgn_in_20 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name rgn_in_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_21 \
    op interface \
    ports { rgn_in_21 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name rgn_in_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_22 \
    op interface \
    ports { rgn_in_22 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name rgn_in_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_23 \
    op interface \
    ports { rgn_in_23 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name rgn_in_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_24 \
    op interface \
    ports { rgn_in_24 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name rgn_in_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_25 \
    op interface \
    ports { rgn_in_25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name rgn_in_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_26 \
    op interface \
    ports { rgn_in_26 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name rgn_in_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_27 \
    op interface \
    ports { rgn_in_27 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name rgn_in_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_28 \
    op interface \
    ports { rgn_in_28 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name rgn_in_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_29 \
    op interface \
    ports { rgn_in_29 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name rgn_in_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_30 \
    op interface \
    ports { rgn_in_30 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name rgn_in_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_31 \
    op interface \
    ports { rgn_in_31 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name rgn_in_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_32 \
    op interface \
    ports { rgn_in_32 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name rgn_in_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_33 \
    op interface \
    ports { rgn_in_33 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name rgn_in_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_34 \
    op interface \
    ports { rgn_in_34 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name rgn_in_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_35 \
    op interface \
    ports { rgn_in_35 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name rgn_in_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_36 \
    op interface \
    ports { rgn_in_36 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name rgn_in_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_37 \
    op interface \
    ports { rgn_in_37 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name rgn_in_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_38 \
    op interface \
    ports { rgn_in_38 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name rgn_in_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_39 \
    op interface \
    ports { rgn_in_39 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name rgn_in_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_40 \
    op interface \
    ports { rgn_in_40 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name rgn_in_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_41 \
    op interface \
    ports { rgn_in_41 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name rgn_in_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_42 \
    op interface \
    ports { rgn_in_42 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name rgn_in_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_43 \
    op interface \
    ports { rgn_in_43 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name rgn_in_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_44 \
    op interface \
    ports { rgn_in_44 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name rgn_in_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_45 \
    op interface \
    ports { rgn_in_45 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name rgn_in_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_46 \
    op interface \
    ports { rgn_in_46 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name rgn_in_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_47 \
    op interface \
    ports { rgn_in_47 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name rgn_in_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_48 \
    op interface \
    ports { rgn_in_48 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name rgn_in_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_49 \
    op interface \
    ports { rgn_in_49 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name rgn_in_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_50 \
    op interface \
    ports { rgn_in_50 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name rgn_in_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_51 \
    op interface \
    ports { rgn_in_51 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name rgn_in_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_52 \
    op interface \
    ports { rgn_in_52 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name rgn_in_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_53 \
    op interface \
    ports { rgn_in_53 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name rgn_in_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_54 \
    op interface \
    ports { rgn_in_54 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name rgn_in_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_55 \
    op interface \
    ports { rgn_in_55 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name rgn_in_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_56 \
    op interface \
    ports { rgn_in_56 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name rgn_in_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_57 \
    op interface \
    ports { rgn_in_57 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name rgn_in_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_58 \
    op interface \
    ports { rgn_in_58 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name rgn_in_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_59 \
    op interface \
    ports { rgn_in_59 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name rgn_in_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_60 \
    op interface \
    ports { rgn_in_60 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name rgn_in_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_61 \
    op interface \
    ports { rgn_in_61 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name rgn_in_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_62 \
    op interface \
    ports { rgn_in_62 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name rgn_in_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_63 \
    op interface \
    ports { rgn_in_63 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name rgn_in_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_64 \
    op interface \
    ports { rgn_in_64 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name rgn_in_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_65 \
    op interface \
    ports { rgn_in_65 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name rgn_in_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_66 \
    op interface \
    ports { rgn_in_66 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name rgn_in_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_67 \
    op interface \
    ports { rgn_in_67 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name rgn_in_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_68 \
    op interface \
    ports { rgn_in_68 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name rgn_in_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_69 \
    op interface \
    ports { rgn_in_69 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name rgn_in_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_70 \
    op interface \
    ports { rgn_in_70 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name rgn_in_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_71 \
    op interface \
    ports { rgn_in_71 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 73 \
    name rgn_in_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_72 \
    op interface \
    ports { rgn_in_72 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 74 \
    name rgn_in_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_73 \
    op interface \
    ports { rgn_in_73 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name rgn_in_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_74 \
    op interface \
    ports { rgn_in_74 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name rgn_in_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_75 \
    op interface \
    ports { rgn_in_75 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name rgn_in_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_76 \
    op interface \
    ports { rgn_in_76 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name rgn_in_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_77 \
    op interface \
    ports { rgn_in_77 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name rgn_in_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_78 \
    op interface \
    ports { rgn_in_78 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name rgn_in_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_79 \
    op interface \
    ports { rgn_in_79 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name rgn_in_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_80 \
    op interface \
    ports { rgn_in_80 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name rgn_in_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_81 \
    op interface \
    ports { rgn_in_81 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name rgn_in_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_82 \
    op interface \
    ports { rgn_in_82 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name rgn_in_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_83 \
    op interface \
    ports { rgn_in_83 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name rgn_in_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_84 \
    op interface \
    ports { rgn_in_84 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name rgn_in_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_85 \
    op interface \
    ports { rgn_in_85 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name rgn_in_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_86 \
    op interface \
    ports { rgn_in_86 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name rgn_in_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_87 \
    op interface \
    ports { rgn_in_87 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name rgn_in_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_88 \
    op interface \
    ports { rgn_in_88 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name rgn_in_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_89 \
    op interface \
    ports { rgn_in_89 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name rgn_in_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_90 \
    op interface \
    ports { rgn_in_90 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name rgn_in_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_91 \
    op interface \
    ports { rgn_in_91 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name rgn_in_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_92 \
    op interface \
    ports { rgn_in_92 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name rgn_in_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_93 \
    op interface \
    ports { rgn_in_93 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name rgn_in_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_94 \
    op interface \
    ports { rgn_in_94 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name rgn_in_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_95 \
    op interface \
    ports { rgn_in_95 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name rgn_in_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_96 \
    op interface \
    ports { rgn_in_96 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name rgn_in_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_97 \
    op interface \
    ports { rgn_in_97 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name rgn_in_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_98 \
    op interface \
    ports { rgn_in_98 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name rgn_in_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_99 \
    op interface \
    ports { rgn_in_99 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name rgn_in_100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_100 \
    op interface \
    ports { rgn_in_100 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name rgn_in_101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_101 \
    op interface \
    ports { rgn_in_101 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name rgn_in_102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_102 \
    op interface \
    ports { rgn_in_102 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name rgn_in_103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_103 \
    op interface \
    ports { rgn_in_103 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name rgn_in_104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_104 \
    op interface \
    ports { rgn_in_104 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name rgn_in_105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_105 \
    op interface \
    ports { rgn_in_105 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name rgn_in_106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_106 \
    op interface \
    ports { rgn_in_106 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name rgn_in_107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_107 \
    op interface \
    ports { rgn_in_107 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name rgn_in_108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_108 \
    op interface \
    ports { rgn_in_108 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name rgn_in_109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_109 \
    op interface \
    ports { rgn_in_109 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name rgn_in_110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_110 \
    op interface \
    ports { rgn_in_110 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name rgn_in_111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_111 \
    op interface \
    ports { rgn_in_111 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name rgn_in_112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_112 \
    op interface \
    ports { rgn_in_112 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name rgn_in_113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_113 \
    op interface \
    ports { rgn_in_113 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name rgn_in_114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_114 \
    op interface \
    ports { rgn_in_114 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name rgn_in_115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_115 \
    op interface \
    ports { rgn_in_115 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name rgn_in_116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_116 \
    op interface \
    ports { rgn_in_116 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name rgn_in_117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_117 \
    op interface \
    ports { rgn_in_117 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name rgn_in_118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_118 \
    op interface \
    ports { rgn_in_118 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name rgn_in_119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_119 \
    op interface \
    ports { rgn_in_119 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name rgn_in_120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_120 \
    op interface \
    ports { rgn_in_120 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name rgn_in_121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_121 \
    op interface \
    ports { rgn_in_121 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name rgn_in_122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_122 \
    op interface \
    ports { rgn_in_122 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name rgn_in_123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_123 \
    op interface \
    ports { rgn_in_123 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name rgn_in_124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_124 \
    op interface \
    ports { rgn_in_124 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name rgn_in_125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_125 \
    op interface \
    ports { rgn_in_125 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name rgn_in_126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_126 \
    op interface \
    ports { rgn_in_126 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name rgn_in_127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_127 \
    op interface \
    ports { rgn_in_127 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name rgn_in_128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_128 \
    op interface \
    ports { rgn_in_128 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name rgn_in_129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_129 \
    op interface \
    ports { rgn_in_129 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name rgn_in_130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_130 \
    op interface \
    ports { rgn_in_130 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name rgn_in_131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_131 \
    op interface \
    ports { rgn_in_131 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name rgn_in_132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_132 \
    op interface \
    ports { rgn_in_132 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name rgn_in_133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_133 \
    op interface \
    ports { rgn_in_133 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name rgn_in_134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_134 \
    op interface \
    ports { rgn_in_134 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name rgn_in_135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_135 \
    op interface \
    ports { rgn_in_135 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name rgn_in_136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_136 \
    op interface \
    ports { rgn_in_136 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name rgn_in_137 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_137 \
    op interface \
    ports { rgn_in_137 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name rgn_in_138 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_138 \
    op interface \
    ports { rgn_in_138 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name rgn_in_139 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_139 \
    op interface \
    ports { rgn_in_139 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name rgn_in_140 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_140 \
    op interface \
    ports { rgn_in_140 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name rgn_in_141 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_141 \
    op interface \
    ports { rgn_in_141 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name rgn_in_142 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_142 \
    op interface \
    ports { rgn_in_142 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name rgn_in_143 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_143 \
    op interface \
    ports { rgn_in_143 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name rgn_in_144 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_144 \
    op interface \
    ports { rgn_in_144 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name rgn_in_145 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_145 \
    op interface \
    ports { rgn_in_145 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name rgn_in_146 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_146 \
    op interface \
    ports { rgn_in_146 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name rgn_in_147 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_147 \
    op interface \
    ports { rgn_in_147 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name rgn_in_148 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_148 \
    op interface \
    ports { rgn_in_148 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name rgn_in_149 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_149 \
    op interface \
    ports { rgn_in_149 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name rgn_in_150 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_150 \
    op interface \
    ports { rgn_in_150 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 152 \
    name rgn_in_151 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_151 \
    op interface \
    ports { rgn_in_151 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 153 \
    name rgn_in_152 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_152 \
    op interface \
    ports { rgn_in_152 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 154 \
    name rgn_in_153 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_153 \
    op interface \
    ports { rgn_in_153 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 155 \
    name rgn_in_154 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_154 \
    op interface \
    ports { rgn_in_154 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 156 \
    name rgn_in_155 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_155 \
    op interface \
    ports { rgn_in_155 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 157 \
    name rgn_in_156 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_156 \
    op interface \
    ports { rgn_in_156 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 158 \
    name rgn_in_157 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_157 \
    op interface \
    ports { rgn_in_157 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 159 \
    name rgn_in_158 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_158 \
    op interface \
    ports { rgn_in_158 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 160 \
    name rgn_in_159 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_159 \
    op interface \
    ports { rgn_in_159 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 161 \
    name rgn_in_160 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_160 \
    op interface \
    ports { rgn_in_160 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 162 \
    name rgn_in_161 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_161 \
    op interface \
    ports { rgn_in_161 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 163 \
    name rgn_in_162 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_162 \
    op interface \
    ports { rgn_in_162 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name rgn_in_163 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_163 \
    op interface \
    ports { rgn_in_163 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name rgn_in_164 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_164 \
    op interface \
    ports { rgn_in_164 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name rgn_in_165 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_165 \
    op interface \
    ports { rgn_in_165 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name rgn_in_166 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_166 \
    op interface \
    ports { rgn_in_166 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name rgn_in_167 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_167 \
    op interface \
    ports { rgn_in_167 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name rgn_in_168 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_168 \
    op interface \
    ports { rgn_in_168 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name rgn_in_169 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_169 \
    op interface \
    ports { rgn_in_169 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name rgn_in_170 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_170 \
    op interface \
    ports { rgn_in_170 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name rgn_in_171 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_171 \
    op interface \
    ports { rgn_in_171 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name rgn_in_172 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_172 \
    op interface \
    ports { rgn_in_172 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name rgn_in_173 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_173 \
    op interface \
    ports { rgn_in_173 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name rgn_in_174 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_174 \
    op interface \
    ports { rgn_in_174 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name rgn_in_175 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_175 \
    op interface \
    ports { rgn_in_175 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name rgn_in_176 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_176 \
    op interface \
    ports { rgn_in_176 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name rgn_in_177 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_177 \
    op interface \
    ports { rgn_in_177 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name rgn_in_178 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_178 \
    op interface \
    ports { rgn_in_178 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name rgn_in_179 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_179 \
    op interface \
    ports { rgn_in_179 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name rgn_in_180 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_180 \
    op interface \
    ports { rgn_in_180 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name rgn_in_181 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_181 \
    op interface \
    ports { rgn_in_181 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name rgn_in_182 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_182 \
    op interface \
    ports { rgn_in_182 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name rgn_in_183 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_183 \
    op interface \
    ports { rgn_in_183 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name rgn_in_184 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_184 \
    op interface \
    ports { rgn_in_184 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name rgn_in_185 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_185 \
    op interface \
    ports { rgn_in_185 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name rgn_in_186 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_186 \
    op interface \
    ports { rgn_in_186 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name rgn_in_187 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_187 \
    op interface \
    ports { rgn_in_187 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name rgn_in_188 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_188 \
    op interface \
    ports { rgn_in_188 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name rgn_in_189 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_189 \
    op interface \
    ports { rgn_in_189 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name rgn_in_190 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_190 \
    op interface \
    ports { rgn_in_190 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name rgn_in_191 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_191 \
    op interface \
    ports { rgn_in_191 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name rgn_in_192 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_192 \
    op interface \
    ports { rgn_in_192 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name rgn_in_193 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_193 \
    op interface \
    ports { rgn_in_193 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name rgn_in_194 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_194 \
    op interface \
    ports { rgn_in_194 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name rgn_in_195 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_195 \
    op interface \
    ports { rgn_in_195 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 197 \
    name rgn_in_196 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_196 \
    op interface \
    ports { rgn_in_196 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 198 \
    name rgn_in_197 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_197 \
    op interface \
    ports { rgn_in_197 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name rgn_in_198 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_198 \
    op interface \
    ports { rgn_in_198 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 200 \
    name rgn_in_199 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_199 \
    op interface \
    ports { rgn_in_199 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 201 \
    name rgn_in_200 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_200 \
    op interface \
    ports { rgn_in_200 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 202 \
    name rgn_in_201 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_201 \
    op interface \
    ports { rgn_in_201 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 203 \
    name rgn_in_202 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_202 \
    op interface \
    ports { rgn_in_202 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 204 \
    name rgn_in_203 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_203 \
    op interface \
    ports { rgn_in_203 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 205 \
    name rgn_in_204 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_204 \
    op interface \
    ports { rgn_in_204 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 206 \
    name rgn_in_205 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_205 \
    op interface \
    ports { rgn_in_205 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 207 \
    name rgn_in_206 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_206 \
    op interface \
    ports { rgn_in_206 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 208 \
    name rgn_in_207 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_207 \
    op interface \
    ports { rgn_in_207 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 209 \
    name rgn_in_208 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_208 \
    op interface \
    ports { rgn_in_208 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 210 \
    name rgn_in_209 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_209 \
    op interface \
    ports { rgn_in_209 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 211 \
    name rgn_in_210 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_210 \
    op interface \
    ports { rgn_in_210 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 212 \
    name rgn_in_211 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_211 \
    op interface \
    ports { rgn_in_211 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 213 \
    name rgn_in_212 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_212 \
    op interface \
    ports { rgn_in_212 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 214 \
    name rgn_in_213 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_213 \
    op interface \
    ports { rgn_in_213 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 215 \
    name rgn_in_214 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_214 \
    op interface \
    ports { rgn_in_214 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name rgn_in_215 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_215 \
    op interface \
    ports { rgn_in_215 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name rgn_in_216 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_216 \
    op interface \
    ports { rgn_in_216 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 218 \
    name rgn_in_217 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_217 \
    op interface \
    ports { rgn_in_217 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 219 \
    name rgn_in_218 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_218 \
    op interface \
    ports { rgn_in_218 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 220 \
    name rgn_in_219 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_219 \
    op interface \
    ports { rgn_in_219 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 221 \
    name rgn_in_220 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_220 \
    op interface \
    ports { rgn_in_220 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 222 \
    name rgn_in_221 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_221 \
    op interface \
    ports { rgn_in_221 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 223 \
    name rgn_in_222 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_222 \
    op interface \
    ports { rgn_in_222 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 224 \
    name rgn_in_223 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_223 \
    op interface \
    ports { rgn_in_223 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 225 \
    name rgn_in_224 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_224 \
    op interface \
    ports { rgn_in_224 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 226 \
    name rgn_in_225 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_225 \
    op interface \
    ports { rgn_in_225 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 227 \
    name rgn_in_226 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_226 \
    op interface \
    ports { rgn_in_226 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 228 \
    name rgn_in_227 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_227 \
    op interface \
    ports { rgn_in_227 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 229 \
    name rgn_in_228 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_228 \
    op interface \
    ports { rgn_in_228 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 230 \
    name rgn_in_229 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_229 \
    op interface \
    ports { rgn_in_229 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 231 \
    name rgn_in_230 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_230 \
    op interface \
    ports { rgn_in_230 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 232 \
    name rgn_in_231 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_231 \
    op interface \
    ports { rgn_in_231 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 233 \
    name rgn_in_232 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_232 \
    op interface \
    ports { rgn_in_232 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 234 \
    name rgn_in_233 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_233 \
    op interface \
    ports { rgn_in_233 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 235 \
    name rgn_in_234 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_234 \
    op interface \
    ports { rgn_in_234 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 236 \
    name rgn_in_235 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_235 \
    op interface \
    ports { rgn_in_235 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 237 \
    name rgn_in_236 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_236 \
    op interface \
    ports { rgn_in_236 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 238 \
    name rgn_in_237 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_237 \
    op interface \
    ports { rgn_in_237 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 239 \
    name rgn_in_238 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_238 \
    op interface \
    ports { rgn_in_238 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 240 \
    name rgn_in_239 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_239 \
    op interface \
    ports { rgn_in_239 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name rgn_in_240 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_240 \
    op interface \
    ports { rgn_in_240 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name rgn_in_241 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_241 \
    op interface \
    ports { rgn_in_241 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name rgn_in_242 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_242 \
    op interface \
    ports { rgn_in_242 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 244 \
    name rgn_in_243 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_243 \
    op interface \
    ports { rgn_in_243 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 245 \
    name rgn_in_244 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_244 \
    op interface \
    ports { rgn_in_244 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 246 \
    name rgn_in_245 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_245 \
    op interface \
    ports { rgn_in_245 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 247 \
    name rgn_in_246 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_246 \
    op interface \
    ports { rgn_in_246 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 248 \
    name rgn_in_247 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_247 \
    op interface \
    ports { rgn_in_247 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 249 \
    name rgn_in_248 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_248 \
    op interface \
    ports { rgn_in_248 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 250 \
    name rgn_in_249 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_249 \
    op interface \
    ports { rgn_in_249 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 251 \
    name rgn_in_250 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_250 \
    op interface \
    ports { rgn_in_250 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name rgn_in_251 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_rgn_in_251 \
    op interface \
    ports { rgn_in_251 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name MET_0_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_MET_0_V \
    op interface \
    ports { MET_0_V { O 20 vector } MET_0_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 254 \
    name MET_1_V \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_MET_1_V \
    op interface \
    ports { MET_1_V { O 20 vector } MET_1_V_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 255 \
    name MET_2_V \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_MET_2_V \
    op interface \
    ports { MET_2_V { I 20 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


