

================================================================
== Vitis HLS Report for 'decision_function_93'
================================================================
* Date:           Tue Mar 11 16:21:53 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read99 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read88 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read77 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read66 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read55 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read44 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read33 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read22 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read11 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read88, i18 410" [firmware/BDT.h:86]   --->   Operation 19 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.13ns)   --->   "%icmp_ln86_171 = icmp_slt  i18 %p_read88, i18 260" [firmware/BDT.h:86]   --->   Operation 20 'icmp' 'icmp_ln86_171' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.13ns)   --->   "%icmp_ln86_172 = icmp_slt  i18 %p_read99, i18 261559" [firmware/BDT.h:86]   --->   Operation 21 'icmp' 'icmp_ln86_172' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86_173 = icmp_slt  i18 %p_read33, i18 262126" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86_173' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_174 = icmp_slt  i18 %p_read99, i18 76" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_174' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_175 = icmp_slt  i18 %p_read33, i18 170" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_175' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_176 = icmp_slt  i18 %p_read33, i18 336" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_176' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_177 = icmp_slt  i18 %p_read88, i18 260863" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_177' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_178 = icmp_slt  i18 %p_read33, i18 262025" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_178' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_179 = icmp_slt  i18 %p_read77, i18 261992" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_179' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_180 = icmp_slt  i18 %p_read88, i18 620" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_180' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_181 = icmp_slt  i18 %p_read55, i18 261837" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_181' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_182 = icmp_slt  i18 %p_read99, i18 123" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_182' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_183 = icmp_slt  i18 %p_read88, i18 2374" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_183' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_184 = icmp_slt  i18 %p_read99, i18 261464" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_184' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_185 = icmp_slt  i18 %p_read33, i18 261963" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_185' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_186 = icmp_slt  i18 %p_read88, i18 207" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_186' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_187 = icmp_slt  i18 %p_read22, i18 331" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_187' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_188 = icmp_slt  i18 %p_read55, i18 320" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_188' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_189 = icmp_slt  i18 %p_read44, i18 262143" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_189' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_190 = icmp_slt  i18 %p_read66, i18 261686" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_190' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_191 = icmp_slt  i18 %p_read88, i18 320" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_191' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_192 = icmp_slt  i18 %p_read22, i18 261908" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_192' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_193 = icmp_slt  i18 %p_read11, i18 2435" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_193' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_194 = icmp_slt  i18 %p_read22, i18 2134" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_194' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_195 = icmp_slt  i18 %p_read33, i18 238" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_195' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_196 = icmp_slt  i18 %p_read77, i18 261325" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_196' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_197 = icmp_slt  i18 %p_read33, i18 67" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_197' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_198 = icmp_slt  i18 %p_read55, i18 146" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_198' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_199 = icmp_slt  i18 %p_read11, i18 261313" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_199' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln102_212 = and i1 %icmp_ln86_173, i1 %icmp_ln86_171" [firmware/BDT.h:102]   --->   Operation 49 'and' 'and_ln102_212' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_81 = xor i1 %icmp_ln86_171, i1 1" [firmware/BDT.h:104]   --->   Operation 50 'xor' 'xor_ln104_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_81" [firmware/BDT.h:104]   --->   Operation 51 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_32)   --->   "%xor_ln104_83 = xor i1 %icmp_ln86_173, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104_83' <Predicate = (icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_32 = and i1 %icmp_ln86_171, i1 %xor_ln104_83" [firmware/BDT.h:104]   --->   Operation 53 'and' 'and_ln104_32' <Predicate = (icmp_ln86_171)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_213 = and i1 %icmp_ln86_174, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_213' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.97ns)   --->   "%and_ln102_216 = and i1 %icmp_ln86_177, i1 %and_ln102_212" [firmware/BDT.h:102]   --->   Operation 55 'and' 'and_ln102_216' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_87 = xor i1 %icmp_ln86_177, i1 1" [firmware/BDT.h:104]   --->   Operation 56 'xor' 'xor_ln104_87' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_217 = and i1 %icmp_ln86_172, i1 %and_ln104_32" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_217' <Predicate = (icmp_ln86_171)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_170)   --->   "%and_ln102_224 = and i1 %icmp_ln86_184, i1 %and_ln102_216" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_224' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_225 = and i1 %icmp_ln86_185, i1 %xor_ln104_87" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_225' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_226 = and i1 %and_ln102_225, i1 %and_ln102_212" [firmware/BDT.h:102]   --->   Operation 60 'and' 'and_ln102_226' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_170)   --->   "%xor_ln117 = xor i1 %and_ln102_224, i1 1" [firmware/BDT.h:117]   --->   Operation 61 'xor' 'xor_ln117' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_170)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 62 'zext' 'zext_ln117' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_216, i1 %and_ln102_226" [firmware/BDT.h:117]   --->   Operation 63 'or' 'or_ln117' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_170)   --->   "%select_ln117 = select i1 %and_ln102_216, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 64 'select' 'select_ln117' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_170)   --->   "%select_ln117_169 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 65 'select' 'select_ln117_169' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_170)   --->   "%zext_ln117_17 = zext i2 %select_ln117_169" [firmware/BDT.h:117]   --->   Operation 66 'zext' 'zext_ln117_17' <Predicate = (and_ln102_212 & icmp_ln86_171)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_170 = select i1 %and_ln102_212, i3 %zext_ln117_17, i3 4" [firmware/BDT.h:117]   --->   Operation 67 'select' 'select_ln117_170' <Predicate = (icmp_ln86_171)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.97ns)   --->   "%or_ln117_154 = or i1 %and_ln102_212, i1 %and_ln102_217" [firmware/BDT.h:117]   --->   Operation 68 'or' 'or_ln117_154' <Predicate = (icmp_ln86_171)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.02>
ST_3 : Operation 69 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_172, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.97ns)   --->   "%xor_ln104_82 = xor i1 %icmp_ln86_172, i1 1" [firmware/BDT.h:104]   --->   Operation 71 'xor' 'xor_ln104_82' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_33)   --->   "%xor_ln104_84 = xor i1 %icmp_ln86_174, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_33 = and i1 %and_ln104, i1 %xor_ln104_84" [firmware/BDT.h:104]   --->   Operation 73 'and' 'and_ln104_33' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.97ns)   --->   "%and_ln102_218 = and i1 %icmp_ln86_178, i1 %and_ln102_213" [firmware/BDT.h:102]   --->   Operation 74 'and' 'and_ln102_218' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln102_219 = and i1 %icmp_ln86_179, i1 %and_ln104_33" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_219' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_172)   --->   "%and_ln102_227 = and i1 %icmp_ln86_186, i1 %and_ln102_217" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_227' <Predicate = (icmp_ln86_171 & or_ln117_154)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_174)   --->   "%and_ln102_228 = and i1 %icmp_ln86_187, i1 %xor_ln104_82" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_228' <Predicate = (icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_174)   --->   "%and_ln102_229 = and i1 %and_ln102_228, i1 %and_ln104_32" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_229' <Predicate = (icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_176)   --->   "%and_ln102_230 = and i1 %icmp_ln86_188, i1 %and_ln102_218" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_172)   --->   "%or_ln117_153 = or i1 %and_ln102_212, i1 %and_ln102_227" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_153' <Predicate = (icmp_ln86_171 & or_ln117_154)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_172)   --->   "%select_ln117_171 = select i1 %or_ln117_153, i3 %select_ln117_170, i3 5" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_171' <Predicate = (icmp_ln86_171 & or_ln117_154)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_174)   --->   "%or_ln117_155 = or i1 %or_ln117_154, i1 %and_ln102_229" [firmware/BDT.h:117]   --->   Operation 82 'or' 'or_ln117_155' <Predicate = (icmp_ln86_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_172 = select i1 %or_ln117_154, i3 %select_ln117_171, i3 6" [firmware/BDT.h:117]   --->   Operation 83 'select' 'select_ln117_172' <Predicate = (icmp_ln86_171)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_174)   --->   "%select_ln117_173 = select i1 %or_ln117_155, i3 %select_ln117_172, i3 7" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_173' <Predicate = (icmp_ln86_171)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_174)   --->   "%zext_ln117_18 = zext i3 %select_ln117_173" [firmware/BDT.h:117]   --->   Operation 85 'zext' 'zext_ln117_18' <Predicate = (icmp_ln86_171)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_176)   --->   "%or_ln117_156 = or i1 %icmp_ln86_171, i1 %and_ln102_230" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_174 = select i1 %icmp_ln86_171, i4 %zext_ln117_18, i4 8" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_174' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.97ns)   --->   "%or_ln117_157 = or i1 %icmp_ln86_171, i1 %and_ln102_218" [firmware/BDT.h:117]   --->   Operation 88 'or' 'or_ln117_157' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_176)   --->   "%select_ln117_175 = select i1 %or_ln117_156, i4 %select_ln117_174, i4 9" [firmware/BDT.h:117]   --->   Operation 89 'select' 'select_ln117_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_176 = select i1 %or_ln117_157, i4 %select_ln117_175, i4 10" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_176' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_159 = or i1 %icmp_ln86_171, i1 %and_ln102_213" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_159' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln117_163 = or i1 %icmp_ln86_171, i1 %and_ln104" [firmware/BDT.h:117]   --->   Operation 92 'or' 'or_ln117_163' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.26>
ST_4 : Operation 93 [1/1] (0.97ns)   --->   "%and_ln102_214 = and i1 %icmp_ln86_175, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_214' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_34)   --->   "%xor_ln104_85 = xor i1 %icmp_ln86_175, i1 1" [firmware/BDT.h:104]   --->   Operation 94 'xor' 'xor_ln104_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_34 = and i1 %and_ln102, i1 %xor_ln104_85" [firmware/BDT.h:104]   --->   Operation 95 'and' 'and_ln104_34' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_178)   --->   "%xor_ln104_88 = xor i1 %icmp_ln86_178, i1 1" [firmware/BDT.h:104]   --->   Operation 96 'xor' 'xor_ln104_88' <Predicate = (or_ln117_159 & or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_182)   --->   "%xor_ln104_89 = xor i1 %icmp_ln86_179, i1 1" [firmware/BDT.h:104]   --->   Operation 97 'xor' 'xor_ln104_89' <Predicate = (or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln102_220 = and i1 %icmp_ln86_180, i1 %and_ln102_214" [firmware/BDT.h:102]   --->   Operation 98 'and' 'and_ln102_220' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_178)   --->   "%and_ln102_231 = and i1 %icmp_ln86_189, i1 %xor_ln104_88" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_231' <Predicate = (or_ln117_159 & or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_178)   --->   "%and_ln102_232 = and i1 %and_ln102_231, i1 %and_ln102_213" [firmware/BDT.h:102]   --->   Operation 100 'and' 'and_ln102_232' <Predicate = (or_ln117_159 & or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_180)   --->   "%and_ln102_233 = and i1 %icmp_ln86_190, i1 %and_ln102_219" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_233' <Predicate = (or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_182)   --->   "%and_ln102_234 = and i1 %icmp_ln86_191, i1 %xor_ln104_89" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_234' <Predicate = (or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_182)   --->   "%and_ln102_235 = and i1 %and_ln102_234, i1 %and_ln104_33" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_235' <Predicate = (or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_178)   --->   "%or_ln117_158 = or i1 %or_ln117_157, i1 %and_ln102_232" [firmware/BDT.h:117]   --->   Operation 104 'or' 'or_ln117_158' <Predicate = (or_ln117_159 & or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_178)   --->   "%select_ln117_177 = select i1 %or_ln117_158, i4 %select_ln117_176, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_177' <Predicate = (or_ln117_159 & or_ln117_163)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_180)   --->   "%or_ln117_160 = or i1 %or_ln117_159, i1 %and_ln102_233" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_160' <Predicate = (or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_178 = select i1 %or_ln117_159, i4 %select_ln117_177, i4 12" [firmware/BDT.h:117]   --->   Operation 107 'select' 'select_ln117_178' <Predicate = (or_ln117_163)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.97ns)   --->   "%or_ln117_161 = or i1 %or_ln117_159, i1 %and_ln102_219" [firmware/BDT.h:117]   --->   Operation 108 'or' 'or_ln117_161' <Predicate = (or_ln117_163)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_180)   --->   "%select_ln117_179 = select i1 %or_ln117_160, i4 %select_ln117_178, i4 13" [firmware/BDT.h:117]   --->   Operation 109 'select' 'select_ln117_179' <Predicate = (or_ln117_163)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_182)   --->   "%or_ln117_162 = or i1 %or_ln117_161, i1 %and_ln102_235" [firmware/BDT.h:117]   --->   Operation 110 'or' 'or_ln117_162' <Predicate = (or_ln117_163)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_180 = select i1 %or_ln117_161, i4 %select_ln117_179, i4 14" [firmware/BDT.h:117]   --->   Operation 111 'select' 'select_ln117_180' <Predicate = (or_ln117_163)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_182)   --->   "%select_ln117_181 = select i1 %or_ln117_162, i4 %select_ln117_180, i4 15" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_181' <Predicate = (or_ln117_163)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_182)   --->   "%zext_ln117_19 = zext i4 %select_ln117_181" [firmware/BDT.h:117]   --->   Operation 113 'zext' 'zext_ln117_19' <Predicate = (or_ln117_163)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_182 = select i1 %or_ln117_163, i5 %zext_ln117_19, i5 16" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_182' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_165 = or i1 %or_ln117_163, i1 %and_ln102_220" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_165' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 116 [1/1] (0.97ns)   --->   "%and_ln104_31 = and i1 %xor_ln104_82, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 116 'and' 'and_ln104_31' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.97ns)   --->   "%and_ln102_215 = and i1 %icmp_ln86_176, i1 %and_ln104_31" [firmware/BDT.h:102]   --->   Operation 117 'and' 'and_ln102_215' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_35)   --->   "%xor_ln104_86 = xor i1 %icmp_ln86_176, i1 1" [firmware/BDT.h:104]   --->   Operation 118 'xor' 'xor_ln104_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_35 = and i1 %and_ln104_31, i1 %xor_ln104_86" [firmware/BDT.h:104]   --->   Operation 119 'and' 'and_ln104_35' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_186)   --->   "%xor_ln104_90 = xor i1 %icmp_ln86_180, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%and_ln102_221 = and i1 %icmp_ln86_181, i1 %and_ln104_34" [firmware/BDT.h:102]   --->   Operation 121 'and' 'and_ln102_221' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns)   --->   "%and_ln102_222 = and i1 %icmp_ln86_182, i1 %and_ln102_215" [firmware/BDT.h:102]   --->   Operation 122 'and' 'and_ln102_222' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_184)   --->   "%and_ln102_236 = and i1 %icmp_ln86_192, i1 %and_ln102_220" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_236' <Predicate = (or_ln117_165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_186)   --->   "%and_ln102_237 = and i1 %icmp_ln86_193, i1 %xor_ln104_90" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_186)   --->   "%and_ln102_238 = and i1 %and_ln102_237, i1 %and_ln102_214" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_188)   --->   "%and_ln102_239 = and i1 %icmp_ln86_194, i1 %and_ln102_221" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_184)   --->   "%or_ln117_164 = or i1 %or_ln117_163, i1 %and_ln102_236" [firmware/BDT.h:117]   --->   Operation 127 'or' 'or_ln117_164' <Predicate = (or_ln117_165)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_184)   --->   "%select_ln117_183 = select i1 %or_ln117_164, i5 %select_ln117_182, i5 17" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_183' <Predicate = (or_ln117_165)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_186)   --->   "%or_ln117_166 = or i1 %or_ln117_165, i1 %and_ln102_238" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_184 = select i1 %or_ln117_165, i5 %select_ln117_183, i5 18" [firmware/BDT.h:117]   --->   Operation 130 'select' 'select_ln117_184' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.97ns)   --->   "%or_ln117_167 = or i1 %or_ln117_163, i1 %and_ln102_214" [firmware/BDT.h:117]   --->   Operation 131 'or' 'or_ln117_167' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_186)   --->   "%select_ln117_185 = select i1 %or_ln117_166, i5 %select_ln117_184, i5 19" [firmware/BDT.h:117]   --->   Operation 132 'select' 'select_ln117_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_188)   --->   "%or_ln117_168 = or i1 %or_ln117_167, i1 %and_ln102_239" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_186 = select i1 %or_ln117_167, i5 %select_ln117_185, i5 20" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_186' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_169 = or i1 %or_ln117_167, i1 %and_ln102_221" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_169' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_188)   --->   "%select_ln117_187 = select i1 %or_ln117_168, i5 %select_ln117_186, i5 21" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_188 = select i1 %or_ln117_169, i5 %select_ln117_187, i5 22" [firmware/BDT.h:117]   --->   Operation 137 'select' 'select_ln117_188' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.97ns)   --->   "%or_ln117_171 = or i1 %or_ln117_163, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 138 'or' 'or_ln117_171' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_190)   --->   "%xor_ln104_91 = xor i1 %icmp_ln86_181, i1 1" [firmware/BDT.h:104]   --->   Operation 139 'xor' 'xor_ln104_91' <Predicate = (or_ln117_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_194)   --->   "%xor_ln104_92 = xor i1 %icmp_ln86_182, i1 1" [firmware/BDT.h:104]   --->   Operation 140 'xor' 'xor_ln104_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_190)   --->   "%and_ln102_240 = and i1 %icmp_ln86_195, i1 %xor_ln104_91" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_240' <Predicate = (or_ln117_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_190)   --->   "%and_ln102_241 = and i1 %and_ln102_240, i1 %and_ln104_34" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_241' <Predicate = (or_ln117_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_192)   --->   "%and_ln102_242 = and i1 %icmp_ln86_196, i1 %and_ln102_222" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_194)   --->   "%and_ln102_243 = and i1 %icmp_ln86_197, i1 %xor_ln104_92" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_194)   --->   "%and_ln102_244 = and i1 %and_ln102_243, i1 %and_ln102_215" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_190)   --->   "%or_ln117_170 = or i1 %or_ln117_169, i1 %and_ln102_241" [firmware/BDT.h:117]   --->   Operation 146 'or' 'or_ln117_170' <Predicate = (or_ln117_171)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_190)   --->   "%select_ln117_189 = select i1 %or_ln117_170, i5 %select_ln117_188, i5 23" [firmware/BDT.h:117]   --->   Operation 147 'select' 'select_ln117_189' <Predicate = (or_ln117_171)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_192)   --->   "%or_ln117_172 = or i1 %or_ln117_171, i1 %and_ln102_242" [firmware/BDT.h:117]   --->   Operation 148 'or' 'or_ln117_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_190 = select i1 %or_ln117_171, i5 %select_ln117_189, i5 24" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_190' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.97ns)   --->   "%or_ln117_173 = or i1 %or_ln117_171, i1 %and_ln102_222" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_173' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_192)   --->   "%select_ln117_191 = select i1 %or_ln117_172, i5 %select_ln117_190, i5 25" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_194)   --->   "%or_ln117_174 = or i1 %or_ln117_173, i1 %and_ln102_244" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_192 = select i1 %or_ln117_173, i5 %select_ln117_191, i5 26" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_192' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.97ns)   --->   "%or_ln117_175 = or i1 %or_ln117_171, i1 %and_ln102_215" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_175' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_194)   --->   "%select_ln117_193 = select i1 %or_ln117_174, i5 %select_ln117_192, i5 27" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_194 = select i1 %or_ln117_175, i5 %select_ln117_193, i5 28" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_194' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 157 [1/1] (0.97ns)   --->   "%and_ln102_223 = and i1 %icmp_ln86_183, i1 %and_ln104_35" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_223' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_196)   --->   "%and_ln102_245 = and i1 %icmp_ln86_198, i1 %and_ln102_223" [firmware/BDT.h:102]   --->   Operation 158 'and' 'and_ln102_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_196)   --->   "%or_ln117_176 = or i1 %or_ln117_175, i1 %and_ln102_245" [firmware/BDT.h:117]   --->   Operation 159 'or' 'or_ln117_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.97ns)   --->   "%or_ln117_177 = or i1 %or_ln117_175, i1 %and_ln102_223" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_177' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_196)   --->   "%select_ln117_195 = select i1 %or_ln117_176, i5 %select_ln117_194, i5 29" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_196 = select i1 %or_ln117_177, i5 %select_ln117_195, i5 30" [firmware/BDT.h:117]   --->   Operation 162 'select' 'select_ln117_196' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%xor_ln104_93 = xor i1 %icmp_ln86_183, i1 1" [firmware/BDT.h:104]   --->   Operation 163 'xor' 'xor_ln104_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_246 = and i1 %icmp_ln86_199, i1 %xor_ln104_93" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%and_ln102_247 = and i1 %and_ln102_246, i1 %and_ln104_35" [firmware/BDT.h:102]   --->   Operation 165 'and' 'and_ln102_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%or_ln117_178 = or i1 %or_ln117_177, i1 %and_ln102_247" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%select_ln117_197 = select i1 %or_ln117_178, i5 %select_ln117_196, i5 31" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 168 [1/1] (3.20ns) (out node of the LUT)   --->   "%tmp = sparsemux i11 @_ssdm_op_SparseMux.ap_auto.32i11.i11.i5, i5 0, i11 126, i5 1, i11 2, i5 2, i11 1992, i5 3, i11 93, i5 4, i11 1737, i5 5, i11 225, i5 6, i11 1262, i5 7, i11 1562, i5 8, i11 214, i5 9, i11 1881, i5 10, i11 456, i5 11, i11 131, i5 12, i11 1927, i5 13, i11 1477, i5 14, i11 375, i5 15, i11 1965, i5 16, i11 1645, i5 17, i11 384, i5 18, i11 1398, i5 19, i11 1932, i5 20, i11 1522, i5 21, i11 1994, i5 22, i11 210, i5 23, i11 1696, i5 24, i11 1709, i5 25, i11 152, i5 26, i11 1460, i5 27, i11 1692, i5 28, i11 1537, i5 29, i11 1587, i5 30, i11 1608, i5 31, i11 1802, i11 0, i5 %select_ln117_197" [firmware/BDT.h:118]   --->   Operation 168 'sparsemux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 0.97>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 169 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result_0)   --->   "%or_ln117_179 = or i1 %or_ln117_163, i1 %xor_ln104" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.97ns) (out node of the LUT)   --->   "%agg_result_0 = select i1 %or_ln117_179, i11 %tmp, i11 0" [firmware/BDT.h:117]   --->   Operation 171 'select' 'agg_result_0' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i11 %agg_result_0" [firmware/BDT.h:122]   --->   Operation 172 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read88', firmware/BDT.h:86) on port 'p_read8' (firmware/BDT.h:86) [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_171', firmware/BDT.h:86) [21]  (2.136 ns)
	'and' operation 1 bit ('and_ln102_212', firmware/BDT.h:102) [56]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_216', firmware/BDT.h:102) [68]  (0.978 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [109]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_169', firmware/BDT.h:117) [111]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_170', firmware/BDT.h:117) [114]  (0.993 ns)

 <State 3>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_227', firmware/BDT.h:102) [86]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_153', firmware/BDT.h:117) [113]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_171', firmware/BDT.h:117) [116]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_172', firmware/BDT.h:117) [118]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_173', firmware/BDT.h:117) [119]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_174', firmware/BDT.h:117) [122]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_175', firmware/BDT.h:117) [124]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_176', firmware/BDT.h:117) [126]  (1.024 ns)

 <State 4>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_88', firmware/BDT.h:104) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_231', firmware/BDT.h:102) [90]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_232', firmware/BDT.h:102) [91]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_158', firmware/BDT.h:117) [125]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_177', firmware/BDT.h:117) [128]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_178', firmware/BDT.h:117) [130]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_179', firmware/BDT.h:117) [132]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_180', firmware/BDT.h:117) [134]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_181', firmware/BDT.h:117) [136]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_182', firmware/BDT.h:117) [139]  (1.215 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_236', firmware/BDT.h:102) [95]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_164', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_183', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_184', firmware/BDT.h:117) [143]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_185', firmware/BDT.h:117) [145]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_186', firmware/BDT.h:117) [147]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_187', firmware/BDT.h:117) [149]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_188', firmware/BDT.h:117) [151]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_91', firmware/BDT.h:104) [78]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_240', firmware/BDT.h:102) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_241', firmware/BDT.h:102) [100]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_170', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_189', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_190', firmware/BDT.h:117) [155]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_191', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_192', firmware/BDT.h:117) [159]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_193', firmware/BDT.h:117) [161]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_194', firmware/BDT.h:117) [163]  (1.215 ns)

 <State 7>: 3.171ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_223', firmware/BDT.h:102) [81]  (0.978 ns)
	'or' operation 1 bit ('or_ln117_177', firmware/BDT.h:117) [164]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_196', firmware/BDT.h:117) [167]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_93', firmware/BDT.h:104) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_246', firmware/BDT.h:102) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_247', firmware/BDT.h:102) [106]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_178', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_197', firmware/BDT.h:117) [169]  (0.000 ns)
	'sparsemux' operation 11 bit ('tmp', firmware/BDT.h:118) [170]  (3.205 ns)

 <State 9>: 0.978ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_179', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 11 bit ('agg_result_0', firmware/BDT.h:117) [171]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
