## Summary

This is the design of a vectorized CPU using System Verilog.
