####################################################################################################################################
# Institución:                          Facultad de Ingeniería - Universidad de Buenos Aires
#
# Herramienta:        IC Compiler Version E-2010.12-ICC-SP3 for linux -- Apr 13, 2011
#
# Fecha de creación:  29 Noviembre 2012
#
####################################################################################################################################
#source ../../backend/scripts/pnr/icc.tcl
source ../../backend/scripts/common/global_vars.tcl
cpu
set techfile    "$SAED_PATH/Technology_Kit/techfile/saed90nm_1p9m.tf"
/opt/pdks/SAED_EDK90nm/Technology_Kit/techfile/saed90nm_1p9m.tf
set ref_lib     "$SAED_PATH/Digital_Standard_cell_Library/process/astro/fram/saed90nm"
/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm
set lib_name    "$PROJ_DIR/backend/dgen/pnr/mw_orca_lib"
../../backend/dgen/pnr/mw_orca_lib
set tlupmax     "$SAED_PATH/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus"
/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
set tlupmin     "$SAED_PATH/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus"
/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus
set tech2itf    "$SAED_PATH/Digital_Standard_cell_Library/process/star_rcxt/saed90nm.map"
/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/saed90nm.map
#------------------------------------------
#  Library Setup
#------------------------------------------
set_app_var search_path         "$search_path $PROJ_DIR/rtl $SAED_PATH/Digital_Standard_cell_Library/synopsys/models $SAED_PATH/Digital_Standard_cell_Library/synopsys/icons"
. /opt/synopsys/icc/libraries/syn /opt/synopsys/icc/minpower/syn /opt/synopsys/icc/dw/syn_ver /opt/synopsys/icc/dw/sim_ver ../../rtl /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/icons
set_app_var target_library      "saed90nm_max.db"
saed90nm_max.db
set_app_var synthetic_library   dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library        [concat "* saed90nm_max.db saed90nm_min.db saed90nm_typ.db" $target_library $synthetic_library]
* saed90nm_max.db saed90nm_min.db saed90nm_typ.db saed90nm_max.db dw_foundation.sldb
# If a Milkyway library does not already exist for your design, you need to create one and open it.
# If you already have a Milkyway design library, you must open it before working on your design.
# Borrar la biblioteca creada anteriormente
sh rm -rf $lib_name
# Crearla nuevamente vacia
create_mw_lib  -technology $techfile  -mw_reference_library $ref_lib $lib_name
Start to load technology file /opt/pdks/SAED_EDK90nm/Technology_Kit/techfile/saed90nm_1p9m.tf.
Information: Non-metal layer 'DIFF_33' has the metal layer attribute 'endOfLineCornerKeepoutWidth'. (line 1574) (TFCHK-046)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DIFF'. (line 1937). (TFCHK-082)
Warning: DesignRule attribute 'layer2' is assigned a non-physical layer 'DNW'. (line 1947) (TFCHK-079)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DNW'. (line 1950). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PO' and 'DIFF'. (line 1957). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'DIFF' and 'CO'. (line 1965). (TFCHK-082)
Warning: DesignRule attribute 'layer2' is assigned a non-physical layer 'RPOLY'. (line 2151) (TFCHK-079)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PIMP' and 'DIFF'. (line 2159). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NIMP' and 'DIFF'. (line 2165). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'DIFF_25' and 'DIFF'. (line 2171). (TFCHK-082)
Warning: DesignRule attribute 'layer1' is assigned a non-physical layer 'HVTIMP'. (line 2174) (TFCHK-079)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'HVTIMP' and 'DIFF'. (line 2177). (TFCHK-082)
Warning: DesignRule attribute 'layer1' is assigned a non-physical layer 'LVTIMP'. (line 2180) (TFCHK-079)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'LVTIMP' and 'DIFF'. (line 2183). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'SBLK' and 'DIFF'. (line 2190). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'SBLK' and 'PO'. (line 2197). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'PIMP' and 'PO'. (line 2209). (TFCHK-082)
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NIMP' and 'PO'. (line 2215). (TFCHK-082)
Warning: Layer 'M1' has a pitch 0.32 that does not match the recommended wire-to-via pitch 0.33. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.32 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.64 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.64 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M5' has a pitch 1.28 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M6' has a pitch 1.28 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M7' has a pitch 2.56 that does not match the recommended wire-to-via pitch 0.36. (TFCHK-049)
Warning: Layer 'M8' has a pitch 3.84 that does not match the recommended wire-to-via pitch 0.465 or 0.5. (TFCHK-049)
Warning: Layer 'M9' has a pitch 5.12 that does not match the recommended wire-to-via pitch 0.935 or 0.9. (TFCHK-049)
Technology file /opt/pdks/SAED_EDK90nm/Technology_Kit/techfile/saed90nm_1p9m.tf has been loaded successfully.
set_tlu_plus_files         -max_tluplus $tlupmax           -min_tluplus $tlupmin           -tech2itf_map  $tech2itf
1
open_mw_lib $lib_name
{mw_orca_lib}
import_designs  -format ddc  -top $my_toplevel  -cel $my_toplevel "$PROJ_DIR/backend/dgen/syn/designs/${my_toplevel}_syn_mapped.ddc"
Loading db file '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db'
Loading db file '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db'
Loading db file '/opt/synopsys/icc/libraries/syn/dw_foundation.sldb'
Loading db file '/opt/synopsys/icc/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/icc/libraries/syn/standard.sldb'
Information: linking reference library : /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
  Loading link library 'saed90nm_max'
  Loading link library 'saed90nm_min'
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Reading ddc file '/home/lse_dci01/Ejercicios/tp final/backend/dgen/syn/designs/cpu_syn_mapped.ddc'.
Loaded 11 designs.
Current design is 'cpu'.
Current design is 'cpu'.

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /home/lse_dci01/Ejercicios/tp final/backend/dgen/syn/designs/cpu_syn_mapped.ddc, etc
  saed90nm_max (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db
  saed90nm_typ (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library) /opt/synopsys/icc/libraries/syn/dw_foundation.sldb

Info: Creating auto CEL.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu. (UIG-5)
1
# Cargar las constraints generadas por el sintetizador
read_sdc "$PROJ_DIR/backend/dgen/syn/cons/${my_toplevel}_syn.sdc"
 Info: hierarchy_separator was changed to /

Reading SDC version 2.0...
Current design is 'cpu'.
Current design is 'cpu'.
Current design is 'cpu'.
 Info: hierarchy_separator was changed to /
1
save_mw_cel  -design "${my_toplevel}.CEL;1"
Information: Saved design named cpu. (UIG-5)
1
close_mw_cel
1
close_mw_lib
1
#------------------------------------------
# FLOORPLANNING
#------------------------------------------
open_mw_lib $lib_name
{mw_orca_lib}
copy_mw_cel             -from_library $lib_name         -from $my_toplevel         -to_library $lib_name         -to "${my_toplevel}_floorplan"
1
set ::auto_restore_mw_cel_lib_setup false
false
open_mw_cel  "${my_toplevel}_floorplan"
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Information: Opened "cpu_floorplan.CEL;1" from "/home/lse_dci01/Ejercicios/tp final/backend/dgen/pnr/mw_orca_lib" library. (MWUI-068)
{cpu_floorplan}
current_mw_cel "${my_toplevel}_floorplan"
{cpu_floorplan}
create_floorplan -core_utilization 0.85 -core_aspect_ratio 0.4 -left_io2core 7 -bottom_io2core 7 -right_io2core 7 -top_io2core 7
There are 35 pins in total
Start to create wire tracks ...
GRC reference (4120,4120), dimensions (2880, 2880)
Warning: Pin constraints not found for top block.  Default pin constraints are saved. (FPHSM-0010)
Warning: Cell instance ram_port/U7 is not completely placed inside top block cpu_floorplan (FPHSM-1800)
Warning: Current cell: cell placement is incomplete and will be ignored (FPHSM-1829)
Number of terminals created: 35.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name            Original Ports
cpu_floorplan               35
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.861
        Number Of Rows = 17
        Core Width = 123.84
        Core Height = 48.96
        Aspect Ratio = 0.395
        Double Back ON
        Flip First Row = NO
        Start From First Row = NO
Planner run through successfully.
1
# Save the floorplan
save_mw_cel -as "${my_toplevel}_floorplan"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_floorplan.CEL;1. (UIG-5)
1
#------------------------------------------
# POWER PLANNING
#------------------------------------------
derive_pg_connection -power_net {vdd} -ground_net {gnd} -create_ports top
Information: top power port vdd created
Information: top ground port gnd created
Information: Total 2 ports created
Information: connected 488 power ports and 488 ground ports
1
derive_pg_connection -power_net {vdd} -ground_net {gnd} -tie
reconnected total 0 tie highs and 7 tie lows
1
create_rectangular_rings -nets {gnd vdd} -left_segment_layer M4 -left_segment_width 0.9 -right_segment_layer M4 -right_segment_width 0.9 -bottom_segment_layer M5 -bottom_segment_width 0.9 -top_segment_layer M5 -top_segment_width 0.9
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 3
487 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      242M Data =        0M
1
# Save the design
save_mw_cel -as "${my_toplevel}_power"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_power. (UIG-5)
1
#------------------------------------------
# PLACEMENT
#------------------------------------------
check_physical_design -stage pre_place_opt
Information: linking reference library : /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_max.db}. (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              cpu_floorplan.CEL, etc
  saed90nm_max (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db
  saed90nm_typ (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library) /opt/synopsys/icc/libraries/syn/dw_foundation.sldb

Load global CTS reference options from NID to stack
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_ilm
Information: Disabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
check bounds...
check voltage area...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_place_opt
Design : cpu
Version: H-2013.03-ICC-SP2
Date   : Mon Feb  3 15:26:19 2014
**************************************************
Total messages: 0 errors, 0 warnings
dump check_physical_design result to file ./cpd_pre_place_opt_2014Feb03152618_21044/index.html
1
if {[place_opt -area_recovery] == 0} {
        echo "Placement Error"
        #exit; # Exits ICC if a serious linking problem is encontered
}

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------

  Loading design 'cpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

TLU+ File = /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
TLU+ File = /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 6

 Processing Buffer Trees ... 

    [1]  10% ...
    [2]  20% ...
    [3]  30% ...
    [4]  40% ...
    [5]  50% ...
Warning: New port 'regs/IN0' is generated to sub_module 'regs' as an additional of original port 'regs/rst'. (PSYN-850)
    [6]  60% ...
    [6] 100% Done ...


Information: Automatic high-fanout synthesis deletes 21 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 5 new cells. (PSYN-864)






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5133.3
  Total fixed cell area: 0.0
  Total physical cell area: 5133.3
  Core area: (7000 7000 130840 55960)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    5133.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    5133.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    5133.3      0.00       0.0       0.0                          
    0:00:02    5133.3      0.00       0.0       0.0                          
    0:00:02    4781.3      0.00       0.0       0.0                          
    0:00:02    4781.3      0.00       0.0       0.0                          
    0:00:02    4781.3      0.00       0.0       0.0                          
    0:00:02    4781.3      0.00       0.0       0.0                          
    0:00:02    4781.3      0.00       0.0       0.0                          

  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4781.3
  Total fixed cell area: 0.0
  Total physical cell area: 4781.3
  Core area: (7000 7000 130840 55960)






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
60%...80%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    16 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************
Std cell utilization: 78.86%  (5188/(6579-0))
(Non-fixed + Fixed)
Std cell utilization: 78.86%  (5188/(6579-0))
(Non-fixed only)
Chip area:            6579     sites, bbox (7.00 7.00 130.84 55.96) um
Std cell area:        5188     sites, (non-fixed:5188   fixed:0)
                      408      cells, (non-fixed:408    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       37 
Avg. std cell width:  4.31 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 17)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 408 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************

avg cell displacement:    0.853 um ( 0.30 row height)
max cell displacement:    2.888 um ( 1.00 row height)
std deviation:            0.496 um ( 0.17 row height)
number of cell moved:       408 cells (out of 408 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)






  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4781.3
  Total fixed cell area: 0.0
  Total physical cell area: 4781.3
  Core area: (7000 7000 130840 55960)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    4781.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    4781.3      0.00       0.0       0.0                          
    0:00:04    4781.3      0.00       0.0       0.0                          
    0:00:04    4781.3      0.00       0.0       0.0                          
    0:00:04    4781.3      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    16 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************
Std cell utilization: 78.58%  (5170/(6579-0))
(Non-fixed + Fixed)
Std cell utilization: 78.58%  (5170/(6579-0))
(Non-fixed only)
Chip area:            6579     sites, bbox (7.00 7.00 130.84 55.96) um
Std cell area:        5170     sites, (non-fixed:5170   fixed:0)
                      408      cells, (non-fixed:408    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       31 
Avg. std cell width:  4.40 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 17)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4764.7
  Total fixed cell area: 0.0
  Total physical cell area: 4764.7
  Core area: (7000 7000 130840 55960)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
    0:00:04    4764.7      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    16 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************
Std cell utilization: 78.58%  (5170/(6579-0))
(Non-fixed + Fixed)
Std cell utilization: 78.58%  (5170/(6579-0))
(Non-fixed only)
Chip area:            6579     sites, bbox (7.00 7.00 130.84 55.96) um
Std cell area:        5170     sites, (non-fixed:5170   fixed:0)
                      408      cells, (non-fixed:408    fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       31 
Avg. std cell width:  4.40 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 17)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:23 2014
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4764.7
  Total fixed cell area: 0.0
  Total physical cell area: 4764.7
  Core area: (7000 7000 130840 55960)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    16 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(137840,62960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(137840,62960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
derive_pg_connection -power_net {vdd} -ground_net {gnd}
Information: connected 6 power ports and 6 ground ports
1
derive_pg_connection -power_net {vdd} -ground_net {gnd} -tie
reconnected total 0 tie highs and 1 tie lows
1
#Analyze congestion after placement
report_congestion
Information: linking reference library : /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_max.db}. (MWDC-290)

  Linking design 'cpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              cpu_floorplan.CEL, etc
  saed90nm_max (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db
  saed90nm_typ (library)      /opt/pdks/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  dw_foundation.sldb (library)
                              /opt/synopsys/icc/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Load global CTS reference options from NID to stack
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    16 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Running global router for congestion map ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    2  Alloctr    2  Proc  686 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used    9  Alloctr   10  Proc    0 
[End of Read DB] Total (MB): Used   12  Alloctr   12  Proc  686 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,137.84,62.96)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   12  Alloctr   12  Proc  686 
Net statistics:
Total number of nets     = 447
Number of nets to route  = 446
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   12  Alloctr   13  Proc  686 
Average gCell capacity  3.11     on layer (1)    M1
Average gCell capacity  9.10     on layer (2)    M2
Average gCell capacity  4.61     on layer (3)    M3
Average gCell capacity  4.40     on layer (4)    M4
Average gCell capacity  2.15     on layer (5)    M5
Average gCell capacity  2.28     on layer (6)    M6
Average gCell capacity  1.14     on layer (7)    M7
Average gCell capacity  0.74     on layer (8)    M8
Average gCell capacity  0.52     on layer (9)    M9
Average number of tracks per gCell 9.38  on layer (1)    M1
Average number of tracks per gCell 9.19  on layer (2)    M2
Average number of tracks per gCell 4.71  on layer (3)    M3
Average number of tracks per gCell 4.62  on layer (4)    M4
Average number of tracks per gCell 2.43  on layer (5)    M5
Average number of tracks per gCell 2.32  on layer (6)    M6
Average number of tracks per gCell 1.24  on layer (7)    M7
Average number of tracks per gCell 0.79  on layer (8)    M8
Average number of tracks per gCell 0.67  on layer (9)    M9
Number of gCells = 8883
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   12  Alloctr   13  Proc  686 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   12  Alloctr   13  Proc  686 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   12  Alloctr   13  Proc  687 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   12  Alloctr   13  Proc  687 
Initial. Routing result:
Initial. Both Dirs: Overflow =    22 Max = 1 GRCs =    24 (1.14%)
Initial. H routing: Overflow =    21 Max = 1 (GRCs = 20) GRCs =    23 (2.18%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.09%)
Initial. M1         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.47%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.09%)
Initial. M3         Overflow =    16 Max = 1 (GRCs = 15) GRCs =    18 (1.70%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 11146.56
Initial. Layer M1 wire length = 333.82
Initial. Layer M2 wire length = 4561.60
Initial. Layer M3 wire length = 4539.12
Initial. Layer M4 wire length = 311.64
Initial. Layer M5 wire length = 1400.37
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 2838
Initial. Via VIA12C count = 1540
Initial. Via VIA23C count = 1167
Initial. Via VIA34C count = 72
Initial. Via VIA45C count = 59
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   12  Alloctr   13  Proc  687 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.05%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.09%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.09%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 11250.29
phase1. Layer M1 wire length = 332.60
phase1. Layer M2 wire length = 4655.46
phase1. Layer M3 wire length = 4551.76
phase1. Layer M4 wire length = 318.54
phase1. Layer M5 wire length = 1391.94
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 2846
phase1. Via VIA12C count = 1542
phase1. Via VIA23C count = 1169
phase1. Via VIA34C count = 74
phase1. Via VIA45C count = 61
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   12  Alloctr   13  Proc  687 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.05%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.09%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.09%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 11250.29
phase2. Layer M1 wire length = 332.60
phase2. Layer M2 wire length = 4655.46
phase2. Layer M3 wire length = 4551.76
phase2. Layer M4 wire length = 318.54
phase2. Layer M5 wire length = 1391.94
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 2846
phase2. Via VIA12C count = 1542
phase2. Via VIA23C count = 1169
phase2. Via VIA34C count = 74
phase2. Via VIA45C count = 61
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   12  Alloctr   13  Proc  687 

Congestion utilization per direction:
Average vertical track utilization   = 15.58 %
Peak    vertical track utilization   = 62.50 %
Average horizontal track utilization = 24.02 %
Peak    horizontal track utilization = 88.89 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   12  Alloctr   13  Proc  687 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   10  Alloctr   10  Proc    0 
[GR: Done] Total (MB): Used   12  Alloctr   13  Proc  687 
Writing out congestion map...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used   -9  Alloctr   -9  Proc    0 
[DBOUT] Total (MB): Used    2  Alloctr    3  Proc  687 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    2  Alloctr    3  Proc  687 

Information: Reporting global route congestion data from Milkyway...

Both Dirs: Overflow = 0 Max = 0 (0 GRCs) GRCs = 0 (0.00%)
H routing: Overflow = 0 Max = 0 (0 GRCs) GRCs = 0  (0.00%)
V routing: Overflow = 0 Max = 0 (0 GRCs) GRCs = 0  (0.00%)

1
preroute_standard_cells -connect horizontal  -port_filter_mode off -cell_master_filter_mode off -cell_instance_filter_mode off -voltage_area_filter_mode off -route_type {P/G Std. Cell Pin Conn}
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 3
Prerouting standard cells horizontally: 
 [13.48%]  
 [27.70%]  
 [42.40%]  
 [53.92%]  
 [64.95%]  
 [77.45%]  
 [90.93%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      242M Data =        0M
1
#------------------------------------------
# Save placement
save_mw_cel -as "${my_toplevel}_placed"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_placed. (UIG-5)
1
#------------------------------------------
# CTS
#------------------------------------------
check_physical_design -stage pre_clock_opt
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_ilm
Information: Disabling timing checks inside check_block_abstraction
Information: Enabling timing checks inside check_ilm
Information: Enabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
checking clock trees...
checking clock routing rules...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_clock_opt
Design : cpu
Version: H-2013.03-ICC-SP2
Date   : Mon Feb  3 15:26:24 2014
**************************************************
Total messages: 0 errors, 2 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  PSYN-523      2               Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_clock_opt_2014Feb03152624_21044/index.html
1
clock_opt -area_recovery
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : No
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : Yes
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'cpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
LR: Layer 3 utilization is 0.00
LR: Layer 3 gcell size is 5
LR: Layer 4 utilization is 0.00
LR: Layer 4 gcell size is 4
LR: Layer 5 utilization is 0.00
LR: Layer 5 gcell size is 3
LR: Layer 6 utilization is 0.00
LR: Layer 6 gcell size is 2
LR: Layer 7 utilization is 0.00
LR: Layer 7 gcell size is 2
LR: Layer 8 utilization is 0.27
LR: Layer 8 gcell size is 1
LR: Layer 9 utilization is 0.42
LR: Layer 9 gcell size is 1
LR: Clock routing service standing by
Using cts integrated global router
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Blockage Aware Algorithm
Warning: Marking clock pin pc/clk_gate_addr_out_reg/U2/INP on enable of discrete clock gating cell as exclude pin. (CTS-623)
Warning: Marking clock pin regs/clk_gate_acc_reg/U2/INP on enable of discrete clock gating cell as exclude pin. (CTS-623)
Warning: Marking clock pin regs/clk_gate_imem_reg/U2/INP on enable of discrete clock gating cell as exclude pin. (CTS-623)
Warning: Marking clock pin regs/clk_gate_psr_reg/U2/INP on enable of discrete clock gating cell as exclude pin. (CTS-623)
Warning: Marking clock pin regs/clk_gate_opcode_reg/U2/INP on enable of discrete clock gating cell as exclude pin. (CTS-623)
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clock
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clock
CTS: Prepare sources for clock domain clock
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clock
Information: Replaced the library cell of pc/clk_gate_addr_out_reg/main_gate from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of regs/clk_gate_acc_reg/main_gate from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of regs/clk_gate_imem_reg/main_gate from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of regs/clk_gate_psr_reg/main_gate from AND2X1 to AND2X4. (CTS-152)
Information: Replaced the library cell of regs/clk_gate_opcode_reg/main_gate from AND2X1 to AND2X4. (CTS-152)
CTS: Prepare sources for clock domain clock
CTS: pin regs/clk_gate_opcode_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_psr_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_imem_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_acc_reg/U2/INP is explicit ignore pin
CTS: pin pc/clk_gate_addr_out_reg/U2/INP is explicit ignore pin

Pruning library cells (r/f, pwr)
    Min drive = 0.100698.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 73.78.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.100698.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.300965
CTS: BA: Max skew at toplevel pins = 0.000058

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = worst[5.000 5.000]
CTS:   max capacitance  = worst[150.000 150.000]     GUI = worst[600.000 600.000]     SDC = worst[150.000 150.000]
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: Design infomation
CTS:  total gate levels = 2
CTS: Root clock net clk
CTS:  clock gate levels = 2
CTS:    clock sink pins = 37
CTS:    level  2: gates = 5
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   NBUFFX16
CTS:   NBUFFX8
CTS:   NBUFFX32
CTS:   INVX32
CTS:   INVX16
CTS:   IBUFFX32
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVX32
CTS:   INVX16
CTS:   IBUFFX32
CTS:   INVX8
CTS:   IBUFFX16
CTS:   INVX4
CTS:   NBUFFX2
CTS:   IBUFFX8
CTS:   NBUFFX16
CTS:   NBUFFX8
CTS:   NBUFFX4
CTS:   NBUFFX32
CTS:   INVX2
CTS:   IBUFFX4
CTS:   INVX1
CTS:   IBUFFX2
CTS:   INVX0
CTS:   DELLN1X2
CTS:   DELLN2X2
CTS:   DELLN3X2
Information: Removing clock transition on clock clock ... (CTS-103)
Information: Removing clock transition on clock clock ... (CTS-103)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs/clk_gate_opcode_reg/ENCLK
CTS:        driving pin = regs/clk_gate_opcode_reg/main_gate/Q
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[5.000 5.000]
CTS:   max capacitance  = worst[150.000 150.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs/clk_gate_psr_reg/ENCLK
CTS:        driving pin = regs/clk_gate_psr_reg/main_gate/Q
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[5.000 5.000]
CTS:   max capacitance  = worst[150.000 150.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs/clk_gate_imem_reg/ENCLK
CTS:        driving pin = regs/clk_gate_imem_reg/main_gate/Q
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[5.000 5.000]
CTS:   max capacitance  = worst[150.000 150.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200

CTS: gate level 2 clock tree synthesis
CTS:          clock net = regs/clk_gate_acc_reg/ENCLK
CTS:        driving pin = regs/clk_gate_acc_reg/main_gate/Q
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[5.000 5.000]
CTS:   max capacitance  = worst[150.000 150.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200

CTS: gate level 2 clock tree synthesis
CTS:          clock net = pc/clk_gate_addr_out_reg/ENCLK
CTS:        driving pin = pc/clk_gate_addr_out_reg/main_gate/Q
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[5.000 5.000]
CTS:   max capacitance  = worst[150.000 150.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 200

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[5.000 5.000]
CTS:   max capacitance  = worst[150.000 150.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 200
CTS: nominal transition = 0.14702
Warning: CTS max_capacitance contstraint 150 is low for clustering; recommend removing it
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.384113
CTS: BA: Max skew at toplevel pins = 0.000024

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 150
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       6 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       2 buffers used (total size = 11.0592)
CTS:       8 clock nets total capacitance = worst[123.322 123.322]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       6 gated clock nets synthesized
CTS:       1 buffer trees inserted
CTS:       2 buffers used (total size = 11.0592)
CTS:       8 clock nets total capacitance = worst[123.322 123.322]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on ic-server
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 150
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clock
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clock
CTS: Prepare sources for clock domain clock
CTS: pin regs/clk_gate_psr_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_opcode_reg/U2/INP is explicit ignore pin
CTS: pin pc/clk_gate_addr_out_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_acc_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_imem_reg/U2/INP is explicit ignore pin

Pruning library cells (r/f, pwr)
    Min drive = 0.100698.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 73.78.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.100698.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTS: Prepare sources for clock domain clock

CTS: fixing DRC beyond exception pins under clock clk

CTS: gate level 2 DRC fixing (exception level 1)
CTS:          clock net = regs/clk_gate_imem_reg/n2
CTS:        driving pin = regs/clk_gate_imem_reg/U2/ZN
Information: no DRC fixing for dont_buffer_net regs/clk_gate_imem_reg/n2 (CTS-228)

CTS: gate level 2 DRC fixing (exception level 1)
CTS:          clock net = regs/clk_gate_acc_reg/n2
CTS:        driving pin = regs/clk_gate_acc_reg/U2/ZN
Information: no DRC fixing for dont_buffer_net regs/clk_gate_acc_reg/n2 (CTS-228)

CTS: gate level 2 DRC fixing (exception level 1)
CTS:          clock net = pc/clk_gate_addr_out_reg/n1
CTS:        driving pin = pc/clk_gate_addr_out_reg/U2/ZN
Information: no DRC fixing for dont_buffer_net pc/clk_gate_addr_out_reg/n1 (CTS-228)

CTS: gate level 2 DRC fixing (exception level 1)
CTS:          clock net = regs/clk_gate_opcode_reg/n1
CTS:        driving pin = regs/clk_gate_opcode_reg/U2/ZN
Information: no DRC fixing for dont_buffer_net regs/clk_gate_opcode_reg/n1 (CTS-228)

CTS: gate level 2 DRC fixing (exception level 1)
CTS:          clock net = regs/clk_gate_psr_reg/n2
CTS:        driving pin = regs/clk_gate_psr_reg/U2/ZN
Information: no DRC fixing for dont_buffer_net regs/clk_gate_psr_reg/n2 (CTS-228)

CTS: ------------------------------------------------
CTS: Summary of DRC fixing beyond exception pins
CTS: ------------------------------------------------
CTS:       1 clock domain completed
CTS:       5 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       5 gated clock nets beyond exception pins
CTS:       0 buffer trees inserted
CTS:       0 buffers used (total size = 0)

CTS: Reporting DRC violations beyond exception pins ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 150
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 200
CTS: 
CTS: Summary of DRC violations beyond exception pins
CTS:   Total number of transition violations  = 0
CTS:   Total number of capacitance violations = 0

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on ic-server
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
Load global CTS reference options from NID to stack
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clock 
Information: Design is detail routed.
Warning: CTO is in preroute mode, but the .ddc file is (partially) detail routed. (CTS-287)
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
CTS: Prepare sources for clock domain clock
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clock
CTS: Prepare sources for clock domain clock
CTS: pin regs/clk_gate_psr_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_opcode_reg/U2/INP is explicit ignore pin
CTS: pin pc/clk_gate_addr_out_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_acc_reg/U2/INP is explicit ignore pin
CTS: pin regs/clk_gate_imem_reg/U2/INP is explicit ignore pin

Pruning library cells (r/f, pwr)
    Min drive = 0.105733.
    Pruning DELLN2X2 because of a gain of 110.45.
    Pruning DELLN1X2 because of a gain of 73.78.
    Pruning DELLN3X2 because of a gain of 110.45.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

Pruning library cells (r/f, pwr)
    Min drive = 0.105733.
    Pruning IBUFFX2 because it is (w/ power-considered) inferior to INVX1.
    Pruning IBUFFX4 because it is (w/ power-considered) inferior to INVX2.
    Pruning IBUFFX8 because it is (w/ power-considered) inferior to INVX4.
    Pruning IBUFFX16 because it is (w/ power-considered) inferior to INVX8.
    Pruning IBUFFX32 because it is (w/ power-considered) inferior to INVX16.
    Final pruned buffer set (7 buffers):
        INVX0
        INVX1
        INVX2
        INVX4
        INVX8
        INVX16
        INVX32
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2, 
CTO-  :     DELLN2X2, 
CTO-  :     DELLN3X2, 
CTO-  :     IBUFFX16, 
CTO-  :     IBUFFX2, 
CTO-  :     IBUFFX32, 
CTO-  :     IBUFFX4, 
CTO-  :     IBUFFX8, 
CTO-  :     INVX0, 
CTO-  :     INVX1, 
CTO-  :     INVX16, 
CTO-  :     INVX2, 
CTO-  :     INVX32, 
CTO-  :     INVX4, 
CTO-  :     INVX8, 
CTO-  :     NBUFFX16, 
CTO-  :     NBUFFX2, 
CTO-  :     NBUFFX32, 
CTO-  :     NBUFFX4, 
CTO-  :     NBUFFX8, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2'.
Using primary inverters equivalent to 'INVX0'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.294043
Using the CTS integrated router

Selecting library cells for optimization
    Pruning slow or multistage gate DELLN2X2.
    Pruning slow or multistage gate DELLN1X2.
    Pruning slow or multistage gate DELLN3X2.
    Final pruned buffer set (5 buffers):
        NBUFFX4
        NBUFFX2
        NBUFFX8
        NBUFFX16
        NBUFFX32

    Final pruned inverter set (12 inverters):
        INVX0
        IBUFFX2
        INVX1
        IBUFFX4
        INVX2
        IBUFFX8
        INVX4
        IBUFFX16
        INVX8
        IBUFFX32
        INVX16
        INVX32


Initializing parameters for clock clock:
Root pin: clk
Using max_transition: 5.000 ns
Using max_capacitance: 0.150 pf
Using the following target skews for global optimization:
  Corner 'max': 0.138 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 5.000 ns
Using max_capacitance: 0.150 pf


Starting optimization for clock clock.
Using max_transition 5.000 ns
Using max_capacitance: 0.150 pf

******************************************
* Preoptimization report (clock 'clock') *
******************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.111 0.000 0.111)
    Estimated Insertion Delay (r/f/b) = (0.313  -inf 0.313)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.001  -inf 0.001)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.1 pf
  Max transition = 0.187 ns
  Cells = 8 (area=66.355202)
  Inverters = 2 (area=11.059200)
  Others = 5 (area=55.296001)
  Inverter Types
  ==============
    INVX0: 2
  Other Cells
  ===========
    AND2X4: 5

Report DRC violations for clock clock (initial)
Total 0 DRC violations for clock clock (initial)
 Start (0.202, 0.314), End (0.202, 0.314) 

RC optimization for clock 'clock'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
12%   25%   37%   50%   62%   75%   87%   100%   
12%   25%   37%   50%   62%   75%   87%   100%   
Coarse optimization for clock 'clock'
12%   25%   37%   50%   62%   75%   87%   100%   
12%   25%   37%   50%   62%   75%   87%   100%   
12%   25%   37%   50%   62%   75%   87%   100%   
12%   25%   37%   50%   62%   75%   87%   100%   
 Start (0.128, 0.254), End (0.128, 0.254) 

Detailed optimization for clock 'clock'
12%   25%   37%   50%   62%   75%   87%   100%   
Using max_transition 5.000 ns
Using max_capacitance: 0.150 pf
Starting optimization pass for clock clock:
Start path based optimization 
 Start (0.128, 0.253), End (0.128, 0.253) 

 Start (0.128, 0.253), End (0.128, 0.253) 

12%   25%   37%   50%   62%   75%   87%   100%   
 Start (0.128, 0.253), End (0.128, 0.253) 

 Start (0.128, 0.253), End (0.128, 0.253) 

 Start (0.128, 0.253), End (0.128, 0.253) 

 Start (0.128, 0.253), End (0.128, 0.253) 

 iteration 1: (0.120986, 0.253393) 
 iteration 2: (0.085186, 0.253393) 
 iteration 3: (0.055918, 0.253393) 
 iteration 4: (0.027606, 0.253393) 
 Total 4 cells sized on clock clock (SP)
 Start (0.128, 0.253), End (0.226, 0.253) 

 Start (0.226, 0.253), End (0.226, 0.253) 

Using max_transition 5.000 ns
Using max_capacitance: 0.150 pf
Switch to low metal layer for clock 'clock':

 Total 6 out of 8 nets switched to low metal layer for clock 'clock' with largest cap change 0.00 percent
 Start (0.226, 0.253), End (0.226, 0.253) 

Area recovery optimization for clock 'clock':
12%   25%   37%   50%   62%   75%   87%   100%   

 Total 0 buffers removed (all paths) for clock 'clock'

***************************************************
* Multicorner optimization report (clock 'clock') *
***************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.028 0.000 0.028)
    Estimated Insertion Delay (r/f/b) = (0.253  -inf 0.253)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.001 0.000 0.001)
    Estimated Insertion Delay (r/f/b) = (0.001  -inf 0.001)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.1 pf
  Max transition = 0.200 ns
  Cells = 8 (area=59.903999)
  Inverters = 2 (area=18.431999)
  Others = 5 (area=41.472000)
  Inverter Types
  ==============
    IBUFFX4: 1
    INVX0: 1
  Other Cells
  ===========
    AND2X2: 5


++ Longest path for clock clock in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     37   0    0 r (   0   17) 
 clk (port)                                      0   0    0 r (   0   17) 
 clk (net)                             11  44                 
 pc/clk_gate_addr_out_reg/main_gate/IN2 (AND2X2)
                                                 2   1    1 r (  94   20) 
 pc/clk_gate_addr_out_reg/main_gate/Q (AND2X2) 180 252  253 r (  95   19) 
 pc/clk_gate_addr_out_reg/ENCLK (net)   8  18                 
 pc/addr_out_reg_3_/CLK (DFFARX1)              180   1  253 r ( 117   43) 


++ Shortest path for clock clock in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     37   0    0 r (   0   17) 
 clk (port)                                      0   0    0 r (   0   17) 
 clk (net)                             11  44                 
 regs/clk_gate_psr_reg/main_gate/IN2 (AND2X2)    2   1    1 r (  83   10) 
 regs/clk_gate_psr_reg/main_gate/Q (AND2X2)    143 225  226 r (  82   11) 
 regs/clk_gate_psr_reg/ENCLK (net)      3  10                 
 regs/psr_reg_0_/CLK (DFFARX1)                 143   0  226 r ( 101    8) 


++ Longest path for clock clock in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     37   0    0 r (   0   17) 
 clk (port)                                      0   0    0 r (   0   17) 
 clk (net)                             11  44                 
 pc/clk_gate_addr_out_reg/main_gate/IN2 (AND2X2)
                                                 3   1    1 r (  94   20) 
 pc/clk_gate_addr_out_reg/main_gate/Q (AND2X2)   0   0    1 r (  95   19) 
 pc/clk_gate_addr_out_reg/ENCLK (net)   8  18                 
 pc/addr_out_reg_5_/CLK (DFFARX1)                1   0    1 r ( 115   54) 


++ Shortest path for clock clock in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                     37   0    0 r (   0   17) 
 clk (port)                                      0   0    0 r (   0   17) 
 clk (net)                             11  44                 
 regs/clk_gate_opcode_reg/main_gate/IN2 (AND2X2)
                                                 1   0    0 r (  11   39) 
 regs/clk_gate_opcode_reg/main_gate/Q (AND2X2)   0   0    0 r (  10   40) 
 regs/clk_gate_opcode_reg/ENCLK (net)   8  13                 
 regs/opcode_reg_6_/CLK (DFFARX1)                0   0    0 r (   8   39) 

Report DRC violations for clock clock (final)
Total 0 DRC violations for clock clock (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:25 2014
****************************************
Std cell utilization: 78.96%  (5195/(6579-0))
(Non-fixed + Fixed)
Std cell utilization: 78.69%  (5100/(6579-98))
(Non-fixed only)
Chip area:            6579     sites, bbox (7.00 7.00 130.84 55.96) um
Std cell area:        5195     sites, (non-fixed:5100   fixed:95)
                      410      cells, (non-fixed:398    fixed:12)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      98       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       31 
Avg. std cell width:  4.40 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 17)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:25 2014
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 9 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:25 2014
****************************************

avg cell displacement:    2.320 um ( 0.81 row height)
max cell displacement:    4.800 um ( 1.67 row height)
std deviation:            1.182 um ( 0.41 row height)
number of cell moved:        23 cells (out of 398 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 4 out of 7 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Performing optimization...

  Loading design 'cpu'
Information: Input delay ('rise') on clock port 'clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clock' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clock' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4700.2
  Total fixed cell area: 87.6
  Total physical cell area: 4787.7
  Core area: (7000 7000 130840 55960)


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4787.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00    4787.7      0.00       0.0       0.0                          
    0:00:00    4787.7      0.00       0.0       0.0                          
    0:00:00    4787.7      0.00       0.0       0.0                          
    0:00:00    4787.7      0.00       0.0       0.0                          
    0:00:00    4787.7      0.00       0.0       0.0                          
    0:00:00    4787.7      0.00       0.0       0.0                          
    0:00:00    4787.7      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.
[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:27 2014
****************************************
Std cell utilization: 78.96%  (5195/(6579-0))
(Non-fixed + Fixed)
Std cell utilization: 78.69%  (5100/(6579-98))
(Non-fixed only)
Chip area:            6579     sites, bbox (7.00 7.00 130.84 55.96) um
Std cell area:        5195     sites, (non-fixed:5100   fixed:95)
                      410      cells, (non-fixed:398    fixed:12)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      98       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       31 
Avg. std cell width:  4.40 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 17)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:27 2014
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 381 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:27 2014
****************************************

avg cell displacement:    0.771 um ( 0.27 row height)
max cell displacement:    4.351 um ( 1.51 row height)
std deviation:            0.432 um ( 0.15 row height)
number of cell moved:       362 cells (out of 398 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4700.2
  Total fixed cell area: 87.6
  Total physical cell area: 4787.7
  Core area: (7000 7000 130840 55960)


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    4787.7      0.00       0.0       0.0                          
    0:00:02    4787.7      0.00       0.0       0.0                          
    0:00:02    4787.7      0.00       0.0       0.0                          
    0:00:02    4787.7      0.00       0.0       0.0                          
    0:00:02    4787.7      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)

  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:27 2014
****************************************
Std cell utilization: 78.96%  (5195/(6579-0))
(Non-fixed + Fixed)
Std cell utilization: 78.69%  (5100/(6579-98))
(Non-fixed only)
Chip area:            6579     sites, bbox (7.00 7.00 130.84 55.96) um
Std cell area:        5195     sites, (non-fixed:5100   fixed:95)
                      410      cells, (non-fixed:398    fixed:12)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      98       sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       31 
Avg. std cell width:  4.40 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 17)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:27 2014
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : cpu
  Version: H-2013.03-ICC-SP2
  Date   : Mon Feb  3 15:26:27 2014
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 4700.2
  Total fixed cell area: 87.6
  Total physical cell area: 4787.7
  Core area: (7000 7000 130840 55960)

[begin initializing data for legality checker]
Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(137840,62960). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(137840,62960). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   12  Alloctr   12  Proc  687 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,137.84,62.96)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   12  Alloctr   13  Proc  687 
Net statistics:
Total number of nets     = 449
Number of nets to route  = 13
2 nets are partially connected,
 of which 0 are detail routed and 2 are global routed.
6 nets are fully connected,
 of which 1 are detail routed and 5 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   12  Alloctr   13  Proc  687 
Average gCell capacity  3.18     on layer (1)    M1
Average gCell capacity  8.96     on layer (2)    M2
Average gCell capacity  4.54     on layer (3)    M3
Average gCell capacity  4.40     on layer (4)    M4
Average gCell capacity  2.15     on layer (5)    M5
Average gCell capacity  2.28     on layer (6)    M6
Average gCell capacity  1.14     on layer (7)    M7
Average gCell capacity  0.74     on layer (8)    M8
Average gCell capacity  0.52     on layer (9)    M9
Average number of tracks per gCell 9.38  on layer (1)    M1
Average number of tracks per gCell 9.19  on layer (2)    M2
Average number of tracks per gCell 4.71  on layer (3)    M3
Average number of tracks per gCell 4.62  on layer (4)    M4
Average number of tracks per gCell 2.43  on layer (5)    M5
Average number of tracks per gCell 2.32  on layer (6)    M6
Average number of tracks per gCell 1.24  on layer (7)    M7
Average number of tracks per gCell 0.79  on layer (8)    M8
Average number of tracks per gCell 0.67  on layer (9)    M9
Number of gCells = 8883
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   12  Alloctr   13  Proc  687 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   12  Alloctr   13  Proc  687 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   12  Alloctr   13  Proc  687 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   12  Alloctr   13  Proc  687 
Initial. Routing result:
Initial. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.14%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.28%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.28%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 553.49
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 9.81
Initial. Layer M3 wire length = 256.49
Initial. Layer M4 wire length = 178.60
Initial. Layer M5 wire length = 108.59
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 217
Initial. Via VIA12C count = 70
Initial. Via VIA23C count = 70
Initial. Via VIA34C count = 62
Initial. Via VIA45C count = 15
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   12  Alloctr   13  Proc  687 
phase1. Routing result:
phase1. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.14%)
phase1. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.28%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.28%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 553.49
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 9.81
phase1. Layer M3 wire length = 256.49
phase1. Layer M4 wire length = 178.60
phase1. Layer M5 wire length = 108.59
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 217
phase1. Via VIA12C count = 70
phase1. Via VIA23C count = 70
phase1. Via VIA34C count = 62
phase1. Via VIA45C count = 15
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   12  Alloctr   13  Proc  687 
phase2. Routing result:
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.14%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.28%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.28%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 553.49
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 9.81
phase2. Layer M3 wire length = 256.49
phase2. Layer M4 wire length = 178.60
phase2. Layer M5 wire length = 108.59
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 217
phase2. Via VIA12C count = 70
phase2. Via VIA23C count = 70
phase2. Via VIA34C count = 62
phase2. Via VIA45C count = 15
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   12  Alloctr   13  Proc  687 

Congestion utilization per direction:
Average vertical track utilization   =  0.65 %
Peak    vertical track utilization   = 18.75 %
Average horizontal track utilization =  1.70 %
Peak    horizontal track utilization = 37.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   12  Alloctr   13  Proc  687 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   12  Alloctr   13  Proc  687 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   12  Alloctr   12  Proc  687 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   10  Alloctr   10  Proc  687 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 37 of 209


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   10  Alloctr   11  Proc  687 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   10  Alloctr   11  Proc  687 

Number of wires with overlap after iteration 1 = 7 of 160


Wire length and via report:
---------------------------
Number of M1 wires: 7            POLYCON: 0
Number of M2 wires: 48           VIA12C: 66
Number of M3 wires: 43           VIA23C: 68
Number of M4 wires: 51           VIA34C: 62
Number of M5 wires: 11           VIA45C: 14
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 160               vias: 210

Total M1 wire length: 3.6
Total M2 wire length: 31.0
Total M3 wire length: 259.9
Total M4 wire length: 171.5
Total M5 wire length: 107.8
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 573.9

Longest M1 wire length: 0.8
Longest M2 wire length: 3.2
Longest M3 wire length: 65.9
Longest M4 wire length: 19.2
Longest M5 wire length: 31.4
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   10  Alloctr   10  Proc  687 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Dr init] Total (MB): Used   10  Alloctr   11  Proc  687 
Total number of nets = 449, of which 0 are not extracted
Total number of open nets = 435, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/10 Partitions, Violations =   0
Routed  2/10 Partitions, Violations =   0
Routed  3/10 Partitions, Violations =   0
Routed  4/10 Partitions, Violations =   0
Routed  5/10 Partitions, Violations =   0
Routed  6/10 Partitions, Violations =   0
Routed  8/10 Partitions, Violations =   0
Routed  9/10 Partitions, Violations =   0
Routed  10/10 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Iter 0] Total (MB): Used   11  Alloctr   12  Proc  687 

End DR iteration 0 with 10 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   10  Alloctr   11  Proc  687 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   10  Alloctr   11  Proc  687 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    586 micron
Total Number of Contacts =             207
Total Number of Wires =                161
Total Number of PtConns =              49
Total Number of Routable Wires =       161
Total Routable Wire Length =           575 micron
        Layer          M1 :          3 micron
        Layer          M2 :         35 micron
        Layer          M3 :        267 micron
        Layer          M4 :        174 micron
        Layer          M5 :        108 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         13
        Via        VIA34C :         11
        Via   VIA34C(rot) :         49
        Via        VIA23C :         68
        Via   VIA12C(rot) :         66

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 207 vias)
 
    Layer VIA1       =  0.00% (0      / 66      vias)
        Un-optimized = 100.00% (66      vias)
    Layer VIA2       =  0.00% (0      / 68      vias)
        Un-optimized = 100.00% (68      vias)
    Layer VIA3       =  0.00% (0      / 60      vias)
        Un-optimized = 100.00% (60      vias)
    Layer VIA4       =  0.00% (0      / 13      vias)
        Un-optimized = 100.00% (13      vias)
 
  Total double via conversion rate    =  0.00% (0 / 207 vias)
 
    Layer VIA1       =  0.00% (0      / 66      vias)
    Layer VIA2       =  0.00% (0      / 68      vias)
    Layer VIA3       =  0.00% (0      / 60      vias)
    Layer VIA4       =  0.00% (0      / 13      vias)
 

Total number of nets = 449
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'cpu'




Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (13/448 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clock' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : cpu
Version: H-2013.03-ICC-SP2
Date   : Mon Feb  3 15:26:28 2014
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clock                37        2         7         0.0336    0.2591      0             18.4320
 
****************************************
Report : qor
Design : cpu
Version: H-2013.03-ICC-SP2
Date   : Mon Feb  3 15:26:28 2014
****************************************


  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.55
  Critical Path Slack:           2.26
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:        238
  Leaf Cell Count:                410
  Buf/Inv Cell Count:              53
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:       362
  Sequential Cell Count:           48
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3338.956804
  Noncombinational Area:  1448.755225
  Buf/Inv Area:            302.284807
  Macro/Black Box Area:      0.000000
  Net Area:                219.966799
  Net XLength        :        7128.64
  Net YLength        :        4842.87
  -----------------------------------
  Cell Area:              4787.712029
  Design Area:            5007.678828
  Net Length        :        11971.51


  Design Rules
  -----------------------------------
  Total Number of Nets:           451
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ic-server

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.11
  Logic Optimization:                  0.98
  Mapping Optimization:                3.62
  -----------------------------------------
  Overall Compile Time:                6.44
  Overall Compile Wall Clock Time:     8.15

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


clock_opt completed Successfully
1
derive_pg_connection -power_net {vdd} -ground_net {gnd}
Information: connected 2 power ports and 2 ground ports
1
derive_pg_connection -power_net {vdd} -ground_net {gnd} -tie
reconnected total 0 tie highs and 0 tie lows
1
# Save post-CTS
save_mw_cel -as "${my_toplevel}_postCTS"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_postCTS. (UIG-5)
1
#------------------------------------------
# ROUTING
#------------------------------------------
check_physical_design -stage pre_route_opt
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_ilm
Information: Disabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
checking routeability zrt...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_route_opt
Design : cpu
Version: H-2013.03-ICC-SP2
Date   : Mon Feb  3 15:26:29 2014
**************************************************
Total messages: 0 errors, 75 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  PSYN-523      2               Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  ZRT-015       1               Ignore contact %s.
  ZRT-026       1               Layer %s pitch %.3f may be too small: wire/via-...
  ZRT-027       1               Ignore %d top cell ports with no pins.
  ZRT-042       70              Contact %s's %s layer enclosure %s does not sat...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_route_opt_2014Feb03152628_21044/index.html
1
route_opt -area_recovery
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Area                                  : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Error: cannot register file name /home/lse_dci01/Ejercicios/tp final/backend/dgen/pnr/mw_orca_lib/ROUTE/cpu_floorplan.21044.tim.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Mon Feb  3 15:26:29 2014

  Beginning initial routing 
  --------------------------

Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clock' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clock' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : cpu
Version: H-2013.03-ICC-SP2
Date   : Mon Feb  3 15:26:29 2014
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: WORST   Library: saed90nm_max
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  4.30%

  Startpoint: regs/opcode_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: pc/clk_gate_addr_out_reg/latch
            (positive level-sensitive latch clocked by clock')
  Path Group: clock
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clock (rise edge)                                 0.00       0.00
  clock network delay (propagated)                        0.24       0.24
  regs/opcode_reg_2_/CLK (DFFARX1)                        0.00       0.24 r
  regs/opcode_reg_2_/Q (DFFARX1)                          0.78       1.01 f
  regs/opcode[2] (regs)                                   0.00       1.01 f
  mcu/opcode[2] (mcu)                                     0.00       1.01 f
  mcu/U10/ZN (INVX0)                                      0.22 *     1.23 r
  mcu/U40/Q (AND3X1)                                      0.39 *     1.62 r
  mcu/U34/Q (AND3X1)                                      0.31 *     1.94 r
  mcu/U33/Q (OA221X1)                                     0.56 *     2.50 r
  mcu/pc_load (mcu)                                       0.00       2.50 r
  pc/load (pc)                                            0.00       2.50 r
  pc/U4/ZN (INVX0)                                        0.15 *     2.65 f
  pc/U6/QN (NAND2X0)                                      0.13 *     2.78 r
  pc/clk_gate_addr_out_reg/EN (SNPS_CLOCK_GATE_HIGH_pc)
                                                          0.00       2.78 r
  pc/clk_gate_addr_out_reg/latch/D (LATCHX1)              0.00 *     2.78 r
  data arrival time                                                  2.78

  clock clock' (rise edge)                                5.00       5.00
  clock network delay (propagated)                        0.05       5.05
  pc/clk_gate_addr_out_reg/latch/CLK (LATCHX1)            0.00       5.05 r
  time borrowed from endpoint                             0.00       5.05
  data required time                                                 5.05
  --------------------------------------------------------------------------
  data required time                                                 5.05
  data arrival time                                                 -2.78
  --------------------------------------------------------------------------
  slack (MET)                                                        2.26

  Time Borrowing Information
  --------------------------------------------------------------
  clock' pulse width                                      4.99   
  library setup time                                     -0.22   
  --------------------------------------------------------------
  max time borrow                                         4.78   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


Error: cannot register file name /home/lse_dci01/Ejercicios/tp final/backend/dgen/pnr/mw_orca_lib/ROUTE/cpu_floorplan.21044.tim.
ROPT:    Initial Route Done             Mon Feb  3 15:26:29 2014
 
****************************************
Report : qor
Design : cpu
Version: H-2013.03-ICC-SP2
Date   : Mon Feb  3 15:26:29 2014
****************************************


  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.55
  Critical Path Slack:           2.26
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:        238
  Leaf Cell Count:                410
  Buf/Inv Cell Count:              53
  CT Buf/Inv Cell Count:            7
  Combinational Cell Count:       362
  Sequential Cell Count:           48
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3338.956804
  Noncombinational Area:  1448.755225
  Buf/Inv Area:            302.284807
  Macro/Black Box Area:      0.000000
  Net Area:                219.966799
  Net XLength        :        7128.64
  Net YLength        :        4842.87
  -----------------------------------
  Cell Area:              4787.712029
  Design Area:            5007.678828
  Net Length        :        11971.51


  Design Rules
  -----------------------------------
  Total Number of Nets:           451
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ic-server

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.11
  Logic Optimization:                  0.98
  Mapping Optimization:                3.62
  -----------------------------------------
  Overall Compile Time:                6.44
  Overall Compile Wall Clock Time:     8.15

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
# Save the routing
save_mw_cel -as "${my_toplevel}_routed"
Information: Saved design named cpu_routed. (UIG-5)
1
# Add Stdcell fillers
insert_stdcell_filler -cell_with_metal {SHFILL1} -connect_to_power vdd -connect_to_ground gnd
 VA selected:  
-->clean up DB before adding filler



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    410 placeable cells
    0 cover cells
    35 IO cells/pins
    445 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 17 horizontal rows
    8 pre-routes for placement blockage/checking
    142 pre-routes for map congestion calculation
    Auto Set : first cut = vertical
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = vertical
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 17 row segments
  Processing filler cells...
WARNING : cell <SHFILL1> is not of std filler cell subtype
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <SHFILL1> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL1!1
    The last filler cell name is xofiller!SHFILL1!1384
    1384 filler cells with master <SHFILL1> were inserted
=== End of Filler Cell Insertion ===


Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   10  Alloctr   11  Proc  687 
Warning: 2 standard cell PG pins connected to net NULL and not PG. (ZRT-416)

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 0
Partition 2, Fillers with Violations = 0
[End Removing Filler Cells] Elapsed real time: 0:00:00 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End Removing Filler Cells] Total (MB): Used   11  Alloctr   11  Proc  687 
Updating the database ...
Deleted 0 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                2768 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  2768 (MW-339)
derive_pg_connection -power_net {vdd} -ground_net {gnd}
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -power_net {vdd} -ground_net {gnd} -tie
reconnected total 0 tie highs and 0 tie lows
1
if {[verify_lvs -ignore_floating_port] == 0} {
        echo "LVS error"
        exit; # Exits ICC if a serious linking problem is encontered
}
Create error cell cpu_floorplan_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : area  [(1.960,0.000), (2.120,0.160)]    0.0256 um sqr.
ERROR : area  [(14.120,0.000), (14.280,0.160)]  0.0256 um sqr.
ERROR : area  [(26.280,0.000), (26.440,0.160)]  0.0256 um sqr.
ERROR : area  [(38.440,0.000), (38.600,0.160)]  0.0256 um sqr.
ERROR : area  [(50.600,0.000), (50.760,0.160)]  0.0256 um sqr.
ERROR : area  [(62.760,0.000), (62.920,0.160)]  0.0256 um sqr.
ERROR : area  [(74.920,0.000), (75.080,0.160)]  0.0256 um sqr.
ERROR : area  [(87.080,0.000), (87.240,0.160)]  0.0256 um sqr.
ERROR : area  [(99.240,0.000), (99.400,0.160)]  0.0256 um sqr.
ERROR : area  [(111.400,0.000), (111.560,0.160)]        0.0256 um sqr.
ERROR : area  [(123.560,0.000), (123.720,0.160)]        0.0256 um sqr.
ERROR : area  [(135.720,0.000), (135.880,0.160)]        0.0256 um sqr.
ERROR : area  [(1.960,62.800), (2.120,62.960)]  0.0256 um sqr.
ERROR : area  [(14.120,62.800), (14.280,62.960)]        0.0256 um sqr.
ERROR : area  [(26.280,62.800), (26.440,62.960)]        0.0256 um sqr.
ERROR : area  [(38.440,62.800), (38.600,62.960)]        0.0256 um sqr.
ERROR : area  [(50.600,62.800), (50.760,62.960)]        0.0256 um sqr.
ERROR : area  [(62.760,62.800), (62.920,62.960)]        0.0256 um sqr.
ERROR : area  [(74.920,62.800), (75.080,62.960)]        0.0256 um sqr.
ERROR : area  [(87.080,62.800), (87.240,62.960)]        0.0256 um sqr.
ERROR : There are more errors than default Max Error Number 20.
Total area error in layer 2 is 20.  Elapsed =    0:00:00, CPU =    0:00:00
ERROR : area  [(0.000,3.720), (0.160,3.880)]    0.0256 um sqr.
ERROR : area  [(137.680,3.720), (137.840,3.880)]        0.0256 um sqr.
ERROR : area  [(137.680,17.160), (137.840,17.320)]      0.0256 um sqr.
ERROR : area  [(0.000,31.240), (0.160,31.400)]  0.0256 um sqr.
ERROR : area  [(137.680,31.240), (137.840,31.400)]      0.0256 um sqr.
ERROR : area  [(0.000,44.680), (0.160,44.840)]  0.0256 um sqr.
ERROR : area  [(137.680,44.680), (137.840,44.840)]      0.0256 um sqr.
ERROR : area  [(0.000,58.760), (0.160,58.920)]  0.0256 um sqr.
ERROR : area  [(137.680,58.760), (137.840,58.920)]      0.0256 um sqr.
Total area error in layer 3 is 9.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
ERROR : Logical Net opcode[5] is open.
        Node 232 is in the region ((17,48),(17,49)).
        Node 234 is in the region ((19,48),(20,48)).
        Total seperated nodes are 2.
        Potential connection region ((16, 47), (20, 49)).
ERROR : Logical Net opcode[7] is open.
        Node 831 is in the region ((17,30),(17,32)).
        Node 933 is in the region ((20,27),(21,27)).
        Node 830 is in the region ((20,30),(21,31)).
        Total seperated nodes are 3.
        Potential connection region ((16, 26), (21, 31)).
ERROR : Logical Net opcode_update is open.
        Node 1272 is in the region ((18,17),(18,17)).
        Node 1373 is in the region ((14,13),(15,13)).
        Node 1173 is in the region ((16,18),(16,19)).
        Node 1539 is in the region ((17,7),(17,9)).
        Total seperated nodes are 4.
        Potential connection region ((14, 8), (19, 19)).
ERROR : Logical Net imem_update is open.
        Node 1178 is in the region ((118,17),(118,17)).
        Node 1275 is in the region ((18,16),(18,18)).
        Node 1280 is in the region ((118,14),(119,15)).
        Node 1058 is in the region ((12,23),(12,23)).
        Node 1459 is in the region ((8,10),(8,11)).
        Total seperated nodes are 5.
        Potential connection region ((7, 10), (119, 24)).
ERROR : Logical Net dmem_write is open.
        Node 8 is in the region ((137,17),(137,17)).
        Node 1143 is in the region ((44,20),(45,20)).
        Node 1152 is in the region ((33,18),(33,21)).
        Node 1245 is in the region ((43,17),(44,17)).
        Node 587 is in the region ((46,34),(46,34)).
        Node 318 is in the region ((43,45),(44,46)).
        Node 309 is in the region ((52,45),(52,46)).
        Node 189 is in the region ((76,48),(77,48)).
        Node 281 is in the region ((70,45),(71,46)).
        Node 729 is in the region ((113,28),(113,28)).
        Node 1243 is in the region ((47,17),(48,17)).
        Total seperated nodes are 11.
        Potential connection region ((32, 16), (138, 49)).
ERROR : Logical Net dmem_port_addr[0] is open.
        Node 15 is in the region ((68,62),(69,62)).
        Node 944 is in the region ((117,22),(117,22)).
        Node 995 is in the region ((69,24),(69,26)).
        Node 921 is in the region ((40,25),(40,26)).
        Total seperated nodes are 4.
        Potential connection region ((39, 21), (118, 63)).
ERROR : Logical Net dmem_port_addr[1] is open.
        Node 25 is in the region ((135,0),(135,0)).
        Node 722 is in the region ((120,28),(120,28)).
        Node 814 is in the region ((35,28),(35,28)).
        Node 1113 is in the region ((71,19),(71,20)).
        Total seperated nodes are 4.
        Potential connection region ((34, -1), (136, 29)).
ERROR : Logical Net dmem_port_addr[2] is open.
        Node 26 is in the region ((123,0),(123,0)).
        Node 618 is in the region ((119,34),(119,34)).
        Node 705 is in the region ((32,34),(32,34)).
        Node 760 is in the region ((78,30),(78,32)).
        Total seperated nodes are 4.
        Potential connection region ((31, -1), (124, 35)).
ERROR : Logical Net dmem_port_addr[3] is open.
        Node 27 is in the region ((111,0),(111,0)).
        Node 424 is in the region ((113,39),(113,40)).
        Node 405 is in the region ((31,43),(31,43)).
        Node 660 is in the region ((81,33),(81,35)).
        Total seperated nodes are 4.
        Potential connection region ((30, -1), (114, 44)).
ERROR : Logical Net dmem_port_addr[4] is open.
        Node 28 is in the region ((99,0),(99,0)).
        Node 171 is in the region ((111,48),(111,49)).
        Node 327 is in the region ((25,45),(26,45)).
        Node 649 is in the region ((89,33),(90,35)).
        Total seperated nodes are 4.
        Potential connection region ((25, -1), (112, 49)).
ERROR : Logical Net dmem_port_addr[5] is open.
        Node 29 is in the region ((87,0),(87,0)).
        Node 124 is in the region ((108,51),(108,51)).
        Node 312 is in the region ((46,45),(46,45)).
        Node 639 is in the region ((96,33),(96,35)).
        Total seperated nodes are 4.
        Potential connection region ((45, -1), (109, 52)).
ERROR : Logical Net dmem_port_addr[6] is open.
        Node 30 is in the region ((74,0),(75,0)).
        Node 344 is in the region ((110,43),(110,43)).
        Node 958 is in the region ((103,24),(103,26)).
        Node 221 is in the region ((43,48),(43,49)).
        Total seperated nodes are 4.
        Potential connection region ((42, -1), (111, 49)).
ERROR : Logical Net dmem_port_addr[7] is open.
        Node 31 is in the region ((62,0),(62,0)).
        Node 504 is in the region ((116,37),(116,37)).
        Node 952 is in the region ((110,22),(112,23)).
        Node 592 is in the region ((42,34),(42,34)).
        Total seperated nodes are 4.
        Potential connection region ((41, -1), (117, 38)).
ERROR : Logical Net dmem_port_value[0] is open.
        Node 32 is in the region ((50,0),(50,0)).
        Node 1029 is in the region ((40,24),(41,25)).
        Node 1244 is in the region ((50,16),(51,18)).
        Total seperated nodes are 3.
        Potential connection region ((40, -1), (51, 25)).
ERROR : Logical Net dmem_port_value[1] is open.
        Node 33 is in the region ((38,0),(38,0)).
        Node 1142 is in the region ((43,19),(43,20)).
        Node 813 is in the region ((36,29),(36,29)).
        Total seperated nodes are 3.
        Potential connection region ((35, -1), (44, 30)).
ERROR : Logical Net dmem_port_value[2] is open.
        Node 34 is in the region ((26,0),(26,0)).
        Node 597 is in the region ((33,34),(34,35)).
        Node 700 is in the region ((44,33),(45,35)).
        Total seperated nodes are 3.
        Potential connection region ((25, -1), (45, 35)).
ERROR : Logical Net dmem_port_value[3] is open.
        Node 35 is in the region ((14,0),(14,0)).
        Node 409 is in the region ((32,42),(32,42)).
        Node 316 is in the region ((42,44),(42,46)).
        Total seperated nodes are 3.
        Potential connection region ((13, -1), (43, 45)).
ERROR : Logical Net dmem_port_value[4] is open.
        Node 36 is in the region ((1,0),(2,0)).
        Node 324 is in the region ((27,46),(27,46)).
        Node 307 is in the region ((50,44),(51,46)).
        Total seperated nodes are 3.
        Potential connection region ((1, -1), (51, 47)).
ERROR : Logical Net dmem_port_value[5] is open.
        Node 2 is in the region ((137,58),(137,58)).
        Node 305 is in the region ((47,46),(48,46)).
        Node 187 is in the region ((78,47),(78,49)).
        Total seperated nodes are 3.
        Potential connection region ((47, 45), (138, 59)).
ERROR : Logical Net dmem_port_value[6] is open.
        Node 4 is in the region ((137,44),(137,44)).
        Node 218 is in the region ((41,47),(42,48)).
        Node 283 is in the region ((69,44),(69,46)).
        Total seperated nodes are 3.
        Potential connection region ((41, 43), (138, 48)).
ERROR : There are more errors than default Max Error Number 20.
** Total OPEN Nets are 20.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:00, CPU =    0:00:00
Update error cell ...
#------------------------------------------
# POST-ROUTE OPTIMIZATIONS
#------------------------------------------
insert_zrt_redundant_vias
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Warning: Contact VIA12A's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12A's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact POLYCON's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12B's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA12C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA23C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA34C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA45C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA56C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA67C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA78C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   10  Alloctr   11  Proc  687 

Redundant via optimization will attempt to replace the following vias: 

      VIA12A    -> VIA12C_2x1(r) VIA12B_2x1    VIA12C_2x1    VIA12B_2x1(r)
                   VIA12C_1x2(r) VIA12B_1x2    VIA12C_1x2    VIA12B_1x2(r)

      VIA12A(r) -> VIA12C_2x1(r) VIA12B_2x1    VIA12C_2x1    VIA12B_2x1(r)
                   VIA12C_1x2(r) VIA12B_1x2    VIA12C_1x2    VIA12B_1x2(r)

       VIA23    -> VIA23C_1x2    VIA23C_1x2(r) VIA23C_2x1    VIA23C_2x1(r)

       VIA23(r) -> VIA23C_1x2    VIA23C_1x2(r) VIA23C_2x1    VIA23C_2x1(r)

       VIA34    -> VIA34C_2x1(r) VIA34C_2x1    VIA34C_1x2(r) VIA34C_1x2   

       VIA34(r) -> VIA34C_2x1(r) VIA34C_2x1    VIA34C_1x2(r) VIA34C_1x2   

       VIA45    -> VIA45C_1x2    VIA45C_1x2(r) VIA45C_2x1    VIA45C_2x1(r)

       VIA45(r) -> VIA45C_1x2    VIA45C_1x2(r) VIA45C_2x1    VIA45C_2x1(r)

       VIA56    -> VIA56C_2x1(r) VIA56C_2x1    VIA56C_1x2(r) VIA56C_1x2   

       VIA56(r) -> VIA56C_2x1(r) VIA56C_2x1    VIA56C_1x2(r) VIA56C_1x2   

       VIA67    -> VIA67C_1x2    VIA67C_1x2(r) VIA67C_2x1    VIA67C_2x1(r)

       VIA67(r) -> VIA67C_1x2    VIA67C_1x2(r) VIA67C_2x1    VIA67C_2x1(r)

       VIA78    -> VIA78C_2x1(r) VIA78C_2x1    VIA78C_1x2(r) VIA78C_1x2   

       VIA78(r) -> VIA78C_2x1(r) VIA78C_2x1    VIA78C_1x2(r) VIA78C_1x2   

       VIA89    -> VIA89C_1x2    VIA89C_1x2(r) VIA89C_2x1    VIA89C_2x1(r)

       VIA89(r) -> VIA89C_1x2    VIA89C_1x2(r) VIA89C_2x1    VIA89C_2x1(r)

      VIA12B    -> VIA12C_2x1(r) VIA12B_2x1    VIA12C_2x1    VIA12B_2x1(r)
                   VIA12C_1x2(r) VIA12B_1x2    VIA12C_1x2    VIA12B_1x2(r)

      VIA12B(r) -> VIA12C_2x1(r) VIA12B_2x1    VIA12C_2x1    VIA12B_2x1(r)
                   VIA12C_1x2(r) VIA12B_1x2    VIA12C_1x2    VIA12B_1x2(r)

      VIA12C    -> VIA12C_2x1(r) VIA12B_2x1    VIA12C_2x1    VIA12B_2x1(r)
                   VIA12C_1x2(r) VIA12B_1x2    VIA12C_1x2    VIA12B_1x2(r)

      VIA12C(r) -> VIA12C_2x1(r) VIA12B_2x1    VIA12C_2x1    VIA12B_2x1(r)
                   VIA12C_1x2(r) VIA12B_1x2    VIA12C_1x2    VIA12B_1x2(r)

      VIA23C    -> VIA23C_1x2    VIA23C_1x2(r) VIA23C_2x1    VIA23C_2x1(r)

      VIA23C(r) -> VIA23C_1x2    VIA23C_1x2(r) VIA23C_2x1    VIA23C_2x1(r)

      VIA34C    -> VIA34C_2x1(r) VIA34C_2x1    VIA34C_1x2(r) VIA34C_1x2   

      VIA34C(r) -> VIA34C_2x1(r) VIA34C_2x1    VIA34C_1x2(r) VIA34C_1x2   

      VIA45C    -> VIA45C_1x2    VIA45C_1x2(r) VIA45C_2x1    VIA45C_2x1(r)

      VIA45C(r) -> VIA45C_1x2    VIA45C_1x2(r) VIA45C_2x1    VIA45C_2x1(r)

      VIA56C    -> VIA56C_2x1(r) VIA56C_2x1    VIA56C_1x2(r) VIA56C_1x2   

      VIA56C(r) -> VIA56C_2x1(r) VIA56C_2x1    VIA56C_1x2(r) VIA56C_1x2   

      VIA67C    -> VIA67C_1x2    VIA67C_1x2(r) VIA67C_2x1    VIA67C_2x1(r)

      VIA67C(r) -> VIA67C_1x2    VIA67C_1x2(r) VIA67C_2x1    VIA67C_2x1(r)

      VIA78C    -> VIA78C_2x1(r) VIA78C_2x1    VIA78C_1x2(r) VIA78C_1x2   

      VIA78C(r) -> VIA78C_2x1(r) VIA78C_2x1    VIA78C_1x2(r) VIA78C_1x2   

      VIA89C    -> VIA89C_1x2    VIA89C_1x2(r) VIA89C_2x1    VIA89C_2x1(r)

      VIA89C(r) -> VIA89C_1x2    VIA89C_1x2(r) VIA89C_2x1    VIA89C_2x1(r)



        There were 30 out of 1512 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Technology Processing] Total (MB): Used   11  Alloctr   12  Proc  687 

Begin Redundant via insertion ...

Routed  1/2 Partitions, Violations =    0
Routed  2/2 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    568 micron
Total Number of Contacts =             207
Total Number of Wires =                137
Total Number of PtConns =              0
Total Number of Routable Wires =       137
Total Routable Wire Length =           568 micron
        Layer              M1 :          2 micron
        Layer              M2 :         27 micron
        Layer              M3 :        259 micron
        Layer              M4 :        172 micron
        Layer              M5 :        108 micron
        Layer              M6 :          0 micron
        Layer              M7 :          0 micron
        Layer              M8 :          0 micron
        Layer              M9 :          0 micron
        Via        VIA45C_1x2 :         13
        Via   VIA34C(rot)_2x1 :         56
        Via   VIA34C(rot)_1x2 :          2
        Via        VIA34C_2x1 :          2
        Via        VIA23C_1x2 :         66
        Via   VIA23C(rot)_2x1 :          1
        Via        VIA23C_2x1 :          1
        Via   VIA12B(rot)_2x1 :          5
        Via   VIA12B(rot)_1x2 :          5
        Via        VIA12B_2x1 :         14
        Via   VIA12C(rot)_2x1 :         30
        Via   VIA12C(rot)_1x2 :         10
        Via        VIA12C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 100.00% (207 / 207 vias)
 
    Layer VIA1       = 100.00% (66     / 66      vias)
        Weight 1     = 100.00% (66      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA2       = 100.00% (68     / 68      vias)
        Weight 1     = 100.00% (68      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (60     / 60      vias)
        Weight 1     = 100.00% (60      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 100.00% (207 / 207 vias)
 
    Layer VIA1       = 100.00% (66     / 66      vias)
    Layer VIA2       = 100.00% (68     / 68      vias)
    Layer VIA3       = 100.00% (60     / 60      vias)
    Layer VIA4       = 100.00% (13     / 13      vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[RedundantVia] Stage (MB): Used   11  Alloctr   11  Proc    0 
[RedundantVia] Total (MB): Used   12  Alloctr   12  Proc  687 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   12  Alloctr   12  Proc  687 
Total number of nets = 449, of which 0 are not extracted
Total number of open nets = 435, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   11  Alloctr   12  Proc  687 

Redundant via insertion finished with 435 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    568 micron
Total Number of Contacts =             207
Total Number of Wires =                137
Total Number of PtConns =              0
Total Number of Routable Wires =       137
Total Routable Wire Length =           568 micron
        Layer              M1 :          2 micron
        Layer              M2 :         27 micron
        Layer              M3 :        259 micron
        Layer              M4 :        172 micron
        Layer              M5 :        108 micron
        Layer              M6 :          0 micron
        Layer              M7 :          0 micron
        Layer              M8 :          0 micron
        Layer              M9 :          0 micron
        Via        VIA45C_1x2 :         13
        Via   VIA34C(rot)_2x1 :         56
        Via   VIA34C(rot)_1x2 :          2
        Via        VIA34C_2x1 :          2
        Via        VIA23C_1x2 :         66
        Via   VIA23C(rot)_2x1 :          1
        Via        VIA23C_2x1 :          1
        Via   VIA12B(rot)_2x1 :          5
        Via   VIA12B(rot)_1x2 :          5
        Via        VIA12B_2x1 :         14
        Via   VIA12C(rot)_2x1 :         30
        Via   VIA12C(rot)_1x2 :         10
        Via        VIA12C_2x1 :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 100.00% (207 / 207 vias)
 
    Layer VIA1       = 100.00% (66     / 66      vias)
        Weight 1     = 100.00% (66      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA2       = 100.00% (68     / 68      vias)
        Weight 1     = 100.00% (68      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (60     / 60      vias)
        Weight 1     = 100.00% (60      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (13     / 13      vias)
        Weight 1     = 100.00% (13      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 100.00% (207 / 207 vias)
 
    Layer VIA1       = 100.00% (66     / 66      vias)
    Layer VIA2       = 100.00% (68     / 68      vias)
    Layer VIA3       = 100.00% (60     / 60      vias)
    Layer VIA4       = 100.00% (13     / 13      vias)
 

Total number of nets = 449
435 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
#------------------------------------------
# REPORTS
#------------------------------------------
report_timing -max_paths 1000           > "$PROJ_DIR/backend/dgen/pnr/reports/${my_toplevel}_pnr_timing.txt"
#------------------------------------------
# SIGNOFF
#------------------------------------------
# Save design in Milkyway format
#------------------------------------------
save_mw_cel -as "${my_toplevel}_signoff"
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named cpu_signoff. (UIG-5)
1
# Saving the Design in ASCII Format
#------------------------------------------
# Before you run the write_verilog command, use the check_database
check_database
************************************************************
CHECK_DATABASE RESULTS FOR CELL : cpu_floorplan.CEL
************************************************************
MWUHIER: Checking for hierarchical internal netlist and flat internal netlist consistency ... 
MWUHIER: Done with checking hierarchical internal netlist and flat internal netlist consistency. 
Information: MWUHIER: Number of errors = 0 (MW-348)
End PG consistent checking.. PG_Pass
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)

Start UPF checking.
No UPF infomation. Finish UPF checking.
1
# 1. Update the power and ground connections
# 2. Ensure that the object names in the design are Verilog-compliant
change_names -hierarchy -rules verilog
Warning: In the design ram_port, net 'port_value[7]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'port_value[6]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'port_value[5]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'port_value[4]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'port_value[3]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'port_value[2]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'port_value[1]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'port_value[0]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'current_addr[7]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'current_addr[6]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'current_addr[5]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'current_addr[4]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'current_addr[3]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'current_addr[2]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'current_addr[1]' is connecting multiple ports. (UCN-1)
Warning: In the design ram_port, net 'current_addr[0]' is connecting multiple ports. (UCN-1)
Warning: In the design mcu, net 'pc_count_BAR' is connecting multiple ports. (UCN-1)
Information: Updating database...
Information: Updating top database 'cpu_floorplan.CEL;1'. (MWDC-255)
...... Found Power Switch Cell HEAD2X16 with output port VDD
...... Found Power Switch Cell HEAD2X2 with output port VDD
...... Found Power Switch Cell HEAD2X32 with output port VDD
...... Found Power Switch Cell HEAD2X4 with output port VDD
...... Found Power Switch Cell HEAD2X8 with output port VDD
...... Found Power Switch Cell HEADX16 with output port VDD
...... Found Power Switch Cell HEADX2 with output port VDD
...... Found Power Switch Cell HEADX32 with output port VDD
...... Found Power Switch Cell HEADX4 with output port VDD
...... Found Power Switch Cell HEADX8 with output port VDD
1
# 3. Write the Verilog data for the design
# By default, the generated Verilog netlist does not include the power and ground nets.
# To include the power and ground nets, use the -pg and -output_net_name_for_tie options
write_verilog $PROJ_DIR/backend/dgen/pnr/signoff/[format "%s%s" $my_toplevel "_signoff.v"]     -no_physical_only_cells -pg
Generating description for top level cell.
Processing module ram_port
Processing module alu
Processing module SNPS_CLOCK_GATE_HIGH_pc
Processing module pc
Processing module SNPS_CLOCK_GATE_HIGH_regs_1
Processing module SNPS_CLOCK_GATE_HIGH_regs_3
Processing module SNPS_CLOCK_GATE_HIGH_regs_4
Processing module SNPS_CLOCK_GATE_HIGH_regs_0
Processing module regs
Processing module mcu
Processing module cpu
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
# 4. Write the floorplan information to a DEF file
write_def -output $PROJ_DIR/backend/dgen/pnr/signoff/[format "%s%s" $my_toplevel "_signoff.def"]
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/1794 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
# 5. Write the design constraints to SDC files
write_sdc $PROJ_DIR/backend/dgen/pnr/signoff/[format "%s%s" $my_toplevel "_signoff.sdc"]
1
# 6. Write the RC extraction data to the parasitic netlist
write_parasitics -format SPEF -output $PROJ_DIR/backend/dgen/pnr/signoff/[format "%s%s" $my_toplevel "_signoff.spef"]
Writing SPEF to ../../backend/dgen/pnr/signoff/cpu_signoff.spef.max ...
Writing SPEF to ../../backend/dgen/pnr/signoff/cpu_signoff.spef.min ...
1
# Writing GDSII
#------------------------------------------
# Configure GDS options
set_write_stream_options         -map_layer "$SAED_PATH/Technology_Kit/milkyway/saed90nm.gdsout.map"         -child_depth 20         -keep_data_type         -flatten_via         -output_filling {fill}         -output_outdated_fill         -output_geometry_property
1
# Save as GDS
write_stream -format gds "$PROJ_DIR/backend/dgen/pnr/signoff/${my_toplevel}.gds"
The layer map file </opt/pdks/SAED_EDK90nm/Technology_Kit/milkyway/saed90nm.gdsout.map> specified through -map_layer is used during stream out!
Outputting Cell AND2X1.CEL
Outputting Cell AND2X2.CEL
Outputting Cell AND3X1.CEL
Outputting Cell INVX0.CEL
Outputting Cell INVX2.CEL
Outputting Cell AO221X1.CEL
Outputting Cell AO222X1.CEL
Outputting Cell OR2X1.CEL
Outputting Cell FADDX1.CEL
Outputting Cell HADDX1.CEL
Outputting Cell AOI22X1.CEL
Outputting Cell AOI22X2.CEL
Outputting Cell OA21X1.CEL
Outputting Cell OA22X1.CEL
Outputting Cell NOR2X0.CEL
Outputting Cell NOR2X1.CEL
Outputting Cell NOR3X0.CEL
Outputting Cell NOR4X0.CEL
Outputting Cell DFFARX1.CEL
Outputting Cell DFFASX1.CEL
Outputting Cell OA221X1.CEL
Won't output cpu's fill cell, since FILL view is non-existent.
Outputting Cell cpu.CEL
Outputting Cell IBUFFX4.CEL
Outputting Cell NAND2X0.CEL
Outputting Cell NAND3X0.CEL
Outputting Cell NAND2X1.CEL
Outputting Cell NAND4X0.CEL
Outputting Cell NAND3X1.CEL
Outputting Cell MUX21X1.CEL
Outputting Cell LATCHX1.CEL
Outputting Cell XOR2X1.CEL
Outputting Cell NBUFFX2.CEL
Outputting Cell NBUFFX4.CEL
Won't output cpu_floorplan's fill cell, since FILL view is non-existent.
Outputting Cell cpu_floorplan.CEL
Warning: Please close or open the cell (cpu_floorplan) in read-only mode. (MWSTRM-023)
Outputting Cell SHFILL1.CEL
Outputting Cell XNOR2X1.CEL
Outputting Cell XNOR3X1.CEL
Won't output cpu_power's fill cell, since FILL view is non-existent.
Outputting Cell cpu_power.CEL
Outputting Cell TNBUFFX1.CEL
Won't output cpu_placed's fill cell, since FILL view is non-existent.
Outputting Cell cpu_placed.CEL
Won't output cpu_routed's fill cell, since FILL view is non-existent.
Outputting Cell cpu_routed.CEL
Won't output cpu_postCTS's fill cell, since FILL view is non-existent.
Outputting Cell cpu_postCTS.CEL
Won't output cpu_signoff's fill cell, since FILL view is non-existent.
Outputting Cell cpu_signoff.CEL
Outputting Cell AO21X1.CEL
Outputting Cell AO22X1.CEL
Outputting Cell AO21X2.CEL
====> TOTAL CELLS OUTPUT: 46 <====
write_gds completed successfully!
1
1
icc_shell> exit

Thank you...

