#ifndef __RK3399_SRST_H__
#define __RK3399_SRST_H__

#ifdef __cplusplus
extern "C" {
#endif

enum {
	SRST_CORE_L0 = 0,
	SRST_CORE_B0 = 1,
	SRST_CORE_PO_L0 = 2,
	SRST_CORE_PO_B0 = 3,
	SRST_L2_L = 4,
	SRST_L2_B = 5,
	SRST_ADB_L = 6,
	SRST_ADB_B = 7,
	SRST_A_CCI = 8,
	SRST_A_CCIM0_NOC = 9,
	SRST_A_CCIM1_NOC = 10,
	SRST_DBG_NOC = 11,

	SRST_CORE_L0_T = 16,
	SRST_CORE_L1 = 17,
	SRST_CORE_L2 = 18,
	SRST_CORE_L3 = 19,
	SRST_CORE_PO_L0_T = 20,
	SRST_CORE_PO_L1 = 21,
	SRST_CORE_PO_L2 = 22,
	SRST_CORE_PO_L3 = 23,
	SRST_A_ADB400_GIC2COREL = 24,
	SRST_A_ADB400_COREL2GIC = 25,
	SRST_P_DBG_L = 26,
	SRST_L2_L_T = 28,
	SRST_ADB_L_T = 29,
	SRST_A_RKPERF_L = 30,
	SRST_PVTM_CORE_L = 31,

	SRST_CORE_B0_T = 32,
	SRST_CORE_B1 = 33,
	SRST_CORE_PO_B0_T = 36,
	SRST_CORE_PO_B1 = 37,
	SRST_A_ADB400_GIC2COREB = 40,
	SRST_A_ADB400_COREB2GIC = 41,
	SRST_P_DBG_B = 42,
	SRST_L2_B_T = 43,
	SRST_ADB_B_T = 45,
	SRST_A_RKPERF_B = 46,
	SRST_PVTM_CORE_B = 47,

	SRST_A_CCI_T = 50,
	SRST_A_CCIM0_NOC_T = 51,
	SRST_A_CCIM1_NOC_T = 52,
	SRST_A_ADB400M_PD_CORE_B_T = 53,
	SRST_A_ADB400M_PD_CORE_L_T = 54,
	SRST_DBG_NOC_T = 55,
	SRST_DBG_CXCS = 56,
	SRST_CCI_TRACE = 57,
	SRST_P_CCI_GRF = 58,

	SRST_A_CENTER_MAIN_NOC = 64,
	SRST_A_CENTER_PERI_NOC = 65,
	SRST_P_CENTER_MAIN = 66,
	SRST_P_DDRMON = 67,
	SRST_P_CIC = 68,
	SRST_P_CENTER_SGRF = 69,
	SRST_DDR0_MSCH = 70,
	SRST_DDRCFG0_MSCH = 71,
	SRST_DDR0 = 72,
	SRST_DDRPHY0 = 73,
	SRST_DDR1_MSCH = 74,
	SRST_DDRCFG1_MSCH = 75,
	SRST_DDR1 = 76,
	SRST_DDRPHY1 = 77,
	SRST_DDR_CIC = 78,
	SRST_PVTM_DDR = 79,

	SRST_A_VCODEC_NOC = 80,
	SRST_A_VCODEC = 81,
	SRST_H_VCODEC_NOC = 82,
	SRST_H_VCODEC = 83,
	SRST_A_VDU_NOC = 88,
	SRST_A_VDU = 89,
	SRST_H_VDU_NOC = 90,
	SRST_H_VDU = 91,
	SRST_VDU_CORE = 92,
	SRST_VDU_CA = 93,

	SRST_A_IEP_NOC = 96,
	SRST_A_VOP_IEP = 97,
	SRST_A_IEP = 98,
	SRST_H_IEP_NOC = 99,
	SRST_H_IEP = 100,
	SRST_A_RGA_NOC = 102,
	SRST_A_RGA = 103,
	SRST_H_RGA_NOC = 104,
	SRST_H_RGA = 105,
	SRST_RGA_CORE = 106,
	SRST_EMMC_NOC = 108,
	SRST_EMMC = 109,
	SRST_EMMC_GRF = 110,

	SRST_A_PERIHP_NOC = 112,
	SRST_P_PERIHP_GRF = 113,
	SRST_H_PERIHP_NOC = 114,
	SRST_USBHOST0 = 115,
	SRST_HOSTC0_AUX = 116,
	SRST_HOST0_ARB = 117,
	SRST_USBHOST1 = 118,
	SRST_HOSTC1_AUX = 119,
	SRST_HOST1_ARB = 120,
	SRST_SDIO0 = 121,
	SRST_SDMMC = 122,
	SRST_HSIC = 123,
	SRST_HSIC_AUX = 124,
	SRST_AHB1TOM = 125,
	SRST_P_PERIHP_NOC = 126,
	SRST_HSICPHY = 127,

	SRST_A_PCIE = 128,
	SRST_P_PCIE = 129,
	SRST_PCIE_CORE = 130,
	SRST_PCIE_MGMT = 131,
	SRST_PCIE_MGMT_STICKY = 132,
	SRST_PCIE_PIPE = 133,
	SRST_PCIE_PM = 134,
	SRST_PCIEPHY = 135,
	SRST_A_GMAC_NOC = 136,
	SRST_A_GMAC = 137,
	SRST_P_GMAC_NOC = 138,
	SRST_P_GMAC_GRF = 140,
	SRST_HSICPHY_POR = 142,
	SRST_HSICPHY_UTMI = 143,

	SRST_USB2PHY0_POR = 144,
	SRST_USB2PHY0_UTMI_PORT0 = 145,
	SRST_USB2PHY0_UTMI_PORT1 = 146,
	SRST_USB2PHY0_EHCIPHY = 147,
	SRST_UPHY0_PIPE_L00 = 148,
	SRST_UPHY0 = 149,
	SRST_UPHY0_TCPDPWRUP = 150,
	SRST_USB2PHY1_POR = 152,
	SRST_USB2PHY1_UTMI_PORT0 = 153,
	SRST_USB2PHY1_UTMI_PORT1 = 154,
	SRST_USB2PHY1_EHCIPHY = 155,
	SRST_UPHY1_PIPE_L00 = 156,
	SRST_UPHY1 = 157,
	SRST_UPHY1_TCPDPWRUP = 158,

	SRST_A_PERILP0_NOC = 160,
	SRST_A_DCF = 161,
	SRST_GIC500 = 162,
	SRST_DMAC0_PERILP0 = 163,
	SRST_DMAC1_PERILP0 = 164,
	SRST_TZMA = 165,
	SRST_INTMEM = 166,
	SRST_ADB400_MST0 = 167,
	SRST_ADB400_MST1 = 168,
	SRST_ADB400_SLV0 = 169,
	SRST_ADB400_SLV1 = 170,
	SRST_H_PERILP0 = 171,
	SRST_H_PERILP0_NOC = 172,
	SRST_ROM = 173,
	SRST_CRYPTO_S = 174,
	SRST_CRYPTO_M = 175,

	SRST_P_DCF = 176,
	SRST_CM0S_NOC = 177,
	SRST_CM0S = 178,
	SRST_CM0S_DBG = 179,
	SRST_CM0S_PO = 180,
	SRST_CRYPTO = 181,
	SRST_P_PERILP1_SGRF = 182,
	SRST_P_PERILP1_GRF = 183,
	SRST_CRYPTO1_S = 184,
	SRST_CRYPTO1_M = 185,
	SRST_CRYPTO1 = 186,
	SRST_GIC_NOC = 188,
	SRST_SD_NOC = 189,
	SRST_SDIOAUDIO_BRG = 190,

	SRST_H_PERILP1 = 192,
	SRST_H_PERILP1_NOC = 193,
	SRST_H_I2S0_8CH = 194,
	SRST_H_I2S1_8CH = 195,
	SRST_H_I2S2_8CH = 196,
	SRST_H_SPDIF_8CH = 197,
	SRST_P_PERILP1_NOC = 198,
	SRST_P_EFUSE_1024 = 199,
	SRST_P_EFUSE_1024S = 200,
	SRST_P_I2C0 = 201,
	SRST_P_I2C1 = 202,
	SRST_P_I2C2 = 203,
	SRST_P_I2C3 = 204,
	SRST_P_I2C4 = 205,
	SRST_P_I2C5 = 206,
	SRST_P_MAILBOX0 = 207,

	SRST_P_UART0 = 208,
	SRST_P_UART1 = 209,
	SRST_P_UART2 = 210,
	SRST_P_UART3 = 211,
	SRST_P_SARADC = 212,
	SRST_P_TSADC = 213,
	SRST_P_SPI0 = 214,
	SRST_P_SPI1 = 215,
	SRST_P_SPI2 = 216,
	SRST_P_SPI4 = 217,
	SRST_P_SPI5 = 218,
	SRST_SPI0 = 219,
	SRST_SPI1 = 220,
	SRST_SPI2 = 221,
	SRST_SPI4 = 222,
	SRST_SPI5 = 223,

	SRST_I2S0_8CH = 224,
	SRST_I2S1_8CH = 225,
	SRST_I2S2_8CH = 226,
	SRST_SPDIF_8CH = 227,
	SRST_UART0 = 228,
	SRST_UART1 = 229,
	SRST_UART2 = 230,
	SRST_UART3 = 231,
	SRST_TSADC = 232,
	SRST_I2C0 = 233,
	SRST_I2C1 = 234,
	SRST_I2C2 = 235,
	SRST_I2C3 = 236,
	SRST_I2C4 = 237,
	SRST_I2C5 = 238,
	SRST_SDIOAUDIO_NOC = 239,

	SRST_A_VIO_NOC = 240,
	SRST_A_HDCP_NOC = 241,
	SRST_A_HDCP = 242,
	SRST_H_HDCP_NOC = 243,
	SRST_H_HDCP = 244,
	SRST_P_HDCP_NOC = 245,
	SRST_P_HDCP = 246,
	SRST_P_HDMI_CTRL = 247,
	SRST_P_DP_CTRL = 248,
	SRST_S_DP_CTRL = 249,
	SRST_C_DP_CTRL = 250,
	SRST_P_MIPI_DSI0 = 251,
	SRST_P_MIPI_DSI1 = 252,
	SRST_DP_CORE = 253,
	SRST_DP_I2S = 254,

	SRST_GASKET = 256,
	SRST_VIO_GRF = 258,
	SRST_DPTX_SPDIF_REC = 259,
	SRST_HDMI_CTRL = 260,
	SRST_HDCP_CTRL = 261,
	SRST_A_ISP0_NOC = 262,
	SRST_A_ISP1_NOC = 263,
	SRST_H_ISP0_NOC = 266,
	SRST_H_ISP1_NOC = 267,
	SRST_H_ISP0 = 268,
	SRST_H_ISP1 = 269,
	SRST_ISP0 = 270,
	SRST_ISP1 = 271,

	SRST_A_VOP0_NOC = 272,
	SRST_A_VOP1_NOC = 273,
	SRST_A_VOP0 = 274,
	SRST_A_VOP1 = 275,
	SRST_H_VOP0_NOC = 276,
	SRST_H_VOP1_NOC = 277,
	SRST_H_VOP0 = 278,
	SRST_H_VOP1 = 279,
	SRST_D_VOP0 = 280,
	SRST_D_VOP1 = 281,
	SRST_VOP0_PWM = 282,
	SRST_VOP1_PWM = 283,
	SRST_P_EDP_NOC = 284,
	SRST_P_EDP_CTRL = 285,

	SRST_A_GPU = 288,
	SRST_A_GPU_NOC = 289,
	SRST_A_GPU_GRF = 290,
	SRST_PVTM_GPU = 291,
	SRST_A_USB3_NOC = 292,
	SRST_A_USB3_OTG0 = 293,
	SRST_A_USB3_OTG1 = 294,
	SRST_A_USB3_GRF = 295,
	SRST_PMU = 296,

	SRST_P_TIMER0_5 = 304,
	SRST_TIMER0 = 305,
	SRST_TIMER1 = 306,
	SRST_TIMER2 = 307,
	SRST_TIMER3 = 308,
	SRST_TIMER4 = 309,
	SRST_TIMER5 = 310,
	SRST_P_TIMER6_11 = 311,
	SRST_TIMER6 = 312,
	SRST_TIMER7 = 313,
	SRST_TIMER8 = 314,
	SRST_TIMER9 = 315,
	SRST_TIMER10 = 316,
	SRST_TIMER11 = 317,
	SRST_P_INTR_ARB_PMU = 318,
	SRST_P_ALIVE_SGRF = 319,

	SRST_P_GPIO2 = 320,
	SRST_P_GPIO3 = 321,
	SRST_P_GPIO4 = 322,
	SRST_P_GRF = 323,
	SRST_P_ALIVE_NOC = 324,
	SRST_P_WDT0 = 325,
	SRST_P_WDT1 = 326,
	SRST_P_INTR_ARB = 327,
	SRST_P_UPHY0_DPTX = 328,
	SRST_P_UPHY0_APB = 330,
	SRST_P_UPHY0_TCPHY = 332,
	SRST_P_UPHY1_TCPHY = 333,
	SRST_P_UPHY0_TCPDCTRL = 334,
	SRST_P_UPHY1_TCPDCTRL = 335,

	SRST_P_NOC = 336,
	SRST_P_INTMEM = 337,
	SRST_H_CM0S = 338,
	SRST_H_CM0S_NOC = 339,
	SRST_DBG_CM0S = 340,
	SRST_PO_CM0S = 341,
	SRST_P_SPI3 = 342,
	SRST_SPI3 = 343,
	SRST_P_TIMER_0_1 = 344,
	SRST_P_TIMER_0 = 345,
	SRST_P_TIMER_1 = 346,
	SRST_P_UART4 = 347,
	SRST_UART4 = 348,
	SRST_P_WDT = 349,

	SRST_P_I2C6 = 352,
	SRST_P_I2C7 = 353,
	SRST_P_I2C8 = 354,
	SRST_P_MAILBOX = 355,
	SRST_P_RKPWM = 356,
	SRST_P_PMUGRF = 357,
	SRST_P_SGRF = 358,
	SRST_P_GPIO0 = 359,
	SRST_P_GPIO1 = 360,
	SRST_P_CRU = 361,
	SRST_P_INTR = 362,
	SRST_PVTM = 363,
	SRST_I2C6 = 364,
	SRST_I2C7 = 365,
	SRST_I2C8 = 366,
};

void rk3399_soft_reset(int id);

#ifdef __cplusplus
}
#endif

#endif /* __RK3399_SRST_H__ */
