#!/usr/local/bin/python3
#
# Copyright (c) 2021 Poul-Henning Kamp
# All rights reserved.
#
# Author: Poul-Henning Kamp <phk@phk.freebsd.dk>
#
# SPDX-License-Identifier: BSD-2-Clause
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
#    notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
#    notice, this list of conditions and the following disclaimer in the
#    documentation and/or other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
# IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
# ARE DISCLAIMED.  IN NO EVENT SHALL AUTHOR OR CONTRIBUTORS BE LIABLE
# FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
# DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
# OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
# HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
# OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
# SUCH DAMAGE.

'''
   Parts of which components are instances
   =======================================
'''

from pin import Pin, PinSexp
from node import Node

import util


def optimize_oe_output(comp, oe_pin, pfx):
    if oe_pin not in comp:
        return
    nodes = []
    for node in comp:
        if node.pin.name[:len(pfx)] == pfx:
            nodes.append(node)
            drivers = 0
            for anode in node.net.nnodes:
                if anode.pin.type.output:
                    drivers += 1
                    if drivers > 1:
                        return

    print("OPT", comp, "--> Only one driver")

    oe_node = comp[oe_pin]
    oe_node.remove()

    for node in nodes:
        node.net.sc_type = "bool"
        if node.netbus:
            node.netbus.create_as_bus(None)

class Part():

    ''' A `part` is a type of `component` '''

    def __init__(self, partname):
        self.name = partname
        self.pins = {}
        self.includes = []
        self.ignore = False
        self.uses = []
        self.busable = False
        self.has_private = False
        self.usecount =  0

        self.clsname = "SCM_" + self.name.upper()

    def __str__(self):
        return "_".join(("Part", self.name))

    def add_pin(self, pin):
        ''' ... '''
        self.pins[pin.ident] = pin

    def configure(self, _comp, _part_lib):
        ''' The 'nets' are ready '''

    def yield_includes(self, _comp):
        ''' ... '''
        yield from self.includes

    def assign(self, _comp, _part_lib):
        ''' When assigned to component '''

    def instance(self, file, comp):
        ''' ... '''
        self.uses.append(comp)
        file.write('\t' + self.clsname + " " + comp.name + ";\n")

    def initialize(self, file, comp):
        ''' ... '''
        file.write(",\n\t" + comp.name + '("' + comp.name + '", "' + comp.value + '")')

    def hookup_comp(self, file, comp):
        ''' ... '''
        if self.ignore:
            return
        file.write("\n\n\t// %s" % " ".join((comp.ref, comp.name, comp.location, comp.partname)))
        if comp.partname != comp.part.name:
            file.write(" (%s)" % comp.part.name)
        file.write("\n")
        self.hookup(file, comp)
        self.usecount += 1

    def hookup(self, _file, _comp):
        ''' ... '''

    def optimize(self, comp):
        ''' ... '''

class NoPart(Part):
    ''' Non-Instantiated Part ie: PU, PD, GF, GB '''

    def __init__(self):
        super().__init__("<nopart>")
        self.ignore = True

    def instance(self, _file, _comp):
        return

    def initialize(self, _file, _comp):
        return

    def hookup(self, _file, _comp):
        return

class LibPartSexp(Part):

    ''' Create `part` from netlist-sexp '''

    def __init__(self, sexp):
        super().__init__(
            partname = sexp.find_first("part")[0].name
        )
        for pinsexp in sexp.find("pins.pin"):
            self.add_pin(PinSexp(pinsexp))

class PartModel(Part):

    ''' Parts with a python model '''

    def __init__(self, partname, factory = None, busable=True):
        super().__init__(partname)
        self.factory = factory
        self.busable = busable

    def make_signature(self, comp):
        ''' Produce a signature for this hookup '''

        i = []
        lastbus = None
        for node in comp:
            if lastbus is not None and node.pin.pinbus == lastbus:
                pass
            else:
                i.append(node.pin.name.lower())
                lastbus = node.pin.pinbus
            if node.pin.pinbus is None and node.net.is_pu():
                i.append("U")
            elif node.pin.pinbus is None and node.net.is_pd():
                i.append("D")
            elif node.netbus:
                if node.netbus.nets[0] == node.net and node.net.sc_type == "bool":
                    i.append("I%d" % len(node.netbus))
                elif node.netbus.nets[0] == node.net:
                    i.append("S%d" % len(node.netbus))
            elif node.net.sc_type == "bool":
                i.append("B")
            else:
                i.append("L")
        return util.signature(i)

    def create(self, ident):
        return self.factory(ident)

    def configure(self, comp, part_lib):
        sig = self.make_signature(comp)
        ident = self.name + "_" + sig
        if ident not in part_lib:
            part_lib.add_part(ident, self.create(ident))
        comp.part = part_lib[ident]

class PartModelDQ(PartModel):
    ''' Split DQ* pins in D* and Q* '''

    def assign(self, comp, part_lib):

        for node in comp:
            if node.pin.name[:2] == 'DQ':
                pn = node.pin.name[2:]
                new_pin = Pin("D" + pn, "D" + pn, "input")
                Node(node.net, comp, new_pin)
                new_pin = Pin("Q" + pn, "Q" + pn, "tri_state")
                Node(node.net, comp, new_pin)
                node.remove()


class PartFactory(Part):

    ''' Produce parts on demand '''

    def __init__(self, ident):
        super().__init__(ident)
        self.scm = False
        self.comp = None

    def yield_includes(self, comp):
        ''' (This is the first call we get when used) '''

        self.comp = comp
        if not self.scm:
            self.build(comp.scm.cpu)
        self.comp = None
        yield self.scm.sf_hh.filename

    def priv_decl(self, _file):
        ''' further private decls '''

    def priv_impl(self, _file):
        ''' further private decls '''

    def build(self, cpu):
        ''' Build this component (if/when used) '''

        self.scm = cpu.sc_mod(self.name)
        self.subs(self.scm.sf_cc)
        self.autopin_output_pins(self.scm.sf_hh)
        self.scm.std_hh(self.pin_iterator(), self.priv_decl, self.autopin_decl)
        self.scm.std_cc(
            extra = self.real_extra,
            state = self.real_state,
            init = self.real_init,
            sensitive = self.sensitive,
            doit = self.real_doit,
            further = self.priv_impl,
        )
        self.scm.commit()

    def extra(self, file):
        ''' Extra source-code at globale level'''

    def real_extra(self, file):
        self.extra(file)
        for node in self.comp:
            node.pin.netbus = node.netbus
        for bus in self.comp.busses.values():
            bus.write_extra(file, self.comp)

    def private(self):
        ''' Private variables '''
        for _i in range(0):
            yield None, None

    def state(self, _file):
        ''' Extra state variable '''

    def real_state(self, file):
        ''' Extra state variable '''
        self.state(file)
        if self.autopin is not None:
            self.autopin_state(file)

    def init(self, file):
        ''' Extra initialization '''

    def real_init(self, file):
        ''' Extra initialization '''
        self.init(file)
        if self.has_private:
            file.write("\tfirst_initialization = true;\n")

    def sensitive(self):
        ''' sensitivity list '''

        pbus = set()
        for node in self.comp:
            if node.pin.pinbus is None and node.net.is_pu():
                continue
            if node.pin.pinbus is None and node.net.is_pd():
                continue
            if node.pin.type.input:
                if False:
                    if not node.netbus:
                        yield "PIN_%s" % node.pin.name
                    elif node.netbus.nets[0] == node.net:
                        yield "PINB_%s" % node.pin.name
                    continue

                if not node.pin.pinbus:
                    yield "PIN_%s" % node.pin.name
                elif node.pin.pinbus not in pbus:
                    yield "BUS_" + node.pin.sortkey[0] + "_SENSITIVE()"
                    pbus.add(node.pin.pinbus)

    def subs(self, file):
        ''' Standard substitutions for .fmt() '''
        for node in self.comp:
            if node.netbus:
                continue
            dst = "PIN_%s<=" % node.pin.name
            src = "PIN_%s=>" % node.pin.name
            trc = "PIN_%s?" % node.pin.name
            if node.pin.type.output and node.net.sc_type == "bool":
                file.add_subst(dst, "PIN_%s = " % node.pin.name)
                file.add_subst(trc, "PIN_%s" % node.pin.name)
            elif node.pin.type.output and not node.pin.type.input:
                file.add_subst(dst, "PIN_%s = AS" % node.pin.name)
                file.add_subst(trc, "PIN_%s" % node.pin.name)
            elif node.pin.pinbus is None and node.net.is_pd():
                file.add_subst(src, "false")
                file.add_subst(trc, '"v"')
            elif node.pin.pinbus is None and node.net.is_pu():
                file.add_subst(src, "true")
                file.add_subst(trc, '"^"')
            elif node.net.sc_type == "bool":
                file.add_subst(src, "PIN_%s" % node.pin.name)
                file.add_subst(trc, "PIN_%s" % node.pin.name)
            else:
                file.add_subst(src, "IS_H(PIN_%s)" % node.pin.name)
                file.add_subst(dst, "PIN_%s = AS" % node.pin.name)
                file.add_subst(trc, "PIN_%s" % node.pin.name)

    def doit(self, file):
        ''' The meat of the doit() function '''
        #print("SURPLUS super().doit()", self)

    def real_doit(self, file):
        ''' The meat of the doit() function '''
        if self.has_private:
            file.write("\tif (first_initialization) {\n")
            file.write("\t\tfirst_initialization = false;\n")
            for _decl, init in self.private():
                file.write("\t\t" + init + ";\n")
            file.write("\t}\n")
        if self.autopin is not None:
            self.autopin_doit_before(file)
        self.doit(file)
        if self.autopin is not None:
            self.autopin_doit_after(file)

    def pin_iterator(self):
        ''' SC pin declarations '''

        for node in self.comp:
            if node.netbus:
                if node.netbus.nets[0] == node.net:

                    pbname = "\tPINB_%s;" % node.pin.name

                    if node.net.sc_type != "bool":
                        sctype = "_rv <%d>" % len(node.netbus.nets)
                    else:
                        sctype = " <%s>" % node.netbus.ctype

                    if node.pin.type.input and node.pin.type.output:
                        yield "sc_core::sc_inout" + sctype + pbname
                    elif node.pin.type.output:
                        yield "sc_core::sc_out" + sctype + pbname
                    else:
                        yield "sc_core::sc_in" + sctype + pbname

            elif node.pin.type.input and node.pin.type.output:
                yield "sc_core::sc_inout_resolved\tPIN_%s;" % node.pin.name
            elif node.pin.type.output and node.net.sc_type == "bool":
                yield "sc_core::sc_out <bool>\t\tPIN_%s;" % node.pin.name
            elif node.pin.type.output:
                yield "sc_core::sc_out <sc_dt::sc_logic>\tPIN_%s;" % node.pin.name
            elif node.pin.pinbus is None and node.net.is_pu():
                continue
            elif node.pin.pinbus is None and node.net.is_pd():
                continue
            elif node.net.sc_type == "bool":
                yield "sc_core::sc_in <bool>\t\tPIN_%s;" % node.pin.name
            else:
                yield "sc_core::sc_in <sc_dt::sc_logic>\tPIN_%s;" % node.pin.name

        for decl, _init in self.private():
            self.has_private = True
            yield decl

        if self.has_private:
            yield "bool first_initialization;"

    def hookup(self, file, comp):
        ''' Hook instance into SystemC model '''

        for node in comp:
            if node.pin.pinbus is None and (node.net.is_pd() or node.net.is_pu()):
                if not node.pin.type.input:
                    print("BAD NODE ? ", node.net, node.pin.role, node.component)
                continue
            if not node.netbus:
                file.write("\t%s.PIN_%s(%s);\n" % (comp.name, node.pin.name, node.net.cname))
            elif node.netbus.nets[0] == node.net:
                file.write("\t%s.PINB_%s(%s);\n" % (comp.name, node.pin.name, node.netbus.cname))

    def event_or(self, name, *args):
        ''' Produce a sc_event_or_list for .private() '''
        j = []
        for pin in args:
            if pin[:4] == "BUS_":
                j.append(pin + "_EVENTS()")
                continue
            assert pin[:4] == "PIN_"
            pname = pin[4:].split(".")[0]
            node = self.comp.nodes.get(pname)
            if not node:
                print("Event pin not found:", pname, self.comp)
                assert node
            if node.net.is_const():
                continue
            if "." in pin:
                j.append(pin)
            else:
                j.append(pin + ".default_event()")
        init = name + " = " + " | ".join(j)
        yield "sc_core::sc_event_or_list\t" + name + ";", init

    autopin = None
    autotrace = True

    def is_autopin(self, node):
        if not node.pin.type.output:
            return False
        if node.pin.pinbus and not node.pin.pinbus.is_first_pin(node):
            return False
        if self.autopin is True:
            return True
        if node.pin.pinbus and node.pin == node.pin.pinbus.pins[0]:
            return node.pin.pinbus.name in self.autopin
        return node.pin.name in self.autopin

    def autopin_state(self, file):
        ''' Extra state variable '''
        file.fmt('''
		|	struct output_pins_«mmm» output;
		|	int64_t idle;
		|''')

    def autopin_doit_before(self, file):
        file.fmt('''
		|	sc_core::sc_event_or_list *idle_next = NULL;
		|	output = state->output;
		|	if (state->ctx.job & 1) {
		|''')
        for node in self.comp:
            if not self.is_autopin(node):
                continue
            if not node.pin.type.hiz and not node.pin.pinbus:
                file.fmt('\t\tPIN_%s<=(output.%s); // AP\n' % (node.pin.name, node.pin.name.lower()))
            elif node.pin.pinbus:
                nm = node.pin.pinbus.name
                file.fmt('''
		|		if (output.z_%s)
		|			BUS_%s_Z(); // AP
		|		else
		|			BUS_%s_WRITE(output.%s); // AP
		|''' % (nm.lower(), nm.upper(), nm.upper(), nm.lower()))
            else:
                nm = node.pin.name
                file.fmt('''
		|		if (output.z_%s)
		|			PIN_%s = sc_dt::sc_logic_Z; // AP
		|		else
		|			PIN_%s<=(output.%s); // AP
		|''' % (nm.lower(), nm, nm, nm.lower()))

        file.write('\t\tstate->ctx.job &= ~1;\n')
        file.write('\t}\n')

    def doit_idle(self, file):
        ''' ... '''

    def autopin_doit_after(self, file):
        file.fmt('''
		|	if(memcmp(&output, &state->output, sizeof(output))) {
		|		state->ctx.job |= 1;
		|	        state->output = output;
		|		state->ctx.wastage--;
		|		state->idle = 0;
		|	}
		|	if (state->ctx.job) {
		|		next_trigger(5, sc_core::SC_NS);
		|	} else if (idle_next != NULL) {
		|		state->ctx.wastage++;
		|		state->idle++;
		|		next_trigger(*idle_next);
		|	} else {
		|		state->ctx.wastage++;
		|		state->idle++;
		|''')

        self.doit_idle(file)

        file.fmt('''
		|	}
		|''')

        if not self.autotrace:
            return

        file.fmt('''
		|	if ((state->ctx.do_trace & 2) || ((state->ctx.do_trace & 1) && state->ctx.job)) {
		|		char trc[4096];
		|		trc[0] = '\\0';
		|		std::stringstream trcs(trc);
		|''')

        for sens in self.sensitive():
            if "BUS" in sens:
                bnam = sens.split('_')[1]
                file.write('\t\ttrcs << " ' + bnam.lower() + ' " << BUS_' + bnam + '_TRACE();\n')
                continue
            assert sens[:4] == "PIN_"
            pnam = sens[4:].split('.')[0]
            file.write('\t\ttrcs << " ' + pnam.lower() + ' " << PIN_' + pnam + ';\n')

        file.fmt('''
		|		if (!state->ctx.job) {
		|			trcs << " ::";
		|		} else {
		|			trcs << std::hex << " @@ ";
		|''')
  
        for node in self.comp:
            if not self.is_autopin(node):
                continue
            lname = node.pin.name.lower()
            if not node.pin.pinbus and not node.pin.type.hiz:
                file.write('\t\t\ttrcs << " ' + lname + ' " <<')
                file.write(' output.' + lname + ';\n')
                continue
            if node.pin.pinbus:
                lname = node.pin.pinbus.name.lower()
            file.write('\t\t\tif (output.z_' + lname + ') {\n')
            file.write('\t\t\t\ttrcs << " ' + lname + ' z";\n')
            file.write('\t\t\t} else {\n')
            file.write('\t\t\t\ttrcs << " ' + lname + ' " << output.' + lname + ';\n')
            file.write('\t\t\t}\n')

        file.fmt('''
		|		}
		|''')

        file.fmt('''
		|		trcs << (uint8_t)0;
		|		sysc_trace(this->name(), trcs.str().c_str());
		|	}
		|''')

    def autopin_decl(self, file):
        if not self.autopin:
            return
        file.fmt('''
		|	struct output_pins_«mmm» output;
		|''')

    def autopin_output_pins(self, file):
        if not self.autopin:
            return
        file.fmt('''
		|struct output_pins_«mmm» {
		|''')
        for node in self.comp:
            if not self.is_autopin(node):
                continue
            if not node.pin.pinbus:
                if node.pin.type.hiz:
                    file.write('\tbool z_' + node.pin.name.lower() + ';\n')
                file.write('\tbool ' + node.pin.name.lower() + ';\n')
                continue
            file.write('\tbool z_' + node.pin.pinbus.name.lower() + ';\n')
            if node.pin.pinbus.width > 32:
                file.write('\tuint64_t ' + node.pin.pinbus.name.lower() + ';\n')
            else:
                file.write('\tuint32_t ' + node.pin.pinbus.name.lower() + ';\n')
        file.write('};\n')
