<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM9X25 Software Package: Power Management Controller</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">ATSAM9X25 Software Package 1.0</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Power Management Controller<br/>
<small>
[<a class="el" href="group___s_a_m9_g25__api.html">Peripheral Software API</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Power Management Controller:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m9_g25___p_m_c.gif" border="0" alt="" usemap="#group______s__a__m9__g25______p__m__c"/>
<map name="group______s__a__m9__g25______p__m__c" id="group______s__a__m9__g25______p__m__c">
<area shape="rect" id="node1" href="group___a_t91_s_a_m9_g35___p_m_c.html" title="Power Management Controller" alt="" coords="281,68,476,97"/><area shape="rect" id="node2" href="group___a_t91_s_a_m9_x25__api.html" title="Peripheral Software API" alt="" coords="300,121,457,151"/><area shape="rect" id="node3" href="group___a_t91_s_a_m9_x25___p_m_c.html" title="Power Management Controller" alt="" coords="281,175,476,204"/><area shape="rect" id="node4" href="group___a_t91_s_a_m9_g15__api.html" title="Peripheral Software API" alt="" coords="300,228,457,257"/><area shape="rect" id="node5" href="group___s_a_m9_g25__api.html" title="Peripheral Software API" alt="" coords="300,5,457,35"/><area shape="rect" id="node6" href="group___a_t91_s_a_m9_g15___p_m_c.html" title="Power Management Controller" alt="" coords="281,281,476,311"/><area shape="rect" id="node7" href="group___a_t91_s_a_m9_x35__api.html" title="Peripheral Software API" alt="" coords="300,335,457,364"/><area shape="rect" id="node8" href="group___a_t91_s_a_m9_x35___p_m_c.html" title="Power Management Controller" alt="" coords="281,388,476,417"/><area shape="rect" id="node10" href="group___a_t91_s_a_m9_g35__api.html" title="Peripheral Software API" alt="" coords="300,441,457,471"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pmc.html">Pmc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_pmc.html" title="Pmc hardware registers.">Pmc</a> hardware registers.  <a href="struct_pmc.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade22a96a2636b5d0011d5054bea28c40"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCER_DDRCK" ref="gade22a96a2636b5d0011d5054bea28c40" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gade22a96a2636b5d0011d5054bea28c40">PMC_SCER_DDRCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCER) DDR Clock Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga050ad4977976b7f68b1c9347dc43ce43"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCER_LCDCK" ref="ga050ad4977976b7f68b1c9347dc43ce43" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga050ad4977976b7f68b1c9347dc43ce43">PMC_SCER_LCDCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCER) LCD Clock Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42bb11af9a82c1acc301ff43d5b81e27"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCER_SMDCK" ref="ga42bb11af9a82c1acc301ff43d5b81e27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga42bb11af9a82c1acc301ff43d5b81e27">PMC_SCER_SMDCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCER) SMD Clock Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fdac530eacb76f2736fd5169b20ec86"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCER_UHP" ref="ga6fdac530eacb76f2736fd5169b20ec86" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga6fdac530eacb76f2736fd5169b20ec86">PMC_SCER_UHP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCER) USB Host OHCI Clocks Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e1346ca6a094e864b093c69bae03121"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCER_UDP" ref="ga8e1346ca6a094e864b093c69bae03121" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga8e1346ca6a094e864b093c69bae03121">PMC_SCER_UDP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCER) USB Device Clock Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae45b5a1bc47f5ae6c583a28e0abbf008"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCER_PCK0" ref="gae45b5a1bc47f5ae6c583a28e0abbf008" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gae45b5a1bc47f5ae6c583a28e0abbf008">PMC_SCER_PCK0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 0 Output Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e4fb5bfac14f33c79cd9c544b615a24"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCER_PCK1" ref="ga7e4fb5bfac14f33c79cd9c544b615a24" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7e4fb5bfac14f33c79cd9c544b615a24">PMC_SCER_PCK1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCER) Programmable Clock 1 Output Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga569a52cc74c776a1f83822ab431440be"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCDR_PCK" ref="ga569a52cc74c776a1f83822ab431440be" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga569a52cc74c776a1f83822ab431440be">PMC_SCDR_PCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCDR) Processor Clock Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cc18e36fb1495c37f9358d9b77dec1a"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCDR_DDRCK" ref="ga1cc18e36fb1495c37f9358d9b77dec1a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1cc18e36fb1495c37f9358d9b77dec1a">PMC_SCDR_DDRCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCDR) DDR Clock Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4addc9ef77a764af7db1643e23f88823"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCDR_LCDCK" ref="ga4addc9ef77a764af7db1643e23f88823" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga4addc9ef77a764af7db1643e23f88823">PMC_SCDR_LCDCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCDR) LCD Clock Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed4faef6d0c281c879c873e1adde1973"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCDR_SMDCK" ref="gaed4faef6d0c281c879c873e1adde1973" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaed4faef6d0c281c879c873e1adde1973">PMC_SCDR_SMDCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCDR) SMD Clock Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e85210408b7cabaa4699963ffdf6da7"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCDR_UHP" ref="ga8e85210408b7cabaa4699963ffdf6da7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga8e85210408b7cabaa4699963ffdf6da7">PMC_SCDR_UHP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCDR) USB Host OHCI Clock Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d63e4d42a2f652906f125934c69f9f8"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCDR_UDP" ref="ga5d63e4d42a2f652906f125934c69f9f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga5d63e4d42a2f652906f125934c69f9f8">PMC_SCDR_UDP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCDR) USB Device Clock Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9369a0afa9e84879986ef3520e5c336f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCDR_PCK0" ref="ga9369a0afa9e84879986ef3520e5c336f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga9369a0afa9e84879986ef3520e5c336f">PMC_SCDR_PCK0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 0 Output Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e56788de94ca08e9da777cc2a1c325d"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCDR_PCK1" ref="ga6e56788de94ca08e9da777cc2a1c325d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga6e56788de94ca08e9da777cc2a1c325d">PMC_SCDR_PCK1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCDR) Programmable Clock 1 Output Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad3519cf493852cf6d633978cefa79e7"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCSR_PCK" ref="gaad3519cf493852cf6d633978cefa79e7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaad3519cf493852cf6d633978cefa79e7">PMC_SCSR_PCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCSR) Processor Clock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga701fcf34e5b053ad6d2a35c7aa0e9231"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCSR_DDRCK" ref="ga701fcf34e5b053ad6d2a35c7aa0e9231" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga701fcf34e5b053ad6d2a35c7aa0e9231">PMC_SCSR_DDRCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCSR) DDR Clock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbf96c693d7282423c937e8287a6f5df"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCSR_LCDCK" ref="gacbf96c693d7282423c937e8287a6f5df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gacbf96c693d7282423c937e8287a6f5df">PMC_SCSR_LCDCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCSR) LCD Clock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1779d3e40fabaddb414f8b7bb63ecae7"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCSR_SMDCK" ref="ga1779d3e40fabaddb414f8b7bb63ecae7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1779d3e40fabaddb414f8b7bb63ecae7">PMC_SCSR_SMDCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCSR) SMD Clock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79702e30c53fe82ca03eafdd522dceb3"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCSR_UHP" ref="ga79702e30c53fe82ca03eafdd522dceb3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga79702e30c53fe82ca03eafdd522dceb3">PMC_SCSR_UHP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCSR) USB Host Port Clock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga492b95e403bf37a48315d4d5f23f1d05"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCSR_UDP" ref="ga492b95e403bf37a48315d4d5f23f1d05" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga492b95e403bf37a48315d4d5f23f1d05">PMC_SCSR_UDP</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCSR) USB Device Port Clock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6eabb3e97d15e03c3d972905170d971c"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCSR_PCK0" ref="ga6eabb3e97d15e03c3d972905170d971c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga6eabb3e97d15e03c3d972905170d971c">PMC_SCSR_PCK0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 0 Output Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb9d3d3ebc60d5e7c5770b2ff71c6279"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SCSR_PCK1" ref="gaeb9d3d3ebc60d5e7c5770b2ff71c6279" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaeb9d3d3ebc60d5e7c5770b2ff71c6279">PMC_SCSR_PCK1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SCSR) Programmable Clock 1 Output Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0aa1229e50a4da686e2014197101f07"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID2" ref="gac0aa1229e50a4da686e2014197101f07" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac0aa1229e50a4da686e2014197101f07">PMC_PCER_PID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 2 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23f13520cc7f9b581f3b2a0129a084b2"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID3" ref="ga23f13520cc7f9b581f3b2a0129a084b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga23f13520cc7f9b581f3b2a0129a084b2">PMC_PCER_PID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 3 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f6395cba5b6bc0bc883dc7c512cb264"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID4" ref="ga5f6395cba5b6bc0bc883dc7c512cb264" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga5f6395cba5b6bc0bc883dc7c512cb264">PMC_PCER_PID4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 4 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24a26904b693a5099b949d27de559a85"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID5" ref="ga24a26904b693a5099b949d27de559a85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga24a26904b693a5099b949d27de559a85">PMC_PCER_PID5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 5 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad896eb03863c6502f5dad241781d3a9d"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID6" ref="gad896eb03863c6502f5dad241781d3a9d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gad896eb03863c6502f5dad241781d3a9d">PMC_PCER_PID6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 6 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1b16f18b0580b13d8b30905c97c3531"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID7" ref="gaa1b16f18b0580b13d8b30905c97c3531" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa1b16f18b0580b13d8b30905c97c3531">PMC_PCER_PID7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 7 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a9cdda7616e58846cec2f49b7b9bc79"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID8" ref="ga5a9cdda7616e58846cec2f49b7b9bc79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga5a9cdda7616e58846cec2f49b7b9bc79">PMC_PCER_PID8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 8 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78413dabea99fe4dc0b341b27ba9778f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID9" ref="ga78413dabea99fe4dc0b341b27ba9778f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga78413dabea99fe4dc0b341b27ba9778f">PMC_PCER_PID9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 9 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf759f72edf499dc3d1fc141067120e17"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID10" ref="gaf759f72edf499dc3d1fc141067120e17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaf759f72edf499dc3d1fc141067120e17">PMC_PCER_PID10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 10 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa45a7633d83691dc89378731eedd3963"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID11" ref="gaa45a7633d83691dc89378731eedd3963" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa45a7633d83691dc89378731eedd3963">PMC_PCER_PID11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 11 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad00341953eed58d757b0f4a9ab24121d"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID12" ref="gad00341953eed58d757b0f4a9ab24121d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gad00341953eed58d757b0f4a9ab24121d">PMC_PCER_PID12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 12 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6162cb4b6a090a3b487f07c8d53170f0"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID13" ref="ga6162cb4b6a090a3b487f07c8d53170f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga6162cb4b6a090a3b487f07c8d53170f0">PMC_PCER_PID13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 13 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f24b99bc1d6e0e8ee0dc4e63d19ef53"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID14" ref="ga0f24b99bc1d6e0e8ee0dc4e63d19ef53" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga0f24b99bc1d6e0e8ee0dc4e63d19ef53">PMC_PCER_PID14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 14 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga565b81b374671499e120deed53463837"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID15" ref="ga565b81b374671499e120deed53463837" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga565b81b374671499e120deed53463837">PMC_PCER_PID15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 15 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaaddb7f7190f803dbd9bebf7c3202925"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID16" ref="gaaaddb7f7190f803dbd9bebf7c3202925" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaaaddb7f7190f803dbd9bebf7c3202925">PMC_PCER_PID16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 16 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2cd40369808098007f711f8d8eeb5ad"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID17" ref="gac2cd40369808098007f711f8d8eeb5ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac2cd40369808098007f711f8d8eeb5ad">PMC_PCER_PID17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 17 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01eb8bcea8329513c410a4ae36a57ae9"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID18" ref="ga01eb8bcea8329513c410a4ae36a57ae9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga01eb8bcea8329513c410a4ae36a57ae9">PMC_PCER_PID18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 18 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3208aaeab8bee0e0ac731b9d1a6ee96b"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID19" ref="ga3208aaeab8bee0e0ac731b9d1a6ee96b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga3208aaeab8bee0e0ac731b9d1a6ee96b">PMC_PCER_PID19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 19 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1454e773ea4821622aec7e38f9a5e72e"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID20" ref="ga1454e773ea4821622aec7e38f9a5e72e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1454e773ea4821622aec7e38f9a5e72e">PMC_PCER_PID20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 20 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd5154f048e0dc864b1c305999c77c68"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID21" ref="gacd5154f048e0dc864b1c305999c77c68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gacd5154f048e0dc864b1c305999c77c68">PMC_PCER_PID21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 21 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3f6fa9d0852a32fe79597bc7282a59b"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID22" ref="gac3f6fa9d0852a32fe79597bc7282a59b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac3f6fa9d0852a32fe79597bc7282a59b">PMC_PCER_PID22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 22 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e33ddb5d66a0d44a0378296587ed8c8"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID23" ref="ga6e33ddb5d66a0d44a0378296587ed8c8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga6e33ddb5d66a0d44a0378296587ed8c8">PMC_PCER_PID23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 23 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9ae94d3a331b798cf31255ce0073cdf"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID24" ref="gac9ae94d3a331b798cf31255ce0073cdf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac9ae94d3a331b798cf31255ce0073cdf">PMC_PCER_PID24</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 24 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga224c7cab42dd2db09c7e6a82f30d0dce"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID25" ref="ga224c7cab42dd2db09c7e6a82f30d0dce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga224c7cab42dd2db09c7e6a82f30d0dce">PMC_PCER_PID25</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 25 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23024a03df0658f0fa080c863f692004"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID26" ref="ga23024a03df0658f0fa080c863f692004" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga23024a03df0658f0fa080c863f692004">PMC_PCER_PID26</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 26 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18bbef89531745b2e809f866f9acf549"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID27" ref="ga18bbef89531745b2e809f866f9acf549" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga18bbef89531745b2e809f866f9acf549">PMC_PCER_PID27</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 27 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga668239ac0807784d680dba4ba05c8e5b"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID28" ref="ga668239ac0807784d680dba4ba05c8e5b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga668239ac0807784d680dba4ba05c8e5b">PMC_PCER_PID28</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 28 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11216991b4fd1009745e0756bb03d902"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID29" ref="ga11216991b4fd1009745e0756bb03d902" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga11216991b4fd1009745e0756bb03d902">PMC_PCER_PID29</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 29 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa93e4be3966d01cec6ad3c4ae457581c"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID30" ref="gaa93e4be3966d01cec6ad3c4ae457581c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa93e4be3966d01cec6ad3c4ae457581c">PMC_PCER_PID30</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 30 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga748717e8bb0e4245d675956fc363a731"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCER_PID31" ref="ga748717e8bb0e4245d675956fc363a731" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga748717e8bb0e4245d675956fc363a731">PMC_PCER_PID31</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCER) Peripheral Clock 31 Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab4f0c348b6bc3c7f64a43b2fb42ff97a"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID2" ref="gab4f0c348b6bc3c7f64a43b2fb42ff97a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gab4f0c348b6bc3c7f64a43b2fb42ff97a">PMC_PCDR_PID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 2 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff91bcdedb44cf299a1f79503716d3f0"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID3" ref="gaff91bcdedb44cf299a1f79503716d3f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaff91bcdedb44cf299a1f79503716d3f0">PMC_PCDR_PID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 3 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga475eb7220c7ee15c17947b4859fc16a8"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID4" ref="ga475eb7220c7ee15c17947b4859fc16a8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga475eb7220c7ee15c17947b4859fc16a8">PMC_PCDR_PID4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 4 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad688a835e02bc52bcfb249bed6ddd538"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID5" ref="gad688a835e02bc52bcfb249bed6ddd538" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gad688a835e02bc52bcfb249bed6ddd538">PMC_PCDR_PID5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 5 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac31eba8a8471956341fed653ce87889"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID6" ref="gaac31eba8a8471956341fed653ce87889" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaac31eba8a8471956341fed653ce87889">PMC_PCDR_PID6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 6 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacdca58df5ea5b2d024d0885fb48dd52"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID7" ref="gaacdca58df5ea5b2d024d0885fb48dd52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaacdca58df5ea5b2d024d0885fb48dd52">PMC_PCDR_PID7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 7 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a76ef789e571892f35be416af7dfb35"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID8" ref="ga8a76ef789e571892f35be416af7dfb35" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga8a76ef789e571892f35be416af7dfb35">PMC_PCDR_PID8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 8 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01018af9b1b0f93de073cbefe711ac13"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID9" ref="ga01018af9b1b0f93de073cbefe711ac13" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga01018af9b1b0f93de073cbefe711ac13">PMC_PCDR_PID9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 9 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadbd4e6b0b49ffa6797ef7a5cc6d10a4e"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID10" ref="gadbd4e6b0b49ffa6797ef7a5cc6d10a4e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gadbd4e6b0b49ffa6797ef7a5cc6d10a4e">PMC_PCDR_PID10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 10 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae269626b89141024c42fbc195bc444dd"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID11" ref="gae269626b89141024c42fbc195bc444dd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gae269626b89141024c42fbc195bc444dd">PMC_PCDR_PID11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 11 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98a195383ef6292db373d01bedeada12"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID12" ref="ga98a195383ef6292db373d01bedeada12" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga98a195383ef6292db373d01bedeada12">PMC_PCDR_PID12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 12 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5babeeb03390e5d1fa526217bef6a08"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID13" ref="gaa5babeeb03390e5d1fa526217bef6a08" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa5babeeb03390e5d1fa526217bef6a08">PMC_PCDR_PID13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 13 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67a494806165a183bbe6f64f26436480"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID14" ref="ga67a494806165a183bbe6f64f26436480" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga67a494806165a183bbe6f64f26436480">PMC_PCDR_PID14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 14 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa53a1593ce5c8e8459d565f9a258f0ef"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID15" ref="gaa53a1593ce5c8e8459d565f9a258f0ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa53a1593ce5c8e8459d565f9a258f0ef">PMC_PCDR_PID15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 15 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7328a5384e74ca39b3bbc8e33d735df2"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID16" ref="ga7328a5384e74ca39b3bbc8e33d735df2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7328a5384e74ca39b3bbc8e33d735df2">PMC_PCDR_PID16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 16 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c2f63c82391d54d9f74328c45a2c0cf"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID17" ref="ga7c2f63c82391d54d9f74328c45a2c0cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7c2f63c82391d54d9f74328c45a2c0cf">PMC_PCDR_PID17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 17 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb215c337098426f502efcea483fcb36"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID18" ref="gabb215c337098426f502efcea483fcb36" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gabb215c337098426f502efcea483fcb36">PMC_PCDR_PID18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 18 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabde126afc8b677827444b49c8ccf716a"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID19" ref="gabde126afc8b677827444b49c8ccf716a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gabde126afc8b677827444b49c8ccf716a">PMC_PCDR_PID19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 19 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b218ee5301e85fd3c509603c09db7f6"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID20" ref="ga6b218ee5301e85fd3c509603c09db7f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga6b218ee5301e85fd3c509603c09db7f6">PMC_PCDR_PID20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 20 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8107c373f1a8011401b2dded802ee3ab"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID21" ref="ga8107c373f1a8011401b2dded802ee3ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga8107c373f1a8011401b2dded802ee3ab">PMC_PCDR_PID21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 21 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aedbd3ce24075482c83877fcb16e7f7"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID22" ref="ga8aedbd3ce24075482c83877fcb16e7f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga8aedbd3ce24075482c83877fcb16e7f7">PMC_PCDR_PID22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 22 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafec69f7f5377fe6e08aba8759ca17df9"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID23" ref="gafec69f7f5377fe6e08aba8759ca17df9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gafec69f7f5377fe6e08aba8759ca17df9">PMC_PCDR_PID23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 23 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga148f3c9566d053212e23ecca0c48fddc"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID24" ref="ga148f3c9566d053212e23ecca0c48fddc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga148f3c9566d053212e23ecca0c48fddc">PMC_PCDR_PID24</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 24 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3523f807dc1781fb470ba49b4d5eac04"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID25" ref="ga3523f807dc1781fb470ba49b4d5eac04" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga3523f807dc1781fb470ba49b4d5eac04">PMC_PCDR_PID25</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 25 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51c310fecf45226ce1038d7d751e69ac"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID26" ref="ga51c310fecf45226ce1038d7d751e69ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga51c310fecf45226ce1038d7d751e69ac">PMC_PCDR_PID26</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 26 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d1f4e65f3fe76a1bd0e08e5bdf8b4d9"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID27" ref="ga1d1f4e65f3fe76a1bd0e08e5bdf8b4d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1d1f4e65f3fe76a1bd0e08e5bdf8b4d9">PMC_PCDR_PID27</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 27 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga52a4343b80d8bba4425f5542b97a2149"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID28" ref="ga52a4343b80d8bba4425f5542b97a2149" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga52a4343b80d8bba4425f5542b97a2149">PMC_PCDR_PID28</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 28 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b1e160f4cc1486520f52d6f06b3e2ea"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID29" ref="ga5b1e160f4cc1486520f52d6f06b3e2ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga5b1e160f4cc1486520f52d6f06b3e2ea">PMC_PCDR_PID29</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 29 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67a6288043def9b8e688ee64be700cba"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID30" ref="ga67a6288043def9b8e688ee64be700cba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga67a6288043def9b8e688ee64be700cba">PMC_PCDR_PID30</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 30 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4c70fe86aaf55ffe0603cc516770263"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCDR_PID31" ref="gac4c70fe86aaf55ffe0603cc516770263" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac4c70fe86aaf55ffe0603cc516770263">PMC_PCDR_PID31</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCDR) Peripheral Clock 31 Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4122ebcda0231aecfc2d6973fc3998c0"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID2" ref="ga4122ebcda0231aecfc2d6973fc3998c0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga4122ebcda0231aecfc2d6973fc3998c0">PMC_PCSR_PID2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 2 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaead5a9c2f16a5e6b389ef4e7ff19fb58"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID3" ref="gaead5a9c2f16a5e6b389ef4e7ff19fb58" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaead5a9c2f16a5e6b389ef4e7ff19fb58">PMC_PCSR_PID3</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 3 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37f6fb59af6f4075b2fb6671c8457c1f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID4" ref="ga37f6fb59af6f4075b2fb6671c8457c1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga37f6fb59af6f4075b2fb6671c8457c1f">PMC_PCSR_PID4</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 4 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59c52c4540e3536fa973df6d47b147e9"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID5" ref="ga59c52c4540e3536fa973df6d47b147e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga59c52c4540e3536fa973df6d47b147e9">PMC_PCSR_PID5</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 5 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0385c636d3095df4d684e2c387231419"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID6" ref="ga0385c636d3095df4d684e2c387231419" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga0385c636d3095df4d684e2c387231419">PMC_PCSR_PID6</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 6 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98d34c9aa2abf895add67a0cf0a78d70"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID7" ref="ga98d34c9aa2abf895add67a0cf0a78d70" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga98d34c9aa2abf895add67a0cf0a78d70">PMC_PCSR_PID7</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 7 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3161f667309e2bc1d3ef5e9f4f4013d9"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID8" ref="ga3161f667309e2bc1d3ef5e9f4f4013d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga3161f667309e2bc1d3ef5e9f4f4013d9">PMC_PCSR_PID8</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 8 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5c3ee375803bddd72352c2092fe6bab"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID9" ref="gaa5c3ee375803bddd72352c2092fe6bab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa5c3ee375803bddd72352c2092fe6bab">PMC_PCSR_PID9</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 9 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga221a7bda82e11bcdf85e464640851480"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID10" ref="ga221a7bda82e11bcdf85e464640851480" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga221a7bda82e11bcdf85e464640851480">PMC_PCSR_PID10</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 10 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcfb72c88782bbfd71a7116358768435"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID11" ref="gafcfb72c88782bbfd71a7116358768435" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gafcfb72c88782bbfd71a7116358768435">PMC_PCSR_PID11</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 11)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 11 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28d026566385b0e576ed1e3a5f8cc373"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID12" ref="ga28d026566385b0e576ed1e3a5f8cc373" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga28d026566385b0e576ed1e3a5f8cc373">PMC_PCSR_PID12</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 12 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d8a5c3a934e3f9b150a59f2b56f3dc6"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID13" ref="ga2d8a5c3a934e3f9b150a59f2b56f3dc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga2d8a5c3a934e3f9b150a59f2b56f3dc6">PMC_PCSR_PID13</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 13)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 13 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5daa204199ce0cd92f64f2bc4ad92ca5"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID14" ref="ga5daa204199ce0cd92f64f2bc4ad92ca5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga5daa204199ce0cd92f64f2bc4ad92ca5">PMC_PCSR_PID14</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 14)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 14 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae90de6431d9c7a92d58f8868825fb6a7"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID15" ref="gae90de6431d9c7a92d58f8868825fb6a7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gae90de6431d9c7a92d58f8868825fb6a7">PMC_PCSR_PID15</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 15)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 15 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4c6849cd1af19023c84683e8a03d4ad"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID16" ref="gae4c6849cd1af19023c84683e8a03d4ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gae4c6849cd1af19023c84683e8a03d4ad">PMC_PCSR_PID16</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 16 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6adbdd76296ae1b1e5c2ab162b7ddce8"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID17" ref="ga6adbdd76296ae1b1e5c2ab162b7ddce8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga6adbdd76296ae1b1e5c2ab162b7ddce8">PMC_PCSR_PID17</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 17 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga62288e1e2c1bde6c2c195132c1a25505"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID18" ref="ga62288e1e2c1bde6c2c195132c1a25505" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga62288e1e2c1bde6c2c195132c1a25505">PMC_PCSR_PID18</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 18 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada489af0a09a2297ed8d24eb25d85cd4"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID19" ref="gada489af0a09a2297ed8d24eb25d85cd4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gada489af0a09a2297ed8d24eb25d85cd4">PMC_PCSR_PID19</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 19 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f3ba9ba3887b92c3b93d6bb51930357"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID20" ref="ga0f3ba9ba3887b92c3b93d6bb51930357" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga0f3ba9ba3887b92c3b93d6bb51930357">PMC_PCSR_PID20</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 20 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaea4ecb77d4a105ae8c2724de21689e84"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID21" ref="gaea4ecb77d4a105ae8c2724de21689e84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaea4ecb77d4a105ae8c2724de21689e84">PMC_PCSR_PID21</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 21)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 21 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b8d03d2ffdd8901113e5a09714d2653"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID22" ref="ga0b8d03d2ffdd8901113e5a09714d2653" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga0b8d03d2ffdd8901113e5a09714d2653">PMC_PCSR_PID22</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 22 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0acb8795039654c2bb47d0e3e0f43e2"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID23" ref="gaa0acb8795039654c2bb47d0e3e0f43e2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa0acb8795039654c2bb47d0e3e0f43e2">PMC_PCSR_PID23</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 23)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 23 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb82980af87d86d6fd47a7968a8c6593"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID24" ref="gacb82980af87d86d6fd47a7968a8c6593" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gacb82980af87d86d6fd47a7968a8c6593">PMC_PCSR_PID24</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 24 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bafc827037096d7d58c52e34f7de267"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID25" ref="ga5bafc827037096d7d58c52e34f7de267" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga5bafc827037096d7d58c52e34f7de267">PMC_PCSR_PID25</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 25 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd544b8ca5baf69745b0e03cf03a28d9"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID26" ref="gafd544b8ca5baf69745b0e03cf03a28d9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gafd544b8ca5baf69745b0e03cf03a28d9">PMC_PCSR_PID26</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 26)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 26 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga624444ed03a03ba0c7a1cab74f0a1f61"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID27" ref="ga624444ed03a03ba0c7a1cab74f0a1f61" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga624444ed03a03ba0c7a1cab74f0a1f61">PMC_PCSR_PID27</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 27 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1a5e205ea0986180d62c0bcef6eec79"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID28" ref="gaa1a5e205ea0986180d62c0bcef6eec79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa1a5e205ea0986180d62c0bcef6eec79">PMC_PCSR_PID28</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 28 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6637d4854729f99cdb536b4f0c51fd9"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID29" ref="gab6637d4854729f99cdb536b4f0c51fd9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gab6637d4854729f99cdb536b4f0c51fd9">PMC_PCSR_PID29</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 29 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1486feba9babe3f833698845ac0df10d"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID30" ref="ga1486feba9babe3f833698845ac0df10d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1486feba9babe3f833698845ac0df10d">PMC_PCSR_PID30</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 30)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 30 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafebe877b8bbda45619249317d33b36d8"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCSR_PID31" ref="gafebe877b8bbda45619249317d33b36d8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gafebe877b8bbda45619249317d33b36d8">PMC_PCSR_PID31</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 31)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCSR) Peripheral Clock 31 Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7013a00c3320706c12c78df0f4ff60b"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_UCKR_UPLLEN" ref="gac7013a00c3320706c12c78df0f4ff60b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac7013a00c3320706c12c78df0f4ff60b">CKGR_UCKR_UPLLEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_UCKR) UTMI PLL Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1180ec278f43f0996eed363aa2a045f3"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_UCKR_UPLLCOUNT_Pos" ref="ga1180ec278f43f0996eed363aa2a045f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_UCKR_UPLLCOUNT_Pos</b>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61f75d9c80b8106bfab1d3a066decf1f"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_UCKR_UPLLCOUNT_Msk" ref="ga61f75d9c80b8106bfab1d3a066decf1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga61f75d9c80b8106bfab1d3a066decf1f">CKGR_UCKR_UPLLCOUNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; CKGR_UCKR_UPLLCOUNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_UCKR) UTMI PLL Start-up Time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e7ef32a11772717dde8d372f1843ad4"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_UCKR_UPLLCOUNT" ref="ga8e7ef32a11772717dde8d372f1843ad4" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_UCKR_UPLLCOUNT</b>(value)&nbsp;&nbsp;&nbsp;((CKGR_UCKR_UPLLCOUNT_Msk &amp; ((value) &lt;&lt; CKGR_UCKR_UPLLCOUNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47c9584d70d0e799b057af10edb08e66"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_UCKR_BIASEN" ref="ga47c9584d70d0e799b057af10edb08e66" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga47c9584d70d0e799b057af10edb08e66">CKGR_UCKR_BIASEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_UCKR) UTMI BIAS Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a9bc215f881a65dcb4fe63719664f30"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_UCKR_BIASCOUNT_Pos" ref="ga6a9bc215f881a65dcb4fe63719664f30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_UCKR_BIASCOUNT_Pos</b>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e59047014ec2afe2442a6d9270ec8c6"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_UCKR_BIASCOUNT_Msk" ref="ga7e59047014ec2afe2442a6d9270ec8c6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7e59047014ec2afe2442a6d9270ec8c6">CKGR_UCKR_BIASCOUNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; CKGR_UCKR_BIASCOUNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_UCKR) UTMI BIAS Start-up Time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ce935db17e3ac6594640219fd47df58"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_UCKR_BIASCOUNT" ref="ga3ce935db17e3ac6594640219fd47df58" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_UCKR_BIASCOUNT</b>(value)&nbsp;&nbsp;&nbsp;((CKGR_UCKR_BIASCOUNT_Msk &amp; ((value) &lt;&lt; CKGR_UCKR_BIASCOUNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab26d4c9e71b22e36955d8cf672d2b5ce"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_MOSCXTEN" ref="gab26d4c9e71b22e36955d8cf672d2b5ce" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gab26d4c9e71b22e36955d8cf672d2b5ce">CKGR_MOR_MOSCXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MOR) Main Crystal Oscillator Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae14b847f323d0724a35baa93f5ed7933"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_MOSCXTBY" ref="gae14b847f323d0724a35baa93f5ed7933" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gae14b847f323d0724a35baa93f5ed7933">CKGR_MOR_MOSCXTBY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MOR) Main Crystal Oscillator Bypass <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf83c14c0c2fc1939f462489c9e7ff28c"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_MOSCRCEN" ref="gaf83c14c0c2fc1939f462489c9e7ff28c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaf83c14c0c2fc1939f462489c9e7ff28c">CKGR_MOR_MOSCRCEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MOR) Main On-Chip RC Oscillator Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf210d79c682c0e27d838dfb5118a5308"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_MOSCXTST_Pos" ref="gaf210d79c682c0e27d838dfb5118a5308" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_MOR_MOSCXTST_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ff66bbd6a365c48d29c17698727d42b"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_MOSCXTST_Msk" ref="ga5ff66bbd6a365c48d29c17698727d42b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga5ff66bbd6a365c48d29c17698727d42b">CKGR_MOR_MOSCXTST_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; CKGR_MOR_MOSCXTST_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MOR) Main Crystal Oscillator Start-up Time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ff4c5a00cbdfc5bad9f7f2a482e2ef2"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_MOSCXTST" ref="ga6ff4c5a00cbdfc5bad9f7f2a482e2ef2" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_MOR_MOSCXTST</b>(value)&nbsp;&nbsp;&nbsp;((CKGR_MOR_MOSCXTST_Msk &amp; ((value) &lt;&lt; CKGR_MOR_MOSCXTST_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe1c311954dbe32313393c58b1818e1f"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_KEY_Pos" ref="gabe1c311954dbe32313393c58b1818e1f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_MOR_KEY_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga026bbc782ee33799a044b54036d1cecc"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_KEY_Msk" ref="ga026bbc782ee33799a044b54036d1cecc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga026bbc782ee33799a044b54036d1cecc">CKGR_MOR_KEY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; CKGR_MOR_KEY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MOR) Password <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1b69b2332a2f424eecbd61f6d038fbd"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_KEY" ref="gae1b69b2332a2f424eecbd61f6d038fbd" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_MOR_KEY</b>(value)&nbsp;&nbsp;&nbsp;((CKGR_MOR_KEY_Msk &amp; ((value) &lt;&lt; CKGR_MOR_KEY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1d09a0e1aea4606def1a71287833035"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_MOSCSEL" ref="gaa1d09a0e1aea4606def1a71287833035" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa1d09a0e1aea4606def1a71287833035">CKGR_MOR_MOSCSEL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MOR) Main Oscillator Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb0661f3af5679f457c07a3a3ace4af4"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MOR_CFDEN" ref="gadb0661f3af5679f457c07a3a3ace4af4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gadb0661f3af5679f457c07a3a3ace4af4">CKGR_MOR_CFDEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 25)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MOR) Clock Failure Detector Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad686e71166d30ed77a919900cd438b4b"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MCFR_MAINF_Pos" ref="gad686e71166d30ed77a919900cd438b4b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_MCFR_MAINF_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57b367ae43ea4e0e406c54672607eaf8"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MCFR_MAINF_Msk" ref="ga57b367ae43ea4e0e406c54672607eaf8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga57b367ae43ea4e0e406c54672607eaf8">CKGR_MCFR_MAINF_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; CKGR_MCFR_MAINF_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MCFR) Main Clock Frequency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e1266d112bc784de35e25c613f827eb"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_MCFR_MAINFRDY" ref="ga7e1266d112bc784de35e25c613f827eb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7e1266d112bc784de35e25c613f827eb">CKGR_MCFR_MAINFRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_MCFR) Main Clock Ready <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bea4fc8db6a33b79eddde5a59232816"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_DIVA_Pos" ref="ga6bea4fc8db6a33b79eddde5a59232816" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR_DIVA_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab28dc8be7b52a0a8eb5031a21f1991d0"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_DIVA_Msk" ref="gab28dc8be7b52a0a8eb5031a21f1991d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gab28dc8be7b52a0a8eb5031a21f1991d0">CKGR_PLLAR_DIVA_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; CKGR_PLLAR_DIVA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_PLLAR) Divider A <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37e2da797562a8a8e9e59e3ec7a04528"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_DIVA" ref="ga37e2da797562a8a8e9e59e3ec7a04528" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR_DIVA</b>(value)&nbsp;&nbsp;&nbsp;((CKGR_PLLAR_DIVA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_DIVA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79c2a1a20693793a073171ca87cbca62"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_PLLACOUNT_Pos" ref="ga79c2a1a20693793a073171ca87cbca62" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR_PLLACOUNT_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f07433c2360f33bb966516a27e485f1"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_PLLACOUNT_Msk" ref="ga1f07433c2360f33bb966516a27e485f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1f07433c2360f33bb966516a27e485f1">CKGR_PLLAR_PLLACOUNT_Msk</a>&nbsp;&nbsp;&nbsp;(0x3fu &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_PLLAR) PLLA Counter <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d075b69defd1b528e1530c80b57172b"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_PLLACOUNT" ref="ga3d075b69defd1b528e1530c80b57172b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR_PLLACOUNT</b>(value)&nbsp;&nbsp;&nbsp;((CKGR_PLLAR_PLLACOUNT_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_PLLACOUNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfe6f1e4c6511e69aafde4c779b820d5"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_OUTA_Pos" ref="gadfe6f1e4c6511e69aafde4c779b820d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR_OUTA_Pos</b>&nbsp;&nbsp;&nbsp;14</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf34fa147a348bee0426da637a91383e3"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_OUTA_Msk" ref="gaf34fa147a348bee0426da637a91383e3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaf34fa147a348bee0426da637a91383e3">CKGR_PLLAR_OUTA_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; CKGR_PLLAR_OUTA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_PLLAR) PLLA Clock Frequency Range <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3ec5a7f6eee432204d36b2975849bfe"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_OUTA" ref="gab3ec5a7f6eee432204d36b2975849bfe" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR_OUTA</b>(value)&nbsp;&nbsp;&nbsp;((CKGR_PLLAR_OUTA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_OUTA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5435361dc5246da74e4019012ed9a474"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_MULA_Pos" ref="ga5435361dc5246da74e4019012ed9a474" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR_MULA_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac720bcb52bfadc5d76f43d76acce85c7"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_MULA_Msk" ref="gac720bcb52bfadc5d76f43d76acce85c7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac720bcb52bfadc5d76f43d76acce85c7">CKGR_PLLAR_MULA_Msk</a>&nbsp;&nbsp;&nbsp;(0x7ffu &lt;&lt; CKGR_PLLAR_MULA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_PLLAR) PLLA Multiplier <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0784e6083209f155caeea714db658656"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_MULA" ref="ga0784e6083209f155caeea714db658656" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>CKGR_PLLAR_MULA</b>(value)&nbsp;&nbsp;&nbsp;((CKGR_PLLAR_MULA_Msk &amp; ((value) &lt;&lt; CKGR_PLLAR_MULA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d9f318c845479a65b3937d54b9a96c3"></a><!-- doxytag: member="SAM9G25_PMC::CKGR_PLLAR_STUCKTO1" ref="ga5d9f318c845479a65b3937d54b9a96c3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga5d9f318c845479a65b3937d54b9a96c3">CKGR_PLLAR_STUCKTO1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 29)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(CKGR_PLLAR) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade7a71e6c8aabb95838f2d0f08f1a4f1"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_CSS_Pos" ref="gade7a71e6c8aabb95838f2d0f08f1a4f1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_MCKR_CSS_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf5490e2702410b788902efcf7fc1876c"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_CSS_Msk" ref="gaf5490e2702410b788902efcf7fc1876c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaf5490e2702410b788902efcf7fc1876c">PMC_MCKR_CSS_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; PMC_MCKR_CSS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Master/Processor Clock Source Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac30f30d82aa0a8e6ffd94e278d561b84"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_CSS_SLOW_CLK" ref="gac30f30d82aa0a8e6ffd94e278d561b84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac30f30d82aa0a8e6ffd94e278d561b84">PMC_MCKR_CSS_SLOW_CLK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Slow Clock is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1083253fbc37fcfcc9aa078dbc35f067"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_CSS_MAIN_CLK" ref="ga1083253fbc37fcfcc9aa078dbc35f067" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1083253fbc37fcfcc9aa078dbc35f067">PMC_MCKR_CSS_MAIN_CLK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Main Clock is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87abdef35a28f8c1adc1167682ad875f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_CSS_PLLA_CLK" ref="ga87abdef35a28f8c1adc1167682ad875f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga87abdef35a28f8c1adc1167682ad875f">PMC_MCKR_CSS_PLLA_CLK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) PLLACK/PLLADIV2 is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga53f178db8b1b9ca8eaac6e2475ff1ec2"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_CSS_UPLL_CLK" ref="ga53f178db8b1b9ca8eaac6e2475ff1ec2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga53f178db8b1b9ca8eaac6e2475ff1ec2">PMC_MCKR_CSS_UPLL_CLK</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) UPLL Clock is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28624e80bd61898c81fad61c5f9e5991"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_Pos" ref="ga28624e80bd61898c81fad61c5f9e5991" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_MCKR_PRES_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc14167dbb6ea635a41df3b41c8b9e84"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_Msk" ref="gadc14167dbb6ea635a41df3b41c8b9e84" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gadc14167dbb6ea635a41df3b41c8b9e84">PMC_MCKR_PRES_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; PMC_MCKR_PRES_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Master/Processor Clock Prescaler <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1cc110ee64783d4d648dae9e0fa03714"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_CLOCK" ref="ga1cc110ee64783d4d648dae9e0fa03714" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1cc110ee64783d4d648dae9e0fa03714">PMC_MCKR_PRES_CLOCK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Selected clock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0760dbca0bfd4bdf8d0312637bb54163"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_CLOCK_DIV2" ref="ga0760dbca0bfd4bdf8d0312637bb54163" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga0760dbca0bfd4bdf8d0312637bb54163">PMC_MCKR_PRES_CLOCK_DIV2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7ca8b584dab7ee724048a306b2d5f37"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_CLOCK_DIV4" ref="gac7ca8b584dab7ee724048a306b2d5f37" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac7ca8b584dab7ee724048a306b2d5f37">PMC_MCKR_PRES_CLOCK_DIV4</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e4b251f3eb9b736dda7900ecf9826fd"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_CLOCK_DIV8" ref="ga8e4b251f3eb9b736dda7900ecf9826fd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga8e4b251f3eb9b736dda7900ecf9826fd">PMC_MCKR_PRES_CLOCK_DIV8</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47dbb05de229ae1362e21ae076e08b65"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_CLOCK_DIV16" ref="ga47dbb05de229ae1362e21ae076e08b65" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga47dbb05de229ae1362e21ae076e08b65">PMC_MCKR_PRES_CLOCK_DIV16</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 16 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75c61ae6597c48d72f8d4217c4508a78"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_CLOCK_DIV32" ref="ga75c61ae6597c48d72f8d4217c4508a78" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga75c61ae6597c48d72f8d4217c4508a78">PMC_MCKR_PRES_CLOCK_DIV32</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 32 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed4593de86eb0db262e1c76604bdcaba"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PRES_CLOCK_DIV64" ref="gaed4593de86eb0db262e1c76604bdcaba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaed4593de86eb0db262e1c76604bdcaba">PMC_MCKR_PRES_CLOCK_DIV64</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Selected clock divided by 64 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac99ca480c961663d137afac11d10db6f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_MDIV_Pos" ref="gac99ca480c961663d137afac11d10db6f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_MCKR_MDIV_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga26ddee9ede0a35704832ea79e0390de8"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_MDIV_Msk" ref="ga26ddee9ede0a35704832ea79e0390de8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga26ddee9ede0a35704832ea79e0390de8">PMC_MCKR_MDIV_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; PMC_MCKR_MDIV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Master Clock Division <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42b6cb019bd36310f8ed4838902914b1"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_MDIV_EQ_PCK" ref="ga42b6cb019bd36310f8ed4838902914b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga42b6cb019bd36310f8ed4838902914b1">PMC_MCKR_MDIV_EQ_PCK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 1.Warning: SysClk DDR and DDRCK are not available. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab35c4e98c54074212c4532403ab1b7d1"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_MDIV_PCK_DIV2" ref="gab35c4e98c54074212c4532403ab1b7d1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gab35c4e98c54074212c4532403ab1b7d1">PMC_MCKR_MDIV_PCK_DIV2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 2.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ed8e742c769b58b5f38b3f675c64bee"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_MDIV_PCK_DIV4" ref="ga4ed8e742c769b58b5f38b3f675c64bee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga4ed8e742c769b58b5f38b3f675c64bee">PMC_MCKR_MDIV_PCK_DIV4</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 4.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga146ebfb5b80c79b85bb42a912d95801f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_MDIV_PCK_DIV3" ref="ga146ebfb5b80c79b85bb42a912d95801f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga146ebfb5b80c79b85bb42a912d95801f">PMC_MCKR_MDIV_PCK_DIV3</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) Master Clock is Prescaler Output Clock divided by 3.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac1ee9749d74badd777b828712e78d81"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PLLADIV2" ref="gaac1ee9749d74badd777b828712e78d81" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaac1ee9749d74badd777b828712e78d81">PMC_MCKR_PLLADIV2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) PLLA divisor by 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga987eb698ac717974c6bb49e6f86fe2b2"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PLLADIV2_NOT_DIV2" ref="ga987eb698ac717974c6bb49e6f86fe2b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga987eb698ac717974c6bb49e6f86fe2b2">PMC_MCKR_PLLADIV2_NOT_DIV2</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) PLLA clock frequency is divided by 1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bf3ad7ab6e1a226f0fa0a3ab9d19114"></a><!-- doxytag: member="SAM9G25_PMC::PMC_MCKR_PLLADIV2_DIV2" ref="ga2bf3ad7ab6e1a226f0fa0a3ab9d19114" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga2bf3ad7ab6e1a226f0fa0a3ab9d19114">PMC_MCKR_PLLADIV2_DIV2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_MCKR) PLLA clock frequency is divided by 2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c8663e766b5d400fbd2e36964217aba"></a><!-- doxytag: member="SAM9G25_PMC::PMC_USB_USBS" ref="ga0c8663e766b5d400fbd2e36964217aba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga0c8663e766b5d400fbd2e36964217aba">PMC_USB_USBS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_USB) USB OHCI Input Clock Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1bfcde618f6dc70280dfadd16dd7254"></a><!-- doxytag: member="SAM9G25_PMC::PMC_USB_USBDIV_Pos" ref="gaa1bfcde618f6dc70280dfadd16dd7254" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_USB_USBDIV_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb062c3f15ab096e8ea86a30d4ba7293"></a><!-- doxytag: member="SAM9G25_PMC::PMC_USB_USBDIV_Msk" ref="gabb062c3f15ab096e8ea86a30d4ba7293" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gabb062c3f15ab096e8ea86a30d4ba7293">PMC_USB_USBDIV_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; PMC_USB_USBDIV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_USB) Divider for USB OHCI Clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cfa88f5a6b2b7603b3edf9672e5a7f3"></a><!-- doxytag: member="SAM9G25_PMC::PMC_USB_USBDIV" ref="ga3cfa88f5a6b2b7603b3edf9672e5a7f3" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_USB_USBDIV</b>(value)&nbsp;&nbsp;&nbsp;((PMC_USB_USBDIV_Msk &amp; ((value) &lt;&lt; PMC_USB_USBDIV_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7411525398077efb7268a120c54a722c"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SMD_SMDS" ref="ga7411525398077efb7268a120c54a722c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7411525398077efb7268a120c54a722c">PMC_SMD_SMDS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SMD) SMD input clock selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9704abbf8505a0a8517c90633dc41fe7"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SMD_SMDDIV_Pos" ref="ga9704abbf8505a0a8517c90633dc41fe7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_SMD_SMDDIV_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafff9f479dc2e325e9f5f6b35d2d1c4b0"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SMD_SMDDIV_Msk" ref="gafff9f479dc2e325e9f5f6b35d2d1c4b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gafff9f479dc2e325e9f5f6b35d2d1c4b0">PMC_SMD_SMDDIV_Msk</a>&nbsp;&nbsp;&nbsp;(0x1fu &lt;&lt; PMC_SMD_SMDDIV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SMD) Divider for SMD Clock. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c9a8a039130ce6bacda8999dd78e754"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SMD_SMDDIV" ref="ga6c9a8a039130ce6bacda8999dd78e754" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_SMD_SMDDIV</b>(value)&nbsp;&nbsp;&nbsp;((PMC_SMD_SMDDIV_Msk &amp; ((value) &lt;&lt; PMC_SMD_SMDDIV_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb2591f58195c0810f323ea1da2ea7cc"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_CSS_Pos" ref="gaeb2591f58195c0810f323ea1da2ea7cc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_PCK_CSS_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga674cfaca042723467fab0808cc17fa46"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_CSS_Msk" ref="ga674cfaca042723467fab0808cc17fa46" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga674cfaca042723467fab0808cc17fa46">PMC_PCK_CSS_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; PMC_PCK_CSS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Master Clock Source Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82909c82066c3acdf728698a4136265c"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_CSS_SLOW_CLK" ref="ga82909c82066c3acdf728698a4136265c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga82909c82066c3acdf728698a4136265c">PMC_PCK_CSS_SLOW_CLK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Slow Clock is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d28f7ac2092e8157abf6e51a2b4dd8d"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_CSS_MAIN_CLK" ref="ga9d28f7ac2092e8157abf6e51a2b4dd8d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga9d28f7ac2092e8157abf6e51a2b4dd8d">PMC_PCK_CSS_MAIN_CLK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Main Clock is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5e3d2765373040015ea301e7b0fee2b"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_CSS_PLLA_CLK" ref="gac5e3d2765373040015ea301e7b0fee2b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac5e3d2765373040015ea301e7b0fee2b">PMC_PCK_CSS_PLLA_CLK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) PLLACK/PLLADIV2 is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb21991bf625a3dad555154dcec09e5f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_CSS_UPLL_CLK" ref="gaeb21991bf625a3dad555154dcec09e5f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaeb21991bf625a3dad555154dcec09e5f">PMC_PCK_CSS_UPLL_CLK</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) UPLL Clock is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78d32636fd7509c0ab80f4301075b3b3"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_CSS_MCK_CLK" ref="ga78d32636fd7509c0ab80f4301075b3b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga78d32636fd7509c0ab80f4301075b3b3">PMC_PCK_CSS_MCK_CLK</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Master Clock is selected <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0663939c288405899b6589d76646ff39"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_Pos" ref="ga0663939c288405899b6589d76646ff39" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_PCK_PRES_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga439054fdd388062e467306a8eb85f3b4"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_Msk" ref="ga439054fdd388062e467306a8eb85f3b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga439054fdd388062e467306a8eb85f3b4">PMC_PCK_PRES_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; PMC_PCK_PRES_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Programmable Clock Prescaler <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40785cb16e273c3fea95174fa4ebf61e"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_CLOCK" ref="ga40785cb16e273c3fea95174fa4ebf61e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga40785cb16e273c3fea95174fa4ebf61e">PMC_PCK_PRES_CLOCK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Selected clock <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00abee78e77bbcdd8ba5355364b3520e"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_CLOCK_DIV2" ref="ga00abee78e77bbcdd8ba5355364b3520e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga00abee78e77bbcdd8ba5355364b3520e">PMC_PCK_PRES_CLOCK_DIV2</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Selected clock divided by 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02136030397c09a4835fde82fb34f491"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_CLOCK_DIV4" ref="ga02136030397c09a4835fde82fb34f491" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga02136030397c09a4835fde82fb34f491">PMC_PCK_PRES_CLOCK_DIV4</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Selected clock divided by 4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga21825cd6946e759e3450e1539611bd38"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_CLOCK_DIV8" ref="ga21825cd6946e759e3450e1539611bd38" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga21825cd6946e759e3450e1539611bd38">PMC_PCK_PRES_CLOCK_DIV8</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Selected clock divided by 8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ea2f408a321680aef21c8442dbcece5"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_CLOCK_DIV16" ref="ga7ea2f408a321680aef21c8442dbcece5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7ea2f408a321680aef21c8442dbcece5">PMC_PCK_PRES_CLOCK_DIV16</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Selected clock divided by 16 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga717d1d578ed75a667261bfcdb1342053"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_CLOCK_DIV32" ref="ga717d1d578ed75a667261bfcdb1342053" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga717d1d578ed75a667261bfcdb1342053">PMC_PCK_PRES_CLOCK_DIV32</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Selected clock divided by 32 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49ee44f09d2ca928fbd5c09a2f380dd6"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCK_PRES_CLOCK_DIV64" ref="ga49ee44f09d2ca928fbd5c09a2f380dd6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga49ee44f09d2ca928fbd5c09a2f380dd6">PMC_PCK_PRES_CLOCK_DIV64</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCK[2]) Selected clock divided by 64 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga335fb6de7476031032d6ed677216309a"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_MOSCXTS" ref="ga335fb6de7476031032d6ed677216309a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga335fb6de7476031032d6ed677216309a">PMC_IER_MOSCXTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) Main Crystal Oscillator Status Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1da390828a1550403f3d5e2024d32907"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_LOCKA" ref="ga1da390828a1550403f3d5e2024d32907" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga1da390828a1550403f3d5e2024d32907">PMC_IER_LOCKA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) PLLA Lock Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga253504df313ab46d981bfb0658fce97b"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_MCKRDY" ref="ga253504df313ab46d981bfb0658fce97b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga253504df313ab46d981bfb0658fce97b">PMC_IER_MCKRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) Master Clock Ready Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf9d65e372bbce8affd7f28278d3e2d4"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_LOCKU" ref="gabf9d65e372bbce8affd7f28278d3e2d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gabf9d65e372bbce8affd7f28278d3e2d4">PMC_IER_LOCKU</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) UTMI PLL Lock Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4dc63611af547b0f83ab274c2d4752e"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_PCKRDY0" ref="gaf4dc63611af547b0f83ab274c2d4752e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaf4dc63611af547b0f83ab274c2d4752e">PMC_IER_PCKRDY0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 0 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeeab0f98979c5b8f870eeee57982c244"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_PCKRDY1" ref="gaeeab0f98979c5b8f870eeee57982c244" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaeeab0f98979c5b8f870eeee57982c244">PMC_IER_PCKRDY1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) Programmable Clock Ready 1 Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49fddd4922d096f93940f1315798b2f0"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_MOSCSELS" ref="ga49fddd4922d096f93940f1315798b2f0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga49fddd4922d096f93940f1315798b2f0">PMC_IER_MOSCSELS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) Main Oscillator Selection Status Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7be59432ed75edc559d72c9c76105086"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_MOSCRCS" ref="ga7be59432ed75edc559d72c9c76105086" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7be59432ed75edc559d72c9c76105086">PMC_IER_MOSCRCS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) Main On-Chip RC Status Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa104b6a188d4891de1fab952412f6493"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IER_CFDEV" ref="gaa104b6a188d4891de1fab952412f6493" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa104b6a188d4891de1fab952412f6493">PMC_IER_CFDEV</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IER) Clock Failure Detector Event Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga091e3936658c1e6f5c29d7b58c956b85"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_MOSCXTS" ref="ga091e3936658c1e6f5c29d7b58c956b85" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga091e3936658c1e6f5c29d7b58c956b85">PMC_IDR_MOSCXTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) Main Crystal Oscillator Status Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0379bad346c549e83793fb36f3705cd1"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_LOCKA" ref="ga0379bad346c549e83793fb36f3705cd1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga0379bad346c549e83793fb36f3705cd1">PMC_IDR_LOCKA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) PLLA Lock Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad923488932cac3d9d6f156b7ccc78e52"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_MCKRDY" ref="gad923488932cac3d9d6f156b7ccc78e52" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gad923488932cac3d9d6f156b7ccc78e52">PMC_IDR_MCKRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) Master Clock Ready Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga313fb194776f6a326f91150df714f990"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_LOCKU" ref="ga313fb194776f6a326f91150df714f990" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga313fb194776f6a326f91150df714f990">PMC_IDR_LOCKU</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) UTMI PLL Lock Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac6c95ab23e8b9ad179d3db96fa6c5d7b"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_PCKRDY0" ref="gac6c95ab23e8b9ad179d3db96fa6c5d7b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac6c95ab23e8b9ad179d3db96fa6c5d7b">PMC_IDR_PCKRDY0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 0 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41d50baa84ca59665f79584f6c769f54"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_PCKRDY1" ref="ga41d50baa84ca59665f79584f6c769f54" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga41d50baa84ca59665f79584f6c769f54">PMC_IDR_PCKRDY1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) Programmable Clock Ready 1 Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b8f0026fb52e9ef54f6fa9711251a47"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_MOSCSELS" ref="ga4b8f0026fb52e9ef54f6fa9711251a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga4b8f0026fb52e9ef54f6fa9711251a47">PMC_IDR_MOSCSELS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) Main Oscillator Selection Status Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f474ee8ee020e8615af78dc15a94f4f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_MOSCRCS" ref="ga0f474ee8ee020e8615af78dc15a94f4f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga0f474ee8ee020e8615af78dc15a94f4f">PMC_IDR_MOSCRCS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) Main On-Chip RC Status Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5c4de338e4ef9731b57b234acc8aec2"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IDR_CFDEV" ref="gad5c4de338e4ef9731b57b234acc8aec2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gad5c4de338e4ef9731b57b234acc8aec2">PMC_IDR_CFDEV</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IDR) Clock Failure Detector Event Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fc9ea4663e676dba2f1ce4025589743"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_MOSCXTS" ref="ga8fc9ea4663e676dba2f1ce4025589743" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga8fc9ea4663e676dba2f1ce4025589743">PMC_SR_MOSCXTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Main XTAL Oscillator Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67cebbfa3dfaf290083553d717b48101"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_LOCKA" ref="ga67cebbfa3dfaf290083553d717b48101" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga67cebbfa3dfaf290083553d717b48101">PMC_SR_LOCKA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) PLLA Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae742c07d37e3011571a705ca768a5fee"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_MCKRDY" ref="gae742c07d37e3011571a705ca768a5fee" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gae742c07d37e3011571a705ca768a5fee">PMC_SR_MCKRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Master Clock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6d4d9511d87b4e9375d3773c2bf6715"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_LOCKU" ref="gad6d4d9511d87b4e9375d3773c2bf6715" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gad6d4d9511d87b4e9375d3773c2bf6715">PMC_SR_LOCKU</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) UPLL Clock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3457d80fc8da68f5e954ab338f49fa22"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_OSCSELS" ref="ga3457d80fc8da68f5e954ab338f49fa22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga3457d80fc8da68f5e954ab338f49fa22">PMC_SR_OSCSELS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Slow Clock Oscillator Selection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga93e796516593a50d41d0aed02d2f0a27"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_PCKRDY0" ref="ga93e796516593a50d41d0aed02d2f0a27" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga93e796516593a50d41d0aed02d2f0a27">PMC_SR_PCKRDY0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02a40065bfafdb6c76cb8618e00091c1"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_PCKRDY1" ref="ga02a40065bfafdb6c76cb8618e00091c1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga02a40065bfafdb6c76cb8618e00091c1">PMC_SR_PCKRDY1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Programmable Clock Ready Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac975de9eb7b93e8ad0b11e7cd6241c4e"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_MOSCSELS" ref="gac975de9eb7b93e8ad0b11e7cd6241c4e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac975de9eb7b93e8ad0b11e7cd6241c4e">PMC_SR_MOSCSELS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Main Oscillator Selection Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3934311ed8c252aa3a4e4efe277988a"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_MOSCRCS" ref="gae3934311ed8c252aa3a4e4efe277988a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gae3934311ed8c252aa3a4e4efe277988a">PMC_SR_MOSCRCS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Main On-Chip RC Oscillator Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3adcbc5d4ac14b059a8fa1bdc190b0b0"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_CFDEV" ref="ga3adcbc5d4ac14b059a8fa1bdc190b0b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga3adcbc5d4ac14b059a8fa1bdc190b0b0">PMC_SR_CFDEV</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Clock Failure Detector Event <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76baf0ac10e0387d96168f44b4580dff"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_CFDS" ref="ga76baf0ac10e0387d96168f44b4580dff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga76baf0ac10e0387d96168f44b4580dff">PMC_SR_CFDS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 19)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Clock Failure Detector Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga643598dc51cd165a73738e4de195df0e"></a><!-- doxytag: member="SAM9G25_PMC::PMC_SR_FOS" ref="ga643598dc51cd165a73738e4de195df0e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga643598dc51cd165a73738e4de195df0e">PMC_SR_FOS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_SR) Clock Failure Detector Fault Output Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb541277a0491ee6609499bd2ad386a5"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IMR_MOSCXTS" ref="gafb541277a0491ee6609499bd2ad386a5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gafb541277a0491ee6609499bd2ad386a5">PMC_IMR_MOSCXTS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IMR) Main Crystal Oscillator Status Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e55e86c417c7f7886ba379e13bde6e9"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IMR_LOCKA" ref="ga9e55e86c417c7f7886ba379e13bde6e9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga9e55e86c417c7f7886ba379e13bde6e9">PMC_IMR_LOCKA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IMR) PLLA Lock Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10cbc612871c8036495de27989a24a82"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IMR_MCKRDY" ref="ga10cbc612871c8036495de27989a24a82" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga10cbc612871c8036495de27989a24a82">PMC_IMR_MCKRDY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IMR) Master Clock Ready Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31f003d970a773e7eb1649c26aed0a68"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IMR_PCKRDY0" ref="ga31f003d970a773e7eb1649c26aed0a68" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga31f003d970a773e7eb1649c26aed0a68">PMC_IMR_PCKRDY0</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 0 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac34959a795514620271d158871cf835d"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IMR_PCKRDY1" ref="gac34959a795514620271d158871cf835d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac34959a795514620271d158871cf835d">PMC_IMR_PCKRDY1</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IMR) Programmable Clock Ready 1 Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga42aecdc82c4cbec841e4d8a23fdc8bcb"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IMR_MOSCSELS" ref="ga42aecdc82c4cbec841e4d8a23fdc8bcb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga42aecdc82c4cbec841e4d8a23fdc8bcb">PMC_IMR_MOSCSELS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IMR) Main Oscillator Selection Status Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3af16d5749c9d5fccbd0a6f736b1b431"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IMR_MOSCRCS" ref="ga3af16d5749c9d5fccbd0a6f736b1b431" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga3af16d5749c9d5fccbd0a6f736b1b431">PMC_IMR_MOSCRCS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 17)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IMR) Main On-Chip RC Status Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc35a7393eef5393b500fc89a154cafc"></a><!-- doxytag: member="SAM9G25_PMC::PMC_IMR_CFDEV" ref="gabc35a7393eef5393b500fc89a154cafc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gabc35a7393eef5393b500fc89a154cafc">PMC_IMR_CFDEV</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_IMR) Clock Failure Detector Event Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga696d6f83bd6e233a8f4f65b0660591d7"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PLLICPR_ICPLLA" ref="ga696d6f83bd6e233a8f4f65b0660591d7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga696d6f83bd6e233a8f4f65b0660591d7">PMC_PLLICPR_ICPLLA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PLLICPR) Charge Pump Current <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga48aab300f7348660f60362ea150d8785"></a><!-- doxytag: member="SAM9G25_PMC::PMC_WPMR_WPEN" ref="ga48aab300f7348660f60362ea150d8785" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga48aab300f7348660f60362ea150d8785">PMC_WPMR_WPEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_WPMR) Write Protect Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38712ee521ca33d2e4d647f0d2dee5a6"></a><!-- doxytag: member="SAM9G25_PMC::PMC_WPMR_WPKEY_Pos" ref="ga38712ee521ca33d2e4d647f0d2dee5a6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_WPMR_WPKEY_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7993dd58082347fe479bc9f11305dd0d"></a><!-- doxytag: member="SAM9G25_PMC::PMC_WPMR_WPKEY_Msk" ref="ga7993dd58082347fe479bc9f11305dd0d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga7993dd58082347fe479bc9f11305dd0d">PMC_WPMR_WPKEY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; PMC_WPMR_WPKEY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_WPMR) Write Protect KEY <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaff36f7adbf79a28e57035aa693eee538"></a><!-- doxytag: member="SAM9G25_PMC::PMC_WPMR_WPKEY" ref="gaff36f7adbf79a28e57035aa693eee538" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_WPMR_WPKEY</b>(value)&nbsp;&nbsp;&nbsp;((PMC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; PMC_WPMR_WPKEY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4eb4746cafdee36e702df0223bb3c640"></a><!-- doxytag: member="SAM9G25_PMC::PMC_WPSR_WPVS" ref="ga4eb4746cafdee36e702df0223bb3c640" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga4eb4746cafdee36e702df0223bb3c640">PMC_WPSR_WPVS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_WPSR) Write Protect Violation Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab50493400c3fe8a610a347d121608173"></a><!-- doxytag: member="SAM9G25_PMC::PMC_WPSR_WPVSRC_Pos" ref="gab50493400c3fe8a610a347d121608173" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_WPSR_WPVSRC_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa6e7c3d8111b1ec2f9a121a57567cb3d"></a><!-- doxytag: member="SAM9G25_PMC::PMC_WPSR_WPVSRC_Msk" ref="gaa6e7c3d8111b1ec2f9a121a57567cb3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaa6e7c3d8111b1ec2f9a121a57567cb3d">PMC_WPSR_WPVSRC_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; PMC_WPSR_WPVSRC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_WPSR) Write Protect Violation Source <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga435fc45f68e0a8a295241d98a3f8b00f"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_PID_Pos" ref="ga435fc45f68e0a8a295241d98a3f8b00f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_PCR_PID_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf039e52fe45d6ab29e9d68282bf9f46b"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_PID_Msk" ref="gaf039e52fe45d6ab29e9d68282bf9f46b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaf039e52fe45d6ab29e9d68282bf9f46b">PMC_PCR_PID_Msk</a>&nbsp;&nbsp;&nbsp;(0x3fu &lt;&lt; PMC_PCR_PID_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCR) Peripheral ID <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60f274a3ab96fb5c227814e9ada4b7c0"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_PID" ref="ga60f274a3ab96fb5c227814e9ada4b7c0" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_PCR_PID</b>(value)&nbsp;&nbsp;&nbsp;((PMC_PCR_PID_Msk &amp; ((value) &lt;&lt; PMC_PCR_PID_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadf6b73be6a88b6a8351569abe3d56b14"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_CMD" ref="gadf6b73be6a88b6a8351569abe3d56b14" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gadf6b73be6a88b6a8351569abe3d56b14">PMC_PCR_CMD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 12)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCR) Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga724abaec82ce89685e504c203d5e01aa"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_DIV_Pos" ref="ga724abaec82ce89685e504c203d5e01aa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>PMC_PCR_DIV_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7578cd299bbf94b2d6e5f972eb8164e"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_DIV_Msk" ref="gac7578cd299bbf94b2d6e5f972eb8164e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gac7578cd299bbf94b2d6e5f972eb8164e">PMC_PCR_DIV_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; PMC_PCR_DIV_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCR) Divisor Value <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67e38cb1540e7e4caecf0b3af845c371"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_DIV_PERIPH_DIV_MCK" ref="ga67e38cb1540e7e4caecf0b3af845c371" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga67e38cb1540e7e4caecf0b3af845c371">PMC_PCR_DIV_PERIPH_DIV_MCK</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCR) Peripheral clock is MCK <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadfdf671d020f6d5b7191639bff08b815"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_DIV_PERIPH_DIV2_MCK" ref="gadfdf671d020f6d5b7191639bff08b815" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gadfdf671d020f6d5b7191639bff08b815">PMC_PCR_DIV_PERIPH_DIV2_MCK</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCR) Peripheral clock is MCK/2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04148dd7077407c8fe14f4f0d0c26339"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_DIV_PERIPH_DIV4_MCK" ref="ga04148dd7077407c8fe14f4f0d0c26339" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga04148dd7077407c8fe14f4f0d0c26339">PMC_PCR_DIV_PERIPH_DIV4_MCK</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCR) Peripheral clock is MCK/4 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c8062dc4a2f0c35d5162fa17ecd67f3"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_DIV_PERIPH_DIV8_MCK" ref="ga6c8062dc4a2f0c35d5162fa17ecd67f3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#ga6c8062dc4a2f0c35d5162fa17ecd67f3">PMC_PCR_DIV_PERIPH_DIV8_MCK</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCR) Peripheral clock is MCK/8 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad56a2b89ddb060b1438188ededa22f6"></a><!-- doxytag: member="SAM9G25_PMC::PMC_PCR_EN" ref="gaad56a2b89ddb060b1438188ededa22f6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m9_g25___p_m_c.html#gaad56a2b89ddb060b1438188ededa22f6">PMC_PCR_EN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 28)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(PMC_PCR) Enable <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Power Management Controller </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
