ARM. 2012. http://www.arm.com/products/processors/cortex-a/cortex-a8.php.
Florent Bouchez , Alain Darte , Christophe Guillon , Fabrice Rastello, Register allocation: what does the NP-completeness proof of Chaitin et al. really prove? or revisiting register allocation: why and how, Proceedings of the 19th international conference on Languages and compilers for parallel computing, November 02-04, 2006, New Orleans, LA, USA
Preston Briggs, Register allocation via graph coloring, Rice University, Houston, TX, 1992
Chaitin, G. J. 1982. Register allocation and spilling via graph coloring. ACM SIGPLAN Not. 39, 4, 66--74.
Gregory J. Chaitin , Marc A. Auslander , Ashok K. Chandra , John Cocke , Martin E. Hopkins , Peter W. Markstein, Register allocation via coloring, Computer Languages, v.6 n.1, p.47-57, January, 1981[doi>10.1016/0096-0551(81)90048-5]
Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.29-35, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217502]
Fred C. Chow , John L. Hennessy, The priority-based coloring approach to register allocation, ACM Transactions on Programming Languages and Systems (TOPLAS), v.12 n.4, p.501-536, Oct. 1990[doi>10.1145/88616.88621]
Martin Farach , Vincenzo Liberatore, On local register allocation, Proceedings of the ninth annual ACM-SIAM symposium on Discrete algorithms, p.564-573, January 25-27, 1998, San Francisco, California, USA
Changqing Fu , Kent Wilken, A faster optimal register allocator, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
Catherine H. Gebotys, Low energy memory and register allocation using network flow, Proceedings of the 34th annual Design Automation Conference, p.435-440, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266192]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Houman Homayoun , Aseem Gupta , Alex Veidenbaum , Avesta Sasan (M.A. Makhzan) , Fadi Kurdahi , Nikil Dutt, RELOCATE: register file local access pattern redistribution mechanism for power and thermal management in out-of-order embedded processor, Proceedings of the 5th international conference on High Performance Embedded Architectures and Compilers, January 25-27, 2010, Pisa, Italy[doi>10.1007/978-3-642-11515-8_17]
HotSpot. 2011. http://lava.cs.virginia.edu/HotSpot/.
Wen-Wen Hsieh , TingTing Hwang, Thermal-aware post compilation for VLIW architectures, Proceedings of the 2009 Asia and South Pacific Design Automation Conference, January 19-22, 2009, Yokohama, Japan
Yazhi Huang , Tiantian Liu , Chun Jason Xue, Register allocation for write activity minimization on non-volatile main memory for embedded systems, Journal of Systems Architecture: the EUROMICRO Journal, v.58 n.1, p.13-23, January, 2012[doi>10.1016/j.sysarc.2011.09.001]
David Ryan Koes , Seth Copen Goldstein, A global progressive register allocator, ACM SIGPLAN Notices, v.41 n.6, June 2006[doi>10.1145/1133255.1134006]
Lasance, C. J. 2003. Thermally driven reliability issues in microelectronic systems: Status-quo and challenges. Microelectron. Reliab. 43, 12, 1969--1974.
Milo M. Martin , Amir Roth , Charles N. Fischer, Exploiting dead value information, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.125-135, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Precti Ranjan Panda , Nikil D. Dutt, Low-power memory mapping through reducing address bus activity, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.7 n.3, p.309-320, Sept. 1999[doi>10.1109/92.784092]
Kimish Patel , Wonbok Lee , Massoud Pedram, Active bank switching for temperature control of the register file in a microprocessor, Proceedings of the 17th ACM Great Lakes symposium on VLSI, March 11-13, 2007, Stresa-Lago Maggiore, Italy[doi>10.1145/1228784.1228844]
Fernando Magno Quintão Pereira , Jens Palsberg, Register allocation after classical SSA elimination is NP-Complete, Proceedings of the 9th European joint conference on Foundations of Software Science and Computation Structures, March 25-31, 2006, Vienna, Austria[doi>10.1007/11690634_6]
Fernando Magno Quintão Pereira , Jens Palsberg, Register allocation via coloring of chordal graphs, Proceedings of the Third Asian conference on Programming Languages and Systems, November 02-05, 2005, Tsukuba, Japan[doi>10.1007/11575467_21]
Fernando Magno Quintão Pereira , Jens Palsberg, Register allocation by puzzle solving, ACM SIGPLAN Notices, v.43 n.6, June 2008[doi>10.1145/1379022.1375609]
Peter Petrov , Alex Orailoglu, Compiler-Based Register Name Adjustment for Low-Power Embedded Processors, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.523, November 09-13, 2003[doi>10.1109/ICCAD.2003.52]
Rusu, S. and Singer, G. 2000. The first IA-64 microprocessor. IEEE J. Solid-State Circuits 35, 11, 1539--1544.
Bernhard Scholz , Erik Eckstein, Register allocation for irregular architectures, ACM SIGPLAN Notices, v.37 n.7, July 2002[doi>10.1145/566225.513854]
SimpleScalar. 2011. http://www.simplescalar.com/.
Kevin Skadron , Mircea R. Stan , Wei Huang , Sivakumar Velusamy , Karthik Sankaranarayanan , David Tarjan, Temperature-aware microarchitecture, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California[doi>10.1145/859618.859620]
Jayanth Srinivasan , Sarita V. Adve, Predictive dynamic thermal management for multimedia applications, Proceedings of the 17th annual international conference on Supercomputing, June 23-26, 2003, San Francisco, CA, USA[doi>10.1145/782814.782831]
Mircea R. Stan , Wayne P. Burleson, Bus-invert coding for low-power I/O, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.1, p.49-58, March 1995[doi>10.1109/92.365453]
Yang, C. and Orailoglu, A. 2009. Processor reliability enhancement through compiler-directed register file peak temperature reduction. In Proceedings of the 39th Annual IEEE/IFIP International Conference on Dependable Systems and Networks. 468--477.
Yumin Zhang , Xiaobo (Sharon) Hu , Danny Z. Chen, Efficient global register allocation for minimizing energy consumption, ACM SIGPLAN Notices, v.37 n.4, April 2002[doi>10.1145/510857.510867]
Xiangrong Zhou , Chenjie Yu , Peter Petrov, Compiler-driven register re-assignment for register file power-density and temperature reduction, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391661]
Xiaotong Zhuang , Santosh Pande, Differential register allocation, ACM SIGPLAN Notices, v.40 n.6, June 2005[doi>10.1145/1064978.1065031]
