

================================================================
== Vitis HLS Report for 'ConvWeightToArray'
================================================================
* Date:           Tue Feb 25 14:23:54 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.937 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        1|     9219|  10.000 ns|  92.190 us|    1|  9219|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                        |                                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                Instance                                |                            Module                            |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78  |ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2  |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
        +------------------------------------------------------------------------+--------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|       2|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|       41|     334|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     194|    -|
|Register             |        -|     -|       33|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       74|     530|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+-----+
    |                                Instance                                |                            Module                            | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+-----+
    |grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78  |ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2  |        0|   0|  41|  334|    0|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                                   |                                                              |        0|   0|  41|  334|    0|
    +------------------------------------------------------------------------+--------------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |Conv_SA_W_0_0_write  |   9|          2|    1|          2|
    |Conv_SA_W_0_1_write  |   9|          2|    1|          2|
    |Conv_SA_W_0_2_write  |   9|          2|    1|          2|
    |Conv_SA_W_0_3_write  |   9|          2|    1|          2|
    |Conv_SA_W_1_0_write  |   9|          2|    1|          2|
    |Conv_SA_W_1_1_write  |   9|          2|    1|          2|
    |Conv_SA_W_1_2_write  |   9|          2|    1|          2|
    |Conv_SA_W_1_3_write  |   9|          2|    1|          2|
    |Conv_SA_W_2_0_write  |   9|          2|    1|          2|
    |Conv_SA_W_2_1_write  |   9|          2|    1|          2|
    |Conv_SA_W_2_2_write  |   9|          2|    1|          2|
    |Conv_SA_W_2_3_write  |   9|          2|    1|          2|
    |Conv_SA_W_3_0_write  |   9|          2|    1|          2|
    |Conv_SA_W_3_1_write  |   9|          2|    1|          2|
    |Conv_SA_W_3_2_write  |   9|          2|    1|          2|
    |Conv_SA_W_3_3_write  |   9|          2|    1|          2|
    |ap_NS_fsm            |  14|          3|    1|          3|
    |fifo_conv_w_0_read   |   9|          2|    1|          2|
    |fifo_conv_w_1_read   |   9|          2|    1|          2|
    |fifo_conv_w_2_read   |   9|          2|    1|          2|
    |fifo_conv_w_3_read   |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 194|         43|   21|         43|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                        | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                            |   2|   0|    2|          0|
    |grp_ConvWeightToArray_Pipeline_VITIS_LOOP_268_1_VITIS_LOOP_271_2_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |tmp_s_reg_136                                                                        |  30|   0|   32|          2|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                |  33|   0|   35|          2|
    +-------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  ConvWeightToArray|  return value|
|fifo_conv_w_0_dout     |   in|  128|     ap_fifo|      fifo_conv_w_0|       pointer|
|fifo_conv_w_0_empty_n  |   in|    1|     ap_fifo|      fifo_conv_w_0|       pointer|
|fifo_conv_w_0_read     |  out|    1|     ap_fifo|      fifo_conv_w_0|       pointer|
|fifo_conv_w_1_dout     |   in|  128|     ap_fifo|      fifo_conv_w_1|       pointer|
|fifo_conv_w_1_empty_n  |   in|    1|     ap_fifo|      fifo_conv_w_1|       pointer|
|fifo_conv_w_1_read     |  out|    1|     ap_fifo|      fifo_conv_w_1|       pointer|
|fifo_conv_w_2_dout     |   in|  128|     ap_fifo|      fifo_conv_w_2|       pointer|
|fifo_conv_w_2_empty_n  |   in|    1|     ap_fifo|      fifo_conv_w_2|       pointer|
|fifo_conv_w_2_read     |  out|    1|     ap_fifo|      fifo_conv_w_2|       pointer|
|fifo_conv_w_3_dout     |   in|  128|     ap_fifo|      fifo_conv_w_3|       pointer|
|fifo_conv_w_3_empty_n  |   in|    1|     ap_fifo|      fifo_conv_w_3|       pointer|
|fifo_conv_w_3_read     |  out|    1|     ap_fifo|      fifo_conv_w_3|       pointer|
|Conv_SA_W_0_0_din      |  out|   32|     ap_fifo|      Conv_SA_W_0_0|       pointer|
|Conv_SA_W_0_0_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_0_0|       pointer|
|Conv_SA_W_0_0_write    |  out|    1|     ap_fifo|      Conv_SA_W_0_0|       pointer|
|Conv_SA_W_0_1_din      |  out|   32|     ap_fifo|      Conv_SA_W_0_1|       pointer|
|Conv_SA_W_0_1_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_0_1|       pointer|
|Conv_SA_W_0_1_write    |  out|    1|     ap_fifo|      Conv_SA_W_0_1|       pointer|
|Conv_SA_W_0_2_din      |  out|   32|     ap_fifo|      Conv_SA_W_0_2|       pointer|
|Conv_SA_W_0_2_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_0_2|       pointer|
|Conv_SA_W_0_2_write    |  out|    1|     ap_fifo|      Conv_SA_W_0_2|       pointer|
|Conv_SA_W_0_3_din      |  out|   32|     ap_fifo|      Conv_SA_W_0_3|       pointer|
|Conv_SA_W_0_3_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_0_3|       pointer|
|Conv_SA_W_0_3_write    |  out|    1|     ap_fifo|      Conv_SA_W_0_3|       pointer|
|Conv_SA_W_1_0_din      |  out|   32|     ap_fifo|      Conv_SA_W_1_0|       pointer|
|Conv_SA_W_1_0_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_1_0|       pointer|
|Conv_SA_W_1_0_write    |  out|    1|     ap_fifo|      Conv_SA_W_1_0|       pointer|
|Conv_SA_W_1_1_din      |  out|   32|     ap_fifo|      Conv_SA_W_1_1|       pointer|
|Conv_SA_W_1_1_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_1_1|       pointer|
|Conv_SA_W_1_1_write    |  out|    1|     ap_fifo|      Conv_SA_W_1_1|       pointer|
|Conv_SA_W_1_2_din      |  out|   32|     ap_fifo|      Conv_SA_W_1_2|       pointer|
|Conv_SA_W_1_2_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_1_2|       pointer|
|Conv_SA_W_1_2_write    |  out|    1|     ap_fifo|      Conv_SA_W_1_2|       pointer|
|Conv_SA_W_1_3_din      |  out|   32|     ap_fifo|      Conv_SA_W_1_3|       pointer|
|Conv_SA_W_1_3_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_1_3|       pointer|
|Conv_SA_W_1_3_write    |  out|    1|     ap_fifo|      Conv_SA_W_1_3|       pointer|
|Conv_SA_W_2_0_din      |  out|   32|     ap_fifo|      Conv_SA_W_2_0|       pointer|
|Conv_SA_W_2_0_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_2_0|       pointer|
|Conv_SA_W_2_0_write    |  out|    1|     ap_fifo|      Conv_SA_W_2_0|       pointer|
|Conv_SA_W_2_1_din      |  out|   32|     ap_fifo|      Conv_SA_W_2_1|       pointer|
|Conv_SA_W_2_1_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_2_1|       pointer|
|Conv_SA_W_2_1_write    |  out|    1|     ap_fifo|      Conv_SA_W_2_1|       pointer|
|Conv_SA_W_2_2_din      |  out|   32|     ap_fifo|      Conv_SA_W_2_2|       pointer|
|Conv_SA_W_2_2_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_2_2|       pointer|
|Conv_SA_W_2_2_write    |  out|    1|     ap_fifo|      Conv_SA_W_2_2|       pointer|
|Conv_SA_W_2_3_din      |  out|   32|     ap_fifo|      Conv_SA_W_2_3|       pointer|
|Conv_SA_W_2_3_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_2_3|       pointer|
|Conv_SA_W_2_3_write    |  out|    1|     ap_fifo|      Conv_SA_W_2_3|       pointer|
|Conv_SA_W_3_0_din      |  out|   32|     ap_fifo|      Conv_SA_W_3_0|       pointer|
|Conv_SA_W_3_0_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_3_0|       pointer|
|Conv_SA_W_3_0_write    |  out|    1|     ap_fifo|      Conv_SA_W_3_0|       pointer|
|Conv_SA_W_3_1_din      |  out|   32|     ap_fifo|      Conv_SA_W_3_1|       pointer|
|Conv_SA_W_3_1_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_3_1|       pointer|
|Conv_SA_W_3_1_write    |  out|    1|     ap_fifo|      Conv_SA_W_3_1|       pointer|
|Conv_SA_W_3_2_din      |  out|   32|     ap_fifo|      Conv_SA_W_3_2|       pointer|
|Conv_SA_W_3_2_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_3_2|       pointer|
|Conv_SA_W_3_2_write    |  out|    1|     ap_fifo|      Conv_SA_W_3_2|       pointer|
|Conv_SA_W_3_3_din      |  out|   32|     ap_fifo|      Conv_SA_W_3_3|       pointer|
|Conv_SA_W_3_3_full_n   |   in|    1|     ap_fifo|      Conv_SA_W_3_3|       pointer|
|Conv_SA_W_3_3_write    |  out|    1|     ap_fifo|      Conv_SA_W_3_3|       pointer|
|num_w_in               |   in|   30|     ap_none|           num_w_in|        scalar|
|mode                   |   in|    1|     ap_none|               mode|        scalar|
+-----------------------+-----+-----+------------+-------------------+--------------+

