// Seed: 2045158086
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6, id_7 = 1;
  wire id_8, id_9;
  wire id_10;
  assign id_5 = {-1{id_6}} / id_7;
endmodule
module module_1;
  supply0 id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  always begin : LABEL_0
    id_2 = -1'b0;
    id_3(1);
    if (-1) begin : LABEL_0
      if (-1'b0) id_2 = id_1;
    end
  end
  wire id_4;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8, id_9;
endmodule
