#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000008845f0 .scope module, "testbench" "testbench" 2 11;
 .timescale 0 0;
P_00000000008b82e0 .param/l "N" 0 2 13, +C4<00000000000000000000000000000100>;
v0000000000908610_0 .net "Accu", 3 0, L_000000000086f1d0;  1 drivers
v00000000009077b0_0 .net "C", 0 0, L_000000000086f320;  1 drivers
v0000000000907990_0 .var "In0", 3 0;
v0000000000907c10_0 .var "In1", 3 0;
v0000000000907170_0 .var "In2", 3 0;
v0000000000907e90_0 .net "Out0", 3 0, v0000000000905c00_0;  1 drivers
v0000000000907210_0 .net "Out1", 3 0, v0000000000905700_0;  1 drivers
v00000000009072b0_0 .net "Out2", 3 0, v0000000000906420_0;  1 drivers
v00000000009073f0_0 .net "Z", 0 0, L_000000000086f390;  1 drivers
v0000000000907850_0 .var "clk", 0 0;
v0000000000907490_0 .var "reset", 0 0;
S_0000000000884770 .scope module, "Processor" "Board" 2 18, 3 15 0, S_00000000008845f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "In0"
    .port_info 3 /INPUT 4 "In1"
    .port_info 4 /INPUT 4 "In2"
    .port_info 5 /OUTPUT 1 "C"
    .port_info 6 /OUTPUT 1 "Z"
    .port_info 7 /OUTPUT 4 "Out0"
    .port_info 8 /OUTPUT 4 "Out1"
    .port_info 9 /OUTPUT 4 "Out2"
    .port_info 10 /OUTPUT 4 "Accu"
P_00000000008b86e0 .param/l "N" 0 3 15, +C4<00000000000000000000000000000100>;
L_000000000086f6a0 .functor NOT 1, L_0000000000907f30, C4<0>, C4<0>, C4<0>;
L_000000000086ede0 .functor NOT 1, L_0000000000908110, C4<0>, C4<0>, C4<0>;
L_000000000086f940 .functor NOT 1, L_0000000000906ef0, C4<0>, C4<0>, C4<0>;
L_000000000086f0f0 .functor NOT 1, L_00000000028d36d0, C4<0>, C4<0>, C4<0>;
L_000000000086ead0 .functor NOT 1, L_00000000028d4f30, C4<0>, C4<0>, C4<0>;
L_000000000086eb40 .functor NOT 1, L_00000000028d3090, C4<0>, C4<0>, C4<0>;
L_000000000086f080 .functor NOT 1, L_00000000028d4350, C4<0>, C4<0>, C4<0>;
L_000000000086f1d0 .functor BUFZ 4, L_0000000000907b70, C4<0000>, C4<0000>, C4<0000>;
L_000000000086f320 .functor NOT 1, L_00000000028d40d0, C4<0>, C4<0>, C4<0>;
L_000000000086f390 .functor NOT 1, L_00000000028d3270, C4<0>, C4<0>, C4<0>;
v0000000000905a20_0 .net "ALUR", 3 0, v00000000008bf5b0_0;  1 drivers
v0000000000904ee0_0 .net "Accu", 3 0, L_000000000086f1d0;  alias, 1 drivers
v0000000000904b20_0 .net "Aout", 3 0, v00000000008bfdd0_0;  1 drivers
v0000000000906100_0 .net "C", 0 0, L_000000000086f320;  alias, 1 drivers
v00000000009049e0_0 .net "CarryZero", 1 0, L_00000000009086b0;  1 drivers
v0000000000904c60_0 .net "In0", 3 0, v0000000000907990_0;  1 drivers
v0000000000905ac0_0 .net "In1", 3 0, v0000000000907c10_0;  1 drivers
v0000000000906600_0 .net "In2", 3 0, v0000000000907170_0;  1 drivers
v0000000000904d00_0 .net "Out0", 3 0, v0000000000905c00_0;  alias, 1 drivers
v0000000000904da0_0 .net "Out1", 3 0, v0000000000905700_0;  alias, 1 drivers
v0000000000904f80_0 .net "Out2", 3 0, v0000000000906420_0;  alias, 1 drivers
v00000000009050c0_0 .net "Z", 0 0, L_000000000086f390;  alias, 1 drivers
v0000000000905200_0 .net *"_s1", 0 0, L_0000000000907f30;  1 drivers
v00000000009068b0_0 .net *"_s16", 3 0, L_0000000000906d10;  1 drivers
v00000000009070d0_0 .net *"_s23", 0 0, L_0000000000908110;  1 drivers
v0000000000907d50_0 .net *"_s38", 0 0, L_0000000000906ef0;  1 drivers
v00000000009069f0_0 .net *"_s42", 0 0, L_00000000028d36d0;  1 drivers
v0000000000907670_0 .net *"_s46", 0 0, L_00000000028d4f30;  1 drivers
v0000000000907530_0 .net *"_s50", 0 0, L_00000000028d3090;  1 drivers
v0000000000908250_0 .net *"_s54", 0 0, L_00000000028d4350;  1 drivers
v0000000000907cb0_0 .net *"_s74", 0 0, L_00000000028d40d0;  1 drivers
v00000000009075d0_0 .net *"_s78", 0 0, L_00000000028d3270;  1 drivers
v0000000000907a30_0 .net "address", 11 0, v0000000000905020_0;  1 drivers
v0000000000906950_0 .net "clk", 0 0, v0000000000907850_0;  1 drivers
v0000000000907350_0 .net "control", 15 0, v0000000000905f20_0;  1 drivers
RS_00000000008c7988 .resolv tri, L_0000000000908070, L_0000000000908750, L_0000000000906f90, L_00000000028d3590, L_00000000028d3c70, L_00000000028d3d10;
v0000000000906a90_0 .net8 "databus", 3 0, RS_00000000008c7988;  6 drivers
v00000000009082f0_0 .net "inputE", 15 0, v00000000008a61c0_0;  1 drivers
v0000000000906b30_0 .net "loadAdd", 11 0, L_00000000028d3e50;  1 drivers
v0000000000907710_0 .net "operand", 3 0, L_0000000000907b70;  1 drivers
v0000000000906db0_0 .net "outputE", 15 0, v0000000000905520_0;  1 drivers
v0000000000908390_0 .net "progbyte", 7 0, L_0000000000907ad0;  1 drivers
v0000000000907df0_0 .net "reset", 0 0, v0000000000907490_0;  1 drivers
v0000000000908430_0 .net "uRomAddress", 6 0, L_0000000000907fd0;  1 drivers
L_0000000000907f30 .part v0000000000905f20_0, 14, 1;
L_00000000009084d0 .part v0000000000905f20_0, 15, 1;
L_0000000000906bd0 .part v0000000000905f20_0, 12, 1;
L_0000000000906c70 .part L_0000000000907fd0, 0, 1;
L_0000000000907fd0 .concat8 [ 1 2 4 0], v00000000009066a0_0, v00000000008bea70_0, L_0000000000906d10;
L_0000000000906d10 .part v00000000008bf6f0_0, 4, 4;
L_0000000000907b70 .part v00000000008bf6f0_0, 0, 4;
L_0000000000908110 .part v0000000000905f20_0, 1, 1;
L_00000000009081b0 .part v0000000000905f20_0, 13, 1;
L_0000000000906e50 .part v0000000000905f20_0, 6, 5;
L_0000000000908570 .part v0000000000905f20_0, 11, 1;
L_00000000009086b0 .concat8 [ 1 1 0 0], v00000000008bfb50_0, v00000000008c0190_0;
L_0000000000906ef0 .part v0000000000905f20_0, 3, 1;
L_00000000028d36d0 .part v0000000000905f20_0, 4, 1;
L_00000000028d4f30 .part v0000000000905f20_0, 5, 1;
L_00000000028d3090 .part v0000000000905f20_0, 0, 1;
L_00000000028d4350 .part v0000000000905f20_0, 2, 1;
L_00000000028d43f0 .part v00000000008a61c0_0, 0, 1;
L_00000000028d4670 .part v00000000008a61c0_0, 1, 1;
L_00000000028d3130 .part v00000000008a61c0_0, 2, 1;
L_00000000028d3db0 .part v0000000000905520_0, 0, 1;
L_00000000028d31d0 .part v0000000000905520_0, 1, 1;
L_00000000028d4030 .part v0000000000905520_0, 2, 1;
L_00000000028d3e50 .concat [ 8 4 0 0], L_0000000000907ad0, L_0000000000907b70;
L_00000000028d40d0 .part L_0000000000907fd0, 2, 1;
L_00000000028d3270 .part L_0000000000907fd0, 1, 1;
S_0000000000869d30 .scope module, "A" "FFD4" 3 42, 4 36 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000008b8420 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v00000000008bf8d0_0 .net "D", 3 0, v00000000008bf5b0_0;  alias, 1 drivers
v00000000008bfdd0_0 .var "Q", 3 0;
v00000000008bfd30_0 .net "clk", 0 0, L_00000000009081b0;  1 drivers
v00000000008bfbf0_0 .net "reset", 0 0, v0000000000907490_0;  alias, 1 drivers
E_00000000008b7960 .event posedge, v00000000008bfbf0_0, v00000000008bfd30_0;
S_0000000000869eb0 .scope module, "ALU" "ALU" 3 44, 5 6 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 5 "S"
    .port_info 3 /INPUT 1 "nCin"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "eq"
    .port_info 6 /OUTPUT 4 "Result"
P_00000000008b85e0 .param/l "N" 0 5 6, +C4<00000000000000000000000000000100>;
v00000000008bf3d0_0 .net "A", 3 0, v00000000008bfdd0_0;  alias, 1 drivers
v00000000008be7f0_0 .var "Ans", 4 0;
v00000000008bfa10_0 .net8 "B", 3 0, RS_00000000008c7988;  alias, 6 drivers
v00000000008c0190_0 .var "Cout", 0 0;
v00000000008bf5b0_0 .var "Result", 3 0;
v00000000008bf0b0_0 .net "S", 4 0, L_0000000000906e50;  1 drivers
v00000000008bfb50_0 .var "eq", 0 0;
v00000000008bec50_0 .net "nCin", 0 0, L_0000000000908570;  1 drivers
E_00000000008b7820 .event edge, v00000000008bf0b0_0, v00000000008bfdd0_0, v00000000008bfa10_0, v00000000008be7f0_0;
S_000000000086e570 .scope module, "CZ" "FFD2" 3 32, 4 51 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "D"
    .port_info 3 /OUTPUT 2 "Q"
P_00000000008b8120 .param/l "N" 0 4 51, +C4<00000000000000000000000000000010>;
v00000000008bf650_0 .net "D", 1 0, L_00000000009086b0;  alias, 1 drivers
v00000000008bea70_0 .var "Q", 1 0;
v00000000008be890_0 .net "clk", 0 0, L_0000000000906bd0;  1 drivers
v00000000008c0050_0 .net "reset", 0 0, v0000000000907490_0;  alias, 1 drivers
E_00000000008b7ae0 .event posedge, v00000000008bfbf0_0, v00000000008be890_0;
S_000000000086e6f0 .scope module, "DRAM" "RAM" 3 48, 6 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "cs"
    .port_info 3 /INPUT 12 "address"
    .port_info 4 /INOUT 4 "data"
P_0000000000874630 .param/l "M" 0 6 7, +C4<00000000000000000000000000000100>;
P_0000000000874668 .param/l "N" 0 6 7, +C4<00000000000000000000000000001100>;
L_000000000086f2b0 .functor AND 1, L_000000000086ead0, L_0000000000907030, C4<1>, C4<1>;
L_000000000086f550 .functor NOT 1, v0000000000907850_0, C4<0>, C4<0>, C4<0>;
v00000000008bf970_0 .net *"_s1", 0 0, L_0000000000907030;  1 drivers
v00000000008bfab0_0 .net *"_s2", 0 0, L_000000000086f2b0;  1 drivers
o00000000008c7d78 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bfe70_0 name=_s4
v00000000008bf150_0 .net *"_s9", 0 0, L_000000000086f550;  1 drivers
v00000000008bff10_0 .net "address", 11 0, L_00000000028d3e50;  alias, 1 drivers
v00000000008c02d0_0 .net "clk", 0 0, v0000000000907850_0;  alias, 1 drivers
v00000000008bfc90_0 .net "cs", 0 0, L_000000000086ead0;  1 drivers
v00000000008becf0_0 .net8 "data", 3 0, RS_00000000008c7988;  alias, 6 drivers
v00000000008beb10_0 .var "data_out", 3 0;
v00000000008bebb0 .array "memory", 4000 0, 3 0;
v00000000008bffb0_0 .net "we", 0 0, L_000000000086f0f0;  1 drivers
E_00000000008b8460 .event posedge, L_000000000086f550;
L_0000000000907030 .reduce/nor L_000000000086f0f0;
L_0000000000906f90 .functor MUXZ 4, o00000000008c7d78, v00000000008beb10_0, L_000000000086f2b0, C4<>;
S_00000000008645e0 .scope module, "Fetch" "FFD8" 3 38, 4 21 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "D"
    .port_info 3 /OUTPUT 8 "Q"
P_00000000008b8160 .param/l "N" 0 4 21, +C4<00000000000000000000000000001000>;
v00000000008c0230_0 .net "D", 7 0, L_0000000000907ad0;  alias, 1 drivers
v00000000008bf6f0_0 .var "Q", 7 0;
v00000000008bf1f0_0 .net "clk", 0 0, L_0000000000906c70;  1 drivers
v00000000008be430_0 .net "reset", 0 0, v0000000000907490_0;  alias, 1 drivers
E_00000000008b8520 .event posedge, v00000000008bfbf0_0, v00000000008bf1f0_0;
S_0000000000864760 .scope module, "Input0" "TristateB" 3 54, 7 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b7ba0 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c8108 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bed90_0 name=_s0
v00000000008be570_0 .net "entrada", 3 0, v0000000000907990_0;  alias, 1 drivers
v00000000008be610_0 .net8 "salida", 3 0, RS_00000000008c7988;  alias, 6 drivers
v00000000008bf290_0 .net "tri_en", 0 0, L_00000000028d43f0;  1 drivers
L_00000000028d3590 .functor MUXZ 4, o00000000008c8108, v0000000000907990_0, L_00000000028d43f0, C4<>;
S_0000000000986570 .scope module, "Input1" "TristateB" 3 56, 7 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b83a0 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c8228 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008be750_0 name=_s0
v00000000008bee30_0 .net "entrada", 3 0, v0000000000907c10_0;  alias, 1 drivers
v00000000008bef70_0 .net8 "salida", 3 0, RS_00000000008c7988;  alias, 6 drivers
v00000000008bf330_0 .net "tri_en", 0 0, L_00000000028d4670;  1 drivers
L_00000000028d3c70 .functor MUXZ 4, o00000000008c8228, v0000000000907c10_0, L_00000000028d4670, C4<>;
S_00000000009866f0 .scope module, "Input2" "TristateB" 3 58, 7 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b7e60 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c8348 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bf470_0 name=_s0
v00000000008bf790_0 .net "entrada", 3 0, v0000000000907170_0;  alias, 1 drivers
v00000000008a5ea0_0 .net8 "salida", 3 0, RS_00000000008c7988;  alias, 6 drivers
v00000000008a5400_0 .net "tri_en", 0 0, L_00000000028d3130;  1 drivers
L_00000000028d3d10 .functor MUXZ 4, o00000000008c8348, v0000000000907170_0, L_00000000028d3130, C4<>;
S_0000000000858c10 .scope module, "InputDecode" "Decoder" 3 52, 8 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "binary"
    .port_info 3 /OUTPUT 16 "onehot"
P_0000000000874f30 .param/l "M" 0 8 7, +C4<00000000000000000000000000010000>;
P_0000000000874f68 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v00000000008a5540_0 .net "binary", 3 0, L_0000000000907b70;  alias, 1 drivers
v00000000008a4f00_0 .net "clk", 0 0, v0000000000907850_0;  alias, 1 drivers
v00000000008a5680_0 .net "load", 0 0, L_000000000086f080;  1 drivers
v00000000008a61c0_0 .var "onehot", 15 0;
E_00000000008b7b20 .event posedge, v00000000008c02d0_0;
S_0000000000858d90 .scope module, "Oper" "TristateB" 3 40, 7 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b7fa0 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c85b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008a6800_0 name=_s0
v000000000088cbb0_0 .net "entrada", 3 0, L_0000000000907b70;  alias, 1 drivers
v000000000088cc50_0 .net8 "salida", 3 0, RS_00000000008c7988;  alias, 6 drivers
v0000000000906240_0 .net "tri_en", 0 0, L_000000000086ede0;  1 drivers
L_0000000000908070 .functor MUXZ 4, o00000000008c85b8, L_0000000000907b70, L_000000000086ede0, C4<>;
S_0000000000860770 .scope module, "OutDecode" "Decoder" 3 50, 8 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "load"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 4 "binary"
    .port_info 3 /OUTPUT 16 "onehot"
P_0000000000874bb0 .param/l "M" 0 8 7, +C4<00000000000000000000000000010000>;
P_0000000000874be8 .param/l "N" 0 8 7, +C4<00000000000000000000000000000100>;
v0000000000905340_0 .net "binary", 3 0, L_0000000000907b70;  alias, 1 drivers
v0000000000904a80_0 .net "clk", 0 0, v0000000000907850_0;  alias, 1 drivers
v0000000000905e80_0 .net "load", 0 0, L_000000000086eb40;  1 drivers
v0000000000905520_0 .var "onehot", 15 0;
S_00000000008608f0 .scope module, "Output0" "FFD4" 3 60, 4 36 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000008b79e0 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000000905660_0 .net8 "D", 3 0, RS_00000000008c7988;  alias, 6 drivers
v0000000000905c00_0 .var "Q", 3 0;
v0000000000906060_0 .net "clk", 0 0, L_00000000028d3db0;  1 drivers
v00000000009062e0_0 .net "reset", 0 0, v0000000000907490_0;  alias, 1 drivers
E_00000000008b81a0 .event posedge, v00000000008bfbf0_0, v0000000000906060_0;
S_0000000000870a30 .scope module, "Output1" "FFD4" 3 62, 4 36 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000008b8020 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000000906740_0 .net8 "D", 3 0, RS_00000000008c7988;  alias, 6 drivers
v0000000000905700_0 .var "Q", 3 0;
v0000000000905160_0 .net "clk", 0 0, L_00000000028d31d0;  1 drivers
v0000000000906380_0 .net "reset", 0 0, v0000000000907490_0;  alias, 1 drivers
E_00000000008b8060 .event posedge, v00000000008bfbf0_0, v0000000000905160_0;
S_0000000000870bb0 .scope module, "Output2" "FFD4" 3 64, 4 36 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000008b7860 .param/l "N" 0 4 36, +C4<00000000000000000000000000000100>;
v0000000000904bc0_0 .net8 "D", 3 0, RS_00000000008c7988;  alias, 6 drivers
v0000000000906420_0 .var "Q", 3 0;
v0000000000904e40_0 .net "clk", 0 0, L_00000000028d4030;  1 drivers
v0000000000905ca0_0 .net "reset", 0 0, v0000000000907490_0;  alias, 1 drivers
E_00000000008b8220 .event posedge, v00000000008bfbf0_0, v0000000000904e40_0;
S_0000000000865f30 .scope module, "Phase" "FFT" 3 30, 4 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v00000000009066a0_0 .var "Q", 0 0;
L_000000000288b038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000000009064c0_0 .net "T", 0 0, L_000000000288b038;  1 drivers
v0000000000905d40_0 .net "clk", 0 0, v0000000000907850_0;  alias, 1 drivers
v0000000000904940_0 .net "reset", 0 0, v0000000000907490_0;  alias, 1 drivers
E_00000000008b8260 .event posedge, v00000000008bfbf0_0, v00000000008c02d0_0;
S_000000000288a7f0 .scope module, "ProgCounter" "PC" 3 28, 9 8 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "LOAD"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "loadE"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 12 "INS"
P_00000000008b82a0 .param/l "N" 0 9 8, +C4<00000000000000000000000000001100>;
v0000000000905020_0 .var "INS", 11 0;
v00000000009061a0_0 .net "LOAD", 11 0, L_00000000028d3e50;  alias, 1 drivers
v00000000009057a0_0 .net "clk", 0 0, v0000000000907850_0;  alias, 1 drivers
v00000000009053e0_0 .net "incPC", 0 0, L_00000000009084d0;  1 drivers
v0000000000905980_0 .net "loadE", 0 0, L_000000000086f6a0;  1 drivers
v00000000009048a0_0 .net "reset", 0 0, v0000000000907490_0;  alias, 1 drivers
S_000000000288a970 .scope module, "TriALU" "TristateB" 3 46, 7 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000008b8320 .param/l "N" 0 7 7, +C4<00000000000000000000000000000100>;
o00000000008c8df8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000000905840_0 name=_s0
v0000000000905b60_0 .net "entrada", 3 0, v00000000008bf5b0_0;  alias, 1 drivers
v0000000000905480_0 .net8 "salida", 3 0, RS_00000000008c7988;  alias, 6 drivers
v00000000009058e0_0 .net "tri_en", 0 0, L_000000000086f940;  1 drivers
L_0000000000908750 .functor MUXZ 4, o00000000008c8df8, v00000000008bf5b0_0, L_000000000086f940, C4<>;
S_000000000288a1f0 .scope module, "pROM" "ProgROM" 3 36, 10 7 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "ProgOut"
P_0000000000874db0 .param/l "M" 0 10 7, +C4<00000000000000000000000000001000>;
P_0000000000874de8 .param/l "N" 0 10 7, +C4<00000000000000000000000000001100>;
v00000000009055c0_0 .net "ProgOut", 7 0, L_0000000000907ad0;  alias, 1 drivers
v0000000000905fc0_0 .net *"_s0", 11 0, L_00000000009078f0;  1 drivers
v0000000000905de0_0 .net "address", 11 0, v0000000000905020_0;  alias, 1 drivers
v0000000000906560 .array "memory", 100 0, 11 0;
L_00000000009078f0 .array/port v0000000000906560, v0000000000905020_0;
L_0000000000907ad0 .part L_00000000009078f0, 0, 8;
S_000000000288a070 .scope module, "uROM" "ControlROM" 3 34, 10 18 0, S_0000000000884770;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "address"
    .port_info 1 /OUTPUT 16 "ProgOut"
P_0000000000873c30 .param/l "M" 0 10 18, +C4<00000000000000000000000000010000>;
P_0000000000873c68 .param/l "N" 0 10 18, +C4<00000000000000000000000000000111>;
v0000000000905f20_0 .var "ProgOut", 15 0;
v00000000009052a0_0 .net "address", 6 0, L_0000000000907fd0;  alias, 1 drivers
E_00000000008b84a0 .event edge, v00000000009052a0_0;
    .scope S_000000000288a7f0;
T_0 ;
    %wait E_00000000008b8260;
    %load/vec4 v00000000009048a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000905020_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000905980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000009061a0_0;
    %assign/vec4 v0000000000905020_0, 0;
T_0.2 ;
    %load/vec4 v00000000009053e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000000905020_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000000905020_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000865f30;
T_1 ;
    %wait E_00000000008b8260;
    %load/vec4 v00000000009064c0_0;
    %load/vec4 v0000000000905d40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000009066a0_0;
    %inv;
    %store/vec4 v00000000009066a0_0, 0, 1;
T_1.0 ;
    %load/vec4 v0000000000904940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009066a0_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000086e570;
T_2 ;
    %wait E_00000000008b7ae0;
    %load/vec4 v00000000008be890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000008bf650_0;
    %assign/vec4 v00000000008bea70_0, 0;
T_2.0 ;
    %load/vec4 v00000000008c0050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000008bea70_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000288a070;
T_3 ;
    %wait E_00000000008b84a0;
    %load/vec4 v00000000009052a0_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.0 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.1 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.3 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.4 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %pushi/vec4 25021, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.6 ;
    %pushi/vec4 57759, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %pushi/vec4 18109, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.8 ;
    %pushi/vec4 18107, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %pushi/vec4 50847, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 63495, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 19069, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 51807, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.18 ;
    %pushi/vec4 30774, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 17533, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 50271, 0, 16;
    %assign/vec4 v0000000000905f20_0, 0;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000288a1f0;
T_4 ;
    %vpi_call/w 10 14 "$readmemb", "CodeROM.list", v0000000000906560 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000008645e0;
T_5 ;
    %wait E_00000000008b8520;
    %load/vec4 v00000000008bf1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000008c0230_0;
    %assign/vec4 v00000000008bf6f0_0, 0;
T_5.0 ;
    %load/vec4 v00000000008be430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000008bf6f0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000869d30;
T_6 ;
    %wait E_00000000008b7960;
    %load/vec4 v00000000008bfd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000000008bf8d0_0;
    %assign/vec4 v00000000008bfdd0_0, 0;
T_6.0 ;
    %load/vec4 v00000000008bfbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008bfdd0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000869eb0;
T_7 ;
    %wait E_00000000008b7820;
    %load/vec4 v00000000008bf0b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000008be7f0_0, 0, 5;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v00000000008bf3d0_0;
    %pad/u 5;
    %assign/vec4 v00000000008be7f0_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v00000000008bf3d0_0;
    %pad/u 5;
    %load/vec4 v00000000008bfa10_0;
    %pad/u 5;
    %sub;
    %assign/vec4 v00000000008be7f0_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000000008bfa10_0;
    %pad/u 5;
    %assign/vec4 v00000000008be7f0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000000008bf3d0_0;
    %pad/u 5;
    %load/vec4 v00000000008bfa10_0;
    %pad/u 5;
    %add;
    %assign/vec4 v00000000008be7f0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000008bf3d0_0;
    %pad/u 5;
    %load/vec4 v00000000008bfa10_0;
    %pad/u 5;
    %nor;
    %assign/vec4 v00000000008be7f0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000008be7f0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000000008c0190_0, 0, 1;
    %load/vec4 v00000000008be7f0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000008bf5b0_0, 0;
    %load/vec4 v00000000008be7f0_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008bfb50_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008bfb50_0, 0, 1;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000086e6f0;
T_8 ;
    %wait E_00000000008b8460;
    %load/vec4 v00000000008bfc90_0;
    %load/vec4 v00000000008bffb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000008becf0_0;
    %load/vec4 v00000000008bff10_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000008bebb0, 0, 4;
T_8.0 ;
    %load/vec4 v00000000008bfc90_0;
    %load/vec4 v00000000008bffb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000008bff10_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000000008bebb0, 4;
    %assign/vec4 v00000000008beb10_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000860770;
T_9 ;
    %wait E_00000000008b7b20;
    %load/vec4 v0000000000905e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0000000000905340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
    %jmp T_9.19;
T_9.19 ;
    %pop/vec4 1;
T_9.0 ;
    %load/vec4 v0000000000905e80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000905520_0, 0;
T_9.20 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000858c10;
T_10 ;
    %wait E_00000000008b7b20;
    %load/vec4 v00000000008a5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000008a5540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
    %jmp T_10.19;
T_10.19 ;
    %pop/vec4 1;
T_10.0 ;
    %load/vec4 v00000000008a5680_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.20, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000008a61c0_0, 0;
T_10.20 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000008608f0;
T_11 ;
    %wait E_00000000008b81a0;
    %load/vec4 v0000000000906060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000000000905660_0;
    %assign/vec4 v0000000000905c00_0, 0;
T_11.0 ;
    %load/vec4 v00000000009062e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000905c00_0, 0;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000870a30;
T_12 ;
    %wait E_00000000008b8060;
    %load/vec4 v0000000000905160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000906740_0;
    %assign/vec4 v0000000000905700_0, 0;
T_12.0 ;
    %load/vec4 v0000000000906380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000905700_0, 0;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000870bb0;
T_13 ;
    %wait E_00000000008b8220;
    %load/vec4 v0000000000904e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000904bc0_0;
    %assign/vec4 v0000000000906420_0, 0;
T_13.0 ;
    %load/vec4 v0000000000905ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000906420_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000008845f0;
T_14 ;
    %vpi_call/w 2 21 "$display", "\011\011Time\011\011 clk \011 reset \011 C \011 Z \011 Accu \011 In0 \011 In1 \011 In2 \011 Out0 \011 Out1 \011 Out2" {0 0 0};
    %vpi_call/w 2 22 "$monitor", "%d \011 \011 %b \011 %b \011 %b \011 %b \011 %d \011 %d \011 %d \011 %d \011 %d \011\011 %d \011 %d ", $time, v0000000000907850_0, v0000000000907490_0, v00000000009077b0_0, v00000000009073f0_0, v0000000000908610_0, v0000000000907990_0, v0000000000907c10_0, v0000000000907170_0, v0000000000907e90_0, v0000000000907210_0, v00000000009072b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907490_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000907990_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000907c10_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000907170_0, 0, 4;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000907490_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000907490_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000008845f0;
T_15 ;
    %delay 200, 0;
    %vpi_call/w 2 41 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_00000000008845f0;
T_16 ;
    %delay 2, 0;
    %load/vec4 v0000000000907850_0;
    %inv;
    %store/vec4 v0000000000907850_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000008845f0;
T_17 ;
    %vpi_call/w 2 50 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 51 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tbProcessor.sv";
    "./Board.sv";
    "./FlipFlops.sv";
    "./ALU.sv";
    "./RAM.sv";
    "./TristateBuffer.sv";
    "./DecoderIO.sv";
    "./ProgramCounter.sv";
    "./ROM.sv";
