
ubuntu-preinstalled/chage:     file format elf32-littlearm


Disassembly of section .init:

00001ca8 <.init>:
    1ca8:	push	{r3, lr}
    1cac:	bl	36ac <fchmod@plt+0x1458>
    1cb0:	pop	{r3, pc}

Disassembly of section .plt:

00001cb4 <fdopen@plt-0x14>:
    1cb4:	push	{lr}		; (str lr, [sp, #-4]!)
    1cb8:	ldr	lr, [pc, #4]	; 1cc4 <fdopen@plt-0x4>
    1cbc:	add	lr, pc, lr
    1cc0:	ldr	pc, [lr, #8]!
    1cc4:	andeq	r9, r1, ip, lsl #2

00001cc8 <fdopen@plt>:
    1cc8:	add	ip, pc, #0, 12
    1ccc:	add	ip, ip, #102400	; 0x19000
    1cd0:	ldr	pc, [ip, #268]!	; 0x10c

00001cd4 <calloc@plt>:
    1cd4:	add	ip, pc, #0, 12
    1cd8:	add	ip, ip, #102400	; 0x19000
    1cdc:	ldr	pc, [ip, #260]!	; 0x104

00001ce0 <fsync@plt>:
    1ce0:	add	ip, pc, #0, 12
    1ce4:	add	ip, ip, #102400	; 0x19000
    1ce8:	ldr	pc, [ip, #252]!	; 0xfc

00001cec <is_selinux_enabled@plt>:
    1cec:	add	ip, pc, #0, 12
    1cf0:	add	ip, ip, #102400	; 0x19000
    1cf4:	ldr	pc, [ip, #244]!	; 0xf4

00001cf8 <strcmp@plt>:
    1cf8:	add	ip, pc, #0, 12
    1cfc:	add	ip, ip, #102400	; 0x19000
    1d00:	ldr	pc, [ip, #236]!	; 0xec

00001d04 <__cxa_finalize@plt>:
    1d04:	add	ip, pc, #0, 12
    1d08:	add	ip, ip, #102400	; 0x19000
    1d0c:	ldr	pc, [ip, #228]!	; 0xe4

00001d10 <strtol@plt>:
    1d10:	add	ip, pc, #0, 12
    1d14:	add	ip, ip, #102400	; 0x19000
    1d18:	ldr	pc, [ip, #220]!	; 0xdc

00001d1c <strcspn@plt>:
    1d1c:	add	ip, pc, #0, 12
    1d20:	add	ip, ip, #102400	; 0x19000
    1d24:	ldr	pc, [ip, #212]!	; 0xd4

00001d28 <read@plt>:
    1d28:	add	ip, pc, #0, 12
    1d2c:	add	ip, ip, #102400	; 0x19000
    1d30:	ldr	pc, [ip, #204]!	; 0xcc

00001d34 <mktime@plt>:
    1d34:	add	ip, pc, #0, 12
    1d38:	add	ip, ip, #102400	; 0x19000
    1d3c:	ldr	pc, [ip, #196]!	; 0xc4

00001d40 <fflush@plt>:
    1d40:	add	ip, pc, #0, 12
    1d44:	add	ip, ip, #102400	; 0x19000
    1d48:	ldr	pc, [ip, #188]!	; 0xbc

00001d4c <getuid@plt>:
    1d4c:	add	ip, pc, #0, 12
    1d50:	add	ip, ip, #102400	; 0x19000
    1d54:	ldr	pc, [ip, #180]!	; 0xb4

00001d58 <free@plt>:
    1d58:			; <UNDEFINED> instruction: 0xe7fd4778
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #102400	; 0x19000
    1d64:	ldr	pc, [ip, #168]!	; 0xa8

00001d68 <sgetspent@plt>:
    1d68:			; <UNDEFINED> instruction: 0xe7fd4778
    1d6c:	add	ip, pc, #0, 12
    1d70:	add	ip, ip, #102400	; 0x19000
    1d74:	ldr	pc, [ip, #156]!	; 0x9c

00001d78 <selinux_check_access@plt>:
    1d78:	add	ip, pc, #0, 12
    1d7c:	add	ip, ip, #102400	; 0x19000
    1d80:	ldr	pc, [ip, #148]!	; 0x94

00001d84 <lckpwdf@plt>:
    1d84:	add	ip, pc, #0, 12
    1d88:	add	ip, ip, #102400	; 0x19000
    1d8c:	ldr	pc, [ip, #140]!	; 0x8c

00001d90 <fgets@plt>:
    1d90:	add	ip, pc, #0, 12
    1d94:	add	ip, ip, #102400	; 0x19000
    1d98:	ldr	pc, [ip, #132]!	; 0x84

00001d9c <ferror@plt>:
    1d9c:	add	ip, pc, #0, 12
    1da0:	add	ip, ip, #102400	; 0x19000
    1da4:	ldr	pc, [ip, #124]!	; 0x7c

00001da8 <memcpy@plt>:
    1da8:	add	ip, pc, #0, 12
    1dac:	add	ip, ip, #102400	; 0x19000
    1db0:	ldr	pc, [ip, #116]!	; 0x74

00001db4 <time@plt>:
    1db4:	add	ip, pc, #0, 12
    1db8:	add	ip, ip, #102400	; 0x19000
    1dbc:	ldr	pc, [ip, #108]!	; 0x6c

00001dc0 <sleep@plt>:
    1dc0:	add	ip, pc, #0, 12
    1dc4:	add	ip, ip, #102400	; 0x19000
    1dc8:	ldr	pc, [ip, #100]!	; 0x64

00001dcc <dcgettext@plt>:
    1dcc:	add	ip, pc, #0, 12
    1dd0:	add	ip, ip, #102400	; 0x19000
    1dd4:	ldr	pc, [ip, #92]!	; 0x5c

00001dd8 <__strncpy_chk@plt>:
    1dd8:	add	ip, pc, #0, 12
    1ddc:	add	ip, ip, #102400	; 0x19000
    1de0:	ldr	pc, [ip, #84]!	; 0x54

00001de4 <strdup@plt>:
    1de4:	add	ip, pc, #0, 12
    1de8:	add	ip, ip, #102400	; 0x19000
    1dec:	ldr	pc, [ip, #76]!	; 0x4c

00001df0 <__stack_chk_fail@plt>:
    1df0:	add	ip, pc, #0, 12
    1df4:	add	ip, ip, #102400	; 0x19000
    1df8:	ldr	pc, [ip, #68]!	; 0x44

00001dfc <unlink@plt>:
    1dfc:	add	ip, pc, #0, 12
    1e00:	add	ip, ip, #102400	; 0x19000
    1e04:	ldr	pc, [ip, #60]!	; 0x3c

00001e08 <realloc@plt>:
    1e08:	add	ip, pc, #0, 12
    1e0c:	add	ip, ip, #102400	; 0x19000
    1e10:	ldr	pc, [ip, #52]!	; 0x34

00001e14 <audit_open@plt>:
    1e14:	add	ip, pc, #0, 12
    1e18:	add	ip, ip, #102400	; 0x19000
    1e1c:	ldr	pc, [ip, #44]!	; 0x2c

00001e20 <textdomain@plt>:
    1e20:	add	ip, pc, #0, 12
    1e24:	add	ip, ip, #102400	; 0x19000
    1e28:	ldr	pc, [ip, #36]!	; 0x24

00001e2c <chdir@plt>:
    1e2c:	add	ip, pc, #0, 12
    1e30:	add	ip, ip, #102400	; 0x19000
    1e34:	ldr	pc, [ip, #28]!

00001e38 <strcasecmp@plt>:
    1e38:	add	ip, pc, #0, 12
    1e3c:	add	ip, ip, #102400	; 0x19000
    1e40:	ldr	pc, [ip, #20]!

00001e44 <geteuid@plt>:
    1e44:	add	ip, pc, #0, 12
    1e48:	add	ip, ip, #102400	; 0x19000
    1e4c:	ldr	pc, [ip, #12]!

00001e50 <perror@plt>:
    1e50:	add	ip, pc, #0, 12
    1e54:	add	ip, ip, #102400	; 0x19000
    1e58:	ldr	pc, [ip, #4]!

00001e5c <__fxstat64@plt>:
    1e5c:	add	ip, pc, #0, 12
    1e60:	add	ip, ip, #24, 20	; 0x18000
    1e64:	ldr	pc, [ip, #4092]!	; 0xffc

00001e68 <__memcpy_chk@plt>:
    1e68:	add	ip, pc, #0, 12
    1e6c:	add	ip, ip, #24, 20	; 0x18000
    1e70:	ldr	pc, [ip, #4084]!	; 0xff4

00001e74 <selinux_set_callback@plt>:
    1e74:	add	ip, pc, #0, 12
    1e78:	add	ip, ip, #24, 20	; 0x18000
    1e7c:	ldr	pc, [ip, #4076]!	; 0xfec

00001e80 <strtoll@plt>:
    1e80:	add	ip, pc, #0, 12
    1e84:	add	ip, ip, #24, 20	; 0x18000
    1e88:	ldr	pc, [ip, #4068]!	; 0xfe4

00001e8c <waitpid@plt>:
    1e8c:	add	ip, pc, #0, 12
    1e90:	add	ip, ip, #24, 20	; 0x18000
    1e94:	ldr	pc, [ip, #4060]!	; 0xfdc

00001e98 <strcpy@plt>:
    1e98:			; <UNDEFINED> instruction: 0xe7fd4778
    1e9c:	add	ip, pc, #0, 12
    1ea0:	add	ip, ip, #24, 20	; 0x18000
    1ea4:	ldr	pc, [ip, #4048]!	; 0xfd0

00001ea8 <chroot@plt>:
    1ea8:	add	ip, pc, #0, 12
    1eac:	add	ip, ip, #24, 20	; 0x18000
    1eb0:	ldr	pc, [ip, #4040]!	; 0xfc8

00001eb4 <matchpathcon@plt>:
    1eb4:	add	ip, pc, #0, 12
    1eb8:	add	ip, ip, #24, 20	; 0x18000
    1ebc:	ldr	pc, [ip, #4032]!	; 0xfc0

00001ec0 <open64@plt>:
    1ec0:	add	ip, pc, #0, 12
    1ec4:	add	ip, ip, #24, 20	; 0x18000
    1ec8:	ldr	pc, [ip, #4024]!	; 0xfb8

00001ecc <puts@plt>:
    1ecc:	add	ip, pc, #0, 12
    1ed0:	add	ip, ip, #24, 20	; 0x18000
    1ed4:	ldr	pc, [ip, #4016]!	; 0xfb0

00001ed8 <malloc@plt>:
    1ed8:	add	ip, pc, #0, 12
    1edc:	add	ip, ip, #24, 20	; 0x18000
    1ee0:	ldr	pc, [ip, #4008]!	; 0xfa8

00001ee4 <__libc_start_main@plt>:
    1ee4:	add	ip, pc, #0, 12
    1ee8:	add	ip, ip, #24, 20	; 0x18000
    1eec:	ldr	pc, [ip, #4000]!	; 0xfa0

00001ef0 <strerror@plt>:
    1ef0:	add	ip, pc, #0, 12
    1ef4:	add	ip, ip, #24, 20	; 0x18000
    1ef8:	ldr	pc, [ip, #3992]!	; 0xf98

00001efc <strftime@plt>:
    1efc:	add	ip, pc, #0, 12
    1f00:	add	ip, ip, #24, 20	; 0x18000
    1f04:	ldr	pc, [ip, #3984]!	; 0xf90

00001f08 <localtime@plt>:
    1f08:	add	ip, pc, #0, 12
    1f0c:	add	ip, ip, #24, 20	; 0x18000
    1f10:	ldr	pc, [ip, #3976]!	; 0xf88

00001f14 <getprevcon@plt>:
    1f14:	add	ip, pc, #0, 12
    1f18:	add	ip, ip, #24, 20	; 0x18000
    1f1c:	ldr	pc, [ip, #3968]!	; 0xf80

00001f20 <closelog@plt>:
    1f20:	add	ip, pc, #0, 12
    1f24:	add	ip, ip, #24, 20	; 0x18000
    1f28:	ldr	pc, [ip, #3960]!	; 0xf78

00001f2c <__ctype_tolower_loc@plt>:
    1f2c:	add	ip, pc, #0, 12
    1f30:	add	ip, ip, #24, 20	; 0x18000
    1f34:	ldr	pc, [ip, #3952]!	; 0xf70

00001f38 <__gmon_start__@plt>:
    1f38:	add	ip, pc, #0, 12
    1f3c:	add	ip, ip, #24, 20	; 0x18000
    1f40:	ldr	pc, [ip, #3944]!	; 0xf68

00001f44 <rename@plt>:
    1f44:	add	ip, pc, #0, 12
    1f48:	add	ip, ip, #24, 20	; 0x18000
    1f4c:	ldr	pc, [ip, #3936]!	; 0xf60

00001f50 <getopt_long@plt>:
    1f50:	add	ip, pc, #0, 12
    1f54:	add	ip, ip, #24, 20	; 0x18000
    1f58:	ldr	pc, [ip, #3928]!	; 0xf58

00001f5c <kill@plt>:
    1f5c:	add	ip, pc, #0, 12
    1f60:	add	ip, ip, #24, 20	; 0x18000
    1f64:	ldr	pc, [ip, #3920]!	; 0xf50

00001f68 <__ctype_b_loc@plt>:
    1f68:	add	ip, pc, #0, 12
    1f6c:	add	ip, ip, #24, 20	; 0x18000
    1f70:	ldr	pc, [ip, #3912]!	; 0xf48

00001f74 <getpid@plt>:
    1f74:	add	ip, pc, #0, 12
    1f78:	add	ip, ip, #24, 20	; 0x18000
    1f7c:	ldr	pc, [ip, #3904]!	; 0xf40

00001f80 <exit@plt>:
    1f80:	add	ip, pc, #0, 12
    1f84:	add	ip, ip, #24, 20	; 0x18000
    1f88:	ldr	pc, [ip, #3896]!	; 0xf38

00001f8c <putpwent@plt>:
    1f8c:	add	ip, pc, #0, 12
    1f90:	add	ip, ip, #24, 20	; 0x18000
    1f94:	ldr	pc, [ip, #3888]!	; 0xf30

00001f98 <feof@plt>:
    1f98:	add	ip, pc, #0, 12
    1f9c:	add	ip, ip, #24, 20	; 0x18000
    1fa0:	ldr	pc, [ip, #3880]!	; 0xf28

00001fa4 <strtoul@plt>:
    1fa4:	add	ip, pc, #0, 12
    1fa8:	add	ip, ip, #24, 20	; 0x18000
    1fac:	ldr	pc, [ip, #3872]!	; 0xf20

00001fb0 <strlen@plt>:
    1fb0:	add	ip, pc, #0, 12
    1fb4:	add	ip, ip, #24, 20	; 0x18000
    1fb8:	ldr	pc, [ip, #3864]!	; 0xf18

00001fbc <strchr@plt>:
    1fbc:	add	ip, pc, #0, 12
    1fc0:	add	ip, ip, #24, 20	; 0x18000
    1fc4:	ldr	pc, [ip, #3856]!	; 0xf10

00001fc8 <fchown@plt>:
    1fc8:	add	ip, pc, #0, 12
    1fcc:	add	ip, ip, #24, 20	; 0x18000
    1fd0:	ldr	pc, [ip, #3848]!	; 0xf08

00001fd4 <execve@plt>:
    1fd4:	add	ip, pc, #0, 12
    1fd8:	add	ip, ip, #24, 20	; 0x18000
    1fdc:	ldr	pc, [ip, #3840]!	; 0xf00

00001fe0 <setreuid@plt>:
    1fe0:	add	ip, pc, #0, 12
    1fe4:	add	ip, ip, #24, 20	; 0x18000
    1fe8:	ldr	pc, [ip, #3832]!	; 0xef8

00001fec <setfscreatecon@plt>:
    1fec:	add	ip, pc, #0, 12
    1ff0:	add	ip, ip, #24, 20	; 0x18000
    1ff4:	ldr	pc, [ip, #3824]!	; 0xef0

00001ff8 <__open64_2@plt>:
    1ff8:	add	ip, pc, #0, 12
    1ffc:	add	ip, ip, #24, 20	; 0x18000
    2000:	ldr	pc, [ip, #3816]!	; 0xee8

00002004 <__errno_location@plt>:
    2004:	add	ip, pc, #0, 12
    2008:	add	ip, ip, #24, 20	; 0x18000
    200c:	ldr	pc, [ip, #3808]!	; 0xee0

00002010 <snprintf@plt>:
    2010:	add	ip, pc, #0, 12
    2014:	add	ip, ip, #24, 20	; 0x18000
    2018:	ldr	pc, [ip, #3800]!	; 0xed8

0000201c <__vasprintf_chk@plt>:
    201c:	add	ip, pc, #0, 12
    2020:	add	ip, ip, #24, 20	; 0x18000
    2024:	ldr	pc, [ip, #3792]!	; 0xed0

00002028 <getgid@plt>:
    2028:	add	ip, pc, #0, 12
    202c:	add	ip, ip, #24, 20	; 0x18000
    2030:	ldr	pc, [ip, #3784]!	; 0xec8

00002034 <memset@plt>:
    2034:	add	ip, pc, #0, 12
    2038:	add	ip, ip, #24, 20	; 0x18000
    203c:	ldr	pc, [ip, #3776]!	; 0xec0

00002040 <strncpy@plt>:
    2040:	add	ip, pc, #0, 12
    2044:	add	ip, ip, #24, 20	; 0x18000
    2048:	ldr	pc, [ip, #3768]!	; 0xeb8

0000204c <gmtime@plt>:
    204c:	add	ip, pc, #0, 12
    2050:	add	ip, ip, #24, 20	; 0x18000
    2054:	ldr	pc, [ip, #3760]!	; 0xeb0

00002058 <__printf_chk@plt>:
    2058:	add	ip, pc, #0, 12
    205c:	add	ip, ip, #24, 20	; 0x18000
    2060:	ldr	pc, [ip, #3752]!	; 0xea8

00002064 <security_getenforce@plt>:
    2064:	add	ip, pc, #0, 12
    2068:	add	ip, ip, #24, 20	; 0x18000
    206c:	ldr	pc, [ip, #3744]!	; 0xea0

00002070 <__fgets_chk@plt>:
    2070:	add	ip, pc, #0, 12
    2074:	add	ip, ip, #24, 20	; 0x18000
    2078:	ldr	pc, [ip, #3736]!	; 0xe98

0000207c <link@plt>:
    207c:	add	ip, pc, #0, 12
    2080:	add	ip, ip, #24, 20	; 0x18000
    2084:	ldr	pc, [ip, #3728]!	; 0xe90

00002088 <write@plt>:
    2088:	add	ip, pc, #0, 12
    208c:	add	ip, ip, #24, 20	; 0x18000
    2090:	ldr	pc, [ip, #3720]!	; 0xe88

00002094 <fileno@plt>:
    2094:	add	ip, pc, #0, 12
    2098:	add	ip, ip, #24, 20	; 0x18000
    209c:	ldr	pc, [ip, #3712]!	; 0xe80

000020a0 <__fprintf_chk@plt>:
    20a0:	add	ip, pc, #0, 12
    20a4:	add	ip, ip, #24, 20	; 0x18000
    20a8:	ldr	pc, [ip, #3704]!	; 0xe78

000020ac <access@plt>:
    20ac:	add	ip, pc, #0, 12
    20b0:	add	ip, ip, #24, 20	; 0x18000
    20b4:	ldr	pc, [ip, #3696]!	; 0xe70

000020b8 <fclose@plt>:
    20b8:	add	ip, pc, #0, 12
    20bc:	add	ip, ip, #24, 20	; 0x18000
    20c0:	ldr	pc, [ip, #3688]!	; 0xe68

000020c4 <setregid@plt>:
    20c4:	add	ip, pc, #0, 12
    20c8:	add	ip, ip, #24, 20	; 0x18000
    20cc:	ldr	pc, [ip, #3680]!	; 0xe60

000020d0 <fcntl64@plt>:
    20d0:	add	ip, pc, #0, 12
    20d4:	add	ip, ip, #24, 20	; 0x18000
    20d8:	ldr	pc, [ip, #3672]!	; 0xe58

000020dc <__syslog_chk@plt>:
    20dc:	add	ip, pc, #0, 12
    20e0:	add	ip, ip, #24, 20	; 0x18000
    20e4:	ldr	pc, [ip, #3664]!	; 0xe50

000020e8 <setlocale@plt>:
    20e8:	add	ip, pc, #0, 12
    20ec:	add	ip, ip, #24, 20	; 0x18000
    20f0:	ldr	pc, [ip, #3656]!	; 0xe48

000020f4 <fork@plt>:
    20f4:	add	ip, pc, #0, 12
    20f8:	add	ip, ip, #24, 20	; 0x18000
    20fc:	ldr	pc, [ip, #3648]!	; 0xe40

00002100 <ulckpwdf@plt>:
    2100:			; <UNDEFINED> instruction: 0xe7fd4778
    2104:	add	ip, pc, #0, 12
    2108:	add	ip, ip, #24, 20	; 0x18000
    210c:	ldr	pc, [ip, #3636]!	; 0xe34

00002110 <strrchr@plt>:
    2110:	add	ip, pc, #0, 12
    2114:	add	ip, ip, #24, 20	; 0x18000
    2118:	ldr	pc, [ip, #3628]!	; 0xe2c

0000211c <utime@plt>:
    211c:	add	ip, pc, #0, 12
    2120:	add	ip, ip, #24, 20	; 0x18000
    2124:	ldr	pc, [ip, #3620]!	; 0xe24

00002128 <audit_log_user_avc_message@plt>:
    2128:	add	ip, pc, #0, 12
    212c:	add	ip, ip, #24, 20	; 0x18000
    2130:	ldr	pc, [ip, #3612]!	; 0xe1c

00002134 <fputc@plt>:
    2134:	add	ip, pc, #0, 12
    2138:	add	ip, ip, #24, 20	; 0x18000
    213c:	ldr	pc, [ip, #3604]!	; 0xe14

00002140 <openlog@plt>:
    2140:	add	ip, pc, #0, 12
    2144:	add	ip, ip, #24, 20	; 0x18000
    2148:	ldr	pc, [ip, #3596]!	; 0xe0c

0000214c <putc@plt>:
    214c:	add	ip, pc, #0, 12
    2150:	add	ip, ip, #24, 20	; 0x18000
    2154:	ldr	pc, [ip, #3588]!	; 0xe04

00002158 <fopen64@plt>:
    2158:	add	ip, pc, #0, 12
    215c:	add	ip, ip, #24, 20	; 0x18000
    2160:	ldr	pc, [ip, #3580]!	; 0xdfc

00002164 <qsort@plt>:
    2164:	add	ip, pc, #0, 12
    2168:	add	ip, ip, #24, 20	; 0x18000
    216c:	ldr	pc, [ip, #3572]!	; 0xdf4

00002170 <freecon@plt>:
    2170:	add	ip, pc, #0, 12
    2174:	add	ip, ip, #24, 20	; 0x18000
    2178:	ldr	pc, [ip, #3564]!	; 0xdec

0000217c <bindtextdomain@plt>:
    217c:	add	ip, pc, #0, 12
    2180:	add	ip, ip, #24, 20	; 0x18000
    2184:	ldr	pc, [ip, #3556]!	; 0xde4

00002188 <audit_log_user_message@plt>:
    2188:	add	ip, pc, #0, 12
    218c:	add	ip, ip, #24, 20	; 0x18000
    2190:	ldr	pc, [ip, #3548]!	; 0xddc

00002194 <audit_log_acct_message@plt>:
    2194:	add	ip, pc, #0, 12
    2198:	add	ip, ip, #24, 20	; 0x18000
    219c:	ldr	pc, [ip, #3540]!	; 0xdd4

000021a0 <umask@plt>:
    21a0:	add	ip, pc, #0, 12
    21a4:	add	ip, ip, #24, 20	; 0x18000
    21a8:	ldr	pc, [ip, #3532]!	; 0xdcc

000021ac <fseek@plt>:
    21ac:	add	ip, pc, #0, 12
    21b0:	add	ip, ip, #24, 20	; 0x18000
    21b4:	ldr	pc, [ip, #3524]!	; 0xdc4

000021b8 <__xstat64@plt>:
    21b8:	add	ip, pc, #0, 12
    21bc:	add	ip, ip, #24, 20	; 0x18000
    21c0:	ldr	pc, [ip, #3516]!	; 0xdbc

000021c4 <fputs@plt>:
    21c4:	add	ip, pc, #0, 12
    21c8:	add	ip, ip, #24, 20	; 0x18000
    21cc:	ldr	pc, [ip, #3508]!	; 0xdb4

000021d0 <strncmp@plt>:
    21d0:	add	ip, pc, #0, 12
    21d4:	add	ip, ip, #24, 20	; 0x18000
    21d8:	ldr	pc, [ip, #3500]!	; 0xdac

000021dc <abort@plt>:
    21dc:	add	ip, pc, #0, 12
    21e0:	add	ip, ip, #24, 20	; 0x18000
    21e4:	ldr	pc, [ip, #3492]!	; 0xda4

000021e8 <getc@plt>:
    21e8:	add	ip, pc, #0, 12
    21ec:	add	ip, ip, #24, 20	; 0x18000
    21f0:	ldr	pc, [ip, #3484]!	; 0xd9c

000021f4 <realpath@plt>:
    21f4:	add	ip, pc, #0, 12
    21f8:	add	ip, ip, #24, 20	; 0x18000
    21fc:	ldr	pc, [ip, #3476]!	; 0xd94

00002200 <close@plt>:
    2200:	add	ip, pc, #0, 12
    2204:	add	ip, ip, #24, 20	; 0x18000
    2208:	ldr	pc, [ip, #3468]!	; 0xd8c

0000220c <__lxstat64@plt>:
    220c:	add	ip, pc, #0, 12
    2210:	add	ip, ip, #24, 20	; 0x18000
    2214:	ldr	pc, [ip, #3460]!	; 0xd84

00002218 <putspent@plt>:
    2218:	add	ip, pc, #0, 12
    221c:	add	ip, ip, #24, 20	; 0x18000
    2220:	ldr	pc, [ip, #3452]!	; 0xd7c

00002224 <getgrnam@plt>:
    2224:	add	ip, pc, #0, 12
    2228:	add	ip, ip, #24, 20	; 0x18000
    222c:	ldr	pc, [ip, #3444]!	; 0xd74

00002230 <__snprintf_chk@plt>:
    2230:	add	ip, pc, #0, 12
    2234:	add	ip, ip, #24, 20	; 0x18000
    2238:	ldr	pc, [ip, #3436]!	; 0xd6c

0000223c <strspn@plt>:
    223c:	add	ip, pc, #0, 12
    2240:	add	ip, ip, #24, 20	; 0x18000
    2244:	ldr	pc, [ip, #3428]!	; 0xd64

00002248 <__assert_fail@plt>:
    2248:	add	ip, pc, #0, 12
    224c:	add	ip, ip, #24, 20	; 0x18000
    2250:	ldr	pc, [ip, #3420]!	; 0xd5c

00002254 <fchmod@plt>:
    2254:	add	ip, pc, #0, 12
    2258:	add	ip, ip, #24, 20	; 0x18000
    225c:	ldr	pc, [ip, #3412]!	; 0xd54

Disassembly of section .text:

00002260 <.text>:
    2260:	svcmi	0x00f0e92d
    2264:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
    2268:	strmi	r8, [lr], -r2, lsl #22
    226c:	ldclcs	8, cr15, [ip], #-892	; 0xfffffc84
    2270:	ldclcc	8, cr15, [ip], #-892	; 0xfffffc84
    2274:	stmdavs	r8, {r1, r3, r4, r5, r6, sl, lr}
    2278:			; <UNDEFINED> instruction: 0xf8dfb0cd
    227c:	ldmpl	r3, {r3, r4, r5, r6, sl, fp, lr}^
    2280:			; <UNDEFINED> instruction: 0xf8df447c
    2284:	ldmdavs	fp, {r2, r4, r5, r6, sl, fp, ip, lr}
    2288:			; <UNDEFINED> instruction: 0xf04f934b
    228c:			; <UNDEFINED> instruction: 0xf0010300
    2290:			; <UNDEFINED> instruction: 0xf8dffc8f
    2294:	ldrbtmi	r3, [sp], #-3176	; 0xfffff398
    2298:	stclhi	8, cr15, [r4], #-892	; 0xfffffc84
    229c:	ldrbtmi	r5, [r8], #2275	; 0x8e3
    22a0:	andsvs	r9, r8, r3, lsl #6
    22a4:	stc2l	0, cr15, [lr, #4]!
    22a8:	mrrcne	8, 13, pc, r8, cr15	; <UNPREDICTABLE>
    22ac:	ldrbtmi	r2, [r9], #-6
    22b0:	svc	0x001af7ff
    22b4:	mrrcne	8, 13, pc, r0, cr15	; <UNPREDICTABLE>
    22b8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    22bc:	svc	0x005ef7ff
    22c0:			; <UNDEFINED> instruction: 0xf7ff4628
    22c4:			; <UNDEFINED> instruction: 0xf8dfedae
    22c8:	ldrtmi	r0, [r2], -r4, asr #24
    22cc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    22d0:	cdp2	0, 4, cr15, cr4, cr1, {0}
    22d4:	stc2	0, cr15, [r8], {1}
    22d8:	ldceq	8, cr15, [r4], #-892	; 0xfffffc84
    22dc:	tstcs	r1, r0, asr r2
    22e0:			; <UNDEFINED> instruction: 0xf7ff4478
    22e4:			; <UNDEFINED> instruction: 0xf7ffef2e
    22e8:			; <UNDEFINED> instruction: 0x4605ed32
    22ec:			; <UNDEFINED> instruction: 0xf7ff9006
    22f0:	stccs	14, cr14, [r0, #-624]	; 0xfffffd90
    22f4:	svclt	0x000c462b
    22f8:	movwcs	r2, #769	; 0x301
    22fc:	andcc	pc, r3, r8, lsl #17
    2300:			; <UNDEFINED> instruction: 0xf0009005
    2304:			; <UNDEFINED> instruction: 0xf8df81f5
    2308:			; <UNDEFINED> instruction: 0xf8df8c0c
    230c:	ldrbtmi	r9, [r8], #3084	; 0xc0c
    2310:	stcge	8, cr15, [r8], {223}	; 0xdf
    2314:	msreq	CPSR_f, #8, 2
    2318:			; <UNDEFINED> instruction: 0xf10944f9
    231c:	ldrbtmi	r0, [sl], #2864	; 0xb30
    2320:	bcc	fe43db48 <fchmod@plt+0xfe43b8f4>
    2324:	blcc	ffe406a8 <fchmod@plt+0xffe3e454>
    2328:	mcr	4, 0, r4, cr8, cr11, {3}
    232c:	strcs	r3, [r0, #-2576]	; 0xfffff5f0
    2330:	mrc	6, 0, r4, cr8, cr3, {2}
    2334:			; <UNDEFINED> instruction: 0x46312a10
    2338:	strls	r4, [r0, #-1592]	; 0xfffff9c8
    233c:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    2340:			; <UNDEFINED> instruction: 0xf0001c43
    2344:	stmdacc	r5, {r0, r1, r2, r5, r8, pc}^
    2348:	vadd.i8	d2, d0, d24
    234c:	movwge	r8, #8396	; 0x20cc
    2350:	eorcs	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    2354:			; <UNDEFINED> instruction: 0x47184413
    2358:	strdeq	r0, [r0], -fp
    235c:	andeq	r0, r0, pc, lsl #3
    2360:	andeq	r0, r0, pc, lsl #3
    2364:	andeq	r0, r0, pc, lsl #3
    2368:	andeq	r0, r0, r5, asr #3
    236c:	andeq	r0, r0, pc, lsl #3
    2370:	andeq	r0, r0, pc, lsl #3
    2374:	andeq	r0, r0, pc, lsl #3
    2378:	muleq	r0, r5, r1
    237c:	andeq	r0, r0, pc, lsl #3
    2380:	andeq	r0, r0, pc, lsl #3
    2384:	andeq	r0, r0, pc, lsl #3
    2388:	andeq	r0, r0, pc, lsl #3
    238c:			; <UNDEFINED> instruction: 0xffffffd9
    2390:	andeq	r0, r0, pc, lsl #3
    2394:	andeq	r0, r0, pc, lsl #3
    2398:	andeq	r0, r0, pc, lsl #3
    239c:	andeq	r0, r0, pc, lsl #3
    23a0:	andeq	r0, r0, r7, asr #2
    23a4:	andeq	r0, r0, pc, lsl #3
    23a8:	andeq	r0, r0, pc, lsl #3
    23ac:	andeq	r0, r0, pc, lsl #3
    23b0:	andeq	r0, r0, pc, lsl #3
    23b4:	andeq	r0, r0, pc, lsl #3
    23b8:	andeq	r0, r0, pc, lsl #3
    23bc:	andeq	r0, r0, pc, lsl #3
    23c0:	andeq	r0, r0, pc, lsl #3
    23c4:	andeq	r0, r0, pc, lsl #3
    23c8:	andeq	r0, r0, pc, lsl #3
    23cc:	andeq	r0, r0, pc, lsl #3
    23d0:	andeq	r0, r0, pc, lsl #3
    23d4:	strdeq	r0, [r0], -r1
    23d8:	andeq	r0, r0, pc, lsl #3
    23dc:	andeq	r0, r0, pc, lsl #3
    23e0:	andeq	r0, r0, pc, lsl #3
    23e4:	andeq	r0, r0, r7, lsr #21
    23e8:	andeq	r0, r0, r5, ror #1
    23ec:	andeq	r0, r0, pc, lsl #3
    23f0:	andeq	r0, r0, pc, lsl #3
    23f4:	ldrdeq	r0, [r0], -r9
    23f8:	andeq	r0, r0, r5, lsr #1
    23fc:	bleq	940780 <fchmod@plt+0x93e52c>
    2400:			; <UNDEFINED> instruction: 0xf8df2201
    2404:	ldrbtmi	r3, [r8], #-2852	; 0xfffff4dc
    2408:	strbvc	r9, [r2, -r4]
    240c:	stmiapl	r5!, {r0, r9, sl, lr}^
    2410:	stmdavs	r8!, {r5, r8, ip, sp}
    2414:			; <UNDEFINED> instruction: 0xf93cf003
    2418:	stmdals	r4, {r3, r4, r8, ip, sp, pc}
    241c:	movwcc	r6, #6659	; 0x1a03
    2420:			; <UNDEFINED> instruction: 0xf8dfda85
    2424:	andcs	r1, r5, #8, 22	; 0x2000
    2428:	blcc	1407ac <fchmod@plt+0x13e558>
    242c:	sub	r4, ip, r9, ror r4
    2430:	blcc	407b4 <fchmod@plt+0x3e560>
    2434:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2438:			; <UNDEFINED> instruction: 0xe778771a
    243c:	bcc	ffe407c0 <fchmod@plt+0xffe3e56c>
    2440:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2444:			; <UNDEFINED> instruction: 0xe772701a
    2448:	bcs	ffc407cc <fchmod@plt+0xffc3e578>
    244c:			; <UNDEFINED> instruction: 0xf8df2501
    2450:	ldrbtmi	r3, [sl], #-2776	; 0xfffff528
    2454:	tstvc	r5, r4, lsl #4
    2458:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    245c:			; <UNDEFINED> instruction: 0xf0019307
    2460:	bls	141e4c <fchmod@plt+0x13fbf8>
    2464:	mulcc	r1, r0, r0
    2468:	svcge	0x0061f6bf
    246c:	bcc	ff0407f0 <fchmod@plt+0xff03e59c>
    2470:			; <UNDEFINED> instruction: 0xf8df2205
    2474:	andcs	r1, r0, ip, asr #21
    2478:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    247c:	movwls	r6, #18459	; 0x481b
    2480:	stc	7, cr15, [r4], #1020	; 0x3fc
    2484:	strtmi	r9, [r9], -r7, lsl #22
    2488:	blls	dc500 <fchmod@plt+0xda2ac>
    248c:	strls	r6, [r0], #-2075	; 0xfffff7e5
    2490:	stmdals	r4, {r1, r9, sl, lr}
    2494:	mcr	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2498:			; <UNDEFINED> instruction: 0xf0012002
    249c:			; <UNDEFINED> instruction: 0xf8dff9b7
    24a0:	andcs	r3, r1, #136, 20	; 0x88000
    24a4:	eorcs	pc, ip, r9, lsl #17
    24a8:	stmiapl	r5!, {r0, r3, r4, r6, r9, sl, lr}^
    24ac:			; <UNDEFINED> instruction: 0xf0036828
    24b0:	msrlt	CPSR_, pc, ror #17
    24b4:	ldrsbtcc	pc, [r0], -r9	; <UNPREDICTABLE>
    24b8:			; <UNDEFINED> instruction: 0xf6bf3301
    24bc:			; <UNDEFINED> instruction: 0xf8dfaf38
    24c0:	andcs	r1, r5, #132, 20	; 0x84000
    24c4:	bcc	1a40848 <fchmod@plt+0x1a3e5f4>
    24c8:	stmiapl	r3!, {r0, r3, r4, r5, r6, sl, lr}^
    24cc:	ldmdavs	lr, {sp}
    24d0:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    24d4:	strmi	r6, [r2], -ip, lsr #16
    24d8:	ldrtmi	r9, [r0], -r3, lsl #22
    24dc:	ldmdavs	fp, {r0, r8, sp}
    24e0:			; <UNDEFINED> instruction: 0xf7ff9400
    24e4:	ldrdcs	lr, [r2], -lr	; <UNPREDICTABLE>
    24e8:			; <UNDEFINED> instruction: 0xf990f001
    24ec:	bcc	e40870 <fchmod@plt+0xe3e61c>
    24f0:			; <UNDEFINED> instruction: 0xf8882201
    24f4:	cdp	0, 1, cr2, cr8, cr4, {1}
    24f8:	stmiapl	r5!, {r4, r7, r9, fp, ip}^
    24fc:			; <UNDEFINED> instruction: 0xf0036828
    2500:	smlawtlt	r0, r7, r8, pc	; <UNPREDICTABLE>
    2504:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
    2508:			; <UNDEFINED> instruction: 0xf6bf3301
    250c:			; <UNDEFINED> instruction: 0xf8dfaf10
    2510:	andcs	r1, r5, #56, 20	; 0x38000
    2514:	bcc	640898 <fchmod@plt+0x63e644>
    2518:			; <UNDEFINED> instruction: 0xe7d64479
    251c:	beq	b408a0 <fchmod@plt+0xb3e64c>
    2520:			; <UNDEFINED> instruction: 0xf8df2201
    2524:	ldrbtmi	r3, [r8], #-2564	; 0xfffff5fc
    2528:	strvc	r9, [r2, #-4]
    252c:	stmiapl	r5!, {r0, r9, sl, lr}^
    2530:	stmdavs	r8!, {r3, r4, r8, ip, sp}
    2534:			; <UNDEFINED> instruction: 0xf8acf003
    2538:	stmdals	r4, {r5, r8, ip, sp, pc}
    253c:	movwcc	r6, #6531	; 0x1983
    2540:	mrcge	6, 7, APSR_nzcv, cr5, cr15, {5}
    2544:	bne	2408c8 <fchmod@plt+0x23e674>
    2548:			; <UNDEFINED> instruction: 0xf8df2205
    254c:	ldrbtmi	r3, [r9], #-2532	; 0xfffff61c
    2550:			; <UNDEFINED> instruction: 0xf8dfe7bb
    2554:	strcs	r3, [r1, #-2560]	; 0xfffff600
    2558:	stmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    255c:	movwls	r4, #17531	; 0x447b
    2560:	stmiapl	r3!, {r0, r2, r3, r4, r8, r9, ip, sp, lr}
    2564:	movwls	r6, #30744	; 0x7818
    2568:	ldc2l	0, cr15, [r4, #4]!
    256c:	tstvs	r8, r4, lsl #22
    2570:			; <UNDEFINED> instruction: 0xf6bf3001
    2574:			; <UNDEFINED> instruction: 0xf8dfaedc
    2578:	andcs	r3, r5, #184, 18	; 0x2e0000
    257c:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2580:	stmiapl	r3!, {sp}^
    2584:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    2588:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    258c:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    2590:	str	r4, [r1, r2, lsl #12]!
    2594:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2598:	andhi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    259c:	ldrdcc	pc, [r0], -r8
    25a0:	addsmi	r3, pc, #67108864	; 0x4000000
    25a4:			; <UNDEFINED> instruction: 0xf8dfd19f
    25a8:	ldrbtmi	r3, [fp], #-2488	; 0xfffff648
    25ac:	tstlt	r2, #26, 30	; 0x68
    25b0:	ldmdblt	sl, {r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr}^
    25b4:	mlacs	r4, r3, r8, pc	; <UNPREDICTABLE>
    25b8:	ldmdbvc	sl, {r1, r6, r8, fp, ip, sp, pc}
    25bc:			; <UNDEFINED> instruction: 0xf893b932
    25c0:	ldmdblt	sl, {r2, r3, r5, sp}
    25c4:	stmdblt	sl, {r1, r3, r4, r8, sl, fp, ip, sp, lr}
    25c8:	biclt	r7, r3, fp, lsl fp
    25cc:	stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    25d0:			; <UNDEFINED> instruction: 0xf8df2205
    25d4:	mulcs	r0, r0, r9
    25d8:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    25dc:			; <UNDEFINED> instruction: 0xf7ff681c
    25e0:	blls	fd5c0 <fchmod@plt+0xfb36c>
    25e4:	ldmdavs	fp, {r0, r8, sp}
    25e8:	strtmi	r4, [r0], -r2, lsl #12
    25ec:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    25f0:			; <UNDEFINED> instruction: 0xf0012002
    25f4:	ldmvc	r8, {r0, r1, r3, r8, fp, ip, sp, lr, pc}^
    25f8:			; <UNDEFINED> instruction: 0xf0002800
    25fc:			; <UNDEFINED> instruction: 0xf003868a
    2600:			; <UNDEFINED> instruction: 0x4605fc3d
    2604:			; <UNDEFINED> instruction: 0xf8dfbbb0
    2608:	andcs	r3, r5, #40, 18	; 0xa0000
    260c:	ldmdbne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2610:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2614:			; <UNDEFINED> instruction: 0xf7ff681c
    2618:	blls	fd588 <fchmod@plt+0xfb334>
    261c:	ldmdavs	fp, {r0, r8, sp}
    2620:	strtmi	r4, [r0], -r2, lsl #12
    2624:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    2628:	andcs	r4, r6, r9, lsr #12
    262c:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
    2630:			; <UNDEFINED> instruction: 0xf0002800
    2634:			; <UNDEFINED> instruction: 0xf7ff8188
    2638:			; <UNDEFINED> instruction: 0x4604ebd6
    263c:			; <UNDEFINED> instruction: 0xf0002800
    2640:			; <UNDEFINED> instruction: 0xf8df8182
    2644:	andcs	r1, r6, r8, lsr #18
    2648:			; <UNDEFINED> instruction: 0xf7ff4479
    264c:			; <UNDEFINED> instruction: 0xf8dfed4e
    2650:	tstcs	r1, r0, lsr #18
    2654:	ldrbtmi	r2, [sl], #-4
    2658:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    265c:	andcs	r4, r6, r1, lsr #12
    2660:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    2664:			; <UNDEFINED> instruction: 0xf7ff4620
    2668:			; <UNDEFINED> instruction: 0xf7ffeb7a
    266c:	andcs	lr, pc, sl, asr ip	; <UNPREDICTABLE>
    2670:	stc	7, cr15, [r6], {255}	; 0xff
    2674:	ldmpl	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    2678:	svcvc	0x002b447d
    267c:			; <UNDEFINED> instruction: 0xf0002b00
    2680:	mulcs	r0, pc, r1	; <UNPREDICTABLE>
    2684:			; <UNDEFINED> instruction: 0xf8aaf003
    2688:			; <UNDEFINED> instruction: 0xf0002800
    268c:	andcs	r8, r0, r7, asr #12
    2690:	stc2	0, cr15, [ip], {3}
    2694:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2698:	ldrbthi	pc, [r9], -r0	; <UNPREDICTABLE>
    269c:	ldmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    26a0:	svcvc	0x001b447b
    26a4:	eorsle	r2, r4, r0, lsl #22
    26a8:	strmi	r9, [r8], -r5, lsl #18
    26ac:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    26b0:			; <UNDEFINED> instruction: 0xf8dfb348
    26b4:	andcs	r3, r5, #124, 16	; 0x7c0000
    26b8:	stmiane	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    26bc:	stmiapl	r3!, {sp}^
    26c0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    26c4:	bl	fe0c06c8 <fchmod@plt+0xfe0be474>
    26c8:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    26cc:	andls	r9, r3, r4, lsl #6
    26d0:	ldc	7, cr15, [r8], {255}	; 0xff
    26d4:			; <UNDEFINED> instruction: 0xf7ff6800
    26d8:	ldmib	sp, {r2, r3, sl, fp, sp, lr, pc}^
    26dc:	strmi	r2, [r1], -r3, lsl #6
    26e0:	tstls	r0, r0, lsr #12
    26e4:			; <UNDEFINED> instruction: 0xf7ff2101
    26e8:	ldrdcs	lr, [r1], -ip
    26ec:			; <UNDEFINED> instruction: 0xf928f001
    26f0:	stmeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    26f4:			; <UNDEFINED> instruction: 0xf0034478
    26f8:	blx	fec410f4 <fchmod@plt+0xfec3eea0>
    26fc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2700:	andeq	pc, r3, r8, lsl #17
    2704:	stmdbls	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    2708:			; <UNDEFINED> instruction: 0xf7ff4608
    270c:	stmdacs	r0, {r1, r3, r5, r6, sl, fp, sp, lr, pc}
    2710:			; <UNDEFINED> instruction: 0xf8d8d1cf
    2714:			; <UNDEFINED> instruction: 0xf8563000
    2718:			; <UNDEFINED> instruction: 0xf0030023
    271c:	strmi	pc, [r5], -r7, ror #16
    2720:			; <UNDEFINED> instruction: 0xf0002800
    2724:			; <UNDEFINED> instruction: 0xf8df8310
    2728:			; <UNDEFINED> instruction: 0xf641385c
    272c:	stmdavs	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp, lr}
    2730:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
    2734:			; <UNDEFINED> instruction: 0xf7ff4618
    2738:			; <UNDEFINED> instruction: 0xf641ec84
    273c:			; <UNDEFINED> instruction: 0xf8df71ff
    2740:	ldrbtmi	r2, [sl], #-2120	; 0xfffff7b8
    2744:			; <UNDEFINED> instruction: 0xf8d84603
    2748:	ldrbpl	r0, [pc], #-0	; 2750 <fchmod@plt+0x4fc>
    274c:			; <UNDEFINED> instruction: 0xf85668a9
    2750:	andsvs	r0, r1, r0, lsr #32
    2754:	blx	fecbe76a <fchmod@plt+0xfecbc516>
    2758:	stmdacs	r0, {r1, r2, r9, sl, lr}
    275c:	rscshi	pc, fp, r0
    2760:	stmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2764:			; <UNDEFINED> instruction: 0xf893447b
    2768:	stmdblt	sl, {r2, r5, sp}
    276c:	addsvs	r6, sl, #32768	; 0x8000
    2770:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2774:	svcvc	0x005a447b
    2778:	ldmvs	r2!, {r1, r3, r8, fp, ip, sp, pc}^
    277c:			; <UNDEFINED> instruction: 0xf8df621a
    2780:	ldrbtmi	r3, [fp], #-2068	; 0xfffff7ec
    2784:	stmdblt	sl, {r1, r3, r4, r8, fp, ip, sp, lr}
    2788:			; <UNDEFINED> instruction: 0x609a68b2
    278c:	stmdacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    2790:			; <UNDEFINED> instruction: 0xf893447b
    2794:	stmdblt	sl, {r2, r3, r5, sp}
    2798:	tstvs	sl, #1867776	; 0x1c8000
    279c:	ubfxcc	pc, pc, #17, #29
    27a0:	cfldrsvc	mvf4, [sl, #-492]	; 0xfffffe14
    27a4:	ldmibvs	r2!, {r1, r3, r8, fp, ip, sp, pc}
    27a8:			; <UNDEFINED> instruction: 0xf8df619a
    27ac:	ldrbtmi	r3, [fp], #-2036	; 0xfffff80c
    27b0:	stmdblt	sl, {r1, r3, r4, r8, r9, fp, ip, sp, lr}
    27b4:			; <UNDEFINED> instruction: 0x611a69f2
    27b8:	ubfxvc	pc, pc, #17, #9
    27bc:	svcvc	0x003b447f
    27c0:			; <UNDEFINED> instruction: 0xf0002b00
    27c4:			; <UNDEFINED> instruction: 0xf8df8112
    27c8:	ldmvc	r8!, {r5, r6, r7, r8, r9, sl, ip, sp}^
    27cc:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    27d0:	bls	1b0c38 <fchmod@plt+0x1ae9e4>
    27d4:			; <UNDEFINED> instruction: 0xf040429a
    27d8:	bls	e3434 <fchmod@plt+0xe11e0>
    27dc:	subsmi	pc, r4, r0, asr #4
    27e0:	movwcs	r9, #4864	; 0x1300
    27e4:	movwls	r6, #6161	; 0x1811
    27e8:			; <UNDEFINED> instruction: 0x27c0f8df
    27ec:			; <UNDEFINED> instruction: 0x37c0f8df
    27f0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    27f4:			; <UNDEFINED> instruction: 0xf9a6f001
    27f8:	sbfxne	pc, pc, #17, #25
    27fc:	andcs	r2, r0, r5, lsl #4
    2800:			; <UNDEFINED> instruction: 0xf7ff4479
    2804:			; <UNDEFINED> instruction: 0xf8dfeae4
    2808:	stmiapl	r4!, {r4, r5, r7, r8, r9, sl, ip, sp}^
    280c:			; <UNDEFINED> instruction: 0xf7ff6821
    2810:			; <UNDEFINED> instruction: 0xf8dfecda
    2814:	ldrbtmi	r3, [fp], #-1960	; 0xfffff858
    2818:	stccs	8, cr6, [r0, #-628]	; 0xfffffd8c
    281c:	ldrhi	pc, [r6, #-704]!	; 0xfffffd40
    2820:	tsthi	r8, #0	; <UNPREDICTABLE>
    2824:			; <UNDEFINED> instruction: 0x43a3f44f
    2828:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    282c:			; <UNDEFINED> instruction: 0xf505fb03
    2830:			; <UNDEFINED> instruction: 0xf0004628
    2834:			; <UNDEFINED> instruction: 0xf8dfff9f
    2838:	andcs	r1, r5, #136, 14	; 0x2200000
    283c:	ldrbtmi	r2, [r9], #-0
    2840:	b	ff140844 <fchmod@plt+0xff13e5f0>
    2844:			; <UNDEFINED> instruction: 0xf7ff6821
    2848:			; <UNDEFINED> instruction: 0xf8dfecbe
    284c:	ldrbtmi	r3, [fp], #-1912	; 0xfffff888
    2850:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    2854:	strhi	pc, [r8, #-0]
    2858:	bvs	fe6f9474 <fchmod@plt+0xfe6f7220>
    285c:	andvc	pc, pc, #536870916	; 0x20000004
    2860:	vqsub.s8	d20, d16, d3
    2864:			; <UNDEFINED> instruction: 0xf8df8532
    2868:	andcs	r1, r5, #96, 14	; 0x1800000
    286c:	ldrbtmi	r2, [r9], #-0
    2870:	b	feb40874 <fchmod@plt+0xfeb3e620>
    2874:	bl	ac0878 <fchmod@plt+0xabe624>
    2878:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    287c:	andcs	r2, r0, r5, lsl #4
    2880:			; <UNDEFINED> instruction: 0xf7ff4479
    2884:	stmdavs	r1!, {r2, r5, r7, r9, fp, sp, lr, pc}
    2888:	ldc	7, cr15, [ip], {255}	; 0xff
    288c:			; <UNDEFINED> instruction: 0x3740f8df
    2890:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2894:			; <UNDEFINED> instruction: 0xf0002800
    2898:	blle	223c60 <fchmod@plt+0x221a0c>
    289c:	bcs	1cf0c <fchmod@plt+0x1acb8>
    28a0:	bvs	fe6f94bc <fchmod@plt+0xfe6f7268>
    28a4:	tstvc	pc, r2, asr #4	; <UNPREDICTABLE>
    28a8:	vhsub.s8	d20, d16, d11
    28ac:			; <UNDEFINED> instruction: 0xf8df8518
    28b0:	andcs	r1, r5, #36, 14	; 0x900000
    28b4:	ldrbtmi	r2, [r9], #-0
    28b8:	b	fe2408bc <fchmod@plt+0xfe23e668>
    28bc:	bl	1c08c0 <fchmod@plt+0x1be66c>
    28c0:			; <UNDEFINED> instruction: 0x1714f8df
    28c4:	andcs	r2, r0, r5, lsl #4
    28c8:			; <UNDEFINED> instruction: 0xf7ff4479
    28cc:	stmdavs	r1!, {r7, r9, fp, sp, lr, pc}
    28d0:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    28d4:			; <UNDEFINED> instruction: 0x3704f8df
    28d8:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    28dc:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    28e0:	vst3.32	{d24-d26}, [pc :256], r9
    28e4:	vaddl.s8	q10, d16, d19
    28e8:	blx	28f6 <fchmod@plt+0x6a2>
    28ec:			; <UNDEFINED> instruction: 0xf000f003
    28f0:			; <UNDEFINED> instruction: 0xf8dfff41
    28f4:	andcs	r1, r5, #236, 12	; 0xec00000
    28f8:			; <UNDEFINED> instruction: 0xf8df2000
    28fc:	ldrbtmi	r4, [r9], #-1768	; 0xfffff918
    2900:	b	1940904 <fchmod@plt+0x193e6b0>
    2904:	bvs	893afc <fchmod@plt+0x8918a8>
    2908:	andcs	r4, r1, r1, lsl #12
    290c:	bl	fe940910 <fchmod@plt+0xfe93e6bc>
    2910:			; <UNDEFINED> instruction: 0x16d4f8df
    2914:	andcs	r2, r0, r5, lsl #4
    2918:			; <UNDEFINED> instruction: 0xf7ff4479
    291c:	bvs	fe8bd284 <fchmod@plt+0xfe8bb030>
    2920:	andcs	r4, r1, r1, lsl #12
    2924:	bl	fe640928 <fchmod@plt+0xfe63e6d4>
    2928:			; <UNDEFINED> instruction: 0x16c0f8df
    292c:	andcs	r2, r0, r5, lsl #4
    2930:			; <UNDEFINED> instruction: 0xf7ff4479
    2934:	blvs	8bd26c <fchmod@plt+0x8bb018>
    2938:	andcs	r4, r1, r1, lsl #12
    293c:	bl	fe340940 <fchmod@plt+0xfe33e6ec>
    2940:			; <UNDEFINED> instruction: 0xf0002000
    2944:			; <UNDEFINED> instruction: 0xf8dffffd
    2948:	smlatbcs	r1, r8, r6, r2
    294c:	ldrbtmi	r2, [sl], #-4
    2950:	bl	ff140954 <fchmod@plt+0xff13e700>
    2954:			; <UNDEFINED> instruction: 0xf8dfe689
    2958:	ldrbtmi	r3, [fp], #-1692	; 0xfffff964
    295c:	mlacs	r4, r3, r8, pc	; <UNPREDICTABLE>
    2960:			; <UNDEFINED> instruction: 0xf04fb912
    2964:	addsvs	r3, sl, #-268435441	; 0xf000000f
    2968:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    296c:	svcvc	0x005a447b
    2970:			; <UNDEFINED> instruction: 0xf04fb912
    2974:	andsvs	r3, sl, #-268435441	; 0xf000000f
    2978:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    297c:	ldmdbvc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2980:			; <UNDEFINED> instruction: 0xf04fb912
    2984:			; <UNDEFINED> instruction: 0x609a32ff
    2988:			; <UNDEFINED> instruction: 0x3674f8df
    298c:			; <UNDEFINED> instruction: 0xf893447b
    2990:	ldmdblt	r2, {r2, r3, r5, sp}
    2994:	rscscc	pc, pc, #79	; 0x4f
    2998:			; <UNDEFINED> instruction: 0xf8df631a
    299c:	ldrbtmi	r3, [fp], #-1640	; 0xfffff998
    29a0:	ldmdblt	r2, {r1, r3, r4, r8, sl, fp, ip, sp, lr}
    29a4:	rscscc	pc, pc, #79	; 0x4f
    29a8:			; <UNDEFINED> instruction: 0xf8df619a
    29ac:	ldrbtmi	r3, [fp], #-1628	; 0xfffff9a4
    29b0:	bcs	21620 <fchmod@plt+0x1f3cc>
    29b4:	svcge	0x0000f47f
    29b8:	rscscc	pc, pc, #79	; 0x4f
    29bc:	usat	r6, #27, sl, lsl #2
    29c0:			; <UNDEFINED> instruction: 0xff06f002
    29c4:			; <UNDEFINED> instruction: 0xf0002800
    29c8:	subcs	r8, r2, r1, lsr r5
    29cc:	adcvc	r2, pc, r1, lsl #14
    29d0:			; <UNDEFINED> instruction: 0xff04f002
    29d4:			; <UNDEFINED> instruction: 0xf0002800
    29d8:			; <UNDEFINED> instruction: 0xf00384a1
    29dc:	stmdacs	r0, {r0, r5, r6, r9, fp, ip, sp, lr, pc}
    29e0:	strhi	pc, [fp, #-0]
    29e4:	rsbvc	r2, pc, r2, asr #32
    29e8:	svcvc	0x007be652
    29ec:	mlacs	r4, r7, r8, pc	; <UNPREDICTABLE>
    29f0:			; <UNDEFINED> instruction: 0xf0402b00
    29f4:	bcs	2311c <fchmod@plt+0x20ec8>
    29f8:	andshi	pc, r6, #64	; 0x40
    29fc:	blcs	20ef0 <fchmod@plt+0x1ec9c>
    2a00:	bicshi	pc, r3, r0, asr #32
    2a04:	mlacc	ip, r7, r8, pc	; <UNPREDICTABLE>
    2a08:			; <UNDEFINED> instruction: 0xf0402b00
    2a0c:	ldfvcd	f0, [fp, #-824]!	; 0xfffffcc8
    2a10:			; <UNDEFINED> instruction: 0xf0402b00
    2a14:			; <UNDEFINED> instruction: 0xf89781ca
    2a18:			; <UNDEFINED> instruction: 0xf1b9900c
    2a1c:			; <UNDEFINED> instruction: 0xf0400f00
    2a20:			; <UNDEFINED> instruction: 0xf8df81c4
    2a24:	andcs	r1, r5, #232, 10	; 0x3a000000
    2a28:	ldrtmi	r4, [sl], r8, asr #12
    2a2c:			; <UNDEFINED> instruction: 0xf10d4479
    2a30:			; <UNDEFINED> instruction: 0xf7ff0864
    2a34:			; <UNDEFINED> instruction: 0xf8dfe9cc
    2a38:			; <UNDEFINED> instruction: 0xf8df25d8
    2a3c:	ldrbtmi	fp, [sl], #-1496	; 0xfffffa28
    2a40:			; <UNDEFINED> instruction: 0x460144fb
    2a44:			; <UNDEFINED> instruction: 0xf7ff2001
    2a48:			; <UNDEFINED> instruction: 0xf8dfeb08
    2a4c:	andcs	r1, r5, #204, 10	; 0x33000000
    2a50:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    2a54:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a58:	b	e40a5c <fchmod@plt+0xe3e808>
    2a5c:	ldreq	pc, [ip, #2271]!	; 0x8df
    2a60:			; <UNDEFINED> instruction: 0xf7ff4478
    2a64:			; <UNDEFINED> instruction: 0xf85aea34
    2a68:	biccs	r2, r8, #32, 30	; 0x80
    2a6c:	ldrmi	r4, [r9], -r0, asr #12
    2a70:	andlt	pc, r0, sp, asr #17
    2a74:	andcs	r9, r1, #268435456	; 0x10000000
    2a78:	bl	ff6c0a7c <fchmod@plt+0xff6be828>
    2a7c:	strne	pc, [r0, #2271]!	; 0x8df
    2a80:	strbmi	r2, [r8], -r5, lsl #4
    2a84:			; <UNDEFINED> instruction: 0xf7ff4479
    2a88:	biccs	lr, r8, r2, lsr #19
    2a8c:	strbmi	r4, [r0], -r2, lsl #12
    2a90:	stc2	0, cr15, [ip, #8]
    2a94:			; <UNDEFINED> instruction: 0x46404651
    2a98:	ldc2l	0, cr15, [sl, #8]!
    2a9c:			; <UNDEFINED> instruction: 0xf0002800
    2aa0:	bvs	ee3b70 <fchmod@plt+0xee191c>
    2aa4:	vsubw.s8	<illegal reg q9.5>, q0, d1
    2aa8:			; <UNDEFINED> instruction: 0xf857842e
    2aac:	biccs	ip, r8, #40, 30	; 0xa0
    2ab0:	andcs	r4, r1, #26214400	; 0x1900000
    2ab4:			; <UNDEFINED> instruction: 0xf8cd4640
    2ab8:			; <UNDEFINED> instruction: 0xf8cdb000
    2abc:			; <UNDEFINED> instruction: 0xf7ffc004
    2ac0:			; <UNDEFINED> instruction: 0xf8dfebb8
    2ac4:	andcs	r1, r5, #96, 10	; 0x18000000
    2ac8:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
    2acc:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ad0:	strmi	r2, [r2], -r8, asr #3
    2ad4:			; <UNDEFINED> instruction: 0xf0024640
    2ad8:	ldrtmi	pc, [r9], -r9, ror #26	; <UNPREDICTABLE>
    2adc:			; <UNDEFINED> instruction: 0xf0024640
    2ae0:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    2ae4:	strhi	pc, [pc], #-0	; 2aec <fchmod@plt+0x898>
    2ae8:	ldrcc	pc, [ip, #-2271]!	; 0xfffff721
    2aec:	bvs	fe693ce0 <fchmod@plt+0xfe691a8c>
    2af0:	vsubl.s8	<illegal reg q9.5>, d0, d1
    2af4:	ldmvs	sl, {r3, sl, pc}
    2af8:			; <UNDEFINED> instruction: 0xf0001c51
    2afc:	vst3.16	{d24-d26}, [pc :256], r4
    2b00:	vsubw.s8	q10, q8, d19
    2b04:	ldmdage	r0, {r0, r8, r9}
    2b08:	vqrdmulh.s<illegal width 8>	d15, d2, d3
    2b0c:			; <UNDEFINED> instruction: 0xf7ff9310
    2b10:			; <UNDEFINED> instruction: 0xf8dfea9e
    2b14:	biccs	r2, r8, r8, lsl r5
    2b18:			; <UNDEFINED> instruction: 0x4603447a
    2b1c:			; <UNDEFINED> instruction: 0xf7ff4640
    2b20:			; <UNDEFINED> instruction: 0xf8dfe9ee
    2b24:	andcs	r1, r5, #12, 10	; 0x3000000
    2b28:	ldrbtmi	r2, [r9], #-0
    2b2c:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b30:	strmi	r2, [r2], -r8, asr #3
    2b34:			; <UNDEFINED> instruction: 0xf0024640
    2b38:			; <UNDEFINED> instruction: 0xf8dffd39
    2b3c:			; <UNDEFINED> instruction: 0x464014f8
    2b40:			; <UNDEFINED> instruction: 0xf7ff4479
    2b44:	stmdacs	r0, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
    2b48:	bicshi	pc, r4, #64	; 0x40
    2b4c:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    2b50:	rscscc	pc, pc, #79	; 0x4f
    2b54:	addsvs	r4, sl, fp, ror r4
    2b58:	strbtvc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2b5c:			; <UNDEFINED> instruction: 0xf8df23c8
    2b60:	ldrmi	sl, [r9], -r0, ror #9
    2b64:	andcs	r4, r1, #2130706432	; 0x7f000000
    2b68:			; <UNDEFINED> instruction: 0x464044fa
    2b6c:			; <UNDEFINED> instruction: 0xf85946b9
    2b70:	stmib	sp, {r4, r5, r8, r9, sl, fp, lr, pc}^
    2b74:			; <UNDEFINED> instruction: 0xf7ffac00
    2b78:			; <UNDEFINED> instruction: 0xf8dfeb5c
    2b7c:	andcs	r1, r5, #200, 8	; 0xc8000000
    2b80:	ldrbtmi	r2, [r9], #-0
    2b84:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b88:	strmi	r2, [r2], -r8, asr #3
    2b8c:			; <UNDEFINED> instruction: 0xf0024640
    2b90:	strbmi	pc, [r9], -sp, lsl #26	; <UNPREDICTABLE>
    2b94:			; <UNDEFINED> instruction: 0xf0024640
    2b98:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    2b9c:			; <UNDEFINED> instruction: 0x83b3f000
    2ba0:	movwcc	r6, #6971	; 0x1b3b
    2ba4:			; <UNDEFINED> instruction: 0x83aff2c0
    2ba8:	biccs	r4, r8, #193986560	; 0xb900000
    2bac:	svcgt	0x0018f859
    2bb0:	andcs	r4, r1, #26214400	; 0x1900000
    2bb4:			; <UNDEFINED> instruction: 0xf8cd4640
    2bb8:			; <UNDEFINED> instruction: 0xf8cda000
    2bbc:			; <UNDEFINED> instruction: 0xf7ffc004
    2bc0:			; <UNDEFINED> instruction: 0xf8dfeb38
    2bc4:	andcs	r1, r5, #132, 8	; 0x84000000
    2bc8:	ldrbtmi	r2, [r9], #-0
    2bcc:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bd0:	strmi	r2, [r2], -r8, asr #3
    2bd4:			; <UNDEFINED> instruction: 0xf0024640
    2bd8:	strbmi	pc, [r9], -r9, ror #25	; <UNPREDICTABLE>
    2bdc:			; <UNDEFINED> instruction: 0xf0024640
    2be0:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    2be4:	orrhi	pc, pc, #0
    2be8:	movwcc	r6, #6587	; 0x19bb
    2bec:	orrhi	pc, fp, #192, 4
    2bf0:	mrrcne	9, 3, r6, r3, cr10	; <UNPREDICTABLE>
    2bf4:	ldrbhi	pc, [r0], #0	; <UNPREDICTABLE>
    2bf8:			; <UNDEFINED> instruction: 0x43a3f44f
    2bfc:	movweq	pc, #4800	; 0x12c0	; <UNPREDICTABLE>
    2c00:	blx	ecc4a <fchmod@plt+0xea9f6>
    2c04:	tstls	r0, #134217728	; 0x8000000	; <UNPREDICTABLE>
    2c08:	b	840c0c <fchmod@plt+0x83e9b8>
    2c0c:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2c10:	ldrbtmi	r2, [sl], #-456	; 0xfffffe38
    2c14:	strbmi	r4, [r0], -r3, lsl #12
    2c18:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c1c:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2c20:	andcs	r2, r0, r5, lsl #4
    2c24:			; <UNDEFINED> instruction: 0xf7ff4479
    2c28:	ldrdcs	lr, [r8, #130]	; 0x82
    2c2c:	strbmi	r4, [r0], -r2, lsl #12
    2c30:	ldc2	0, cr15, [ip], #8
    2c34:	ldrne	pc, [ip], #-2271	; 0xfffff721
    2c38:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2c3c:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2c40:			; <UNDEFINED> instruction: 0xf0402800
    2c44:			; <UNDEFINED> instruction: 0xf8df8420
    2c48:			; <UNDEFINED> instruction: 0xf04f3410
    2c4c:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    2c50:			; <UNDEFINED> instruction: 0xf8df611a
    2c54:	tstcs	r1, r8, lsl #8
    2c58:	vrhadd.s8	d25, d0, d1
    2c5c:	ldrbtmi	r4, [sl], #-84	; 0xffffffac
    2c60:	blmi	fffe9074 <fchmod@plt+0xfffe6e20>
    2c64:	bmi	fffdccc8 <fchmod@plt+0xfffdaa74>
    2c68:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2c6c:	smlsdxls	r0, sl, r4, r4
    2c70:			; <UNDEFINED> instruction: 0xff68f000
    2c74:			; <UNDEFINED> instruction: 0xf0002e00
    2c78:	ldmdavs	r0!, {r3, r5, r7, r9, pc}
    2c7c:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    2c80:	blx	ffcbec8c <fchmod@plt+0xffcbca38>
    2c84:	ldmdavs	r0!, {r0, r1, r9, sl, lr}^
    2c88:			; <UNDEFINED> instruction: 0xf0019310
    2c8c:	bvs	d01848 <fchmod@plt+0xcff5f4>
    2c90:	andsls	r9, r1, r8, lsl r3
    2c94:			; <UNDEFINED> instruction: 0x46404bf4
    2c98:	bvs	fe653e8c <fchmod@plt+0xfe651c38>
    2c9c:	ldmvs	sp, {r1, r3, r4, r9, fp, sp, lr}
    2ca0:	andsls	r9, r3, #20, 2
    2ca4:	ldmibvs	sl, {r0, r3, r4, r8, r9, fp, sp, lr}
    2ca8:	ldrls	r6, [r2, #-2331]	; 0xfffff6e5
    2cac:	andsne	lr, r5, #3358720	; 0x334000
    2cb0:			; <UNDEFINED> instruction: 0xf0039317
    2cb4:	stmdacs	r0, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
    2cb8:	ldrbhi	pc, [sp], #-0	; <UNPREDICTABLE>
    2cbc:			; <UNDEFINED> instruction: 0xf922f003
    2cc0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2cc4:	ldrhi	pc, [r7], #-0
    2cc8:	stc2l	0, cr15, [r8, #8]
    2ccc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2cd0:	mvnhi	pc, #0
    2cd4:			; <UNDEFINED> instruction: 0xf91cf003
    2cd8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2cdc:	mvnshi	pc, r0
    2ce0:	andcs	r4, r0, #231424	; 0x38800
    2ce4:	subsvc	r4, sl, fp, ror r4
    2ce8:	ldc2	0, cr15, [lr, #8]!
    2cec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2cf0:	sbchi	pc, r2, r0
    2cf4:	ldrdcs	r4, [r0, -lr]
    2cf8:	ldrbtmi	r2, [fp], #-6
    2cfc:			; <UNDEFINED> instruction: 0xf7ff7099
    2d00:	stmdacs	r0, {r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    2d04:	adchi	pc, pc, r0
    2d08:	stmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d0c:	stmdacs	r0, {r2, r9, sl, lr}
    2d10:	adchi	pc, r9, r0
    2d14:	ldrdcs	r4, [r6], -r7
    2d18:			; <UNDEFINED> instruction: 0xf7ff4479
    2d1c:	blmi	ff5bd4bc <fchmod@plt+0xff5bb268>
    2d20:	ldrdcs	r4, [r1, -r6]
    2d24:	andcs	r4, r6, fp, ror r4
    2d28:			; <UNDEFINED> instruction: 0xf7ff447a
    2d2c:			; <UNDEFINED> instruction: 0x4621e9d8
    2d30:			; <UNDEFINED> instruction: 0xf7ff2006
    2d34:			; <UNDEFINED> instruction: 0x4620e9da
    2d38:	ldmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d3c:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d40:			; <UNDEFINED> instruction: 0xf7ff2000
    2d44:	blmi	1ebd1c4 <fchmod@plt+0x1ebaf70>
    2d48:	stmibmi	sp, {r0, r2, r9, sp}^
    2d4c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2d50:			; <UNDEFINED> instruction: 0xf7ff681f
    2d54:	blls	fce4c <fchmod@plt+0xfabf8>
    2d58:	ldrdne	pc, [r0], -r8
    2d5c:			; <UNDEFINED> instruction: 0xf856681b
    2d60:	movwls	r5, #16417	; 0x4021
    2d64:			; <UNDEFINED> instruction: 0xf0029003
    2d68:	ldmib	sp, {r0, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}^
    2d6c:	tstcs	r1, r3, lsl #6
    2d70:	strmi	r9, [r4], -r0, lsl #10
    2d74:	strls	r4, [r1], #-1592	; 0xfffff9c8
    2d78:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d7c:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d80:			; <UNDEFINED> instruction: 0xf0002001
    2d84:	bcs	42500 <fchmod@plt+0x402ac>
    2d88:	bmi	fefb72c8 <fchmod@plt+0xfefb5074>
    2d8c:	tstls	r1, r1, lsl #2
    2d90:	subsmi	pc, r4, r0, asr #4
    2d94:	stmdbls	r3, {r1, r3, r4, r5, r6, sl, lr}
    2d98:	ldmdavs	r7, {r0, r1, r3, r4, r5, r7, r8, r9, fp, lr}
    2d9c:	ldrbtmi	r4, [fp], #-2747	; 0xfffff545
    2da0:	ldrbtmi	r6, [sl], #-2057	; 0xfffff7f7
    2da4:			; <UNDEFINED> instruction: 0xf0009700
    2da8:	blmi	fee828e4 <fchmod@plt+0xfee80690>
    2dac:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2db0:			; <UNDEFINED> instruction: 0xf0402b00
    2db4:	blmi	fede34f4 <fchmod@plt+0xfede12a0>
    2db8:			; <UNDEFINED> instruction: 0xf893447b
    2dbc:	blcs	ee74 <fchmod@plt+0xcc20>
    2dc0:	mvnhi	pc, r0, asr #32
    2dc4:	ldrbtmi	r4, [fp], #-2996	; 0xfffff44c
    2dc8:	blcs	2223c <fchmod@plt+0x1ffe8>
    2dcc:	bicshi	pc, r5, r0, asr #32
    2dd0:	ldrbtmi	r4, [fp], #-2994	; 0xfffff44e
    2dd4:	blcs	21a48 <fchmod@plt+0x1f7f4>
    2dd8:	svcge	0x004cf43f
    2ddc:			; <UNDEFINED> instruction: 0x21014ab0
    2de0:	vrhadd.s8	d25, d0, d1
    2de4:	ldrbtmi	r4, [sl], #-84	; 0xffffffac
    2de8:	blmi	feba91fc <fchmod@plt+0xfeba6fa8>
    2dec:	bmi	feb9ce50 <fchmod@plt+0xfeb9abfc>
    2df0:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2df4:	smlsdxls	r0, sl, r4, r4
    2df8:	cdp2	0, 10, cr15, cr4, cr0, {0}
    2dfc:	andcs	lr, r0, sl, lsr r7
    2e00:	stc2	0, cr15, [r4, #-0]
    2e04:	andcs	r4, r5, #2768896	; 0x2a4000
    2e08:	ldrbtmi	r4, [r9], #-2889	; 0xfffff4b7
    2e0c:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    2e10:	svc	0x00dcf7fe
    2e14:	tstcs	r1, r3, lsl #22
    2e18:			; <UNDEFINED> instruction: 0x4602681b
    2e1c:			; <UNDEFINED> instruction: 0xf7ff4620
    2e20:	andcs	lr, r1, r0, asr #18
    2e24:	stc2	0, cr15, [ip]
    2e28:	smlatbcs	r1, r1, sl, r4
    2e2c:	vrhadd.s8	d25, d0, d1
    2e30:	ldrbtmi	r4, [sl], #-84	; 0xffffffac
    2e34:	blmi	fe7e9248 <fchmod@plt+0xfe7e6ff4>
    2e38:	bmi	fe7dce9c <fchmod@plt+0xfe7dac48>
    2e3c:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    2e40:	smlsdxls	r0, sl, r4, r4
    2e44:	cdp2	0, 7, cr15, cr14, cr0, {0}
    2e48:	ldrbtmi	r4, [fp], #-2972	; 0xfffff464
    2e4c:	blcs	22bc0 <fchmod@plt+0x2096c>
    2e50:	ldr	sp, [sl, fp, lsr #1]
    2e54:	andcs	r4, r5, #2523136	; 0x268000
    2e58:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    2e5c:	svc	0x00b6f7fe
    2e60:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e64:	blmi	fe5fc208 <fchmod@plt+0xfe5f9fb4>
    2e68:	bmi	fe5cb274 <fchmod@plt+0xfe5c9020>
    2e6c:	ldrbtmi	r2, [fp], #-6
    2e70:			; <UNDEFINED> instruction: 0xf7ff447a
    2e74:			; <UNDEFINED> instruction: 0xe761e934
    2e78:	andcs	r4, r5, #46080	; 0xb400
    2e7c:	stmiapl	r3!, {r0, r1, r4, r7, r8, fp, lr}^
    2e80:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    2e84:	svc	0x00a2f7fe
    2e88:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    2e8c:	andls	r9, r3, r4, lsl #6
    2e90:	ldc2	0, cr15, [r8], {2}
    2e94:	blls	1296a8 <fchmod@plt+0x127454>
    2e98:	strtmi	r4, [r0], -r1, lsl #12
    2e9c:	mrscs	r9, (UNDEF: 17)
    2ea0:	ldm	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ea4:	andcs	r4, r6, r9, lsr #12
    2ea8:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2eac:			; <UNDEFINED> instruction: 0xf0002800
    2eb0:			; <UNDEFINED> instruction: 0xf7fe81f8
    2eb4:			; <UNDEFINED> instruction: 0x4604ef98
    2eb8:			; <UNDEFINED> instruction: 0xf0002800
    2ebc:	stmibmi	r4, {r1, r4, r5, r6, r7, r8, pc}
    2ec0:	ldrbtmi	r2, [r9], #-6
    2ec4:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2ec8:	ldc2l	0, cr15, [ip], #-8
    2ecc:	smlabbcs	r1, r1, sl, r4
    2ed0:			; <UNDEFINED> instruction: 0x4603447a
    2ed4:			; <UNDEFINED> instruction: 0xf7ff2003
    2ed8:	strtmi	lr, [r1], -r2, lsl #18
    2edc:			; <UNDEFINED> instruction: 0xf7ff2006
    2ee0:	strtmi	lr, [r0], -r4, lsl #18
    2ee4:	svc	0x003af7fe
    2ee8:	svclt	0x0000e704
    2eec:	andeq	r8, r1, r8, asr fp
    2ef0:	strdeq	r0, [r0], -r4
    2ef4:	andeq	r8, r1, ip, asr #22
    2ef8:	strdeq	r6, [r0], -sl
    2efc:	andeq	r0, r0, r0, lsl #4
    2f00:	andeq	r9, r1, r6, ror r9
    2f04:	ldrdeq	r6, [r0], -r2
    2f08:	andeq	r6, r0, r2, asr #3
    2f0c:	andeq	r6, r0, sl, asr #3
    2f10:			; <UNDEFINED> instruction: 0x000061bc
    2f14:	andeq	r9, r1, r6, lsl #18
    2f18:	strdeq	r9, [r1], -ip
    2f1c:	andeq	r8, r1, sl, ror #25
    2f20:	andeq	r6, r0, r0, asr #3
    2f24:	andeq	r9, r1, lr, lsl #16
    2f28:	andeq	r0, r0, ip, lsr #4
    2f2c:	muleq	r0, r8, r0
    2f30:	andeq	r0, r0, r4, lsl #4
    2f34:	ldrdeq	r9, [r1], -lr
    2f38:	ldrdeq	r9, [r1], -r2
    2f3c:	andeq	r9, r1, r2, asr #15
    2f40:	andeq	r6, r0, r2, lsr r0
    2f44:	strdeq	r5, [r0], -ip
    2f48:	andeq	r5, r0, ip, lsr #31
    2f4c:	andeq	r9, r1, lr, ror #13
    2f50:	andeq	r5, r0, r6, ror pc
    2f54:			; <UNDEFINED> instruction: 0x000196b8
    2f58:	andeq	r5, r0, r8, lsr #30
    2f5c:	strdeq	r0, [r0], -ip
    2f60:	andeq	r9, r1, sl, ror #12
    2f64:	andeq	r5, r0, r2, lsr #30
    2f68:	andeq	r5, r0, lr, lsr #30
    2f6c:	andeq	r5, r0, r0, lsl lr
    2f70:	andeq	r5, r0, sl, lsl pc
    2f74:	muleq	r1, ip, r5
    2f78:	andeq	r9, r1, r4, ror r5
    2f7c:	andeq	r5, r0, r0, lsr #30
    2f80:			; <UNDEFINED> instruction: 0x00005db0
    2f84:	andeq	r9, r1, r6, lsl r5
    2f88:	andeq	r8, r1, r2, asr #17
    2f8c:			; <UNDEFINED> instruction: 0x000194b0
    2f90:	andeq	r9, r1, r0, lsr #9
    2f94:	muleq	r1, r2, r4
    2f98:	andeq	r9, r1, r4, lsl #9
    2f9c:	andeq	r9, r1, r4, ror r4
    2fa0:	andeq	r9, r1, r6, ror #8
    2fa4:	andeq	r9, r1, r8, asr r4
    2fa8:	andeq	r8, r1, r8, lsr r8
    2fac:	andeq	r5, r0, r8, lsr lr
    2fb0:	andeq	r9, r1, r6, asr r4
    2fb4:	andeq	r5, r0, ip, lsr lr
    2fb8:	andeq	r0, r0, r8, lsl r2
    2fbc:	strdeq	r9, [r1], -lr
    2fc0:	andeq	r5, r0, lr, lsr lr
    2fc4:	andeq	r9, r1, r6, asr #7
    2fc8:	andeq	r5, r0, sl, ror #27
    2fcc:	andeq	r5, r0, r4, lsl lr
    2fd0:	andeq	r9, r1, r4, lsl #7
    2fd4:	andeq	r5, r0, r2, lsr #27
    2fd8:	andeq	r5, r0, r8, ror #27
    2fdc:	andeq	r9, r1, ip, lsr r3
    2fe0:	andeq	r5, r0, sl, asr #27
    2fe4:	andeq	r9, r1, r0, lsl r3
    2fe8:	andeq	r5, r0, r8, ror #27
    2fec:	andeq	r5, r0, r8, lsl #28
    2ff0:	andeq	r5, r0, r2, lsr #24
    2ff4:			; <UNDEFINED> instruction: 0x000192ba
    2ff8:	andeq	r9, r1, r8, lsr #5
    2ffc:	muleq	r1, r8, r2
    3000:	andeq	r9, r1, r8, lsl #5
    3004:	andeq	r9, r1, r6, ror r2
    3008:	andeq	r9, r1, r6, ror #4
    300c:	andeq	r5, r0, r8, asr #26
    3010:	andeq	r9, r1, sl, lsl #4
    3014:	muleq	r0, r0, sp
    3018:	andeq	r5, r0, sl, asr #26
    301c:	andeq	r5, r0, r0, lsr #30
    3020:	andeq	r5, r0, r0, asr sp
    3024:	andeq	r5, r0, lr, lsr sp
    3028:	andeq	r9, r1, r8, lsr #2
    302c:	andeq	r5, r0, ip, lsl #26
    3030:	andeq	r5, r0, r6, lsl #26
    3034:	andeq	r5, r0, r0, ror #25
    3038:	andeq	r9, r1, r0, asr #1
    303c:	strheq	r9, [r1], -r0
    3040:	andeq	r5, r0, r8, ror #24
    3044:	ldrdeq	r5, [r0], -r2
    3048:	andeq	r5, r0, r6, lsr #25
    304c:	andeq	r5, r0, r2, lsl ip
    3050:	andeq	r5, r0, r0, ror #24
    3054:	andeq	r5, r0, r6, ror #23
    3058:	andeq	r8, r1, r6, asr #31
    305c:	andeq	r8, r1, r6, lsr #7
    3060:	andeq	r8, r1, r0, ror #31
    3064:	andeq	r5, r0, r0, asr #24
    3068:	andeq	r8, r1, ip, ror pc
    306c:	andeq	r8, r1, r0, lsr pc
    3070:	andeq	r8, r1, sl, lsl pc
    3074:	andeq	r5, r0, r0, asr #14
    3078:	andeq	r8, r1, r4, lsr #30
    307c:	andeq	r5, r0, ip, lsr #25
    3080:			; <UNDEFINED> instruction: 0x000058b6
    3084:	andeq	r8, r1, r0, ror r2
    3088:	andeq	r8, r1, sl, lsr #29
    308c:	andeq	r5, r0, sl, lsr fp
    3090:	andeq	r8, r1, r8, ror #28
    3094:	andeq	r8, r1, ip, asr lr
    3098:	andeq	r8, r1, lr, asr #28
    309c:	andeq	r8, r1, r2, asr #28
    30a0:	andeq	r8, r1, lr, lsl r2
    30a4:	andeq	r8, r1, r8, asr lr
    30a8:	andeq	r5, r0, r0, asr #22
    30ac:	andeq	r5, r0, lr, lsl r7
    30b0:	ldrdeq	r8, [r1], -r2
    30b4:	andeq	r8, r1, ip, lsl #28
    30b8:	andeq	r5, r0, ip, lsl #21
    30bc:	andeq	r8, r1, sl, asr #27
    30c0:	andeq	r5, r0, r6, lsl #16
    30c4:	ldrdeq	r8, [r1], -sl
    30c8:	andeq	r5, r0, r4, ror #22
    30cc:			; <UNDEFINED> instruction: 0x000055bc
    30d0:	muleq	r0, r6, r5
    30d4:	andeq	r5, r0, ip, lsl #11
    30d8:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    30dc:			; <UNDEFINED> instruction: 0xf8df2205
    30e0:	stmiapl	r3!, {r4, r6, r7, sl, ip}^
    30e4:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    30e8:	mrc	7, 3, APSR_nzcv, cr0, cr14, {7}
    30ec:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    30f0:	andls	r9, r4, r5, lsl #6
    30f4:	cdp2	0, 11, cr15, cr12, cr2, {0}
    30f8:	blls	169910 <fchmod@plt+0x1676bc>
    30fc:	ldrtmi	r4, [r0], -r1, lsl #12
    3100:	mrscs	r9, (UNDEF: 17)
    3104:	svc	0x00ccf7fe
    3108:	andcs	r4, r6, r9, lsr #12
    310c:	svc	0x00ecf7fe
    3110:			; <UNDEFINED> instruction: 0xf0002800
    3114:			; <UNDEFINED> instruction: 0xf7fe80d0
    3118:	strmi	lr, [r5], -r6, ror #28
    311c:			; <UNDEFINED> instruction: 0xf0002800
    3120:			; <UNDEFINED> instruction: 0xf8df80ca
    3124:	mulcs	r6, r0, r4
    3128:			; <UNDEFINED> instruction: 0xf7fe4479
    312c:			; <UNDEFINED> instruction: 0xf002efde
    3130:			; <UNDEFINED> instruction: 0xf8dffe9f
    3134:	smlabbcs	r1, r4, r4, r2
    3138:			; <UNDEFINED> instruction: 0x4603447a
    313c:			; <UNDEFINED> instruction: 0xf7fe2003
    3140:	strtmi	lr, [r9], -lr, asr #31
    3144:			; <UNDEFINED> instruction: 0xf7fe2006
    3148:			; <UNDEFINED> instruction: 0x4628efd0
    314c:	mcr	7, 0, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    3150:			; <UNDEFINED> instruction: 0xf8dfe5c6
    3154:	tstcs	r1, r8, ror #8
    3158:	vrhadd.s8	d25, d0, d1
    315c:	ldrbtmi	r4, [sl], #-84	; 0xffffffac
    3160:			; <UNDEFINED> instruction: 0xf8df9903
    3164:	ldmdavs	r7, {r2, r3, r4, r6, sl, ip, sp}
    3168:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    316c:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    3170:	smlsdxls	r0, sl, r4, r4
    3174:	stc2l	0, cr15, [r6]
    3178:			; <UNDEFINED> instruction: 0xf8dfe61d
    317c:	tstcs	r1, ip, asr #8
    3180:	vrhadd.s8	d25, d0, d1
    3184:	ldrbtmi	r4, [sl], #-84	; 0xffffffac
    3188:			; <UNDEFINED> instruction: 0xf8df9903
    318c:	ldmdavs	r7, {r6, sl, ip, sp}
    3190:	ldrtcs	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3194:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    3198:	smlsdxls	r0, sl, r4, r4
    319c:	ldc2l	0, cr15, [r2], {0}
    31a0:			; <UNDEFINED> instruction: 0xf8dfe616
    31a4:	tstcs	r1, r0, lsr r4
    31a8:	vrhadd.s8	d25, d0, d1
    31ac:	ldrbtmi	r4, [sl], #-84	; 0xffffffac
    31b0:			; <UNDEFINED> instruction: 0xf8df9903
    31b4:	ldmdavs	r7, {r2, r5, sl, ip, sp}
    31b8:	strtcs	pc, [r0], #-2271	; 0xfffff721
    31bc:	stmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    31c0:	smlsdxls	r0, sl, r4, r4
    31c4:	ldc2	0, cr15, [lr]
    31c8:	cfstr32gt	mvfx14, [pc, #-1008]	; 2de0 <fchmod@plt+0xb8c>
    31cc:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    31d0:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
    31d4:	strgt	r4, [pc, -pc, asr #12]
    31d8:	muleq	r7, r5, r8
    31dc:	andeq	lr, r7, r7, lsl #17
    31e0:	ldrtmi	r2, [r1], -r4, lsr #4
    31e4:			; <UNDEFINED> instruction: 0xf7fe4640
    31e8:			; <UNDEFINED> instruction: 0xf8d9ef26
    31ec:			; <UNDEFINED> instruction: 0xf0010000
    31f0:			; <UNDEFINED> instruction: 0x4603f83b
    31f4:	ldrdeq	pc, [r4], -r9
    31f8:			; <UNDEFINED> instruction: 0xf0019310
    31fc:	blmi	ffe412d8 <fchmod@plt+0xffe3f084>
    3200:			; <UNDEFINED> instruction: 0xf8c9447b
    3204:	strmi	r3, [r2], -r4
    3208:	andsls	r4, r1, #72, 12	; 0x4800000
    320c:	rscscc	pc, pc, #79	; 0x4f
    3210:			; <UNDEFINED> instruction: 0xf0029218
    3214:	stmdacs	r0, {r0, r1, r2, r8, r9, fp, ip, sp, lr, pc}
    3218:	cfldrsge	mvf15, [ip, #-508]!	; 0xfffffe04
    321c:	andcs	r4, r5, #232448	; 0x38c00
    3220:	stmiapl	r3!, {r4, r5, r6, r7, r8, fp, lr}^
    3224:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    3228:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    322c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    3230:	andls	r9, r3, r4, lsl #6
    3234:	blx	ff1bf244 <fchmod@plt+0xff1bcff0>
    3238:	ldrdne	pc, [r0], -r9
    323c:	tstls	r1, r4, lsl #12
    3240:	bls	d4ae8 <fchmod@plt+0xd2894>
    3244:	blls	10b650 <fchmod@plt+0x1093fc>
    3248:			; <UNDEFINED> instruction: 0xf7fe9400
    324c:	andcs	lr, r1, sl, lsr #30
    3250:	blx	1dbf25a <fchmod@plt+0x1dbd006>
    3254:	andcs	r4, r5, #228, 18	; 0x390000
    3258:	ldrbtmi	r2, [r9], #-0
    325c:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    3260:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    3264:	bllt	1181268 <fchmod@plt+0x117f014>
    3268:	andcs	r4, r5, #224, 18	; 0x380000
    326c:			; <UNDEFINED> instruction: 0xf7fe4479
    3270:			; <UNDEFINED> instruction: 0xf7feedae
    3274:			; <UNDEFINED> instruction: 0xf7ffee2c
    3278:	ldmibmi	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, pc}^
    327c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3280:	stc	7, cr15, [r4, #1016]!	; 0x3f8
    3284:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3288:	bllt	6c128c <fchmod@plt+0x6bf038>
    328c:	andcs	r4, r5, #3555328	; 0x364000
    3290:	ldrbtmi	r2, [r9], #-0
    3294:			; <UNDEFINED> instruction: 0xf7fe4605
    3298:			; <UNDEFINED> instruction: 0xf7feed9a
    329c:			; <UNDEFINED> instruction: 0xf7ffee18
    32a0:			; <UNDEFINED> instruction: 0xf002baca
    32a4:	bmi	ff541ce8 <fchmod@plt+0xff53fa94>
    32a8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    32ac:	andcs	r4, r3, r3, lsl #12
    32b0:	svc	0x0014f7fe
    32b4:			; <UNDEFINED> instruction: 0xf002e51e
    32b8:	bmi	ff442a2c <fchmod@plt+0xff4407d8>
    32bc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    32c0:	andcs	r4, r3, r3, lsl #12
    32c4:	svc	0x000af7fe
    32c8:	vst3.8	{d30,d32,d34}, [pc], sl
    32cc:	vaddl.s8	q10, d16, d19
    32d0:	blx	32de <fchmod@plt+0x108a>
    32d4:			; <UNDEFINED> instruction: 0xf0005003
    32d8:			; <UNDEFINED> instruction: 0xf7fffa4d
    32dc:	ldrmi	fp, [sl], #-2765	; 0xfffff533
    32e0:	adcmi	pc, r3, pc, asr #8
    32e4:	andeq	pc, r1, r0, asr #5
    32e8:	andpl	pc, r2, r0, lsl #22
    32ec:	blx	10bf2f4 <fchmod@plt+0x10bd0a0>
    32f0:	blt	ff9c12f4 <fchmod@plt+0xff9bf0a0>
    32f4:			; <UNDEFINED> instruction: 0xf0004640
    32f8:	blmi	ff082fb4 <fchmod@plt+0xff080d60>
    32fc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    3300:			; <UNDEFINED> instruction: 0xf6bf6098
    3304:	ldmibmi	pc!, {r0, r3, r5, sl, fp, sp, pc}	; <UNPREDICTABLE>
    3308:	blmi	fea0bb24 <fchmod@plt+0xfea098d0>
    330c:	ldrbtmi	r2, [r9], #-0
    3310:	ldmibmi	sp!, {r2, r3, r4, r5, r6, r8, sl, sp, lr, pc}
    3314:	blmi	fe94bb30 <fchmod@plt+0xfe9498dc>
    3318:	ldrb	r4, [r7, #-1145]!	; 0xfffffb87
    331c:	andcs	r4, r5, #166912	; 0x28c00
    3320:			; <UNDEFINED> instruction: 0x200049ba
    3324:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3328:			; <UNDEFINED> instruction: 0xf7fe681c
    332c:	blls	fe874 <fchmod@plt+0xfc620>
    3330:	movwls	r6, #18459	; 0x481b
    3334:			; <UNDEFINED> instruction: 0xf0029003
    3338:	bls	101c54 <fchmod@plt+0xffa00>
    333c:	strmi	r9, [r1], -r4, lsl #22
    3340:	tstls	r0, r0, lsr #12
    3344:			; <UNDEFINED> instruction: 0xf7fe2101
    3348:	smlatbcs	r0, ip, lr, lr
    334c:			; <UNDEFINED> instruction: 0xf7fe2006
    3350:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
    3354:	addhi	pc, r3, r0
    3358:	stcl	7, cr15, [r4, #-1016]	; 0xfffffc08
    335c:	stmdacs	r0, {r2, r9, sl, lr}
    3360:	stmibmi	fp!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
    3364:	ldrbtmi	r2, [r9], #-6
    3368:	mrc	7, 5, APSR_nzcv, cr14, cr14, {7}
    336c:	blx	abf37c <fchmod@plt+0xabd128>
    3370:	ldrbtmi	r4, [sl], #-2728	; 0xfffff558
    3374:	tstcs	r1, r3, lsl #12
    3378:			; <UNDEFINED> instruction: 0xf7fe2004
    337c:			; <UNDEFINED> instruction: 0x4621eeb0
    3380:			; <UNDEFINED> instruction: 0xf7fe2006
    3384:			; <UNDEFINED> instruction: 0x4620eeb2
    3388:	stcl	7, cr15, [r8], #1016	; 0x3f8
    338c:	blmi	fe1fd110 <fchmod@plt+0xfe1faebc>
    3390:	stmibmi	r1!, {r0, r2, r9, sp}
    3394:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3398:			; <UNDEFINED> instruction: 0xf7fe681c
    339c:	blls	fe804 <fchmod@plt+0xfc5b0>
    33a0:	movwls	r6, #18459	; 0x481b
    33a4:			; <UNDEFINED> instruction: 0xf0029003
    33a8:	bls	10293c <fchmod@plt+0x1006e8>
    33ac:	strmi	r9, [r1], -r4, lsl #22
    33b0:	tstls	r0, r0, lsr #12
    33b4:			; <UNDEFINED> instruction: 0xf7fe2101
    33b8:			; <UNDEFINED> instruction: 0x4629ee74
    33bc:			; <UNDEFINED> instruction: 0xf7fe2006
    33c0:	stmdacs	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    33c4:			; <UNDEFINED> instruction: 0xf7fed055
    33c8:	strmi	lr, [r4], -lr, lsl #26
    33cc:	subsle	r2, r0, r0, lsl #16
    33d0:	mulcs	r6, r2, r9
    33d4:			; <UNDEFINED> instruction: 0xf7fe4479
    33d8:			; <UNDEFINED> instruction: 0xf002ee88
    33dc:	bmi	fe442908 <fchmod@plt+0xfe4406b4>
    33e0:			; <UNDEFINED> instruction: 0x4603447a
    33e4:	blmi	fe3fd308 <fchmod@plt+0xfe3fb0b4>
    33e8:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    33ec:	rsbcc	pc, r4, sp, lsr #17
    33f0:			; <UNDEFINED> instruction: 0xf88d0c1b
    33f4:			; <UNDEFINED> instruction: 0xf7ff3066
    33f8:	blmi	1b32250 <fchmod@plt+0x1b2fffc>
    33fc:	stmibmi	sl, {r0, r2, r9, sp}
    3400:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3404:			; <UNDEFINED> instruction: 0xf7fe681c
    3408:	blls	fe798 <fchmod@plt+0xfc544>
    340c:	movwls	r6, #18459	; 0x481b
    3410:			; <UNDEFINED> instruction: 0xf0029003
    3414:	bls	1028d0 <fchmod@plt+0x10067c>
    3418:	strmi	r9, [r1], -r4, lsl #22
    341c:	tstls	r0, r0, lsr #12
    3420:			; <UNDEFINED> instruction: 0xf7fe4639
    3424:			; <UNDEFINED> instruction: 0x4638ee3e
    3428:	blx	fe2bf430 <fchmod@plt+0xfe2bd1dc>
    342c:	andcs	r4, r5, #97280	; 0x17c00
    3430:	stmiapl	r3!, {r1, r2, r3, r4, r5, r6, r8, fp, lr}^
    3434:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    3438:	stcl	7, cr15, [r8], {254}	; 0xfe
    343c:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
    3440:	andls	r9, r3, r4, lsl #6
    3444:			; <UNDEFINED> instruction: 0xf9bef002
    3448:	blls	129c5c <fchmod@plt+0x127a08>
    344c:	strtmi	r4, [r0], -r1, lsl #12
    3450:	mrscs	r9, (UNDEF: 17)
    3454:	mcr	7, 1, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    3458:			; <UNDEFINED> instruction: 0xf0002001
    345c:			; <UNDEFINED> instruction: 0xf002fa71
    3460:	bmi	1d01b2c <fchmod@plt+0x1cff8d8>
    3464:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3468:	andcs	r4, r4, r3, lsl #12
    346c:	mrc	7, 1, APSR_nzcv, cr6, cr14, {7}
    3470:			; <UNDEFINED> instruction: 0xf002e6ed
    3474:	bmi	1c02870 <fchmod@plt+0x1c0061c>
    3478:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    347c:	andcs	r4, r4, r3, lsl #12
    3480:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    3484:	strbmi	lr, [r0], -r3, ror #13
    3488:	cdp2	0, 6, cr15, cr4, cr0, {0}
    348c:	ldrbtmi	r4, [fp], #-2922	; 0xfffff496
    3490:	tstvs	r8, r0, lsl #16
    3494:	blge	ff780f98 <fchmod@plt+0xff77ed44>
    3498:	blmi	113d174 <fchmod@plt+0x113af20>
    349c:	stmdbmi	r7!, {r0, r2, r9, sp}^
    34a0:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    34a4:			; <UNDEFINED> instruction: 0xf7fe681c
    34a8:	blls	fe6f8 <fchmod@plt+0xfc4a4>
    34ac:	movwls	r6, #18459	; 0x481b
    34b0:			; <UNDEFINED> instruction: 0xf0029003
    34b4:	bls	101ad8 <fchmod@plt+0xff884>
    34b8:	strmi	r9, [r1], -r4, lsl #22
    34bc:	tstls	r0, r0, lsr #12
    34c0:			; <UNDEFINED> instruction: 0xf7fe2101
    34c4:	strtmi	lr, [r9], -lr, ror #27
    34c8:			; <UNDEFINED> instruction: 0xf7fe2006
    34cc:	stmdacs	r0, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    34d0:			; <UNDEFINED> instruction: 0xf7fed03d
    34d4:	strmi	lr, [r4], -r8, lsl #25
    34d8:	eorsle	r2, r8, r0, lsl #16
    34dc:	andcs	r4, r6, r8, asr r9
    34e0:			; <UNDEFINED> instruction: 0xf7fe4479
    34e4:			; <UNDEFINED> instruction: 0xf002ee02
    34e8:	bmi	15c1aa4 <fchmod@plt+0x15bf850>
    34ec:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    34f0:	andcs	r4, r3, r3, lsl #12
    34f4:	blmi	b7d200 <fchmod@plt+0xb7afac>
    34f8:	ldmdbmi	r3, {r0, r2, r9, sp}^
    34fc:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3500:			; <UNDEFINED> instruction: 0xf7fe681c
    3504:	blls	fe69c <fchmod@plt+0xfc448>
    3508:	movwls	r6, #18459	; 0x481b
    350c:			; <UNDEFINED> instruction: 0xf0029003
    3510:	bls	1027d4 <fchmod@plt+0x100580>
    3514:	strmi	r9, [r1], -r4, lsl #22
    3518:	tstls	r0, r0, lsr #12
    351c:			; <UNDEFINED> instruction: 0xf7fe2101
    3520:	strtmi	lr, [r9], -r0, asr #27
    3524:			; <UNDEFINED> instruction: 0xf7fe2006
    3528:	bicslt	lr, r0, r0, ror #27
    352c:	mrrc	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    3530:	lslslt	r4, r4, #12
    3534:	andcs	r4, r6, r5, asr #18
    3538:			; <UNDEFINED> instruction: 0xf7fe4479
    353c:			; <UNDEFINED> instruction: 0xf002edd6
    3540:	bmi	11027a4 <fchmod@plt+0x1100550>
    3544:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3548:	andcs	r4, r3, r3, lsl #12
    354c:			; <UNDEFINED> instruction: 0xf002e715
    3550:	bmi	1041a3c <fchmod@plt+0x103f7e8>
    3554:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3558:	andcs	r4, r3, r3, lsl #12
    355c:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    3560:			; <UNDEFINED> instruction: 0xf002e675
    3564:	bmi	f42780 <fchmod@plt+0xf4052c>
    3568:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    356c:	andcs	r4, r3, r3, lsl #12
    3570:	ldc	7, cr15, [r4, #1016]!	; 0x3f8
    3574:	blmi	37cf28 <fchmod@plt+0x37acd4>
    3578:	ldmdbmi	r8!, {r0, r2, r9, sp}
    357c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    3580:			; <UNDEFINED> instruction: 0xf7fe681d
    3584:	blls	fe61c <fchmod@plt+0xfc3c8>
    3588:	movwls	r6, #18459	; 0x481b
    358c:			; <UNDEFINED> instruction: 0xf0029003
    3590:	ldmdbls	r0, {r0, r1, r2, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    3594:	ldrb	r4, [r2], -r4, lsl #12
    3598:	ldrbtmi	r4, [fp], #-2865	; 0xfffff4cf
    359c:			; <UNDEFINED> instruction: 0xf8a8681b
    35a0:	ldceq	0, cr3, [fp], {-0}
    35a4:	rsbcc	pc, r6, sp, lsl #17
    35a8:	bllt	e415ac <fchmod@plt+0xe3f358>
    35ac:	andeq	r0, r0, r4, lsl #4
    35b0:	andeq	r5, r0, r8, asr r3
    35b4:	andeq	r5, r0, r0, lsr r3
    35b8:	andeq	r5, r0, r4, lsr #6
    35bc:	andeq	r7, r1, r6, lsr #29
    35c0:	ldrdeq	r8, [r1], -ip
    35c4:	andeq	r5, r0, ip, ror r7
    35c8:	andeq	r7, r1, lr, ror lr
    35cc:			; <UNDEFINED> instruction: 0x00018ab4
    35d0:	andeq	r5, r0, r4, lsl #15
    35d4:	andeq	r7, r1, r6, asr lr
    35d8:	andeq	r8, r1, ip, lsl #21
    35dc:	andeq	r5, r0, r4, asr #14
    35e0:	andeq	r5, r0, r0, asr r7
    35e4:	andeq	r5, r0, r0, lsr r7
    35e8:	strdeq	r5, [r0], -lr
    35ec:	strdeq	r5, [r0], -r4
    35f0:	andeq	r5, r0, r2, ror #7
    35f4:	andeq	r5, r0, r6, asr #7
    35f8:			; <UNDEFINED> instruction: 0x000051b2
    35fc:	muleq	r0, lr, r1
    3600:	andeq	r8, r1, r8, lsl r9
    3604:	ldrdeq	r5, [r0], -lr
    3608:	andeq	r5, r0, r0, lsl r2
    360c:	muleq	r0, r6, r2
    3610:	strdeq	r5, [r0], -r2
    3614:	andeq	r5, r0, lr, asr r2
    3618:	andeq	r5, r0, r6, lsr #4
    361c:	andeq	r5, r0, r4, lsl #1
    3620:	strdeq	r5, [r0], -r0
    3624:	andeq	r5, r0, r8, lsr r4
    3628:	muleq	r0, r2, r1
    362c:	andeq	r5, r0, r0, ror #2
    3630:	andeq	r5, r0, sl, ror #2
    3634:	andeq	r5, r0, r6, asr r1
    3638:	andeq	r8, r1, r6, lsl #15
    363c:	andeq	r5, r0, r2, ror #9
    3640:	andeq	r4, r0, r8, ror pc
    3644:	andeq	r5, r0, r2, asr #9
    3648:	andeq	r5, r0, r6, lsl #9
    364c:	andeq	r4, r0, r0, lsr #30
    3650:	andeq	r5, r0, sl, ror #8
    3654:	andeq	r5, r0, sl, asr r4
    3658:	andeq	r5, r0, r6, asr #8
    365c:	ldrdeq	r5, [r0], -r6
    3660:	andeq	r5, r0, r6, lsl #5
    3664:	bleq	3f7a8 <fchmod@plt+0x3d554>
    3668:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    366c:	strbtmi	fp, [sl], -r2, lsl #24
    3670:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    3674:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    3678:	ldrmi	sl, [sl], #776	; 0x308
    367c:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    3680:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    3684:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    3688:			; <UNDEFINED> instruction: 0xf85a4b06
    368c:	stmdami	r6, {r0, r1, ip, sp}
    3690:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    3694:	stc	7, cr15, [r6], #-1016	; 0xfffffc08
    3698:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    369c:	andeq	r7, r1, r4, lsr r7
    36a0:	andeq	r0, r0, r4, ror #3
    36a4:	andeq	r0, r0, r4, lsl r2
    36a8:	andeq	r0, r0, ip, lsl r2
    36ac:	ldr	r3, [pc, #20]	; 36c8 <fchmod@plt+0x1474>
    36b0:	ldr	r2, [pc, #20]	; 36cc <fchmod@plt+0x1478>
    36b4:	add	r3, pc, r3
    36b8:	ldr	r2, [r3, r2]
    36bc:	cmp	r2, #0
    36c0:	bxeq	lr
    36c4:	b	1f38 <__gmon_start__@plt>
    36c8:	andeq	r7, r1, r4, lsl r7
    36cc:	andeq	r0, r0, ip, lsl #4
    36d0:	blmi	1d56f0 <fchmod@plt+0x1d349c>
    36d4:	bmi	1d48bc <fchmod@plt+0x1d2668>
    36d8:	addmi	r4, r3, #2063597568	; 0x7b000000
    36dc:	andle	r4, r3, sl, ror r4
    36e0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    36e4:	ldrmi	fp, [r8, -r3, lsl #2]
    36e8:	svclt	0x00004770
    36ec:	andeq	r8, r1, ip, lsr r5
    36f0:	andeq	r8, r1, r8, lsr r5
    36f4:	strdeq	r7, [r1], -r0
    36f8:	andeq	r0, r0, ip, ror #3
    36fc:	stmdbmi	r9, {r3, fp, lr}
    3700:	bmi	2548e8 <fchmod@plt+0x252694>
    3704:	bne	2548f0 <fchmod@plt+0x25269c>
    3708:	svceq	0x00cb447a
    370c:			; <UNDEFINED> instruction: 0x01a1eb03
    3710:	andle	r1, r3, r9, asr #32
    3714:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    3718:	ldrmi	fp, [r8, -r3, lsl #2]
    371c:	svclt	0x00004770
    3720:	andeq	r8, r1, r0, lsl r5
    3724:	andeq	r8, r1, ip, lsl #10
    3728:	andeq	r7, r1, r4, asr #13
    372c:	andeq	r0, r0, r4, lsr #4
    3730:	blmi	2b0b58 <fchmod@plt+0x2ae904>
    3734:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    3738:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    373c:	blmi	271cf0 <fchmod@plt+0x26fa9c>
    3740:	ldrdlt	r5, [r3, -r3]!
    3744:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    3748:			; <UNDEFINED> instruction: 0xf7fe6818
    374c:			; <UNDEFINED> instruction: 0xf7ffeadc
    3750:	blmi	1c3654 <fchmod@plt+0x1c1400>
    3754:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    3758:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    375c:	ldrdeq	r8, [r1], -sl
    3760:	muleq	r1, r4, r6
    3764:	andeq	r0, r0, r8, ror #3
    3768:			; <UNDEFINED> instruction: 0x000178ba
    376c:			; <UNDEFINED> instruction: 0x000184ba
    3770:	svclt	0x0000e7c4
    3774:	ldmdbmi	pc, {r1, r2, r3, r4, r8, r9, fp, lr}	; <UNPREDICTABLE>
    3778:	ldrbtmi	r4, [fp], #-2591	; 0xfffff5e1
    377c:	ldmdavc	fp, {r0, r3, r4, r5, r6, sl, lr}
    3780:	adclt	fp, pc, r0, lsr r5	; <UNPREDICTABLE>
    3784:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    3788:			; <UNDEFINED> instruction: 0xf04f922d
    378c:	andls	r0, r3, r0, lsl #4
    3790:	ldcmi	3, cr11, [sl, #-44]	; 0xffffffd4
    3794:	cfldrsge	mvf4, [r9], {125}	; 0x7d
    3798:			; <UNDEFINED> instruction: 0x46192350
    379c:	strtmi	r2, [r0], -r1, lsl #4
    37a0:			; <UNDEFINED> instruction: 0xf7fe9500
    37a4:	stmdage	r3, {r1, r2, r6, r8, sl, fp, sp, lr, pc}
    37a8:	mrrc	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
    37ac:			; <UNDEFINED> instruction: 0xb1a84603
    37b0:	stcge	6, cr4, [r5], {34}	; 0x22
    37b4:			; <UNDEFINED> instruction: 0x46202150
    37b8:	bl	fe8417b8 <fchmod@plt+0xfe83f564>
    37bc:			; <UNDEFINED> instruction: 0xf7fe4620
    37c0:	bmi	3fe5e0 <fchmod@plt+0x3fc38c>
    37c4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    37c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    37cc:	subsmi	r9, sl, sp, lsr #22
    37d0:	eorlt	sp, pc, fp, lsl #2
    37d4:	stcmi	13, cr11, [fp, #-192]	; 0xffffff40
    37d8:			; <UNDEFINED> instruction: 0xe7dc447d
    37dc:	andcs	r4, r1, sl, lsl #18
    37e0:	ldrbtmi	r9, [r9], #-2563	; 0xfffff5fd
    37e4:	ldc	7, cr15, [r8], #-1016	; 0xfffffc08
    37e8:			; <UNDEFINED> instruction: 0xf7fee7eb
    37ec:	svclt	0x0000eb02
    37f0:	muleq	r1, sl, r4
    37f4:	andeq	r7, r1, r0, asr r6
    37f8:	strdeq	r0, [r0], -r4
    37fc:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    3800:	andeq	r7, r1, r6, lsl #12
    3804:			; <UNDEFINED> instruction: 0x000048bc
    3808:	andeq	r4, r0, r2, asr #17
    380c:			; <UNDEFINED> instruction: 0x4605b570
    3810:	ldrbtmi	r4, [lr], #-3644	; 0xfffff1c4
    3814:	rsbsle	r2, r1, r0, lsl #16
    3818:	ldmpl	r3!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}^
    381c:	ldmdbmi	fp!, {r2, r3, r4, fp, sp, lr}
    3820:	andcs	r2, r0, r5, lsl #4
    3824:			; <UNDEFINED> instruction: 0xf7fe4479
    3828:	blmi	e7e378 <fchmod@plt+0xe7c124>
    382c:	ldmpl	r3!, {r0, r8, sp}^
    3830:			; <UNDEFINED> instruction: 0x4602681b
    3834:			; <UNDEFINED> instruction: 0xf7fe4620
    3838:	ldmdbmi	r6!, {r2, r4, r5, sl, fp, sp, lr, pc}
    383c:	andcs	r2, r0, r5, lsl #4
    3840:			; <UNDEFINED> instruction: 0xf7fe4479
    3844:	strtmi	lr, [r1], -r4, asr #21
    3848:	ldc	7, cr15, [ip], #1016	; 0x3f8
    384c:	andcs	r4, r5, #819200	; 0xc8000
    3850:	ldrbtmi	r2, [r9], #-0
    3854:	b	feec1854 <fchmod@plt+0xfeebf600>
    3858:			; <UNDEFINED> instruction: 0xf7fe4621
    385c:	stmdbmi	pc!, {r2, r4, r5, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    3860:	andcs	r2, r0, r5, lsl #4
    3864:			; <UNDEFINED> instruction: 0xf7fe4479
    3868:			; <UNDEFINED> instruction: 0x4621eab2
    386c:	stc	7, cr15, [sl], #1016	; 0x3f8
    3870:	andcs	r4, r5, #704512	; 0xac000
    3874:	ldrbtmi	r2, [r9], #-0
    3878:	b	fea41878 <fchmod@plt+0xfea3f624>
    387c:			; <UNDEFINED> instruction: 0xf7fe4621
    3880:	stmdbmi	r8!, {r1, r5, r7, sl, fp, sp, lr, pc}
    3884:	andcs	r2, r0, r5, lsl #4
    3888:			; <UNDEFINED> instruction: 0xf7fe4479
    388c:	strtmi	lr, [r1], -r0, lsr #21
    3890:	ldc	7, cr15, [r8], {254}	; 0xfe
    3894:	andcs	r4, r5, #36, 18	; 0x90000
    3898:	ldrbtmi	r2, [r9], #-0
    389c:	b	fe5c189c <fchmod@plt+0xfe5bf648>
    38a0:			; <UNDEFINED> instruction: 0xf7fe4621
    38a4:	stmdbmi	r1!, {r4, r7, sl, fp, sp, lr, pc}
    38a8:	andcs	r2, r0, r5, lsl #4
    38ac:			; <UNDEFINED> instruction: 0xf7fe4479
    38b0:	strtmi	lr, [r1], -lr, lsl #21
    38b4:	stc	7, cr15, [r6], {254}	; 0xfe
    38b8:	andcs	r4, r5, #475136	; 0x74000
    38bc:	ldrbtmi	r2, [r9], #-0
    38c0:	b	fe1418c0 <fchmod@plt+0xfe13f66c>
    38c4:			; <UNDEFINED> instruction: 0xf7fe4621
    38c8:	ldmdbmi	sl, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    38cc:	andcs	r2, r0, r5, lsl #4
    38d0:			; <UNDEFINED> instruction: 0xf7fe4479
    38d4:			; <UNDEFINED> instruction: 0x4621ea7c
    38d8:	ldcl	7, cr15, [r4], #-1016	; 0xfffffc08
    38dc:	andcs	r4, r5, #360448	; 0x58000
    38e0:	ldrbtmi	r2, [r9], #-0
    38e4:	b	1cc18e4 <fchmod@plt+0x1cbf690>
    38e8:			; <UNDEFINED> instruction: 0xf7fe4621
    38ec:	strtmi	lr, [r1], -ip, ror #24
    38f0:			; <UNDEFINED> instruction: 0xf7fe200a
    38f4:	strtmi	lr, [r8], -r0, lsr #24
    38f8:	bl	10c18f8 <fchmod@plt+0x10bf6a4>
    38fc:	ldmpl	r3!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    3900:	usada8	ip, ip, r8, r6
    3904:			; <UNDEFINED> instruction: 0x000175ba
    3908:	andeq	r0, r0, r4, lsl #4
    390c:	muleq	r0, r0, r8
    3910:	andeq	r0, r0, r0, lsl #4
    3914:	muleq	r0, ip, r8
    3918:	ldrdeq	r4, [r0], -sl
    391c:	andeq	r4, r0, r4, lsl r9
    3920:	andeq	r4, r0, r6, asr #18
    3924:	andeq	r4, r0, r8, ror r9
    3928:	ldrdeq	r4, [r0], -sl
    392c:	andeq	r4, r0, r8, lsl #20
    3930:	andeq	r4, r0, r6, ror sl
    3934:	andeq	r4, r0, r4, ror #21
    3938:	andeq	r4, r0, lr, lsl #22
    393c:	andeq	r0, r0, r8, lsl r2
    3940:	ldrblt	r4, [r0, #2905]!	; 0xb59
    3944:	cfldrdmi	mvd4, [r9, #-492]	; 0xfffffe14
    3948:	ldmdavc	fp, {r0, r2, r7, ip, sp, pc}^
    394c:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    3950:	blmi	15f1ec4 <fchmod@plt+0x15efc70>
    3954:	ldmvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3958:	cmple	r5, r0, lsl #22
    395c:	b	ff84195c <fchmod@plt+0xff83f708>
    3960:	teqle	pc, r0, lsl #24
    3964:			; <UNDEFINED> instruction: 0xf7fe4620
    3968:			; <UNDEFINED> instruction: 0xf002eb0c
    396c:			; <UNDEFINED> instruction: 0x4606fad1
    3970:	mvnle	r2, r0, lsl #16
    3974:	andcs	r4, r5, #80896	; 0x13c00
    3978:	stmiapl	fp!, {r0, r1, r2, r3, r6, r8, fp, lr}^
    397c:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    3980:	b	941980 <fchmod@plt+0x93f72c>
    3984:	andls	r4, r3, sp, asr #22
    3988:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    398c:			; <UNDEFINED> instruction: 0xf0029302
    3990:	bls	102354 <fchmod@plt+0x100100>
    3994:	strmi	r9, [r1], -r2, lsl #22
    3998:	tstls	r0, r8, lsr r6
    399c:			; <UNDEFINED> instruction: 0xf7fe2101
    39a0:	ldrtmi	lr, [r1], -r0, lsl #23
    39a4:			; <UNDEFINED> instruction: 0xf7fe2006
    39a8:	stmdacs	r0, {r5, r7, r8, r9, fp, sp, lr, pc}
    39ac:			; <UNDEFINED> instruction: 0xf7fed071
    39b0:			; <UNDEFINED> instruction: 0x4606ea1a
    39b4:	rsble	r2, ip, r0, lsl #16
    39b8:	andcs	r4, r6, r1, asr #18
    39bc:			; <UNDEFINED> instruction: 0xf7fe4479
    39c0:			; <UNDEFINED> instruction: 0xf002eb94
    39c4:	bmi	1002320 <fchmod@plt+0x10000cc>
    39c8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    39cc:	andcs	r4, r3, r3, lsl #12
    39d0:	bl	fe1419d0 <fchmod@plt+0xfe13f77c>
    39d4:	andcs	r4, r6, r1, lsr r6
    39d8:	bl	fe1c19d8 <fchmod@plt+0xfe1bf784>
    39dc:			; <UNDEFINED> instruction: 0xf7fe4630
    39e0:			; <UNDEFINED> instruction: 0xe7b6e9be
    39e4:	tstcs	r0, r8, lsr fp
    39e8:	vpmin.s8	d20, d0, d20
    39ec:	ldrbtmi	r4, [fp], #-84	; 0xffffffac
    39f0:	ldmdavs	fp, {r1, r3, r5, r7, fp, ip, lr}
    39f4:	ldmdavs	r1, {r0, r8, ip, pc}
    39f8:	bmi	d28600 <fchmod@plt+0xd263ac>
    39fc:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    3a00:			; <UNDEFINED> instruction: 0xf000447b
    3a04:			; <UNDEFINED> instruction: 0xe7adf89f
    3a08:			; <UNDEFINED> instruction: 0xff2ef001
    3a0c:	stmdacs	r0, {r1, r2, r9, sl, lr}
    3a10:	blmi	a380a8 <fchmod@plt+0xa35e54>
    3a14:	stmdbmi	pc!, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    3a18:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    3a1c:			; <UNDEFINED> instruction: 0xf7fe681f
    3a20:	blmi	9be180 <fchmod@plt+0x9bbf2c>
    3a24:	stmiapl	fp!, {r0, r1, ip, pc}^
    3a28:	movwls	r6, #10267	; 0x281b
    3a2c:	cdp2	0, 12, cr15, cr10, cr1, {0}
    3a30:	blls	aa244 <fchmod@plt+0xa7ff0>
    3a34:	ldrtmi	r4, [r8], -r1, lsl #12
    3a38:	mrscs	r9, (UNDEF: 17)
    3a3c:	bl	c41a3c <fchmod@plt+0xc3f7e8>
    3a40:	andcs	r4, r6, r1, lsr r6
    3a44:	bl	1441a44 <fchmod@plt+0x143f7f0>
    3a48:			; <UNDEFINED> instruction: 0xf7feb1c8
    3a4c:	strmi	lr, [r6], -ip, asr #19
    3a50:	stmdbmi	r1!, {r3, r5, r7, r8, ip, sp, pc}
    3a54:	ldrbtmi	r2, [r9], #-6
    3a58:	bl	11c1a58 <fchmod@plt+0x11bf804>
    3a5c:	cdp2	0, 11, cr15, cr2, cr1, {0}
    3a60:	tstcs	r1, lr, lsl sl
    3a64:			; <UNDEFINED> instruction: 0x4603447a
    3a68:			; <UNDEFINED> instruction: 0xf7fe2003
    3a6c:			; <UNDEFINED> instruction: 0x4631eb38
    3a70:			; <UNDEFINED> instruction: 0xf7fe2006
    3a74:			; <UNDEFINED> instruction: 0x4630eb3a
    3a78:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a7c:			; <UNDEFINED> instruction: 0xf001e76e
    3a80:	bmi	60350c <fchmod@plt+0x6012b8>
    3a84:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3a88:	andcs	r4, r3, r3, lsl #12
    3a8c:	bl	9c1a8c <fchmod@plt+0x9bf838>
    3a90:			; <UNDEFINED> instruction: 0xf002e764
    3a94:	bmi	502250 <fchmod@plt+0x4ffffc>
    3a98:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3a9c:	andcs	r4, r3, r3, lsl #12
    3aa0:	bl	741aa0 <fchmod@plt+0x73f84c>
    3aa4:	svclt	0x0000e755
    3aa8:	ldrdeq	r8, [r1], -r0
    3aac:	andeq	r7, r1, lr, ror r4
    3ab0:	andeq	r8, r1, r0, asr #5
    3ab4:	andeq	r0, r0, r4, lsl #4
    3ab8:	andeq	r4, r0, r0, asr #21
    3abc:	andeq	r0, r0, r0, lsl #4
    3ac0:	muleq	r0, ip, sl
    3ac4:	muleq	r0, r2, sl
    3ac8:	andeq	r7, r1, r6, lsl r6
    3acc:	andeq	r4, r0, r2, ror sl
    3ad0:	andeq	r8, r1, r8, asr #4
    3ad4:	andeq	r4, r0, r2, lsr #20
    3ad8:	andeq	r4, r0, r2, lsl #20
    3adc:	strdeq	r4, [r0], -r8
    3ae0:	ldrdeq	r4, [r0], -r6
    3ae4:	andeq	r4, r0, r2, asr #19
    3ae8:			; <UNDEFINED> instruction: 0xf7feb510
    3aec:			; <UNDEFINED> instruction: 0x4c11e994
    3af0:	ldrbtmi	r4, [ip], #-2833	; 0xfffff4ef
    3af4:	stmdacs	r0, {r0, r1, r5, r6, r7, fp, ip, lr}
    3af8:	blle	1bb60 <fchmod@plt+0x1990c>
    3afc:			; <UNDEFINED> instruction: 0xf7febd10
    3b00:	stmdavs	r0, {r1, r7, r9, fp, sp, lr, pc}
    3b04:	cmpeq	sp, #160, 2	; 0x28	; <UNPREDICTABLE>
    3b08:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    3b0c:	svclt	0x00182b00
    3b10:	svclt	0x000c2816
    3b14:	andcs	r2, r0, r1
    3b18:	stmdbmi	r8, {r4, r5, r6, r7, ip, lr, pc}
    3b1c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3b20:	ldmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b24:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    3b28:			; <UNDEFINED> instruction: 0xf7fe6819
    3b2c:	andcs	lr, r1, ip, asr #22
    3b30:	b	9c1b30 <fchmod@plt+0x9bf8dc>
    3b34:	ldrdeq	r7, [r1], -sl
    3b38:	andeq	r0, r0, r0, lsr #4
    3b3c:	andeq	r4, r0, r2, lsr pc
    3b40:	andeq	r0, r0, r4, lsl #4
    3b44:			; <UNDEFINED> instruction: 0x461eb570
    3b48:	strmi	r4, [r1], -fp, lsl #24
    3b4c:	addlt	r4, r6, fp, lsl #26
    3b50:	stmdbpl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    3b54:	stmdacs	r0, {r3, r4, fp, sp, lr}
    3b58:	blls	2fa790 <fchmod@plt+0x2f853c>
    3b5c:	strls	r2, [r0], -r0, lsl #8
    3b60:	strmi	lr, [r3], #-2509	; 0xfffff633
    3b64:	blls	2a8780 <fchmod@plt+0x2a652c>
    3b68:	movwls	r9, #5122	; 0x1402
    3b6c:			; <UNDEFINED> instruction: 0x46224613
    3b70:	bl	441b70 <fchmod@plt+0x43f91c>
    3b74:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    3b78:	andeq	r7, r1, ip, ror r2
    3b7c:	andeq	r0, r0, r0, lsr #4
    3b80:	strmi	r4, [r2], -r9, lsl #22
    3b84:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
    3b88:	addlt	r4, r4, r8, lsl #24
    3b8c:	ldmdavs	r8, {r0, r1, r3, r4, r8, fp, ip, lr}
    3b90:	blle	1cdb98 <fchmod@plt+0x1cb944>
    3b94:	stmib	sp, {r8, r9, sp}^
    3b98:	movwls	r3, #257	; 0x101
    3b9c:	cmpmi	r7, r0, asr #4	; <UNPREDICTABLE>
    3ba0:	b	ffcc1ba0 <fchmod@plt+0xffcbf94c>
    3ba4:	ldclt	0, cr11, [r0, #-16]
    3ba8:	andeq	r7, r1, r6, asr #4
    3bac:	andeq	r0, r0, r0, lsr #4
    3bb0:			; <UNDEFINED> instruction: 0x212fb510
    3bb4:			; <UNDEFINED> instruction: 0xf7fe4604
    3bb8:	smlatblt	r8, ip, sl, lr
    3bbc:	ldclt	0, cr3, [r0, #-4]
    3bc0:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    3bc4:	subcs	fp, r0, r8, lsl #10
    3bc8:	blx	83fbd2 <fchmod@plt+0x83d97e>
    3bcc:	andcs	r4, r0, #2048	; 0x800
    3bd0:	andsvs	r4, r8, fp, ror r4
    3bd4:	stclt	0, cr6, [r8, #-8]
    3bd8:	andeq	sl, r1, r8, ror r0
    3bdc:	svcmi	0x00f0e92d
    3be0:	blmi	152fe04 <fchmod@plt+0x152dbb0>
    3be4:	movwls	r4, #21627	; 0x547b
    3be8:	rsble	r2, r8, r0, lsl #18
    3bec:	strmi	r4, [r7], -sp, lsl #12
    3bf0:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3bf4:	ldrbtmi	r4, [lr], #-3664	; 0xfffff1b0
    3bf8:	strtmi	r4, [r8], -r4, lsl #12
    3bfc:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3c00:	cfstrsne	mvf4, [r1], #16
    3c04:	strcc	r9, [r1], #-260	; 0xfffffefc
    3c08:			; <UNDEFINED> instruction: 0xf0004608
    3c0c:			; <UNDEFINED> instruction: 0x9701faff
    3c10:			; <UNDEFINED> instruction: 0xf04f9904
    3c14:	andcs	r3, r1, #-67108861	; 0xfc000003
    3c18:	strls	r9, [r0], -r2, lsl #10
    3c1c:			; <UNDEFINED> instruction: 0xf7fe4607
    3c20:	addmi	lr, r4, #8, 22	; 0x2000
    3c24:	teqcs	sp, r6, ror #2
    3c28:			; <UNDEFINED> instruction: 0xf7fe4638
    3c2c:	stmdacs	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
    3c30:	blmi	10b7d88 <fchmod@plt+0x10b5b34>
    3c34:	bleq	1feabc <fchmod@plt+0x1fc868>
    3c38:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3c3c:			; <UNDEFINED> instruction: 0xf1b8a800
    3c40:	subsle	r0, r1, r0, lsl #30
    3c44:	streq	pc, [r4], -sl, lsr #3
    3c48:			; <UNDEFINED> instruction: 0xf8562400
    3c4c:	ldrbmi	r5, [sl], -r4, lsl #30
    3c50:	b	13d5538 <fchmod@plt+0x13d32e4>
    3c54:	strtmi	r0, [r9], -r4, lsl #19
    3c58:	b	feec1c58 <fchmod@plt+0xfeebfa04>
    3c5c:			; <UNDEFINED> instruction: 0xf815b928
    3c60:	blcs	fc94 <fchmod@plt+0xda40>
    3c64:	blcs	f738cc <fchmod@plt+0xf71678>
    3c68:	strcc	sp, [r1], #-45	; 0xffffffd3
    3c6c:	mvnle	r4, r4, asr #10
    3c70:	stclne	13, cr4, [r3], #-204	; 0xffffff34
    3c74:	ldrbtmi	r0, [sp], #-161	; 0xffffff5f
    3c78:	ldreq	r6, [fp, -fp, rrx]
    3c7c:	tstcc	r4, r8, lsl pc
    3c80:	eorvc	pc, r4, sl, asr #16
    3c84:	movwcs	sp, #5
    3c88:	andcc	pc, r1, sl, asr #16
    3c8c:	pop	{r0, r1, r2, ip, sp, pc}
    3c90:	usub8mi	r8, r0, r0
    3c94:			; <UNDEFINED> instruction: 0xf7fe3144
    3c98:			; <UNDEFINED> instruction: 0x4682e8b8
    3c9c:	eorsle	r2, r2, r0, lsl #16
    3ca0:	blmi	a2a0bc <fchmod@plt+0xa27e68>
    3ca4:	stmiapl	fp, {r1, r3, r5, fp, sp, lr}^
    3ca8:	addsmi	r6, r1, #1638400	; 0x190000
    3cac:			; <UNDEFINED> instruction: 0xf8c3bf08
    3cb0:	blmi	96bcb8 <fchmod@plt+0x969a64>
    3cb4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3cb8:	addeq	r6, r9, r8, lsl r0
    3cbc:			; <UNDEFINED> instruction: 0xf000e7e3
    3cc0:			; <UNDEFINED> instruction: 0x4607fad3
    3cc4:	strtmi	lr, [r8], -pc, lsr #15
    3cc8:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ccc:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    3cd0:			; <UNDEFINED> instruction: 0xf843681b
    3cd4:	andlt	r7, r7, r9
    3cd8:	svchi	0x00f0e8bd
    3cdc:	andlt	r4, r7, r8, lsr r6
    3ce0:	svcmi	0x00f0e8bd
    3ce4:	ldmdalt	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ce8:	tstcs	r4, r1, lsl #4
    3cec:			; <UNDEFINED> instruction: 0xf8ca605a
    3cf0:	strb	r7, [r8, r0]
    3cf4:	rsbcs	r4, r4, #22528	; 0x5800
    3cf8:	ldmdami	r7, {r1, r2, r4, r8, fp, lr}
    3cfc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    3d00:			; <UNDEFINED> instruction: 0xf7fe4478
    3d04:	ldmdbmi	r5, {r1, r5, r7, r9, fp, sp, lr, pc}
    3d08:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    3d0c:	ldmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3d10:	blmi	4ea52c <fchmod@plt+0x4e82d8>
    3d14:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    3d18:	b	1541d18 <fchmod@plt+0x153fac4>
    3d1c:	movwcs	lr, #2517	; 0x9d5
    3d20:	rsbvs	r3, fp, r1, lsl #22
    3d24:	eoreq	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    3d28:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d2c:	ldrdge	lr, [r0, -r5]
    3d30:	str	r0, [r8, r9, lsl #1]!
    3d34:	andeq	r7, r1, r8, ror #3
    3d38:	andeq	r4, r0, r6, lsl #29
    3d3c:	andeq	sl, r1, r0, lsl r0
    3d40:	ldrdeq	r9, [r1], -r2
    3d44:	andeq	r0, r0, r8, lsr #4
    3d48:	muleq	r1, r4, pc	; <UNPREDICTABLE>
    3d4c:	andeq	r9, r1, sl, ror pc
    3d50:	andeq	r4, r0, ip, ror #28
    3d54:	andeq	r4, r0, r6, lsl #27
    3d58:	andeq	r4, r0, ip, lsl #27
    3d5c:	muleq	r0, sl, sp
    3d60:	andeq	r0, r0, r4, lsl #4
    3d64:	svcmi	0x00f0e92d
    3d68:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    3d6c:	blhi	bf228 <fchmod@plt+0xbcfd4>
    3d70:	blmi	fd6670 <fchmod@plt+0xfd441c>
    3d74:			; <UNDEFINED> instruction: 0xf2ad447a
    3d78:	ldmpl	r3, {r2, r3, r4, r8, sl, fp, lr}^
    3d7c:			; <UNDEFINED> instruction: 0xf8cd681b
    3d80:			; <UNDEFINED> instruction: 0xf04f3414
    3d84:	stclle	3, cr0, [r8, #-0]
    3d88:			; <UNDEFINED> instruction: 0xf1a14b3a
    3d8c:			; <UNDEFINED> instruction: 0xf8df0904
    3d90:			; <UNDEFINED> instruction: 0xf04fa0e8
    3d94:	ldrbtmi	r0, [fp], #-2817	; 0xfffff4ff
    3d98:	blmi	e289ac <fchmod@plt+0xe26758>
    3d9c:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    3da0:	bcc	43f5c8 <fchmod@plt+0x43d374>
    3da4:	svcvs	0x0004f859
    3da8:			; <UNDEFINED> instruction: 0xf7fe4630
    3dac:			; <UNDEFINED> instruction: 0xf5b0e902
    3db0:	eorle	r6, pc, #128, 30	; 0x200
    3db4:			; <UNDEFINED> instruction: 0x4630213d
    3db8:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dbc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3dc0:			; <UNDEFINED> instruction: 0xf8dad03a
    3dc4:	ldrbmi	r4, [r5], -r0
    3dc8:	sub	fp, r8, r4, lsr #18
    3dcc:	svcmi	0x0004f855
    3dd0:	suble	r2, r4, r0, lsl #24
    3dd4:			; <UNDEFINED> instruction: 0xf7fe4620
    3dd8:	strtmi	lr, [r1], -ip, ror #17
    3ddc:	ldrtmi	r4, [r0], -r2, lsl #12
    3de0:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3de4:	mvnsle	r2, r0, lsl #16
    3de8:	blne	fefef204 <fchmod@plt+0xfefecfb0>
    3dec:	ldrtmi	r4, [r1], -r4, lsl #12
    3df0:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3df4:			; <UNDEFINED> instruction: 0x4628463a
    3df8:	svc	0x00eef7fd
    3dfc:	bne	43f664 <fchmod@plt+0x43d410>
    3e00:	strtmi	r2, [r0], -r5, lsl #4
    3e04:			; <UNDEFINED> instruction: 0xf7fd55ec
    3e08:	strtmi	lr, [sl], -r2, ror #31
    3e0c:	andcs	r4, r1, r1, lsl #12
    3e10:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3e14:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
    3e18:	bmi	678530 <fchmod@plt+0x6762dc>
    3e1c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3e20:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e24:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    3e28:	tstle	sp, sl, asr r0
    3e2c:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    3e30:	blhi	bf12c <fchmod@plt+0xbced8>
    3e34:	svchi	0x00f0e8bd
    3e38:			; <UNDEFINED> instruction: 0xac059a03
    3e3c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    3e40:	andlt	pc, r4, sp, asr #17
    3e44:			; <UNDEFINED> instruction: 0x46204619
    3e48:	andcs	r9, r1, #0, 4
    3e4c:			; <UNDEFINED> instruction: 0xf7fe4493
    3e50:			; <UNDEFINED> instruction: 0xf8d9e9f0
    3e54:	strtmi	r1, [r0], -r0
    3e58:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    3e5c:			; <UNDEFINED> instruction: 0x4630e7da
    3e60:			; <UNDEFINED> instruction: 0xf7ff2100
    3e64:			; <UNDEFINED> instruction: 0xe7d5febb
    3e68:	svc	0x00c2f7fd
    3e6c:	andeq	r7, r1, r8, asr r0
    3e70:	strdeq	r0, [r0], -r4
    3e74:	andeq	r4, r0, r6, lsr #26
    3e78:	andeq	r7, r1, ip, lsl r3
    3e7c:	andeq	r4, r0, r2, lsr #26
    3e80:	andeq	r6, r1, lr, lsr #31
    3e84:	mvnsmi	lr, #737280	; 0xb4000
    3e88:	bmi	c56b50 <fchmod@plt+0xc548fc>
    3e8c:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3e90:			; <UNDEFINED> instruction: 0xf8d6681e
    3e94:			; <UNDEFINED> instruction: 0xf1b99000
    3e98:	suble	r0, r5, r0, lsl #30
    3e9c:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
    3ea0:	ldrbtmi	r4, [r8], #1591	; 0x637
    3ea4:	ldrdmi	pc, [r0], -r8
    3ea8:	stmdblt	r4!, {r0, r2, r6, r9, sl, lr}
    3eac:			; <UNDEFINED> instruction: 0xf855e047
    3eb0:	stccs	15, cr4, [r0], {4}
    3eb4:	strtmi	sp, [r0], -r3, asr #32
    3eb8:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ebc:	strmi	r4, [r2], -r1, lsr #12
    3ec0:			; <UNDEFINED> instruction: 0xf7fe4648
    3ec4:	stmdacs	r0, {r1, r2, r7, r8, fp, sp, lr, pc}
    3ec8:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    3ecc:			; <UNDEFINED> instruction: 0x463bb153
    3ed0:			; <UNDEFINED> instruction: 0xf843685a
    3ed4:	bcs	eaec <fchmod@plt+0xc898>
    3ed8:			; <UNDEFINED> instruction: 0xf8d7d1fa
    3edc:			; <UNDEFINED> instruction: 0xf1b99000
    3ee0:	bicsle	r0, pc, r0, lsl #30
    3ee4:	mvnslt	r6, r5, lsr r8
    3ee8:	ldrbtmi	r4, [pc], #-3867	; 3ef0 <fchmod@plt+0x1c9c>
    3eec:			; <UNDEFINED> instruction: 0xf1076bbc
    3ef0:	mvnslt	r0, r8, lsr r8
    3ef4:			; <UNDEFINED> instruction: 0xf7fe4620
    3ef8:			; <UNDEFINED> instruction: 0x4621e85c
    3efc:	strtmi	r4, [r8], -r2, lsl #12
    3f00:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f04:	strmi	r2, [r3], -pc, lsr #2
    3f08:	ldmdblt	fp!, {r3, r5, r9, sl, lr}^
    3f0c:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3f10:	ldmdavs	r3!, {r5, r6, r8, ip, sp, pc}
    3f14:	ldrtmi	fp, [r3], -r3, asr #2
    3f18:			; <UNDEFINED> instruction: 0xf843685a
    3f1c:	bcs	eb34 <fchmod@plt+0xc8e0>
    3f20:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    3f24:	mvnle	r2, r0, lsl #26
    3f28:	mvnshi	lr, #12386304	; 0xbd0000
    3f2c:	svcmi	0x0004f858
    3f30:	bicsle	r2, pc, r0, lsl #24
    3f34:	svcpl	0x0004f856
    3f38:	bicsle	r2, r7, r0, lsl #26
    3f3c:			; <UNDEFINED> instruction: 0xf857e7f4
    3f40:			; <UNDEFINED> instruction: 0xf1b99f04
    3f44:			; <UNDEFINED> instruction: 0xd1ad0f00
    3f48:	svclt	0x0000e7cc
    3f4c:	andeq	r6, r1, r0, asr #30
    3f50:	andeq	r0, r0, r8, lsr #4
    3f54:	andeq	r7, r1, r6, lsl r2
    3f58:	andeq	r7, r1, lr, asr #3
    3f5c:	svcmi	0x00f0e92d
    3f60:	blmi	1c4b7a0 <fchmod@plt+0x1c4954c>
    3f64:	ldrbtmi	fp, [fp], #-133	; 0xffffff7b
    3f68:	stclle	3, cr9, [ip, #-8]
    3f6c:			; <UNDEFINED> instruction: 0x81bcf8df
    3f70:	ldrmi	r4, [r4], -r2, lsl #13
    3f74:	ldrbtmi	r2, [r8], #1281	; 0x501
    3f78:	strtmi	r2, [r1], r0, lsl #14
    3f7c:	bllt	1420d4 <fchmod@plt+0x13fe80>
    3f80:	ldrbmi	r4, [r8], -r1, asr #12
    3f84:	mrc	7, 5, APSR_nzcv, cr8, cr13, {7}
    3f88:	ldrbmi	fp, [r8], -r8, lsr #2
    3f8c:			; <UNDEFINED> instruction: 0xf7fd4651
    3f90:			; <UNDEFINED> instruction: 0x462beeb4
    3f94:	svccs	0x0000b928
    3f98:	adcsmi	sp, r5, #56, 2
    3f9c:	suble	r4, sl, fp, lsr #12
    3fa0:	addsmi	r6, lr, #2555904	; 0x270000
    3fa4:	streq	pc, [r1, #-261]	; 0xfffffefb
    3fa8:	cmnlt	r7, #59136	; 0xe700
    3fac:	ldmda	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fb0:			; <UNDEFINED> instruction: 0xf7fe4604
    3fb4:			; <UNDEFINED> instruction: 0x4601e83a
    3fb8:			; <UNDEFINED> instruction: 0xf7fe4620
    3fbc:	stmdacs	r0, {r2, r7, fp, sp, lr, pc}
    3fc0:			; <UNDEFINED> instruction: 0xf7fdd151
    3fc4:	strmi	lr, [r4], -r4, asr #29
    3fc8:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3fcc:	strtmi	r4, [r0], -r1, lsl #12
    3fd0:	stmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fd4:	stmdacs	r0, {r2, r9, sl, lr}
    3fd8:	ldmdavc	fp!, {r0, r2, r6, r8, ip, lr, pc}
    3fdc:			; <UNDEFINED> instruction: 0xf0402b2f
    3fe0:	strmi	r8, [r1], -sp, lsl #1
    3fe4:			; <UNDEFINED> instruction: 0xf7fe4638
    3fe8:	strmi	lr, [r5], -r2, ror #16
    3fec:	cmnle	pc, r0, lsl #16
    3ff0:			; <UNDEFINED> instruction: 0xf7fd4638
    3ff4:			; <UNDEFINED> instruction: 0x4604ef1c
    3ff8:	cmnle	r3, r0, lsl #16
    3ffc:			; <UNDEFINED> instruction: 0xf7fd4638
    4000:	stmdacs	r0, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    4004:	andlt	sp, r5, lr, asr #2
    4008:	svchi	0x00f0e8bd
    400c:	andcs	r9, r5, #2, 26	; 0x80
    4010:	andcs	r4, r0, r7, asr #22
    4014:	stmiapl	fp!, {r0, r1, r2, r6, r8, fp, lr}^
    4018:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    401c:	mrc	7, 6, APSR_nzcv, cr6, cr13, {7}
    4020:	tstcs	r1, r5, asr #22
    4024:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    4028:	strtmi	r4, [r0], -r2, lsl #12
    402c:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4030:			; <UNDEFINED> instruction: 0xf7fd2003
    4034:	cdpls	15, 0, cr14, cr2, cr6, {5}
    4038:	blmi	f4c854 <fchmod@plt+0xf4a600>
    403c:	ldmdbmi	pc!, {r3, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
    4040:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    4044:			; <UNDEFINED> instruction: 0xf7fd681d
    4048:	blmi	effb58 <fchmod@plt+0xefd904>
    404c:			; <UNDEFINED> instruction: 0xf8d92101
    4050:	ldmpl	r3!, {lr}^
    4054:	ldmdavs	fp, {sl, ip, pc}
    4058:	strtmi	r4, [r8], -r2, lsl #12
    405c:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4060:			; <UNDEFINED> instruction: 0xf7fd2003
    4064:	stcls	15, cr14, [r2, #-568]	; 0xfffffdc8
    4068:	blmi	c4c884 <fchmod@plt+0xc4a630>
    406c:	ldmdbmi	r4!, {sp}
    4070:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    4074:			; <UNDEFINED> instruction: 0xf7fd681c
    4078:	blmi	bffb28 <fchmod@plt+0xbfd8d4>
    407c:	stmiapl	fp!, {r0, r1, ip, pc}^
    4080:	movwls	r6, #10267	; 0x281b
    4084:	svc	0x00bef7fd
    4088:			; <UNDEFINED> instruction: 0xf7fd6800
    408c:	ldmib	sp, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    4090:	strmi	r3, [r1], -r2, lsl #4
    4094:	tstls	r0, r0, lsr #12
    4098:			; <UNDEFINED> instruction: 0xf7fe2101
    409c:	andcs	lr, r1, r2, lsl #16
    40a0:	svc	0x006ef7fd
    40a4:	strtmi	r4, [r0], -r7, lsr #18
    40a8:	andcs	r4, r5, #33792	; 0x8400
    40ac:	cfstrsls	mvf4, [r2, #-484]	; 0xfffffe1c
    40b0:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    40b4:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    40b8:	andls	r4, r3, pc, lsl fp
    40bc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    40c0:			; <UNDEFINED> instruction: 0xf7fd9302
    40c4:	stmdavs	r0, {r5, r7, r8, r9, sl, fp, sp, lr, pc}
    40c8:	svc	0x0012f7fd
    40cc:	andcc	lr, r2, #3620864	; 0x374000
    40d0:	strtmi	r4, [r0], -r1, lsl #12
    40d4:	smlabtvc	r0, sp, r9, lr
    40d8:			; <UNDEFINED> instruction: 0xf7fd2101
    40dc:	andcs	lr, r3, r2, ror #31
    40e0:	svc	0x004ef7fd
    40e4:			; <UNDEFINED> instruction: 0x46284918
    40e8:	andcs	r4, r5, #17408	; 0x4400
    40ec:			; <UNDEFINED> instruction: 0xe7de4479
    40f0:			; <UNDEFINED> instruction: 0x46204916
    40f4:	andcs	r4, r5, #14336	; 0x3800
    40f8:			; <UNDEFINED> instruction: 0xe7d84479
    40fc:	andcs	r9, r5, #2, 26	; 0x80
    4100:	ldmdbmi	r3, {r0, r1, r3, r8, r9, fp, lr}
    4104:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    4108:			; <UNDEFINED> instruction: 0xf7fd681c
    410c:	blmi	2bfa94 <fchmod@plt+0x2bd840>
    4110:	stmiapl	fp!, {r0, r8, sp}^
    4114:	ldmdavs	fp, {r8, r9, sl, ip, pc}
    4118:	strtmi	r4, [r0], -r2, lsl #12
    411c:	svc	0x00c0f7fd
    4120:			; <UNDEFINED> instruction: 0xf7fd2003
    4124:	svclt	0x0000ef2e
    4128:	andeq	r6, r1, r6, ror #28
    412c:	strdeq	r4, [r0], -sl
    4130:	andeq	r0, r0, r4, lsl #4
    4134:	andeq	r4, r0, r0, ror #22
    4138:	andeq	r0, r0, r0, lsl #4
    413c:	andeq	r4, r0, r6, asr fp
    4140:	andeq	r4, r0, lr, ror #10
    4144:	muleq	r0, r0, fp
    4148:	andeq	r4, r0, r0, lsr #22
    414c:	andeq	r4, r0, r8, ror #21
    4150:			; <UNDEFINED> instruction: 0x00004aba
    4154:	blmi	ad6a04 <fchmod@plt+0xad47b0>
    4158:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    415c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    4160:	movwls	r6, #6171	; 0x181b
    4164:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4168:	suble	r2, r4, r0, lsl #16
    416c:	strmi	r7, [r6], -r4, lsl #16
    4170:	suble	r2, r0, r0, lsl #24
    4174:	eorsle	r2, r7, sp, lsr #24
    4178:	strmi	r2, [r5], -r0, lsr #24
    417c:			; <UNDEFINED> instruction: 0xf815d104
    4180:	stccs	15, cr4, [r0], #-4
    4184:	teqlt	ip, #251	; 0xfb
    4188:	mcr	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    418c:			; <UNDEFINED> instruction: 0xf8336803
    4190:			; <UNDEFINED> instruction: 0xf4111014
    4194:	tstle	fp, r0, lsl #2
    4198:			; <UNDEFINED> instruction: 0xf0014630
    419c:	mcrrne	8, 5, pc, r3, cr5	; <UNPREDICTABLE>
    41a0:			; <UNDEFINED> instruction: 0xf500d01f
    41a4:	vhadd.s8	d20, d4, d24
    41a8:	sbccc	r5, r0, r7, lsl #6
    41ac:	msrcs	CPSR_fsx, #204, 4	; 0xc000000c
    41b0:	movwcs	pc, #2947	; 0xb83	; <UNPREDICTABLE>
    41b4:	ldrmi	r1, [r8], #-1986	; 0xfffff83e
    41b8:	eormi	lr, r0, r2, asr #23
    41bc:	blmi	456a0c <fchmod@plt+0x4547b8>
    41c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    41c4:	blls	5e234 <fchmod@plt+0x5bfe0>
    41c8:	tstle	r7, sl, asr r0
    41cc:	ldcllt	0, cr11, [r0, #-8]!
    41d0:	svcmi	0x0001f815
    41d4:	bicsle	r2, sl, r0, lsl #24
    41d8:			; <UNDEFINED> instruction: 0x46694630
    41dc:	blx	16401e8 <fchmod@plt+0x163df94>
    41e0:			; <UNDEFINED> instruction: 0xf06fb938
    41e4:	strb	r0, [r9, r1]!
    41e8:	mcrrne	8, 4, r7, r5, cr4
    41ec:	sbcle	r2, r6, r0, lsr #24
    41f0:	stmdals	r0, {r0, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    41f4:			; <UNDEFINED> instruction: 0xf04fe7e2
    41f8:			; <UNDEFINED> instruction: 0xe7df30ff
    41fc:	ldcl	7, cr15, [r8, #1012]!	; 0x3f4
    4200:	andeq	r6, r1, r4, ror ip
    4204:	strdeq	r0, [r0], -r4
    4208:	andeq	r6, r1, ip, lsl #24
    420c:	addlt	fp, r5, r0, lsr r5
    4210:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    4214:	ldrbtmi	r4, [ip], #-3088	; 0xfffff3f0
    4218:	andlt	fp, r5, r8, lsl #2
    421c:	blmi	3f36e4 <fchmod@plt+0x3f1490>
    4220:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    4224:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    4228:			; <UNDEFINED> instruction: 0xf7fd681d
    422c:	blmi	37f974 <fchmod@plt+0x37d720>
    4230:	stmiapl	r3!, {r0, r1, ip, pc}^
    4234:	movwls	r6, #10267	; 0x281b
    4238:	mcr	7, 7, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    423c:			; <UNDEFINED> instruction: 0xf7fd6800
    4240:	ldmib	sp, {r3, r4, r6, r9, sl, fp, sp, lr, pc}^
    4244:	strmi	r3, [r1], -r2, lsl #4
    4248:	tstls	r0, r8, lsr #12
    424c:			; <UNDEFINED> instruction: 0xf7fd2101
    4250:	andcs	lr, sp, r8, lsr #30
    4254:	mrc	7, 4, APSR_nzcv, cr4, cr13, {7}
    4258:			; <UNDEFINED> instruction: 0x00016bb6
    425c:	andeq	r0, r0, r4, lsl #4
    4260:	andeq	r4, r0, r2, asr #20
    4264:	andeq	r0, r0, r0, lsl #4
    4268:	addlt	fp, r3, r0, lsl #10
    426c:			; <UNDEFINED> instruction: 0xf7fd9001
    4270:	andcc	lr, r1, r0, lsr #29
    4274:			; <UNDEFINED> instruction: 0xffcaf7ff
    4278:	andlt	r9, r3, r1, lsl #18
    427c:	bl	1423f8 <fchmod@plt+0x1401a4>
    4280:	mcrlt	7, 0, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    4284:	ldccs	8, cr15, [r8], {223}	; 0xdf
    4288:	ldccc	8, cr15, [r8], {223}	; 0xdf
    428c:	svcmi	0x00f0e92d
    4290:			; <UNDEFINED> instruction: 0xf2ad447a
    4294:			; <UNDEFINED> instruction: 0xf8df5d14
    4298:			; <UNDEFINED> instruction: 0xf8df0c90
    429c:			; <UNDEFINED> instruction: 0xf10d1c90
    42a0:	ldrbtmi	r0, [r8], #-3144	; 0xfffff3b8
    42a4:	ldmpl	r3, {r1, r2, ip, pc}^
    42a8:			; <UNDEFINED> instruction: 0xf8dfae76
    42ac:	strbtmi	r2, [r5], -r4, lsl #25
    42b0:			; <UNDEFINED> instruction: 0xf8cd681b
    42b4:			; <UNDEFINED> instruction: 0xf04f350c
    42b8:			; <UNDEFINED> instruction: 0xf8cd0300
    42bc:	movwcs	ip, #16
    42c0:	stmdapl	r4, {r0, r1, r5, r6, r7, r9, sl, lr}^
    42c4:	movwls	r4, #22047	; 0x561f
    42c8:	tsteq	r1, pc, rrx	; <UNPREDICTABLE>
    42cc:	eorvs	r9, r3, r3, lsl #12
    42d0:	vshl.s8	d25, d7, d8
    42d4:	stmpl	r2, {r0, r1, r2, r3, r4, sl, ip, lr}
    42d8:	strbtne	pc, [fp], #709	; 0x2c5	; <UNPREDICTABLE>
    42dc:	andcc	pc, r0, ip, lsr #17
    42e0:			; <UNDEFINED> instruction: 0x33adf648
    42e4:	bicseq	pc, fp, #207618048	; 0xc600000
    42e8:			; <UNDEFINED> instruction: 0xf6429309
    42ec:			; <UNDEFINED> instruction: 0xf6c26370
    42f0:	movwls	r6, #45933	; 0xb36d
    42f4:	rsbvs	pc, r1, r2, asr #12
    42f8:	ldccc	8, cr15, [r8], #-892	; 0xfffffc84
    42fc:	rsbvs	pc, sp, r2, asr #13
    4300:	ldrbtmi	r9, [fp], #-514	; 0xfffffdfe
    4304:	strls	r6, [r8], #-17	; 0xffffffef
    4308:	ldrmi	r2, [r8], r8, asr #5
    430c:	andls	r9, r1, #10
    4310:	stccc	8, cr15, [r4], #-892	; 0xfffffc84
    4314:			; <UNDEFINED> instruction: 0x57dc447b
    4318:	svceq	0x0014f114
    431c:			; <UNDEFINED> instruction: 0xf00046a1
    4320:	blls	a4568 <fchmod@plt+0xa2314>
    4324:	ldcne	8, cr6, [sl], {27}
    4328:	cmphi	r3, r0	; <UNPREDICTABLE>
    432c:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    4330:			; <UNDEFINED> instruction: 0xf5b38116
    4334:			; <UNDEFINED> instruction: 0xf2c07f89
    4338:			; <UNDEFINED> instruction: 0xf1048128
    433c:	movwcs	r0, #10498	; 0x2902
    4340:	svceq	0x0032f1b9
    4344:			; <UNDEFINED> instruction: 0xf8dfd87d
    4348:	ldrbtmi	r2, [sl], #-3060	; 0xfffff40c
    434c:			; <UNDEFINED> instruction: 0xf8994491
    4350:	addsmi	r1, r9, #84, 2
    4354:			; <UNDEFINED> instruction: 0xf899d175
    4358:	svccs	0x00007188
    435c:	msrhi	CPSR_xc, r0, asr #32
    4360:			; <UNDEFINED> instruction: 0x21e6f992
    4364:			; <UNDEFINED> instruction: 0xf8d6462b
    4368:	ldrtmi	ip, [r1], -r4
    436c:	ldreq	pc, [r5, -pc, rrx]
    4370:			; <UNDEFINED> instruction: 0x0000f9b3
    4374:			; <UNDEFINED> instruction: 0xf8c11d0e
    4378:	strmi	ip, [r2], #-4
    437c:	stmdale	sl, {r1, r4, r5, r9, fp, sp}
    4380:	blne	fef42704 <fchmod@plt+0xfef404b0>
    4384:	strmi	r4, [sl], #-1145	; 0xfffffb87
    4388:			; <UNDEFINED> instruction: 0x1154f892
    438c:	svclt	0x00084288
    4390:			; <UNDEFINED> instruction: 0x7188f892
    4394:			; <UNDEFINED> instruction: 0xf8dfd005
    4398:	ldrbtmi	r2, [sl], #-2988	; 0xfffff454
    439c:			; <UNDEFINED> instruction: 0xf9974417
    43a0:	stmdbls	r1, {r4, r5, r6, r9, ip, sp, lr}
    43a4:			; <UNDEFINED> instruction: 0x805f1c9d
    43a8:	andmi	pc, r0, #1073741824	; 0x40000000
    43ac:	subseq	r3, r2, r1, lsl #20
    43b0:	movweq	lr, #11019	; 0x2b0b
    43b4:	teqle	lr, #-805306359	; 0xd0000009
    43b8:	streq	lr, [fp, #-2981]	; 0xfffff45b
    43bc:	movwvc	pc, #62018	; 0xf242	; <UNPREDICTABLE>
    43c0:	b	13d4e2c <fchmod@plt+0x13d2bd8>
    43c4:			; <UNDEFINED> instruction: 0xf1060665
    43c8:	vmax.s8	d0, d0, d1
    43cc:	andcc	r8, r2, #2130706432	; 0x7f000000
    43d0:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    43d4:			; <UNDEFINED> instruction: 0xf04f429a
    43d8:	svclt	0x00280006
    43dc:	andls	r4, r1, #27262976	; 0x1a00000
    43e0:			; <UNDEFINED> instruction: 0xf002fb00
    43e4:			; <UNDEFINED> instruction: 0xf7fd3003
    43e8:			; <UNDEFINED> instruction: 0x4604ed78
    43ec:			; <UNDEFINED> instruction: 0xf0002800
    43f0:	bls	655ac <fchmod@plt+0x63358>
    43f4:	adcseq	r4, r6, r9, asr r6
    43f8:	stmdbeq	r2, {r8, r9, fp, sp, lr, pc}^
    43fc:			; <UNDEFINED> instruction: 0xf7fd1caa
    4400:	blls	7f758 <fchmod@plt+0x7d504>
    4404:	ldrtmi	r9, [r2], -r3, lsl #18
    4408:	b	13d5d30 <fchmod@plt+0x13d3adc>
    440c:			; <UNDEFINED> instruction: 0xf7fd0a43
    4410:	blls	13f748 <fchmod@plt+0x13d4f4>
    4414:	mulle	r2, fp, r5
    4418:			; <UNDEFINED> instruction: 0xf7fd4658
    441c:			; <UNDEFINED> instruction: 0xf1aaeca0
    4420:	strtmi	r0, [r5], #-2562	; 0xfffff5fe
    4424:	cdpcc	4, 0, cr4, cr4, cr2, {5}
    4428:	strbmi	r4, [lr], #-1365	; 0xfffffaab
    442c:	ldrbhi	pc, [r1], #-128	; 0xffffff80	; <UNPREDICTABLE>
    4430:			; <UNDEFINED> instruction: 0xf8cd46a3
    4434:	svccs	0x0002900c
    4438:	svcge	0x006af47f
    443c:	strcs	r4, [r0], #-1629	; 0xfffff9a3
    4440:			; <UNDEFINED> instruction: 0xf8dfe072
    4444:	ldrbtmi	r3, [fp], #-2820	; 0xfffff4fc
    4448:			; <UNDEFINED> instruction: 0xf897441f
    444c:	bllt	1a8cb44 <fchmod@plt+0x1a8a8f0>
    4450:	blcs	2b06c <fchmod@plt+0x28e18>
    4454:	adchi	pc, r2, r0
    4458:	blcs	eb074 <fchmod@plt+0xe8e20>
    445c:	blls	b887c <fchmod@plt+0xb6628>
    4460:	blcs	1e4d4 <fchmod@plt+0x1c280>
    4464:	adcshi	pc, r0, r0, lsl #6
    4468:	strthi	pc, [sp], #-0
    446c:	bcs	ff7427f0 <fchmod@plt+0xff74059c>
    4470:	and	r4, r6, sl, ror r4
    4474:	subsle	r4, r6, sp, asr r5
    4478:	vstrcc.16	s30, [r2, #-106]	; 0xffffff96	; <UNPREDICTABLE>
    447c:			; <UNDEFINED> instruction: 0xf9183e04
    4480:			; <UNDEFINED> instruction: 0xf1144003
    4484:	rscsle	r0, r5, r4, lsl pc
    4488:	cfldrscs	mvf3, [r2], #-4
    448c:	ldrmi	sp, [r4], #-2290	; 0xfffff70e
    4490:			; <UNDEFINED> instruction: 0x3154f894
    4494:	mvnle	r2, r1, lsl #22
    4498:			; <UNDEFINED> instruction: 0x7188f894
    449c:	rscle	r2, r9, r0, lsl #30
    44a0:			; <UNDEFINED> instruction: 0xf8df2103
    44a4:	strtmi	r2, [fp], -ip, lsr #21
    44a8:	add	r9, r7, r5, lsl #2
    44ac:	svcne	0x00114413
    44b0:	andcc	pc, r8, #9633792	; 0x930000
    44b4:	andeq	pc, r1, r3, asr #3
    44b8:	eorgt	pc, r0, r6, asr r8	; <UNPREDICTABLE>
    44bc:	vmla.i8	d2, d0, d31
    44c0:	ldm	pc, {r0, r1, r4, r5, r6, r7, r8, r9, pc}^	; <UNPREDICTABLE>
    44c4:	biceq	pc, sl, r1, lsl r0	; <UNPREDICTABLE>
    44c8:	orrseq	r0, lr, sl, lsr #3
    44cc:	teqeq	r7, #-2147483612	; 0x80000024
    44d0:			; <UNDEFINED> instruction: 0x032503f1
    44d4:	rsceq	r0, r3, #16, 6	; 0x40000000
    44d8:	mvneq	r0, sp, asr #5
    44dc:	bicseq	r0, r6, r3, ror #3
    44e0:	adcseq	r0, r1, #-268435445	; 0xf000000b
    44e4:	addseq	r0, r3, #536870922	; 0x2000000a
    44e8:	smlawbeq	lr, r4, r2, r0
    44ec:			; <UNDEFINED> instruction: 0x03bf03d2
    44f0:			; <UNDEFINED> instruction: 0x03a503b0
    44f4:	orreq	r0, r2, #1409286146	; 0x54000002
    44f8:	mvnseq	r0, #-1811939327	; 0x94000001
    44fc:	movteq	r0, #62305	; 0xf361
    4500:	orreq	r0, r6, r3, asr #6
    4504:	smceq	36885	; 0x9015
    4508:	biceq	r0, r2, r8, asr r1
    450c:	strheq	r0, [r6, #22]
    4510:	rsbseq	r0, r8, #-1073741807	; 0xc0000011
    4514:	rsbeq	r0, r3, #116, 4	; 0x40000007
    4518:	subseq	r0, r3, #1879048197	; 0x70000005
    451c:	subeq	r0, r7, #1610612739	; 0x60000003
    4520:	mvneq	r0, #-268435455	; 0xf0000001
    4524:	strcs	r0, [r1], #-394	; 0xfffffe76
    4528:	addsmi	r9, sp, #4, 22	; 0x1000
    452c:	strtmi	sp, [r8], -r2
    4530:	ldc	7, cr15, [r4], {253}	; 0xfd
    4534:	bcs	7428b8 <fchmod@plt+0x740664>
    4538:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    453c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4540:			; <UNDEFINED> instruction: 0xf8dd681a
    4544:	subsmi	r3, sl, ip, lsl #10
    4548:	strbthi	pc, [r7], #64	; 0x40	; <UNPREDICTABLE>
    454c:	vmax.s8	d4, d13, d16
    4550:	pop	{r2, r4, r8, sl, fp, ip, lr}
    4554:			; <UNDEFINED> instruction: 0xf8df8ff0
    4558:	ldrbtmi	r3, [fp], #-2560	; 0xfffff600
    455c:	bls	9c5cc <fchmod@plt+0x9a378>
    4560:	andsvs	r2, r3, r0, lsl #6
    4564:	blls	33e11c <fchmod@plt+0x33bec8>
    4568:	blcs	227dc <fchmod@plt+0x20588>
    456c:	ldrbthi	pc, [r2], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    4570:	ldmibcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    4574:	tstne	r9, r0, asr #4	; <UNPREDICTABLE>
    4578:	stceq	0, cr15, [r0], {79}	; 0x4f
    457c:	strmi	r9, [fp], -r6, lsl #16
    4580:	stmdals	r2, {r1, r7, fp, ip, lr}
    4584:	andgt	pc, r0, r2, asr #17
    4588:			; <UNDEFINED> instruction: 0xf8df6001
    458c:	ldrbtmi	r2, [sl], #-2512	; 0xfffff630
    4590:			; <UNDEFINED> instruction: 0xf8934413
    4594:	bl	11069c <fchmod@plt+0x10e448>
    4598:	ldrb	r0, [r1], r3, lsl #18
    459c:	ldmdavs	r3, {r0, r1, r2, r9, fp, ip, pc}
    45a0:	andsvs	r3, r3, r1, lsl #6
    45a4:	blls	17e334 <fchmod@plt+0x17c0e0>
    45a8:			; <UNDEFINED> instruction: 0xf0402b00
    45ac:	stmdbls	r2, {r1, r2, r3, r7, pc}
    45b0:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    45b4:	ldmibcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    45b8:	strtmi	r6, [fp], -fp
    45bc:	strcc	r9, [r4], -r6, lsl #18
    45c0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    45c4:			; <UNDEFINED> instruction: 0xe6ec6032
    45c8:			; <UNDEFINED> instruction: 0xf06f9a02
    45cc:	andsvs	r0, r3, r1, lsl #6
    45d0:			; <UNDEFINED> instruction: 0xf8dfe74c
    45d4:	ldrbtmi	r3, [fp], #-2444	; 0xfffff674
    45d8:	andls	r6, ip, #1703936	; 0x1a0000
    45dc:	stcl	7, cr15, [r4], {253}	; 0xfd
    45e0:			; <UNDEFINED> instruction: 0xf04f9a0c
    45e4:	ldmdavc	r3, {sl, fp}
    45e8:	ldrdge	pc, [r0], -r0
    45ec:			; <UNDEFINED> instruction: 0xf04fe001
    45f0:			; <UNDEFINED> instruction: 0xf83a0c01
    45f4:	streq	r1, [r8], #19
    45f8:			; <UNDEFINED> instruction: 0xf812bf48
    45fc:	ldrbtle	r3, [r6], #3841	; 0xf01
    4600:	rndeqdp	f7, f3
    4604:	eoreq	pc, fp, r3, lsr #3
    4608:	svceq	0x0009f1be
    460c:	rscseq	pc, sp, r0
    4610:	stmdacs	r0, {r1, r2, r6, r8, fp, ip, lr, pc}
    4614:			; <UNDEFINED> instruction: 0xf1a3d16b
    4618:	blx	fec44ad4 <fchmod@plt+0xfec42880>
    461c:	stmdbeq	r9, {r0, r7, r8, ip, sp, lr, pc}^
    4620:	stmdbcs	r0, {r0, r1, r4, r6, fp, ip, sp, lr}
    4624:	andeq	pc, r1, #-2147483648	; 0x80000000
    4628:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
    462c:			; <UNDEFINED> instruction: 0xf04fbf14
    4630:			; <UNDEFINED> instruction: 0xf04f3cff
    4634:	stmdbcs	r9, {r0, sl, fp}
    4638:			; <UNDEFINED> instruction: 0xf8dfd8d9
    463c:	mrrcne	9, 1, lr, r1, cr4	; <UNPREDICTABLE>
    4640:			; <UNDEFINED> instruction: 0xf04f9b06
    4644:			; <UNDEFINED> instruction: 0xf8df0a00
    4648:			; <UNDEFINED> instruction: 0xf853091c
    464c:	ldrbtmi	r9, [r8], #-14
    4650:			; <UNDEFINED> instruction: 0xf8c96001
    4654:	ldmdavc	r0, {sp, pc}
    4658:	rndeqdp	f7, f0
    465c:	svceq	0x0009f1be
    4660:	ldrbmi	sp, [r3], -pc, lsl #16
    4664:	beq	2c07a8 <fchmod@plt+0x2be554>
    4668:	movweq	pc, #15114	; 0x3b0a	; <UNPREDICTABLE>
    466c:	blcc	c15e9c <fchmod@plt+0xc13c48>
    4670:	andcc	pc, r0, r9, asr #17
    4674:	bleq	826c0 <fchmod@plt+0x8046c>
    4678:	rndeqdp	f7, f0
    467c:	svceq	0x0009f1be
    4680:			; <UNDEFINED> instruction: 0xf8dfd9f2
    4684:			; <UNDEFINED> instruction: 0xf1bc38e4
    4688:	ldrbtmi	r3, [fp], #-4095	; 0xfffff001
    468c:	eorle	r6, r4, sl, lsl r0
    4690:	svceq	0x0000f1bc
    4694:	bls	b8b0c <fchmod@plt+0xb68b8>
    4698:	movwne	pc, #62016	; 0xf240	; <UNPREDICTABLE>
    469c:			; <UNDEFINED> instruction: 0xe7746013
    46a0:	msreq	CPSR_fsc, r3, lsr #3
    46a4:			; <UNDEFINED> instruction: 0xf181fab1
    46a8:	stmdacs	r0, {r0, r3, r6, r8, fp}
    46ac:			; <UNDEFINED> instruction: 0xf1bcd0b8
    46b0:	andle	r0, r3, r0, lsl #30
    46b4:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    46b8:	andsvs	r4, sl, fp, ror r4
    46bc:	ldmcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    46c0:	stceq	0, cr15, [r0], {79}	; 0x4f
    46c4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    46c8:	blcc	7e5ac <fchmod@plt+0x7c358>
    46cc:	strb	r9, [lr, -r5, lsl #6]!
    46d0:	vst1.8	{d25-d26}, [pc], r2
    46d4:	andsvs	r7, r3, r7, lsl #7
    46d8:	stmdbls	r2, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    46dc:	orrvc	pc, r7, #1325400064	; 0x4f000000
    46e0:	ldrdcs	pc, [r0], -r9
    46e4:	subsmi	r6, r2, #11
    46e8:	andcs	pc, r0, r9, asr #17
    46ec:			; <UNDEFINED> instruction: 0xf411e74d
    46f0:			; <UNDEFINED> instruction: 0xf0406180
    46f4:	blcs	a25488 <fchmod@plt+0xa23234>
    46f8:	andeq	pc, r1, #-2147483648	; 0x80000000
    46fc:	mvn	sp, #5
    4700:	blcc	82750 <fchmod@plt+0x804fc>
    4704:			; <UNDEFINED> instruction: 0xf43f2b00
    4708:	blcs	a303a8 <fchmod@plt+0xa2e154>
    470c:	tstcc	r1, r8, lsl #30
    4710:	blcs	a78af0 <fchmod@plt+0xa7689c>
    4714:			; <UNDEFINED> instruction: 0xf101bf08
    4718:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, ip, sp}
    471c:	ldmdavc	r3, {r4, r5, r6, r7, sl, fp, ip, lr, pc}
    4720:			; <UNDEFINED> instruction: 0xf856e765
    4724:			; <UNDEFINED> instruction: 0xf1a50c10
    4728:			; <UNDEFINED> instruction: 0xf856030a
    472c:			; <UNDEFINED> instruction: 0xf1a6ec08
    4730:			; <UNDEFINED> instruction: 0xf5b00114
    4734:	ldmdavs	r5!, {r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr}
    4738:	streq	pc, [r6, -pc, asr #32]
    473c:	rscshi	pc, r2, #192, 4
    4740:	ldmdami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4744:	andseq	pc, r3, #111	; 0x6f
    4748:	stmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    474c:			; <UNDEFINED> instruction: 0xf8c4500e
    4750:			; <UNDEFINED> instruction: 0xe60de034
    4754:	stmdami	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    4758:			; <UNDEFINED> instruction: 0x4631447c
    475c:			; <UNDEFINED> instruction: 0xf8566ca0
    4760:	svcne	0x002b6c04
    4764:	stmdbpl	r8, {r0, r4, r6, fp, ip, sp, lr, pc}
    4768:			; <UNDEFINED> instruction: 0xf06f2708
    476c:	blx	144fc2 <fchmod@plt+0x142d6e>
    4770:	strtvs	r0, [r0], #6
    4774:			; <UNDEFINED> instruction: 0xf8dfe5fc
    4778:	ldrbtmi	r4, [ip], #-2052	; 0xfffff7fc
    477c:	stclvs	6, cr4, [r0], #196	; 0xc4
    4780:	stcvs	8, cr15, [r4], {86}	; 0x56
    4784:			; <UNDEFINED> instruction: 0xf8511f2b
    4788:	strcs	r5, [r8, -r8, lsl #18]
    478c:	andseq	pc, r3, #111	; 0x6f
    4790:	andeq	pc, r6, r5, lsl #22
    4794:	strb	r6, [fp, #1248]!	; 0x4e0
    4798:	ubfxmi	pc, pc, #17, #5
    479c:	mcrne	15, 5, r1, cr11, cr1, {1}
    47a0:	ldrbtmi	r2, [ip], #-1800	; 0xfffff8f8
    47a4:	andseq	pc, r3, #111	; 0x6f
    47a8:	andcc	r6, r1, r0, lsr #26
    47ac:	ldrb	r6, [pc, #1312]	; 4cd4 <fchmod@plt+0x2a80>
    47b0:			; <UNDEFINED> instruction: 0x47d0f8df
    47b4:			; <UNDEFINED> instruction: 0x4631447c
    47b8:			; <UNDEFINED> instruction: 0xf8566d20
    47bc:	svcne	0x002b6c04
    47c0:	stmdbpl	r8, {r0, r4, r6, fp, ip, sp, lr, pc}
    47c4:			; <UNDEFINED> instruction: 0xf06f2708
    47c8:	blx	14501e <fchmod@plt+0x142dca>
    47cc:	strvs	r0, [r0, #-6]!
    47d0:			; <UNDEFINED> instruction: 0xf8dfe5ce
    47d4:	ldrbtmi	r4, [ip], #-1972	; 0xfffff84c
    47d8:	ldrtmi	lr, [r1], -sp, ror #15
    47dc:			; <UNDEFINED> instruction: 0xf8511eab
    47e0:	strcs	ip, [sl, -r4, lsl #18]
    47e4:	andeq	pc, r6, #111	; 0x6f
    47e8:			; <UNDEFINED> instruction: 0xf8dfe5c2
    47ec:	svcne	0x003147a0
    47f0:	strcs	r1, [r2, -fp, lsr #29]
    47f4:			; <UNDEFINED> instruction: 0xf06f447c
    47f8:	stmdbvs	r0!, {r0, r1, r4, r9}
    47fc:			; <UNDEFINED> instruction: 0x61203001
    4800:			; <UNDEFINED> instruction: 0xf8dfe5b6
    4804:	svcne	0x0031478c
    4808:	strcs	r1, [r2, -fp, lsr #29]
    480c:			; <UNDEFINED> instruction: 0xf06f447c
    4810:	stmiavs	r0!, {r0, r1, r4, r9}^
    4814:	rscvs	r3, r0, r1
    4818:			; <UNDEFINED> instruction: 0xf8dfe5aa
    481c:	svcne	0x00314778
    4820:	strcs	r1, [r2, -fp, lsr #29]
    4824:			; <UNDEFINED> instruction: 0xf06f447c
    4828:	stmiavs	r0!, {r0, r1, r4, r9}
    482c:	adcvs	r3, r0, r1
    4830:			; <UNDEFINED> instruction: 0xf8dfe59e
    4834:	svcne	0x00314764
    4838:	strcs	r1, [r8, -fp, lsr #29]
    483c:			; <UNDEFINED> instruction: 0xf06f447c
    4840:	sfmvs	f0, 2, [r0], #76	; 0x4c
    4844:	strbtvs	r3, [r0], #1
    4848:			; <UNDEFINED> instruction: 0xf8dfe592
    484c:	ldrbtmi	r4, [ip], #-1872	; 0xfffff8b0
    4850:			; <UNDEFINED> instruction: 0xf8dfe794
    4854:	ldrbtmi	r4, [ip], #-1868	; 0xfffff8b4
    4858:			; <UNDEFINED> instruction: 0xf8dfe77f
    485c:	svcne	0x00314748
    4860:	strcs	r1, [r2, -fp, lsr #29]
    4864:			; <UNDEFINED> instruction: 0xf06f447c
    4868:	stmdavs	r0!, {r0, r1, r4, r9}^
    486c:	rsbvs	r3, r0, r1
    4870:			; <UNDEFINED> instruction: 0xf8dfe57e
    4874:			; <UNDEFINED> instruction: 0x46310734
    4878:	stmdbcs	r4, {r0, r4, r6, fp, ip, sp, lr, pc}
    487c:	ldrbtmi	r1, [r8], #-3755	; 0xfffff155
    4880:	bcc	f0e498 <fchmod@plt+0xf0c244>
    4884:			; <UNDEFINED> instruction: 0xf06f6282
    4888:	ldrb	r0, [r1, #-531]!	; 0xfffffded
    488c:			; <UNDEFINED> instruction: 0x071cf8df
    4890:			; <UNDEFINED> instruction: 0xf8514631
    4894:	vfmane.f16	s8, s22, s8	; <UNPREDICTABLE>
    4898:	smlsdxcs	r4, r8, r4, r4
    489c:	andseq	pc, r3, #111	; 0x6f
    48a0:	strb	r6, [r5, #-644]!	; 0xfffffd7c
    48a4:			; <UNDEFINED> instruction: 0x1708f8df
    48a8:			; <UNDEFINED> instruction: 0xf8562002
    48ac:			; <UNDEFINED> instruction: 0xf8562c14
    48b0:	ldrbtmi	r3, [r9], #-3084	; 0xfffff3f4
    48b4:	stmib	r1, {r3, r6, r9, sp, lr}^
    48b8:	ldmdavs	r2!, {r1, r2, r8, r9, sp}
    48bc:	stceq	8, cr15, [r4], {86}	; 0x56
    48c0:	bcs	1eaf4 <fchmod@plt+0x1c8a0>
    48c4:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    48c8:	addvs	r6, fp, r8, lsl #4
    48cc:	subhi	pc, r8, #192, 4
    48d0:	ldrbne	r9, [r0, r8, lsl #22]
    48d4:	strbtcs	r2, [r4], #-1852	; 0xfffff8c4
    48d8:	smlabbcc	r2, r3, fp, pc	; <UNPREDICTABLE>
    48dc:	bne	10c8e08 <fchmod@plt+0x10c6bb4>
    48e0:	blx	1cb10e <fchmod@plt+0x1c8eba>
    48e4:	blx	1424fa <fchmod@plt+0x1402a6>
    48e8:	bne	fee8d134 <fchmod@plt+0xfee8aee0>
    48ec:			; <UNDEFINED> instruction: 0x06c4f8df
    48f0:	tsteq	r8, r6, lsr #3	; <UNPREDICTABLE>
    48f4:	movweq	pc, #49573	; 0xc1a5	; <UNPREDICTABLE>
    48f8:	ldrbtmi	r2, [r8], #-1795	; 0xfffff8fd
    48fc:			; <UNDEFINED> instruction: 0xf06f6282
    4900:	ldr	r0, [r5, #-531]!	; 0xfffffded
    4904:	ssateq	pc, #17, pc, asr #17	; <UNPREDICTABLE>
    4908:	svcne	0x00311eab
    490c:	stmdavs	r4, {r3, r4, r5, r6, sl, lr}^
    4910:			; <UNDEFINED> instruction: 0xf0002c00
    4914:	stmiavs	r2, {r0, r5, r6, r7, r8, pc}^
    4918:			; <UNDEFINED> instruction: 0xf0002a00
    491c:	stmdbvs	r2, {r0, r2, r3, r4, r6, r7, r8, pc}^
    4920:			; <UNDEFINED> instruction: 0xf0402a00
    4924:	ldmdavs	r4!, {r0, r3, r4, r6, r7, r8, pc}
    4928:			; <UNDEFINED> instruction: 0xf06f2709
    492c:	bicvs	r0, r4, #805306369	; 0x30000001
    4930:			; <UNDEFINED> instruction: 0xf8dfe51e
    4934:	ldrbtmi	r4, [ip], #-1672	; 0xfffff978
    4938:	stcvs	6, cr4, [r0], #-196	; 0xffffff3c
    493c:	stcvs	8, cr15, [r4], {86}	; 0x56
    4940:			; <UNDEFINED> instruction: 0xf8511f2b
    4944:	strcs	r5, [r8, -r8, lsl #18]
    4948:	andseq	pc, r3, #111	; 0x6f
    494c:	andeq	pc, r6, r5, lsl #22
    4950:	str	r6, [sp, #-1056]	; 0xfffffbe0
    4954:			; <UNDEFINED> instruction: 0x4668f8df
    4958:	mcrne	15, 5, r1, cr11, cr1, {1}
    495c:	ldrbtmi	r2, [ip], #-1800	; 0xfffff8f8
    4960:	andseq	pc, r3, #111	; 0x6f
    4964:	andcc	r6, r1, r0, lsr #24
    4968:	str	r6, [r1, #-1056]	; 0xfffffbe0
    496c:			; <UNDEFINED> instruction: 0x4654f8df
    4970:			; <UNDEFINED> instruction: 0xe7e1447c
    4974:			; <UNDEFINED> instruction: 0x4650f8df
    4978:	mcrne	15, 5, r1, cr11, cr1, {1}
    497c:	ldrbtmi	r2, [ip], #-1800	; 0xfffff8f8
    4980:	andseq	pc, r3, #111	; 0x6f
    4984:	andcc	r6, r1, r0, ror #24
    4988:	ldrbt	r6, [r1], #1120	; 0x460
    498c:			; <UNDEFINED> instruction: 0x463cf8df
    4990:			; <UNDEFINED> instruction: 0x4631447c
    4994:			; <UNDEFINED> instruction: 0xf8566c60
    4998:	svcne	0x002b6c04
    499c:	stmdbpl	r8, {r0, r4, r6, fp, ip, sp, lr, pc}
    49a0:			; <UNDEFINED> instruction: 0xf06f2708
    49a4:	blx	1451fa <fchmod@plt+0x142fa6>
    49a8:	strbtvs	r0, [r0], #-6
    49ac:			; <UNDEFINED> instruction: 0xf8dfe4e0
    49b0:	ldrbtmi	r4, [ip], #-1568	; 0xfffff9e0
    49b4:			; <UNDEFINED> instruction: 0xf8dfe7ed
    49b8:	svcne	0x0031461c
    49bc:	strcs	r1, [r8, -fp, lsr #29]
    49c0:			; <UNDEFINED> instruction: 0xf06f447c
    49c4:	sfmvs	f0, 4, [r0], #76	; 0x4c
    49c8:	strtvs	r3, [r0], #1
    49cc:			; <UNDEFINED> instruction: 0xf8dfe4d0
    49d0:	ldrtmi	r2, [r1], -r8, lsl #12
    49d4:	stceq	8, cr15, [r8], {86}	; 0x56
    49d8:			; <UNDEFINED> instruction: 0xf8511fab
    49dc:	ldrbtmi	r4, [sl], #-2316	; 0xfffff6f4
    49e0:	stmib	r2, {r1, r2, r8, r9, sl, sp}^
    49e4:			; <UNDEFINED> instruction: 0xf06f040d
    49e8:	strb	r0, [r1], #531	; 0x213
    49ec:	strbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    49f0:			; <UNDEFINED> instruction: 0xf8564631
    49f4:	svcne	0x002b0c04
    49f8:	stmdbmi	r8, {r0, r4, r6, fp, ip, sp, lr, pc}
    49fc:	smlsdxcs	r5, sl, r4, r4
    4a00:	streq	lr, [fp], #-2498	; 0xfffff63e
    4a04:	andseq	pc, r3, #111	; 0x6f
    4a08:			; <UNDEFINED> instruction: 0xf8dfe4b2
    4a0c:	strcs	r0, [r1], #-1492	; 0xfffffa2c
    4a10:	stccs	8, cr15, [r4], {86}	; 0x56
    4a14:	ldrbtmi	r1, [r8], #-3883	; 0xfffff0d5
    4a18:	smlatbeq	r8, r6, r1, pc	; <UNPREDICTABLE>
    4a1c:	movwvs	r2, #9989	; 0x2705
    4a20:	andseq	pc, r3, #111	; 0x6f
    4a24:	strt	r6, [r3], #708	; 0x2c4
    4a28:	ldrcs	pc, [r8, #2271]!	; 0x8df
    4a2c:			; <UNDEFINED> instruction: 0xf8514631
    4a30:	strcs	r0, [r1], #-2308	; 0xfffff6fc
    4a34:	mcrne	4, 5, r4, cr11, cr10, {3}
    4a38:	sbcsvs	r2, r4, #1310720	; 0x140000
    4a3c:			; <UNDEFINED> instruction: 0xf06f6310
    4a40:	ldr	r0, [r5], #531	; 0x213
    4a44:	strcs	pc, [r0, #2271]!	; 0x8df
    4a48:			; <UNDEFINED> instruction: 0xf8561f2b
    4a4c:			; <UNDEFINED> instruction: 0xf1a60c04
    4a50:	ldrbtmi	r0, [sl], #-264	; 0xfffffef8
    4a54:	ldmdacc	ip!, {r2, r8, r9, sl, sp}
    4a58:			; <UNDEFINED> instruction: 0xf06f6290
    4a5c:	str	r0, [r7], #531	; 0x213
    4a60:			; <UNDEFINED> instruction: 0xf8df4631
    4a64:			; <UNDEFINED> instruction: 0xf8560588
    4a68:			; <UNDEFINED> instruction: 0xf1a52c0c
    4a6c:			; <UNDEFINED> instruction: 0xf851030c
    4a70:	ldrbtmi	r4, [r8], #-2328	; 0xfffff6e8
    4a74:	ldcpl	8, cr15, [r4], {86}	; 0x56
    4a78:			; <UNDEFINED> instruction: 0xf8562703
    4a7c:	bicvs	r6, r2, r4, lsl #24
    4a80:	andseq	pc, r3, #111	; 0x6f
    4a84:	orrvs	r6, r5, r4, asr #4
    4a88:	ldrbt	r6, [r1], #-518	; 0xfffffdfa
    4a8c:	strbne	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4a90:			; <UNDEFINED> instruction: 0xf8562002
    4a94:	ldrbtmi	r2, [r9], #-3076	; 0xfffff3fc
    4a98:	stccc	8, cr15, [ip], {86}	; 0x56
    4a9c:	ldmdavs	r2!, {r1, r3, r6, r7, r8, sp, lr}
    4aa0:	bcs	1d0d4 <fchmod@plt+0x1ae80>
    4aa4:	subvs	r6, r8, #9109504	; 0x8b0000
    4aa8:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    4aac:	vaddl.s8	q11, d16, d11
    4ab0:	blls	225058 <fchmod@plt+0x222e04>
    4ab4:			; <UNDEFINED> instruction: 0x273c17d0
    4ab8:	blx	fe0cdc52 <fchmod@plt+0xfe0cb9fe>
    4abc:	cmpne	r9, r2, lsl #2
    4ac0:	bne	24b3d4 <fchmod@plt+0x249180>
    4ac4:			; <UNDEFINED> instruction: 0xf703fb07
    4ac8:	andscs	pc, r1, #4, 22	; 0x1000
    4acc:			; <UNDEFINED> instruction: 0xf8df1aba
    4ad0:			; <UNDEFINED> instruction: 0xf1a60524
    4ad4:			; <UNDEFINED> instruction: 0xf1a50110
    4ad8:	strcs	r0, [r3, -r8, lsl #6]
    4adc:	addvs	r4, r2, #120, 8	; 0x78000000
    4ae0:	andseq	pc, r3, #111	; 0x6f
    4ae4:			; <UNDEFINED> instruction: 0xf8dfe444
    4ae8:			; <UNDEFINED> instruction: 0x46310510
    4aec:	ldmdbmi	r0, {r0, r4, r6, fp, ip, sp, lr, pc}
    4af0:	movweq	pc, #33189	; 0x81a5	; <UNPREDICTABLE>
    4af4:	stccs	8, cr15, [ip], {86}	; 0x56
    4af8:			; <UNDEFINED> instruction: 0xf8564478
    4afc:	strcs	r5, [r3, -r4, lsl #24]
    4b00:	strcs	r6, [r0], #-580	; 0xfffffdbc
    4b04:			; <UNDEFINED> instruction: 0xf06f6182
    4b08:	bicvs	r0, r5, r3, lsl r2
    4b0c:	strt	r6, [pc], #-516	; 4b14 <fchmod@plt+0x28c0>
    4b10:	strbtcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4b14:			; <UNDEFINED> instruction: 0xf8564631
    4b18:	svcne	0x002b4c04
    4b1c:	stmdbpl	r8, {r0, r4, r6, fp, ip, sp, lr, pc}
    4b20:	andcs	r4, r0, sl, ror r4
    4b24:	orrsvs	r2, r4, r3, lsl #14
    4b28:	stmib	r2, {r0, r2, r4, r6, r9, sp, lr}^
    4b2c:			; <UNDEFINED> instruction: 0xf06f0007
    4b30:	ldr	r0, [sp], #-531	; 0xfffffded
    4b34:	strbmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4b38:	mcrne	15, 5, r1, cr11, cr1, {1}
    4b3c:	ldrbtmi	r2, [ip], #-1794	; 0xfffff8fe
    4b40:	andseq	pc, r3, #111	; 0x6f
    4b44:	andcc	r6, r1, r0, ror #18
    4b48:	ldr	r6, [r1], #-352	; 0xfffffea0
    4b4c:	ldrtmi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4b50:	mcrne	15, 5, r1, cr11, cr1, {1}
    4b54:	ldrbtmi	r2, [ip], #-1800	; 0xfffff8f8
    4b58:	andseq	pc, r3, #111	; 0x6f
    4b5c:	andcc	r6, r1, r0, ror #26
    4b60:	str	r6, [r5], #-1376	; 0xfffffaa0
    4b64:	strtmi	pc, [r0], #2271	; 0x8df
    4b68:			; <UNDEFINED> instruction: 0x4631447c
    4b6c:			; <UNDEFINED> instruction: 0xf8566d60
    4b70:	svcne	0x002b6c04
    4b74:	stmdbpl	r8, {r0, r4, r6, fp, ip, sp, lr, pc}
    4b78:			; <UNDEFINED> instruction: 0xf06f2708
    4b7c:	blx	1453d2 <fchmod@plt+0x14317e>
    4b80:	strbvs	r0, [r0, #-6]!
    4b84:	bllt	ffd42b88 <fchmod@plt+0xffd40934>
    4b88:	strmi	pc, [r0], #2271	; 0x8df
    4b8c:			; <UNDEFINED> instruction: 0xe7ec447c
    4b90:	ldrbteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4b94:			; <UNDEFINED> instruction: 0xf1a61f2b
    4b98:	strcs	r0, [r7, -r8, lsl #2]
    4b9c:			; <UNDEFINED> instruction: 0xf06f4478
    4ba0:	sfmvs	f0, 4, [r5], {19}
    4ba4:	rsbmi	r6, sp, #68, 24	; 0x4400
    4ba8:	rsbmi	r6, r4, #83886080	; 0x5000000
    4bac:	ldmib	r0, {r2, r6, sl, sp, lr}^
    4bb0:	rsbmi	r5, sp, #301989888	; 0x12000000
    4bb4:	strvs	r4, [r5], #612	; 0x264
    4bb8:	ldmib	r0, {r2, r6, r7, sl, sp, lr}^
    4bbc:	rsbmi	r5, sp, #20, 8	; 0x14000000
    4bc0:	strvs	r4, [r5, #-612]	; 0xfffffd9c
    4bc4:			; <UNDEFINED> instruction: 0xf7ff6544
    4bc8:			; <UNDEFINED> instruction: 0xf8dfbbd3
    4bcc:	ldrtmi	r0, [r1], -r8, asr #8
    4bd0:	stmdbmi	ip, {r0, r4, r6, fp, ip, sp, lr, pc}
    4bd4:			; <UNDEFINED> instruction: 0xf8561fab
    4bd8:	ldrbtmi	r2, [r8], #-3076	; 0xfffff3fc
    4bdc:	stcpl	8, cr15, [r8], {86}	; 0x56
    4be0:	movtvs	r2, #9990	; 0x2706
    4be4:	andseq	pc, r3, #111	; 0x6f
    4be8:	orrvs	r6, r5, #196, 6	; 0x10000003
    4bec:	bllt	ff042bf0 <fchmod@plt+0xff04099c>
    4bf0:	strteq	pc, [r4], #-2271	; 0xfffff721
    4bf4:			; <UNDEFINED> instruction: 0xf8561f2b
    4bf8:			; <UNDEFINED> instruction: 0xf1a62c04
    4bfc:	ldmdavs	r4!, {r3, r8}
    4c00:	smlsdxcs	r6, r8, r4, r4
    4c04:	andmi	lr, sp, #192, 18	; 0x300000
    4c08:	andseq	pc, r3, #111	; 0x6f
    4c0c:	bllt	fec42c10 <fchmod@plt+0xfec409bc>
    4c10:	streq	pc, [r8], #-2271	; 0xfffff721
    4c14:			; <UNDEFINED> instruction: 0xf8514631
    4c18:			; <UNDEFINED> instruction: 0xf1a54910
    4c1c:			; <UNDEFINED> instruction: 0xf8560308
    4c20:	ldrbtmi	r2, [r8], #-3084	; 0xfffff3f4
    4c24:	bmi	fffbeb94 <fchmod@plt+0xfffbc940>
    4c28:			; <UNDEFINED> instruction: 0xf8564631
    4c2c:	svcne	0x002b0c04
    4c30:	stmdbmi	r8, {r0, r4, r6, fp, ip, sp, lr, pc}
    4c34:	smlsdxcs	r6, sl, r4, r4
    4c38:	streq	lr, [sp], #-2498	; 0xfffff63e
    4c3c:	andseq	pc, r3, #111	; 0x6f
    4c40:	bllt	fe5c2c44 <fchmod@plt+0xfe5c09f0>
    4c44:	svcne	0x00ab4af7
    4c48:	stcmi	8, cr15, [r8], {86}	; 0x56
    4c4c:			; <UNDEFINED> instruction: 0xf8564631
    4c50:	ldrbtmi	r5, [sl], #-3076	; 0xfffff3fc
    4c54:	stmdbeq	ip, {r0, r4, r6, fp, ip, sp, lr, pc}
    4c58:	orrsvs	r2, r4, #1572864	; 0x180000
    4c5c:	cmpvs	r5, #64, 4
    4c60:			; <UNDEFINED> instruction: 0xf06f63d0
    4c64:			; <UNDEFINED> instruction: 0xf7ff0213
    4c68:	bmi	ffbf3a7c <fchmod@plt+0xffbf1828>
    4c6c:			; <UNDEFINED> instruction: 0xf8564631
    4c70:	svcne	0x00ab0c08
    4c74:			; <UNDEFINED> instruction: 0xf851447a
    4c78:			; <UNDEFINED> instruction: 0xf856490c
    4c7c:	strcs	r5, [r6, -r4, lsl #24]
    4c80:	stmib	r2, {r2, r5, r6, r9, lr}^
    4c84:	rsbmi	r4, sp, #14
    4c88:			; <UNDEFINED> instruction: 0xf06f6355
    4c8c:			; <UNDEFINED> instruction: 0xf7ff0213
    4c90:	bl	fe9b3a54 <fchmod@plt+0xfe9b1800>
    4c94:	strcs	r0, [sl, -r3, lsl #3]
    4c98:	movteq	lr, #15269	; 0x3ba5
    4c9c:	andeq	pc, r6, #111	; 0x6f
    4ca0:	stceq	0, cr15, [r2], {79}	; 0x4f
    4ca4:	bllt	1942ca8 <fchmod@plt+0x1940a54>
    4ca8:	bl	fe997030 <fchmod@plt+0xfe994ddc>
    4cac:	bl	fe9452c0 <fchmod@plt+0xfe94306c>
    4cb0:	ldrbtmi	r0, [r8], #-835	; 0xfffffcbd
    4cb4:			; <UNDEFINED> instruction: 0xf8924402
    4cb8:	svccc	0x0016723c
    4cbc:			; <UNDEFINED> instruction: 0xf9904438
    4cc0:			; <UNDEFINED> instruction: 0xf7ff21fc
    4cc4:			; <UNDEFINED> instruction: 0x465dbb55
    4cc8:	strt	r2, [sp], #-1025	; 0xfffffbff
    4ccc:	strcs	r4, [r2], #-1629	; 0xfffff9a3
    4cd0:	strtmi	lr, [r5], -sl, lsr #8
    4cd4:	strt	r2, [sl], #-1025	; 0xfffffbff
    4cd8:	vtst.8	d22, d2, d18
    4cdc:	addmi	r7, r2, #16
    4ce0:	stcls	13, cr13, [r8, #-164]	; 0xffffff5c
    4ce4:	stcls	7, cr2, [r9], {100}	; 0x64
    4ce8:	blx	fe016592 <fchmod@plt+0xfe01433e>
    4cec:	ldrbne	r0, [r0, r2, lsl #12]
    4cf0:	vmlami.f64	d15, d18, d4
    4cf4:	bl	ff018034 <fchmod@plt+0xff015de0>
    4cf8:	ldrbtmi	r1, [ip], #-1638	; 0xfffff99a
    4cfc:	strls	pc, [r6, #-2981]	; 0xfffff45b
    4d00:	eorcc	lr, lr, r0, asr #23
    4d04:	andscs	pc, r6, #7168	; 0x1c00
    4d08:	stmiavs	r0!, {r5, r6, r7, r8, r9, sp, lr}^
    4d0c:	andcc	r0, r1, sp, ror #18
    4d10:	blx	1dd09a <fchmod@plt+0x1dae46>
    4d14:			; <UNDEFINED> instruction: 0x63a26515
    4d18:			; <UNDEFINED> instruction: 0xf06f2709
    4d1c:	cmnvs	r5, #805306369	; 0x30000001
    4d20:	bllt	9c2d24 <fchmod@plt+0x9c0ad0>
    4d24:			; <UNDEFINED> instruction: 0xf06f4cc3
    4d28:	ldrbtmi	r0, [ip], #-531	; 0xfffffded
    4d2c:	stmib	r4, {r0, r2, r5, r6, r7, r8, r9, sp, lr}^
    4d30:			; <UNDEFINED> instruction: 0xf7ff0e0d
    4d34:	vstrmi	d27, [r0, #116]	; 0x74
    4d38:			; <UNDEFINED> instruction: 0xf1042a63
    4d3c:	ldrbtmi	r0, [sp], #-1025	; 0xfffffbff
    4d40:	stcle	0, cr6, [pc], #-432	; 4b98 <fchmod@plt+0x2944>
    4d44:	andcs	r6, r0, #-2147483606	; 0x8000002a
    4d48:	bmi	fef1d4f8 <fchmod@plt+0xfef1b2a4>
    4d4c:	andcs	r2, r2, r0, lsl #8
    4d50:	ldrbtmi	r2, [sl], #-1801	; 0xfffff8f7
    4d54:	andmi	lr, r8, r2, asr #19
    4d58:	andseq	pc, r3, #111	; 0x6f
    4d5c:	bllt	242d60 <fchmod@plt+0x240b0c>
    4d60:	subsmi	r9, r1, #8, 22	; 0x2000
    4d64:	blx	fe0ccefe <fchmod@plt+0xfe0cacaa>
    4d68:	ldrbne	r7, [r2, r2, lsl #8]
    4d6c:	movwvc	pc, #7075	; 0x1ba3	; <UNPREDICTABLE>
    4d70:	bl	fe88ea68 <fchmod@plt+0xfe88c814>
    4d74:	ldmdbeq	fp, {r2, r5, r6, r9, ip}^
    4d78:	tstne	r3, #0, 22	; <UNPREDICTABLE>
    4d7c:	andcc	pc, r2, #7168	; 0x1c00
    4d80:	blls	23e458 <fchmod@plt+0x23c204>
    4d84:	rsbcs	r4, r4, r1, asr r2
    4d88:	strvc	pc, [r2], #-2947	; 0xfffff47d
    4d8c:	blx	fe8cacde <fchmod@plt+0xfe8c8a8a>
    4d90:	ldrcs	r7, [ip, -r1, lsl #6]!
    4d94:	rsbne	lr, r4, #165888	; 0x28800
    4d98:	blx	730e <fchmod@plt+0x50ba>
    4d9c:	blx	1c99f2 <fchmod@plt+0x1c779e>
    4da0:	ldr	r3, [r4], r2, lsl #4
    4da4:	strbtcs	r9, [r4], #-2056	; 0xfffff7f8
    4da8:	streq	pc, [r2], -r0, lsl #23
    4dac:	bl	ff00acf4 <fchmod@plt+0xff008aa0>
    4db0:			; <UNDEFINED> instruction: 0x61a81066
    4db4:	andscs	pc, r0, r4, lsl #22
    4db8:	strb	r6, [r6, r8, ror #3]
    4dbc:	svceq	0x0000f1bc
    4dc0:	blmi	fe7f8dd0 <fchmod@plt+0xfe7f6b7c>
    4dc4:	andsvs	r4, sl, fp, ror r4
    4dc8:			; <UNDEFINED> instruction: 0xf50d4b9e
    4dcc:	vqsub.s8	d6, d29, d15
    4dd0:	andls	r5, ip, #11, 28	; 0xb0
    4dd4:			; <UNDEFINED> instruction: 0x4610447b
    4dd8:	and	r6, r3, sl, lsl r8
    4ddc:	svclt	0x00384570
    4de0:	blne	82de8 <fchmod@plt+0x80b94>
    4de4:			; <UNDEFINED> instruction: 0xf8124694
    4de8:			; <UNDEFINED> instruction: 0xf83a1b01
    4dec:	vmov.i32	d19, #177	; 0x000000b1
    4df0:	stmdbcs	lr!, {r7, r8, r9, sp}
    4df4:			; <UNDEFINED> instruction: 0xf043bf08
    4df8:	blcs	5a04 <fchmod@plt+0x37b0>
    4dfc:	bmi	fe4b95bc <fchmod@plt+0xfe4b7368>
    4e00:	andvc	r9, r3, sp, lsl #6
    4e04:			; <UNDEFINED> instruction: 0xf89d447a
    4e08:			; <UNDEFINED> instruction: 0xf8c234f8
    4e0c:	bicslt	ip, r3, r0
    4e10:	strls	r9, [lr], #-2572	; 0xfffff5f4
    4e14:			; <UNDEFINED> instruction: 0xf8cd461c
    4e18:			; <UNDEFINED> instruction: 0x46b0803c
    4e1c:	ldrmi	r4, [r5], -lr, lsr #12
    4e20:			; <UNDEFINED> instruction: 0xf83ab224
    4e24:	ldrbeq	r3, [sl, #20]
    4e28:			; <UNDEFINED> instruction: 0xf7fdd505
    4e2c:	stmdavs	r3, {r7, fp, sp, lr, pc}
    4e30:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    4e34:			; <UNDEFINED> instruction: 0xf815702b
    4e38:	stccs	15, cr4, [r0], {1}
    4e3c:			; <UNDEFINED> instruction: 0x4635d1f0
    4e40:	ldmib	sp, {r1, r2, r6, r9, sl, lr}^
    4e44:	blls	316e84 <fchmod@plt+0x314c30>
    4e48:			; <UNDEFINED> instruction: 0xf646881a
    4e4c:	addsmi	r5, sl, #-2080374783	; 0x84000001
    4e50:	blge	fe281f54 <fchmod@plt+0xfe27fd00>
    4e54:	bls	2aba8c <fchmod@plt+0x2a9838>
    4e58:	addsmi	r6, r3, #1769472	; 0x1b0000
    4e5c:	blls	338f54 <fchmod@plt+0x336d00>
    4e60:			; <UNDEFINED> instruction: 0xf646881a
    4e64:	addsmi	r5, sl, #112, 6	; 0xc0000001
    4e68:	bichi	pc, r9, r0
    4e6c:	bls	2ebaa4 <fchmod@plt+0x2e9850>
    4e70:	addsmi	r6, r3, #1769472	; 0x1b0000
    4e74:			; <UNDEFINED> instruction: 0x81b7f000
    4e78:			; <UNDEFINED> instruction: 0xf7fd980c
    4e7c:	stmdacs	r3, {r1, r3, r4, r7, fp, sp, lr, pc}
    4e80:	bichi	pc, r2, r0
    4e84:			; <UNDEFINED> instruction: 0xf0002804
    4e88:	blmi	1c2551c <fchmod@plt+0x1c232c8>
    4e8c:	ldrbtmi	r4, [fp], #-2416	; 0xfffff690
    4e90:	ldrbtmi	r9, [r9], #-1038	; 0xfffffbf2
    4e94:	and	r4, r7, ip, lsl r6
    4e98:	andcs	r9, r3, #12, 16	; 0xc0000
    4e9c:	ldmib	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4ea0:			; <UNDEFINED> instruction: 0xf854b150
    4ea4:	mvnlt	r1, ip, lsl #30
    4ea8:	blcs	2bae4 <fchmod@plt+0x29890>
    4eac:	stmdals	ip, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4eb0:	svc	0x0022f7fc
    4eb4:	mvnsle	r2, r0, lsl #16
    4eb8:	stcls	6, cr4, [lr], {35}	; 0x23
    4ebc:	stmdals	r6, {r2, r5, r9, fp, lr}
    4ec0:	ldrdcc	lr, [r1, -r3]
    4ec4:	andsvs	r5, r1, r2, lsl #17
    4ec8:	andsvs	r9, r3, r2, lsl #20
    4ecc:	blt	bc2ed0 <fchmod@plt+0xbc0c7c>
    4ed0:	ldrbtmi	r4, [r9], #-2400	; 0xfffff6a0
    4ed4:	ldrb	r6, [r7, sl]!
    4ed8:	ldmdbvc	fp, {r2, r3, r8, r9, fp, ip, pc}
    4edc:			; <UNDEFINED> instruction: 0xf43f2b00
    4ee0:	ldr	sl, [ip, r7, asr #22]!
    4ee4:			; <UNDEFINED> instruction: 0x9c0e4b5c
    4ee8:	ldmdbmi	ip, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4eec:	orrsvc	pc, r6, #12582912	; 0xc00000
    4ef0:	movwhi	lr, #55757	; 0xd9cd
    4ef4:	sxtabmi	r4, r0, r9, ror #8
    4ef8:	and	r4, r4, ip, lsl r6
    4efc:	svcne	0x000cf854
    4f00:			; <UNDEFINED> instruction: 0xf0002900
    4f04:	stmdals	ip, {r0, r2, r3, r5, r7, pc}
    4f08:	mrc	7, 7, APSR_nzcv, cr6, cr12, {7}
    4f0c:	mvnsle	r2, r0, lsl #16
    4f10:	strbmi	r4, [r4], -r3, lsr #12
    4f14:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
    4f18:			; <UNDEFINED> instruction: 0xf7fce7d0
    4f1c:	svclt	0x0000ef6a
    4f20:	andeq	r6, r1, ip, lsr fp
    4f24:	strdeq	r0, [r0], -r4
    4f28:	andeq	r6, r1, sl, lsr #22
    4f2c:	andeq	r0, r0, r8, lsl #4
    4f30:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4f34:	andeq	r4, r0, sl, lsl #25
    4f38:	andeq	r4, r0, r8, ror ip
    4f3c:	andeq	r4, r0, r2, asr #24
    4f40:	andeq	r4, r0, r8, lsl #24
    4f44:	strdeq	r4, [r0], -r2
    4f48:	andeq	r4, r0, r6, asr #22
    4f4c:	andeq	r4, r0, ip, lsl fp
    4f50:	strdeq	r0, [r0], -r8
    4f54:	muleq	r1, r0, r8
    4f58:	strdeq	r9, [r1], -r6
    4f5c:	strdeq	r4, [r0], -lr
    4f60:	andeq	r9, r1, sl, ror r6
    4f64:	andeq	r9, r1, r2, lsl #12
    4f68:	andeq	r9, r1, r6, asr #11
    4f6c:	muleq	r1, r8, r5
    4f70:	andeq	r9, r1, ip, lsl #11
    4f74:	andeq	r9, r1, r8, lsl #10
    4f78:	strdeq	r9, [r1], -r8
    4f7c:	ldrdeq	r9, [r1], -r6
    4f80:	andeq	r9, r1, lr, lsr #9
    4f84:	muleq	r1, ip, r4
    4f88:	andeq	r9, r1, sl, ror r4
    4f8c:	andeq	r9, r1, ip, asr r4
    4f90:	andeq	r9, r1, r4, asr #8
    4f94:	andeq	r9, r1, ip, lsr #8
    4f98:	andeq	r9, r1, r4, lsl r4
    4f9c:	andeq	r9, r1, r2, lsl #8
    4fa0:	strdeq	r9, [r1], -sl
    4fa4:	andeq	r9, r1, ip, ror #7
    4fa8:	ldrdeq	r9, [r1], -r2
    4fac:			; <UNDEFINED> instruction: 0x000193b8
    4fb0:	muleq	r1, lr, r3
    4fb4:	andeq	r9, r1, r6, asr r3
    4fb8:	andeq	r9, r1, r4, asr #6
    4fbc:	andeq	r9, r1, sl, lsl r3
    4fc0:	strdeq	r9, [r1], -r2
    4fc4:	andeq	r9, r1, r0, ror #5
    4fc8:	ldrdeq	r9, [r1], -r2
    4fcc:	andeq	r9, r1, r0, asr #5
    4fd0:	muleq	r1, lr, r2
    4fd4:	muleq	r1, r0, r2
    4fd8:	andeq	r9, r1, r2, ror r2
    4fdc:	andeq	r9, r1, r4, asr r2
    4fe0:	andeq	r9, r1, sl, lsr r2
    4fe4:	andeq	r9, r1, ip, lsl r2
    4fe8:	strdeq	r9, [r1], -lr
    4fec:	ldrdeq	r9, [r1], -lr
    4ff0:			; <UNDEFINED> instruction: 0x000191ba
    4ff4:	andeq	r9, r1, r4, ror r1
    4ff8:	andeq	r9, r1, r8, asr r1
    4ffc:	andeq	r9, r1, r0, lsr r1
    5000:	andeq	r9, r1, r2, lsl r1
    5004:	strdeq	r9, [r1], -sl
    5008:	andeq	r9, r1, r8, ror #1
    500c:	andeq	r9, r1, r4, asr #1
    5010:	strheq	r9, [r1], -r4
    5014:	andeq	r9, r1, r6, ror r0
    5018:	andeq	r9, r1, r0, asr r0
    501c:	andeq	r9, r1, lr, lsr #32
    5020:	andeq	r9, r1, ip, lsl r0
    5024:	strdeq	r8, [r1], -lr
    5028:	ldrdeq	r8, [r1], -ip
    502c:	ldrdeq	r4, [r0], -sl
    5030:	andeq	r8, r1, r6, asr pc
    5034:	andeq	r8, r1, r6, lsr #30
    5038:	andeq	r8, r1, r2, lsl pc
    503c:	strdeq	r8, [r1], -lr
    5040:	andeq	r8, r1, ip, lsl #29
    5044:	andeq	r8, r1, ip, ror lr
    5048:	andeq	r8, r1, ip, asr #28
    504c:	strdeq	r5, [r1], -r2
    5050:	strdeq	r3, [r0], -sl
    5054:	andeq	r8, r1, lr, ror sp
    5058:	muleq	r1, r8, r7
    505c:	andeq	r3, r0, r0, lsr #27
    5060:	strbmi	r4, [r4], -pc, ror #18
    5064:	ldrbtmi	r9, [r9], #-2060	; 0xfffff7f4
    5068:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
    506c:	mcr	7, 2, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    5070:	rsbsle	r2, r9, r0, lsl #16
    5074:	stmdbmi	ip!, {r0, r1, r3, r5, r6, r9, fp, lr}^
    5078:			; <UNDEFINED> instruction: 0xf8cd447a
    507c:			; <UNDEFINED> instruction: 0xf502a03c
    5080:	strtmi	r7, [r2], r4, ror #4
    5084:	eorshi	pc, r4, sp, asr #17
    5088:			; <UNDEFINED> instruction: 0x46144479
    508c:	mul	r2, r0, r6
    5090:	svcne	0x000cf854
    5094:	stmdals	ip, {r0, r3, r4, r5, r8, ip, sp, pc}
    5098:	mcr	7, 1, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    509c:	mvnsle	r2, r0, lsl #16
    50a0:	ldrbmi	r4, [r4], -r3, lsr #12
    50a4:			; <UNDEFINED> instruction: 0xf8cde736
    50a8:	ldrbmi	r8, [r4], -r0, asr #32
    50ac:	stmdaeq	ip, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    50b0:			; <UNDEFINED> instruction: 0xf7fc9111
    50b4:	bls	340eb4 <fchmod@plt+0x33ec60>
    50b8:	ldrsbtge	pc, [ip], -sp	; <UNPREDICTABLE>
    50bc:	ldclpl	14, cr1, [r0], {67}	; 0x43
    50c0:			; <UNDEFINED> instruction: 0x2110e9dd
    50c4:	subsle	r2, r5, r3, ror r8
    50c8:	ldmdbmi	r9, {r3, r4, r6, r8, r9, fp, lr}^
    50cc:			; <UNDEFINED> instruction: 0xf8cd447b
    50d0:	vqadd.s8	d8, d3, d20
    50d4:	ldrbtmi	r4, [r9], #-788	; 0xfffffcec
    50d8:	ldrmi	r4, [ip], -r0, lsr #13
    50dc:			; <UNDEFINED> instruction: 0xf7fc980c
    50e0:	stmdacs	r0, {r2, r3, r9, sl, fp, sp, lr, pc}
    50e4:	svcge	0x0014f43f
    50e8:	svcne	0x000cf854
    50ec:	mvnsle	r2, r0, lsl #18
    50f0:	ldrbtcc	pc, [r9], #2205	; 0x89d	; <UNPREDICTABLE>
    50f4:			; <UNDEFINED> instruction: 0xf8dd4644
    50f8:	stmiblt	fp!, {r2, r4, r5, pc}
    50fc:	ldrbtcc	pc, [r8], #2205	; 0x89d	; <UNPREDICTABLE>
    5100:	andscc	pc, r3, sl, lsr r8	; <UNPREDICTABLE>
    5104:	strle	r0, [pc, #-1371]	; 4bb1 <fchmod@plt+0x295d>
    5108:	ldrdge	pc, [r8, -pc]!	; <UNPREDICTABLE>
    510c:	ldrbtmi	r4, [sl], #2378	; 0x94a
    5110:	vqshl.s8	q2, <illegal reg q12.5>, q5
    5114:	stmdals	ip, {r2, r9, fp, ip, lr}
    5118:	stcl	7, cr15, [lr, #1008]!	; 0x3f0
    511c:	suble	r2, r4, r0, lsl #16
    5120:	svcne	0x000cf85a
    5124:	mvnsle	r2, r0, lsl #18
    5128:	tstcs	r0, ip, lsl #22
    512c:	and	r4, r4, r8, lsl r6
    5130:	svclt	0x00142a2e
    5134:	blcs	83148 <fchmod@plt+0x80ef4>
    5138:			; <UNDEFINED> instruction: 0xf8103101
    513c:	bcs	fd48 <fchmod@plt+0xdaf4>
    5140:			; <UNDEFINED> instruction: 0x701ad1f6
    5144:	rsble	r2, r5, r0, lsl #18
    5148:			; <UNDEFINED> instruction: 0xf8dd493c
    514c:	ldrbtmi	sl, [r9], #-56	; 0xffffffc8
    5150:			; <UNDEFINED> instruction: 0xf7fc980c
    5154:	stmdacs	r0, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    5158:			; <UNDEFINED> instruction: 0xf85ad059
    515c:	stmdbcs	r0, {r2, r3, r8, r9, sl, fp, ip}
    5160:	vst4.<illegal width 64>	{d29,d31,d33,d35}, [pc :256], r6
    5164:	strt	r7, [pc], r4, lsl #7
    5168:	vst1.8	{d25-d26}, [pc], r2
    516c:	andsvs	r7, r3, r3, lsl #7
    5170:	blt	303174 <fchmod@plt+0x300f20>
    5174:	ldrdgt	pc, [r8], #143	; 0x8f
    5178:	ldrbtmi	r9, [ip], #2060	; 0x80c
    517c:	eorshi	pc, r4, sp, asr #17
    5180:	ldrmi	r4, [r4], -r0, lsr #13
    5184:	strbtmi	r5, [r1], -r1, asr #9
    5188:	movwls	r9, #63500	; 0xf80c
    518c:	ldc	7, cr15, [r4, #1008]!	; 0x3f0
    5190:	orrlt	r9, r8, pc, lsl #22
    5194:	svcne	0x000cf854
    5198:	mvnsle	r2, r0, lsl #18
    519c:	strbmi	r9, [r4], -ip, lsl #18
    51a0:			; <UNDEFINED> instruction: 0xf8dd2273
    51a4:	strbpl	r8, [sl], #52	; 0x34
    51a8:	bmi	9befe8 <fchmod@plt+0x9bcd94>
    51ac:	ldmib	sl, {r1, r2, fp, ip, pc}^
    51b0:	stmpl	r2, {r0, r8, ip, sp}
    51b4:	pkhbt	r6, r7, r1
    51b8:	strtmi	r4, [r2], -r2, lsr #18
    51bc:	ldrdcc	lr, [r1], -r2
    51c0:			; <UNDEFINED> instruction: 0xf8dd4644
    51c4:			; <UNDEFINED> instruction: 0x460a8034
    51c8:	stmpl	sl, {r1, r2, r8, fp, ip, pc}
    51cc:			; <UNDEFINED> instruction: 0xe67b6010
    51d0:	ldrbtcc	pc, [fp], #2205	; 0x89d	; <UNPREDICTABLE>
    51d4:			; <UNDEFINED> instruction: 0xf47f2b2e
    51d8:	movwcs	sl, #3672	; 0xe58
    51dc:	ldrbtcc	pc, [fp], #2189	; 0x88d	; <UNPREDICTABLE>
    51e0:	movwls	r2, #54017	; 0xd301
    51e4:	blls	33eb30 <fchmod@plt+0x33c8dc>
    51e8:	blcs	2365c <fchmod@plt+0x21408>
    51ec:	mcrge	4, 2, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
    51f0:	vpmin.s8	d20, d0, d4
    51f4:			; <UNDEFINED> instruction: 0xf04f1109
    51f8:			; <UNDEFINED> instruction: 0xf7ff0c01
    51fc:	blls	333900 <fchmod@plt+0x3316ac>
    5200:	blcs	23474 <fchmod@plt+0x21220>
    5204:			; <UNDEFINED> instruction: 0xe631d0f4
    5208:	movwls	r2, #54017	; 0xd301
    520c:	bmi	37eb08 <fchmod@plt+0x37c8b4>
    5210:			; <UNDEFINED> instruction: 0xe6544653
    5214:	vst1.8	{d25-d26}, [pc], r2
    5218:	andsvs	r7, r3, r4, lsl #7
    521c:	ldmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5220:	andeq	r3, r0, r2, ror #24
    5224:	andeq	r5, r1, r8, lsl #12
    5228:	andeq	r3, r0, r0, lsl ip
    522c:			; <UNDEFINED> instruction: 0x000155b4
    5230:	andeq	r3, r0, sl, asr #23
    5234:	andeq	r5, r1, r2, ror r5
    5238:	muleq	r0, ip, fp
    523c:	andeq	r3, r0, r6, asr #22
    5240:	andeq	r3, r0, lr, lsl fp
    5244:	strdeq	r0, [r0], -r8
    5248:	svcmi	0x00f0e92d
    524c:	ldcmi	0, cr11, [r9], #620	; 0x26c
    5250:	ldrbtmi	r4, [ip], #-2745	; 0xfffff547
    5254:	stmiapl	r2!, {r0, r3, r4, r5, r7, r8, r9, fp, lr}
    5258:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    525c:			; <UNDEFINED> instruction: 0xf04f9219
    5260:	andsvs	r0, r8, r0, lsl #4
    5264:			; <UNDEFINED> instruction: 0xf0002900
    5268:	stmdavs	r8, {r4, r5, r8, pc}
    526c:	bleq	2416a8 <fchmod@plt+0x23f454>
    5270:	ldcmi	0, cr9, [r3, #8]!
    5274:			; <UNDEFINED> instruction: 0xf7fc4658
    5278:	ldrbtmi	lr, [sp], #-3656	; 0xfffff1b8
    527c:	rsbvs	r2, sl, #536870912	; 0x20000000
    5280:	stmdbvs	r3, {r0, r6, r7, fp, sp, lr}^
    5284:	stmdavs	r4, {r1, r2, r7, fp, sp, lr}^
    5288:	msrvc	SPSR_fs, #805306368	; 0x30000000
    528c:	stmdavs	r1, {r0, r3, r5, r7, r8, r9, sp, lr}
    5290:	stmdbvs	r3, {r0, r1, r3, r5, r6, r7, r8, r9, sp, lr}
    5294:	movwcc	r6, #4526	; 0x11ae
    5298:	smlabtmi	r7, r5, r9, lr
    529c:	movwcs	r6, #875	; 0x36b
    52a0:	tstcc	r0, #3227648	; 0x314000
    52a4:	tstcc	r2, #3227648	; 0x314000
    52a8:	tstcc	r4, #3227648	; 0x314000
    52ac:	movwcc	lr, #14789	; 0x39c5
    52b0:	stmib	r5, {r0, r1, r3, r5, r6, r8, sp, lr}^
    52b4:			; <UNDEFINED> instruction: 0xf7fe3301
    52b8:	stmdacs	r0, {r0, r2, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    52bc:	addhi	pc, r7, r0, asr #32
    52c0:	blcs	5f474 <fchmod@plt+0x5d220>
    52c4:	addhi	pc, r3, r0, lsl #6
    52c8:	ldrdls	pc, [r8], -r5
    52cc:	svceq	0x0001f1b9
    52d0:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, fp, ip, lr, pc}^
    52d4:	ldclle	12, cr2, [sl], #-4
    52d8:			; <UNDEFINED> instruction: 0x8010f8d5
    52dc:	svceq	0x0001f1b8
    52e0:	blvs	ffb7c4bc <fchmod@plt+0xffb7a268>
    52e4:	svclt	0x00b82d00
    52e8:	sfmcs	f4, 2, [r4, #-436]	; 0xfffffe4c
    52ec:	strbcc	fp, [r4, #-4056]!	; 0xfffff028
    52f0:	svcmi	0x0094dc5d
    52f4:	blvs	1e964f8 <fchmod@plt+0x1e942a4>
    52f8:			; <UNDEFINED> instruction: 0x0114e9d7
    52fc:	blvs	fef93b08 <fchmod@plt+0xfef918b4>
    5300:	stmdane	sl!, {r4, sl, lr}^
    5304:	ldrmi	r9, [r1], -r1, lsl #4
    5308:	strdls	r6, [r7], -sl
    530c:	tstls	r8, r6, lsl r4
    5310:	blcs	2ab30 <fchmod@plt+0x288dc>
    5314:	b	153985c <fchmod@plt+0x1537608>
    5318:	ldmdbvs	r9!, {r3, r9}^
    531c:	svclt	0x000c4618
    5320:	andcs	r2, r0, #268435456	; 0x10000000
    5324:	svclt	0x00082900
    5328:	ldrmi	r2, [r9], -r0, lsl #4
    532c:	cmple	r3, r0, lsl #20
    5330:			; <UNDEFINED> instruction: 0xf04f4f85
    5334:	andls	r3, fp, #-268435441	; 0xf000000f
    5338:	mvfeqe	f7, #5.0
    533c:	cfstrsge	mvf4, [lr, #-508]	; 0xfffffe04
    5340:	ldcvs	6, cr4, [sl], #968	; 0x3c8
    5344:	ldrmi	r4, [sl], #-1708	; 0xfffff954
    5348:	ldmib	r7, {r0, r2, r9, ip, pc}^
    534c:	ldrmi	r3, [r0], #-528	; 0xfffffdf0
    5350:	andls	r4, r4, fp, lsl #8
    5354:	ldm	lr!, {r0, r1, r8, r9, ip, pc}
    5358:	stmia	ip!, {r0, r1, r2, r3}
    535c:	ldm	lr!, {r0, r1, r2, r3}
    5360:	stmia	ip!, {r0, r1, r2, r3}
    5364:	ldm	lr, {r0, r1, r2, r3}
    5368:	stm	ip, {r0, r1, r2}
    536c:	ldrbmi	r0, [r0], -r7
    5370:	stcl	7, cr15, [r0], #1008	; 0x3f0
    5374:	andcc	r9, r1, r2
    5378:	blx	fed39468 <fchmod@plt+0xfed37214>
    537c:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    5380:	svceq	0x0000f1b8
    5384:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    5388:			; <UNDEFINED> instruction: 0xf0402c00
    538c:	stmdals	r2, {r1, r5, r7, pc}
    5390:	svceq	0x0000f1b9
    5394:	bmi	1b798d8 <fchmod@plt+0x1b77684>
    5398:	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
    539c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    53a0:	subsmi	r9, sl, r9, lsl fp
    53a4:	sbchi	pc, r2, r0, asr #32
    53a8:	pop	{r0, r1, r3, r4, ip, sp, pc}
    53ac:	stclcs	15, cr8, [r3, #-960]!	; 0xfffffc40
    53b0:	vqrdmlsh.s32	d11, d21, d8[0]
    53b4:	ldr	r7, [ip, ip, ror #10]
    53b8:	ldrbtmi	r4, [fp], #-2917	; 0xfffff49b
    53bc:	ldmibvs	fp, {r1, r3, r4, r6, r9, fp, sp, lr}
    53c0:			; <UNDEFINED> instruction: 0xf0002a01
    53c4:	bcs	a5678 <fchmod@plt+0xa3424>
    53c8:	blcs	5f97e0 <fchmod@plt+0x5f758c>
    53cc:			; <UNDEFINED> instruction: 0xf04fd90b
    53d0:			; <UNDEFINED> instruction: 0xe7e030ff
    53d4:			; <UNDEFINED> instruction: 0xf0402a00
    53d8:	cdpne	0, 5, cr8, cr10, cr11, {5}
    53dc:	ldmle	r6!, {r0, r1, r3, r9, fp, sp}^
    53e0:	svclt	0x00082b0c
    53e4:	bmi	16cdfec <fchmod@plt+0x16cbd98>
    53e8:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    53ec:	ldr	r0, [pc, r7, lsl #2]
    53f0:	svceq	0x0000f1b9
    53f4:	stcgt	0, cr13, [pc, #-940]	; 5050 <fchmod@plt+0x2dfc>
    53f8:			; <UNDEFINED> instruction: 0xf8d746d4
    53fc:	stmia	ip!, {r3, r5, sp, lr, pc}
    5400:	stcgt	0, cr0, [pc, #-60]	; 53cc <fchmod@plt+0x3178>
    5404:	andeq	lr, pc, ip, lsr #17
    5408:	muleq	r7, r5, r8
    540c:	blcs	11ac018 <fchmod@plt+0x11a9dc4>
    5410:	andeq	lr, r7, ip, lsl #17
    5414:	svclt	0x00d94650
    5418:			; <UNDEFINED> instruction: 0xf5ae3601
    541c:			; <UNDEFINED> instruction: 0xf10663b4
    5420:			; <UNDEFINED> instruction: 0xf50e36ff
    5424:			; <UNDEFINED> instruction: 0x960663b4
    5428:			; <UNDEFINED> instruction: 0xf7fc62bb
    542c:	andls	lr, r2, r4, lsl #25
    5430:			; <UNDEFINED> instruction: 0xd1a23001
    5434:	blmi	123f368 <fchmod@plt+0x123d114>
    5438:	vmin.s8	q10, q4, q4
    543c:	vmov.i16	d21, #95	; 0x005f
    5440:	ldrbtmi	r1, [fp], #-2283	; 0xfffff715
    5444:	bvs	fe70e93c <fchmod@plt+0xfe70c6e8>
    5448:	mcr	7, 0, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
    544c:	blx	16bc76 <fchmod@plt+0x169a22>
    5450:	stmdbvs	r3, {r2, sl, ip, sp, lr, pc}^
    5454:	msrvc	(UNDEF: 107), r3
    5458:	vpmin.s8	<illegal reg q0.5>, q9, <illegal reg q1.5>
    545c:	blx	fe221e12 <fchmod@plt+0xfe21fbbe>
    5460:	b	13e2c6c <fchmod@plt+0x13e0a18>
    5464:	blx	fe2247f2 <fchmod@plt+0xfe22259e>
    5468:	addne	r7, r9, r2, lsl #16
    546c:	streq	lr, [r2, r1, asr #23]!
    5470:	ldrsbne	r1, [r1, #-114]!	; 0xffffff8e
    5474:	bl	fe85fb94 <fchmod@plt+0xfe85d940>
    5478:	bl	feb08cb0 <fchmod@plt+0xfeb06a5c>
    547c:	stmdbls	sl, {r0, sl, fp}
    5480:	rsbne	lr, r8, #198656	; 0x30800
    5484:	vfmseq.f32	s28, s28, s30
    5488:	ldrmi	r1, [r4], #2953	; 0xb89
    548c:	bl	ff396578 <fchmod@plt+0xff394324>
    5490:	bl	fe846f20 <fchmod@plt+0xfe844ccc>
    5494:	vhsub.s8	d16, d0, d12
    5498:	ldrtmi	r1, [r2], #-1901	; 0xfffff893
    549c:	stmvs	r6, {r0, r2, r8, fp, ip, pc}
    54a0:	ldceq	0, cr15, [r8], {79}	; 0x4f
    54a4:	movwcs	pc, #15111	; 0x3b07	; <UNPREDICTABLE>
    54a8:	stmdavs	r2, {r1, r2, r3, r7, r8, r9, fp, ip}^
    54ac:	stmdbls	r4, {r0, r1, r2, fp, sp, lr}
    54b0:	andvs	pc, r3, ip, lsl #22
    54b4:	bls	cbee0 <fchmod@plt+0xc9c8c>
    54b8:	blne	ff4ac0c8 <fchmod@plt+0xff4a9e74>
    54bc:	andne	pc, r0, r5, lsl #22
    54c0:	andcs	pc, r0, r5, lsl #22
    54c4:	ldrmi	r4, [r8], #-1056	; 0xfffffbe0
    54c8:	strmi	lr, [r8], -r5, ror #14
    54cc:	ldcl	7, cr15, [r2], #-1008	; 0xfffffc10
    54d0:	stmdbmi	r2!, {r2, r3, r6, r7, r9, sl, sp, lr, pc}
    54d4:	ldrmi	pc, [r3], #578	; 0x242
    54d8:	vqdmull.s<illegal width 8>	<illegal reg q12.5>, d9, d9
    54dc:	ldrbtmi	r2, [r9], #-1097	; 0xfffffbb7
    54e0:	ldrbmi	r9, [r0], -r6, lsl #20
    54e4:	movwne	lr, #47569	; 0xb9d1
    54e8:	stmdbcs	r0, {r0, r1, r3, r4, r6, r8, r9, fp, ip}
    54ec:	stmdbcc	r1, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    54f0:	bl	ff052114 <fchmod@plt+0xff04fec0>
    54f4:	blx	fe105c02 <fchmod@plt+0xfe1039ae>
    54f8:	ldrbne	r4, [ip, r3, lsl #10]
    54fc:	bl	ff116578 <fchmod@plt+0xff114324>
    5500:	bl	ff10679c <fchmod@plt+0xff104548>
    5504:	blne	6c681c <fchmod@plt+0x6c45c8>
    5508:	ldrmi	r4, [r3], #-1035	; 0xfffffbf5
    550c:			; <UNDEFINED> instruction: 0xf7fc9306
    5510:	andls	lr, r2, r2, lsl ip
    5514:			; <UNDEFINED> instruction: 0xf47f3001
    5518:	smmlar	r8, sl, pc, sl	; <UNPREDICTABLE>
    551c:	bcs	2cce8c <fchmod@plt+0x2cac38>
    5520:	svcge	0x0055f63f
    5524:	svclt	0x00182b0c
    5528:	ldrb	r3, [ip, -ip, lsl #6]
    552c:	stcl	7, cr15, [r0], #-1008	; 0xfffffc10
    5530:	mrc	7, 2, APSR_nzcv, cr4, cr12, {7}
    5534:	andeq	r5, r1, sl, ror fp
    5538:	strdeq	r0, [r0], -r4
    553c:	strdeq	r8, [r1], -r8	; <UNPREDICTABLE>
    5540:	ldrdeq	r8, [r1], -r6
    5544:	andeq	r8, r1, ip, asr r9
    5548:	andeq	r8, r1, r4, lsl r9
    554c:	andeq	r5, r1, r2, lsr sl
    5550:	muleq	r1, r6, r8
    5554:	andeq	r8, r1, r8, ror #16
    5558:	andeq	r8, r1, lr, lsl #16
    555c:	andeq	r8, r1, r2, ror r7
    5560:	ldrblt	fp, [r8, #776]!	; 0x308
    5564:	stmdavc	r4, {r1, r2, r9, sl, lr}
    5568:			; <UNDEFINED> instruction: 0x460fb1dc
    556c:	strtmi	r4, [r1], -r5, lsl #12
    5570:			; <UNDEFINED> instruction: 0xf815e002
    5574:	teqlt	r9, r1, lsl #30
    5578:			; <UNDEFINED> instruction: 0xf7fc4638
    557c:	stmdacs	r0, {r5, r8, sl, fp, sp, lr, pc}
    5580:			; <UNDEFINED> instruction: 0xf04fd0f7
    5584:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    5588:	stcl	7, cr15, [lr], #1008	; 0x3f0
    558c:	and	r6, r2, r2, lsl #16
    5590:	svcmi	0x0001f816
    5594:			; <UNDEFINED> instruction: 0xf832b12c
    5598:	ldrbeq	r3, [fp], #-20	; 0xffffffec
    559c:	strdcs	sp, [r1], -r8
    55a0:			; <UNDEFINED> instruction: 0x4620bdf8
    55a4:			; <UNDEFINED> instruction: 0xf04fbdf8
    55a8:			; <UNDEFINED> instruction: 0x477030ff
    55ac:			; <UNDEFINED> instruction: 0x460eb5f0
    55b0:	adcslt	r4, r7, r0, lsr sp
    55b4:	mcrcs	12, 6, r4, cr8, cr0, {1}
    55b8:	ldmdbmi	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
    55bc:	strmi	r4, [r7], -r3, lsl #12
    55c0:	ldrbtmi	r5, [r9], #-2348	; 0xfffff6d4
    55c4:	andeq	pc, r1, pc, asr #32
    55c8:	strbcs	fp, [r8], r8, lsr #30
    55cc:	ldrtls	r6, [r5], #-2084	; 0xfffff7dc
    55d0:	streq	pc, [r0], #-79	; 0xffffffb1
    55d4:			; <UNDEFINED> instruction: 0xf7fc4c2a
    55d8:	blmi	ac0ae0 <fchmod@plt+0xabe88c>
    55dc:	cfstrsge	mvf4, [r3, #-496]	; 0xfffffe10
    55e0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    55e4:	bl	feb435dc <fchmod@plt+0xfeb41388>
    55e8:	ldrtmi	r4, [r2], -r7, lsr #22
    55ec:	biccs	r4, r8, r8, lsr #12
    55f0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    55f4:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    55f8:	andle	r4, r9, r5, lsl #5
    55fc:	blmi	797e90 <fchmod@plt+0x795c3c>
    5600:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5604:	blls	d5f674 <fchmod@plt+0xd5d420>
    5608:	teqle	r0, sl, asr r0
    560c:	ldcllt	0, cr11, [r0, #220]!	; 0xdc
    5610:			; <UNDEFINED> instruction: 0xf7fc210a
    5614:			; <UNDEFINED> instruction: 0x4604ecd4
    5618:	rscle	r2, pc, r0, lsl #16
    561c:	andvc	r2, r3, r0, lsl #6
    5620:	mulcs	ip, sp, r8
    5624:	bcs	29e30 <fchmod@plt+0x27bdc>
    5628:			; <UNDEFINED> instruction: 0xf7fcd0e8
    562c:	bls	808ac <fchmod@plt+0x7e658>
    5630:	stmdavs	r0, {r0, r1, r5, r6, r9, sl, fp, ip}
    5634:	ldmdavc	ip, {r0, r2, sp, lr, pc}
    5638:			; <UNDEFINED> instruction: 0xf8303b01
    563c:	strteq	r4, [r4], #20
    5640:	adcmi	sp, fp, #8388608	; 0x800000
    5644:	rscsle	r4, r6, #26214400	; 0x1900000
    5648:	subvc	r2, fp, r0, lsl #6
    564c:			; <UNDEFINED> instruction: 0xf815e002
    5650:	tstlt	sl, r1, lsl #30
    5654:	andscc	pc, r2, r0, lsr r8	; <UNPREDICTABLE>
    5658:	ldrbtle	r0, [r8], #1179	; 0x49b
    565c:	strtmi	r3, [r9], -r1, lsl #28
    5660:			; <UNDEFINED> instruction: 0x46324638
    5664:	stcl	7, cr15, [ip], #1008	; 0x3f0
    5668:	ldrpl	r2, [fp, #768]!	; 0x300
    566c:			; <UNDEFINED> instruction: 0xf7fce7c6
    5670:	svclt	0x0000ebc0
    5674:	andeq	r5, r1, r4, lsl r8
    5678:	strdeq	r0, [r0], -r4
    567c:	andeq	r3, r0, r6, asr #24
    5680:	strdeq	r5, [r1], -r0
    5684:	andeq	r0, r0, r8, lsl r2
    5688:	andeq	r0, r0, r0, lsl r2
    568c:	andeq	r5, r1, ip, asr #15
    5690:	blmi	617ef4 <fchmod@plt+0x615ca0>
    5694:	ldrblt	r4, [r0, #1146]!	; 0x47a
    5698:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    569c:	strmi	r4, [lr], -r4, lsl #12
    56a0:	ldmdavs	fp, {r8, r9, sl, sp}
    56a4:			; <UNDEFINED> instruction: 0xf04f9301
    56a8:			; <UNDEFINED> instruction: 0xf7fc0300
    56ac:	ldrtmi	lr, [sl], -ip, lsr #25
    56b0:	strmi	r4, [r5], -r9, ror #12
    56b4:	eorvs	r4, pc, r0, lsr #12
    56b8:	bl	ac36b0 <fchmod@plt+0xac145c>
    56bc:	orrslt	r7, fp, r3, lsr #16
    56c0:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    56c4:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    56c8:	andle	r2, sp, r2, lsr #20
    56cc:	andcs	r6, r1, r0, lsr r0
    56d0:	blmi	217efc <fchmod@plt+0x215ca8>
    56d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    56d8:	blls	5f748 <fchmod@plt+0x5d4f4>
    56dc:	qaddle	r4, sl, r5
    56e0:	ldcllt	0, cr11, [r0, #12]!
    56e4:			; <UNDEFINED> instruction: 0xe7f34638
    56e8:			; <UNDEFINED> instruction: 0xe7f14618
    56ec:	bl	fe0436e4 <fchmod@plt+0xfe041490>
    56f0:	andeq	r5, r1, r8, lsr r7
    56f4:	strdeq	r0, [r0], -r4
    56f8:	strdeq	r5, [r1], -r8
    56fc:	ldrbmi	r6, [r0, -r0, lsl #16]!
    5700:	ldmdavs	fp, {r0, r1, fp, sp, lr}^
    5704:	stmdavs	sl, {r0, r1, r3, r5, r6, r8, ip, sp, pc}
    5708:	teqlt	sl, r2, asr r8
    570c:	ldmvs	r3, {r0, r3, r4, r7, fp, sp, lr}
    5710:	movwle	r4, #12953	; 0x3299
    5714:	andcs	fp, r1, ip, lsl #31
    5718:	ldrbmi	r2, [r0, -r0]!
    571c:	rscscc	pc, pc, pc, asr #32
    5720:	andcs	r4, r1, r0, ror r7
    5724:	svclt	0x00004770
    5728:	eorsle	r2, r7, r0, lsl #16
    572c:			; <UNDEFINED> instruction: 0x460db530
    5730:	addlt	r4, r3, ip, lsl r9
    5734:	stmdavs	r0, {r2, r9, sl, lr}
    5738:	tstls	r1, r9, ror r4
    573c:			; <UNDEFINED> instruction: 0xff10f7ff
    5740:	eorle	r3, r8, r1
    5744:	stmdavs	r0!, {r0, r8, fp, ip, pc}^
    5748:			; <UNDEFINED> instruction: 0xff0af7ff
    574c:	eorle	r3, r2, r1
    5750:	movwcc	r6, #6307	; 0x18a3
    5754:	stmiavs	r3!, {r0, r1, r2, r3, r4, ip, lr, pc}^
    5758:	andsle	r3, ip, r1, lsl #6
    575c:	stmdbvs	r0!, {r0, r8, fp, ip, pc}
    5760:	mrc2	7, 7, pc, cr14, cr15, {7}
    5764:	andsle	r3, r6, r1
    5768:	stmdbvs	r0!, {r0, r8, fp, ip, pc}^
    576c:	mrc2	7, 7, pc, cr8, cr15, {7}
    5770:	andsle	r3, r0, r1
    5774:	stmibvs	r0!, {r0, r8, fp, ip, pc}
    5778:	mrc2	7, 7, pc, cr2, cr15, {7}
    577c:	andle	r3, sl, r1
    5780:	strtmi	r4, [r0], -r9, lsr #12
    5784:	stc	7, cr15, [r2], {252}	; 0xfc
    5788:			; <UNDEFINED> instruction: 0xf04f3001
    578c:	svclt	0x001830ff
    5790:	andlt	r2, r3, r0
    5794:			; <UNDEFINED> instruction: 0xf04fbd30
    5798:	udf	#41743	; 0xa30f
    579c:	rscscc	pc, pc, pc, asr #32
    57a0:	svclt	0x00004770
    57a4:	ldrdeq	r3, [r0], -ip
    57a8:	blt	fef417b0 <fchmod@plt+0xfef3f55c>
    57ac:	stmlt	r2, {ip, sp, lr, pc}
    57b0:	stmialt	r0!, {ip, sp, lr, pc}
    57b4:	stmdami	r2, {r0, r9, sl, lr}
    57b8:			; <UNDEFINED> instruction: 0xf0014478
    57bc:	svclt	0x0000b891
    57c0:	andeq	r5, r1, ip, ror #18
    57c4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    57c8:	svclt	0x00004770
    57cc:	andeq	r5, r1, lr, asr r9
    57d0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    57d4:	stmialt	r8!, {r0, ip, sp, lr, pc}
    57d8:	andeq	r5, r1, r2, asr r9
    57dc:	stmdami	r2, {r0, r9, sl, lr}
    57e0:			; <UNDEFINED> instruction: 0xf0014478
    57e4:	svclt	0x0000b911
    57e8:	andeq	r5, r1, r4, asr #18
    57ec:	stmdami	r2, {r0, r9, sl, lr}
    57f0:			; <UNDEFINED> instruction: 0xf0014478
    57f4:	svclt	0x0000bd61
    57f8:	andeq	r5, r1, r4, lsr r9
    57fc:			; <UNDEFINED> instruction: 0x4604b538
    5800:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    5804:			; <UNDEFINED> instruction: 0x461d4618
    5808:	ldc2l	0, cr15, [sl, #-4]!
    580c:	stmvs	r3, {r1, sp, lr, pc}
    5810:	andle	r4, r4, r3, lsr #5
    5814:			; <UNDEFINED> instruction: 0xf0014628
    5818:	stmdacs	r0, {r0, r1, r2, r7, r8, sl, fp, ip, sp, lr, pc}
    581c:	ldfltd	f5, [r8, #-988]!	; 0xfffffc24
    5820:	andeq	r5, r1, r2, lsr #18
    5824:	stmdami	r2, {r0, r9, sl, lr}
    5828:			; <UNDEFINED> instruction: 0xf0014478
    582c:	svclt	0x0000bb81
    5830:	strdeq	r5, [r1], -ip
    5834:	stmdami	r2, {r0, r9, sl, lr}
    5838:			; <UNDEFINED> instruction: 0xf0014478
    583c:	svclt	0x0000bcc1
    5840:	andeq	r5, r1, ip, ror #17
    5844:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5848:	ldcllt	0, cr15, [sl, #-4]
    584c:	ldrdeq	r5, [r1], -lr
    5850:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5854:	stcllt	0, cr15, [r8, #-4]!
    5858:	ldrdeq	r5, [r1], -r2
    585c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5860:	blt	ffac186c <fchmod@plt+0xffabf618>
    5864:	andeq	r5, r1, r6, asr #17
    5868:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    586c:	blt	ffdc1878 <fchmod@plt+0xffdbf624>
    5870:			; <UNDEFINED> instruction: 0x000158ba
    5874:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    5878:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    587c:	svclt	0x00004770
    5880:	andeq	r5, r1, lr, lsr #17
    5884:	stmdami	r2, {r0, r9, sl, lr}
    5888:			; <UNDEFINED> instruction: 0xf0014478
    588c:	svclt	0x0000bc77
    5890:	muleq	r1, ip, r8
    5894:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5898:	svclt	0x00004770
    589c:	andeq	r5, r1, lr, lsl #17
    58a0:	stmdami	r3, {r1, r8, fp, lr}
    58a4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    58a8:	ldmiblt	ip, {r0, ip, sp, lr, pc}^
    58ac:			; <UNDEFINED> instruction: 0xfffffe59
    58b0:	andeq	r5, r1, lr, ror r8
    58b4:			; <UNDEFINED> instruction: 0x4604b538
    58b8:			; <UNDEFINED> instruction: 0xf7fc6800
    58bc:	stmdavs	r5!, {r4, r6, r9, fp, sp, lr, pc}^
    58c0:			; <UNDEFINED> instruction: 0x4628b155
    58c4:	bl	1d438bc <fchmod@plt+0x1d41668>
    58c8:	strmi	r2, [r2], -r0, lsl #2
    58cc:			; <UNDEFINED> instruction: 0xf7fc4628
    58d0:	stmdavs	r0!, {r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    58d4:	b	10c38cc <fchmod@plt+0x10c1678>
    58d8:			; <UNDEFINED> instruction: 0xf7fc6920
    58dc:	stmdbvs	r0!, {r6, r9, fp, sp, lr, pc}^
    58e0:	b	f438d8 <fchmod@plt+0xf41684>
    58e4:			; <UNDEFINED> instruction: 0xf7fc69a0
    58e8:			; <UNDEFINED> instruction: 0x4620ea3a
    58ec:	ldrhtmi	lr, [r8], -sp
    58f0:	blt	cc38e8 <fchmod@plt+0xcc1694>
    58f4:	tstcs	r1, r8, lsr r5
    58f8:	andscs	r4, ip, r5, lsl #12
    58fc:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5900:	movwlt	r4, #34308	; 0x8604
    5904:	movwcs	lr, #10709	; 0x29d5
    5908:	stmib	r4, {r3, r5, fp, sp, lr}^
    590c:			; <UNDEFINED> instruction: 0xf7fc2302
    5910:	strmi	lr, [r3], -sl, ror #20
    5914:	biclt	r6, r8, r0, lsr #32
    5918:			; <UNDEFINED> instruction: 0xf7fc6868
    591c:	strmi	lr, [r3], -r4, ror #20
    5920:	orrslt	r6, r8, r0, rrx
    5924:			; <UNDEFINED> instruction: 0xf7fc6928
    5928:			; <UNDEFINED> instruction: 0x4603ea5e
    592c:	cmnlt	r8, r0, lsr #2
    5930:			; <UNDEFINED> instruction: 0xf7fc6968
    5934:			; <UNDEFINED> instruction: 0x4603ea58
    5938:	teqlt	r8, r0, ror #2
    593c:			; <UNDEFINED> instruction: 0xf7fc69a8
    5940:			; <UNDEFINED> instruction: 0x4603ea52
    5944:	smlatblt	r8, r0, r1, r6
    5948:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    594c:	ldrmi	r4, [ip], -r0, lsr #12
    5950:			; <UNDEFINED> instruction: 0xffb0f7ff
    5954:	svclt	0x0000e7f8
    5958:	tstcs	r1, lr, lsl #8
    595c:	addlt	fp, r9, r0, ror r5
    5960:	blge	3592e4 <fchmod@plt+0x357090>
    5964:			; <UNDEFINED> instruction: 0x46044d5f
    5968:			; <UNDEFINED> instruction: 0xf853447e
    596c:	stmdage	r6, {r2, r8, r9, fp, sp}
    5970:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
    5974:			; <UNDEFINED> instruction: 0xf04f9507
    5978:	movwls	r0, #21760	; 0x5500
    597c:	bl	13c3974 <fchmod@plt+0x13c1720>
    5980:	ldrbtmi	r4, [sp], #-3417	; 0xfffff2a7
    5984:	blle	acf98c <fchmod@plt+0xacd738>
    5988:	ldrbtmi	r4, [lr], #-3672	; 0xfffff1a8
    598c:	stcne	8, cr6, [r1], {48}	; 0x30
    5990:	mcrrne	0, 5, sp, r3, cr4
    5994:	stccs	0, cr13, [r3], {3}
    5998:	stccs	0, cr13, [r0], {68}	; 0x44
    599c:	tstcs	r0, r6, lsr r0
    59a0:			; <UNDEFINED> instruction: 0xf7fc2006
    59a4:	movtlt	lr, #35746	; 0x8ba2
    59a8:	b	7439a0 <fchmod@plt+0x74174c>
    59ac:	stmdacs	r0, {r2, r9, sl, lr}
    59b0:	addhi	pc, r6, r0
    59b4:	andcs	r4, r6, lr, asr #18
    59b8:			; <UNDEFINED> instruction: 0xf7fc4479
    59bc:	bmi	138081c <fchmod@plt+0x137e5c8>
    59c0:	tstcs	r1, r6, lsl #22
    59c4:	andcs	r4, r4, sl, ror r4
    59c8:	bl	fe2439c0 <fchmod@plt+0xfe24176c>
    59cc:	andcs	r4, r6, r1, lsr #12
    59d0:	bl	fe2c39c8 <fchmod@plt+0xfe2c1774>
    59d4:			; <UNDEFINED> instruction: 0xf7fc4620
    59d8:	stmdals	r6, {r1, r6, r7, r8, fp, sp, lr, pc}
    59dc:	ldmib	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59e0:	blmi	10182fc <fchmod@plt+0x10160a8>
    59e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    59e8:	blls	1dfa58 <fchmod@plt+0x1dd804>
    59ec:	qdsuble	r4, sl, r5
    59f0:	andlt	r2, r9, r0
    59f4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    59f8:	ldrbmi	fp, [r0, -r3]!
    59fc:	tstcs	r1, pc, lsr sl
    5a00:	andcs	r9, r4, r6, lsl #22
    5a04:			; <UNDEFINED> instruction: 0xf7fc447a
    5a08:	strb	lr, [r6, sl, ror #22]!
    5a0c:	strtmi	r9, [r3], -r6, lsl #20
    5a10:	msrmi	(UNDEF: 98), r0
    5a14:	stmib	sp, {r1, sl, ip, pc}^
    5a18:			; <UNDEFINED> instruction: 0xf7fc4400
    5a1c:	stmdacs	r0, {r1, r2, r7, r8, r9, fp, sp, lr, pc}
    5a20:			; <UNDEFINED> instruction: 0xe7daddbd
    5a24:	bls	18e62c <fchmod@plt+0x18c3d8>
    5a28:	cmpmi	r3, r0, asr #4	; <UNPREDICTABLE>
    5a2c:	movwcc	lr, #6605	; 0x19cd
    5a30:			; <UNDEFINED> instruction: 0xf7fc9300
    5a34:	stmdacs	r0, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    5a38:			; <UNDEFINED> instruction: 0xe7ceddb1
    5a3c:	stmib	sl!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a40:	eorsvs	r1, r0, r2, asr #24
    5a44:			; <UNDEFINED> instruction: 0xf7fcd1a7
    5a48:	stmdavs	r2, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    5a4c:	cmpeq	sp, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
    5a50:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    5a54:	svclt	0x00182a16
    5a58:	adcle	r2, r0, r0, lsl #22
    5a5c:	andcs	r4, r5, #40, 18	; 0xa0000
    5a60:	ldrbtmi	r2, [r9], #-0
    5a64:	ldmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a68:	stmiapl	fp!, {r1, r2, r5, r8, r9, fp, lr}^
    5a6c:			; <UNDEFINED> instruction: 0xf7fc6819
    5a70:	smlatbcs	r0, sl, fp, lr
    5a74:			; <UNDEFINED> instruction: 0xf7fc2006
    5a78:			; <UNDEFINED> instruction: 0xb1b8eb38
    5a7c:	ldmib	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a80:			; <UNDEFINED> instruction: 0xb3284605
    5a84:	andcs	r4, r6, r0, lsr #18
    5a88:			; <UNDEFINED> instruction: 0xf7fc4479
    5a8c:	bmi	80074c <fchmod@plt+0x7fe4f8>
    5a90:	andcs	r2, r4, r1, lsl #2
    5a94:			; <UNDEFINED> instruction: 0xf7fc447a
    5a98:	strtmi	lr, [r9], -r2, lsr #22
    5a9c:			; <UNDEFINED> instruction: 0xf7fc2006
    5aa0:	strtmi	lr, [r8], -r4, lsr #22
    5aa4:	ldmdb	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5aa8:			; <UNDEFINED> instruction: 0xe7726830
    5aac:	andcs	r4, r4, r8, lsl sl
    5ab0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5ab4:	bl	4c3aac <fchmod@plt+0x4c1858>
    5ab8:			; <UNDEFINED> instruction: 0xe76a6830
    5abc:	ldmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ac0:	tstcs	r1, r4, lsl sl
    5ac4:	andcs	r9, r4, r6, lsl #22
    5ac8:			; <UNDEFINED> instruction: 0xf7fc447a
    5acc:	str	lr, [r4, r8, lsl #22]
    5ad0:	andcs	r4, r4, r1, lsl sl
    5ad4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5ad8:	bl	43ad0 <fchmod@plt+0x4187c>
    5adc:	smmlar	r8, r0, r8, r6
    5ae0:	andeq	r5, r1, r4, ror #8
    5ae4:	strdeq	r0, [r0], -r4
    5ae8:	andeq	r5, r1, sl, asr #8
    5aec:	andeq	r5, r1, r2, asr #23
    5af0:	andeq	r2, r0, r0, lsr #21
    5af4:	muleq	r0, r4, r8
    5af8:	andeq	r5, r1, r8, ror #7
    5afc:	andeq	r3, r0, r4, asr r8
    5b00:			; <UNDEFINED> instruction: 0x000037b6
    5b04:	andeq	r0, r0, r4, lsl #4
    5b08:	ldrdeq	r2, [r0], -r0
    5b0c:	andeq	r3, r0, r4, lsr #15
    5b10:	andeq	r3, r0, r6, lsl #15
    5b14:	muleq	r0, r0, r7
    5b18:	andeq	r3, r0, r2, ror #14
    5b1c:	blmi	8d83ac <fchmod@plt+0x8d6158>
    5b20:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
    5b24:	addlt	r4, r3, r2, lsr #26
    5b28:			; <UNDEFINED> instruction: 0x460458d3
    5b2c:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    5b30:			; <UNDEFINED> instruction: 0xf04f9301
    5b34:	movwcs	r0, #768	; 0x300
    5b38:	stmdavc	fp!, {r8, r9, ip, pc}
    5b3c:	stmdavc	r8!, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    5b40:	bmi	7341c8 <fchmod@plt+0x731f74>
    5b44:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    5b48:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5b4c:	subsmi	r9, sl, r1, lsl #22
    5b50:	andlt	sp, r3, r8, lsr #2
    5b54:			; <UNDEFINED> instruction: 0xf7fcbd30
    5b58:	andcs	lr, r1, #13238272	; 0xca0000
    5b5c:	stmdacs	r0, {r1, r3, r5, ip, sp, lr}
    5b60:	ldrdcs	fp, [r0], -r4
    5b64:	rsbvc	r2, r8, r1
    5b68:	rscle	r2, sl, r0, lsl #16
    5b6c:	strbtmi	r4, [sl], -r0, lsr #12
    5b70:			; <UNDEFINED> instruction: 0xf7fc2100
    5b74:	stmdacs	r0, {r5, r7, r8, fp, sp, lr, pc}
    5b78:	stmdals	r0, {r0, r3, r8, r9, fp, ip, lr, pc}
    5b7c:	b	dc3b74 <fchmod@plt+0xdc1920>
    5b80:	blle	28fb88 <fchmod@plt+0x28d934>
    5b84:			; <UNDEFINED> instruction: 0xf7fc9800
    5b88:	strdcs	lr, [r0], -r4
    5b8c:			; <UNDEFINED> instruction: 0xf7fce7d9
    5b90:	stmdacs	r0, {r1, r3, r5, r6, r9, fp, sp, lr, pc}
    5b94:	strdcs	sp, [r1], -r1
    5b98:			; <UNDEFINED> instruction: 0xf7fce7d3
    5b9c:	stmdacs	r0, {r2, r5, r6, r9, fp, sp, lr, pc}
    5ba0:	udf	#36096	; 0x8d00
    5ba4:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ba8:	andeq	r5, r1, sl, lsr #5
    5bac:	strdeq	r0, [r0], -r4
    5bb0:	andeq	r8, r1, ip, ror r1
    5bb4:	andeq	r5, r1, r6, lsl #5
    5bb8:	cfstr32mi	mvfx11, [sp], {16}
    5bbc:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    5bc0:	stmdavc	r0!, {r0, r1, r3, r6, r8, ip, sp, pc}^
    5bc4:	vldrlt.16	s22, [r0, #-0]	; <UNPREDICTABLE>
    5bc8:			; <UNDEFINED> instruction: 0xf7fc2000
    5bcc:	stmdacc	r0, {r4, r9, fp, sp, lr, pc}
    5bd0:	andcs	fp, r1, r8, lsl pc
    5bd4:			; <UNDEFINED> instruction: 0xf7fcbd10
    5bd8:	movwcs	lr, #6282	; 0x188a
    5bdc:	stmdacs	r0, {r0, r1, r5, ip, sp, lr}
    5be0:	ldrdcs	fp, [r0], -r4
    5be4:	rsbvc	r2, r0, r1
    5be8:	rscle	r2, ip, r0, lsl #16
    5bec:	svclt	0x0000e7ec
    5bf0:	andeq	r8, r1, ip, ror #1
    5bf4:	blmi	10184f8 <fchmod@plt+0x10162a4>
    5bf8:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5bfc:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    5c00:	cfmsuba32mi	mvax0, mvax4, mvfx14, mvfx5
    5c04:	movwls	r6, #22555	; 0x581b
    5c08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5c0c:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c10:			; <UNDEFINED> instruction: 0x4604447e
    5c14:	bmi	eb415c <fchmod@plt+0xeb1f08>
    5c18:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
    5c1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c20:	subsmi	r9, sl, r5, lsl #22
    5c24:	strtmi	sp, [r0], -r4, ror #2
    5c28:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    5c2c:	andcs	r4, r0, r5, lsr r9
    5c30:			; <UNDEFINED> instruction: 0xf7fc4479
    5c34:	stmdage	r4, {r5, r8, fp, sp, lr, pc}
    5c38:	stmdb	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c3c:	stmdbls	r4, {r5, r6, r8, fp, ip, sp, pc}
    5c40:	bmi	c574f4 <fchmod@plt+0xc552a0>
    5c44:	ldrbtmi	r9, [sl], #-0
    5c48:			; <UNDEFINED> instruction: 0xf7fc4608
    5c4c:			; <UNDEFINED> instruction: 0x4604e896
    5c50:			; <UNDEFINED> instruction: 0xf7fc9804
    5c54:	ldrb	lr, [lr, lr, lsl #21]
    5c58:	andcs	r4, r5, #44, 22	; 0xb000
    5c5c:	andcs	r4, r0, ip, lsr #18
    5c60:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    5c64:			; <UNDEFINED> instruction: 0xf7fc681d
    5c68:	blmi	abff38 <fchmod@plt+0xabdce4>
    5c6c:	ldmpl	r3!, {r0, r1, ip, pc}^
    5c70:	movwls	r6, #10267	; 0x281b
    5c74:	stmib	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5c78:	stmdavs	r0, {r2, r9, sl, lr}
    5c7c:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5c80:	andcc	lr, r2, #3620864	; 0x374000
    5c84:	strtmi	r4, [r8], -r1, lsl #12
    5c88:	mrscs	r9, (UNDEF: 17)
    5c8c:	b	243c84 <fchmod@plt+0x241a30>
    5c90:	andcs	r2, r6, r0, lsl #2
    5c94:	b	a43c8c <fchmod@plt+0xa41a38>
    5c98:			; <UNDEFINED> instruction: 0xf7fcb1f8
    5c9c:	strmi	lr, [r5], -r4, lsr #17
    5ca0:	ldmdbmi	sp, {r3, r4, r6, r7, r8, ip, sp, pc}
    5ca4:	ldrbtmi	r2, [r9], #-6
    5ca8:	b	7c3ca0 <fchmod@plt+0x7c1a4c>
    5cac:			; <UNDEFINED> instruction: 0xf7fc6820
    5cb0:	bmi	6c0138 <fchmod@plt+0x6bdee4>
    5cb4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    5cb8:	andcs	r4, r4, r3, lsl #12
    5cbc:	b	3c3cb4 <fchmod@plt+0x3c1a60>
    5cc0:	andcs	r4, r6, r9, lsr #12
    5cc4:	b	443cbc <fchmod@plt+0x441a68>
    5cc8:			; <UNDEFINED> instruction: 0xf7fc4628
    5ccc:			; <UNDEFINED> instruction: 0xf7fce848
    5cd0:	vmlsne.f16	s28, s9, s20	; <UNPREDICTABLE>
    5cd4:	strcs	fp, [r1], #-3864	; 0xfffff0e8
    5cd8:	stmdavs	r0!, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    5cdc:	stmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ce0:	tstcs	r1, pc, lsl #20
    5ce4:			; <UNDEFINED> instruction: 0x4603447a
    5ce8:			; <UNDEFINED> instruction: 0xf7fc2004
    5cec:			; <UNDEFINED> instruction: 0xe7eee9f8
    5cf0:	ldmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cf4:	ldrdeq	r5, [r1], -r4
    5cf8:	strdeq	r0, [r0], -r4
    5cfc:			; <UNDEFINED> instruction: 0x000151bc
    5d00:			; <UNDEFINED> instruction: 0x000151b2
    5d04:			; <UNDEFINED> instruction: 0xfffffd25
    5d08:	andeq	r3, r0, lr, lsl #13
    5d0c:	andeq	r0, r0, r4, lsl #4
    5d10:	andeq	r3, r0, r6, lsl #12
    5d14:	andeq	r0, r0, r0, lsl #4
    5d18:			; <UNDEFINED> instruction: 0x000027b2
    5d1c:	andeq	r3, r0, sl, ror #11
    5d20:			; <UNDEFINED> instruction: 0x000035bc
    5d24:	blmi	cd85f4 <fchmod@plt+0xcd63a0>
    5d28:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    5d2c:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    5d30:	ldmdavs	fp, {r0, r2, r9, sl, lr}
    5d34:			; <UNDEFINED> instruction: 0xf04f9307
    5d38:			; <UNDEFINED> instruction: 0xf7fc0300
    5d3c:			; <UNDEFINED> instruction: 0xf5b0e93a
    5d40:	suble	r6, r7, #128, 30	; 0x200
    5d44:	mcrrne	12, 2, r4, r2, cr12
    5d48:	vst1.8	{d20-d22}, [pc :128], r9
    5d4c:	ldrbtmi	r6, [ip], #-896	; 0xfffffc80
    5d50:			; <UNDEFINED> instruction: 0xf7fc4620
    5d54:	andcs	lr, r0, #9043968	; 0x8a0000
    5d58:	strbtmi	r4, [r9], -r0, lsr #12
    5d5c:	stmdavc	r3, {r2, r4, r9, sl, lr}
    5d60:	bleq	143e6c <fchmod@plt+0x141c18>
    5d64:	svclt	0x00182b00
    5d68:	andle	r2, r5, sl, lsr fp
    5d6c:	svccc	0x0001f810
    5d70:	svclt	0x00182b00
    5d74:	mvnsle	r2, sl, lsr fp
    5d78:	bllt	ed2584 <fchmod@plt+0xed0330>
    5d7c:			; <UNDEFINED> instruction: 0xd1292a07
    5d80:	stmdavc	r3, {r1, fp, ip, pc}
    5d84:	mcrls	3, 0, fp, cr3, cr3, {1}
    5d88:	tstlt	fp, #3342336	; 0x330000
    5d8c:	ldmib	sp, {r0, r1, r3, r4, r8, sl, fp, lr}^
    5d90:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    5d94:	orrvs	pc, r1, r5, lsl #10
    5d98:	strvs	pc, [r0], #1285	; 0x505
    5d9c:	strcs	pc, [r0], #-2245	; 0xfffff73b
    5da0:	strcc	pc, [r4], #-2245	; 0xfffff73b
    5da4:	cdp2	0, 13, cr15, cr4, cr1, {0}
    5da8:	vrhadd.s8	d11, d21, d16
    5dac:	ldrtmi	r4, [r0], -ip, lsl #2
    5db0:	cdp2	0, 4, cr15, cr14, cr1, {0}
    5db4:	ldmib	sp, {r4, r5, r6, r8, ip, sp, pc}^
    5db8:	strtmi	r2, [r0], -r5, lsl #6
    5dbc:			; <UNDEFINED> instruction: 0xf8c59904
    5dc0:			; <UNDEFINED> instruction: 0xf8c52414
    5dc4:			; <UNDEFINED> instruction: 0xf8c51410
    5dc8:	and	r3, r4, r8, lsl r4
    5dcc:			; <UNDEFINED> instruction: 0xf8002a06
    5dd0:	vstrle	d20, [r4, #4]
    5dd4:	bmi	28dddc <fchmod@plt+0x28bb88>
    5dd8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    5ddc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5de0:	subsmi	r9, sl, r7, lsl #22
    5de4:	andlt	sp, r8, r1, lsl #2
    5de8:			; <UNDEFINED> instruction: 0xf7fcbd70
    5dec:	svclt	0x0000e802
    5df0:	andeq	r5, r1, r4, lsr #1
    5df4:	strdeq	r0, [r0], -r4
    5df8:	andeq	r7, r1, lr, asr pc
    5dfc:	andeq	r7, r1, sl, lsl pc
    5e00:	strdeq	r4, [r1], -r2
    5e04:	ldrbmi	r6, [r0, -r0, lsl #16]!
    5e08:	ldrlt	fp, [r0, #-504]!	; 0xfffffe08
    5e0c:	ldmdbmi	r0, {r0, r2, r3, r9, sl, lr}
    5e10:	strmi	fp, [r4], -r3, lsl #1
    5e14:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
    5e18:			; <UNDEFINED> instruction: 0xf7ff9101
    5e1c:	andcc	pc, r1, r1, lsr #23
    5e20:	stmdbls	r1, {r4, ip, lr, pc}
    5e24:			; <UNDEFINED> instruction: 0xf7ff6860
    5e28:	mulcc	r1, fp, fp
    5e2c:	strtmi	sp, [r9], -sl
    5e30:			; <UNDEFINED> instruction: 0xf7fc4620
    5e34:	strdcc	lr, [r1], -r2
    5e38:	rscscc	pc, pc, pc, asr #32
    5e3c:	andcs	fp, r0, r8, lsl pc
    5e40:	ldclt	0, cr11, [r0, #-12]!
    5e44:	rscscc	pc, pc, pc, asr #32
    5e48:			; <UNDEFINED> instruction: 0xf04fe7fa
    5e4c:			; <UNDEFINED> instruction: 0x477030ff
    5e50:	strdeq	r3, [r0], -lr
    5e54:	svclt	0x0088f7fb
    5e58:	stmialt	lr!, {ip, sp, lr, pc}
    5e5c:	ldmdalt	sl!, {ip, sp, lr, pc}^
    5e60:	stmdami	r2, {r0, r9, sl, lr}
    5e64:			; <UNDEFINED> instruction: 0xf0004478
    5e68:	svclt	0x0000bd3b
    5e6c:	andeq	r5, r1, r0, lsl r7
    5e70:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5e74:	svclt	0x00004770
    5e78:	andeq	r5, r1, r2, lsl #14
    5e7c:	strlt	r4, [r8, #-2054]	; 0xfffff7fa
    5e80:			; <UNDEFINED> instruction: 0xf0014478
    5e84:	tstlt	r0, sp, ror ip	; <UNPREDICTABLE>
    5e88:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}
    5e8c:			; <UNDEFINED> instruction: 0x4008e8bd
    5e90:			; <UNDEFINED> instruction: 0xf0004478
    5e94:	svclt	0x0000bd39
    5e98:	andeq	r3, r0, ip, asr r4
    5e9c:	andeq	r5, r1, r4, ror #13
    5ea0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5ea4:	stcllt	0, cr15, [r0, #-0]
    5ea8:	ldrdeq	r5, [r1], -r2
    5eac:	stmdami	r2, {r0, r9, sl, lr}
    5eb0:			; <UNDEFINED> instruction: 0xf0004478
    5eb4:	svclt	0x0000bda9
    5eb8:	andeq	r5, r1, r4, asr #13
    5ebc:	stmdami	r2, {r0, r9, sl, lr}
    5ec0:			; <UNDEFINED> instruction: 0xf0014478
    5ec4:	svclt	0x0000b9f9
    5ec8:			; <UNDEFINED> instruction: 0x000156b4
    5ecc:	stmdami	r2, {r0, r9, sl, lr}
    5ed0:			; <UNDEFINED> instruction: 0xf0014478
    5ed4:	svclt	0x0000b82d
    5ed8:	andeq	r5, r1, r4, lsr #13
    5edc:	stmdami	r2, {r0, r9, sl, lr}
    5ee0:			; <UNDEFINED> instruction: 0xf0014478
    5ee4:	svclt	0x0000b96d
    5ee8:	muleq	r1, r4, r6
    5eec:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5ef0:	blt	1c1efc <fchmod@plt+0x1bfca8>
    5ef4:	andeq	r5, r1, r6, lsl #13
    5ef8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5efc:	blt	541f08 <fchmod@plt+0x53fcb4>
    5f00:	andeq	r5, r1, sl, ror r6
    5f04:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5f08:	svclt	0x0096f000
    5f0c:	andeq	r5, r1, lr, ror #12
    5f10:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5f14:	svclt	0x00a2f000
    5f18:	andeq	r5, r1, r2, ror #12
    5f1c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    5f20:	ldreq	pc, [r8], #-2259	; 0xfffff72d
    5f24:	svclt	0x00004770
    5f28:	andeq	r5, r1, r6, asr r6
    5f2c:	stmdami	r2, {r0, r9, sl, lr}
    5f30:			; <UNDEFINED> instruction: 0xf0014478
    5f34:	svclt	0x0000b923
    5f38:	andeq	r5, r1, r4, asr #12
    5f3c:			; <UNDEFINED> instruction: 0xf7ffb508
    5f40:	pop	{r0, r3, r5, r7, sl, fp, ip, sp, lr, pc}
    5f44:	strmi	r4, [r1], -r8
    5f48:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5f4c:	svclt	0x000cf000
    5f50:	andeq	r5, r1, sl, lsr #12
    5f54:	tstcs	r1, r0, ror r5
    5f58:	eorcs	r4, r4, r6, lsl #12
    5f5c:	mrc	7, 5, APSR_nzcv, cr10, cr11, {7}
    5f60:	biclt	r4, r8, r4, lsl #12
    5f64:	movwcs	lr, #10710	; 0x29d6
    5f68:	ldrdpl	lr, [r4], -r6
    5f6c:	strhtvs	r6, [r2], r1
    5f70:	ldmibvs	r2!, {r0, r1, r5, r6, r7, sp, lr}^
    5f74:	stmib	r4, {r0, r1, r4, r5, r9, fp, sp, lr}^
    5f78:	stmib	r4, {r2, ip, lr}^
    5f7c:	ldmdavs	r0!, {r1, r2, r9, ip}
    5f80:			; <UNDEFINED> instruction: 0xf7fb6223
    5f84:			; <UNDEFINED> instruction: 0x4605ef30
    5f88:	teqlt	r8, r0, lsr #32
    5f8c:			; <UNDEFINED> instruction: 0xf7fb6870
    5f90:	strmi	lr, [r6], -sl, lsr #30
    5f94:	teqlt	r0, r0, rrx
    5f98:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    5f9c:	strtmi	r4, [ip], -r0, lsr #12
    5fa0:	mrc	7, 6, APSR_nzcv, cr12, cr11, {7}
    5fa4:			; <UNDEFINED> instruction: 0x4628e7f8
    5fa8:	mrc	7, 6, APSR_nzcv, cr8, cr11, {7}
    5fac:			; <UNDEFINED> instruction: 0xf7fb4620
    5fb0:			; <UNDEFINED> instruction: 0x4634eed6
    5fb4:	svclt	0x0000e7f0
    5fb8:			; <UNDEFINED> instruction: 0x4604b538
    5fbc:			; <UNDEFINED> instruction: 0xf7fb6800
    5fc0:	stmdavs	r5!, {r1, r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}^
    5fc4:			; <UNDEFINED> instruction: 0x4628b155
    5fc8:	svc	0x00f2f7fb
    5fcc:	strmi	r2, [r2], -r0, lsl #2
    5fd0:			; <UNDEFINED> instruction: 0xf7fc4628
    5fd4:	stmdavs	r0!, {r4, r5, fp, sp, lr, pc}^
    5fd8:	mcr	7, 6, pc, cr0, cr11, {7}	; <UNPREDICTABLE>
    5fdc:	pop	{r5, r9, sl, lr}
    5fe0:			; <UNDEFINED> instruction: 0xf7fb4038
    5fe4:	svclt	0x0000beb9
    5fe8:			; <UNDEFINED> instruction: 0x4605b538
    5fec:	ldrmi	pc, [r8], #-2256	; 0xfffff730
    5ff0:	stmiavs	r3!, {r2, r3, r4, r7, r8, ip, sp, pc}^
    5ff4:			; <UNDEFINED> instruction: 0xf8c56820
    5ff8:	tstlt	r8, r8, lsl r4
    5ffc:	mcr	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    6000:	tstlt	r8, r0, ror #16
    6004:	strcc	pc, [r0], #-2261	; 0xfffff72b
    6008:			; <UNDEFINED> instruction: 0x4798685b
    600c:			; <UNDEFINED> instruction: 0xf7fb4620
    6010:			; <UNDEFINED> instruction: 0xf8d5eea6
    6014:	cfstrscs	mvf4, [r0], {24}
    6018:	movwcs	sp, #491	; 0x1eb
    601c:	ldrcc	pc, [ip], #-2245	; 0xfffff73b
    6020:	svclt	0x0000bd38
    6024:	cfstr32mi	mvfx11, [ip], {16}
    6028:	stmdavc	r3!, {r2, r3, r4, r5, r6, sl, lr}
    602c:	pop	{r0, r1, r3, r4, r8, fp, ip, sp, pc}
    6030:			; <UNDEFINED> instruction: 0xf7fc4010
    6034:	stmdami	r9, {r0, r2, r5, r6, fp, ip, sp, pc}
    6038:			; <UNDEFINED> instruction: 0xf0014478
    603c:	stmdami	r8, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    6040:			; <UNDEFINED> instruction: 0xf0014478
    6044:	strdcs	pc, [r3], -r9
    6048:	cdp2	0, 9, cr15, cr14, cr1, {0}
    604c:	eorvc	r2, r3, r0, lsl #6
    6050:			; <UNDEFINED> instruction: 0x4010e8bd
    6054:	ldmdalt	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6058:	andeq	r8, r1, r0, lsr #1
    605c:	muleq	r0, ip, r2
    6060:	andeq	r3, r0, ip, lsr #5
    6064:	ldrblt	fp, [r0, #-409]!	; 0xfffffe67
    6068:	ldrmi	r4, [r5], -r6, lsl #12
    606c:	stmdavs	r0!, {r2, r3, r9, sl, lr}^
    6070:	ldmdavs	r3!, {r4, r5, r8, ip, sp, pc}
    6074:			; <UNDEFINED> instruction: 0x4798689b
    6078:			; <UNDEFINED> instruction: 0xf7fb4629
    607c:			; <UNDEFINED> instruction: 0xb120ee3e
    6080:	stccs	8, cr6, [r0], {228}	; 0xe4
    6084:	strdcs	sp, [r0], -r3
    6088:			; <UNDEFINED> instruction: 0x4620bd70
    608c:	andcs	fp, r0, r0, ror sp
    6090:	svclt	0x00004770
    6094:	strcs	pc, [r8], #-2271	; 0xfffff721
    6098:	strcc	pc, [r8], #-2271	; 0xfffff721
    609c:	push	{r1, r3, r4, r5, r6, sl, lr}
    60a0:	strdlt	r4, [sp], r0	; <UNPREDICTABLE>
    60a4:			; <UNDEFINED> instruction: 0x460f58d3
    60a8:			; <UNDEFINED> instruction: 0xf8df4606
    60ac:	ldmdavs	fp, {r2, r3, r4, r5, r6, r7, r8, r9, pc}
    60b0:			; <UNDEFINED> instruction: 0xf04f932b
    60b4:			; <UNDEFINED> instruction: 0xf7fb0300
    60b8:	ldrbtmi	lr, [r8], #3964	; 0xf7c
    60bc:	beq	3024c4 <fchmod@plt+0x300270>
    60c0:	ldrbmi	r1, [r0], -r5, lsl #27
    60c4:	svc	0x0008f7fb
    60c8:	stmdacs	r0, {r2, r9, sl, lr}
    60cc:	mvnhi	pc, r0
    60d0:			; <UNDEFINED> instruction: 0xf7fb4628
    60d4:	strmi	lr, [r1], r2, lsl #30
    60d8:			; <UNDEFINED> instruction: 0xf0002800
    60dc:			; <UNDEFINED> instruction: 0xf7fb81dc
    60e0:			; <UNDEFINED> instruction: 0xf8dfef4a
    60e4:	ldrbmi	ip, [r1], -r8, asr #7
    60e8:	mvnscc	pc, #79	; 0x4f
    60ec:	andcs	r4, r1, #252, 8	; 0xfc000000
    60f0:	andgt	pc, r0, sp, asr #17
    60f4:	andls	r9, r2, r1, lsl #12
    60f8:			; <UNDEFINED> instruction: 0xf7fc4620
    60fc:	stmiami	ip!, {r1, r3, r4, r7, fp, sp, lr, pc}^
    6100:			; <UNDEFINED> instruction: 0xf04f4629
    6104:	ldrbtmi	r3, [r8], #-1023	; 0xfffffc01
    6108:	andls	r2, r0, r1, lsl #4
    610c:	strls	r4, [r1], -r8, asr #12
    6110:	stm	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6114:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    6118:	cmpcs	r1, r0, asr #4	; <UNPREDICTABLE>
    611c:			; <UNDEFINED> instruction: 0xf7fb4620
    6120:	mcrrne	14, 13, lr, r2, cr0
    6124:	rsble	r4, pc, r5, lsl #12
    6128:	svc	0x0024f7fb
    612c:	beq	fe342568 <fchmod@plt+0xfe340314>
    6130:			; <UNDEFINED> instruction: 0x23204ae0
    6134:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    6138:	ldrbmi	r4, [r0], -r4, lsl #13
    613c:			; <UNDEFINED> instruction: 0x2c00e9cd
    6140:			; <UNDEFINED> instruction: 0xf8cd2201
    6144:			; <UNDEFINED> instruction: 0xf7fcc01c
    6148:			; <UNDEFINED> instruction: 0x4650e874
    614c:	svc	0x0030f7fb
    6150:			; <UNDEFINED> instruction: 0xf1004651
    6154:	strtmi	r0, [r8], -r1, lsl #22
    6158:			; <UNDEFINED> instruction: 0xf7fb465a
    615c:	strmi	lr, [r3, #3990]	; 0xf96
    6160:	svccs	0x0000d01c
    6164:	addhi	pc, r7, r0, asr #32
    6168:	strcs	r4, [r0, #-1576]	; 0xfffff9d8
    616c:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6170:			; <UNDEFINED> instruction: 0xf7fb4620
    6174:	strtmi	lr, [r0], -r4, asr #28
    6178:	ldcl	7, cr15, [r0, #1004]!	; 0x3ec
    617c:			; <UNDEFINED> instruction: 0xf7fb4648
    6180:	bmi	ff381940 <fchmod@plt+0xff37f6ec>
    6184:	ldrbtmi	r4, [sl], #-3015	; 0xfffff439
    6188:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    618c:	subsmi	r9, sl, fp, lsr #22
    6190:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
    6194:	eorlt	r4, sp, r8, lsr #12
    6198:	svchi	0x00f0e8bd
    619c:			; <UNDEFINED> instruction: 0xf7fc4628
    61a0:			; <UNDEFINED> instruction: 0x4649e830
    61a4:			; <UNDEFINED> instruction: 0xf7fb4620
    61a8:	strmi	lr, [r5], -sl, ror #30
    61ac:	suble	r2, r8, r0, lsl #16
    61b0:	strbmi	r2, [r8], -r2, lsl #2
    61b4:	mcr	7, 4, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    61b8:	strmi	r1, [r5], -r3, asr #24
    61bc:	addshi	pc, r9, r0
    61c0:			; <UNDEFINED> instruction: 0x4651221f
    61c4:	ldc	7, cr15, [r0, #1004]!	; 0x3ec
    61c8:	strtmi	r4, [r8], -r3, lsl #12
    61cc:			; <UNDEFINED> instruction: 0xf7fc461d
    61d0:	stccs	8, cr14, [r0, #-96]	; 0xffffffa0
    61d4:	addshi	pc, r8, r0, asr #6
    61d8:	stmdbge	r7, {r2, r3, r5, r8, r9, fp, sp, pc}
    61dc:			; <UNDEFINED> instruction: 0x4650441d
    61e0:	bleq	42324 <fchmod@plt+0x400d0>
    61e4:	stclt	8, cr15, [r4], #-20	; 0xffffffec
    61e8:	ldc2l	0, cr15, [r0], #-4
    61ec:	stmdacs	r0, {r0, r2, r9, sl, lr}
    61f0:	svccs	0x0000d15a
    61f4:	sbchi	pc, r6, r0, asr #32
    61f8:			; <UNDEFINED> instruction: 0xf7fb4620
    61fc:			; <UNDEFINED> instruction: 0xf7fbee00
    6200:	tstcs	r6, #2, 30
    6204:	ldr	r6, [r6, r3]!
    6208:	svccs	0x0000463d
    620c:	blmi	feafa4e0 <fchmod@plt+0xfeaf828c>
    6210:	bmi	feacf618 <fchmod@plt+0xfeacd3c4>
    6214:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6218:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    621c:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    6220:			; <UNDEFINED> instruction: 0xf7fb9305
    6224:	stmdavs	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    6228:	mcr	7, 3, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    622c:	tstcs	r1, r5, lsl #22
    6230:	strmi	r9, [r2], -r0, lsl #8
    6234:	bmi	fe8eaa40 <fchmod@plt+0xfe8e87ec>
    6238:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    623c:	svc	0x0030f7fb
    6240:	bge	2400ac <fchmod@plt+0x23de58>
    6244:	andcs	r4, r3, r1, lsr #12
    6248:	svc	0x00b6f7fb
    624c:	teqle	sp, r0, lsl #16
    6250:	blcs	ace8c <fchmod@plt+0xaac38>
    6254:			; <UNDEFINED> instruction: 0x4620d13a
    6258:			; <UNDEFINED> instruction: 0xf7fb2501
    625c:	ldmibmi	sl, {r4, r6, r7, r8, sl, fp, sp, lr, pc}
    6260:	strtcs	pc, [r4], #-2198	; 0xfffff76a
    6264:			; <UNDEFINED> instruction: 0xf0424479
    6268:			; <UNDEFINED> instruction: 0xf8860204
    626c:	stmdavs	fp, {r2, r5, sl, sp}^
    6270:	subvs	r4, fp, fp, lsr #8
    6274:	blmi	fe480078 <fchmod@plt+0xfe47de24>
    6278:			; <UNDEFINED> instruction: 0xf8584a91
    627c:			; <UNDEFINED> instruction: 0xf8583003
    6280:	ldmdavs	fp, {r1, sp}
    6284:	movwls	r6, #22550	; 0x5816
    6288:	mrc	7, 5, APSR_nzcv, cr12, cr11, {7}
    628c:			; <UNDEFINED> instruction: 0xf7fb6800
    6290:	blls	181b58 <fchmod@plt+0x17f904>
    6294:	strls	r2, [r0], #-257	; 0xfffffeff
    6298:	andls	r4, r1, #2097152	; 0x200000
    629c:	ldrtmi	r4, [r0], -fp, lsl #21
    62a0:			; <UNDEFINED> instruction: 0xf7fb447a
    62a4:	smmlsr	pc, lr, lr, lr	; <UNPREDICTABLE>
    62a8:	ldrbmi	r9, [r9], -r7, lsl #16
    62ac:	mrc	7, 2, APSR_nzcv, cr6, cr11, {7}
    62b0:	stmdacs	r0, {r0, r2, r9, sl, lr}
    62b4:	svccs	0x0000d15a
    62b8:	addshi	pc, r8, r0, asr #32
    62bc:			; <UNDEFINED> instruction: 0xf7fb4620
    62c0:			; <UNDEFINED> instruction: 0xf7fbed9e
    62c4:	tstcs	r1, #160, 28	; 0xa00
    62c8:	ldrb	r6, [r4, -r3]
    62cc:	blmi	1f32890 <fchmod@plt+0x1f3063c>
    62d0:	ldmdami	sl!, {r0, r8, sp}^
    62d4:			; <UNDEFINED> instruction: 0xf8584a7e
    62d8:			; <UNDEFINED> instruction: 0xf8586003
    62dc:	ldrbtmi	r0, [sl], #-0
    62e0:	stmdavs	r3, {sl, ip, pc}
    62e4:			; <UNDEFINED> instruction: 0xf7fb6830
    62e8:			; <UNDEFINED> instruction: 0x4620eedc
    62ec:	stc	7, cr15, [r6, #1004]	; 0x3ec
    62f0:			; <UNDEFINED> instruction: 0xf7fbe741
    62f4:	strmi	lr, [r6], -r8, lsl #29
    62f8:	strtmi	fp, [r0], -r7, lsl #19
    62fc:			; <UNDEFINED> instruction: 0xf7fb2500
    6300:	tstcs	r6, #8064	; 0x1f80
    6304:			; <UNDEFINED> instruction: 0xe7366033
    6308:	strtmi	fp, [r0], -r7, lsl #22
    630c:			; <UNDEFINED> instruction: 0xf7fb2500
    6310:			; <UNDEFINED> instruction: 0xf7fbed76
    6314:	tstcs	r6, #120, 28	; 0x780
    6318:	str	r6, [ip, -r3]!
    631c:	bmi	1a190c0 <fchmod@plt+0x1a16e6c>
    6320:			; <UNDEFINED> instruction: 0xf8586800
    6324:			; <UNDEFINED> instruction: 0xf8583003
    6328:	ldmdavs	fp, {r1, sp}
    632c:	movwls	r6, #22549	; 0x5815
    6330:	ldcl	7, cr15, [lr, #1004]	; 0x3ec
    6334:	tstcs	r1, r5, lsl #22
    6338:	andls	pc, r0, sp, asr #17
    633c:	andls	r4, r1, #2097152	; 0x200000
    6340:	strtmi	r4, [r8], -r4, ror #20
    6344:			; <UNDEFINED> instruction: 0xf7fb447a
    6348:	ldrb	lr, [r6, ip, lsr #29]
    634c:	tstcs	r1, ip, asr fp
    6350:	bmi	18584c0 <fchmod@plt+0x185626c>
    6354:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6358:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    635c:			; <UNDEFINED> instruction: 0xf8cd447a
    6360:	stmdavs	r3, {ip, pc}
    6364:			; <UNDEFINED> instruction: 0xf7fb6828
    6368:	bfi	lr, ip, (invalid: 29:14)
    636c:			; <UNDEFINED> instruction: 0xf7fb4648
    6370:	strmi	lr, [r5], -r6, asr #26
    6374:	svccs	0x0000b1c0
    6378:	strtmi	sp, [r0], -sl, asr #2
    637c:			; <UNDEFINED> instruction: 0xf7fb2500
    6380:			; <UNDEFINED> instruction: 0xe6f8ed3e
    6384:	tstcs	r1, sp, asr #20
    6388:			; <UNDEFINED> instruction: 0xf8584b4d
    638c:			; <UNDEFINED> instruction: 0xf8582002
    6390:			; <UNDEFINED> instruction: 0xf8cd0003
    6394:	ldmdavs	r3, {r2, sp, pc}
    6398:	stmdavs	r0, {r4, r6, r9, fp, lr}
    639c:			; <UNDEFINED> instruction: 0xf8cd447a
    63a0:			; <UNDEFINED> instruction: 0xf7fb9000
    63a4:			; <UNDEFINED> instruction: 0xe727ee7e
    63a8:	strtmi	r4, [r0], -r9, asr #12
    63ac:	mcr	7, 3, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    63b0:	suble	r2, r7, r0, lsl #16
    63b4:	addsle	r2, r8, r0, lsl #30
    63b8:	bmi	10590c0 <fchmod@plt+0x1056e6c>
    63bc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    63c0:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    63c4:	ldmdavs	r6, {r0, r1, r3, r4, fp, sp, lr}
    63c8:			; <UNDEFINED> instruction: 0xf7fb9305
    63cc:	stmdavs	r0, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
    63d0:	stc	7, cr15, [lr, #1004]	; 0x3ec
    63d4:	tstcs	r1, r5, lsl #22
    63d8:	andls	pc, r0, sp, asr #17
    63dc:	andls	r4, r1, #2097152	; 0x200000
    63e0:			; <UNDEFINED> instruction: 0x46304a3f
    63e4:			; <UNDEFINED> instruction: 0xf7fb447a
    63e8:			; <UNDEFINED> instruction: 0xe77eee5c
    63ec:	tstcs	r1, r4, lsr fp
    63f0:	bls	1d84c0 <fchmod@plt+0x1d626c>
    63f4:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    63f8:	andeq	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    63fc:	andls	pc, r0, sp, asr #17
    6400:	ldmdavs	r0!, {r0, r1, fp, sp, lr}
    6404:	bmi	deac10 <fchmod@plt+0xde89bc>
    6408:			; <UNDEFINED> instruction: 0xf7fb447a
    640c:	ldrb	lr, [r5, -sl, asr #28]
    6410:	bmi	ad90c0 <fchmod@plt+0xad6e6c>
    6414:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6418:	andcs	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    641c:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    6420:			; <UNDEFINED> instruction: 0xf7fb9305
    6424:	stmdavs	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    6428:	stcl	7, cr15, [r2, #-1004]!	; 0xfffffc14
    642c:	tstcs	r1, r5, lsl #22
    6430:	andls	pc, r0, sp, asr #17
    6434:	andls	r4, r1, #2097152	; 0x200000
    6438:	strtmi	r4, [r8], -fp, lsr #20
    643c:			; <UNDEFINED> instruction: 0xf7fb447a
    6440:			; <UNDEFINED> instruction: 0xe79aee30
    6444:	strtmi	sl, [r1], -r8, lsl #20
    6448:			; <UNDEFINED> instruction: 0xf7fb2003
    644c:			; <UNDEFINED> instruction: 0x4605eeb6
    6450:	blls	374b78 <fchmod@plt+0x372924>
    6454:			; <UNDEFINED> instruction: 0xf43f2b02
    6458:	svccs	0x0000aefe
    645c:	svcge	0x0045f43f
    6460:	tstcs	r1, r6, lsl sl
    6464:	strcs	r4, [r0, #-2838]	; 0xfffff4ea
    6468:	andeq	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    646c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6470:	stmdavs	r3, {r1, r2, r3, r4, r9, fp, lr}
    6474:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    6478:			; <UNDEFINED> instruction: 0xf7fb9400
    647c:			; <UNDEFINED> instruction: 0x4620ee12
    6480:	ldc	7, cr15, [ip], #1004	; 0x3ec
    6484:	svccs	0x0000e677
    6488:	svcge	0x0077f43f
    648c:			; <UNDEFINED> instruction: 0xf7fbe7e8
    6490:			; <UNDEFINED> instruction: 0x4605ecb0
    6494:			; <UNDEFINED> instruction: 0x4620e675
    6498:			; <UNDEFINED> instruction: 0xf7fb464d
    649c:	ldrbt	lr, [r0], -r0, ror #24
    64a0:	andeq	r4, r1, r0, lsr sp
    64a4:	strdeq	r0, [r0], -r4
    64a8:	andeq	r4, r1, r2, lsl sp
    64ac:	andeq	r3, r0, r8, lsl #4
    64b0:	strdeq	r3, [r0], -r6
    64b4:	ldrdeq	r3, [r0], -sl
    64b8:	andeq	r4, r1, r6, asr #24
    64bc:	andeq	r0, r0, r0, lsl #4
    64c0:	andeq	r0, r0, r4, lsl #4
    64c4:	andeq	r3, r0, sl, asr #1
    64c8:	andeq	r7, r1, r4, ror #28
    64cc:	andeq	r3, r0, r4, rrx
    64d0:	andeq	r3, r0, r6, lsr r0
    64d4:	andeq	r2, r0, r0, asr #31
    64d8:	ldrdeq	r2, [r0], -r8
    64dc:	andeq	r2, r0, r4, asr #31
    64e0:	ldrdeq	r2, [r0], -r8
    64e4:	andeq	r2, r0, ip, lsl #31
    64e8:	andeq	r2, r0, r0, lsl #31
    64ec:	andeq	r2, r0, r0, lsr #29
    64f0:			; <UNDEFINED> instruction: 0x4606b5f8
    64f4:	rscsne	pc, pc, r0, asr #4
    64f8:			; <UNDEFINED> instruction: 0xf7fb460d
    64fc:	ldmdbmi	r3, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    6500:			; <UNDEFINED> instruction: 0x46074479
    6504:			; <UNDEFINED> instruction: 0xf7fb4630
    6508:	strmi	lr, [r4], -r8, lsr #28
    650c:			; <UNDEFINED> instruction: 0xf7fb4638
    6510:	orrlt	lr, r4, r8, asr #28
    6514:			; <UNDEFINED> instruction: 0xf7fb4620
    6518:	ldmib	r5, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    651c:			; <UNDEFINED> instruction: 0xf7fb1206
    6520:	ldmdblt	r0, {r2, r4, r6, r8, sl, fp, sp, lr, pc}^
    6524:			; <UNDEFINED> instruction: 0xf7fb4620
    6528:	stmdbvs	r9!, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    652c:	bicsvc	pc, sl, r1, lsl #8
    6530:	mrc	7, 4, APSR_nzcv, cr0, cr11, {7}
    6534:	strtmi	fp, [r0], -r8, lsl #18
    6538:			; <UNDEFINED> instruction: 0x4620bdf8
    653c:			; <UNDEFINED> instruction: 0xf7fb2400
    6540:			; <UNDEFINED> instruction: 0x4630edbc
    6544:	mrrc	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    6548:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    654c:	strdeq	r2, [r0], -r4
    6550:	blmi	ff6590b8 <fchmod@plt+0xff656e64>
    6554:	push	{r1, r3, r4, r5, r6, sl, lr}
    6558:			; <UNDEFINED> instruction: 0xf2ad4ff0
    655c:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, sl, fp, lr}^
    6560:	ldmdavs	fp, {r2, r9, sl, lr}
    6564:	strbtcc	pc, [r4], #2253	; 0x8cd	; <UNPREDICTABLE>
    6568:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    656c:	strtcc	pc, [r4], #-2192	; 0xfffff770
    6570:	movteq	pc, #4975	; 0x136f	; <UNPREDICTABLE>
    6574:	strtcc	pc, [r4], #-2176	; 0xfffff780
    6578:			; <UNDEFINED> instruction: 0xf14007d8
    657c:	sbcslt	r8, sl, #163	; 0xa3
    6580:			; <UNDEFINED> instruction: 0xf1000711
    6584:			; <UNDEFINED> instruction: 0xf8d4809f
    6588:	bvs	6d3590 <fchmod@plt+0x6d133c>
    658c:			; <UNDEFINED> instruction: 0x4798b11b
    6590:			; <UNDEFINED> instruction: 0xf0002800
    6594:			; <UNDEFINED> instruction: 0xf10d8084
    6598:	rsbcs	r0, r8, #16, 16	; 0x100000
    659c:	strbmi	r2, [r0], -r0, lsl #2
    65a0:	stcl	7, cr15, [r8, #-1004]	; 0xfffffc14
    65a4:	streq	pc, [r4], #-2260	; 0xfffff72c
    65a8:			; <UNDEFINED> instruction: 0xf0002800
    65ac:			; <UNDEFINED> instruction: 0xf7fb8096
    65b0:			; <UNDEFINED> instruction: 0x4642ed72
    65b4:	andcs	r4, r3, r1, lsl #12
    65b8:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    65bc:			; <UNDEFINED> instruction: 0xf0402800
    65c0:	mrcge	1, 1, r8, cr9, cr7, {1}
    65c4:	vst1.32	{d20-d21}, [pc :256]!
    65c8:	strls	r6, [r1], #-896	; 0xfffffc80
    65cc:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    65d0:	andls	r4, r0, #48, 12	; 0x3000000
    65d4:			; <UNDEFINED> instruction: 0xf10d2201
    65d8:			; <UNDEFINED> instruction: 0xf7fb0978
    65dc:	ldrtmi	lr, [r0], -sl, lsr #28
    65e0:	blx	fe7445e4 <fchmod@plt+0xfe742390>
    65e4:	strvc	pc, [r4], #-2260	; 0xfffff72c
    65e8:	beq	42cb0 <fchmod@plt+0x40a5c>
    65ec:	svclt	0x00184638
    65f0:	beq	82734 <fchmod@plt+0x804e0>
    65f4:	stcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    65f8:	strmi	r4, [r1], -sl, asr #12
    65fc:			; <UNDEFINED> instruction: 0xf7fb2003
    6600:	strmi	lr, [r3], lr, lsr #24
    6604:			; <UNDEFINED> instruction: 0xf0402800
    6608:			; <UNDEFINED> instruction: 0x4649811e
    660c:			; <UNDEFINED> instruction: 0xf7ff4630
    6610:	strmi	pc, [r5], -pc, ror #30
    6614:			; <UNDEFINED> instruction: 0xf0002800
    6618:			; <UNDEFINED> instruction: 0x465a8116
    661c:			; <UNDEFINED> instruction: 0x46384659
    6620:	stcl	7, cr15, [r4, #1004]	; 0x3ec
    6624:	tst	fp, r0, lsr r1
    6628:			; <UNDEFINED> instruction: 0xf7fb4629
    662c:	mulcc	r1, r0, sp
    6630:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
    6634:			; <UNDEFINED> instruction: 0xf7fb4638
    6638:	mcrrne	13, 13, lr, r2, cr8
    663c:			; <UNDEFINED> instruction: 0x4638d1f4
    6640:	bl	feb44634 <fchmod@plt+0xfeb423e0>
    6644:			; <UNDEFINED> instruction: 0xf0402800
    6648:			; <UNDEFINED> instruction: 0x462880fb
    664c:	bl	1e44640 <fchmod@plt+0x1e423ec>
    6650:			; <UNDEFINED> instruction: 0xf0402800
    6654:			; <UNDEFINED> instruction: 0x462880f5
    6658:	ldc	7, cr15, [ip, #-1004]	; 0xfffffc14
    665c:	bl	1044650 <fchmod@plt+0x10423fc>
    6660:			; <UNDEFINED> instruction: 0xf0402800
    6664:			; <UNDEFINED> instruction: 0x462880f0
    6668:	stc	7, cr15, [r6, #-1004]!	; 0xfffffc14
    666c:			; <UNDEFINED> instruction: 0xf0402800
    6670:			; <UNDEFINED> instruction: 0xf8d980ea
    6674:	stmdbge	r2, {r3, r6, sp}
    6678:	ldrsbcc	pc, [r0], #-137	; 0xffffff77	; <UNPREDICTABLE>
    667c:	stmib	r1, {r4, r5, r9, sl, lr}^
    6680:			; <UNDEFINED> instruction: 0xf7fb2300
    6684:			; <UNDEFINED> instruction: 0xf8d4ed4c
    6688:			; <UNDEFINED> instruction: 0xf7fb0404
    668c:	stmdacs	r0, {r1, r2, r4, r8, sl, fp, sp, lr, pc}
    6690:	sbcshi	pc, ip, r0
    6694:	blx	fe444698 <fchmod@plt+0xfe442444>
    6698:			; <UNDEFINED> instruction: 0xf8c42300
    669c:	strcs	r3, [r0, #-1028]	; 0xfffffbfc
    66a0:			; <UNDEFINED> instruction: 0xf7ff4620
    66a4:	bmi	fe1c5930 <fchmod@plt+0xfe1c36dc>
    66a8:	ldrbtmi	r4, [sl], #-2947	; 0xfffff47d
    66ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    66b0:	strbtcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    66b4:			; <UNDEFINED> instruction: 0xf040405a
    66b8:			; <UNDEFINED> instruction: 0x462880f8
    66bc:	sfmmi	f7, 3, [ip, #52]!	; 0x34
    66c0:	svchi	0x00f0e8bd
    66c4:	streq	pc, [r4], #-2260	; 0xfffff72c
    66c8:	stmdacs	r0, {r0, r8, sl, sp}
    66cc:			; <UNDEFINED> instruction: 0xf7fbd0e8
    66d0:	movwcs	lr, #3316	; 0xcf4
    66d4:	strcc	pc, [r4], #-2244	; 0xfffff73c
    66d8:			; <UNDEFINED> instruction: 0xf8d4e7e2
    66dc:	cdpge	4, 3, cr1, cr9, cr12, {0}
    66e0:	ldrcs	pc, [r0], #-2260	; 0xfffff72c
    66e4:	ldrcc	pc, [r4], #-2260	; 0xfffff72c
    66e8:	andsne	pc, r0, r8, asr #17
    66ec:	movwcs	lr, #27080	; 0x69c8
    66f0:			; <UNDEFINED> instruction: 0xf0002b00
    66f4:	ldclmi	0, cr8, [r3, #-724]!	; 0xfffffd2c
    66f8:	orrvs	pc, r0, #1325400064	; 0x4f000000
    66fc:	andcs	r4, r1, #26214400	; 0x1900000
    6700:			; <UNDEFINED> instruction: 0x4630447d
    6704:	strls	r9, [r0, #-1025]	; 0xfffffbff
    6708:	ldc	7, cr15, [r2, #1004]	; 0x3ec
    670c:			; <UNDEFINED> instruction: 0xf7ff4630
    6710:	strbmi	pc, [r1], -r5, lsl #20	; <UNPREDICTABLE>
    6714:	svccc	0x00004607
    6718:	svclt	0x00184630
    671c:			; <UNDEFINED> instruction: 0xf7ff2701
    6720:			; <UNDEFINED> instruction: 0xf8c4fee7
    6724:	stmdacs	r0, {r2, sl}
    6728:			; <UNDEFINED> instruction: 0xf8d4d0b9
    672c:	ldmdblt	r5!, {r3, r4, sl, ip, lr}^
    6730:	stmdavs	r8!, {r0, r2, r5, sp, lr, pc}^
    6734:			; <UNDEFINED> instruction: 0xf0002800
    6738:			; <UNDEFINED> instruction: 0xf8d480ae
    673c:			; <UNDEFINED> instruction: 0xf8d43400
    6740:	ldmdbvs	fp, {r2, sl, ip}
    6744:	ldmiblt	r8!, {r3, r4, r7, r8, r9, sl, lr}
    6748:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
    674c:	stcvc	0, cr13, [fp], #-436	; 0xfffffe4c
    6750:	strbtle	r0, [lr], #2011	; 0x7db
    6754:	stmdacs	r0, {r3, r5, fp, sp, lr}
    6758:			; <UNDEFINED> instruction: 0xf8d4d0f6
    675c:			; <UNDEFINED> instruction: 0xf8d43400
    6760:	ldmibvs	fp, {r2, sl, ip}
    6764:	mulcc	r1, r8, r7
    6768:			; <UNDEFINED> instruction: 0xf8d4d006
    676c:	andcs	r1, sl, r4, lsl #8
    6770:	stcl	7, cr15, [ip], #1004	; 0x3ec
    6774:	mvnle	r3, r1
    6778:	streq	pc, [r4], #-2260	; 0xfffff72c
    677c:			; <UNDEFINED> instruction: 0xf7fb3701
    6780:	smlattlt	r0, r0, sl, lr
    6784:			; <UNDEFINED> instruction: 0xf8d43701
    6788:			; <UNDEFINED> instruction: 0xf7fb0404
    678c:			; <UNDEFINED> instruction: 0xf7fbec84
    6790:	cmnlt	r8, r8, lsr #21
    6794:	streq	pc, [r4], #-2260	; 0xfffff72c
    6798:	stc	7, cr15, [lr], {251}	; 0xfb
    679c:			; <UNDEFINED> instruction: 0xf0002800
    67a0:	movwcs	r8, #134	; 0x86
    67a4:	strcc	pc, [r4], #-2244	; 0xfffff73c
    67a8:			; <UNDEFINED> instruction: 0xf7fb4630
    67ac:	ldrb	lr, [r6, -r8, lsr #22]!
    67b0:	streq	pc, [r4], #-2260	; 0xfffff72c
    67b4:	stc	7, cr15, [r0], {251}	; 0xfb
    67b8:	mvnsle	r2, r0, lsl #16
    67bc:	streq	pc, [r4], #-2244	; 0xfffff73c
    67c0:	mvnsle	r2, r0, lsl #30
    67c4:			; <UNDEFINED> instruction: 0x4621ad1e
    67c8:	strtmi	r2, [sl], -r3
    67cc:	ldc	7, cr15, [lr, #-1004]	; 0xfffffc14
    67d0:	stmdbvs	fp!, {r4, r8, r9, fp, ip, sp, pc}
    67d4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    67d8:	svcmi	0x0020f5b3
    67dc:			; <UNDEFINED> instruction: 0x4639d11c
    67e0:			; <UNDEFINED> instruction: 0xf7fb4620
    67e4:	strmi	lr, [r7], -r8, lsl #26
    67e8:	suble	r2, r7, r0, lsl #16
    67ec:			; <UNDEFINED> instruction: 0x46394630
    67f0:	bl	fea447e4 <fchmod@plt+0xfea42590>
    67f4:	ldrtmi	r4, [r8], -r5, lsl #12
    67f8:	b	fec447ec <fchmod@plt+0xfec42598>
    67fc:			; <UNDEFINED> instruction: 0xf47f2d00
    6800:			; <UNDEFINED> instruction: 0xf7ffaf4e
    6804:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    6808:	svcge	0x0049f47f
    680c:	andcs	r4, r1, #47104	; 0xb800
    6810:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
    6814:	smlald	r7, r3, sl, r0
    6818:			; <UNDEFINED> instruction: 0x46214630
    681c:	bl	fe4c4810 <fchmod@plt+0xfe4c25bc>
    6820:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    6824:	svcge	0x003bf47f
    6828:			; <UNDEFINED> instruction: 0xf8d4e7eb
    682c:	str	r0, [r6, r4, lsl #8]!
    6830:	streq	pc, [r4], #-2260	; 0xfffff72c
    6834:	mcrr	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    6838:			; <UNDEFINED> instruction: 0xf8c42300
    683c:	str	r3, [lr, -r4, lsl #8]!
    6840:			; <UNDEFINED> instruction: 0xf7fb4628
    6844:			; <UNDEFINED> instruction: 0xf10aec3a
    6848:	ldr	r0, [ip, -r1, lsl #20]
    684c:			; <UNDEFINED> instruction: 0xf9b4f7ff
    6850:			; <UNDEFINED> instruction: 0xf47f2800
    6854:			; <UNDEFINED> instruction: 0xf1baaf21
    6858:			; <UNDEFINED> instruction: 0xf43f0f00
    685c:	ldr	sl, [fp, -ip, asr #30]
    6860:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    6864:	ldcl	7, cr15, [lr], {251}	; 0xfb
    6868:	stmvs	r3, {r5, r8, ip, sp, pc}
    686c:			; <UNDEFINED> instruction: 0xf8c8ae39
    6870:	smlald	r3, r0, ip, r0
    6874:			; <UNDEFINED> instruction: 0xf8c8ae39
    6878:			; <UNDEFINED> instruction: 0xe73c001c
    687c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    6880:	b	ff9c4874 <fchmod@plt+0xff9c2620>
    6884:	ldrtmi	r4, [r0], -r1, lsr #12
    6888:	bl	174487c <fchmod@plt+0x1742628>
    688c:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    6890:	svcge	0x0005f47f
    6894:	blmi	400770 <fchmod@plt+0x3fe51c>
    6898:	addscc	pc, r3, #64, 4
    689c:	stmdami	pc, {r1, r2, r3, r8, fp, lr}	; <UNPREDICTABLE>
    68a0:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    68a4:			; <UNDEFINED> instruction: 0xf7fb4478
    68a8:			; <UNDEFINED> instruction: 0xf7fbecd0
    68ac:			; <UNDEFINED> instruction: 0xf8c4eaa2
    68b0:	ldrb	r0, [r9, -r4, lsl #8]!
    68b4:	andeq	r4, r1, r8, ror r8
    68b8:	strdeq	r0, [r0], -r4
    68bc:	andeq	r2, r0, sl, lsl #28
    68c0:	andeq	r4, r1, r2, lsr #14
    68c4:	ldrdeq	r2, [r0], -ip
    68c8:			; <UNDEFINED> instruction: 0x000178b6
    68cc:	andeq	r1, r0, lr, lsr #24
    68d0:	andeq	r2, r0, lr, ror fp
    68d4:	andeq	r2, r0, r8, asr #23
    68d8:	andeq	r2, r0, lr, lsr fp
    68dc:	andeq	r2, r0, r8, asr #22
    68e0:	strmi	r4, [fp], -r8, lsl #20
    68e4:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    68e8:	vst1.8	{d20-d22}, [pc], r4
    68ec:			; <UNDEFINED> instruction: 0xf7fb6180
    68f0:			; <UNDEFINED> instruction: 0xf894eb90
    68f4:	andcs	r3, r1, r4, lsr #8
    68f8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    68fc:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    6900:	svclt	0x0000bd10
    6904:	andeq	r2, r0, lr, ror r9
    6908:	strlt	r2, [r8, #-256]	; 0xffffff00
    690c:	bl	ff3c4900 <fchmod@plt+0xff3c26ac>
    6910:			; <UNDEFINED> instruction: 0xf080fab0
    6914:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    6918:	strtcc	pc, [r4], #-2192	; 0xfffff770
    691c:	strle	r0, [r1, #-1883]	; 0xfffff8a5
    6920:	ldrbmi	r2, [r0, -r1]!
    6924:	bllt	fedc4928 <fchmod@plt+0xfedc26d4>
    6928:	andcs	r4, r5, #48, 18	; 0xc0000
    692c:	ldrbtmi	fp, [r9], #-1528	; 0xfffffa08
    6930:			; <UNDEFINED> instruction: 0xf7fb4605
    6934:	svcmi	0x002eec4e
    6938:	bllt	817b3c <fchmod@plt+0x8158e8>
    693c:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    6940:	ldrbeq	r4, [sl], r4, lsl #12
    6944:			; <UNDEFINED> instruction: 0xf013d523
    6948:	strtmi	r0, [r8], -r4, lsl #30
    694c:			; <UNDEFINED> instruction: 0xf1a4d118
    6950:	strcc	r0, [r1], #-270	; 0xfffffef2
    6954:			; <UNDEFINED> instruction: 0xf181fab1
    6958:			; <UNDEFINED> instruction: 0xf7ff0949
    695c:			; <UNDEFINED> instruction: 0x4606fb9b
    6960:			; <UNDEFINED> instruction: 0xf7fbb970
    6964:			; <UNDEFINED> instruction: 0x4603ea70
    6968:	bllt	12ce974 <fchmod@plt+0x12cc720>
    696c:	andsle	r2, lr, pc, lsl #24
    6970:	b	9c4964 <fchmod@plt+0x9c2710>
    6974:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    6978:			; <UNDEFINED> instruction: 0xf0134628
    697c:	rscle	r0, r6, r4, lsl #30
    6980:	ldrtmi	r2, [r0], -r1, lsl #12
    6984:			; <UNDEFINED> instruction: 0xf895bdf8
    6988:	strcs	r3, [r0], #-1060	; 0xfffffbdc
    698c:	bmi	680900 <fchmod@plt+0x67e6ac>
    6990:	ldmdavs	r6, {r1, r3, r4, r5, r6, sl, lr}^
    6994:	ldrbeq	fp, [fp, -lr, ror #2]
    6998:			; <UNDEFINED> instruction: 0x4628d4f2
    699c:			; <UNDEFINED> instruction: 0xf7ff2101
    69a0:			; <UNDEFINED> instruction: 0x4606fb79
    69a4:	mvnle	r2, r0, lsl #16
    69a8:	bl	feb4499c <fchmod@plt+0xfeb42748>
    69ac:	strcs	lr, [r0], -r9, ror #15
    69b0:			; <UNDEFINED> instruction: 0xf7fbe7e7
    69b4:	andcc	lr, r1, r8, ror #19
    69b8:			; <UNDEFINED> instruction: 0xf895d00e
    69bc:	strb	r3, [sl, r4, lsr #8]!
    69c0:	tstcs	r1, sp, lsl #20
    69c4:	blmi	398a00 <fchmod@plt+0x3967ac>
    69c8:	ldmdapl	ip!, {r1, r3, r4, r5, r6, sl, lr}
    69cc:	stmdavs	r3!, {r3, r4, r5, r6, r7, fp, ip, lr}
    69d0:			; <UNDEFINED> instruction: 0xf7fb6800
    69d4:	ldrb	lr, [r4, r6, ror #22]
    69d8:	b	d449cc <fchmod@plt+0xd42778>
    69dc:	rscle	r2, r6, r0, lsl #16
    69e0:	tstcs	r1, r8, lsl #20
    69e4:	blmi	198a00 <fchmod@plt+0x1967ac>
    69e8:			; <UNDEFINED> instruction: 0xe7ee447a
    69ec:	andeq	r2, r0, r6, ror #21
    69f0:	muleq	r1, r4, r4
    69f4:	andeq	r7, r1, r8, lsr r7
    69f8:	andeq	r1, r0, r0, ror #22
    69fc:	andeq	r0, r0, r0, lsl #4
    6a00:	andeq	r0, r0, r4, lsl #4
    6a04:	andeq	r1, r0, r0, asr #22
    6a08:	svcmi	0x00f0e92d
    6a0c:	strmi	fp, [r5], -r3, lsl #1
    6a10:			; <UNDEFINED> instruction: 0xf7fb460c
    6a14:			; <UNDEFINED> instruction: 0xf895eaf8
    6a18:	ldreq	r3, [r9, r4, lsr #8]
    6a1c:			; <UNDEFINED> instruction: 0xf1004607
    6a20:			; <UNDEFINED> instruction: 0xf03480b5
    6a24:			; <UNDEFINED> instruction: 0xf0400842
    6a28:			; <UNDEFINED> instruction: 0xf02480b1
    6a2c:	bcs	7334 <fchmod@plt+0x50e0>
    6a30:	andcs	fp, r1, #12, 30	; 0x30
    6a34:	vhsub.u32	d18, d2, d0
    6a38:			; <UNDEFINED> instruction: 0xf88503c3
    6a3c:	andle	r3, r6, r4, lsr #8
    6a40:	smmlseq	sl, fp, r2, fp
    6a44:	movwcs	fp, #57180	; 0xdf5c
    6a48:			; <UNDEFINED> instruction: 0xf1406003
    6a4c:			; <UNDEFINED> instruction: 0xf89580a3
    6a50:	strcs	r3, [r0], -r4, lsr #8
    6a54:	tstne	r2, r8, asr #12	; <UNPREDICTABLE>
    6a58:	ldrvs	pc, [r8], #-2245	; 0xfffff73b
    6a5c:	movweq	pc, #870	; 0x366	; <UNPREDICTABLE>
    6a60:	ldrvs	pc, [ip], #-2245	; 0xfffff73b
    6a64:	svceq	0x0008f013
    6a68:	strtcc	pc, [r4], #-2181	; 0xfffff77b
    6a6c:	strtvs	pc, [r0], #-2245	; 0xfffff73b
    6a70:	svclt	0x00184628
    6a74:	tstmi	r9, pc, asr #8	; <UNPREDICTABLE>
    6a78:	b	fefc4a6c <fchmod@plt+0xfefc2818>
    6a7c:			; <UNDEFINED> instruction: 0xf8c5683b
    6a80:	cdpne	4, 0, cr6, cr6, cr4, {0}
    6a84:	ldrhtvs	fp, [fp], -r8
    6a88:	adcshi	pc, r7, r0, asr #5
    6a8c:	strtcc	pc, [r4], #-2197	; 0xfffff76b
    6a90:			; <UNDEFINED> instruction: 0xf100071b
    6a94:	ldmdbmi	r1!, {r1, r2, r7, pc}^
    6a98:			; <UNDEFINED> instruction: 0x46304479
    6a9c:	ldmdb	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6aa0:			; <UNDEFINED> instruction: 0xf8c5683b
    6aa4:	stmdacs	r0, {r2, sl}
    6aa8:	addshi	pc, ip, r0
    6aac:	b	ffcc4aa0 <fchmod@plt+0xffcc284c>
    6ab0:	tstcs	r2, r1, lsl #4
    6ab4:	bl	344aa8 <fchmod@plt+0x342854>
    6ab8:	addpl	pc, r0, pc, asr #8
    6abc:	b	344ab0 <fchmod@plt+0x34285c>
    6ac0:	stmdacs	r0, {r1, r7, r9, sl, lr}
    6ac4:	vst4.16	{d29-d32}, [pc :256], r7
    6ac8:			; <UNDEFINED> instruction: 0xf04f5680
    6acc:			; <UNDEFINED> instruction: 0xf8d50900
    6ad0:	ldrtmi	r3, [r1], -r0, lsl #8
    6ad4:	strcs	pc, [r4], #-2261	; 0xfffff72b
    6ad8:	ldmdbvs	fp, {r4, r6, r9, sl, lr}^
    6adc:	strmi	r4, [r2, #1944]	; 0x798
    6ae0:	adds	sp, fp, sp, lsl r0
    6ae4:	streq	pc, [r4], #-2261	; 0xfffff72b
    6ae8:	b	15c4adc <fchmod@plt+0x15c2888>
    6aec:	ldrbmi	r4, [r0], -r3, lsl #12
    6af0:	cmnle	r1, r0, lsl #22
    6af4:	strpl	pc, [r0], r6, lsl #10
    6af8:			; <UNDEFINED> instruction: 0xf7fb4631
    6afc:	strmi	lr, [r4], -r6, lsl #19
    6b00:	subsle	r2, r4, r0, lsl #16
    6b04:	b	1544af8 <fchmod@plt+0x15428a4>
    6b08:	strcc	pc, [r0], #-2261	; 0xfffff72b
    6b0c:	strcs	pc, [r4], #-2261	; 0xfffff72b
    6b10:	ldmdbvs	fp, {r1, r5, r7, r9, sl, lr}^
    6b14:	strtmi	r1, [r0], #-2609	; 0xfffff5cf
    6b18:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    6b1c:	tstcs	sl, r8, asr #32
    6b20:			; <UNDEFINED> instruction: 0xf7fb4650
    6b24:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    6b28:			; <UNDEFINED> instruction: 0xf880d0dc
    6b2c:	ldrbmi	r9, [r0], -r0
    6b30:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b34:	stmdacs	r0, {r2, r9, sl, lr}
    6b38:	stmdavc	r3, {r0, r3, r4, r5, ip, lr, pc}
    6b3c:			; <UNDEFINED> instruction: 0xf0133b2b
    6b40:	ldrshtle	r0, [r1], -sp
    6b44:	strcc	pc, [r0], #-2261	; 0xfffff72b
    6b48:			; <UNDEFINED> instruction: 0x479868db
    6b4c:			; <UNDEFINED> instruction: 0xf8d5b360
    6b50:	ldmdavs	fp, {sl, ip, sp}
    6b54:	pkhbtmi	r4, r3, r8, lsl #15
    6b58:	rsbsle	r2, r9, r0, lsl #16
    6b5c:			; <UNDEFINED> instruction: 0xf7fb2014
    6b60:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    6b64:			; <UNDEFINED> instruction: 0xf8d5d06c
    6b68:			; <UNDEFINED> instruction: 0xf8d5341c
    6b6c:	cfstrsvc	mvf2, [r1], {24}
    6b70:	blmi	41278 <fchmod@plt+0x3f024>
    6b74:	tsteq	r0, pc, ror #6	; <UNPREDICTABLE>
    6b78:	andls	pc, ip, r0, asr #17
    6b7c:	strvc	r6, [r1], #-131	; 0xffffff7d
    6b80:	tstlt	r3, r2, ror #2
    6b84:			; <UNDEFINED> instruction: 0xf8c560d8
    6b88:			; <UNDEFINED> instruction: 0xe7a0041c
    6b8c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6b90:	eorsvs	r2, fp, r6, lsl r3
    6b94:	andlt	r4, r3, r0, asr #12
    6b98:	svchi	0x00f0e8bd
    6b9c:	ldreq	pc, [r8], #-2245	; 0xfffff73b
    6ba0:	stmdbmi	pc!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    6ba4:			; <UNDEFINED> instruction: 0xe7784479
    6ba8:	bleq	42cec <fchmod@plt+0x40a98>
    6bac:			; <UNDEFINED> instruction: 0x4654e7d6
    6bb0:			; <UNDEFINED> instruction: 0xf7fb4620
    6bb4:	strcs	lr, [ip], #-2260	; 0xfffff72c
    6bb8:			; <UNDEFINED> instruction: 0x4628603c
    6bbc:	blx	544bc0 <fchmod@plt+0x54296c>
    6bc0:	streq	pc, [r4], #-2261	; 0xfffff72b
    6bc4:	b	1e44bb8 <fchmod@plt+0x1e42964>
    6bc8:	strbmi	r2, [r0], -r0, lsl #6
    6bcc:	strcc	pc, [r4], #-2245	; 0xfffff73b
    6bd0:	andlt	r6, r3, ip, lsr r0
    6bd4:	svchi	0x00f0e8bd
    6bd8:			; <UNDEFINED> instruction: 0xf7fb210a
    6bdc:	stmdacs	r0, {r1, r3, r4, r7, r9, fp, sp, lr, pc}
    6be0:	str	sp, [r2, r5, lsr #1]!
    6be4:	movwls	r4, #5680	; 0x1630
    6be8:	bl	2c4bdc <fchmod@plt+0x2c2988>
    6bec:	streq	pc, [r4], #-2261	; 0xfffff72b
    6bf0:	eorsvs	r9, fp, r1, lsl #22
    6bf4:			; <UNDEFINED> instruction: 0xf47f2800
    6bf8:			; <UNDEFINED> instruction: 0xf1a3af59
    6bfc:	blx	fecc780c <fchmod@plt+0xfecc55b8>
    6c00:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    6c04:	orrsne	lr, r4, #77824	; 0x13000
    6c08:			; <UNDEFINED> instruction: 0xf895d0c4
    6c0c:			; <UNDEFINED> instruction: 0xf04f3424
    6c10:			; <UNDEFINED> instruction: 0xf0430801
    6c14:			; <UNDEFINED> instruction: 0xf8850302
    6c18:	ldr	r3, [fp, r4, lsr #8]!
    6c1c:			; <UNDEFINED> instruction: 0xf7fb4650
    6c20:			; <UNDEFINED> instruction: 0xf8d5e89e
    6c24:			; <UNDEFINED> instruction: 0xf7fb0404
    6c28:	ldmdblt	r8!, {r1, r3, r4, r5, r7, fp, sp, lr, pc}
    6c2c:	strcc	pc, [r0], #-2261	; 0xfffff72b
    6c30:	blcs	213a4 <fchmod@plt+0x1f150>
    6c34:	ldrmi	sp, [r8, r9, ror #1]
    6c38:	mvnle	r2, r0, lsl #16
    6c3c:			; <UNDEFINED> instruction: 0xe7bc683c
    6c40:	svceq	0x0000f1bb
    6c44:			; <UNDEFINED> instruction: 0xf8d5d004
    6c48:	ldrbmi	r3, [r8], -r0, lsl #8
    6c4c:			; <UNDEFINED> instruction: 0x4798685b
    6c50:	ldrbmi	r4, [r4], -r0, lsr #12
    6c54:	stm	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c58:	svclt	0x0000e7aa
    6c5c:	andeq	r2, r0, r4, lsl #19
    6c60:	andeq	r2, r0, r8, asr r3
    6c64:	ldrbmi	lr, [r0, sp, lsr #18]!
    6c68:			; <UNDEFINED> instruction: 0xf8d04606
    6c6c:	pkhbtmi	r5, r9, r8, lsl #8
    6c70:	strtmi	r2, [ip], -r0
    6c74:	subsle	r2, r4, r0, lsl #26
    6c78:			; <UNDEFINED> instruction: 0xb1226822
    6c7c:	bcc	ae4ccc <fchmod@plt+0xae2a78>
    6c80:	svceq	0x00fdf012
    6c84:	stmiavs	r4!, {r0, r1, ip, lr, pc}^
    6c88:	stccs	0, cr3, [r0], {1}
    6c8c:	stmdacs	r1, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    6c90:	addeq	sp, r0, r7, asr #18
    6c94:	stmdb	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6c98:	stmdacs	r0, {r7, r9, sl, lr}
    6c9c:	adcmi	sp, ip, #96	; 0x60
    6ca0:	strmi	sp, [r2], -r7, asr #32
    6ca4:	andsvs	r2, r5, r0, lsl #2
    6ca8:	stmiavs	sp!, {r1, r4, r7, r9, sl, lr}^
    6cac:	andcc	r4, r4, #15728640	; 0xf00000
    6cb0:	adcmi	r3, ip, #1073741824	; 0x40000000
    6cb4:			; <UNDEFINED> instruction: 0x464bd1f7
    6cb8:	strbmi	r2, [r0], -r4, lsl #4
    6cbc:	b	14c4cb0 <fchmod@plt+0x14c2a5c>
    6cc0:	ldrdcs	pc, [r0], -r8
    6cc4:	orrmi	pc, r0, #-1073741823	; 0xc0000001
    6cc8:			; <UNDEFINED> instruction: 0xf8c63b01
    6ccc:	cmplt	ip, #24, 8	; 0x18000000
    6cd0:	addsvs	r2, r1, r0, lsl #2
    6cd4:	ldrdne	pc, [r4], -r8
    6cd8:	sbcsvs	r2, r1, r1, lsl #30
    6cdc:	eorcs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6ce0:	ldrdcc	pc, [r0], -sl
    6ce4:			; <UNDEFINED> instruction: 0xf8da609a
    6ce8:	sbcsvs	r3, ip, r0
    6cec:			; <UNDEFINED> instruction: 0xf1a8d90d
    6cf0:	strbmi	r0, [r3], -r4, lsl #4
    6cf4:	streq	lr, [r7, r2, lsl #22]
    6cf8:	andne	lr, r0, #3457024	; 0x34c000
    6cfc:			; <UNDEFINED> instruction: 0xf8536091
    6d00:	addsmi	r2, pc, #4, 30
    6d04:	sbcsvs	r6, r1, r9, asr r8
    6d08:			; <UNDEFINED> instruction: 0x4640d1f6
    6d0c:	stmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6d10:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    6d14:			; <UNDEFINED> instruction: 0xf0432000
    6d18:			; <UNDEFINED> instruction: 0xf8860301
    6d1c:	pop	{r2, r5, sl, ip, sp}
    6d20:	strdcs	r8, [r0], -r0
    6d24:			; <UNDEFINED> instruction: 0x87f0e8bd
    6d28:	ldrdne	pc, [r0], -sl
    6d2c:	ldrne	pc, [ip], #-2246	; 0xfffff73a
    6d30:	strbmi	lr, [fp], -lr, asr #15
    6d34:	tstcs	r0, r4, lsl #4
    6d38:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    6d3c:	b	4c4d30 <fchmod@plt+0x4c2adc>
    6d40:	ldrdcc	pc, [r0], -r8
    6d44:			; <UNDEFINED> instruction: 0xf8c62200
    6d48:	addsvs	r3, sl, r8, lsl r4
    6d4c:	ldrdcs	pc, [r4], -r8
    6d50:	ldmdb	r8, {r1, r3, r4, r6, r7, sp, lr}^
    6d54:	addsvs	r2, sl, r2, lsl #6
    6d58:	stccc	8, cr15, [r4], {88}	; 0x58
    6d5c:			; <UNDEFINED> instruction: 0xe7c660dc
    6d60:	rscscc	pc, pc, pc, asr #32
    6d64:	svclt	0x0000e7db
    6d68:	rsble	r2, r0, r0, lsl #16
    6d6c:	mvnsmi	lr, #737280	; 0xb4000
    6d70:			; <UNDEFINED> instruction: 0xf8d04681
    6d74:	cfmvdlrcs	mvd0, r6
    6d78:			; <UNDEFINED> instruction: 0xf8d1d035
    6d7c:	pkhbtmi	r7, r8, r8, lsl #8
    6d80:	strcs	fp, [r0], -pc, asr #6
    6d84:			; <UNDEFINED> instruction: 0xb1a86878
    6d88:	strcc	pc, [r0], #-2264	; 0xfffff728
    6d8c:			; <UNDEFINED> instruction: 0x4798689b
    6d90:	ldrmi	pc, [r8], #-2265	; 0xfffff727
    6d94:	cmnlt	ip, r5, lsl #12
    6d98:	cmplt	r0, r0, ror #16
    6d9c:	strcc	pc, [r0], #-2265	; 0xfffff727
    6da0:			; <UNDEFINED> instruction: 0x4798689b
    6da4:	strtmi	r4, [r8], -r1, lsl #12
    6da8:	svc	0x00a6f7fa
    6dac:	stmiavs	r4!, {r4, r5, r6, r7, r8, ip, sp, pc}^
    6db0:	mvnsle	r2, r0, lsl #24
    6db4:	svccs	0x000068ff
    6db8:			; <UNDEFINED> instruction: 0xf8d9d1e4
    6dbc:	stmdblt	lr, {r3, r4, sl, ip, sp}
    6dc0:			; <UNDEFINED> instruction: 0x4616e037
    6dc4:	strdlt	r6, [r3, -r2]
    6dc8:	smlalsvs	r6, r3, lr, r0
    6dcc:	bcs	186a0 <fchmod@plt+0x1644c>
    6dd0:			; <UNDEFINED> instruction: 0xf8c9d1f7
    6dd4:	movwcs	r6, #1048	; 0x418
    6dd8:			; <UNDEFINED> instruction: 0xf89960b3
    6ddc:			; <UNDEFINED> instruction: 0xf0433424
    6de0:			; <UNDEFINED> instruction: 0xf8890301
    6de4:	andcs	r3, r0, r4, lsr #8
    6de8:	mvnshi	lr, #12386304	; 0xbd0000
    6dec:	strtcs	pc, [r0], #-2265	; 0xfffff727
    6df0:	adcmi	r6, r2, #14876672	; 0xe30000
    6df4:	stmiavs	r2!, {r3, r4, ip, lr, pc}
    6df8:	sbcsvs	fp, r3, sl, ror r1
    6dfc:	orrlt	r6, r3, r3, ror #17
    6e00:			; <UNDEFINED> instruction: 0xf899609a
    6e04:			; <UNDEFINED> instruction: 0xf0433424
    6e08:			; <UNDEFINED> instruction: 0xf8890301
    6e0c:	rscvs	r3, r6, r4, lsr #8
    6e10:	ldmvs	pc!, {r1, r2, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    6e14:			; <UNDEFINED> instruction: 0xd1b52f00
    6e18:			; <UNDEFINED> instruction: 0xf8c9e7cf
    6e1c:	blcs	13e84 <fchmod@plt+0x11c30>
    6e20:			; <UNDEFINED> instruction: 0xf8c9d1ee
    6e24:			; <UNDEFINED> instruction: 0xe7ec241c
    6e28:	strtcc	pc, [r0], #-2249	; 0xfffff737
    6e2c:	andcs	lr, r0, r3, ror #15
    6e30:			; <UNDEFINED> instruction: 0x461e4770
    6e34:	svclt	0x0000e7cf
    6e38:	strtcc	pc, [r4], #-2192	; 0xfffff770
    6e3c:	vorr.i32	d27, #11534336	; 0x00b00000
    6e40:	ldreq	r0, [fp, r0, asr #8]
    6e44:	pop	{r0, r1, r8, sl, ip, lr, pc}
    6e48:			; <UNDEFINED> instruction: 0xf7ff4010
    6e4c:			; <UNDEFINED> instruction: 0xf7fbbb81
    6e50:	tstcs	r6, #14286848	; 0xda0000
    6e54:	strtmi	r6, [r0], -r3
    6e58:	svclt	0x0000bd10
    6e5c:	blmi	bd971c <fchmod@plt+0xbd74c8>
    6e60:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    6e64:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    6e68:			; <UNDEFINED> instruction: 0x460458d3
    6e6c:			; <UNDEFINED> instruction: 0xf8cd681b
    6e70:			; <UNDEFINED> instruction: 0xf04f3414
    6e74:			; <UNDEFINED> instruction: 0xf8900300
    6e78:	ldreq	r3, [r9, r4, lsr #8]
    6e7c:	ldrbeq	sp, [fp, -lr, lsl #8]
    6e80:	andcs	sp, r0, r6, lsr #8
    6e84:	blmi	959724 <fchmod@plt+0x9574d0>
    6e88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6e8c:			; <UNDEFINED> instruction: 0xf8dd681a
    6e90:	subsmi	r3, sl, r4, lsl r4
    6e94:	vand	d13, d13, d29
    6e98:	ldclt	13, cr4, [r0, #-112]!	; 0xffffff90
    6e9c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    6ea0:	strtcc	pc, [r4], #-2176	; 0xfffff780
    6ea4:			; <UNDEFINED> instruction: 0xffc8f7ff
    6ea8:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    6eac:	mvnle	r2, r0, lsl #16
    6eb0:	strble	r0, [r6, #1882]!	; 0x75a
    6eb4:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    6eb8:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    6ebc:	stmdacc	r1, {r0, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    6ec0:	andls	r6, r3, r8, asr r0
    6ec4:	bicsle	r2, ip, r0, lsl #16
    6ec8:			; <UNDEFINED> instruction: 0xf8acf7ff
    6ecc:	ldrb	r9, [r9, r3, lsl #16]
    6ed0:	strtne	pc, [r4], #-2196	; 0xfffff76c
    6ed4:	bmi	5322f0 <fchmod@plt+0x53009c>
    6ed8:	orrvs	pc, r0, #1325400064	; 0x4f000000
    6edc:	orreq	pc, r2, pc, ror #6
    6ee0:	ldrbtmi	r9, [sl], #-1025	; 0xfffffbff
    6ee4:	andls	r4, r0, #40, 12	; 0x2800000
    6ee8:			; <UNDEFINED> instruction: 0xf8842201
    6eec:	ldrmi	r1, [r9], -r4, lsr #8
    6ef0:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6ef4:			; <UNDEFINED> instruction: 0xf7fa4628
    6ef8:	bmi	342d08 <fchmod@plt+0x340ab4>
    6efc:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6f00:	vstrle	d2, [r4, #-0]
    6f04:	subsvs	r3, r3, r1, lsl #22
    6f08:			; <UNDEFINED> instruction: 0xf7ffb90b
    6f0c:	andcs	pc, r1, fp, lsl #17
    6f10:			; <UNDEFINED> instruction: 0xf7fae7b8
    6f14:	svclt	0x0000ef6e
    6f18:	andeq	r3, r1, ip, ror #30
    6f1c:	strdeq	r0, [r0], -r4
    6f20:	andeq	r3, r1, r4, asr #30
    6f24:	andeq	r7, r1, r2, lsl r2
    6f28:	andeq	r2, r0, sl, lsl r4
    6f2c:	andeq	r7, r1, ip, asr #3
    6f30:	svcmi	0x00f0e92d
    6f34:			; <UNDEFINED> instruction: 0xf8904604
    6f38:	addlt	r0, r5, r4, lsr #8
    6f3c:			; <UNDEFINED> instruction: 0x919cf8df
    6f40:	ldrbtmi	r0, [r9], #1923	; 0x783
    6f44:			; <UNDEFINED> instruction: 0xf010d54f
    6f48:	cmple	ip, r8, lsl #12
    6f4c:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6f50:	strmi	r4, [pc], -r8, lsl #12
    6f54:			; <UNDEFINED> instruction: 0x4798681b
    6f58:	stmdacs	r0, {r7, r9, sl, lr}
    6f5c:	addhi	pc, r3, r0
    6f60:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6f64:			; <UNDEFINED> instruction: 0xf5044638
    6f68:	ldmvs	fp, {r7, r9, fp, sp, lr}
    6f6c:			; <UNDEFINED> instruction: 0xf8d44798
    6f70:			; <UNDEFINED> instruction: 0x46021418
    6f74:	subsle	r2, r4, r0, lsl #18
    6f78:			; <UNDEFINED> instruction: 0xf7ff4650
    6f7c:			; <UNDEFINED> instruction: 0x4605f873
    6f80:	suble	r2, lr, r0, lsl #16
    6f84:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6f88:			; <UNDEFINED> instruction: 0xf8d54638
    6f8c:	ldmvs	fp, {r2, r3, ip, sp, pc}
    6f90:			; <UNDEFINED> instruction: 0x46024798
    6f94:	svceq	0x0000f1bb
    6f98:	ldrbmi	sp, [r9], -lr, lsr #32
    6f9c:			; <UNDEFINED> instruction: 0xf7ff4650
    6fa0:	movtlt	pc, #34913	; 0x8861	; <UNPREDICTABLE>
    6fa4:	andcs	r4, r5, #79872	; 0x13800
    6fa8:	ldrtmi	r4, [r0], -lr, asr #18
    6fac:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    6fb0:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    6fb4:	svc	0x000af7fa
    6fb8:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6fbc:			; <UNDEFINED> instruction: 0x4602689b
    6fc0:	andls	r4, r3, #56, 12	; 0x3800000
    6fc4:	bls	d8e2c <fchmod@plt+0xd6bd8>
    6fc8:	strls	r2, [r0], #-257	; 0xfffffeff
    6fcc:	strtmi	r4, [r8], -r3, lsl #12
    6fd0:	stmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6fd4:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6fd8:	ldmdavs	fp, {r6, r9, sl, lr}^
    6fdc:			; <UNDEFINED> instruction: 0x46304798
    6fe0:	pop	{r0, r2, ip, sp, pc}
    6fe4:			; <UNDEFINED> instruction: 0xf7fb8ff0
    6fe8:	andscs	lr, r6, #917504	; 0xe0000
    6fec:	andcs	r4, r0, r3, lsl #12
    6ff0:	andlt	r6, r5, sl, lsl r0
    6ff4:	svchi	0x00f0e8bd
    6ff8:	strcc	pc, [r0], #-2260	; 0xfffff72c
    6ffc:	ldmdavs	fp, {r3, r5, r6, fp, sp, lr}^
    7000:	stcvc	7, cr4, [sl], #-608	; 0xfffffda0
    7004:	andhi	pc, r4, r5, asr #17
    7008:			; <UNDEFINED> instruction: 0xf8942001
    700c:	movwmi	r3, #9252	; 0x2424
    7010:	movwmi	r7, #13354	; 0x342a
    7014:	strtpl	pc, [r0], #-2244	; 0xfffff73c
    7018:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    701c:	pop	{r0, r2, ip, sp, pc}
    7020:			; <UNDEFINED> instruction: 0x20148ff0
    7024:	svc	0x0058f7fa
    7028:	stmdacs	r0, {r1, r2, r9, sl, lr}
    702c:			; <UNDEFINED> instruction: 0xf8d4d04a
    7030:	andcs	r5, r0, #24, 8	; 0x18000000
    7034:			; <UNDEFINED> instruction: 0xf8c07c03
    7038:			; <UNDEFINED> instruction: 0xf0438004
    703c:	andvs	r0, r2, r1, lsl #6
    7040:	ldmdblt	sp, {r0, r1, sl, ip, sp, lr}^
    7044:			; <UNDEFINED> instruction: 0xf8d4e035
    7048:	ldmvs	fp, {sl, ip, sp}
    704c:	stmdavc	r3, {r3, r4, r7, r8, r9, sl, lr}
    7050:			; <UNDEFINED> instruction: 0xf0133b2b
    7054:	strdle	r0, [sp], -sp
    7058:	orrslt	r6, sp, sp, ror #17
    705c:	stmdacs	r0, {r3, r5, r6, fp, sp, lr}
    7060:	stmdavs	r8!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
    7064:			; <UNDEFINED> instruction: 0xf7fae7f3
    7068:	andcs	lr, ip, #824	; 0x338
    706c:	strbmi	r4, [r0], -r3, lsl #12
    7070:			; <UNDEFINED> instruction: 0xe7be601a
    7074:	stmib	r6, {r0, r1, r3, r5, r7, fp, sp, lr}^
    7078:	stmiavs	fp!, {r1, r8, sl, ip, sp}
    707c:	ldrhvs	fp, [lr], #19
    7080:	and	r6, sl, lr, lsr #1
    7084:	ldrcc	pc, [ip], #-2260	; 0xfffff72c
    7088:	ldrcs	pc, [r8], #-2260	; 0xfffff72c
    708c:	strcc	lr, [r2, #-2502]	; 0xfffff63a
    7090:			; <UNDEFINED> instruction: 0xb103b19a
    7094:			; <UNDEFINED> instruction: 0xf8c460de
    7098:			; <UNDEFINED> instruction: 0xf894641c
    709c:	andcs	r3, r1, r4, lsr #8
    70a0:			; <UNDEFINED> instruction: 0xf8844303
    70a4:	andlt	r3, r5, r4, lsr #8
    70a8:	svchi	0x00f0e8bd
    70ac:	ldrvs	pc, [r8], #-2244	; 0xfffff73c
    70b0:			; <UNDEFINED> instruction: 0xf8d4e7e6
    70b4:	stmib	r0, {r2, r3, r4, sl, ip, sp}^
    70b8:			; <UNDEFINED> instruction: 0xf8c43502
    70bc:	blcs	20124 <fchmod@plt+0x1ded0>
    70c0:	strb	sp, [r8, r8, ror #3]!
    70c4:	strcc	pc, [r0], #-2260	; 0xfffff72c
    70c8:	ldmdavs	fp, {r6, r9, sl, lr}^
    70cc:			; <UNDEFINED> instruction: 0xf7fa4798
    70d0:	andcs	lr, ip, #616	; 0x268
    70d4:	ldrtmi	r4, [r0], -r3, lsl #12
    70d8:	usada8	sl, sl, r0, r6
    70dc:	andeq	r3, r1, sl, lsl #29
    70e0:	andeq	r0, r0, r4, lsl #4
    70e4:	andeq	r2, r0, r0, ror r4
    70e8:			; <UNDEFINED> instruction: 0xf890b5f8
    70ec:	ldreq	r3, [sl, r4, lsr #8]
    70f0:			; <UNDEFINED> instruction: 0xf013d527
    70f4:			; <UNDEFINED> instruction: 0xd1240708
    70f8:	strcc	pc, [r0], #-2256	; 0xfffff730
    70fc:	strmi	r4, [r8], -r4, lsl #12
    7100:			; <UNDEFINED> instruction: 0x4798681b
    7104:	teqlt	r0, #5242880	; 0x500000
    7108:			; <UNDEFINED> instruction: 0xf7fa2014
    710c:	strmi	lr, [r6], -r6, ror #29
    7110:			; <UNDEFINED> instruction: 0xf8d4b340
    7114:			; <UNDEFINED> instruction: 0xf8d4241c
    7118:	cfstrsvc	mvf1, [r3], {24}
    711c:			; <UNDEFINED> instruction: 0xf0436045
    7120:	andvs	r0, r7, r1, lsl #6
    7124:	addvs	r6, r2, r7, asr #1
    7128:	orrlt	r7, r9, r3, lsl #8
    712c:	sbcsvs	fp, r6, r2, lsl #2
    7130:	strtcc	pc, [r4], #-2196	; 0xfffff76c
    7134:			; <UNDEFINED> instruction: 0xf8c42001
    7138:	movwmi	r6, #13340	; 0x341c
    713c:	strtcc	pc, [r4], #-2180	; 0xfffff77c
    7140:			; <UNDEFINED> instruction: 0xf7fabdf8
    7144:	andscs	lr, r6, #96, 30	; 0x180
    7148:	andcs	r4, r0, r3, lsl #12
    714c:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    7150:	ldreq	pc, [r8], #-2244	; 0xfffff73c
    7154:			; <UNDEFINED> instruction: 0xf7fae7ea
    7158:	andcs	lr, ip, #344	; 0x158
    715c:	strtmi	r4, [r8], -r3, lsl #12
    7160:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    7164:	strcc	pc, [r0], #-2260	; 0xfffff72c
    7168:	ldmdavs	fp, {r3, r5, r9, sl, lr}^
    716c:			; <UNDEFINED> instruction: 0xf7fa4798
    7170:	andcs	lr, ip, #296	; 0x128
    7174:	ldrtmi	r4, [r0], -r3, lsl #12
    7178:	ldcllt	0, cr6, [r8, #104]!	; 0x68
    717c:	strtcs	pc, [r0], #-2256	; 0xfffff730
    7180:	addmi	r6, sl, #13303808	; 0xcb0000
    7184:	svclt	0x0008688a
    7188:	strtcc	pc, [r0], #-2240	; 0xfffff740
    718c:	sbcsvs	fp, r3, r2, asr r1
    7190:	cmplt	fp, fp, asr #17
    7194:			; <UNDEFINED> instruction: 0xf890609a
    7198:			; <UNDEFINED> instruction: 0xf0433424
    719c:			; <UNDEFINED> instruction: 0xf8800301
    71a0:	ldrbmi	r3, [r0, -r4, lsr #8]!
    71a4:	ldrcc	pc, [r8], #-2240	; 0xfffff740
    71a8:	mvnsle	r2, r0, lsl #22
    71ac:	strtcc	pc, [r4], #-2192	; 0xfffff770
    71b0:	ldrcs	pc, [ip], #-2240	; 0xfffff740
    71b4:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    71b8:	strtcc	pc, [r4], #-2176	; 0xfffff780
    71bc:	svclt	0x00004770
    71c0:	strtcs	pc, [r4], #-2192	; 0xfffff770
    71c4:	mvnsmi	lr, #737280	; 0xb4000
    71c8:			; <UNDEFINED> instruction: 0xf8df0793
    71cc:	addlt	r8, r3, r0, ror #1
    71d0:	ldrle	r4, [ip, #-1272]!	; 0xfffffb08
    71d4:	streq	pc, [r8, #-18]	; 0xffffffee
    71d8:			; <UNDEFINED> instruction: 0x460fd139
    71dc:	ldrne	pc, [r8], #-2256	; 0xfffff730
    71e0:	stmibvs	r0, {r8, sl, ip, sp, lr, pc}
    71e4:	stmdbcs	r0, {r1, r2, r9, sl, lr}
    71e8:			; <UNDEFINED> instruction: 0x463ad052
    71ec:			; <UNDEFINED> instruction: 0xf7fe4648
    71f0:			; <UNDEFINED> instruction: 0x4604ff39
    71f4:	suble	r2, fp, r0, lsl #16
    71f8:	smlawtlt	r9, r1, r8, r6
    71fc:	ldrtmi	r4, [sl], -r8, asr #12
    7200:			; <UNDEFINED> instruction: 0xff30f7fe
    7204:	stmiavs	r1!, {r5, r6, r8, r9, fp, ip, sp, pc}^
    7208:	strtcc	pc, [r0], #-2262	; 0xfffff72a
    720c:	stmiavs	r3!, {r2, r3, r4, r7, r9, lr}
    7210:			; <UNDEFINED> instruction: 0xf8c6bf08
    7214:	blcs	c29c <fchmod@plt+0xa048>
    7218:	sbcsvs	sp, r9, r7, lsr r0
    721c:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
    7220:	addvs	sp, fp, pc, lsr r0
    7224:	strtcc	pc, [r4], #-2198	; 0xfffff76a
    7228:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    722c:	strtcc	pc, [r4], #-2182	; 0xfffff77a
    7230:	tstlt	r8, r0, lsr #16
    7234:	ldc	7, cr15, [r2, #1000]	; 0x3e8
    7238:	stmdacs	r0, {r5, r6, fp, sp, lr}
    723c:			; <UNDEFINED> instruction: 0xf8d6d034
    7240:	ldmdavs	fp, {sl, ip, sp}^
    7244:	mulcs	r1, r8, r7
    7248:	pop	{r0, r1, ip, sp, pc}
    724c:			; <UNDEFINED> instruction: 0xf7fa83f0
    7250:	andscs	lr, r6, #3488	; 0xda0
    7254:	andcs	r4, r0, r3, lsl #12
    7258:	andlt	r6, r3, sl, lsl r0
    725c:	mvnshi	lr, #12386304	; 0xbd0000
    7260:	andcs	r4, r5, #19456	; 0x4c00
    7264:			; <UNDEFINED> instruction: 0x46284913
    7268:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    726c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    7270:	stc	7, cr15, [ip, #1000]!	; 0x3e8
    7274:	tstcs	r1, fp, lsr r6
    7278:	strmi	r9, [r2], -r0, lsl #12
    727c:			; <UNDEFINED> instruction: 0xf7fa4620
    7280:	qadd16mi	lr, r8, r0
    7284:	pop	{r0, r1, ip, sp, pc}
    7288:			; <UNDEFINED> instruction: 0xf8c683f0
    728c:	bfi	r1, r8, (invalid: 8:6)
    7290:	mrc	7, 5, APSR_nzcv, cr8, cr10, {7}
    7294:	strmi	r2, [r3], -r2, lsl #4
    7298:	andsvs	r2, sl, r0
    729c:	pop	{r0, r1, ip, sp, pc}
    72a0:			; <UNDEFINED> instruction: 0xf8c683f0
    72a4:			; <UNDEFINED> instruction: 0xe7bd341c
    72a8:	ldrb	r2, [r6, r1]
    72ac:	strdeq	r3, [r1], -ip
    72b0:	andeq	r0, r0, r4, lsl #4
    72b4:			; <UNDEFINED> instruction: 0x000021b4
    72b8:			; <UNDEFINED> instruction: 0xf890b538
    72bc:	vraddhn.i16	d19, <illegal reg q1.5>, q10
    72c0:	ldreq	r0, [fp, r0, asr #10]
    72c4:	strmi	sp, [sl], -lr, lsl #10
    72c8:	ldrne	pc, [r8], #-2256	; 0xfffff730
    72cc:			; <UNDEFINED> instruction: 0xf5004604
    72d0:	cmnlt	r1, r0, lsl #1
    72d4:	mcr2	7, 6, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    72d8:	cmplt	r0, r3, lsl #12
    72dc:			; <UNDEFINED> instruction: 0xf8c46840
    72e0:	cfldrslt	mvf3, [r8, #-128]!	; 0xffffff80
    72e4:	mcr	7, 4, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    72e8:			; <UNDEFINED> instruction: 0x46032216
    72ec:	andsvs	r4, sl, r8, lsr #12
    72f0:			; <UNDEFINED> instruction: 0xf7fabd38
    72f4:	andcs	lr, r2, #136, 28	; 0x880
    72f8:	andcs	r4, r0, r3, lsl #12
    72fc:	ldclt	0, cr6, [r8, #-104]!	; 0xffffff98
    7300:	strtcs	pc, [r4], #-2192	; 0xfffff770
    7304:			; <UNDEFINED> instruction: 0x0793b510
    7308:	strbeq	pc, [r0], #-962	; 0xfffffc3e	; <UNPREDICTABLE>
    730c:	strmi	sp, [r3], -r5, lsl #10
    7310:	andcs	r2, r1, r0, lsl #4
    7314:	strtcs	pc, [r0], #-2243	; 0xfffff73d
    7318:			; <UNDEFINED> instruction: 0xf7fabd10
    731c:	andscs	lr, r6, #116, 28	; 0x740
    7320:	strtmi	r4, [r0], -r3, lsl #12
    7324:	ldclt	0, cr6, [r0, #-104]	; 0xffffff98
    7328:	strtcc	pc, [r4], #-2192	; 0xfffff770
    732c:	vorr.i32	d27, #11534336	; 0x00b00000
    7330:	ldreq	r0, [fp, r0, asr #8]
    7334:			; <UNDEFINED> instruction: 0xf8d0d510
    7338:	ldmdblt	r3, {r5, sl, ip, sp}
    733c:	ldmdavs	ip, {r0, r3, sp, lr, pc}^
    7340:	ldmvs	fp, {r2, r3, r5, r8, fp, ip, sp, pc}^
    7344:	strtcc	pc, [r0], #-2240	; 0xfffff740
    7348:	mvnsle	r2, r0, lsl #22
    734c:	strtmi	r2, [r0], -r0, lsl #8
    7350:			; <UNDEFINED> instruction: 0xf8d0bd10
    7354:			; <UNDEFINED> instruction: 0xe7f53418
    7358:	mrc	7, 2, APSR_nzcv, cr4, cr10, {7}
    735c:	andvs	r2, r3, r6, lsl r3
    7360:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    7364:			; <UNDEFINED> instruction: 0x4606b5f8
    7368:	svcmi	0x002f4c2e
    736c:	ldrbtmi	r4, [pc], #-1148	; 7374 <fchmod@plt+0x5120>
    7370:	ldmdblt	r8, {r5, fp, sp, lr}
    7374:			; <UNDEFINED> instruction: 0xf854e00a
    7378:	teqlt	r8, r8, lsl #30
    737c:			; <UNDEFINED> instruction: 0x46254631
    7380:	ldc	7, cr15, [sl], #1000	; 0x3e8
    7384:	mvnsle	r2, r0, lsl #16
    7388:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    738c:	ldrbtmi	r4, [ip], #-3111	; 0xfffff3d9
    7390:			; <UNDEFINED> instruction: 0x01b8f8d4
    7394:			; <UNDEFINED> instruction: 0xf504b168
    7398:	ldrd	r7, [r2], -ip
    739c:	svceq	0x0008f854
    73a0:			; <UNDEFINED> instruction: 0x4631b138
    73a4:	stc	7, cr15, [r8], #1000	; 0x3e8
    73a8:	mvnsle	r2, r0, lsl #16
    73ac:	strtmi	r4, [r8], -r5, lsl #12
    73b0:	blmi	7f6b98 <fchmod@plt+0x7f4944>
    73b4:	ldmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    73b8:	ldmpl	fp!, {sp}^
    73bc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    73c0:	stc	7, cr15, [r4, #-1000]	; 0xfffffc18
    73c4:	ldrtmi	r2, [r3], -r1, lsl #2
    73c8:	strtmi	r4, [r0], -r2, lsl #12
    73cc:	mcr	7, 3, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    73d0:	andcs	r2, r6, r0, lsl #2
    73d4:	mcr	7, 4, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    73d8:			; <UNDEFINED> instruction: 0xf7fab1c8
    73dc:	strmi	lr, [r4], -r4, lsl #26
    73e0:	ldmdbmi	r5, {r3, r5, r7, r8, ip, sp, pc}
    73e4:	strcs	r2, [r0, #-6]
    73e8:			; <UNDEFINED> instruction: 0xf7fa4479
    73ec:	bmi	502dec <fchmod@plt+0x500b98>
    73f0:	tstcs	r1, r3, lsr r6
    73f4:	andcs	r4, r2, sl, ror r4
    73f8:	mrc	7, 3, APSR_nzcv, cr0, cr10, {7}
    73fc:	andcs	r4, r6, r1, lsr #12
    7400:	mrc	7, 3, APSR_nzcv, cr2, cr10, {7}
    7404:			; <UNDEFINED> instruction: 0xf7fa4620
    7408:	strtmi	lr, [r8], -sl, lsr #25
    740c:	bmi	336bf4 <fchmod@plt+0x3349a0>
    7410:	tstcs	r1, r3, lsr r6
    7414:	ldrbtmi	r2, [sl], #-2
    7418:			; <UNDEFINED> instruction: 0xf7fa2500
    741c:	strtmi	lr, [r8], -r0, ror #28
    7420:	svclt	0x0000bdf8
    7424:	andeq	r4, r1, r0, lsr r6
    7428:	andeq	r3, r1, lr, asr sl
    742c:	andeq	r4, r1, lr, lsl #12
    7430:	andeq	r0, r0, r4, lsl #4
    7434:	strheq	r2, [r0], -r8
    7438:	andeq	r1, r0, r0, ror r0
    743c:	andeq	r2, r0, r0, asr #1
    7440:	muleq	r0, lr, r0
    7444:	ldrblt	r4, [r0, #-2856]!	; 0xfffff4d8
    7448:	mcrmi	4, 1, r4, cr8, cr11, {3}
    744c:	ldmdavc	fp, {r1, r7, ip, sp, pc}
    7450:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
    7454:			; <UNDEFINED> instruction: 0xf7ffb183
    7458:	strmi	pc, [r4], -r5, lsl #31
    745c:			; <UNDEFINED> instruction: 0x4628b1b8
    7460:	stcl	7, cr15, [r0], {250}	; 0xfa
    7464:			; <UNDEFINED> instruction: 0xb1a84605
    7468:	tstlt	r8, r0, ror #16
    746c:	ldcl	7, cr15, [r6], #-1000	; 0xfffffc18
    7470:	rsbvs	r2, r5, r0
    7474:	ldcllt	0, cr11, [r0, #-8]!
    7478:			; <UNDEFINED> instruction: 0xf0009001
    747c:	stmdals	r1, {r0, r1, r6, fp, ip, sp, lr, pc}
    7480:	bmi	70142c <fchmod@plt+0x6ff1d8>
    7484:	andcs	r2, r3, r1, lsl #2
    7488:			; <UNDEFINED> instruction: 0xf7fa447a
    748c:			; <UNDEFINED> instruction: 0xf04fee28
    7490:			; <UNDEFINED> instruction: 0xe7ef30ff
    7494:	andcs	r4, r5, #376832	; 0x5c000
    7498:			; <UNDEFINED> instruction: 0xf7fa4479
    749c:	blmi	5c2704 <fchmod@plt+0x5c04b0>
    74a0:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    74a4:	mcr	7, 4, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    74a8:	andcs	r4, r6, r9, lsr #12
    74ac:	mrc	7, 0, APSR_nzcv, cr12, cr10, {7}
    74b0:	rscle	r2, r6, r0, lsl #16
    74b4:	ldc	7, cr15, [r6], {250}	; 0xfa
    74b8:	stmdacs	r0, {r2, r9, sl, lr}
    74bc:	stmdbmi	pc, {r0, r5, r6, r7, ip, lr, pc}	; <UNPREDICTABLE>
    74c0:	ldrbtmi	r2, [r9], #-6
    74c4:	mrc	7, 0, APSR_nzcv, cr0, cr10, {7}
    74c8:	tstcs	r1, sp, lsl #20
    74cc:	ldrbtmi	r2, [sl], #-3
    74d0:	mcr	7, 0, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    74d4:	andcs	r4, r6, r1, lsr #12
    74d8:	mcr	7, 0, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    74dc:			; <UNDEFINED> instruction: 0xf7fa4620
    74e0:			; <UNDEFINED> instruction: 0xf04fec3e
    74e4:			; <UNDEFINED> instruction: 0xe7c530ff
    74e8:	andeq	r6, r1, r8, lsl #25
    74ec:	andeq	r3, r1, sl, ror r9
    74f0:	andeq	r2, r0, r8, ror r0
    74f4:	andeq	r2, r0, ip, lsr r0
    74f8:	andeq	r0, r0, r4, lsl #4
    74fc:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    7500:	andeq	r2, r0, r2, lsr r0
    7504:	blmi	fe159f1c <fchmod@plt+0xfe157cc8>
    7508:	stmibmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    750c:	svcmi	0x00f0e92d
    7510:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    7514:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    7518:	strcs	r4, [r1], #-3458	; 0xfffff27e
    751c:			; <UNDEFINED> instruction: 0xf8cd681b
    7520:			; <UNDEFINED> instruction: 0xf04f3414
    7524:	blmi	fe00812c <fchmod@plt+0xfe005ed8>
    7528:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    752c:	rsbseq	pc, r0, #13959168	; 0xd50000
    7530:			; <UNDEFINED> instruction: 0xf7fa701c
    7534:			; <UNDEFINED> instruction: 0x4606ee12
    7538:	rsbsle	r2, r8, r0, lsl #16
    753c:	stcge	15, cr4, [r5, #-492]	; 0xfffffe14
    7540:	ldrdls	pc, [ip, #143]!	; 0x8f
    7544:	ldrdhi	pc, [ip, #143]!	; 0x8f
    7548:	ldrbtmi	r4, [r9], #1151	; 0x47f
    754c:			; <UNDEFINED> instruction: 0x463244f8
    7550:	orrvs	pc, r0, pc, asr #8
    7554:			; <UNDEFINED> instruction: 0xf7fa4628
    7558:			; <UNDEFINED> instruction: 0x4604ec1c
    755c:	suble	r2, pc, r0, lsl #16
    7560:			; <UNDEFINED> instruction: 0xf7fa4628
    7564:	cdpne	13, 4, cr14, cr4, cr6, {1}
    7568:	stmdacs	r0, {r1, r7, r9, sl, lr}
    756c:			; <UNDEFINED> instruction: 0xf7fad05d
    7570:	bl	182968 <fchmod@plt+0x180714>
    7574:	stmdavs	r1, {r1, r3, r8, r9}
    7578:	stccc	0, cr14, [r1], {1}
    757c:			; <UNDEFINED> instruction: 0xf813d355
    7580:			; <UNDEFINED> instruction: 0xf8312d01
    7584:	ldreq	r2, [r2], #18
    7588:	strcc	sp, [r1], #-1271	; 0xfffffb09
    758c:			; <UNDEFINED> instruction: 0x46284639
    7590:	strpl	r2, [fp, #-768]!	; 0xfffffd00
    7594:	mrc	7, 2, APSR_nzcv, cr2, cr10, {7}
    7598:	bl	15e64c <fchmod@plt+0x15c3f8>
    759c:			; <UNDEFINED> instruction: 0xf1a30a00
    75a0:	blx	fed08634 <fchmod@plt+0xfed063e0>
    75a4:	stmdbeq	r4!, {r2, r7, sl, ip, sp, lr, pc}^
    75a8:	svclt	0x00082b00
    75ac:	cfstrscs	mvf2, [r0], {1}
    75b0:	ldrtmi	sp, [r9], -sp, asr #3
    75b4:			; <UNDEFINED> instruction: 0xf7fa4650
    75b8:			; <UNDEFINED> instruction: 0xf81aebb2
    75bc:	bl	2935c4 <fchmod@plt+0x291370>
    75c0:	blcs	a1c8 <fchmod@plt+0x7f74>
    75c4:			; <UNDEFINED> instruction: 0xf10bd0c3
    75c8:			; <UNDEFINED> instruction: 0xf80a0b01
    75cc:	strbmi	r4, [r9], -r0
    75d0:			; <UNDEFINED> instruction: 0xf7fa4658
    75d4:			; <UNDEFINED> instruction: 0x4641ee34
    75d8:	ldrbmi	r4, [r8], -r3, lsl #9
    75dc:	bl	fe7c55cc <fchmod@plt+0xfe7c3378>
    75e0:			; <UNDEFINED> instruction: 0x46034659
    75e4:			; <UNDEFINED> instruction: 0xf80b4650
    75e8:			; <UNDEFINED> instruction: 0xf7ff4003
    75ec:	ldrtmi	pc, [r2], -fp, lsr #30	; <UNPREDICTABLE>
    75f0:	orrvs	pc, r0, pc, asr #8
    75f4:			; <UNDEFINED> instruction: 0xf7fa4628
    75f8:	strmi	lr, [r4], -ip, asr #23
    75fc:			; <UNDEFINED> instruction: 0xd1af2800
    7600:			; <UNDEFINED> instruction: 0xf7fa4630
    7604:	stmdacs	r0, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    7608:	ldrtmi	sp, [r0], -r1, asr #2
    760c:	ldcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    7610:	blmi	1099f3c <fchmod@plt+0x1097ce8>
    7614:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7618:			; <UNDEFINED> instruction: 0xf8dd681a
    761c:	subsmi	r3, sl, r4, lsl r4
    7620:	vand	d13, d13, d19
    7624:	pop	{r2, r3, r4, r8, sl, fp, lr}
    7628:	strcs	r8, [r0], #-4080	; 0xfffff010
    762c:			; <UNDEFINED> instruction: 0xf7fae7ae
    7630:	stmdavs	r7, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    7634:	rscle	r2, fp, r2, lsl #30
    7638:	andcs	r4, r6, r1, lsr r6
    763c:	ldcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    7640:	rsbscc	pc, r0, #13959168	; 0xd50000
    7644:	suble	r2, sp, r0, lsl #16
    7648:			; <UNDEFINED> instruction: 0xf7fa9303
    764c:	blls	102584 <fchmod@plt+0x100330>
    7650:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7654:	ldmdbmi	r9!, {r1, r2, r6, ip, lr, pc}
    7658:	ldrbtmi	r2, [r9], #-6
    765c:	stcl	7, cr15, [r4, #-1000]	; 0xfffffc18
    7660:			; <UNDEFINED> instruction: 0xf7fa4638
    7664:	bmi	dc2784 <fchmod@plt+0xdc0530>
    7668:	strtmi	r9, [r1], -r3, lsl #22
    766c:	andls	r4, r0, sl, ror r4
    7670:			; <UNDEFINED> instruction: 0xf7fa2002
    7674:			; <UNDEFINED> instruction: 0x4629ed34
    7678:			; <UNDEFINED> instruction: 0xf7fa2006
    767c:			; <UNDEFINED> instruction: 0x4628ed36
    7680:	bl	1b45670 <fchmod@plt+0x1b4341c>
    7684:			; <UNDEFINED> instruction: 0xf7fa2001
    7688:			; <UNDEFINED> instruction: 0xf7faec7c
    768c:			; <UNDEFINED> instruction: 0xf7faebb2
    7690:			; <UNDEFINED> instruction: 0x4621ecba
    7694:	andcs	r4, r6, r3, lsl #12
    7698:			; <UNDEFINED> instruction: 0xf7fa681d
    769c:	blmi	a82b3c <fchmod@plt+0xa808e8>
    76a0:			; <UNDEFINED> instruction: 0xf8d3447b
    76a4:	cmplt	r0, #112, 4
    76a8:			; <UNDEFINED> instruction: 0xf7fa9303
    76ac:	blls	102524 <fchmod@plt+0x1002d0>
    76b0:			; <UNDEFINED> instruction: 0xb3204604
    76b4:	andcs	r4, r6, r4, lsr #18
    76b8:			; <UNDEFINED> instruction: 0xf7fa4479
    76bc:			; <UNDEFINED> instruction: 0x4628ed16
    76c0:	ldc	7, cr15, [r6], {250}	; 0xfa
    76c4:	blls	d9f50 <fchmod@plt+0xd7cfc>
    76c8:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    76cc:	andcs	r9, r2, r0
    76d0:	stc	7, cr15, [r4, #-1000]	; 0xfffffc18
    76d4:	andcs	r4, r6, r1, lsr #12
    76d8:	stc	7, cr15, [r6, #-1000]	; 0xfffffc18
    76dc:			; <UNDEFINED> instruction: 0xf7fa4620
    76e0:			; <UNDEFINED> instruction: 0xe7cfeb3e
    76e4:	movwls	r4, #13880	; 0x3638
    76e8:	stc	7, cr15, [r2], {250}	; 0xfa
    76ec:	blls	d9f54 <fchmod@plt+0xd7d00>
    76f0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    76f4:	andcs	r9, r2, r0
    76f8:	ldcl	7, cr15, [r0], #1000	; 0x3e8
    76fc:	strtmi	lr, [r8], -r2, asr #15
    7700:			; <UNDEFINED> instruction: 0xf7fa9303
    7704:	bmi	5026e4 <fchmod@plt+0x500490>
    7708:	tstcs	r1, r3, lsl #22
    770c:	andls	r4, r0, sl, ror r4
    7710:			; <UNDEFINED> instruction: 0xf7fa2002
    7714:	ldr	lr, [r5, r4, ror #25]!
    7718:	andeq	r3, r1, r4, asr #17
    771c:	strdeq	r0, [r0], -r4
    7720:	andeq	r1, r0, r6, ror #19
    7724:	andeq	r4, r1, r4, ror r4
    7728:	andeq	r6, r1, r6, lsr #23
    772c:	andeq	r2, r0, ip
    7730:	andeq	r2, r0, lr
    7734:	andeq	r2, r0, r0, lsl r0
    7738:			; <UNDEFINED> instruction: 0x000137b8
    773c:	strdeq	r0, [r0], -lr
    7740:	andeq	r1, r0, r0, asr #29
    7744:	strdeq	r4, [r1], -ip
    7748:	andeq	r0, r0, r0, lsr #27
    774c:	muleq	r0, r6, lr
    7750:	andeq	r1, r0, sl, lsr lr
    7754:	andeq	r1, r0, r4, asr lr
    7758:	strlt	r4, [r0, #-2824]	; 0xfffff4f8
    775c:	addlt	r4, r3, fp, ror r4
    7760:	teqlt	r3, fp, lsl r8
    7764:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    7768:	stmdavs	r0, {r8, ip, sp, pc}^
    776c:			; <UNDEFINED> instruction: 0xf85db003
    7770:	andls	pc, r1, r4, lsl #22
    7774:	mcr2	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    7778:	ldrb	r9, [r3, r1, lsl #16]!
    777c:	andeq	r6, r1, r4, ror r9
    7780:	strlt	r4, [r0, #-2828]	; 0xfffff4f4
    7784:	addlt	r4, r3, fp, ror r4
    7788:	cmnlt	r3, fp, lsl r8
    778c:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    7790:	stmdavs	r0, {r6, r8, ip, sp, pc}^
    7794:	stmdbmi	r8, {r4, r5, r8, ip, sp, pc}
    7798:			; <UNDEFINED> instruction: 0xf7fa4479
    779c:	blx	fec424dc <fchmod@plt+0xfec40288>
    77a0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    77a4:			; <UNDEFINED> instruction: 0xf85db003
    77a8:	andls	pc, r1, r4, lsl #22
    77ac:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    77b0:	strb	r9, [fp, r1, lsl #16]!
    77b4:	andeq	r6, r1, ip, asr #18
    77b8:	strdeq	r1, [r0], -r0
    77bc:			; <UNDEFINED> instruction: 0x460db5f0
    77c0:	addlt	r4, r5, pc, lsl r9
    77c4:			; <UNDEFINED> instruction: 0x46064b1f
    77c8:	bmi	7d89b4 <fchmod@plt+0x7d6760>
    77cc:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    77d0:	ldrbtmi	r4, [pc], #-1146	; 77d8 <fchmod@plt+0x5584>
    77d4:	movwls	r6, #14363	; 0x381b
    77d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    77dc:			; <UNDEFINED> instruction: 0xb1bb7813
    77e0:			; <UNDEFINED> instruction: 0xf7ff4630
    77e4:			; <UNDEFINED> instruction: 0x4604fdbf
    77e8:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    77ec:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    77f0:			; <UNDEFINED> instruction: 0xff4ef7fd
    77f4:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    77f8:	blmi	49a054 <fchmod@plt+0x497e00>
    77fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7800:	blls	e1870 <fchmod@plt+0xdf61c>
    7804:	tstle	r8, sl, asr r0
    7808:	ldcllt	0, cr11, [r0, #20]!
    780c:	ldrb	r4, [r3, r8, lsr #12]!
    7810:	mrc2	7, 3, pc, cr8, cr15, {7}
    7814:	blmi	4017ac <fchmod@plt+0x3ff558>
    7818:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    781c:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    7820:			; <UNDEFINED> instruction: 0xf7fa681f
    7824:	stmdavs	r4!, {r2, r4, r6, r7, r9, fp, sp, lr, pc}^
    7828:	tstcs	r1, r3, lsr r6
    782c:	strmi	r9, [r2], -r0, lsl #8
    7830:			; <UNDEFINED> instruction: 0xf7fa4638
    7834:			; <UNDEFINED> instruction: 0x4628ec36
    7838:			; <UNDEFINED> instruction: 0xf7fae7de
    783c:	svclt	0x0000eada
    7840:	andeq	r3, r1, r4, lsl #12
    7844:	strdeq	r0, [r0], -r4
    7848:	andeq	r6, r1, r0, lsl #18
    784c:	strdeq	r3, [r1], -sl
    7850:	ldrdeq	r3, [r1], -r0
    7854:	andeq	r0, r0, r4, lsl #4
    7858:	andeq	r1, r0, lr, ror #26
    785c:			; <UNDEFINED> instruction: 0x460db5f0
    7860:	addlt	r4, r5, r0, lsr #18
    7864:	strmi	r4, [r6], -r0, lsr #22
    7868:	bmi	818a54 <fchmod@plt+0x816800>
    786c:	stmiapl	fp, {r5, r8, r9, sl, fp, lr}^
    7870:	ldrbtmi	r4, [pc], #-1146	; 7878 <fchmod@plt+0x5624>
    7874:	movwls	r6, #14363	; 0x381b
    7878:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    787c:	cmnlt	r3, #1245184	; 0x130000
    7880:			; <UNDEFINED> instruction: 0xf7ff4630
    7884:	strmi	pc, [r4], -pc, ror #26
    7888:	stmdavs	r0, {r4, r6, r8, ip, sp, pc}^
    788c:	stmdbge	r2, {r6, r8, ip, sp, pc}
    7890:	mrc2	7, 7, pc, cr14, cr13, {7}
    7894:	blls	b3e7c <fchmod@plt+0xb1c28>
    7898:	svclt	0x00a82b00
    789c:	blle	299118 <fchmod@plt+0x296ec4>
    78a0:	blmi	45a0f8 <fchmod@plt+0x457ea4>
    78a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    78a8:	blls	e1918 <fchmod@plt+0xdf6c4>
    78ac:	tstle	r7, sl, asr r0
    78b0:	andlt	r4, r5, r8, lsr #12
    78b4:	blmi	43707c <fchmod@plt+0x434e28>
    78b8:	ldmdbmi	r0, {r0, r2, r9, sp}
    78bc:	ldmpl	fp!, {sp}^
    78c0:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    78c4:	b	fe0c58b4 <fchmod@plt+0xfe0c3660>
    78c8:	ldrtmi	r6, [r3], -r4, ror #16
    78cc:	strls	r2, [r0], #-257	; 0xfffffeff
    78d0:	ldrtmi	r4, [r8], -r2, lsl #12
    78d4:	bl	ff9458c4 <fchmod@plt+0xff943670>
    78d8:			; <UNDEFINED> instruction: 0xf7ffe7e2
    78dc:	bfi	pc, r3, (invalid: 28:15)	; <UNPREDICTABLE>
    78e0:	b	fe1c58d0 <fchmod@plt+0xfe1c367c>
    78e4:	andeq	r3, r1, r4, ror #10
    78e8:	strdeq	r0, [r0], -r4
    78ec:	andeq	r6, r1, r0, ror #16
    78f0:	andeq	r3, r1, sl, asr r5
    78f4:	andeq	r3, r1, r8, lsr #10
    78f8:	andeq	r0, r0, r4, lsl #4
    78fc:	andeq	r1, r0, ip, asr #25
    7900:			; <UNDEFINED> instruction: 0x460db5f0
    7904:	addlt	r4, r5, pc, lsl r9
    7908:			; <UNDEFINED> instruction: 0x46064b1f
    790c:	bmi	7d8af8 <fchmod@plt+0x7d68a4>
    7910:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    7914:	ldrbtmi	r4, [pc], #-1146	; 791c <fchmod@plt+0x56c8>
    7918:	movwls	r6, #14363	; 0x381b
    791c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7920:			; <UNDEFINED> instruction: 0xb1bb7813
    7924:			; <UNDEFINED> instruction: 0xf7ff4630
    7928:			; <UNDEFINED> instruction: 0x4604fd1d
    792c:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    7930:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    7934:	mcr2	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    7938:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    793c:	blmi	49a198 <fchmod@plt+0x497f44>
    7940:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7944:	blls	e19b4 <fchmod@plt+0xdf760>
    7948:	tstle	r8, sl, asr r0
    794c:	ldcllt	0, cr11, [r0, #20]!
    7950:	ldrb	r4, [r3, r8, lsr #12]!
    7954:	ldc2l	7, cr15, [r6, #1020]	; 0x3fc
    7958:	blmi	4018f0 <fchmod@plt+0x3ff69c>
    795c:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    7960:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    7964:			; <UNDEFINED> instruction: 0xf7fa681f
    7968:	stmdavs	r4!, {r1, r4, r5, r9, fp, sp, lr, pc}^
    796c:	tstcs	r1, r3, lsr r6
    7970:	strmi	r9, [r2], -r0, lsl #8
    7974:			; <UNDEFINED> instruction: 0xf7fa4638
    7978:			; <UNDEFINED> instruction: 0x4628eb94
    797c:			; <UNDEFINED> instruction: 0xf7fae7de
    7980:	svclt	0x0000ea38
    7984:	andeq	r3, r1, r0, asr #9
    7988:	strdeq	r0, [r0], -r4
    798c:			; <UNDEFINED> instruction: 0x000167bc
    7990:			; <UNDEFINED> instruction: 0x000134b6
    7994:	andeq	r3, r1, ip, lsl #9
    7998:	andeq	r0, r0, r4, lsl #4
    799c:	andeq	r1, r0, sl, lsr #24
    79a0:			; <UNDEFINED> instruction: 0x460db5f0
    79a4:	addlt	r4, r5, pc, lsl r9
    79a8:			; <UNDEFINED> instruction: 0x46064b1f
    79ac:	bmi	7d8b98 <fchmod@plt+0x7d6944>
    79b0:	stmiapl	fp, {r0, r1, r2, r3, r4, r8, r9, sl, fp, lr}^
    79b4:	ldrbtmi	r4, [pc], #-1146	; 79bc <fchmod@plt+0x5768>
    79b8:	movwls	r6, #14363	; 0x381b
    79bc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    79c0:			; <UNDEFINED> instruction: 0xb1bb7813
    79c4:			; <UNDEFINED> instruction: 0xf7ff4630
    79c8:	strmi	pc, [r4], -sp, asr #25
    79cc:	stmdavs	r0, {r7, r8, ip, sp, pc}^
    79d0:	stmdbge	r2, {r4, r5, r6, r8, ip, sp, pc}
    79d4:			; <UNDEFINED> instruction: 0xf8faf000
    79d8:	stmdals	r2, {r3, r4, r5, r6, r8, ip, sp, pc}
    79dc:	blmi	49a238 <fchmod@plt+0x497fe4>
    79e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    79e4:	blls	e1a54 <fchmod@plt+0xdf800>
    79e8:	tstle	r8, sl, asr r0
    79ec:	ldcllt	0, cr11, [r0, #20]!
    79f0:	ldrb	r4, [r3, r8, lsr #12]!
    79f4:	stc2	7, cr15, [r6, #1020]	; 0x3fc
    79f8:	blmi	401990 <fchmod@plt+0x3ff73c>
    79fc:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    7a00:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    7a04:			; <UNDEFINED> instruction: 0xf7fa681f
    7a08:	stmdavs	r4!, {r1, r5, r6, r7, r8, fp, sp, lr, pc}^
    7a0c:	tstcs	r1, r3, lsr r6
    7a10:	strmi	r9, [r2], -r0, lsl #8
    7a14:			; <UNDEFINED> instruction: 0xf7fa4638
    7a18:	strtmi	lr, [r8], -r4, asr #22
    7a1c:			; <UNDEFINED> instruction: 0xf7fae7de
    7a20:	svclt	0x0000e9e8
    7a24:	andeq	r3, r1, r0, lsr #8
    7a28:	strdeq	r0, [r0], -r4
    7a2c:	andeq	r6, r1, ip, lsl r7
    7a30:	andeq	r3, r1, r6, lsl r4
    7a34:	andeq	r3, r1, ip, ror #7
    7a38:	andeq	r0, r0, r4, lsl #4
    7a3c:	andeq	r1, r0, sl, lsl #23
    7a40:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    7a44:	rsbseq	pc, r0, #12779520	; 0xc30000
    7a48:	svclt	0x00004770
    7a4c:	andeq	r3, r1, sl, asr pc
    7a50:	blmi	71a2c4 <fchmod@plt+0x718070>
    7a54:	push	{r1, r3, r4, r5, r6, sl, lr}
    7a58:	strdlt	r4, [r3], r0
    7a5c:			; <UNDEFINED> instruction: 0x460458d3
    7a60:			; <UNDEFINED> instruction: 0xf04f4688
    7a64:	ldmdavs	fp, {r8, fp}
    7a68:			; <UNDEFINED> instruction: 0xf04f9301
    7a6c:			; <UNDEFINED> instruction: 0xf7fa0300
    7a70:	andcs	lr, sl, #827392	; 0xca000
    7a74:	strmi	r4, [r5], -r9, ror #12
    7a78:			; <UNDEFINED> instruction: 0xf8c54620
    7a7c:			; <UNDEFINED> instruction: 0xf7fa9000
    7a80:	stmdavc	r3!, {r9, fp, sp, lr, pc}
    7a84:	blls	34018 <fchmod@plt+0x31dc4>
    7a88:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    7a8c:	bcs	8a1b3c <fchmod@plt+0x89f8e8>
    7a90:	addsmi	sp, r9, #6
    7a94:	addmi	fp, r0, #2, 30
    7a98:	andeq	pc, r0, r8, asr #17
    7a9c:	andle	r2, r0, r1
    7aa0:	bmi	259308 <fchmod@plt+0x2570b4>
    7aa4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7aa8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7aac:	subsmi	r9, sl, r1, lsl #22
    7ab0:	andlt	sp, r3, r4, lsl #2
    7ab4:	mvnshi	lr, #12386304	; 0xbd0000
    7ab8:	ldrb	r4, [r2, r8, asr #12]!
    7abc:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ac0:	andeq	r3, r1, r8, ror r3
    7ac4:	strdeq	r0, [r0], -r4
    7ac8:	andeq	r3, r1, r6, lsr #6
    7acc:	blmi	79a348 <fchmod@plt+0x7980f4>
    7ad0:	push	{r1, r3, r4, r5, r6, sl, lr}
    7ad4:	strdlt	r4, [r3], r0
    7ad8:			; <UNDEFINED> instruction: 0x460458d3
    7adc:			; <UNDEFINED> instruction: 0xf04f4688
    7ae0:	ldmdavs	fp, {r8, fp}
    7ae4:			; <UNDEFINED> instruction: 0xf04f9301
    7ae8:			; <UNDEFINED> instruction: 0xf7fa0300
    7aec:	andcs	lr, sl, #140, 20	; 0x8c000
    7af0:	strmi	r4, [r5], -r9, ror #12
    7af4:			; <UNDEFINED> instruction: 0xf8c54620
    7af8:			; <UNDEFINED> instruction: 0xf7fa9000
    7afc:	stmdavc	r3!, {r1, r6, r7, r8, fp, sp, lr, pc}
    7b00:	blls	340f4 <fchmod@plt+0x31ea0>
    7b04:	stmiblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    7b08:	bcs	8a1bb8 <fchmod@plt+0x89f964>
    7b0c:	strmi	sp, [pc], -r9
    7b10:	adcsmi	r1, r9, #50593792	; 0x3040000
    7b14:	svclt	0x00024606
    7b18:			; <UNDEFINED> instruction: 0xf8c842b0
    7b1c:	andcs	r0, r1, r0
    7b20:	ldrmi	sp, [r8], -r0
    7b24:	blmi	21a350 <fchmod@plt+0x2180fc>
    7b28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7b2c:	blls	61b9c <fchmod@plt+0x5f948>
    7b30:	qaddle	r4, sl, r4
    7b34:	pop	{r0, r1, ip, sp, pc}
    7b38:			; <UNDEFINED> instruction: 0x464883f0
    7b3c:			; <UNDEFINED> instruction: 0xf7fae7f2
    7b40:	svclt	0x0000e958
    7b44:	strdeq	r3, [r1], -ip
    7b48:	strdeq	r0, [r0], -r4
    7b4c:	andeq	r3, r1, r4, lsr #5
    7b50:	blmi	71a3c4 <fchmod@plt+0x718170>
    7b54:	push	{r1, r3, r4, r5, r6, sl, lr}
    7b58:	strdlt	r4, [r3], r0
    7b5c:			; <UNDEFINED> instruction: 0x460458d3
    7b60:			; <UNDEFINED> instruction: 0xf04f4688
    7b64:	ldmdavs	fp, {r8, fp}
    7b68:			; <UNDEFINED> instruction: 0xf04f9301
    7b6c:			; <UNDEFINED> instruction: 0xf7fa0300
    7b70:	andcs	lr, sl, #303104	; 0x4a000
    7b74:	strmi	r4, [r5], -r9, ror #12
    7b78:			; <UNDEFINED> instruction: 0xf8c54620
    7b7c:			; <UNDEFINED> instruction: 0xf7fa9000
    7b80:	stmdavc	r3!, {r7, r8, fp, sp, lr, pc}
    7b84:	blls	34118 <fchmod@plt+0x31ec4>
    7b88:	stmiblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}
    7b8c:	bcs	8a1c3c <fchmod@plt+0x89f9e8>
    7b90:	addsmi	sp, r9, #6
    7b94:	addmi	fp, r0, #2, 30
    7b98:	andeq	pc, r0, r8, asr #17
    7b9c:	andle	r2, r0, r1
    7ba0:	bmi	259408 <fchmod@plt+0x2571b4>
    7ba4:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7ba8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7bac:	subsmi	r9, sl, r1, lsl #22
    7bb0:	andlt	sp, r3, r4, lsl #2
    7bb4:	mvnshi	lr, #12386304	; 0xbd0000
    7bb8:	ldrb	r4, [r2, r8, asr #12]!
    7bbc:	ldmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7bc0:	andeq	r3, r1, r8, ror r2
    7bc4:	strdeq	r0, [r0], -r4
    7bc8:	andeq	r3, r1, r6, lsr #4
    7bcc:	blmi	61a430 <fchmod@plt+0x6181dc>
    7bd0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    7bd4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    7bd8:	strmi	r4, [lr], -r4, lsl #12
    7bdc:	ldmdavs	fp, {r8, r9, sl, sp}
    7be0:			; <UNDEFINED> instruction: 0xf04f9301
    7be4:			; <UNDEFINED> instruction: 0xf7fa0300
    7be8:	ldrtmi	lr, [sl], -lr, lsl #20
    7bec:	strmi	r4, [r5], -r9, ror #12
    7bf0:	eorvs	r4, pc, r0, lsr #12
    7bf4:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7bf8:	orrslt	r7, fp, r3, lsr #16
    7bfc:	ldmdavc	fp, {r8, r9, fp, ip, pc}
    7c00:	stmdavs	sl!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, pc}
    7c04:	andle	r2, sp, r2, lsr #20
    7c08:	andcs	r6, r1, r0, lsr r0
    7c0c:	blmi	21a438 <fchmod@plt+0x2181e4>
    7c10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7c14:	blls	61c84 <fchmod@plt+0x5fa30>
    7c18:	qaddle	r4, sl, r5
    7c1c:	ldcllt	0, cr11, [r0, #12]!
    7c20:			; <UNDEFINED> instruction: 0xe7f34638
    7c24:			; <UNDEFINED> instruction: 0xe7f14618
    7c28:	stmia	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7c2c:	strdeq	r3, [r1], -ip
    7c30:	strdeq	r0, [r0], -r4
    7c34:			; <UNDEFINED> instruction: 0x000131bc
    7c38:	mvnsmi	lr, sp, lsr #18
    7c3c:	cdpmi	0, 4, cr11, cr5, cr10, {4}
    7c40:	andls	sl, r7, r3, lsl #22
    7c44:	stmdami	r4, {r2, r9, fp, sp, pc}^
    7c48:	cfstrdmi	mvd4, [r4, #-504]	; 0xfffffe08
    7c4c:	mcrrmi	9, 0, sl, r4, cr5	; <UNPREDICTABLE>
    7c50:	ldrbtmi	r5, [sp], #-2096	; 0xfffff7d0
    7c54:	mcrmi	4, 2, r4, cr3, cr12, {3}
    7c58:	andls	r6, r9, r0, lsl #16
    7c5c:	andeq	pc, r0, pc, asr #32
    7c60:	strls	r4, [r5, #-2113]	; 0xfffff7bf
    7c64:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    7c68:	strls	r9, [r8, #-1030]	; 0xfffffbfa
    7c6c:	strls	r4, [r4, #-1150]	; 0xfffffb82
    7c70:			; <UNDEFINED> instruction: 0xf952f000
    7c74:			; <UNDEFINED> instruction: 0x9c03b9f0
    7c78:	strcs	pc, [r7, #-964]	; 0xfffffc3c
    7c7c:	ldrbteq	pc, [pc], #-20	; 7c84 <fchmod@plt+0x5a30>	; <UNPREDICTABLE>
    7c80:	stfcsd	f5, [r1, #-176]	; 0xffffff50
    7c84:	ldclcs	15, cr11, [pc, #-96]!	; 7c2c <fchmod@plt+0x59d8>
    7c88:	movwcs	fp, #7948	; 0x1f0c
    7c8c:			; <UNDEFINED> instruction: 0xf0832300
    7c90:	stccs	3, cr0, [r0, #-4]
    7c94:	movwcs	fp, #3848	; 0xf08
    7c98:	teqle	r6, r0, lsl #22
    7c9c:	blmi	b9a570 <fchmod@plt+0xb9831c>
    7ca0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7ca4:	blls	261d14 <fchmod@plt+0x25fac0>
    7ca8:	cmple	r0, sl, asr r0
    7cac:	andlt	r4, sl, r0, lsr #12
    7cb0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7cb4:	strtmi	r4, [r8], -lr, lsr #22
    7cb8:	andcs	r4, r5, #753664	; 0xb8000
    7cbc:	ldrbtcc	pc, [pc], #79	; 7cc4 <fchmod@plt+0x5a70>	; <UNPREDICTABLE>
    7cc0:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    7cc4:			; <UNDEFINED> instruction: 0xf7fa681d
    7cc8:	blmi	b01ed8 <fchmod@plt+0xaffc84>
    7ccc:	ldmpl	r3!, {r0, r8, sp}^
    7cd0:			; <UNDEFINED> instruction: 0x4602681b
    7cd4:			; <UNDEFINED> instruction: 0xf7fa4628
    7cd8:	ldrb	lr, [pc, r4, ror #19]
    7cdc:	andcs	r4, r5, #36, 22	; 0x9000
    7ce0:			; <UNDEFINED> instruction: 0xf04f4926
    7ce4:	ldmpl	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}^
    7ce8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    7cec:	stmda	lr!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7cf0:	blls	da17c <fchmod@plt+0xd7f28>
    7cf4:	cmneq	pc, #3	; <UNPREDICTABLE>
    7cf8:	strtmi	r4, [r8], -r2, lsl #12
    7cfc:	tstcs	r1, r5, ror r8
    7d00:	stmdavs	fp!, {r8, r9, ip, pc}
    7d04:	stmib	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d08:	blmi	681c30 <fchmod@plt+0x67f9dc>
    7d0c:	ldmdbmi	ip, {r0, r2, r9, sp}
    7d10:	ldrbtmi	r5, [r9], #-2295	; 0xfffff709
    7d14:	ldrdhi	pc, [r0], -r7
    7d18:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d1c:	tstcs	r1, r6, lsl fp
    7d20:	strls	r5, [r0, #-2294]	; 0xfffff70a
    7d24:			; <UNDEFINED> instruction: 0x46026833
    7d28:			; <UNDEFINED> instruction: 0xf7fa4640
    7d2c:	ldmdbmi	r5, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    7d30:	andcs	r4, r5, #32, 12	; 0x2000000
    7d34:	ldmdavs	sp!, {r0, r3, r4, r5, r6, sl, lr}
    7d38:	stmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d3c:	tstcs	r1, r3, lsr r8
    7d40:	ldrbtcc	pc, [pc], #79	; 7d48 <fchmod@plt+0x5af4>	; <UNPREDICTABLE>
    7d44:	strtmi	r4, [r8], -r2, lsl #12
    7d48:	stmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d4c:			; <UNDEFINED> instruction: 0xf7fae7a6
    7d50:	svclt	0x0000e850
    7d54:	andeq	r3, r1, r4, lsl #3
    7d58:	strdeq	r0, [r0], -r4
    7d5c:	andeq	r1, r0, r2, ror sp
    7d60:	andeq	r1, r0, r8, ror sp
    7d64:	andeq	r3, r1, r0, ror #2
    7d68:	andeq	r1, r0, sl, ror #26
    7d6c:	andeq	r3, r1, ip, lsr #2
    7d70:	andeq	r0, r0, r4, lsl #4
    7d74:	andeq	r1, r0, lr, lsl sp
    7d78:	andeq	r0, r0, r0, lsl #4
    7d7c:	andeq	r1, r0, r0, lsr #26
    7d80:	andeq	r1, r0, sl, lsr #26
    7d84:	andeq	r1, r0, ip, lsr #25
    7d88:	blmi	161a2ec <fchmod@plt+0x1618098>
    7d8c:	bmi	1618f78 <fchmod@plt+0x1616d24>
    7d90:	mvnsmi	lr, sp, lsr #18
    7d94:	stmiapl	fp, {r3, r7, ip, sp, pc}^
    7d98:	andcs	r4, r4, r6, lsl #12
    7d9c:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    7da0:			; <UNDEFINED> instruction: 0xf04f9307
    7da4:	movwcs	r0, #768	; 0x300
    7da8:	movwcs	lr, #18893	; 0x49cd
    7dac:	movwls	r9, #13062	; 0x3306
    7db0:	ldm	r2, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7db4:	ldrbtmi	r4, [pc], #-3919	; 7dbc <fchmod@plt+0x5b68>
    7db8:			; <UNDEFINED> instruction: 0xf0002800
    7dbc:			; <UNDEFINED> instruction: 0x232d808f
    7dc0:	ldrbeq	r7, [r3, r3]!
    7dc4:	streq	pc, [r2, #-6]
    7dc8:	strble	r4, [r2, #-1540]	; 0xfffff9fc
    7dcc:	subvc	r2, r3, r5, asr r3
    7dd0:	cmple	r4, r0, lsl #26
    7dd4:	stmdami	r8, {r0, r2, r7, ip, sp, lr}^
    7dd8:	bge	f29e8 <fchmod@plt+0xf0794>
    7ddc:	ldrbtmi	sl, [r8], #-2308	; 0xfffff6fc
    7de0:			; <UNDEFINED> instruction: 0xf0009405
    7de4:			; <UNDEFINED> instruction: 0x4603f899
    7de8:	ldrmi	r4, [ip], -r0, lsr #12
    7dec:	svc	0x00b6f7f9
    7df0:	cmple	r7, r0, lsl #24
    7df4:			; <UNDEFINED> instruction: 0xf3c59d02
    7df8:			; <UNDEFINED> instruction: 0xf0152607
    7dfc:	cmple	r5, pc, ror r5
    7e00:	svclt	0x00182e00
    7e04:	eorle	r2, r7, pc, ror lr
    7e08:	andcs	r4, r5, #60, 22	; 0xf000
    7e0c:			; <UNDEFINED> instruction: 0x4628493c
    7e10:	andhi	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    7e14:			; <UNDEFINED> instruction: 0xf8d84479
    7e18:			; <UNDEFINED> instruction: 0xf7f94000
    7e1c:	blmi	e83d84 <fchmod@plt+0xe81b30>
    7e20:	strmi	r2, [r2], -r1, lsl #2
    7e24:	ldmpl	ip!, {r5, r9, sl, lr}^
    7e28:	stmdavs	r3!, {r9, sl, ip, pc}
    7e2c:	ldmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e30:			; <UNDEFINED> instruction: 0x46284935
    7e34:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7e38:	ldrdvs	pc, [r0], -r8
    7e3c:	svc	0x00c6f7f9
    7e40:	tstcs	r1, r3, lsr #16
    7e44:	ldrbcc	pc, [pc, #79]!	; 7e9b <fchmod@plt+0x5c47>	; <UNPREDICTABLE>
    7e48:	ldrtmi	r4, [r0], -r2, lsl #12
    7e4c:	stmdb	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e50:	stmdblt	sp!, {r1, sp, lr, pc}^
    7e54:	svc	0x0082f7f9
    7e58:	blmi	91a710 <fchmod@plt+0x9184bc>
    7e5c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7e60:	blls	1e1ed0 <fchmod@plt+0x1dfc7c>
    7e64:	teqle	ip, sl, asr r0
    7e68:	andlt	r4, r8, r8, lsr #12
    7e6c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    7e70:	andcs	r2, r1, #134217728	; 0x8000000
    7e74:	strtpl	r2, [r1], #327	; 0x147
    7e78:	strbtpl	r2, [r2], #512	; 0x200
    7e7c:	movwcs	lr, #14251	; 0x37ab
    7e80:	ldrb	r2, [r7, r2, lsl #4]!
    7e84:	andcs	r4, r5, #29696	; 0x7400
    7e88:	andcs	r4, r0, r1, lsr #18
    7e8c:	ldrbcc	pc, [pc, #79]!	; 7ee3 <fchmod@plt+0x5c8f>	; <UNPREDICTABLE>
    7e90:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    7e94:			; <UNDEFINED> instruction: 0xf7f9681c
    7e98:	blmi	6c3d08 <fchmod@plt+0x6c1ab4>
    7e9c:	ldmpl	fp!, {r0, r8, sp}^
    7ea0:			; <UNDEFINED> instruction: 0x4602681b
    7ea4:			; <UNDEFINED> instruction: 0xf7fa4620
    7ea8:			; <UNDEFINED> instruction: 0xe7d5e8fc
    7eac:			; <UNDEFINED> instruction: 0x46204b13
    7eb0:	andcs	r4, r5, #24, 18	; 0x60000
    7eb4:	ldrbcc	pc, [pc, #79]!	; 7f0b <fchmod@plt+0x5cb7>	; <UNPREDICTABLE>
    7eb8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    7ebc:			; <UNDEFINED> instruction: 0xf7f9681c
    7ec0:	ldmdbmi	r0, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    7ec4:			; <UNDEFINED> instruction: 0xf0039b02
    7ec8:			; <UNDEFINED> instruction: 0x4602037f
    7ecc:	ldmdapl	ip!, {r5, r9, sl, lr}^
    7ed0:	movwls	r2, #257	; 0x101
    7ed4:			; <UNDEFINED> instruction: 0xf7fa6823
    7ed8:	ldr	lr, [sp, r4, ror #17]!
    7edc:	ldrbcc	pc, [pc, #79]!	; 7f33 <fchmod@plt+0x5cdf>	; <UNPREDICTABLE>
    7ee0:			; <UNDEFINED> instruction: 0xf7f9e7ba
    7ee4:	svclt	0x0000ef86
    7ee8:	andeq	r3, r1, r0, asr #32
    7eec:	strdeq	r0, [r0], -r4
    7ef0:	andeq	r1, r0, r0, asr #25
    7ef4:	andeq	r3, r1, r6, lsl r0
    7ef8:	andeq	r1, r0, sl, lsl #25
    7efc:	andeq	r0, r0, r4, lsl #4
    7f00:	andeq	r1, r0, r8, asr #25
    7f04:	andeq	r0, r0, r0, lsl #4
    7f08:	andeq	r1, r0, r6, asr #24
    7f0c:	andeq	r2, r1, r0, ror pc
    7f10:	andeq	r1, r0, sl, ror #23
    7f14:	andeq	r1, r0, sl, ror #23
    7f18:	ldrbmi	lr, [r0, sp, lsr #18]!
    7f1c:	svcmi	0x003f4681
    7f20:	strmi	fp, [sl], r4, lsl #1
    7f24:	ldrbtmi	r4, [pc], #-1566	; 7f2c <fchmod@plt+0x5cd8>
    7f28:	bcs	19780 <fchmod@plt+0x1752c>
    7f2c:	blmi	f3c08c <fchmod@plt+0xf39e38>
    7f30:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7f34:	svc	0x0004f7f9
    7f38:			; <UNDEFINED> instruction: 0xf8574b3a
    7f3c:			; <UNDEFINED> instruction: 0xf8d88003
    7f40:			; <UNDEFINED> instruction: 0xf7f90000
    7f44:			; <UNDEFINED> instruction: 0xf7faeefe
    7f48:			; <UNDEFINED> instruction: 0x4605e8d6
    7f4c:	mcrrne	3, 4, fp, r2, cr0
    7f50:	sub	sp, sl, r2, lsl #2
    7f54:	subsle	r4, lr, r5, lsl #5
    7f58:	ldrtmi	r2, [r1], -r0, lsl #4
    7f5c:			; <UNDEFINED> instruction: 0xf7f94628
    7f60:	mcrrne	15, 9, lr, r3, cr6
    7f64:	mvnsle	r4, r4, lsl #12
    7f68:	stmda	ip, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7f6c:	stmdacs	r4, {fp, sp, lr}
    7f70:	blmi	b7c340 <fchmod@plt+0xb7a0ec>
    7f74:			; <UNDEFINED> instruction: 0xf8d84625
    7f78:	ldmdavs	r4!, {pc}
    7f7c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7f80:			; <UNDEFINED> instruction: 0xf7f99303
    7f84:	bmi	a83e64 <fchmod@plt+0xa81c10>
    7f88:	blls	d0394 <fchmod@plt+0xce140>
    7f8c:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    7f90:	strbmi	r4, [r0], -r0
    7f94:	stm	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f98:	andlt	r4, r4, r8, lsr #12
    7f9c:			; <UNDEFINED> instruction: 0x87f0e8bd
    7fa0:	ldrbmi	r4, [r1], -r2, lsr #12
    7fa4:			; <UNDEFINED> instruction: 0xf7fa4648
    7fa8:			; <UNDEFINED> instruction: 0xf7fae816
    7fac:	stmdavs	r0, {r2, r3, r5, fp, sp, lr, pc}
    7fb0:	andsle	r2, r7, r2, lsl #16
    7fb4:			; <UNDEFINED> instruction: 0xf8d84b1c
    7fb8:	ldmpl	fp!, {lr}^
    7fbc:	movwls	r6, #14363	; 0x381b
    7fc0:	svc	0x0096f7f9
    7fc4:	tstcs	r1, sl, lsl sl
    7fc8:	ldrbtmi	r9, [sl], #-2819	; 0xfffff4fd
    7fcc:	andls	lr, r0, sp, asr #19
    7fd0:			; <UNDEFINED> instruction: 0xf7fa4620
    7fd4:	rsbscs	lr, lr, r6, ror #16
    7fd8:	svc	0x00d2f7f9
    7fdc:	ldmpl	fp!, {r0, r2, r4, r8, r9, fp, lr}^
    7fe0:			; <UNDEFINED> instruction: 0xe7a4681c
    7fe4:			; <UNDEFINED> instruction: 0xf7f9207f
    7fe8:	blmi	403f20 <fchmod@plt+0x401ccc>
    7fec:	ldrdmi	pc, [r0], -r8
    7ff0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    7ff4:			; <UNDEFINED> instruction: 0xf7fa9303
    7ff8:	stmdavs	r0, {r1, r2, fp, sp, lr, pc}
    7ffc:	svc	0x0078f7f9
    8000:	blls	da83c <fchmod@plt+0xd85e8>
    8004:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    8008:	andls	pc, r0, sp, asr #17
    800c:	strtmi	r9, [r0], -r1
    8010:	stmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8014:	strcs	lr, [r0, #-1984]	; 0xfffff840
    8018:	svclt	0x0000e7be
    801c:	andeq	r2, r1, r6, lsr #29
    8020:	andeq	r0, r0, r8, lsl r2
    8024:	andeq	r0, r0, r4, lsl #4
    8028:	andeq	r0, r0, r0, lsl #4
    802c:	muleq	r0, r4, fp
    8030:	andeq	r1, r0, sl, lsr fp
    8034:	andeq	r0, r0, r8, lsr #4
    8038:	strdeq	r1, [r0], -lr
    803c:	mvnsmi	lr, #737280	; 0xb4000
    8040:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    8044:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    8048:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    804c:	mcr	7, 1, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    8050:	blne	1d9924c <fchmod@plt+0x1d96ff8>
    8054:	strhle	r1, [sl], -r6
    8058:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    805c:	svccc	0x0004f855
    8060:	strbmi	r3, [sl], -r1, lsl #8
    8064:	ldrtmi	r4, [r8], -r1, asr #12
    8068:	adcmi	r4, r6, #152, 14	; 0x2600000
    806c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    8070:	svclt	0x000083f8
    8074:	andeq	r2, r1, r2, lsr r6
    8078:	andeq	r2, r1, r8, lsr #12
    807c:	svclt	0x00004770

Disassembly of section .fini:

00008080 <.fini>:
    8080:	push	{r3, lr}
    8084:	pop	{r3, pc}
