**âš¡ FMCW Radar Control and Data Acquisition on FPGA**

This project implements the complete digital backend of an FMCW radar system using VHDL and Xilinx MicroBlaze, integrating ramp control, ADC sampling, FIR decimation, and high-speed USB 2.0 streaming to a PC.

**ðŸ”§ System Architecture**

The design separates slow-control and high-speed signal processing into two domains:

**MicroBlaze Subsystem:**
Handles low-speed configuration of on-board ICs (ADF4158 PLL, amplifier) through GPIO, SPI, and UART interfaces.
Generates control signals such as ramp start, ramp configured, and sampling done flags.

**Vitis code will be developed under the folder FMCW3_Microblaze**

<img width="2455" height="1361" alt="Image" src="https://github.com/user-attachments/assets/97c1fb37-c0f2-4179-9d8f-e6b94bec952f" />

**FPGA Logic Subsystem:**
Dedicated to high-speed ADC data acquisition and USB 2.0 data transfer to the host PC using an FT2232H in synchronous FIFO mode. Main modules of fpga design are:

**microblaze_wrapper.vhd** â€” Soft CPU subsystem with AXI peripherals for SPI, GPIO, and UART. Handles configuration of the ADF4158 PLL, ADC, and peripheral devices.

**config.vhd** â€” Receives radar configuration packets from the host PC over USB; verifies framing and transfers parameters to MicroBlaze; asserts config_done when complete.

**control.vhd** â€” Main FSM that coordinates ADC sampling during ramp (MUXOUT = 1), USB transmission during gap, and controls PA enable and ADC OE/SHDN lines.

**adc.vhd** â€” Dual-phase ADC interface performing interleaved capture of two channels. Includes fir_compiler_0 IP cores (g_fir.fir1, g_fir.fir2) for low-pass filtering and Ã—20 decimation, generating synchronized data_a / data_b outputs.

**usb_sync.vhd** â€” Implements the FT2232H synchronous FIFO interface for USB 2.0 data transfer.

Contains two fifo_generator_0 IP cores: rx_dcfifo â€“ Receives configuration data from PC (RX path). tx_dcfifo â€“ Buffers outgoing ADC samples to USB (TX path).

**clk_wiz_0** â€” MMCM generating both 40 MHz (logic) and 100 MHz (MicroBlaze) clock domains with phase alignment.

**ila_0** â€” Integrated Logic Analyzer core used for hardware-level probing of control FSM states, ADC valid pulses, and USB FIFO activity.


**Coe file analyzer python script:**

<img width="3657" height="1925" alt="Image" src="https://github.com/user-attachments/assets/11672161-dc26-4822-9536-ca332e899273" />


**ðŸ§© Simulation Results**


**Configuration Path:** Sequential byte reception over USB (config.vhd) forming correct 64-bit packets.

<img width="3247" height="1763" alt="Image" src="https://github.com/user-attachments/assets/ecc14d3f-d771-4332-979e-05445e62164b" />


**Sampling & Control:** Proper sequencing of ADC sampling during ramp (MUXOUT = 1) and data upload during gap.

<img width="3247" height="1763" alt="Image" src="https://github.com/user-attachments/assets/6f54ff55-025c-480d-ae85-85af0a34b7c0" />

<img width="3247" height="1763" alt="Image" src="https://github.com/user-attachments/assets/60c4a199-748d-4475-af2e-11a2b4144a63" />


**ADC Behavior:** FIR-filtered and decimated dual-channel outputs synchronized with valid pulses.

<img width="3247" height="1763" alt="Image" src="https://github.com/user-attachments/assets/dc2684fb-aff9-48e1-9ecc-e25510b73626" />

<img width="3247" height="1763" alt="Image" src="https://github.com/user-attachments/assets/addd7541-d3f9-4c5a-bd35-dd87aca477c6" />


**ðŸš€ Key Features**

Dual-clock architecture: 40 MHz sampling / 100 MHz MicroBlaze control

USB 2.0 synchronous FIFO communication to PC

FIR low-pass filtering and decimation integrated in the ADC chain

Real-time ramp/gap control via ADF4158 MUXOUT

Software reset and handshake signals between VHDL logic and MicroBlaze firmware

Extendable for BRAM-based data exchange or AXI-DMA streaming

**ðŸ§  Next Steps**

Implement shared dual-port BRAM for configuration data exchange with MicroBlaze

Integrate FFT/range-Doppler preprocessing

Add Python GUI for runtime control and data visualization
