$date
	Sun Oct 23 01:27:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#305016
b1100 !
1"
#305018
b1100 &
b1100 %
1$
#305019
0"
#305022
b110 &
b110 %
#305026
b11 &
b11 %
#305030
b1010 &
b1010 %
#305034
b101 &
b101 %
#305038
b10000 &
b10000 %
#305042
b1000 &
b1000 %
#305046
b100 &
b100 %
#305050
b10 &
b10 %
#305054
b1 &
1#
b1 %
#305058
b0 &
b0 %
0#
0$
#1268867
b1010 !
1"
#1268870
b1010 &
b1010 %
1$
#1268871
0"
#1268874
b101 &
b101 %
#1268878
b10000 &
b10000 %
#1268882
b1000 &
b1000 %
#1268886
b100 &
b100 %
#1268890
b10 &
b10 %
#1268894
b1 &
1#
b1 %
#1268898
b0 &
b0 %
0#
0$
#2303789
b10 !
1"
#2303790
b10 &
b10 %
1$
#2303791
0"
#2303794
b1 &
b1 %
1#
#2303798
b0 &
0#
b0 %
0$
#4500012
