$date
	Wed Jul 26 19:43:00 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mixed_inputs_tb $end
$var wire 32 ! y [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$scope module dut $end
$var wire 32 $ _0_ [31:0] $end
$var wire 32 % _1_ [31:0] $end
$var wire 32 & a [31:0] $end
$var wire 32 ' b [31:0] $end
$var wire 32 ( constant [31:0] $end
$var wire 32 ) y [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11000000000000000000000000000011 )
b11000000000000000000000000000011 (
b0 '
b0 &
b11000000000000000000000000000011 %
b0 $
b0 #
b0 "
b11000000000000000000000000000011 !
$end
#5
b1100000000000000000000000000001x !
b1100000000000000000000000000001x )
b1100000000000000000000000000001x %
b0x $
b0x &
b1 "
#10
b1100000000000000000x000000000011 !
b1100000000000000000x000000000011 )
b1100000000000000000x000000000011 %
b0x000000000000 $
b0x000000000000 &
b1000000000000 "
#15
b11010000000000000000000000000011 !
b11010000000000000000000000000011 )
b11010000000000000000000000000011 %
b10000000000000000000000000000 $
b10000000000000000000000000000 &
b10000000000000000000000000000 "
#20
b11000000000000000000000000000010 !
b11000000000000000000000000000010 )
b11000000000000000000000000000010 %
b1 $
b1 #
b1 '
b0 &
b0 "
#25
b1100000000000000000100000000001x !
b1100000000000000000100000000001x )
b1100000000000000000100000000001x %
b100000000000x $
b1000000000000 #
b1000000000000 '
b0x &
b1 "
#30
b1101000000000000000x000000000011 !
b1101000000000000000x000000000011 )
b1101000000000000000x000000000011 %
b1000000000000000x000000000000 $
b10000000000000000000000000000 #
b10000000000000000000000000000 '
b0x000000000000 &
b1000000000000 "
#35
b11010000000000000000000000000010 !
b11010000000000000000000000000010 )
b11010000000000000000000000000010 %
b10000000000000000000000000001 $
b1 #
b1 '
b10000000000000000000000000000 &
b10000000000000000000000000000 "
