Reading timing models for corner nom_ff_n40C_5v50…
Reading timing library for the 'nom_ff_n40C_5v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib'…
Reading timing models for corner nom_tt_025C_5v00…
Reading timing library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading timing models for corner nom_ss_125C_4v50…
Reading timing library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading OpenROAD database at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/27-openroad-globalplacement/tiny_tonegen.odb'…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 11 input buffers.
[INFO RSZ-0058] Using max wire length 11391um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       426
       10 |       0 |       0 |             0 |       416
       20 |       0 |       0 |             0 |       406
       30 |       1 |       0 |             0 |       396
       40 |       2 |       0 |             0 |       386
       50 |       4 |       0 |             0 |       376
       60 |       4 |       0 |             0 |       366
       70 |       4 |       0 |             0 |       356
       80 |       4 |       0 |             0 |       346
       90 |       4 |       0 |             0 |       336
      100 |       4 |       0 |             0 |       326
      110 |       4 |       0 |             0 |       316
      120 |       4 |       0 |             0 |       306
      130 |       4 |       0 |             0 |       296
      140 |       4 |       0 |             0 |       286
      150 |       4 |       0 |             0 |       276
      160 |       4 |       0 |             0 |       266
      170 |       5 |       0 |             0 |       256
      180 |       5 |       0 |             0 |       246
      190 |       6 |       0 |             0 |       236
      200 |       6 |       0 |             0 |       226
      210 |       6 |       0 |             0 |       216
      220 |       6 |       0 |             0 |       206
      230 |       6 |       0 |             0 |       196
      240 |       6 |       0 |             0 |       186
      250 |      10 |       1 |             1 |       176
      260 |      10 |       1 |             1 |       166
      270 |      10 |       1 |             1 |       156
      280 |      10 |       1 |             1 |       146
      290 |      12 |       3 |             2 |       136
      300 |      12 |       3 |             2 |       126
      310 |      13 |       3 |             2 |       116
      320 |      14 |       3 |             2 |       106
      330 |      14 |       3 |             2 |        96
      340 |      14 |       3 |             2 |        86
      350 |      20 |       5 |             4 |        76
      360 |      20 |       5 |             4 |        66
      370 |      20 |       5 |             4 |        56
      380 |      24 |       5 |             4 |        46
      390 |      32 |      15 |             5 |        36
      400 |      34 |      15 |             5 |        26
      410 |      41 |      15 |             6 |        16
      420 |      50 |      23 |             7 |         6
    final |      50 |      23 |             7 |         0
---------------------------------------------------------
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0035] Found 6 fanout violations.
[INFO RSZ-0038] Inserted 23 buffers in 7 nets.
[INFO RSZ-0039] Resized 50 instances.
[INFO RSZ-0042] Inserted 3 tie gf180mcu_fd_sc_mcu7t5v0__tiel instances.
Placement Analysis
---------------------------------
total displacement       1948.7 u
average displacement        2.9 u
max displacement           21.1 u
original HPWL            8133.8 u
legalized HPWL          10178.2 u
delta HPWL                   25 %

[INFO DPL-0020] Mirrored 147 instances
[INFO DPL-0021] HPWL before           10178.2 u
[INFO DPL-0022] HPWL after             9888.2 u
[INFO DPL-0023] HPWL delta               -2.8 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Endcap cell                              66     289.77
  Tap cell                                159     698.07
  Tie cell                                  3      26.34
  Timing Repair Buffer                     34     623.44
  Inverter                                 44     395.14
  Sequential cell                          89    6249.73
  Multi-Input combinational cell          267    5371.65
  Total                                   662   13654.14
Writing OpenROAD database to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/31-openroad-repairdesignpostgpl/tiny_tonegen.odb'…
Writing netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/31-openroad-repairdesignpostgpl/tiny_tonegen.nl.v'…
Writing powered netlist to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/31-openroad-repairdesignpostgpl/tiny_tonegen.pnl.v'…
Writing layout to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/31-openroad-repairdesignpostgpl/tiny_tonegen.def'…
Writing timing constraints to '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-53-34/31-openroad-repairdesignpostgpl/tiny_tonegen.sdc'…
