SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/sync_pos_neg_edge_detector.sv
TOPLEVEL        = sync_pos_neg_edge_detector
MODULE          = test_sync_pos_neg_edge_detector
PYTHONPATH      = /src
HASH            = 1-rtl-for-positive-and-negative-edge-detector-with-glitch-free-input-signals