<profile>

<section name = "Vitis HLS Report for 'AES_Full_Pipeline_L_rounds'" level="0">
<item name = "Date">Thu Apr 17 13:41:49 2025
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">aes_full</item>
<item name = "Solution">full (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.566 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_SubBytes_fu_80">SubBytes, 17, 17, 0.170 us, 0.170 us, 18, 18, yes</column>
<column name="grp_ShiftRows_fu_88">ShiftRows, 8, 8, 80.000 ns, 80.000 ns, 9, 9, yes</column>
<column name="grp_MixColumns_fu_94">MixColumns, 17, 17, 0.170 us, 0.170 us, 18, 18, yes</column>
<column name="grp_AddRoundKey_fu_104">AddRoundKey, 16, 16, 0.160 us, 0.160 us, 17, 17, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L_rounds">?, ?, 63, 62, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 68, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">3, -, 654, 2368, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 523, -</column>
<column name="Register">-, -, 91, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_AddRoundKey_fu_104">AddRoundKey, 0, 0, 169, 759, 0</column>
<column name="grp_MixColumns_fu_94">MixColumns, 2, 0, 314, 933, 0</column>
<column name="grp_ShiftRows_fu_88">ShiftRows, 0, 0, 41, 248, 0</column>
<column name="grp_SubBytes_fu_80">SubBytes, 1, 0, 130, 428, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_AddRoundKey_fu_104_roundKey">+, 0, 0, 15, 8, 5</column>
<column name="i_3_fu_127_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_predicate_op111_call_state29_state28">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln178_fu_121_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln182_fu_137_p2">icmp, 0, 0, 13, 17, 17</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">269, 63, 1, 63</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 16, 32</column>
<column name="i_1_fu_64">9, 2, 16, 32</column>
<column name="state_address0">25, 5, 4, 20</column>
<column name="state_address1">25, 5, 4, 20</column>
<column name="state_ce0">25, 5, 1, 5</column>
<column name="state_ce1">25, 5, 1, 5</column>
<column name="state_d0">25, 5, 8, 40</column>
<column name="state_d1">25, 5, 8, 40</column>
<column name="state_we0">25, 5, 1, 5</column>
<column name="state_we1">25, 5, 1, 5</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">62, 0, 62, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="grp_AddRoundKey_fu_104_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_MixColumns_fu_94_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_ShiftRows_fu_88_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_SubBytes_fu_80_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_fu_64">16, 0, 16, 0</column>
<column name="icmp_ln178_reg_173">1, 0, 1, 0</column>
<column name="icmp_ln182_reg_177">1, 0, 1, 0</column>
<column name="trunc_ln185_reg_181">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AES_Full_Pipeline_L_rounds, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AES_Full_Pipeline_L_rounds, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AES_Full_Pipeline_L_rounds, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AES_Full_Pipeline_L_rounds, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AES_Full_Pipeline_L_rounds, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AES_Full_Pipeline_L_rounds, return value</column>
<column name="Nr">in, 16, ap_none, Nr, scalar</column>
<column name="state_address0">out, 4, ap_memory, state, array</column>
<column name="state_ce0">out, 1, ap_memory, state, array</column>
<column name="state_we0">out, 1, ap_memory, state, array</column>
<column name="state_d0">out, 8, ap_memory, state, array</column>
<column name="state_q0">in, 8, ap_memory, state, array</column>
<column name="state_address1">out, 4, ap_memory, state, array</column>
<column name="state_ce1">out, 1, ap_memory, state, array</column>
<column name="state_we1">out, 1, ap_memory, state, array</column>
<column name="state_d1">out, 8, ap_memory, state, array</column>
<column name="state_q1">in, 8, ap_memory, state, array</column>
<column name="expandedKey_address0">out, 8, ap_memory, expandedKey, array</column>
<column name="expandedKey_ce0">out, 1, ap_memory, expandedKey, array</column>
<column name="expandedKey_q0">in, 8, ap_memory, expandedKey, array</column>
<column name="sub_i">in, 17, ap_none, sub_i, scalar</column>
</table>
</item>
</section>
</profile>
