<stg><name>calculate_statistics</name>


<trans_list>

<trans id="388" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="90" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0 %n_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:1 %skew_accum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="skew_accum_loc"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %kurt_accum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="kurt_accum_loc"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %abs_sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="abs_sum_loc"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="64">
<![CDATA[
entry:4 %sum_squares_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_squares_loc"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="64">
<![CDATA[
entry:5 %max_val_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="max_val_2_loc"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %min_val_2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="min_val_2_loc"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %accum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="accum_loc"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %sum_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_loc"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:9 %spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13

]]></Node>
<StgValue><ssdm name="spectopmodule_ln73"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_4, i32 4294967295, i32 4294967295, void @empty_5, i32 0, i32 0, void @empty_6, void @empty_7, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V, void @empty_2, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, void @empty_2, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_6, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %data = alloca i64 1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %data_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %data_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_2"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %data_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %results = alloca i64 1

]]></Node>
<StgValue><ssdm name="results"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %icmp_ln86 = icmp_sgt  i32 %n_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:30 %specaxissidechannel_ln86 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln86"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
entry:31 %specaxissidechannel_ln86 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln86"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:32 %br_ln86 = br i1 %icmp_ln86, void %for.end12, void %for.inc.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="32">
<![CDATA[
for.inc.lr.ph:0 %trunc_ln86 = trunc i32 %n_read

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="4" op_8_bw="4" op_9_bw="1">
<![CDATA[
for.inc.lr.ph:1 %call_ln86 = call void @calculate_statistics_Pipeline_read_data, i31 %trunc_ln86, i32 %data_3, i32 %data_2, i32 %data_1, i32 %data, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="125" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="4" op_8_bw="4" op_9_bw="1">
<![CDATA[
for.inc.lr.ph:1 %call_ln86 = call void @calculate_statistics_Pipeline_read_data, i31 %trunc_ln86, i32 %data_3, i32 %data_2, i32 %data_1, i32 %data, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="126" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.lr.ph:2 %call_ln86 = call void @calculate_statistics_Pipeline_calc_sum, i31 %trunc_ln86, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.lr.ph:2 %call_ln86 = call void @calculate_statistics_Pipeline_calc_sum, i31 %trunc_ln86, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %sum_loc

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.lr.ph:3 %sum_loc_load = load i32 %sum_loc

]]></Node>
<StgValue><ssdm name="sum_loc_load"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.inc.lr.ph:4 %br_ln0 = br void %for.end12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.end12:1 %conv = sitofp i32 %n_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="131" st_id="7" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.end12:1 %conv = sitofp i32 %n_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.end12:1 %conv = sitofp i32 %n_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.end12:1 %conv = sitofp i32 %n_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.end12:1 %conv = sitofp i32 %n_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="135" st_id="11" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
for.end12:1 %conv = sitofp i32 %n_read

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end12:0 %sum_0_lcssa = phi i32 0, void %entry, i32 %sum_loc_load, void %for.inc.lr.ph

]]></Node>
<StgValue><ssdm name="sum_0_lcssa"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="138" st_id="13" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="140" st_id="15" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="141" st_id="16" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="142" st_id="17" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="143" st_id="18" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="144" st_id="19" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="145" st_id="20" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="146" st_id="21" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="147" st_id="22" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="148" st_id="23" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="149" st_id="24" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="150" st_id="25" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="151" st_id="26" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="152" st_id="27" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:2 %mean_val = fdiv i32 %sum_0_lcssa, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_val"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="153" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end12:3 %call_ln100 = call void @calculate_statistics_Pipeline_calc_std, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %mean_val, i32 %accum_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="154" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:25 %results_addr = getelementptr i32 %results, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="results_addr"/></StgValue>
</operation>

<operation id="155" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:26 %store_ln160 = store i32 %mean_val, i4 %results_addr

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="156" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
for.end12:3 %call_ln100 = call void @calculate_statistics_Pipeline_calc_std, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %mean_val, i32 %accum_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="157" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end12:4 %accum_loc_load = load i32 %accum_loc

]]></Node>
<StgValue><ssdm name="accum_loc_load"/></StgValue>
</operation>

<operation id="158" st_id="30" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="159" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:7 %data_addr = getelementptr i32 %data, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="160" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end12:8 %min_val = load i8 %data_addr

]]></Node>
<StgValue><ssdm name="min_val"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="161" st_id="31" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="162" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.end12:8 %min_val = load i8 %data_addr

]]></Node>
<StgValue><ssdm name="min_val"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="163" st_id="32" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="164" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end12:9 %call_ln113 = call void @calculate_statistics_Pipeline_find_minmax, i32 %min_val, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %min_val_2_loc, i32 %max_val_2_loc

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="165" st_id="33" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="166" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.end12:9 %call_ln113 = call void @calculate_statistics_Pipeline_find_minmax, i32 %min_val, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %min_val_2_loc, i32 %max_val_2_loc

]]></Node>
<StgValue><ssdm name="call_ln113"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="167" st_id="34" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="168" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.end12:12 %call_ln0 = call void @calculate_statistics_Pipeline_calc_rms, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %sum_squares_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="169" st_id="35" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="170" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.end12:12 %call_ln0 = call void @calculate_statistics_Pipeline_calc_rms, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %sum_squares_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="171" st_id="36" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="172" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end12:13 %sum_squares_loc_load = load i32 %sum_squares_loc

]]></Node>
<StgValue><ssdm name="sum_squares_loc_load"/></StgValue>
</operation>

<operation id="173" st_id="36" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="174" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.end12:16 %call_ln0 = call void @calculate_statistics_Pipeline_calc_abs_mean, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %abs_sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="175" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:51 %results_addr_10 = getelementptr i32 %results, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="results_addr_10"/></StgValue>
</operation>

<operation id="176" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:52 %store_ln160 = store i32 %sum_squares_loc_load, i4 %results_addr_10

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="177" st_id="37" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="178" st_id="37" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="179" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
for.end12:16 %call_ln0 = call void @calculate_statistics_Pipeline_calc_abs_mean, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %abs_sum_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="180" st_id="38" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="181" st_id="38" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="182" st_id="39" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="183" st_id="39" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="184" st_id="40" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="185" st_id="40" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="186" st_id="41" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="187" st_id="41" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="188" st_id="42" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="189" st_id="42" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="190" st_id="43" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="191" st_id="43" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="192" st_id="44" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="193" st_id="44" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="194" st_id="45" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:5 %x_assign = fdiv i32 %accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="195" st_id="45" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="196" st_id="46" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="197" st_id="46" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="198" st_id="47" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="199" st_id="47" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="200" st_id="48" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="201" st_id="48" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="202" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end12:17 %abs_sum_loc_load = load i32 %abs_sum_loc

]]></Node>
<StgValue><ssdm name="abs_sum_loc_load"/></StgValue>
</operation>

<operation id="203" st_id="48" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="204" st_id="49" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="205" st_id="49" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="206" st_id="49" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="207" st_id="50" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="208" st_id="50" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="209" st_id="50" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="210" st_id="51" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="211" st_id="51" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:14 %x_assign_3 = fdiv i32 %sum_squares_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="x_assign_3"/></StgValue>
</operation>

<operation id="212" st_id="51" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="213" st_id="52" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="214" st_id="52" stage="16" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="215" st_id="52" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="216" st_id="53" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="217" st_id="53" stage="15" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="218" st_id="53" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="219" st_id="54" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="220" st_id="54" stage="14" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="221" st_id="54" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="222" st_id="55" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="223" st_id="55" stage="13" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="224" st_id="55" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="225" st_id="56" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="226" st_id="56" stage="12" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="227" st_id="56" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="228" st_id="57" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="229" st_id="57" stage="11" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="230" st_id="57" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="231" st_id="58" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="232" st_id="58" stage="10" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="233" st_id="58" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="234" st_id="59" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="235" st_id="59" stage="9" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="236" st_id="59" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="237" st_id="60" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="238" st_id="60" stage="8" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="239" st_id="60" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="240" st_id="61" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:6 %std_dev = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign

]]></Node>
<StgValue><ssdm name="std_dev"/></StgValue>
</operation>

<operation id="241" st_id="61" stage="7" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="242" st_id="61" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="243" st_id="62" stage="6" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="244" st_id="62" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>

<operation id="245" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end12:19 %call_ln100 = call void @calculate_statistics_Pipeline_calc_moments, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %mean_val, i32 %std_dev, i32 %kurt_accum_loc, i32 %skew_accum_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="246" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:27 %results_addr_1 = getelementptr i32 %results, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="results_addr_1"/></StgValue>
</operation>

<operation id="247" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:28 %store_ln160 = store i32 %std_dev, i4 %results_addr_1

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="248" st_id="63" stage="5" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="249" st_id="63" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:18 %mean_abs = fdiv i32 %abs_sum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="mean_abs"/></StgValue>
</operation>

<operation id="250" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end12:19 %call_ln100 = call void @calculate_statistics_Pipeline_calc_moments, i32 %n_read, i32 %data, i32 %data_1, i32 %data_2, i32 %data_3, i32 %mean_val, i32 %std_dev, i32 %kurt_accum_loc, i32 %skew_accum_loc

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="251" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end12:10 %min_val_2_loc_load = load i32 %min_val_2_loc

]]></Node>
<StgValue><ssdm name="min_val_2_loc_load"/></StgValue>
</operation>

<operation id="252" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end12:11 %max_val_2_loc_load = load i32 %max_val_2_loc

]]></Node>
<StgValue><ssdm name="max_val_2_loc_load"/></StgValue>
</operation>

<operation id="253" st_id="64" stage="4" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="254" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end12:20 %kurt_accum_loc_load = load i32 %kurt_accum_loc

]]></Node>
<StgValue><ssdm name="kurt_accum_loc_load"/></StgValue>
</operation>

<operation id="255" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end12:21 %skew_accum_loc_load = load i32 %skew_accum_loc

]]></Node>
<StgValue><ssdm name="skew_accum_loc_load"/></StgValue>
</operation>

<operation id="256" st_id="64" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="257" st_id="64" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="258" st_id="64" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:34 %sub2 = fsub i32 %max_val_2_loc_load, i32 %min_val_2_loc_load

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="259" st_id="64" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="260" st_id="64" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:48 %mul5 = fmul i32 %mean_abs, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="261" st_id="65" stage="3" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="262" st_id="65" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="263" st_id="65" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="264" st_id="65" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:34 %sub2 = fsub i32 %max_val_2_loc_load, i32 %min_val_2_loc_load

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="265" st_id="65" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="266" st_id="65" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:48 %mul5 = fmul i32 %mean_abs, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="267" st_id="66" stage="2" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="268" st_id="66" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="269" st_id="66" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="270" st_id="66" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:34 %sub2 = fsub i32 %max_val_2_loc_load, i32 %min_val_2_loc_load

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="271" st_id="66" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="272" st_id="66" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:48 %mul5 = fmul i32 %mean_abs, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="273" st_id="67" stage="1" lat="16">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:15 %rms_val = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign_3

]]></Node>
<StgValue><ssdm name="rms_val"/></StgValue>
</operation>

<operation id="274" st_id="67" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="275" st_id="67" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="276" st_id="67" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:34 %sub2 = fsub i32 %max_val_2_loc_load, i32 %min_val_2_loc_load

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="277" st_id="67" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="278" st_id="67" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:48 %mul5 = fmul i32 %mean_abs, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="279" st_id="68" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="280" st_id="68" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="281" st_id="68" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:34 %sub2 = fsub i32 %max_val_2_loc_load, i32 %min_val_2_loc_load

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="282" st_id="68" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="283" st_id="68" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="284" st_id="68" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="285" st_id="69" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="286" st_id="69" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="287" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:33 %results_addr_4 = getelementptr i32 %results, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="results_addr_4"/></StgValue>
</operation>

<operation id="288" st_id="69" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:35 %store_ln160 = store i32 %sub2, i4 %results_addr_4

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="289" st_id="69" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="290" st_id="69" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="291" st_id="69" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="292" st_id="70" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="293" st_id="70" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="294" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:36 %results_addr_5 = getelementptr i32 %results, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="results_addr_5"/></StgValue>
</operation>

<operation id="295" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:37 %store_ln160 = store i32 %rms_val, i4 %results_addr_5

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="296" st_id="70" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="297" st_id="70" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="298" st_id="70" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="299" st_id="70" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="300" st_id="71" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="301" st_id="71" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="302" st_id="71" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="303" st_id="71" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="304" st_id="71" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="305" st_id="71" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="306" st_id="72" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="307" st_id="72" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="308" st_id="72" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="309" st_id="72" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="310" st_id="72" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="311" st_id="72" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="312" st_id="73" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="313" st_id="73" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="314" st_id="73" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="315" st_id="73" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="316" st_id="73" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="317" st_id="73" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="318" st_id="74" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="319" st_id="74" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="320" st_id="74" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="321" st_id="74" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="322" st_id="74" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="323" st_id="74" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="324" st_id="75" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="325" st_id="75" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="326" st_id="75" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="327" st_id="75" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="328" st_id="75" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="329" st_id="75" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="330" st_id="76" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="331" st_id="76" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="332" st_id="76" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="333" st_id="76" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="334" st_id="76" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="335" st_id="76" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="336" st_id="77" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="337" st_id="77" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="338" st_id="77" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="339" st_id="77" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="340" st_id="77" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="341" st_id="77" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="342" st_id="78" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="343" st_id="78" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="344" st_id="78" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="345" st_id="78" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="346" st_id="78" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="347" st_id="78" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="348" st_id="79" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:22 %skewness_val = fdiv i32 %skew_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="skewness_val"/></StgValue>
</operation>

<operation id="349" st_id="79" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:23 %div = fdiv i32 %kurt_accum_loc_load, i32 %conv

]]></Node>
<StgValue><ssdm name="div"/></StgValue>
</operation>

<operation id="350" st_id="79" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="351" st_id="79" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="352" st_id="79" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:45 %div3 = fdiv i32 %max_val_2_loc_load, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div3"/></StgValue>
</operation>

<operation id="353" st_id="79" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="354" st_id="80" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:24 %kurtosis_val = fadd i32 %div, i32 -3

]]></Node>
<StgValue><ssdm name="kurtosis_val"/></StgValue>
</operation>

<operation id="355" st_id="80" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="356" st_id="80" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="357" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:44 %results_addr_8 = getelementptr i32 %results, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="results_addr_8"/></StgValue>
</operation>

<operation id="358" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:46 %store_ln160 = store i32 %div3, i4 %results_addr_8

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="359" st_id="80" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="360" st_id="81" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:24 %kurtosis_val = fadd i32 %div, i32 -3

]]></Node>
<StgValue><ssdm name="kurtosis_val"/></StgValue>
</operation>

<operation id="361" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:29 %results_addr_2 = getelementptr i32 %results, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="results_addr_2"/></StgValue>
</operation>

<operation id="362" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:30 %store_ln160 = store i32 %skewness_val, i4 %results_addr_2

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="363" st_id="81" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="364" st_id="81" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="365" st_id="81" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="366" st_id="82" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:24 %kurtosis_val = fadd i32 %div, i32 -3

]]></Node>
<StgValue><ssdm name="kurtosis_val"/></StgValue>
</operation>

<operation id="367" st_id="82" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="368" st_id="82" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="369" st_id="82" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="370" st_id="83" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:24 %kurtosis_val = fadd i32 %div, i32 -3

]]></Node>
<StgValue><ssdm name="kurtosis_val"/></StgValue>
</operation>

<operation id="371" st_id="83" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:39 %div1 = fdiv i32 %max_val_2_loc_load, i32 %rms_val

]]></Node>
<StgValue><ssdm name="div1"/></StgValue>
</operation>

<operation id="372" st_id="83" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="373" st_id="83" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:49 %div4 = fdiv i32 %max_val_2_loc_load, i32 %mul5

]]></Node>
<StgValue><ssdm name="div4"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="374" st_id="84" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:24 %kurtosis_val = fadd i32 %div, i32 -3

]]></Node>
<StgValue><ssdm name="kurtosis_val"/></StgValue>
</operation>

<operation id="375" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:38 %results_addr_6 = getelementptr i32 %results, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="results_addr_6"/></StgValue>
</operation>

<operation id="376" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:40 %store_ln160 = store i32 %div1, i4 %results_addr_6

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="377" st_id="84" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>

<operation id="378" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:47 %results_addr_9 = getelementptr i32 %results, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="results_addr_9"/></StgValue>
</operation>

<operation id="379" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:50 %store_ln160 = store i32 %div4, i4 %results_addr_9

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="380" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:31 %results_addr_3 = getelementptr i32 %results, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="results_addr_3"/></StgValue>
</operation>

<operation id="381" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:32 %store_ln160 = store i32 %kurtosis_val, i4 %results_addr_3

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="382" st_id="85" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end12:42 %div2 = fdiv i32 %rms_val, i32 %mean_abs

]]></Node>
<StgValue><ssdm name="div2"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="383" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.end12:41 %results_addr_7 = getelementptr i32 %results, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="results_addr_7"/></StgValue>
</operation>

<operation id="384" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.end12:43 %store_ln160 = store i32 %div2, i4 %results_addr_7

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="385" st_id="87" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.end12:53 %call_ln0 = call void @calculate_statistics_Pipeline_write_results, i32 %results, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="386" st_id="88" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="4" op_5_bw="1" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
for.end12:53 %call_ln0 = call void @calculate_statistics_Pipeline_write_results, i32 %results, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="387" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0">
<![CDATA[
for.end12:54 %ret_ln183 = ret

]]></Node>
<StgValue><ssdm name="ret_ln183"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
