{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679248115699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679248115699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 19 10:48:35 2023 " "Processing started: Sun Mar 19 10:48:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679248115699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248115699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248115699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679248115982 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679248115982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../../Verilog/top_level.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/register_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/register_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_Mapper " "Found entity 1: Register_Mapper" {  } { { "../../Verilog/register_mapper.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/register_mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../../Verilog/reg_file.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/pc_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/pc_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Controller " "Found entity 1: PC_Controller" {  } { { "../../Verilog/PC_Controller.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../../Verilog/PC.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/mux2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/mux2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../../Verilog/MUX2x1.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/milestone2_quicktest_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/milestone2_quicktest_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 milestone2_quicktest_tb " "Found entity 1: milestone2_quicktest_tb" {  } { { "../../Verilog/milestone2_quicktest_tb.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/milestone2_quicktest_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "../../Verilog/instr_ROM.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/immediate_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/immediate_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_ctrl " "Found entity 1: immediate_ctrl" {  } { { "../../Verilog/immediate_Controller.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/half_byte_parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/half_byte_parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_byte_parser " "Found entity 1: half_byte_parser" {  } { { "../../Verilog/half_byte_parser.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderModule " "Found entity 1: decoderModule" {  } { { "../../Verilog/decoder.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "../../Verilog/dat_mem.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE Control.sv(8) " "Verilog HDL Declaration information at Control.sv(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "../../Verilog/Control.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1679248122412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../../Verilog/Control.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hurl3/desktop/cse141ltermproject/verilog/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hurl3/desktop/cse141ltermproject/verilog/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../Verilog/alu.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679248122414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248122414 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679248122439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "../../Verilog/top_level.sv" "pc1" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Controller PC_Controller:pc1_ctrl " "Elaborating entity \"PC_Controller\" for hierarchy \"PC_Controller:pc1_ctrl\"" {  } { { "../../Verilog/top_level.sv" "pc1_ctrl" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:instructions " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:instructions\"" {  } { { "../../Verilog/top_level.sv" "instructions" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122461 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "224 0 4095 instr_ROM.sv(12) " "Verilog HDL warning at instr_ROM.sv(12): number of words (224) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../../Verilog/instr_ROM.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1679248122467 "|top_level|instr_ROM:instructions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.data_a 0 instr_ROM.sv(8) " "Net \"core.data_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../../Verilog/instr_ROM.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679248122510 "|top_level|instr_ROM:instructions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.waddr_a 0 instr_ROM.sv(8) " "Net \"core.waddr_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../../Verilog/instr_ROM.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679248122510 "|top_level|instr_ROM:instructions"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.we_a 0 instr_ROM.sv(8) " "Net \"core.we_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "../../Verilog/instr_ROM.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1679248122510 "|top_level|instr_ROM:instructions"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderModule decoderModule:dec1 " "Elaborating entity \"decoderModule\" for hierarchy \"decoderModule:dec1\"" {  } { { "../../Verilog/top_level.sv" "dec1" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_ctrl immediate_ctrl:immediate_ctrl1 " "Elaborating entity \"immediate_ctrl\" for hierarchy \"immediate_ctrl:immediate_ctrl1\"" {  } { { "../../Verilog/top_level.sv" "immediate_ctrl1" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf1\"" {  } { { "../../Verilog/top_level.sv" "rf1" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:reg_dat_mux " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:reg_dat_mux\"" {  } { { "../../Verilog/top_level.sv" "reg_dat_mux" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 mux_2x1:op1_branch_mux " "Elaborating entity \"mux_2x1\" for hierarchy \"mux_2x1:op1_branch_mux\"" {  } { { "../../Verilog/top_level.sv" "op1_branch_mux" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_Mapper Register_Mapper:reg_mapper " "Elaborating entity \"Register_Mapper\" for hierarchy \"Register_Mapper:reg_mapper\"" {  } { { "../../Verilog/top_level.sv" "reg_mapper" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "../../Verilog/top_level.sv" "alu1" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(28) " "Verilog HDL assignment warning at alu.sv(28): truncated value with size 32 to match size of target (8)" {  } { { "../../Verilog/alu.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679248122544 "|top_level|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(100) " "Verilog HDL assignment warning at alu.sv(100): truncated value with size 32 to match size of target (8)" {  } { { "../../Verilog/alu.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679248122545 "|top_level|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(101) " "Verilog HDL assignment warning at alu.sv(101): truncated value with size 32 to match size of target (8)" {  } { { "../../Verilog/alu.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679248122545 "|top_level|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(102) " "Verilog HDL assignment warning at alu.sv(102): truncated value with size 32 to match size of target (8)" {  } { { "../../Verilog/alu.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679248122545 "|top_level|alu:alu1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(103) " "Verilog HDL assignment warning at alu.sv(103): truncated value with size 32 to match size of target (8)" {  } { { "../../Verilog/alu.sv" "" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/alu.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1679248122545 "|top_level|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_mem dat_mem:dm1 " "Elaborating entity \"dat_mem\" for hierarchy \"dat_mem:dm1\"" {  } { { "../../Verilog/top_level.sv" "dm1" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_byte_parser half_byte_parser:hbparser " "Elaborating entity \"half_byte_parser\" for hierarchy \"half_byte_parser:hbparser\"" {  } { { "../../Verilog/top_level.sv" "hbparser" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctrl1 " "Elaborating entity \"Control\" for hierarchy \"Control:ctrl1\"" {  } { { "../../Verilog/top_level.sv" "ctrl1" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/top_level.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248122566 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reg_file:rf1\|core " "RAM logic \"reg_file:rf1\|core\" is uninferred due to inappropriate RAM size" {  } { { "../../Verilog/reg_file.sv" "core" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/reg_file.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1679248122812 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dat_mem:dm1\|core " "RAM logic \"dat_mem:dm1\|core\" is uninferred due to asynchronous read logic" {  } { { "../../Verilog/dat_mem.sv" "core" { Text "C:/Users/Hurl3/Desktop/CSE141LTermProject/Verilog/dat_mem.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1679248122812 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1679248122812 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/Quartus/db/top_level.ram0_instr_ROM_c2895c1c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/Quartus/db/top_level.ram0_instr_ROM_c2895c1c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1679248122842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679248129404 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/Quartus/output_files/top_level.map.smsg " "Generated suppressed messages file C:/Users/Hurl3/Desktop/CSE141LTermProject/SystemVerilog/Quartus/output_files/top_level.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248133458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679248133597 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679248133597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4431 " "Implemented 4431 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679248133782 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679248133782 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4428 " "Implemented 4428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679248133782 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679248133782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679248133797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 19 10:48:53 2023 " "Processing ended: Sun Mar 19 10:48:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679248133797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679248133797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679248133797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679248133797 ""}
