Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o R:/MQP/MQP_FPGA_Interface/MQP_Test_isim_beh.exe -prj R:/MQP/MQP_FPGA_Interface/MQP_Test_beh.prj work.MQP_Test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "R:/MQP/MQP_FPGA_Interface/ipcore_dir/DCM_MQP.v" into library work
Analyzing Verilog file "R:/MQP/MQP_FPGA_Interface/Serial_Sample_Control.v" into library work
Analyzing Verilog file "R:/MQP/MQP_FPGA_Interface/sensor_clk_divider.v" into library work
Analyzing Verilog file "R:/MQP/MQP_FPGA_Interface/ADC_control.v" into library work
Analyzing Verilog file "R:/MQP/MQP_FPGA_Interface/Top_Module.v" into library work
Analyzing Verilog file "R:/MQP/MQP_FPGA_Interface/MQP_Test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Serial_Sample_Control
Compiling module sensor_clk_divider
Compiling module ADC_control
Compiling module IBUFG
Compiling module dcm_sp_clock_divide_by_2
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_maximum_period_check(cloc...
Compiling module dcm_sp_clock_lost
Compiling module DCM_SP(CLKDV_DIVIDE=5.0,CLKFX_DI...
Compiling module BUFG
Compiling module DCM_MQP
Compiling module Top_Module
Compiling module MQP_Test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable R:/MQP/MQP_FPGA_Interface/MQP_Test_isim_beh.exe
Fuse Memory Usage: 33956 KB
Fuse CPU Usage: 390 ms
