Analysis & Synthesis report for DE2_CCD
Tue Dec 12 18:30:03 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |ImageProcess|MaskLayer:myMaskLayer|state
  9. State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask5|state
 10. State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask4|state
 11. State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask3|state
 12. State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask2|state
 13. State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask1|state
 14. State Machine - |ImageProcess|ImageRead:myImageRead|state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5"
 19. Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4"
 20. Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3"
 21. Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2"
 22. Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1"
 23. Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask5"
 24. Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask4"
 25. Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask3"
 26. Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask2"
 27. Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask1"
 28. Port Connectivity Checks: "MaskLayer:myMaskLayer"
 29. Port Connectivity Checks: "ImageRead:myImageRead"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 18:30:03 2017      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; DE2_CCD                                    ;
; Top-level Entity Name              ; ImageProcess                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 15,598                                     ;
;     Total combinational functions  ; 15,597                                     ;
;     Dedicated logic registers      ; 4,548                                      ;
; Total registers                    ; 4548                                       ;
; Total pins                         ; 37                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ImageProcess       ; DE2_CCD            ;
; Family name                                                                ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+
; MaskOnePath.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskOnePath.sv   ;         ;
; MaskLayer.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/MaskLayer.sv     ;         ;
; ImageReg.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageReg.sv      ;         ;
; ImageRead.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageRead.sv     ;         ;
; ConfidenceReg.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ConfidenceReg.sv ;         ;
; ImageProcess.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/ece385/TRDB_DC2_v2.1_FINALVERSION_UIUPUP/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/ImageProcess.sv  ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 15,598       ;
;                                             ;              ;
; Total combinational functions               ; 15597        ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 8494         ;
;     -- 3 input functions                    ; 5200         ;
;     -- <=2 input functions                  ; 1903         ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 10170        ;
;     -- arithmetic mode                      ; 5427         ;
;                                             ;              ;
; Total registers                             ; 4548         ;
;     -- Dedicated logic registers            ; 4548         ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 37           ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; pixclk~input ;
; Maximum fan-out                             ; 4421         ;
; Total fan-out                               ; 60138        ;
; Average fan-out                             ; 2.97         ;
+---------------------------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                    ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
; Compilation Hierarchy Node     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                        ; Library Name ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
; |ImageProcess                  ; 15597 (0)         ; 4548 (0)     ; 0           ; 0            ; 0       ; 0         ; 37   ; 0            ; |ImageProcess                                              ; work         ;
;    |ImageRead:myImageRead|     ; 4937 (50)         ; 4421 (4)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|ImageRead:myImageRead                        ; work         ;
;       |ImageReg:myImageArray|  ; 4887 (4887)       ; 4417 (4417)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|ImageRead:myImageRead|ImageReg:myImageArray  ; work         ;
;    |MaskLayer:myMaskLayer|     ; 10660 (53)        ; 127 (12)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer                        ; work         ;
;       |ConfidenceReg:ConfReg1| ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1 ; work         ;
;       |ConfidenceReg:ConfReg2| ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2 ; work         ;
;       |ConfidenceReg:ConfReg3| ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3 ; work         ;
;       |ConfidenceReg:ConfReg4| ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4 ; work         ;
;       |ConfidenceReg:ConfReg5| ; 20 (20)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5 ; work         ;
;       |MaskOnePath:Mask1|      ; 2101 (2101)       ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask1      ; work         ;
;       |MaskOnePath:Mask2|      ; 2101 (2101)       ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask2      ; work         ;
;       |MaskOnePath:Mask3|      ; 2098 (2098)       ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask3      ; work         ;
;       |MaskOnePath:Mask4|      ; 2098 (2098)       ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask4      ; work         ;
;       |MaskOnePath:Mask5|      ; 2109 (2109)       ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask5      ; work         ;
+--------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ImageProcess|MaskLayer:myMaskLayer|state                                                                                                                                                                                                                                           ;
+-----------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+-----------------+----------------------+-----------------+
; Name                  ; state.storeFifthConf ; state.startFifthMask ; state.storeFourthConf ; state.startFourthMask ; state.storeThirdConf ; state.startThirdMask ; state.storeSecondConf ; state.startSecondMask ; state.storeFirstConf ; state.doneState ; state.startFirstMask ; state.waitState ;
+-----------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+-----------------+----------------------+-----------------+
; state.waitState       ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0               ; 0                    ; 0               ;
; state.startFirstMask  ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0               ; 1                    ; 1               ;
; state.doneState       ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 1               ; 0                    ; 1               ;
; state.storeFirstConf  ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 1                    ; 0               ; 0                    ; 1               ;
; state.startSecondMask ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 1                     ; 0                    ; 0               ; 0                    ; 1               ;
; state.storeSecondConf ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                    ; 1                     ; 0                     ; 0                    ; 0               ; 0                    ; 1               ;
; state.startThirdMask  ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 1                    ; 0                     ; 0                     ; 0                    ; 0               ; 0                    ; 1               ;
; state.storeThirdConf  ; 0                    ; 0                    ; 0                     ; 0                     ; 1                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0               ; 0                    ; 1               ;
; state.startFourthMask ; 0                    ; 0                    ; 0                     ; 1                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0               ; 0                    ; 1               ;
; state.storeFourthConf ; 0                    ; 0                    ; 1                     ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0               ; 0                    ; 1               ;
; state.startFifthMask  ; 0                    ; 1                    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0               ; 0                    ; 1               ;
; state.storeFifthConf  ; 1                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0                    ; 0                     ; 0                     ; 0                    ; 0               ; 0                    ; 1               ;
+-----------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+----------------------+-----------------------+-----------------------+----------------------+-----------------+----------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask5|state ;
+-----------------+-----------------+-----------------+-----------------------+
; Name            ; state.waitState ; state.doneState ; state.startAdd        ;
+-----------------+-----------------+-----------------+-----------------------+
; state.waitState ; 0               ; 0               ; 0                     ;
; state.startAdd  ; 1               ; 0               ; 1                     ;
; state.doneState ; 1               ; 1               ; 0                     ;
+-----------------+-----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask4|state ;
+-----------------+-----------------+-----------------+-----------------------+
; Name            ; state.waitState ; state.doneState ; state.startAdd        ;
+-----------------+-----------------+-----------------+-----------------------+
; state.waitState ; 0               ; 0               ; 0                     ;
; state.startAdd  ; 1               ; 0               ; 1                     ;
; state.doneState ; 1               ; 1               ; 0                     ;
+-----------------+-----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask3|state ;
+-----------------+-----------------+-----------------+-----------------------+
; Name            ; state.waitState ; state.doneState ; state.startAdd        ;
+-----------------+-----------------+-----------------+-----------------------+
; state.waitState ; 0               ; 0               ; 0                     ;
; state.startAdd  ; 1               ; 0               ; 1                     ;
; state.doneState ; 1               ; 1               ; 0                     ;
+-----------------+-----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask2|state ;
+-----------------+-----------------+-----------------+-----------------------+
; Name            ; state.waitState ; state.doneState ; state.startAdd        ;
+-----------------+-----------------+-----------------+-----------------------+
; state.waitState ; 0               ; 0               ; 0                     ;
; state.startAdd  ; 1               ; 0               ; 1                     ;
; state.doneState ; 1               ; 1               ; 0                     ;
+-----------------+-----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |ImageProcess|MaskLayer:myMaskLayer|MaskOnePath:Mask1|state ;
+-----------------+-----------------+-----------------+-----------------------+
; Name            ; state.waitState ; state.doneState ; state.startAdd        ;
+-----------------+-----------------+-----------------+-----------------------+
; state.waitState ; 0               ; 0               ; 0                     ;
; state.startAdd  ; 1               ; 0               ; 1                     ;
; state.doneState ; 1               ; 1               ; 0                     ;
+-----------------+-----------------+-----------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |ImageProcess|ImageRead:myImageRead|state                                  ;
+-------------------+-----------------+----------------+-------------------+-----------------+
; Name              ; state.doneState ; state.readData ; state.readNothing ; state.waitState ;
+-------------------+-----------------+----------------+-------------------+-----------------+
; state.waitState   ; 0               ; 0              ; 0                 ; 0               ;
; state.readNothing ; 0               ; 0              ; 1                 ; 1               ;
; state.readData    ; 0               ; 1              ; 0                 ; 1               ;
; state.doneState   ; 1               ; 0              ; 0                 ; 1               ;
+-------------------+-----------------+----------------+-------------------+-----------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; MaskLayer:myMaskLayer|state~2         ; Lost fanout        ;
; MaskLayer:myMaskLayer|state~3         ; Lost fanout        ;
; MaskLayer:myMaskLayer|state~4         ; Lost fanout        ;
; MaskLayer:myMaskLayer|state~5         ; Lost fanout        ;
; MaskLayer:myMaskLayer|state~6         ; Lost fanout        ;
; ImageRead:myImageRead|state~2         ; Lost fanout        ;
; ImageRead:myImageRead|state~3         ; Lost fanout        ;
; ImageRead:myImageRead|state~4         ; Lost fanout        ;
; Total Number of Removed Registers = 8 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4548  ;
; Number of registers using Synchronous Clear  ; 100   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 100   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |ImageProcess|ImageRead:myImageRead|Selector3 ;
; 13:1               ; 6 bits    ; 48 LEs        ; 30 LEs               ; 18 LEs                 ; No         ; |ImageProcess|MaskLayer:myMaskLayer|Selector3 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg5"                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_WHT     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_BLK_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; confidence_WHT_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg4"                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_WHT     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_BLK_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; confidence_WHT_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg3"                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_WHT     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_BLK_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; confidence_WHT_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg2"                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_WHT     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_BLK_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; confidence_WHT_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1"                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_WHT     ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (10 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; confidence_BLK_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; confidence_WHT_out ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask5"                                                                                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; confidence_WHT ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask4"                                                                                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; confidence_WHT ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask3"                                                                                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; confidence_WHT ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask2"                                                                                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; confidence_WHT ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer|MaskOnePath:Mask1"                                                                                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; confidence_BLK ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; confidence_WHT ; Output ; Warning  ; Output or bidir port (10 bits) is smaller than the port expression (11 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "MaskLayer:myMaskLayer" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; RESET ; Input ; Info     ; Stuck at GND           ;
+-------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ImageRead:myImageRead" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; RESET ; Input ; Info     ; Stuck at GND           ;
+-------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 37                          ;
; cycloneiii_ff         ; 4548                        ;
;     ENA SCLR          ; 100                         ;
;     plain             ; 4448                        ;
; cycloneiii_lcell_comb ; 15597                       ;
;     arith             ; 5427                        ;
;         2 data inputs ; 382                         ;
;         3 data inputs ; 5045                        ;
;     normal            ; 10170                       ;
;         0 data inputs ; 1275                        ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 214                         ;
;         3 data inputs ; 155                         ;
;         4 data inputs ; 8494                        ;
;                       ;                             ;
; Max LUT depth         ; 17.90                       ;
; Average LUT depth     ; 9.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:23     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Dec 12 18:27:48 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file testbench.sv
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file maskonepath.sv
    Info (12023): Found entity 1: MaskOnePath
Info (12021): Found 1 design units, including 1 entities, in source file masklayer.sv
    Info (12023): Found entity 1: MaskLayer
Info (12021): Found 1 design units, including 1 entities, in source file imagereg.sv
    Info (12023): Found entity 1: ImageReg
Info (12021): Found 1 design units, including 1 entities, in source file imageread.sv
    Info (12023): Found entity 1: ImageRead
Info (12021): Found 1 design units, including 1 entities, in source file confidencereg.sv
    Info (12023): Found entity 1: ConfidenceReg
Info (12021): Found 1 design units, including 1 entities, in source file stack_ram.v
    Info (12023): Found entity 1: Stack_RAM
Warning (10238): Verilog Module Declaration warning at VGA_Controller.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "VGA_Controller"
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Warning (10275): Verilog HDL Module Instantiation warning at DE2_CCD.v(465): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file de2_ccd.v
    Info (12023): Found entity 1: DE2_CCD
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL
Info (12021): Found 1 design units, including 1 entities, in source file raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Warning (12019): Can't analyze file -- file VGA_DATA_REQ.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mirror_col.v
    Info (12023): Found entity 1: Mirror_Col
Warning (12019): Can't analyze file -- file DE2_CCD.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file imageprocess.sv
    Info (12023): Found entity 1: ImageProcess
Info (12021): Found 1 design units, including 1 entities, in source file testbench2.sv
    Info (12023): Found entity 1: testbench2
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(311): created implicit net for "OTG_DATA"
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name
Info (12127): Elaborating entity "ImageProcess" for the top level hierarchy
Info (12128): Elaborating entity "ImageRead" for hierarchy "ImageRead:myImageRead"
Warning (10230): Verilog HDL assignment warning at ImageRead.sv(12): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at ImageRead.sv(13): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "ImageReg" for hierarchy "ImageRead:myImageRead|ImageReg:myImageArray"
Info (12128): Elaborating entity "MaskLayer" for hierarchy "MaskLayer:myMaskLayer"
Info (12128): Elaborating entity "MaskOnePath" for hierarchy "MaskLayer:myMaskLayer|MaskOnePath:Mask1"
Info (12128): Elaborating entity "ConfidenceReg" for hierarchy "MaskLayer:myMaskLayer|ConfidenceReg:ConfReg1"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_BLK[0][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_BLK[1][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_BLK[2][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_BLK[3][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_BLK[4][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_WHT[0][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_WHT[1][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_WHT[2][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_WHT[3][10]" is missing source, defaulting to GND
    Warning (12110): Net "MaskLayer:myMaskLayer|eachConfidence_WHT[4][10]" is missing source, defaulting to GND
Warning (12241): 10 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pixval[6]"
    Warning (15610): No output dependent on input pin "pixval[5]"
    Warning (15610): No output dependent on input pin "pixval[4]"
    Warning (15610): No output dependent on input pin "pixval[3]"
    Warning (15610): No output dependent on input pin "pixval[2]"
    Warning (15610): No output dependent on input pin "pixval[1]"
    Warning (15610): No output dependent on input pin "pixval[0]"
Info (21057): Implemented 15636 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 15599 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 1144 megabytes
    Info: Processing ended: Tue Dec 12 18:30:03 2017
    Info: Elapsed time: 00:02:15
    Info: Total CPU time (on all processors): 00:02:28


