/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [31:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [17:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_2z[6] | celloutsig_0_1z[6]) & (celloutsig_0_1z[4] | celloutsig_0_2z[2]));
  assign celloutsig_1_1z = ~((in_data[178] | celloutsig_1_0z) & (in_data[112] | celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_5z[3] | celloutsig_1_6z) & (celloutsig_1_2z[3] | celloutsig_1_4z[3]));
  assign celloutsig_1_16z = ~((celloutsig_1_2z[2] | celloutsig_1_4z[0]) & (celloutsig_1_8z | celloutsig_1_12z));
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_10z[25:8] / { 1'h1, in_data[150:142], celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z[8:5] / { 1'h1, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_4z[0], _00_ } == { in_data[55:54], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[129:126] == in_data[148:145];
  assign celloutsig_0_5z = { celloutsig_0_2z[1:0], celloutsig_0_3z } > in_data[39:37];
  assign celloutsig_1_6z = { in_data[107:101], celloutsig_1_2z, celloutsig_1_1z } > { celloutsig_1_2z[4:3], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z } > celloutsig_1_2z[4:2];
  assign celloutsig_1_3z = in_data[175:172] <= in_data[168:165];
  assign celloutsig_1_7z = in_data[126:109] <= { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_10z = celloutsig_0_1z[11:1] < { in_data[59:54], _00_ };
  assign celloutsig_0_13z = { celloutsig_0_11z[8:2], celloutsig_0_10z, celloutsig_0_5z } < in_data[11:3];
  assign celloutsig_1_13z = { celloutsig_1_10z[22:9], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z } < { celloutsig_1_10z[13:1], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[72:69] % { 1'h1, in_data[33:31] };
  assign celloutsig_1_19z = { celloutsig_1_10z[29:20], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_16z } % { 1'h1, in_data[177:169], celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_16z, in_data[96] };
  assign celloutsig_0_11z = { in_data[68:54], celloutsig_0_7z } % { 1'h1, celloutsig_0_1z[7:2], celloutsig_0_4z };
  assign celloutsig_0_2z = { in_data[92:90], celloutsig_0_0z } | { celloutsig_0_0z[2:0], celloutsig_0_0z };
  assign celloutsig_1_10z = { in_data[129:110], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z } | { celloutsig_1_4z[9:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_17z = celloutsig_1_1z & celloutsig_1_5z[3];
  assign celloutsig_0_12z = celloutsig_0_11z[0] & celloutsig_0_10z;
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_4z[5];
  assign celloutsig_1_12z = celloutsig_1_5z[2] & celloutsig_1_5z[3];
  assign celloutsig_0_4z = celloutsig_0_1z[9:1] <<< { celloutsig_0_1z[5:0], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_1z = { in_data[60:53], celloutsig_0_0z } <<< { in_data[68:61], celloutsig_0_0z };
  assign celloutsig_1_2z = { in_data[141:137], celloutsig_1_0z } ^ in_data[126:121];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } ^ in_data[160:151];
  assign { out_data[145:128], out_data[114:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
