```table-of-contents
```
## 1 â³ ×œ×•×’×™×§×” ×¡×“×¨×ª×™×ª (Sequential Logic)

### 1.1 ×”×’×“×¨×” ×•×ž××¤×™×™× ×™×
***×”×§×“×ž×”**: ×ž×¢×¨×›×•×ª ×“×™×’×™×˜×œ×™×•×ª ×ž×•×“×¨× ×™×•×ª ×ž×‘×•×¡×¡×•×ª ×¢×œ ×œ×•×’×™×§×” ×¢× **×ž×¦×‘ (State)**, ×”×ž×©×ª× ×” ×‘×”×ª×× ×œ**×©×¢×•×Ÿ (Clock)**.
*   **×”×’×“×¨×”**: ×ž×¢×’×œ×™× ×œ×•×’×™×™× ×©×”×¤×œ×˜ ×©×œ×”× ×ª×œ×•×™ ×œ× ×¨×§ ×‘×§×œ×˜ ×”× ×•×›×—×™, ××œ× ×’× ×‘**×ž×¦×‘ ×”×¤× ×™×ž×™** ×©×œ ×”×ž×¢×’×œ (×”×™×¡×˜×•×¨×™×”/×–×™×›×¨×•×Ÿ).
*   **×¡×•×’×™ ×œ×•×’×™×§×”**:
    *   **×§×•×ž×‘×™× ×˜×•×¨×™×ª (Combinational)**: ×¤×œ×˜ ×ª×œ×•×™ ×¨×§ ×‘×§×œ×˜ (ALU, MUX, Decoder).
    *   **×¡×“×¨×ª×™×ª (Sequential)**: ×¤×œ×˜ ×ª×œ×•×™ ×‘×§×œ×˜ ×•×‘×ž×¦×‘ ×”×¤× ×™×ž×™ (×¨×’×™×¡×˜×¨×™×, ×–×™×›×¨×•×Ÿ).
*   **×¨×›×™×‘×™ ×–×™×›×¨×•×Ÿ**: ×œ×•×’×™×§×” ×¡×“×¨×ª×™×ª ×ž×›×™×œ×” ×¨×›×™×‘×™ ×ž×¦×‘ ××• ×¨×›×™×‘×™ ×–×™×›×¨×•×Ÿ (State/Memory Elements).
*   **×¡× ×›×¨×•×Ÿ ×©×¢×•×Ÿ**: ×¨×•×‘ ×”×ž×¢×¨×›×•×ª ×”×¡×“×¨×ª×™×•×ª ×”×Ÿ **×¡×™× ×›×¨×•× ×™×•×ª**, ×•×ž×©×ª×ž×©×•×ª ×‘××•×ª ×©×¢×•×Ÿ ×›×“×™ ×œ×ª×–×ž×Ÿ ××ª ×©×™× ×•×™×™ ×”×ž×¦×‘ ×•××ª ×§×¨×™××ª/×›×ª×™×‘×ª ×”× ×ª×•× ×™×.

### 1.2 ×©×¢×•×Ÿ ×”×ž×—×©×‘ (Clock) ðŸ•°ï¸
***×ª×¤×§×™×“**: ×ž×¡×“×™×¨ ××ª ×§×¦×‘ ×”×¢×‘×•×“×” ×•×ž×ª×–×ž×Ÿ ××ª ×”×¤×¢×•×œ×•×ª ×”×‘×¡×™×¡×™×•×ª ×‘×ž×—×©×‘.
*   **××•×ª ×”×©×¢×•×Ÿ**: ××•×ª ×—×©×ž×œ×™ ×”×ž×—×œ×™×£ ×‘×™×Ÿ ×©× ×™ ×ž×¦×‘×™× (×’×‘×•×” '1' ×•× ×ž×•×š '0') ×‘×§×¦×‘ ×§×‘×•×¢.
*   **×ž×—×–×•×¨ ×©×¢×•×Ÿ (Clock Cycle)**: ×”×–×ž×Ÿ ×”×ž×™× ×™×ž×œ×™ ×©×‘×• ×”×ª×‘× ×™×ª ×—×•×–×¨×ª ×¢×œ ×¢×¦×ž×”. ×§×•×‘×¢ ××ª ×ž×”×™×¨×•×ª ×”×ž×¢×‘×“.
*   **×§×¦×•×•×ª ×”×©×¢×•×Ÿ (Clock Edges)**:
    *   **×¢×œ×™×™×ª ×©×¢×•×Ÿ (Rising Edge)**: ×ž×¢×‘×¨ ×ž-0 ×œ-1.
    *   **×™×¨×™×“×ª ×©×¢×•×Ÿ (Falling Edge)**: ×ž×¢×‘×¨ ×ž-1 ×œ-0.
*   **×ž×ª×•×“×•×œ×•×’×™×™×ª ×ª×–×ž×•×Ÿ (Clocking Methodology)**: ×ž×’×“×™×¨×” ×ž×ª×™ ××•×ª×•×ª × ×§×¨××™× ×•×ž×ª×™ ×”× × ×›×ª×‘×™× ×‘×¨×›×™×‘×™ ×”×–×™×›×¨×•×Ÿ.
    *   **Edge-Triggered Methodology**: ×”×©×™×˜×” ×”× ×¤×•×¦×”. ×©×™× ×•×™ ×ž×¦×‘ (×›×ª×™×‘×” ×œ×¨×›×™×‘ ×–×™×›×¨×•×Ÿ) ×ž×ª×¨×—×© **×¨×§** ×‘×§×¦×” ×ž×¡×•×™× ×©×œ ×”×©×¢×•×Ÿ (×œ×¨×•×‘ ×‘×¢×œ×™×™×” ××• ×‘×™×¨×™×“×”).
    *   **×–×¨×™×ž×” ×˜×™×¤×•×¡×™×ª ×‘×ž×—×–×•×¨ ×©×¢×•×Ÿ (Edge-Triggered)**:
        1.  ×‘×§×¦×” ×”×¤×¢×™×œ ×©×œ ×”×©×¢×•×Ÿ: ×¢×¨×›×™× ×—×“×©×™× × ×›×ª×‘×™× ×œ×¨×›×™×‘×™ ×”×–×™×›×¨×•×Ÿ.
        2.  ×‘×™×Ÿ ×§×¦×•×•×ª ×”×©×¢×•×Ÿ: ×¢×¨×›×™× × ×§×¨××™× ×ž×¨×›×™×‘×™ ×”×–×™×›×¨×•×Ÿ, ×¢×•×‘×¨×™× ×“×¨×š ×”×œ×•×’×™×§×” ×”×§×•×ž×‘×™× ×˜×•×¨×™×ª ×•×ž×—×•×©×‘×™×. ×”×ª×•×¦××•×ª ×ž×ª×™×™×¦×‘×•×ª ×‘×›× ×™×¡×” ×œ×¨×›×™×‘×™ ×”×–×™×›×¨×•×Ÿ ×”×‘××™×, ×ž×•×›× ×•×ª ×œ×›×ª×™×‘×” ×‘×§×¦×” ×”×©×¢×•×Ÿ ×”×‘×.

```mermaid
graph TD
    State1[State Element 1] -- Data Out --> Logic(Combinational Logic);
    Logic -- Data In --> State2[State Element 2];
    Clock(Clock Signal) --> State1;
    Clock --> State2;

    subgraph Clock Cycle
      Read(Read State1) --> Process(Process in Logic) --> Setup(Setup for State2 Write);
    end

    linkStyle 0,1 stroke:#999,stroke-width:1px;
    linkStyle 2 stroke:#f00,stroke-dasharray: 5 5;
    linkStyle 3 stroke:#f00,stroke-dasharray: 5 5;

    classDef state fill:#ccf,stroke:#333;
    class State1,State2 state;
```
*(×–×¨×™×ž×” ×›×œ×œ×™×ª ×‘×ž×¢×¨×›×ª ×¡×“×¨×ª×™×ª ×ž×¡×•× ×›×¨× ×ª)*

## 2 ðŸ’¾ ×¨×›×™×‘×™ ×–×™×›×¨×•×Ÿ ×‘×¡×™×¡×™×™×

### 2.1 ×œ×•×œ××” (Latch) - S-R Latch
*   **×¨×¢×™×•×Ÿ**: ×ž×¢×’×œ ×¢× ×ž×©×•×‘ (Feedback) ×”×ž××¤×©×¨ ×œ×• "×œ×–×›×•×¨" ×¡×™×‘×™×ª ××—×ª.
*   **×ž×‘× ×” ×‘×¡×™×¡×™ (S-R Latch ×ž-NOR)**: ×©× ×™ ×©×¢×¨×™ NOR ×”×ž×•×–× ×™× ×–×” ×œ×–×”.
    *   ×›× ×™×¡×•×ª: S (Set), R (Reset).
    *   ×™×¦×™××•×ª: $\overline{Q}$, $Q$.
*   **×¤×¢×•×œ×”**:
    *   **Set (S=1, R=0)**: ×›×•×¤×” $Q=1$, $\overline{Q}=0$.
    *   **Reset (S=0, R=1)**: ×›×•×¤×” $Q=0$, $\overline{Q}=1$.
    *   **Hold/Save (S=0, R=0)**: ×©×•×ž×¨ ×¢×œ ×”×ž×¦×‘ ×”×§×™×™× ($Q$ × ×©××¨ ×›×¤×™ ×©×”×™×”).
    *   **Illegal/Forbidden (S=1, R=1)**: ×ž×¦×‘ ×œ× ×™×¦×™×‘ ×•×œ× ×¨×¦×•×™ (×©×ª×™ ×”×™×¦×™××•×ª ×¢×œ×•×œ×•×ª ×œ×”×™×•×ª 0).

> [!WARNING] S-R Latch Forbidden State
> ×™×© ×œ×”×™×ž× ×¢ ×ž×ž×¦×‘ ×”×§×œ×˜ S=1, R=1 ×‘×œ×•×œ××ª S-R ×‘×¡×™×¡×™×ª.

### 2.2 ×œ×•×œ××ª D (D-Latch)
*   **×ž×˜×¨×”**: ×œ×ž× ×•×¢ ××ª ×”×ž×¦×‘ ×”×œ×-×—×•×§×™ ×©×œ S-R Latch.
*   **×ž×‘× ×”**: S-R Latch ×¢× ×§×œ×˜ ×™×—×™×“ D. ×”×§×œ×˜ R ×ž×—×•×‘×¨ ×œ-NOT ×©×œ D, ×•×”×§×œ×˜ S ×ž×—×•×‘×¨ ×™×©×™×¨×•×ª ×œ-D.
    *   ×›××©×¨ D=1: S=1, R=0 -> Set (Q=1).
    *   ×›××©×¨ D=0: S=0, R=1 -> Reset (Q=0).
*   **×”×•×¡×¤×ª ×©×¢×•×Ÿ (Clocked D-Latch)**:
    *   ×ž×•×¡×™×¤×™× ×§×• ×‘×§×¨×” **Enable (E)** ××• **Clock (C)**.
    *   ×”×œ×•×œ××” ×™×›×•×œ×” ×œ×©× ×•×ª ××ª ×ž×¦×‘×” **×¨×§** ×›××©×¨ C=1 (××• ×‘×¨×ž×” ×”×œ×•×’×™×ª ×”×¤×¢×™×œ×”).
    *   ×›××©×¨ C=1, $Q$ ×¢×•×§×‘ ××—×¨ $D$ (×œ××—×¨ ×”×©×”×™×™×” ×§×¦×¨×”).
    *   ×›××©×¨ C=0, ×”×œ×•×œ××” "× ×¢×•×œ×”" ×•×©×•×ž×¨×ª ×¢×œ ×¢×¨×›×” ×”××—×¨×•×Ÿ, ×œ×œ× ×ª×œ×•×ª ×‘×©×™× ×•×™×™× ×‘-D.

> [!NOTE] Level-Sensitive Latch
> D-Latch ×ž×¡×•× ×›×¨×Ÿ ×”×•× **Level-Sensitive**. ×›×œ ×¢×•×“ ×”×©×¢×•×Ÿ ×‘×¨×ž×” ×”×¤×¢×™×œ×” (×œ×ž×©×œ, ×’×‘×•×”), ×©×™× ×•×™×™× ×‘×§×œ×˜ D ×™×©×¤×™×¢×• ×¢×œ ×”×¤×œ×˜ Q. ×–×” ×¢×œ×•×œ ×œ×’×¨×•× ×œ×‘×¢×™×•×ª ×‘×ž×¢×¨×›×•×ª ×ž×•×¨×›×‘×•×ª ×× ×”××•×ª×•×ª ×œ× ×ž×ª×™×™×¦×‘×™× ×ž×¡×¤×™×§ ×ž×”×¨.

### 2.3 ×¤×œ×™×¤-×¤×œ×•×¤ D (D Flip-Flop) ðŸ’¾
*   **×ž×˜×¨×”**: ×œ×¤×ª×•×¨ ××ª ×‘×¢×™×™×ª ×”×¨×’×™×©×•×ª ×œ×¨×ž×” (Level-Sensitivity) ×©×œ ×”-Latch.
*   **×ž××¤×™×™×Ÿ**: **Edge-Triggered** - ×ž×©× ×” ××ª ×ž×¦×‘×• (×”×¤×œ×˜ Q) **×¨×§** ×‘×¨×’×¢ ×”×ž×¢×‘×¨ (×”×§×¦×” ×”×¤×¢×™×œ) ×©×œ ××•×ª ×”×©×¢×•×Ÿ (×œ×¨×•×‘, ×¢×œ×™×™×ª ×©×¢×•×Ÿ).
*   **×ž×™×ž×•×© × ×¤×•×¥ (Master-Slave)**:
    1.  ×ž×•×¨×›×‘ ×ž×©×ª×™ D-Latches ×‘×˜×•×¨ (Master ×•-Slave).
    2.  ×”×©×¢×•×Ÿ ×”×ž×’×™×¢ ×œ-Slave ×”×•× **×”×¤×•×š** ×ž×”×©×¢×•×Ÿ ×”×ž×’×™×¢ ×œ-Master.
    3.  **×¤×¢×•×œ×”**:
        *   **×›×©×”×©×¢×•×Ÿ ×¢×•×œ×” (C=1)**: ×”-Master Latch ×§×•×œ×˜ ××ª ×”×¢×¨×š ×ž-D, ××š ×”-Slave Latch × ×¢×•×œ (×ž×§×‘×œ C=0).
        *   **×›×©×”×©×¢×•×Ÿ ×™×•×¨×“ (C=0)**: ×”-Master Latch × ×¢×•×œ (×©×•×ž×¨ ×¢×œ ×”×¢×¨×š ×©×§×œ×˜), ×•×”-Slave Latch × ×¤×ª×— (×ž×§×‘×œ C=1) ×•×ž×¢×ª×™×§ ××ª ×”×¢×¨×š ×ž×”-Master ×œ×™×¦×™××” ×”×¡×•×¤×™×ª Q.
    *   **×ª×•×¦××”**: ×”×¤×œ×˜ Q ×ž×ª×¢×“×›×Ÿ ×¨×§ ×¤×¢× ××—×ª ×‘×ž×—×–×•×¨ ×©×¢×•×Ÿ, ×‘×™×¨×™×“×ª ×”×©×¢×•×Ÿ (×‘×ž×™×ž×•×© ×–×”, ××• ×‘×¢×œ×™×™×ª ×”×©×¢×•×Ÿ ×‘×ž×™×ž×•×©×™× ××—×¨×™×).

> [!IMPORTANT] Edge-Triggered Behavior
> ×”×¤×œ×™×¤-×¤×œ×•×¤ ×“×•×’× ××ª ×”×§×œ×˜ D ×‘×¨×’×¢ ×”×ž×¢×‘×¨ ×©×œ ×”×©×¢×•×Ÿ ×•×ž×¢×“×›×Ÿ ××ª ×”×¤×œ×˜ Q ×‘×”×ª××. ×©×™× ×•×™×™× ×‘-D ×‘×™×Ÿ ×§×¦×•×•×ª ×”×©×¢×•×Ÿ ××™× × ×ž×©×¤×™×¢×™× ×™×©×™×¨×•×ª ×¢×œ ×”×¤×œ×˜ ×¢×“ ×œ×§×¦×” ×”×©×¢×•×Ÿ ×”×‘×.

### 2.4 ××•×’×¨ (Register)
*   **×”×’×“×¨×”**: ×¨×›×™×‘ ×–×™×›×¨×•×Ÿ ×”×ž×¡×•×’×œ ×œ××—×¡×Ÿ ×§×‘×•×¦×” ×©×œ ×¡×™×‘×™×•×ª (×œ×¨×•×‘ ×ž×™×œ×”, ×œ×ž×©×œ 32 ×¡×™×‘×™×•×ª).
*   **×ž×™×ž×•×©**: ×‘× ×•×™ ×ž×¡×“×¨×” ×©×œ D Flip-Flops (××—×“ ×œ×›×œ ×¡×™×‘×™×ª), ×”×ž×—×•×‘×¨×™× ×œ××•×ª×• ×§×• ×©×¢×•×Ÿ (Clock) ×•×œ××•×ª×• ×§×• ×‘×§×¨×” ×œ×›×ª×™×‘×” (Write Enable).
*   ×›×œ ×”×¡×™×‘×™×•×ª × ×§×¨××•×ª ×•× ×›×ª×‘×•×ª ×‘×•-×–×ž× ×™×ª, ×ž×¡×•× ×›×¨×Ÿ ×¢× ×”×©×¢×•×Ÿ.

```mermaid
graph TD
    subgraph Input_Data
        D0; D1; D2; Dn_1("D(n-1)");
    end
    subgraph FlipFlops
        FF0(D-FF); FF1(D-FF); FF2(D-FF); FFn_1(D-FF);
    end
    subgraph Output_Data
        Q0; Q1; Q2; Qn_1("Q(n-1)");
    end
    Clock(Clock) --> FF0;
    Clock --> FF1;
    Clock --> FF2;
    Clock --> FFn_1;
    D0 --> FF0;
    D1 --> FF1;
    D2 --> FF2;
    Dn_1 --> FFn_1;
    FF0 --> Q0;
    FF1 --> Q1;
    FF2 --> Q2;
    FFn_1 --> Qn_1;

    linkStyle 3,4,5,6 stroke:red;
```
*(×ž×‘× ×” ×¡×›×ž×˜×™ ×©×œ ××•×’×¨ N-×¡×™×‘×™×•×ª)*

## 3 ðŸ—ƒï¸ ×‘× ×™×™×ª ×ž×§×‘×¥ ×”××•×’×¨×™× (Register File)

### 3.1 ×“×¨×™×©×•×ª ×•×ª×›×•× ×•×ª (×¢×‘×•×¨ MIPS)
*   ××•×¡×£ ×©×œ 32 ××•×’×¨×™×, ×›×œ ××—×“ ×‘×¨×•×—×‘ 32 ×¡×™×‘×™×•×ª.
*   ×™×›×•×œ×ª **×œ×§×¨×•×** ×‘×•-×–×ž× ×™×ª ×ž×©× ×™ ××•×’×¨×™× ×©×•× ×™×. (2 Read Ports)
*   ×™×›×•×œ×ª **×œ×›×ª×•×‘** ×œ××•×’×¨ ××—×“ ×‘×›×œ ×¤×¢×. (1 Write Port)
*   ×”×›×ª×™×‘×” ×ž×¡×•× ×›×¨× ×ª ×¢× ×”×©×¢×•×Ÿ ×•×ž×‘×•×§×¨×ª ×¢"×™ ××•×ª Write Enable.
*   **×›× ×™×¡×•×ª**:
    *   `Read Register 1` (5 ×¡×™×‘×™×•×ª - ×›×ª×•×‘×ª rs)
    *   `Read Register 2` (5 ×¡×™×‘×™×•×ª - ×›×ª×•×‘×ª rt)
    *   `Write Register` (5 ×¡×™×‘×™×•×ª - ×›×ª×•×‘×ª rd)
    *   `Write Data` (32 ×¡×™×‘×™×•×ª - ×”× ×ª×•×Ÿ ×œ×›×ª×™×‘×”)
    *   `RegWrite` (1 ×¡×™×‘×™×ª - Write Enable)
    *   `Clock`
*   **×™×¦×™××•×ª**:
    *   `Read Data 1` (32 ×¡×™×‘×™×•×ª - ×ª×•×›×Ÿ ××•×’×¨ rs)
    *   `Read Data 2` (32 ×¡×™×‘×™×•×ª - ×ª×•×›×Ÿ ××•×’×¨ rt)

### 3.2 ×ž×™×ž×•×© ×§×¨×™××” (Read Ports)
*   ×”×§×¨×™××” ×”×™× ×¤×¢×•×œ×” **×§×•×ž×‘×™× ×˜×•×¨×™×ª** (×œ× ×“×•×¨×©×ª ×©×¢×•×Ÿ).
*   ×›×œ ×¤×•×¨×˜ ×§×¨×™××” ×ž×ž×•×ž×© ×‘××ž×¦×¢×•×ª **MUX ×’×“×•×œ (32-to-1)** ×‘×¨×•×—×‘ 32 ×¡×™×‘×™×•×ª.
*   ×§×•×•×™ ×”×‘×—×™×¨×” (Select Lines) ×©×œ ×”-MUX ×”× 5 ×¡×™×‘×™×•×ª ×›×ª×•×‘×ª ×”×¨×’×™×¡×˜×¨ ×œ×§×¨×™××” (`Read Register 1` ××• `Read Register 2`).
*   ×›×œ ××—×ª ×ž-32 ×”×›× ×™×¡×•×ª ×©×œ ×”-MUX ×ž×—×•×‘×¨×ª ×œ×™×¦×™××” ×©×œ ××•×’×¨ ××—×¨ ×‘×§×•×‘×¥.
*   ×”-MUX ×‘×•×¨×¨ ××ª ×”×™×¦×™××” ×©×œ ×”××•×’×¨ ×”×ž×‘×•×§×© ×•×ž×•×¦×™× ××•×ª×” ×›-`Read Data 1` ××• `Read Data 2`.

```mermaid
graph TD
    subgraph Registers
        R0(Reg 0); R1(Reg 1); Rdots(...); R31(Reg 31);
    end
    subgraph ReadPort1
        ReadAddr1(Read Reg 1 Addr - 5 bits) --> MUX1(32-to-1 MUX - 32 bits wide);
        R0 -- Data --> MUX1;
        R1 -- Data --> MUX1;
        Rdots -- Data --> MUX1;
        R31 -- Data --> MUX1;
        MUX1 --> ReadData1(Read Data 1 - 32 bits);
    end
    subgraph ReadPort2
        ReadAddr2(Read Reg 2 Addr - 5 bits) --> MUX2(32-to-1 MUX - 32 bits wide);
        R0 -- Data --> MUX2;
        R1 -- Data --> MUX2;
        Rdots -- Data --> MUX2;
        R31 -- Data --> MUX2;
        MUX2 --> ReadData2(Read Data 2 - 32 bits);
    end

```
*(×ž×™×ž×•×© ×¡×›×ž×˜×™ ×©×œ ×©× ×™ ×¤×•×¨×˜×™ ×”×§×¨×™××”)*

### 3.3 ×ž×™×ž×•×© ×›×ª×™×‘×” (Write Port)
*   ×”×›×ª×™×‘×” ×”×™× ×¤×¢×•×œ×” **×¡×“×¨×ª×™×ª**, ×ž×¡×•× ×›×¨× ×ª ×¢× ×”×©×¢×•×Ÿ ×•×ž×‘×•×§×¨×ª.
*   ×ž×©×ª×ž×©×™× ×‘-**Decoder (5-to-32)** ×›×“×™ ×œ×‘×—×•×¨ ××ª ×”××•×’×¨ ×©××œ×™×• ×¨×•×¦×™× ×œ×›×ª×•×‘.
    *   ×§×œ×˜ ×”×ž×¤×¢× ×—: 5 ×¡×™×‘×™×•×ª ×›×ª×•×‘×ª ×¨×’×™×¡×˜×¨ ×”×™×¢×“ (`Write Register`).
    *   ×¤×œ×˜ ×”×ž×¤×¢× ×—: 32 ×§×•×•×™×, ×¨×§ ××—×“ ×ž×”× ×™×”×™×” ×¤×¢×™×œ (1).
*   ×§×• ×”-Write Enable ×”×¨××©×™ (`RegWrite`) ×ž×©×•×œ×‘ ×¢× ×™×¦×™××ª ×”×ž×¤×¢× ×— ×‘××ž×¦×¢×•×ª ×©×¢×¨×™ AND, ×›×“×™ ×œ×™×™×¦×¨ ××•×ª Enable ×¡×¤×¦×™×¤×™ ×œ×›×œ ××•×’×¨ (D Flip-Flop).
*   ×”××•×ª `Write Enable` ×”×¡×¤×¦×™×¤×™ ×©×œ ×›×œ ××•×’×¨ ×ž×¤×¢×™×œ ××ª ×›× ×™×¡×ª ×”×©×¢×•×Ÿ (××• ×›× ×™×¡×ª Enable ×™×™×¢×•×“×™×ª) ×©×œ ×”-Flip-Flops ×‘××•×ª×• ××•×’×¨.
*   ××¤×™×§ ×”-`Write Data` (32 ×¡×™×‘×™×•×ª) ×ž×—×•×‘×¨ **×œ×›× ×™×¡×•×ª D** ×©×œ **×›×œ** ×”××•×’×¨×™×.
*   **×¨×§** ×”××•×’×¨ ×©× ×‘×—×¨ ×¢"×™ ×”×ž×¤×¢× ×— **×•×’×** `RegWrite` ×¤×¢×™×œ, ×™×§×œ×•×˜ ××ª ×”× ×ª×•×Ÿ ×ž-`Write Data` ×‘×§×¦×” ×”×¤×¢×™×œ ×©×œ ×”×©×¢×•×Ÿ.

> [!NOTE] Register $zero Write
> ×”×›×ª×™×‘×” ×œ××•×’×¨ 0 ($zero) ×—×¡×•×ž×” ×—×•×ž×¨×ª×™×ª (×§×• ×”-Enable ×©×œ×• ×ª×ž×™×“ 0).

```mermaid
graph TD
    WriteData(Write Data - 32 bits) --> R0(Reg 0 DFFs);
    WriteData --> R1(Reg 1 DFFs);
    WriteData --> Rdots(...);
    WriteData --> R31(Reg 31 DFFs);

    WriteAddr(Write Reg Addr - 5 bits) --> DEC(5-to-32 Decoder);

    RegWrite(RegWrite - 1 bit) --> AND0(AND);
    RegWrite --> AND1(AND);
    RegWrite --> AND31(AND);

    DEC -- Line 0 --> AND0;
    DEC -- Line 1 --> AND1;
    DEC -- Line 31 --> AND31;

    Clock(Clock) --> ClkEn0;
    Clock --> ClkEn1;
    Clock --> ClkEn31;

    AND0 -- Enable 0 --> ClkEn0;
    AND1 -- Enable 1 --> ClkEn1;
    AND31 -- Enable 31 --> ClkEn31;

    ClkEn0 --> R0;
    ClkEn1 --> R1;
    ClkEn31 --> R31;

```
*(×ž×™×ž×•×© ×¡×›×ž×˜×™ ×©×œ ×¤×•×¨×˜ ×”×›×ª×™×‘×”)*