{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731021160767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731021160767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 20:12:40 2024 " "Processing started: Thu Nov 07 20:12:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731021160767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731021160767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comparador -c Comparador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Comparador -c Comparador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731021160767 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731021161094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_adv_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_adv_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_adv_adc " "Found entity 1: altera_up_avalon_adv_adc" {  } { { "altera_up_avalon_adv_adc.v" "" { Text "D:/TP FPGA/altera_up_avalon_adv_adc.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731021161157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731021161157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_adc_mega_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_adc_mega_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_adc_mega_0 " "Found entity 1: adc_adc_mega_0" {  } { { "adc_adc_mega_0.v" "" { Text "D:/TP FPGA/adc_adc_mega_0.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731021161157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731021161157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adc-rtl " "Found design unit 1: adc-rtl" {  } { { "adc.vhd" "" { Text "D:/TP FPGA/adc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731021161781 ""} { "Info" "ISGN_ENTITY_NAME" "1 adc " "Found entity 1: adc" {  } { { "adc.vhd" "" { Text "D:/TP FPGA/adc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731021161781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731021161781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-Behavioral " "Found design unit 1: comparador-Behavioral" {  } { { "Comparador.vhd" "" { Text "D:/TP FPGA/Comparador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731021161781 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "Comparador.vhd" "" { Text "D:/TP FPGA/Comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731021161781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731021161781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_prueba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comp_prueba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comp_prueba " "Found entity 1: comp_prueba" {  } { { "comp_prueba.bdf" "" { Schematic "D:/TP FPGA/comp_prueba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731021161796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731021161796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp_prueba " "Elaborating entity \"comp_prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731021161828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc adc:inst2 " "Elaborating entity \"adc\" for hierarchy \"adc:inst2\"" {  } { { "comp_prueba.bdf" "inst2" { Schematic "D:/TP FPGA/comp_prueba.bdf" { { 64 112 384 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731021161828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_adc_mega_0 adc:inst2\|adc_adc_mega_0:adc_mega_0 " "Elaborating entity \"adc_adc_mega_0\" for hierarchy \"adc:inst2\|adc_adc_mega_0:adc_mega_0\"" {  } { { "adc.vhd" "adc_mega_0" { Text "D:/TP FPGA/adc.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731021161843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_adv_adc adc:inst2\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL " "Elaborating entity \"altera_up_avalon_adv_adc\" for hierarchy \"adc:inst2\|adc_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\"" {  } { { "adc_adc_mega_0.v" "ADC_CTRL" { Text "D:/TP FPGA/adc_adc_mega_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731021161843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst\"" {  } { { "comp_prueba.bdf" "inst" { Schematic "D:/TP FPGA/comp_prueba.bdf" { { 240 -208 0 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731021161843 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731021162686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731021162857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731021162982 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731021162982 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731021163013 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731021163013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Implemented 129 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731021163013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731021163013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731021163029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 20:12:43 2024 " "Processing ended: Thu Nov 07 20:12:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731021163029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731021163029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731021163029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731021163029 ""}
