#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jul 23 19:33:06 2023
# Process ID: 14100
# Current directory: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/synth_1
# Command line: vivado.exe -log four_digit_counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source four_digit_counter.tcl
# Log file: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/synth_1/four_digit_counter.vds
# Journal file: C:/Users/junhe/Desktop/work/My Documents/Projects/FPGA/Vivado Files/7-seg-counter-Verilog/7-seg-counter-Verilog.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source four_digit_counter.tcl -notrace
