INFO:sim:172 - Generating IP...
WARNING:sim:882 - The working directory path for this project is very long (>160
   characters).  Generation will fail if the full path length of any generated
   file exceeds  MAX_PATH, i.e. the Windows NT limit of 260 characters.
Applying current project options...
Finished applying current project options.
Resolving generics for 'rxtdpram'...
WARNING:sim - A core named 'rxtdpram' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'rxtdpram'...
Delivering associated files for 'rxtdpram'...
Delivering EJava files for 'rxtdpram'...
Generating implementation netlist for 'rxtdpram'...
INFO:sim - Pre-processing HDL files for 'rxtdpram'...
Running synthesis for 'rxtdpram'
Running ngcbuild...
Writing VHO instantiation template for 'rxtdpram'...
Writing VHDL behavioral simulation model for 'rxtdpram'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'rxtdpram'...
Generating metadata file...
Generating ISE project...
XCO file found: rxtdpram.xco
XMDF file found: rxtdpram_xmdf.tcl
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpg
a_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/ge
arbox/standard/dpram/tmp/_cg/blk_mem_gen_v6_2_readme.txt -view all -origin_type
imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpg
a_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/ge
arbox/standard/dpram/tmp/_cg/rxtdpram.asy -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpg
a_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/ge
arbox/standard/dpram/tmp/_cg/rxtdpram.ngc -view all -origin_type created
Checking file
"D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fp
ga_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/g
earbox/standard/dpram/tmp/_cg/rxtdpram.ngc" for project device match ...
File
"D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fp
ga_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/g
earbox/standard/dpram/tmp/_cg/rxtdpram.ngc" device information matches project
device.
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpg
a_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/ge
arbox/standard/dpram/tmp/_cg/rxtdpram.sym -view all -origin_type imported
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpg
a_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/ge
arbox/standard/dpram/tmp/_cg/rxtdpram.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt
   _fpga_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gb
   t_rx/gearbox/standard/dpram/tmp/_cg/rxtdpram.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
D:/cern/glib/orig/tracker1.3.glibv3.8cbc2_orig/vhdl/ip_com/gbt_fpga/tags/gbt_fpg
a_0_1_0_beta/gbt_link/vendor_specific/xilinx/xlx_6_series/virtex_6/gbt/gbt_rx/ge
arbox/standard/dpram/tmp/_cg/rxtdpram.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/rxtdpram"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'rxtdpram'.
