#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* ISR */
ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR__INTC_MASK EQU 0x20000
ISR__INTC_NUMBER EQU 17
ISR__INTC_PRIOR_MASK EQU 0xC000
ISR__INTC_PRIOR_NUM EQU 3
ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ISR_1 */
ISR_1__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_1__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_1__INTC_MASK EQU 0x80000
ISR_1__INTC_NUMBER EQU 19
ISR_1__INTC_PRIOR_MASK EQU 0xC0000000
ISR_1__INTC_PRIOR_NUM EQU 3
ISR_1__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_1__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_1__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ISR_2 */
ISR_2__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_2__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_2__INTC_MASK EQU 0x40000
ISR_2__INTC_NUMBER EQU 18
ISR_2__INTC_PRIOR_MASK EQU 0xC00000
ISR_2__INTC_PRIOR_NUM EQU 3
ISR_2__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_2__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_2__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* ISR_3 */
ISR_3__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ISR_3__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ISR_3__INTC_MASK EQU 0x10000
ISR_3__INTC_NUMBER EQU 16
ISR_3__INTC_PRIOR_MASK EQU 0xC0
ISR_3__INTC_PRIOR_NUM EQU 3
ISR_3__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
ISR_3__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ISR_3__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* LED */
LED__0__DM__MASK EQU 0x1C0000
LED__0__DM__SHIFT EQU 18
LED__0__DR EQU CYREG_PRT1_DR
LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED__0__HSIOM_MASK EQU 0x0F000000
LED__0__HSIOM_SHIFT EQU 24
LED__0__INTCFG EQU CYREG_PRT1_INTCFG
LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__0__MASK EQU 0x40
LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__0__PC EQU CYREG_PRT1_PC
LED__0__PC2 EQU CYREG_PRT1_PC2
LED__0__PORT EQU 1
LED__0__PS EQU CYREG_PRT1_PS
LED__0__SHIFT EQU 6
LED__DR EQU CYREG_PRT1_DR
LED__INTCFG EQU CYREG_PRT1_INTCFG
LED__INTSTAT EQU CYREG_PRT1_INTSTAT
LED__MASK EQU 0x40
LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED__PC EQU CYREG_PRT1_PC
LED__PC2 EQU CYREG_PRT1_PC2
LED__PORT EQU 1
LED__PS EQU CYREG_PRT1_PS
LED__SHIFT EQU 6

/* Out_1 */
Out_1__0__DM__MASK EQU 0x38000
Out_1__0__DM__SHIFT EQU 15
Out_1__0__DR EQU CYREG_PRT0_DR
Out_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_1__0__HSIOM_MASK EQU 0x00F00000
Out_1__0__HSIOM_SHIFT EQU 20
Out_1__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_1__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_1__0__MASK EQU 0x20
Out_1__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Out_1__0__OUT_SEL_SHIFT EQU 10
Out_1__0__OUT_SEL_VAL EQU 1
Out_1__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_1__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_1__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_1__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_1__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_1__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_1__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_1__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_1__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_1__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_1__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_1__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_1__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_1__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_1__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_1__0__PC EQU CYREG_PRT0_PC
Out_1__0__PC2 EQU CYREG_PRT0_PC2
Out_1__0__PORT EQU 0
Out_1__0__PS EQU CYREG_PRT0_PS
Out_1__0__SHIFT EQU 5
Out_1__DR EQU CYREG_PRT0_DR
Out_1__INTCFG EQU CYREG_PRT0_INTCFG
Out_1__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_1__MASK EQU 0x20
Out_1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_1__PC EQU CYREG_PRT0_PC
Out_1__PC2 EQU CYREG_PRT0_PC2
Out_1__PORT EQU 0
Out_1__PS EQU CYREG_PRT0_PS
Out_1__SHIFT EQU 5

/* Out_2 */
Out_2__0__DM__MASK EQU 0x7000
Out_2__0__DM__SHIFT EQU 12
Out_2__0__DR EQU CYREG_PRT0_DR
Out_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_2__0__HSIOM_MASK EQU 0x000F0000
Out_2__0__HSIOM_SHIFT EQU 16
Out_2__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_2__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_2__0__MASK EQU 0x10
Out_2__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Out_2__0__OUT_SEL_SHIFT EQU 8
Out_2__0__OUT_SEL_VAL EQU 2
Out_2__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_2__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_2__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_2__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_2__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_2__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_2__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_2__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_2__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_2__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_2__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_2__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_2__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_2__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_2__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_2__0__PC EQU CYREG_PRT0_PC
Out_2__0__PC2 EQU CYREG_PRT0_PC2
Out_2__0__PORT EQU 0
Out_2__0__PS EQU CYREG_PRT0_PS
Out_2__0__SHIFT EQU 4
Out_2__DR EQU CYREG_PRT0_DR
Out_2__INTCFG EQU CYREG_PRT0_INTCFG
Out_2__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_2__MASK EQU 0x10
Out_2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_2__PC EQU CYREG_PRT0_PC
Out_2__PC2 EQU CYREG_PRT0_PC2
Out_2__PORT EQU 0
Out_2__PS EQU CYREG_PRT0_PS
Out_2__SHIFT EQU 4

/* Out_3 */
Out_3__0__DM__MASK EQU 0xE00
Out_3__0__DM__SHIFT EQU 9
Out_3__0__DR EQU CYREG_PRT0_DR
Out_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_3__0__HSIOM_MASK EQU 0x0000F000
Out_3__0__HSIOM_SHIFT EQU 12
Out_3__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_3__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_3__0__MASK EQU 0x08
Out_3__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Out_3__0__OUT_SEL_SHIFT EQU 6
Out_3__0__OUT_SEL_VAL EQU 3
Out_3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_3__0__PC EQU CYREG_PRT0_PC
Out_3__0__PC2 EQU CYREG_PRT0_PC2
Out_3__0__PORT EQU 0
Out_3__0__PS EQU CYREG_PRT0_PS
Out_3__0__SHIFT EQU 3
Out_3__DR EQU CYREG_PRT0_DR
Out_3__INTCFG EQU CYREG_PRT0_INTCFG
Out_3__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_3__MASK EQU 0x08
Out_3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_3__PC EQU CYREG_PRT0_PC
Out_3__PC2 EQU CYREG_PRT0_PC2
Out_3__PORT EQU 0
Out_3__PS EQU CYREG_PRT0_PS
Out_3__SHIFT EQU 3

/* Out_4 */
Out_4__0__DM__MASK EQU 0x1C0
Out_4__0__DM__SHIFT EQU 6
Out_4__0__DR EQU CYREG_PRT0_DR
Out_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_4__0__HSIOM_MASK EQU 0x00000F00
Out_4__0__HSIOM_SHIFT EQU 8
Out_4__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_4__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_4__0__MASK EQU 0x04
Out_4__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Out_4__0__OUT_SEL_SHIFT EQU 4
Out_4__0__OUT_SEL_VAL EQU 0
Out_4__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_4__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_4__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_4__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_4__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_4__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_4__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_4__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_4__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_4__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_4__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_4__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_4__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_4__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_4__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_4__0__PC EQU CYREG_PRT0_PC
Out_4__0__PC2 EQU CYREG_PRT0_PC2
Out_4__0__PORT EQU 0
Out_4__0__PS EQU CYREG_PRT0_PS
Out_4__0__SHIFT EQU 2
Out_4__DR EQU CYREG_PRT0_DR
Out_4__INTCFG EQU CYREG_PRT0_INTCFG
Out_4__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_4__MASK EQU 0x04
Out_4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_4__PC EQU CYREG_PRT0_PC
Out_4__PC2 EQU CYREG_PRT0_PC2
Out_4__PORT EQU 0
Out_4__PS EQU CYREG_PRT0_PS
Out_4__SHIFT EQU 2

/* Out_5 */
Out_5__0__DM__MASK EQU 0x38
Out_5__0__DM__SHIFT EQU 3
Out_5__0__DR EQU CYREG_PRT0_DR
Out_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Out_5__0__HSIOM_MASK EQU 0x000000F0
Out_5__0__HSIOM_SHIFT EQU 4
Out_5__0__INTCFG EQU CYREG_PRT0_INTCFG
Out_5__0__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_5__0__MASK EQU 0x02
Out_5__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Out_5__0__OUT_SEL_SHIFT EQU 2
Out_5__0__OUT_SEL_VAL EQU 1
Out_5__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_5__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_5__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_5__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_5__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_5__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_5__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_5__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_5__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_5__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_5__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_5__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_5__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_5__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_5__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_5__0__PC EQU CYREG_PRT0_PC
Out_5__0__PC2 EQU CYREG_PRT0_PC2
Out_5__0__PORT EQU 0
Out_5__0__PS EQU CYREG_PRT0_PS
Out_5__0__SHIFT EQU 1
Out_5__DR EQU CYREG_PRT0_DR
Out_5__INTCFG EQU CYREG_PRT0_INTCFG
Out_5__INTSTAT EQU CYREG_PRT0_INTSTAT
Out_5__MASK EQU 0x02
Out_5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Out_5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Out_5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Out_5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Out_5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Out_5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Out_5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Out_5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Out_5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Out_5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Out_5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Out_5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Out_5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Out_5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Out_5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Out_5__PC EQU CYREG_PRT0_PC
Out_5__PC2 EQU CYREG_PRT0_PC2
Out_5__PORT EQU 0
Out_5__PS EQU CYREG_PRT0_PS
Out_5__SHIFT EQU 1

/* B_in_1 */
B_in_1__0__DM__MASK EQU 0x38000
B_in_1__0__DM__SHIFT EQU 15
B_in_1__0__DR EQU CYREG_PRT1_DR
B_in_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
B_in_1__0__HSIOM_MASK EQU 0x00F00000
B_in_1__0__HSIOM_SHIFT EQU 20
B_in_1__0__INTCFG EQU CYREG_PRT1_INTCFG
B_in_1__0__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_1__0__MASK EQU 0x20
B_in_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_1__0__PC EQU CYREG_PRT1_PC
B_in_1__0__PC2 EQU CYREG_PRT1_PC2
B_in_1__0__PORT EQU 1
B_in_1__0__PS EQU CYREG_PRT1_PS
B_in_1__0__SHIFT EQU 5
B_in_1__DR EQU CYREG_PRT1_DR
B_in_1__INTCFG EQU CYREG_PRT1_INTCFG
B_in_1__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_1__MASK EQU 0x20
B_in_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_1__PC EQU CYREG_PRT1_PC
B_in_1__PC2 EQU CYREG_PRT1_PC2
B_in_1__PORT EQU 1
B_in_1__PS EQU CYREG_PRT1_PS
B_in_1__SHIFT EQU 5

/* B_in_2 */
B_in_2__0__DM__MASK EQU 0x7000
B_in_2__0__DM__SHIFT EQU 12
B_in_2__0__DR EQU CYREG_PRT1_DR
B_in_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
B_in_2__0__HSIOM_MASK EQU 0x000F0000
B_in_2__0__HSIOM_SHIFT EQU 16
B_in_2__0__INTCFG EQU CYREG_PRT1_INTCFG
B_in_2__0__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_2__0__MASK EQU 0x10
B_in_2__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_2__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_2__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_2__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_2__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_2__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_2__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_2__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_2__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_2__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_2__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_2__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_2__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_2__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_2__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_2__0__PC EQU CYREG_PRT1_PC
B_in_2__0__PC2 EQU CYREG_PRT1_PC2
B_in_2__0__PORT EQU 1
B_in_2__0__PS EQU CYREG_PRT1_PS
B_in_2__0__SHIFT EQU 4
B_in_2__DR EQU CYREG_PRT1_DR
B_in_2__INTCFG EQU CYREG_PRT1_INTCFG
B_in_2__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_2__MASK EQU 0x10
B_in_2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_2__PC EQU CYREG_PRT1_PC
B_in_2__PC2 EQU CYREG_PRT1_PC2
B_in_2__PORT EQU 1
B_in_2__PS EQU CYREG_PRT1_PS
B_in_2__SHIFT EQU 4

/* B_in_3 */
B_in_3__0__DM__MASK EQU 0xE00
B_in_3__0__DM__SHIFT EQU 9
B_in_3__0__DR EQU CYREG_PRT1_DR
B_in_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
B_in_3__0__HSIOM_MASK EQU 0x0000F000
B_in_3__0__HSIOM_SHIFT EQU 12
B_in_3__0__INTCFG EQU CYREG_PRT1_INTCFG
B_in_3__0__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_3__0__MASK EQU 0x08
B_in_3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_3__0__PC EQU CYREG_PRT1_PC
B_in_3__0__PC2 EQU CYREG_PRT1_PC2
B_in_3__0__PORT EQU 1
B_in_3__0__PS EQU CYREG_PRT1_PS
B_in_3__0__SHIFT EQU 3
B_in_3__DR EQU CYREG_PRT1_DR
B_in_3__INTCFG EQU CYREG_PRT1_INTCFG
B_in_3__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_3__MASK EQU 0x08
B_in_3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_3__PC EQU CYREG_PRT1_PC
B_in_3__PC2 EQU CYREG_PRT1_PC2
B_in_3__PORT EQU 1
B_in_3__PS EQU CYREG_PRT1_PS
B_in_3__SHIFT EQU 3

/* B_in_4 */
B_in_4__0__DM__MASK EQU 0x1C0
B_in_4__0__DM__SHIFT EQU 6
B_in_4__0__DR EQU CYREG_PRT1_DR
B_in_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
B_in_4__0__HSIOM_MASK EQU 0x00000F00
B_in_4__0__HSIOM_SHIFT EQU 8
B_in_4__0__INTCFG EQU CYREG_PRT1_INTCFG
B_in_4__0__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_4__0__MASK EQU 0x04
B_in_4__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_4__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_4__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_4__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_4__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_4__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_4__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_4__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_4__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_4__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_4__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_4__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_4__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_4__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_4__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_4__0__PC EQU CYREG_PRT1_PC
B_in_4__0__PC2 EQU CYREG_PRT1_PC2
B_in_4__0__PORT EQU 1
B_in_4__0__PS EQU CYREG_PRT1_PS
B_in_4__0__SHIFT EQU 2
B_in_4__DR EQU CYREG_PRT1_DR
B_in_4__INTCFG EQU CYREG_PRT1_INTCFG
B_in_4__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_4__MASK EQU 0x04
B_in_4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_4__PC EQU CYREG_PRT1_PC
B_in_4__PC2 EQU CYREG_PRT1_PC2
B_in_4__PORT EQU 1
B_in_4__PS EQU CYREG_PRT1_PS
B_in_4__SHIFT EQU 2

/* B_in_5 */
B_in_5__0__DM__MASK EQU 0x38
B_in_5__0__DM__SHIFT EQU 3
B_in_5__0__DR EQU CYREG_PRT1_DR
B_in_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
B_in_5__0__HSIOM_MASK EQU 0x000000F0
B_in_5__0__HSIOM_SHIFT EQU 4
B_in_5__0__INTCFG EQU CYREG_PRT1_INTCFG
B_in_5__0__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_5__0__MASK EQU 0x02
B_in_5__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_5__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_5__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_5__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_5__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_5__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_5__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_5__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_5__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_5__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_5__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_5__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_5__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_5__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_5__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_5__0__PC EQU CYREG_PRT1_PC
B_in_5__0__PC2 EQU CYREG_PRT1_PC2
B_in_5__0__PORT EQU 1
B_in_5__0__PS EQU CYREG_PRT1_PS
B_in_5__0__SHIFT EQU 1
B_in_5__DR EQU CYREG_PRT1_DR
B_in_5__INTCFG EQU CYREG_PRT1_INTCFG
B_in_5__INTSTAT EQU CYREG_PRT1_INTSTAT
B_in_5__MASK EQU 0x02
B_in_5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
B_in_5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
B_in_5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
B_in_5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
B_in_5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
B_in_5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
B_in_5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
B_in_5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
B_in_5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
B_in_5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
B_in_5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
B_in_5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
B_in_5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
B_in_5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
B_in_5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
B_in_5__PC EQU CYREG_PRT1_PC
B_in_5__PC2 EQU CYREG_PRT1_PC2
B_in_5__PORT EQU 1
B_in_5__PS EQU CYREG_PRT1_PS
B_in_5__SHIFT EQU 1

/* M_in_1 */
M_in_1__0__DM__MASK EQU 0xE00
M_in_1__0__DM__SHIFT EQU 9
M_in_1__0__DR EQU CYREG_PRT2_DR
M_in_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M_in_1__0__HSIOM_MASK EQU 0x0000F000
M_in_1__0__HSIOM_SHIFT EQU 12
M_in_1__0__INTCFG EQU CYREG_PRT2_INTCFG
M_in_1__0__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_1__0__MASK EQU 0x08
M_in_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_1__0__PC EQU CYREG_PRT2_PC
M_in_1__0__PC2 EQU CYREG_PRT2_PC2
M_in_1__0__PORT EQU 2
M_in_1__0__PS EQU CYREG_PRT2_PS
M_in_1__0__SHIFT EQU 3
M_in_1__DR EQU CYREG_PRT2_DR
M_in_1__INTCFG EQU CYREG_PRT2_INTCFG
M_in_1__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_1__MASK EQU 0x08
M_in_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_1__PC EQU CYREG_PRT2_PC
M_in_1__PC2 EQU CYREG_PRT2_PC2
M_in_1__PORT EQU 2
M_in_1__PS EQU CYREG_PRT2_PS
M_in_1__SHIFT EQU 3

/* M_in_2 */
M_in_2__0__DM__MASK EQU 0x7000
M_in_2__0__DM__SHIFT EQU 12
M_in_2__0__DR EQU CYREG_PRT2_DR
M_in_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M_in_2__0__HSIOM_MASK EQU 0x000F0000
M_in_2__0__HSIOM_SHIFT EQU 16
M_in_2__0__INTCFG EQU CYREG_PRT2_INTCFG
M_in_2__0__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_2__0__MASK EQU 0x10
M_in_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_2__0__PC EQU CYREG_PRT2_PC
M_in_2__0__PC2 EQU CYREG_PRT2_PC2
M_in_2__0__PORT EQU 2
M_in_2__0__PS EQU CYREG_PRT2_PS
M_in_2__0__SHIFT EQU 4
M_in_2__DR EQU CYREG_PRT2_DR
M_in_2__INTCFG EQU CYREG_PRT2_INTCFG
M_in_2__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_2__MASK EQU 0x10
M_in_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_2__PC EQU CYREG_PRT2_PC
M_in_2__PC2 EQU CYREG_PRT2_PC2
M_in_2__PORT EQU 2
M_in_2__PS EQU CYREG_PRT2_PS
M_in_2__SHIFT EQU 4

/* M_in_3 */
M_in_3__0__DM__MASK EQU 0x38000
M_in_3__0__DM__SHIFT EQU 15
M_in_3__0__DR EQU CYREG_PRT2_DR
M_in_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M_in_3__0__HSIOM_MASK EQU 0x00F00000
M_in_3__0__HSIOM_SHIFT EQU 20
M_in_3__0__INTCFG EQU CYREG_PRT2_INTCFG
M_in_3__0__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_3__0__MASK EQU 0x20
M_in_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_3__0__PC EQU CYREG_PRT2_PC
M_in_3__0__PC2 EQU CYREG_PRT2_PC2
M_in_3__0__PORT EQU 2
M_in_3__0__PS EQU CYREG_PRT2_PS
M_in_3__0__SHIFT EQU 5
M_in_3__DR EQU CYREG_PRT2_DR
M_in_3__INTCFG EQU CYREG_PRT2_INTCFG
M_in_3__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_3__MASK EQU 0x20
M_in_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_3__PC EQU CYREG_PRT2_PC
M_in_3__PC2 EQU CYREG_PRT2_PC2
M_in_3__PORT EQU 2
M_in_3__PS EQU CYREG_PRT2_PS
M_in_3__SHIFT EQU 5

/* M_in_4 */
M_in_4__0__DM__MASK EQU 0x1C0000
M_in_4__0__DM__SHIFT EQU 18
M_in_4__0__DR EQU CYREG_PRT2_DR
M_in_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M_in_4__0__HSIOM_MASK EQU 0x0F000000
M_in_4__0__HSIOM_SHIFT EQU 24
M_in_4__0__INTCFG EQU CYREG_PRT2_INTCFG
M_in_4__0__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_4__0__MASK EQU 0x40
M_in_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_4__0__PC EQU CYREG_PRT2_PC
M_in_4__0__PC2 EQU CYREG_PRT2_PC2
M_in_4__0__PORT EQU 2
M_in_4__0__PS EQU CYREG_PRT2_PS
M_in_4__0__SHIFT EQU 6
M_in_4__DR EQU CYREG_PRT2_DR
M_in_4__INTCFG EQU CYREG_PRT2_INTCFG
M_in_4__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_4__MASK EQU 0x40
M_in_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_4__PC EQU CYREG_PRT2_PC
M_in_4__PC2 EQU CYREG_PRT2_PC2
M_in_4__PORT EQU 2
M_in_4__PS EQU CYREG_PRT2_PS
M_in_4__SHIFT EQU 6

/* M_in_5 */
M_in_5__0__DM__MASK EQU 0xE00000
M_in_5__0__DM__SHIFT EQU 21
M_in_5__0__DR EQU CYREG_PRT2_DR
M_in_5__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
M_in_5__0__HSIOM_MASK EQU 0xF0000000
M_in_5__0__HSIOM_SHIFT EQU 28
M_in_5__0__INTCFG EQU CYREG_PRT2_INTCFG
M_in_5__0__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_5__0__MASK EQU 0x80
M_in_5__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_5__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_5__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_5__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_5__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_5__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_5__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_5__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_5__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_5__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_5__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_5__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_5__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_5__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_5__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_5__0__PC EQU CYREG_PRT2_PC
M_in_5__0__PC2 EQU CYREG_PRT2_PC2
M_in_5__0__PORT EQU 2
M_in_5__0__PS EQU CYREG_PRT2_PS
M_in_5__0__SHIFT EQU 7
M_in_5__DR EQU CYREG_PRT2_DR
M_in_5__INTCFG EQU CYREG_PRT2_INTCFG
M_in_5__INTSTAT EQU CYREG_PRT2_INTSTAT
M_in_5__MASK EQU 0x80
M_in_5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
M_in_5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
M_in_5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
M_in_5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
M_in_5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
M_in_5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
M_in_5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
M_in_5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
M_in_5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
M_in_5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
M_in_5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
M_in_5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
M_in_5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
M_in_5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
M_in_5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
M_in_5__PC EQU CYREG_PRT2_PC
M_in_5__PC2 EQU CYREG_PRT2_PC2
M_in_5__PORT EQU 2
M_in_5__PS EQU CYREG_PRT2_PS
M_in_5__SHIFT EQU 7

/* CONTROL */
CONTROL__0__DM__MASK EQU 0x1C0000
CONTROL__0__DM__SHIFT EQU 18
CONTROL__0__DR EQU CYREG_PRT0_DR
CONTROL__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CONTROL__0__HSIOM_MASK EQU 0x0F000000
CONTROL__0__HSIOM_SHIFT EQU 24
CONTROL__0__INTCFG EQU CYREG_PRT0_INTCFG
CONTROL__0__INTSTAT EQU CYREG_PRT0_INTSTAT
CONTROL__0__MASK EQU 0x40
CONTROL__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CONTROL__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CONTROL__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CONTROL__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CONTROL__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CONTROL__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CONTROL__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CONTROL__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CONTROL__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CONTROL__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CONTROL__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CONTROL__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CONTROL__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CONTROL__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CONTROL__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CONTROL__0__PC EQU CYREG_PRT0_PC
CONTROL__0__PC2 EQU CYREG_PRT0_PC2
CONTROL__0__PORT EQU 0
CONTROL__0__PS EQU CYREG_PRT0_PS
CONTROL__0__SHIFT EQU 6
CONTROL__DR EQU CYREG_PRT0_DR
CONTROL__INTCFG EQU CYREG_PRT0_INTCFG
CONTROL__INTSTAT EQU CYREG_PRT0_INTSTAT
CONTROL__MASK EQU 0x40
CONTROL__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
CONTROL__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
CONTROL__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
CONTROL__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
CONTROL__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
CONTROL__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
CONTROL__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
CONTROL__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
CONTROL__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
CONTROL__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
CONTROL__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
CONTROL__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
CONTROL__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
CONTROL__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
CONTROL__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
CONTROL__PC EQU CYREG_PRT0_PC
CONTROL__PC2 EQU CYREG_PRT0_PC2
CONTROL__PORT EQU 0
CONTROL__PS EQU CYREG_PRT0_PS
CONTROL__SHIFT EQU 6

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* Clock_2 */
Clock_2__DIVIDER_MASK EQU 0x0000FFFF
Clock_2__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock_2__ENABLE_MASK EQU 0x80000000
Clock_2__MASK EQU 0x80000000
Clock_2__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* Clock_3 */
Clock_3__DIVIDER_MASK EQU 0x0000FFFF
Clock_3__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_3__ENABLE_MASK EQU 0x80000000
Clock_3__MASK EQU 0x80000000
Clock_3__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* Clock_4 */
Clock_4__DIVIDER_MASK EQU 0x0000FFFF
Clock_4__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_4__ENABLE_MASK EQU 0x80000000
Clock_4__MASK EQU 0x80000000
Clock_4__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* Mux_timer_cy_m0s8_tcpwm_1 */
Mux_timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Mux_timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Mux_timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Mux_timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Mux_timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Mux_timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Mux_timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Mux_timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Mux_timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Mux_timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Mux_timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Mux_timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Mux_timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Arm_select */
Arm_select__0__DM__MASK EQU 0x07
Arm_select__0__DM__SHIFT EQU 0
Arm_select__0__DR EQU CYREG_PRT2_DR
Arm_select__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Arm_select__0__HSIOM_MASK EQU 0x0000000F
Arm_select__0__HSIOM_SHIFT EQU 0
Arm_select__0__INTCFG EQU CYREG_PRT2_INTCFG
Arm_select__0__INTSTAT EQU CYREG_PRT2_INTSTAT
Arm_select__0__MASK EQU 0x01
Arm_select__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Arm_select__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Arm_select__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Arm_select__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Arm_select__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Arm_select__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Arm_select__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Arm_select__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Arm_select__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Arm_select__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Arm_select__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Arm_select__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Arm_select__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Arm_select__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Arm_select__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Arm_select__0__PC EQU CYREG_PRT2_PC
Arm_select__0__PC2 EQU CYREG_PRT2_PC2
Arm_select__0__PORT EQU 2
Arm_select__0__PS EQU CYREG_PRT2_PS
Arm_select__0__SHIFT EQU 0
Arm_select__DR EQU CYREG_PRT2_DR
Arm_select__INTCFG EQU CYREG_PRT2_INTCFG
Arm_select__INTSTAT EQU CYREG_PRT2_INTSTAT
Arm_select__MASK EQU 0x01
Arm_select__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Arm_select__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Arm_select__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Arm_select__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Arm_select__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Arm_select__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Arm_select__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Arm_select__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Arm_select__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Arm_select__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Arm_select__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Arm_select__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Arm_select__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Arm_select__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Arm_select__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Arm_select__PC EQU CYREG_PRT2_PC
Arm_select__PC2 EQU CYREG_PRT2_PC2
Arm_select__PORT EQU 2
Arm_select__PS EQU CYREG_PRT2_PS
Arm_select__SHIFT EQU 0

/* Cam_sel_PWM_cy_m0s8_tcpwm_1 */
Cam_sel_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Cam_sel_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Cam_sel_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Cam_sel_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Cam_sel_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Cam_sel_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Cam_sel_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Cam_sel_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Cam_sel_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Cam_sel_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Cam_sel_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Cam_sel_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Cam_sel_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Cam_sel_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Cam_sel_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Default_PWM_cy_m0s8_tcpwm_1 */
Default_PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT3_CC
Default_PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT3_CC_BUFF
Default_PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT3_COUNTER
Default_PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT3_CTRL
Default_PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT3_INTR
Default_PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT3_INTR_MASK
Default_PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT3_INTR_MASKED
Default_PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT3_INTR_SET
Default_PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT3_PERIOD
Default_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT3_PERIOD_BUFF
Default_PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT3_STATUS
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x08
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 3
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x800
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 11
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x8000000
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 27
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x80000
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 19
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x08
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 3
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x08
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 3
Default_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 3
Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT3_TR_CTRL0
Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT3_TR_CTRL1
Default_PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT3_TR_CTRL2

/* INPUT_SELECT */
INPUT_SELECT__0__DM__MASK EQU 0x38
INPUT_SELECT__0__DM__SHIFT EQU 3
INPUT_SELECT__0__DR EQU CYREG_PRT2_DR
INPUT_SELECT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
INPUT_SELECT__0__HSIOM_MASK EQU 0x000000F0
INPUT_SELECT__0__HSIOM_SHIFT EQU 4
INPUT_SELECT__0__INTCFG EQU CYREG_PRT2_INTCFG
INPUT_SELECT__0__INTSTAT EQU CYREG_PRT2_INTSTAT
INPUT_SELECT__0__MASK EQU 0x02
INPUT_SELECT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INPUT_SELECT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INPUT_SELECT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INPUT_SELECT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INPUT_SELECT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INPUT_SELECT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INPUT_SELECT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INPUT_SELECT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INPUT_SELECT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INPUT_SELECT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INPUT_SELECT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INPUT_SELECT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INPUT_SELECT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INPUT_SELECT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INPUT_SELECT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INPUT_SELECT__0__PC EQU CYREG_PRT2_PC
INPUT_SELECT__0__PC2 EQU CYREG_PRT2_PC2
INPUT_SELECT__0__PORT EQU 2
INPUT_SELECT__0__PS EQU CYREG_PRT2_PS
INPUT_SELECT__0__SHIFT EQU 1
INPUT_SELECT__1__DM__MASK EQU 0x1C0
INPUT_SELECT__1__DM__SHIFT EQU 6
INPUT_SELECT__1__DR EQU CYREG_PRT2_DR
INPUT_SELECT__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
INPUT_SELECT__1__HSIOM_MASK EQU 0x00000F00
INPUT_SELECT__1__HSIOM_SHIFT EQU 8
INPUT_SELECT__1__INTCFG EQU CYREG_PRT2_INTCFG
INPUT_SELECT__1__INTSTAT EQU CYREG_PRT2_INTSTAT
INPUT_SELECT__1__MASK EQU 0x04
INPUT_SELECT__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INPUT_SELECT__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INPUT_SELECT__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INPUT_SELECT__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INPUT_SELECT__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INPUT_SELECT__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INPUT_SELECT__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INPUT_SELECT__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INPUT_SELECT__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INPUT_SELECT__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INPUT_SELECT__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INPUT_SELECT__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INPUT_SELECT__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INPUT_SELECT__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INPUT_SELECT__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INPUT_SELECT__1__PC EQU CYREG_PRT2_PC
INPUT_SELECT__1__PC2 EQU CYREG_PRT2_PC2
INPUT_SELECT__1__PORT EQU 2
INPUT_SELECT__1__PS EQU CYREG_PRT2_PS
INPUT_SELECT__1__SHIFT EQU 2
INPUT_SELECT__DR EQU CYREG_PRT2_DR
INPUT_SELECT__INTCFG EQU CYREG_PRT2_INTCFG
INPUT_SELECT__INTSTAT EQU CYREG_PRT2_INTSTAT
INPUT_SELECT__MASK EQU 0x06
INPUT_SELECT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
INPUT_SELECT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
INPUT_SELECT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
INPUT_SELECT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
INPUT_SELECT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
INPUT_SELECT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
INPUT_SELECT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
INPUT_SELECT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
INPUT_SELECT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
INPUT_SELECT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
INPUT_SELECT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
INPUT_SELECT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
INPUT_SELECT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
INPUT_SELECT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
INPUT_SELECT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
INPUT_SELECT__PC EQU CYREG_PRT2_PC
INPUT_SELECT__PC2 EQU CYREG_PRT2_PC2
INPUT_SELECT__PORT EQU 2
INPUT_SELECT__PS EQU CYREG_PRT2_PS
INPUT_SELECT__SHIFT EQU 1

/* Cam_Sel_timer_cy_m0s8_tcpwm_1 */
Cam_Sel_timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT2_CC
Cam_Sel_timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT2_CC_BUFF
Cam_Sel_timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT2_COUNTER
Cam_Sel_timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT2_CTRL
Cam_Sel_timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT2_INTR
Cam_Sel_timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT2_INTR_MASK
Cam_Sel_timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT2_INTR_MASKED
Cam_Sel_timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT2_INTR_SET
Cam_Sel_timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT2_PERIOD
Cam_Sel_timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT2_PERIOD_BUFF
Cam_Sel_timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT2_STATUS
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x04
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 2
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x400
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 10
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x4000000
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 26
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x40000
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 18
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x04
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 2
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x04
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 2
Cam_Sel_timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 2
Cam_Sel_timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT2_TR_CTRL0
Cam_Sel_timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT2_TR_CTRL1
Cam_Sel_timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT2_TR_CTRL2

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
