
SympleServo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008754  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000328  080088e8  080088e8  000188e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    0000006c  08008c10  08008c10  00018c10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000110  08008c7c  08008c7c  00018c7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08008d8c  08008d8c  00018d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08008d90  08008d90  00018d90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  08008d94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .ccmram       00000000  10000000  10000000  0002067c  2**0
                  CONTENTS
  9 .bss          000001e8  2000067c  2000067c  0002067c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000864  20000864  0002067c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f7a4  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003eb1  00000000  00000000  0003fe50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000d129  00000000  00000000  00043d01  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000b90  00000000  00000000  00050e30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001980  00000000  00000000  000519c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000087eb  00000000  00000000  00053340  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00004790  00000000  00000000  0005bb2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007c  00000000  00000000  000602bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036c4  00000000  00000000  00060338  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000067c 	.word	0x2000067c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080088cc 	.word	0x080088cc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000680 	.word	0x20000680
 80001cc:	080088cc 	.word	0x080088cc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f001 b8f6 	b.w	8001da4 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	468c      	mov	ip, r1
 8000bd6:	460d      	mov	r5, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	9e08      	ldr	r6, [sp, #32]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d151      	bne.n	8000c84 <__udivmoddi4+0xb4>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d96d      	bls.n	8000cc2 <__udivmoddi4+0xf2>
 8000be6:	fab2 fe82 	clz	lr, r2
 8000bea:	f1be 0f00 	cmp.w	lr, #0
 8000bee:	d00b      	beq.n	8000c08 <__udivmoddi4+0x38>
 8000bf0:	f1ce 0c20 	rsb	ip, lr, #32
 8000bf4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000bf8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000bfc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c00:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c04:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c08:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c0c:	0c25      	lsrs	r5, r4, #16
 8000c0e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c12:	fa1f f987 	uxth.w	r9, r7
 8000c16:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c1a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c1e:	fb08 f309 	mul.w	r3, r8, r9
 8000c22:	42ab      	cmp	r3, r5
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x6c>
 8000c26:	19ed      	adds	r5, r5, r7
 8000c28:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c2c:	f080 8123 	bcs.w	8000e76 <__udivmoddi4+0x2a6>
 8000c30:	42ab      	cmp	r3, r5
 8000c32:	f240 8120 	bls.w	8000e76 <__udivmoddi4+0x2a6>
 8000c36:	f1a8 0802 	sub.w	r8, r8, #2
 8000c3a:	443d      	add	r5, r7
 8000c3c:	1aed      	subs	r5, r5, r3
 8000c3e:	b2a4      	uxth	r4, r4
 8000c40:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c44:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c48:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c4c:	fb00 f909 	mul.w	r9, r0, r9
 8000c50:	45a1      	cmp	r9, r4
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x98>
 8000c54:	19e4      	adds	r4, r4, r7
 8000c56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5a:	f080 810a 	bcs.w	8000e72 <__udivmoddi4+0x2a2>
 8000c5e:	45a1      	cmp	r9, r4
 8000c60:	f240 8107 	bls.w	8000e72 <__udivmoddi4+0x2a2>
 8000c64:	3802      	subs	r0, #2
 8000c66:	443c      	add	r4, r7
 8000c68:	eba4 0409 	sub.w	r4, r4, r9
 8000c6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c70:	2100      	movs	r1, #0
 8000c72:	2e00      	cmp	r6, #0
 8000c74:	d061      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000c76:	fa24 f40e 	lsr.w	r4, r4, lr
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	6034      	str	r4, [r6, #0]
 8000c7e:	6073      	str	r3, [r6, #4]
 8000c80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c84:	428b      	cmp	r3, r1
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0xc8>
 8000c88:	2e00      	cmp	r6, #0
 8000c8a:	d054      	beq.n	8000d36 <__udivmoddi4+0x166>
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000c92:	4608      	mov	r0, r1
 8000c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c98:	fab3 f183 	clz	r1, r3
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	f040 808e 	bne.w	8000dbe <__udivmoddi4+0x1ee>
 8000ca2:	42ab      	cmp	r3, r5
 8000ca4:	d302      	bcc.n	8000cac <__udivmoddi4+0xdc>
 8000ca6:	4282      	cmp	r2, r0
 8000ca8:	f200 80fa 	bhi.w	8000ea0 <__udivmoddi4+0x2d0>
 8000cac:	1a84      	subs	r4, r0, r2
 8000cae:	eb65 0503 	sbc.w	r5, r5, r3
 8000cb2:	2001      	movs	r0, #1
 8000cb4:	46ac      	mov	ip, r5
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d03f      	beq.n	8000d3a <__udivmoddi4+0x16a>
 8000cba:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	b912      	cbnz	r2, 8000cca <__udivmoddi4+0xfa>
 8000cc4:	2701      	movs	r7, #1
 8000cc6:	fbb7 f7f2 	udiv	r7, r7, r2
 8000cca:	fab7 fe87 	clz	lr, r7
 8000cce:	f1be 0f00 	cmp.w	lr, #0
 8000cd2:	d134      	bne.n	8000d3e <__udivmoddi4+0x16e>
 8000cd4:	1beb      	subs	r3, r5, r7
 8000cd6:	0c3a      	lsrs	r2, r7, #16
 8000cd8:	fa1f fc87 	uxth.w	ip, r7
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb3 f8f2 	udiv	r8, r3, r2
 8000ce2:	0c25      	lsrs	r5, r4, #16
 8000ce4:	fb02 3318 	mls	r3, r2, r8, r3
 8000ce8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000cec:	fb0c f308 	mul.w	r3, ip, r8
 8000cf0:	42ab      	cmp	r3, r5
 8000cf2:	d907      	bls.n	8000d04 <__udivmoddi4+0x134>
 8000cf4:	19ed      	adds	r5, r5, r7
 8000cf6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x132>
 8000cfc:	42ab      	cmp	r3, r5
 8000cfe:	f200 80d1 	bhi.w	8000ea4 <__udivmoddi4+0x2d4>
 8000d02:	4680      	mov	r8, r0
 8000d04:	1aed      	subs	r5, r5, r3
 8000d06:	b2a3      	uxth	r3, r4
 8000d08:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d0c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d10:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d14:	fb0c fc00 	mul.w	ip, ip, r0
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x15c>
 8000d1c:	19e4      	adds	r4, r4, r7
 8000d1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x15a>
 8000d24:	45a4      	cmp	ip, r4
 8000d26:	f200 80b8 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	eba4 040c 	sub.w	r4, r4, ip
 8000d30:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d34:	e79d      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000d36:	4631      	mov	r1, r6
 8000d38:	4630      	mov	r0, r6
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	f1ce 0420 	rsb	r4, lr, #32
 8000d42:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d46:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d4a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d4e:	0c3a      	lsrs	r2, r7, #16
 8000d50:	fa25 f404 	lsr.w	r4, r5, r4
 8000d54:	ea48 0803 	orr.w	r8, r8, r3
 8000d58:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d5c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d60:	fb02 4411 	mls	r4, r2, r1, r4
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000d6c:	fb01 f30c 	mul.w	r3, r1, ip
 8000d70:	42ab      	cmp	r3, r5
 8000d72:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d76:	d909      	bls.n	8000d8c <__udivmoddi4+0x1bc>
 8000d78:	19ed      	adds	r5, r5, r7
 8000d7a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d7e:	f080 808a 	bcs.w	8000e96 <__udivmoddi4+0x2c6>
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	f240 8087 	bls.w	8000e96 <__udivmoddi4+0x2c6>
 8000d88:	3902      	subs	r1, #2
 8000d8a:	443d      	add	r5, r7
 8000d8c:	1aeb      	subs	r3, r5, r3
 8000d8e:	fa1f f588 	uxth.w	r5, r8
 8000d92:	fbb3 f0f2 	udiv	r0, r3, r2
 8000d96:	fb02 3310 	mls	r3, r2, r0, r3
 8000d9a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9e:	fb00 f30c 	mul.w	r3, r0, ip
 8000da2:	42ab      	cmp	r3, r5
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x1e6>
 8000da6:	19ed      	adds	r5, r5, r7
 8000da8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dac:	d26f      	bcs.n	8000e8e <__udivmoddi4+0x2be>
 8000dae:	42ab      	cmp	r3, r5
 8000db0:	d96d      	bls.n	8000e8e <__udivmoddi4+0x2be>
 8000db2:	3802      	subs	r0, #2
 8000db4:	443d      	add	r5, r7
 8000db6:	1aeb      	subs	r3, r5, r3
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	e78f      	b.n	8000cde <__udivmoddi4+0x10e>
 8000dbe:	f1c1 0720 	rsb	r7, r1, #32
 8000dc2:	fa22 f807 	lsr.w	r8, r2, r7
 8000dc6:	408b      	lsls	r3, r1
 8000dc8:	fa05 f401 	lsl.w	r4, r5, r1
 8000dcc:	ea48 0303 	orr.w	r3, r8, r3
 8000dd0:	fa20 fe07 	lsr.w	lr, r0, r7
 8000dd4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	ea4e 0e04 	orr.w	lr, lr, r4
 8000dde:	fbb5 f9fc 	udiv	r9, r5, ip
 8000de2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000de6:	fb0c 5519 	mls	r5, ip, r9, r5
 8000dea:	fa1f f883 	uxth.w	r8, r3
 8000dee:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000df2:	fb09 f408 	mul.w	r4, r9, r8
 8000df6:	42ac      	cmp	r4, r5
 8000df8:	fa02 f201 	lsl.w	r2, r2, r1
 8000dfc:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e00:	d908      	bls.n	8000e14 <__udivmoddi4+0x244>
 8000e02:	18ed      	adds	r5, r5, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	d243      	bcs.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0a:	42ac      	cmp	r4, r5
 8000e0c:	d941      	bls.n	8000e92 <__udivmoddi4+0x2c2>
 8000e0e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e12:	441d      	add	r5, r3
 8000e14:	1b2d      	subs	r5, r5, r4
 8000e16:	fa1f fe8e 	uxth.w	lr, lr
 8000e1a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e1e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e22:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e26:	fb00 f808 	mul.w	r8, r0, r8
 8000e2a:	45a0      	cmp	r8, r4
 8000e2c:	d907      	bls.n	8000e3e <__udivmoddi4+0x26e>
 8000e2e:	18e4      	adds	r4, r4, r3
 8000e30:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e34:	d229      	bcs.n	8000e8a <__udivmoddi4+0x2ba>
 8000e36:	45a0      	cmp	r8, r4
 8000e38:	d927      	bls.n	8000e8a <__udivmoddi4+0x2ba>
 8000e3a:	3802      	subs	r0, #2
 8000e3c:	441c      	add	r4, r3
 8000e3e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e42:	eba4 0408 	sub.w	r4, r4, r8
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	454c      	cmp	r4, r9
 8000e4c:	46c6      	mov	lr, r8
 8000e4e:	464d      	mov	r5, r9
 8000e50:	d315      	bcc.n	8000e7e <__udivmoddi4+0x2ae>
 8000e52:	d012      	beq.n	8000e7a <__udivmoddi4+0x2aa>
 8000e54:	b156      	cbz	r6, 8000e6c <__udivmoddi4+0x29c>
 8000e56:	ebba 030e 	subs.w	r3, sl, lr
 8000e5a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e5e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e62:	40cb      	lsrs	r3, r1
 8000e64:	431f      	orrs	r7, r3
 8000e66:	40cc      	lsrs	r4, r1
 8000e68:	6037      	str	r7, [r6, #0]
 8000e6a:	6074      	str	r4, [r6, #4]
 8000e6c:	2100      	movs	r1, #0
 8000e6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e72:	4618      	mov	r0, r3
 8000e74:	e6f8      	b.n	8000c68 <__udivmoddi4+0x98>
 8000e76:	4690      	mov	r8, r2
 8000e78:	e6e0      	b.n	8000c3c <__udivmoddi4+0x6c>
 8000e7a:	45c2      	cmp	sl, r8
 8000e7c:	d2ea      	bcs.n	8000e54 <__udivmoddi4+0x284>
 8000e7e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e82:	eb69 0503 	sbc.w	r5, r9, r3
 8000e86:	3801      	subs	r0, #1
 8000e88:	e7e4      	b.n	8000e54 <__udivmoddi4+0x284>
 8000e8a:	4628      	mov	r0, r5
 8000e8c:	e7d7      	b.n	8000e3e <__udivmoddi4+0x26e>
 8000e8e:	4640      	mov	r0, r8
 8000e90:	e791      	b.n	8000db6 <__udivmoddi4+0x1e6>
 8000e92:	4681      	mov	r9, r0
 8000e94:	e7be      	b.n	8000e14 <__udivmoddi4+0x244>
 8000e96:	4601      	mov	r1, r0
 8000e98:	e778      	b.n	8000d8c <__udivmoddi4+0x1bc>
 8000e9a:	3802      	subs	r0, #2
 8000e9c:	443c      	add	r4, r7
 8000e9e:	e745      	b.n	8000d2c <__udivmoddi4+0x15c>
 8000ea0:	4608      	mov	r0, r1
 8000ea2:	e708      	b.n	8000cb6 <__udivmoddi4+0xe6>
 8000ea4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea8:	443d      	add	r5, r7
 8000eaa:	e72b      	b.n	8000d04 <__udivmoddi4+0x134>

08000eac <selfrel_offset31>:
 8000eac:	6803      	ldr	r3, [r0, #0]
 8000eae:	005a      	lsls	r2, r3, #1
 8000eb0:	bf4c      	ite	mi
 8000eb2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000eb6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000eba:	4418      	add	r0, r3
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <search_EIT_table>:
 8000ec0:	b361      	cbz	r1, 8000f1c <search_EIT_table+0x5c>
 8000ec2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ec6:	f101 3aff 	add.w	sl, r1, #4294967295
 8000eca:	4690      	mov	r8, r2
 8000ecc:	4606      	mov	r6, r0
 8000ece:	46d1      	mov	r9, sl
 8000ed0:	2700      	movs	r7, #0
 8000ed2:	eb07 0409 	add.w	r4, r7, r9
 8000ed6:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000eda:	1064      	asrs	r4, r4, #1
 8000edc:	00e5      	lsls	r5, r4, #3
 8000ede:	1971      	adds	r1, r6, r5
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	f7ff ffe3 	bl	8000eac <selfrel_offset31>
 8000ee6:	45a2      	cmp	sl, r4
 8000ee8:	4683      	mov	fp, r0
 8000eea:	f105 0008 	add.w	r0, r5, #8
 8000eee:	4430      	add	r0, r6
 8000ef0:	d009      	beq.n	8000f06 <search_EIT_table+0x46>
 8000ef2:	f7ff ffdb 	bl	8000eac <selfrel_offset31>
 8000ef6:	45c3      	cmp	fp, r8
 8000ef8:	f100 30ff 	add.w	r0, r0, #4294967295
 8000efc:	d805      	bhi.n	8000f0a <search_EIT_table+0x4a>
 8000efe:	4540      	cmp	r0, r8
 8000f00:	d209      	bcs.n	8000f16 <search_EIT_table+0x56>
 8000f02:	1c67      	adds	r7, r4, #1
 8000f04:	e7e5      	b.n	8000ed2 <search_EIT_table+0x12>
 8000f06:	45c3      	cmp	fp, r8
 8000f08:	d905      	bls.n	8000f16 <search_EIT_table+0x56>
 8000f0a:	42a7      	cmp	r7, r4
 8000f0c:	d002      	beq.n	8000f14 <search_EIT_table+0x54>
 8000f0e:	f104 39ff 	add.w	r9, r4, #4294967295
 8000f12:	e7de      	b.n	8000ed2 <search_EIT_table+0x12>
 8000f14:	2100      	movs	r1, #0
 8000f16:	4608      	mov	r0, r1
 8000f18:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f1c:	4608      	mov	r0, r1
 8000f1e:	4770      	bx	lr

08000f20 <__gnu_unwind_get_pr_addr>:
 8000f20:	2801      	cmp	r0, #1
 8000f22:	d007      	beq.n	8000f34 <__gnu_unwind_get_pr_addr+0x14>
 8000f24:	2802      	cmp	r0, #2
 8000f26:	d007      	beq.n	8000f38 <__gnu_unwind_get_pr_addr+0x18>
 8000f28:	4b04      	ldr	r3, [pc, #16]	; (8000f3c <__gnu_unwind_get_pr_addr+0x1c>)
 8000f2a:	2800      	cmp	r0, #0
 8000f2c:	bf0c      	ite	eq
 8000f2e:	4618      	moveq	r0, r3
 8000f30:	2000      	movne	r0, #0
 8000f32:	4770      	bx	lr
 8000f34:	4802      	ldr	r0, [pc, #8]	; (8000f40 <__gnu_unwind_get_pr_addr+0x20>)
 8000f36:	4770      	bx	lr
 8000f38:	4802      	ldr	r0, [pc, #8]	; (8000f44 <__gnu_unwind_get_pr_addr+0x24>)
 8000f3a:	4770      	bx	lr
 8000f3c:	08001625 	.word	0x08001625
 8000f40:	08001629 	.word	0x08001629
 8000f44:	0800162d 	.word	0x0800162d

08000f48 <get_eit_entry>:
 8000f48:	b530      	push	{r4, r5, lr}
 8000f4a:	4b24      	ldr	r3, [pc, #144]	; (8000fdc <get_eit_entry+0x94>)
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	4604      	mov	r4, r0
 8000f50:	1e8d      	subs	r5, r1, #2
 8000f52:	b37b      	cbz	r3, 8000fb4 <get_eit_entry+0x6c>
 8000f54:	a901      	add	r1, sp, #4
 8000f56:	4628      	mov	r0, r5
 8000f58:	f3af 8000 	nop.w
 8000f5c:	b320      	cbz	r0, 8000fa8 <get_eit_entry+0x60>
 8000f5e:	9901      	ldr	r1, [sp, #4]
 8000f60:	462a      	mov	r2, r5
 8000f62:	f7ff ffad 	bl	8000ec0 <search_EIT_table>
 8000f66:	4601      	mov	r1, r0
 8000f68:	b1f0      	cbz	r0, 8000fa8 <get_eit_entry+0x60>
 8000f6a:	f7ff ff9f 	bl	8000eac <selfrel_offset31>
 8000f6e:	684b      	ldr	r3, [r1, #4]
 8000f70:	64a0      	str	r0, [r4, #72]	; 0x48
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d012      	beq.n	8000f9c <get_eit_entry+0x54>
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	f101 0004 	add.w	r0, r1, #4
 8000f7c:	db20      	blt.n	8000fc0 <get_eit_entry+0x78>
 8000f7e:	f7ff ff95 	bl	8000eac <selfrel_offset31>
 8000f82:	2300      	movs	r3, #0
 8000f84:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000f86:	6523      	str	r3, [r4, #80]	; 0x50
 8000f88:	6803      	ldr	r3, [r0, #0]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	db1c      	blt.n	8000fc8 <get_eit_entry+0x80>
 8000f8e:	f7ff ff8d 	bl	8000eac <selfrel_offset31>
 8000f92:	2300      	movs	r3, #0
 8000f94:	6120      	str	r0, [r4, #16]
 8000f96:	4618      	mov	r0, r3
 8000f98:	b003      	add	sp, #12
 8000f9a:	bd30      	pop	{r4, r5, pc}
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	6123      	str	r3, [r4, #16]
 8000fa0:	2305      	movs	r3, #5
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	b003      	add	sp, #12
 8000fa6:	bd30      	pop	{r4, r5, pc}
 8000fa8:	2300      	movs	r3, #0
 8000faa:	6123      	str	r3, [r4, #16]
 8000fac:	2309      	movs	r3, #9
 8000fae:	4618      	mov	r0, r3
 8000fb0:	b003      	add	sp, #12
 8000fb2:	bd30      	pop	{r4, r5, pc}
 8000fb4:	490a      	ldr	r1, [pc, #40]	; (8000fe0 <get_eit_entry+0x98>)
 8000fb6:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <get_eit_entry+0x9c>)
 8000fb8:	1a09      	subs	r1, r1, r0
 8000fba:	10c9      	asrs	r1, r1, #3
 8000fbc:	9101      	str	r1, [sp, #4]
 8000fbe:	e7cf      	b.n	8000f60 <get_eit_entry+0x18>
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000fc4:	6523      	str	r3, [r4, #80]	; 0x50
 8000fc6:	e7df      	b.n	8000f88 <get_eit_entry+0x40>
 8000fc8:	f3c3 6003 	ubfx	r0, r3, #24, #4
 8000fcc:	f7ff ffa8 	bl	8000f20 <__gnu_unwind_get_pr_addr>
 8000fd0:	2800      	cmp	r0, #0
 8000fd2:	6120      	str	r0, [r4, #16]
 8000fd4:	bf14      	ite	ne
 8000fd6:	2300      	movne	r3, #0
 8000fd8:	2309      	moveq	r3, #9
 8000fda:	e7dc      	b.n	8000f96 <get_eit_entry+0x4e>
 8000fdc:	00000000 	.word	0x00000000
 8000fe0:	08008d8c 	.word	0x08008d8c
 8000fe4:	08008c7c 	.word	0x08008c7c

08000fe8 <restore_non_core_regs>:
 8000fe8:	6803      	ldr	r3, [r0, #0]
 8000fea:	07da      	lsls	r2, r3, #31
 8000fec:	b510      	push	{r4, lr}
 8000fee:	4604      	mov	r4, r0
 8000ff0:	d406      	bmi.n	8001000 <restore_non_core_regs+0x18>
 8000ff2:	079b      	lsls	r3, r3, #30
 8000ff4:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8000ff8:	d509      	bpl.n	800100e <restore_non_core_regs+0x26>
 8000ffa:	f000 fc51 	bl	80018a0 <__gnu_Unwind_Restore_VFP_D>
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	0759      	lsls	r1, r3, #29
 8001002:	d509      	bpl.n	8001018 <restore_non_core_regs+0x30>
 8001004:	071a      	lsls	r2, r3, #28
 8001006:	d50e      	bpl.n	8001026 <restore_non_core_regs+0x3e>
 8001008:	06db      	lsls	r3, r3, #27
 800100a:	d513      	bpl.n	8001034 <restore_non_core_regs+0x4c>
 800100c:	bd10      	pop	{r4, pc}
 800100e:	f000 fc3f 	bl	8001890 <__gnu_Unwind_Restore_VFP>
 8001012:	6823      	ldr	r3, [r4, #0]
 8001014:	0759      	lsls	r1, r3, #29
 8001016:	d4f5      	bmi.n	8001004 <restore_non_core_regs+0x1c>
 8001018:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800101c:	f000 fc48 	bl	80018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001020:	6823      	ldr	r3, [r4, #0]
 8001022:	071a      	lsls	r2, r3, #28
 8001024:	d4f0      	bmi.n	8001008 <restore_non_core_regs+0x20>
 8001026:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800102a:	f000 fc49 	bl	80018c0 <__gnu_Unwind_Restore_WMMXD>
 800102e:	6823      	ldr	r3, [r4, #0]
 8001030:	06db      	lsls	r3, r3, #27
 8001032:	d4eb      	bmi.n	800100c <restore_non_core_regs+0x24>
 8001034:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001038:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800103c:	f000 bc84 	b.w	8001948 <__gnu_Unwind_Restore_WMMXC>

08001040 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001040:	6803      	ldr	r3, [r0, #0]
 8001042:	b103      	cbz	r3, 8001046 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001044:	4403      	add	r3, r0
 8001046:	4618      	mov	r0, r3
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__gnu_unwind_24bit.isra.1>:
 800104c:	2009      	movs	r0, #9
 800104e:	4770      	bx	lr

08001050 <_Unwind_DebugHook>:
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <unwind_phase2>:
 8001054:	b570      	push	{r4, r5, r6, lr}
 8001056:	4604      	mov	r4, r0
 8001058:	460d      	mov	r5, r1
 800105a:	e008      	b.n	800106e <unwind_phase2+0x1a>
 800105c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800105e:	6163      	str	r3, [r4, #20]
 8001060:	462a      	mov	r2, r5
 8001062:	6923      	ldr	r3, [r4, #16]
 8001064:	4621      	mov	r1, r4
 8001066:	2001      	movs	r0, #1
 8001068:	4798      	blx	r3
 800106a:	2808      	cmp	r0, #8
 800106c:	d108      	bne.n	8001080 <unwind_phase2+0x2c>
 800106e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001070:	4620      	mov	r0, r4
 8001072:	f7ff ff69 	bl	8000f48 <get_eit_entry>
 8001076:	4606      	mov	r6, r0
 8001078:	2800      	cmp	r0, #0
 800107a:	d0ef      	beq.n	800105c <unwind_phase2+0x8>
 800107c:	f007 fbdb 	bl	8008836 <abort>
 8001080:	2807      	cmp	r0, #7
 8001082:	d1fb      	bne.n	800107c <unwind_phase2+0x28>
 8001084:	4630      	mov	r0, r6
 8001086:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8001088:	f7ff ffe2 	bl	8001050 <_Unwind_DebugHook>
 800108c:	1d28      	adds	r0, r5, #4
 800108e:	f000 fbf3 	bl	8001878 <__restore_core_regs>
 8001092:	bf00      	nop

08001094 <unwind_phase2_forced>:
 8001094:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001098:	1d0c      	adds	r4, r1, #4
 800109a:	4605      	mov	r5, r0
 800109c:	4692      	mov	sl, r2
 800109e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010a0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010a4:	ae03      	add	r6, sp, #12
 80010a6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010a8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010aa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010ac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ae:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010b0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010b4:	ac02      	add	r4, sp, #8
 80010b6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80010ba:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80010be:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80010c2:	2300      	movs	r3, #0
 80010c4:	4628      	mov	r0, r5
 80010c6:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80010c8:	6023      	str	r3, [r4, #0]
 80010ca:	f7ff ff3d 	bl	8000f48 <get_eit_entry>
 80010ce:	f1ba 0f00 	cmp.w	sl, #0
 80010d2:	4607      	mov	r7, r0
 80010d4:	bf14      	ite	ne
 80010d6:	260a      	movne	r6, #10
 80010d8:	2609      	moveq	r6, #9
 80010da:	b17f      	cbz	r7, 80010fc <unwind_phase2_forced+0x68>
 80010dc:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80010de:	f046 0110 	orr.w	r1, r6, #16
 80010e2:	e88d 0210 	stmia.w	sp, {r4, r9}
 80010e6:	462a      	mov	r2, r5
 80010e8:	6463      	str	r3, [r4, #68]	; 0x44
 80010ea:	2001      	movs	r0, #1
 80010ec:	462b      	mov	r3, r5
 80010ee:	47c0      	blx	r8
 80010f0:	bb78      	cbnz	r0, 8001152 <unwind_phase2_forced+0xbe>
 80010f2:	4638      	mov	r0, r7
 80010f4:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 80010f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010fc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80010fe:	616b      	str	r3, [r5, #20]
 8001100:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001104:	4621      	mov	r1, r4
 8001106:	a87a      	add	r0, sp, #488	; 0x1e8
 8001108:	f006 fb1e 	bl	8007748 <memcpy>
 800110c:	692b      	ldr	r3, [r5, #16]
 800110e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001110:	4629      	mov	r1, r5
 8001112:	4630      	mov	r0, r6
 8001114:	4798      	blx	r3
 8001116:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001118:	4682      	mov	sl, r0
 800111a:	e88d 0210 	stmia.w	sp, {r4, r9}
 800111e:	4631      	mov	r1, r6
 8001120:	6463      	str	r3, [r4, #68]	; 0x44
 8001122:	462a      	mov	r2, r5
 8001124:	462b      	mov	r3, r5
 8001126:	2001      	movs	r0, #1
 8001128:	47c0      	blx	r8
 800112a:	b990      	cbnz	r0, 8001152 <unwind_phase2_forced+0xbe>
 800112c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001130:	a97a      	add	r1, sp, #488	; 0x1e8
 8001132:	4620      	mov	r0, r4
 8001134:	f006 fb08 	bl	8007748 <memcpy>
 8001138:	f1ba 0f08 	cmp.w	sl, #8
 800113c:	d106      	bne.n	800114c <unwind_phase2_forced+0xb8>
 800113e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001140:	4628      	mov	r0, r5
 8001142:	f7ff ff01 	bl	8000f48 <get_eit_entry>
 8001146:	2609      	movs	r6, #9
 8001148:	4607      	mov	r7, r0
 800114a:	e7c6      	b.n	80010da <unwind_phase2_forced+0x46>
 800114c:	f1ba 0f07 	cmp.w	sl, #7
 8001150:	d005      	beq.n	800115e <unwind_phase2_forced+0xca>
 8001152:	2709      	movs	r7, #9
 8001154:	4638      	mov	r0, r7
 8001156:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800115a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115e:	4638      	mov	r0, r7
 8001160:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001162:	f7ff ff75 	bl	8001050 <_Unwind_DebugHook>
 8001166:	a803      	add	r0, sp, #12
 8001168:	f000 fb86 	bl	8001878 <__restore_core_regs>

0800116c <_Unwind_GetCFA>:
 800116c:	6c40      	ldr	r0, [r0, #68]	; 0x44
 800116e:	4770      	bx	lr

08001170 <__gnu_Unwind_RaiseException>:
 8001170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001172:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001174:	640b      	str	r3, [r1, #64]	; 0x40
 8001176:	1d0e      	adds	r6, r1, #4
 8001178:	460f      	mov	r7, r1
 800117a:	4604      	mov	r4, r0
 800117c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800117e:	b0f9      	sub	sp, #484	; 0x1e4
 8001180:	ad01      	add	r5, sp, #4
 8001182:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001184:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001186:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001188:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800118a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800118c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001190:	f04f 36ff 	mov.w	r6, #4294967295
 8001194:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001198:	9600      	str	r6, [sp, #0]
 800119a:	e006      	b.n	80011aa <__gnu_Unwind_RaiseException+0x3a>
 800119c:	6923      	ldr	r3, [r4, #16]
 800119e:	466a      	mov	r2, sp
 80011a0:	4621      	mov	r1, r4
 80011a2:	4798      	blx	r3
 80011a4:	2808      	cmp	r0, #8
 80011a6:	4605      	mov	r5, r0
 80011a8:	d108      	bne.n	80011bc <__gnu_Unwind_RaiseException+0x4c>
 80011aa:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011ac:	4620      	mov	r0, r4
 80011ae:	f7ff fecb 	bl	8000f48 <get_eit_entry>
 80011b2:	2800      	cmp	r0, #0
 80011b4:	d0f2      	beq.n	800119c <__gnu_Unwind_RaiseException+0x2c>
 80011b6:	2009      	movs	r0, #9
 80011b8:	b079      	add	sp, #484	; 0x1e4
 80011ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011bc:	4668      	mov	r0, sp
 80011be:	f7ff ff13 	bl	8000fe8 <restore_non_core_regs>
 80011c2:	2d06      	cmp	r5, #6
 80011c4:	d1f7      	bne.n	80011b6 <__gnu_Unwind_RaiseException+0x46>
 80011c6:	4639      	mov	r1, r7
 80011c8:	4620      	mov	r0, r4
 80011ca:	f7ff ff43 	bl	8001054 <unwind_phase2>
 80011ce:	bf00      	nop

080011d0 <__gnu_Unwind_ForcedUnwind>:
 80011d0:	b430      	push	{r4, r5}
 80011d2:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 80011d4:	60c1      	str	r1, [r0, #12]
 80011d6:	6182      	str	r2, [r0, #24]
 80011d8:	4619      	mov	r1, r3
 80011da:	641d      	str	r5, [r3, #64]	; 0x40
 80011dc:	2200      	movs	r2, #0
 80011de:	bc30      	pop	{r4, r5}
 80011e0:	e758      	b.n	8001094 <unwind_phase2_forced>
 80011e2:	bf00      	nop

080011e4 <__gnu_Unwind_Resume>:
 80011e4:	b570      	push	{r4, r5, r6, lr}
 80011e6:	68c6      	ldr	r6, [r0, #12]
 80011e8:	6943      	ldr	r3, [r0, #20]
 80011ea:	640b      	str	r3, [r1, #64]	; 0x40
 80011ec:	b126      	cbz	r6, 80011f8 <__gnu_Unwind_Resume+0x14>
 80011ee:	2201      	movs	r2, #1
 80011f0:	f7ff ff50 	bl	8001094 <unwind_phase2_forced>
 80011f4:	f007 fb1f 	bl	8008836 <abort>
 80011f8:	6903      	ldr	r3, [r0, #16]
 80011fa:	460a      	mov	r2, r1
 80011fc:	4604      	mov	r4, r0
 80011fe:	460d      	mov	r5, r1
 8001200:	4601      	mov	r1, r0
 8001202:	2002      	movs	r0, #2
 8001204:	4798      	blx	r3
 8001206:	2807      	cmp	r0, #7
 8001208:	d007      	beq.n	800121a <__gnu_Unwind_Resume+0x36>
 800120a:	2808      	cmp	r0, #8
 800120c:	d103      	bne.n	8001216 <__gnu_Unwind_Resume+0x32>
 800120e:	4629      	mov	r1, r5
 8001210:	4620      	mov	r0, r4
 8001212:	f7ff ff1f 	bl	8001054 <unwind_phase2>
 8001216:	f007 fb0e 	bl	8008836 <abort>
 800121a:	4630      	mov	r0, r6
 800121c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800121e:	f7ff ff17 	bl	8001050 <_Unwind_DebugHook>
 8001222:	1d28      	adds	r0, r5, #4
 8001224:	f000 fb28 	bl	8001878 <__restore_core_regs>

08001228 <__gnu_Unwind_Resume_or_Rethrow>:
 8001228:	68c2      	ldr	r2, [r0, #12]
 800122a:	b11a      	cbz	r2, 8001234 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800122c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800122e:	640a      	str	r2, [r1, #64]	; 0x40
 8001230:	2200      	movs	r2, #0
 8001232:	e72f      	b.n	8001094 <unwind_phase2_forced>
 8001234:	e79c      	b.n	8001170 <__gnu_Unwind_RaiseException>
 8001236:	bf00      	nop

08001238 <_Unwind_Complete>:
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop

0800123c <_Unwind_DeleteException>:
 800123c:	6883      	ldr	r3, [r0, #8]
 800123e:	b113      	cbz	r3, 8001246 <_Unwind_DeleteException+0xa>
 8001240:	4601      	mov	r1, r0
 8001242:	2001      	movs	r0, #1
 8001244:	4718      	bx	r3
 8001246:	4770      	bx	lr

08001248 <_Unwind_VRS_Get>:
 8001248:	b500      	push	{lr}
 800124a:	2904      	cmp	r1, #4
 800124c:	d807      	bhi.n	800125e <_Unwind_VRS_Get+0x16>
 800124e:	e8df f001 	tbb	[pc, r1]
 8001252:	0903      	.short	0x0903
 8001254:	0906      	.short	0x0906
 8001256:	09          	.byte	0x09
 8001257:	00          	.byte	0x00
 8001258:	b90b      	cbnz	r3, 800125e <_Unwind_VRS_Get+0x16>
 800125a:	2a0f      	cmp	r2, #15
 800125c:	d905      	bls.n	800126a <_Unwind_VRS_Get+0x22>
 800125e:	2002      	movs	r0, #2
 8001260:	f85d fb04 	ldr.w	pc, [sp], #4
 8001264:	2001      	movs	r0, #1
 8001266:	f85d fb04 	ldr.w	pc, [sp], #4
 800126a:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800126e:	4618      	mov	r0, r3
 8001270:	6853      	ldr	r3, [r2, #4]
 8001272:	9a01      	ldr	r2, [sp, #4]
 8001274:	6013      	str	r3, [r2, #0]
 8001276:	f85d fb04 	ldr.w	pc, [sp], #4
 800127a:	bf00      	nop

0800127c <_Unwind_GetGR>:
 800127c:	b510      	push	{r4, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	2300      	movs	r3, #0
 8001282:	ac03      	add	r4, sp, #12
 8001284:	460a      	mov	r2, r1
 8001286:	9400      	str	r4, [sp, #0]
 8001288:	4619      	mov	r1, r3
 800128a:	f7ff ffdd 	bl	8001248 <_Unwind_VRS_Get>
 800128e:	9803      	ldr	r0, [sp, #12]
 8001290:	b004      	add	sp, #16
 8001292:	bd10      	pop	{r4, pc}

08001294 <_Unwind_VRS_Set>:
 8001294:	b500      	push	{lr}
 8001296:	2904      	cmp	r1, #4
 8001298:	d807      	bhi.n	80012aa <_Unwind_VRS_Set+0x16>
 800129a:	e8df f001 	tbb	[pc, r1]
 800129e:	0903      	.short	0x0903
 80012a0:	0906      	.short	0x0906
 80012a2:	09          	.byte	0x09
 80012a3:	00          	.byte	0x00
 80012a4:	b90b      	cbnz	r3, 80012aa <_Unwind_VRS_Set+0x16>
 80012a6:	2a0f      	cmp	r2, #15
 80012a8:	d905      	bls.n	80012b6 <_Unwind_VRS_Set+0x22>
 80012aa:	2002      	movs	r0, #2
 80012ac:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b0:	2001      	movs	r0, #1
 80012b2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012b6:	9901      	ldr	r1, [sp, #4]
 80012b8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012bc:	6809      	ldr	r1, [r1, #0]
 80012be:	6051      	str	r1, [r2, #4]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012c6:	bf00      	nop

080012c8 <_Unwind_SetGR>:
 80012c8:	b510      	push	{r4, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	ac04      	add	r4, sp, #16
 80012ce:	2300      	movs	r3, #0
 80012d0:	f844 2d04 	str.w	r2, [r4, #-4]!
 80012d4:	460a      	mov	r2, r1
 80012d6:	9400      	str	r4, [sp, #0]
 80012d8:	4619      	mov	r1, r3
 80012da:	f7ff ffdb 	bl	8001294 <_Unwind_VRS_Set>
 80012de:	b004      	add	sp, #16
 80012e0:	bd10      	pop	{r4, pc}
 80012e2:	bf00      	nop

080012e4 <__gnu_Unwind_Backtrace>:
 80012e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012e6:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80012e8:	6413      	str	r3, [r2, #64]	; 0x40
 80012ea:	1d15      	adds	r5, r2, #4
 80012ec:	4607      	mov	r7, r0
 80012ee:	460e      	mov	r6, r1
 80012f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012f2:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 80012f6:	ac17      	add	r4, sp, #92	; 0x5c
 80012f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012fc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001300:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001302:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001306:	f04f 35ff 	mov.w	r5, #4294967295
 800130a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800130e:	9516      	str	r5, [sp, #88]	; 0x58
 8001310:	e010      	b.n	8001334 <__gnu_Unwind_Backtrace+0x50>
 8001312:	a816      	add	r0, sp, #88	; 0x58
 8001314:	f7ff ffd8 	bl	80012c8 <_Unwind_SetGR>
 8001318:	4631      	mov	r1, r6
 800131a:	a816      	add	r0, sp, #88	; 0x58
 800131c:	47b8      	blx	r7
 800131e:	aa16      	add	r2, sp, #88	; 0x58
 8001320:	4669      	mov	r1, sp
 8001322:	b978      	cbnz	r0, 8001344 <__gnu_Unwind_Backtrace+0x60>
 8001324:	9b04      	ldr	r3, [sp, #16]
 8001326:	2008      	movs	r0, #8
 8001328:	4798      	blx	r3
 800132a:	2805      	cmp	r0, #5
 800132c:	4604      	mov	r4, r0
 800132e:	d00a      	beq.n	8001346 <__gnu_Unwind_Backtrace+0x62>
 8001330:	2809      	cmp	r0, #9
 8001332:	d007      	beq.n	8001344 <__gnu_Unwind_Backtrace+0x60>
 8001334:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001336:	4668      	mov	r0, sp
 8001338:	f7ff fe06 	bl	8000f48 <get_eit_entry>
 800133c:	466a      	mov	r2, sp
 800133e:	210c      	movs	r1, #12
 8001340:	2800      	cmp	r0, #0
 8001342:	d0e6      	beq.n	8001312 <__gnu_Unwind_Backtrace+0x2e>
 8001344:	2409      	movs	r4, #9
 8001346:	a816      	add	r0, sp, #88	; 0x58
 8001348:	f7ff fe4e 	bl	8000fe8 <restore_non_core_regs>
 800134c:	4620      	mov	r0, r4
 800134e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001352:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001354 <__gnu_unwind_pr_common>:
 8001354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001358:	460d      	mov	r5, r1
 800135a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800135c:	b08b      	sub	sp, #44	; 0x2c
 800135e:	1d0c      	adds	r4, r1, #4
 8001360:	6809      	ldr	r1, [r1, #0]
 8001362:	9107      	str	r1, [sp, #28]
 8001364:	4691      	mov	r9, r2
 8001366:	9408      	str	r4, [sp, #32]
 8001368:	f000 0b03 	and.w	fp, r0, #3
 800136c:	461e      	mov	r6, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d160      	bne.n	8001434 <__gnu_unwind_pr_common+0xe0>
 8001372:	0209      	lsls	r1, r1, #8
 8001374:	2303      	movs	r3, #3
 8001376:	9107      	str	r1, [sp, #28]
 8001378:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 800137c:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 8001380:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8001382:	f1bb 0f02 	cmp.w	fp, #2
 8001386:	bf08      	it	eq
 8001388:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 800138a:	f013 0301 	ands.w	r3, r3, #1
 800138e:	d140      	bne.n	8001412 <__gnu_unwind_pr_common+0xbe>
 8001390:	9301      	str	r3, [sp, #4]
 8001392:	f000 0308 	and.w	r3, r0, #8
 8001396:	9303      	str	r3, [sp, #12]
 8001398:	f8d4 8000 	ldr.w	r8, [r4]
 800139c:	f1b8 0f00 	cmp.w	r8, #0
 80013a0:	d039      	beq.n	8001416 <__gnu_unwind_pr_common+0xc2>
 80013a2:	2e02      	cmp	r6, #2
 80013a4:	d043      	beq.n	800142e <__gnu_unwind_pr_common+0xda>
 80013a6:	f8b4 8000 	ldrh.w	r8, [r4]
 80013aa:	8867      	ldrh	r7, [r4, #2]
 80013ac:	3404      	adds	r4, #4
 80013ae:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013b0:	f027 0a01 	bic.w	sl, r7, #1
 80013b4:	210f      	movs	r1, #15
 80013b6:	4648      	mov	r0, r9
 80013b8:	449a      	add	sl, r3
 80013ba:	f7ff ff5f 	bl	800127c <_Unwind_GetGR>
 80013be:	4582      	cmp	sl, r0
 80013c0:	d833      	bhi.n	800142a <__gnu_unwind_pr_common+0xd6>
 80013c2:	f028 0301 	bic.w	r3, r8, #1
 80013c6:	449a      	add	sl, r3
 80013c8:	4550      	cmp	r0, sl
 80013ca:	bf2c      	ite	cs
 80013cc:	2000      	movcs	r0, #0
 80013ce:	2001      	movcc	r0, #1
 80013d0:	007f      	lsls	r7, r7, #1
 80013d2:	f007 0702 	and.w	r7, r7, #2
 80013d6:	f008 0801 	and.w	r8, r8, #1
 80013da:	ea47 0708 	orr.w	r7, r7, r8
 80013de:	2f01      	cmp	r7, #1
 80013e0:	d03e      	beq.n	8001460 <__gnu_unwind_pr_common+0x10c>
 80013e2:	d335      	bcc.n	8001450 <__gnu_unwind_pr_common+0xfc>
 80013e4:	2f02      	cmp	r7, #2
 80013e6:	d11c      	bne.n	8001422 <__gnu_unwind_pr_common+0xce>
 80013e8:	6823      	ldr	r3, [r4, #0]
 80013ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80013ee:	9202      	str	r2, [sp, #8]
 80013f0:	f1bb 0f00 	cmp.w	fp, #0
 80013f4:	d176      	bne.n	80014e4 <__gnu_unwind_pr_common+0x190>
 80013f6:	b128      	cbz	r0, 8001404 <__gnu_unwind_pr_common+0xb0>
 80013f8:	9903      	ldr	r1, [sp, #12]
 80013fa:	2900      	cmp	r1, #0
 80013fc:	d07e      	beq.n	80014fc <__gnu_unwind_pr_common+0x1a8>
 80013fe:	2a00      	cmp	r2, #0
 8001400:	f000 80a6 	beq.w	8001550 <__gnu_unwind_pr_common+0x1fc>
 8001404:	2b00      	cmp	r3, #0
 8001406:	db77      	blt.n	80014f8 <__gnu_unwind_pr_common+0x1a4>
 8001408:	9b02      	ldr	r3, [sp, #8]
 800140a:	3301      	adds	r3, #1
 800140c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001410:	e7c2      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001412:	2300      	movs	r3, #0
 8001414:	9301      	str	r3, [sp, #4]
 8001416:	2e02      	cmp	r6, #2
 8001418:	dd3e      	ble.n	8001498 <__gnu_unwind_pr_common+0x144>
 800141a:	f7ff fe17 	bl	800104c <__gnu_unwind_24bit.isra.1>
 800141e:	2800      	cmp	r0, #0
 8001420:	d040      	beq.n	80014a4 <__gnu_unwind_pr_common+0x150>
 8001422:	2009      	movs	r0, #9
 8001424:	b00b      	add	sp, #44	; 0x2c
 8001426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800142a:	2000      	movs	r0, #0
 800142c:	e7d0      	b.n	80013d0 <__gnu_unwind_pr_common+0x7c>
 800142e:	6867      	ldr	r7, [r4, #4]
 8001430:	3408      	adds	r4, #8
 8001432:	e7bc      	b.n	80013ae <__gnu_unwind_pr_common+0x5a>
 8001434:	2b02      	cmp	r3, #2
 8001436:	dca3      	bgt.n	8001380 <__gnu_unwind_pr_common+0x2c>
 8001438:	0c0b      	lsrs	r3, r1, #16
 800143a:	b2da      	uxtb	r2, r3
 800143c:	0409      	lsls	r1, r1, #16
 800143e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001442:	2302      	movs	r3, #2
 8001444:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001448:	9107      	str	r1, [sp, #28]
 800144a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800144e:	e797      	b.n	8001380 <__gnu_unwind_pr_common+0x2c>
 8001450:	f1bb 0f00 	cmp.w	fp, #0
 8001454:	d002      	beq.n	800145c <__gnu_unwind_pr_common+0x108>
 8001456:	2800      	cmp	r0, #0
 8001458:	f040 80bd 	bne.w	80015d6 <__gnu_unwind_pr_common+0x282>
 800145c:	3404      	adds	r4, #4
 800145e:	e79b      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001460:	f1bb 0f00 	cmp.w	fp, #0
 8001464:	d125      	bne.n	80014b2 <__gnu_unwind_pr_common+0x15e>
 8001466:	b1a8      	cbz	r0, 8001494 <__gnu_unwind_pr_common+0x140>
 8001468:	e894 000c 	ldmia.w	r4, {r2, r3}
 800146c:	1c99      	adds	r1, r3, #2
 800146e:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 8001472:	d0d6      	beq.n	8001422 <__gnu_unwind_pr_common+0xce>
 8001474:	f105 0158 	add.w	r1, r5, #88	; 0x58
 8001478:	3301      	adds	r3, #1
 800147a:	9106      	str	r1, [sp, #24]
 800147c:	f000 80a3 	beq.w	80015c6 <__gnu_unwind_pr_common+0x272>
 8001480:	1d20      	adds	r0, r4, #4
 8001482:	f7ff fddd 	bl	8001040 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001486:	ab06      	add	r3, sp, #24
 8001488:	4601      	mov	r1, r0
 800148a:	4628      	mov	r0, r5
 800148c:	f3af 8000 	nop.w
 8001490:	2800      	cmp	r0, #0
 8001492:	d177      	bne.n	8001584 <__gnu_unwind_pr_common+0x230>
 8001494:	3408      	adds	r4, #8
 8001496:	e77f      	b.n	8001398 <__gnu_unwind_pr_common+0x44>
 8001498:	a907      	add	r1, sp, #28
 800149a:	4648      	mov	r0, r9
 800149c:	f000 faee 	bl	8001a7c <__gnu_unwind_execute>
 80014a0:	2800      	cmp	r0, #0
 80014a2:	d1be      	bne.n	8001422 <__gnu_unwind_pr_common+0xce>
 80014a4:	9b01      	ldr	r3, [sp, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d15c      	bne.n	8001564 <__gnu_unwind_pr_common+0x210>
 80014aa:	2008      	movs	r0, #8
 80014ac:	b00b      	add	sp, #44	; 0x2c
 80014ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014b2:	210d      	movs	r1, #13
 80014b4:	4648      	mov	r0, r9
 80014b6:	6a2f      	ldr	r7, [r5, #32]
 80014b8:	f7ff fee0 	bl	800127c <_Unwind_GetGR>
 80014bc:	4287      	cmp	r7, r0
 80014be:	d1e9      	bne.n	8001494 <__gnu_unwind_pr_common+0x140>
 80014c0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80014c2:	429c      	cmp	r4, r3
 80014c4:	d1e6      	bne.n	8001494 <__gnu_unwind_pr_common+0x140>
 80014c6:	4620      	mov	r0, r4
 80014c8:	f7ff fcf0 	bl	8000eac <selfrel_offset31>
 80014cc:	210f      	movs	r1, #15
 80014ce:	4602      	mov	r2, r0
 80014d0:	4648      	mov	r0, r9
 80014d2:	f7ff fef9 	bl	80012c8 <_Unwind_SetGR>
 80014d6:	4648      	mov	r0, r9
 80014d8:	462a      	mov	r2, r5
 80014da:	2100      	movs	r1, #0
 80014dc:	f7ff fef4 	bl	80012c8 <_Unwind_SetGR>
 80014e0:	2007      	movs	r0, #7
 80014e2:	e79f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80014e4:	210d      	movs	r1, #13
 80014e6:	4648      	mov	r0, r9
 80014e8:	6a2f      	ldr	r7, [r5, #32]
 80014ea:	f7ff fec7 	bl	800127c <_Unwind_GetGR>
 80014ee:	4287      	cmp	r7, r0
 80014f0:	d058      	beq.n	80015a4 <__gnu_unwind_pr_common+0x250>
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	da87      	bge.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80014f8:	3404      	adds	r4, #4
 80014fa:	e785      	b.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80014fc:	9b02      	ldr	r3, [sp, #8]
 80014fe:	b33b      	cbz	r3, 8001550 <__gnu_unwind_pr_common+0x1fc>
 8001500:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001504:	1d27      	adds	r7, r4, #4
 8001506:	f8cd b010 	str.w	fp, [sp, #16]
 800150a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800150e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001512:	9605      	str	r6, [sp, #20]
 8001514:	46a3      	mov	fp, r4
 8001516:	461c      	mov	r4, r3
 8001518:	e002      	b.n	8001520 <__gnu_unwind_pr_common+0x1cc>
 800151a:	45b2      	cmp	sl, r6
 800151c:	46b0      	mov	r8, r6
 800151e:	d016      	beq.n	800154e <__gnu_unwind_pr_common+0x1fa>
 8001520:	4638      	mov	r0, r7
 8001522:	9406      	str	r4, [sp, #24]
 8001524:	f7ff fd8c 	bl	8001040 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001528:	ab06      	add	r3, sp, #24
 800152a:	4601      	mov	r1, r0
 800152c:	2200      	movs	r2, #0
 800152e:	4628      	mov	r0, r5
 8001530:	f3af 8000 	nop.w
 8001534:	f108 0601 	add.w	r6, r8, #1
 8001538:	3704      	adds	r7, #4
 800153a:	2800      	cmp	r0, #0
 800153c:	d0ed      	beq.n	800151a <__gnu_unwind_pr_common+0x1c6>
 800153e:	9b02      	ldr	r3, [sp, #8]
 8001540:	9e05      	ldr	r6, [sp, #20]
 8001542:	4543      	cmp	r3, r8
 8001544:	465c      	mov	r4, fp
 8001546:	f8dd b010 	ldr.w	fp, [sp, #16]
 800154a:	d1d2      	bne.n	80014f2 <__gnu_unwind_pr_common+0x19e>
 800154c:	e000      	b.n	8001550 <__gnu_unwind_pr_common+0x1fc>
 800154e:	465c      	mov	r4, fp
 8001550:	4648      	mov	r0, r9
 8001552:	210d      	movs	r1, #13
 8001554:	f7ff fe92 	bl	800127c <_Unwind_GetGR>
 8001558:	9b06      	ldr	r3, [sp, #24]
 800155a:	6228      	str	r0, [r5, #32]
 800155c:	62ac      	str	r4, [r5, #40]	; 0x28
 800155e:	626b      	str	r3, [r5, #36]	; 0x24
 8001560:	2006      	movs	r0, #6
 8001562:	e75f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001564:	210f      	movs	r1, #15
 8001566:	4648      	mov	r0, r9
 8001568:	f7ff fe88 	bl	800127c <_Unwind_GetGR>
 800156c:	210e      	movs	r1, #14
 800156e:	4602      	mov	r2, r0
 8001570:	4648      	mov	r0, r9
 8001572:	f7ff fea9 	bl	80012c8 <_Unwind_SetGR>
 8001576:	4648      	mov	r0, r9
 8001578:	4a29      	ldr	r2, [pc, #164]	; (8001620 <__gnu_unwind_pr_common+0x2cc>)
 800157a:	210f      	movs	r1, #15
 800157c:	f7ff fea4 	bl	80012c8 <_Unwind_SetGR>
 8001580:	2007      	movs	r0, #7
 8001582:	e74f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001584:	4607      	mov	r7, r0
 8001586:	210d      	movs	r1, #13
 8001588:	4648      	mov	r0, r9
 800158a:	f7ff fe77 	bl	800127c <_Unwind_GetGR>
 800158e:	2f02      	cmp	r7, #2
 8001590:	6228      	str	r0, [r5, #32]
 8001592:	d11d      	bne.n	80015d0 <__gnu_unwind_pr_common+0x27c>
 8001594:	462b      	mov	r3, r5
 8001596:	9a06      	ldr	r2, [sp, #24]
 8001598:	f843 2f2c 	str.w	r2, [r3, #44]!
 800159c:	626b      	str	r3, [r5, #36]	; 0x24
 800159e:	62ac      	str	r4, [r5, #40]	; 0x28
 80015a0:	2006      	movs	r0, #6
 80015a2:	e73f      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80015a4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015a6:	429c      	cmp	r4, r3
 80015a8:	d1a3      	bne.n	80014f2 <__gnu_unwind_pr_common+0x19e>
 80015aa:	2204      	movs	r2, #4
 80015ac:	2700      	movs	r7, #0
 80015ae:	18a3      	adds	r3, r4, r2
 80015b0:	9902      	ldr	r1, [sp, #8]
 80015b2:	62a9      	str	r1, [r5, #40]	; 0x28
 80015b4:	62ef      	str	r7, [r5, #44]	; 0x2c
 80015b6:	632a      	str	r2, [r5, #48]	; 0x30
 80015b8:	636b      	str	r3, [r5, #52]	; 0x34
 80015ba:	6823      	ldr	r3, [r4, #0]
 80015bc:	42bb      	cmp	r3, r7
 80015be:	db1d      	blt.n	80015fc <__gnu_unwind_pr_common+0x2a8>
 80015c0:	2301      	movs	r3, #1
 80015c2:	9301      	str	r3, [sp, #4]
 80015c4:	e720      	b.n	8001408 <__gnu_unwind_pr_common+0xb4>
 80015c6:	4648      	mov	r0, r9
 80015c8:	210d      	movs	r1, #13
 80015ca:	f7ff fe57 	bl	800127c <_Unwind_GetGR>
 80015ce:	6228      	str	r0, [r5, #32]
 80015d0:	9b06      	ldr	r3, [sp, #24]
 80015d2:	626b      	str	r3, [r5, #36]	; 0x24
 80015d4:	e7e3      	b.n	800159e <__gnu_unwind_pr_common+0x24a>
 80015d6:	4620      	mov	r0, r4
 80015d8:	f7ff fc68 	bl	8000eac <selfrel_offset31>
 80015dc:	3404      	adds	r4, #4
 80015de:	4606      	mov	r6, r0
 80015e0:	63ac      	str	r4, [r5, #56]	; 0x38
 80015e2:	4628      	mov	r0, r5
 80015e4:	f3af 8000 	nop.w
 80015e8:	2800      	cmp	r0, #0
 80015ea:	f43f af1a 	beq.w	8001422 <__gnu_unwind_pr_common+0xce>
 80015ee:	4648      	mov	r0, r9
 80015f0:	4632      	mov	r2, r6
 80015f2:	210f      	movs	r1, #15
 80015f4:	f7ff fe68 	bl	80012c8 <_Unwind_SetGR>
 80015f8:	2007      	movs	r0, #7
 80015fa:	e713      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 80015fc:	4608      	mov	r0, r1
 80015fe:	3001      	adds	r0, #1
 8001600:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001604:	f7ff fc52 	bl	8000eac <selfrel_offset31>
 8001608:	210f      	movs	r1, #15
 800160a:	4602      	mov	r2, r0
 800160c:	4648      	mov	r0, r9
 800160e:	f7ff fe5b 	bl	80012c8 <_Unwind_SetGR>
 8001612:	4648      	mov	r0, r9
 8001614:	462a      	mov	r2, r5
 8001616:	4639      	mov	r1, r7
 8001618:	f7ff fe56 	bl	80012c8 <_Unwind_SetGR>
 800161c:	2007      	movs	r0, #7
 800161e:	e701      	b.n	8001424 <__gnu_unwind_pr_common+0xd0>
 8001620:	00000000 	.word	0x00000000

08001624 <__aeabi_unwind_cpp_pr0>:
 8001624:	2300      	movs	r3, #0
 8001626:	e695      	b.n	8001354 <__gnu_unwind_pr_common>

08001628 <__aeabi_unwind_cpp_pr1>:
 8001628:	2301      	movs	r3, #1
 800162a:	e693      	b.n	8001354 <__gnu_unwind_pr_common>

0800162c <__aeabi_unwind_cpp_pr2>:
 800162c:	2302      	movs	r3, #2
 800162e:	e691      	b.n	8001354 <__gnu_unwind_pr_common>

08001630 <_Unwind_VRS_Pop>:
 8001630:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001632:	4604      	mov	r4, r0
 8001634:	b0c5      	sub	sp, #276	; 0x114
 8001636:	2904      	cmp	r1, #4
 8001638:	d80d      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 800163a:	e8df f001 	tbb	[pc, r1]
 800163e:	0353      	.short	0x0353
 8001640:	310c      	.short	0x310c
 8001642:	0f          	.byte	0x0f
 8001643:	00          	.byte	0x00
 8001644:	2b01      	cmp	r3, #1
 8001646:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800164a:	b295      	uxth	r5, r2
 800164c:	d162      	bne.n	8001714 <_Unwind_VRS_Pop+0xe4>
 800164e:	1972      	adds	r2, r6, r5
 8001650:	2a10      	cmp	r2, #16
 8001652:	f240 809b 	bls.w	800178c <_Unwind_VRS_Pop+0x15c>
 8001656:	2002      	movs	r0, #2
 8001658:	b045      	add	sp, #276	; 0x114
 800165a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800165c:	2b00      	cmp	r3, #0
 800165e:	d1fa      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001660:	2a10      	cmp	r2, #16
 8001662:	d8f8      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001664:	6823      	ldr	r3, [r4, #0]
 8001666:	06d8      	lsls	r0, r3, #27
 8001668:	f100 80c6 	bmi.w	80017f8 <_Unwind_VRS_Pop+0x1c8>
 800166c:	ae22      	add	r6, sp, #136	; 0x88
 800166e:	4630      	mov	r0, r6
 8001670:	9201      	str	r2, [sp, #4]
 8001672:	f000 f973 	bl	800195c <__gnu_Unwind_Save_WMMXC>
 8001676:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001678:	9a01      	ldr	r2, [sp, #4]
 800167a:	2300      	movs	r3, #0
 800167c:	2501      	movs	r5, #1
 800167e:	fa05 f103 	lsl.w	r1, r5, r3
 8001682:	4211      	tst	r1, r2
 8001684:	d003      	beq.n	800168e <_Unwind_VRS_Pop+0x5e>
 8001686:	6801      	ldr	r1, [r0, #0]
 8001688:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 800168c:	3004      	adds	r0, #4
 800168e:	3301      	adds	r3, #1
 8001690:	2b04      	cmp	r3, #4
 8001692:	d1f4      	bne.n	800167e <_Unwind_VRS_Pop+0x4e>
 8001694:	63a0      	str	r0, [r4, #56]	; 0x38
 8001696:	4630      	mov	r0, r6
 8001698:	f000 f956 	bl	8001948 <__gnu_Unwind_Restore_WMMXC>
 800169c:	2000      	movs	r0, #0
 800169e:	e7db      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	d1d8      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016a4:	0c15      	lsrs	r5, r2, #16
 80016a6:	b297      	uxth	r7, r2
 80016a8:	19eb      	adds	r3, r5, r7
 80016aa:	2b10      	cmp	r3, #16
 80016ac:	d8d3      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016ae:	6823      	ldr	r3, [r4, #0]
 80016b0:	071e      	lsls	r6, r3, #28
 80016b2:	f100 80b5 	bmi.w	8001820 <_Unwind_VRS_Pop+0x1f0>
 80016b6:	ae22      	add	r6, sp, #136	; 0x88
 80016b8:	4630      	mov	r0, r6
 80016ba:	f000 f923 	bl	8001904 <__gnu_Unwind_Save_WMMXD>
 80016be:	00ed      	lsls	r5, r5, #3
 80016c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80016c2:	b14f      	cbz	r7, 80016d8 <_Unwind_VRS_Pop+0xa8>
 80016c4:	3d04      	subs	r5, #4
 80016c6:	1971      	adds	r1, r6, r5
 80016c8:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 80016cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80016d0:	f841 2f04 	str.w	r2, [r1, #4]!
 80016d4:	4283      	cmp	r3, r0
 80016d6:	d1f9      	bne.n	80016cc <_Unwind_VRS_Pop+0x9c>
 80016d8:	4630      	mov	r0, r6
 80016da:	63a3      	str	r3, [r4, #56]	; 0x38
 80016dc:	f000 f8f0 	bl	80018c0 <__gnu_Unwind_Restore_WMMXD>
 80016e0:	2000      	movs	r0, #0
 80016e2:	e7b9      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d1b6      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 80016e8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 80016ea:	b297      	uxth	r7, r2
 80016ec:	1d20      	adds	r0, r4, #4
 80016ee:	2601      	movs	r6, #1
 80016f0:	fa06 f103 	lsl.w	r1, r6, r3
 80016f4:	4239      	tst	r1, r7
 80016f6:	f103 0301 	add.w	r3, r3, #1
 80016fa:	d002      	beq.n	8001702 <_Unwind_VRS_Pop+0xd2>
 80016fc:	6829      	ldr	r1, [r5, #0]
 80016fe:	6001      	str	r1, [r0, #0]
 8001700:	3504      	adds	r5, #4
 8001702:	2b10      	cmp	r3, #16
 8001704:	f100 0004 	add.w	r0, r0, #4
 8001708:	d1f2      	bne.n	80016f0 <_Unwind_VRS_Pop+0xc0>
 800170a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800170e:	d13b      	bne.n	8001788 <_Unwind_VRS_Pop+0x158>
 8001710:	63a5      	str	r5, [r4, #56]	; 0x38
 8001712:	e7a1      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 8001714:	2b05      	cmp	r3, #5
 8001716:	d19e      	bne.n	8001656 <_Unwind_VRS_Pop+0x26>
 8001718:	1977      	adds	r7, r6, r5
 800171a:	2f20      	cmp	r7, #32
 800171c:	d89b      	bhi.n	8001656 <_Unwind_VRS_Pop+0x26>
 800171e:	2e0f      	cmp	r6, #15
 8001720:	d966      	bls.n	80017f0 <_Unwind_VRS_Pop+0x1c0>
 8001722:	462f      	mov	r7, r5
 8001724:	2d00      	cmp	r5, #0
 8001726:	d13a      	bne.n	800179e <_Unwind_VRS_Pop+0x16e>
 8001728:	462a      	mov	r2, r5
 800172a:	2700      	movs	r7, #0
 800172c:	2a00      	cmp	r2, #0
 800172e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001730:	dd72      	ble.n	8001818 <_Unwind_VRS_Pop+0x1e8>
 8001732:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001736:	4601      	mov	r1, r0
 8001738:	a844      	add	r0, sp, #272	; 0x110
 800173a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800173e:	388c      	subs	r0, #140	; 0x8c
 8001740:	f851 5b04 	ldr.w	r5, [r1], #4
 8001744:	f840 5f04 	str.w	r5, [r0, #4]!
 8001748:	4291      	cmp	r1, r2
 800174a:	d1f9      	bne.n	8001740 <_Unwind_VRS_Pop+0x110>
 800174c:	4608      	mov	r0, r1
 800174e:	b197      	cbz	r7, 8001776 <_Unwind_VRS_Pop+0x146>
 8001750:	2e10      	cmp	r6, #16
 8001752:	4632      	mov	r2, r6
 8001754:	a944      	add	r1, sp, #272	; 0x110
 8001756:	bf38      	it	cc
 8001758:	2210      	movcc	r2, #16
 800175a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800175e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 8001762:	0079      	lsls	r1, r7, #1
 8001764:	3a04      	subs	r2, #4
 8001766:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800176a:	f850 5b04 	ldr.w	r5, [r0], #4
 800176e:	f842 5f04 	str.w	r5, [r2, #4]!
 8001772:	4288      	cmp	r0, r1
 8001774:	d1f9      	bne.n	800176a <_Unwind_VRS_Pop+0x13a>
 8001776:	2b01      	cmp	r3, #1
 8001778:	d048      	beq.n	800180c <_Unwind_VRS_Pop+0x1dc>
 800177a:	2e0f      	cmp	r6, #15
 800177c:	63a1      	str	r1, [r4, #56]	; 0x38
 800177e:	d933      	bls.n	80017e8 <_Unwind_VRS_Pop+0x1b8>
 8001780:	b117      	cbz	r7, 8001788 <_Unwind_VRS_Pop+0x158>
 8001782:	a802      	add	r0, sp, #8
 8001784:	f000 f894 	bl	80018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001788:	2000      	movs	r0, #0
 800178a:	e765      	b.n	8001658 <_Unwind_VRS_Pop+0x28>
 800178c:	2e0f      	cmp	r6, #15
 800178e:	f63f af62 	bhi.w	8001656 <_Unwind_VRS_Pop+0x26>
 8001792:	2700      	movs	r7, #0
 8001794:	6822      	ldr	r2, [r4, #0]
 8001796:	07d1      	lsls	r1, r2, #31
 8001798:	d417      	bmi.n	80017ca <_Unwind_VRS_Pop+0x19a>
 800179a:	2f00      	cmp	r7, #0
 800179c:	d060      	beq.n	8001860 <_Unwind_VRS_Pop+0x230>
 800179e:	6822      	ldr	r2, [r4, #0]
 80017a0:	0751      	lsls	r1, r2, #29
 80017a2:	d445      	bmi.n	8001830 <_Unwind_VRS_Pop+0x200>
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d04d      	beq.n	8001844 <_Unwind_VRS_Pop+0x214>
 80017a8:	2e0f      	cmp	r6, #15
 80017aa:	d806      	bhi.n	80017ba <_Unwind_VRS_Pop+0x18a>
 80017ac:	a822      	add	r0, sp, #136	; 0x88
 80017ae:	9301      	str	r3, [sp, #4]
 80017b0:	f000 f87a 	bl	80018a8 <__gnu_Unwind_Save_VFP_D>
 80017b4:	9b01      	ldr	r3, [sp, #4]
 80017b6:	2f00      	cmp	r7, #0
 80017b8:	d0b6      	beq.n	8001728 <_Unwind_VRS_Pop+0xf8>
 80017ba:	a802      	add	r0, sp, #8
 80017bc:	9301      	str	r3, [sp, #4]
 80017be:	f000 f87b 	bl	80018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 80017c2:	9b01      	ldr	r3, [sp, #4]
 80017c4:	f1c6 0210 	rsb	r2, r6, #16
 80017c8:	e7b0      	b.n	800172c <_Unwind_VRS_Pop+0xfc>
 80017ca:	f022 0101 	bic.w	r1, r2, #1
 80017ce:	2b05      	cmp	r3, #5
 80017d0:	6021      	str	r1, [r4, #0]
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	4620      	mov	r0, r4
 80017d6:	d03b      	beq.n	8001850 <_Unwind_VRS_Pop+0x220>
 80017d8:	f022 0203 	bic.w	r2, r2, #3
 80017dc:	f840 2b48 	str.w	r2, [r0], #72
 80017e0:	f000 f85a 	bl	8001898 <__gnu_Unwind_Save_VFP>
 80017e4:	9b01      	ldr	r3, [sp, #4]
 80017e6:	e7d8      	b.n	800179a <_Unwind_VRS_Pop+0x16a>
 80017e8:	a822      	add	r0, sp, #136	; 0x88
 80017ea:	f000 f859 	bl	80018a0 <__gnu_Unwind_Restore_VFP_D>
 80017ee:	e7c7      	b.n	8001780 <_Unwind_VRS_Pop+0x150>
 80017f0:	2f10      	cmp	r7, #16
 80017f2:	d9ce      	bls.n	8001792 <_Unwind_VRS_Pop+0x162>
 80017f4:	3f10      	subs	r7, #16
 80017f6:	e7cd      	b.n	8001794 <_Unwind_VRS_Pop+0x164>
 80017f8:	f023 0310 	bic.w	r3, r3, #16
 80017fc:	6023      	str	r3, [r4, #0]
 80017fe:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001802:	9201      	str	r2, [sp, #4]
 8001804:	f000 f8aa 	bl	800195c <__gnu_Unwind_Save_WMMXC>
 8001808:	9a01      	ldr	r2, [sp, #4]
 800180a:	e72f      	b.n	800166c <_Unwind_VRS_Pop+0x3c>
 800180c:	3104      	adds	r1, #4
 800180e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001810:	a822      	add	r0, sp, #136	; 0x88
 8001812:	f000 f83d 	bl	8001890 <__gnu_Unwind_Restore_VFP>
 8001816:	e7b7      	b.n	8001788 <_Unwind_VRS_Pop+0x158>
 8001818:	2f00      	cmp	r7, #0
 800181a:	d199      	bne.n	8001750 <_Unwind_VRS_Pop+0x120>
 800181c:	4601      	mov	r1, r0
 800181e:	e7aa      	b.n	8001776 <_Unwind_VRS_Pop+0x146>
 8001820:	f023 0308 	bic.w	r3, r3, #8
 8001824:	6023      	str	r3, [r4, #0]
 8001826:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800182a:	f000 f86b 	bl	8001904 <__gnu_Unwind_Save_WMMXD>
 800182e:	e742      	b.n	80016b6 <_Unwind_VRS_Pop+0x86>
 8001830:	4620      	mov	r0, r4
 8001832:	f022 0204 	bic.w	r2, r2, #4
 8001836:	f840 2bd0 	str.w	r2, [r0], #208
 800183a:	9301      	str	r3, [sp, #4]
 800183c:	f000 f83c 	bl	80018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001840:	9b01      	ldr	r3, [sp, #4]
 8001842:	e7af      	b.n	80017a4 <_Unwind_VRS_Pop+0x174>
 8001844:	a822      	add	r0, sp, #136	; 0x88
 8001846:	9301      	str	r3, [sp, #4]
 8001848:	f000 f826 	bl	8001898 <__gnu_Unwind_Save_VFP>
 800184c:	9b01      	ldr	r3, [sp, #4]
 800184e:	e7b9      	b.n	80017c4 <_Unwind_VRS_Pop+0x194>
 8001850:	f041 0102 	orr.w	r1, r1, #2
 8001854:	f840 1b48 	str.w	r1, [r0], #72
 8001858:	f000 f826 	bl	80018a8 <__gnu_Unwind_Save_VFP_D>
 800185c:	9b01      	ldr	r3, [sp, #4]
 800185e:	e79c      	b.n	800179a <_Unwind_VRS_Pop+0x16a>
 8001860:	2b01      	cmp	r3, #1
 8001862:	d003      	beq.n	800186c <_Unwind_VRS_Pop+0x23c>
 8001864:	2e0f      	cmp	r6, #15
 8001866:	f63f af5f 	bhi.w	8001728 <_Unwind_VRS_Pop+0xf8>
 800186a:	e79f      	b.n	80017ac <_Unwind_VRS_Pop+0x17c>
 800186c:	a822      	add	r0, sp, #136	; 0x88
 800186e:	9301      	str	r3, [sp, #4]
 8001870:	f000 f812 	bl	8001898 <__gnu_Unwind_Save_VFP>
 8001874:	9b01      	ldr	r3, [sp, #4]
 8001876:	e757      	b.n	8001728 <_Unwind_VRS_Pop+0xf8>

08001878 <__restore_core_regs>:
 8001878:	f100 0134 	add.w	r1, r0, #52	; 0x34
 800187c:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 8001880:	469c      	mov	ip, r3
 8001882:	46a6      	mov	lr, r4
 8001884:	f84c 5d04 	str.w	r5, [ip, #-4]!
 8001888:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 800188c:	46e5      	mov	sp, ip
 800188e:	bd00      	pop	{pc}

08001890 <__gnu_Unwind_Restore_VFP>:
 8001890:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop

08001898 <__gnu_Unwind_Save_VFP>:
 8001898:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop

080018a0 <__gnu_Unwind_Restore_VFP_D>:
 80018a0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop

080018a8 <__gnu_Unwind_Save_VFP_D>:
 80018a8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop

080018b0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018b0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop

080018b8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018b8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop

080018c0 <__gnu_Unwind_Restore_WMMXD>:
 80018c0:	ecf0 0102 	ldfe	f0, [r0], #8
 80018c4:	ecf0 1102 	ldfe	f1, [r0], #8
 80018c8:	ecf0 2102 	ldfe	f2, [r0], #8
 80018cc:	ecf0 3102 	ldfe	f3, [r0], #8
 80018d0:	ecf0 4102 	ldfe	f4, [r0], #8
 80018d4:	ecf0 5102 	ldfe	f5, [r0], #8
 80018d8:	ecf0 6102 	ldfe	f6, [r0], #8
 80018dc:	ecf0 7102 	ldfe	f7, [r0], #8
 80018e0:	ecf0 8102 	ldfp	f0, [r0], #8
 80018e4:	ecf0 9102 	ldfp	f1, [r0], #8
 80018e8:	ecf0 a102 	ldfp	f2, [r0], #8
 80018ec:	ecf0 b102 	ldfp	f3, [r0], #8
 80018f0:	ecf0 c102 	ldfp	f4, [r0], #8
 80018f4:	ecf0 d102 	ldfp	f5, [r0], #8
 80018f8:	ecf0 e102 	ldfp	f6, [r0], #8
 80018fc:	ecf0 f102 	ldfp	f7, [r0], #8
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop

08001904 <__gnu_Unwind_Save_WMMXD>:
 8001904:	ece0 0102 	stfe	f0, [r0], #8
 8001908:	ece0 1102 	stfe	f1, [r0], #8
 800190c:	ece0 2102 	stfe	f2, [r0], #8
 8001910:	ece0 3102 	stfe	f3, [r0], #8
 8001914:	ece0 4102 	stfe	f4, [r0], #8
 8001918:	ece0 5102 	stfe	f5, [r0], #8
 800191c:	ece0 6102 	stfe	f6, [r0], #8
 8001920:	ece0 7102 	stfe	f7, [r0], #8
 8001924:	ece0 8102 	stfp	f0, [r0], #8
 8001928:	ece0 9102 	stfp	f1, [r0], #8
 800192c:	ece0 a102 	stfp	f2, [r0], #8
 8001930:	ece0 b102 	stfp	f3, [r0], #8
 8001934:	ece0 c102 	stfp	f4, [r0], #8
 8001938:	ece0 d102 	stfp	f5, [r0], #8
 800193c:	ece0 e102 	stfp	f6, [r0], #8
 8001940:	ece0 f102 	stfp	f7, [r0], #8
 8001944:	4770      	bx	lr
 8001946:	bf00      	nop

08001948 <__gnu_Unwind_Restore_WMMXC>:
 8001948:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 800194c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001950:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001954:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop

0800195c <__gnu_Unwind_Save_WMMXC>:
 800195c:	fca0 8101 	stc2	1, cr8, [r0], #4
 8001960:	fca0 9101 	stc2	1, cr9, [r0], #4
 8001964:	fca0 a101 	stc2	1, cr10, [r0], #4
 8001968:	fca0 b101 	stc2	1, cr11, [r0], #4
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop

08001970 <_Unwind_RaiseException>:
 8001970:	46ec      	mov	ip, sp
 8001972:	b500      	push	{lr}
 8001974:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001978:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 800197c:	f04f 0300 	mov.w	r3, #0
 8001980:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001984:	a901      	add	r1, sp, #4
 8001986:	f7ff fbf3 	bl	8001170 <__gnu_Unwind_RaiseException>
 800198a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 800198e:	b012      	add	sp, #72	; 0x48
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop

08001994 <_Unwind_Resume>:
 8001994:	46ec      	mov	ip, sp
 8001996:	b500      	push	{lr}
 8001998:	e92d 5000 	stmdb	sp!, {ip, lr}
 800199c:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019a8:	a901      	add	r1, sp, #4
 80019aa:	f7ff fc1b 	bl	80011e4 <__gnu_Unwind_Resume>
 80019ae:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019b2:	b012      	add	sp, #72	; 0x48
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop

080019b8 <_Unwind_Resume_or_Rethrow>:
 80019b8:	46ec      	mov	ip, sp
 80019ba:	b500      	push	{lr}
 80019bc:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019c0:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019cc:	a901      	add	r1, sp, #4
 80019ce:	f7ff fc2b 	bl	8001228 <__gnu_Unwind_Resume_or_Rethrow>
 80019d2:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019d6:	b012      	add	sp, #72	; 0x48
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop

080019dc <_Unwind_ForcedUnwind>:
 80019dc:	46ec      	mov	ip, sp
 80019de:	b500      	push	{lr}
 80019e0:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019e4:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019e8:	f04f 0300 	mov.w	r3, #0
 80019ec:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019f0:	ab01      	add	r3, sp, #4
 80019f2:	f7ff fbed 	bl	80011d0 <__gnu_Unwind_ForcedUnwind>
 80019f6:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019fa:	b012      	add	sp, #72	; 0x48
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop

08001a00 <_Unwind_Backtrace>:
 8001a00:	46ec      	mov	ip, sp
 8001a02:	b500      	push	{lr}
 8001a04:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a08:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a0c:	f04f 0300 	mov.w	r3, #0
 8001a10:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a14:	aa01      	add	r2, sp, #4
 8001a16:	f7ff fc65 	bl	80012e4 <__gnu_Unwind_Backtrace>
 8001a1a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a1e:	b012      	add	sp, #72	; 0x48
 8001a20:	4770      	bx	lr
 8001a22:	bf00      	nop

08001a24 <next_unwind_byte>:
 8001a24:	7a02      	ldrb	r2, [r0, #8]
 8001a26:	b91a      	cbnz	r2, 8001a30 <next_unwind_byte+0xc>
 8001a28:	7a43      	ldrb	r3, [r0, #9]
 8001a2a:	b943      	cbnz	r3, 8001a3e <next_unwind_byte+0x1a>
 8001a2c:	20b0      	movs	r0, #176	; 0xb0
 8001a2e:	4770      	bx	lr
 8001a30:	6803      	ldr	r3, [r0, #0]
 8001a32:	3a01      	subs	r2, #1
 8001a34:	7202      	strb	r2, [r0, #8]
 8001a36:	021a      	lsls	r2, r3, #8
 8001a38:	6002      	str	r2, [r0, #0]
 8001a3a:	0e18      	lsrs	r0, r3, #24
 8001a3c:	4770      	bx	lr
 8001a3e:	6842      	ldr	r2, [r0, #4]
 8001a40:	3b01      	subs	r3, #1
 8001a42:	b410      	push	{r4}
 8001a44:	7243      	strb	r3, [r0, #9]
 8001a46:	6813      	ldr	r3, [r2, #0]
 8001a48:	2103      	movs	r1, #3
 8001a4a:	1d14      	adds	r4, r2, #4
 8001a4c:	7201      	strb	r1, [r0, #8]
 8001a4e:	021a      	lsls	r2, r3, #8
 8001a50:	6044      	str	r4, [r0, #4]
 8001a52:	6002      	str	r2, [r0, #0]
 8001a54:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a58:	0e18      	lsrs	r0, r3, #24
 8001a5a:	4770      	bx	lr

08001a5c <_Unwind_GetGR.constprop.0>:
 8001a5c:	b500      	push	{lr}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	aa03      	add	r2, sp, #12
 8001a62:	2300      	movs	r3, #0
 8001a64:	9200      	str	r2, [sp, #0]
 8001a66:	4619      	mov	r1, r3
 8001a68:	220c      	movs	r2, #12
 8001a6a:	f7ff fbed 	bl	8001248 <_Unwind_VRS_Get>
 8001a6e:	9803      	ldr	r0, [sp, #12]
 8001a70:	b005      	add	sp, #20
 8001a72:	f85d fb04 	ldr.w	pc, [sp], #4
 8001a76:	bf00      	nop

08001a78 <unwind_UCB_from_context>:
 8001a78:	e7f0      	b.n	8001a5c <_Unwind_GetGR.constprop.0>
 8001a7a:	bf00      	nop

08001a7c <__gnu_unwind_execute>:
 8001a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001a80:	4606      	mov	r6, r0
 8001a82:	b085      	sub	sp, #20
 8001a84:	460f      	mov	r7, r1
 8001a86:	f04f 0800 	mov.w	r8, #0
 8001a8a:	4638      	mov	r0, r7
 8001a8c:	f7ff ffca 	bl	8001a24 <next_unwind_byte>
 8001a90:	28b0      	cmp	r0, #176	; 0xb0
 8001a92:	4604      	mov	r4, r0
 8001a94:	d023      	beq.n	8001ade <__gnu_unwind_execute+0x62>
 8001a96:	0605      	lsls	r5, r0, #24
 8001a98:	d427      	bmi.n	8001aea <__gnu_unwind_execute+0x6e>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	f10d 090c 	add.w	r9, sp, #12
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	0085      	lsls	r5, r0, #2
 8001aa4:	220d      	movs	r2, #13
 8001aa6:	f8cd 9000 	str.w	r9, [sp]
 8001aaa:	4630      	mov	r0, r6
 8001aac:	f7ff fbcc 	bl	8001248 <_Unwind_VRS_Get>
 8001ab0:	b2ed      	uxtb	r5, r5
 8001ab2:	9b03      	ldr	r3, [sp, #12]
 8001ab4:	f8cd 9000 	str.w	r9, [sp]
 8001ab8:	0660      	lsls	r0, r4, #25
 8001aba:	f105 0504 	add.w	r5, r5, #4
 8001abe:	bf4c      	ite	mi
 8001ac0:	1b5d      	submi	r5, r3, r5
 8001ac2:	18ed      	addpl	r5, r5, r3
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	220d      	movs	r2, #13
 8001aca:	4630      	mov	r0, r6
 8001acc:	9503      	str	r5, [sp, #12]
 8001ace:	f7ff fbe1 	bl	8001294 <_Unwind_VRS_Set>
 8001ad2:	4638      	mov	r0, r7
 8001ad4:	f7ff ffa6 	bl	8001a24 <next_unwind_byte>
 8001ad8:	28b0      	cmp	r0, #176	; 0xb0
 8001ada:	4604      	mov	r4, r0
 8001adc:	d1db      	bne.n	8001a96 <__gnu_unwind_execute+0x1a>
 8001ade:	f1b8 0f00 	cmp.w	r8, #0
 8001ae2:	f000 8095 	beq.w	8001c10 <__gnu_unwind_execute+0x194>
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	e01c      	b.n	8001b24 <__gnu_unwind_execute+0xa8>
 8001aea:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001aee:	2b80      	cmp	r3, #128	; 0x80
 8001af0:	d05d      	beq.n	8001bae <__gnu_unwind_execute+0x132>
 8001af2:	2b90      	cmp	r3, #144	; 0x90
 8001af4:	d019      	beq.n	8001b2a <__gnu_unwind_execute+0xae>
 8001af6:	2ba0      	cmp	r3, #160	; 0xa0
 8001af8:	d02c      	beq.n	8001b54 <__gnu_unwind_execute+0xd8>
 8001afa:	2bb0      	cmp	r3, #176	; 0xb0
 8001afc:	d03f      	beq.n	8001b7e <__gnu_unwind_execute+0x102>
 8001afe:	2bc0      	cmp	r3, #192	; 0xc0
 8001b00:	d06c      	beq.n	8001bdc <__gnu_unwind_execute+0x160>
 8001b02:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b06:	2bd0      	cmp	r3, #208	; 0xd0
 8001b08:	d10b      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b0a:	f000 0207 	and.w	r2, r0, #7
 8001b0e:	3201      	adds	r2, #1
 8001b10:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b14:	2305      	movs	r3, #5
 8001b16:	2101      	movs	r1, #1
 8001b18:	4630      	mov	r0, r6
 8001b1a:	f7ff fd89 	bl	8001630 <_Unwind_VRS_Pop>
 8001b1e:	2800      	cmp	r0, #0
 8001b20:	d0b3      	beq.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b22:	2009      	movs	r0, #9
 8001b24:	b005      	add	sp, #20
 8001b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b2a:	f000 030d 	and.w	r3, r0, #13
 8001b2e:	2b0d      	cmp	r3, #13
 8001b30:	d0f7      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b32:	ad03      	add	r5, sp, #12
 8001b34:	2300      	movs	r3, #0
 8001b36:	f000 020f 	and.w	r2, r0, #15
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	9500      	str	r5, [sp, #0]
 8001b3e:	4630      	mov	r0, r6
 8001b40:	f7ff fb82 	bl	8001248 <_Unwind_VRS_Get>
 8001b44:	2300      	movs	r3, #0
 8001b46:	9500      	str	r5, [sp, #0]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	220d      	movs	r2, #13
 8001b4c:	4630      	mov	r0, r6
 8001b4e:	f7ff fba1 	bl	8001294 <_Unwind_VRS_Set>
 8001b52:	e79a      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b54:	43c2      	mvns	r2, r0
 8001b56:	f002 0307 	and.w	r3, r2, #7
 8001b5a:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001b5e:	411a      	asrs	r2, r3
 8001b60:	0701      	lsls	r1, r0, #28
 8001b62:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001b66:	f04f 0300 	mov.w	r3, #0
 8001b6a:	bf48      	it	mi
 8001b6c:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001b70:	4619      	mov	r1, r3
 8001b72:	4630      	mov	r0, r6
 8001b74:	f7ff fd5c 	bl	8001630 <_Unwind_VRS_Pop>
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	d1d2      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b7c:	e785      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001b7e:	28b1      	cmp	r0, #177	; 0xb1
 8001b80:	d057      	beq.n	8001c32 <__gnu_unwind_execute+0x1b6>
 8001b82:	28b2      	cmp	r0, #178	; 0xb2
 8001b84:	d068      	beq.n	8001c58 <__gnu_unwind_execute+0x1dc>
 8001b86:	28b3      	cmp	r0, #179	; 0xb3
 8001b88:	f000 8095 	beq.w	8001cb6 <__gnu_unwind_execute+0x23a>
 8001b8c:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001b90:	2bb4      	cmp	r3, #180	; 0xb4
 8001b92:	d0c6      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001b94:	f000 0207 	and.w	r2, r0, #7
 8001b98:	3201      	adds	r2, #1
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4630      	mov	r0, r6
 8001ba4:	f7ff fd44 	bl	8001630 <_Unwind_VRS_Pop>
 8001ba8:	2800      	cmp	r0, #0
 8001baa:	d1ba      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bac:	e76d      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001bae:	4638      	mov	r0, r7
 8001bb0:	f7ff ff38 	bl	8001a24 <next_unwind_byte>
 8001bb4:	0224      	lsls	r4, r4, #8
 8001bb6:	4304      	orrs	r4, r0
 8001bb8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001bbc:	d0b1      	beq.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bbe:	0124      	lsls	r4, r4, #4
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	b2a2      	uxth	r2, r4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4630      	mov	r0, r6
 8001bc8:	f7ff fd32 	bl	8001630 <_Unwind_VRS_Pop>
 8001bcc:	2800      	cmp	r0, #0
 8001bce:	d1a8      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bd0:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001bd4:	bf18      	it	ne
 8001bd6:	f04f 0801 	movne.w	r8, #1
 8001bda:	e756      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001bdc:	28c6      	cmp	r0, #198	; 0xc6
 8001bde:	d07d      	beq.n	8001cdc <__gnu_unwind_execute+0x260>
 8001be0:	28c7      	cmp	r0, #199	; 0xc7
 8001be2:	f000 8086 	beq.w	8001cf2 <__gnu_unwind_execute+0x276>
 8001be6:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001bea:	2bc0      	cmp	r3, #192	; 0xc0
 8001bec:	f000 8094 	beq.w	8001d18 <__gnu_unwind_execute+0x29c>
 8001bf0:	28c8      	cmp	r0, #200	; 0xc8
 8001bf2:	f000 809f 	beq.w	8001d34 <__gnu_unwind_execute+0x2b8>
 8001bf6:	28c9      	cmp	r0, #201	; 0xc9
 8001bf8:	d193      	bne.n	8001b22 <__gnu_unwind_execute+0xa6>
 8001bfa:	4638      	mov	r0, r7
 8001bfc:	f7ff ff12 	bl	8001a24 <next_unwind_byte>
 8001c00:	0302      	lsls	r2, r0, #12
 8001c02:	f000 000f 	and.w	r0, r0, #15
 8001c06:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c0a:	3001      	adds	r0, #1
 8001c0c:	4302      	orrs	r2, r0
 8001c0e:	e781      	b.n	8001b14 <__gnu_unwind_execute+0x98>
 8001c10:	ac03      	add	r4, sp, #12
 8001c12:	4643      	mov	r3, r8
 8001c14:	220e      	movs	r2, #14
 8001c16:	4641      	mov	r1, r8
 8001c18:	9400      	str	r4, [sp, #0]
 8001c1a:	4630      	mov	r0, r6
 8001c1c:	f7ff fb14 	bl	8001248 <_Unwind_VRS_Get>
 8001c20:	9400      	str	r4, [sp, #0]
 8001c22:	4630      	mov	r0, r6
 8001c24:	4643      	mov	r3, r8
 8001c26:	220f      	movs	r2, #15
 8001c28:	4641      	mov	r1, r8
 8001c2a:	f7ff fb33 	bl	8001294 <_Unwind_VRS_Set>
 8001c2e:	4640      	mov	r0, r8
 8001c30:	e778      	b.n	8001b24 <__gnu_unwind_execute+0xa8>
 8001c32:	4638      	mov	r0, r7
 8001c34:	f7ff fef6 	bl	8001a24 <next_unwind_byte>
 8001c38:	2800      	cmp	r0, #0
 8001c3a:	f43f af72 	beq.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c3e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c42:	f47f af6e 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c46:	4602      	mov	r2, r0
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4630      	mov	r0, r6
 8001c4c:	f7ff fcf0 	bl	8001630 <_Unwind_VRS_Pop>
 8001c50:	2800      	cmp	r0, #0
 8001c52:	f47f af66 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001c56:	e718      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001c58:	2300      	movs	r3, #0
 8001c5a:	f10d 090c 	add.w	r9, sp, #12
 8001c5e:	220d      	movs	r2, #13
 8001c60:	4619      	mov	r1, r3
 8001c62:	f8cd 9000 	str.w	r9, [sp]
 8001c66:	4630      	mov	r0, r6
 8001c68:	f7ff faee 	bl	8001248 <_Unwind_VRS_Get>
 8001c6c:	4638      	mov	r0, r7
 8001c6e:	f7ff fed9 	bl	8001a24 <next_unwind_byte>
 8001c72:	0602      	lsls	r2, r0, #24
 8001c74:	f04f 0402 	mov.w	r4, #2
 8001c78:	d50c      	bpl.n	8001c94 <__gnu_unwind_execute+0x218>
 8001c7a:	9b03      	ldr	r3, [sp, #12]
 8001c7c:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001c80:	40a0      	lsls	r0, r4
 8001c82:	4403      	add	r3, r0
 8001c84:	4638      	mov	r0, r7
 8001c86:	9303      	str	r3, [sp, #12]
 8001c88:	f7ff fecc 	bl	8001a24 <next_unwind_byte>
 8001c8c:	0603      	lsls	r3, r0, #24
 8001c8e:	f104 0407 	add.w	r4, r4, #7
 8001c92:	d4f2      	bmi.n	8001c7a <__gnu_unwind_execute+0x1fe>
 8001c94:	9b03      	ldr	r3, [sp, #12]
 8001c96:	f8cd 9000 	str.w	r9, [sp]
 8001c9a:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001c9e:	40a2      	lsls	r2, r4
 8001ca0:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	4414      	add	r4, r2
 8001ca8:	4619      	mov	r1, r3
 8001caa:	220d      	movs	r2, #13
 8001cac:	4630      	mov	r0, r6
 8001cae:	9403      	str	r4, [sp, #12]
 8001cb0:	f7ff faf0 	bl	8001294 <_Unwind_VRS_Set>
 8001cb4:	e6e9      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001cb6:	4638      	mov	r0, r7
 8001cb8:	f7ff feb4 	bl	8001a24 <next_unwind_byte>
 8001cbc:	0301      	lsls	r1, r0, #12
 8001cbe:	f000 000f 	and.w	r0, r0, #15
 8001cc2:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cc6:	1c42      	adds	r2, r0, #1
 8001cc8:	2301      	movs	r3, #1
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	4630      	mov	r0, r6
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f7ff fcae 	bl	8001630 <_Unwind_VRS_Pop>
 8001cd4:	2800      	cmp	r0, #0
 8001cd6:	f47f af24 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001cda:	e6d6      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001cdc:	4638      	mov	r0, r7
 8001cde:	f7ff fea1 	bl	8001a24 <next_unwind_byte>
 8001ce2:	0301      	lsls	r1, r0, #12
 8001ce4:	f000 000f 	and.w	r0, r0, #15
 8001ce8:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001cec:	1c42      	adds	r2, r0, #1
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e7eb      	b.n	8001cca <__gnu_unwind_execute+0x24e>
 8001cf2:	4638      	mov	r0, r7
 8001cf4:	f7ff fe96 	bl	8001a24 <next_unwind_byte>
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	f43f af12 	beq.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001cfe:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d02:	f47f af0e 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d06:	4602      	mov	r2, r0
 8001d08:	2104      	movs	r1, #4
 8001d0a:	4630      	mov	r0, r6
 8001d0c:	f7ff fc90 	bl	8001630 <_Unwind_VRS_Pop>
 8001d10:	2800      	cmp	r0, #0
 8001d12:	f47f af06 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d16:	e6b8      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001d18:	f000 020f 	and.w	r2, r0, #15
 8001d1c:	3201      	adds	r2, #1
 8001d1e:	2303      	movs	r3, #3
 8001d20:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d24:	4619      	mov	r1, r3
 8001d26:	4630      	mov	r0, r6
 8001d28:	f7ff fc82 	bl	8001630 <_Unwind_VRS_Pop>
 8001d2c:	2800      	cmp	r0, #0
 8001d2e:	f47f aef8 	bne.w	8001b22 <__gnu_unwind_execute+0xa6>
 8001d32:	e6aa      	b.n	8001a8a <__gnu_unwind_execute+0xe>
 8001d34:	4638      	mov	r0, r7
 8001d36:	f7ff fe75 	bl	8001a24 <next_unwind_byte>
 8001d3a:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d3e:	f000 030f 	and.w	r3, r0, #15
 8001d42:	3210      	adds	r2, #16
 8001d44:	3301      	adds	r3, #1
 8001d46:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d4a:	e6e3      	b.n	8001b14 <__gnu_unwind_execute+0x98>

08001d4c <__gnu_unwind_frame>:
 8001d4c:	b510      	push	{r4, lr}
 8001d4e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d50:	b084      	sub	sp, #16
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	2003      	movs	r0, #3
 8001d56:	f88d 000c 	strb.w	r0, [sp, #12]
 8001d5a:	79dc      	ldrb	r4, [r3, #7]
 8001d5c:	f88d 400d 	strb.w	r4, [sp, #13]
 8001d60:	0212      	lsls	r2, r2, #8
 8001d62:	3308      	adds	r3, #8
 8001d64:	4608      	mov	r0, r1
 8001d66:	a901      	add	r1, sp, #4
 8001d68:	9201      	str	r2, [sp, #4]
 8001d6a:	9302      	str	r3, [sp, #8]
 8001d6c:	f7ff fe86 	bl	8001a7c <__gnu_unwind_execute>
 8001d70:	b004      	add	sp, #16
 8001d72:	bd10      	pop	{r4, pc}

08001d74 <_Unwind_GetRegionStart>:
 8001d74:	b508      	push	{r3, lr}
 8001d76:	f7ff fe7f 	bl	8001a78 <unwind_UCB_from_context>
 8001d7a:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001d7c:	bd08      	pop	{r3, pc}
 8001d7e:	bf00      	nop

08001d80 <_Unwind_GetLanguageSpecificData>:
 8001d80:	b508      	push	{r3, lr}
 8001d82:	f7ff fe79 	bl	8001a78 <unwind_UCB_from_context>
 8001d86:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001d88:	79c3      	ldrb	r3, [r0, #7]
 8001d8a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001d8e:	3008      	adds	r0, #8
 8001d90:	bd08      	pop	{r3, pc}
 8001d92:	bf00      	nop

08001d94 <_Unwind_GetTextRelBase>:
 8001d94:	b508      	push	{r3, lr}
 8001d96:	f006 fd4e 	bl	8008836 <abort>
 8001d9a:	bf00      	nop

08001d9c <_Unwind_GetDataRelBase>:
 8001d9c:	b508      	push	{r3, lr}
 8001d9e:	f7ff fff9 	bl	8001d94 <_Unwind_GetTextRelBase>
 8001da2:	bf00      	nop

08001da4 <__aeabi_idiv0>:
 8001da4:	4770      	bx	lr
 8001da6:	bf00      	nop

08001da8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001da8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001daa:	4a0e      	ldr	r2, [pc, #56]	; (8001de4 <HAL_InitTick+0x3c>)
 8001dac:	4b0e      	ldr	r3, [pc, #56]	; (8001de8 <HAL_InitTick+0x40>)
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	681b      	ldr	r3, [r3, #0]
{
 8001db2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001db4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001db8:	fbb0 f0f2 	udiv	r0, r0, r2
 8001dbc:	fbb3 f0f0 	udiv	r0, r3, r0
 8001dc0:	f000 fba6 	bl	8002510 <HAL_SYSTICK_Config>
 8001dc4:	b908      	cbnz	r0, 8001dca <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dc6:	2d0f      	cmp	r5, #15
 8001dc8:	d901      	bls.n	8001dce <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001dca:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8001dcc:	bd38      	pop	{r3, r4, r5, pc}
 8001dce:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	4629      	mov	r1, r5
 8001dd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dd8:	f000 fb58 	bl	800248c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <HAL_InitTick+0x44>)
 8001dde:	4620      	mov	r0, r4
 8001de0:	601d      	str	r5, [r3, #0]
 8001de2:	bd38      	pop	{r3, r4, r5, pc}
 8001de4:	20000000 	.word	0x20000000
 8001de8:	20000008 	.word	0x20000008
 8001dec:	20000004 	.word	0x20000004

08001df0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001df0:	4a07      	ldr	r2, [pc, #28]	; (8001e10 <HAL_Init+0x20>)
{
 8001df2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001df4:	6813      	ldr	r3, [r2, #0]
 8001df6:	f043 0310 	orr.w	r3, r3, #16
 8001dfa:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001dfc:	2003      	movs	r0, #3
 8001dfe:	f000 fb33 	bl	8002468 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e02:	2000      	movs	r0, #0
 8001e04:	f7ff ffd0 	bl	8001da8 <HAL_InitTick>
  HAL_MspInit();
 8001e08:	f002 fb24 	bl	8004454 <HAL_MspInit>
}
 8001e0c:	2000      	movs	r0, #0
 8001e0e:	bd08      	pop	{r3, pc}
 8001e10:	40022000 	.word	0x40022000

08001e14 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001e14:	4a03      	ldr	r2, [pc, #12]	; (8001e24 <HAL_IncTick+0x10>)
 8001e16:	4b04      	ldr	r3, [pc, #16]	; (8001e28 <HAL_IncTick+0x14>)
 8001e18:	6811      	ldr	r1, [r2, #0]
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	440b      	add	r3, r1
 8001e1e:	6013      	str	r3, [r2, #0]
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	200006f8 	.word	0x200006f8
 8001e28:	20000000 	.word	0x20000000

08001e2c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001e2c:	4b01      	ldr	r3, [pc, #4]	; (8001e34 <HAL_GetTick+0x8>)
 8001e2e:	6818      	ldr	r0, [r3, #0]
}
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	200006f8 	.word	0x200006f8

08001e38 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e38:	b538      	push	{r3, r4, r5, lr}
 8001e3a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001e3c:	f7ff fff6 	bl	8001e2c <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e40:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001e42:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001e44:	d002      	beq.n	8001e4c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e46:	4b04      	ldr	r3, [pc, #16]	; (8001e58 <HAL_Delay+0x20>)
 8001e48:	781b      	ldrb	r3, [r3, #0]
 8001e4a:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001e4c:	f7ff ffee 	bl	8001e2c <HAL_GetTick>
 8001e50:	1b40      	subs	r0, r0, r5
 8001e52:	4284      	cmp	r4, r0
 8001e54:	d8fa      	bhi.n	8001e4c <HAL_Delay+0x14>
  {
  }
}
 8001e56:	bd38      	pop	{r3, r4, r5, pc}
 8001e58:	20000000 	.word	0x20000000

08001e5c <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001e5c:	2800      	cmp	r0, #0
 8001e5e:	d07c      	beq.n	8001f5a <HAL_CAN_Init+0xfe>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if (hcan->State == HAL_CAN_STATE_RESET)
 8001e60:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8001e64:	b570      	push	{r4, r5, r6, lr}
 8001e66:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d073      	beq.n	8001f54 <HAL_CAN_Init+0xf8>
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001e6c:	6822      	ldr	r2, [r4, #0]
 8001e6e:	6813      	ldr	r3, [r2, #0]
 8001e70:	f023 0302 	bic.w	r3, r3, #2
 8001e74:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e76:	f7ff ffd9 	bl	8001e2c <HAL_GetTick>
 8001e7a:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e7c:	e004      	b.n	8001e88 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e7e:	f7ff ffd5 	bl	8001e2c <HAL_GetTick>
 8001e82:	1b40      	subs	r0, r0, r5
 8001e84:	280a      	cmp	r0, #10
 8001e86:	d85c      	bhi.n	8001f42 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e88:	6823      	ldr	r3, [r4, #0]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	0791      	lsls	r1, r2, #30
 8001e8e:	d4f6      	bmi.n	8001e7e <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001e90:	681a      	ldr	r2, [r3, #0]
 8001e92:	f042 0201 	orr.w	r2, r2, #1
 8001e96:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e98:	f7ff ffc8 	bl	8001e2c <HAL_GetTick>
 8001e9c:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e9e:	e004      	b.n	8001eaa <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ea0:	f7ff ffc4 	bl	8001e2c <HAL_GetTick>
 8001ea4:	1b40      	subs	r0, r0, r5
 8001ea6:	280a      	cmp	r0, #10
 8001ea8:	d84b      	bhi.n	8001f42 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001eaa:	6823      	ldr	r3, [r4, #0]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	07d2      	lsls	r2, r2, #31
 8001eb0:	d5f6      	bpl.n	8001ea0 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001eb2:	7e22      	ldrb	r2, [r4, #24]
 8001eb4:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	bf0c      	ite	eq
 8001eba:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ebe:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001ec2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001ec4:	7e62      	ldrb	r2, [r4, #25]
 8001ec6:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	bf0c      	ite	eq
 8001ecc:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ed0:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001ed4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001ed6:	7ea2      	ldrb	r2, [r4, #26]
 8001ed8:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	bf0c      	ite	eq
 8001ede:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ee2:	f022 0220 	bicne.w	r2, r2, #32
 8001ee6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001ee8:	7ee2      	ldrb	r2, [r4, #27]
 8001eea:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	bf0c      	ite	eq
 8001ef0:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001ef4:	f042 0210 	orrne.w	r2, r2, #16
 8001ef8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001efa:	7f22      	ldrb	r2, [r4, #28]
 8001efc:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	bf0c      	ite	eq
 8001f02:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f06:	f022 0208 	bicne.w	r2, r2, #8
 8001f0a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f0c:	7f62      	ldrb	r2, [r4, #29]
 8001f0e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f10:	681a      	ldr	r2, [r3, #0]
 8001f12:	bf0c      	ite	eq
 8001f14:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f18:	f022 0204 	bicne.w	r2, r2, #4
 8001f1c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f1e:	68a2      	ldr	r2, [r4, #8]
 8001f20:	68e6      	ldr	r6, [r4, #12]
 8001f22:	6925      	ldr	r5, [r4, #16]
 8001f24:	6960      	ldr	r0, [r4, #20]
 8001f26:	6861      	ldr	r1, [r4, #4]
 8001f28:	4332      	orrs	r2, r6
 8001f2a:	432a      	orrs	r2, r5
 8001f2c:	4302      	orrs	r2, r0
 8001f2e:	3901      	subs	r1, #1
 8001f30:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001f32:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f34:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f36:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 8001f38:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f3a:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001f3c:	f884 5020 	strb.w	r5, [r4, #32]
  return HAL_OK;
 8001f40:	bd70      	pop	{r4, r5, r6, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f42:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f44:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f46:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f4a:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 8001f4c:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f4e:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 8001f52:	bd70      	pop	{r4, r5, r6, pc}
    HAL_CAN_MspInit(hcan);
 8001f54:	f002 f81e 	bl	8003f94 <HAL_CAN_MspInit>
 8001f58:	e788      	b.n	8001e6c <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 8001f5a:	2001      	movs	r0, #1
 8001f5c:	4770      	bx	lr
 8001f5e:	bf00      	nop

08001f60 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f60:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001f64:	3b01      	subs	r3, #1
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d905      	bls.n	8001f76 <HAL_CAN_ConfigFilter+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f6a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001f6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f70:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001f72:	2001      	movs	r0, #1
 8001f74:	4770      	bx	lr
  CAN_TypeDef *can_ip = hcan->Instance;
 8001f76:	6803      	ldr	r3, [r0, #0]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001f78:	6948      	ldr	r0, [r1, #20]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f7a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001f7e:	f042 0201 	orr.w	r2, r2, #1
{
 8001f82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001f86:	69ce      	ldr	r6, [r1, #28]
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001f88:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001f8c:	2501      	movs	r5, #1
 8001f8e:	f000 021f 	and.w	r2, r0, #31
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001f92:	f8d3 421c 	ldr.w	r4, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001f96:	fa05 f202 	lsl.w	r2, r5, r2
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001f9a:	43d5      	mvns	r5, r2
 8001f9c:	402c      	ands	r4, r5
 8001f9e:	f8c3 421c 	str.w	r4, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001fa2:	b3b6      	cbz	r6, 8002012 <HAL_CAN_ConfigFilter+0xb2>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001fa4:	2e01      	cmp	r6, #1
 8001fa6:	d115      	bne.n	8001fd4 <HAL_CAN_ConfigFilter+0x74>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001fa8:	f8d3 620c 	ldr.w	r6, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001fac:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001fae:	f8b1 c004 	ldrh.w	ip, [r1, #4]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001fb2:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
 8001fb6:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001fba:	ea42 0006 	orr.w	r0, r2, r6
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001fbe:	688e      	ldr	r6, [r1, #8]
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001fc0:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001fc4:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001fc8:	ea4e 4606 	orr.w	r6, lr, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001fcc:	f8c4 7240 	str.w	r7, [r4, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001fd0:	f8c4 6244 	str.w	r6, [r4, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001fd4:	6988      	ldr	r0, [r1, #24]
 8001fd6:	bba0      	cbnz	r0, 8002042 <HAL_CAN_ConfigFilter+0xe2>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001fd8:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8001fdc:	4028      	ands	r0, r5
 8001fde:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001fe2:	6908      	ldr	r0, [r1, #16]
 8001fe4:	bba8      	cbnz	r0, 8002052 <HAL_CAN_ConfigFilter+0xf2>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001fe6:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8001fea:	4028      	ands	r0, r5
 8001fec:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001ff0:	6a09      	ldr	r1, [r1, #32]
 8001ff2:	2901      	cmp	r1, #1
 8001ff4:	d104      	bne.n	8002000 <HAL_CAN_ConfigFilter+0xa0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001ff6:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002000:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8002004:	f022 0201 	bic.w	r2, r2, #1
 8002008:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    return HAL_OK;
 800200c:	2000      	movs	r0, #0
 800200e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002012:	f8d3 720c 	ldr.w	r7, [r3, #524]	; 0x20c
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002016:	68ce      	ldr	r6, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002018:	f8b1 e004 	ldrh.w	lr, [r1, #4]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800201c:	880c      	ldrh	r4, [r1, #0]
 800201e:	eb03 08c0 	add.w	r8, r3, r0, lsl #3
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002022:	ea05 0007 	and.w	r0, r5, r7
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002026:	688f      	ldr	r7, [r1, #8]
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002028:	f8c3 020c 	str.w	r0, [r3, #524]	; 0x20c
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800202c:	6988      	ldr	r0, [r1, #24]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800202e:	ea4e 4606 	orr.w	r6, lr, r6, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002032:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002036:	f8c8 6240 	str.w	r6, [r8, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800203a:	f8c8 4244 	str.w	r4, [r8, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800203e:	2800      	cmp	r0, #0
 8002040:	d0ca      	beq.n	8001fd8 <HAL_CAN_ConfigFilter+0x78>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002042:	f8d3 0204 	ldr.w	r0, [r3, #516]	; 0x204
 8002046:	4310      	orrs	r0, r2
 8002048:	f8c3 0204 	str.w	r0, [r3, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800204c:	6908      	ldr	r0, [r1, #16]
 800204e:	2800      	cmp	r0, #0
 8002050:	d0c9      	beq.n	8001fe6 <HAL_CAN_ConfigFilter+0x86>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002052:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 8002056:	4310      	orrs	r0, r2
 8002058:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214
 800205c:	e7c8      	b.n	8001ff0 <HAL_CAN_ConfigFilter+0x90>
 800205e:	bf00      	nop

08002060 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002060:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002062:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002066:	2b01      	cmp	r3, #1
 8002068:	d005      	beq.n	8002076 <HAL_CAN_Start+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800206a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800206c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002070:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002072:	2001      	movs	r0, #1
  }
}
 8002074:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002076:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002078:	2302      	movs	r3, #2
 800207a:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800207e:	6813      	ldr	r3, [r2, #0]
 8002080:	f023 0301 	bic.w	r3, r3, #1
 8002084:	6013      	str	r3, [r2, #0]
 8002086:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8002088:	f7ff fed0 	bl	8001e2c <HAL_GetTick>
 800208c:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800208e:	e004      	b.n	800209a <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002090:	f7ff fecc 	bl	8001e2c <HAL_GetTick>
 8002094:	1b40      	subs	r0, r0, r5
 8002096:	280a      	cmp	r0, #10
 8002098:	d807      	bhi.n	80020aa <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800209a:	6823      	ldr	r3, [r4, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f013 0301 	ands.w	r3, r3, #1
 80020a2:	d1f5      	bne.n	8002090 <HAL_CAN_Start+0x30>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80020a4:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 80020a6:	4618      	mov	r0, r3
 80020a8:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 80020ac:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80020ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020b2:	6263      	str	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 80020b4:	2001      	movs	r0, #1
        hcan->State = HAL_CAN_STATE_ERROR;
 80020b6:	f884 2020 	strb.w	r2, [r4, #32]
        return HAL_ERROR;
 80020ba:	bd38      	pop	{r3, r4, r5, pc}

080020bc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80020bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80020c0:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80020c4:	3c01      	subs	r4, #1
 80020c6:	2c01      	cmp	r4, #1
 80020c8:	d906      	bls.n	80020d8 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80020ca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80020cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020d0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80020d2:	2001      	movs	r0, #1
  }
}
 80020d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80020d8:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80020da:	2900      	cmp	r1, #0
 80020dc:	d05a      	beq.n	8002194 <HAL_CAN_GetRxMessage+0xd8>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80020de:	692c      	ldr	r4, [r5, #16]
 80020e0:	07a4      	lsls	r4, r4, #30
 80020e2:	d05a      	beq.n	800219a <HAL_CAN_GetRxMessage+0xde>
 80020e4:	010c      	lsls	r4, r1, #4
 80020e6:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80020e8:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80020ec:	f007 0704 	and.w	r7, r7, #4
 80020f0:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80020f2:	2f00      	cmp	r7, #0
 80020f4:	d15f      	bne.n	80021b6 <HAL_CAN_GetRxMessage+0xfa>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80020f6:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80020fa:	0d7f      	lsrs	r7, r7, #21
 80020fc:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 80020fe:	f8d6 c1b0 	ldr.w	ip, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002102:	f8d6 e1b4 	ldr.w	lr, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002106:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800210a:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800210e:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8002110:	f3cc 0c40 	ubfx	ip, ip, #1, #1
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002114:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8002118:	f8c2 c00c 	str.w	ip, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800211c:	f00e 050f 	and.w	r5, lr, #15
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002120:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002124:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002126:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002128:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800212a:	6156      	str	r6, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800212c:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002130:	6802      	ldr	r2, [r0, #0]
 8002132:	4422      	add	r2, r4
 8002134:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002138:	0a12      	lsrs	r2, r2, #8
 800213a:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800213c:	6802      	ldr	r2, [r0, #0]
 800213e:	4422      	add	r2, r4
 8002140:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002144:	0c12      	lsrs	r2, r2, #16
 8002146:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002148:	6802      	ldr	r2, [r0, #0]
 800214a:	4422      	add	r2, r4
 800214c:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002150:	0e12      	lsrs	r2, r2, #24
 8002152:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002154:	6802      	ldr	r2, [r0, #0]
 8002156:	4422      	add	r2, r4
 8002158:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800215c:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800215e:	6802      	ldr	r2, [r0, #0]
 8002160:	4422      	add	r2, r4
 8002162:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002166:	0a12      	lsrs	r2, r2, #8
 8002168:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800216a:	6802      	ldr	r2, [r0, #0]
 800216c:	4422      	add	r2, r4
 800216e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002172:	0c12      	lsrs	r2, r2, #16
 8002174:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002176:	6802      	ldr	r2, [r0, #0]
 8002178:	4414      	add	r4, r2
 800217a:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 800217e:	0e12      	lsrs	r2, r2, #24
 8002180:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002182:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002184:	b981      	cbnz	r1, 80021a8 <HAL_CAN_GetRxMessage+0xec>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002186:	68d3      	ldr	r3, [r2, #12]
 8002188:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 800218c:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800218e:	60d3      	str	r3, [r2, #12]
 8002190:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002194:	68ec      	ldr	r4, [r5, #12]
 8002196:	07a6      	lsls	r6, r4, #30
 8002198:	d1a4      	bne.n	80020e4 <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800219a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800219c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021a0:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 80021a2:	2001      	movs	r0, #1
 80021a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80021a8:	6913      	ldr	r3, [r2, #16]
 80021aa:	f043 0320 	orr.w	r3, r3, #32
 80021ae:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 80021b0:	2000      	movs	r0, #0
 80021b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80021b6:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80021ba:	08ff      	lsrs	r7, r7, #3
 80021bc:	6057      	str	r7, [r2, #4]
 80021be:	e79e      	b.n	80020fe <HAL_CAN_GetRxMessage+0x42>

080021c0 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80021c0:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80021c4:	3b01      	subs	r3, #1
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d905      	bls.n	80021d6 <HAL_CAN_ActivateNotification+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021ca:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021d0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80021d2:	2001      	movs	r0, #1
  }
}
 80021d4:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80021d6:	6802      	ldr	r2, [r0, #0]
 80021d8:	6953      	ldr	r3, [r2, #20]
 80021da:	4319      	orrs	r1, r3
 80021dc:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80021de:	2000      	movs	r0, #0
 80021e0:	4770      	bx	lr
 80021e2:	bf00      	nop

080021e4 <HAL_CAN_TxMailbox0CompleteCallback>:
 80021e4:	4770      	bx	lr
 80021e6:	bf00      	nop

080021e8 <HAL_CAN_TxMailbox1CompleteCallback>:
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop

080021ec <HAL_CAN_TxMailbox2CompleteCallback>:
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop

080021f0 <HAL_CAN_TxMailbox0AbortCallback>:
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop

080021f4 <HAL_CAN_TxMailbox1AbortCallback>:
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop

080021f8 <HAL_CAN_TxMailbox2AbortCallback>:
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop

080021fc <HAL_CAN_RxFifo0FullCallback>:
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop

08002200 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8002200:	4770      	bx	lr
 8002202:	bf00      	nop

08002204 <HAL_CAN_RxFifo1FullCallback>:
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop

08002208 <HAL_CAN_SleepCallback>:
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop

0800220c <HAL_CAN_WakeUpFromRxMsgCallback>:
 800220c:	4770      	bx	lr
 800220e:	bf00      	nop

08002210 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop

08002214 <HAL_CAN_IRQHandler>:
{
 8002214:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002218:	6803      	ldr	r3, [r0, #0]
 800221a:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800221c:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002220:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002222:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002226:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800222a:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800222e:	f014 0501 	ands.w	r5, r4, #1
{
 8002232:	4606      	mov	r6, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002234:	d025      	beq.n	8002282 <HAL_CAN_IRQHandler+0x6e>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002236:	f017 0501 	ands.w	r5, r7, #1
 800223a:	f040 809f 	bne.w	800237c <HAL_CAN_IRQHandler+0x168>
 800223e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002242:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002246:	05f8      	lsls	r0, r7, #23
 8002248:	d50d      	bpl.n	8002266 <HAL_CAN_IRQHandler+0x52>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800224a:	6833      	ldr	r3, [r6, #0]
 800224c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002250:	6098      	str	r0, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002252:	05bb      	lsls	r3, r7, #22
 8002254:	f100 80ca 	bmi.w	80023ec <HAL_CAN_IRQHandler+0x1d8>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002258:	0578      	lsls	r0, r7, #21
 800225a:	f100 80da 	bmi.w	8002412 <HAL_CAN_IRQHandler+0x1fe>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800225e:	053b      	lsls	r3, r7, #20
 8002260:	f140 80eb 	bpl.w	800243a <HAL_CAN_IRQHandler+0x226>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002264:	460d      	mov	r5, r1
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002266:	03f8      	lsls	r0, r7, #15
 8002268:	d50b      	bpl.n	8002282 <HAL_CAN_IRQHandler+0x6e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800226a:	6833      	ldr	r3, [r6, #0]
 800226c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002270:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002272:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002274:	f100 80b6 	bmi.w	80023e4 <HAL_CAN_IRQHandler+0x1d0>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002278:	037a      	lsls	r2, r7, #13
 800227a:	f140 80cc 	bpl.w	8002416 <HAL_CAN_IRQHandler+0x202>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800227e:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002282:	0727      	lsls	r7, r4, #28
 8002284:	d502      	bpl.n	800228c <HAL_CAN_IRQHandler+0x78>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002286:	f01b 0f10 	tst.w	fp, #16
 800228a:	d171      	bne.n	8002370 <HAL_CAN_IRQHandler+0x15c>
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800228c:	0760      	lsls	r0, r4, #29
 800228e:	d503      	bpl.n	8002298 <HAL_CAN_IRQHandler+0x84>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002290:	f01b 0f08 	tst.w	fp, #8
 8002294:	f040 8082 	bne.w	800239c <HAL_CAN_IRQHandler+0x188>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002298:	07a1      	lsls	r1, r4, #30
 800229a:	d504      	bpl.n	80022a6 <HAL_CAN_IRQHandler+0x92>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800229c:	6833      	ldr	r3, [r6, #0]
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	079a      	lsls	r2, r3, #30
 80022a2:	f040 8090 	bne.w	80023c6 <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80022a6:	0663      	lsls	r3, r4, #25
 80022a8:	d502      	bpl.n	80022b0 <HAL_CAN_IRQHandler+0x9c>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80022aa:	f019 0f10 	tst.w	r9, #16
 80022ae:	d159      	bne.n	8002364 <HAL_CAN_IRQHandler+0x150>
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80022b0:	06a7      	lsls	r7, r4, #26
 80022b2:	d503      	bpl.n	80022bc <HAL_CAN_IRQHandler+0xa8>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80022b4:	f019 0f08 	tst.w	r9, #8
 80022b8:	f040 8089 	bne.w	80023ce <HAL_CAN_IRQHandler+0x1ba>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80022bc:	06e0      	lsls	r0, r4, #27
 80022be:	d504      	bpl.n	80022ca <HAL_CAN_IRQHandler+0xb6>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80022c0:	6833      	ldr	r3, [r6, #0]
 80022c2:	691b      	ldr	r3, [r3, #16]
 80022c4:	0799      	lsls	r1, r3, #30
 80022c6:	f040 8089 	bne.w	80023dc <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80022ca:	03a2      	lsls	r2, r4, #14
 80022cc:	d502      	bpl.n	80022d4 <HAL_CAN_IRQHandler+0xc0>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80022ce:	f018 0f10 	tst.w	r8, #16
 80022d2:	d16a      	bne.n	80023aa <HAL_CAN_IRQHandler+0x196>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80022d4:	03e3      	lsls	r3, r4, #15
 80022d6:	d502      	bpl.n	80022de <HAL_CAN_IRQHandler+0xca>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80022d8:	f018 0f08 	tst.w	r8, #8
 80022dc:	d16c      	bne.n	80023b8 <HAL_CAN_IRQHandler+0x1a4>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80022de:	0427      	lsls	r7, r4, #16
 80022e0:	d505      	bpl.n	80022ee <HAL_CAN_IRQHandler+0xda>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80022e2:	f018 0f04 	tst.w	r8, #4
 80022e6:	d10b      	bne.n	8002300 <HAL_CAN_IRQHandler+0xec>
 80022e8:	6833      	ldr	r3, [r6, #0]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80022ea:	2204      	movs	r2, #4
 80022ec:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80022ee:	b12d      	cbz	r5, 80022fc <HAL_CAN_IRQHandler+0xe8>
    hcan->ErrorCode |= errorcode;
 80022f0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80022f2:	431d      	orrs	r5, r3
 80022f4:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80022f6:	4630      	mov	r0, r6
 80022f8:	f7ff ff8a 	bl	8002210 <HAL_CAN_ErrorCallback>
 80022fc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002300:	05e0      	lsls	r0, r4, #23
 8002302:	d504      	bpl.n	800230e <HAL_CAN_IRQHandler+0xfa>
 8002304:	f01a 0f01 	tst.w	sl, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 8002308:	bf18      	it	ne
 800230a:	f045 0501 	orrne.w	r5, r5, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800230e:	05a1      	lsls	r1, r4, #22
 8002310:	d504      	bpl.n	800231c <HAL_CAN_IRQHandler+0x108>
 8002312:	f01a 0f02 	tst.w	sl, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 8002316:	bf18      	it	ne
 8002318:	f045 0502 	orrne.w	r5, r5, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800231c:	0562      	lsls	r2, r4, #21
 800231e:	d504      	bpl.n	800232a <HAL_CAN_IRQHandler+0x116>
 8002320:	f01a 0f04 	tst.w	sl, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8002324:	bf18      	it	ne
 8002326:	f045 0504 	orrne.w	r5, r5, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800232a:	0523      	lsls	r3, r4, #20
 800232c:	d5dc      	bpl.n	80022e8 <HAL_CAN_IRQHandler+0xd4>
 800232e:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 8002332:	d0d9      	beq.n	80022e8 <HAL_CAN_IRQHandler+0xd4>
        switch (esrflags & CAN_ESR_LEC)
 8002334:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8002338:	f000 808d 	beq.w	8002456 <HAL_CAN_IRQHandler+0x242>
 800233c:	d970      	bls.n	8002420 <HAL_CAN_IRQHandler+0x20c>
 800233e:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 8002342:	f000 8085 	beq.w	8002450 <HAL_CAN_IRQHandler+0x23c>
 8002346:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 800234a:	f000 8087 	beq.w	800245c <HAL_CAN_IRQHandler+0x248>
 800234e:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8002352:	d101      	bne.n	8002358 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_BR;
 8002354:	f045 0540 	orr.w	r5, r5, #64	; 0x40
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002358:	6833      	ldr	r3, [r6, #0]
 800235a:	699a      	ldr	r2, [r3, #24]
 800235c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002360:	619a      	str	r2, [r3, #24]
 8002362:	e7c2      	b.n	80022ea <HAL_CAN_IRQHandler+0xd6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002364:	6833      	ldr	r3, [r6, #0]
 8002366:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002368:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800236c:	611a      	str	r2, [r3, #16]
 800236e:	e79f      	b.n	80022b0 <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002370:	6833      	ldr	r3, [r6, #0]
 8002372:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002374:	f445 7500 	orr.w	r5, r5, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002378:	60da      	str	r2, [r3, #12]
 800237a:	e787      	b.n	800228c <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800237c:	2201      	movs	r2, #1
 800237e:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002380:	07bb      	lsls	r3, r7, #30
 8002382:	d437      	bmi.n	80023f4 <HAL_CAN_IRQHandler+0x1e0>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002384:	077d      	lsls	r5, r7, #29
 8002386:	d43d      	bmi.n	8002404 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002388:	f017 0508 	ands.w	r5, r7, #8
 800238c:	d059      	beq.n	8002442 <HAL_CAN_IRQHandler+0x22e>
 800238e:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 8002392:	f44f 5240 	mov.w	r2, #12288	; 0x3000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002396:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 800239a:	e754      	b.n	8002246 <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800239c:	6833      	ldr	r3, [r6, #0]
 800239e:	2208      	movs	r2, #8
 80023a0:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80023a2:	4630      	mov	r0, r6
 80023a4:	f7ff ff2a 	bl	80021fc <HAL_CAN_RxFifo0FullCallback>
 80023a8:	e776      	b.n	8002298 <HAL_CAN_IRQHandler+0x84>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80023aa:	6833      	ldr	r3, [r6, #0]
 80023ac:	2210      	movs	r2, #16
 80023ae:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80023b0:	4630      	mov	r0, r6
 80023b2:	f7ff ff29 	bl	8002208 <HAL_CAN_SleepCallback>
 80023b6:	e78d      	b.n	80022d4 <HAL_CAN_IRQHandler+0xc0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80023b8:	6833      	ldr	r3, [r6, #0]
 80023ba:	2208      	movs	r2, #8
 80023bc:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80023be:	4630      	mov	r0, r6
 80023c0:	f7ff ff24 	bl	800220c <HAL_CAN_WakeUpFromRxMsgCallback>
 80023c4:	e78b      	b.n	80022de <HAL_CAN_IRQHandler+0xca>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80023c6:	4630      	mov	r0, r6
 80023c8:	f001 fcda 	bl	8003d80 <HAL_CAN_RxFifo0MsgPendingCallback>
 80023cc:	e76b      	b.n	80022a6 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80023ce:	6833      	ldr	r3, [r6, #0]
 80023d0:	2208      	movs	r2, #8
 80023d2:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80023d4:	4630      	mov	r0, r6
 80023d6:	f7ff ff15 	bl	8002204 <HAL_CAN_RxFifo1FullCallback>
 80023da:	e76f      	b.n	80022bc <HAL_CAN_IRQHandler+0xa8>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80023dc:	4630      	mov	r0, r6
 80023de:	f7ff ff0f 	bl	8002200 <HAL_CAN_RxFifo1MsgPendingCallback>
 80023e2:	e772      	b.n	80022ca <HAL_CAN_IRQHandler+0xb6>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80023e4:	4630      	mov	r0, r6
 80023e6:	f7ff ff01 	bl	80021ec <HAL_CAN_TxMailbox2CompleteCallback>
 80023ea:	e74a      	b.n	8002282 <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80023ec:	4630      	mov	r0, r6
 80023ee:	f7ff fefb 	bl	80021e8 <HAL_CAN_TxMailbox1CompleteCallback>
 80023f2:	e738      	b.n	8002266 <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80023f4:	f7ff fef6 	bl	80021e4 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80023f8:	2500      	movs	r5, #0
 80023fa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002402:	e720      	b.n	8002246 <HAL_CAN_IRQHandler+0x32>
 8002404:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8002408:	f44f 5220 	mov.w	r2, #10240	; 0x2800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800240c:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8002410:	e719      	b.n	8002246 <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002412:	4615      	mov	r5, r2
 8002414:	e727      	b.n	8002266 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002416:	033b      	lsls	r3, r7, #12
 8002418:	d50b      	bpl.n	8002432 <HAL_CAN_IRQHandler+0x21e>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800241a:	f445 3580 	orr.w	r5, r5, #65536	; 0x10000
 800241e:	e730      	b.n	8002282 <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 8002420:	f1ba 0f10 	cmp.w	sl, #16
 8002424:	d01d      	beq.n	8002462 <HAL_CAN_IRQHandler+0x24e>
 8002426:	f1ba 0f20 	cmp.w	sl, #32
 800242a:	d195      	bne.n	8002358 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_FOR;
 800242c:	f045 0510 	orr.w	r5, r5, #16
            break;
 8002430:	e792      	b.n	8002358 <HAL_CAN_IRQHandler+0x144>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002432:	4630      	mov	r0, r6
 8002434:	f7ff fee0 	bl	80021f8 <HAL_CAN_TxMailbox2AbortCallback>
 8002438:	e723      	b.n	8002282 <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800243a:	4630      	mov	r0, r6
 800243c:	f7ff feda 	bl	80021f4 <HAL_CAN_TxMailbox1AbortCallback>
 8002440:	e711      	b.n	8002266 <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002442:	f7ff fed5 	bl	80021f0 <HAL_CAN_TxMailbox0AbortCallback>
 8002446:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800244a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800244e:	e6fa      	b.n	8002246 <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 8002450:	f045 0580 	orr.w	r5, r5, #128	; 0x80
            break;
 8002454:	e780      	b.n	8002358 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002456:	f045 0520 	orr.w	r5, r5, #32
            break;
 800245a:	e77d      	b.n	8002358 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_CRC;
 800245c:	f445 7580 	orr.w	r5, r5, #256	; 0x100
            break;
 8002460:	e77a      	b.n	8002358 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_STF;
 8002462:	f045 0508 	orr.w	r5, r5, #8
            break;
 8002466:	e777      	b.n	8002358 <HAL_CAN_IRQHandler+0x144>

08002468 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002468:	4a07      	ldr	r2, [pc, #28]	; (8002488 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800246a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800246c:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 8002470:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8002472:	0200      	lsls	r0, r0, #8
 8002474:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002478:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800247c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8002480:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8002482:	60d3      	str	r3, [r2, #12]
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	e000ed00 	.word	0xe000ed00

0800248c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800248c:	4b18      	ldr	r3, [pc, #96]	; (80024f0 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800248e:	b470      	push	{r4, r5, r6}
 8002490:	68dc      	ldr	r4, [r3, #12]
 8002492:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002496:	f1c4 0607 	rsb	r6, r4, #7
 800249a:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800249c:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024a0:	bf28      	it	cs
 80024a2:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024a4:	2b06      	cmp	r3, #6
 80024a6:	d917      	bls.n	80024d8 <HAL_NVIC_SetPriority+0x4c>
 80024a8:	3c03      	subs	r4, #3
 80024aa:	2501      	movs	r5, #1
 80024ac:	40a5      	lsls	r5, r4
 80024ae:	3d01      	subs	r5, #1
 80024b0:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024b2:	2301      	movs	r3, #1
 80024b4:	40b3      	lsls	r3, r6
 80024b6:	3b01      	subs	r3, #1
 80024b8:	4019      	ands	r1, r3
 80024ba:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 80024bc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024be:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 80024c2:	db0c      	blt.n	80024de <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c4:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80024c8:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80024cc:	0109      	lsls	r1, r1, #4
 80024ce:	b2c9      	uxtb	r1, r1
 80024d0:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80024d4:	bc70      	pop	{r4, r5, r6}
 80024d6:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d8:	2200      	movs	r2, #0
 80024da:	4614      	mov	r4, r2
 80024dc:	e7e9      	b.n	80024b2 <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024de:	4b05      	ldr	r3, [pc, #20]	; (80024f4 <HAL_NVIC_SetPriority+0x68>)
 80024e0:	f000 000f 	and.w	r0, r0, #15
 80024e4:	0109      	lsls	r1, r1, #4
 80024e6:	4403      	add	r3, r0
 80024e8:	b2c9      	uxtb	r1, r1
 80024ea:	7619      	strb	r1, [r3, #24]
 80024ec:	bc70      	pop	{r4, r5, r6}
 80024ee:	4770      	bx	lr
 80024f0:	e000ed00 	.word	0xe000ed00
 80024f4:	e000ecfc 	.word	0xe000ecfc

080024f8 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80024f8:	f000 011f 	and.w	r1, r0, #31
 80024fc:	2301      	movs	r3, #1
 80024fe:	0940      	lsrs	r0, r0, #5
 8002500:	4a02      	ldr	r2, [pc, #8]	; (800250c <HAL_NVIC_EnableIRQ+0x14>)
 8002502:	408b      	lsls	r3, r1
 8002504:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8002508:	4770      	bx	lr
 800250a:	bf00      	nop
 800250c:	e000e100 	.word	0xe000e100

08002510 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002510:	3801      	subs	r0, #1
 8002512:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002516:	d20e      	bcs.n	8002536 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002518:	4b08      	ldr	r3, [pc, #32]	; (800253c <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800251a:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800251c:	4c08      	ldr	r4, [pc, #32]	; (8002540 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800251e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002520:	20f0      	movs	r0, #240	; 0xf0
 8002522:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002526:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002528:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800252a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800252c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800252e:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8002530:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002534:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002536:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	e000e010 	.word	0xe000e010
 8002540:	e000ed00 	.word	0xe000ed00

08002544 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002544:	468c      	mov	ip, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002546:	6809      	ldr	r1, [r1, #0]
 8002548:	2900      	cmp	r1, #0
 800254a:	f000 80d9 	beq.w	8002700 <HAL_GPIO_Init+0x1bc>
{
 800254e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002552:	f8df e1c0 	ldr.w	lr, [pc, #448]	; 8002714 <HAL_GPIO_Init+0x1d0>
{
 8002556:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != RESET)
 8002558:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800255a:	f04f 0801 	mov.w	r8, #1
 800255e:	e079      	b.n	8002654 <HAL_GPIO_Init+0x110>
 8002560:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002564:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 8002566:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800256a:	fa03 f309 	lsl.w	r3, r3, r9
 800256e:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002570:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002574:	ea0b 0b03 	and.w	fp, fp, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002578:	fa06 f609 	lsl.w	r6, r6, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800257c:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002580:	ea46 060b 	orr.w	r6, r6, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002584:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8002588:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800258a:	f240 8098 	bls.w	80026be <HAL_GPIO_Init+0x17a>
      temp = GPIOx->PUPDR;
 800258e:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002590:	f8dc 2008 	ldr.w	r2, [ip, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002594:	4033      	ands	r3, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002596:	fa02 f209 	lsl.w	r2, r2, r9
 800259a:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800259c:	00e3      	lsls	r3, r4, #3
      GPIOx->PUPDR = temp;
 800259e:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80025a0:	d554      	bpl.n	800264c <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025a2:	4b58      	ldr	r3, [pc, #352]	; (8002704 <HAL_GPIO_Init+0x1c0>)
 80025a4:	4a57      	ldr	r2, [pc, #348]	; (8002704 <HAL_GPIO_Init+0x1c0>)
 80025a6:	699b      	ldr	r3, [r3, #24]
 80025a8:	f043 0301 	orr.w	r3, r3, #1
 80025ac:	6193      	str	r3, [r2, #24]
 80025ae:	6993      	ldr	r3, [r2, #24]
 80025b0:	f025 0603 	bic.w	r6, r5, #3
 80025b4:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80025b8:	f003 0301 	and.w	r3, r3, #1
 80025bc:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80025c0:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80025c2:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c6:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 80025c8:	68b2      	ldr	r2, [r6, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	f04f 090f 	mov.w	r9, #15
 80025d0:	fa09 f903 	lsl.w	r9, r9, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025d4:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80025d8:	ea22 0a09 	bic.w	sl, r2, r9
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80025dc:	f000 8086 	beq.w	80026ec <HAL_GPIO_Init+0x1a8>
 80025e0:	4a49      	ldr	r2, [pc, #292]	; (8002708 <HAL_GPIO_Init+0x1c4>)
 80025e2:	4290      	cmp	r0, r2
 80025e4:	f000 8084 	beq.w	80026f0 <HAL_GPIO_Init+0x1ac>
 80025e8:	4a48      	ldr	r2, [pc, #288]	; (800270c <HAL_GPIO_Init+0x1c8>)
 80025ea:	4290      	cmp	r0, r2
 80025ec:	f000 8083 	beq.w	80026f6 <HAL_GPIO_Init+0x1b2>
 80025f0:	4a47      	ldr	r2, [pc, #284]	; (8002710 <HAL_GPIO_Init+0x1cc>)
 80025f2:	4290      	cmp	r0, r2
 80025f4:	bf0b      	itete	eq
 80025f6:	f04f 0903 	moveq.w	r9, #3
 80025fa:	2205      	movne	r2, #5
 80025fc:	fa09 f303 	lsleq.w	r3, r9, r3
 8002600:	fa02 f303 	lslne.w	r3, r2, r3
 8002604:	ea43 030a 	orr.w	r3, r3, sl
        SYSCFG->EXTICR[position >> 2] = temp;
 8002608:	60b3      	str	r3, [r6, #8]
        temp = EXTI->IMR;
 800260a:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 800260e:	43fa      	mvns	r2, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002610:	03e6      	lsls	r6, r4, #15
        temp &= ~((uint32_t)iocurrent);
 8002612:	bf54      	ite	pl
 8002614:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8002616:	433b      	orrmi	r3, r7
        }
        EXTI->IMR = temp;
 8002618:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 800261c:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002620:	03a6      	lsls	r6, r4, #14
        temp &= ~((uint32_t)iocurrent);
 8002622:	bf54      	ite	pl
 8002624:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8002626:	433b      	orrmi	r3, r7
        }
        EXTI->EMR = temp;
 8002628:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800262c:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002630:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 8002632:	bf54      	ite	pl
 8002634:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8002636:	433b      	orrmi	r3, r7
        }
        EXTI->RTSR = temp;
 8002638:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 800263c:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002640:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8002642:	bf54      	ite	pl
 8002644:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8002646:	433b      	orrmi	r3, r7
        }
        EXTI->FTSR = temp;
 8002648:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 800264c:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 800264e:	fa31 f305 	lsrs.w	r3, r1, r5
 8002652:	d048      	beq.n	80026e6 <HAL_GPIO_Init+0x1a2>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002654:	fa08 f205 	lsl.w	r2, r8, r5
    if(iocurrent)
 8002658:	ea12 0701 	ands.w	r7, r2, r1
 800265c:	d0f6      	beq.n	800264c <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800265e:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8002662:	f024 0a10 	bic.w	sl, r4, #16
 8002666:	f1ba 0f02 	cmp.w	sl, #2
 800266a:	f47f af79 	bne.w	8002560 <HAL_GPIO_Init+0x1c>
        temp = GPIOx->AFR[position >> 3];
 800266e:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8002672:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002676:	f005 0307 	and.w	r3, r5, #7
        temp = GPIOx->AFR[position >> 3];
 800267a:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	f04f 0a0f 	mov.w	sl, #15
 8002684:	fa0a fb03 	lsl.w	fp, sl, r3
 8002688:	ea26 0a0b 	bic.w	sl, r6, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800268c:	f8dc 6010 	ldr.w	r6, [ip, #16]
 8002690:	fa06 f303 	lsl.w	r3, r6, r3
 8002694:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 8002698:	f8c9 3020 	str.w	r3, [r9, #32]
 800269c:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026a0:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 80026a2:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026a6:	fa03 f309 	lsl.w	r3, r3, r9
 80026aa:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026ac:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80026b0:	ea03 0a0a 	and.w	sl, r3, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026b4:	fa06 f609 	lsl.w	r6, r6, r9
 80026b8:	ea46 060a 	orr.w	r6, r6, sl
      GPIOx->MODER = temp;
 80026bc:	6006      	str	r6, [r0, #0]
        temp = GPIOx->OSPEEDR;
 80026be:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026c0:	ea06 0a03 	and.w	sl, r6, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026c4:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80026c8:	fa06 f609 	lsl.w	r6, r6, r9
 80026cc:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 80026d0:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 80026d2:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80026d6:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80026da:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80026de:	40ae      	lsls	r6, r5
 80026e0:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 80026e2:	6046      	str	r6, [r0, #4]
 80026e4:	e753      	b.n	800258e <HAL_GPIO_Init+0x4a>
  }
}
 80026e6:	b003      	add	sp, #12
 80026e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80026ec:	2300      	movs	r3, #0
 80026ee:	e789      	b.n	8002604 <HAL_GPIO_Init+0xc0>
 80026f0:	fa08 f303 	lsl.w	r3, r8, r3
 80026f4:	e786      	b.n	8002604 <HAL_GPIO_Init+0xc0>
 80026f6:	f04f 0902 	mov.w	r9, #2
 80026fa:	fa09 f303 	lsl.w	r3, r9, r3
 80026fe:	e781      	b.n	8002604 <HAL_GPIO_Init+0xc0>
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	40021000 	.word	0x40021000
 8002708:	48000400 	.word	0x48000400
 800270c:	48000800 	.word	0x48000800
 8002710:	48000c00 	.word	0x48000c00
 8002714:	40010400 	.word	0x40010400

08002718 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002718:	b90a      	cbnz	r2, 800271e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800271a:	6281      	str	r1, [r0, #40]	; 0x28
 800271c:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800271e:	6181      	str	r1, [r0, #24]
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop

08002724 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8002724:	6943      	ldr	r3, [r0, #20]
 8002726:	4059      	eors	r1, r3
 8002728:	6141      	str	r1, [r0, #20]
 800272a:	4770      	bx	lr

0800272c <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800272c:	2800      	cmp	r0, #0
 800272e:	f000 82cb 	beq.w	8002cc8 <HAL_RCC_OscConfig+0x59c>
{
 8002732:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002736:	6803      	ldr	r3, [r0, #0]
 8002738:	07d9      	lsls	r1, r3, #31
{
 800273a:	b083      	sub	sp, #12
 800273c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800273e:	d543      	bpl.n	80027c8 <HAL_RCC_OscConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002740:	49b7      	ldr	r1, [pc, #732]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 8002742:	684a      	ldr	r2, [r1, #4]
 8002744:	f002 020c 	and.w	r2, r2, #12
 8002748:	2a04      	cmp	r2, #4
 800274a:	f000 81b0 	beq.w	8002aae <HAL_RCC_OscConfig+0x382>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800274e:	684a      	ldr	r2, [r1, #4]
 8002750:	f002 020c 	and.w	r2, r2, #12
 8002754:	2a08      	cmp	r2, #8
 8002756:	f000 81a6 	beq.w	8002aa6 <HAL_RCC_OscConfig+0x37a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800275a:	6863      	ldr	r3, [r4, #4]
 800275c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002760:	f000 8218 	beq.w	8002b94 <HAL_RCC_OscConfig+0x468>
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 8161 	beq.w	8002a2c <HAL_RCC_OscConfig+0x300>
 800276a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800276e:	f000 829e 	beq.w	8002cae <HAL_RCC_OscConfig+0x582>
 8002772:	4bab      	ldr	r3, [pc, #684]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800277a:	601a      	str	r2, [r3, #0]
 800277c:	681a      	ldr	r2, [r3, #0]
 800277e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002782:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002784:	4da6      	ldr	r5, [pc, #664]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 8002786:	68a2      	ldr	r2, [r4, #8]
 8002788:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800278a:	f023 030f 	bic.w	r3, r3, #15
 800278e:	4313      	orrs	r3, r2
 8002790:	62eb      	str	r3, [r5, #44]	; 0x2c

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002792:	f7ff fb4b 	bl	8001e2c <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002796:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 800279a:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800279c:	2601      	movs	r6, #1
 800279e:	e005      	b.n	80027ac <HAL_RCC_OscConfig+0x80>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027a0:	f7ff fb44 	bl	8001e2c <HAL_GetTick>
 80027a4:	1bc0      	subs	r0, r0, r7
 80027a6:	2864      	cmp	r0, #100	; 0x64
 80027a8:	f200 8179 	bhi.w	8002a9e <HAL_RCC_OscConfig+0x372>
 80027ac:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b0:	682a      	ldr	r2, [r5, #0]
 80027b2:	fa98 f3a8 	rbit	r3, r8
 80027b6:	fab3 f383 	clz	r3, r3
 80027ba:	f003 031f 	and.w	r3, r3, #31
 80027be:	fa06 f303 	lsl.w	r3, r6, r3
 80027c2:	4213      	tst	r3, r2
 80027c4:	d0ec      	beq.n	80027a0 <HAL_RCC_OscConfig+0x74>
 80027c6:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027c8:	079f      	lsls	r7, r3, #30
 80027ca:	d542      	bpl.n	8002852 <HAL_RCC_OscConfig+0x126>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80027cc:	4a94      	ldr	r2, [pc, #592]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 80027ce:	6851      	ldr	r1, [r2, #4]
 80027d0:	f011 0f0c 	tst.w	r1, #12
 80027d4:	f000 80c9 	beq.w	800296a <HAL_RCC_OscConfig+0x23e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80027d8:	6851      	ldr	r1, [r2, #4]
 80027da:	f001 010c 	and.w	r1, r1, #12
 80027de:	2908      	cmp	r1, #8
 80027e0:	f000 80bf 	beq.w	8002962 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80027e4:	6922      	ldr	r2, [r4, #16]
 80027e6:	2a00      	cmp	r2, #0
 80027e8:	f000 81ae 	beq.w	8002b48 <HAL_RCC_OscConfig+0x41c>
 80027ec:	2201      	movs	r2, #1
 80027ee:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80027f2:	fab3 f383 	clz	r3, r3
 80027f6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80027fa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80027fe:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002800:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8002802:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002804:	f7ff fb12 	bl	8001e2c <HAL_GetTick>
 8002808:	f04f 0802 	mov.w	r8, #2
 800280c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800280e:	4d84      	ldr	r5, [pc, #528]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 8002810:	e005      	b.n	800281e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002812:	f7ff fb0b 	bl	8001e2c <HAL_GetTick>
 8002816:	1bc0      	subs	r0, r0, r7
 8002818:	2802      	cmp	r0, #2
 800281a:	f200 8140 	bhi.w	8002a9e <HAL_RCC_OscConfig+0x372>
 800281e:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002822:	682a      	ldr	r2, [r5, #0]
 8002824:	fa98 f3a8 	rbit	r3, r8
 8002828:	fab3 f383 	clz	r3, r3
 800282c:	f003 031f 	and.w	r3, r3, #31
 8002830:	fa06 f303 	lsl.w	r3, r6, r3
 8002834:	4213      	tst	r3, r2
 8002836:	d0ec      	beq.n	8002812 <HAL_RCC_OscConfig+0xe6>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002838:	6829      	ldr	r1, [r5, #0]
 800283a:	22f8      	movs	r2, #248	; 0xf8
 800283c:	fa92 f2a2 	rbit	r2, r2
 8002840:	6963      	ldr	r3, [r4, #20]
 8002842:	fab2 f282 	clz	r2, r2
 8002846:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 800284a:	4093      	lsls	r3, r2
 800284c:	430b      	orrs	r3, r1
 800284e:	602b      	str	r3, [r5, #0]
 8002850:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002852:	071d      	lsls	r5, r3, #28
 8002854:	d421      	bmi.n	800289a <HAL_RCC_OscConfig+0x16e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002856:	0758      	lsls	r0, r3, #29
 8002858:	d54d      	bpl.n	80028f6 <HAL_RCC_OscConfig+0x1ca>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800285a:	4b71      	ldr	r3, [pc, #452]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 800285c:	69da      	ldr	r2, [r3, #28]
 800285e:	00d1      	lsls	r1, r2, #3
 8002860:	f140 80c1 	bpl.w	80029e6 <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 8002864:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002868:	4d6e      	ldr	r5, [pc, #440]	; (8002a24 <HAL_RCC_OscConfig+0x2f8>)
 800286a:	682b      	ldr	r3, [r5, #0]
 800286c:	05da      	lsls	r2, r3, #23
 800286e:	f140 8106 	bpl.w	8002a7e <HAL_RCC_OscConfig+0x352>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002872:	68e3      	ldr	r3, [r4, #12]
 8002874:	2b01      	cmp	r3, #1
 8002876:	f000 8193 	beq.w	8002ba0 <HAL_RCC_OscConfig+0x474>
 800287a:	2b00      	cmp	r3, #0
 800287c:	f000 812e 	beq.w	8002adc <HAL_RCC_OscConfig+0x3b0>
 8002880:	2b05      	cmp	r3, #5
 8002882:	4b67      	ldr	r3, [pc, #412]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 8002884:	6a1a      	ldr	r2, [r3, #32]
 8002886:	f000 81b5 	beq.w	8002bf4 <HAL_RCC_OscConfig+0x4c8>
 800288a:	f022 0201 	bic.w	r2, r2, #1
 800288e:	621a      	str	r2, [r3, #32]
 8002890:	6a1a      	ldr	r2, [r3, #32]
 8002892:	f022 0204 	bic.w	r2, r2, #4
 8002896:	621a      	str	r2, [r3, #32]
 8002898:	e187      	b.n	8002baa <HAL_RCC_OscConfig+0x47e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800289a:	69a2      	ldr	r2, [r4, #24]
 800289c:	2a00      	cmp	r2, #0
 800289e:	d07b      	beq.n	8002998 <HAL_RCC_OscConfig+0x26c>
 80028a0:	2201      	movs	r2, #1
 80028a2:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 80028a6:	4b60      	ldr	r3, [pc, #384]	; (8002a28 <HAL_RCC_OscConfig+0x2fc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028a8:	4e5d      	ldr	r6, [pc, #372]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_ENABLE();
 80028aa:	fab1 f181 	clz	r1, r1
 80028ae:	440b      	add	r3, r1
 80028b0:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028b2:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 80028b4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80028b6:	f7ff fab9 	bl	8001e2c <HAL_GetTick>
 80028ba:	f04f 0802 	mov.w	r8, #2
 80028be:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028c0:	e005      	b.n	80028ce <HAL_RCC_OscConfig+0x1a2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028c2:	f7ff fab3 	bl	8001e2c <HAL_GetTick>
 80028c6:	1bc0      	subs	r0, r0, r7
 80028c8:	2802      	cmp	r0, #2
 80028ca:	f200 80e8 	bhi.w	8002a9e <HAL_RCC_OscConfig+0x372>
 80028ce:	fa98 f3a8 	rbit	r3, r8
 80028d2:	fa98 f3a8 	rbit	r3, r8
 80028d6:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80028da:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80028dc:	fa98 f3a8 	rbit	r3, r8
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	f003 031f 	and.w	r3, r3, #31
 80028e8:	fa05 f303 	lsl.w	r3, r5, r3
 80028ec:	4213      	tst	r3, r2
 80028ee:	d0e8      	beq.n	80028c2 <HAL_RCC_OscConfig+0x196>
 80028f0:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028f2:	0758      	lsls	r0, r3, #29
 80028f4:	d4b1      	bmi.n	800285a <HAL_RCC_OscConfig+0x12e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028f6:	69e3      	ldr	r3, [r4, #28]
 80028f8:	b37b      	cbz	r3, 800295a <HAL_RCC_OscConfig+0x22e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028fa:	4d49      	ldr	r5, [pc, #292]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 80028fc:	686a      	ldr	r2, [r5, #4]
 80028fe:	f002 020c 	and.w	r2, r2, #12
 8002902:	2a08      	cmp	r2, #8
 8002904:	d044      	beq.n	8002990 <HAL_RCC_OscConfig+0x264>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002906:	2b02      	cmp	r3, #2
 8002908:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800290c:	f000 817a 	beq.w	8002c04 <HAL_RCC_OscConfig+0x4d8>
 8002910:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002914:	fab3 f383 	clz	r3, r3
 8002918:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800291c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	2200      	movs	r2, #0
 8002924:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002926:	f7ff fa81 	bl	8001e2c <HAL_GetTick>
 800292a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800292e:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002930:	2601      	movs	r6, #1
 8002932:	e005      	b.n	8002940 <HAL_RCC_OscConfig+0x214>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002934:	f7ff fa7a 	bl	8001e2c <HAL_GetTick>
 8002938:	1bc0      	subs	r0, r0, r7
 800293a:	2802      	cmp	r0, #2
 800293c:	f200 80af 	bhi.w	8002a9e <HAL_RCC_OscConfig+0x372>
 8002940:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002944:	682a      	ldr	r2, [r5, #0]
 8002946:	fa94 f3a4 	rbit	r3, r4
 800294a:	fab3 f383 	clz	r3, r3
 800294e:	f003 031f 	and.w	r3, r3, #31
 8002952:	fa06 f303 	lsl.w	r3, r6, r3
 8002956:	4213      	tst	r3, r2
 8002958:	d1ec      	bne.n	8002934 <HAL_RCC_OscConfig+0x208>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800295a:	2000      	movs	r0, #0
}
 800295c:	b003      	add	sp, #12
 800295e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002962:	6852      	ldr	r2, [r2, #4]
 8002964:	03d6      	lsls	r6, r2, #15
 8002966:	f53f af3d 	bmi.w	80027e4 <HAL_RCC_OscConfig+0xb8>
 800296a:	2202      	movs	r2, #2
 800296c:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002970:	492b      	ldr	r1, [pc, #172]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 8002972:	6808      	ldr	r0, [r1, #0]
 8002974:	fa92 f2a2 	rbit	r2, r2
 8002978:	fab2 f282 	clz	r2, r2
 800297c:	f002 021f 	and.w	r2, r2, #31
 8002980:	2101      	movs	r1, #1
 8002982:	fa01 f202 	lsl.w	r2, r1, r2
 8002986:	4202      	tst	r2, r0
 8002988:	d039      	beq.n	80029fe <HAL_RCC_OscConfig+0x2d2>
 800298a:	6922      	ldr	r2, [r4, #16]
 800298c:	428a      	cmp	r2, r1
 800298e:	d036      	beq.n	80029fe <HAL_RCC_OscConfig+0x2d2>
    return HAL_ERROR;
 8002990:	2001      	movs	r0, #1
}
 8002992:	b003      	add	sp, #12
 8002994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002998:	2501      	movs	r5, #1
 800299a:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 800299e:	4b22      	ldr	r3, [pc, #136]	; (8002a28 <HAL_RCC_OscConfig+0x2fc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029a0:	4e1f      	ldr	r6, [pc, #124]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_DISABLE();
 80029a2:	fab1 f181 	clz	r1, r1
 80029a6:	440b      	add	r3, r1
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	f04f 0802 	mov.w	r8, #2
 80029ae:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80029b0:	f7ff fa3c 	bl	8001e2c <HAL_GetTick>
 80029b4:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029b6:	e004      	b.n	80029c2 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80029b8:	f7ff fa38 	bl	8001e2c <HAL_GetTick>
 80029bc:	1bc0      	subs	r0, r0, r7
 80029be:	2802      	cmp	r0, #2
 80029c0:	d86d      	bhi.n	8002a9e <HAL_RCC_OscConfig+0x372>
 80029c2:	fa98 f3a8 	rbit	r3, r8
 80029c6:	fa98 f3a8 	rbit	r3, r8
 80029ca:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ce:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80029d0:	fa98 f3a8 	rbit	r3, r8
 80029d4:	fab3 f383 	clz	r3, r3
 80029d8:	f003 031f 	and.w	r3, r3, #31
 80029dc:	fa05 f303 	lsl.w	r3, r5, r3
 80029e0:	4213      	tst	r3, r2
 80029e2:	d1e9      	bne.n	80029b8 <HAL_RCC_OscConfig+0x28c>
 80029e4:	e784      	b.n	80028f0 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_PWR_CLK_ENABLE();
 80029e6:	69da      	ldr	r2, [r3, #28]
 80029e8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80029ec:	61da      	str	r2, [r3, #28]
 80029ee:	69db      	ldr	r3, [r3, #28]
 80029f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029f4:	9301      	str	r3, [sp, #4]
 80029f6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80029f8:	f04f 0801 	mov.w	r8, #1
 80029fc:	e734      	b.n	8002868 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029fe:	4d08      	ldr	r5, [pc, #32]	; (8002a20 <HAL_RCC_OscConfig+0x2f4>)
 8002a00:	21f8      	movs	r1, #248	; 0xf8
 8002a02:	6828      	ldr	r0, [r5, #0]
 8002a04:	fa91 f1a1 	rbit	r1, r1
 8002a08:	6962      	ldr	r2, [r4, #20]
 8002a0a:	fab1 f181 	clz	r1, r1
 8002a0e:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8002a12:	408a      	lsls	r2, r1
 8002a14:	4302      	orrs	r2, r0
 8002a16:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a18:	071d      	lsls	r5, r3, #28
 8002a1a:	f57f af1c 	bpl.w	8002856 <HAL_RCC_OscConfig+0x12a>
 8002a1e:	e73c      	b.n	800289a <HAL_RCC_OscConfig+0x16e>
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40007000 	.word	0x40007000
 8002a28:	10908120 	.word	0x10908120
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a2c:	4da7      	ldr	r5, [pc, #668]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
 8002a2e:	682b      	ldr	r3, [r5, #0]
 8002a30:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a34:	602b      	str	r3, [r5, #0]
 8002a36:	682b      	ldr	r3, [r5, #0]
 8002a38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002a3c:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002a3e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002a40:	68a2      	ldr	r2, [r4, #8]
 8002a42:	f023 030f 	bic.w	r3, r3, #15
 8002a46:	4313      	orrs	r3, r2
 8002a48:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 8002a4a:	f7ff f9ef 	bl	8001e2c <HAL_GetTick>
 8002a4e:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 8002a52:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a54:	2601      	movs	r6, #1
 8002a56:	e004      	b.n	8002a62 <HAL_RCC_OscConfig+0x336>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a58:	f7ff f9e8 	bl	8001e2c <HAL_GetTick>
 8002a5c:	1bc0      	subs	r0, r0, r7
 8002a5e:	2864      	cmp	r0, #100	; 0x64
 8002a60:	d81d      	bhi.n	8002a9e <HAL_RCC_OscConfig+0x372>
 8002a62:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a66:	682a      	ldr	r2, [r5, #0]
 8002a68:	fa98 f3a8 	rbit	r3, r8
 8002a6c:	fab3 f383 	clz	r3, r3
 8002a70:	f003 031f 	and.w	r3, r3, #31
 8002a74:	fa06 f303 	lsl.w	r3, r6, r3
 8002a78:	4213      	tst	r3, r2
 8002a7a:	d1ed      	bne.n	8002a58 <HAL_RCC_OscConfig+0x32c>
 8002a7c:	e6a3      	b.n	80027c6 <HAL_RCC_OscConfig+0x9a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a7e:	682b      	ldr	r3, [r5, #0]
 8002a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a84:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002a86:	f7ff f9d1 	bl	8001e2c <HAL_GetTick>
 8002a8a:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a8c:	682b      	ldr	r3, [r5, #0]
 8002a8e:	05db      	lsls	r3, r3, #23
 8002a90:	f53f aeef 	bmi.w	8002872 <HAL_RCC_OscConfig+0x146>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a94:	f7ff f9ca 	bl	8001e2c <HAL_GetTick>
 8002a98:	1b80      	subs	r0, r0, r6
 8002a9a:	2864      	cmp	r0, #100	; 0x64
 8002a9c:	d9f6      	bls.n	8002a8c <HAL_RCC_OscConfig+0x360>
            return HAL_TIMEOUT;
 8002a9e:	2003      	movs	r0, #3
}
 8002aa0:	b003      	add	sp, #12
 8002aa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002aa6:	684a      	ldr	r2, [r1, #4]
 8002aa8:	03d2      	lsls	r2, r2, #15
 8002aaa:	f57f ae56 	bpl.w	800275a <HAL_RCC_OscConfig+0x2e>
 8002aae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002ab2:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ab6:	4985      	ldr	r1, [pc, #532]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
 8002ab8:	6808      	ldr	r0, [r1, #0]
 8002aba:	fa92 f2a2 	rbit	r2, r2
 8002abe:	fab2 f282 	clz	r2, r2
 8002ac2:	f002 021f 	and.w	r2, r2, #31
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8002acc:	4202      	tst	r2, r0
 8002ace:	f43f ae7b 	beq.w	80027c8 <HAL_RCC_OscConfig+0x9c>
 8002ad2:	6862      	ldr	r2, [r4, #4]
 8002ad4:	2a00      	cmp	r2, #0
 8002ad6:	f47f ae77 	bne.w	80027c8 <HAL_RCC_OscConfig+0x9c>
 8002ada:	e759      	b.n	8002990 <HAL_RCC_OscConfig+0x264>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002adc:	4d7b      	ldr	r5, [pc, #492]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
 8002ade:	6a2b      	ldr	r3, [r5, #32]
 8002ae0:	f023 0301 	bic.w	r3, r3, #1
 8002ae4:	622b      	str	r3, [r5, #32]
 8002ae6:	6a2b      	ldr	r3, [r5, #32]
 8002ae8:	f023 0304 	bic.w	r3, r3, #4
 8002aec:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 8002aee:	f7ff f99d 	bl	8001e2c <HAL_GetTick>
 8002af2:	f04f 0902 	mov.w	r9, #2
 8002af6:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002af8:	2601      	movs	r6, #1
 8002afa:	e013      	b.n	8002b24 <HAL_RCC_OscConfig+0x3f8>
 8002afc:	fa99 f3a9 	rbit	r3, r9
 8002b00:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002b02:	fa99 f3a9 	rbit	r3, r9
 8002b06:	fab3 f383 	clz	r3, r3
 8002b0a:	f003 031f 	and.w	r3, r3, #31
 8002b0e:	fa06 f303 	lsl.w	r3, r6, r3
 8002b12:	4213      	tst	r3, r2
 8002b14:	d00e      	beq.n	8002b34 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b16:	f7ff f989 	bl	8001e2c <HAL_GetTick>
 8002b1a:	f241 3388 	movw	r3, #5000	; 0x1388
 8002b1e:	1bc0      	subs	r0, r0, r7
 8002b20:	4298      	cmp	r0, r3
 8002b22:	d8bc      	bhi.n	8002a9e <HAL_RCC_OscConfig+0x372>
 8002b24:	fa99 f3a9 	rbit	r3, r9
 8002b28:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0e5      	beq.n	8002afc <HAL_RCC_OscConfig+0x3d0>
 8002b30:	6a2a      	ldr	r2, [r5, #32]
 8002b32:	e7e6      	b.n	8002b02 <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8002b34:	f1b8 0f00 	cmp.w	r8, #0
 8002b38:	f43f aedd 	beq.w	80028f6 <HAL_RCC_OscConfig+0x1ca>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b3c:	4a63      	ldr	r2, [pc, #396]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
 8002b3e:	69d3      	ldr	r3, [r2, #28]
 8002b40:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b44:	61d3      	str	r3, [r2, #28]
 8002b46:	e6d6      	b.n	80028f6 <HAL_RCC_OscConfig+0x1ca>
 8002b48:	2501      	movs	r5, #1
 8002b4a:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 8002b4e:	fab3 f383 	clz	r3, r3
 8002b52:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002b56:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	f04f 0802 	mov.w	r8, #2
 8002b60:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002b62:	f7ff f963 	bl	8001e2c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b66:	4e59      	ldr	r6, [pc, #356]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
        tickstart = HAL_GetTick();
 8002b68:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b6a:	e004      	b.n	8002b76 <HAL_RCC_OscConfig+0x44a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b6c:	f7ff f95e 	bl	8001e2c <HAL_GetTick>
 8002b70:	1bc0      	subs	r0, r0, r7
 8002b72:	2802      	cmp	r0, #2
 8002b74:	d893      	bhi.n	8002a9e <HAL_RCC_OscConfig+0x372>
 8002b76:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b7a:	6832      	ldr	r2, [r6, #0]
 8002b7c:	fa98 f3a8 	rbit	r3, r8
 8002b80:	fab3 f383 	clz	r3, r3
 8002b84:	f003 031f 	and.w	r3, r3, #31
 8002b88:	fa05 f303 	lsl.w	r3, r5, r3
 8002b8c:	4213      	tst	r3, r2
 8002b8e:	d1ed      	bne.n	8002b6c <HAL_RCC_OscConfig+0x440>
 8002b90:	6823      	ldr	r3, [r4, #0]
 8002b92:	e65e      	b.n	8002852 <HAL_RCC_OscConfig+0x126>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b94:	4a4d      	ldr	r2, [pc, #308]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
 8002b96:	6813      	ldr	r3, [r2, #0]
 8002b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	e5f1      	b.n	8002784 <HAL_RCC_OscConfig+0x58>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ba0:	4a4a      	ldr	r2, [pc, #296]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
 8002ba2:	6a13      	ldr	r3, [r2, #32]
 8002ba4:	f043 0301 	orr.w	r3, r3, #1
 8002ba8:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 8002baa:	f7ff f93f 	bl	8001e2c <HAL_GetTick>
 8002bae:	f04f 0902 	mov.w	r9, #2
 8002bb2:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bb4:	4e45      	ldr	r6, [pc, #276]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
 8002bb6:	2501      	movs	r5, #1
 8002bb8:	e014      	b.n	8002be4 <HAL_RCC_OscConfig+0x4b8>
 8002bba:	fa99 f3a9 	rbit	r3, r9
 8002bbe:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8002bc0:	fa99 f3a9 	rbit	r3, r9
 8002bc4:	fab3 f383 	clz	r3, r3
 8002bc8:	f003 031f 	and.w	r3, r3, #31
 8002bcc:	fa05 f303 	lsl.w	r3, r5, r3
 8002bd0:	4213      	tst	r3, r2
 8002bd2:	d1af      	bne.n	8002b34 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bd4:	f7ff f92a 	bl	8001e2c <HAL_GetTick>
 8002bd8:	f241 3388 	movw	r3, #5000	; 0x1388
 8002bdc:	1bc0      	subs	r0, r0, r7
 8002bde:	4298      	cmp	r0, r3
 8002be0:	f63f af5d 	bhi.w	8002a9e <HAL_RCC_OscConfig+0x372>
 8002be4:	fa99 f3a9 	rbit	r3, r9
 8002be8:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d0e4      	beq.n	8002bba <HAL_RCC_OscConfig+0x48e>
 8002bf0:	6a32      	ldr	r2, [r6, #32]
 8002bf2:	e7e5      	b.n	8002bc0 <HAL_RCC_OscConfig+0x494>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bf4:	f042 0204 	orr.w	r2, r2, #4
 8002bf8:	621a      	str	r2, [r3, #32]
 8002bfa:	6a1a      	ldr	r2, [r3, #32]
 8002bfc:	f042 0201 	orr.w	r2, r2, #1
 8002c00:	621a      	str	r2, [r3, #32]
 8002c02:	e7d2      	b.n	8002baa <HAL_RCC_OscConfig+0x47e>
 8002c04:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002c08:	fab3 f383 	clz	r3, r3
 8002c0c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c10:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	2200      	movs	r2, #0
 8002c18:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c1a:	f7ff f907 	bl	8001e2c <HAL_GetTick>
 8002c1e:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8002c22:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c24:	2601      	movs	r6, #1
 8002c26:	e005      	b.n	8002c34 <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c28:	f7ff f900 	bl	8001e2c <HAL_GetTick>
 8002c2c:	1bc0      	subs	r0, r0, r7
 8002c2e:	2802      	cmp	r0, #2
 8002c30:	f63f af35 	bhi.w	8002a9e <HAL_RCC_OscConfig+0x372>
 8002c34:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c38:	682a      	ldr	r2, [r5, #0]
 8002c3a:	fa98 f3a8 	rbit	r3, r8
 8002c3e:	fab3 f383 	clz	r3, r3
 8002c42:	f003 031f 	and.w	r3, r3, #31
 8002c46:	fa06 f303 	lsl.w	r3, r6, r3
 8002c4a:	4213      	tst	r3, r2
 8002c4c:	d1ec      	bne.n	8002c28 <HAL_RCC_OscConfig+0x4fc>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c4e:	686a      	ldr	r2, [r5, #4]
 8002c50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002c52:	6a21      	ldr	r1, [r4, #32]
 8002c54:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002c58:	430b      	orrs	r3, r1
 8002c5a:	4313      	orrs	r3, r2
 8002c5c:	606b      	str	r3, [r5, #4]
 8002c5e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c62:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8002c66:	fab3 f383 	clz	r3, r3
 8002c6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002c6e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8002c78:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8002c7a:	f7ff f8d7 	bl	8001e2c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c7e:	4e13      	ldr	r6, [pc, #76]	; (8002ccc <HAL_RCC_OscConfig+0x5a0>)
        tickstart = HAL_GetTick();
 8002c80:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c82:	2501      	movs	r5, #1
 8002c84:	e005      	b.n	8002c92 <HAL_RCC_OscConfig+0x566>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c86:	f7ff f8d1 	bl	8001e2c <HAL_GetTick>
 8002c8a:	1bc0      	subs	r0, r0, r7
 8002c8c:	2802      	cmp	r0, #2
 8002c8e:	f63f af06 	bhi.w	8002a9e <HAL_RCC_OscConfig+0x372>
 8002c92:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c96:	6832      	ldr	r2, [r6, #0]
 8002c98:	fa94 f3a4 	rbit	r3, r4
 8002c9c:	fab3 f383 	clz	r3, r3
 8002ca0:	f003 031f 	and.w	r3, r3, #31
 8002ca4:	fa05 f303 	lsl.w	r3, r5, r3
 8002ca8:	4213      	tst	r3, r2
 8002caa:	d0ec      	beq.n	8002c86 <HAL_RCC_OscConfig+0x55a>
 8002cac:	e655      	b.n	800295a <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cae:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002cb2:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002cbc:	601a      	str	r2, [r3, #0]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002cc4:	601a      	str	r2, [r3, #0]
 8002cc6:	e55d      	b.n	8002784 <HAL_RCC_OscConfig+0x58>
    return HAL_ERROR;
 8002cc8:	2001      	movs	r0, #1
}
 8002cca:	4770      	bx	lr
 8002ccc:	40021000 	.word	0x40021000

08002cd0 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cd0:	b178      	cbz	r0, 8002cf2 <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cd2:	4a65      	ldr	r2, [pc, #404]	; (8002e68 <HAL_RCC_ClockConfig+0x198>)
 8002cd4:	6813      	ldr	r3, [r2, #0]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	428b      	cmp	r3, r1
 8002cdc:	d20b      	bcs.n	8002cf6 <HAL_RCC_ClockConfig+0x26>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cde:	6813      	ldr	r3, [r2, #0]
 8002ce0:	f023 0307 	bic.w	r3, r3, #7
 8002ce4:	430b      	orrs	r3, r1
 8002ce6:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ce8:	6813      	ldr	r3, [r2, #0]
 8002cea:	f003 0307 	and.w	r3, r3, #7
 8002cee:	4299      	cmp	r1, r3
 8002cf0:	d001      	beq.n	8002cf6 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8002cf2:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8002cf4:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cf6:	6803      	ldr	r3, [r0, #0]
{
 8002cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cfc:	079f      	lsls	r7, r3, #30
 8002cfe:	d506      	bpl.n	8002d0e <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d00:	4c5a      	ldr	r4, [pc, #360]	; (8002e6c <HAL_RCC_ClockConfig+0x19c>)
 8002d02:	6885      	ldr	r5, [r0, #8]
 8002d04:	6862      	ldr	r2, [r4, #4]
 8002d06:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002d0a:	432a      	orrs	r2, r5
 8002d0c:	6062      	str	r2, [r4, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d0e:	07de      	lsls	r6, r3, #31
 8002d10:	4604      	mov	r4, r0
 8002d12:	460d      	mov	r5, r1
 8002d14:	d530      	bpl.n	8002d78 <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d16:	6842      	ldr	r2, [r0, #4]
 8002d18:	2a01      	cmp	r2, #1
 8002d1a:	f000 8093 	beq.w	8002e44 <HAL_RCC_ClockConfig+0x174>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d1e:	2a02      	cmp	r2, #2
 8002d20:	bf0c      	ite	eq
 8002d22:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8002d26:	2302      	movne	r3, #2
 8002d28:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d2c:	494f      	ldr	r1, [pc, #316]	; (8002e6c <HAL_RCC_ClockConfig+0x19c>)
 8002d2e:	6808      	ldr	r0, [r1, #0]
 8002d30:	fa93 f3a3 	rbit	r3, r3
 8002d34:	fab3 f383 	clz	r3, r3
 8002d38:	f003 031f 	and.w	r3, r3, #31
 8002d3c:	2101      	movs	r1, #1
 8002d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002d42:	4203      	tst	r3, r0
 8002d44:	d028      	beq.n	8002d98 <HAL_RCC_ClockConfig+0xc8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d46:	4e49      	ldr	r6, [pc, #292]	; (8002e6c <HAL_RCC_ClockConfig+0x19c>)
 8002d48:	6873      	ldr	r3, [r6, #4]
 8002d4a:	f023 0303 	bic.w	r3, r3, #3
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8002d52:	f7ff f86b 	bl	8001e2c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d56:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002d5a:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d5c:	e005      	b.n	8002d6a <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d5e:	f7ff f865 	bl	8001e2c <HAL_GetTick>
 8002d62:	eba0 0008 	sub.w	r0, r0, r8
 8002d66:	42b8      	cmp	r0, r7
 8002d68:	d869      	bhi.n	8002e3e <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d6a:	6873      	ldr	r3, [r6, #4]
 8002d6c:	6862      	ldr	r2, [r4, #4]
 8002d6e:	f003 030c 	and.w	r3, r3, #12
 8002d72:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d76:	d1f2      	bne.n	8002d5e <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d78:	4a3b      	ldr	r2, [pc, #236]	; (8002e68 <HAL_RCC_ClockConfig+0x198>)
 8002d7a:	6813      	ldr	r3, [r2, #0]
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	429d      	cmp	r5, r3
 8002d82:	d20c      	bcs.n	8002d9e <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d84:	6813      	ldr	r3, [r2, #0]
 8002d86:	f023 0307 	bic.w	r3, r3, #7
 8002d8a:	432b      	orrs	r3, r5
 8002d8c:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d8e:	6813      	ldr	r3, [r2, #0]
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	429d      	cmp	r5, r3
 8002d96:	d002      	beq.n	8002d9e <HAL_RCC_ClockConfig+0xce>
    return HAL_ERROR;
 8002d98:	2001      	movs	r0, #1
 8002d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d9e:	6823      	ldr	r3, [r4, #0]
 8002da0:	0758      	lsls	r0, r3, #29
 8002da2:	d506      	bpl.n	8002db2 <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002da4:	4931      	ldr	r1, [pc, #196]	; (8002e6c <HAL_RCC_ClockConfig+0x19c>)
 8002da6:	68e0      	ldr	r0, [r4, #12]
 8002da8:	684a      	ldr	r2, [r1, #4]
 8002daa:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002dae:	4302      	orrs	r2, r0
 8002db0:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002db2:	0719      	lsls	r1, r3, #28
 8002db4:	d507      	bpl.n	8002dc6 <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002db6:	4a2d      	ldr	r2, [pc, #180]	; (8002e6c <HAL_RCC_ClockConfig+0x19c>)
 8002db8:	6921      	ldr	r1, [r4, #16]
 8002dba:	6853      	ldr	r3, [r2, #4]
 8002dbc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002dc0:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002dc4:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002dc6:	4b29      	ldr	r3, [pc, #164]	; (8002e6c <HAL_RCC_ClockConfig+0x19c>)
 8002dc8:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dca:	f002 010c 	and.w	r1, r2, #12
 8002dce:	2908      	cmp	r1, #8
 8002dd0:	d016      	beq.n	8002e00 <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002dd2:	4927      	ldr	r1, [pc, #156]	; (8002e70 <HAL_RCC_ClockConfig+0x1a0>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002dd4:	4b25      	ldr	r3, [pc, #148]	; (8002e6c <HAL_RCC_ClockConfig+0x19c>)
 8002dd6:	22f0      	movs	r2, #240	; 0xf0
 8002dd8:	685b      	ldr	r3, [r3, #4]
 8002dda:	fa92 f2a2 	rbit	r2, r2
 8002dde:	fab2 f282 	clz	r2, r2
 8002de2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002de6:	40d3      	lsrs	r3, r2
 8002de8:	4822      	ldr	r0, [pc, #136]	; (8002e74 <HAL_RCC_ClockConfig+0x1a4>)
 8002dea:	4a23      	ldr	r2, [pc, #140]	; (8002e78 <HAL_RCC_ClockConfig+0x1a8>)
 8002dec:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002dee:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002df0:	fa21 f303 	lsr.w	r3, r1, r3
 8002df4:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002df6:	f7fe ffd7 	bl	8001da8 <HAL_InitTick>
  return HAL_OK;
 8002dfa:	2000      	movs	r0, #0
 8002dfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e00:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8002e04:	fa91 f1a1 	rbit	r1, r1
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002e08:	fab1 f181 	clz	r1, r1
 8002e0c:	f402 1070 	and.w	r0, r2, #3932160	; 0x3c0000
 8002e10:	40c8      	lsrs	r0, r1
 8002e12:	4c1a      	ldr	r4, [pc, #104]	; (8002e7c <HAL_RCC_ClockConfig+0x1ac>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002e14:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002e16:	5c23      	ldrb	r3, [r4, r0]
 8002e18:	200f      	movs	r0, #15
 8002e1a:	fa90 f0a0 	rbit	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002e1e:	fab0 f080 	clz	r0, r0
 8002e22:	f001 010f 	and.w	r1, r1, #15
 8002e26:	40c1      	lsrs	r1, r0
 8002e28:	4815      	ldr	r0, [pc, #84]	; (8002e80 <HAL_RCC_ClockConfig+0x1b0>)
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002e2a:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002e2c:	5c40      	ldrb	r0, [r0, r1]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002e2e:	bf4a      	itet	mi
 8002e30:	490f      	ldrmi	r1, [pc, #60]	; (8002e70 <HAL_RCC_ClockConfig+0x1a0>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002e32:	4914      	ldrpl	r1, [pc, #80]	; (8002e84 <HAL_RCC_ClockConfig+0x1b4>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002e34:	fbb1 f1f0 	udivmi	r1, r1, r0
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002e38:	fb01 f103 	mul.w	r1, r1, r3
 8002e3c:	e7ca      	b.n	8002dd4 <HAL_RCC_ClockConfig+0x104>
        return HAL_TIMEOUT;
 8002e3e:	2003      	movs	r0, #3
}
 8002e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002e48:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e4c:	4907      	ldr	r1, [pc, #28]	; (8002e6c <HAL_RCC_ClockConfig+0x19c>)
 8002e4e:	6809      	ldr	r1, [r1, #0]
 8002e50:	fa93 f3a3 	rbit	r3, r3
 8002e54:	fab3 f383 	clz	r3, r3
 8002e58:	f003 031f 	and.w	r3, r3, #31
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	420b      	tst	r3, r1
 8002e62:	f47f af70 	bne.w	8002d46 <HAL_RCC_ClockConfig+0x76>
 8002e66:	e797      	b.n	8002d98 <HAL_RCC_ClockConfig+0xc8>
 8002e68:	40022000 	.word	0x40022000
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	007a1200 	.word	0x007a1200
 8002e74:	08008924 	.word	0x08008924
 8002e78:	20000008 	.word	0x20000008
 8002e7c:	08008900 	.word	0x08008900
 8002e80:	08008910 	.word	0x08008910
 8002e84:	003d0900 	.word	0x003d0900

08002e88 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8002e88:	4a14      	ldr	r2, [pc, #80]	; (8002edc <HAL_RCC_GetSysClockFreq+0x54>)
 8002e8a:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002e8c:	f003 010c 	and.w	r1, r3, #12
 8002e90:	2908      	cmp	r1, #8
 8002e92:	d121      	bne.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x50>
 8002e94:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8002e98:	fa91 f1a1 	rbit	r1, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002e9c:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8002ea0:	fab1 f181 	clz	r1, r1
 8002ea4:	fa20 f101 	lsr.w	r1, r0, r1
 8002ea8:	480d      	ldr	r0, [pc, #52]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0x58>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002eaa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002eac:	5c40      	ldrb	r0, [r0, r1]
 8002eae:	210f      	movs	r1, #15
 8002eb0:	fa91 f1a1 	rbit	r1, r1
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002eb4:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002eb6:	fab1 f181 	clz	r1, r1
 8002eba:	f002 020f 	and.w	r2, r2, #15
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002ebe:	bf4c      	ite	mi
 8002ec0:	4b08      	ldrmi	r3, [pc, #32]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x5c>)
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002ec2:	4b09      	ldrpl	r3, [pc, #36]	; (8002ee8 <HAL_RCC_GetSysClockFreq+0x60>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002ec4:	fa22 f201 	lsr.w	r2, r2, r1
 8002ec8:	4908      	ldr	r1, [pc, #32]	; (8002eec <HAL_RCC_GetSysClockFreq+0x64>)
 8002eca:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002ecc:	bf48      	it	mi
 8002ece:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002ed2:	fb03 f000 	mul.w	r0, r3, r0
 8002ed6:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8002ed8:	4802      	ldr	r0, [pc, #8]	; (8002ee4 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002eda:	4770      	bx	lr
 8002edc:	40021000 	.word	0x40021000
 8002ee0:	08008900 	.word	0x08008900
 8002ee4:	007a1200 	.word	0x007a1200
 8002ee8:	003d0900 	.word	0x003d0900
 8002eec:	08008910 	.word	0x08008910

08002ef0 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002ef0:	4b08      	ldr	r3, [pc, #32]	; (8002f14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ef2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	fa92 f2a2 	rbit	r2, r2
 8002efc:	fab2 f282 	clz	r2, r2
 8002f00:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002f04:	40d3      	lsrs	r3, r2
 8002f06:	4904      	ldr	r1, [pc, #16]	; (8002f18 <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8002f08:	4a04      	ldr	r2, [pc, #16]	; (8002f1c <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002f0a:	5ccb      	ldrb	r3, [r1, r3]
 8002f0c:	6810      	ldr	r0, [r2, #0]
}    
 8002f0e:	40d8      	lsrs	r0, r3
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	40021000 	.word	0x40021000
 8002f18:	08008934 	.word	0x08008934
 8002f1c:	20000008 	.word	0x20000008

08002f20 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002f20:	4b08      	ldr	r3, [pc, #32]	; (8002f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f22:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002f26:	685b      	ldr	r3, [r3, #4]
 8002f28:	fa92 f2a2 	rbit	r2, r2
 8002f2c:	fab2 f282 	clz	r2, r2
 8002f30:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002f34:	40d3      	lsrs	r3, r2
 8002f36:	4904      	ldr	r1, [pc, #16]	; (8002f48 <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 8002f38:	4a04      	ldr	r2, [pc, #16]	; (8002f4c <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002f3a:	5ccb      	ldrb	r3, [r1, r3]
 8002f3c:	6810      	ldr	r0, [r2, #0]
} 
 8002f3e:	40d8      	lsrs	r0, r3
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40021000 	.word	0x40021000
 8002f48:	08008934 	.word	0x08008934
 8002f4c:	20000008 	.word	0x20000008

08002f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002f54:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f56:	6800      	ldr	r0, [r0, #0]
 8002f58:	03c5      	lsls	r5, r0, #15
{
 8002f5a:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f5c:	d538      	bpl.n	8002fd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f5e:	4b56      	ldr	r3, [pc, #344]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f60:	69da      	ldr	r2, [r3, #28]
 8002f62:	00d1      	lsls	r1, r2, #3
 8002f64:	d55e      	bpl.n	8003024 <HAL_RCCEx_PeriphCLKConfig+0xd4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f66:	4d55      	ldr	r5, [pc, #340]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8002f68:	682b      	ldr	r3, [r5, #0]
 8002f6a:	05da      	lsls	r2, r3, #23
    FlagStatus       pwrclkchanged = RESET;
 8002f6c:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f70:	d567      	bpl.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0xf2>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002f72:	4d51      	ldr	r5, [pc, #324]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002f74:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002f76:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002f7a:	d01f      	beq.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x6c>
 8002f7c:	6861      	ldr	r1, [r4, #4]
 8002f7e:	f401 7240 	and.w	r2, r1, #768	; 0x300
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d01b      	beq.n	8002fbe <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002f86:	6a29      	ldr	r1, [r5, #32]
 8002f88:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002f8c:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8002f90:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002f94:	4f4a      	ldr	r7, [pc, #296]	; (80030c0 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 8002f96:	fab2 f282 	clz	r2, r2
 8002f9a:	443a      	add	r2, r7
 8002f9c:	0092      	lsls	r2, r2, #2
 8002f9e:	f04f 0e01 	mov.w	lr, #1
 8002fa2:	f8c2 e000 	str.w	lr, [r2]
 8002fa6:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002faa:	fab3 f383 	clz	r3, r3
 8002fae:	443b      	add	r3, r7
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002fb6:	6228      	str	r0, [r5, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002fb8:	07c8      	lsls	r0, r1, #31
 8002fba:	d458      	bmi.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8002fbc:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002fbe:	4a3e      	ldr	r2, [pc, #248]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002fc0:	6a13      	ldr	r3, [r2, #32]
 8002fc2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fc6:	430b      	orrs	r3, r1
 8002fc8:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002fca:	2e00      	cmp	r6, #0
 8002fcc:	d14a      	bne.n	8003064 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8002fce:	6820      	ldr	r0, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002fd0:	07c1      	lsls	r1, r0, #31
 8002fd2:	d506      	bpl.n	8002fe2 <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002fd4:	4a38      	ldr	r2, [pc, #224]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002fd6:	68a1      	ldr	r1, [r4, #8]
 8002fd8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002fda:	f023 0303 	bic.w	r3, r3, #3
 8002fde:	430b      	orrs	r3, r1
 8002fe0:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002fe2:	0682      	lsls	r2, r0, #26
 8002fe4:	d506      	bpl.n	8002ff4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002fe6:	4a34      	ldr	r2, [pc, #208]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002fe8:	68e1      	ldr	r1, [r4, #12]
 8002fea:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002fec:	f023 0310 	bic.w	r3, r3, #16
 8002ff0:	430b      	orrs	r3, r1
 8002ff2:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002ff4:	0603      	lsls	r3, r0, #24
 8002ff6:	d40d      	bmi.n	8003014 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002ff8:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8002ffc:	d007      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002ffe:	4a2e      	ldr	r2, [pc, #184]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003000:	6961      	ldr	r1, [r4, #20]
 8003002:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003004:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003008:	430b      	orrs	r3, r1
 800300a:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800300c:	2000      	movs	r0, #0
}
 800300e:	b003      	add	sp, #12
 8003010:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003014:	4a28      	ldr	r2, [pc, #160]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003016:	6921      	ldr	r1, [r4, #16]
 8003018:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800301a:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 800301e:	430b      	orrs	r3, r1
 8003020:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003022:	e7e9      	b.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0xa8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003024:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003026:	4d25      	ldr	r5, [pc, #148]	; (80030bc <HAL_RCCEx_PeriphCLKConfig+0x16c>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8003028:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800302c:	61da      	str	r2, [r3, #28]
 800302e:	69db      	ldr	r3, [r3, #28]
 8003030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003034:	9301      	str	r3, [sp, #4]
 8003036:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003038:	682b      	ldr	r3, [r5, #0]
 800303a:	05da      	lsls	r2, r3, #23
      pwrclkchanged = SET;
 800303c:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003040:	d497      	bmi.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x22>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003042:	682b      	ldr	r3, [r5, #0]
 8003044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003048:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800304a:	f7fe feef 	bl	8001e2c <HAL_GetTick>
 800304e:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003050:	682b      	ldr	r3, [r5, #0]
 8003052:	05db      	lsls	r3, r3, #23
 8003054:	d48d      	bmi.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x22>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003056:	f7fe fee9 	bl	8001e2c <HAL_GetTick>
 800305a:	1bc0      	subs	r0, r0, r7
 800305c:	2864      	cmp	r0, #100	; 0x64
 800305e:	d9f7      	bls.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x100>
          return HAL_TIMEOUT;
 8003060:	2003      	movs	r0, #3
 8003062:	e7d4      	b.n	800300e <HAL_RCCEx_PeriphCLKConfig+0xbe>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003064:	69d3      	ldr	r3, [r2, #28]
 8003066:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800306a:	61d3      	str	r3, [r2, #28]
 800306c:	e7af      	b.n	8002fce <HAL_RCCEx_PeriphCLKConfig+0x7e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800306e:	4677      	mov	r7, lr
        tickstart = HAL_GetTick();
 8003070:	f7fe fedc 	bl	8001e2c <HAL_GetTick>
 8003074:	f04f 0902 	mov.w	r9, #2
 8003078:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800307a:	e014      	b.n	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x156>
 800307c:	fa99 f3a9 	rbit	r3, r9
 8003080:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8003082:	fa99 f3a9 	rbit	r3, r9
 8003086:	fab3 f383 	clz	r3, r3
 800308a:	f003 031f 	and.w	r3, r3, #31
 800308e:	fa07 f303 	lsl.w	r3, r7, r3
 8003092:	4213      	tst	r3, r2
 8003094:	d192      	bne.n	8002fbc <HAL_RCCEx_PeriphCLKConfig+0x6c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003096:	f7fe fec9 	bl	8001e2c <HAL_GetTick>
 800309a:	f241 3388 	movw	r3, #5000	; 0x1388
 800309e:	eba0 0008 	sub.w	r0, r0, r8
 80030a2:	4298      	cmp	r0, r3
 80030a4:	d8dc      	bhi.n	8003060 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80030a6:	fa99 f3a9 	rbit	r3, r9
 80030aa:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d0e4      	beq.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x12c>
 80030b2:	6a2a      	ldr	r2, [r5, #32]
 80030b4:	e7e5      	b.n	8003082 <HAL_RCCEx_PeriphCLKConfig+0x132>
 80030b6:	bf00      	nop
 80030b8:	40021000 	.word	0x40021000
 80030bc:	40007000 	.word	0x40007000
 80030c0:	10908100 	.word	0x10908100

080030c4 <HAL_TIM_PWM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80030c4:	2800      	cmp	r0, #0
 80030c6:	d066      	beq.n	8003196 <HAL_TIM_PWM_Init+0xd2>
{
 80030c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 80030ca:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80030ce:	4604      	mov	r4, r0
 80030d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d039      	beq.n	800314c <HAL_TIM_PWM_Init+0x88>

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 
  /* Init the base time for the PWM */  
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80030d8:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030da:	4930      	ldr	r1, [pc, #192]	; (800319c <HAL_TIM_PWM_Init+0xd8>)
  htim->State= HAL_TIM_STATE_BUSY;
 80030dc:	2202      	movs	r2, #2
 80030de:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030e2:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80030e4:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030e6:	d04f      	beq.n	8003188 <HAL_TIM_PWM_Init+0xc4>
 80030e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ec:	d033      	beq.n	8003156 <HAL_TIM_PWM_Init+0x92>
 80030ee:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 80030f2:	428b      	cmp	r3, r1
 80030f4:	d02f      	beq.n	8003156 <HAL_TIM_PWM_Init+0x92>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030f6:	f501 319e 	add.w	r1, r1, #80896	; 0x13c00
 80030fa:	428b      	cmp	r3, r1
 80030fc:	d016      	beq.n	800312c <HAL_TIM_PWM_Init+0x68>
 80030fe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003102:	428b      	cmp	r3, r1
 8003104:	d012      	beq.n	800312c <HAL_TIM_PWM_Init+0x68>
 8003106:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800310a:	428b      	cmp	r3, r1
 800310c:	d00e      	beq.n	800312c <HAL_TIM_PWM_Init+0x68>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800310e:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003110:	68e0      	ldr	r0, [r4, #12]
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003112:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003114:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003118:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800311a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800311c:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800311e:	6299      	str	r1, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003120:	2201      	movs	r2, #1
 8003122:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8003124:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8003126:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 800312a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800312c:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800312e:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003130:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003134:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003136:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800313a:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 800313c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800313e:	68e2      	ldr	r2, [r4, #12]
 8003140:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003142:	6862      	ldr	r2, [r4, #4]
 8003144:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8003146:	6962      	ldr	r2, [r4, #20]
 8003148:	631a      	str	r2, [r3, #48]	; 0x30
 800314a:	e7e9      	b.n	8003120 <HAL_TIM_PWM_Init+0x5c>
    htim->Lock = HAL_UNLOCKED;
 800314c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003150:	f001 fc76 	bl	8004a40 <HAL_TIM_PWM_MspInit>
 8003154:	e7c0      	b.n	80030d8 <HAL_TIM_PWM_Init+0x14>
    tmpcr1 |= Structure->CounterMode;
 8003156:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003158:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800315a:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800315c:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800315e:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003160:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003164:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8003166:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800316a:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800316c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003170:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8003172:	601a      	str	r2, [r3, #0]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8003174:	4a0a      	ldr	r2, [pc, #40]	; (80031a0 <HAL_TIM_PWM_Init+0xdc>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003176:	62df      	str	r7, [r3, #44]	; 0x2c
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8003178:	4293      	cmp	r3, r2
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800317a:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800317c:	d0e3      	beq.n	8003146 <HAL_TIM_PWM_Init+0x82>
 800317e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003182:	4293      	cmp	r3, r2
 8003184:	d1cc      	bne.n	8003120 <HAL_TIM_PWM_Init+0x5c>
 8003186:	e7de      	b.n	8003146 <HAL_TIM_PWM_Init+0x82>
    tmpcr1 |= Structure->CounterMode;
 8003188:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800318a:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800318c:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800318e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003192:	432a      	orrs	r2, r5
 8003194:	e7cc      	b.n	8003130 <HAL_TIM_PWM_Init+0x6c>
    return HAL_ERROR;
 8003196:	2001      	movs	r0, #1
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40012c00 	.word	0x40012c00
 80031a0:	40014400 	.word	0x40014400

080031a4 <HAL_TIM_PWM_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80031a4:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80031a6:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80031a8:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 80031aa:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 80031ae:	ea20 0001 	bic.w	r0, r0, r1
{
 80031b2:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 80031b4:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80031b6:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80031b8:	4c0e      	ldr	r4, [pc, #56]	; (80031f4 <HAL_TIM_PWM_Start+0x50>)
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80031ba:	4311      	orrs	r1, r2
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80031bc:	42a3      	cmp	r3, r4
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80031be:	6219      	str	r1, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 80031c0:	d012      	beq.n	80031e8 <HAL_TIM_PWM_Start+0x44>
 80031c2:	4a0d      	ldr	r2, [pc, #52]	; (80031f8 <HAL_TIM_PWM_Start+0x54>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00f      	beq.n	80031e8 <HAL_TIM_PWM_Start+0x44>
 80031c8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d00b      	beq.n	80031e8 <HAL_TIM_PWM_Start+0x44>
 80031d0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d007      	beq.n	80031e8 <HAL_TIM_PWM_Start+0x44>
  __HAL_TIM_ENABLE(htim);
 80031d8:	681a      	ldr	r2, [r3, #0]
} 
 80031da:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_TIM_ENABLE(htim);
 80031de:	f042 0201 	orr.w	r2, r2, #1
} 
 80031e2:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 80031e4:	601a      	str	r2, [r3, #0]
} 
 80031e6:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 80031e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80031ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031ee:	645a      	str	r2, [r3, #68]	; 0x44
 80031f0:	e7f2      	b.n	80031d8 <HAL_TIM_PWM_Start+0x34>
 80031f2:	bf00      	nop
 80031f4:	40012c00 	.word	0x40012c00
 80031f8:	40014000 	.word	0x40014000

080031fc <TIM_OC1_SetConfig>:
{
 80031fc:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031fe:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 8003200:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8003202:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003204:	4d19      	ldr	r5, [pc, #100]	; (800326c <TIM_OC1_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003206:	f024 0401 	bic.w	r4, r4, #1
 800320a:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 800320c:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 800320e:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003210:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003212:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 8003216:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800321a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800321e:	42a8      	cmp	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8003220:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 8003224:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003228:	d012      	beq.n	8003250 <TIM_OC1_SetConfig+0x54>
 800322a:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800322e:	42a8      	cmp	r0, r5
 8003230:	d00e      	beq.n	8003250 <TIM_OC1_SetConfig+0x54>
 8003232:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003236:	42a8      	cmp	r0, r5
 8003238:	d00a      	beq.n	8003250 <TIM_OC1_SetConfig+0x54>
 800323a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800323e:	42a8      	cmp	r0, r5
 8003240:	d006      	beq.n	8003250 <TIM_OC1_SetConfig+0x54>
  TIMx->CCR1 = OC_Config->Pulse;
 8003242:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003244:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003246:	6182      	str	r2, [r0, #24]
} 
 8003248:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 800324a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 800324c:	6203      	str	r3, [r0, #32]
} 
 800324e:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8003250:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003252:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003254:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003258:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800325a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800325c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003260:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003262:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003266:	432c      	orrs	r4, r5
 8003268:	e7eb      	b.n	8003242 <TIM_OC1_SetConfig+0x46>
 800326a:	bf00      	nop
 800326c:	40012c00 	.word	0x40012c00

08003270 <TIM_OC2_SetConfig>:
{
 8003270:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003272:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003274:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003276:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003278:	4d19      	ldr	r5, [pc, #100]	; (80032e0 <TIM_OC2_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800327a:	f024 0410 	bic.w	r4, r4, #16
 800327e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8003280:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8003282:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003284:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003286:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 800328a:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800328e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003292:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003294:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003298:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800329c:	d010      	beq.n	80032c0 <TIM_OC2_SetConfig+0x50>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800329e:	4d11      	ldr	r5, [pc, #68]	; (80032e4 <TIM_OC2_SetConfig+0x74>)
 80032a0:	42a8      	cmp	r0, r5
 80032a2:	d014      	beq.n	80032ce <TIM_OC2_SetConfig+0x5e>
 80032a4:	4d10      	ldr	r5, [pc, #64]	; (80032e8 <TIM_OC2_SetConfig+0x78>)
 80032a6:	42a8      	cmp	r0, r5
 80032a8:	d011      	beq.n	80032ce <TIM_OC2_SetConfig+0x5e>
 80032aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80032ae:	42a8      	cmp	r0, r5
 80032b0:	d00d      	beq.n	80032ce <TIM_OC2_SetConfig+0x5e>
  TIMx->CCR2 = OC_Config->Pulse;
 80032b2:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80032b4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80032b6:	6183      	str	r3, [r0, #24]
}
 80032b8:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 80032ba:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 80032bc:	6202      	str	r2, [r0, #32]
}
 80032be:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032c0:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80032c2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032c6:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80032ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032ce:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032d0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032d2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032d6:	4335      	orrs	r5, r6
 80032d8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80032dc:	e7e9      	b.n	80032b2 <TIM_OC2_SetConfig+0x42>
 80032de:	bf00      	nop
 80032e0:	40012c00 	.word	0x40012c00
 80032e4:	40014000 	.word	0x40014000
 80032e8:	40014400 	.word	0x40014400

080032ec <TIM_OC3_SetConfig>:
{
 80032ec:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032ee:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032f0:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 80032f2:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032f4:	4d19      	ldr	r5, [pc, #100]	; (800335c <TIM_OC3_SetConfig+0x70>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032f6:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 80032fa:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 80032fc:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 80032fe:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8003300:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003302:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 8003306:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800330a:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800330e:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003310:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8003314:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003318:	d010      	beq.n	800333c <TIM_OC3_SetConfig+0x50>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800331a:	4d11      	ldr	r5, [pc, #68]	; (8003360 <TIM_OC3_SetConfig+0x74>)
 800331c:	42a8      	cmp	r0, r5
 800331e:	d014      	beq.n	800334a <TIM_OC3_SetConfig+0x5e>
 8003320:	4d10      	ldr	r5, [pc, #64]	; (8003364 <TIM_OC3_SetConfig+0x78>)
 8003322:	42a8      	cmp	r0, r5
 8003324:	d011      	beq.n	800334a <TIM_OC3_SetConfig+0x5e>
 8003326:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800332a:	42a8      	cmp	r0, r5
 800332c:	d00d      	beq.n	800334a <TIM_OC3_SetConfig+0x5e>
  TIMx->CCR3 = OC_Config->Pulse;
 800332e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003330:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003332:	61c3      	str	r3, [r0, #28]
}
 8003334:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8003336:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 8003338:	6202      	str	r2, [r0, #32]
}
 800333a:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800333c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800333e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003342:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003346:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800334a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800334c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800334e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003352:	4335      	orrs	r5, r6
 8003354:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8003358:	e7e9      	b.n	800332e <TIM_OC3_SetConfig+0x42>
 800335a:	bf00      	nop
 800335c:	40012c00 	.word	0x40012c00
 8003360:	40014000 	.word	0x40014000
 8003364:	40014400 	.word	0x40014400

08003368 <TIM_OC4_SetConfig>:
{
 8003368:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800336a:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800336c:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800336e:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003370:	4d15      	ldr	r5, [pc, #84]	; (80033c8 <TIM_OC4_SetConfig+0x60>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003372:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8003376:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8003378:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 800337a:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 800337c:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800337e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 8003382:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003386:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800338a:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800338c:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003390:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003394:	d012      	beq.n	80033bc <TIM_OC4_SetConfig+0x54>
 8003396:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 800339a:	42a8      	cmp	r0, r5
 800339c:	d00e      	beq.n	80033bc <TIM_OC4_SetConfig+0x54>
 800339e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80033a2:	42a8      	cmp	r0, r5
 80033a4:	d00a      	beq.n	80033bc <TIM_OC4_SetConfig+0x54>
 80033a6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80033aa:	42a8      	cmp	r0, r5
 80033ac:	d006      	beq.n	80033bc <TIM_OC4_SetConfig+0x54>
  TIMx->CCR4 = OC_Config->Pulse;
 80033ae:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80033b0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80033b2:	61c3      	str	r3, [r0, #28]
}
 80033b4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 80033b6:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 80033b8:	6202      	str	r2, [r0, #32]
}
 80033ba:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033bc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033be:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033c2:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80033c6:	e7f2      	b.n	80033ae <TIM_OC4_SetConfig+0x46>
 80033c8:	40012c00 	.word	0x40012c00

080033cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80033cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80033ce:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80033d2:	2b01      	cmp	r3, #1
 80033d4:	d057      	beq.n	8003486 <HAL_TIM_PWM_ConfigChannel+0xba>
 80033d6:	460d      	mov	r5, r1
  
  htim->State = HAL_TIM_STATE_BUSY;
 80033d8:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80033da:	2101      	movs	r1, #1
 80033dc:	4604      	mov	r4, r0
 80033de:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 80033e2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    
  switch (Channel)
 80033e6:	2a14      	cmp	r2, #20
 80033e8:	d846      	bhi.n	8003478 <HAL_TIM_PWM_ConfigChannel+0xac>
 80033ea:	e8df f002 	tbb	[pc, r2]
 80033ee:	454e      	.short	0x454e
 80033f0:	45604545 	.word	0x45604545
 80033f4:	45734545 	.word	0x45734545
 80033f8:	45854545 	.word	0x45854545
 80033fc:	45984545 	.word	0x45984545
 8003400:	4545      	.short	0x4545
 8003402:	0b          	.byte	0x0b
 8003403:	00          	.byte	0x00
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003404:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003406:	f8d5 e008 	ldr.w	lr, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800340a:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800340c:	682f      	ldr	r7, [r5, #0]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800340e:	4e65      	ldr	r6, [pc, #404]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003410:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8003414:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8003416:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8003418:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800341a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800341c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003420:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003424:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003428:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800342a:	ea41 510e 	orr.w	r1, r1, lr, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800342e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003432:	f000 80b0 	beq.w	8003596 <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8003436:	f506 56a0 	add.w	r6, r6, #5120	; 0x1400
 800343a:	42b3      	cmp	r3, r6
 800343c:	f000 80ab 	beq.w	8003596 <HAL_TIM_PWM_ConfigChannel+0x1ca>
 8003440:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003444:	42b3      	cmp	r3, r6
 8003446:	f000 80a6 	beq.w	8003596 <HAL_TIM_PWM_ConfigChannel+0x1ca>
 800344a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800344e:	42b3      	cmp	r3, r6
 8003450:	f000 80a1 	beq.w	8003596 <HAL_TIM_PWM_ConfigChannel+0x1ca>
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003454:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8003456:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8003458:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 800345a:	65de      	str	r6, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800345c:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800345e:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003460:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003462:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003466:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003468:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800346a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800346e:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003470:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003472:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003476:	655a      	str	r2, [r3, #84]	; 0x54
  htim->State = HAL_TIM_STATE_READY;
 8003478:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800347a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800347c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003480:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8003484:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8003486:	2002      	movs	r0, #2
}
 8003488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800348a:	4629      	mov	r1, r5
 800348c:	6800      	ldr	r0, [r0, #0]
 800348e:	f7ff feb5 	bl	80031fc <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003492:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003494:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003496:	6999      	ldr	r1, [r3, #24]
 8003498:	f041 0108 	orr.w	r1, r1, #8
 800349c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800349e:	6999      	ldr	r1, [r3, #24]
 80034a0:	f021 0104 	bic.w	r1, r1, #4
 80034a4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034a6:	699a      	ldr	r2, [r3, #24]
 80034a8:	4302      	orrs	r2, r0
 80034aa:	619a      	str	r2, [r3, #24]
    break;
 80034ac:	e7e4      	b.n	8003478 <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034ae:	4629      	mov	r1, r5
 80034b0:	6800      	ldr	r0, [r0, #0]
 80034b2:	f7ff fedd 	bl	8003270 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034b6:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034b8:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034ba:	6999      	ldr	r1, [r3, #24]
 80034bc:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80034c0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034c2:	6999      	ldr	r1, [r3, #24]
 80034c4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80034c8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034ca:	699a      	ldr	r2, [r3, #24]
 80034cc:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80034d0:	619a      	str	r2, [r3, #24]
    break;
 80034d2:	e7d1      	b.n	8003478 <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034d4:	4629      	mov	r1, r5
 80034d6:	6800      	ldr	r0, [r0, #0]
 80034d8:	f7ff ff08 	bl	80032ec <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034dc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80034de:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034e0:	69d9      	ldr	r1, [r3, #28]
 80034e2:	f041 0108 	orr.w	r1, r1, #8
 80034e6:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80034e8:	69d9      	ldr	r1, [r3, #28]
 80034ea:	f021 0104 	bic.w	r1, r1, #4
 80034ee:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 80034f0:	69da      	ldr	r2, [r3, #28]
 80034f2:	4302      	orrs	r2, r0
 80034f4:	61da      	str	r2, [r3, #28]
    break;
 80034f6:	e7bf      	b.n	8003478 <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80034f8:	4629      	mov	r1, r5
 80034fa:	6800      	ldr	r0, [r0, #0]
 80034fc:	f7ff ff34 	bl	8003368 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003500:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003502:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003504:	69d9      	ldr	r1, [r3, #28]
 8003506:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800350a:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800350c:	69d9      	ldr	r1, [r3, #28]
 800350e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003512:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003514:	69da      	ldr	r2, [r3, #28]
 8003516:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800351a:	61da      	str	r2, [r3, #28]
    break;
 800351c:	e7ac      	b.n	8003478 <HAL_TIM_PWM_ConfigChannel+0xac>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800351e:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003520:	f8d5 e008 	ldr.w	lr, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003524:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8003526:	682f      	ldr	r7, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003528:	4e1e      	ldr	r6, [pc, #120]	; (80035a4 <HAL_TIM_PWM_ConfigChannel+0x1d8>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800352a:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800352e:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8003530:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8003532:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 8003534:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003536:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 800353a:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800353e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003542:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003544:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 8003548:	ea42 0207 	orr.w	r2, r2, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800354c:	d01d      	beq.n	800358a <HAL_TIM_PWM_ConfigChannel+0x1be>
 800354e:	f506 56a0 	add.w	r6, r6, #5120	; 0x1400
 8003552:	42b3      	cmp	r3, r6
 8003554:	d019      	beq.n	800358a <HAL_TIM_PWM_ConfigChannel+0x1be>
 8003556:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800355a:	42b3      	cmp	r3, r6
 800355c:	d015      	beq.n	800358a <HAL_TIM_PWM_ConfigChannel+0x1be>
 800355e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003562:	42b3      	cmp	r3, r6
 8003564:	d011      	beq.n	800358a <HAL_TIM_PWM_ConfigChannel+0x1be>
  TIMx->CCR5 = OC_Config->Pulse;
 8003566:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8003568:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800356a:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800356c:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 800356e:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003570:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8003572:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003574:	f041 0108 	orr.w	r1, r1, #8
 8003578:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800357a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800357c:	f021 0104 	bic.w	r1, r1, #4
 8003580:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8003582:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003584:	4302      	orrs	r2, r0
 8003586:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8003588:	e776      	b.n	8003478 <HAL_TIM_PWM_ConfigChannel+0xac>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800358a:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 800358c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003590:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 8003594:	e7e7      	b.n	8003566 <HAL_TIM_PWM_ConfigChannel+0x19a>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003596:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003598:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800359c:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
 80035a0:	e758      	b.n	8003454 <HAL_TIM_PWM_ConfigChannel+0x88>
 80035a2:	bf00      	nop
 80035a4:	40012c00 	.word	0x40012c00

080035a8 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80035a8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d016      	beq.n	80035de <HAL_TIMEx_MasterConfigSynchronization+0x36>
  tmpcr2 = htim->Instance->CR2;
 80035b0:	6802      	ldr	r2, [r0, #0]
{
 80035b2:	b470      	push	{r4, r5, r6}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035b4:	4d0e      	ldr	r5, [pc, #56]	; (80035f0 <HAL_TIMEx_MasterConfigSynchronization+0x48>)
  tmpcr2 = htim->Instance->CR2;
 80035b6:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80035b8:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035ba:	42aa      	cmp	r2, r5
 80035bc:	d012      	beq.n	80035e4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035be:	680e      	ldr	r6, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035c0:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80035c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80035c6:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035ca:	4333      	orrs	r3, r6
  __HAL_UNLOCK(htim);
 80035cc:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035ce:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 80035d0:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 80035d2:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 80035d4:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
} 
 80035d8:	4620      	mov	r0, r4
 80035da:	bc70      	pop	{r4, r5, r6}
 80035dc:	4770      	bx	lr
  __HAL_LOCK(htim);
 80035de:	2302      	movs	r3, #2
} 
 80035e0:	4618      	mov	r0, r3
 80035e2:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035e4:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035e6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035ea:	432b      	orrs	r3, r5
 80035ec:	e7e7      	b.n	80035be <HAL_TIMEx_MasterConfigSynchronization+0x16>
 80035ee:	bf00      	nop
 80035f0:	40012c00 	.word	0x40012c00

080035f4 <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 80035f4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d029      	beq.n	8003650 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
{
 80035fc:	b4f0      	push	{r4, r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035fe:	e891 00e0 	ldmia.w	r1, {r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003602:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003604:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003606:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800360a:	433b      	orrs	r3, r7
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800360c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003610:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003612:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003616:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003618:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800361c:	4602      	mov	r2, r0
 800361e:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003620:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003622:	6a8e      	ldr	r6, [r1, #40]	; 0x28
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003624:	4d12      	ldr	r5, [pc, #72]	; (8003670 <HAL_TIMEx_ConfigBreakDeadTime+0x7c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8003626:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003628:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800362c:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800362e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003632:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003634:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8003636:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800363a:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800363c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003640:	d008      	beq.n	8003654 <HAL_TIMEx_ConfigBreakDeadTime+0x60>
  __HAL_UNLOCK(htim);
 8003642:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8003644:	6443      	str	r3, [r0, #68]	; 0x44
}
 8003646:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8003648:	4608      	mov	r0, r1
  __HAL_UNLOCK(htim);
 800364a:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
}
 800364e:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003650:	2002      	movs	r0, #2
 8003652:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8003654:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003656:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003658:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 800365a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800365e:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003662:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003666:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003668:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800366c:	430b      	orrs	r3, r1
 800366e:	e7e8      	b.n	8003642 <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 8003670:	40012c00 	.word	0x40012c00

08003674 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003676:	460e      	mov	r6, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8003678:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 800367c:	2920      	cmp	r1, #32
{
 800367e:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY)
 8003680:	d002      	beq.n	8003688 <HAL_UART_Transmit+0x14>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8003682:	2002      	movs	r0, #2
  }
}
 8003684:	b003      	add	sp, #12
 8003686:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((pData == NULL ) || (Size == 0U))
 8003688:	b37e      	cbz	r6, 80036ea <HAL_UART_Transmit+0x76>
 800368a:	b372      	cbz	r2, 80036ea <HAL_UART_Transmit+0x76>
 800368c:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 800368e:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8003692:	2b01      	cmp	r3, #1
 8003694:	4604      	mov	r4, r0
 8003696:	d0f4      	beq.n	8003682 <HAL_UART_Transmit+0xe>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003698:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 800369a:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800369c:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800369e:	66e0      	str	r0, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 80036a0:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036a4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
 80036a8:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 80036aa:	f7fe fbbf 	bl	8001e2c <HAL_GetTick>
    huart->TxXferSize = Size;
 80036ae:	9a01      	ldr	r2, [sp, #4]
 80036b0:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80036b4:	4607      	mov	r7, r0
 80036b6:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 80036b8:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80036bc:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	b1f3      	cbz	r3, 8003702 <HAL_UART_Transmit+0x8e>
      huart->TxXferCount--;
 80036c4:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29b      	uxth	r3, r3
 80036cc:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 80036d0:	1c69      	adds	r1, r5, #1
 80036d2:	d122      	bne.n	800371a <HAL_UART_Transmit+0xa6>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036d4:	69c2      	ldr	r2, [r0, #28]
 80036d6:	0612      	lsls	r2, r2, #24
 80036d8:	d5fc      	bpl.n	80036d4 <HAL_UART_Transmit+0x60>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036da:	68a3      	ldr	r3, [r4, #8]
 80036dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036e0:	d037      	beq.n	8003752 <HAL_UART_Transmit+0xde>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80036e2:	7833      	ldrb	r3, [r6, #0]
 80036e4:	8503      	strh	r3, [r0, #40]	; 0x28
 80036e6:	3601      	adds	r6, #1
 80036e8:	e7e8      	b.n	80036bc <HAL_UART_Transmit+0x48>
      return  HAL_ERROR;
 80036ea:	2001      	movs	r0, #1
 80036ec:	e7ca      	b.n	8003684 <HAL_UART_Transmit+0x10>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036ee:	69c3      	ldr	r3, [r0, #28]
 80036f0:	065b      	lsls	r3, r3, #25
 80036f2:	d40b      	bmi.n	800370c <HAL_UART_Transmit+0x98>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80036f4:	b1dd      	cbz	r5, 800372e <HAL_UART_Transmit+0xba>
 80036f6:	f7fe fb99 	bl	8001e2c <HAL_GetTick>
 80036fa:	1bc0      	subs	r0, r0, r7
 80036fc:	4285      	cmp	r5, r0
 80036fe:	6820      	ldr	r0, [r4, #0]
 8003700:	d315      	bcc.n	800372e <HAL_UART_Transmit+0xba>
 8003702:	1c69      	adds	r1, r5, #1
 8003704:	d1f3      	bne.n	80036ee <HAL_UART_Transmit+0x7a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003706:	69c3      	ldr	r3, [r0, #28]
 8003708:	065a      	lsls	r2, r3, #25
 800370a:	d5fc      	bpl.n	8003706 <HAL_UART_Transmit+0x92>
    huart->gState = HAL_UART_STATE_READY;
 800370c:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800370e:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8003710:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8003714:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8003718:	e7b4      	b.n	8003684 <HAL_UART_Transmit+0x10>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800371a:	69c3      	ldr	r3, [r0, #28]
 800371c:	061b      	lsls	r3, r3, #24
 800371e:	d4dc      	bmi.n	80036da <HAL_UART_Transmit+0x66>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003720:	b12d      	cbz	r5, 800372e <HAL_UART_Transmit+0xba>
 8003722:	f7fe fb83 	bl	8001e2c <HAL_GetTick>
 8003726:	1bc0      	subs	r0, r0, r7
 8003728:	4285      	cmp	r5, r0
 800372a:	6820      	ldr	r0, [r4, #0]
 800372c:	d2d0      	bcs.n	80036d0 <HAL_UART_Transmit+0x5c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800372e:	6803      	ldr	r3, [r0, #0]
 8003730:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003734:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003736:	6883      	ldr	r3, [r0, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8003738:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800373a:	f023 0301 	bic.w	r3, r3, #1
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800373e:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003740:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003742:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
      return HAL_TIMEOUT;
 8003746:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8003748:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800374c:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 8003750:	e798      	b.n	8003684 <HAL_UART_Transmit+0x10>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003752:	6923      	ldr	r3, [r4, #16]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1c4      	bne.n	80036e2 <HAL_UART_Transmit+0x6e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003758:	f836 3b02 	ldrh.w	r3, [r6], #2
 800375c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003760:	8503      	strh	r3, [r0, #40]	; 0x28
        pData += 2U;
 8003762:	e7ab      	b.n	80036bc <HAL_UART_Transmit+0x48>

08003764 <HAL_UART_Receive>:
{
 8003764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003768:	4688      	mov	r8, r1
  if(huart->RxState == HAL_UART_STATE_READY)
 800376a:	f890 106a 	ldrb.w	r1, [r0, #106]	; 0x6a
 800376e:	2920      	cmp	r1, #32
{
 8003770:	b082      	sub	sp, #8
  if(huart->RxState == HAL_UART_STATE_READY)
 8003772:	d003      	beq.n	800377c <HAL_UART_Receive+0x18>
    return HAL_BUSY;
 8003774:	2002      	movs	r0, #2
}
 8003776:	b002      	add	sp, #8
 8003778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((pData == NULL ) || (Size == 0U))
 800377c:	f1b8 0f00 	cmp.w	r8, #0
 8003780:	d040      	beq.n	8003804 <HAL_UART_Receive+0xa0>
 8003782:	2a00      	cmp	r2, #0
 8003784:	d03e      	beq.n	8003804 <HAL_UART_Receive+0xa0>
 8003786:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 8003788:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 800378c:	2b01      	cmp	r3, #1
 800378e:	4604      	mov	r4, r0
 8003790:	d0f0      	beq.n	8003774 <HAL_UART_Receive+0x10>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003792:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003794:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 8003796:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003798:	66e0      	str	r0, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 800379a:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800379e:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
 80037a2:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 80037a4:	f7fe fb42 	bl	8001e2c <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 80037a8:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 80037aa:	9a01      	ldr	r2, [sp, #4]
 80037ac:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 80037b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80037b4:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 80037b6:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 80037ba:	d059      	beq.n	8003870 <HAL_UART_Receive+0x10c>
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d14d      	bne.n	800385c <HAL_UART_Receive+0xf8>
 80037c0:	6923      	ldr	r3, [r4, #16]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d050      	beq.n	8003868 <HAL_UART_Receive+0x104>
 80037c6:	267f      	movs	r6, #127	; 0x7f
 80037c8:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 80037cc:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 80037d0:	b280      	uxth	r0, r0
 80037d2:	2800      	cmp	r0, #0
 80037d4:	d03c      	beq.n	8003850 <HAL_UART_Receive+0xec>
      huart->RxXferCount--;
 80037d6:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 80037da:	3b01      	subs	r3, #1
 80037dc:	b29b      	uxth	r3, r3
 80037de:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 80037e2:	1c69      	adds	r1, r5, #1
 80037e4:	6820      	ldr	r0, [r4, #0]
 80037e6:	d10f      	bne.n	8003808 <HAL_UART_Receive+0xa4>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037e8:	69c2      	ldr	r2, [r0, #28]
 80037ea:	0692      	lsls	r2, r2, #26
 80037ec:	d5fc      	bpl.n	80037e8 <HAL_UART_Receive+0x84>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037ee:	68a3      	ldr	r3, [r4, #8]
 80037f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80037f4:	d024      	beq.n	8003840 <HAL_UART_Receive+0xdc>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80037f6:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 80037f8:	4033      	ands	r3, r6
 80037fa:	f888 3000 	strb.w	r3, [r8]
 80037fe:	f108 0801 	add.w	r8, r8, #1
 8003802:	e7e3      	b.n	80037cc <HAL_UART_Receive+0x68>
      return  HAL_ERROR;
 8003804:	2001      	movs	r0, #1
 8003806:	e7b6      	b.n	8003776 <HAL_UART_Receive+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003808:	69c3      	ldr	r3, [r0, #28]
 800380a:	069b      	lsls	r3, r3, #26
 800380c:	d4ef      	bmi.n	80037ee <HAL_UART_Receive+0x8a>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800380e:	b12d      	cbz	r5, 800381c <HAL_UART_Receive+0xb8>
 8003810:	f7fe fb0c 	bl	8001e2c <HAL_GetTick>
 8003814:	1bc0      	subs	r0, r0, r7
 8003816:	4285      	cmp	r5, r0
 8003818:	d2e3      	bcs.n	80037e2 <HAL_UART_Receive+0x7e>
 800381a:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800381c:	6803      	ldr	r3, [r0, #0]
 800381e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003822:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003824:	6883      	ldr	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003826:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003828:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 800382c:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800382e:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003830:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
        return HAL_TIMEOUT;
 8003834:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8003836:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800383a:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 800383e:	e79a      	b.n	8003776 <HAL_UART_Receive+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003840:	6923      	ldr	r3, [r4, #16]
 8003842:	2b00      	cmp	r3, #0
 8003844:	d1d7      	bne.n	80037f6 <HAL_UART_Receive+0x92>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8003846:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 8003848:	4033      	ands	r3, r6
 800384a:	f828 3b02 	strh.w	r3, [r8], #2
        pData +=2U;
 800384e:	e7bd      	b.n	80037cc <HAL_UART_Receive+0x68>
    huart->RxState = HAL_UART_STATE_READY;
 8003850:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8003852:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 8003856:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
    return HAL_OK;
 800385a:	e78c      	b.n	8003776 <HAL_UART_Receive+0x12>
    UART_MASK_COMPUTATION(huart);
 800385c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003860:	d00e      	beq.n	8003880 <HAL_UART_Receive+0x11c>
 8003862:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
 8003866:	e7b1      	b.n	80037cc <HAL_UART_Receive+0x68>
 8003868:	26ff      	movs	r6, #255	; 0xff
 800386a:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
 800386e:	e7ad      	b.n	80037cc <HAL_UART_Receive+0x68>
 8003870:	6923      	ldr	r3, [r4, #16]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1f8      	bne.n	8003868 <HAL_UART_Receive+0x104>
 8003876:	f240 16ff 	movw	r6, #511	; 0x1ff
 800387a:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
 800387e:	e7a5      	b.n	80037cc <HAL_UART_Receive+0x68>
 8003880:	6923      	ldr	r3, [r4, #16]
 8003882:	2b00      	cmp	r3, #0
 8003884:	d09f      	beq.n	80037c6 <HAL_UART_Receive+0x62>
 8003886:	263f      	movs	r6, #63	; 0x3f
 8003888:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 800388c:	e79e      	b.n	80037cc <HAL_UART_Receive+0x68>
 800388e:	bf00      	nop

08003890 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003890:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003892:	07da      	lsls	r2, r3, #31
{
 8003894:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003896:	d506      	bpl.n	80038a6 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003898:	6801      	ldr	r1, [r0, #0]
 800389a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800389c:	684a      	ldr	r2, [r1, #4]
 800389e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80038a2:	4322      	orrs	r2, r4
 80038a4:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038a6:	079c      	lsls	r4, r3, #30
 80038a8:	d506      	bpl.n	80038b8 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80038aa:	6801      	ldr	r1, [r0, #0]
 80038ac:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80038ae:	684a      	ldr	r2, [r1, #4]
 80038b0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80038b4:	4322      	orrs	r2, r4
 80038b6:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80038b8:	0759      	lsls	r1, r3, #29
 80038ba:	d506      	bpl.n	80038ca <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80038bc:	6801      	ldr	r1, [r0, #0]
 80038be:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80038c0:	684a      	ldr	r2, [r1, #4]
 80038c2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80038c6:	4322      	orrs	r2, r4
 80038c8:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038ca:	071a      	lsls	r2, r3, #28
 80038cc:	d506      	bpl.n	80038dc <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038ce:	6801      	ldr	r1, [r0, #0]
 80038d0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80038d2:	684a      	ldr	r2, [r1, #4]
 80038d4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038d8:	4322      	orrs	r2, r4
 80038da:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80038dc:	06dc      	lsls	r4, r3, #27
 80038de:	d506      	bpl.n	80038ee <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80038e0:	6801      	ldr	r1, [r0, #0]
 80038e2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80038e4:	688a      	ldr	r2, [r1, #8]
 80038e6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038ea:	4322      	orrs	r2, r4
 80038ec:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80038ee:	0699      	lsls	r1, r3, #26
 80038f0:	d506      	bpl.n	8003900 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80038f2:	6801      	ldr	r1, [r0, #0]
 80038f4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80038f6:	688a      	ldr	r2, [r1, #8]
 80038f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038fc:	4322      	orrs	r2, r4
 80038fe:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003900:	065a      	lsls	r2, r3, #25
 8003902:	d509      	bpl.n	8003918 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003904:	6801      	ldr	r1, [r0, #0]
 8003906:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003908:	684a      	ldr	r2, [r1, #4]
 800390a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800390e:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003910:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003914:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003916:	d00b      	beq.n	8003930 <UART_AdvFeatureConfig+0xa0>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003918:	061b      	lsls	r3, r3, #24
 800391a:	d506      	bpl.n	800392a <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800391c:	6802      	ldr	r2, [r0, #0]
 800391e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003920:	6853      	ldr	r3, [r2, #4]
 8003922:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003926:	430b      	orrs	r3, r1
 8003928:	6053      	str	r3, [r2, #4]
}
 800392a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800392e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003930:	684a      	ldr	r2, [r1, #4]
 8003932:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003934:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003938:	4322      	orrs	r2, r4
 800393a:	604a      	str	r2, [r1, #4]
 800393c:	e7ec      	b.n	8003918 <UART_AdvFeatureConfig+0x88>
 800393e:	bf00      	nop

08003940 <HAL_UART_Init>:
  if(huart == NULL)
 8003940:	2800      	cmp	r0, #0
 8003942:	f000 80af 	beq.w	8003aa4 <HAL_UART_Init+0x164>
{
 8003946:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8003948:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800394c:	4604      	mov	r4, r0
 800394e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003952:	2b00      	cmp	r3, #0
 8003954:	d031      	beq.n	80039ba <HAL_UART_Init+0x7a>
  __HAL_UART_DISABLE(huart);
 8003956:	6825      	ldr	r5, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003958:	6927      	ldr	r7, [r4, #16]
 800395a:	6966      	ldr	r6, [r4, #20]
 800395c:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800395e:	4a89      	ldr	r2, [pc, #548]	; (8003b84 <HAL_UART_Init+0x244>)
  huart->gState = HAL_UART_STATE_BUSY;
 8003960:	2324      	movs	r3, #36	; 0x24
 8003962:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8003966:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003968:	68a3      	ldr	r3, [r4, #8]
  __HAL_UART_DISABLE(huart);
 800396a:	f020 0001 	bic.w	r0, r0, #1
 800396e:	6028      	str	r0, [r5, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003970:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003972:	433b      	orrs	r3, r7
 8003974:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003976:	4002      	ands	r2, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003978:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 800397a:	4313      	orrs	r3, r2
 800397c:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800397e:	686a      	ldr	r2, [r5, #4]
 8003980:	68e6      	ldr	r6, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003982:	69a3      	ldr	r3, [r4, #24]
 8003984:	6a27      	ldr	r7, [r4, #32]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003986:	4880      	ldr	r0, [pc, #512]	; (8003b88 <HAL_UART_Init+0x248>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003988:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800398c:	4332      	orrs	r2, r6
 800398e:	606a      	str	r2, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003990:	68aa      	ldr	r2, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003992:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003994:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8003998:	4313      	orrs	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 800399a:	4285      	cmp	r5, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 800399c:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800399e:	d06f      	beq.n	8003a80 <HAL_UART_Init+0x140>
 80039a0:	4b7a      	ldr	r3, [pc, #488]	; (8003b8c <HAL_UART_Init+0x24c>)
 80039a2:	429d      	cmp	r5, r3
 80039a4:	d00e      	beq.n	80039c4 <HAL_UART_Init+0x84>
 80039a6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039aa:	429d      	cmp	r5, r3
 80039ac:	d00a      	beq.n	80039c4 <HAL_UART_Init+0x84>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039ae:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80039b2:	f000 80a2 	beq.w	8003afa <HAL_UART_Init+0x1ba>
    return HAL_ERROR;
 80039b6:	2001      	movs	r0, #1
 80039b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 80039ba:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 80039be:	f001 f895 	bl	8004aec <HAL_UART_MspInit>
 80039c2:	e7c8      	b.n	8003956 <HAL_UART_Init+0x16>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039c4:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80039c8:	f000 8094 	beq.w	8003af4 <HAL_UART_Init+0x1b4>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80039cc:	f7ff fa90 	bl	8002ef0 <HAL_RCC_GetPCLK1Freq>
 80039d0:	6862      	ldr	r2, [r4, #4]
 80039d2:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80039d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80039da:	b29b      	uxth	r3, r3
 80039dc:	60eb      	str	r3, [r5, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80039de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d149      	bne.n	8003a78 <HAL_UART_Init+0x138>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039e4:	6823      	ldr	r3, [r4, #0]
 80039e6:	685a      	ldr	r2, [r3, #4]
 80039e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80039ec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80039f4:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80039f6:	681a      	ldr	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039f8:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 80039fa:	f042 0201 	orr.w	r2, r2, #1
 80039fe:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a00:	66e1      	str	r1, [r4, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8003a02:	f7fe fa13 	bl	8001e2c <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8003a0c:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003a0e:	d40b      	bmi.n	8003a28 <HAL_UART_Init+0xe8>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003a10:	681a      	ldr	r2, [r3, #0]
 8003a12:	0752      	lsls	r2, r2, #29
 8003a14:	d424      	bmi.n	8003a60 <HAL_UART_Init+0x120>
  huart->gState  = HAL_UART_STATE_READY;
 8003a16:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003a18:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8003a1a:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8003a1e:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8003a22:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
 8003a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a28:	69dd      	ldr	r5, [r3, #28]
 8003a2a:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 8003a2e:	d1ef      	bne.n	8003a10 <HAL_UART_Init+0xd0>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003a30:	f7fe f9fc 	bl	8001e2c <HAL_GetTick>
 8003a34:	1b80      	subs	r0, r0, r6
 8003a36:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a3a:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003a3c:	d3f4      	bcc.n	8003a28 <HAL_UART_Init+0xe8>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003a44:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a46:	689a      	ldr	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003a48:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a4a:	f022 0201 	bic.w	r2, r2, #1
 8003a4e:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 8003a50:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8003a52:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8003a56:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8003a5a:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
 8003a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a60:	69dd      	ldr	r5, [r3, #28]
 8003a62:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8003a66:	d1d6      	bne.n	8003a16 <HAL_UART_Init+0xd6>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003a68:	f7fe f9e0 	bl	8001e2c <HAL_GetTick>
 8003a6c:	1b80      	subs	r0, r0, r6
 8003a6e:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a72:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003a74:	d3f4      	bcc.n	8003a60 <HAL_UART_Init+0x120>
 8003a76:	e7e2      	b.n	8003a3e <HAL_UART_Init+0xfe>
    UART_AdvFeatureConfig(huart);
 8003a78:	4620      	mov	r0, r4
 8003a7a:	f7ff ff09 	bl	8003890 <UART_AdvFeatureConfig>
 8003a7e:	e7b1      	b.n	80039e4 <HAL_UART_Init+0xa4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a80:	4b43      	ldr	r3, [pc, #268]	; (8003b90 <HAL_UART_Init+0x250>)
 8003a82:	4a44      	ldr	r2, [pc, #272]	; (8003b94 <HAL_UART_Init+0x254>)
 8003a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a86:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a8a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003a8e:	5cd3      	ldrb	r3, [r2, r3]
 8003a90:	d13b      	bne.n	8003b0a <HAL_UART_Init+0x1ca>
    switch (clocksource)
 8003a92:	2b08      	cmp	r3, #8
 8003a94:	d834      	bhi.n	8003b00 <HAL_UART_Init+0x1c0>
 8003a96:	e8df f003 	tbb	[pc, r3]
 8003a9a:	2a2d      	.short	0x2a2d
 8003a9c:	33153320 	.word	0x33153320
 8003aa0:	3333      	.short	0x3333
 8003aa2:	07          	.byte	0x07
 8003aa3:	00          	.byte	0x00
    return HAL_ERROR;
 8003aa4:	2001      	movs	r0, #1
}
 8003aa6:	4770      	bx	lr
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003aa8:	6862      	ldr	r2, [r4, #4]
 8003aaa:	0853      	lsrs	r3, r2, #1
 8003aac:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003ab0:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ab4:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 8003ab6:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003aba:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8003abe:	4313      	orrs	r3, r2
 8003ac0:	60eb      	str	r3, [r5, #12]
 8003ac2:	e78c      	b.n	80039de <HAL_UART_Init+0x9e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003ac4:	f7ff f9e0 	bl	8002e88 <HAL_RCC_GetSysClockFreq>
 8003ac8:	6862      	ldr	r2, [r4, #4]
 8003aca:	6825      	ldr	r5, [r4, #0]
 8003acc:	0853      	lsrs	r3, r2, #1
 8003ace:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003ad2:	fbb3 f3f2 	udiv	r3, r3, r2
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	e7ed      	b.n	8003ab6 <HAL_UART_Init+0x176>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003ada:	6862      	ldr	r2, [r4, #4]
 8003adc:	0853      	lsrs	r3, r2, #1
 8003ade:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003ae2:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003ae6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	e7e3      	b.n	8003ab6 <HAL_UART_Init+0x176>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003aee:	f7ff fa17 	bl	8002f20 <HAL_RCC_GetPCLK2Freq>
 8003af2:	e7e9      	b.n	8003ac8 <HAL_UART_Init+0x188>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003af4:	f7ff f9fc 	bl	8002ef0 <HAL_RCC_GetPCLK1Freq>
 8003af8:	e7e6      	b.n	8003ac8 <HAL_UART_Init+0x188>
    huart->Instance->BRR = brrtemp;
 8003afa:	2300      	movs	r3, #0
 8003afc:	60eb      	str	r3, [r5, #12]
 8003afe:	e75a      	b.n	80039b6 <HAL_UART_Init+0x76>
 8003b00:	4b21      	ldr	r3, [pc, #132]	; (8003b88 <HAL_UART_Init+0x248>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	60da      	str	r2, [r3, #12]
    return HAL_ERROR;
 8003b06:	2001      	movs	r0, #1
 8003b08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (clocksource)
 8003b0a:	2b08      	cmp	r3, #8
 8003b0c:	f63f af53 	bhi.w	80039b6 <HAL_UART_Init+0x76>
 8003b10:	a201      	add	r2, pc, #4	; (adr r2, 8003b18 <HAL_UART_Init+0x1d8>)
 8003b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b16:	bf00      	nop
 8003b18:	080039cd 	.word	0x080039cd
 8003b1c:	08003b3d 	.word	0x08003b3d
 8003b20:	08003b6d 	.word	0x08003b6d
 8003b24:	080039b7 	.word	0x080039b7
 8003b28:	08003b67 	.word	0x08003b67
 8003b2c:	080039b7 	.word	0x080039b7
 8003b30:	080039b7 	.word	0x080039b7
 8003b34:	080039b7 	.word	0x080039b7
 8003b38:	08003b53 	.word	0x08003b53
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003b3c:	f7ff f9f0 	bl	8002f20 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003b40:	6862      	ldr	r2, [r4, #4]
 8003b42:	4911      	ldr	r1, [pc, #68]	; (8003b88 <HAL_UART_Init+0x248>)
 8003b44:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003b48:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	60cb      	str	r3, [r1, #12]
 8003b50:	e745      	b.n	80039de <HAL_UART_Init+0x9e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003b52:	6862      	ldr	r2, [r4, #4]
 8003b54:	490c      	ldr	r1, [pc, #48]	; (8003b88 <HAL_UART_Init+0x248>)
 8003b56:	0853      	lsrs	r3, r2, #1
 8003b58:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003b5c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	60cb      	str	r3, [r1, #12]
 8003b64:	e73b      	b.n	80039de <HAL_UART_Init+0x9e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003b66:	f7ff f98f 	bl	8002e88 <HAL_RCC_GetSysClockFreq>
 8003b6a:	e7e9      	b.n	8003b40 <HAL_UART_Init+0x200>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003b6c:	6862      	ldr	r2, [r4, #4]
 8003b6e:	4906      	ldr	r1, [pc, #24]	; (8003b88 <HAL_UART_Init+0x248>)
 8003b70:	0853      	lsrs	r3, r2, #1
 8003b72:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003b76:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003b7a:	fbb3 f3f2 	udiv	r3, r3, r2
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	60cb      	str	r3, [r1, #12]
 8003b82:	e72c      	b.n	80039de <HAL_UART_Init+0x9e>
 8003b84:	efff69f3 	.word	0xefff69f3
 8003b88:	40013800 	.word	0x40013800
 8003b8c:	40004400 	.word	0x40004400
 8003b90:	40021000 	.word	0x40021000
 8003b94:	08008920 	.word	0x08008920

08003b98 <_ZN3App11RestoreDataEv>:
extern bool CanRxFlag;

#define ORDER_BIT_Pos 8U

float App::RestoreData()
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b083      	sub	sp, #12
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]


		((unsigned char*)&temp_data)[0]=RxFIFO_Data[0];
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	3308      	adds	r3, #8
 8003ba4:	4a0f      	ldr	r2, [pc, #60]	; (8003be4 <_ZN3App11RestoreDataEv+0x4c>)
 8003ba6:	7812      	ldrb	r2, [r2, #0]
 8003ba8:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&temp_data)[1]=RxFIFO_Data[1];
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	3308      	adds	r3, #8
 8003bae:	3301      	adds	r3, #1
 8003bb0:	4a0c      	ldr	r2, [pc, #48]	; (8003be4 <_ZN3App11RestoreDataEv+0x4c>)
 8003bb2:	7852      	ldrb	r2, [r2, #1]
 8003bb4:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&temp_data)[2]=RxFIFO_Data[2];
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	3308      	adds	r3, #8
 8003bba:	3302      	adds	r3, #2
 8003bbc:	4a09      	ldr	r2, [pc, #36]	; (8003be4 <_ZN3App11RestoreDataEv+0x4c>)
 8003bbe:	7892      	ldrb	r2, [r2, #2]
 8003bc0:	701a      	strb	r2, [r3, #0]
		((unsigned char*)&temp_data)[3]=RxFIFO_Data[3];
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	3308      	adds	r3, #8
 8003bc6:	3303      	adds	r3, #3
 8003bc8:	4a06      	ldr	r2, [pc, #24]	; (8003be4 <_ZN3App11RestoreDataEv+0x4c>)
 8003bca:	78d2      	ldrb	r2, [r2, #3]
 8003bcc:	701a      	strb	r2, [r3, #0]

	return temp_data;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	ee07 3a90 	vmov	s15, r3
}
 8003bd6:	eeb0 0a67 	vmov.f32	s0, s15
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr
 8003be4:	20000698 	.word	0x20000698

08003be8 <_ZN3App7SetDutyEf>:


void App::SetDuty(float duty)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
 8003bf0:	ed87 0a00 	vstr	s0, [r7]
	switch(node_id)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	889b      	ldrh	r3, [r3, #4]
 8003bf8:	3b01      	subs	r3, #1
 8003bfa:	2b07      	cmp	r3, #7
 8003bfc:	d859      	bhi.n	8003cb2 <_ZN3App7SetDutyEf+0xca>
 8003bfe:	a201      	add	r2, pc, #4	; (adr r2, 8003c04 <_ZN3App7SetDutyEf+0x1c>)
 8003c00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c04:	08003c25 	.word	0x08003c25
 8003c08:	08003c35 	.word	0x08003c35
 8003c0c:	08003c47 	.word	0x08003c47
 8003c10:	08003c59 	.word	0x08003c59
 8003c14:	08003c6b 	.word	0x08003c6b
 8003c18:	08003c7d 	.word	0x08003c7d
 8003c1c:	08003c8f 	.word	0x08003c8f
 8003c20:	08003ca1 	.word	0x08003ca1
	{
	case 1:
		plow->S1.setDuty(duty);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	ed97 0a00 	vldr	s0, [r7]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f000 f8fa 	bl	8003e26 <_ZN5Servo7setDutyEf>
		break;
 8003c32:	e03e      	b.n	8003cb2 <_ZN3App7SetDutyEf+0xca>
	case 2:
			plow->S2.setDuty(duty);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	3310      	adds	r3, #16
 8003c3a:	ed97 0a00 	vldr	s0, [r7]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 f8f1 	bl	8003e26 <_ZN5Servo7setDutyEf>
			break;
 8003c44:	e035      	b.n	8003cb2 <_ZN3App7SetDutyEf+0xca>
	case 3:
			plow->S3.setDuty(duty);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	3320      	adds	r3, #32
 8003c4c:	ed97 0a00 	vldr	s0, [r7]
 8003c50:	4618      	mov	r0, r3
 8003c52:	f000 f8e8 	bl	8003e26 <_ZN5Servo7setDutyEf>
			break;
 8003c56:	e02c      	b.n	8003cb2 <_ZN3App7SetDutyEf+0xca>
	case 4:
			plow->S4.setDuty(duty);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	3330      	adds	r3, #48	; 0x30
 8003c5e:	ed97 0a00 	vldr	s0, [r7]
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 f8df 	bl	8003e26 <_ZN5Servo7setDutyEf>
			break;
 8003c68:	e023      	b.n	8003cb2 <_ZN3App7SetDutyEf+0xca>
	case 5:
			plow->S5.setDuty(duty);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	3340      	adds	r3, #64	; 0x40
 8003c70:	ed97 0a00 	vldr	s0, [r7]
 8003c74:	4618      	mov	r0, r3
 8003c76:	f000 f8d6 	bl	8003e26 <_ZN5Servo7setDutyEf>
			break;
 8003c7a:	e01a      	b.n	8003cb2 <_ZN3App7SetDutyEf+0xca>
	case 6:
			plow->S6.setDuty(duty);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	3350      	adds	r3, #80	; 0x50
 8003c82:	ed97 0a00 	vldr	s0, [r7]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f000 f8cd 	bl	8003e26 <_ZN5Servo7setDutyEf>
			break;
 8003c8c:	e011      	b.n	8003cb2 <_ZN3App7SetDutyEf+0xca>
	case 7:
			plow->S7.setDuty(duty);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	3360      	adds	r3, #96	; 0x60
 8003c94:	ed97 0a00 	vldr	s0, [r7]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f000 f8c4 	bl	8003e26 <_ZN5Servo7setDutyEf>
			break;
 8003c9e:	e008      	b.n	8003cb2 <_ZN3App7SetDutyEf+0xca>
	case 8:
			plow->S8.setDuty(duty);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	3370      	adds	r3, #112	; 0x70
 8003ca6:	ed97 0a00 	vldr	s0, [r7]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 f8bb 	bl	8003e26 <_ZN5Servo7setDutyEf>
			break;
 8003cb0:	bf00      	nop
	}
}
 8003cb2:	bf00      	nop
 8003cb4:	3708      	adds	r7, #8
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop

08003cbc <_ZN3App9TaskShiftEv>:

void App::TaskShift()
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
	if(CanRxFlag)
 8003cc4:	4b10      	ldr	r3, [pc, #64]	; (8003d08 <_ZN3App9TaskShiftEv+0x4c>)
 8003cc6:	781b      	ldrb	r3, [r3, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d019      	beq.n	8003d00 <_ZN3App9TaskShiftEv+0x44>
	{
		if((RXmsg.ExtId)>>ORDER_BIT_Pos==SET_DUTY)//IDSET_DUTYv
 8003ccc:	4b0f      	ldr	r3, [pc, #60]	; (8003d0c <_ZN3App9TaskShiftEv+0x50>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	0a1b      	lsrs	r3, r3, #8
 8003cd2:	2b42      	cmp	r3, #66	; 0x42
 8003cd4:	d111      	bne.n	8003cfa <_ZN3App9TaskShiftEv+0x3e>
		{
			this->node_id=RXmsg.ExtId&0xF;//m[hID
 8003cd6:	4b0d      	ldr	r3, [pc, #52]	; (8003d0c <_ZN3App9TaskShiftEv+0x50>)
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	f003 030f 	and.w	r3, r3, #15
 8003ce0:	b29a      	uxth	r2, r3
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	809a      	strh	r2, [r3, #4]
			SetDuty(RestoreData());//4oCgf[^f[eBZbg
 8003ce6:	6878      	ldr	r0, [r7, #4]
 8003ce8:	f7ff ff56 	bl	8003b98 <_ZN3App11RestoreDataEv>
 8003cec:	eef0 7a40 	vmov.f32	s15, s0
 8003cf0:	eeb0 0a67 	vmov.f32	s0, s15
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f7ff ff77 	bl	8003be8 <_ZN3App7SetDutyEf>
		}
		CanRxFlag=false;
 8003cfa:	4b03      	ldr	r3, [pc, #12]	; (8003d08 <_ZN3App9TaskShiftEv+0x4c>)
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	701a      	strb	r2, [r3, #0]
	}
}
 8003d00:	bf00      	nop
 8003d02:	3708      	adds	r7, #8
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}
 8003d08:	200006bc 	.word	0x200006bc
 8003d0c:	2000069c 	.word	0x2000069c

08003d10 <_Z12FilterConfigv>:
#define SET_ERROR_LED HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_SET);
#define RESET_ERRORLED HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,GPIO_PIN_RESET);

bool CanRxFlag=false;
void FilterConfig()
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b08a      	sub	sp, #40	; 0x28
 8003d14:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 8003d16:	2300      	movs	r3, #0
 8003d18:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=FILTERID_L;
 8003d1a:	f248 0304 	movw	r3, #32772	; 0x8004
 8003d1e:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 8003d20:	2300      	movs	r3, #0
 8003d22:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=MASKID_L;//stdidf[^t[M
 8003d24:	4b13      	ldr	r3, [pc, #76]	; (8003d74 <_Z12FilterConfigv+0x64>)
 8003d26:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 8003d28:	2300      	movs	r3, #0
 8003d2a:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8003d30:	2301      	movs	r3, #1
 8003d32:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 8003d34:	2300      	movs	r3, #0
 8003d36:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 8003d38:	2301      	movs	r3, #1
 8003d3a:	623b      	str	r3, [r7, #32]
//	sFilterConfig.SlaveStartFilterBank=14;

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig)!=HAL_OK)
 8003d3c:	463b      	mov	r3, r7
 8003d3e:	4619      	mov	r1, r3
 8003d40:	480d      	ldr	r0, [pc, #52]	; (8003d78 <_Z12FilterConfigv+0x68>)
 8003d42:	f7fe f90d 	bl	8001f60 <HAL_CAN_ConfigFilter>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	bf14      	ite	ne
 8003d4c:	2301      	movne	r3, #1
 8003d4e:	2300      	moveq	r3, #0
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d002      	beq.n	8003d5c <_Z12FilterConfigv+0x4c>
		{
			printf("filter config error!");
 8003d56:	4809      	ldr	r0, [pc, #36]	; (8003d7c <_Z12FilterConfigv+0x6c>)
 8003d58:	f000 ff5a 	bl	8004c10 <printf>
		}
	HAL_CAN_Start(&hcan);
 8003d5c:	4806      	ldr	r0, [pc, #24]	; (8003d78 <_Z12FilterConfigv+0x68>)
 8003d5e:	f7fe f97f 	bl	8002060 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003d62:	2102      	movs	r1, #2
 8003d64:	4804      	ldr	r0, [pc, #16]	; (8003d78 <_Z12FilterConfigv+0x68>)
 8003d66:	f7fe fa2b 	bl	80021c0 <HAL_CAN_ActivateNotification>
}
 8003d6a:	bf00      	nop
 8003d6c:	3728      	adds	r7, #40	; 0x28
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	0001e004 	.word	0x0001e004
 8003d78:	200006fc 	.word	0x200006fc
 8003d7c:	080088e8 	.word	0x080088e8

08003d80 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b082      	sub	sp, #8
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 8003d88:	4b08      	ldr	r3, [pc, #32]	; (8003dac <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8003d8a:	4a09      	ldr	r2, [pc, #36]	; (8003db0 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f7fe f994 	bl	80020bc <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 8003d94:	4b07      	ldr	r3, [pc, #28]	; (8003db4 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8003d96:	2201      	movs	r2, #1
 8003d98:	701a      	strb	r2, [r3, #0]

		   TOGGLE_RX_LED;
 8003d9a:	2180      	movs	r1, #128	; 0x80
 8003d9c:	4806      	ldr	r0, [pc, #24]	; (8003db8 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8003d9e:	f7fe fcc1 	bl	8002724 <HAL_GPIO_TogglePin>




 }
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop
 8003dac:	20000698 	.word	0x20000698
 8003db0:	2000069c 	.word	0x2000069c
 8003db4:	200006bc 	.word	0x200006bc
 8003db8:	48000400 	.word	0x48000400

08003dbc <_ZN5Servo3mapEfllll>:

	TIM_HandleTypeDef *Mhandler;
	GPIO_TypeDef *GPIOx;
	unsigned short pin;
	unsigned int channel;
	long map(float x, long in_min, long in_max, long out_min, long out_max)
 8003dbc:	b480      	push	{r7}
 8003dbe:	b087      	sub	sp, #28
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6178      	str	r0, [r7, #20]
 8003dc4:	ed87 0a04 	vstr	s0, [r7, #16]
 8003dc8:	60f9      	str	r1, [r7, #12]
 8003dca:	60ba      	str	r2, [r7, #8]
 8003dcc:	607b      	str	r3, [r7, #4]
		{
			return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	ee07 3a90 	vmov	s15, r3
 8003dd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dd8:	ed97 7a04 	vldr	s14, [r7, #16]
 8003ddc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003de0:	6a3a      	ldr	r2, [r7, #32]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	ee07 3a90 	vmov	s15, r3
 8003dea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003dee:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	ee07 3a90 	vmov	s15, r3
 8003dfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	ee07 3a90 	vmov	s15, r3
 8003e0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e16:	ee17 3a90 	vmov	r3, s15
		}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	371c      	adds	r7, #28
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr

08003e26 <_ZN5Servo7setDutyEf>:
 */

#include <Servo/Servo.hpp>

void Servo::setDuty(float d)
{
 8003e26:	b590      	push	{r4, r7, lr}
 8003e28:	b085      	sub	sp, #20
 8003e2a:	af02      	add	r7, sp, #8
 8003e2c:	6078      	str	r0, [r7, #4]
 8003e2e:	ed87 0a00 	vstr	s0, [r7]

			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,399));//CRRf[eB
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d110      	bne.n	8003e5c <_ZN5Servo7setDutyEf+0x36>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681c      	ldr	r4, [r3, #0]
 8003e40:	f240 138f 	movw	r3, #399	; 0x18f
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	2300      	movs	r3, #0
 8003e48:	2264      	movs	r2, #100	; 0x64
 8003e4a:	2100      	movs	r1, #0
 8003e4c:	ed97 0a00 	vldr	s0, [r7]
 8003e50:	6878      	ldr	r0, [r7, #4]
 8003e52:	f7ff ffb3 	bl	8003dbc <_ZN5Servo3mapEfllll>
 8003e56:	4603      	mov	r3, r0
 8003e58:	6363      	str	r3, [r4, #52]	; 0x34

}
 8003e5a:	e063      	b.n	8003f24 <_ZN5Servo7setDutyEf+0xfe>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,399));//CRRf[eB
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	2b04      	cmp	r3, #4
 8003e62:	d110      	bne.n	8003e86 <_ZN5Servo7setDutyEf+0x60>
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	681c      	ldr	r4, [r3, #0]
 8003e6a:	f240 138f 	movw	r3, #399	; 0x18f
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	2300      	movs	r3, #0
 8003e72:	2264      	movs	r2, #100	; 0x64
 8003e74:	2100      	movs	r1, #0
 8003e76:	ed97 0a00 	vldr	s0, [r7]
 8003e7a:	6878      	ldr	r0, [r7, #4]
 8003e7c:	f7ff ff9e 	bl	8003dbc <_ZN5Servo3mapEfllll>
 8003e80:	4603      	mov	r3, r0
 8003e82:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8003e84:	e04e      	b.n	8003f24 <_ZN5Servo7setDutyEf+0xfe>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,399));//CRRf[eB
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	2b08      	cmp	r3, #8
 8003e8c:	d110      	bne.n	8003eb0 <_ZN5Servo7setDutyEf+0x8a>
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	681c      	ldr	r4, [r3, #0]
 8003e94:	f240 138f 	movw	r3, #399	; 0x18f
 8003e98:	9300      	str	r3, [sp, #0]
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	2264      	movs	r2, #100	; 0x64
 8003e9e:	2100      	movs	r1, #0
 8003ea0:	ed97 0a00 	vldr	s0, [r7]
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f7ff ff89 	bl	8003dbc <_ZN5Servo3mapEfllll>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 8003eae:	e039      	b.n	8003f24 <_ZN5Servo7setDutyEf+0xfe>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,399));//CRRf[eB
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	2b0c      	cmp	r3, #12
 8003eb6:	d110      	bne.n	8003eda <_ZN5Servo7setDutyEf+0xb4>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681c      	ldr	r4, [r3, #0]
 8003ebe:	f240 138f 	movw	r3, #399	; 0x18f
 8003ec2:	9300      	str	r3, [sp, #0]
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	2264      	movs	r2, #100	; 0x64
 8003ec8:	2100      	movs	r1, #0
 8003eca:	ed97 0a00 	vldr	s0, [r7]
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7ff ff74 	bl	8003dbc <_ZN5Servo3mapEfllll>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	6423      	str	r3, [r4, #64]	; 0x40
}
 8003ed8:	e024      	b.n	8003f24 <_ZN5Servo7setDutyEf+0xfe>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,399));//CRRf[eB
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	2b10      	cmp	r3, #16
 8003ee0:	d110      	bne.n	8003f04 <_ZN5Servo7setDutyEf+0xde>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	681c      	ldr	r4, [r3, #0]
 8003ee8:	f240 138f 	movw	r3, #399	; 0x18f
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	2300      	movs	r3, #0
 8003ef0:	2264      	movs	r2, #100	; 0x64
 8003ef2:	2100      	movs	r1, #0
 8003ef4:	ed97 0a00 	vldr	s0, [r7]
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f7ff ff5f 	bl	8003dbc <_ZN5Servo3mapEfllll>
 8003efe:	4603      	mov	r3, r0
 8003f00:	65a3      	str	r3, [r4, #88]	; 0x58
}
 8003f02:	e00f      	b.n	8003f24 <_ZN5Servo7setDutyEf+0xfe>
			__HAL_TIM_SetCompare(Mhandler,channel,map(d,0,100,0,399));//CRRf[eB
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681c      	ldr	r4, [r3, #0]
 8003f0a:	f240 138f 	movw	r3, #399	; 0x18f
 8003f0e:	9300      	str	r3, [sp, #0]
 8003f10:	2300      	movs	r3, #0
 8003f12:	2264      	movs	r2, #100	; 0x64
 8003f14:	2100      	movs	r1, #0
 8003f16:	ed97 0a00 	vldr	s0, [r7]
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f7ff ff4e 	bl	8003dbc <_ZN5Servo3mapEfllll>
 8003f20:	4603      	mov	r3, r0
 8003f22:	65e3      	str	r3, [r4, #92]	; 0x5c
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd90      	pop	{r4, r7, pc}

08003f2c <_ZN5Servo5BeginEv>:

void Servo::Begin()
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(Mhandler, channel) ;       //HALdl
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	4619      	mov	r1, r3
 8003f3e:	4610      	mov	r0, r2
 8003f40:	f7ff f930 	bl	80031a4 <HAL_TIM_PWM_Start>

}
 8003f44:	bf00      	nop
 8003f46:	3708      	adds	r7, #8
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	bd80      	pop	{r7, pc}

08003f4c <MX_CAN_Init>:

/* CAN init function */
void MX_CAN_Init(void)
{

  hcan.Instance = CAN;
 8003f4c:	4b0f      	ldr	r3, [pc, #60]	; (8003f8c <MX_CAN_Init+0x40>)
 8003f4e:	4a10      	ldr	r2, [pc, #64]	; (8003f90 <MX_CAN_Init+0x44>)
{
 8003f50:	b570      	push	{r4, r5, r6, lr}
  hcan.Init.Mode = CAN_MODE_NORMAL;
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
  hcan.Init.AutoBusOff = ENABLE;
 8003f52:	2101      	movs	r1, #1
  hcan.Instance = CAN;
 8003f54:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8003f56:	2604      	movs	r6, #4
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003f58:	2200      	movs	r2, #0
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8003f5a:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8003f5e:	f44f 24c0 	mov.w	r4, #393216	; 0x60000
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = DISABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
  hcan.Init.TransmitFifoPriority = ENABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003f62:	4618      	mov	r0, r3
  hcan.Init.Prescaler = 4;
 8003f64:	605e      	str	r6, [r3, #4]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8003f66:	60dd      	str	r5, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8003f68:	611c      	str	r4, [r3, #16]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8003f6a:	609a      	str	r2, [r3, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003f6c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8003f6e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoWakeUp = DISABLE;
 8003f70:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8003f72:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8003f74:	771a      	strb	r2, [r3, #28]
  hcan.Init.AutoBusOff = ENABLE;
 8003f76:	7659      	strb	r1, [r3, #25]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8003f78:	7759      	strb	r1, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003f7a:	f7fd ff6f 	bl	8001e5c <HAL_CAN_Init>
 8003f7e:	b900      	cbnz	r0, 8003f82 <MX_CAN_Init+0x36>
 8003f80:	bd70      	pop	{r4, r5, r6, pc}
  {
    Error_Handler();
  }

}
 8003f82:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 8003f86:	f000 ba1b 	b.w	80043c0 <Error_Handler>
 8003f8a:	bf00      	nop
 8003f8c:	200006fc 	.word	0x200006fc
 8003f90:	40006400 	.word	0x40006400

08003f94 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8003f94:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN)
 8003f96:	6802      	ldr	r2, [r0, #0]
 8003f98:	4b23      	ldr	r3, [pc, #140]	; (8004028 <HAL_CAN_MspInit+0x94>)
{
 8003f9a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f9c:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN)
 8003f9e:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fa0:	9404      	str	r4, [sp, #16]
 8003fa2:	9403      	str	r4, [sp, #12]
 8003fa4:	9405      	str	r4, [sp, #20]
 8003fa6:	9406      	str	r4, [sp, #24]
 8003fa8:	9407      	str	r4, [sp, #28]
  if(canHandle->Instance==CAN)
 8003faa:	d001      	beq.n	8003fb0 <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8003fac:	b009      	add	sp, #36	; 0x24
 8003fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003fb0:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fb4:	a903      	add	r1, sp, #12
    __HAL_RCC_CAN1_CLK_ENABLE();
 8003fb6:	69da      	ldr	r2, [r3, #28]
 8003fb8:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8003fbc:	61da      	str	r2, [r3, #28]
 8003fbe:	69da      	ldr	r2, [r3, #28]
 8003fc0:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8003fc4:	9201      	str	r2, [sp, #4]
 8003fc6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fc8:	695a      	ldr	r2, [r3, #20]
 8003fca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003fce:	615a      	str	r2, [r3, #20]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fd8:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8003fda:	2309      	movs	r3, #9
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003fdc:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fe0:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fe2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8003fe6:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fe8:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fea:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8003fec:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fee:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ff0:	f7fe faa8 	bl	8002544 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8003ff4:	4622      	mov	r2, r4
 8003ff6:	4621      	mov	r1, r4
 8003ff8:	2014      	movs	r0, #20
 8003ffa:	f7fe fa47 	bl	800248c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8003ffe:	2014      	movs	r0, #20
 8004000:	f7fe fa7a 	bl	80024f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 8004004:	4622      	mov	r2, r4
 8004006:	4621      	mov	r1, r4
 8004008:	2015      	movs	r0, #21
 800400a:	f7fe fa3f 	bl	800248c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 800400e:	2015      	movs	r0, #21
 8004010:	f7fe fa72 	bl	80024f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_SCE_IRQn, 0, 0);
 8004014:	4622      	mov	r2, r4
 8004016:	4621      	mov	r1, r4
 8004018:	2016      	movs	r0, #22
 800401a:	f7fe fa37 	bl	800248c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_SCE_IRQn);
 800401e:	2016      	movs	r0, #22
 8004020:	f7fe fa6a 	bl	80024f8 <HAL_NVIC_EnableIRQ>
}
 8004024:	b009      	add	sp, #36	; 0x24
 8004026:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004028:	40006400 	.word	0x40006400

0800402c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800402c:	b530      	push	{r4, r5, lr}
 800402e:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004030:	2400      	movs	r4, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004032:	4b19      	ldr	r3, [pc, #100]	; (8004098 <MX_GPIO_Init+0x6c>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004034:	9404      	str	r4, [sp, #16]
 8004036:	9403      	str	r4, [sp, #12]
 8004038:	9405      	str	r4, [sp, #20]
 800403a:	9406      	str	r4, [sp, #24]
 800403c:	9407      	str	r4, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800403e:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8004040:	4d16      	ldr	r5, [pc, #88]	; (800409c <MX_GPIO_Init+0x70>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004042:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004046:	615a      	str	r2, [r3, #20]
 8004048:	695a      	ldr	r2, [r3, #20]
 800404a:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 800404e:	9200      	str	r2, [sp, #0]
 8004050:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004052:	695a      	ldr	r2, [r3, #20]
 8004054:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004058:	615a      	str	r2, [r3, #20]
 800405a:	695a      	ldr	r2, [r3, #20]
 800405c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004060:	9201      	str	r2, [sp, #4]
 8004062:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004064:	695a      	ldr	r2, [r3, #20]
 8004066:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800406a:	615a      	str	r2, [r3, #20]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004072:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8004074:	4622      	mov	r2, r4
 8004076:	4628      	mov	r0, r5
 8004078:	21c0      	movs	r1, #192	; 0xc0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800407a:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 800407c:	f7fe fb4c 	bl	8002718 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004080:	22c0      	movs	r2, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004082:	2301      	movs	r3, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004084:	a903      	add	r1, sp, #12
 8004086:	4628      	mov	r0, r5
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004088:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800408a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800408c:	9203      	str	r2, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800408e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004090:	f7fe fa58 	bl	8002544 <HAL_GPIO_Init>

}
 8004094:	b009      	add	sp, #36	; 0x24
 8004096:	bd30      	pop	{r4, r5, pc}
 8004098:	40021000 	.word	0x40021000
 800409c:	48000400 	.word	0x48000400

080040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>:
public:
	Servo(TIM_HandleTypeDef *Mhand,GPIO_TypeDef *_GPIOx,unsigned short _pin,unsigned int _channel):
 80040a0:	b480      	push	{r7}
 80040a2:	b085      	sub	sp, #20
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
 80040ac:	807b      	strh	r3, [r7, #2]
		Mhandler(Mhand),GPIOx(_GPIOx),pin(_pin),channel(_channel)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	68ba      	ldr	r2, [r7, #8]
 80040b2:	601a      	str	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	605a      	str	r2, [r3, #4]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	887a      	ldrh	r2, [r7, #2]
 80040be:	811a      	strh	r2, [r3, #8]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	69ba      	ldr	r2, [r7, #24]
 80040c4:	60da      	str	r2, [r3, #12]
	{

	}
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	4618      	mov	r0, r3
 80040ca:	3714      	adds	r7, #20
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr

080040d4 <_ZN6CanBusC1Emm>:
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
	void SetError();
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	60f8      	str	r0, [r7, #12]
 80040dc:	60b9      	str	r1, [r7, #8]
 80040de:	607a      	str	r2, [r7, #4]
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	3318      	adds	r3, #24
 80040e4:	2200      	movs	r2, #0
 80040e6:	601a      	str	r2, [r3, #0]
 80040e8:	605a      	str	r2, [r3, #4]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 2020 	strb.w	r2, [r3, #32]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2200      	movs	r2, #0
 8004106:	625a      	str	r2, [r3, #36]	; 0x24
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2200      	movs	r2, #0
 800410c:	629a      	str	r2, [r3, #40]	; 0x28
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	68ba      	ldr	r2, [r7, #8]
 8004112:	62da      	str	r2, [r3, #44]	; 0x2c
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	631a      	str	r2, [r3, #48]	; 0x30

	}
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	4618      	mov	r0, r3
 800411e:	3714      	adds	r7, #20
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <_ZN21LowlayerHandelTypedefC1Ev>:
class LowlayerHandelTypedef
{
public:
	Servo S1,S2,S3,S4,S5,S6,S7,S8;
	CanBus extcan;
	LowlayerHandelTypedef():
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af02      	add	r7, sp, #8
 800412e:	6078      	str	r0, [r7, #4]
	S4(&htim1,GPIOA,GPIO_PIN_10, TIM_CHANNEL_3),
	S5(&htim1,GPIOA,GPIO_PIN_9, TIM_CHANNEL_2),
	S6(&htim1,GPIOA,GPIO_PIN_8, TIM_CHANNEL_1),
	S7(&htim3,GPIOB,GPIO_PIN_0, TIM_CHANNEL_4),
	S8(&htim3,GPIOB,GPIO_PIN_1, TIM_CHANNEL_3),
	extcan(CAN_ID_EXT,CAN_RTR_DATA)
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	2304      	movs	r3, #4
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	2320      	movs	r3, #32
 8004138:	4a2d      	ldr	r2, [pc, #180]	; (80041f0 <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 800413a:	492e      	ldr	r1, [pc, #184]	; (80041f4 <_ZN21LowlayerHandelTypedefC1Ev+0xcc>)
 800413c:	f7ff ffb0 	bl	80040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	f103 0010 	add.w	r0, r3, #16
 8004146:	2300      	movs	r3, #0
 8004148:	9300      	str	r3, [sp, #0]
 800414a:	2310      	movs	r3, #16
 800414c:	4a28      	ldr	r2, [pc, #160]	; (80041f0 <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 800414e:	4929      	ldr	r1, [pc, #164]	; (80041f4 <_ZN21LowlayerHandelTypedefC1Ev+0xcc>)
 8004150:	f7ff ffa6 	bl	80040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f103 0020 	add.w	r0, r3, #32
 800415a:	2304      	movs	r3, #4
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	2308      	movs	r3, #8
 8004160:	4a23      	ldr	r2, [pc, #140]	; (80041f0 <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 8004162:	4925      	ldr	r1, [pc, #148]	; (80041f8 <_ZN21LowlayerHandelTypedefC1Ev+0xd0>)
 8004164:	f7ff ff9c 	bl	80040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800416e:	2308      	movs	r3, #8
 8004170:	9300      	str	r3, [sp, #0]
 8004172:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004176:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800417a:	4920      	ldr	r1, [pc, #128]	; (80041fc <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 800417c:	f7ff ff90 	bl	80040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8004186:	2304      	movs	r3, #4
 8004188:	9300      	str	r3, [sp, #0]
 800418a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800418e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8004192:	491a      	ldr	r1, [pc, #104]	; (80041fc <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 8004194:	f7ff ff84 	bl	80040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800419e:	2300      	movs	r3, #0
 80041a0:	9300      	str	r3, [sp, #0]
 80041a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80041a6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80041aa:	4914      	ldr	r1, [pc, #80]	; (80041fc <_ZN21LowlayerHandelTypedefC1Ev+0xd4>)
 80041ac:	f7ff ff78 	bl	80040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80041b6:	230c      	movs	r3, #12
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	2301      	movs	r3, #1
 80041bc:	4a0c      	ldr	r2, [pc, #48]	; (80041f0 <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 80041be:	490d      	ldr	r1, [pc, #52]	; (80041f4 <_ZN21LowlayerHandelTypedefC1Ev+0xcc>)
 80041c0:	f7ff ff6e 	bl	80040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	f103 0070 	add.w	r0, r3, #112	; 0x70
 80041ca:	2308      	movs	r3, #8
 80041cc:	9300      	str	r3, [sp, #0]
 80041ce:	2302      	movs	r3, #2
 80041d0:	4a07      	ldr	r2, [pc, #28]	; (80041f0 <_ZN21LowlayerHandelTypedefC1Ev+0xc8>)
 80041d2:	4908      	ldr	r1, [pc, #32]	; (80041f4 <_ZN21LowlayerHandelTypedefC1Ev+0xcc>)
 80041d4:	f7ff ff64 	bl	80040a0 <_ZN5ServoC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftj>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	3380      	adds	r3, #128	; 0x80
 80041dc:	2200      	movs	r2, #0
 80041de:	2104      	movs	r1, #4
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7ff ff77 	bl	80040d4 <_ZN6CanBusC1Emm>
	{

	}
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4618      	mov	r0, r3
 80041ea:	3708      	adds	r7, #8
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	48000400 	.word	0x48000400
 80041f4:	20000724 	.word	0x20000724
 80041f8:	200007a4 	.word	0x200007a4
 80041fc:	20000764 	.word	0x20000764

08004200 <_ZN3AppC1EP21LowlayerHandelTypedef>:
	float RestoreData();
	//long  RestoreData(int until);
	unsigned short node_id=0;
	float temp_data=0;
public:
	App(LowlayerHandelTypedef *_plow):plow(_plow)
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
 8004208:	6039      	str	r1, [r7, #0]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	683a      	ldr	r2, [r7, #0]
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2200      	movs	r2, #0
 8004214:	809a      	strh	r2, [r3, #4]
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	609a      	str	r2, [r3, #8]
	{
	}
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4618      	mov	r0, r3
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b0b0      	sub	sp, #192	; 0xc0
 8004230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	setbuf(stdout, NULL);
 8004232:	4b2c      	ldr	r3, [pc, #176]	; (80042e4 <main+0xb8>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	2100      	movs	r1, #0
 800423a:	4618      	mov	r0, r3
 800423c:	f000 fd00 	bl	8004c40 <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004240:	f7fd fdd6 	bl	8001df0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004244:	f000 f850 	bl	80042e8 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004248:	f7ff fef0 	bl	800402c <MX_GPIO_Init>
  MX_CAN_Init();
 800424c:	f7ff fe7e 	bl	8003f4c <MX_CAN_Init>
  MX_TIM1_Init();
 8004250:	f000 f9d4 	bl	80045fc <MX_TIM1_Init>
  MX_TIM2_Init();
 8004254:	f000 faa4 	bl	80047a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004258:	f000 fb3c 	bl	80048d4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 800425c:	f000 fc28 	bl	8004ab0 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
/*****X************/
  LowlayerHandelTypedef hlow;
 8004260:	f107 030c 	add.w	r3, r7, #12
 8004264:	4618      	mov	r0, r3
 8004266:	f7ff ff5f 	bl	8004128 <_ZN21LowlayerHandelTypedefC1Ev>
//  hlow.S4.SetFrequency(50);
//  hlow.S5.SetFrequency(50);
//  hlow.S6.SetFrequency(50);
//  hlow.S7.SetFrequency(50);
//  hlow.S8.SetFrequency(50);
  hlow.S1.Begin();
 800426a:	f107 030c 	add.w	r3, r7, #12
 800426e:	4618      	mov	r0, r3
 8004270:	f7ff fe5c 	bl	8003f2c <_ZN5Servo5BeginEv>
  hlow.S2.Begin();
 8004274:	f107 030c 	add.w	r3, r7, #12
 8004278:	3310      	adds	r3, #16
 800427a:	4618      	mov	r0, r3
 800427c:	f7ff fe56 	bl	8003f2c <_ZN5Servo5BeginEv>
  hlow.S3.Begin();
 8004280:	f107 030c 	add.w	r3, r7, #12
 8004284:	3320      	adds	r3, #32
 8004286:	4618      	mov	r0, r3
 8004288:	f7ff fe50 	bl	8003f2c <_ZN5Servo5BeginEv>
  hlow.S4.Begin();
 800428c:	f107 030c 	add.w	r3, r7, #12
 8004290:	3330      	adds	r3, #48	; 0x30
 8004292:	4618      	mov	r0, r3
 8004294:	f7ff fe4a 	bl	8003f2c <_ZN5Servo5BeginEv>
  hlow.S5.Begin();
 8004298:	f107 030c 	add.w	r3, r7, #12
 800429c:	3340      	adds	r3, #64	; 0x40
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff fe44 	bl	8003f2c <_ZN5Servo5BeginEv>
  hlow.S6.Begin();
 80042a4:	f107 030c 	add.w	r3, r7, #12
 80042a8:	3350      	adds	r3, #80	; 0x50
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7ff fe3e 	bl	8003f2c <_ZN5Servo5BeginEv>
  hlow.S7.Begin();
 80042b0:	f107 030c 	add.w	r3, r7, #12
 80042b4:	3360      	adds	r3, #96	; 0x60
 80042b6:	4618      	mov	r0, r3
 80042b8:	f7ff fe38 	bl	8003f2c <_ZN5Servo5BeginEv>
  hlow.S8.Begin();
 80042bc:	f107 030c 	add.w	r3, r7, #12
 80042c0:	3370      	adds	r3, #112	; 0x70
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7ff fe32 	bl	8003f2c <_ZN5Servo5BeginEv>
  FilterConfig();
 80042c8:	f7ff fd22 	bl	8003d10 <_Z12FilterConfigv>
  App app(&hlow);
 80042cc:	f107 020c 	add.w	r2, r7, #12
 80042d0:	463b      	mov	r3, r7
 80042d2:	4611      	mov	r1, r2
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7ff ff93 	bl	8004200 <_ZN3AppC1EP21LowlayerHandelTypedef>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //hlow.LEDCheck();
#ifdef RUN
	   app.TaskShift();
 80042da:	463b      	mov	r3, r7
 80042dc:	4618      	mov	r0, r3
 80042de:	f7ff fced 	bl	8003cbc <_ZN3App9TaskShiftEv>
 80042e2:	e7fa      	b.n	80042da <main+0xae>
 80042e4:	2000000c 	.word	0x2000000c

080042e8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b096      	sub	sp, #88	; 0x58
 80042ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80042ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80042f2:	2228      	movs	r2, #40	; 0x28
 80042f4:	2100      	movs	r1, #0
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 fc82 	bl	8004c00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80042fc:	f107 031c 	add.w	r3, r7, #28
 8004300:	2200      	movs	r2, #0
 8004302:	601a      	str	r2, [r3, #0]
 8004304:	605a      	str	r2, [r3, #4]
 8004306:	609a      	str	r2, [r3, #8]
 8004308:	60da      	str	r2, [r3, #12]
 800430a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800430c:	1d3b      	adds	r3, r7, #4
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
 8004312:	605a      	str	r2, [r3, #4]
 8004314:	609a      	str	r2, [r3, #8]
 8004316:	60da      	str	r2, [r3, #12]
 8004318:	611a      	str	r2, [r3, #16]
 800431a:	615a      	str	r2, [r3, #20]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800431c:	2301      	movs	r3, #1
 800431e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004320:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004324:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004326:	2300      	movs	r3, #0
 8004328:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800432a:	2301      	movs	r3, #1
 800432c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800432e:	2302      	movs	r3, #2
 8004330:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004332:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004336:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004338:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800433c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800433e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004342:	4618      	mov	r0, r3
 8004344:	f7fe f9f2 	bl	800272c <HAL_RCC_OscConfig>
 8004348:	4603      	mov	r3, r0
 800434a:	2b00      	cmp	r3, #0
 800434c:	bf14      	ite	ne
 800434e:	2301      	movne	r3, #1
 8004350:	2300      	moveq	r3, #0
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d001      	beq.n	800435c <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
 8004358:	f000 f832 	bl	80043c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800435c:	230f      	movs	r3, #15
 800435e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004360:	2302      	movs	r3, #2
 8004362:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004364:	2300      	movs	r3, #0
 8004366:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004368:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800436c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800436e:	2300      	movs	r3, #0
 8004370:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004372:	f107 031c 	add.w	r3, r7, #28
 8004376:	2102      	movs	r1, #2
 8004378:	4618      	mov	r0, r3
 800437a:	f7fe fca9 	bl	8002cd0 <HAL_RCC_ClockConfig>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	bf14      	ite	ne
 8004384:	2301      	movne	r3, #1
 8004386:	2300      	moveq	r3, #0
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <_Z18SystemClock_Configv+0xaa>
  {
    Error_Handler();
 800438e:	f000 f817 	bl	80043c0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8004392:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004396:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8004398:	2300      	movs	r3, #0
 800439a:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800439c:	1d3b      	adds	r3, r7, #4
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fe fdd6 	bl	8002f50 <HAL_RCCEx_PeriphCLKConfig>
 80043a4:	4603      	mov	r3, r0
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	bf14      	ite	ne
 80043aa:	2301      	movne	r3, #1
 80043ac:	2300      	moveq	r3, #0
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d001      	beq.n	80043b8 <_Z18SystemClock_Configv+0xd0>
  {
    Error_Handler();
 80043b4:	f000 f804 	bl	80043c0 <Error_Handler>
  }
}
 80043b8:	bf00      	nop
 80043ba:	3758      	adds	r7, #88	; 0x58
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_7,GPIO_PIN_SET);
 80043c4:	2201      	movs	r2, #1
 80043c6:	2180      	movs	r1, #128	; 0x80
 80043c8:	4802      	ldr	r0, [pc, #8]	; (80043d4 <Error_Handler+0x14>)
 80043ca:	f7fe f9a5 	bl	8002718 <HAL_GPIO_WritePin>
  /* USER CODE END Error_Handler_Debug */
}
 80043ce:	bf00      	nop
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	48000400 	.word	0x48000400

080043d8 <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 80043d8:	b500      	push	{lr}
 80043da:	b083      	sub	sp, #12
 80043dc:	a902      	add	r1, sp, #8
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80043de:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
 80043e2:	f841 0d04 	str.w	r0, [r1, #-4]!
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80043e6:	2201      	movs	r2, #1
 80043e8:	4803      	ldr	r0, [pc, #12]	; (80043f8 <__io_putchar+0x20>)
 80043ea:	f7ff f943 	bl	8003674 <HAL_UART_Transmit>

  return ch;
}
 80043ee:	9801      	ldr	r0, [sp, #4]
 80043f0:	b003      	add	sp, #12
 80043f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80043f6:	bf00      	nop
 80043f8:	200007e4 	.word	0x200007e4

080043fc <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80043fc:	b500      	push	{lr}
 80043fe:	b085      	sub	sp, #20
  uint8_t ch = 0;
 8004400:	a904      	add	r1, sp, #16
 8004402:	2300      	movs	r3, #0
 8004404:	f801 3d09 	strb.w	r3, [r1, #-9]!
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 8004408:	2201      	movs	r2, #1
 800440a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800440e:	4810      	ldr	r0, [pc, #64]	; (8004450 <__io_getchar+0x54>)
 8004410:	f7ff f9a8 	bl	8003764 <HAL_UART_Receive>

  if (ch == '\r')
 8004414:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004418:	2a0d      	cmp	r2, #13
 800441a:	d00c      	beq.n	8004436 <__io_getchar+0x3a>
 800441c:	a904      	add	r1, sp, #16
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 800441e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004422:	f841 2d04 	str.w	r2, [r1, #-4]!
 8004426:	480a      	ldr	r0, [pc, #40]	; (8004450 <__io_getchar+0x54>)
 8004428:	2201      	movs	r2, #1
 800442a:	f7ff f923 	bl	8003674 <HAL_UART_Transmit>
      ch = '\n';
  }

  return __io_putchar(ch);
//  return ch;
}
 800442e:	9803      	ldr	r0, [sp, #12]
 8004430:	b005      	add	sp, #20
 8004432:	f85d fb04 	ldr.w	pc, [sp], #4
 8004436:	a904      	add	r1, sp, #16
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8004438:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800443c:	f841 2d08 	str.w	r2, [r1, #-8]!
 8004440:	4803      	ldr	r0, [pc, #12]	; (8004450 <__io_getchar+0x54>)
 8004442:	2201      	movs	r2, #1
 8004444:	f7ff f916 	bl	8003674 <HAL_UART_Transmit>
      ch = '\n';
 8004448:	220a      	movs	r2, #10
 800444a:	f88d 2007 	strb.w	r2, [sp, #7]
 800444e:	e7e5      	b.n	800441c <__io_getchar+0x20>
 8004450:	200007e4 	.word	0x200007e4

08004454 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004454:	4b0a      	ldr	r3, [pc, #40]	; (8004480 <HAL_MspInit+0x2c>)
 8004456:	699a      	ldr	r2, [r3, #24]
 8004458:	f042 0201 	orr.w	r2, r2, #1
 800445c:	619a      	str	r2, [r3, #24]
 800445e:	699a      	ldr	r2, [r3, #24]
{
 8004460:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004462:	f002 0201 	and.w	r2, r2, #1
 8004466:	9200      	str	r2, [sp, #0]
 8004468:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800446a:	69da      	ldr	r2, [r3, #28]
 800446c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004470:	61da      	str	r2, [r3, #28]
 8004472:	69db      	ldr	r3, [r3, #28]
 8004474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004478:	9301      	str	r3, [sp, #4]
 800447a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800447c:	b002      	add	sp, #8
 800447e:	4770      	bx	lr
 8004480:	40021000 	.word	0x40021000

08004484 <NMI_Handler>:
 8004484:	4770      	bx	lr
 8004486:	bf00      	nop

08004488 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004488:	b508      	push	{r3, lr}
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    /* USER CODE END W1_HardFault_IRQn 0 */
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_6);
 800448a:	4c05      	ldr	r4, [pc, #20]	; (80044a0 <HardFault_Handler+0x18>)
 800448c:	4620      	mov	r0, r4
 800448e:	2140      	movs	r1, #64	; 0x40
 8004490:	f7fe f948 	bl	8002724 <HAL_GPIO_TogglePin>
	  HAL_Delay(600);
 8004494:	f44f 7016 	mov.w	r0, #600	; 0x258
 8004498:	f7fd fcce 	bl	8001e38 <HAL_Delay>
 800449c:	e7f6      	b.n	800448c <HardFault_Handler+0x4>
 800449e:	bf00      	nop
 80044a0:	48000400 	.word	0x48000400

080044a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80044a4:	e7fe      	b.n	80044a4 <MemManage_Handler>
 80044a6:	bf00      	nop

080044a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80044a8:	e7fe      	b.n	80044a8 <BusFault_Handler>
 80044aa:	bf00      	nop

080044ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80044ac:	e7fe      	b.n	80044ac <UsageFault_Handler>
 80044ae:	bf00      	nop

080044b0 <SVC_Handler>:
 80044b0:	4770      	bx	lr
 80044b2:	bf00      	nop

080044b4 <DebugMon_Handler>:
 80044b4:	4770      	bx	lr
 80044b6:	bf00      	nop

080044b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop

080044bc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044bc:	f7fd bcaa 	b.w	8001e14 <HAL_IncTick>

080044c0 <CAN_RX0_IRQHandler>:
 80044c0:	4801      	ldr	r0, [pc, #4]	; (80044c8 <CAN_RX0_IRQHandler+0x8>)
 80044c2:	f7fd bea7 	b.w	8002214 <HAL_CAN_IRQHandler>
 80044c6:	bf00      	nop
 80044c8:	200006fc 	.word	0x200006fc

080044cc <CAN_RX1_IRQHandler>:
 80044cc:	4801      	ldr	r0, [pc, #4]	; (80044d4 <CAN_RX1_IRQHandler+0x8>)
 80044ce:	f7fd bea1 	b.w	8002214 <HAL_CAN_IRQHandler>
 80044d2:	bf00      	nop
 80044d4:	200006fc 	.word	0x200006fc

080044d8 <CAN_SCE_IRQHandler>:
void CAN_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN_SCE_IRQn 0 */

  /* USER CODE END CAN_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80044d8:	4801      	ldr	r0, [pc, #4]	; (80044e0 <CAN_SCE_IRQHandler+0x8>)
 80044da:	f7fd be9b 	b.w	8002214 <HAL_CAN_IRQHandler>
 80044de:	bf00      	nop
 80044e0:	200006fc 	.word	0x200006fc

080044e4 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 80044e4:	2001      	movs	r0, #1
 80044e6:	4770      	bx	lr

080044e8 <_kill>:

int _kill(int pid, int sig)
{
 80044e8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80044ea:	f000 fb5f 	bl	8004bac <__errno>
 80044ee:	2316      	movs	r3, #22
 80044f0:	6003      	str	r3, [r0, #0]
	return -1;
}
 80044f2:	f04f 30ff 	mov.w	r0, #4294967295
 80044f6:	bd08      	pop	{r3, pc}

080044f8 <_exit>:

void _exit (int status)
{
 80044f8:	b508      	push	{r3, lr}
	errno = EINVAL;
 80044fa:	f000 fb57 	bl	8004bac <__errno>
 80044fe:	2316      	movs	r3, #22
 8004500:	6003      	str	r3, [r0, #0]
 8004502:	e7fe      	b.n	8004502 <_exit+0xa>

08004504 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004504:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004506:	1e16      	subs	r6, r2, #0
 8004508:	dd07      	ble.n	800451a <_read+0x16>
 800450a:	460c      	mov	r4, r1
 800450c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800450e:	f7ff ff75 	bl	80043fc <__io_getchar>
 8004512:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004516:	42a5      	cmp	r5, r4
 8004518:	d1f9      	bne.n	800450e <_read+0xa>
	}

return len;
}
 800451a:	4630      	mov	r0, r6
 800451c:	bd70      	pop	{r4, r5, r6, pc}
 800451e:	bf00      	nop

08004520 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004520:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004522:	1e16      	subs	r6, r2, #0
 8004524:	dd07      	ble.n	8004536 <_write+0x16>
 8004526:	460c      	mov	r4, r1
 8004528:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800452a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800452e:	f7ff ff53 	bl	80043d8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004532:	42ac      	cmp	r4, r5
 8004534:	d1f9      	bne.n	800452a <_write+0xa>
	}
	return len;
}
 8004536:	4630      	mov	r0, r6
 8004538:	bd70      	pop	{r4, r5, r6, pc}
 800453a:	bf00      	nop

0800453c <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800453c:	4a0a      	ldr	r2, [pc, #40]	; (8004568 <_sbrk+0x2c>)
{
 800453e:	b508      	push	{r3, lr}
	if (heap_end == 0)
 8004540:	6813      	ldr	r3, [r2, #0]
 8004542:	b173      	cbz	r3, 8004562 <_sbrk+0x26>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8004544:	4418      	add	r0, r3
 8004546:	4669      	mov	r1, sp
 8004548:	4288      	cmp	r0, r1
 800454a:	d802      	bhi.n	8004552 <_sbrk+0x16>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 800454c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 800454e:	4618      	mov	r0, r3
 8004550:	bd08      	pop	{r3, pc}
		errno = ENOMEM;
 8004552:	f000 fb2b 	bl	8004bac <__errno>
 8004556:	230c      	movs	r3, #12
 8004558:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800455a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800455e:	4618      	mov	r0, r3
 8004560:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8004562:	4b02      	ldr	r3, [pc, #8]	; (800456c <_sbrk+0x30>)
 8004564:	6013      	str	r3, [r2, #0]
 8004566:	e7ed      	b.n	8004544 <_sbrk+0x8>
 8004568:	200006c0 	.word	0x200006c0
 800456c:	20000864 	.word	0x20000864

08004570 <_close>:

int _close(int file)
{
	return -1;
}
 8004570:	f04f 30ff 	mov.w	r0, #4294967295
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop

08004578 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004578:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800457c:	604b      	str	r3, [r1, #4]
	return 0;
}
 800457e:	2000      	movs	r0, #0
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop

08004584 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004584:	2001      	movs	r0, #1
 8004586:	4770      	bx	lr

08004588 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004588:	2000      	movs	r0, #0
 800458a:	4770      	bx	lr

0800458c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800458c:	4917      	ldr	r1, [pc, #92]	; (80045ec <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 800458e:	4b18      	ldr	r3, [pc, #96]	; (80045f0 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8004590:	4a18      	ldr	r2, [pc, #96]	; (80045f4 <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8004592:	4819      	ldr	r0, [pc, #100]	; (80045f8 <SystemInit+0x6c>)
{
 8004594:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004596:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 800459a:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 800459e:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 80045a2:	681c      	ldr	r4, [r3, #0]
 80045a4:	f044 0401 	orr.w	r4, r4, #1
 80045a8:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 80045aa:	685c      	ldr	r4, [r3, #4]
 80045ac:	4022      	ands	r2, r4
 80045ae:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80045b6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80045ba:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80045c2:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 80045c4:	685a      	ldr	r2, [r3, #4]
 80045c6:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80045ca:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80045cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045ce:	f022 020f 	bic.w	r2, r2, #15
 80045d2:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 80045d4:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80045d6:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 80045d8:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80045da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 80045de:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 80045e0:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80045e2:	608a      	str	r2, [r1, #8]
#endif
}
 80045e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	e000ed00 	.word	0xe000ed00
 80045f0:	40021000 	.word	0x40021000
 80045f4:	f87fc00c 	.word	0xf87fc00c
 80045f8:	ff00fccc 	.word	0xff00fccc

080045fc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80045fc:	b530      	push	{r4, r5, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045fe:	2400      	movs	r4, #0
{
 8004600:	b09f      	sub	sp, #124	; 0x7c
  TIM_OC_InitTypeDef sConfigOC = {0};
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};

  htim1.Instance = TIM1;
 8004602:	4d62      	ldr	r5, [pc, #392]	; (800478c <MX_TIM1_Init+0x190>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004604:	9405      	str	r4, [sp, #20]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004606:	4621      	mov	r1, r4
 8004608:	222c      	movs	r2, #44	; 0x2c
 800460a:	a813      	add	r0, sp, #76	; 0x4c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800460c:	9404      	str	r4, [sp, #16]
 800460e:	9406      	str	r4, [sp, #24]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004610:	940c      	str	r4, [sp, #48]	; 0x30
 8004612:	940d      	str	r4, [sp, #52]	; 0x34
 8004614:	940e      	str	r4, [sp, #56]	; 0x38
 8004616:	940f      	str	r4, [sp, #60]	; 0x3c
 8004618:	9410      	str	r4, [sp, #64]	; 0x40
 800461a:	9411      	str	r4, [sp, #68]	; 0x44
 800461c:	9412      	str	r4, [sp, #72]	; 0x48
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800461e:	f000 faef 	bl	8004c00 <memset>
  htim1.Instance = TIM1;
 8004622:	495b      	ldr	r1, [pc, #364]	; (8004790 <MX_TIM1_Init+0x194>)
  htim1.Init.Prescaler = 3600;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004624:	60ac      	str	r4, [r5, #8]
  htim1.Init.Prescaler = 3600;
 8004626:	f44f 6261 	mov.w	r2, #3600	; 0xe10
  htim1.Init.Period = 400-1;
 800462a:	f240 138f 	movw	r3, #399	; 0x18f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800462e:	4628      	mov	r0, r5
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004630:	612c      	str	r4, [r5, #16]
  htim1.Init.RepetitionCounter = 0;
 8004632:	616c      	str	r4, [r5, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004634:	61ac      	str	r4, [r5, #24]
  htim1.Init.Prescaler = 3600;
 8004636:	e885 0006 	stmia.w	r5, {r1, r2}
  htim1.Init.Period = 400-1;
 800463a:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800463c:	f7fe fd42 	bl	80030c4 <HAL_TIM_PWM_Init>
 8004640:	2800      	cmp	r0, #0
 8004642:	d15b      	bne.n	80046fc <MX_TIM1_Init+0x100>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004644:	2300      	movs	r3, #0
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004646:	a904      	add	r1, sp, #16
 8004648:	4850      	ldr	r0, [pc, #320]	; (800478c <MX_TIM1_Init+0x190>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800464a:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800464c:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800464e:	9306      	str	r3, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004650:	f7fe ffaa 	bl	80035a8 <HAL_TIMEx_MasterConfigSynchronization>
 8004654:	2800      	cmp	r0, #0
 8004656:	d14e      	bne.n	80046f6 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
 8004658:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800465a:	2460      	movs	r4, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800465c:	461a      	mov	r2, r3
 800465e:	a90c      	add	r1, sp, #48	; 0x30
 8004660:	484a      	ldr	r0, [pc, #296]	; (800478c <MX_TIM1_Init+0x190>)
  sConfigOC.Pulse = 0;
 8004662:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004664:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004666:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004668:	9310      	str	r3, [sp, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800466a:	9311      	str	r3, [sp, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800466c:	9312      	str	r3, [sp, #72]	; 0x48
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800466e:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004670:	f7fe feac 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8004674:	2800      	cmp	r0, #0
 8004676:	d13b      	bne.n	80046f0 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004678:	2204      	movs	r2, #4
 800467a:	a90c      	add	r1, sp, #48	; 0x30
 800467c:	4843      	ldr	r0, [pc, #268]	; (800478c <MX_TIM1_Init+0x190>)
 800467e:	f7fe fea5 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8004682:	2800      	cmp	r0, #0
 8004684:	d131      	bne.n	80046ea <MX_TIM1_Init+0xee>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004686:	a90c      	add	r1, sp, #48	; 0x30
 8004688:	2208      	movs	r2, #8
 800468a:	4840      	ldr	r0, [pc, #256]	; (800478c <MX_TIM1_Init+0x190>)
 800468c:	f7fe fe9e 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8004690:	bb40      	cbnz	r0, 80046e4 <MX_TIM1_Init+0xe8>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004692:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004694:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8004698:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800469c:	a913      	add	r1, sp, #76	; 0x4c
 800469e:	483b      	ldr	r0, [pc, #236]	; (800478c <MX_TIM1_Init+0x190>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80046a0:	9313      	str	r3, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80046a2:	9314      	str	r3, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80046a4:	9315      	str	r3, [sp, #84]	; 0x54
  sBreakDeadTimeConfig.DeadTime = 0;
 80046a6:	9316      	str	r3, [sp, #88]	; 0x58
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80046a8:	9317      	str	r3, [sp, #92]	; 0x5c
  sBreakDeadTimeConfig.BreakFilter = 0;
 80046aa:	9319      	str	r3, [sp, #100]	; 0x64
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80046ac:	931a      	str	r3, [sp, #104]	; 0x68
  sBreakDeadTimeConfig.Break2Filter = 0;
 80046ae:	931c      	str	r3, [sp, #112]	; 0x70
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80046b0:	931d      	str	r3, [sp, #116]	; 0x74
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80046b2:	9418      	str	r4, [sp, #96]	; 0x60
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80046b4:	921b      	str	r2, [sp, #108]	; 0x6c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80046b6:	f7fe ff9d 	bl	80035f4 <HAL_TIMEx_ConfigBreakDeadTime>
 80046ba:	b108      	cbz	r0, 80046c0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80046bc:	f7ff fe80 	bl	80043c0 <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 80046c0:	682a      	ldr	r2, [r5, #0]
 80046c2:	4933      	ldr	r1, [pc, #204]	; (8004790 <MX_TIM1_Init+0x194>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046c4:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 80046c6:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046c8:	9308      	str	r3, [sp, #32]
 80046ca:	9307      	str	r3, [sp, #28]
 80046cc:	9309      	str	r3, [sp, #36]	; 0x24
 80046ce:	930a      	str	r3, [sp, #40]	; 0x28
 80046d0:	930b      	str	r3, [sp, #44]	; 0x2c
  if(timHandle->Instance==TIM1)
 80046d2:	d02b      	beq.n	800472c <MX_TIM1_Init+0x130>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM2)
 80046d4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80046d8:	d042      	beq.n	8004760 <MX_TIM1_Init+0x164>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM3)
 80046da:	4b2e      	ldr	r3, [pc, #184]	; (8004794 <MX_TIM1_Init+0x198>)
 80046dc:	429a      	cmp	r2, r3
 80046de:	d010      	beq.n	8004702 <MX_TIM1_Init+0x106>
}
 80046e0:	b01f      	add	sp, #124	; 0x7c
 80046e2:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 80046e4:	f7ff fe6c 	bl	80043c0 <Error_Handler>
 80046e8:	e7d3      	b.n	8004692 <MX_TIM1_Init+0x96>
    Error_Handler();
 80046ea:	f7ff fe69 	bl	80043c0 <Error_Handler>
 80046ee:	e7ca      	b.n	8004686 <MX_TIM1_Init+0x8a>
    Error_Handler();
 80046f0:	f7ff fe66 	bl	80043c0 <Error_Handler>
 80046f4:	e7c0      	b.n	8004678 <MX_TIM1_Init+0x7c>
    Error_Handler();
 80046f6:	f7ff fe63 	bl	80043c0 <Error_Handler>
 80046fa:	e7ad      	b.n	8004658 <MX_TIM1_Init+0x5c>
    Error_Handler();
 80046fc:	f7ff fe60 	bl	80043c0 <Error_Handler>
 8004700:	e7a0      	b.n	8004644 <MX_TIM1_Init+0x48>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004702:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004706:	4824      	ldr	r0, [pc, #144]	; (8004798 <MX_TIM1_Init+0x19c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004708:	695a      	ldr	r2, [r3, #20]
 800470a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800470e:	615a      	str	r2, [r3, #20]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004716:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8004718:	2233      	movs	r2, #51	; 0x33
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471a:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800471c:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800471e:	9c03      	ldr	r4, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8004720:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004722:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004724:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004726:	f7fd ff0d 	bl	8002544 <HAL_GPIO_Init>
}
 800472a:	e7d9      	b.n	80046e0 <MX_TIM1_Init+0xe4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800472c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004730:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8004734:	f44f 64e0 	mov.w	r4, #1792	; 0x700
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004738:	695a      	ldr	r2, [r3, #20]
 800473a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800473e:	615a      	str	r2, [r3, #20]
 8004740:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8004742:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004748:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800474a:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800474c:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800474e:	a907      	add	r1, sp, #28
 8004750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004754:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004756:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004758:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800475a:	f7fd fef3 	bl	8002544 <HAL_GPIO_Init>
 800475e:	e7bf      	b.n	80046e0 <MX_TIM1_Init+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004760:	4b0e      	ldr	r3, [pc, #56]	; (800479c <MX_TIM1_Init+0x1a0>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004762:	480d      	ldr	r0, [pc, #52]	; (8004798 <MX_TIM1_Init+0x19c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004764:	695a      	ldr	r2, [r3, #20]
 8004766:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800476a:	615a      	str	r2, [r3, #20]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004772:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004774:	2408      	movs	r4, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004776:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004778:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800477a:	a907      	add	r1, sp, #28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800477c:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800477e:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004780:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004782:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004784:	f7fd fede 	bl	8002544 <HAL_GPIO_Init>
 8004788:	e7aa      	b.n	80046e0 <MX_TIM1_Init+0xe4>
 800478a:	bf00      	nop
 800478c:	20000764 	.word	0x20000764
 8004790:	40012c00 	.word	0x40012c00
 8004794:	40000400 	.word	0x40000400
 8004798:	48000400 	.word	0x48000400
 800479c:	40021000 	.word	0x40021000

080047a0 <MX_TIM2_Init>:
{
 80047a0:	b530      	push	{r4, r5, lr}
  htim2.Instance = TIM2;
 80047a2:	4c47      	ldr	r4, [pc, #284]	; (80048c0 <MX_TIM2_Init+0x120>)
{
 80047a4:	b093      	sub	sp, #76	; 0x4c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047a6:	2300      	movs	r3, #0
  htim2.Instance = TIM2;
 80047a8:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 3600-1;
 80047ac:	f640 610f 	movw	r1, #3599	; 0xe0f
  htim2.Init.Period = 200-1;
 80047b0:	22c7      	movs	r2, #199	; 0xc7
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80047b2:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 80047b4:	6025      	str	r5, [r4, #0]
  htim2.Init.Prescaler = 3600-1;
 80047b6:	6061      	str	r1, [r4, #4]
  htim2.Init.Period = 200-1;
 80047b8:	60e2      	str	r2, [r4, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80047ba:	60a3      	str	r3, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047bc:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80047be:	930b      	str	r3, [sp, #44]	; 0x2c
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80047c0:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80047c2:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80047c4:	9304      	str	r3, [sp, #16]
 80047c6:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80047c8:	930c      	str	r3, [sp, #48]	; 0x30
 80047ca:	930d      	str	r3, [sp, #52]	; 0x34
 80047cc:	930e      	str	r3, [sp, #56]	; 0x38
 80047ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80047d0:	9310      	str	r3, [sp, #64]	; 0x40
 80047d2:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80047d4:	f7fe fc76 	bl	80030c4 <HAL_TIM_PWM_Init>
 80047d8:	bb50      	cbnz	r0, 8004830 <MX_TIM2_Init+0x90>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047da:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80047dc:	a903      	add	r1, sp, #12
 80047de:	4838      	ldr	r0, [pc, #224]	; (80048c0 <MX_TIM2_Init+0x120>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80047e0:	9303      	str	r3, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80047e2:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80047e4:	f7fe fee0 	bl	80035a8 <HAL_TIMEx_MasterConfigSynchronization>
 80047e8:	b9f8      	cbnz	r0, 800482a <MX_TIM2_Init+0x8a>
  sConfigOC.Pulse = 0;
 80047ea:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047ec:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047ee:	a90b      	add	r1, sp, #44	; 0x2c
 80047f0:	2204      	movs	r2, #4
 80047f2:	4833      	ldr	r0, [pc, #204]	; (80048c0 <MX_TIM2_Init+0x120>)
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80047f4:	950b      	str	r5, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 80047f6:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80047f8:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80047fa:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80047fc:	f7fe fde6 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8004800:	b108      	cbz	r0, 8004806 <MX_TIM2_Init+0x66>
    Error_Handler();
 8004802:	f7ff fddd 	bl	80043c0 <Error_Handler>
  if(timHandle->Instance==TIM1)
 8004806:	6822      	ldr	r2, [r4, #0]
 8004808:	492e      	ldr	r1, [pc, #184]	; (80048c4 <MX_TIM2_Init+0x124>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800480a:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 800480c:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800480e:	9307      	str	r3, [sp, #28]
 8004810:	9306      	str	r3, [sp, #24]
 8004812:	9308      	str	r3, [sp, #32]
 8004814:	9309      	str	r3, [sp, #36]	; 0x24
 8004816:	930a      	str	r3, [sp, #40]	; 0x28
  if(timHandle->Instance==TIM1)
 8004818:	d022      	beq.n	8004860 <MX_TIM2_Init+0xc0>
  else if(timHandle->Instance==TIM2)
 800481a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800481e:	d039      	beq.n	8004894 <MX_TIM2_Init+0xf4>
  else if(timHandle->Instance==TIM3)
 8004820:	4b29      	ldr	r3, [pc, #164]	; (80048c8 <MX_TIM2_Init+0x128>)
 8004822:	429a      	cmp	r2, r3
 8004824:	d007      	beq.n	8004836 <MX_TIM2_Init+0x96>
}
 8004826:	b013      	add	sp, #76	; 0x4c
 8004828:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 800482a:	f7ff fdc9 	bl	80043c0 <Error_Handler>
 800482e:	e7dc      	b.n	80047ea <MX_TIM2_Init+0x4a>
    Error_Handler();
 8004830:	f7ff fdc6 	bl	80043c0 <Error_Handler>
 8004834:	e7d1      	b.n	80047da <MX_TIM2_Init+0x3a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004836:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800483a:	4824      	ldr	r0, [pc, #144]	; (80048cc <MX_TIM2_Init+0x12c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800483c:	695a      	ldr	r2, [r3, #20]
 800483e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004842:	615a      	str	r2, [r3, #20]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800484a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 800484c:	2233      	movs	r2, #51	; 0x33
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800484e:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004850:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004852:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8004854:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004856:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004858:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800485a:	f7fd fe73 	bl	8002544 <HAL_GPIO_Init>
}
 800485e:	e7e2      	b.n	8004826 <MX_TIM2_Init+0x86>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004860:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004864:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8004868:	f44f 64e0 	mov.w	r4, #1792	; 0x700
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800486c:	695a      	ldr	r2, [r3, #20]
 800486e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004872:	615a      	str	r2, [r3, #20]
 8004874:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8004876:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800487c:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800487e:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8004880:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004882:	a906      	add	r1, sp, #24
 8004884:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004888:	9d00      	ldr	r5, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800488a:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800488c:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800488e:	f7fd fe59 	bl	8002544 <HAL_GPIO_Init>
 8004892:	e7c8      	b.n	8004826 <MX_TIM2_Init+0x86>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004894:	4b0e      	ldr	r3, [pc, #56]	; (80048d0 <MX_TIM2_Init+0x130>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004896:	480d      	ldr	r0, [pc, #52]	; (80048cc <MX_TIM2_Init+0x12c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004898:	695a      	ldr	r2, [r3, #20]
 800489a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800489e:	615a      	str	r2, [r3, #20]
 80048a0:	695b      	ldr	r3, [r3, #20]
 80048a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80048a6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80048a8:	2408      	movs	r4, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048aa:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80048ac:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048ae:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048b0:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80048b2:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048b4:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80048b6:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048b8:	f7fd fe44 	bl	8002544 <HAL_GPIO_Init>
 80048bc:	e7b3      	b.n	8004826 <MX_TIM2_Init+0x86>
 80048be:	bf00      	nop
 80048c0:	200007a4 	.word	0x200007a4
 80048c4:	40012c00 	.word	0x40012c00
 80048c8:	40000400 	.word	0x40000400
 80048cc:	48000400 	.word	0x48000400
 80048d0:	40021000 	.word	0x40021000

080048d4 <MX_TIM3_Init>:
{
 80048d4:	b530      	push	{r4, r5, lr}
  htim3.Instance = TIM3;
 80048d6:	4c55      	ldr	r4, [pc, #340]	; (8004a2c <MX_TIM3_Init+0x158>)
 80048d8:	4b55      	ldr	r3, [pc, #340]	; (8004a30 <MX_TIM3_Init+0x15c>)
 80048da:	6023      	str	r3, [r4, #0]
{
 80048dc:	b093      	sub	sp, #76	; 0x4c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048de:	2300      	movs	r3, #0
  htim3.Init.Prescaler = 3600-1;
 80048e0:	f640 610f 	movw	r1, #3599	; 0xe0f
  htim3.Init.Period = 400-1;
 80048e4:	f240 128f 	movw	r2, #399	; 0x18f
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80048e8:	4620      	mov	r0, r4
  htim3.Init.Prescaler = 3600-1;
 80048ea:	6061      	str	r1, [r4, #4]
  htim3.Init.Period = 400-1;
 80048ec:	60e2      	str	r2, [r4, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048ee:	60a3      	str	r3, [r4, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048f0:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80048f2:	930b      	str	r3, [sp, #44]	; 0x2c
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048f4:	6123      	str	r3, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048f6:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80048f8:	9304      	str	r3, [sp, #16]
 80048fa:	9305      	str	r3, [sp, #20]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80048fc:	930c      	str	r3, [sp, #48]	; 0x30
 80048fe:	930d      	str	r3, [sp, #52]	; 0x34
 8004900:	930e      	str	r3, [sp, #56]	; 0x38
 8004902:	930f      	str	r3, [sp, #60]	; 0x3c
 8004904:	9310      	str	r3, [sp, #64]	; 0x40
 8004906:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004908:	f7fe fbdc 	bl	80030c4 <HAL_TIM_PWM_Init>
 800490c:	2800      	cmp	r0, #0
 800490e:	d146      	bne.n	800499e <MX_TIM3_Init+0xca>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004910:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004912:	a903      	add	r1, sp, #12
 8004914:	4845      	ldr	r0, [pc, #276]	; (8004a2c <MX_TIM3_Init+0x158>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004916:	9303      	str	r3, [sp, #12]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004918:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800491a:	f7fe fe45 	bl	80035a8 <HAL_TIMEx_MasterConfigSynchronization>
 800491e:	2800      	cmp	r0, #0
 8004920:	d13a      	bne.n	8004998 <MX_TIM3_Init+0xc4>
  sConfigOC.Pulse = 0;
 8004922:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004924:	2560      	movs	r5, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004926:	461a      	mov	r2, r3
 8004928:	a90b      	add	r1, sp, #44	; 0x2c
 800492a:	4840      	ldr	r0, [pc, #256]	; (8004a2c <MX_TIM3_Init+0x158>)
  sConfigOC.Pulse = 0;
 800492c:	930c      	str	r3, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800492e:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004930:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004932:	950b      	str	r5, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004934:	f7fe fd4a 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8004938:	bb58      	cbnz	r0, 8004992 <MX_TIM3_Init+0xbe>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800493a:	2204      	movs	r2, #4
 800493c:	a90b      	add	r1, sp, #44	; 0x2c
 800493e:	483b      	ldr	r0, [pc, #236]	; (8004a2c <MX_TIM3_Init+0x158>)
 8004940:	f7fe fd44 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8004944:	bb10      	cbnz	r0, 800498c <MX_TIM3_Init+0xb8>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004946:	2208      	movs	r2, #8
 8004948:	a90b      	add	r1, sp, #44	; 0x2c
 800494a:	4838      	ldr	r0, [pc, #224]	; (8004a2c <MX_TIM3_Init+0x158>)
 800494c:	f7fe fd3e 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 8004950:	b9c8      	cbnz	r0, 8004986 <MX_TIM3_Init+0xb2>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004952:	a90b      	add	r1, sp, #44	; 0x2c
 8004954:	220c      	movs	r2, #12
 8004956:	4835      	ldr	r0, [pc, #212]	; (8004a2c <MX_TIM3_Init+0x158>)
 8004958:	f7fe fd38 	bl	80033cc <HAL_TIM_PWM_ConfigChannel>
 800495c:	b108      	cbz	r0, 8004962 <MX_TIM3_Init+0x8e>
    Error_Handler();
 800495e:	f7ff fd2f 	bl	80043c0 <Error_Handler>
  if(timHandle->Instance==TIM1)
 8004962:	6822      	ldr	r2, [r4, #0]
 8004964:	4933      	ldr	r1, [pc, #204]	; (8004a34 <MX_TIM3_Init+0x160>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004966:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM1)
 8004968:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800496a:	9307      	str	r3, [sp, #28]
 800496c:	9306      	str	r3, [sp, #24]
 800496e:	9308      	str	r3, [sp, #32]
 8004970:	9309      	str	r3, [sp, #36]	; 0x24
 8004972:	930a      	str	r3, [sp, #40]	; 0x28
  if(timHandle->Instance==TIM1)
 8004974:	d02b      	beq.n	80049ce <MX_TIM3_Init+0xfa>
  else if(timHandle->Instance==TIM2)
 8004976:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800497a:	d042      	beq.n	8004a02 <MX_TIM3_Init+0x12e>
  else if(timHandle->Instance==TIM3)
 800497c:	4b2c      	ldr	r3, [pc, #176]	; (8004a30 <MX_TIM3_Init+0x15c>)
 800497e:	429a      	cmp	r2, r3
 8004980:	d010      	beq.n	80049a4 <MX_TIM3_Init+0xd0>
}
 8004982:	b013      	add	sp, #76	; 0x4c
 8004984:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8004986:	f7ff fd1b 	bl	80043c0 <Error_Handler>
 800498a:	e7e2      	b.n	8004952 <MX_TIM3_Init+0x7e>
    Error_Handler();
 800498c:	f7ff fd18 	bl	80043c0 <Error_Handler>
 8004990:	e7d9      	b.n	8004946 <MX_TIM3_Init+0x72>
    Error_Handler();
 8004992:	f7ff fd15 	bl	80043c0 <Error_Handler>
 8004996:	e7d0      	b.n	800493a <MX_TIM3_Init+0x66>
    Error_Handler();
 8004998:	f7ff fd12 	bl	80043c0 <Error_Handler>
 800499c:	e7c1      	b.n	8004922 <MX_TIM3_Init+0x4e>
    Error_Handler();
 800499e:	f7ff fd0f 	bl	80043c0 <Error_Handler>
 80049a2:	e7b5      	b.n	8004910 <MX_TIM3_Init+0x3c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049a4:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049a8:	4823      	ldr	r0, [pc, #140]	; (8004a38 <MX_TIM3_Init+0x164>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049aa:	695a      	ldr	r2, [r3, #20]
 80049ac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80049b0:	615a      	str	r2, [r3, #20]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80049b8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80049ba:	2233      	movs	r2, #51	; 0x33
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049bc:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049be:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049c0:	9c02      	ldr	r4, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80049c2:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049c4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80049c6:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049c8:	f7fd fdbc 	bl	8002544 <HAL_GPIO_Init>
}
 80049cc:	e7d9      	b.n	8004982 <MX_TIM3_Init+0xae>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049ce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80049d2:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80049d6:	f44f 64e0 	mov.w	r4, #1792	; 0x700
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049da:	695a      	ldr	r2, [r3, #20]
 80049dc:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80049e0:	615a      	str	r2, [r3, #20]
 80049e2:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 80049e4:	9406      	str	r4, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049ea:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049ec:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80049ee:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049f0:	a906      	add	r1, sp, #24
 80049f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80049f6:	9d00      	ldr	r5, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049f8:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80049fa:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80049fc:	f7fd fda2 	bl	8002544 <HAL_GPIO_Init>
 8004a00:	e7bf      	b.n	8004982 <MX_TIM3_Init+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a02:	4b0e      	ldr	r3, [pc, #56]	; (8004a3c <MX_TIM3_Init+0x168>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a04:	480c      	ldr	r0, [pc, #48]	; (8004a38 <MX_TIM3_Init+0x164>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a06:	695a      	ldr	r2, [r3, #20]
 8004a08:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004a0c:	615a      	str	r2, [r3, #20]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a14:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004a16:	2408      	movs	r4, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a18:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a1a:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a1c:	a906      	add	r1, sp, #24
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a1e:	9d01      	ldr	r5, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004a20:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a22:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004a24:	930a      	str	r3, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a26:	f7fd fd8d 	bl	8002544 <HAL_GPIO_Init>
 8004a2a:	e7aa      	b.n	8004982 <MX_TIM3_Init+0xae>
 8004a2c:	20000724 	.word	0x20000724
 8004a30:	40000400 	.word	0x40000400
 8004a34:	40012c00 	.word	0x40012c00
 8004a38:	48000400 	.word	0x48000400
 8004a3c:	40021000 	.word	0x40021000

08004a40 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 8004a40:	6803      	ldr	r3, [r0, #0]
 8004a42:	4a18      	ldr	r2, [pc, #96]	; (8004aa4 <HAL_TIM_PWM_MspInit+0x64>)
 8004a44:	4293      	cmp	r3, r2
{
 8004a46:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 8004a48:	d013      	beq.n	8004a72 <HAL_TIM_PWM_MspInit+0x32>
  else if(tim_pwmHandle->Instance==TIM2)
 8004a4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a4e:	d01c      	beq.n	8004a8a <HAL_TIM_PWM_MspInit+0x4a>
  else if(tim_pwmHandle->Instance==TIM3)
 8004a50:	4a15      	ldr	r2, [pc, #84]	; (8004aa8 <HAL_TIM_PWM_MspInit+0x68>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d001      	beq.n	8004a5a <HAL_TIM_PWM_MspInit+0x1a>
}
 8004a56:	b004      	add	sp, #16
 8004a58:	4770      	bx	lr
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004a5a:	4b14      	ldr	r3, [pc, #80]	; (8004aac <HAL_TIM_PWM_MspInit+0x6c>)
 8004a5c:	69da      	ldr	r2, [r3, #28]
 8004a5e:	f042 0202 	orr.w	r2, r2, #2
 8004a62:	61da      	str	r2, [r3, #28]
 8004a64:	69db      	ldr	r3, [r3, #28]
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	9303      	str	r3, [sp, #12]
 8004a6c:	9b03      	ldr	r3, [sp, #12]
}
 8004a6e:	b004      	add	sp, #16
 8004a70:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004a72:	4b0e      	ldr	r3, [pc, #56]	; (8004aac <HAL_TIM_PWM_MspInit+0x6c>)
 8004a74:	699a      	ldr	r2, [r3, #24]
 8004a76:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a7a:	619a      	str	r2, [r3, #24]
 8004a7c:	699b      	ldr	r3, [r3, #24]
 8004a7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a82:	9301      	str	r3, [sp, #4]
 8004a84:	9b01      	ldr	r3, [sp, #4]
}
 8004a86:	b004      	add	sp, #16
 8004a88:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004a8a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8004a8e:	69da      	ldr	r2, [r3, #28]
 8004a90:	f042 0201 	orr.w	r2, r2, #1
 8004a94:	61da      	str	r2, [r3, #28]
 8004a96:	69db      	ldr	r3, [r3, #28]
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	9302      	str	r3, [sp, #8]
 8004a9e:	9b02      	ldr	r3, [sp, #8]
 8004aa0:	e7d9      	b.n	8004a56 <HAL_TIM_PWM_MspInit+0x16>
 8004aa2:	bf00      	nop
 8004aa4:	40012c00 	.word	0x40012c00
 8004aa8:	40000400 	.word	0x40000400
 8004aac:	40021000 	.word	0x40021000

08004ab0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8004ab0:	4b0c      	ldr	r3, [pc, #48]	; (8004ae4 <MX_USART2_UART_Init+0x34>)
 8004ab2:	4a0d      	ldr	r2, [pc, #52]	; (8004ae8 <MX_USART2_UART_Init+0x38>)
{
 8004ab4:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004ab6:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 8004ab8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004aba:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004abe:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004ac0:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 8004ac2:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004ac4:	6159      	str	r1, [r3, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004ac6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004ac8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004aca:	611a      	str	r2, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004acc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004ace:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004ad0:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004ad2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004ad4:	f7fe ff34 	bl	8003940 <HAL_UART_Init>
 8004ad8:	b900      	cbnz	r0, 8004adc <MX_USART2_UART_Init+0x2c>
 8004ada:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 8004adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8004ae0:	f7ff bc6e 	b.w	80043c0 <Error_Handler>
 8004ae4:	200007e4 	.word	0x200007e4
 8004ae8:	40004400 	.word	0x40004400

08004aec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004aec:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART2)
 8004aee:	6801      	ldr	r1, [r0, #0]
 8004af0:	4a18      	ldr	r2, [pc, #96]	; (8004b54 <HAL_UART_MspInit+0x68>)
{
 8004af2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004af4:	2300      	movs	r3, #0
  if(uartHandle->Instance==USART2)
 8004af6:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004af8:	9304      	str	r3, [sp, #16]
 8004afa:	9303      	str	r3, [sp, #12]
 8004afc:	9305      	str	r3, [sp, #20]
 8004afe:	9306      	str	r3, [sp, #24]
 8004b00:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 8004b02:	d001      	beq.n	8004b08 <HAL_UART_MspInit+0x1c>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004b04:	b008      	add	sp, #32
 8004b06:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004b0c:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b10:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b12:	69da      	ldr	r2, [r3, #28]
 8004b14:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004b18:	61da      	str	r2, [r3, #28]
 8004b1a:	69da      	ldr	r2, [r3, #28]
 8004b1c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004b20:	9201      	str	r2, [sp, #4]
 8004b22:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b24:	695a      	ldr	r2, [r3, #20]
 8004b26:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004b2a:	615a      	str	r2, [r3, #20]
 8004b2c:	695b      	ldr	r3, [r3, #20]
 8004b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b32:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b34:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b36:	2307      	movs	r3, #7
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8004b38:	f248 0504 	movw	r5, #32772	; 0x8004
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b3c:	2402      	movs	r4, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b42:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8004b44:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b46:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004b48:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b4a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b4c:	f7fd fcfa 	bl	8002544 <HAL_GPIO_Init>
}
 8004b50:	b008      	add	sp, #32
 8004b52:	bd70      	pop	{r4, r5, r6, pc}
 8004b54:	40004400 	.word	0x40004400

08004b58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004b58:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004b90 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004b5c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004b5e:	e003      	b.n	8004b68 <LoopCopyDataInit>

08004b60 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004b60:	4b0c      	ldr	r3, [pc, #48]	; (8004b94 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004b62:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004b64:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004b66:	3104      	adds	r1, #4

08004b68 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004b68:	480b      	ldr	r0, [pc, #44]	; (8004b98 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004b6a:	4b0c      	ldr	r3, [pc, #48]	; (8004b9c <LoopForever+0xe>)
	adds	r2, r0, r1
 8004b6c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004b6e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004b70:	d3f6      	bcc.n	8004b60 <CopyDataInit>
	ldr	r2, =_sbss
 8004b72:	4a0b      	ldr	r2, [pc, #44]	; (8004ba0 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004b74:	e002      	b.n	8004b7c <LoopFillZerobss>

08004b76 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004b76:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004b78:	f842 3b04 	str.w	r3, [r2], #4

08004b7c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004b7c:	4b09      	ldr	r3, [pc, #36]	; (8004ba4 <LoopForever+0x16>)
	cmp	r2, r3
 8004b7e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004b80:	d3f9      	bcc.n	8004b76 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004b82:	f7ff fd03 	bl	800458c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004b86:	f000 f817 	bl	8004bb8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004b8a:	f7ff fb4f 	bl	800422c <main>

08004b8e <LoopForever>:

LoopForever:
    b LoopForever
 8004b8e:	e7fe      	b.n	8004b8e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004b90:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8004b94:	08008d94 	.word	0x08008d94
	ldr	r0, =_sdata
 8004b98:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004b9c:	2000067c 	.word	0x2000067c
	ldr	r2, =_sbss
 8004ba0:	2000067c 	.word	0x2000067c
	ldr	r3, = _ebss
 8004ba4:	20000864 	.word	0x20000864

08004ba8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004ba8:	e7fe      	b.n	8004ba8 <ADC1_2_IRQHandler>
	...

08004bac <__errno>:
 8004bac:	4b01      	ldr	r3, [pc, #4]	; (8004bb4 <__errno+0x8>)
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	2000000c 	.word	0x2000000c

08004bb8 <__libc_init_array>:
 8004bb8:	b570      	push	{r4, r5, r6, lr}
 8004bba:	4e0d      	ldr	r6, [pc, #52]	; (8004bf0 <__libc_init_array+0x38>)
 8004bbc:	4c0d      	ldr	r4, [pc, #52]	; (8004bf4 <__libc_init_array+0x3c>)
 8004bbe:	1ba4      	subs	r4, r4, r6
 8004bc0:	10a4      	asrs	r4, r4, #2
 8004bc2:	2500      	movs	r5, #0
 8004bc4:	42a5      	cmp	r5, r4
 8004bc6:	d109      	bne.n	8004bdc <__libc_init_array+0x24>
 8004bc8:	4e0b      	ldr	r6, [pc, #44]	; (8004bf8 <__libc_init_array+0x40>)
 8004bca:	4c0c      	ldr	r4, [pc, #48]	; (8004bfc <__libc_init_array+0x44>)
 8004bcc:	f003 fe7e 	bl	80088cc <_init>
 8004bd0:	1ba4      	subs	r4, r4, r6
 8004bd2:	10a4      	asrs	r4, r4, #2
 8004bd4:	2500      	movs	r5, #0
 8004bd6:	42a5      	cmp	r5, r4
 8004bd8:	d105      	bne.n	8004be6 <__libc_init_array+0x2e>
 8004bda:	bd70      	pop	{r4, r5, r6, pc}
 8004bdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004be0:	4798      	blx	r3
 8004be2:	3501      	adds	r5, #1
 8004be4:	e7ee      	b.n	8004bc4 <__libc_init_array+0xc>
 8004be6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004bea:	4798      	blx	r3
 8004bec:	3501      	adds	r5, #1
 8004bee:	e7f2      	b.n	8004bd6 <__libc_init_array+0x1e>
 8004bf0:	08008d8c 	.word	0x08008d8c
 8004bf4:	08008d8c 	.word	0x08008d8c
 8004bf8:	08008d8c 	.word	0x08008d8c
 8004bfc:	08008d90 	.word	0x08008d90

08004c00 <memset>:
 8004c00:	4402      	add	r2, r0
 8004c02:	4603      	mov	r3, r0
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d100      	bne.n	8004c0a <memset+0xa>
 8004c08:	4770      	bx	lr
 8004c0a:	f803 1b01 	strb.w	r1, [r3], #1
 8004c0e:	e7f9      	b.n	8004c04 <memset+0x4>

08004c10 <printf>:
 8004c10:	b40f      	push	{r0, r1, r2, r3}
 8004c12:	4b0a      	ldr	r3, [pc, #40]	; (8004c3c <printf+0x2c>)
 8004c14:	b513      	push	{r0, r1, r4, lr}
 8004c16:	681c      	ldr	r4, [r3, #0]
 8004c18:	b124      	cbz	r4, 8004c24 <printf+0x14>
 8004c1a:	69a3      	ldr	r3, [r4, #24]
 8004c1c:	b913      	cbnz	r3, 8004c24 <printf+0x14>
 8004c1e:	4620      	mov	r0, r4
 8004c20:	f002 f94e 	bl	8006ec0 <__sinit>
 8004c24:	ab05      	add	r3, sp, #20
 8004c26:	9a04      	ldr	r2, [sp, #16]
 8004c28:	68a1      	ldr	r1, [r4, #8]
 8004c2a:	9301      	str	r3, [sp, #4]
 8004c2c:	4620      	mov	r0, r4
 8004c2e:	f000 f8db 	bl	8004de8 <_vfprintf_r>
 8004c32:	b002      	add	sp, #8
 8004c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c38:	b004      	add	sp, #16
 8004c3a:	4770      	bx	lr
 8004c3c:	2000000c 	.word	0x2000000c

08004c40 <setbuf>:
 8004c40:	2900      	cmp	r1, #0
 8004c42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004c46:	bf0c      	ite	eq
 8004c48:	2202      	moveq	r2, #2
 8004c4a:	2200      	movne	r2, #0
 8004c4c:	f000 b800 	b.w	8004c50 <setvbuf>

08004c50 <setvbuf>:
 8004c50:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004c54:	461d      	mov	r5, r3
 8004c56:	4b60      	ldr	r3, [pc, #384]	; (8004dd8 <setvbuf+0x188>)
 8004c58:	681e      	ldr	r6, [r3, #0]
 8004c5a:	4604      	mov	r4, r0
 8004c5c:	460f      	mov	r7, r1
 8004c5e:	4690      	mov	r8, r2
 8004c60:	b126      	cbz	r6, 8004c6c <setvbuf+0x1c>
 8004c62:	69b3      	ldr	r3, [r6, #24]
 8004c64:	b913      	cbnz	r3, 8004c6c <setvbuf+0x1c>
 8004c66:	4630      	mov	r0, r6
 8004c68:	f002 f92a 	bl	8006ec0 <__sinit>
 8004c6c:	4b5b      	ldr	r3, [pc, #364]	; (8004ddc <setvbuf+0x18c>)
 8004c6e:	429c      	cmp	r4, r3
 8004c70:	d166      	bne.n	8004d40 <setvbuf+0xf0>
 8004c72:	6874      	ldr	r4, [r6, #4]
 8004c74:	f1b8 0f02 	cmp.w	r8, #2
 8004c78:	d006      	beq.n	8004c88 <setvbuf+0x38>
 8004c7a:	f1b8 0f01 	cmp.w	r8, #1
 8004c7e:	f200 80a7 	bhi.w	8004dd0 <setvbuf+0x180>
 8004c82:	2d00      	cmp	r5, #0
 8004c84:	f2c0 80a4 	blt.w	8004dd0 <setvbuf+0x180>
 8004c88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004c8a:	07da      	lsls	r2, r3, #31
 8004c8c:	d405      	bmi.n	8004c9a <setvbuf+0x4a>
 8004c8e:	89a3      	ldrh	r3, [r4, #12]
 8004c90:	059b      	lsls	r3, r3, #22
 8004c92:	d402      	bmi.n	8004c9a <setvbuf+0x4a>
 8004c94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004c96:	f002 fad3 	bl	8007240 <__retarget_lock_acquire_recursive>
 8004c9a:	4621      	mov	r1, r4
 8004c9c:	4630      	mov	r0, r6
 8004c9e:	f002 f87b 	bl	8006d98 <_fflush_r>
 8004ca2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004ca4:	b141      	cbz	r1, 8004cb8 <setvbuf+0x68>
 8004ca6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004caa:	4299      	cmp	r1, r3
 8004cac:	d002      	beq.n	8004cb4 <setvbuf+0x64>
 8004cae:	4630      	mov	r0, r6
 8004cb0:	f002 f9dc 	bl	800706c <_free_r>
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	6363      	str	r3, [r4, #52]	; 0x34
 8004cb8:	2300      	movs	r3, #0
 8004cba:	61a3      	str	r3, [r4, #24]
 8004cbc:	6063      	str	r3, [r4, #4]
 8004cbe:	89a3      	ldrh	r3, [r4, #12]
 8004cc0:	0618      	lsls	r0, r3, #24
 8004cc2:	d503      	bpl.n	8004ccc <setvbuf+0x7c>
 8004cc4:	6921      	ldr	r1, [r4, #16]
 8004cc6:	4630      	mov	r0, r6
 8004cc8:	f002 f9d0 	bl	800706c <_free_r>
 8004ccc:	89a3      	ldrh	r3, [r4, #12]
 8004cce:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004cd2:	f023 0303 	bic.w	r3, r3, #3
 8004cd6:	f1b8 0f02 	cmp.w	r8, #2
 8004cda:	81a3      	strh	r3, [r4, #12]
 8004cdc:	d072      	beq.n	8004dc4 <setvbuf+0x174>
 8004cde:	ab01      	add	r3, sp, #4
 8004ce0:	466a      	mov	r2, sp
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	4630      	mov	r0, r6
 8004ce6:	f002 faad 	bl	8007244 <__swhatbuf_r>
 8004cea:	89a3      	ldrh	r3, [r4, #12]
 8004cec:	4318      	orrs	r0, r3
 8004cee:	81a0      	strh	r0, [r4, #12]
 8004cf0:	2d00      	cmp	r5, #0
 8004cf2:	d12f      	bne.n	8004d54 <setvbuf+0x104>
 8004cf4:	9d00      	ldr	r5, [sp, #0]
 8004cf6:	4628      	mov	r0, r5
 8004cf8:	f002 fb10 	bl	800731c <malloc>
 8004cfc:	4607      	mov	r7, r0
 8004cfe:	2800      	cmp	r0, #0
 8004d00:	d162      	bne.n	8004dc8 <setvbuf+0x178>
 8004d02:	f8dd 9000 	ldr.w	r9, [sp]
 8004d06:	45a9      	cmp	r9, r5
 8004d08:	d150      	bne.n	8004dac <setvbuf+0x15c>
 8004d0a:	f04f 35ff 	mov.w	r5, #4294967295
 8004d0e:	2200      	movs	r2, #0
 8004d10:	60a2      	str	r2, [r4, #8]
 8004d12:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8004d16:	6022      	str	r2, [r4, #0]
 8004d18:	6122      	str	r2, [r4, #16]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d20:	6162      	str	r2, [r4, #20]
 8004d22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004d24:	f043 0302 	orr.w	r3, r3, #2
 8004d28:	07d1      	lsls	r1, r2, #31
 8004d2a:	81a3      	strh	r3, [r4, #12]
 8004d2c:	d404      	bmi.n	8004d38 <setvbuf+0xe8>
 8004d2e:	059b      	lsls	r3, r3, #22
 8004d30:	d402      	bmi.n	8004d38 <setvbuf+0xe8>
 8004d32:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004d34:	f002 fa85 	bl	8007242 <__retarget_lock_release_recursive>
 8004d38:	4628      	mov	r0, r5
 8004d3a:	b003      	add	sp, #12
 8004d3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d40:	4b27      	ldr	r3, [pc, #156]	; (8004de0 <setvbuf+0x190>)
 8004d42:	429c      	cmp	r4, r3
 8004d44:	d101      	bne.n	8004d4a <setvbuf+0xfa>
 8004d46:	68b4      	ldr	r4, [r6, #8]
 8004d48:	e794      	b.n	8004c74 <setvbuf+0x24>
 8004d4a:	4b26      	ldr	r3, [pc, #152]	; (8004de4 <setvbuf+0x194>)
 8004d4c:	429c      	cmp	r4, r3
 8004d4e:	bf08      	it	eq
 8004d50:	68f4      	ldreq	r4, [r6, #12]
 8004d52:	e78f      	b.n	8004c74 <setvbuf+0x24>
 8004d54:	2f00      	cmp	r7, #0
 8004d56:	d0ce      	beq.n	8004cf6 <setvbuf+0xa6>
 8004d58:	69b3      	ldr	r3, [r6, #24]
 8004d5a:	b913      	cbnz	r3, 8004d62 <setvbuf+0x112>
 8004d5c:	4630      	mov	r0, r6
 8004d5e:	f002 f8af 	bl	8006ec0 <__sinit>
 8004d62:	9b00      	ldr	r3, [sp, #0]
 8004d64:	6127      	str	r7, [r4, #16]
 8004d66:	429d      	cmp	r5, r3
 8004d68:	bf18      	it	ne
 8004d6a:	89a3      	ldrhne	r3, [r4, #12]
 8004d6c:	6027      	str	r7, [r4, #0]
 8004d6e:	bf1c      	itt	ne
 8004d70:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8004d74:	81a3      	strhne	r3, [r4, #12]
 8004d76:	f1b8 0f01 	cmp.w	r8, #1
 8004d7a:	bf08      	it	eq
 8004d7c:	89a3      	ldrheq	r3, [r4, #12]
 8004d7e:	6165      	str	r5, [r4, #20]
 8004d80:	bf04      	itt	eq
 8004d82:	f043 0301 	orreq.w	r3, r3, #1
 8004d86:	81a3      	strheq	r3, [r4, #12]
 8004d88:	89a3      	ldrh	r3, [r4, #12]
 8004d8a:	f013 0208 	ands.w	r2, r3, #8
 8004d8e:	d01d      	beq.n	8004dcc <setvbuf+0x17c>
 8004d90:	07da      	lsls	r2, r3, #31
 8004d92:	bf41      	itttt	mi
 8004d94:	2200      	movmi	r2, #0
 8004d96:	426d      	negmi	r5, r5
 8004d98:	60a2      	strmi	r2, [r4, #8]
 8004d9a:	61a5      	strmi	r5, [r4, #24]
 8004d9c:	bf58      	it	pl
 8004d9e:	60a5      	strpl	r5, [r4, #8]
 8004da0:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8004da2:	f015 0501 	ands.w	r5, r5, #1
 8004da6:	d0c2      	beq.n	8004d2e <setvbuf+0xde>
 8004da8:	2500      	movs	r5, #0
 8004daa:	e7c5      	b.n	8004d38 <setvbuf+0xe8>
 8004dac:	4648      	mov	r0, r9
 8004dae:	f002 fab5 	bl	800731c <malloc>
 8004db2:	4607      	mov	r7, r0
 8004db4:	2800      	cmp	r0, #0
 8004db6:	d0a8      	beq.n	8004d0a <setvbuf+0xba>
 8004db8:	89a3      	ldrh	r3, [r4, #12]
 8004dba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dbe:	81a3      	strh	r3, [r4, #12]
 8004dc0:	464d      	mov	r5, r9
 8004dc2:	e7c9      	b.n	8004d58 <setvbuf+0x108>
 8004dc4:	2500      	movs	r5, #0
 8004dc6:	e7a2      	b.n	8004d0e <setvbuf+0xbe>
 8004dc8:	46a9      	mov	r9, r5
 8004dca:	e7f5      	b.n	8004db8 <setvbuf+0x168>
 8004dcc:	60a2      	str	r2, [r4, #8]
 8004dce:	e7e7      	b.n	8004da0 <setvbuf+0x150>
 8004dd0:	f04f 35ff 	mov.w	r5, #4294967295
 8004dd4:	e7b0      	b.n	8004d38 <setvbuf+0xe8>
 8004dd6:	bf00      	nop
 8004dd8:	2000000c 	.word	0x2000000c
 8004ddc:	080089c4 	.word	0x080089c4
 8004de0:	080089e4 	.word	0x080089e4
 8004de4:	080089a4 	.word	0x080089a4

08004de8 <_vfprintf_r>:
 8004de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dec:	b0bd      	sub	sp, #244	; 0xf4
 8004dee:	4688      	mov	r8, r1
 8004df0:	4615      	mov	r5, r2
 8004df2:	461c      	mov	r4, r3
 8004df4:	461f      	mov	r7, r3
 8004df6:	4683      	mov	fp, r0
 8004df8:	f002 fa12 	bl	8007220 <_localeconv_r>
 8004dfc:	6803      	ldr	r3, [r0, #0]
 8004dfe:	930d      	str	r3, [sp, #52]	; 0x34
 8004e00:	4618      	mov	r0, r3
 8004e02:	f7fb fa35 	bl	8000270 <strlen>
 8004e06:	9009      	str	r0, [sp, #36]	; 0x24
 8004e08:	f1bb 0f00 	cmp.w	fp, #0
 8004e0c:	d005      	beq.n	8004e1a <_vfprintf_r+0x32>
 8004e0e:	f8db 3018 	ldr.w	r3, [fp, #24]
 8004e12:	b913      	cbnz	r3, 8004e1a <_vfprintf_r+0x32>
 8004e14:	4658      	mov	r0, fp
 8004e16:	f002 f853 	bl	8006ec0 <__sinit>
 8004e1a:	4b99      	ldr	r3, [pc, #612]	; (8005080 <_vfprintf_r+0x298>)
 8004e1c:	4598      	cmp	r8, r3
 8004e1e:	d137      	bne.n	8004e90 <_vfprintf_r+0xa8>
 8004e20:	f8db 8004 	ldr.w	r8, [fp, #4]
 8004e24:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8004e28:	07d8      	lsls	r0, r3, #31
 8004e2a:	d407      	bmi.n	8004e3c <_vfprintf_r+0x54>
 8004e2c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004e30:	0599      	lsls	r1, r3, #22
 8004e32:	d403      	bmi.n	8004e3c <_vfprintf_r+0x54>
 8004e34:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8004e38:	f002 fa02 	bl	8007240 <__retarget_lock_acquire_recursive>
 8004e3c:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8004e40:	049a      	lsls	r2, r3, #18
 8004e42:	d409      	bmi.n	8004e58 <_vfprintf_r+0x70>
 8004e44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004e48:	f8a8 300c 	strh.w	r3, [r8, #12]
 8004e4c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8004e50:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e54:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8004e58:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004e5c:	071e      	lsls	r6, r3, #28
 8004e5e:	d502      	bpl.n	8004e66 <_vfprintf_r+0x7e>
 8004e60:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8004e64:	bb03      	cbnz	r3, 8004ea8 <_vfprintf_r+0xc0>
 8004e66:	4641      	mov	r1, r8
 8004e68:	4658      	mov	r0, fp
 8004e6a:	f001 f839 	bl	8005ee0 <__swsetup_r>
 8004e6e:	b1d8      	cbz	r0, 8004ea8 <_vfprintf_r+0xc0>
 8004e70:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8004e74:	07dd      	lsls	r5, r3, #31
 8004e76:	d407      	bmi.n	8004e88 <_vfprintf_r+0xa0>
 8004e78:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004e7c:	059c      	lsls	r4, r3, #22
 8004e7e:	d403      	bmi.n	8004e88 <_vfprintf_r+0xa0>
 8004e80:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8004e84:	f002 f9dd 	bl	8007242 <__retarget_lock_release_recursive>
 8004e88:	f04f 33ff 	mov.w	r3, #4294967295
 8004e8c:	930a      	str	r3, [sp, #40]	; 0x28
 8004e8e:	e026      	b.n	8004ede <_vfprintf_r+0xf6>
 8004e90:	4b7c      	ldr	r3, [pc, #496]	; (8005084 <_vfprintf_r+0x29c>)
 8004e92:	4598      	cmp	r8, r3
 8004e94:	d102      	bne.n	8004e9c <_vfprintf_r+0xb4>
 8004e96:	f8db 8008 	ldr.w	r8, [fp, #8]
 8004e9a:	e7c3      	b.n	8004e24 <_vfprintf_r+0x3c>
 8004e9c:	4b7a      	ldr	r3, [pc, #488]	; (8005088 <_vfprintf_r+0x2a0>)
 8004e9e:	4598      	cmp	r8, r3
 8004ea0:	bf08      	it	eq
 8004ea2:	f8db 800c 	ldreq.w	r8, [fp, #12]
 8004ea6:	e7bd      	b.n	8004e24 <_vfprintf_r+0x3c>
 8004ea8:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8004eac:	f003 021a 	and.w	r2, r3, #26
 8004eb0:	2a0a      	cmp	r2, #10
 8004eb2:	d118      	bne.n	8004ee6 <_vfprintf_r+0xfe>
 8004eb4:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8004eb8:	2a00      	cmp	r2, #0
 8004eba:	db14      	blt.n	8004ee6 <_vfprintf_r+0xfe>
 8004ebc:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8004ec0:	07d0      	lsls	r0, r2, #31
 8004ec2:	d405      	bmi.n	8004ed0 <_vfprintf_r+0xe8>
 8004ec4:	0599      	lsls	r1, r3, #22
 8004ec6:	d403      	bmi.n	8004ed0 <_vfprintf_r+0xe8>
 8004ec8:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8004ecc:	f002 f9b9 	bl	8007242 <__retarget_lock_release_recursive>
 8004ed0:	4623      	mov	r3, r4
 8004ed2:	462a      	mov	r2, r5
 8004ed4:	4641      	mov	r1, r8
 8004ed6:	4658      	mov	r0, fp
 8004ed8:	f000 ffc2 	bl	8005e60 <__sbprintf>
 8004edc:	900a      	str	r0, [sp, #40]	; 0x28
 8004ede:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004ee0:	b03d      	add	sp, #244	; 0xf4
 8004ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee6:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8005078 <_vfprintf_r+0x290>
 8004eea:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004eee:	2300      	movs	r3, #0
 8004ef0:	ac2c      	add	r4, sp, #176	; 0xb0
 8004ef2:	941f      	str	r4, [sp, #124]	; 0x7c
 8004ef4:	9321      	str	r3, [sp, #132]	; 0x84
 8004ef6:	9320      	str	r3, [sp, #128]	; 0x80
 8004ef8:	9505      	str	r5, [sp, #20]
 8004efa:	9303      	str	r3, [sp, #12]
 8004efc:	9311      	str	r3, [sp, #68]	; 0x44
 8004efe:	9310      	str	r3, [sp, #64]	; 0x40
 8004f00:	930a      	str	r3, [sp, #40]	; 0x28
 8004f02:	9d05      	ldr	r5, [sp, #20]
 8004f04:	462b      	mov	r3, r5
 8004f06:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f0a:	b112      	cbz	r2, 8004f12 <_vfprintf_r+0x12a>
 8004f0c:	2a25      	cmp	r2, #37	; 0x25
 8004f0e:	f040 8083 	bne.w	8005018 <_vfprintf_r+0x230>
 8004f12:	9b05      	ldr	r3, [sp, #20]
 8004f14:	1aee      	subs	r6, r5, r3
 8004f16:	d00d      	beq.n	8004f34 <_vfprintf_r+0x14c>
 8004f18:	e884 0048 	stmia.w	r4, {r3, r6}
 8004f1c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f1e:	4433      	add	r3, r6
 8004f20:	9321      	str	r3, [sp, #132]	; 0x84
 8004f22:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f24:	3301      	adds	r3, #1
 8004f26:	2b07      	cmp	r3, #7
 8004f28:	9320      	str	r3, [sp, #128]	; 0x80
 8004f2a:	dc77      	bgt.n	800501c <_vfprintf_r+0x234>
 8004f2c:	3408      	adds	r4, #8
 8004f2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f30:	4433      	add	r3, r6
 8004f32:	930a      	str	r3, [sp, #40]	; 0x28
 8004f34:	782b      	ldrb	r3, [r5, #0]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 8739 	beq.w	8005dae <_vfprintf_r+0xfc6>
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	1c69      	adds	r1, r5, #1
 8004f40:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004f44:	461a      	mov	r2, r3
 8004f46:	f04f 3aff 	mov.w	sl, #4294967295
 8004f4a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004f4c:	461d      	mov	r5, r3
 8004f4e:	200a      	movs	r0, #10
 8004f50:	1c4e      	adds	r6, r1, #1
 8004f52:	7809      	ldrb	r1, [r1, #0]
 8004f54:	9605      	str	r6, [sp, #20]
 8004f56:	9102      	str	r1, [sp, #8]
 8004f58:	9902      	ldr	r1, [sp, #8]
 8004f5a:	3920      	subs	r1, #32
 8004f5c:	2958      	cmp	r1, #88	; 0x58
 8004f5e:	f200 841d 	bhi.w	800579c <_vfprintf_r+0x9b4>
 8004f62:	e8df f011 	tbh	[pc, r1, lsl #1]
 8004f66:	00b3      	.short	0x00b3
 8004f68:	041b041b 	.word	0x041b041b
 8004f6c:	041b00b8 	.word	0x041b00b8
 8004f70:	041b041b 	.word	0x041b041b
 8004f74:	041b041b 	.word	0x041b041b
 8004f78:	00bb041b 	.word	0x00bb041b
 8004f7c:	041b0065 	.word	0x041b0065
 8004f80:	00c700c4 	.word	0x00c700c4
 8004f84:	00e4041b 	.word	0x00e4041b
 8004f88:	00e700e7 	.word	0x00e700e7
 8004f8c:	00e700e7 	.word	0x00e700e7
 8004f90:	00e700e7 	.word	0x00e700e7
 8004f94:	00e700e7 	.word	0x00e700e7
 8004f98:	041b00e7 	.word	0x041b00e7
 8004f9c:	041b041b 	.word	0x041b041b
 8004fa0:	041b041b 	.word	0x041b041b
 8004fa4:	041b041b 	.word	0x041b041b
 8004fa8:	041b041b 	.word	0x041b041b
 8004fac:	011b041b 	.word	0x011b041b
 8004fb0:	041b0131 	.word	0x041b0131
 8004fb4:	041b0131 	.word	0x041b0131
 8004fb8:	041b041b 	.word	0x041b041b
 8004fbc:	00fa041b 	.word	0x00fa041b
 8004fc0:	041b041b 	.word	0x041b041b
 8004fc4:	041b0346 	.word	0x041b0346
 8004fc8:	041b041b 	.word	0x041b041b
 8004fcc:	041b041b 	.word	0x041b041b
 8004fd0:	041b03ad 	.word	0x041b03ad
 8004fd4:	0093041b 	.word	0x0093041b
 8004fd8:	041b041b 	.word	0x041b041b
 8004fdc:	041b041b 	.word	0x041b041b
 8004fe0:	041b041b 	.word	0x041b041b
 8004fe4:	041b041b 	.word	0x041b041b
 8004fe8:	041b041b 	.word	0x041b041b
 8004fec:	006b010d 	.word	0x006b010d
 8004ff0:	01310131 	.word	0x01310131
 8004ff4:	00fd0131 	.word	0x00fd0131
 8004ff8:	041b006b 	.word	0x041b006b
 8004ffc:	0100041b 	.word	0x0100041b
 8005000:	0328041b 	.word	0x0328041b
 8005004:	037c0348 	.word	0x037c0348
 8005008:	041b0107 	.word	0x041b0107
 800500c:	041b038d 	.word	0x041b038d
 8005010:	041b03af 	.word	0x041b03af
 8005014:	03c7041b 	.word	0x03c7041b
 8005018:	461d      	mov	r5, r3
 800501a:	e773      	b.n	8004f04 <_vfprintf_r+0x11c>
 800501c:	aa1f      	add	r2, sp, #124	; 0x7c
 800501e:	4641      	mov	r1, r8
 8005020:	4658      	mov	r0, fp
 8005022:	f002 fecc 	bl	8007dbe <__sprint_r>
 8005026:	2800      	cmp	r0, #0
 8005028:	f040 8699 	bne.w	8005d5e <_vfprintf_r+0xf76>
 800502c:	ac2c      	add	r4, sp, #176	; 0xb0
 800502e:	e77e      	b.n	8004f2e <_vfprintf_r+0x146>
 8005030:	2301      	movs	r3, #1
 8005032:	222b      	movs	r2, #43	; 0x2b
 8005034:	9905      	ldr	r1, [sp, #20]
 8005036:	e78b      	b.n	8004f50 <_vfprintf_r+0x168>
 8005038:	460f      	mov	r7, r1
 800503a:	e7fb      	b.n	8005034 <_vfprintf_r+0x24c>
 800503c:	b10b      	cbz	r3, 8005042 <_vfprintf_r+0x25a>
 800503e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005042:	06aa      	lsls	r2, r5, #26
 8005044:	f140 80b0 	bpl.w	80051a8 <_vfprintf_r+0x3c0>
 8005048:	3707      	adds	r7, #7
 800504a:	f027 0707 	bic.w	r7, r7, #7
 800504e:	f107 0308 	add.w	r3, r7, #8
 8005052:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005056:	9304      	str	r3, [sp, #16]
 8005058:	2e00      	cmp	r6, #0
 800505a:	f177 0300 	sbcs.w	r3, r7, #0
 800505e:	da06      	bge.n	800506e <_vfprintf_r+0x286>
 8005060:	4276      	negs	r6, r6
 8005062:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8005066:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800506a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800506e:	2301      	movs	r3, #1
 8005070:	e2d0      	b.n	8005614 <_vfprintf_r+0x82c>
 8005072:	bf00      	nop
 8005074:	f3af 8000 	nop.w
	...
 8005080:	080089c4 	.word	0x080089c4
 8005084:	080089e4 	.word	0x080089e4
 8005088:	080089a4 	.word	0x080089a4
 800508c:	b10b      	cbz	r3, 8005092 <_vfprintf_r+0x2aa>
 800508e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005092:	4ba2      	ldr	r3, [pc, #648]	; (800531c <_vfprintf_r+0x534>)
 8005094:	9311      	str	r3, [sp, #68]	; 0x44
 8005096:	06a9      	lsls	r1, r5, #26
 8005098:	f140 8331 	bpl.w	80056fe <_vfprintf_r+0x916>
 800509c:	3707      	adds	r7, #7
 800509e:	f027 0707 	bic.w	r7, r7, #7
 80050a2:	f107 0308 	add.w	r3, r7, #8
 80050a6:	e9d7 6700 	ldrd	r6, r7, [r7]
 80050aa:	9304      	str	r3, [sp, #16]
 80050ac:	07eb      	lsls	r3, r5, #31
 80050ae:	d50b      	bpl.n	80050c8 <_vfprintf_r+0x2e0>
 80050b0:	ea56 0307 	orrs.w	r3, r6, r7
 80050b4:	d008      	beq.n	80050c8 <_vfprintf_r+0x2e0>
 80050b6:	2330      	movs	r3, #48	; 0x30
 80050b8:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80050bc:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80050c0:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80050c4:	f045 0502 	orr.w	r5, r5, #2
 80050c8:	2302      	movs	r3, #2
 80050ca:	e2a0      	b.n	800560e <_vfprintf_r+0x826>
 80050cc:	2a00      	cmp	r2, #0
 80050ce:	d1b1      	bne.n	8005034 <_vfprintf_r+0x24c>
 80050d0:	2301      	movs	r3, #1
 80050d2:	2220      	movs	r2, #32
 80050d4:	e7ae      	b.n	8005034 <_vfprintf_r+0x24c>
 80050d6:	f045 0501 	orr.w	r5, r5, #1
 80050da:	e7ab      	b.n	8005034 <_vfprintf_r+0x24c>
 80050dc:	683e      	ldr	r6, [r7, #0]
 80050de:	960b      	str	r6, [sp, #44]	; 0x2c
 80050e0:	2e00      	cmp	r6, #0
 80050e2:	f107 0104 	add.w	r1, r7, #4
 80050e6:	daa7      	bge.n	8005038 <_vfprintf_r+0x250>
 80050e8:	4276      	negs	r6, r6
 80050ea:	960b      	str	r6, [sp, #44]	; 0x2c
 80050ec:	460f      	mov	r7, r1
 80050ee:	f045 0504 	orr.w	r5, r5, #4
 80050f2:	e79f      	b.n	8005034 <_vfprintf_r+0x24c>
 80050f4:	9905      	ldr	r1, [sp, #20]
 80050f6:	1c4e      	adds	r6, r1, #1
 80050f8:	7809      	ldrb	r1, [r1, #0]
 80050fa:	9102      	str	r1, [sp, #8]
 80050fc:	292a      	cmp	r1, #42	; 0x2a
 80050fe:	d010      	beq.n	8005122 <_vfprintf_r+0x33a>
 8005100:	f04f 0a00 	mov.w	sl, #0
 8005104:	9605      	str	r6, [sp, #20]
 8005106:	9902      	ldr	r1, [sp, #8]
 8005108:	3930      	subs	r1, #48	; 0x30
 800510a:	2909      	cmp	r1, #9
 800510c:	f63f af24 	bhi.w	8004f58 <_vfprintf_r+0x170>
 8005110:	fb00 1a0a 	mla	sl, r0, sl, r1
 8005114:	9905      	ldr	r1, [sp, #20]
 8005116:	460e      	mov	r6, r1
 8005118:	f816 1b01 	ldrb.w	r1, [r6], #1
 800511c:	9102      	str	r1, [sp, #8]
 800511e:	9605      	str	r6, [sp, #20]
 8005120:	e7f1      	b.n	8005106 <_vfprintf_r+0x31e>
 8005122:	6839      	ldr	r1, [r7, #0]
 8005124:	9605      	str	r6, [sp, #20]
 8005126:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 800512a:	3704      	adds	r7, #4
 800512c:	e782      	b.n	8005034 <_vfprintf_r+0x24c>
 800512e:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8005132:	e77f      	b.n	8005034 <_vfprintf_r+0x24c>
 8005134:	2100      	movs	r1, #0
 8005136:	910b      	str	r1, [sp, #44]	; 0x2c
 8005138:	9902      	ldr	r1, [sp, #8]
 800513a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800513c:	3930      	subs	r1, #48	; 0x30
 800513e:	fb00 1106 	mla	r1, r0, r6, r1
 8005142:	910b      	str	r1, [sp, #44]	; 0x2c
 8005144:	9905      	ldr	r1, [sp, #20]
 8005146:	460e      	mov	r6, r1
 8005148:	f816 1b01 	ldrb.w	r1, [r6], #1
 800514c:	9102      	str	r1, [sp, #8]
 800514e:	9902      	ldr	r1, [sp, #8]
 8005150:	9605      	str	r6, [sp, #20]
 8005152:	3930      	subs	r1, #48	; 0x30
 8005154:	2909      	cmp	r1, #9
 8005156:	d9ef      	bls.n	8005138 <_vfprintf_r+0x350>
 8005158:	e6fe      	b.n	8004f58 <_vfprintf_r+0x170>
 800515a:	f045 0508 	orr.w	r5, r5, #8
 800515e:	e769      	b.n	8005034 <_vfprintf_r+0x24c>
 8005160:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8005164:	e766      	b.n	8005034 <_vfprintf_r+0x24c>
 8005166:	9905      	ldr	r1, [sp, #20]
 8005168:	7809      	ldrb	r1, [r1, #0]
 800516a:	296c      	cmp	r1, #108	; 0x6c
 800516c:	d105      	bne.n	800517a <_vfprintf_r+0x392>
 800516e:	9905      	ldr	r1, [sp, #20]
 8005170:	3101      	adds	r1, #1
 8005172:	9105      	str	r1, [sp, #20]
 8005174:	f045 0520 	orr.w	r5, r5, #32
 8005178:	e75c      	b.n	8005034 <_vfprintf_r+0x24c>
 800517a:	f045 0510 	orr.w	r5, r5, #16
 800517e:	e759      	b.n	8005034 <_vfprintf_r+0x24c>
 8005180:	1d3b      	adds	r3, r7, #4
 8005182:	9304      	str	r3, [sp, #16]
 8005184:	2600      	movs	r6, #0
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800518c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005190:	f04f 0a01 	mov.w	sl, #1
 8005194:	9608      	str	r6, [sp, #32]
 8005196:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 800519a:	e11e      	b.n	80053da <_vfprintf_r+0x5f2>
 800519c:	b10b      	cbz	r3, 80051a2 <_vfprintf_r+0x3ba>
 800519e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80051a2:	f045 0510 	orr.w	r5, r5, #16
 80051a6:	e74c      	b.n	8005042 <_vfprintf_r+0x25a>
 80051a8:	f015 0f10 	tst.w	r5, #16
 80051ac:	f107 0304 	add.w	r3, r7, #4
 80051b0:	d003      	beq.n	80051ba <_vfprintf_r+0x3d2>
 80051b2:	683e      	ldr	r6, [r7, #0]
 80051b4:	9304      	str	r3, [sp, #16]
 80051b6:	17f7      	asrs	r7, r6, #31
 80051b8:	e74e      	b.n	8005058 <_vfprintf_r+0x270>
 80051ba:	683e      	ldr	r6, [r7, #0]
 80051bc:	9304      	str	r3, [sp, #16]
 80051be:	f015 0f40 	tst.w	r5, #64	; 0x40
 80051c2:	bf18      	it	ne
 80051c4:	b236      	sxthne	r6, r6
 80051c6:	e7f6      	b.n	80051b6 <_vfprintf_r+0x3ce>
 80051c8:	b10b      	cbz	r3, 80051ce <_vfprintf_r+0x3e6>
 80051ca:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80051ce:	3707      	adds	r7, #7
 80051d0:	f027 0707 	bic.w	r7, r7, #7
 80051d4:	f107 0308 	add.w	r3, r7, #8
 80051d8:	9304      	str	r3, [sp, #16]
 80051da:	ed97 7b00 	vldr	d7, [r7]
 80051de:	ed8d 7b06 	vstr	d7, [sp, #24]
 80051e2:	9b06      	ldr	r3, [sp, #24]
 80051e4:	9312      	str	r3, [sp, #72]	; 0x48
 80051e6:	9b07      	ldr	r3, [sp, #28]
 80051e8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80051ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80051ee:	f04f 32ff 	mov.w	r2, #4294967295
 80051f2:	4b4b      	ldr	r3, [pc, #300]	; (8005320 <_vfprintf_r+0x538>)
 80051f4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80051f8:	f7fb fc94 	bl	8000b24 <__aeabi_dcmpun>
 80051fc:	2800      	cmp	r0, #0
 80051fe:	f040 85e3 	bne.w	8005dc8 <_vfprintf_r+0xfe0>
 8005202:	f04f 32ff 	mov.w	r2, #4294967295
 8005206:	4b46      	ldr	r3, [pc, #280]	; (8005320 <_vfprintf_r+0x538>)
 8005208:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800520c:	f7fb fc6c 	bl	8000ae8 <__aeabi_dcmple>
 8005210:	2800      	cmp	r0, #0
 8005212:	f040 85d9 	bne.w	8005dc8 <_vfprintf_r+0xfe0>
 8005216:	2200      	movs	r2, #0
 8005218:	2300      	movs	r3, #0
 800521a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800521e:	f7fb fc59 	bl	8000ad4 <__aeabi_dcmplt>
 8005222:	b110      	cbz	r0, 800522a <_vfprintf_r+0x442>
 8005224:	232d      	movs	r3, #45	; 0x2d
 8005226:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800522a:	4b3e      	ldr	r3, [pc, #248]	; (8005324 <_vfprintf_r+0x53c>)
 800522c:	4a3e      	ldr	r2, [pc, #248]	; (8005328 <_vfprintf_r+0x540>)
 800522e:	9902      	ldr	r1, [sp, #8]
 8005230:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8005234:	2947      	cmp	r1, #71	; 0x47
 8005236:	bfcc      	ite	gt
 8005238:	4691      	movgt	r9, r2
 800523a:	4699      	movle	r9, r3
 800523c:	f04f 0a03 	mov.w	sl, #3
 8005240:	2600      	movs	r6, #0
 8005242:	9608      	str	r6, [sp, #32]
 8005244:	e0c9      	b.n	80053da <_vfprintf_r+0x5f2>
 8005246:	f1ba 3fff 	cmp.w	sl, #4294967295
 800524a:	d022      	beq.n	8005292 <_vfprintf_r+0x4aa>
 800524c:	9b02      	ldr	r3, [sp, #8]
 800524e:	f023 0320 	bic.w	r3, r3, #32
 8005252:	2b47      	cmp	r3, #71	; 0x47
 8005254:	d104      	bne.n	8005260 <_vfprintf_r+0x478>
 8005256:	f1ba 0f00 	cmp.w	sl, #0
 800525a:	bf08      	it	eq
 800525c:	f04f 0a01 	moveq.w	sl, #1
 8005260:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8005264:	9314      	str	r3, [sp, #80]	; 0x50
 8005266:	9b07      	ldr	r3, [sp, #28]
 8005268:	2b00      	cmp	r3, #0
 800526a:	da15      	bge.n	8005298 <_vfprintf_r+0x4b0>
 800526c:	9b06      	ldr	r3, [sp, #24]
 800526e:	930e      	str	r3, [sp, #56]	; 0x38
 8005270:	9b07      	ldr	r3, [sp, #28]
 8005272:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005276:	930f      	str	r3, [sp, #60]	; 0x3c
 8005278:	232d      	movs	r3, #45	; 0x2d
 800527a:	930c      	str	r3, [sp, #48]	; 0x30
 800527c:	9b02      	ldr	r3, [sp, #8]
 800527e:	f023 0720 	bic.w	r7, r3, #32
 8005282:	2f46      	cmp	r7, #70	; 0x46
 8005284:	d00e      	beq.n	80052a4 <_vfprintf_r+0x4bc>
 8005286:	2f45      	cmp	r7, #69	; 0x45
 8005288:	d146      	bne.n	8005318 <_vfprintf_r+0x530>
 800528a:	f10a 0601 	add.w	r6, sl, #1
 800528e:	2102      	movs	r1, #2
 8005290:	e00a      	b.n	80052a8 <_vfprintf_r+0x4c0>
 8005292:	f04f 0a06 	mov.w	sl, #6
 8005296:	e7e3      	b.n	8005260 <_vfprintf_r+0x478>
 8005298:	ed9d 7b06 	vldr	d7, [sp, #24]
 800529c:	2300      	movs	r3, #0
 800529e:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80052a2:	e7ea      	b.n	800527a <_vfprintf_r+0x492>
 80052a4:	4656      	mov	r6, sl
 80052a6:	2103      	movs	r1, #3
 80052a8:	ab1d      	add	r3, sp, #116	; 0x74
 80052aa:	9301      	str	r3, [sp, #4]
 80052ac:	ab1a      	add	r3, sp, #104	; 0x68
 80052ae:	9300      	str	r3, [sp, #0]
 80052b0:	4632      	mov	r2, r6
 80052b2:	ab19      	add	r3, sp, #100	; 0x64
 80052b4:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80052b8:	4658      	mov	r0, fp
 80052ba:	f000 ff0d 	bl	80060d8 <_dtoa_r>
 80052be:	2f47      	cmp	r7, #71	; 0x47
 80052c0:	4681      	mov	r9, r0
 80052c2:	d102      	bne.n	80052ca <_vfprintf_r+0x4e2>
 80052c4:	07eb      	lsls	r3, r5, #31
 80052c6:	f140 858c 	bpl.w	8005de2 <_vfprintf_r+0xffa>
 80052ca:	eb09 0306 	add.w	r3, r9, r6
 80052ce:	2f46      	cmp	r7, #70	; 0x46
 80052d0:	9303      	str	r3, [sp, #12]
 80052d2:	d111      	bne.n	80052f8 <_vfprintf_r+0x510>
 80052d4:	f899 3000 	ldrb.w	r3, [r9]
 80052d8:	2b30      	cmp	r3, #48	; 0x30
 80052da:	d109      	bne.n	80052f0 <_vfprintf_r+0x508>
 80052dc:	2200      	movs	r2, #0
 80052de:	2300      	movs	r3, #0
 80052e0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80052e4:	f7fb fbec 	bl	8000ac0 <__aeabi_dcmpeq>
 80052e8:	b910      	cbnz	r0, 80052f0 <_vfprintf_r+0x508>
 80052ea:	f1c6 0601 	rsb	r6, r6, #1
 80052ee:	9619      	str	r6, [sp, #100]	; 0x64
 80052f0:	9a03      	ldr	r2, [sp, #12]
 80052f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052f4:	441a      	add	r2, r3
 80052f6:	9203      	str	r2, [sp, #12]
 80052f8:	2200      	movs	r2, #0
 80052fa:	2300      	movs	r3, #0
 80052fc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005300:	f7fb fbde 	bl	8000ac0 <__aeabi_dcmpeq>
 8005304:	b990      	cbnz	r0, 800532c <_vfprintf_r+0x544>
 8005306:	2230      	movs	r2, #48	; 0x30
 8005308:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800530a:	9903      	ldr	r1, [sp, #12]
 800530c:	4299      	cmp	r1, r3
 800530e:	d90f      	bls.n	8005330 <_vfprintf_r+0x548>
 8005310:	1c59      	adds	r1, r3, #1
 8005312:	911d      	str	r1, [sp, #116]	; 0x74
 8005314:	701a      	strb	r2, [r3, #0]
 8005316:	e7f7      	b.n	8005308 <_vfprintf_r+0x520>
 8005318:	4656      	mov	r6, sl
 800531a:	e7b8      	b.n	800528e <_vfprintf_r+0x4a6>
 800531c:	08008950 	.word	0x08008950
 8005320:	7fefffff 	.word	0x7fefffff
 8005324:	08008940 	.word	0x08008940
 8005328:	08008944 	.word	0x08008944
 800532c:	9b03      	ldr	r3, [sp, #12]
 800532e:	931d      	str	r3, [sp, #116]	; 0x74
 8005330:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005332:	2f47      	cmp	r7, #71	; 0x47
 8005334:	eba3 0309 	sub.w	r3, r3, r9
 8005338:	9303      	str	r3, [sp, #12]
 800533a:	f040 80f8 	bne.w	800552e <_vfprintf_r+0x746>
 800533e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005340:	1cdf      	adds	r7, r3, #3
 8005342:	db02      	blt.n	800534a <_vfprintf_r+0x562>
 8005344:	459a      	cmp	sl, r3
 8005346:	f280 811f 	bge.w	8005588 <_vfprintf_r+0x7a0>
 800534a:	9b02      	ldr	r3, [sp, #8]
 800534c:	3b02      	subs	r3, #2
 800534e:	9302      	str	r3, [sp, #8]
 8005350:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005352:	f89d 1008 	ldrb.w	r1, [sp, #8]
 8005356:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 800535a:	1e53      	subs	r3, r2, #1
 800535c:	2b00      	cmp	r3, #0
 800535e:	9319      	str	r3, [sp, #100]	; 0x64
 8005360:	bfb6      	itet	lt
 8005362:	f1c2 0301 	rsblt	r3, r2, #1
 8005366:	222b      	movge	r2, #43	; 0x2b
 8005368:	222d      	movlt	r2, #45	; 0x2d
 800536a:	2b09      	cmp	r3, #9
 800536c:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8005370:	f340 80fa 	ble.w	8005568 <_vfprintf_r+0x780>
 8005374:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8005378:	260a      	movs	r6, #10
 800537a:	fb93 f0f6 	sdiv	r0, r3, r6
 800537e:	fb06 3310 	mls	r3, r6, r0, r3
 8005382:	3330      	adds	r3, #48	; 0x30
 8005384:	2809      	cmp	r0, #9
 8005386:	f802 3c01 	strb.w	r3, [r2, #-1]
 800538a:	f102 31ff 	add.w	r1, r2, #4294967295
 800538e:	4603      	mov	r3, r0
 8005390:	f300 80e3 	bgt.w	800555a <_vfprintf_r+0x772>
 8005394:	3330      	adds	r3, #48	; 0x30
 8005396:	f801 3c01 	strb.w	r3, [r1, #-1]
 800539a:	3a02      	subs	r2, #2
 800539c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80053a0:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80053a4:	4282      	cmp	r2, r0
 80053a6:	4619      	mov	r1, r3
 80053a8:	f0c0 80d9 	bcc.w	800555e <_vfprintf_r+0x776>
 80053ac:	9a03      	ldr	r2, [sp, #12]
 80053ae:	ab1b      	add	r3, sp, #108	; 0x6c
 80053b0:	1acb      	subs	r3, r1, r3
 80053b2:	2a01      	cmp	r2, #1
 80053b4:	9310      	str	r3, [sp, #64]	; 0x40
 80053b6:	eb03 0a02 	add.w	sl, r3, r2
 80053ba:	dc03      	bgt.n	80053c4 <_vfprintf_r+0x5dc>
 80053bc:	f015 0301 	ands.w	r3, r5, #1
 80053c0:	9308      	str	r3, [sp, #32]
 80053c2:	d003      	beq.n	80053cc <_vfprintf_r+0x5e4>
 80053c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053c6:	449a      	add	sl, r3
 80053c8:	2300      	movs	r3, #0
 80053ca:	9308      	str	r3, [sp, #32]
 80053cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053ce:	b113      	cbz	r3, 80053d6 <_vfprintf_r+0x5ee>
 80053d0:	232d      	movs	r3, #45	; 0x2d
 80053d2:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80053d6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80053d8:	2600      	movs	r6, #0
 80053da:	4556      	cmp	r6, sl
 80053dc:	4633      	mov	r3, r6
 80053de:	bfb8      	it	lt
 80053e0:	4653      	movlt	r3, sl
 80053e2:	930c      	str	r3, [sp, #48]	; 0x30
 80053e4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80053e8:	b113      	cbz	r3, 80053f0 <_vfprintf_r+0x608>
 80053ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80053ec:	3301      	adds	r3, #1
 80053ee:	930c      	str	r3, [sp, #48]	; 0x30
 80053f0:	f015 0302 	ands.w	r3, r5, #2
 80053f4:	9314      	str	r3, [sp, #80]	; 0x50
 80053f6:	bf1e      	ittt	ne
 80053f8:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 80053fa:	3302      	addne	r3, #2
 80053fc:	930c      	strne	r3, [sp, #48]	; 0x30
 80053fe:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8005402:	9315      	str	r3, [sp, #84]	; 0x54
 8005404:	d114      	bne.n	8005430 <_vfprintf_r+0x648>
 8005406:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005408:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800540a:	1a9f      	subs	r7, r3, r2
 800540c:	2f00      	cmp	r7, #0
 800540e:	dd0f      	ble.n	8005430 <_vfprintf_r+0x648>
 8005410:	4ba8      	ldr	r3, [pc, #672]	; (80056b4 <_vfprintf_r+0x8cc>)
 8005412:	6023      	str	r3, [r4, #0]
 8005414:	2f10      	cmp	r7, #16
 8005416:	f300 81d3 	bgt.w	80057c0 <_vfprintf_r+0x9d8>
 800541a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800541c:	6067      	str	r7, [r4, #4]
 800541e:	441f      	add	r7, r3
 8005420:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005422:	9721      	str	r7, [sp, #132]	; 0x84
 8005424:	3301      	adds	r3, #1
 8005426:	2b07      	cmp	r3, #7
 8005428:	9320      	str	r3, [sp, #128]	; 0x80
 800542a:	f300 81e0 	bgt.w	80057ee <_vfprintf_r+0xa06>
 800542e:	3408      	adds	r4, #8
 8005430:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8005434:	b173      	cbz	r3, 8005454 <_vfprintf_r+0x66c>
 8005436:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 800543a:	6023      	str	r3, [r4, #0]
 800543c:	2301      	movs	r3, #1
 800543e:	6063      	str	r3, [r4, #4]
 8005440:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005442:	3301      	adds	r3, #1
 8005444:	9321      	str	r3, [sp, #132]	; 0x84
 8005446:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005448:	3301      	adds	r3, #1
 800544a:	2b07      	cmp	r3, #7
 800544c:	9320      	str	r3, [sp, #128]	; 0x80
 800544e:	f300 81d8 	bgt.w	8005802 <_vfprintf_r+0xa1a>
 8005452:	3408      	adds	r4, #8
 8005454:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005456:	b16b      	cbz	r3, 8005474 <_vfprintf_r+0x68c>
 8005458:	ab18      	add	r3, sp, #96	; 0x60
 800545a:	6023      	str	r3, [r4, #0]
 800545c:	2302      	movs	r3, #2
 800545e:	6063      	str	r3, [r4, #4]
 8005460:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005462:	3302      	adds	r3, #2
 8005464:	9321      	str	r3, [sp, #132]	; 0x84
 8005466:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005468:	3301      	adds	r3, #1
 800546a:	2b07      	cmp	r3, #7
 800546c:	9320      	str	r3, [sp, #128]	; 0x80
 800546e:	f300 81d2 	bgt.w	8005816 <_vfprintf_r+0xa2e>
 8005472:	3408      	adds	r4, #8
 8005474:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005476:	2b80      	cmp	r3, #128	; 0x80
 8005478:	d114      	bne.n	80054a4 <_vfprintf_r+0x6bc>
 800547a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800547c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800547e:	1a9f      	subs	r7, r3, r2
 8005480:	2f00      	cmp	r7, #0
 8005482:	dd0f      	ble.n	80054a4 <_vfprintf_r+0x6bc>
 8005484:	4b8c      	ldr	r3, [pc, #560]	; (80056b8 <_vfprintf_r+0x8d0>)
 8005486:	6023      	str	r3, [r4, #0]
 8005488:	2f10      	cmp	r7, #16
 800548a:	f300 81ce 	bgt.w	800582a <_vfprintf_r+0xa42>
 800548e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005490:	6067      	str	r7, [r4, #4]
 8005492:	441f      	add	r7, r3
 8005494:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005496:	9721      	str	r7, [sp, #132]	; 0x84
 8005498:	3301      	adds	r3, #1
 800549a:	2b07      	cmp	r3, #7
 800549c:	9320      	str	r3, [sp, #128]	; 0x80
 800549e:	f300 81dd 	bgt.w	800585c <_vfprintf_r+0xa74>
 80054a2:	3408      	adds	r4, #8
 80054a4:	eba6 060a 	sub.w	r6, r6, sl
 80054a8:	2e00      	cmp	r6, #0
 80054aa:	dd0f      	ble.n	80054cc <_vfprintf_r+0x6e4>
 80054ac:	4f82      	ldr	r7, [pc, #520]	; (80056b8 <_vfprintf_r+0x8d0>)
 80054ae:	6027      	str	r7, [r4, #0]
 80054b0:	2e10      	cmp	r6, #16
 80054b2:	f300 81dd 	bgt.w	8005870 <_vfprintf_r+0xa88>
 80054b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80054b8:	9821      	ldr	r0, [sp, #132]	; 0x84
 80054ba:	6066      	str	r6, [r4, #4]
 80054bc:	3301      	adds	r3, #1
 80054be:	4406      	add	r6, r0
 80054c0:	2b07      	cmp	r3, #7
 80054c2:	9621      	str	r6, [sp, #132]	; 0x84
 80054c4:	9320      	str	r3, [sp, #128]	; 0x80
 80054c6:	f300 81ea 	bgt.w	800589e <_vfprintf_r+0xab6>
 80054ca:	3408      	adds	r4, #8
 80054cc:	05e9      	lsls	r1, r5, #23
 80054ce:	f100 81f0 	bmi.w	80058b2 <_vfprintf_r+0xaca>
 80054d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054d4:	e884 0600 	stmia.w	r4, {r9, sl}
 80054d8:	4453      	add	r3, sl
 80054da:	9321      	str	r3, [sp, #132]	; 0x84
 80054dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80054de:	3301      	adds	r3, #1
 80054e0:	2b07      	cmp	r3, #7
 80054e2:	9320      	str	r3, [sp, #128]	; 0x80
 80054e4:	f340 841b 	ble.w	8005d1e <_vfprintf_r+0xf36>
 80054e8:	aa1f      	add	r2, sp, #124	; 0x7c
 80054ea:	4641      	mov	r1, r8
 80054ec:	4658      	mov	r0, fp
 80054ee:	f002 fc66 	bl	8007dbe <__sprint_r>
 80054f2:	2800      	cmp	r0, #0
 80054f4:	f040 8433 	bne.w	8005d5e <_vfprintf_r+0xf76>
 80054f8:	ac2c      	add	r4, sp, #176	; 0xb0
 80054fa:	0768      	lsls	r0, r5, #29
 80054fc:	f100 8412 	bmi.w	8005d24 <_vfprintf_r+0xf3c>
 8005500:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005502:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005504:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005506:	428a      	cmp	r2, r1
 8005508:	bfac      	ite	ge
 800550a:	189b      	addge	r3, r3, r2
 800550c:	185b      	addlt	r3, r3, r1
 800550e:	930a      	str	r3, [sp, #40]	; 0x28
 8005510:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005512:	b13b      	cbz	r3, 8005524 <_vfprintf_r+0x73c>
 8005514:	aa1f      	add	r2, sp, #124	; 0x7c
 8005516:	4641      	mov	r1, r8
 8005518:	4658      	mov	r0, fp
 800551a:	f002 fc50 	bl	8007dbe <__sprint_r>
 800551e:	2800      	cmp	r0, #0
 8005520:	f040 841d 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005524:	2300      	movs	r3, #0
 8005526:	9320      	str	r3, [sp, #128]	; 0x80
 8005528:	9f04      	ldr	r7, [sp, #16]
 800552a:	ac2c      	add	r4, sp, #176	; 0xb0
 800552c:	e4e9      	b.n	8004f02 <_vfprintf_r+0x11a>
 800552e:	9b02      	ldr	r3, [sp, #8]
 8005530:	2b65      	cmp	r3, #101	; 0x65
 8005532:	f77f af0d 	ble.w	8005350 <_vfprintf_r+0x568>
 8005536:	9b02      	ldr	r3, [sp, #8]
 8005538:	2b66      	cmp	r3, #102	; 0x66
 800553a:	d125      	bne.n	8005588 <_vfprintf_r+0x7a0>
 800553c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800553e:	2b00      	cmp	r3, #0
 8005540:	dd1a      	ble.n	8005578 <_vfprintf_r+0x790>
 8005542:	f1ba 0f00 	cmp.w	sl, #0
 8005546:	d101      	bne.n	800554c <_vfprintf_r+0x764>
 8005548:	07ee      	lsls	r6, r5, #31
 800554a:	d502      	bpl.n	8005552 <_vfprintf_r+0x76a>
 800554c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800554e:	4413      	add	r3, r2
 8005550:	4453      	add	r3, sl
 8005552:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005554:	9208      	str	r2, [sp, #32]
 8005556:	469a      	mov	sl, r3
 8005558:	e738      	b.n	80053cc <_vfprintf_r+0x5e4>
 800555a:	460a      	mov	r2, r1
 800555c:	e70d      	b.n	800537a <_vfprintf_r+0x592>
 800555e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005562:	f803 1b01 	strb.w	r1, [r3], #1
 8005566:	e71d      	b.n	80053a4 <_vfprintf_r+0x5bc>
 8005568:	2230      	movs	r2, #48	; 0x30
 800556a:	4413      	add	r3, r2
 800556c:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8005570:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8005574:	a91c      	add	r1, sp, #112	; 0x70
 8005576:	e719      	b.n	80053ac <_vfprintf_r+0x5c4>
 8005578:	f1ba 0f00 	cmp.w	sl, #0
 800557c:	d101      	bne.n	8005582 <_vfprintf_r+0x79a>
 800557e:	07ed      	lsls	r5, r5, #31
 8005580:	d515      	bpl.n	80055ae <_vfprintf_r+0x7c6>
 8005582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005584:	3301      	adds	r3, #1
 8005586:	e7e3      	b.n	8005550 <_vfprintf_r+0x768>
 8005588:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800558a:	9b03      	ldr	r3, [sp, #12]
 800558c:	429a      	cmp	r2, r3
 800558e:	db06      	blt.n	800559e <_vfprintf_r+0x7b6>
 8005590:	07e8      	lsls	r0, r5, #31
 8005592:	d50e      	bpl.n	80055b2 <_vfprintf_r+0x7ca>
 8005594:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005596:	4413      	add	r3, r2
 8005598:	2267      	movs	r2, #103	; 0x67
 800559a:	9202      	str	r2, [sp, #8]
 800559c:	e7d9      	b.n	8005552 <_vfprintf_r+0x76a>
 800559e:	9b03      	ldr	r3, [sp, #12]
 80055a0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80055a2:	2a00      	cmp	r2, #0
 80055a4:	440b      	add	r3, r1
 80055a6:	dcf7      	bgt.n	8005598 <_vfprintf_r+0x7b0>
 80055a8:	f1c2 0201 	rsb	r2, r2, #1
 80055ac:	e7f3      	b.n	8005596 <_vfprintf_r+0x7ae>
 80055ae:	2301      	movs	r3, #1
 80055b0:	e7cf      	b.n	8005552 <_vfprintf_r+0x76a>
 80055b2:	4613      	mov	r3, r2
 80055b4:	e7f0      	b.n	8005598 <_vfprintf_r+0x7b0>
 80055b6:	b10b      	cbz	r3, 80055bc <_vfprintf_r+0x7d4>
 80055b8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80055bc:	f015 0f20 	tst.w	r5, #32
 80055c0:	f107 0304 	add.w	r3, r7, #4
 80055c4:	d008      	beq.n	80055d8 <_vfprintf_r+0x7f0>
 80055c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80055c8:	683a      	ldr	r2, [r7, #0]
 80055ca:	17ce      	asrs	r6, r1, #31
 80055cc:	4608      	mov	r0, r1
 80055ce:	4631      	mov	r1, r6
 80055d0:	e9c2 0100 	strd	r0, r1, [r2]
 80055d4:	461f      	mov	r7, r3
 80055d6:	e494      	b.n	8004f02 <_vfprintf_r+0x11a>
 80055d8:	06e9      	lsls	r1, r5, #27
 80055da:	d503      	bpl.n	80055e4 <_vfprintf_r+0x7fc>
 80055dc:	683a      	ldr	r2, [r7, #0]
 80055de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80055e0:	6011      	str	r1, [r2, #0]
 80055e2:	e7f7      	b.n	80055d4 <_vfprintf_r+0x7ec>
 80055e4:	066a      	lsls	r2, r5, #25
 80055e6:	d5f9      	bpl.n	80055dc <_vfprintf_r+0x7f4>
 80055e8:	683a      	ldr	r2, [r7, #0]
 80055ea:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 80055ee:	8011      	strh	r1, [r2, #0]
 80055f0:	e7f0      	b.n	80055d4 <_vfprintf_r+0x7ec>
 80055f2:	f045 0510 	orr.w	r5, r5, #16
 80055f6:	f015 0320 	ands.w	r3, r5, #32
 80055fa:	d022      	beq.n	8005642 <_vfprintf_r+0x85a>
 80055fc:	3707      	adds	r7, #7
 80055fe:	f027 0707 	bic.w	r7, r7, #7
 8005602:	f107 0308 	add.w	r3, r7, #8
 8005606:	e9d7 6700 	ldrd	r6, r7, [r7]
 800560a:	9304      	str	r3, [sp, #16]
 800560c:	2300      	movs	r3, #0
 800560e:	2200      	movs	r2, #0
 8005610:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005614:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005618:	f000 83e8 	beq.w	8005dec <_vfprintf_r+0x1004>
 800561c:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8005620:	9208      	str	r2, [sp, #32]
 8005622:	ea56 0207 	orrs.w	r2, r6, r7
 8005626:	f040 83e6 	bne.w	8005df6 <_vfprintf_r+0x100e>
 800562a:	f1ba 0f00 	cmp.w	sl, #0
 800562e:	f000 80a9 	beq.w	8005784 <_vfprintf_r+0x99c>
 8005632:	2b01      	cmp	r3, #1
 8005634:	d075      	beq.n	8005722 <_vfprintf_r+0x93a>
 8005636:	2b02      	cmp	r3, #2
 8005638:	f000 8090 	beq.w	800575c <_vfprintf_r+0x974>
 800563c:	2600      	movs	r6, #0
 800563e:	2700      	movs	r7, #0
 8005640:	e3df      	b.n	8005e02 <_vfprintf_r+0x101a>
 8005642:	1d3a      	adds	r2, r7, #4
 8005644:	f015 0110 	ands.w	r1, r5, #16
 8005648:	9204      	str	r2, [sp, #16]
 800564a:	d002      	beq.n	8005652 <_vfprintf_r+0x86a>
 800564c:	683e      	ldr	r6, [r7, #0]
 800564e:	2700      	movs	r7, #0
 8005650:	e7dd      	b.n	800560e <_vfprintf_r+0x826>
 8005652:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8005656:	d0f9      	beq.n	800564c <_vfprintf_r+0x864>
 8005658:	883e      	ldrh	r6, [r7, #0]
 800565a:	2700      	movs	r7, #0
 800565c:	e7d6      	b.n	800560c <_vfprintf_r+0x824>
 800565e:	1d3b      	adds	r3, r7, #4
 8005660:	9304      	str	r3, [sp, #16]
 8005662:	2330      	movs	r3, #48	; 0x30
 8005664:	2278      	movs	r2, #120	; 0x78
 8005666:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800566a:	4b14      	ldr	r3, [pc, #80]	; (80056bc <_vfprintf_r+0x8d4>)
 800566c:	683e      	ldr	r6, [r7, #0]
 800566e:	9311      	str	r3, [sp, #68]	; 0x44
 8005670:	2700      	movs	r7, #0
 8005672:	f045 0502 	orr.w	r5, r5, #2
 8005676:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 800567a:	2302      	movs	r3, #2
 800567c:	9202      	str	r2, [sp, #8]
 800567e:	e7c6      	b.n	800560e <_vfprintf_r+0x826>
 8005680:	1d3b      	adds	r3, r7, #4
 8005682:	2600      	movs	r6, #0
 8005684:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005688:	9304      	str	r3, [sp, #16]
 800568a:	f8d7 9000 	ldr.w	r9, [r7]
 800568e:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005692:	d00a      	beq.n	80056aa <_vfprintf_r+0x8c2>
 8005694:	4652      	mov	r2, sl
 8005696:	4631      	mov	r1, r6
 8005698:	4648      	mov	r0, r9
 800569a:	f7fa fd99 	bl	80001d0 <memchr>
 800569e:	2800      	cmp	r0, #0
 80056a0:	f000 808c 	beq.w	80057bc <_vfprintf_r+0x9d4>
 80056a4:	eba0 0a09 	sub.w	sl, r0, r9
 80056a8:	e5cb      	b.n	8005242 <_vfprintf_r+0x45a>
 80056aa:	4648      	mov	r0, r9
 80056ac:	f7fa fde0 	bl	8000270 <strlen>
 80056b0:	4682      	mov	sl, r0
 80056b2:	e5c6      	b.n	8005242 <_vfprintf_r+0x45a>
 80056b4:	08008974 	.word	0x08008974
 80056b8:	08008984 	.word	0x08008984
 80056bc:	08008961 	.word	0x08008961
 80056c0:	f045 0510 	orr.w	r5, r5, #16
 80056c4:	06ae      	lsls	r6, r5, #26
 80056c6:	d509      	bpl.n	80056dc <_vfprintf_r+0x8f4>
 80056c8:	3707      	adds	r7, #7
 80056ca:	f027 0707 	bic.w	r7, r7, #7
 80056ce:	f107 0308 	add.w	r3, r7, #8
 80056d2:	e9d7 6700 	ldrd	r6, r7, [r7]
 80056d6:	9304      	str	r3, [sp, #16]
 80056d8:	2301      	movs	r3, #1
 80056da:	e798      	b.n	800560e <_vfprintf_r+0x826>
 80056dc:	1d3b      	adds	r3, r7, #4
 80056de:	f015 0f10 	tst.w	r5, #16
 80056e2:	9304      	str	r3, [sp, #16]
 80056e4:	d001      	beq.n	80056ea <_vfprintf_r+0x902>
 80056e6:	683e      	ldr	r6, [r7, #0]
 80056e8:	e002      	b.n	80056f0 <_vfprintf_r+0x908>
 80056ea:	0668      	lsls	r0, r5, #25
 80056ec:	d5fb      	bpl.n	80056e6 <_vfprintf_r+0x8fe>
 80056ee:	883e      	ldrh	r6, [r7, #0]
 80056f0:	2700      	movs	r7, #0
 80056f2:	e7f1      	b.n	80056d8 <_vfprintf_r+0x8f0>
 80056f4:	b10b      	cbz	r3, 80056fa <_vfprintf_r+0x912>
 80056f6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80056fa:	4ba2      	ldr	r3, [pc, #648]	; (8005984 <_vfprintf_r+0xb9c>)
 80056fc:	e4ca      	b.n	8005094 <_vfprintf_r+0x2ac>
 80056fe:	1d3b      	adds	r3, r7, #4
 8005700:	f015 0f10 	tst.w	r5, #16
 8005704:	9304      	str	r3, [sp, #16]
 8005706:	d001      	beq.n	800570c <_vfprintf_r+0x924>
 8005708:	683e      	ldr	r6, [r7, #0]
 800570a:	e002      	b.n	8005712 <_vfprintf_r+0x92a>
 800570c:	066a      	lsls	r2, r5, #25
 800570e:	d5fb      	bpl.n	8005708 <_vfprintf_r+0x920>
 8005710:	883e      	ldrh	r6, [r7, #0]
 8005712:	2700      	movs	r7, #0
 8005714:	e4ca      	b.n	80050ac <_vfprintf_r+0x2c4>
 8005716:	464b      	mov	r3, r9
 8005718:	e374      	b.n	8005e04 <_vfprintf_r+0x101c>
 800571a:	2f00      	cmp	r7, #0
 800571c:	bf08      	it	eq
 800571e:	2e0a      	cmpeq	r6, #10
 8005720:	d205      	bcs.n	800572e <_vfprintf_r+0x946>
 8005722:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8005726:	3630      	adds	r6, #48	; 0x30
 8005728:	f809 6d41 	strb.w	r6, [r9, #-65]!
 800572c:	e385      	b.n	8005e3a <_vfprintf_r+0x1052>
 800572e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8005732:	4630      	mov	r0, r6
 8005734:	4639      	mov	r1, r7
 8005736:	220a      	movs	r2, #10
 8005738:	2300      	movs	r3, #0
 800573a:	f7fb fa31 	bl	8000ba0 <__aeabi_uldivmod>
 800573e:	3230      	adds	r2, #48	; 0x30
 8005740:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8005744:	2300      	movs	r3, #0
 8005746:	4630      	mov	r0, r6
 8005748:	4639      	mov	r1, r7
 800574a:	220a      	movs	r2, #10
 800574c:	f7fb fa28 	bl	8000ba0 <__aeabi_uldivmod>
 8005750:	4606      	mov	r6, r0
 8005752:	460f      	mov	r7, r1
 8005754:	ea56 0307 	orrs.w	r3, r6, r7
 8005758:	d1eb      	bne.n	8005732 <_vfprintf_r+0x94a>
 800575a:	e36e      	b.n	8005e3a <_vfprintf_r+0x1052>
 800575c:	2600      	movs	r6, #0
 800575e:	2700      	movs	r7, #0
 8005760:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8005764:	f006 030f 	and.w	r3, r6, #15
 8005768:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800576a:	5cd3      	ldrb	r3, [r2, r3]
 800576c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005770:	0933      	lsrs	r3, r6, #4
 8005772:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8005776:	093a      	lsrs	r2, r7, #4
 8005778:	461e      	mov	r6, r3
 800577a:	4617      	mov	r7, r2
 800577c:	ea56 0307 	orrs.w	r3, r6, r7
 8005780:	d1f0      	bne.n	8005764 <_vfprintf_r+0x97c>
 8005782:	e35a      	b.n	8005e3a <_vfprintf_r+0x1052>
 8005784:	b93b      	cbnz	r3, 8005796 <_vfprintf_r+0x9ae>
 8005786:	07e8      	lsls	r0, r5, #31
 8005788:	d505      	bpl.n	8005796 <_vfprintf_r+0x9ae>
 800578a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 800578e:	2330      	movs	r3, #48	; 0x30
 8005790:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8005794:	e351      	b.n	8005e3a <_vfprintf_r+0x1052>
 8005796:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 800579a:	e34e      	b.n	8005e3a <_vfprintf_r+0x1052>
 800579c:	b10b      	cbz	r3, 80057a2 <_vfprintf_r+0x9ba>
 800579e:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80057a2:	9b02      	ldr	r3, [sp, #8]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	f000 8302 	beq.w	8005dae <_vfprintf_r+0xfc6>
 80057aa:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80057ae:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80057b2:	2600      	movs	r6, #0
 80057b4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80057b8:	9704      	str	r7, [sp, #16]
 80057ba:	e4e9      	b.n	8005190 <_vfprintf_r+0x3a8>
 80057bc:	4606      	mov	r6, r0
 80057be:	e540      	b.n	8005242 <_vfprintf_r+0x45a>
 80057c0:	2310      	movs	r3, #16
 80057c2:	6063      	str	r3, [r4, #4]
 80057c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80057c6:	3310      	adds	r3, #16
 80057c8:	9321      	str	r3, [sp, #132]	; 0x84
 80057ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80057cc:	3301      	adds	r3, #1
 80057ce:	2b07      	cmp	r3, #7
 80057d0:	9320      	str	r3, [sp, #128]	; 0x80
 80057d2:	dc02      	bgt.n	80057da <_vfprintf_r+0x9f2>
 80057d4:	3408      	adds	r4, #8
 80057d6:	3f10      	subs	r7, #16
 80057d8:	e61a      	b.n	8005410 <_vfprintf_r+0x628>
 80057da:	aa1f      	add	r2, sp, #124	; 0x7c
 80057dc:	4641      	mov	r1, r8
 80057de:	4658      	mov	r0, fp
 80057e0:	f002 faed 	bl	8007dbe <__sprint_r>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	f040 82ba 	bne.w	8005d5e <_vfprintf_r+0xf76>
 80057ea:	ac2c      	add	r4, sp, #176	; 0xb0
 80057ec:	e7f3      	b.n	80057d6 <_vfprintf_r+0x9ee>
 80057ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80057f0:	4641      	mov	r1, r8
 80057f2:	4658      	mov	r0, fp
 80057f4:	f002 fae3 	bl	8007dbe <__sprint_r>
 80057f8:	2800      	cmp	r0, #0
 80057fa:	f040 82b0 	bne.w	8005d5e <_vfprintf_r+0xf76>
 80057fe:	ac2c      	add	r4, sp, #176	; 0xb0
 8005800:	e616      	b.n	8005430 <_vfprintf_r+0x648>
 8005802:	aa1f      	add	r2, sp, #124	; 0x7c
 8005804:	4641      	mov	r1, r8
 8005806:	4658      	mov	r0, fp
 8005808:	f002 fad9 	bl	8007dbe <__sprint_r>
 800580c:	2800      	cmp	r0, #0
 800580e:	f040 82a6 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005812:	ac2c      	add	r4, sp, #176	; 0xb0
 8005814:	e61e      	b.n	8005454 <_vfprintf_r+0x66c>
 8005816:	aa1f      	add	r2, sp, #124	; 0x7c
 8005818:	4641      	mov	r1, r8
 800581a:	4658      	mov	r0, fp
 800581c:	f002 facf 	bl	8007dbe <__sprint_r>
 8005820:	2800      	cmp	r0, #0
 8005822:	f040 829c 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005826:	ac2c      	add	r4, sp, #176	; 0xb0
 8005828:	e624      	b.n	8005474 <_vfprintf_r+0x68c>
 800582a:	2210      	movs	r2, #16
 800582c:	6062      	str	r2, [r4, #4]
 800582e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005830:	3210      	adds	r2, #16
 8005832:	9221      	str	r2, [sp, #132]	; 0x84
 8005834:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005836:	3201      	adds	r2, #1
 8005838:	2a07      	cmp	r2, #7
 800583a:	9220      	str	r2, [sp, #128]	; 0x80
 800583c:	dc02      	bgt.n	8005844 <_vfprintf_r+0xa5c>
 800583e:	3408      	adds	r4, #8
 8005840:	3f10      	subs	r7, #16
 8005842:	e620      	b.n	8005486 <_vfprintf_r+0x69e>
 8005844:	aa1f      	add	r2, sp, #124	; 0x7c
 8005846:	4641      	mov	r1, r8
 8005848:	4658      	mov	r0, fp
 800584a:	9314      	str	r3, [sp, #80]	; 0x50
 800584c:	f002 fab7 	bl	8007dbe <__sprint_r>
 8005850:	2800      	cmp	r0, #0
 8005852:	f040 8284 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005856:	ac2c      	add	r4, sp, #176	; 0xb0
 8005858:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800585a:	e7f1      	b.n	8005840 <_vfprintf_r+0xa58>
 800585c:	aa1f      	add	r2, sp, #124	; 0x7c
 800585e:	4641      	mov	r1, r8
 8005860:	4658      	mov	r0, fp
 8005862:	f002 faac 	bl	8007dbe <__sprint_r>
 8005866:	2800      	cmp	r0, #0
 8005868:	f040 8279 	bne.w	8005d5e <_vfprintf_r+0xf76>
 800586c:	ac2c      	add	r4, sp, #176	; 0xb0
 800586e:	e619      	b.n	80054a4 <_vfprintf_r+0x6bc>
 8005870:	2310      	movs	r3, #16
 8005872:	6063      	str	r3, [r4, #4]
 8005874:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005876:	3310      	adds	r3, #16
 8005878:	9321      	str	r3, [sp, #132]	; 0x84
 800587a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800587c:	3301      	adds	r3, #1
 800587e:	2b07      	cmp	r3, #7
 8005880:	9320      	str	r3, [sp, #128]	; 0x80
 8005882:	dc02      	bgt.n	800588a <_vfprintf_r+0xaa2>
 8005884:	3408      	adds	r4, #8
 8005886:	3e10      	subs	r6, #16
 8005888:	e611      	b.n	80054ae <_vfprintf_r+0x6c6>
 800588a:	aa1f      	add	r2, sp, #124	; 0x7c
 800588c:	4641      	mov	r1, r8
 800588e:	4658      	mov	r0, fp
 8005890:	f002 fa95 	bl	8007dbe <__sprint_r>
 8005894:	2800      	cmp	r0, #0
 8005896:	f040 8262 	bne.w	8005d5e <_vfprintf_r+0xf76>
 800589a:	ac2c      	add	r4, sp, #176	; 0xb0
 800589c:	e7f3      	b.n	8005886 <_vfprintf_r+0xa9e>
 800589e:	aa1f      	add	r2, sp, #124	; 0x7c
 80058a0:	4641      	mov	r1, r8
 80058a2:	4658      	mov	r0, fp
 80058a4:	f002 fa8b 	bl	8007dbe <__sprint_r>
 80058a8:	2800      	cmp	r0, #0
 80058aa:	f040 8258 	bne.w	8005d5e <_vfprintf_r+0xf76>
 80058ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80058b0:	e60c      	b.n	80054cc <_vfprintf_r+0x6e4>
 80058b2:	9b02      	ldr	r3, [sp, #8]
 80058b4:	2b65      	cmp	r3, #101	; 0x65
 80058b6:	f340 81ad 	ble.w	8005c14 <_vfprintf_r+0xe2c>
 80058ba:	2200      	movs	r2, #0
 80058bc:	2300      	movs	r3, #0
 80058be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80058c2:	f7fb f8fd 	bl	8000ac0 <__aeabi_dcmpeq>
 80058c6:	2800      	cmp	r0, #0
 80058c8:	d062      	beq.n	8005990 <_vfprintf_r+0xba8>
 80058ca:	4b2f      	ldr	r3, [pc, #188]	; (8005988 <_vfprintf_r+0xba0>)
 80058cc:	6023      	str	r3, [r4, #0]
 80058ce:	2301      	movs	r3, #1
 80058d0:	6063      	str	r3, [r4, #4]
 80058d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058d4:	3301      	adds	r3, #1
 80058d6:	9321      	str	r3, [sp, #132]	; 0x84
 80058d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80058da:	3301      	adds	r3, #1
 80058dc:	2b07      	cmp	r3, #7
 80058de:	9320      	str	r3, [sp, #128]	; 0x80
 80058e0:	dc25      	bgt.n	800592e <_vfprintf_r+0xb46>
 80058e2:	3408      	adds	r4, #8
 80058e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80058e6:	9a03      	ldr	r2, [sp, #12]
 80058e8:	4293      	cmp	r3, r2
 80058ea:	db02      	blt.n	80058f2 <_vfprintf_r+0xb0a>
 80058ec:	07ea      	lsls	r2, r5, #31
 80058ee:	f57f ae04 	bpl.w	80054fa <_vfprintf_r+0x712>
 80058f2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058f4:	6023      	str	r3, [r4, #0]
 80058f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058f8:	6063      	str	r3, [r4, #4]
 80058fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058fe:	4413      	add	r3, r2
 8005900:	9321      	str	r3, [sp, #132]	; 0x84
 8005902:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005904:	3301      	adds	r3, #1
 8005906:	2b07      	cmp	r3, #7
 8005908:	9320      	str	r3, [sp, #128]	; 0x80
 800590a:	dc1a      	bgt.n	8005942 <_vfprintf_r+0xb5a>
 800590c:	3408      	adds	r4, #8
 800590e:	9b03      	ldr	r3, [sp, #12]
 8005910:	1e5e      	subs	r6, r3, #1
 8005912:	2e00      	cmp	r6, #0
 8005914:	f77f adf1 	ble.w	80054fa <_vfprintf_r+0x712>
 8005918:	4f1c      	ldr	r7, [pc, #112]	; (800598c <_vfprintf_r+0xba4>)
 800591a:	f04f 0910 	mov.w	r9, #16
 800591e:	2e10      	cmp	r6, #16
 8005920:	6027      	str	r7, [r4, #0]
 8005922:	dc18      	bgt.n	8005956 <_vfprintf_r+0xb6e>
 8005924:	6066      	str	r6, [r4, #4]
 8005926:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005928:	441e      	add	r6, r3
 800592a:	9621      	str	r6, [sp, #132]	; 0x84
 800592c:	e5d6      	b.n	80054dc <_vfprintf_r+0x6f4>
 800592e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005930:	4641      	mov	r1, r8
 8005932:	4658      	mov	r0, fp
 8005934:	f002 fa43 	bl	8007dbe <__sprint_r>
 8005938:	2800      	cmp	r0, #0
 800593a:	f040 8210 	bne.w	8005d5e <_vfprintf_r+0xf76>
 800593e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005940:	e7d0      	b.n	80058e4 <_vfprintf_r+0xafc>
 8005942:	aa1f      	add	r2, sp, #124	; 0x7c
 8005944:	4641      	mov	r1, r8
 8005946:	4658      	mov	r0, fp
 8005948:	f002 fa39 	bl	8007dbe <__sprint_r>
 800594c:	2800      	cmp	r0, #0
 800594e:	f040 8206 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005952:	ac2c      	add	r4, sp, #176	; 0xb0
 8005954:	e7db      	b.n	800590e <_vfprintf_r+0xb26>
 8005956:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005958:	f8c4 9004 	str.w	r9, [r4, #4]
 800595c:	3310      	adds	r3, #16
 800595e:	9321      	str	r3, [sp, #132]	; 0x84
 8005960:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005962:	3301      	adds	r3, #1
 8005964:	2b07      	cmp	r3, #7
 8005966:	9320      	str	r3, [sp, #128]	; 0x80
 8005968:	dc02      	bgt.n	8005970 <_vfprintf_r+0xb88>
 800596a:	3408      	adds	r4, #8
 800596c:	3e10      	subs	r6, #16
 800596e:	e7d6      	b.n	800591e <_vfprintf_r+0xb36>
 8005970:	aa1f      	add	r2, sp, #124	; 0x7c
 8005972:	4641      	mov	r1, r8
 8005974:	4658      	mov	r0, fp
 8005976:	f002 fa22 	bl	8007dbe <__sprint_r>
 800597a:	2800      	cmp	r0, #0
 800597c:	f040 81ef 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005980:	ac2c      	add	r4, sp, #176	; 0xb0
 8005982:	e7f3      	b.n	800596c <_vfprintf_r+0xb84>
 8005984:	08008961 	.word	0x08008961
 8005988:	08008972 	.word	0x08008972
 800598c:	08008984 	.word	0x08008984
 8005990:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005992:	2b00      	cmp	r3, #0
 8005994:	dc7a      	bgt.n	8005a8c <_vfprintf_r+0xca4>
 8005996:	4b9d      	ldr	r3, [pc, #628]	; (8005c0c <_vfprintf_r+0xe24>)
 8005998:	6023      	str	r3, [r4, #0]
 800599a:	2301      	movs	r3, #1
 800599c:	6063      	str	r3, [r4, #4]
 800599e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059a0:	3301      	adds	r3, #1
 80059a2:	9321      	str	r3, [sp, #132]	; 0x84
 80059a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80059a6:	3301      	adds	r3, #1
 80059a8:	2b07      	cmp	r3, #7
 80059aa:	9320      	str	r3, [sp, #128]	; 0x80
 80059ac:	dc44      	bgt.n	8005a38 <_vfprintf_r+0xc50>
 80059ae:	3408      	adds	r4, #8
 80059b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80059b2:	b923      	cbnz	r3, 80059be <_vfprintf_r+0xbd6>
 80059b4:	9b03      	ldr	r3, [sp, #12]
 80059b6:	b913      	cbnz	r3, 80059be <_vfprintf_r+0xbd6>
 80059b8:	07eb      	lsls	r3, r5, #31
 80059ba:	f57f ad9e 	bpl.w	80054fa <_vfprintf_r+0x712>
 80059be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059c0:	6023      	str	r3, [r4, #0]
 80059c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059c4:	6063      	str	r3, [r4, #4]
 80059c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059ca:	4413      	add	r3, r2
 80059cc:	9321      	str	r3, [sp, #132]	; 0x84
 80059ce:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80059d0:	3301      	adds	r3, #1
 80059d2:	2b07      	cmp	r3, #7
 80059d4:	9320      	str	r3, [sp, #128]	; 0x80
 80059d6:	dc39      	bgt.n	8005a4c <_vfprintf_r+0xc64>
 80059d8:	f104 0308 	add.w	r3, r4, #8
 80059dc:	9e19      	ldr	r6, [sp, #100]	; 0x64
 80059de:	2e00      	cmp	r6, #0
 80059e0:	da19      	bge.n	8005a16 <_vfprintf_r+0xc2e>
 80059e2:	4f8b      	ldr	r7, [pc, #556]	; (8005c10 <_vfprintf_r+0xe28>)
 80059e4:	4276      	negs	r6, r6
 80059e6:	2410      	movs	r4, #16
 80059e8:	2e10      	cmp	r6, #16
 80059ea:	601f      	str	r7, [r3, #0]
 80059ec:	dc38      	bgt.n	8005a60 <_vfprintf_r+0xc78>
 80059ee:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80059f0:	605e      	str	r6, [r3, #4]
 80059f2:	4416      	add	r6, r2
 80059f4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80059f6:	9621      	str	r6, [sp, #132]	; 0x84
 80059f8:	3201      	adds	r2, #1
 80059fa:	2a07      	cmp	r2, #7
 80059fc:	f103 0308 	add.w	r3, r3, #8
 8005a00:	9220      	str	r2, [sp, #128]	; 0x80
 8005a02:	dd08      	ble.n	8005a16 <_vfprintf_r+0xc2e>
 8005a04:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a06:	4641      	mov	r1, r8
 8005a08:	4658      	mov	r0, fp
 8005a0a:	f002 f9d8 	bl	8007dbe <__sprint_r>
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	f040 81a5 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005a14:	ab2c      	add	r3, sp, #176	; 0xb0
 8005a16:	9a03      	ldr	r2, [sp, #12]
 8005a18:	605a      	str	r2, [r3, #4]
 8005a1a:	9903      	ldr	r1, [sp, #12]
 8005a1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a1e:	f8c3 9000 	str.w	r9, [r3]
 8005a22:	440a      	add	r2, r1
 8005a24:	9221      	str	r2, [sp, #132]	; 0x84
 8005a26:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005a28:	3201      	adds	r2, #1
 8005a2a:	2a07      	cmp	r2, #7
 8005a2c:	9220      	str	r2, [sp, #128]	; 0x80
 8005a2e:	f73f ad5b 	bgt.w	80054e8 <_vfprintf_r+0x700>
 8005a32:	f103 0408 	add.w	r4, r3, #8
 8005a36:	e560      	b.n	80054fa <_vfprintf_r+0x712>
 8005a38:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a3a:	4641      	mov	r1, r8
 8005a3c:	4658      	mov	r0, fp
 8005a3e:	f002 f9be 	bl	8007dbe <__sprint_r>
 8005a42:	2800      	cmp	r0, #0
 8005a44:	f040 818b 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005a48:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a4a:	e7b1      	b.n	80059b0 <_vfprintf_r+0xbc8>
 8005a4c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a4e:	4641      	mov	r1, r8
 8005a50:	4658      	mov	r0, fp
 8005a52:	f002 f9b4 	bl	8007dbe <__sprint_r>
 8005a56:	2800      	cmp	r0, #0
 8005a58:	f040 8181 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005a5c:	ab2c      	add	r3, sp, #176	; 0xb0
 8005a5e:	e7bd      	b.n	80059dc <_vfprintf_r+0xbf4>
 8005a60:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005a62:	605c      	str	r4, [r3, #4]
 8005a64:	3210      	adds	r2, #16
 8005a66:	9221      	str	r2, [sp, #132]	; 0x84
 8005a68:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005a6a:	3201      	adds	r2, #1
 8005a6c:	2a07      	cmp	r2, #7
 8005a6e:	9220      	str	r2, [sp, #128]	; 0x80
 8005a70:	dc02      	bgt.n	8005a78 <_vfprintf_r+0xc90>
 8005a72:	3308      	adds	r3, #8
 8005a74:	3e10      	subs	r6, #16
 8005a76:	e7b7      	b.n	80059e8 <_vfprintf_r+0xc00>
 8005a78:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a7a:	4641      	mov	r1, r8
 8005a7c:	4658      	mov	r0, fp
 8005a7e:	f002 f99e 	bl	8007dbe <__sprint_r>
 8005a82:	2800      	cmp	r0, #0
 8005a84:	f040 816b 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005a88:	ab2c      	add	r3, sp, #176	; 0xb0
 8005a8a:	e7f3      	b.n	8005a74 <_vfprintf_r+0xc8c>
 8005a8c:	9b08      	ldr	r3, [sp, #32]
 8005a8e:	9a03      	ldr	r2, [sp, #12]
 8005a90:	4293      	cmp	r3, r2
 8005a92:	bfa8      	it	ge
 8005a94:	4613      	movge	r3, r2
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	461e      	mov	r6, r3
 8005a9a:	dd0b      	ble.n	8005ab4 <_vfprintf_r+0xccc>
 8005a9c:	6063      	str	r3, [r4, #4]
 8005a9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005aa0:	f8c4 9000 	str.w	r9, [r4]
 8005aa4:	4433      	add	r3, r6
 8005aa6:	9321      	str	r3, [sp, #132]	; 0x84
 8005aa8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005aaa:	3301      	adds	r3, #1
 8005aac:	2b07      	cmp	r3, #7
 8005aae:	9320      	str	r3, [sp, #128]	; 0x80
 8005ab0:	dc62      	bgt.n	8005b78 <_vfprintf_r+0xd90>
 8005ab2:	3408      	adds	r4, #8
 8005ab4:	9b08      	ldr	r3, [sp, #32]
 8005ab6:	2e00      	cmp	r6, #0
 8005ab8:	bfa8      	it	ge
 8005aba:	1b9b      	subge	r3, r3, r6
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	461e      	mov	r6, r3
 8005ac0:	dd0f      	ble.n	8005ae2 <_vfprintf_r+0xcfa>
 8005ac2:	4f53      	ldr	r7, [pc, #332]	; (8005c10 <_vfprintf_r+0xe28>)
 8005ac4:	f04f 0a10 	mov.w	sl, #16
 8005ac8:	2e10      	cmp	r6, #16
 8005aca:	6027      	str	r7, [r4, #0]
 8005acc:	dc5e      	bgt.n	8005b8c <_vfprintf_r+0xda4>
 8005ace:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ad0:	6066      	str	r6, [r4, #4]
 8005ad2:	441e      	add	r6, r3
 8005ad4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005ad6:	9621      	str	r6, [sp, #132]	; 0x84
 8005ad8:	3301      	adds	r3, #1
 8005ada:	2b07      	cmp	r3, #7
 8005adc:	9320      	str	r3, [sp, #128]	; 0x80
 8005ade:	dc6c      	bgt.n	8005bba <_vfprintf_r+0xdd2>
 8005ae0:	3408      	adds	r4, #8
 8005ae2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005ae4:	9a03      	ldr	r2, [sp, #12]
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	db01      	blt.n	8005aee <_vfprintf_r+0xd06>
 8005aea:	07ef      	lsls	r7, r5, #31
 8005aec:	d50d      	bpl.n	8005b0a <_vfprintf_r+0xd22>
 8005aee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005af0:	6023      	str	r3, [r4, #0]
 8005af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005af4:	6063      	str	r3, [r4, #4]
 8005af6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005af8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005afa:	4413      	add	r3, r2
 8005afc:	9321      	str	r3, [sp, #132]	; 0x84
 8005afe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b00:	3301      	adds	r3, #1
 8005b02:	2b07      	cmp	r3, #7
 8005b04:	9320      	str	r3, [sp, #128]	; 0x80
 8005b06:	dc62      	bgt.n	8005bce <_vfprintf_r+0xde6>
 8005b08:	3408      	adds	r4, #8
 8005b0a:	9b03      	ldr	r3, [sp, #12]
 8005b0c:	9a08      	ldr	r2, [sp, #32]
 8005b0e:	1a9e      	subs	r6, r3, r2
 8005b10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005b12:	9a03      	ldr	r2, [sp, #12]
 8005b14:	1ad3      	subs	r3, r2, r3
 8005b16:	429e      	cmp	r6, r3
 8005b18:	bfa8      	it	ge
 8005b1a:	461e      	movge	r6, r3
 8005b1c:	2e00      	cmp	r6, #0
 8005b1e:	dd0c      	ble.n	8005b3a <_vfprintf_r+0xd52>
 8005b20:	9b08      	ldr	r3, [sp, #32]
 8005b22:	444b      	add	r3, r9
 8005b24:	e884 0048 	stmia.w	r4, {r3, r6}
 8005b28:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b2a:	4433      	add	r3, r6
 8005b2c:	9321      	str	r3, [sp, #132]	; 0x84
 8005b2e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b30:	3301      	adds	r3, #1
 8005b32:	2b07      	cmp	r3, #7
 8005b34:	9320      	str	r3, [sp, #128]	; 0x80
 8005b36:	dc54      	bgt.n	8005be2 <_vfprintf_r+0xdfa>
 8005b38:	3408      	adds	r4, #8
 8005b3a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005b3c:	9a03      	ldr	r2, [sp, #12]
 8005b3e:	2e00      	cmp	r6, #0
 8005b40:	eba2 0303 	sub.w	r3, r2, r3
 8005b44:	bfac      	ite	ge
 8005b46:	1b9e      	subge	r6, r3, r6
 8005b48:	461e      	movlt	r6, r3
 8005b4a:	2e00      	cmp	r6, #0
 8005b4c:	f77f acd5 	ble.w	80054fa <_vfprintf_r+0x712>
 8005b50:	4f2f      	ldr	r7, [pc, #188]	; (8005c10 <_vfprintf_r+0xe28>)
 8005b52:	f04f 0910 	mov.w	r9, #16
 8005b56:	2e10      	cmp	r6, #16
 8005b58:	6027      	str	r7, [r4, #0]
 8005b5a:	f77f aee3 	ble.w	8005924 <_vfprintf_r+0xb3c>
 8005b5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b60:	f8c4 9004 	str.w	r9, [r4, #4]
 8005b64:	3310      	adds	r3, #16
 8005b66:	9321      	str	r3, [sp, #132]	; 0x84
 8005b68:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b6a:	3301      	adds	r3, #1
 8005b6c:	2b07      	cmp	r3, #7
 8005b6e:	9320      	str	r3, [sp, #128]	; 0x80
 8005b70:	dc41      	bgt.n	8005bf6 <_vfprintf_r+0xe0e>
 8005b72:	3408      	adds	r4, #8
 8005b74:	3e10      	subs	r6, #16
 8005b76:	e7ee      	b.n	8005b56 <_vfprintf_r+0xd6e>
 8005b78:	aa1f      	add	r2, sp, #124	; 0x7c
 8005b7a:	4641      	mov	r1, r8
 8005b7c:	4658      	mov	r0, fp
 8005b7e:	f002 f91e 	bl	8007dbe <__sprint_r>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	f040 80eb 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005b88:	ac2c      	add	r4, sp, #176	; 0xb0
 8005b8a:	e793      	b.n	8005ab4 <_vfprintf_r+0xccc>
 8005b8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b8e:	f8c4 a004 	str.w	sl, [r4, #4]
 8005b92:	3310      	adds	r3, #16
 8005b94:	9321      	str	r3, [sp, #132]	; 0x84
 8005b96:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b98:	3301      	adds	r3, #1
 8005b9a:	2b07      	cmp	r3, #7
 8005b9c:	9320      	str	r3, [sp, #128]	; 0x80
 8005b9e:	dc02      	bgt.n	8005ba6 <_vfprintf_r+0xdbe>
 8005ba0:	3408      	adds	r4, #8
 8005ba2:	3e10      	subs	r6, #16
 8005ba4:	e790      	b.n	8005ac8 <_vfprintf_r+0xce0>
 8005ba6:	aa1f      	add	r2, sp, #124	; 0x7c
 8005ba8:	4641      	mov	r1, r8
 8005baa:	4658      	mov	r0, fp
 8005bac:	f002 f907 	bl	8007dbe <__sprint_r>
 8005bb0:	2800      	cmp	r0, #0
 8005bb2:	f040 80d4 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005bb6:	ac2c      	add	r4, sp, #176	; 0xb0
 8005bb8:	e7f3      	b.n	8005ba2 <_vfprintf_r+0xdba>
 8005bba:	aa1f      	add	r2, sp, #124	; 0x7c
 8005bbc:	4641      	mov	r1, r8
 8005bbe:	4658      	mov	r0, fp
 8005bc0:	f002 f8fd 	bl	8007dbe <__sprint_r>
 8005bc4:	2800      	cmp	r0, #0
 8005bc6:	f040 80ca 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005bca:	ac2c      	add	r4, sp, #176	; 0xb0
 8005bcc:	e789      	b.n	8005ae2 <_vfprintf_r+0xcfa>
 8005bce:	aa1f      	add	r2, sp, #124	; 0x7c
 8005bd0:	4641      	mov	r1, r8
 8005bd2:	4658      	mov	r0, fp
 8005bd4:	f002 f8f3 	bl	8007dbe <__sprint_r>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	f040 80c0 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005bde:	ac2c      	add	r4, sp, #176	; 0xb0
 8005be0:	e793      	b.n	8005b0a <_vfprintf_r+0xd22>
 8005be2:	aa1f      	add	r2, sp, #124	; 0x7c
 8005be4:	4641      	mov	r1, r8
 8005be6:	4658      	mov	r0, fp
 8005be8:	f002 f8e9 	bl	8007dbe <__sprint_r>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	f040 80b6 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005bf2:	ac2c      	add	r4, sp, #176	; 0xb0
 8005bf4:	e7a1      	b.n	8005b3a <_vfprintf_r+0xd52>
 8005bf6:	aa1f      	add	r2, sp, #124	; 0x7c
 8005bf8:	4641      	mov	r1, r8
 8005bfa:	4658      	mov	r0, fp
 8005bfc:	f002 f8df 	bl	8007dbe <__sprint_r>
 8005c00:	2800      	cmp	r0, #0
 8005c02:	f040 80ac 	bne.w	8005d5e <_vfprintf_r+0xf76>
 8005c06:	ac2c      	add	r4, sp, #176	; 0xb0
 8005c08:	e7b4      	b.n	8005b74 <_vfprintf_r+0xd8c>
 8005c0a:	bf00      	nop
 8005c0c:	08008972 	.word	0x08008972
 8005c10:	08008984 	.word	0x08008984
 8005c14:	9b03      	ldr	r3, [sp, #12]
 8005c16:	2b01      	cmp	r3, #1
 8005c18:	dc01      	bgt.n	8005c1e <_vfprintf_r+0xe36>
 8005c1a:	07ee      	lsls	r6, r5, #31
 8005c1c:	d576      	bpl.n	8005d0c <_vfprintf_r+0xf24>
 8005c1e:	2301      	movs	r3, #1
 8005c20:	6063      	str	r3, [r4, #4]
 8005c22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c24:	f8c4 9000 	str.w	r9, [r4]
 8005c28:	3301      	adds	r3, #1
 8005c2a:	9321      	str	r3, [sp, #132]	; 0x84
 8005c2c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005c2e:	3301      	adds	r3, #1
 8005c30:	2b07      	cmp	r3, #7
 8005c32:	9320      	str	r3, [sp, #128]	; 0x80
 8005c34:	dc36      	bgt.n	8005ca4 <_vfprintf_r+0xebc>
 8005c36:	3408      	adds	r4, #8
 8005c38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c3a:	6023      	str	r3, [r4, #0]
 8005c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c3e:	6063      	str	r3, [r4, #4]
 8005c40:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005c42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c44:	4413      	add	r3, r2
 8005c46:	9321      	str	r3, [sp, #132]	; 0x84
 8005c48:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005c4a:	3301      	adds	r3, #1
 8005c4c:	2b07      	cmp	r3, #7
 8005c4e:	9320      	str	r3, [sp, #128]	; 0x80
 8005c50:	dc31      	bgt.n	8005cb6 <_vfprintf_r+0xece>
 8005c52:	3408      	adds	r4, #8
 8005c54:	2300      	movs	r3, #0
 8005c56:	2200      	movs	r2, #0
 8005c58:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c5c:	f7fa ff30 	bl	8000ac0 <__aeabi_dcmpeq>
 8005c60:	9b03      	ldr	r3, [sp, #12]
 8005c62:	1e5e      	subs	r6, r3, #1
 8005c64:	2800      	cmp	r0, #0
 8005c66:	d12f      	bne.n	8005cc8 <_vfprintf_r+0xee0>
 8005c68:	f109 0301 	add.w	r3, r9, #1
 8005c6c:	e884 0048 	stmia.w	r4, {r3, r6}
 8005c70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c72:	9a03      	ldr	r2, [sp, #12]
 8005c74:	3b01      	subs	r3, #1
 8005c76:	4413      	add	r3, r2
 8005c78:	9321      	str	r3, [sp, #132]	; 0x84
 8005c7a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	2b07      	cmp	r3, #7
 8005c80:	9320      	str	r3, [sp, #128]	; 0x80
 8005c82:	dd4a      	ble.n	8005d1a <_vfprintf_r+0xf32>
 8005c84:	aa1f      	add	r2, sp, #124	; 0x7c
 8005c86:	4641      	mov	r1, r8
 8005c88:	4658      	mov	r0, fp
 8005c8a:	f002 f898 	bl	8007dbe <__sprint_r>
 8005c8e:	2800      	cmp	r0, #0
 8005c90:	d165      	bne.n	8005d5e <_vfprintf_r+0xf76>
 8005c92:	ac2c      	add	r4, sp, #176	; 0xb0
 8005c94:	ab1b      	add	r3, sp, #108	; 0x6c
 8005c96:	6023      	str	r3, [r4, #0]
 8005c98:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c9a:	6063      	str	r3, [r4, #4]
 8005c9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005c9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ca0:	4413      	add	r3, r2
 8005ca2:	e41a      	b.n	80054da <_vfprintf_r+0x6f2>
 8005ca4:	aa1f      	add	r2, sp, #124	; 0x7c
 8005ca6:	4641      	mov	r1, r8
 8005ca8:	4658      	mov	r0, fp
 8005caa:	f002 f888 	bl	8007dbe <__sprint_r>
 8005cae:	2800      	cmp	r0, #0
 8005cb0:	d155      	bne.n	8005d5e <_vfprintf_r+0xf76>
 8005cb2:	ac2c      	add	r4, sp, #176	; 0xb0
 8005cb4:	e7c0      	b.n	8005c38 <_vfprintf_r+0xe50>
 8005cb6:	aa1f      	add	r2, sp, #124	; 0x7c
 8005cb8:	4641      	mov	r1, r8
 8005cba:	4658      	mov	r0, fp
 8005cbc:	f002 f87f 	bl	8007dbe <__sprint_r>
 8005cc0:	2800      	cmp	r0, #0
 8005cc2:	d14c      	bne.n	8005d5e <_vfprintf_r+0xf76>
 8005cc4:	ac2c      	add	r4, sp, #176	; 0xb0
 8005cc6:	e7c5      	b.n	8005c54 <_vfprintf_r+0xe6c>
 8005cc8:	2e00      	cmp	r6, #0
 8005cca:	dde3      	ble.n	8005c94 <_vfprintf_r+0xeac>
 8005ccc:	4f60      	ldr	r7, [pc, #384]	; (8005e50 <_vfprintf_r+0x1068>)
 8005cce:	f04f 0910 	mov.w	r9, #16
 8005cd2:	2e10      	cmp	r6, #16
 8005cd4:	6027      	str	r7, [r4, #0]
 8005cd6:	dc04      	bgt.n	8005ce2 <_vfprintf_r+0xefa>
 8005cd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cda:	6066      	str	r6, [r4, #4]
 8005cdc:	441e      	add	r6, r3
 8005cde:	9621      	str	r6, [sp, #132]	; 0x84
 8005ce0:	e7cb      	b.n	8005c7a <_vfprintf_r+0xe92>
 8005ce2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ce4:	f8c4 9004 	str.w	r9, [r4, #4]
 8005ce8:	3310      	adds	r3, #16
 8005cea:	9321      	str	r3, [sp, #132]	; 0x84
 8005cec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005cee:	3301      	adds	r3, #1
 8005cf0:	2b07      	cmp	r3, #7
 8005cf2:	9320      	str	r3, [sp, #128]	; 0x80
 8005cf4:	dc02      	bgt.n	8005cfc <_vfprintf_r+0xf14>
 8005cf6:	3408      	adds	r4, #8
 8005cf8:	3e10      	subs	r6, #16
 8005cfa:	e7ea      	b.n	8005cd2 <_vfprintf_r+0xeea>
 8005cfc:	aa1f      	add	r2, sp, #124	; 0x7c
 8005cfe:	4641      	mov	r1, r8
 8005d00:	4658      	mov	r0, fp
 8005d02:	f002 f85c 	bl	8007dbe <__sprint_r>
 8005d06:	bb50      	cbnz	r0, 8005d5e <_vfprintf_r+0xf76>
 8005d08:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d0a:	e7f5      	b.n	8005cf8 <_vfprintf_r+0xf10>
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	6063      	str	r3, [r4, #4]
 8005d10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d12:	f8c4 9000 	str.w	r9, [r4]
 8005d16:	3301      	adds	r3, #1
 8005d18:	e7ae      	b.n	8005c78 <_vfprintf_r+0xe90>
 8005d1a:	3408      	adds	r4, #8
 8005d1c:	e7ba      	b.n	8005c94 <_vfprintf_r+0xeac>
 8005d1e:	3408      	adds	r4, #8
 8005d20:	f7ff bbeb 	b.w	80054fa <_vfprintf_r+0x712>
 8005d24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005d26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005d28:	1a9d      	subs	r5, r3, r2
 8005d2a:	2d00      	cmp	r5, #0
 8005d2c:	f77f abe8 	ble.w	8005500 <_vfprintf_r+0x718>
 8005d30:	2610      	movs	r6, #16
 8005d32:	4b48      	ldr	r3, [pc, #288]	; (8005e54 <_vfprintf_r+0x106c>)
 8005d34:	6023      	str	r3, [r4, #0]
 8005d36:	2d10      	cmp	r5, #16
 8005d38:	dc24      	bgt.n	8005d84 <_vfprintf_r+0xf9c>
 8005d3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d3c:	6065      	str	r5, [r4, #4]
 8005d3e:	441d      	add	r5, r3
 8005d40:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005d42:	9521      	str	r5, [sp, #132]	; 0x84
 8005d44:	3301      	adds	r3, #1
 8005d46:	2b07      	cmp	r3, #7
 8005d48:	9320      	str	r3, [sp, #128]	; 0x80
 8005d4a:	f77f abd9 	ble.w	8005500 <_vfprintf_r+0x718>
 8005d4e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d50:	4641      	mov	r1, r8
 8005d52:	4658      	mov	r0, fp
 8005d54:	f002 f833 	bl	8007dbe <__sprint_r>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	f43f abd1 	beq.w	8005500 <_vfprintf_r+0x718>
 8005d5e:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005d62:	07d9      	lsls	r1, r3, #31
 8005d64:	d407      	bmi.n	8005d76 <_vfprintf_r+0xf8e>
 8005d66:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d6a:	059a      	lsls	r2, r3, #22
 8005d6c:	d403      	bmi.n	8005d76 <_vfprintf_r+0xf8e>
 8005d6e:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8005d72:	f001 fa66 	bl	8007242 <__retarget_lock_release_recursive>
 8005d76:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005d7a:	065b      	lsls	r3, r3, #25
 8005d7c:	f57f a8af 	bpl.w	8004ede <_vfprintf_r+0xf6>
 8005d80:	f7ff b882 	b.w	8004e88 <_vfprintf_r+0xa0>
 8005d84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d86:	6066      	str	r6, [r4, #4]
 8005d88:	3310      	adds	r3, #16
 8005d8a:	9321      	str	r3, [sp, #132]	; 0x84
 8005d8c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005d8e:	3301      	adds	r3, #1
 8005d90:	2b07      	cmp	r3, #7
 8005d92:	9320      	str	r3, [sp, #128]	; 0x80
 8005d94:	dc02      	bgt.n	8005d9c <_vfprintf_r+0xfb4>
 8005d96:	3408      	adds	r4, #8
 8005d98:	3d10      	subs	r5, #16
 8005d9a:	e7ca      	b.n	8005d32 <_vfprintf_r+0xf4a>
 8005d9c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d9e:	4641      	mov	r1, r8
 8005da0:	4658      	mov	r0, fp
 8005da2:	f002 f80c 	bl	8007dbe <__sprint_r>
 8005da6:	2800      	cmp	r0, #0
 8005da8:	d1d9      	bne.n	8005d5e <_vfprintf_r+0xf76>
 8005daa:	ac2c      	add	r4, sp, #176	; 0xb0
 8005dac:	e7f4      	b.n	8005d98 <_vfprintf_r+0xfb0>
 8005dae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005db0:	b913      	cbnz	r3, 8005db8 <_vfprintf_r+0xfd0>
 8005db2:	2300      	movs	r3, #0
 8005db4:	9320      	str	r3, [sp, #128]	; 0x80
 8005db6:	e7d2      	b.n	8005d5e <_vfprintf_r+0xf76>
 8005db8:	aa1f      	add	r2, sp, #124	; 0x7c
 8005dba:	4641      	mov	r1, r8
 8005dbc:	4658      	mov	r0, fp
 8005dbe:	f001 fffe 	bl	8007dbe <__sprint_r>
 8005dc2:	2800      	cmp	r0, #0
 8005dc4:	d0f5      	beq.n	8005db2 <_vfprintf_r+0xfca>
 8005dc6:	e7ca      	b.n	8005d5e <_vfprintf_r+0xf76>
 8005dc8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005dcc:	4610      	mov	r0, r2
 8005dce:	4619      	mov	r1, r3
 8005dd0:	f7fa fea8 	bl	8000b24 <__aeabi_dcmpun>
 8005dd4:	2800      	cmp	r0, #0
 8005dd6:	f43f aa36 	beq.w	8005246 <_vfprintf_r+0x45e>
 8005dda:	4b1f      	ldr	r3, [pc, #124]	; (8005e58 <_vfprintf_r+0x1070>)
 8005ddc:	4a1f      	ldr	r2, [pc, #124]	; (8005e5c <_vfprintf_r+0x1074>)
 8005dde:	f7ff ba26 	b.w	800522e <_vfprintf_r+0x446>
 8005de2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005de4:	1a1b      	subs	r3, r3, r0
 8005de6:	9303      	str	r3, [sp, #12]
 8005de8:	f7ff baa9 	b.w	800533e <_vfprintf_r+0x556>
 8005dec:	ea56 0207 	orrs.w	r2, r6, r7
 8005df0:	9508      	str	r5, [sp, #32]
 8005df2:	f43f ac1e 	beq.w	8005632 <_vfprintf_r+0x84a>
 8005df6:	2b01      	cmp	r3, #1
 8005df8:	f43f ac8f 	beq.w	800571a <_vfprintf_r+0x932>
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	f43f acaf 	beq.w	8005760 <_vfprintf_r+0x978>
 8005e02:	ab2c      	add	r3, sp, #176	; 0xb0
 8005e04:	08f1      	lsrs	r1, r6, #3
 8005e06:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8005e0a:	08f8      	lsrs	r0, r7, #3
 8005e0c:	f006 0207 	and.w	r2, r6, #7
 8005e10:	4607      	mov	r7, r0
 8005e12:	460e      	mov	r6, r1
 8005e14:	3230      	adds	r2, #48	; 0x30
 8005e16:	ea56 0107 	orrs.w	r1, r6, r7
 8005e1a:	f103 39ff 	add.w	r9, r3, #4294967295
 8005e1e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8005e22:	f47f ac78 	bne.w	8005716 <_vfprintf_r+0x92e>
 8005e26:	9908      	ldr	r1, [sp, #32]
 8005e28:	07cd      	lsls	r5, r1, #31
 8005e2a:	d506      	bpl.n	8005e3a <_vfprintf_r+0x1052>
 8005e2c:	2a30      	cmp	r2, #48	; 0x30
 8005e2e:	d004      	beq.n	8005e3a <_vfprintf_r+0x1052>
 8005e30:	2230      	movs	r2, #48	; 0x30
 8005e32:	f809 2c01 	strb.w	r2, [r9, #-1]
 8005e36:	f1a3 0902 	sub.w	r9, r3, #2
 8005e3a:	4656      	mov	r6, sl
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 8005e42:	9d08      	ldr	r5, [sp, #32]
 8005e44:	9308      	str	r3, [sp, #32]
 8005e46:	ebaa 0a09 	sub.w	sl, sl, r9
 8005e4a:	f7ff bac6 	b.w	80053da <_vfprintf_r+0x5f2>
 8005e4e:	bf00      	nop
 8005e50:	08008984 	.word	0x08008984
 8005e54:	08008974 	.word	0x08008974
 8005e58:	08008948 	.word	0x08008948
 8005e5c:	0800894c 	.word	0x0800894c

08005e60 <__sbprintf>:
 8005e60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005e62:	460c      	mov	r4, r1
 8005e64:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8005e68:	461f      	mov	r7, r3
 8005e6a:	8989      	ldrh	r1, [r1, #12]
 8005e6c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e6e:	9319      	str	r3, [sp, #100]	; 0x64
 8005e70:	89e3      	ldrh	r3, [r4, #14]
 8005e72:	f8ad 300e 	strh.w	r3, [sp, #14]
 8005e76:	f021 0102 	bic.w	r1, r1, #2
 8005e7a:	6a23      	ldr	r3, [r4, #32]
 8005e7c:	f8ad 100c 	strh.w	r1, [sp, #12]
 8005e80:	9308      	str	r3, [sp, #32]
 8005e82:	a91a      	add	r1, sp, #104	; 0x68
 8005e84:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005e86:	930a      	str	r3, [sp, #40]	; 0x28
 8005e88:	4615      	mov	r5, r2
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	4606      	mov	r6, r0
 8005e8e:	9100      	str	r1, [sp, #0]
 8005e90:	9104      	str	r1, [sp, #16]
 8005e92:	a816      	add	r0, sp, #88	; 0x58
 8005e94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005e98:	9102      	str	r1, [sp, #8]
 8005e9a:	9105      	str	r1, [sp, #20]
 8005e9c:	9306      	str	r3, [sp, #24]
 8005e9e:	f001 f9cd 	bl	800723c <__retarget_lock_init_recursive>
 8005ea2:	462a      	mov	r2, r5
 8005ea4:	463b      	mov	r3, r7
 8005ea6:	4669      	mov	r1, sp
 8005ea8:	4630      	mov	r0, r6
 8005eaa:	f7fe ff9d 	bl	8004de8 <_vfprintf_r>
 8005eae:	1e05      	subs	r5, r0, #0
 8005eb0:	db07      	blt.n	8005ec2 <__sbprintf+0x62>
 8005eb2:	4669      	mov	r1, sp
 8005eb4:	4630      	mov	r0, r6
 8005eb6:	f000 ff6f 	bl	8006d98 <_fflush_r>
 8005eba:	2800      	cmp	r0, #0
 8005ebc:	bf18      	it	ne
 8005ebe:	f04f 35ff 	movne.w	r5, #4294967295
 8005ec2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8005ec6:	9816      	ldr	r0, [sp, #88]	; 0x58
 8005ec8:	065b      	lsls	r3, r3, #25
 8005eca:	bf42      	ittt	mi
 8005ecc:	89a3      	ldrhmi	r3, [r4, #12]
 8005ece:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8005ed2:	81a3      	strhmi	r3, [r4, #12]
 8005ed4:	f001 f9b3 	bl	800723e <__retarget_lock_close_recursive>
 8005ed8:	4628      	mov	r0, r5
 8005eda:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8005ede:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ee0 <__swsetup_r>:
 8005ee0:	4b32      	ldr	r3, [pc, #200]	; (8005fac <__swsetup_r+0xcc>)
 8005ee2:	b570      	push	{r4, r5, r6, lr}
 8005ee4:	681d      	ldr	r5, [r3, #0]
 8005ee6:	4606      	mov	r6, r0
 8005ee8:	460c      	mov	r4, r1
 8005eea:	b125      	cbz	r5, 8005ef6 <__swsetup_r+0x16>
 8005eec:	69ab      	ldr	r3, [r5, #24]
 8005eee:	b913      	cbnz	r3, 8005ef6 <__swsetup_r+0x16>
 8005ef0:	4628      	mov	r0, r5
 8005ef2:	f000 ffe5 	bl	8006ec0 <__sinit>
 8005ef6:	4b2e      	ldr	r3, [pc, #184]	; (8005fb0 <__swsetup_r+0xd0>)
 8005ef8:	429c      	cmp	r4, r3
 8005efa:	d10f      	bne.n	8005f1c <__swsetup_r+0x3c>
 8005efc:	686c      	ldr	r4, [r5, #4]
 8005efe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f02:	b29a      	uxth	r2, r3
 8005f04:	0715      	lsls	r5, r2, #28
 8005f06:	d42c      	bmi.n	8005f62 <__swsetup_r+0x82>
 8005f08:	06d0      	lsls	r0, r2, #27
 8005f0a:	d411      	bmi.n	8005f30 <__swsetup_r+0x50>
 8005f0c:	2209      	movs	r2, #9
 8005f0e:	6032      	str	r2, [r6, #0]
 8005f10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f14:	81a3      	strh	r3, [r4, #12]
 8005f16:	f04f 30ff 	mov.w	r0, #4294967295
 8005f1a:	bd70      	pop	{r4, r5, r6, pc}
 8005f1c:	4b25      	ldr	r3, [pc, #148]	; (8005fb4 <__swsetup_r+0xd4>)
 8005f1e:	429c      	cmp	r4, r3
 8005f20:	d101      	bne.n	8005f26 <__swsetup_r+0x46>
 8005f22:	68ac      	ldr	r4, [r5, #8]
 8005f24:	e7eb      	b.n	8005efe <__swsetup_r+0x1e>
 8005f26:	4b24      	ldr	r3, [pc, #144]	; (8005fb8 <__swsetup_r+0xd8>)
 8005f28:	429c      	cmp	r4, r3
 8005f2a:	bf08      	it	eq
 8005f2c:	68ec      	ldreq	r4, [r5, #12]
 8005f2e:	e7e6      	b.n	8005efe <__swsetup_r+0x1e>
 8005f30:	0751      	lsls	r1, r2, #29
 8005f32:	d512      	bpl.n	8005f5a <__swsetup_r+0x7a>
 8005f34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005f36:	b141      	cbz	r1, 8005f4a <__swsetup_r+0x6a>
 8005f38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005f3c:	4299      	cmp	r1, r3
 8005f3e:	d002      	beq.n	8005f46 <__swsetup_r+0x66>
 8005f40:	4630      	mov	r0, r6
 8005f42:	f001 f893 	bl	800706c <_free_r>
 8005f46:	2300      	movs	r3, #0
 8005f48:	6363      	str	r3, [r4, #52]	; 0x34
 8005f4a:	89a3      	ldrh	r3, [r4, #12]
 8005f4c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005f50:	81a3      	strh	r3, [r4, #12]
 8005f52:	2300      	movs	r3, #0
 8005f54:	6063      	str	r3, [r4, #4]
 8005f56:	6923      	ldr	r3, [r4, #16]
 8005f58:	6023      	str	r3, [r4, #0]
 8005f5a:	89a3      	ldrh	r3, [r4, #12]
 8005f5c:	f043 0308 	orr.w	r3, r3, #8
 8005f60:	81a3      	strh	r3, [r4, #12]
 8005f62:	6923      	ldr	r3, [r4, #16]
 8005f64:	b94b      	cbnz	r3, 8005f7a <__swsetup_r+0x9a>
 8005f66:	89a3      	ldrh	r3, [r4, #12]
 8005f68:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005f6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f70:	d003      	beq.n	8005f7a <__swsetup_r+0x9a>
 8005f72:	4621      	mov	r1, r4
 8005f74:	4630      	mov	r0, r6
 8005f76:	f001 f991 	bl	800729c <__smakebuf_r>
 8005f7a:	89a2      	ldrh	r2, [r4, #12]
 8005f7c:	f012 0301 	ands.w	r3, r2, #1
 8005f80:	d00c      	beq.n	8005f9c <__swsetup_r+0xbc>
 8005f82:	2300      	movs	r3, #0
 8005f84:	60a3      	str	r3, [r4, #8]
 8005f86:	6963      	ldr	r3, [r4, #20]
 8005f88:	425b      	negs	r3, r3
 8005f8a:	61a3      	str	r3, [r4, #24]
 8005f8c:	6923      	ldr	r3, [r4, #16]
 8005f8e:	b953      	cbnz	r3, 8005fa6 <__swsetup_r+0xc6>
 8005f90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f94:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005f98:	d1ba      	bne.n	8005f10 <__swsetup_r+0x30>
 8005f9a:	bd70      	pop	{r4, r5, r6, pc}
 8005f9c:	0792      	lsls	r2, r2, #30
 8005f9e:	bf58      	it	pl
 8005fa0:	6963      	ldrpl	r3, [r4, #20]
 8005fa2:	60a3      	str	r3, [r4, #8]
 8005fa4:	e7f2      	b.n	8005f8c <__swsetup_r+0xac>
 8005fa6:	2000      	movs	r0, #0
 8005fa8:	e7f7      	b.n	8005f9a <__swsetup_r+0xba>
 8005faa:	bf00      	nop
 8005fac:	2000000c 	.word	0x2000000c
 8005fb0:	080089c4 	.word	0x080089c4
 8005fb4:	080089e4 	.word	0x080089e4
 8005fb8:	080089a4 	.word	0x080089a4

08005fbc <quorem>:
 8005fbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fc0:	6903      	ldr	r3, [r0, #16]
 8005fc2:	690c      	ldr	r4, [r1, #16]
 8005fc4:	429c      	cmp	r4, r3
 8005fc6:	4680      	mov	r8, r0
 8005fc8:	f300 8082 	bgt.w	80060d0 <quorem+0x114>
 8005fcc:	3c01      	subs	r4, #1
 8005fce:	f101 0714 	add.w	r7, r1, #20
 8005fd2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005fd6:	f100 0614 	add.w	r6, r0, #20
 8005fda:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005fde:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005fe2:	eb06 030e 	add.w	r3, r6, lr
 8005fe6:	3501      	adds	r5, #1
 8005fe8:	eb07 090e 	add.w	r9, r7, lr
 8005fec:	9301      	str	r3, [sp, #4]
 8005fee:	fbb0 f5f5 	udiv	r5, r0, r5
 8005ff2:	b395      	cbz	r5, 800605a <quorem+0x9e>
 8005ff4:	f04f 0a00 	mov.w	sl, #0
 8005ff8:	4638      	mov	r0, r7
 8005ffa:	46b4      	mov	ip, r6
 8005ffc:	46d3      	mov	fp, sl
 8005ffe:	f850 2b04 	ldr.w	r2, [r0], #4
 8006002:	b293      	uxth	r3, r2
 8006004:	fb05 a303 	mla	r3, r5, r3, sl
 8006008:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800600c:	b29b      	uxth	r3, r3
 800600e:	ebab 0303 	sub.w	r3, fp, r3
 8006012:	0c12      	lsrs	r2, r2, #16
 8006014:	f8bc b000 	ldrh.w	fp, [ip]
 8006018:	fb05 a202 	mla	r2, r5, r2, sl
 800601c:	fa13 f38b 	uxtah	r3, r3, fp
 8006020:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006024:	fa1f fb82 	uxth.w	fp, r2
 8006028:	f8dc 2000 	ldr.w	r2, [ip]
 800602c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006030:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006034:	b29b      	uxth	r3, r3
 8006036:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800603a:	4581      	cmp	r9, r0
 800603c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006040:	f84c 3b04 	str.w	r3, [ip], #4
 8006044:	d2db      	bcs.n	8005ffe <quorem+0x42>
 8006046:	f856 300e 	ldr.w	r3, [r6, lr]
 800604a:	b933      	cbnz	r3, 800605a <quorem+0x9e>
 800604c:	9b01      	ldr	r3, [sp, #4]
 800604e:	3b04      	subs	r3, #4
 8006050:	429e      	cmp	r6, r3
 8006052:	461a      	mov	r2, r3
 8006054:	d330      	bcc.n	80060b8 <quorem+0xfc>
 8006056:	f8c8 4010 	str.w	r4, [r8, #16]
 800605a:	4640      	mov	r0, r8
 800605c:	f001 fd95 	bl	8007b8a <__mcmp>
 8006060:	2800      	cmp	r0, #0
 8006062:	db25      	blt.n	80060b0 <quorem+0xf4>
 8006064:	3501      	adds	r5, #1
 8006066:	4630      	mov	r0, r6
 8006068:	f04f 0e00 	mov.w	lr, #0
 800606c:	f857 2b04 	ldr.w	r2, [r7], #4
 8006070:	f8d0 c000 	ldr.w	ip, [r0]
 8006074:	b293      	uxth	r3, r2
 8006076:	ebae 0303 	sub.w	r3, lr, r3
 800607a:	0c12      	lsrs	r2, r2, #16
 800607c:	fa13 f38c 	uxtah	r3, r3, ip
 8006080:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006084:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006088:	b29b      	uxth	r3, r3
 800608a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800608e:	45b9      	cmp	r9, r7
 8006090:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006094:	f840 3b04 	str.w	r3, [r0], #4
 8006098:	d2e8      	bcs.n	800606c <quorem+0xb0>
 800609a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800609e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80060a2:	b92a      	cbnz	r2, 80060b0 <quorem+0xf4>
 80060a4:	3b04      	subs	r3, #4
 80060a6:	429e      	cmp	r6, r3
 80060a8:	461a      	mov	r2, r3
 80060aa:	d30b      	bcc.n	80060c4 <quorem+0x108>
 80060ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80060b0:	4628      	mov	r0, r5
 80060b2:	b003      	add	sp, #12
 80060b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060b8:	6812      	ldr	r2, [r2, #0]
 80060ba:	3b04      	subs	r3, #4
 80060bc:	2a00      	cmp	r2, #0
 80060be:	d1ca      	bne.n	8006056 <quorem+0x9a>
 80060c0:	3c01      	subs	r4, #1
 80060c2:	e7c5      	b.n	8006050 <quorem+0x94>
 80060c4:	6812      	ldr	r2, [r2, #0]
 80060c6:	3b04      	subs	r3, #4
 80060c8:	2a00      	cmp	r2, #0
 80060ca:	d1ef      	bne.n	80060ac <quorem+0xf0>
 80060cc:	3c01      	subs	r4, #1
 80060ce:	e7ea      	b.n	80060a6 <quorem+0xea>
 80060d0:	2000      	movs	r0, #0
 80060d2:	e7ee      	b.n	80060b2 <quorem+0xf6>
 80060d4:	0000      	movs	r0, r0
	...

080060d8 <_dtoa_r>:
 80060d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060dc:	ec57 6b10 	vmov	r6, r7, d0
 80060e0:	b097      	sub	sp, #92	; 0x5c
 80060e2:	e9cd 6700 	strd	r6, r7, [sp]
 80060e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80060e8:	9107      	str	r1, [sp, #28]
 80060ea:	4604      	mov	r4, r0
 80060ec:	920a      	str	r2, [sp, #40]	; 0x28
 80060ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80060f0:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80060f2:	b93e      	cbnz	r6, 8006104 <_dtoa_r+0x2c>
 80060f4:	2010      	movs	r0, #16
 80060f6:	f001 f911 	bl	800731c <malloc>
 80060fa:	6260      	str	r0, [r4, #36]	; 0x24
 80060fc:	6046      	str	r6, [r0, #4]
 80060fe:	6086      	str	r6, [r0, #8]
 8006100:	6006      	str	r6, [r0, #0]
 8006102:	60c6      	str	r6, [r0, #12]
 8006104:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006106:	6819      	ldr	r1, [r3, #0]
 8006108:	b151      	cbz	r1, 8006120 <_dtoa_r+0x48>
 800610a:	685a      	ldr	r2, [r3, #4]
 800610c:	604a      	str	r2, [r1, #4]
 800610e:	2301      	movs	r3, #1
 8006110:	4093      	lsls	r3, r2
 8006112:	608b      	str	r3, [r1, #8]
 8006114:	4620      	mov	r0, r4
 8006116:	f001 fb63 	bl	80077e0 <_Bfree>
 800611a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800611c:	2200      	movs	r2, #0
 800611e:	601a      	str	r2, [r3, #0]
 8006120:	9b01      	ldr	r3, [sp, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	bfbf      	itttt	lt
 8006126:	2301      	movlt	r3, #1
 8006128:	602b      	strlt	r3, [r5, #0]
 800612a:	9b01      	ldrlt	r3, [sp, #4]
 800612c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006130:	bfb2      	itee	lt
 8006132:	9301      	strlt	r3, [sp, #4]
 8006134:	2300      	movge	r3, #0
 8006136:	602b      	strge	r3, [r5, #0]
 8006138:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800613c:	4ba8      	ldr	r3, [pc, #672]	; (80063e0 <_dtoa_r+0x308>)
 800613e:	ea33 0308 	bics.w	r3, r3, r8
 8006142:	d11b      	bne.n	800617c <_dtoa_r+0xa4>
 8006144:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006146:	f242 730f 	movw	r3, #9999	; 0x270f
 800614a:	6013      	str	r3, [r2, #0]
 800614c:	9b00      	ldr	r3, [sp, #0]
 800614e:	b923      	cbnz	r3, 800615a <_dtoa_r+0x82>
 8006150:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006154:	2800      	cmp	r0, #0
 8006156:	f000 8578 	beq.w	8006c4a <_dtoa_r+0xb72>
 800615a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800615c:	b953      	cbnz	r3, 8006174 <_dtoa_r+0x9c>
 800615e:	4ba1      	ldr	r3, [pc, #644]	; (80063e4 <_dtoa_r+0x30c>)
 8006160:	e021      	b.n	80061a6 <_dtoa_r+0xce>
 8006162:	4ba1      	ldr	r3, [pc, #644]	; (80063e8 <_dtoa_r+0x310>)
 8006164:	9302      	str	r3, [sp, #8]
 8006166:	3308      	adds	r3, #8
 8006168:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800616a:	6013      	str	r3, [r2, #0]
 800616c:	9802      	ldr	r0, [sp, #8]
 800616e:	b017      	add	sp, #92	; 0x5c
 8006170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006174:	4b9b      	ldr	r3, [pc, #620]	; (80063e4 <_dtoa_r+0x30c>)
 8006176:	9302      	str	r3, [sp, #8]
 8006178:	3303      	adds	r3, #3
 800617a:	e7f5      	b.n	8006168 <_dtoa_r+0x90>
 800617c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006180:	2200      	movs	r2, #0
 8006182:	2300      	movs	r3, #0
 8006184:	4630      	mov	r0, r6
 8006186:	4639      	mov	r1, r7
 8006188:	f7fa fc9a 	bl	8000ac0 <__aeabi_dcmpeq>
 800618c:	4681      	mov	r9, r0
 800618e:	b160      	cbz	r0, 80061aa <_dtoa_r+0xd2>
 8006190:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006192:	2301      	movs	r3, #1
 8006194:	6013      	str	r3, [r2, #0]
 8006196:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006198:	2b00      	cmp	r3, #0
 800619a:	f000 8553 	beq.w	8006c44 <_dtoa_r+0xb6c>
 800619e:	4b93      	ldr	r3, [pc, #588]	; (80063ec <_dtoa_r+0x314>)
 80061a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80061a2:	6013      	str	r3, [r2, #0]
 80061a4:	3b01      	subs	r3, #1
 80061a6:	9302      	str	r3, [sp, #8]
 80061a8:	e7e0      	b.n	800616c <_dtoa_r+0x94>
 80061aa:	aa14      	add	r2, sp, #80	; 0x50
 80061ac:	a915      	add	r1, sp, #84	; 0x54
 80061ae:	ec47 6b10 	vmov	d0, r6, r7
 80061b2:	4620      	mov	r0, r4
 80061b4:	f001 fd61 	bl	8007c7a <__d2b>
 80061b8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80061bc:	4682      	mov	sl, r0
 80061be:	2d00      	cmp	r5, #0
 80061c0:	d07e      	beq.n	80062c0 <_dtoa_r+0x1e8>
 80061c2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80061c6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80061ca:	4630      	mov	r0, r6
 80061cc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80061d0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80061d4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80061d8:	2200      	movs	r2, #0
 80061da:	4b85      	ldr	r3, [pc, #532]	; (80063f0 <_dtoa_r+0x318>)
 80061dc:	f7fa f854 	bl	8000288 <__aeabi_dsub>
 80061e0:	a379      	add	r3, pc, #484	; (adr r3, 80063c8 <_dtoa_r+0x2f0>)
 80061e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061e6:	f7fa fa03 	bl	80005f0 <__aeabi_dmul>
 80061ea:	a379      	add	r3, pc, #484	; (adr r3, 80063d0 <_dtoa_r+0x2f8>)
 80061ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061f0:	f7fa f84c 	bl	800028c <__adddf3>
 80061f4:	4606      	mov	r6, r0
 80061f6:	4628      	mov	r0, r5
 80061f8:	460f      	mov	r7, r1
 80061fa:	f7fa f993 	bl	8000524 <__aeabi_i2d>
 80061fe:	a376      	add	r3, pc, #472	; (adr r3, 80063d8 <_dtoa_r+0x300>)
 8006200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006204:	f7fa f9f4 	bl	80005f0 <__aeabi_dmul>
 8006208:	4602      	mov	r2, r0
 800620a:	460b      	mov	r3, r1
 800620c:	4630      	mov	r0, r6
 800620e:	4639      	mov	r1, r7
 8006210:	f7fa f83c 	bl	800028c <__adddf3>
 8006214:	4606      	mov	r6, r0
 8006216:	460f      	mov	r7, r1
 8006218:	f7fa fc9a 	bl	8000b50 <__aeabi_d2iz>
 800621c:	2200      	movs	r2, #0
 800621e:	4683      	mov	fp, r0
 8006220:	2300      	movs	r3, #0
 8006222:	4630      	mov	r0, r6
 8006224:	4639      	mov	r1, r7
 8006226:	f7fa fc55 	bl	8000ad4 <__aeabi_dcmplt>
 800622a:	b158      	cbz	r0, 8006244 <_dtoa_r+0x16c>
 800622c:	4658      	mov	r0, fp
 800622e:	f7fa f979 	bl	8000524 <__aeabi_i2d>
 8006232:	4602      	mov	r2, r0
 8006234:	460b      	mov	r3, r1
 8006236:	4630      	mov	r0, r6
 8006238:	4639      	mov	r1, r7
 800623a:	f7fa fc41 	bl	8000ac0 <__aeabi_dcmpeq>
 800623e:	b908      	cbnz	r0, 8006244 <_dtoa_r+0x16c>
 8006240:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006244:	f1bb 0f16 	cmp.w	fp, #22
 8006248:	d859      	bhi.n	80062fe <_dtoa_r+0x226>
 800624a:	496a      	ldr	r1, [pc, #424]	; (80063f4 <_dtoa_r+0x31c>)
 800624c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006250:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006254:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006258:	f7fa fc5a 	bl	8000b10 <__aeabi_dcmpgt>
 800625c:	2800      	cmp	r0, #0
 800625e:	d050      	beq.n	8006302 <_dtoa_r+0x22a>
 8006260:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006264:	2300      	movs	r3, #0
 8006266:	930e      	str	r3, [sp, #56]	; 0x38
 8006268:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800626a:	1b5d      	subs	r5, r3, r5
 800626c:	1e6b      	subs	r3, r5, #1
 800626e:	9306      	str	r3, [sp, #24]
 8006270:	bf45      	ittet	mi
 8006272:	f1c5 0301 	rsbmi	r3, r5, #1
 8006276:	9305      	strmi	r3, [sp, #20]
 8006278:	2300      	movpl	r3, #0
 800627a:	2300      	movmi	r3, #0
 800627c:	bf4c      	ite	mi
 800627e:	9306      	strmi	r3, [sp, #24]
 8006280:	9305      	strpl	r3, [sp, #20]
 8006282:	f1bb 0f00 	cmp.w	fp, #0
 8006286:	db3e      	blt.n	8006306 <_dtoa_r+0x22e>
 8006288:	9b06      	ldr	r3, [sp, #24]
 800628a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800628e:	445b      	add	r3, fp
 8006290:	9306      	str	r3, [sp, #24]
 8006292:	2300      	movs	r3, #0
 8006294:	9308      	str	r3, [sp, #32]
 8006296:	9b07      	ldr	r3, [sp, #28]
 8006298:	2b09      	cmp	r3, #9
 800629a:	f200 80af 	bhi.w	80063fc <_dtoa_r+0x324>
 800629e:	2b05      	cmp	r3, #5
 80062a0:	bfc4      	itt	gt
 80062a2:	3b04      	subgt	r3, #4
 80062a4:	9307      	strgt	r3, [sp, #28]
 80062a6:	9b07      	ldr	r3, [sp, #28]
 80062a8:	f1a3 0302 	sub.w	r3, r3, #2
 80062ac:	bfcc      	ite	gt
 80062ae:	2600      	movgt	r6, #0
 80062b0:	2601      	movle	r6, #1
 80062b2:	2b03      	cmp	r3, #3
 80062b4:	f200 80ae 	bhi.w	8006414 <_dtoa_r+0x33c>
 80062b8:	e8df f003 	tbb	[pc, r3]
 80062bc:	772f8482 	.word	0x772f8482
 80062c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80062c2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80062c4:	441d      	add	r5, r3
 80062c6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80062ca:	2b20      	cmp	r3, #32
 80062cc:	dd11      	ble.n	80062f2 <_dtoa_r+0x21a>
 80062ce:	9a00      	ldr	r2, [sp, #0]
 80062d0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80062d4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80062d8:	fa22 f000 	lsr.w	r0, r2, r0
 80062dc:	fa08 f303 	lsl.w	r3, r8, r3
 80062e0:	4318      	orrs	r0, r3
 80062e2:	f7fa f90f 	bl	8000504 <__aeabi_ui2d>
 80062e6:	2301      	movs	r3, #1
 80062e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80062ec:	3d01      	subs	r5, #1
 80062ee:	9312      	str	r3, [sp, #72]	; 0x48
 80062f0:	e772      	b.n	80061d8 <_dtoa_r+0x100>
 80062f2:	f1c3 0020 	rsb	r0, r3, #32
 80062f6:	9b00      	ldr	r3, [sp, #0]
 80062f8:	fa03 f000 	lsl.w	r0, r3, r0
 80062fc:	e7f1      	b.n	80062e2 <_dtoa_r+0x20a>
 80062fe:	2301      	movs	r3, #1
 8006300:	e7b1      	b.n	8006266 <_dtoa_r+0x18e>
 8006302:	900e      	str	r0, [sp, #56]	; 0x38
 8006304:	e7b0      	b.n	8006268 <_dtoa_r+0x190>
 8006306:	9b05      	ldr	r3, [sp, #20]
 8006308:	eba3 030b 	sub.w	r3, r3, fp
 800630c:	9305      	str	r3, [sp, #20]
 800630e:	f1cb 0300 	rsb	r3, fp, #0
 8006312:	9308      	str	r3, [sp, #32]
 8006314:	2300      	movs	r3, #0
 8006316:	930b      	str	r3, [sp, #44]	; 0x2c
 8006318:	e7bd      	b.n	8006296 <_dtoa_r+0x1be>
 800631a:	2301      	movs	r3, #1
 800631c:	9309      	str	r3, [sp, #36]	; 0x24
 800631e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006320:	2b00      	cmp	r3, #0
 8006322:	dd7a      	ble.n	800641a <_dtoa_r+0x342>
 8006324:	9304      	str	r3, [sp, #16]
 8006326:	9303      	str	r3, [sp, #12]
 8006328:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800632a:	2200      	movs	r2, #0
 800632c:	606a      	str	r2, [r5, #4]
 800632e:	2104      	movs	r1, #4
 8006330:	f101 0214 	add.w	r2, r1, #20
 8006334:	429a      	cmp	r2, r3
 8006336:	d975      	bls.n	8006424 <_dtoa_r+0x34c>
 8006338:	6869      	ldr	r1, [r5, #4]
 800633a:	4620      	mov	r0, r4
 800633c:	f001 fa1c 	bl	8007778 <_Balloc>
 8006340:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006342:	6028      	str	r0, [r5, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	9302      	str	r3, [sp, #8]
 8006348:	9b03      	ldr	r3, [sp, #12]
 800634a:	2b0e      	cmp	r3, #14
 800634c:	f200 80e5 	bhi.w	800651a <_dtoa_r+0x442>
 8006350:	2e00      	cmp	r6, #0
 8006352:	f000 80e2 	beq.w	800651a <_dtoa_r+0x442>
 8006356:	ed9d 7b00 	vldr	d7, [sp]
 800635a:	f1bb 0f00 	cmp.w	fp, #0
 800635e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8006362:	dd74      	ble.n	800644e <_dtoa_r+0x376>
 8006364:	4a23      	ldr	r2, [pc, #140]	; (80063f4 <_dtoa_r+0x31c>)
 8006366:	f00b 030f 	and.w	r3, fp, #15
 800636a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800636e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006372:	06f0      	lsls	r0, r6, #27
 8006374:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006378:	d559      	bpl.n	800642e <_dtoa_r+0x356>
 800637a:	4b1f      	ldr	r3, [pc, #124]	; (80063f8 <_dtoa_r+0x320>)
 800637c:	ec51 0b17 	vmov	r0, r1, d7
 8006380:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006384:	f7fa fa5e 	bl	8000844 <__aeabi_ddiv>
 8006388:	e9cd 0100 	strd	r0, r1, [sp]
 800638c:	f006 060f 	and.w	r6, r6, #15
 8006390:	2503      	movs	r5, #3
 8006392:	4f19      	ldr	r7, [pc, #100]	; (80063f8 <_dtoa_r+0x320>)
 8006394:	2e00      	cmp	r6, #0
 8006396:	d14c      	bne.n	8006432 <_dtoa_r+0x35a>
 8006398:	4642      	mov	r2, r8
 800639a:	464b      	mov	r3, r9
 800639c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80063a0:	f7fa fa50 	bl	8000844 <__aeabi_ddiv>
 80063a4:	e9cd 0100 	strd	r0, r1, [sp]
 80063a8:	e06a      	b.n	8006480 <_dtoa_r+0x3a8>
 80063aa:	2301      	movs	r3, #1
 80063ac:	9309      	str	r3, [sp, #36]	; 0x24
 80063ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063b0:	445b      	add	r3, fp
 80063b2:	9304      	str	r3, [sp, #16]
 80063b4:	3301      	adds	r3, #1
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	9303      	str	r3, [sp, #12]
 80063ba:	bfb8      	it	lt
 80063bc:	2301      	movlt	r3, #1
 80063be:	e7b3      	b.n	8006328 <_dtoa_r+0x250>
 80063c0:	2300      	movs	r3, #0
 80063c2:	e7ab      	b.n	800631c <_dtoa_r+0x244>
 80063c4:	2300      	movs	r3, #0
 80063c6:	e7f1      	b.n	80063ac <_dtoa_r+0x2d4>
 80063c8:	636f4361 	.word	0x636f4361
 80063cc:	3fd287a7 	.word	0x3fd287a7
 80063d0:	8b60c8b3 	.word	0x8b60c8b3
 80063d4:	3fc68a28 	.word	0x3fc68a28
 80063d8:	509f79fb 	.word	0x509f79fb
 80063dc:	3fd34413 	.word	0x3fd34413
 80063e0:	7ff00000 	.word	0x7ff00000
 80063e4:	0800899d 	.word	0x0800899d
 80063e8:	08008994 	.word	0x08008994
 80063ec:	08008973 	.word	0x08008973
 80063f0:	3ff80000 	.word	0x3ff80000
 80063f4:	08008a30 	.word	0x08008a30
 80063f8:	08008a08 	.word	0x08008a08
 80063fc:	2601      	movs	r6, #1
 80063fe:	2300      	movs	r3, #0
 8006400:	9307      	str	r3, [sp, #28]
 8006402:	9609      	str	r6, [sp, #36]	; 0x24
 8006404:	f04f 33ff 	mov.w	r3, #4294967295
 8006408:	9304      	str	r3, [sp, #16]
 800640a:	9303      	str	r3, [sp, #12]
 800640c:	2200      	movs	r2, #0
 800640e:	2312      	movs	r3, #18
 8006410:	920a      	str	r2, [sp, #40]	; 0x28
 8006412:	e789      	b.n	8006328 <_dtoa_r+0x250>
 8006414:	2301      	movs	r3, #1
 8006416:	9309      	str	r3, [sp, #36]	; 0x24
 8006418:	e7f4      	b.n	8006404 <_dtoa_r+0x32c>
 800641a:	2301      	movs	r3, #1
 800641c:	9304      	str	r3, [sp, #16]
 800641e:	9303      	str	r3, [sp, #12]
 8006420:	461a      	mov	r2, r3
 8006422:	e7f5      	b.n	8006410 <_dtoa_r+0x338>
 8006424:	686a      	ldr	r2, [r5, #4]
 8006426:	3201      	adds	r2, #1
 8006428:	606a      	str	r2, [r5, #4]
 800642a:	0049      	lsls	r1, r1, #1
 800642c:	e780      	b.n	8006330 <_dtoa_r+0x258>
 800642e:	2502      	movs	r5, #2
 8006430:	e7af      	b.n	8006392 <_dtoa_r+0x2ba>
 8006432:	07f1      	lsls	r1, r6, #31
 8006434:	d508      	bpl.n	8006448 <_dtoa_r+0x370>
 8006436:	4640      	mov	r0, r8
 8006438:	4649      	mov	r1, r9
 800643a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800643e:	f7fa f8d7 	bl	80005f0 <__aeabi_dmul>
 8006442:	3501      	adds	r5, #1
 8006444:	4680      	mov	r8, r0
 8006446:	4689      	mov	r9, r1
 8006448:	1076      	asrs	r6, r6, #1
 800644a:	3708      	adds	r7, #8
 800644c:	e7a2      	b.n	8006394 <_dtoa_r+0x2bc>
 800644e:	f000 809d 	beq.w	800658c <_dtoa_r+0x4b4>
 8006452:	f1cb 0600 	rsb	r6, fp, #0
 8006456:	4b9f      	ldr	r3, [pc, #636]	; (80066d4 <_dtoa_r+0x5fc>)
 8006458:	4f9f      	ldr	r7, [pc, #636]	; (80066d8 <_dtoa_r+0x600>)
 800645a:	f006 020f 	and.w	r2, r6, #15
 800645e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006466:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800646a:	f7fa f8c1 	bl	80005f0 <__aeabi_dmul>
 800646e:	e9cd 0100 	strd	r0, r1, [sp]
 8006472:	1136      	asrs	r6, r6, #4
 8006474:	2300      	movs	r3, #0
 8006476:	2502      	movs	r5, #2
 8006478:	2e00      	cmp	r6, #0
 800647a:	d17c      	bne.n	8006576 <_dtoa_r+0x49e>
 800647c:	2b00      	cmp	r3, #0
 800647e:	d191      	bne.n	80063a4 <_dtoa_r+0x2cc>
 8006480:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006482:	2b00      	cmp	r3, #0
 8006484:	f000 8084 	beq.w	8006590 <_dtoa_r+0x4b8>
 8006488:	e9dd 8900 	ldrd	r8, r9, [sp]
 800648c:	2200      	movs	r2, #0
 800648e:	4b93      	ldr	r3, [pc, #588]	; (80066dc <_dtoa_r+0x604>)
 8006490:	4640      	mov	r0, r8
 8006492:	4649      	mov	r1, r9
 8006494:	f7fa fb1e 	bl	8000ad4 <__aeabi_dcmplt>
 8006498:	2800      	cmp	r0, #0
 800649a:	d079      	beq.n	8006590 <_dtoa_r+0x4b8>
 800649c:	9b03      	ldr	r3, [sp, #12]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d076      	beq.n	8006590 <_dtoa_r+0x4b8>
 80064a2:	9b04      	ldr	r3, [sp, #16]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	dd34      	ble.n	8006512 <_dtoa_r+0x43a>
 80064a8:	2200      	movs	r2, #0
 80064aa:	4b8d      	ldr	r3, [pc, #564]	; (80066e0 <_dtoa_r+0x608>)
 80064ac:	4640      	mov	r0, r8
 80064ae:	4649      	mov	r1, r9
 80064b0:	f7fa f89e 	bl	80005f0 <__aeabi_dmul>
 80064b4:	e9cd 0100 	strd	r0, r1, [sp]
 80064b8:	9e04      	ldr	r6, [sp, #16]
 80064ba:	f10b 37ff 	add.w	r7, fp, #4294967295
 80064be:	3501      	adds	r5, #1
 80064c0:	4628      	mov	r0, r5
 80064c2:	f7fa f82f 	bl	8000524 <__aeabi_i2d>
 80064c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80064ca:	f7fa f891 	bl	80005f0 <__aeabi_dmul>
 80064ce:	2200      	movs	r2, #0
 80064d0:	4b84      	ldr	r3, [pc, #528]	; (80066e4 <_dtoa_r+0x60c>)
 80064d2:	f7f9 fedb 	bl	800028c <__adddf3>
 80064d6:	4680      	mov	r8, r0
 80064d8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80064dc:	2e00      	cmp	r6, #0
 80064de:	d15a      	bne.n	8006596 <_dtoa_r+0x4be>
 80064e0:	2200      	movs	r2, #0
 80064e2:	4b81      	ldr	r3, [pc, #516]	; (80066e8 <_dtoa_r+0x610>)
 80064e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80064e8:	f7f9 fece 	bl	8000288 <__aeabi_dsub>
 80064ec:	4642      	mov	r2, r8
 80064ee:	464b      	mov	r3, r9
 80064f0:	e9cd 0100 	strd	r0, r1, [sp]
 80064f4:	f7fa fb0c 	bl	8000b10 <__aeabi_dcmpgt>
 80064f8:	2800      	cmp	r0, #0
 80064fa:	f040 829b 	bne.w	8006a34 <_dtoa_r+0x95c>
 80064fe:	4642      	mov	r2, r8
 8006500:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006504:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006508:	f7fa fae4 	bl	8000ad4 <__aeabi_dcmplt>
 800650c:	2800      	cmp	r0, #0
 800650e:	f040 828f 	bne.w	8006a30 <_dtoa_r+0x958>
 8006512:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006516:	e9cd 2300 	strd	r2, r3, [sp]
 800651a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800651c:	2b00      	cmp	r3, #0
 800651e:	f2c0 8150 	blt.w	80067c2 <_dtoa_r+0x6ea>
 8006522:	f1bb 0f0e 	cmp.w	fp, #14
 8006526:	f300 814c 	bgt.w	80067c2 <_dtoa_r+0x6ea>
 800652a:	4b6a      	ldr	r3, [pc, #424]	; (80066d4 <_dtoa_r+0x5fc>)
 800652c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006530:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006536:	2b00      	cmp	r3, #0
 8006538:	f280 80da 	bge.w	80066f0 <_dtoa_r+0x618>
 800653c:	9b03      	ldr	r3, [sp, #12]
 800653e:	2b00      	cmp	r3, #0
 8006540:	f300 80d6 	bgt.w	80066f0 <_dtoa_r+0x618>
 8006544:	f040 8273 	bne.w	8006a2e <_dtoa_r+0x956>
 8006548:	2200      	movs	r2, #0
 800654a:	4b67      	ldr	r3, [pc, #412]	; (80066e8 <_dtoa_r+0x610>)
 800654c:	4640      	mov	r0, r8
 800654e:	4649      	mov	r1, r9
 8006550:	f7fa f84e 	bl	80005f0 <__aeabi_dmul>
 8006554:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006558:	f7fa fad0 	bl	8000afc <__aeabi_dcmpge>
 800655c:	9e03      	ldr	r6, [sp, #12]
 800655e:	4637      	mov	r7, r6
 8006560:	2800      	cmp	r0, #0
 8006562:	f040 824a 	bne.w	80069fa <_dtoa_r+0x922>
 8006566:	9b02      	ldr	r3, [sp, #8]
 8006568:	9a02      	ldr	r2, [sp, #8]
 800656a:	1c5d      	adds	r5, r3, #1
 800656c:	2331      	movs	r3, #49	; 0x31
 800656e:	7013      	strb	r3, [r2, #0]
 8006570:	f10b 0b01 	add.w	fp, fp, #1
 8006574:	e245      	b.n	8006a02 <_dtoa_r+0x92a>
 8006576:	07f2      	lsls	r2, r6, #31
 8006578:	d505      	bpl.n	8006586 <_dtoa_r+0x4ae>
 800657a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800657e:	f7fa f837 	bl	80005f0 <__aeabi_dmul>
 8006582:	3501      	adds	r5, #1
 8006584:	2301      	movs	r3, #1
 8006586:	1076      	asrs	r6, r6, #1
 8006588:	3708      	adds	r7, #8
 800658a:	e775      	b.n	8006478 <_dtoa_r+0x3a0>
 800658c:	2502      	movs	r5, #2
 800658e:	e777      	b.n	8006480 <_dtoa_r+0x3a8>
 8006590:	465f      	mov	r7, fp
 8006592:	9e03      	ldr	r6, [sp, #12]
 8006594:	e794      	b.n	80064c0 <_dtoa_r+0x3e8>
 8006596:	9a02      	ldr	r2, [sp, #8]
 8006598:	4b4e      	ldr	r3, [pc, #312]	; (80066d4 <_dtoa_r+0x5fc>)
 800659a:	4432      	add	r2, r6
 800659c:	9213      	str	r2, [sp, #76]	; 0x4c
 800659e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80065a0:	1e71      	subs	r1, r6, #1
 80065a2:	2a00      	cmp	r2, #0
 80065a4:	d048      	beq.n	8006638 <_dtoa_r+0x560>
 80065a6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80065aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065ae:	2000      	movs	r0, #0
 80065b0:	494e      	ldr	r1, [pc, #312]	; (80066ec <_dtoa_r+0x614>)
 80065b2:	f7fa f947 	bl	8000844 <__aeabi_ddiv>
 80065b6:	4642      	mov	r2, r8
 80065b8:	464b      	mov	r3, r9
 80065ba:	f7f9 fe65 	bl	8000288 <__aeabi_dsub>
 80065be:	9d02      	ldr	r5, [sp, #8]
 80065c0:	4680      	mov	r8, r0
 80065c2:	4689      	mov	r9, r1
 80065c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80065c8:	f7fa fac2 	bl	8000b50 <__aeabi_d2iz>
 80065cc:	4606      	mov	r6, r0
 80065ce:	f7f9 ffa9 	bl	8000524 <__aeabi_i2d>
 80065d2:	4602      	mov	r2, r0
 80065d4:	460b      	mov	r3, r1
 80065d6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80065da:	f7f9 fe55 	bl	8000288 <__aeabi_dsub>
 80065de:	3630      	adds	r6, #48	; 0x30
 80065e0:	f805 6b01 	strb.w	r6, [r5], #1
 80065e4:	4642      	mov	r2, r8
 80065e6:	464b      	mov	r3, r9
 80065e8:	e9cd 0100 	strd	r0, r1, [sp]
 80065ec:	f7fa fa72 	bl	8000ad4 <__aeabi_dcmplt>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d165      	bne.n	80066c0 <_dtoa_r+0x5e8>
 80065f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80065f8:	2000      	movs	r0, #0
 80065fa:	4938      	ldr	r1, [pc, #224]	; (80066dc <_dtoa_r+0x604>)
 80065fc:	f7f9 fe44 	bl	8000288 <__aeabi_dsub>
 8006600:	4642      	mov	r2, r8
 8006602:	464b      	mov	r3, r9
 8006604:	f7fa fa66 	bl	8000ad4 <__aeabi_dcmplt>
 8006608:	2800      	cmp	r0, #0
 800660a:	f040 80ba 	bne.w	8006782 <_dtoa_r+0x6aa>
 800660e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006610:	429d      	cmp	r5, r3
 8006612:	f43f af7e 	beq.w	8006512 <_dtoa_r+0x43a>
 8006616:	2200      	movs	r2, #0
 8006618:	4b31      	ldr	r3, [pc, #196]	; (80066e0 <_dtoa_r+0x608>)
 800661a:	4640      	mov	r0, r8
 800661c:	4649      	mov	r1, r9
 800661e:	f7f9 ffe7 	bl	80005f0 <__aeabi_dmul>
 8006622:	2200      	movs	r2, #0
 8006624:	4680      	mov	r8, r0
 8006626:	4689      	mov	r9, r1
 8006628:	4b2d      	ldr	r3, [pc, #180]	; (80066e0 <_dtoa_r+0x608>)
 800662a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800662e:	f7f9 ffdf 	bl	80005f0 <__aeabi_dmul>
 8006632:	e9cd 0100 	strd	r0, r1, [sp]
 8006636:	e7c5      	b.n	80065c4 <_dtoa_r+0x4ec>
 8006638:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800663c:	4642      	mov	r2, r8
 800663e:	464b      	mov	r3, r9
 8006640:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006644:	f7f9 ffd4 	bl	80005f0 <__aeabi_dmul>
 8006648:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800664c:	9d02      	ldr	r5, [sp, #8]
 800664e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006652:	f7fa fa7d 	bl	8000b50 <__aeabi_d2iz>
 8006656:	4606      	mov	r6, r0
 8006658:	f7f9 ff64 	bl	8000524 <__aeabi_i2d>
 800665c:	3630      	adds	r6, #48	; 0x30
 800665e:	4602      	mov	r2, r0
 8006660:	460b      	mov	r3, r1
 8006662:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006666:	f7f9 fe0f 	bl	8000288 <__aeabi_dsub>
 800666a:	f805 6b01 	strb.w	r6, [r5], #1
 800666e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006670:	42ab      	cmp	r3, r5
 8006672:	4680      	mov	r8, r0
 8006674:	4689      	mov	r9, r1
 8006676:	f04f 0200 	mov.w	r2, #0
 800667a:	d125      	bne.n	80066c8 <_dtoa_r+0x5f0>
 800667c:	4b1b      	ldr	r3, [pc, #108]	; (80066ec <_dtoa_r+0x614>)
 800667e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006682:	f7f9 fe03 	bl	800028c <__adddf3>
 8006686:	4602      	mov	r2, r0
 8006688:	460b      	mov	r3, r1
 800668a:	4640      	mov	r0, r8
 800668c:	4649      	mov	r1, r9
 800668e:	f7fa fa3f 	bl	8000b10 <__aeabi_dcmpgt>
 8006692:	2800      	cmp	r0, #0
 8006694:	d175      	bne.n	8006782 <_dtoa_r+0x6aa>
 8006696:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800669a:	2000      	movs	r0, #0
 800669c:	4913      	ldr	r1, [pc, #76]	; (80066ec <_dtoa_r+0x614>)
 800669e:	f7f9 fdf3 	bl	8000288 <__aeabi_dsub>
 80066a2:	4602      	mov	r2, r0
 80066a4:	460b      	mov	r3, r1
 80066a6:	4640      	mov	r0, r8
 80066a8:	4649      	mov	r1, r9
 80066aa:	f7fa fa13 	bl	8000ad4 <__aeabi_dcmplt>
 80066ae:	2800      	cmp	r0, #0
 80066b0:	f43f af2f 	beq.w	8006512 <_dtoa_r+0x43a>
 80066b4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80066b8:	2b30      	cmp	r3, #48	; 0x30
 80066ba:	f105 32ff 	add.w	r2, r5, #4294967295
 80066be:	d001      	beq.n	80066c4 <_dtoa_r+0x5ec>
 80066c0:	46bb      	mov	fp, r7
 80066c2:	e04d      	b.n	8006760 <_dtoa_r+0x688>
 80066c4:	4615      	mov	r5, r2
 80066c6:	e7f5      	b.n	80066b4 <_dtoa_r+0x5dc>
 80066c8:	4b05      	ldr	r3, [pc, #20]	; (80066e0 <_dtoa_r+0x608>)
 80066ca:	f7f9 ff91 	bl	80005f0 <__aeabi_dmul>
 80066ce:	e9cd 0100 	strd	r0, r1, [sp]
 80066d2:	e7bc      	b.n	800664e <_dtoa_r+0x576>
 80066d4:	08008a30 	.word	0x08008a30
 80066d8:	08008a08 	.word	0x08008a08
 80066dc:	3ff00000 	.word	0x3ff00000
 80066e0:	40240000 	.word	0x40240000
 80066e4:	401c0000 	.word	0x401c0000
 80066e8:	40140000 	.word	0x40140000
 80066ec:	3fe00000 	.word	0x3fe00000
 80066f0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80066f4:	9d02      	ldr	r5, [sp, #8]
 80066f6:	4642      	mov	r2, r8
 80066f8:	464b      	mov	r3, r9
 80066fa:	4630      	mov	r0, r6
 80066fc:	4639      	mov	r1, r7
 80066fe:	f7fa f8a1 	bl	8000844 <__aeabi_ddiv>
 8006702:	f7fa fa25 	bl	8000b50 <__aeabi_d2iz>
 8006706:	9000      	str	r0, [sp, #0]
 8006708:	f7f9 ff0c 	bl	8000524 <__aeabi_i2d>
 800670c:	4642      	mov	r2, r8
 800670e:	464b      	mov	r3, r9
 8006710:	f7f9 ff6e 	bl	80005f0 <__aeabi_dmul>
 8006714:	4602      	mov	r2, r0
 8006716:	460b      	mov	r3, r1
 8006718:	4630      	mov	r0, r6
 800671a:	4639      	mov	r1, r7
 800671c:	f7f9 fdb4 	bl	8000288 <__aeabi_dsub>
 8006720:	9e00      	ldr	r6, [sp, #0]
 8006722:	9f03      	ldr	r7, [sp, #12]
 8006724:	3630      	adds	r6, #48	; 0x30
 8006726:	f805 6b01 	strb.w	r6, [r5], #1
 800672a:	9e02      	ldr	r6, [sp, #8]
 800672c:	1bae      	subs	r6, r5, r6
 800672e:	42b7      	cmp	r7, r6
 8006730:	4602      	mov	r2, r0
 8006732:	460b      	mov	r3, r1
 8006734:	d138      	bne.n	80067a8 <_dtoa_r+0x6d0>
 8006736:	f7f9 fda9 	bl	800028c <__adddf3>
 800673a:	4606      	mov	r6, r0
 800673c:	460f      	mov	r7, r1
 800673e:	4602      	mov	r2, r0
 8006740:	460b      	mov	r3, r1
 8006742:	4640      	mov	r0, r8
 8006744:	4649      	mov	r1, r9
 8006746:	f7fa f9c5 	bl	8000ad4 <__aeabi_dcmplt>
 800674a:	b9c8      	cbnz	r0, 8006780 <_dtoa_r+0x6a8>
 800674c:	4632      	mov	r2, r6
 800674e:	463b      	mov	r3, r7
 8006750:	4640      	mov	r0, r8
 8006752:	4649      	mov	r1, r9
 8006754:	f7fa f9b4 	bl	8000ac0 <__aeabi_dcmpeq>
 8006758:	b110      	cbz	r0, 8006760 <_dtoa_r+0x688>
 800675a:	9b00      	ldr	r3, [sp, #0]
 800675c:	07db      	lsls	r3, r3, #31
 800675e:	d40f      	bmi.n	8006780 <_dtoa_r+0x6a8>
 8006760:	4651      	mov	r1, sl
 8006762:	4620      	mov	r0, r4
 8006764:	f001 f83c 	bl	80077e0 <_Bfree>
 8006768:	2300      	movs	r3, #0
 800676a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800676c:	702b      	strb	r3, [r5, #0]
 800676e:	f10b 0301 	add.w	r3, fp, #1
 8006772:	6013      	str	r3, [r2, #0]
 8006774:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006776:	2b00      	cmp	r3, #0
 8006778:	f43f acf8 	beq.w	800616c <_dtoa_r+0x94>
 800677c:	601d      	str	r5, [r3, #0]
 800677e:	e4f5      	b.n	800616c <_dtoa_r+0x94>
 8006780:	465f      	mov	r7, fp
 8006782:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006786:	2a39      	cmp	r2, #57	; 0x39
 8006788:	f105 33ff 	add.w	r3, r5, #4294967295
 800678c:	d106      	bne.n	800679c <_dtoa_r+0x6c4>
 800678e:	9a02      	ldr	r2, [sp, #8]
 8006790:	429a      	cmp	r2, r3
 8006792:	d107      	bne.n	80067a4 <_dtoa_r+0x6cc>
 8006794:	2330      	movs	r3, #48	; 0x30
 8006796:	7013      	strb	r3, [r2, #0]
 8006798:	3701      	adds	r7, #1
 800679a:	4613      	mov	r3, r2
 800679c:	781a      	ldrb	r2, [r3, #0]
 800679e:	3201      	adds	r2, #1
 80067a0:	701a      	strb	r2, [r3, #0]
 80067a2:	e78d      	b.n	80066c0 <_dtoa_r+0x5e8>
 80067a4:	461d      	mov	r5, r3
 80067a6:	e7ec      	b.n	8006782 <_dtoa_r+0x6aa>
 80067a8:	2200      	movs	r2, #0
 80067aa:	4ba4      	ldr	r3, [pc, #656]	; (8006a3c <_dtoa_r+0x964>)
 80067ac:	f7f9 ff20 	bl	80005f0 <__aeabi_dmul>
 80067b0:	2200      	movs	r2, #0
 80067b2:	2300      	movs	r3, #0
 80067b4:	4606      	mov	r6, r0
 80067b6:	460f      	mov	r7, r1
 80067b8:	f7fa f982 	bl	8000ac0 <__aeabi_dcmpeq>
 80067bc:	2800      	cmp	r0, #0
 80067be:	d09a      	beq.n	80066f6 <_dtoa_r+0x61e>
 80067c0:	e7ce      	b.n	8006760 <_dtoa_r+0x688>
 80067c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80067c4:	2a00      	cmp	r2, #0
 80067c6:	f000 80cd 	beq.w	8006964 <_dtoa_r+0x88c>
 80067ca:	9a07      	ldr	r2, [sp, #28]
 80067cc:	2a01      	cmp	r2, #1
 80067ce:	f300 80af 	bgt.w	8006930 <_dtoa_r+0x858>
 80067d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067d4:	2a00      	cmp	r2, #0
 80067d6:	f000 80a7 	beq.w	8006928 <_dtoa_r+0x850>
 80067da:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80067de:	9e08      	ldr	r6, [sp, #32]
 80067e0:	9d05      	ldr	r5, [sp, #20]
 80067e2:	9a05      	ldr	r2, [sp, #20]
 80067e4:	441a      	add	r2, r3
 80067e6:	9205      	str	r2, [sp, #20]
 80067e8:	9a06      	ldr	r2, [sp, #24]
 80067ea:	2101      	movs	r1, #1
 80067ec:	441a      	add	r2, r3
 80067ee:	4620      	mov	r0, r4
 80067f0:	9206      	str	r2, [sp, #24]
 80067f2:	f001 f895 	bl	8007920 <__i2b>
 80067f6:	4607      	mov	r7, r0
 80067f8:	2d00      	cmp	r5, #0
 80067fa:	dd0c      	ble.n	8006816 <_dtoa_r+0x73e>
 80067fc:	9b06      	ldr	r3, [sp, #24]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	dd09      	ble.n	8006816 <_dtoa_r+0x73e>
 8006802:	42ab      	cmp	r3, r5
 8006804:	9a05      	ldr	r2, [sp, #20]
 8006806:	bfa8      	it	ge
 8006808:	462b      	movge	r3, r5
 800680a:	1ad2      	subs	r2, r2, r3
 800680c:	9205      	str	r2, [sp, #20]
 800680e:	9a06      	ldr	r2, [sp, #24]
 8006810:	1aed      	subs	r5, r5, r3
 8006812:	1ad3      	subs	r3, r2, r3
 8006814:	9306      	str	r3, [sp, #24]
 8006816:	9b08      	ldr	r3, [sp, #32]
 8006818:	b1f3      	cbz	r3, 8006858 <_dtoa_r+0x780>
 800681a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800681c:	2b00      	cmp	r3, #0
 800681e:	f000 80a5 	beq.w	800696c <_dtoa_r+0x894>
 8006822:	2e00      	cmp	r6, #0
 8006824:	dd10      	ble.n	8006848 <_dtoa_r+0x770>
 8006826:	4639      	mov	r1, r7
 8006828:	4632      	mov	r2, r6
 800682a:	4620      	mov	r0, r4
 800682c:	f001 f90e 	bl	8007a4c <__pow5mult>
 8006830:	4652      	mov	r2, sl
 8006832:	4601      	mov	r1, r0
 8006834:	4607      	mov	r7, r0
 8006836:	4620      	mov	r0, r4
 8006838:	f001 f87b 	bl	8007932 <__multiply>
 800683c:	4651      	mov	r1, sl
 800683e:	4680      	mov	r8, r0
 8006840:	4620      	mov	r0, r4
 8006842:	f000 ffcd 	bl	80077e0 <_Bfree>
 8006846:	46c2      	mov	sl, r8
 8006848:	9b08      	ldr	r3, [sp, #32]
 800684a:	1b9a      	subs	r2, r3, r6
 800684c:	d004      	beq.n	8006858 <_dtoa_r+0x780>
 800684e:	4651      	mov	r1, sl
 8006850:	4620      	mov	r0, r4
 8006852:	f001 f8fb 	bl	8007a4c <__pow5mult>
 8006856:	4682      	mov	sl, r0
 8006858:	2101      	movs	r1, #1
 800685a:	4620      	mov	r0, r4
 800685c:	f001 f860 	bl	8007920 <__i2b>
 8006860:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006862:	2b00      	cmp	r3, #0
 8006864:	4606      	mov	r6, r0
 8006866:	f340 8083 	ble.w	8006970 <_dtoa_r+0x898>
 800686a:	461a      	mov	r2, r3
 800686c:	4601      	mov	r1, r0
 800686e:	4620      	mov	r0, r4
 8006870:	f001 f8ec 	bl	8007a4c <__pow5mult>
 8006874:	9b07      	ldr	r3, [sp, #28]
 8006876:	2b01      	cmp	r3, #1
 8006878:	4606      	mov	r6, r0
 800687a:	dd7c      	ble.n	8006976 <_dtoa_r+0x89e>
 800687c:	f04f 0800 	mov.w	r8, #0
 8006880:	6933      	ldr	r3, [r6, #16]
 8006882:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006886:	6918      	ldr	r0, [r3, #16]
 8006888:	f000 fffc 	bl	8007884 <__hi0bits>
 800688c:	f1c0 0020 	rsb	r0, r0, #32
 8006890:	9b06      	ldr	r3, [sp, #24]
 8006892:	4418      	add	r0, r3
 8006894:	f010 001f 	ands.w	r0, r0, #31
 8006898:	f000 8096 	beq.w	80069c8 <_dtoa_r+0x8f0>
 800689c:	f1c0 0320 	rsb	r3, r0, #32
 80068a0:	2b04      	cmp	r3, #4
 80068a2:	f340 8087 	ble.w	80069b4 <_dtoa_r+0x8dc>
 80068a6:	9b05      	ldr	r3, [sp, #20]
 80068a8:	f1c0 001c 	rsb	r0, r0, #28
 80068ac:	4403      	add	r3, r0
 80068ae:	9305      	str	r3, [sp, #20]
 80068b0:	9b06      	ldr	r3, [sp, #24]
 80068b2:	4405      	add	r5, r0
 80068b4:	4403      	add	r3, r0
 80068b6:	9306      	str	r3, [sp, #24]
 80068b8:	9b05      	ldr	r3, [sp, #20]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	dd05      	ble.n	80068ca <_dtoa_r+0x7f2>
 80068be:	4651      	mov	r1, sl
 80068c0:	461a      	mov	r2, r3
 80068c2:	4620      	mov	r0, r4
 80068c4:	f001 f910 	bl	8007ae8 <__lshift>
 80068c8:	4682      	mov	sl, r0
 80068ca:	9b06      	ldr	r3, [sp, #24]
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	dd05      	ble.n	80068dc <_dtoa_r+0x804>
 80068d0:	4631      	mov	r1, r6
 80068d2:	461a      	mov	r2, r3
 80068d4:	4620      	mov	r0, r4
 80068d6:	f001 f907 	bl	8007ae8 <__lshift>
 80068da:	4606      	mov	r6, r0
 80068dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d074      	beq.n	80069cc <_dtoa_r+0x8f4>
 80068e2:	4631      	mov	r1, r6
 80068e4:	4650      	mov	r0, sl
 80068e6:	f001 f950 	bl	8007b8a <__mcmp>
 80068ea:	2800      	cmp	r0, #0
 80068ec:	da6e      	bge.n	80069cc <_dtoa_r+0x8f4>
 80068ee:	2300      	movs	r3, #0
 80068f0:	4651      	mov	r1, sl
 80068f2:	220a      	movs	r2, #10
 80068f4:	4620      	mov	r0, r4
 80068f6:	f000 ff8a 	bl	800780e <__multadd>
 80068fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006900:	4682      	mov	sl, r0
 8006902:	2b00      	cmp	r3, #0
 8006904:	f000 81a8 	beq.w	8006c58 <_dtoa_r+0xb80>
 8006908:	2300      	movs	r3, #0
 800690a:	4639      	mov	r1, r7
 800690c:	220a      	movs	r2, #10
 800690e:	4620      	mov	r0, r4
 8006910:	f000 ff7d 	bl	800780e <__multadd>
 8006914:	9b04      	ldr	r3, [sp, #16]
 8006916:	2b00      	cmp	r3, #0
 8006918:	4607      	mov	r7, r0
 800691a:	f300 80c8 	bgt.w	8006aae <_dtoa_r+0x9d6>
 800691e:	9b07      	ldr	r3, [sp, #28]
 8006920:	2b02      	cmp	r3, #2
 8006922:	f340 80c4 	ble.w	8006aae <_dtoa_r+0x9d6>
 8006926:	e059      	b.n	80069dc <_dtoa_r+0x904>
 8006928:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800692a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800692e:	e756      	b.n	80067de <_dtoa_r+0x706>
 8006930:	9b03      	ldr	r3, [sp, #12]
 8006932:	1e5e      	subs	r6, r3, #1
 8006934:	9b08      	ldr	r3, [sp, #32]
 8006936:	42b3      	cmp	r3, r6
 8006938:	bfbf      	itttt	lt
 800693a:	9b08      	ldrlt	r3, [sp, #32]
 800693c:	9608      	strlt	r6, [sp, #32]
 800693e:	1af2      	sublt	r2, r6, r3
 8006940:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8006942:	bfb6      	itet	lt
 8006944:	189b      	addlt	r3, r3, r2
 8006946:	1b9e      	subge	r6, r3, r6
 8006948:	930b      	strlt	r3, [sp, #44]	; 0x2c
 800694a:	9b03      	ldr	r3, [sp, #12]
 800694c:	bfb8      	it	lt
 800694e:	2600      	movlt	r6, #0
 8006950:	2b00      	cmp	r3, #0
 8006952:	bfb9      	ittee	lt
 8006954:	9b05      	ldrlt	r3, [sp, #20]
 8006956:	9a03      	ldrlt	r2, [sp, #12]
 8006958:	9d05      	ldrge	r5, [sp, #20]
 800695a:	9b03      	ldrge	r3, [sp, #12]
 800695c:	bfbc      	itt	lt
 800695e:	1a9d      	sublt	r5, r3, r2
 8006960:	2300      	movlt	r3, #0
 8006962:	e73e      	b.n	80067e2 <_dtoa_r+0x70a>
 8006964:	9e08      	ldr	r6, [sp, #32]
 8006966:	9d05      	ldr	r5, [sp, #20]
 8006968:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800696a:	e745      	b.n	80067f8 <_dtoa_r+0x720>
 800696c:	9a08      	ldr	r2, [sp, #32]
 800696e:	e76e      	b.n	800684e <_dtoa_r+0x776>
 8006970:	9b07      	ldr	r3, [sp, #28]
 8006972:	2b01      	cmp	r3, #1
 8006974:	dc19      	bgt.n	80069aa <_dtoa_r+0x8d2>
 8006976:	9b00      	ldr	r3, [sp, #0]
 8006978:	b9bb      	cbnz	r3, 80069aa <_dtoa_r+0x8d2>
 800697a:	9b01      	ldr	r3, [sp, #4]
 800697c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006980:	b99b      	cbnz	r3, 80069aa <_dtoa_r+0x8d2>
 8006982:	9b01      	ldr	r3, [sp, #4]
 8006984:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006988:	0d1b      	lsrs	r3, r3, #20
 800698a:	051b      	lsls	r3, r3, #20
 800698c:	b183      	cbz	r3, 80069b0 <_dtoa_r+0x8d8>
 800698e:	9b05      	ldr	r3, [sp, #20]
 8006990:	3301      	adds	r3, #1
 8006992:	9305      	str	r3, [sp, #20]
 8006994:	9b06      	ldr	r3, [sp, #24]
 8006996:	3301      	adds	r3, #1
 8006998:	9306      	str	r3, [sp, #24]
 800699a:	f04f 0801 	mov.w	r8, #1
 800699e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	f47f af6d 	bne.w	8006880 <_dtoa_r+0x7a8>
 80069a6:	2001      	movs	r0, #1
 80069a8:	e772      	b.n	8006890 <_dtoa_r+0x7b8>
 80069aa:	f04f 0800 	mov.w	r8, #0
 80069ae:	e7f6      	b.n	800699e <_dtoa_r+0x8c6>
 80069b0:	4698      	mov	r8, r3
 80069b2:	e7f4      	b.n	800699e <_dtoa_r+0x8c6>
 80069b4:	d080      	beq.n	80068b8 <_dtoa_r+0x7e0>
 80069b6:	9a05      	ldr	r2, [sp, #20]
 80069b8:	331c      	adds	r3, #28
 80069ba:	441a      	add	r2, r3
 80069bc:	9205      	str	r2, [sp, #20]
 80069be:	9a06      	ldr	r2, [sp, #24]
 80069c0:	441a      	add	r2, r3
 80069c2:	441d      	add	r5, r3
 80069c4:	4613      	mov	r3, r2
 80069c6:	e776      	b.n	80068b6 <_dtoa_r+0x7de>
 80069c8:	4603      	mov	r3, r0
 80069ca:	e7f4      	b.n	80069b6 <_dtoa_r+0x8de>
 80069cc:	9b03      	ldr	r3, [sp, #12]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	dc36      	bgt.n	8006a40 <_dtoa_r+0x968>
 80069d2:	9b07      	ldr	r3, [sp, #28]
 80069d4:	2b02      	cmp	r3, #2
 80069d6:	dd33      	ble.n	8006a40 <_dtoa_r+0x968>
 80069d8:	9b03      	ldr	r3, [sp, #12]
 80069da:	9304      	str	r3, [sp, #16]
 80069dc:	9b04      	ldr	r3, [sp, #16]
 80069de:	b963      	cbnz	r3, 80069fa <_dtoa_r+0x922>
 80069e0:	4631      	mov	r1, r6
 80069e2:	2205      	movs	r2, #5
 80069e4:	4620      	mov	r0, r4
 80069e6:	f000 ff12 	bl	800780e <__multadd>
 80069ea:	4601      	mov	r1, r0
 80069ec:	4606      	mov	r6, r0
 80069ee:	4650      	mov	r0, sl
 80069f0:	f001 f8cb 	bl	8007b8a <__mcmp>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	f73f adb6 	bgt.w	8006566 <_dtoa_r+0x48e>
 80069fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80069fc:	9d02      	ldr	r5, [sp, #8]
 80069fe:	ea6f 0b03 	mvn.w	fp, r3
 8006a02:	2300      	movs	r3, #0
 8006a04:	9303      	str	r3, [sp, #12]
 8006a06:	4631      	mov	r1, r6
 8006a08:	4620      	mov	r0, r4
 8006a0a:	f000 fee9 	bl	80077e0 <_Bfree>
 8006a0e:	2f00      	cmp	r7, #0
 8006a10:	f43f aea6 	beq.w	8006760 <_dtoa_r+0x688>
 8006a14:	9b03      	ldr	r3, [sp, #12]
 8006a16:	b12b      	cbz	r3, 8006a24 <_dtoa_r+0x94c>
 8006a18:	42bb      	cmp	r3, r7
 8006a1a:	d003      	beq.n	8006a24 <_dtoa_r+0x94c>
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	4620      	mov	r0, r4
 8006a20:	f000 fede 	bl	80077e0 <_Bfree>
 8006a24:	4639      	mov	r1, r7
 8006a26:	4620      	mov	r0, r4
 8006a28:	f000 feda 	bl	80077e0 <_Bfree>
 8006a2c:	e698      	b.n	8006760 <_dtoa_r+0x688>
 8006a2e:	2600      	movs	r6, #0
 8006a30:	4637      	mov	r7, r6
 8006a32:	e7e2      	b.n	80069fa <_dtoa_r+0x922>
 8006a34:	46bb      	mov	fp, r7
 8006a36:	4637      	mov	r7, r6
 8006a38:	e595      	b.n	8006566 <_dtoa_r+0x48e>
 8006a3a:	bf00      	nop
 8006a3c:	40240000 	.word	0x40240000
 8006a40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a42:	bb93      	cbnz	r3, 8006aaa <_dtoa_r+0x9d2>
 8006a44:	9b03      	ldr	r3, [sp, #12]
 8006a46:	9304      	str	r3, [sp, #16]
 8006a48:	9d02      	ldr	r5, [sp, #8]
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4650      	mov	r0, sl
 8006a4e:	f7ff fab5 	bl	8005fbc <quorem>
 8006a52:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006a56:	f805 9b01 	strb.w	r9, [r5], #1
 8006a5a:	9b02      	ldr	r3, [sp, #8]
 8006a5c:	9a04      	ldr	r2, [sp, #16]
 8006a5e:	1aeb      	subs	r3, r5, r3
 8006a60:	429a      	cmp	r2, r3
 8006a62:	f300 80dc 	bgt.w	8006c1e <_dtoa_r+0xb46>
 8006a66:	9b02      	ldr	r3, [sp, #8]
 8006a68:	2a01      	cmp	r2, #1
 8006a6a:	bfac      	ite	ge
 8006a6c:	189b      	addge	r3, r3, r2
 8006a6e:	3301      	addlt	r3, #1
 8006a70:	4698      	mov	r8, r3
 8006a72:	2300      	movs	r3, #0
 8006a74:	9303      	str	r3, [sp, #12]
 8006a76:	4651      	mov	r1, sl
 8006a78:	2201      	movs	r2, #1
 8006a7a:	4620      	mov	r0, r4
 8006a7c:	f001 f834 	bl	8007ae8 <__lshift>
 8006a80:	4631      	mov	r1, r6
 8006a82:	4682      	mov	sl, r0
 8006a84:	f001 f881 	bl	8007b8a <__mcmp>
 8006a88:	2800      	cmp	r0, #0
 8006a8a:	f300 808d 	bgt.w	8006ba8 <_dtoa_r+0xad0>
 8006a8e:	d103      	bne.n	8006a98 <_dtoa_r+0x9c0>
 8006a90:	f019 0f01 	tst.w	r9, #1
 8006a94:	f040 8088 	bne.w	8006ba8 <_dtoa_r+0xad0>
 8006a98:	4645      	mov	r5, r8
 8006a9a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006a9e:	2b30      	cmp	r3, #48	; 0x30
 8006aa0:	f105 32ff 	add.w	r2, r5, #4294967295
 8006aa4:	d1af      	bne.n	8006a06 <_dtoa_r+0x92e>
 8006aa6:	4615      	mov	r5, r2
 8006aa8:	e7f7      	b.n	8006a9a <_dtoa_r+0x9c2>
 8006aaa:	9b03      	ldr	r3, [sp, #12]
 8006aac:	9304      	str	r3, [sp, #16]
 8006aae:	2d00      	cmp	r5, #0
 8006ab0:	dd05      	ble.n	8006abe <_dtoa_r+0x9e6>
 8006ab2:	4639      	mov	r1, r7
 8006ab4:	462a      	mov	r2, r5
 8006ab6:	4620      	mov	r0, r4
 8006ab8:	f001 f816 	bl	8007ae8 <__lshift>
 8006abc:	4607      	mov	r7, r0
 8006abe:	f1b8 0f00 	cmp.w	r8, #0
 8006ac2:	d04c      	beq.n	8006b5e <_dtoa_r+0xa86>
 8006ac4:	6879      	ldr	r1, [r7, #4]
 8006ac6:	4620      	mov	r0, r4
 8006ac8:	f000 fe56 	bl	8007778 <_Balloc>
 8006acc:	693a      	ldr	r2, [r7, #16]
 8006ace:	3202      	adds	r2, #2
 8006ad0:	4605      	mov	r5, r0
 8006ad2:	0092      	lsls	r2, r2, #2
 8006ad4:	f107 010c 	add.w	r1, r7, #12
 8006ad8:	300c      	adds	r0, #12
 8006ada:	f000 fe35 	bl	8007748 <memcpy>
 8006ade:	2201      	movs	r2, #1
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	4620      	mov	r0, r4
 8006ae4:	f001 f800 	bl	8007ae8 <__lshift>
 8006ae8:	9b00      	ldr	r3, [sp, #0]
 8006aea:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006aee:	9703      	str	r7, [sp, #12]
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	4607      	mov	r7, r0
 8006af6:	9305      	str	r3, [sp, #20]
 8006af8:	4631      	mov	r1, r6
 8006afa:	4650      	mov	r0, sl
 8006afc:	f7ff fa5e 	bl	8005fbc <quorem>
 8006b00:	9903      	ldr	r1, [sp, #12]
 8006b02:	4605      	mov	r5, r0
 8006b04:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006b08:	4650      	mov	r0, sl
 8006b0a:	f001 f83e 	bl	8007b8a <__mcmp>
 8006b0e:	463a      	mov	r2, r7
 8006b10:	9000      	str	r0, [sp, #0]
 8006b12:	4631      	mov	r1, r6
 8006b14:	4620      	mov	r0, r4
 8006b16:	f001 f852 	bl	8007bbe <__mdiff>
 8006b1a:	68c3      	ldr	r3, [r0, #12]
 8006b1c:	4602      	mov	r2, r0
 8006b1e:	bb03      	cbnz	r3, 8006b62 <_dtoa_r+0xa8a>
 8006b20:	4601      	mov	r1, r0
 8006b22:	9006      	str	r0, [sp, #24]
 8006b24:	4650      	mov	r0, sl
 8006b26:	f001 f830 	bl	8007b8a <__mcmp>
 8006b2a:	9a06      	ldr	r2, [sp, #24]
 8006b2c:	4603      	mov	r3, r0
 8006b2e:	4611      	mov	r1, r2
 8006b30:	4620      	mov	r0, r4
 8006b32:	9306      	str	r3, [sp, #24]
 8006b34:	f000 fe54 	bl	80077e0 <_Bfree>
 8006b38:	9b06      	ldr	r3, [sp, #24]
 8006b3a:	b9a3      	cbnz	r3, 8006b66 <_dtoa_r+0xa8e>
 8006b3c:	9a07      	ldr	r2, [sp, #28]
 8006b3e:	b992      	cbnz	r2, 8006b66 <_dtoa_r+0xa8e>
 8006b40:	9a05      	ldr	r2, [sp, #20]
 8006b42:	b982      	cbnz	r2, 8006b66 <_dtoa_r+0xa8e>
 8006b44:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006b48:	d029      	beq.n	8006b9e <_dtoa_r+0xac6>
 8006b4a:	9b00      	ldr	r3, [sp, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	dd01      	ble.n	8006b54 <_dtoa_r+0xa7c>
 8006b50:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8006b54:	f108 0501 	add.w	r5, r8, #1
 8006b58:	f888 9000 	strb.w	r9, [r8]
 8006b5c:	e753      	b.n	8006a06 <_dtoa_r+0x92e>
 8006b5e:	4638      	mov	r0, r7
 8006b60:	e7c2      	b.n	8006ae8 <_dtoa_r+0xa10>
 8006b62:	2301      	movs	r3, #1
 8006b64:	e7e3      	b.n	8006b2e <_dtoa_r+0xa56>
 8006b66:	9a00      	ldr	r2, [sp, #0]
 8006b68:	2a00      	cmp	r2, #0
 8006b6a:	db04      	blt.n	8006b76 <_dtoa_r+0xa9e>
 8006b6c:	d125      	bne.n	8006bba <_dtoa_r+0xae2>
 8006b6e:	9a07      	ldr	r2, [sp, #28]
 8006b70:	bb1a      	cbnz	r2, 8006bba <_dtoa_r+0xae2>
 8006b72:	9a05      	ldr	r2, [sp, #20]
 8006b74:	bb0a      	cbnz	r2, 8006bba <_dtoa_r+0xae2>
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	ddec      	ble.n	8006b54 <_dtoa_r+0xa7c>
 8006b7a:	4651      	mov	r1, sl
 8006b7c:	2201      	movs	r2, #1
 8006b7e:	4620      	mov	r0, r4
 8006b80:	f000 ffb2 	bl	8007ae8 <__lshift>
 8006b84:	4631      	mov	r1, r6
 8006b86:	4682      	mov	sl, r0
 8006b88:	f000 ffff 	bl	8007b8a <__mcmp>
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	dc03      	bgt.n	8006b98 <_dtoa_r+0xac0>
 8006b90:	d1e0      	bne.n	8006b54 <_dtoa_r+0xa7c>
 8006b92:	f019 0f01 	tst.w	r9, #1
 8006b96:	d0dd      	beq.n	8006b54 <_dtoa_r+0xa7c>
 8006b98:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006b9c:	d1d8      	bne.n	8006b50 <_dtoa_r+0xa78>
 8006b9e:	2339      	movs	r3, #57	; 0x39
 8006ba0:	f888 3000 	strb.w	r3, [r8]
 8006ba4:	f108 0801 	add.w	r8, r8, #1
 8006ba8:	4645      	mov	r5, r8
 8006baa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006bae:	2b39      	cmp	r3, #57	; 0x39
 8006bb0:	f105 32ff 	add.w	r2, r5, #4294967295
 8006bb4:	d03b      	beq.n	8006c2e <_dtoa_r+0xb56>
 8006bb6:	3301      	adds	r3, #1
 8006bb8:	e040      	b.n	8006c3c <_dtoa_r+0xb64>
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f108 0501 	add.w	r5, r8, #1
 8006bc0:	dd05      	ble.n	8006bce <_dtoa_r+0xaf6>
 8006bc2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006bc6:	d0ea      	beq.n	8006b9e <_dtoa_r+0xac6>
 8006bc8:	f109 0901 	add.w	r9, r9, #1
 8006bcc:	e7c4      	b.n	8006b58 <_dtoa_r+0xa80>
 8006bce:	9b02      	ldr	r3, [sp, #8]
 8006bd0:	9a04      	ldr	r2, [sp, #16]
 8006bd2:	f805 9c01 	strb.w	r9, [r5, #-1]
 8006bd6:	1aeb      	subs	r3, r5, r3
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	46a8      	mov	r8, r5
 8006bdc:	f43f af4b 	beq.w	8006a76 <_dtoa_r+0x99e>
 8006be0:	4651      	mov	r1, sl
 8006be2:	2300      	movs	r3, #0
 8006be4:	220a      	movs	r2, #10
 8006be6:	4620      	mov	r0, r4
 8006be8:	f000 fe11 	bl	800780e <__multadd>
 8006bec:	9b03      	ldr	r3, [sp, #12]
 8006bee:	9903      	ldr	r1, [sp, #12]
 8006bf0:	42bb      	cmp	r3, r7
 8006bf2:	4682      	mov	sl, r0
 8006bf4:	f04f 0300 	mov.w	r3, #0
 8006bf8:	f04f 020a 	mov.w	r2, #10
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	d104      	bne.n	8006c0a <_dtoa_r+0xb32>
 8006c00:	f000 fe05 	bl	800780e <__multadd>
 8006c04:	9003      	str	r0, [sp, #12]
 8006c06:	4607      	mov	r7, r0
 8006c08:	e776      	b.n	8006af8 <_dtoa_r+0xa20>
 8006c0a:	f000 fe00 	bl	800780e <__multadd>
 8006c0e:	2300      	movs	r3, #0
 8006c10:	9003      	str	r0, [sp, #12]
 8006c12:	220a      	movs	r2, #10
 8006c14:	4639      	mov	r1, r7
 8006c16:	4620      	mov	r0, r4
 8006c18:	f000 fdf9 	bl	800780e <__multadd>
 8006c1c:	e7f3      	b.n	8006c06 <_dtoa_r+0xb2e>
 8006c1e:	4651      	mov	r1, sl
 8006c20:	2300      	movs	r3, #0
 8006c22:	220a      	movs	r2, #10
 8006c24:	4620      	mov	r0, r4
 8006c26:	f000 fdf2 	bl	800780e <__multadd>
 8006c2a:	4682      	mov	sl, r0
 8006c2c:	e70d      	b.n	8006a4a <_dtoa_r+0x972>
 8006c2e:	9b02      	ldr	r3, [sp, #8]
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d105      	bne.n	8006c40 <_dtoa_r+0xb68>
 8006c34:	9a02      	ldr	r2, [sp, #8]
 8006c36:	f10b 0b01 	add.w	fp, fp, #1
 8006c3a:	2331      	movs	r3, #49	; 0x31
 8006c3c:	7013      	strb	r3, [r2, #0]
 8006c3e:	e6e2      	b.n	8006a06 <_dtoa_r+0x92e>
 8006c40:	4615      	mov	r5, r2
 8006c42:	e7b2      	b.n	8006baa <_dtoa_r+0xad2>
 8006c44:	4b09      	ldr	r3, [pc, #36]	; (8006c6c <_dtoa_r+0xb94>)
 8006c46:	f7ff baae 	b.w	80061a6 <_dtoa_r+0xce>
 8006c4a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	f47f aa88 	bne.w	8006162 <_dtoa_r+0x8a>
 8006c52:	4b07      	ldr	r3, [pc, #28]	; (8006c70 <_dtoa_r+0xb98>)
 8006c54:	f7ff baa7 	b.w	80061a6 <_dtoa_r+0xce>
 8006c58:	9b04      	ldr	r3, [sp, #16]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	f73f aef4 	bgt.w	8006a48 <_dtoa_r+0x970>
 8006c60:	9b07      	ldr	r3, [sp, #28]
 8006c62:	2b02      	cmp	r3, #2
 8006c64:	f77f aef0 	ble.w	8006a48 <_dtoa_r+0x970>
 8006c68:	e6b8      	b.n	80069dc <_dtoa_r+0x904>
 8006c6a:	bf00      	nop
 8006c6c:	08008972 	.word	0x08008972
 8006c70:	08008994 	.word	0x08008994

08006c74 <__sflush_r>:
 8006c74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c78:	b293      	uxth	r3, r2
 8006c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c7e:	4605      	mov	r5, r0
 8006c80:	0718      	lsls	r0, r3, #28
 8006c82:	460c      	mov	r4, r1
 8006c84:	d461      	bmi.n	8006d4a <__sflush_r+0xd6>
 8006c86:	684b      	ldr	r3, [r1, #4]
 8006c88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	818a      	strh	r2, [r1, #12]
 8006c90:	dc05      	bgt.n	8006c9e <__sflush_r+0x2a>
 8006c92:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dc02      	bgt.n	8006c9e <__sflush_r+0x2a>
 8006c98:	2000      	movs	r0, #0
 8006c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c9e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ca0:	2e00      	cmp	r6, #0
 8006ca2:	d0f9      	beq.n	8006c98 <__sflush_r+0x24>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006caa:	682f      	ldr	r7, [r5, #0]
 8006cac:	602b      	str	r3, [r5, #0]
 8006cae:	d037      	beq.n	8006d20 <__sflush_r+0xac>
 8006cb0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006cb2:	89a3      	ldrh	r3, [r4, #12]
 8006cb4:	075a      	lsls	r2, r3, #29
 8006cb6:	d505      	bpl.n	8006cc4 <__sflush_r+0x50>
 8006cb8:	6863      	ldr	r3, [r4, #4]
 8006cba:	1ac0      	subs	r0, r0, r3
 8006cbc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006cbe:	b10b      	cbz	r3, 8006cc4 <__sflush_r+0x50>
 8006cc0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006cc2:	1ac0      	subs	r0, r0, r3
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	4602      	mov	r2, r0
 8006cc8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006cca:	6a21      	ldr	r1, [r4, #32]
 8006ccc:	4628      	mov	r0, r5
 8006cce:	47b0      	blx	r6
 8006cd0:	1c43      	adds	r3, r0, #1
 8006cd2:	89a3      	ldrh	r3, [r4, #12]
 8006cd4:	d106      	bne.n	8006ce4 <__sflush_r+0x70>
 8006cd6:	6829      	ldr	r1, [r5, #0]
 8006cd8:	291d      	cmp	r1, #29
 8006cda:	d84f      	bhi.n	8006d7c <__sflush_r+0x108>
 8006cdc:	4a2d      	ldr	r2, [pc, #180]	; (8006d94 <__sflush_r+0x120>)
 8006cde:	40ca      	lsrs	r2, r1
 8006ce0:	07d6      	lsls	r6, r2, #31
 8006ce2:	d54b      	bpl.n	8006d7c <__sflush_r+0x108>
 8006ce4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ce8:	b21b      	sxth	r3, r3
 8006cea:	2200      	movs	r2, #0
 8006cec:	6062      	str	r2, [r4, #4]
 8006cee:	04d9      	lsls	r1, r3, #19
 8006cf0:	6922      	ldr	r2, [r4, #16]
 8006cf2:	81a3      	strh	r3, [r4, #12]
 8006cf4:	6022      	str	r2, [r4, #0]
 8006cf6:	d504      	bpl.n	8006d02 <__sflush_r+0x8e>
 8006cf8:	1c42      	adds	r2, r0, #1
 8006cfa:	d101      	bne.n	8006d00 <__sflush_r+0x8c>
 8006cfc:	682b      	ldr	r3, [r5, #0]
 8006cfe:	b903      	cbnz	r3, 8006d02 <__sflush_r+0x8e>
 8006d00:	6560      	str	r0, [r4, #84]	; 0x54
 8006d02:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006d04:	602f      	str	r7, [r5, #0]
 8006d06:	2900      	cmp	r1, #0
 8006d08:	d0c6      	beq.n	8006c98 <__sflush_r+0x24>
 8006d0a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006d0e:	4299      	cmp	r1, r3
 8006d10:	d002      	beq.n	8006d18 <__sflush_r+0xa4>
 8006d12:	4628      	mov	r0, r5
 8006d14:	f000 f9aa 	bl	800706c <_free_r>
 8006d18:	2000      	movs	r0, #0
 8006d1a:	6360      	str	r0, [r4, #52]	; 0x34
 8006d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d20:	6a21      	ldr	r1, [r4, #32]
 8006d22:	2301      	movs	r3, #1
 8006d24:	4628      	mov	r0, r5
 8006d26:	47b0      	blx	r6
 8006d28:	1c41      	adds	r1, r0, #1
 8006d2a:	d1c2      	bne.n	8006cb2 <__sflush_r+0x3e>
 8006d2c:	682b      	ldr	r3, [r5, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d0bf      	beq.n	8006cb2 <__sflush_r+0x3e>
 8006d32:	2b1d      	cmp	r3, #29
 8006d34:	d001      	beq.n	8006d3a <__sflush_r+0xc6>
 8006d36:	2b16      	cmp	r3, #22
 8006d38:	d101      	bne.n	8006d3e <__sflush_r+0xca>
 8006d3a:	602f      	str	r7, [r5, #0]
 8006d3c:	e7ac      	b.n	8006c98 <__sflush_r+0x24>
 8006d3e:	89a3      	ldrh	r3, [r4, #12]
 8006d40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d44:	81a3      	strh	r3, [r4, #12]
 8006d46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d4a:	690f      	ldr	r7, [r1, #16]
 8006d4c:	2f00      	cmp	r7, #0
 8006d4e:	d0a3      	beq.n	8006c98 <__sflush_r+0x24>
 8006d50:	079b      	lsls	r3, r3, #30
 8006d52:	680e      	ldr	r6, [r1, #0]
 8006d54:	bf08      	it	eq
 8006d56:	694b      	ldreq	r3, [r1, #20]
 8006d58:	600f      	str	r7, [r1, #0]
 8006d5a:	bf18      	it	ne
 8006d5c:	2300      	movne	r3, #0
 8006d5e:	eba6 0807 	sub.w	r8, r6, r7
 8006d62:	608b      	str	r3, [r1, #8]
 8006d64:	f1b8 0f00 	cmp.w	r8, #0
 8006d68:	dd96      	ble.n	8006c98 <__sflush_r+0x24>
 8006d6a:	4643      	mov	r3, r8
 8006d6c:	463a      	mov	r2, r7
 8006d6e:	6a21      	ldr	r1, [r4, #32]
 8006d70:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d72:	4628      	mov	r0, r5
 8006d74:	47b0      	blx	r6
 8006d76:	2800      	cmp	r0, #0
 8006d78:	dc07      	bgt.n	8006d8a <__sflush_r+0x116>
 8006d7a:	89a3      	ldrh	r3, [r4, #12]
 8006d7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d80:	81a3      	strh	r3, [r4, #12]
 8006d82:	f04f 30ff 	mov.w	r0, #4294967295
 8006d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d8a:	4407      	add	r7, r0
 8006d8c:	eba8 0800 	sub.w	r8, r8, r0
 8006d90:	e7e8      	b.n	8006d64 <__sflush_r+0xf0>
 8006d92:	bf00      	nop
 8006d94:	20400001 	.word	0x20400001

08006d98 <_fflush_r>:
 8006d98:	b538      	push	{r3, r4, r5, lr}
 8006d9a:	690b      	ldr	r3, [r1, #16]
 8006d9c:	4605      	mov	r5, r0
 8006d9e:	460c      	mov	r4, r1
 8006da0:	b913      	cbnz	r3, 8006da8 <_fflush_r+0x10>
 8006da2:	2500      	movs	r5, #0
 8006da4:	4628      	mov	r0, r5
 8006da6:	bd38      	pop	{r3, r4, r5, pc}
 8006da8:	b118      	cbz	r0, 8006db2 <_fflush_r+0x1a>
 8006daa:	6983      	ldr	r3, [r0, #24]
 8006dac:	b90b      	cbnz	r3, 8006db2 <_fflush_r+0x1a>
 8006dae:	f000 f887 	bl	8006ec0 <__sinit>
 8006db2:	4b14      	ldr	r3, [pc, #80]	; (8006e04 <_fflush_r+0x6c>)
 8006db4:	429c      	cmp	r4, r3
 8006db6:	d11b      	bne.n	8006df0 <_fflush_r+0x58>
 8006db8:	686c      	ldr	r4, [r5, #4]
 8006dba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d0ef      	beq.n	8006da2 <_fflush_r+0xa>
 8006dc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006dc4:	07d0      	lsls	r0, r2, #31
 8006dc6:	d404      	bmi.n	8006dd2 <_fflush_r+0x3a>
 8006dc8:	0599      	lsls	r1, r3, #22
 8006dca:	d402      	bmi.n	8006dd2 <_fflush_r+0x3a>
 8006dcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006dce:	f000 fa37 	bl	8007240 <__retarget_lock_acquire_recursive>
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	4621      	mov	r1, r4
 8006dd6:	f7ff ff4d 	bl	8006c74 <__sflush_r>
 8006dda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006ddc:	07da      	lsls	r2, r3, #31
 8006dde:	4605      	mov	r5, r0
 8006de0:	d4e0      	bmi.n	8006da4 <_fflush_r+0xc>
 8006de2:	89a3      	ldrh	r3, [r4, #12]
 8006de4:	059b      	lsls	r3, r3, #22
 8006de6:	d4dd      	bmi.n	8006da4 <_fflush_r+0xc>
 8006de8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006dea:	f000 fa2a 	bl	8007242 <__retarget_lock_release_recursive>
 8006dee:	e7d9      	b.n	8006da4 <_fflush_r+0xc>
 8006df0:	4b05      	ldr	r3, [pc, #20]	; (8006e08 <_fflush_r+0x70>)
 8006df2:	429c      	cmp	r4, r3
 8006df4:	d101      	bne.n	8006dfa <_fflush_r+0x62>
 8006df6:	68ac      	ldr	r4, [r5, #8]
 8006df8:	e7df      	b.n	8006dba <_fflush_r+0x22>
 8006dfa:	4b04      	ldr	r3, [pc, #16]	; (8006e0c <_fflush_r+0x74>)
 8006dfc:	429c      	cmp	r4, r3
 8006dfe:	bf08      	it	eq
 8006e00:	68ec      	ldreq	r4, [r5, #12]
 8006e02:	e7da      	b.n	8006dba <_fflush_r+0x22>
 8006e04:	080089c4 	.word	0x080089c4
 8006e08:	080089e4 	.word	0x080089e4
 8006e0c:	080089a4 	.word	0x080089a4

08006e10 <_cleanup_r>:
 8006e10:	4901      	ldr	r1, [pc, #4]	; (8006e18 <_cleanup_r+0x8>)
 8006e12:	f000 b9e7 	b.w	80071e4 <_fwalk_reent>
 8006e16:	bf00      	nop
 8006e18:	08007ec9 	.word	0x08007ec9

08006e1c <std.isra.0>:
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	b510      	push	{r4, lr}
 8006e20:	4604      	mov	r4, r0
 8006e22:	6003      	str	r3, [r0, #0]
 8006e24:	6043      	str	r3, [r0, #4]
 8006e26:	6083      	str	r3, [r0, #8]
 8006e28:	8181      	strh	r1, [r0, #12]
 8006e2a:	6643      	str	r3, [r0, #100]	; 0x64
 8006e2c:	81c2      	strh	r2, [r0, #14]
 8006e2e:	6103      	str	r3, [r0, #16]
 8006e30:	6143      	str	r3, [r0, #20]
 8006e32:	6183      	str	r3, [r0, #24]
 8006e34:	4619      	mov	r1, r3
 8006e36:	2208      	movs	r2, #8
 8006e38:	305c      	adds	r0, #92	; 0x5c
 8006e3a:	f7fd fee1 	bl	8004c00 <memset>
 8006e3e:	4b05      	ldr	r3, [pc, #20]	; (8006e54 <std.isra.0+0x38>)
 8006e40:	6263      	str	r3, [r4, #36]	; 0x24
 8006e42:	4b05      	ldr	r3, [pc, #20]	; (8006e58 <std.isra.0+0x3c>)
 8006e44:	62a3      	str	r3, [r4, #40]	; 0x28
 8006e46:	4b05      	ldr	r3, [pc, #20]	; (8006e5c <std.isra.0+0x40>)
 8006e48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006e4a:	4b05      	ldr	r3, [pc, #20]	; (8006e60 <std.isra.0+0x44>)
 8006e4c:	6224      	str	r4, [r4, #32]
 8006e4e:	6323      	str	r3, [r4, #48]	; 0x30
 8006e50:	bd10      	pop	{r4, pc}
 8006e52:	bf00      	nop
 8006e54:	08007d39 	.word	0x08007d39
 8006e58:	08007d5b 	.word	0x08007d5b
 8006e5c:	08007d93 	.word	0x08007d93
 8006e60:	08007db7 	.word	0x08007db7

08006e64 <__sfmoreglue>:
 8006e64:	b570      	push	{r4, r5, r6, lr}
 8006e66:	1e4a      	subs	r2, r1, #1
 8006e68:	2568      	movs	r5, #104	; 0x68
 8006e6a:	4355      	muls	r5, r2
 8006e6c:	460e      	mov	r6, r1
 8006e6e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006e72:	f000 fa5b 	bl	800732c <_malloc_r>
 8006e76:	4604      	mov	r4, r0
 8006e78:	b140      	cbz	r0, 8006e8c <__sfmoreglue+0x28>
 8006e7a:	2100      	movs	r1, #0
 8006e7c:	e880 0042 	stmia.w	r0, {r1, r6}
 8006e80:	300c      	adds	r0, #12
 8006e82:	60a0      	str	r0, [r4, #8]
 8006e84:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006e88:	f7fd feba 	bl	8004c00 <memset>
 8006e8c:	4620      	mov	r0, r4
 8006e8e:	bd70      	pop	{r4, r5, r6, pc}

08006e90 <__sfp_lock_acquire>:
 8006e90:	4801      	ldr	r0, [pc, #4]	; (8006e98 <__sfp_lock_acquire+0x8>)
 8006e92:	f000 b9d5 	b.w	8007240 <__retarget_lock_acquire_recursive>
 8006e96:	bf00      	nop
 8006e98:	2000085c 	.word	0x2000085c

08006e9c <__sfp_lock_release>:
 8006e9c:	4801      	ldr	r0, [pc, #4]	; (8006ea4 <__sfp_lock_release+0x8>)
 8006e9e:	f000 b9d0 	b.w	8007242 <__retarget_lock_release_recursive>
 8006ea2:	bf00      	nop
 8006ea4:	2000085c 	.word	0x2000085c

08006ea8 <__sinit_lock_acquire>:
 8006ea8:	4801      	ldr	r0, [pc, #4]	; (8006eb0 <__sinit_lock_acquire+0x8>)
 8006eaa:	f000 b9c9 	b.w	8007240 <__retarget_lock_acquire_recursive>
 8006eae:	bf00      	nop
 8006eb0:	20000857 	.word	0x20000857

08006eb4 <__sinit_lock_release>:
 8006eb4:	4801      	ldr	r0, [pc, #4]	; (8006ebc <__sinit_lock_release+0x8>)
 8006eb6:	f000 b9c4 	b.w	8007242 <__retarget_lock_release_recursive>
 8006eba:	bf00      	nop
 8006ebc:	20000857 	.word	0x20000857

08006ec0 <__sinit>:
 8006ec0:	b510      	push	{r4, lr}
 8006ec2:	4604      	mov	r4, r0
 8006ec4:	f7ff fff0 	bl	8006ea8 <__sinit_lock_acquire>
 8006ec8:	69a3      	ldr	r3, [r4, #24]
 8006eca:	b11b      	cbz	r3, 8006ed4 <__sinit+0x14>
 8006ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ed0:	f7ff bff0 	b.w	8006eb4 <__sinit_lock_release>
 8006ed4:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8006ed8:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 8006edc:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8006ee0:	4b12      	ldr	r3, [pc, #72]	; (8006f2c <__sinit+0x6c>)
 8006ee2:	4a13      	ldr	r2, [pc, #76]	; (8006f30 <__sinit+0x70>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	62a2      	str	r2, [r4, #40]	; 0x28
 8006ee8:	429c      	cmp	r4, r3
 8006eea:	bf04      	itt	eq
 8006eec:	2301      	moveq	r3, #1
 8006eee:	61a3      	streq	r3, [r4, #24]
 8006ef0:	4620      	mov	r0, r4
 8006ef2:	f000 f81f 	bl	8006f34 <__sfp>
 8006ef6:	6060      	str	r0, [r4, #4]
 8006ef8:	4620      	mov	r0, r4
 8006efa:	f000 f81b 	bl	8006f34 <__sfp>
 8006efe:	60a0      	str	r0, [r4, #8]
 8006f00:	4620      	mov	r0, r4
 8006f02:	f000 f817 	bl	8006f34 <__sfp>
 8006f06:	2200      	movs	r2, #0
 8006f08:	60e0      	str	r0, [r4, #12]
 8006f0a:	2104      	movs	r1, #4
 8006f0c:	6860      	ldr	r0, [r4, #4]
 8006f0e:	f7ff ff85 	bl	8006e1c <std.isra.0>
 8006f12:	2201      	movs	r2, #1
 8006f14:	2109      	movs	r1, #9
 8006f16:	68a0      	ldr	r0, [r4, #8]
 8006f18:	f7ff ff80 	bl	8006e1c <std.isra.0>
 8006f1c:	2202      	movs	r2, #2
 8006f1e:	2112      	movs	r1, #18
 8006f20:	68e0      	ldr	r0, [r4, #12]
 8006f22:	f7ff ff7b 	bl	8006e1c <std.isra.0>
 8006f26:	2301      	movs	r3, #1
 8006f28:	61a3      	str	r3, [r4, #24]
 8006f2a:	e7cf      	b.n	8006ecc <__sinit+0xc>
 8006f2c:	0800893c 	.word	0x0800893c
 8006f30:	08006e11 	.word	0x08006e11

08006f34 <__sfp>:
 8006f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f36:	4607      	mov	r7, r0
 8006f38:	f7ff ffaa 	bl	8006e90 <__sfp_lock_acquire>
 8006f3c:	4b1f      	ldr	r3, [pc, #124]	; (8006fbc <__sfp+0x88>)
 8006f3e:	681e      	ldr	r6, [r3, #0]
 8006f40:	69b3      	ldr	r3, [r6, #24]
 8006f42:	b913      	cbnz	r3, 8006f4a <__sfp+0x16>
 8006f44:	4630      	mov	r0, r6
 8006f46:	f7ff ffbb 	bl	8006ec0 <__sinit>
 8006f4a:	36d8      	adds	r6, #216	; 0xd8
 8006f4c:	68b4      	ldr	r4, [r6, #8]
 8006f4e:	6873      	ldr	r3, [r6, #4]
 8006f50:	3b01      	subs	r3, #1
 8006f52:	d503      	bpl.n	8006f5c <__sfp+0x28>
 8006f54:	6833      	ldr	r3, [r6, #0]
 8006f56:	b133      	cbz	r3, 8006f66 <__sfp+0x32>
 8006f58:	6836      	ldr	r6, [r6, #0]
 8006f5a:	e7f7      	b.n	8006f4c <__sfp+0x18>
 8006f5c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006f60:	b17d      	cbz	r5, 8006f82 <__sfp+0x4e>
 8006f62:	3468      	adds	r4, #104	; 0x68
 8006f64:	e7f4      	b.n	8006f50 <__sfp+0x1c>
 8006f66:	2104      	movs	r1, #4
 8006f68:	4638      	mov	r0, r7
 8006f6a:	f7ff ff7b 	bl	8006e64 <__sfmoreglue>
 8006f6e:	4604      	mov	r4, r0
 8006f70:	6030      	str	r0, [r6, #0]
 8006f72:	2800      	cmp	r0, #0
 8006f74:	d1f0      	bne.n	8006f58 <__sfp+0x24>
 8006f76:	f7ff ff91 	bl	8006e9c <__sfp_lock_release>
 8006f7a:	230c      	movs	r3, #12
 8006f7c:	603b      	str	r3, [r7, #0]
 8006f7e:	4620      	mov	r0, r4
 8006f80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006f82:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006f86:	81e3      	strh	r3, [r4, #14]
 8006f88:	2301      	movs	r3, #1
 8006f8a:	81a3      	strh	r3, [r4, #12]
 8006f8c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006f90:	6665      	str	r5, [r4, #100]	; 0x64
 8006f92:	f000 f953 	bl	800723c <__retarget_lock_init_recursive>
 8006f96:	f7ff ff81 	bl	8006e9c <__sfp_lock_release>
 8006f9a:	6025      	str	r5, [r4, #0]
 8006f9c:	60a5      	str	r5, [r4, #8]
 8006f9e:	6065      	str	r5, [r4, #4]
 8006fa0:	6125      	str	r5, [r4, #16]
 8006fa2:	6165      	str	r5, [r4, #20]
 8006fa4:	61a5      	str	r5, [r4, #24]
 8006fa6:	2208      	movs	r2, #8
 8006fa8:	4629      	mov	r1, r5
 8006faa:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006fae:	f7fd fe27 	bl	8004c00 <memset>
 8006fb2:	6365      	str	r5, [r4, #52]	; 0x34
 8006fb4:	63a5      	str	r5, [r4, #56]	; 0x38
 8006fb6:	64a5      	str	r5, [r4, #72]	; 0x48
 8006fb8:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006fba:	e7e0      	b.n	8006f7e <__sfp+0x4a>
 8006fbc:	0800893c 	.word	0x0800893c

08006fc0 <_malloc_trim_r>:
 8006fc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fc4:	4f25      	ldr	r7, [pc, #148]	; (800705c <_malloc_trim_r+0x9c>)
 8006fc6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8007068 <_malloc_trim_r+0xa8>
 8006fca:	4689      	mov	r9, r1
 8006fcc:	4606      	mov	r6, r0
 8006fce:	f000 fbc7 	bl	8007760 <__malloc_lock>
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	685d      	ldr	r5, [r3, #4]
 8006fd6:	f1a8 0411 	sub.w	r4, r8, #17
 8006fda:	f025 0503 	bic.w	r5, r5, #3
 8006fde:	eba4 0409 	sub.w	r4, r4, r9
 8006fe2:	442c      	add	r4, r5
 8006fe4:	fbb4 f4f8 	udiv	r4, r4, r8
 8006fe8:	3c01      	subs	r4, #1
 8006fea:	fb08 f404 	mul.w	r4, r8, r4
 8006fee:	4544      	cmp	r4, r8
 8006ff0:	da05      	bge.n	8006ffe <_malloc_trim_r+0x3e>
 8006ff2:	4630      	mov	r0, r6
 8006ff4:	f000 fbba 	bl	800776c <__malloc_unlock>
 8006ff8:	2000      	movs	r0, #0
 8006ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ffe:	2100      	movs	r1, #0
 8007000:	4630      	mov	r0, r6
 8007002:	f000 fe89 	bl	8007d18 <_sbrk_r>
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	442b      	add	r3, r5
 800700a:	4298      	cmp	r0, r3
 800700c:	d1f1      	bne.n	8006ff2 <_malloc_trim_r+0x32>
 800700e:	4261      	negs	r1, r4
 8007010:	4630      	mov	r0, r6
 8007012:	f000 fe81 	bl	8007d18 <_sbrk_r>
 8007016:	3001      	adds	r0, #1
 8007018:	d110      	bne.n	800703c <_malloc_trim_r+0x7c>
 800701a:	2100      	movs	r1, #0
 800701c:	4630      	mov	r0, r6
 800701e:	f000 fe7b 	bl	8007d18 <_sbrk_r>
 8007022:	68ba      	ldr	r2, [r7, #8]
 8007024:	1a83      	subs	r3, r0, r2
 8007026:	2b0f      	cmp	r3, #15
 8007028:	dde3      	ble.n	8006ff2 <_malloc_trim_r+0x32>
 800702a:	490d      	ldr	r1, [pc, #52]	; (8007060 <_malloc_trim_r+0xa0>)
 800702c:	6809      	ldr	r1, [r1, #0]
 800702e:	1a40      	subs	r0, r0, r1
 8007030:	490c      	ldr	r1, [pc, #48]	; (8007064 <_malloc_trim_r+0xa4>)
 8007032:	f043 0301 	orr.w	r3, r3, #1
 8007036:	6008      	str	r0, [r1, #0]
 8007038:	6053      	str	r3, [r2, #4]
 800703a:	e7da      	b.n	8006ff2 <_malloc_trim_r+0x32>
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	4a09      	ldr	r2, [pc, #36]	; (8007064 <_malloc_trim_r+0xa4>)
 8007040:	1b2d      	subs	r5, r5, r4
 8007042:	f045 0501 	orr.w	r5, r5, #1
 8007046:	605d      	str	r5, [r3, #4]
 8007048:	6813      	ldr	r3, [r2, #0]
 800704a:	4630      	mov	r0, r6
 800704c:	1b1c      	subs	r4, r3, r4
 800704e:	6014      	str	r4, [r2, #0]
 8007050:	f000 fb8c 	bl	800776c <__malloc_unlock>
 8007054:	2001      	movs	r0, #1
 8007056:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800705a:	bf00      	nop
 800705c:	20000100 	.word	0x20000100
 8007060:	20000508 	.word	0x20000508
 8007064:	200006c4 	.word	0x200006c4
 8007068:	00001000 	.word	0x00001000

0800706c <_free_r>:
 800706c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007070:	4604      	mov	r4, r0
 8007072:	4688      	mov	r8, r1
 8007074:	2900      	cmp	r1, #0
 8007076:	f000 80ab 	beq.w	80071d0 <_free_r+0x164>
 800707a:	f000 fb71 	bl	8007760 <__malloc_lock>
 800707e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007082:	4d54      	ldr	r5, [pc, #336]	; (80071d4 <_free_r+0x168>)
 8007084:	f022 0001 	bic.w	r0, r2, #1
 8007088:	f1a8 0308 	sub.w	r3, r8, #8
 800708c:	181f      	adds	r7, r3, r0
 800708e:	68a9      	ldr	r1, [r5, #8]
 8007090:	687e      	ldr	r6, [r7, #4]
 8007092:	428f      	cmp	r7, r1
 8007094:	f026 0603 	bic.w	r6, r6, #3
 8007098:	f002 0201 	and.w	r2, r2, #1
 800709c:	d11b      	bne.n	80070d6 <_free_r+0x6a>
 800709e:	4430      	add	r0, r6
 80070a0:	b93a      	cbnz	r2, 80070b2 <_free_r+0x46>
 80070a2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80070a6:	1a9b      	subs	r3, r3, r2
 80070a8:	4410      	add	r0, r2
 80070aa:	6899      	ldr	r1, [r3, #8]
 80070ac:	68da      	ldr	r2, [r3, #12]
 80070ae:	60ca      	str	r2, [r1, #12]
 80070b0:	6091      	str	r1, [r2, #8]
 80070b2:	f040 0201 	orr.w	r2, r0, #1
 80070b6:	605a      	str	r2, [r3, #4]
 80070b8:	60ab      	str	r3, [r5, #8]
 80070ba:	4b47      	ldr	r3, [pc, #284]	; (80071d8 <_free_r+0x16c>)
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	4298      	cmp	r0, r3
 80070c0:	d304      	bcc.n	80070cc <_free_r+0x60>
 80070c2:	4b46      	ldr	r3, [pc, #280]	; (80071dc <_free_r+0x170>)
 80070c4:	4620      	mov	r0, r4
 80070c6:	6819      	ldr	r1, [r3, #0]
 80070c8:	f7ff ff7a 	bl	8006fc0 <_malloc_trim_r>
 80070cc:	4620      	mov	r0, r4
 80070ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80070d2:	f000 bb4b 	b.w	800776c <__malloc_unlock>
 80070d6:	607e      	str	r6, [r7, #4]
 80070d8:	2a00      	cmp	r2, #0
 80070da:	d139      	bne.n	8007150 <_free_r+0xe4>
 80070dc:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80070e0:	1a5b      	subs	r3, r3, r1
 80070e2:	4408      	add	r0, r1
 80070e4:	6899      	ldr	r1, [r3, #8]
 80070e6:	f105 0e08 	add.w	lr, r5, #8
 80070ea:	4571      	cmp	r1, lr
 80070ec:	d032      	beq.n	8007154 <_free_r+0xe8>
 80070ee:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80070f2:	f8c1 e00c 	str.w	lr, [r1, #12]
 80070f6:	f8ce 1008 	str.w	r1, [lr, #8]
 80070fa:	19b9      	adds	r1, r7, r6
 80070fc:	6849      	ldr	r1, [r1, #4]
 80070fe:	07c9      	lsls	r1, r1, #31
 8007100:	d40a      	bmi.n	8007118 <_free_r+0xac>
 8007102:	4430      	add	r0, r6
 8007104:	68b9      	ldr	r1, [r7, #8]
 8007106:	bb3a      	cbnz	r2, 8007158 <_free_r+0xec>
 8007108:	4e35      	ldr	r6, [pc, #212]	; (80071e0 <_free_r+0x174>)
 800710a:	42b1      	cmp	r1, r6
 800710c:	d124      	bne.n	8007158 <_free_r+0xec>
 800710e:	616b      	str	r3, [r5, #20]
 8007110:	612b      	str	r3, [r5, #16]
 8007112:	2201      	movs	r2, #1
 8007114:	60d9      	str	r1, [r3, #12]
 8007116:	6099      	str	r1, [r3, #8]
 8007118:	f040 0101 	orr.w	r1, r0, #1
 800711c:	6059      	str	r1, [r3, #4]
 800711e:	5018      	str	r0, [r3, r0]
 8007120:	2a00      	cmp	r2, #0
 8007122:	d1d3      	bne.n	80070cc <_free_r+0x60>
 8007124:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007128:	d21a      	bcs.n	8007160 <_free_r+0xf4>
 800712a:	08c0      	lsrs	r0, r0, #3
 800712c:	1081      	asrs	r1, r0, #2
 800712e:	2201      	movs	r2, #1
 8007130:	408a      	lsls	r2, r1
 8007132:	6869      	ldr	r1, [r5, #4]
 8007134:	3001      	adds	r0, #1
 8007136:	430a      	orrs	r2, r1
 8007138:	606a      	str	r2, [r5, #4]
 800713a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800713e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8007142:	6099      	str	r1, [r3, #8]
 8007144:	3a08      	subs	r2, #8
 8007146:	60da      	str	r2, [r3, #12]
 8007148:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800714c:	60cb      	str	r3, [r1, #12]
 800714e:	e7bd      	b.n	80070cc <_free_r+0x60>
 8007150:	2200      	movs	r2, #0
 8007152:	e7d2      	b.n	80070fa <_free_r+0x8e>
 8007154:	2201      	movs	r2, #1
 8007156:	e7d0      	b.n	80070fa <_free_r+0x8e>
 8007158:	68fe      	ldr	r6, [r7, #12]
 800715a:	60ce      	str	r6, [r1, #12]
 800715c:	60b1      	str	r1, [r6, #8]
 800715e:	e7db      	b.n	8007118 <_free_r+0xac>
 8007160:	0a42      	lsrs	r2, r0, #9
 8007162:	2a04      	cmp	r2, #4
 8007164:	d813      	bhi.n	800718e <_free_r+0x122>
 8007166:	0982      	lsrs	r2, r0, #6
 8007168:	3238      	adds	r2, #56	; 0x38
 800716a:	1c51      	adds	r1, r2, #1
 800716c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007170:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8007174:	428e      	cmp	r6, r1
 8007176:	d124      	bne.n	80071c2 <_free_r+0x156>
 8007178:	2001      	movs	r0, #1
 800717a:	1092      	asrs	r2, r2, #2
 800717c:	fa00 f202 	lsl.w	r2, r0, r2
 8007180:	6868      	ldr	r0, [r5, #4]
 8007182:	4302      	orrs	r2, r0
 8007184:	606a      	str	r2, [r5, #4]
 8007186:	60de      	str	r6, [r3, #12]
 8007188:	6099      	str	r1, [r3, #8]
 800718a:	60b3      	str	r3, [r6, #8]
 800718c:	e7de      	b.n	800714c <_free_r+0xe0>
 800718e:	2a14      	cmp	r2, #20
 8007190:	d801      	bhi.n	8007196 <_free_r+0x12a>
 8007192:	325b      	adds	r2, #91	; 0x5b
 8007194:	e7e9      	b.n	800716a <_free_r+0xfe>
 8007196:	2a54      	cmp	r2, #84	; 0x54
 8007198:	d802      	bhi.n	80071a0 <_free_r+0x134>
 800719a:	0b02      	lsrs	r2, r0, #12
 800719c:	326e      	adds	r2, #110	; 0x6e
 800719e:	e7e4      	b.n	800716a <_free_r+0xfe>
 80071a0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80071a4:	d802      	bhi.n	80071ac <_free_r+0x140>
 80071a6:	0bc2      	lsrs	r2, r0, #15
 80071a8:	3277      	adds	r2, #119	; 0x77
 80071aa:	e7de      	b.n	800716a <_free_r+0xfe>
 80071ac:	f240 5154 	movw	r1, #1364	; 0x554
 80071b0:	428a      	cmp	r2, r1
 80071b2:	bf9a      	itte	ls
 80071b4:	0c82      	lsrls	r2, r0, #18
 80071b6:	327c      	addls	r2, #124	; 0x7c
 80071b8:	227e      	movhi	r2, #126	; 0x7e
 80071ba:	e7d6      	b.n	800716a <_free_r+0xfe>
 80071bc:	6889      	ldr	r1, [r1, #8]
 80071be:	428e      	cmp	r6, r1
 80071c0:	d004      	beq.n	80071cc <_free_r+0x160>
 80071c2:	684a      	ldr	r2, [r1, #4]
 80071c4:	f022 0203 	bic.w	r2, r2, #3
 80071c8:	4290      	cmp	r0, r2
 80071ca:	d3f7      	bcc.n	80071bc <_free_r+0x150>
 80071cc:	68ce      	ldr	r6, [r1, #12]
 80071ce:	e7da      	b.n	8007186 <_free_r+0x11a>
 80071d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071d4:	20000100 	.word	0x20000100
 80071d8:	2000050c 	.word	0x2000050c
 80071dc:	200006f4 	.word	0x200006f4
 80071e0:	20000108 	.word	0x20000108

080071e4 <_fwalk_reent>:
 80071e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071e8:	4680      	mov	r8, r0
 80071ea:	4689      	mov	r9, r1
 80071ec:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80071f0:	2600      	movs	r6, #0
 80071f2:	b914      	cbnz	r4, 80071fa <_fwalk_reent+0x16>
 80071f4:	4630      	mov	r0, r6
 80071f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071fa:	68a5      	ldr	r5, [r4, #8]
 80071fc:	6867      	ldr	r7, [r4, #4]
 80071fe:	3f01      	subs	r7, #1
 8007200:	d501      	bpl.n	8007206 <_fwalk_reent+0x22>
 8007202:	6824      	ldr	r4, [r4, #0]
 8007204:	e7f5      	b.n	80071f2 <_fwalk_reent+0xe>
 8007206:	89ab      	ldrh	r3, [r5, #12]
 8007208:	2b01      	cmp	r3, #1
 800720a:	d907      	bls.n	800721c <_fwalk_reent+0x38>
 800720c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007210:	3301      	adds	r3, #1
 8007212:	d003      	beq.n	800721c <_fwalk_reent+0x38>
 8007214:	4629      	mov	r1, r5
 8007216:	4640      	mov	r0, r8
 8007218:	47c8      	blx	r9
 800721a:	4306      	orrs	r6, r0
 800721c:	3568      	adds	r5, #104	; 0x68
 800721e:	e7ee      	b.n	80071fe <_fwalk_reent+0x1a>

08007220 <_localeconv_r>:
 8007220:	4b04      	ldr	r3, [pc, #16]	; (8007234 <_localeconv_r+0x14>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	6a18      	ldr	r0, [r3, #32]
 8007226:	4b04      	ldr	r3, [pc, #16]	; (8007238 <_localeconv_r+0x18>)
 8007228:	2800      	cmp	r0, #0
 800722a:	bf08      	it	eq
 800722c:	4618      	moveq	r0, r3
 800722e:	30f0      	adds	r0, #240	; 0xf0
 8007230:	4770      	bx	lr
 8007232:	bf00      	nop
 8007234:	2000000c 	.word	0x2000000c
 8007238:	20000510 	.word	0x20000510

0800723c <__retarget_lock_init_recursive>:
 800723c:	4770      	bx	lr

0800723e <__retarget_lock_close_recursive>:
 800723e:	4770      	bx	lr

08007240 <__retarget_lock_acquire_recursive>:
 8007240:	4770      	bx	lr

08007242 <__retarget_lock_release_recursive>:
 8007242:	4770      	bx	lr

08007244 <__swhatbuf_r>:
 8007244:	b570      	push	{r4, r5, r6, lr}
 8007246:	460e      	mov	r6, r1
 8007248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800724c:	2900      	cmp	r1, #0
 800724e:	b090      	sub	sp, #64	; 0x40
 8007250:	4614      	mov	r4, r2
 8007252:	461d      	mov	r5, r3
 8007254:	da09      	bge.n	800726a <__swhatbuf_r+0x26>
 8007256:	89b3      	ldrh	r3, [r6, #12]
 8007258:	2200      	movs	r2, #0
 800725a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800725e:	602a      	str	r2, [r5, #0]
 8007260:	d116      	bne.n	8007290 <__swhatbuf_r+0x4c>
 8007262:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007266:	6023      	str	r3, [r4, #0]
 8007268:	e015      	b.n	8007296 <__swhatbuf_r+0x52>
 800726a:	aa01      	add	r2, sp, #4
 800726c:	f000 ff02 	bl	8008074 <_fstat_r>
 8007270:	2800      	cmp	r0, #0
 8007272:	dbf0      	blt.n	8007256 <__swhatbuf_r+0x12>
 8007274:	9a02      	ldr	r2, [sp, #8]
 8007276:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800727a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800727e:	425a      	negs	r2, r3
 8007280:	415a      	adcs	r2, r3
 8007282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007286:	602a      	str	r2, [r5, #0]
 8007288:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800728c:	6023      	str	r3, [r4, #0]
 800728e:	e002      	b.n	8007296 <__swhatbuf_r+0x52>
 8007290:	2340      	movs	r3, #64	; 0x40
 8007292:	6023      	str	r3, [r4, #0]
 8007294:	4610      	mov	r0, r2
 8007296:	b010      	add	sp, #64	; 0x40
 8007298:	bd70      	pop	{r4, r5, r6, pc}
	...

0800729c <__smakebuf_r>:
 800729c:	898b      	ldrh	r3, [r1, #12]
 800729e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80072a0:	079d      	lsls	r5, r3, #30
 80072a2:	4606      	mov	r6, r0
 80072a4:	460c      	mov	r4, r1
 80072a6:	d507      	bpl.n	80072b8 <__smakebuf_r+0x1c>
 80072a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80072ac:	6023      	str	r3, [r4, #0]
 80072ae:	6123      	str	r3, [r4, #16]
 80072b0:	2301      	movs	r3, #1
 80072b2:	6163      	str	r3, [r4, #20]
 80072b4:	b002      	add	sp, #8
 80072b6:	bd70      	pop	{r4, r5, r6, pc}
 80072b8:	ab01      	add	r3, sp, #4
 80072ba:	466a      	mov	r2, sp
 80072bc:	f7ff ffc2 	bl	8007244 <__swhatbuf_r>
 80072c0:	9900      	ldr	r1, [sp, #0]
 80072c2:	4605      	mov	r5, r0
 80072c4:	4630      	mov	r0, r6
 80072c6:	f000 f831 	bl	800732c <_malloc_r>
 80072ca:	b948      	cbnz	r0, 80072e0 <__smakebuf_r+0x44>
 80072cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072d0:	059a      	lsls	r2, r3, #22
 80072d2:	d4ef      	bmi.n	80072b4 <__smakebuf_r+0x18>
 80072d4:	f023 0303 	bic.w	r3, r3, #3
 80072d8:	f043 0302 	orr.w	r3, r3, #2
 80072dc:	81a3      	strh	r3, [r4, #12]
 80072de:	e7e3      	b.n	80072a8 <__smakebuf_r+0xc>
 80072e0:	4b0d      	ldr	r3, [pc, #52]	; (8007318 <__smakebuf_r+0x7c>)
 80072e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80072e4:	89a3      	ldrh	r3, [r4, #12]
 80072e6:	6020      	str	r0, [r4, #0]
 80072e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072ec:	81a3      	strh	r3, [r4, #12]
 80072ee:	9b00      	ldr	r3, [sp, #0]
 80072f0:	6163      	str	r3, [r4, #20]
 80072f2:	9b01      	ldr	r3, [sp, #4]
 80072f4:	6120      	str	r0, [r4, #16]
 80072f6:	b15b      	cbz	r3, 8007310 <__smakebuf_r+0x74>
 80072f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072fc:	4630      	mov	r0, r6
 80072fe:	f001 f819 	bl	8008334 <_isatty_r>
 8007302:	b128      	cbz	r0, 8007310 <__smakebuf_r+0x74>
 8007304:	89a3      	ldrh	r3, [r4, #12]
 8007306:	f023 0303 	bic.w	r3, r3, #3
 800730a:	f043 0301 	orr.w	r3, r3, #1
 800730e:	81a3      	strh	r3, [r4, #12]
 8007310:	89a3      	ldrh	r3, [r4, #12]
 8007312:	431d      	orrs	r5, r3
 8007314:	81a5      	strh	r5, [r4, #12]
 8007316:	e7cd      	b.n	80072b4 <__smakebuf_r+0x18>
 8007318:	08006e11 	.word	0x08006e11

0800731c <malloc>:
 800731c:	4b02      	ldr	r3, [pc, #8]	; (8007328 <malloc+0xc>)
 800731e:	4601      	mov	r1, r0
 8007320:	6818      	ldr	r0, [r3, #0]
 8007322:	f000 b803 	b.w	800732c <_malloc_r>
 8007326:	bf00      	nop
 8007328:	2000000c 	.word	0x2000000c

0800732c <_malloc_r>:
 800732c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007330:	f101 040b 	add.w	r4, r1, #11
 8007334:	2c16      	cmp	r4, #22
 8007336:	4681      	mov	r9, r0
 8007338:	d907      	bls.n	800734a <_malloc_r+0x1e>
 800733a:	f034 0407 	bics.w	r4, r4, #7
 800733e:	d505      	bpl.n	800734c <_malloc_r+0x20>
 8007340:	230c      	movs	r3, #12
 8007342:	f8c9 3000 	str.w	r3, [r9]
 8007346:	2600      	movs	r6, #0
 8007348:	e131      	b.n	80075ae <_malloc_r+0x282>
 800734a:	2410      	movs	r4, #16
 800734c:	428c      	cmp	r4, r1
 800734e:	d3f7      	bcc.n	8007340 <_malloc_r+0x14>
 8007350:	4648      	mov	r0, r9
 8007352:	f000 fa05 	bl	8007760 <__malloc_lock>
 8007356:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800735a:	4d9c      	ldr	r5, [pc, #624]	; (80075cc <_malloc_r+0x2a0>)
 800735c:	d236      	bcs.n	80073cc <_malloc_r+0xa0>
 800735e:	f104 0208 	add.w	r2, r4, #8
 8007362:	442a      	add	r2, r5
 8007364:	f1a2 0108 	sub.w	r1, r2, #8
 8007368:	6856      	ldr	r6, [r2, #4]
 800736a:	428e      	cmp	r6, r1
 800736c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007370:	d102      	bne.n	8007378 <_malloc_r+0x4c>
 8007372:	68d6      	ldr	r6, [r2, #12]
 8007374:	42b2      	cmp	r2, r6
 8007376:	d010      	beq.n	800739a <_malloc_r+0x6e>
 8007378:	6873      	ldr	r3, [r6, #4]
 800737a:	68f2      	ldr	r2, [r6, #12]
 800737c:	68b1      	ldr	r1, [r6, #8]
 800737e:	f023 0303 	bic.w	r3, r3, #3
 8007382:	60ca      	str	r2, [r1, #12]
 8007384:	4433      	add	r3, r6
 8007386:	6091      	str	r1, [r2, #8]
 8007388:	685a      	ldr	r2, [r3, #4]
 800738a:	f042 0201 	orr.w	r2, r2, #1
 800738e:	605a      	str	r2, [r3, #4]
 8007390:	4648      	mov	r0, r9
 8007392:	f000 f9eb 	bl	800776c <__malloc_unlock>
 8007396:	3608      	adds	r6, #8
 8007398:	e109      	b.n	80075ae <_malloc_r+0x282>
 800739a:	3302      	adds	r3, #2
 800739c:	4a8c      	ldr	r2, [pc, #560]	; (80075d0 <_malloc_r+0x2a4>)
 800739e:	692e      	ldr	r6, [r5, #16]
 80073a0:	4296      	cmp	r6, r2
 80073a2:	4611      	mov	r1, r2
 80073a4:	d06d      	beq.n	8007482 <_malloc_r+0x156>
 80073a6:	6870      	ldr	r0, [r6, #4]
 80073a8:	f020 0003 	bic.w	r0, r0, #3
 80073ac:	1b07      	subs	r7, r0, r4
 80073ae:	2f0f      	cmp	r7, #15
 80073b0:	dd47      	ble.n	8007442 <_malloc_r+0x116>
 80073b2:	1933      	adds	r3, r6, r4
 80073b4:	f044 0401 	orr.w	r4, r4, #1
 80073b8:	6074      	str	r4, [r6, #4]
 80073ba:	616b      	str	r3, [r5, #20]
 80073bc:	612b      	str	r3, [r5, #16]
 80073be:	60da      	str	r2, [r3, #12]
 80073c0:	609a      	str	r2, [r3, #8]
 80073c2:	f047 0201 	orr.w	r2, r7, #1
 80073c6:	605a      	str	r2, [r3, #4]
 80073c8:	5037      	str	r7, [r6, r0]
 80073ca:	e7e1      	b.n	8007390 <_malloc_r+0x64>
 80073cc:	0a63      	lsrs	r3, r4, #9
 80073ce:	d02a      	beq.n	8007426 <_malloc_r+0xfa>
 80073d0:	2b04      	cmp	r3, #4
 80073d2:	d812      	bhi.n	80073fa <_malloc_r+0xce>
 80073d4:	09a3      	lsrs	r3, r4, #6
 80073d6:	3338      	adds	r3, #56	; 0x38
 80073d8:	1c5a      	adds	r2, r3, #1
 80073da:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80073de:	f1a2 0008 	sub.w	r0, r2, #8
 80073e2:	6856      	ldr	r6, [r2, #4]
 80073e4:	4286      	cmp	r6, r0
 80073e6:	d006      	beq.n	80073f6 <_malloc_r+0xca>
 80073e8:	6872      	ldr	r2, [r6, #4]
 80073ea:	f022 0203 	bic.w	r2, r2, #3
 80073ee:	1b11      	subs	r1, r2, r4
 80073f0:	290f      	cmp	r1, #15
 80073f2:	dd1c      	ble.n	800742e <_malloc_r+0x102>
 80073f4:	3b01      	subs	r3, #1
 80073f6:	3301      	adds	r3, #1
 80073f8:	e7d0      	b.n	800739c <_malloc_r+0x70>
 80073fa:	2b14      	cmp	r3, #20
 80073fc:	d801      	bhi.n	8007402 <_malloc_r+0xd6>
 80073fe:	335b      	adds	r3, #91	; 0x5b
 8007400:	e7ea      	b.n	80073d8 <_malloc_r+0xac>
 8007402:	2b54      	cmp	r3, #84	; 0x54
 8007404:	d802      	bhi.n	800740c <_malloc_r+0xe0>
 8007406:	0b23      	lsrs	r3, r4, #12
 8007408:	336e      	adds	r3, #110	; 0x6e
 800740a:	e7e5      	b.n	80073d8 <_malloc_r+0xac>
 800740c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007410:	d802      	bhi.n	8007418 <_malloc_r+0xec>
 8007412:	0be3      	lsrs	r3, r4, #15
 8007414:	3377      	adds	r3, #119	; 0x77
 8007416:	e7df      	b.n	80073d8 <_malloc_r+0xac>
 8007418:	f240 5254 	movw	r2, #1364	; 0x554
 800741c:	4293      	cmp	r3, r2
 800741e:	d804      	bhi.n	800742a <_malloc_r+0xfe>
 8007420:	0ca3      	lsrs	r3, r4, #18
 8007422:	337c      	adds	r3, #124	; 0x7c
 8007424:	e7d8      	b.n	80073d8 <_malloc_r+0xac>
 8007426:	233f      	movs	r3, #63	; 0x3f
 8007428:	e7d6      	b.n	80073d8 <_malloc_r+0xac>
 800742a:	237e      	movs	r3, #126	; 0x7e
 800742c:	e7d4      	b.n	80073d8 <_malloc_r+0xac>
 800742e:	2900      	cmp	r1, #0
 8007430:	68f1      	ldr	r1, [r6, #12]
 8007432:	db04      	blt.n	800743e <_malloc_r+0x112>
 8007434:	68b3      	ldr	r3, [r6, #8]
 8007436:	60d9      	str	r1, [r3, #12]
 8007438:	608b      	str	r3, [r1, #8]
 800743a:	18b3      	adds	r3, r6, r2
 800743c:	e7a4      	b.n	8007388 <_malloc_r+0x5c>
 800743e:	460e      	mov	r6, r1
 8007440:	e7d0      	b.n	80073e4 <_malloc_r+0xb8>
 8007442:	2f00      	cmp	r7, #0
 8007444:	616a      	str	r2, [r5, #20]
 8007446:	612a      	str	r2, [r5, #16]
 8007448:	db05      	blt.n	8007456 <_malloc_r+0x12a>
 800744a:	4430      	add	r0, r6
 800744c:	6843      	ldr	r3, [r0, #4]
 800744e:	f043 0301 	orr.w	r3, r3, #1
 8007452:	6043      	str	r3, [r0, #4]
 8007454:	e79c      	b.n	8007390 <_malloc_r+0x64>
 8007456:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800745a:	d244      	bcs.n	80074e6 <_malloc_r+0x1ba>
 800745c:	08c0      	lsrs	r0, r0, #3
 800745e:	1087      	asrs	r7, r0, #2
 8007460:	2201      	movs	r2, #1
 8007462:	fa02 f707 	lsl.w	r7, r2, r7
 8007466:	686a      	ldr	r2, [r5, #4]
 8007468:	3001      	adds	r0, #1
 800746a:	433a      	orrs	r2, r7
 800746c:	606a      	str	r2, [r5, #4]
 800746e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007472:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8007476:	60b7      	str	r7, [r6, #8]
 8007478:	3a08      	subs	r2, #8
 800747a:	60f2      	str	r2, [r6, #12]
 800747c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8007480:	60fe      	str	r6, [r7, #12]
 8007482:	2001      	movs	r0, #1
 8007484:	109a      	asrs	r2, r3, #2
 8007486:	fa00 f202 	lsl.w	r2, r0, r2
 800748a:	6868      	ldr	r0, [r5, #4]
 800748c:	4282      	cmp	r2, r0
 800748e:	f200 80a1 	bhi.w	80075d4 <_malloc_r+0x2a8>
 8007492:	4202      	tst	r2, r0
 8007494:	d106      	bne.n	80074a4 <_malloc_r+0x178>
 8007496:	f023 0303 	bic.w	r3, r3, #3
 800749a:	0052      	lsls	r2, r2, #1
 800749c:	4202      	tst	r2, r0
 800749e:	f103 0304 	add.w	r3, r3, #4
 80074a2:	d0fa      	beq.n	800749a <_malloc_r+0x16e>
 80074a4:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80074a8:	46e0      	mov	r8, ip
 80074aa:	469e      	mov	lr, r3
 80074ac:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80074b0:	4546      	cmp	r6, r8
 80074b2:	d153      	bne.n	800755c <_malloc_r+0x230>
 80074b4:	f10e 0e01 	add.w	lr, lr, #1
 80074b8:	f01e 0f03 	tst.w	lr, #3
 80074bc:	f108 0808 	add.w	r8, r8, #8
 80074c0:	d1f4      	bne.n	80074ac <_malloc_r+0x180>
 80074c2:	0798      	lsls	r0, r3, #30
 80074c4:	d179      	bne.n	80075ba <_malloc_r+0x28e>
 80074c6:	686b      	ldr	r3, [r5, #4]
 80074c8:	ea23 0302 	bic.w	r3, r3, r2
 80074cc:	606b      	str	r3, [r5, #4]
 80074ce:	6868      	ldr	r0, [r5, #4]
 80074d0:	0052      	lsls	r2, r2, #1
 80074d2:	4282      	cmp	r2, r0
 80074d4:	d87e      	bhi.n	80075d4 <_malloc_r+0x2a8>
 80074d6:	2a00      	cmp	r2, #0
 80074d8:	d07c      	beq.n	80075d4 <_malloc_r+0x2a8>
 80074da:	4673      	mov	r3, lr
 80074dc:	4202      	tst	r2, r0
 80074de:	d1e1      	bne.n	80074a4 <_malloc_r+0x178>
 80074e0:	3304      	adds	r3, #4
 80074e2:	0052      	lsls	r2, r2, #1
 80074e4:	e7fa      	b.n	80074dc <_malloc_r+0x1b0>
 80074e6:	0a42      	lsrs	r2, r0, #9
 80074e8:	2a04      	cmp	r2, #4
 80074ea:	d815      	bhi.n	8007518 <_malloc_r+0x1ec>
 80074ec:	0982      	lsrs	r2, r0, #6
 80074ee:	3238      	adds	r2, #56	; 0x38
 80074f0:	1c57      	adds	r7, r2, #1
 80074f2:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80074f6:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 80074fa:	45be      	cmp	lr, r7
 80074fc:	d126      	bne.n	800754c <_malloc_r+0x220>
 80074fe:	2001      	movs	r0, #1
 8007500:	1092      	asrs	r2, r2, #2
 8007502:	fa00 f202 	lsl.w	r2, r0, r2
 8007506:	6868      	ldr	r0, [r5, #4]
 8007508:	4310      	orrs	r0, r2
 800750a:	6068      	str	r0, [r5, #4]
 800750c:	f8c6 e00c 	str.w	lr, [r6, #12]
 8007510:	60b7      	str	r7, [r6, #8]
 8007512:	f8ce 6008 	str.w	r6, [lr, #8]
 8007516:	e7b3      	b.n	8007480 <_malloc_r+0x154>
 8007518:	2a14      	cmp	r2, #20
 800751a:	d801      	bhi.n	8007520 <_malloc_r+0x1f4>
 800751c:	325b      	adds	r2, #91	; 0x5b
 800751e:	e7e7      	b.n	80074f0 <_malloc_r+0x1c4>
 8007520:	2a54      	cmp	r2, #84	; 0x54
 8007522:	d802      	bhi.n	800752a <_malloc_r+0x1fe>
 8007524:	0b02      	lsrs	r2, r0, #12
 8007526:	326e      	adds	r2, #110	; 0x6e
 8007528:	e7e2      	b.n	80074f0 <_malloc_r+0x1c4>
 800752a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800752e:	d802      	bhi.n	8007536 <_malloc_r+0x20a>
 8007530:	0bc2      	lsrs	r2, r0, #15
 8007532:	3277      	adds	r2, #119	; 0x77
 8007534:	e7dc      	b.n	80074f0 <_malloc_r+0x1c4>
 8007536:	f240 5754 	movw	r7, #1364	; 0x554
 800753a:	42ba      	cmp	r2, r7
 800753c:	bf9a      	itte	ls
 800753e:	0c82      	lsrls	r2, r0, #18
 8007540:	327c      	addls	r2, #124	; 0x7c
 8007542:	227e      	movhi	r2, #126	; 0x7e
 8007544:	e7d4      	b.n	80074f0 <_malloc_r+0x1c4>
 8007546:	68bf      	ldr	r7, [r7, #8]
 8007548:	45be      	cmp	lr, r7
 800754a:	d004      	beq.n	8007556 <_malloc_r+0x22a>
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	f022 0203 	bic.w	r2, r2, #3
 8007552:	4290      	cmp	r0, r2
 8007554:	d3f7      	bcc.n	8007546 <_malloc_r+0x21a>
 8007556:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 800755a:	e7d7      	b.n	800750c <_malloc_r+0x1e0>
 800755c:	6870      	ldr	r0, [r6, #4]
 800755e:	68f7      	ldr	r7, [r6, #12]
 8007560:	f020 0003 	bic.w	r0, r0, #3
 8007564:	eba0 0a04 	sub.w	sl, r0, r4
 8007568:	f1ba 0f0f 	cmp.w	sl, #15
 800756c:	dd10      	ble.n	8007590 <_malloc_r+0x264>
 800756e:	68b2      	ldr	r2, [r6, #8]
 8007570:	1933      	adds	r3, r6, r4
 8007572:	f044 0401 	orr.w	r4, r4, #1
 8007576:	6074      	str	r4, [r6, #4]
 8007578:	60d7      	str	r7, [r2, #12]
 800757a:	60ba      	str	r2, [r7, #8]
 800757c:	f04a 0201 	orr.w	r2, sl, #1
 8007580:	616b      	str	r3, [r5, #20]
 8007582:	612b      	str	r3, [r5, #16]
 8007584:	60d9      	str	r1, [r3, #12]
 8007586:	6099      	str	r1, [r3, #8]
 8007588:	605a      	str	r2, [r3, #4]
 800758a:	f846 a000 	str.w	sl, [r6, r0]
 800758e:	e6ff      	b.n	8007390 <_malloc_r+0x64>
 8007590:	f1ba 0f00 	cmp.w	sl, #0
 8007594:	db0f      	blt.n	80075b6 <_malloc_r+0x28a>
 8007596:	4430      	add	r0, r6
 8007598:	6843      	ldr	r3, [r0, #4]
 800759a:	f043 0301 	orr.w	r3, r3, #1
 800759e:	6043      	str	r3, [r0, #4]
 80075a0:	f856 3f08 	ldr.w	r3, [r6, #8]!
 80075a4:	4648      	mov	r0, r9
 80075a6:	60df      	str	r7, [r3, #12]
 80075a8:	60bb      	str	r3, [r7, #8]
 80075aa:	f000 f8df 	bl	800776c <__malloc_unlock>
 80075ae:	4630      	mov	r0, r6
 80075b0:	b003      	add	sp, #12
 80075b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075b6:	463e      	mov	r6, r7
 80075b8:	e77a      	b.n	80074b0 <_malloc_r+0x184>
 80075ba:	f85c 0908 	ldr.w	r0, [ip], #-8
 80075be:	4584      	cmp	ip, r0
 80075c0:	f103 33ff 	add.w	r3, r3, #4294967295
 80075c4:	f43f af7d 	beq.w	80074c2 <_malloc_r+0x196>
 80075c8:	e781      	b.n	80074ce <_malloc_r+0x1a2>
 80075ca:	bf00      	nop
 80075cc:	20000100 	.word	0x20000100
 80075d0:	20000108 	.word	0x20000108
 80075d4:	f8d5 b008 	ldr.w	fp, [r5, #8]
 80075d8:	f8db 6004 	ldr.w	r6, [fp, #4]
 80075dc:	f026 0603 	bic.w	r6, r6, #3
 80075e0:	42b4      	cmp	r4, r6
 80075e2:	d803      	bhi.n	80075ec <_malloc_r+0x2c0>
 80075e4:	1b33      	subs	r3, r6, r4
 80075e6:	2b0f      	cmp	r3, #15
 80075e8:	f300 8096 	bgt.w	8007718 <_malloc_r+0x3ec>
 80075ec:	4a4f      	ldr	r2, [pc, #316]	; (800772c <_malloc_r+0x400>)
 80075ee:	6817      	ldr	r7, [r2, #0]
 80075f0:	4a4f      	ldr	r2, [pc, #316]	; (8007730 <_malloc_r+0x404>)
 80075f2:	6811      	ldr	r1, [r2, #0]
 80075f4:	3710      	adds	r7, #16
 80075f6:	3101      	adds	r1, #1
 80075f8:	eb0b 0306 	add.w	r3, fp, r6
 80075fc:	4427      	add	r7, r4
 80075fe:	d005      	beq.n	800760c <_malloc_r+0x2e0>
 8007600:	494c      	ldr	r1, [pc, #304]	; (8007734 <_malloc_r+0x408>)
 8007602:	3901      	subs	r1, #1
 8007604:	440f      	add	r7, r1
 8007606:	3101      	adds	r1, #1
 8007608:	4249      	negs	r1, r1
 800760a:	400f      	ands	r7, r1
 800760c:	4639      	mov	r1, r7
 800760e:	4648      	mov	r0, r9
 8007610:	9201      	str	r2, [sp, #4]
 8007612:	9300      	str	r3, [sp, #0]
 8007614:	f000 fb80 	bl	8007d18 <_sbrk_r>
 8007618:	f1b0 3fff 	cmp.w	r0, #4294967295
 800761c:	4680      	mov	r8, r0
 800761e:	d056      	beq.n	80076ce <_malloc_r+0x3a2>
 8007620:	9b00      	ldr	r3, [sp, #0]
 8007622:	9a01      	ldr	r2, [sp, #4]
 8007624:	4283      	cmp	r3, r0
 8007626:	d901      	bls.n	800762c <_malloc_r+0x300>
 8007628:	45ab      	cmp	fp, r5
 800762a:	d150      	bne.n	80076ce <_malloc_r+0x3a2>
 800762c:	4842      	ldr	r0, [pc, #264]	; (8007738 <_malloc_r+0x40c>)
 800762e:	6801      	ldr	r1, [r0, #0]
 8007630:	4543      	cmp	r3, r8
 8007632:	eb07 0e01 	add.w	lr, r7, r1
 8007636:	f8c0 e000 	str.w	lr, [r0]
 800763a:	4940      	ldr	r1, [pc, #256]	; (800773c <_malloc_r+0x410>)
 800763c:	4682      	mov	sl, r0
 800763e:	d113      	bne.n	8007668 <_malloc_r+0x33c>
 8007640:	420b      	tst	r3, r1
 8007642:	d111      	bne.n	8007668 <_malloc_r+0x33c>
 8007644:	68ab      	ldr	r3, [r5, #8]
 8007646:	443e      	add	r6, r7
 8007648:	f046 0601 	orr.w	r6, r6, #1
 800764c:	605e      	str	r6, [r3, #4]
 800764e:	4a3c      	ldr	r2, [pc, #240]	; (8007740 <_malloc_r+0x414>)
 8007650:	f8da 3000 	ldr.w	r3, [sl]
 8007654:	6811      	ldr	r1, [r2, #0]
 8007656:	428b      	cmp	r3, r1
 8007658:	bf88      	it	hi
 800765a:	6013      	strhi	r3, [r2, #0]
 800765c:	4a39      	ldr	r2, [pc, #228]	; (8007744 <_malloc_r+0x418>)
 800765e:	6811      	ldr	r1, [r2, #0]
 8007660:	428b      	cmp	r3, r1
 8007662:	bf88      	it	hi
 8007664:	6013      	strhi	r3, [r2, #0]
 8007666:	e032      	b.n	80076ce <_malloc_r+0x3a2>
 8007668:	6810      	ldr	r0, [r2, #0]
 800766a:	3001      	adds	r0, #1
 800766c:	bf1b      	ittet	ne
 800766e:	eba8 0303 	subne.w	r3, r8, r3
 8007672:	4473      	addne	r3, lr
 8007674:	f8c2 8000 	streq.w	r8, [r2]
 8007678:	f8ca 3000 	strne.w	r3, [sl]
 800767c:	f018 0007 	ands.w	r0, r8, #7
 8007680:	bf1c      	itt	ne
 8007682:	f1c0 0008 	rsbne	r0, r0, #8
 8007686:	4480      	addne	r8, r0
 8007688:	4b2a      	ldr	r3, [pc, #168]	; (8007734 <_malloc_r+0x408>)
 800768a:	4447      	add	r7, r8
 800768c:	4418      	add	r0, r3
 800768e:	400f      	ands	r7, r1
 8007690:	1bc7      	subs	r7, r0, r7
 8007692:	4639      	mov	r1, r7
 8007694:	4648      	mov	r0, r9
 8007696:	f000 fb3f 	bl	8007d18 <_sbrk_r>
 800769a:	1c43      	adds	r3, r0, #1
 800769c:	bf08      	it	eq
 800769e:	4640      	moveq	r0, r8
 80076a0:	f8da 3000 	ldr.w	r3, [sl]
 80076a4:	f8c5 8008 	str.w	r8, [r5, #8]
 80076a8:	bf08      	it	eq
 80076aa:	2700      	moveq	r7, #0
 80076ac:	eba0 0008 	sub.w	r0, r0, r8
 80076b0:	443b      	add	r3, r7
 80076b2:	4407      	add	r7, r0
 80076b4:	f047 0701 	orr.w	r7, r7, #1
 80076b8:	45ab      	cmp	fp, r5
 80076ba:	f8ca 3000 	str.w	r3, [sl]
 80076be:	f8c8 7004 	str.w	r7, [r8, #4]
 80076c2:	d0c4      	beq.n	800764e <_malloc_r+0x322>
 80076c4:	2e0f      	cmp	r6, #15
 80076c6:	d810      	bhi.n	80076ea <_malloc_r+0x3be>
 80076c8:	2301      	movs	r3, #1
 80076ca:	f8c8 3004 	str.w	r3, [r8, #4]
 80076ce:	68ab      	ldr	r3, [r5, #8]
 80076d0:	685a      	ldr	r2, [r3, #4]
 80076d2:	f022 0203 	bic.w	r2, r2, #3
 80076d6:	4294      	cmp	r4, r2
 80076d8:	eba2 0304 	sub.w	r3, r2, r4
 80076dc:	d801      	bhi.n	80076e2 <_malloc_r+0x3b6>
 80076de:	2b0f      	cmp	r3, #15
 80076e0:	dc1a      	bgt.n	8007718 <_malloc_r+0x3ec>
 80076e2:	4648      	mov	r0, r9
 80076e4:	f000 f842 	bl	800776c <__malloc_unlock>
 80076e8:	e62d      	b.n	8007346 <_malloc_r+0x1a>
 80076ea:	f8db 3004 	ldr.w	r3, [fp, #4]
 80076ee:	3e0c      	subs	r6, #12
 80076f0:	f026 0607 	bic.w	r6, r6, #7
 80076f4:	f003 0301 	and.w	r3, r3, #1
 80076f8:	4333      	orrs	r3, r6
 80076fa:	f8cb 3004 	str.w	r3, [fp, #4]
 80076fe:	eb0b 0306 	add.w	r3, fp, r6
 8007702:	2205      	movs	r2, #5
 8007704:	2e0f      	cmp	r6, #15
 8007706:	605a      	str	r2, [r3, #4]
 8007708:	609a      	str	r2, [r3, #8]
 800770a:	d9a0      	bls.n	800764e <_malloc_r+0x322>
 800770c:	f10b 0108 	add.w	r1, fp, #8
 8007710:	4648      	mov	r0, r9
 8007712:	f7ff fcab 	bl	800706c <_free_r>
 8007716:	e79a      	b.n	800764e <_malloc_r+0x322>
 8007718:	68ae      	ldr	r6, [r5, #8]
 800771a:	f044 0201 	orr.w	r2, r4, #1
 800771e:	4434      	add	r4, r6
 8007720:	f043 0301 	orr.w	r3, r3, #1
 8007724:	6072      	str	r2, [r6, #4]
 8007726:	60ac      	str	r4, [r5, #8]
 8007728:	6063      	str	r3, [r4, #4]
 800772a:	e631      	b.n	8007390 <_malloc_r+0x64>
 800772c:	200006f4 	.word	0x200006f4
 8007730:	20000508 	.word	0x20000508
 8007734:	00001000 	.word	0x00001000
 8007738:	200006c4 	.word	0x200006c4
 800773c:	00000fff 	.word	0x00000fff
 8007740:	200006ec 	.word	0x200006ec
 8007744:	200006f0 	.word	0x200006f0

08007748 <memcpy>:
 8007748:	b510      	push	{r4, lr}
 800774a:	1e43      	subs	r3, r0, #1
 800774c:	440a      	add	r2, r1
 800774e:	4291      	cmp	r1, r2
 8007750:	d100      	bne.n	8007754 <memcpy+0xc>
 8007752:	bd10      	pop	{r4, pc}
 8007754:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007758:	f803 4f01 	strb.w	r4, [r3, #1]!
 800775c:	e7f7      	b.n	800774e <memcpy+0x6>
	...

08007760 <__malloc_lock>:
 8007760:	4801      	ldr	r0, [pc, #4]	; (8007768 <__malloc_lock+0x8>)
 8007762:	f7ff bd6d 	b.w	8007240 <__retarget_lock_acquire_recursive>
 8007766:	bf00      	nop
 8007768:	20000858 	.word	0x20000858

0800776c <__malloc_unlock>:
 800776c:	4801      	ldr	r0, [pc, #4]	; (8007774 <__malloc_unlock+0x8>)
 800776e:	f7ff bd68 	b.w	8007242 <__retarget_lock_release_recursive>
 8007772:	bf00      	nop
 8007774:	20000858 	.word	0x20000858

08007778 <_Balloc>:
 8007778:	b570      	push	{r4, r5, r6, lr}
 800777a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800777c:	4604      	mov	r4, r0
 800777e:	460e      	mov	r6, r1
 8007780:	b93d      	cbnz	r5, 8007792 <_Balloc+0x1a>
 8007782:	2010      	movs	r0, #16
 8007784:	f7ff fdca 	bl	800731c <malloc>
 8007788:	6260      	str	r0, [r4, #36]	; 0x24
 800778a:	6045      	str	r5, [r0, #4]
 800778c:	6085      	str	r5, [r0, #8]
 800778e:	6005      	str	r5, [r0, #0]
 8007790:	60c5      	str	r5, [r0, #12]
 8007792:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007794:	68eb      	ldr	r3, [r5, #12]
 8007796:	b183      	cbz	r3, 80077ba <_Balloc+0x42>
 8007798:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80077a0:	b9b8      	cbnz	r0, 80077d2 <_Balloc+0x5a>
 80077a2:	2101      	movs	r1, #1
 80077a4:	fa01 f506 	lsl.w	r5, r1, r6
 80077a8:	1d6a      	adds	r2, r5, #5
 80077aa:	0092      	lsls	r2, r2, #2
 80077ac:	4620      	mov	r0, r4
 80077ae:	f000 fb4d 	bl	8007e4c <_calloc_r>
 80077b2:	b160      	cbz	r0, 80077ce <_Balloc+0x56>
 80077b4:	6046      	str	r6, [r0, #4]
 80077b6:	6085      	str	r5, [r0, #8]
 80077b8:	e00e      	b.n	80077d8 <_Balloc+0x60>
 80077ba:	2221      	movs	r2, #33	; 0x21
 80077bc:	2104      	movs	r1, #4
 80077be:	4620      	mov	r0, r4
 80077c0:	f000 fb44 	bl	8007e4c <_calloc_r>
 80077c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80077c6:	60e8      	str	r0, [r5, #12]
 80077c8:	68db      	ldr	r3, [r3, #12]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1e4      	bne.n	8007798 <_Balloc+0x20>
 80077ce:	2000      	movs	r0, #0
 80077d0:	bd70      	pop	{r4, r5, r6, pc}
 80077d2:	6802      	ldr	r2, [r0, #0]
 80077d4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80077d8:	2300      	movs	r3, #0
 80077da:	6103      	str	r3, [r0, #16]
 80077dc:	60c3      	str	r3, [r0, #12]
 80077de:	bd70      	pop	{r4, r5, r6, pc}

080077e0 <_Bfree>:
 80077e0:	b570      	push	{r4, r5, r6, lr}
 80077e2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80077e4:	4606      	mov	r6, r0
 80077e6:	460d      	mov	r5, r1
 80077e8:	b93c      	cbnz	r4, 80077fa <_Bfree+0x1a>
 80077ea:	2010      	movs	r0, #16
 80077ec:	f7ff fd96 	bl	800731c <malloc>
 80077f0:	6270      	str	r0, [r6, #36]	; 0x24
 80077f2:	6044      	str	r4, [r0, #4]
 80077f4:	6084      	str	r4, [r0, #8]
 80077f6:	6004      	str	r4, [r0, #0]
 80077f8:	60c4      	str	r4, [r0, #12]
 80077fa:	b13d      	cbz	r5, 800780c <_Bfree+0x2c>
 80077fc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80077fe:	686a      	ldr	r2, [r5, #4]
 8007800:	68db      	ldr	r3, [r3, #12]
 8007802:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007806:	6029      	str	r1, [r5, #0]
 8007808:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800780c:	bd70      	pop	{r4, r5, r6, pc}

0800780e <__multadd>:
 800780e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007812:	690d      	ldr	r5, [r1, #16]
 8007814:	461f      	mov	r7, r3
 8007816:	4606      	mov	r6, r0
 8007818:	460c      	mov	r4, r1
 800781a:	f101 0e14 	add.w	lr, r1, #20
 800781e:	2300      	movs	r3, #0
 8007820:	f8de 0000 	ldr.w	r0, [lr]
 8007824:	b281      	uxth	r1, r0
 8007826:	fb02 7101 	mla	r1, r2, r1, r7
 800782a:	0c0f      	lsrs	r7, r1, #16
 800782c:	0c00      	lsrs	r0, r0, #16
 800782e:	fb02 7000 	mla	r0, r2, r0, r7
 8007832:	b289      	uxth	r1, r1
 8007834:	3301      	adds	r3, #1
 8007836:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800783a:	429d      	cmp	r5, r3
 800783c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007840:	f84e 1b04 	str.w	r1, [lr], #4
 8007844:	dcec      	bgt.n	8007820 <__multadd+0x12>
 8007846:	b1d7      	cbz	r7, 800787e <__multadd+0x70>
 8007848:	68a3      	ldr	r3, [r4, #8]
 800784a:	429d      	cmp	r5, r3
 800784c:	db12      	blt.n	8007874 <__multadd+0x66>
 800784e:	6861      	ldr	r1, [r4, #4]
 8007850:	4630      	mov	r0, r6
 8007852:	3101      	adds	r1, #1
 8007854:	f7ff ff90 	bl	8007778 <_Balloc>
 8007858:	6922      	ldr	r2, [r4, #16]
 800785a:	3202      	adds	r2, #2
 800785c:	f104 010c 	add.w	r1, r4, #12
 8007860:	4680      	mov	r8, r0
 8007862:	0092      	lsls	r2, r2, #2
 8007864:	300c      	adds	r0, #12
 8007866:	f7ff ff6f 	bl	8007748 <memcpy>
 800786a:	4621      	mov	r1, r4
 800786c:	4630      	mov	r0, r6
 800786e:	f7ff ffb7 	bl	80077e0 <_Bfree>
 8007872:	4644      	mov	r4, r8
 8007874:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007878:	3501      	adds	r5, #1
 800787a:	615f      	str	r7, [r3, #20]
 800787c:	6125      	str	r5, [r4, #16]
 800787e:	4620      	mov	r0, r4
 8007880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007884 <__hi0bits>:
 8007884:	0c02      	lsrs	r2, r0, #16
 8007886:	0412      	lsls	r2, r2, #16
 8007888:	4603      	mov	r3, r0
 800788a:	b9b2      	cbnz	r2, 80078ba <__hi0bits+0x36>
 800788c:	0403      	lsls	r3, r0, #16
 800788e:	2010      	movs	r0, #16
 8007890:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007894:	bf04      	itt	eq
 8007896:	021b      	lsleq	r3, r3, #8
 8007898:	3008      	addeq	r0, #8
 800789a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800789e:	bf04      	itt	eq
 80078a0:	011b      	lsleq	r3, r3, #4
 80078a2:	3004      	addeq	r0, #4
 80078a4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80078a8:	bf04      	itt	eq
 80078aa:	009b      	lsleq	r3, r3, #2
 80078ac:	3002      	addeq	r0, #2
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	db06      	blt.n	80078c0 <__hi0bits+0x3c>
 80078b2:	005b      	lsls	r3, r3, #1
 80078b4:	d503      	bpl.n	80078be <__hi0bits+0x3a>
 80078b6:	3001      	adds	r0, #1
 80078b8:	4770      	bx	lr
 80078ba:	2000      	movs	r0, #0
 80078bc:	e7e8      	b.n	8007890 <__hi0bits+0xc>
 80078be:	2020      	movs	r0, #32
 80078c0:	4770      	bx	lr

080078c2 <__lo0bits>:
 80078c2:	6803      	ldr	r3, [r0, #0]
 80078c4:	f013 0207 	ands.w	r2, r3, #7
 80078c8:	4601      	mov	r1, r0
 80078ca:	d00b      	beq.n	80078e4 <__lo0bits+0x22>
 80078cc:	07da      	lsls	r2, r3, #31
 80078ce:	d423      	bmi.n	8007918 <__lo0bits+0x56>
 80078d0:	0798      	lsls	r0, r3, #30
 80078d2:	bf49      	itett	mi
 80078d4:	085b      	lsrmi	r3, r3, #1
 80078d6:	089b      	lsrpl	r3, r3, #2
 80078d8:	2001      	movmi	r0, #1
 80078da:	600b      	strmi	r3, [r1, #0]
 80078dc:	bf5c      	itt	pl
 80078de:	600b      	strpl	r3, [r1, #0]
 80078e0:	2002      	movpl	r0, #2
 80078e2:	4770      	bx	lr
 80078e4:	b298      	uxth	r0, r3
 80078e6:	b9a8      	cbnz	r0, 8007914 <__lo0bits+0x52>
 80078e8:	0c1b      	lsrs	r3, r3, #16
 80078ea:	2010      	movs	r0, #16
 80078ec:	f013 0fff 	tst.w	r3, #255	; 0xff
 80078f0:	bf04      	itt	eq
 80078f2:	0a1b      	lsreq	r3, r3, #8
 80078f4:	3008      	addeq	r0, #8
 80078f6:	071a      	lsls	r2, r3, #28
 80078f8:	bf04      	itt	eq
 80078fa:	091b      	lsreq	r3, r3, #4
 80078fc:	3004      	addeq	r0, #4
 80078fe:	079a      	lsls	r2, r3, #30
 8007900:	bf04      	itt	eq
 8007902:	089b      	lsreq	r3, r3, #2
 8007904:	3002      	addeq	r0, #2
 8007906:	07da      	lsls	r2, r3, #31
 8007908:	d402      	bmi.n	8007910 <__lo0bits+0x4e>
 800790a:	085b      	lsrs	r3, r3, #1
 800790c:	d006      	beq.n	800791c <__lo0bits+0x5a>
 800790e:	3001      	adds	r0, #1
 8007910:	600b      	str	r3, [r1, #0]
 8007912:	4770      	bx	lr
 8007914:	4610      	mov	r0, r2
 8007916:	e7e9      	b.n	80078ec <__lo0bits+0x2a>
 8007918:	2000      	movs	r0, #0
 800791a:	4770      	bx	lr
 800791c:	2020      	movs	r0, #32
 800791e:	4770      	bx	lr

08007920 <__i2b>:
 8007920:	b510      	push	{r4, lr}
 8007922:	460c      	mov	r4, r1
 8007924:	2101      	movs	r1, #1
 8007926:	f7ff ff27 	bl	8007778 <_Balloc>
 800792a:	2201      	movs	r2, #1
 800792c:	6144      	str	r4, [r0, #20]
 800792e:	6102      	str	r2, [r0, #16]
 8007930:	bd10      	pop	{r4, pc}

08007932 <__multiply>:
 8007932:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007936:	4614      	mov	r4, r2
 8007938:	690a      	ldr	r2, [r1, #16]
 800793a:	6923      	ldr	r3, [r4, #16]
 800793c:	429a      	cmp	r2, r3
 800793e:	bfb8      	it	lt
 8007940:	460b      	movlt	r3, r1
 8007942:	4689      	mov	r9, r1
 8007944:	bfbc      	itt	lt
 8007946:	46a1      	movlt	r9, r4
 8007948:	461c      	movlt	r4, r3
 800794a:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800794e:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007952:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007956:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800795a:	eb07 060a 	add.w	r6, r7, sl
 800795e:	429e      	cmp	r6, r3
 8007960:	bfc8      	it	gt
 8007962:	3101      	addgt	r1, #1
 8007964:	f7ff ff08 	bl	8007778 <_Balloc>
 8007968:	f100 0514 	add.w	r5, r0, #20
 800796c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007970:	462b      	mov	r3, r5
 8007972:	2200      	movs	r2, #0
 8007974:	4543      	cmp	r3, r8
 8007976:	d316      	bcc.n	80079a6 <__multiply+0x74>
 8007978:	f104 0214 	add.w	r2, r4, #20
 800797c:	f109 0114 	add.w	r1, r9, #20
 8007980:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007984:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007988:	9301      	str	r3, [sp, #4]
 800798a:	9c01      	ldr	r4, [sp, #4]
 800798c:	4294      	cmp	r4, r2
 800798e:	4613      	mov	r3, r2
 8007990:	d80c      	bhi.n	80079ac <__multiply+0x7a>
 8007992:	2e00      	cmp	r6, #0
 8007994:	dd03      	ble.n	800799e <__multiply+0x6c>
 8007996:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800799a:	2b00      	cmp	r3, #0
 800799c:	d054      	beq.n	8007a48 <__multiply+0x116>
 800799e:	6106      	str	r6, [r0, #16]
 80079a0:	b003      	add	sp, #12
 80079a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079a6:	f843 2b04 	str.w	r2, [r3], #4
 80079aa:	e7e3      	b.n	8007974 <__multiply+0x42>
 80079ac:	f8b3 a000 	ldrh.w	sl, [r3]
 80079b0:	3204      	adds	r2, #4
 80079b2:	f1ba 0f00 	cmp.w	sl, #0
 80079b6:	d020      	beq.n	80079fa <__multiply+0xc8>
 80079b8:	46ae      	mov	lr, r5
 80079ba:	4689      	mov	r9, r1
 80079bc:	f04f 0c00 	mov.w	ip, #0
 80079c0:	f859 4b04 	ldr.w	r4, [r9], #4
 80079c4:	f8be b000 	ldrh.w	fp, [lr]
 80079c8:	b2a3      	uxth	r3, r4
 80079ca:	fb0a b303 	mla	r3, sl, r3, fp
 80079ce:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80079d2:	f8de 4000 	ldr.w	r4, [lr]
 80079d6:	4463      	add	r3, ip
 80079d8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80079dc:	fb0a c40b 	mla	r4, sl, fp, ip
 80079e0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80079e4:	b29b      	uxth	r3, r3
 80079e6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80079ea:	454f      	cmp	r7, r9
 80079ec:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80079f0:	f84e 3b04 	str.w	r3, [lr], #4
 80079f4:	d8e4      	bhi.n	80079c0 <__multiply+0x8e>
 80079f6:	f8ce c000 	str.w	ip, [lr]
 80079fa:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 80079fe:	f1b9 0f00 	cmp.w	r9, #0
 8007a02:	d01f      	beq.n	8007a44 <__multiply+0x112>
 8007a04:	682b      	ldr	r3, [r5, #0]
 8007a06:	46ae      	mov	lr, r5
 8007a08:	468c      	mov	ip, r1
 8007a0a:	f04f 0a00 	mov.w	sl, #0
 8007a0e:	f8bc 4000 	ldrh.w	r4, [ip]
 8007a12:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007a16:	fb09 b404 	mla	r4, r9, r4, fp
 8007a1a:	44a2      	add	sl, r4
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007a22:	f84e 3b04 	str.w	r3, [lr], #4
 8007a26:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007a2a:	f8be 4000 	ldrh.w	r4, [lr]
 8007a2e:	0c1b      	lsrs	r3, r3, #16
 8007a30:	fb09 4303 	mla	r3, r9, r3, r4
 8007a34:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007a38:	4567      	cmp	r7, ip
 8007a3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007a3e:	d8e6      	bhi.n	8007a0e <__multiply+0xdc>
 8007a40:	f8ce 3000 	str.w	r3, [lr]
 8007a44:	3504      	adds	r5, #4
 8007a46:	e7a0      	b.n	800798a <__multiply+0x58>
 8007a48:	3e01      	subs	r6, #1
 8007a4a:	e7a2      	b.n	8007992 <__multiply+0x60>

08007a4c <__pow5mult>:
 8007a4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a50:	4615      	mov	r5, r2
 8007a52:	f012 0203 	ands.w	r2, r2, #3
 8007a56:	4606      	mov	r6, r0
 8007a58:	460f      	mov	r7, r1
 8007a5a:	d007      	beq.n	8007a6c <__pow5mult+0x20>
 8007a5c:	3a01      	subs	r2, #1
 8007a5e:	4c21      	ldr	r4, [pc, #132]	; (8007ae4 <__pow5mult+0x98>)
 8007a60:	2300      	movs	r3, #0
 8007a62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007a66:	f7ff fed2 	bl	800780e <__multadd>
 8007a6a:	4607      	mov	r7, r0
 8007a6c:	10ad      	asrs	r5, r5, #2
 8007a6e:	d035      	beq.n	8007adc <__pow5mult+0x90>
 8007a70:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007a72:	b93c      	cbnz	r4, 8007a84 <__pow5mult+0x38>
 8007a74:	2010      	movs	r0, #16
 8007a76:	f7ff fc51 	bl	800731c <malloc>
 8007a7a:	6270      	str	r0, [r6, #36]	; 0x24
 8007a7c:	6044      	str	r4, [r0, #4]
 8007a7e:	6084      	str	r4, [r0, #8]
 8007a80:	6004      	str	r4, [r0, #0]
 8007a82:	60c4      	str	r4, [r0, #12]
 8007a84:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007a88:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007a8c:	b94c      	cbnz	r4, 8007aa2 <__pow5mult+0x56>
 8007a8e:	f240 2171 	movw	r1, #625	; 0x271
 8007a92:	4630      	mov	r0, r6
 8007a94:	f7ff ff44 	bl	8007920 <__i2b>
 8007a98:	2300      	movs	r3, #0
 8007a9a:	f8c8 0008 	str.w	r0, [r8, #8]
 8007a9e:	4604      	mov	r4, r0
 8007aa0:	6003      	str	r3, [r0, #0]
 8007aa2:	f04f 0800 	mov.w	r8, #0
 8007aa6:	07eb      	lsls	r3, r5, #31
 8007aa8:	d50a      	bpl.n	8007ac0 <__pow5mult+0x74>
 8007aaa:	4639      	mov	r1, r7
 8007aac:	4622      	mov	r2, r4
 8007aae:	4630      	mov	r0, r6
 8007ab0:	f7ff ff3f 	bl	8007932 <__multiply>
 8007ab4:	4639      	mov	r1, r7
 8007ab6:	4681      	mov	r9, r0
 8007ab8:	4630      	mov	r0, r6
 8007aba:	f7ff fe91 	bl	80077e0 <_Bfree>
 8007abe:	464f      	mov	r7, r9
 8007ac0:	106d      	asrs	r5, r5, #1
 8007ac2:	d00b      	beq.n	8007adc <__pow5mult+0x90>
 8007ac4:	6820      	ldr	r0, [r4, #0]
 8007ac6:	b938      	cbnz	r0, 8007ad8 <__pow5mult+0x8c>
 8007ac8:	4622      	mov	r2, r4
 8007aca:	4621      	mov	r1, r4
 8007acc:	4630      	mov	r0, r6
 8007ace:	f7ff ff30 	bl	8007932 <__multiply>
 8007ad2:	6020      	str	r0, [r4, #0]
 8007ad4:	f8c0 8000 	str.w	r8, [r0]
 8007ad8:	4604      	mov	r4, r0
 8007ada:	e7e4      	b.n	8007aa6 <__pow5mult+0x5a>
 8007adc:	4638      	mov	r0, r7
 8007ade:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ae2:	bf00      	nop
 8007ae4:	08008af8 	.word	0x08008af8

08007ae8 <__lshift>:
 8007ae8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007aec:	460c      	mov	r4, r1
 8007aee:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007af2:	6923      	ldr	r3, [r4, #16]
 8007af4:	6849      	ldr	r1, [r1, #4]
 8007af6:	eb0a 0903 	add.w	r9, sl, r3
 8007afa:	68a3      	ldr	r3, [r4, #8]
 8007afc:	4607      	mov	r7, r0
 8007afe:	4616      	mov	r6, r2
 8007b00:	f109 0501 	add.w	r5, r9, #1
 8007b04:	42ab      	cmp	r3, r5
 8007b06:	db31      	blt.n	8007b6c <__lshift+0x84>
 8007b08:	4638      	mov	r0, r7
 8007b0a:	f7ff fe35 	bl	8007778 <_Balloc>
 8007b0e:	2200      	movs	r2, #0
 8007b10:	4680      	mov	r8, r0
 8007b12:	f100 0314 	add.w	r3, r0, #20
 8007b16:	4611      	mov	r1, r2
 8007b18:	4552      	cmp	r2, sl
 8007b1a:	db2a      	blt.n	8007b72 <__lshift+0x8a>
 8007b1c:	6920      	ldr	r0, [r4, #16]
 8007b1e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007b22:	f104 0114 	add.w	r1, r4, #20
 8007b26:	f016 021f 	ands.w	r2, r6, #31
 8007b2a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8007b2e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8007b32:	d022      	beq.n	8007b7a <__lshift+0x92>
 8007b34:	f1c2 0c20 	rsb	ip, r2, #32
 8007b38:	2000      	movs	r0, #0
 8007b3a:	680e      	ldr	r6, [r1, #0]
 8007b3c:	4096      	lsls	r6, r2
 8007b3e:	4330      	orrs	r0, r6
 8007b40:	f843 0b04 	str.w	r0, [r3], #4
 8007b44:	f851 0b04 	ldr.w	r0, [r1], #4
 8007b48:	458e      	cmp	lr, r1
 8007b4a:	fa20 f00c 	lsr.w	r0, r0, ip
 8007b4e:	d8f4      	bhi.n	8007b3a <__lshift+0x52>
 8007b50:	6018      	str	r0, [r3, #0]
 8007b52:	b108      	cbz	r0, 8007b58 <__lshift+0x70>
 8007b54:	f109 0502 	add.w	r5, r9, #2
 8007b58:	3d01      	subs	r5, #1
 8007b5a:	4638      	mov	r0, r7
 8007b5c:	f8c8 5010 	str.w	r5, [r8, #16]
 8007b60:	4621      	mov	r1, r4
 8007b62:	f7ff fe3d 	bl	80077e0 <_Bfree>
 8007b66:	4640      	mov	r0, r8
 8007b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b6c:	3101      	adds	r1, #1
 8007b6e:	005b      	lsls	r3, r3, #1
 8007b70:	e7c8      	b.n	8007b04 <__lshift+0x1c>
 8007b72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007b76:	3201      	adds	r2, #1
 8007b78:	e7ce      	b.n	8007b18 <__lshift+0x30>
 8007b7a:	3b04      	subs	r3, #4
 8007b7c:	f851 2b04 	ldr.w	r2, [r1], #4
 8007b80:	f843 2f04 	str.w	r2, [r3, #4]!
 8007b84:	458e      	cmp	lr, r1
 8007b86:	d8f9      	bhi.n	8007b7c <__lshift+0x94>
 8007b88:	e7e6      	b.n	8007b58 <__lshift+0x70>

08007b8a <__mcmp>:
 8007b8a:	6903      	ldr	r3, [r0, #16]
 8007b8c:	690a      	ldr	r2, [r1, #16]
 8007b8e:	1a9b      	subs	r3, r3, r2
 8007b90:	b530      	push	{r4, r5, lr}
 8007b92:	d10c      	bne.n	8007bae <__mcmp+0x24>
 8007b94:	0092      	lsls	r2, r2, #2
 8007b96:	3014      	adds	r0, #20
 8007b98:	3114      	adds	r1, #20
 8007b9a:	1884      	adds	r4, r0, r2
 8007b9c:	4411      	add	r1, r2
 8007b9e:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007ba2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007ba6:	4295      	cmp	r5, r2
 8007ba8:	d003      	beq.n	8007bb2 <__mcmp+0x28>
 8007baa:	d305      	bcc.n	8007bb8 <__mcmp+0x2e>
 8007bac:	2301      	movs	r3, #1
 8007bae:	4618      	mov	r0, r3
 8007bb0:	bd30      	pop	{r4, r5, pc}
 8007bb2:	42a0      	cmp	r0, r4
 8007bb4:	d3f3      	bcc.n	8007b9e <__mcmp+0x14>
 8007bb6:	e7fa      	b.n	8007bae <__mcmp+0x24>
 8007bb8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bbc:	e7f7      	b.n	8007bae <__mcmp+0x24>

08007bbe <__mdiff>:
 8007bbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bc2:	460d      	mov	r5, r1
 8007bc4:	4607      	mov	r7, r0
 8007bc6:	4611      	mov	r1, r2
 8007bc8:	4628      	mov	r0, r5
 8007bca:	4614      	mov	r4, r2
 8007bcc:	f7ff ffdd 	bl	8007b8a <__mcmp>
 8007bd0:	1e06      	subs	r6, r0, #0
 8007bd2:	d108      	bne.n	8007be6 <__mdiff+0x28>
 8007bd4:	4631      	mov	r1, r6
 8007bd6:	4638      	mov	r0, r7
 8007bd8:	f7ff fdce 	bl	8007778 <_Balloc>
 8007bdc:	2301      	movs	r3, #1
 8007bde:	6103      	str	r3, [r0, #16]
 8007be0:	6146      	str	r6, [r0, #20]
 8007be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007be6:	bfa4      	itt	ge
 8007be8:	4623      	movge	r3, r4
 8007bea:	462c      	movge	r4, r5
 8007bec:	4638      	mov	r0, r7
 8007bee:	6861      	ldr	r1, [r4, #4]
 8007bf0:	bfa6      	itte	ge
 8007bf2:	461d      	movge	r5, r3
 8007bf4:	2600      	movge	r6, #0
 8007bf6:	2601      	movlt	r6, #1
 8007bf8:	f7ff fdbe 	bl	8007778 <_Balloc>
 8007bfc:	692b      	ldr	r3, [r5, #16]
 8007bfe:	60c6      	str	r6, [r0, #12]
 8007c00:	6926      	ldr	r6, [r4, #16]
 8007c02:	f105 0914 	add.w	r9, r5, #20
 8007c06:	f104 0214 	add.w	r2, r4, #20
 8007c0a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007c0e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007c12:	f100 0514 	add.w	r5, r0, #20
 8007c16:	f04f 0c00 	mov.w	ip, #0
 8007c1a:	f852 ab04 	ldr.w	sl, [r2], #4
 8007c1e:	f859 4b04 	ldr.w	r4, [r9], #4
 8007c22:	fa1c f18a 	uxtah	r1, ip, sl
 8007c26:	b2a3      	uxth	r3, r4
 8007c28:	1ac9      	subs	r1, r1, r3
 8007c2a:	0c23      	lsrs	r3, r4, #16
 8007c2c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007c30:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007c34:	b289      	uxth	r1, r1
 8007c36:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007c3a:	45c8      	cmp	r8, r9
 8007c3c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007c40:	4696      	mov	lr, r2
 8007c42:	f845 3b04 	str.w	r3, [r5], #4
 8007c46:	d8e8      	bhi.n	8007c1a <__mdiff+0x5c>
 8007c48:	45be      	cmp	lr, r7
 8007c4a:	d305      	bcc.n	8007c58 <__mdiff+0x9a>
 8007c4c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007c50:	b18b      	cbz	r3, 8007c76 <__mdiff+0xb8>
 8007c52:	6106      	str	r6, [r0, #16]
 8007c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c58:	f85e 1b04 	ldr.w	r1, [lr], #4
 8007c5c:	fa1c f381 	uxtah	r3, ip, r1
 8007c60:	141a      	asrs	r2, r3, #16
 8007c62:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007c66:	b29b      	uxth	r3, r3
 8007c68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c6c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007c70:	f845 3b04 	str.w	r3, [r5], #4
 8007c74:	e7e8      	b.n	8007c48 <__mdiff+0x8a>
 8007c76:	3e01      	subs	r6, #1
 8007c78:	e7e8      	b.n	8007c4c <__mdiff+0x8e>

08007c7a <__d2b>:
 8007c7a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c7e:	460e      	mov	r6, r1
 8007c80:	2101      	movs	r1, #1
 8007c82:	ec59 8b10 	vmov	r8, r9, d0
 8007c86:	4615      	mov	r5, r2
 8007c88:	f7ff fd76 	bl	8007778 <_Balloc>
 8007c8c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007c90:	4607      	mov	r7, r0
 8007c92:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c96:	bb34      	cbnz	r4, 8007ce6 <__d2b+0x6c>
 8007c98:	9301      	str	r3, [sp, #4]
 8007c9a:	f1b8 0f00 	cmp.w	r8, #0
 8007c9e:	d027      	beq.n	8007cf0 <__d2b+0x76>
 8007ca0:	a802      	add	r0, sp, #8
 8007ca2:	f840 8d08 	str.w	r8, [r0, #-8]!
 8007ca6:	f7ff fe0c 	bl	80078c2 <__lo0bits>
 8007caa:	9900      	ldr	r1, [sp, #0]
 8007cac:	b1f0      	cbz	r0, 8007cec <__d2b+0x72>
 8007cae:	9a01      	ldr	r2, [sp, #4]
 8007cb0:	f1c0 0320 	rsb	r3, r0, #32
 8007cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8007cb8:	430b      	orrs	r3, r1
 8007cba:	40c2      	lsrs	r2, r0
 8007cbc:	617b      	str	r3, [r7, #20]
 8007cbe:	9201      	str	r2, [sp, #4]
 8007cc0:	9b01      	ldr	r3, [sp, #4]
 8007cc2:	61bb      	str	r3, [r7, #24]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	bf14      	ite	ne
 8007cc8:	2102      	movne	r1, #2
 8007cca:	2101      	moveq	r1, #1
 8007ccc:	6139      	str	r1, [r7, #16]
 8007cce:	b1c4      	cbz	r4, 8007d02 <__d2b+0x88>
 8007cd0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007cd4:	4404      	add	r4, r0
 8007cd6:	6034      	str	r4, [r6, #0]
 8007cd8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007cdc:	6028      	str	r0, [r5, #0]
 8007cde:	4638      	mov	r0, r7
 8007ce0:	b003      	add	sp, #12
 8007ce2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ce6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007cea:	e7d5      	b.n	8007c98 <__d2b+0x1e>
 8007cec:	6179      	str	r1, [r7, #20]
 8007cee:	e7e7      	b.n	8007cc0 <__d2b+0x46>
 8007cf0:	a801      	add	r0, sp, #4
 8007cf2:	f7ff fde6 	bl	80078c2 <__lo0bits>
 8007cf6:	9b01      	ldr	r3, [sp, #4]
 8007cf8:	617b      	str	r3, [r7, #20]
 8007cfa:	2101      	movs	r1, #1
 8007cfc:	6139      	str	r1, [r7, #16]
 8007cfe:	3020      	adds	r0, #32
 8007d00:	e7e5      	b.n	8007cce <__d2b+0x54>
 8007d02:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007d06:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007d0a:	6030      	str	r0, [r6, #0]
 8007d0c:	6918      	ldr	r0, [r3, #16]
 8007d0e:	f7ff fdb9 	bl	8007884 <__hi0bits>
 8007d12:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007d16:	e7e1      	b.n	8007cdc <__d2b+0x62>

08007d18 <_sbrk_r>:
 8007d18:	b538      	push	{r3, r4, r5, lr}
 8007d1a:	4c06      	ldr	r4, [pc, #24]	; (8007d34 <_sbrk_r+0x1c>)
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	4605      	mov	r5, r0
 8007d20:	4608      	mov	r0, r1
 8007d22:	6023      	str	r3, [r4, #0]
 8007d24:	f7fc fc0a 	bl	800453c <_sbrk>
 8007d28:	1c43      	adds	r3, r0, #1
 8007d2a:	d102      	bne.n	8007d32 <_sbrk_r+0x1a>
 8007d2c:	6823      	ldr	r3, [r4, #0]
 8007d2e:	b103      	cbz	r3, 8007d32 <_sbrk_r+0x1a>
 8007d30:	602b      	str	r3, [r5, #0]
 8007d32:	bd38      	pop	{r3, r4, r5, pc}
 8007d34:	20000860 	.word	0x20000860

08007d38 <__sread>:
 8007d38:	b510      	push	{r4, lr}
 8007d3a:	460c      	mov	r4, r1
 8007d3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d40:	f000 fb54 	bl	80083ec <_read_r>
 8007d44:	2800      	cmp	r0, #0
 8007d46:	bfab      	itete	ge
 8007d48:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007d4a:	89a3      	ldrhlt	r3, [r4, #12]
 8007d4c:	181b      	addge	r3, r3, r0
 8007d4e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007d52:	bfac      	ite	ge
 8007d54:	6563      	strge	r3, [r4, #84]	; 0x54
 8007d56:	81a3      	strhlt	r3, [r4, #12]
 8007d58:	bd10      	pop	{r4, pc}

08007d5a <__swrite>:
 8007d5a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d5e:	461f      	mov	r7, r3
 8007d60:	898b      	ldrh	r3, [r1, #12]
 8007d62:	05db      	lsls	r3, r3, #23
 8007d64:	4605      	mov	r5, r0
 8007d66:	460c      	mov	r4, r1
 8007d68:	4616      	mov	r6, r2
 8007d6a:	d505      	bpl.n	8007d78 <__swrite+0x1e>
 8007d6c:	2302      	movs	r3, #2
 8007d6e:	2200      	movs	r2, #0
 8007d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d74:	f000 fafc 	bl	8008370 <_lseek_r>
 8007d78:	89a3      	ldrh	r3, [r4, #12]
 8007d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d7e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007d82:	81a3      	strh	r3, [r4, #12]
 8007d84:	4632      	mov	r2, r6
 8007d86:	463b      	mov	r3, r7
 8007d88:	4628      	mov	r0, r5
 8007d8a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d8e:	f000 b84b 	b.w	8007e28 <_write_r>

08007d92 <__sseek>:
 8007d92:	b510      	push	{r4, lr}
 8007d94:	460c      	mov	r4, r1
 8007d96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d9a:	f000 fae9 	bl	8008370 <_lseek_r>
 8007d9e:	1c43      	adds	r3, r0, #1
 8007da0:	89a3      	ldrh	r3, [r4, #12]
 8007da2:	bf15      	itete	ne
 8007da4:	6560      	strne	r0, [r4, #84]	; 0x54
 8007da6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007daa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007dae:	81a3      	strheq	r3, [r4, #12]
 8007db0:	bf18      	it	ne
 8007db2:	81a3      	strhne	r3, [r4, #12]
 8007db4:	bd10      	pop	{r4, pc}

08007db6 <__sclose>:
 8007db6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dba:	f000 b875 	b.w	8007ea8 <_close_r>

08007dbe <__sprint_r>:
 8007dbe:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dc2:	6893      	ldr	r3, [r2, #8]
 8007dc4:	4680      	mov	r8, r0
 8007dc6:	460f      	mov	r7, r1
 8007dc8:	4614      	mov	r4, r2
 8007dca:	b91b      	cbnz	r3, 8007dd4 <__sprint_r+0x16>
 8007dcc:	6053      	str	r3, [r2, #4]
 8007dce:	4618      	mov	r0, r3
 8007dd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dd4:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007dd6:	049d      	lsls	r5, r3, #18
 8007dd8:	d523      	bpl.n	8007e22 <__sprint_r+0x64>
 8007dda:	6815      	ldr	r5, [r2, #0]
 8007ddc:	68a0      	ldr	r0, [r4, #8]
 8007dde:	3508      	adds	r5, #8
 8007de0:	b920      	cbnz	r0, 8007dec <__sprint_r+0x2e>
 8007de2:	2300      	movs	r3, #0
 8007de4:	60a3      	str	r3, [r4, #8]
 8007de6:	6063      	str	r3, [r4, #4]
 8007de8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dec:	f855 6c04 	ldr.w	r6, [r5, #-4]
 8007df0:	f855 bc08 	ldr.w	fp, [r5, #-8]
 8007df4:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8007df8:	f04f 0900 	mov.w	r9, #0
 8007dfc:	45ca      	cmp	sl, r9
 8007dfe:	dc05      	bgt.n	8007e0c <__sprint_r+0x4e>
 8007e00:	68a3      	ldr	r3, [r4, #8]
 8007e02:	f026 0603 	bic.w	r6, r6, #3
 8007e06:	1b9e      	subs	r6, r3, r6
 8007e08:	60a6      	str	r6, [r4, #8]
 8007e0a:	e7e7      	b.n	8007ddc <__sprint_r+0x1e>
 8007e0c:	463a      	mov	r2, r7
 8007e0e:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8007e12:	4640      	mov	r0, r8
 8007e14:	f000 f905 	bl	8008022 <_fputwc_r>
 8007e18:	1c43      	adds	r3, r0, #1
 8007e1a:	d0e2      	beq.n	8007de2 <__sprint_r+0x24>
 8007e1c:	f109 0901 	add.w	r9, r9, #1
 8007e20:	e7ec      	b.n	8007dfc <__sprint_r+0x3e>
 8007e22:	f000 f939 	bl	8008098 <__sfvwrite_r>
 8007e26:	e7dc      	b.n	8007de2 <__sprint_r+0x24>

08007e28 <_write_r>:
 8007e28:	b538      	push	{r3, r4, r5, lr}
 8007e2a:	4c07      	ldr	r4, [pc, #28]	; (8007e48 <_write_r+0x20>)
 8007e2c:	4605      	mov	r5, r0
 8007e2e:	4608      	mov	r0, r1
 8007e30:	4611      	mov	r1, r2
 8007e32:	2200      	movs	r2, #0
 8007e34:	6022      	str	r2, [r4, #0]
 8007e36:	461a      	mov	r2, r3
 8007e38:	f7fc fb72 	bl	8004520 <_write>
 8007e3c:	1c43      	adds	r3, r0, #1
 8007e3e:	d102      	bne.n	8007e46 <_write_r+0x1e>
 8007e40:	6823      	ldr	r3, [r4, #0]
 8007e42:	b103      	cbz	r3, 8007e46 <_write_r+0x1e>
 8007e44:	602b      	str	r3, [r5, #0]
 8007e46:	bd38      	pop	{r3, r4, r5, pc}
 8007e48:	20000860 	.word	0x20000860

08007e4c <_calloc_r>:
 8007e4c:	b510      	push	{r4, lr}
 8007e4e:	4351      	muls	r1, r2
 8007e50:	f7ff fa6c 	bl	800732c <_malloc_r>
 8007e54:	4604      	mov	r4, r0
 8007e56:	b198      	cbz	r0, 8007e80 <_calloc_r+0x34>
 8007e58:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8007e5c:	f022 0203 	bic.w	r2, r2, #3
 8007e60:	3a04      	subs	r2, #4
 8007e62:	2a24      	cmp	r2, #36	; 0x24
 8007e64:	d81b      	bhi.n	8007e9e <_calloc_r+0x52>
 8007e66:	2a13      	cmp	r2, #19
 8007e68:	d917      	bls.n	8007e9a <_calloc_r+0x4e>
 8007e6a:	2100      	movs	r1, #0
 8007e6c:	2a1b      	cmp	r2, #27
 8007e6e:	6001      	str	r1, [r0, #0]
 8007e70:	6041      	str	r1, [r0, #4]
 8007e72:	d807      	bhi.n	8007e84 <_calloc_r+0x38>
 8007e74:	f100 0308 	add.w	r3, r0, #8
 8007e78:	2200      	movs	r2, #0
 8007e7a:	601a      	str	r2, [r3, #0]
 8007e7c:	605a      	str	r2, [r3, #4]
 8007e7e:	609a      	str	r2, [r3, #8]
 8007e80:	4620      	mov	r0, r4
 8007e82:	bd10      	pop	{r4, pc}
 8007e84:	2a24      	cmp	r2, #36	; 0x24
 8007e86:	6081      	str	r1, [r0, #8]
 8007e88:	60c1      	str	r1, [r0, #12]
 8007e8a:	bf11      	iteee	ne
 8007e8c:	f100 0310 	addne.w	r3, r0, #16
 8007e90:	6101      	streq	r1, [r0, #16]
 8007e92:	f100 0318 	addeq.w	r3, r0, #24
 8007e96:	6141      	streq	r1, [r0, #20]
 8007e98:	e7ee      	b.n	8007e78 <_calloc_r+0x2c>
 8007e9a:	4603      	mov	r3, r0
 8007e9c:	e7ec      	b.n	8007e78 <_calloc_r+0x2c>
 8007e9e:	2100      	movs	r1, #0
 8007ea0:	f7fc feae 	bl	8004c00 <memset>
 8007ea4:	e7ec      	b.n	8007e80 <_calloc_r+0x34>
	...

08007ea8 <_close_r>:
 8007ea8:	b538      	push	{r3, r4, r5, lr}
 8007eaa:	4c06      	ldr	r4, [pc, #24]	; (8007ec4 <_close_r+0x1c>)
 8007eac:	2300      	movs	r3, #0
 8007eae:	4605      	mov	r5, r0
 8007eb0:	4608      	mov	r0, r1
 8007eb2:	6023      	str	r3, [r4, #0]
 8007eb4:	f7fc fb5c 	bl	8004570 <_close>
 8007eb8:	1c43      	adds	r3, r0, #1
 8007eba:	d102      	bne.n	8007ec2 <_close_r+0x1a>
 8007ebc:	6823      	ldr	r3, [r4, #0]
 8007ebe:	b103      	cbz	r3, 8007ec2 <_close_r+0x1a>
 8007ec0:	602b      	str	r3, [r5, #0]
 8007ec2:	bd38      	pop	{r3, r4, r5, pc}
 8007ec4:	20000860 	.word	0x20000860

08007ec8 <_fclose_r>:
 8007ec8:	b570      	push	{r4, r5, r6, lr}
 8007eca:	4605      	mov	r5, r0
 8007ecc:	460c      	mov	r4, r1
 8007ece:	b911      	cbnz	r1, 8007ed6 <_fclose_r+0xe>
 8007ed0:	2600      	movs	r6, #0
 8007ed2:	4630      	mov	r0, r6
 8007ed4:	bd70      	pop	{r4, r5, r6, pc}
 8007ed6:	b118      	cbz	r0, 8007ee0 <_fclose_r+0x18>
 8007ed8:	6983      	ldr	r3, [r0, #24]
 8007eda:	b90b      	cbnz	r3, 8007ee0 <_fclose_r+0x18>
 8007edc:	f7fe fff0 	bl	8006ec0 <__sinit>
 8007ee0:	4b2c      	ldr	r3, [pc, #176]	; (8007f94 <_fclose_r+0xcc>)
 8007ee2:	429c      	cmp	r4, r3
 8007ee4:	d114      	bne.n	8007f10 <_fclose_r+0x48>
 8007ee6:	686c      	ldr	r4, [r5, #4]
 8007ee8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007eea:	07d8      	lsls	r0, r3, #31
 8007eec:	d405      	bmi.n	8007efa <_fclose_r+0x32>
 8007eee:	89a3      	ldrh	r3, [r4, #12]
 8007ef0:	0599      	lsls	r1, r3, #22
 8007ef2:	d402      	bmi.n	8007efa <_fclose_r+0x32>
 8007ef4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ef6:	f7ff f9a3 	bl	8007240 <__retarget_lock_acquire_recursive>
 8007efa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007efe:	b98b      	cbnz	r3, 8007f24 <_fclose_r+0x5c>
 8007f00:	6e66      	ldr	r6, [r4, #100]	; 0x64
 8007f02:	f016 0601 	ands.w	r6, r6, #1
 8007f06:	d1e3      	bne.n	8007ed0 <_fclose_r+0x8>
 8007f08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f0a:	f7ff f99a 	bl	8007242 <__retarget_lock_release_recursive>
 8007f0e:	e7e0      	b.n	8007ed2 <_fclose_r+0xa>
 8007f10:	4b21      	ldr	r3, [pc, #132]	; (8007f98 <_fclose_r+0xd0>)
 8007f12:	429c      	cmp	r4, r3
 8007f14:	d101      	bne.n	8007f1a <_fclose_r+0x52>
 8007f16:	68ac      	ldr	r4, [r5, #8]
 8007f18:	e7e6      	b.n	8007ee8 <_fclose_r+0x20>
 8007f1a:	4b20      	ldr	r3, [pc, #128]	; (8007f9c <_fclose_r+0xd4>)
 8007f1c:	429c      	cmp	r4, r3
 8007f1e:	bf08      	it	eq
 8007f20:	68ec      	ldreq	r4, [r5, #12]
 8007f22:	e7e1      	b.n	8007ee8 <_fclose_r+0x20>
 8007f24:	4621      	mov	r1, r4
 8007f26:	4628      	mov	r0, r5
 8007f28:	f7fe fea4 	bl	8006c74 <__sflush_r>
 8007f2c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007f2e:	4606      	mov	r6, r0
 8007f30:	b133      	cbz	r3, 8007f40 <_fclose_r+0x78>
 8007f32:	6a21      	ldr	r1, [r4, #32]
 8007f34:	4628      	mov	r0, r5
 8007f36:	4798      	blx	r3
 8007f38:	2800      	cmp	r0, #0
 8007f3a:	bfb8      	it	lt
 8007f3c:	f04f 36ff 	movlt.w	r6, #4294967295
 8007f40:	89a3      	ldrh	r3, [r4, #12]
 8007f42:	061a      	lsls	r2, r3, #24
 8007f44:	d503      	bpl.n	8007f4e <_fclose_r+0x86>
 8007f46:	6921      	ldr	r1, [r4, #16]
 8007f48:	4628      	mov	r0, r5
 8007f4a:	f7ff f88f 	bl	800706c <_free_r>
 8007f4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f50:	b141      	cbz	r1, 8007f64 <_fclose_r+0x9c>
 8007f52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f56:	4299      	cmp	r1, r3
 8007f58:	d002      	beq.n	8007f60 <_fclose_r+0x98>
 8007f5a:	4628      	mov	r0, r5
 8007f5c:	f7ff f886 	bl	800706c <_free_r>
 8007f60:	2300      	movs	r3, #0
 8007f62:	6363      	str	r3, [r4, #52]	; 0x34
 8007f64:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007f66:	b121      	cbz	r1, 8007f72 <_fclose_r+0xaa>
 8007f68:	4628      	mov	r0, r5
 8007f6a:	f7ff f87f 	bl	800706c <_free_r>
 8007f6e:	2300      	movs	r3, #0
 8007f70:	64a3      	str	r3, [r4, #72]	; 0x48
 8007f72:	f7fe ff8d 	bl	8006e90 <__sfp_lock_acquire>
 8007f76:	2300      	movs	r3, #0
 8007f78:	81a3      	strh	r3, [r4, #12]
 8007f7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007f7c:	07db      	lsls	r3, r3, #31
 8007f7e:	d402      	bmi.n	8007f86 <_fclose_r+0xbe>
 8007f80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f82:	f7ff f95e 	bl	8007242 <__retarget_lock_release_recursive>
 8007f86:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007f88:	f7ff f959 	bl	800723e <__retarget_lock_close_recursive>
 8007f8c:	f7fe ff86 	bl	8006e9c <__sfp_lock_release>
 8007f90:	e79f      	b.n	8007ed2 <_fclose_r+0xa>
 8007f92:	bf00      	nop
 8007f94:	080089c4 	.word	0x080089c4
 8007f98:	080089e4 	.word	0x080089e4
 8007f9c:	080089a4 	.word	0x080089a4

08007fa0 <__fputwc>:
 8007fa0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007fa4:	4680      	mov	r8, r0
 8007fa6:	460e      	mov	r6, r1
 8007fa8:	4614      	mov	r4, r2
 8007faa:	f000 f9d3 	bl	8008354 <__locale_mb_cur_max>
 8007fae:	2801      	cmp	r0, #1
 8007fb0:	d11c      	bne.n	8007fec <__fputwc+0x4c>
 8007fb2:	1e73      	subs	r3, r6, #1
 8007fb4:	2bfe      	cmp	r3, #254	; 0xfe
 8007fb6:	d819      	bhi.n	8007fec <__fputwc+0x4c>
 8007fb8:	f88d 6004 	strb.w	r6, [sp, #4]
 8007fbc:	4605      	mov	r5, r0
 8007fbe:	2700      	movs	r7, #0
 8007fc0:	f10d 0904 	add.w	r9, sp, #4
 8007fc4:	42af      	cmp	r7, r5
 8007fc6:	d020      	beq.n	800800a <__fputwc+0x6a>
 8007fc8:	68a3      	ldr	r3, [r4, #8]
 8007fca:	f817 1009 	ldrb.w	r1, [r7, r9]
 8007fce:	3b01      	subs	r3, #1
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	60a3      	str	r3, [r4, #8]
 8007fd4:	da04      	bge.n	8007fe0 <__fputwc+0x40>
 8007fd6:	69a2      	ldr	r2, [r4, #24]
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	db1a      	blt.n	8008012 <__fputwc+0x72>
 8007fdc:	290a      	cmp	r1, #10
 8007fde:	d018      	beq.n	8008012 <__fputwc+0x72>
 8007fe0:	6823      	ldr	r3, [r4, #0]
 8007fe2:	1c5a      	adds	r2, r3, #1
 8007fe4:	6022      	str	r2, [r4, #0]
 8007fe6:	7019      	strb	r1, [r3, #0]
 8007fe8:	3701      	adds	r7, #1
 8007fea:	e7eb      	b.n	8007fc4 <__fputwc+0x24>
 8007fec:	4632      	mov	r2, r6
 8007fee:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 8007ff2:	a901      	add	r1, sp, #4
 8007ff4:	4640      	mov	r0, r8
 8007ff6:	f000 fbe9 	bl	80087cc <_wcrtomb_r>
 8007ffa:	1c42      	adds	r2, r0, #1
 8007ffc:	4605      	mov	r5, r0
 8007ffe:	d1de      	bne.n	8007fbe <__fputwc+0x1e>
 8008000:	89a3      	ldrh	r3, [r4, #12]
 8008002:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008006:	81a3      	strh	r3, [r4, #12]
 8008008:	4606      	mov	r6, r0
 800800a:	4630      	mov	r0, r6
 800800c:	b003      	add	sp, #12
 800800e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008012:	4622      	mov	r2, r4
 8008014:	4640      	mov	r0, r8
 8008016:	f000 fb7b 	bl	8008710 <__swbuf_r>
 800801a:	1c43      	adds	r3, r0, #1
 800801c:	d1e4      	bne.n	8007fe8 <__fputwc+0x48>
 800801e:	4606      	mov	r6, r0
 8008020:	e7f3      	b.n	800800a <__fputwc+0x6a>

08008022 <_fputwc_r>:
 8008022:	6e53      	ldr	r3, [r2, #100]	; 0x64
 8008024:	07db      	lsls	r3, r3, #31
 8008026:	b570      	push	{r4, r5, r6, lr}
 8008028:	4605      	mov	r5, r0
 800802a:	460e      	mov	r6, r1
 800802c:	4614      	mov	r4, r2
 800802e:	d405      	bmi.n	800803c <_fputwc_r+0x1a>
 8008030:	8993      	ldrh	r3, [r2, #12]
 8008032:	0598      	lsls	r0, r3, #22
 8008034:	d402      	bmi.n	800803c <_fputwc_r+0x1a>
 8008036:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8008038:	f7ff f902 	bl	8007240 <__retarget_lock_acquire_recursive>
 800803c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008040:	0499      	lsls	r1, r3, #18
 8008042:	d406      	bmi.n	8008052 <_fputwc_r+0x30>
 8008044:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008048:	81a3      	strh	r3, [r4, #12]
 800804a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800804c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008050:	6663      	str	r3, [r4, #100]	; 0x64
 8008052:	4622      	mov	r2, r4
 8008054:	4628      	mov	r0, r5
 8008056:	4631      	mov	r1, r6
 8008058:	f7ff ffa2 	bl	8007fa0 <__fputwc>
 800805c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800805e:	07da      	lsls	r2, r3, #31
 8008060:	4605      	mov	r5, r0
 8008062:	d405      	bmi.n	8008070 <_fputwc_r+0x4e>
 8008064:	89a3      	ldrh	r3, [r4, #12]
 8008066:	059b      	lsls	r3, r3, #22
 8008068:	d402      	bmi.n	8008070 <_fputwc_r+0x4e>
 800806a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800806c:	f7ff f8e9 	bl	8007242 <__retarget_lock_release_recursive>
 8008070:	4628      	mov	r0, r5
 8008072:	bd70      	pop	{r4, r5, r6, pc}

08008074 <_fstat_r>:
 8008074:	b538      	push	{r3, r4, r5, lr}
 8008076:	4c07      	ldr	r4, [pc, #28]	; (8008094 <_fstat_r+0x20>)
 8008078:	2300      	movs	r3, #0
 800807a:	4605      	mov	r5, r0
 800807c:	4608      	mov	r0, r1
 800807e:	4611      	mov	r1, r2
 8008080:	6023      	str	r3, [r4, #0]
 8008082:	f7fc fa79 	bl	8004578 <_fstat>
 8008086:	1c43      	adds	r3, r0, #1
 8008088:	d102      	bne.n	8008090 <_fstat_r+0x1c>
 800808a:	6823      	ldr	r3, [r4, #0]
 800808c:	b103      	cbz	r3, 8008090 <_fstat_r+0x1c>
 800808e:	602b      	str	r3, [r5, #0]
 8008090:	bd38      	pop	{r3, r4, r5, pc}
 8008092:	bf00      	nop
 8008094:	20000860 	.word	0x20000860

08008098 <__sfvwrite_r>:
 8008098:	6893      	ldr	r3, [r2, #8]
 800809a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809e:	4607      	mov	r7, r0
 80080a0:	460c      	mov	r4, r1
 80080a2:	4690      	mov	r8, r2
 80080a4:	b91b      	cbnz	r3, 80080ae <__sfvwrite_r+0x16>
 80080a6:	2000      	movs	r0, #0
 80080a8:	b003      	add	sp, #12
 80080aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080ae:	898b      	ldrh	r3, [r1, #12]
 80080b0:	0718      	lsls	r0, r3, #28
 80080b2:	d526      	bpl.n	8008102 <__sfvwrite_r+0x6a>
 80080b4:	690b      	ldr	r3, [r1, #16]
 80080b6:	b323      	cbz	r3, 8008102 <__sfvwrite_r+0x6a>
 80080b8:	89a3      	ldrh	r3, [r4, #12]
 80080ba:	f8d8 6000 	ldr.w	r6, [r8]
 80080be:	f013 0902 	ands.w	r9, r3, #2
 80080c2:	d02d      	beq.n	8008120 <__sfvwrite_r+0x88>
 80080c4:	f04f 0a00 	mov.w	sl, #0
 80080c8:	f8df b264 	ldr.w	fp, [pc, #612]	; 8008330 <__sfvwrite_r+0x298>
 80080cc:	46d1      	mov	r9, sl
 80080ce:	f1b9 0f00 	cmp.w	r9, #0
 80080d2:	d01f      	beq.n	8008114 <__sfvwrite_r+0x7c>
 80080d4:	45d9      	cmp	r9, fp
 80080d6:	464b      	mov	r3, r9
 80080d8:	4652      	mov	r2, sl
 80080da:	bf28      	it	cs
 80080dc:	465b      	movcs	r3, fp
 80080de:	6a21      	ldr	r1, [r4, #32]
 80080e0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80080e2:	4638      	mov	r0, r7
 80080e4:	47a8      	blx	r5
 80080e6:	2800      	cmp	r0, #0
 80080e8:	f340 8089 	ble.w	80081fe <__sfvwrite_r+0x166>
 80080ec:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80080f0:	4482      	add	sl, r0
 80080f2:	eba9 0900 	sub.w	r9, r9, r0
 80080f6:	1a18      	subs	r0, r3, r0
 80080f8:	f8c8 0008 	str.w	r0, [r8, #8]
 80080fc:	2800      	cmp	r0, #0
 80080fe:	d1e6      	bne.n	80080ce <__sfvwrite_r+0x36>
 8008100:	e7d1      	b.n	80080a6 <__sfvwrite_r+0xe>
 8008102:	4621      	mov	r1, r4
 8008104:	4638      	mov	r0, r7
 8008106:	f7fd feeb 	bl	8005ee0 <__swsetup_r>
 800810a:	2800      	cmp	r0, #0
 800810c:	d0d4      	beq.n	80080b8 <__sfvwrite_r+0x20>
 800810e:	f04f 30ff 	mov.w	r0, #4294967295
 8008112:	e7c9      	b.n	80080a8 <__sfvwrite_r+0x10>
 8008114:	f8d6 a000 	ldr.w	sl, [r6]
 8008118:	f8d6 9004 	ldr.w	r9, [r6, #4]
 800811c:	3608      	adds	r6, #8
 800811e:	e7d6      	b.n	80080ce <__sfvwrite_r+0x36>
 8008120:	f013 0301 	ands.w	r3, r3, #1
 8008124:	d043      	beq.n	80081ae <__sfvwrite_r+0x116>
 8008126:	4648      	mov	r0, r9
 8008128:	46ca      	mov	sl, r9
 800812a:	46cb      	mov	fp, r9
 800812c:	f1bb 0f00 	cmp.w	fp, #0
 8008130:	f000 80d9 	beq.w	80082e6 <__sfvwrite_r+0x24e>
 8008134:	b950      	cbnz	r0, 800814c <__sfvwrite_r+0xb4>
 8008136:	465a      	mov	r2, fp
 8008138:	210a      	movs	r1, #10
 800813a:	4650      	mov	r0, sl
 800813c:	f7f8 f848 	bl	80001d0 <memchr>
 8008140:	2800      	cmp	r0, #0
 8008142:	f000 80d5 	beq.w	80082f0 <__sfvwrite_r+0x258>
 8008146:	3001      	adds	r0, #1
 8008148:	eba0 090a 	sub.w	r9, r0, sl
 800814c:	6820      	ldr	r0, [r4, #0]
 800814e:	6921      	ldr	r1, [r4, #16]
 8008150:	6962      	ldr	r2, [r4, #20]
 8008152:	45d9      	cmp	r9, fp
 8008154:	464b      	mov	r3, r9
 8008156:	bf28      	it	cs
 8008158:	465b      	movcs	r3, fp
 800815a:	4288      	cmp	r0, r1
 800815c:	f240 80cb 	bls.w	80082f6 <__sfvwrite_r+0x25e>
 8008160:	68a5      	ldr	r5, [r4, #8]
 8008162:	4415      	add	r5, r2
 8008164:	42ab      	cmp	r3, r5
 8008166:	f340 80c6 	ble.w	80082f6 <__sfvwrite_r+0x25e>
 800816a:	4651      	mov	r1, sl
 800816c:	462a      	mov	r2, r5
 800816e:	f000 f923 	bl	80083b8 <memmove>
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	442b      	add	r3, r5
 8008176:	6023      	str	r3, [r4, #0]
 8008178:	4621      	mov	r1, r4
 800817a:	4638      	mov	r0, r7
 800817c:	f7fe fe0c 	bl	8006d98 <_fflush_r>
 8008180:	2800      	cmp	r0, #0
 8008182:	d13c      	bne.n	80081fe <__sfvwrite_r+0x166>
 8008184:	ebb9 0905 	subs.w	r9, r9, r5
 8008188:	f040 80cf 	bne.w	800832a <__sfvwrite_r+0x292>
 800818c:	4621      	mov	r1, r4
 800818e:	4638      	mov	r0, r7
 8008190:	f7fe fe02 	bl	8006d98 <_fflush_r>
 8008194:	2800      	cmp	r0, #0
 8008196:	d132      	bne.n	80081fe <__sfvwrite_r+0x166>
 8008198:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800819c:	44aa      	add	sl, r5
 800819e:	ebab 0b05 	sub.w	fp, fp, r5
 80081a2:	1b5d      	subs	r5, r3, r5
 80081a4:	f8c8 5008 	str.w	r5, [r8, #8]
 80081a8:	2d00      	cmp	r5, #0
 80081aa:	d1bf      	bne.n	800812c <__sfvwrite_r+0x94>
 80081ac:	e77b      	b.n	80080a6 <__sfvwrite_r+0xe>
 80081ae:	4699      	mov	r9, r3
 80081b0:	469a      	mov	sl, r3
 80081b2:	f1ba 0f00 	cmp.w	sl, #0
 80081b6:	d027      	beq.n	8008208 <__sfvwrite_r+0x170>
 80081b8:	89a2      	ldrh	r2, [r4, #12]
 80081ba:	68a5      	ldr	r5, [r4, #8]
 80081bc:	0591      	lsls	r1, r2, #22
 80081be:	d565      	bpl.n	800828c <__sfvwrite_r+0x1f4>
 80081c0:	45aa      	cmp	sl, r5
 80081c2:	d33b      	bcc.n	800823c <__sfvwrite_r+0x1a4>
 80081c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80081c8:	d036      	beq.n	8008238 <__sfvwrite_r+0x1a0>
 80081ca:	6921      	ldr	r1, [r4, #16]
 80081cc:	6823      	ldr	r3, [r4, #0]
 80081ce:	1a5b      	subs	r3, r3, r1
 80081d0:	9301      	str	r3, [sp, #4]
 80081d2:	6963      	ldr	r3, [r4, #20]
 80081d4:	2002      	movs	r0, #2
 80081d6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80081da:	fb93 fbf0 	sdiv	fp, r3, r0
 80081de:	9b01      	ldr	r3, [sp, #4]
 80081e0:	1c58      	adds	r0, r3, #1
 80081e2:	4450      	add	r0, sl
 80081e4:	4583      	cmp	fp, r0
 80081e6:	bf38      	it	cc
 80081e8:	4683      	movcc	fp, r0
 80081ea:	0553      	lsls	r3, r2, #21
 80081ec:	d53e      	bpl.n	800826c <__sfvwrite_r+0x1d4>
 80081ee:	4659      	mov	r1, fp
 80081f0:	4638      	mov	r0, r7
 80081f2:	f7ff f89b 	bl	800732c <_malloc_r>
 80081f6:	4605      	mov	r5, r0
 80081f8:	b950      	cbnz	r0, 8008210 <__sfvwrite_r+0x178>
 80081fa:	230c      	movs	r3, #12
 80081fc:	603b      	str	r3, [r7, #0]
 80081fe:	89a3      	ldrh	r3, [r4, #12]
 8008200:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008204:	81a3      	strh	r3, [r4, #12]
 8008206:	e782      	b.n	800810e <__sfvwrite_r+0x76>
 8008208:	e896 0600 	ldmia.w	r6, {r9, sl}
 800820c:	3608      	adds	r6, #8
 800820e:	e7d0      	b.n	80081b2 <__sfvwrite_r+0x11a>
 8008210:	9a01      	ldr	r2, [sp, #4]
 8008212:	6921      	ldr	r1, [r4, #16]
 8008214:	f7ff fa98 	bl	8007748 <memcpy>
 8008218:	89a2      	ldrh	r2, [r4, #12]
 800821a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800821e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008222:	81a2      	strh	r2, [r4, #12]
 8008224:	9b01      	ldr	r3, [sp, #4]
 8008226:	6125      	str	r5, [r4, #16]
 8008228:	441d      	add	r5, r3
 800822a:	ebab 0303 	sub.w	r3, fp, r3
 800822e:	6025      	str	r5, [r4, #0]
 8008230:	f8c4 b014 	str.w	fp, [r4, #20]
 8008234:	4655      	mov	r5, sl
 8008236:	60a3      	str	r3, [r4, #8]
 8008238:	45aa      	cmp	sl, r5
 800823a:	d200      	bcs.n	800823e <__sfvwrite_r+0x1a6>
 800823c:	4655      	mov	r5, sl
 800823e:	462a      	mov	r2, r5
 8008240:	4649      	mov	r1, r9
 8008242:	6820      	ldr	r0, [r4, #0]
 8008244:	f000 f8b8 	bl	80083b8 <memmove>
 8008248:	68a3      	ldr	r3, [r4, #8]
 800824a:	1b5b      	subs	r3, r3, r5
 800824c:	60a3      	str	r3, [r4, #8]
 800824e:	6823      	ldr	r3, [r4, #0]
 8008250:	441d      	add	r5, r3
 8008252:	6025      	str	r5, [r4, #0]
 8008254:	4655      	mov	r5, sl
 8008256:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800825a:	44a9      	add	r9, r5
 800825c:	ebaa 0a05 	sub.w	sl, sl, r5
 8008260:	1b5d      	subs	r5, r3, r5
 8008262:	f8c8 5008 	str.w	r5, [r8, #8]
 8008266:	2d00      	cmp	r5, #0
 8008268:	d1a3      	bne.n	80081b2 <__sfvwrite_r+0x11a>
 800826a:	e71c      	b.n	80080a6 <__sfvwrite_r+0xe>
 800826c:	465a      	mov	r2, fp
 800826e:	4638      	mov	r0, r7
 8008270:	f000 f8ce 	bl	8008410 <_realloc_r>
 8008274:	4605      	mov	r5, r0
 8008276:	2800      	cmp	r0, #0
 8008278:	d1d4      	bne.n	8008224 <__sfvwrite_r+0x18c>
 800827a:	6921      	ldr	r1, [r4, #16]
 800827c:	4638      	mov	r0, r7
 800827e:	f7fe fef5 	bl	800706c <_free_r>
 8008282:	89a3      	ldrh	r3, [r4, #12]
 8008284:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008288:	81a3      	strh	r3, [r4, #12]
 800828a:	e7b6      	b.n	80081fa <__sfvwrite_r+0x162>
 800828c:	6820      	ldr	r0, [r4, #0]
 800828e:	6923      	ldr	r3, [r4, #16]
 8008290:	4298      	cmp	r0, r3
 8008292:	d802      	bhi.n	800829a <__sfvwrite_r+0x202>
 8008294:	6962      	ldr	r2, [r4, #20]
 8008296:	4592      	cmp	sl, r2
 8008298:	d215      	bcs.n	80082c6 <__sfvwrite_r+0x22e>
 800829a:	4555      	cmp	r5, sl
 800829c:	bf28      	it	cs
 800829e:	4655      	movcs	r5, sl
 80082a0:	462a      	mov	r2, r5
 80082a2:	4649      	mov	r1, r9
 80082a4:	f000 f888 	bl	80083b8 <memmove>
 80082a8:	68a3      	ldr	r3, [r4, #8]
 80082aa:	6822      	ldr	r2, [r4, #0]
 80082ac:	1b5b      	subs	r3, r3, r5
 80082ae:	442a      	add	r2, r5
 80082b0:	60a3      	str	r3, [r4, #8]
 80082b2:	6022      	str	r2, [r4, #0]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d1ce      	bne.n	8008256 <__sfvwrite_r+0x1be>
 80082b8:	4621      	mov	r1, r4
 80082ba:	4638      	mov	r0, r7
 80082bc:	f7fe fd6c 	bl	8006d98 <_fflush_r>
 80082c0:	2800      	cmp	r0, #0
 80082c2:	d0c8      	beq.n	8008256 <__sfvwrite_r+0x1be>
 80082c4:	e79b      	b.n	80081fe <__sfvwrite_r+0x166>
 80082c6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80082ca:	4553      	cmp	r3, sl
 80082cc:	bf28      	it	cs
 80082ce:	4653      	movcs	r3, sl
 80082d0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80082d2:	fb93 f3f2 	sdiv	r3, r3, r2
 80082d6:	6a21      	ldr	r1, [r4, #32]
 80082d8:	4353      	muls	r3, r2
 80082da:	4638      	mov	r0, r7
 80082dc:	464a      	mov	r2, r9
 80082de:	47a8      	blx	r5
 80082e0:	1e05      	subs	r5, r0, #0
 80082e2:	dcb8      	bgt.n	8008256 <__sfvwrite_r+0x1be>
 80082e4:	e78b      	b.n	80081fe <__sfvwrite_r+0x166>
 80082e6:	e896 0c00 	ldmia.w	r6, {sl, fp}
 80082ea:	2000      	movs	r0, #0
 80082ec:	3608      	adds	r6, #8
 80082ee:	e71d      	b.n	800812c <__sfvwrite_r+0x94>
 80082f0:	f10b 0901 	add.w	r9, fp, #1
 80082f4:	e72a      	b.n	800814c <__sfvwrite_r+0xb4>
 80082f6:	4293      	cmp	r3, r2
 80082f8:	db09      	blt.n	800830e <__sfvwrite_r+0x276>
 80082fa:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80082fc:	6a21      	ldr	r1, [r4, #32]
 80082fe:	4613      	mov	r3, r2
 8008300:	4638      	mov	r0, r7
 8008302:	4652      	mov	r2, sl
 8008304:	47a8      	blx	r5
 8008306:	1e05      	subs	r5, r0, #0
 8008308:	f73f af3c 	bgt.w	8008184 <__sfvwrite_r+0xec>
 800830c:	e777      	b.n	80081fe <__sfvwrite_r+0x166>
 800830e:	461a      	mov	r2, r3
 8008310:	4651      	mov	r1, sl
 8008312:	9301      	str	r3, [sp, #4]
 8008314:	f000 f850 	bl	80083b8 <memmove>
 8008318:	9b01      	ldr	r3, [sp, #4]
 800831a:	68a2      	ldr	r2, [r4, #8]
 800831c:	1ad2      	subs	r2, r2, r3
 800831e:	60a2      	str	r2, [r4, #8]
 8008320:	6822      	ldr	r2, [r4, #0]
 8008322:	441a      	add	r2, r3
 8008324:	6022      	str	r2, [r4, #0]
 8008326:	461d      	mov	r5, r3
 8008328:	e72c      	b.n	8008184 <__sfvwrite_r+0xec>
 800832a:	2001      	movs	r0, #1
 800832c:	e734      	b.n	8008198 <__sfvwrite_r+0x100>
 800832e:	bf00      	nop
 8008330:	7ffffc00 	.word	0x7ffffc00

08008334 <_isatty_r>:
 8008334:	b538      	push	{r3, r4, r5, lr}
 8008336:	4c06      	ldr	r4, [pc, #24]	; (8008350 <_isatty_r+0x1c>)
 8008338:	2300      	movs	r3, #0
 800833a:	4605      	mov	r5, r0
 800833c:	4608      	mov	r0, r1
 800833e:	6023      	str	r3, [r4, #0]
 8008340:	f7fc f920 	bl	8004584 <_isatty>
 8008344:	1c43      	adds	r3, r0, #1
 8008346:	d102      	bne.n	800834e <_isatty_r+0x1a>
 8008348:	6823      	ldr	r3, [r4, #0]
 800834a:	b103      	cbz	r3, 800834e <_isatty_r+0x1a>
 800834c:	602b      	str	r3, [r5, #0]
 800834e:	bd38      	pop	{r3, r4, r5, pc}
 8008350:	20000860 	.word	0x20000860

08008354 <__locale_mb_cur_max>:
 8008354:	4b04      	ldr	r3, [pc, #16]	; (8008368 <__locale_mb_cur_max+0x14>)
 8008356:	4a05      	ldr	r2, [pc, #20]	; (800836c <__locale_mb_cur_max+0x18>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	6a1b      	ldr	r3, [r3, #32]
 800835c:	2b00      	cmp	r3, #0
 800835e:	bf08      	it	eq
 8008360:	4613      	moveq	r3, r2
 8008362:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 8008366:	4770      	bx	lr
 8008368:	2000000c 	.word	0x2000000c
 800836c:	20000510 	.word	0x20000510

08008370 <_lseek_r>:
 8008370:	b538      	push	{r3, r4, r5, lr}
 8008372:	4c07      	ldr	r4, [pc, #28]	; (8008390 <_lseek_r+0x20>)
 8008374:	4605      	mov	r5, r0
 8008376:	4608      	mov	r0, r1
 8008378:	4611      	mov	r1, r2
 800837a:	2200      	movs	r2, #0
 800837c:	6022      	str	r2, [r4, #0]
 800837e:	461a      	mov	r2, r3
 8008380:	f7fc f902 	bl	8004588 <_lseek>
 8008384:	1c43      	adds	r3, r0, #1
 8008386:	d102      	bne.n	800838e <_lseek_r+0x1e>
 8008388:	6823      	ldr	r3, [r4, #0]
 800838a:	b103      	cbz	r3, 800838e <_lseek_r+0x1e>
 800838c:	602b      	str	r3, [r5, #0]
 800838e:	bd38      	pop	{r3, r4, r5, pc}
 8008390:	20000860 	.word	0x20000860

08008394 <__ascii_mbtowc>:
 8008394:	b082      	sub	sp, #8
 8008396:	b901      	cbnz	r1, 800839a <__ascii_mbtowc+0x6>
 8008398:	a901      	add	r1, sp, #4
 800839a:	b142      	cbz	r2, 80083ae <__ascii_mbtowc+0x1a>
 800839c:	b14b      	cbz	r3, 80083b2 <__ascii_mbtowc+0x1e>
 800839e:	7813      	ldrb	r3, [r2, #0]
 80083a0:	600b      	str	r3, [r1, #0]
 80083a2:	7812      	ldrb	r2, [r2, #0]
 80083a4:	1c10      	adds	r0, r2, #0
 80083a6:	bf18      	it	ne
 80083a8:	2001      	movne	r0, #1
 80083aa:	b002      	add	sp, #8
 80083ac:	4770      	bx	lr
 80083ae:	4610      	mov	r0, r2
 80083b0:	e7fb      	b.n	80083aa <__ascii_mbtowc+0x16>
 80083b2:	f06f 0001 	mvn.w	r0, #1
 80083b6:	e7f8      	b.n	80083aa <__ascii_mbtowc+0x16>

080083b8 <memmove>:
 80083b8:	4288      	cmp	r0, r1
 80083ba:	b510      	push	{r4, lr}
 80083bc:	eb01 0302 	add.w	r3, r1, r2
 80083c0:	d803      	bhi.n	80083ca <memmove+0x12>
 80083c2:	1e42      	subs	r2, r0, #1
 80083c4:	4299      	cmp	r1, r3
 80083c6:	d10c      	bne.n	80083e2 <memmove+0x2a>
 80083c8:	bd10      	pop	{r4, pc}
 80083ca:	4298      	cmp	r0, r3
 80083cc:	d2f9      	bcs.n	80083c2 <memmove+0xa>
 80083ce:	1881      	adds	r1, r0, r2
 80083d0:	1ad2      	subs	r2, r2, r3
 80083d2:	42d3      	cmn	r3, r2
 80083d4:	d100      	bne.n	80083d8 <memmove+0x20>
 80083d6:	bd10      	pop	{r4, pc}
 80083d8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083dc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80083e0:	e7f7      	b.n	80083d2 <memmove+0x1a>
 80083e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083e6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80083ea:	e7eb      	b.n	80083c4 <memmove+0xc>

080083ec <_read_r>:
 80083ec:	b538      	push	{r3, r4, r5, lr}
 80083ee:	4c07      	ldr	r4, [pc, #28]	; (800840c <_read_r+0x20>)
 80083f0:	4605      	mov	r5, r0
 80083f2:	4608      	mov	r0, r1
 80083f4:	4611      	mov	r1, r2
 80083f6:	2200      	movs	r2, #0
 80083f8:	6022      	str	r2, [r4, #0]
 80083fa:	461a      	mov	r2, r3
 80083fc:	f7fc f882 	bl	8004504 <_read>
 8008400:	1c43      	adds	r3, r0, #1
 8008402:	d102      	bne.n	800840a <_read_r+0x1e>
 8008404:	6823      	ldr	r3, [r4, #0]
 8008406:	b103      	cbz	r3, 800840a <_read_r+0x1e>
 8008408:	602b      	str	r3, [r5, #0]
 800840a:	bd38      	pop	{r3, r4, r5, pc}
 800840c:	20000860 	.word	0x20000860

08008410 <_realloc_r>:
 8008410:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008414:	4682      	mov	sl, r0
 8008416:	460c      	mov	r4, r1
 8008418:	b929      	cbnz	r1, 8008426 <_realloc_r+0x16>
 800841a:	4611      	mov	r1, r2
 800841c:	b003      	add	sp, #12
 800841e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008422:	f7fe bf83 	b.w	800732c <_malloc_r>
 8008426:	9201      	str	r2, [sp, #4]
 8008428:	f7ff f99a 	bl	8007760 <__malloc_lock>
 800842c:	9a01      	ldr	r2, [sp, #4]
 800842e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8008432:	f102 080b 	add.w	r8, r2, #11
 8008436:	f1b8 0f16 	cmp.w	r8, #22
 800843a:	f1a4 0908 	sub.w	r9, r4, #8
 800843e:	f025 0603 	bic.w	r6, r5, #3
 8008442:	d90a      	bls.n	800845a <_realloc_r+0x4a>
 8008444:	f038 0807 	bics.w	r8, r8, #7
 8008448:	d509      	bpl.n	800845e <_realloc_r+0x4e>
 800844a:	230c      	movs	r3, #12
 800844c:	f8ca 3000 	str.w	r3, [sl]
 8008450:	2700      	movs	r7, #0
 8008452:	4638      	mov	r0, r7
 8008454:	b003      	add	sp, #12
 8008456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800845a:	f04f 0810 	mov.w	r8, #16
 800845e:	4590      	cmp	r8, r2
 8008460:	d3f3      	bcc.n	800844a <_realloc_r+0x3a>
 8008462:	45b0      	cmp	r8, r6
 8008464:	f340 8145 	ble.w	80086f2 <_realloc_r+0x2e2>
 8008468:	4ba8      	ldr	r3, [pc, #672]	; (800870c <_realloc_r+0x2fc>)
 800846a:	f8d3 e008 	ldr.w	lr, [r3, #8]
 800846e:	eb09 0106 	add.w	r1, r9, r6
 8008472:	4571      	cmp	r1, lr
 8008474:	469b      	mov	fp, r3
 8008476:	684b      	ldr	r3, [r1, #4]
 8008478:	d005      	beq.n	8008486 <_realloc_r+0x76>
 800847a:	f023 0001 	bic.w	r0, r3, #1
 800847e:	4408      	add	r0, r1
 8008480:	6840      	ldr	r0, [r0, #4]
 8008482:	07c7      	lsls	r7, r0, #31
 8008484:	d447      	bmi.n	8008516 <_realloc_r+0x106>
 8008486:	f023 0303 	bic.w	r3, r3, #3
 800848a:	4571      	cmp	r1, lr
 800848c:	eb06 0703 	add.w	r7, r6, r3
 8008490:	d119      	bne.n	80084c6 <_realloc_r+0xb6>
 8008492:	f108 0010 	add.w	r0, r8, #16
 8008496:	4287      	cmp	r7, r0
 8008498:	db3f      	blt.n	800851a <_realloc_r+0x10a>
 800849a:	eb09 0308 	add.w	r3, r9, r8
 800849e:	eba7 0708 	sub.w	r7, r7, r8
 80084a2:	f047 0701 	orr.w	r7, r7, #1
 80084a6:	f8cb 3008 	str.w	r3, [fp, #8]
 80084aa:	605f      	str	r7, [r3, #4]
 80084ac:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80084b0:	f003 0301 	and.w	r3, r3, #1
 80084b4:	ea43 0308 	orr.w	r3, r3, r8
 80084b8:	f844 3c04 	str.w	r3, [r4, #-4]
 80084bc:	4650      	mov	r0, sl
 80084be:	f7ff f955 	bl	800776c <__malloc_unlock>
 80084c2:	4627      	mov	r7, r4
 80084c4:	e7c5      	b.n	8008452 <_realloc_r+0x42>
 80084c6:	45b8      	cmp	r8, r7
 80084c8:	dc27      	bgt.n	800851a <_realloc_r+0x10a>
 80084ca:	68cb      	ldr	r3, [r1, #12]
 80084cc:	688a      	ldr	r2, [r1, #8]
 80084ce:	60d3      	str	r3, [r2, #12]
 80084d0:	609a      	str	r2, [r3, #8]
 80084d2:	eba7 0008 	sub.w	r0, r7, r8
 80084d6:	280f      	cmp	r0, #15
 80084d8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80084dc:	eb09 0207 	add.w	r2, r9, r7
 80084e0:	f240 8109 	bls.w	80086f6 <_realloc_r+0x2e6>
 80084e4:	eb09 0108 	add.w	r1, r9, r8
 80084e8:	f003 0301 	and.w	r3, r3, #1
 80084ec:	ea43 0308 	orr.w	r3, r3, r8
 80084f0:	f040 0001 	orr.w	r0, r0, #1
 80084f4:	f8c9 3004 	str.w	r3, [r9, #4]
 80084f8:	6048      	str	r0, [r1, #4]
 80084fa:	6853      	ldr	r3, [r2, #4]
 80084fc:	f043 0301 	orr.w	r3, r3, #1
 8008500:	6053      	str	r3, [r2, #4]
 8008502:	3108      	adds	r1, #8
 8008504:	4650      	mov	r0, sl
 8008506:	f7fe fdb1 	bl	800706c <_free_r>
 800850a:	4650      	mov	r0, sl
 800850c:	f7ff f92e 	bl	800776c <__malloc_unlock>
 8008510:	f109 0708 	add.w	r7, r9, #8
 8008514:	e79d      	b.n	8008452 <_realloc_r+0x42>
 8008516:	2300      	movs	r3, #0
 8008518:	4619      	mov	r1, r3
 800851a:	07e8      	lsls	r0, r5, #31
 800851c:	f100 8084 	bmi.w	8008628 <_realloc_r+0x218>
 8008520:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008524:	eba9 0505 	sub.w	r5, r9, r5
 8008528:	6868      	ldr	r0, [r5, #4]
 800852a:	f020 0003 	bic.w	r0, r0, #3
 800852e:	4430      	add	r0, r6
 8008530:	2900      	cmp	r1, #0
 8008532:	d076      	beq.n	8008622 <_realloc_r+0x212>
 8008534:	4571      	cmp	r1, lr
 8008536:	d150      	bne.n	80085da <_realloc_r+0x1ca>
 8008538:	4403      	add	r3, r0
 800853a:	f108 0110 	add.w	r1, r8, #16
 800853e:	428b      	cmp	r3, r1
 8008540:	db6f      	blt.n	8008622 <_realloc_r+0x212>
 8008542:	462f      	mov	r7, r5
 8008544:	68ea      	ldr	r2, [r5, #12]
 8008546:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800854a:	60ca      	str	r2, [r1, #12]
 800854c:	6091      	str	r1, [r2, #8]
 800854e:	1f32      	subs	r2, r6, #4
 8008550:	2a24      	cmp	r2, #36	; 0x24
 8008552:	d83b      	bhi.n	80085cc <_realloc_r+0x1bc>
 8008554:	2a13      	cmp	r2, #19
 8008556:	d936      	bls.n	80085c6 <_realloc_r+0x1b6>
 8008558:	6821      	ldr	r1, [r4, #0]
 800855a:	60a9      	str	r1, [r5, #8]
 800855c:	6861      	ldr	r1, [r4, #4]
 800855e:	60e9      	str	r1, [r5, #12]
 8008560:	2a1b      	cmp	r2, #27
 8008562:	d81c      	bhi.n	800859e <_realloc_r+0x18e>
 8008564:	f105 0210 	add.w	r2, r5, #16
 8008568:	f104 0108 	add.w	r1, r4, #8
 800856c:	6808      	ldr	r0, [r1, #0]
 800856e:	6010      	str	r0, [r2, #0]
 8008570:	6848      	ldr	r0, [r1, #4]
 8008572:	6050      	str	r0, [r2, #4]
 8008574:	6889      	ldr	r1, [r1, #8]
 8008576:	6091      	str	r1, [r2, #8]
 8008578:	eb05 0208 	add.w	r2, r5, r8
 800857c:	eba3 0308 	sub.w	r3, r3, r8
 8008580:	f043 0301 	orr.w	r3, r3, #1
 8008584:	f8cb 2008 	str.w	r2, [fp, #8]
 8008588:	6053      	str	r3, [r2, #4]
 800858a:	686b      	ldr	r3, [r5, #4]
 800858c:	f003 0301 	and.w	r3, r3, #1
 8008590:	ea43 0308 	orr.w	r3, r3, r8
 8008594:	606b      	str	r3, [r5, #4]
 8008596:	4650      	mov	r0, sl
 8008598:	f7ff f8e8 	bl	800776c <__malloc_unlock>
 800859c:	e759      	b.n	8008452 <_realloc_r+0x42>
 800859e:	68a1      	ldr	r1, [r4, #8]
 80085a0:	6129      	str	r1, [r5, #16]
 80085a2:	68e1      	ldr	r1, [r4, #12]
 80085a4:	6169      	str	r1, [r5, #20]
 80085a6:	2a24      	cmp	r2, #36	; 0x24
 80085a8:	bf01      	itttt	eq
 80085aa:	6922      	ldreq	r2, [r4, #16]
 80085ac:	61aa      	streq	r2, [r5, #24]
 80085ae:	6960      	ldreq	r0, [r4, #20]
 80085b0:	61e8      	streq	r0, [r5, #28]
 80085b2:	bf19      	ittee	ne
 80085b4:	f105 0218 	addne.w	r2, r5, #24
 80085b8:	f104 0110 	addne.w	r1, r4, #16
 80085bc:	f105 0220 	addeq.w	r2, r5, #32
 80085c0:	f104 0118 	addeq.w	r1, r4, #24
 80085c4:	e7d2      	b.n	800856c <_realloc_r+0x15c>
 80085c6:	463a      	mov	r2, r7
 80085c8:	4621      	mov	r1, r4
 80085ca:	e7cf      	b.n	800856c <_realloc_r+0x15c>
 80085cc:	4621      	mov	r1, r4
 80085ce:	4638      	mov	r0, r7
 80085d0:	9301      	str	r3, [sp, #4]
 80085d2:	f7ff fef1 	bl	80083b8 <memmove>
 80085d6:	9b01      	ldr	r3, [sp, #4]
 80085d8:	e7ce      	b.n	8008578 <_realloc_r+0x168>
 80085da:	18c7      	adds	r7, r0, r3
 80085dc:	45b8      	cmp	r8, r7
 80085de:	dc20      	bgt.n	8008622 <_realloc_r+0x212>
 80085e0:	68cb      	ldr	r3, [r1, #12]
 80085e2:	688a      	ldr	r2, [r1, #8]
 80085e4:	60d3      	str	r3, [r2, #12]
 80085e6:	609a      	str	r2, [r3, #8]
 80085e8:	4628      	mov	r0, r5
 80085ea:	68eb      	ldr	r3, [r5, #12]
 80085ec:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80085f0:	60d3      	str	r3, [r2, #12]
 80085f2:	609a      	str	r2, [r3, #8]
 80085f4:	1f32      	subs	r2, r6, #4
 80085f6:	2a24      	cmp	r2, #36	; 0x24
 80085f8:	d842      	bhi.n	8008680 <_realloc_r+0x270>
 80085fa:	2a13      	cmp	r2, #19
 80085fc:	d93e      	bls.n	800867c <_realloc_r+0x26c>
 80085fe:	6823      	ldr	r3, [r4, #0]
 8008600:	60ab      	str	r3, [r5, #8]
 8008602:	6863      	ldr	r3, [r4, #4]
 8008604:	60eb      	str	r3, [r5, #12]
 8008606:	2a1b      	cmp	r2, #27
 8008608:	d824      	bhi.n	8008654 <_realloc_r+0x244>
 800860a:	f105 0010 	add.w	r0, r5, #16
 800860e:	f104 0308 	add.w	r3, r4, #8
 8008612:	681a      	ldr	r2, [r3, #0]
 8008614:	6002      	str	r2, [r0, #0]
 8008616:	685a      	ldr	r2, [r3, #4]
 8008618:	6042      	str	r2, [r0, #4]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	6083      	str	r3, [r0, #8]
 800861e:	46a9      	mov	r9, r5
 8008620:	e757      	b.n	80084d2 <_realloc_r+0xc2>
 8008622:	4580      	cmp	r8, r0
 8008624:	4607      	mov	r7, r0
 8008626:	dddf      	ble.n	80085e8 <_realloc_r+0x1d8>
 8008628:	4611      	mov	r1, r2
 800862a:	4650      	mov	r0, sl
 800862c:	f7fe fe7e 	bl	800732c <_malloc_r>
 8008630:	4607      	mov	r7, r0
 8008632:	2800      	cmp	r0, #0
 8008634:	d0af      	beq.n	8008596 <_realloc_r+0x186>
 8008636:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800863a:	f023 0301 	bic.w	r3, r3, #1
 800863e:	f1a0 0208 	sub.w	r2, r0, #8
 8008642:	444b      	add	r3, r9
 8008644:	429a      	cmp	r2, r3
 8008646:	d11f      	bne.n	8008688 <_realloc_r+0x278>
 8008648:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800864c:	f027 0703 	bic.w	r7, r7, #3
 8008650:	4437      	add	r7, r6
 8008652:	e73e      	b.n	80084d2 <_realloc_r+0xc2>
 8008654:	68a3      	ldr	r3, [r4, #8]
 8008656:	612b      	str	r3, [r5, #16]
 8008658:	68e3      	ldr	r3, [r4, #12]
 800865a:	616b      	str	r3, [r5, #20]
 800865c:	2a24      	cmp	r2, #36	; 0x24
 800865e:	bf01      	itttt	eq
 8008660:	6923      	ldreq	r3, [r4, #16]
 8008662:	61ab      	streq	r3, [r5, #24]
 8008664:	6962      	ldreq	r2, [r4, #20]
 8008666:	61ea      	streq	r2, [r5, #28]
 8008668:	bf19      	ittee	ne
 800866a:	f105 0018 	addne.w	r0, r5, #24
 800866e:	f104 0310 	addne.w	r3, r4, #16
 8008672:	f105 0020 	addeq.w	r0, r5, #32
 8008676:	f104 0318 	addeq.w	r3, r4, #24
 800867a:	e7ca      	b.n	8008612 <_realloc_r+0x202>
 800867c:	4623      	mov	r3, r4
 800867e:	e7c8      	b.n	8008612 <_realloc_r+0x202>
 8008680:	4621      	mov	r1, r4
 8008682:	f7ff fe99 	bl	80083b8 <memmove>
 8008686:	e7ca      	b.n	800861e <_realloc_r+0x20e>
 8008688:	1f32      	subs	r2, r6, #4
 800868a:	2a24      	cmp	r2, #36	; 0x24
 800868c:	d82d      	bhi.n	80086ea <_realloc_r+0x2da>
 800868e:	2a13      	cmp	r2, #19
 8008690:	d928      	bls.n	80086e4 <_realloc_r+0x2d4>
 8008692:	6823      	ldr	r3, [r4, #0]
 8008694:	6003      	str	r3, [r0, #0]
 8008696:	6863      	ldr	r3, [r4, #4]
 8008698:	6043      	str	r3, [r0, #4]
 800869a:	2a1b      	cmp	r2, #27
 800869c:	d80e      	bhi.n	80086bc <_realloc_r+0x2ac>
 800869e:	f100 0308 	add.w	r3, r0, #8
 80086a2:	f104 0208 	add.w	r2, r4, #8
 80086a6:	6811      	ldr	r1, [r2, #0]
 80086a8:	6019      	str	r1, [r3, #0]
 80086aa:	6851      	ldr	r1, [r2, #4]
 80086ac:	6059      	str	r1, [r3, #4]
 80086ae:	6892      	ldr	r2, [r2, #8]
 80086b0:	609a      	str	r2, [r3, #8]
 80086b2:	4621      	mov	r1, r4
 80086b4:	4650      	mov	r0, sl
 80086b6:	f7fe fcd9 	bl	800706c <_free_r>
 80086ba:	e76c      	b.n	8008596 <_realloc_r+0x186>
 80086bc:	68a3      	ldr	r3, [r4, #8]
 80086be:	6083      	str	r3, [r0, #8]
 80086c0:	68e3      	ldr	r3, [r4, #12]
 80086c2:	60c3      	str	r3, [r0, #12]
 80086c4:	2a24      	cmp	r2, #36	; 0x24
 80086c6:	bf01      	itttt	eq
 80086c8:	6923      	ldreq	r3, [r4, #16]
 80086ca:	6103      	streq	r3, [r0, #16]
 80086cc:	6961      	ldreq	r1, [r4, #20]
 80086ce:	6141      	streq	r1, [r0, #20]
 80086d0:	bf19      	ittee	ne
 80086d2:	f100 0310 	addne.w	r3, r0, #16
 80086d6:	f104 0210 	addne.w	r2, r4, #16
 80086da:	f100 0318 	addeq.w	r3, r0, #24
 80086de:	f104 0218 	addeq.w	r2, r4, #24
 80086e2:	e7e0      	b.n	80086a6 <_realloc_r+0x296>
 80086e4:	4603      	mov	r3, r0
 80086e6:	4622      	mov	r2, r4
 80086e8:	e7dd      	b.n	80086a6 <_realloc_r+0x296>
 80086ea:	4621      	mov	r1, r4
 80086ec:	f7ff fe64 	bl	80083b8 <memmove>
 80086f0:	e7df      	b.n	80086b2 <_realloc_r+0x2a2>
 80086f2:	4637      	mov	r7, r6
 80086f4:	e6ed      	b.n	80084d2 <_realloc_r+0xc2>
 80086f6:	f003 0301 	and.w	r3, r3, #1
 80086fa:	431f      	orrs	r7, r3
 80086fc:	f8c9 7004 	str.w	r7, [r9, #4]
 8008700:	6853      	ldr	r3, [r2, #4]
 8008702:	f043 0301 	orr.w	r3, r3, #1
 8008706:	6053      	str	r3, [r2, #4]
 8008708:	e6ff      	b.n	800850a <_realloc_r+0xfa>
 800870a:	bf00      	nop
 800870c:	20000100 	.word	0x20000100

08008710 <__swbuf_r>:
 8008710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008712:	460e      	mov	r6, r1
 8008714:	4614      	mov	r4, r2
 8008716:	4605      	mov	r5, r0
 8008718:	b118      	cbz	r0, 8008722 <__swbuf_r+0x12>
 800871a:	6983      	ldr	r3, [r0, #24]
 800871c:	b90b      	cbnz	r3, 8008722 <__swbuf_r+0x12>
 800871e:	f7fe fbcf 	bl	8006ec0 <__sinit>
 8008722:	4b27      	ldr	r3, [pc, #156]	; (80087c0 <__swbuf_r+0xb0>)
 8008724:	429c      	cmp	r4, r3
 8008726:	d12f      	bne.n	8008788 <__swbuf_r+0x78>
 8008728:	686c      	ldr	r4, [r5, #4]
 800872a:	69a3      	ldr	r3, [r4, #24]
 800872c:	60a3      	str	r3, [r4, #8]
 800872e:	89a3      	ldrh	r3, [r4, #12]
 8008730:	0719      	lsls	r1, r3, #28
 8008732:	d533      	bpl.n	800879c <__swbuf_r+0x8c>
 8008734:	6923      	ldr	r3, [r4, #16]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d030      	beq.n	800879c <__swbuf_r+0x8c>
 800873a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800873e:	b2f6      	uxtb	r6, r6
 8008740:	049a      	lsls	r2, r3, #18
 8008742:	4637      	mov	r7, r6
 8008744:	d534      	bpl.n	80087b0 <__swbuf_r+0xa0>
 8008746:	6923      	ldr	r3, [r4, #16]
 8008748:	6820      	ldr	r0, [r4, #0]
 800874a:	1ac0      	subs	r0, r0, r3
 800874c:	6963      	ldr	r3, [r4, #20]
 800874e:	4298      	cmp	r0, r3
 8008750:	db04      	blt.n	800875c <__swbuf_r+0x4c>
 8008752:	4621      	mov	r1, r4
 8008754:	4628      	mov	r0, r5
 8008756:	f7fe fb1f 	bl	8006d98 <_fflush_r>
 800875a:	bb28      	cbnz	r0, 80087a8 <__swbuf_r+0x98>
 800875c:	68a3      	ldr	r3, [r4, #8]
 800875e:	3b01      	subs	r3, #1
 8008760:	60a3      	str	r3, [r4, #8]
 8008762:	6823      	ldr	r3, [r4, #0]
 8008764:	1c5a      	adds	r2, r3, #1
 8008766:	6022      	str	r2, [r4, #0]
 8008768:	701e      	strb	r6, [r3, #0]
 800876a:	6963      	ldr	r3, [r4, #20]
 800876c:	3001      	adds	r0, #1
 800876e:	4298      	cmp	r0, r3
 8008770:	d004      	beq.n	800877c <__swbuf_r+0x6c>
 8008772:	89a3      	ldrh	r3, [r4, #12]
 8008774:	07db      	lsls	r3, r3, #31
 8008776:	d519      	bpl.n	80087ac <__swbuf_r+0x9c>
 8008778:	2e0a      	cmp	r6, #10
 800877a:	d117      	bne.n	80087ac <__swbuf_r+0x9c>
 800877c:	4621      	mov	r1, r4
 800877e:	4628      	mov	r0, r5
 8008780:	f7fe fb0a 	bl	8006d98 <_fflush_r>
 8008784:	b190      	cbz	r0, 80087ac <__swbuf_r+0x9c>
 8008786:	e00f      	b.n	80087a8 <__swbuf_r+0x98>
 8008788:	4b0e      	ldr	r3, [pc, #56]	; (80087c4 <__swbuf_r+0xb4>)
 800878a:	429c      	cmp	r4, r3
 800878c:	d101      	bne.n	8008792 <__swbuf_r+0x82>
 800878e:	68ac      	ldr	r4, [r5, #8]
 8008790:	e7cb      	b.n	800872a <__swbuf_r+0x1a>
 8008792:	4b0d      	ldr	r3, [pc, #52]	; (80087c8 <__swbuf_r+0xb8>)
 8008794:	429c      	cmp	r4, r3
 8008796:	bf08      	it	eq
 8008798:	68ec      	ldreq	r4, [r5, #12]
 800879a:	e7c6      	b.n	800872a <__swbuf_r+0x1a>
 800879c:	4621      	mov	r1, r4
 800879e:	4628      	mov	r0, r5
 80087a0:	f7fd fb9e 	bl	8005ee0 <__swsetup_r>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	d0c8      	beq.n	800873a <__swbuf_r+0x2a>
 80087a8:	f04f 37ff 	mov.w	r7, #4294967295
 80087ac:	4638      	mov	r0, r7
 80087ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80087b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80087b4:	81a3      	strh	r3, [r4, #12]
 80087b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80087b8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087bc:	6663      	str	r3, [r4, #100]	; 0x64
 80087be:	e7c2      	b.n	8008746 <__swbuf_r+0x36>
 80087c0:	080089c4 	.word	0x080089c4
 80087c4:	080089e4 	.word	0x080089e4
 80087c8:	080089a4 	.word	0x080089a4

080087cc <_wcrtomb_r>:
 80087cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087ce:	4605      	mov	r5, r0
 80087d0:	b085      	sub	sp, #20
 80087d2:	461e      	mov	r6, r3
 80087d4:	460f      	mov	r7, r1
 80087d6:	4c0f      	ldr	r4, [pc, #60]	; (8008814 <_wcrtomb_r+0x48>)
 80087d8:	b991      	cbnz	r1, 8008800 <_wcrtomb_r+0x34>
 80087da:	6822      	ldr	r2, [r4, #0]
 80087dc:	490e      	ldr	r1, [pc, #56]	; (8008818 <_wcrtomb_r+0x4c>)
 80087de:	6a12      	ldr	r2, [r2, #32]
 80087e0:	2a00      	cmp	r2, #0
 80087e2:	bf08      	it	eq
 80087e4:	460a      	moveq	r2, r1
 80087e6:	a901      	add	r1, sp, #4
 80087e8:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 80087ec:	463a      	mov	r2, r7
 80087ee:	47a0      	blx	r4
 80087f0:	1c43      	adds	r3, r0, #1
 80087f2:	bf01      	itttt	eq
 80087f4:	2300      	moveq	r3, #0
 80087f6:	6033      	streq	r3, [r6, #0]
 80087f8:	238a      	moveq	r3, #138	; 0x8a
 80087fa:	602b      	streq	r3, [r5, #0]
 80087fc:	b005      	add	sp, #20
 80087fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008800:	6824      	ldr	r4, [r4, #0]
 8008802:	4f05      	ldr	r7, [pc, #20]	; (8008818 <_wcrtomb_r+0x4c>)
 8008804:	6a24      	ldr	r4, [r4, #32]
 8008806:	2c00      	cmp	r4, #0
 8008808:	bf08      	it	eq
 800880a:	463c      	moveq	r4, r7
 800880c:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8008810:	e7ed      	b.n	80087ee <_wcrtomb_r+0x22>
 8008812:	bf00      	nop
 8008814:	2000000c 	.word	0x2000000c
 8008818:	20000510 	.word	0x20000510

0800881c <__ascii_wctomb>:
 800881c:	b149      	cbz	r1, 8008832 <__ascii_wctomb+0x16>
 800881e:	2aff      	cmp	r2, #255	; 0xff
 8008820:	bf85      	ittet	hi
 8008822:	238a      	movhi	r3, #138	; 0x8a
 8008824:	6003      	strhi	r3, [r0, #0]
 8008826:	700a      	strbls	r2, [r1, #0]
 8008828:	f04f 30ff 	movhi.w	r0, #4294967295
 800882c:	bf98      	it	ls
 800882e:	2001      	movls	r0, #1
 8008830:	4770      	bx	lr
 8008832:	4608      	mov	r0, r1
 8008834:	4770      	bx	lr

08008836 <abort>:
 8008836:	b508      	push	{r3, lr}
 8008838:	2006      	movs	r0, #6
 800883a:	f000 f82b 	bl	8008894 <raise>
 800883e:	2001      	movs	r0, #1
 8008840:	f7fb fe5a 	bl	80044f8 <_exit>

08008844 <_raise_r>:
 8008844:	291f      	cmp	r1, #31
 8008846:	b538      	push	{r3, r4, r5, lr}
 8008848:	4604      	mov	r4, r0
 800884a:	460d      	mov	r5, r1
 800884c:	d904      	bls.n	8008858 <_raise_r+0x14>
 800884e:	2316      	movs	r3, #22
 8008850:	6003      	str	r3, [r0, #0]
 8008852:	f04f 30ff 	mov.w	r0, #4294967295
 8008856:	bd38      	pop	{r3, r4, r5, pc}
 8008858:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800885a:	b112      	cbz	r2, 8008862 <_raise_r+0x1e>
 800885c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008860:	b94b      	cbnz	r3, 8008876 <_raise_r+0x32>
 8008862:	4620      	mov	r0, r4
 8008864:	f000 f830 	bl	80088c8 <_getpid_r>
 8008868:	462a      	mov	r2, r5
 800886a:	4601      	mov	r1, r0
 800886c:	4620      	mov	r0, r4
 800886e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008872:	f000 b817 	b.w	80088a4 <_kill_r>
 8008876:	2b01      	cmp	r3, #1
 8008878:	d00a      	beq.n	8008890 <_raise_r+0x4c>
 800887a:	1c59      	adds	r1, r3, #1
 800887c:	d103      	bne.n	8008886 <_raise_r+0x42>
 800887e:	2316      	movs	r3, #22
 8008880:	6003      	str	r3, [r0, #0]
 8008882:	2001      	movs	r0, #1
 8008884:	bd38      	pop	{r3, r4, r5, pc}
 8008886:	2400      	movs	r4, #0
 8008888:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800888c:	4628      	mov	r0, r5
 800888e:	4798      	blx	r3
 8008890:	2000      	movs	r0, #0
 8008892:	bd38      	pop	{r3, r4, r5, pc}

08008894 <raise>:
 8008894:	4b02      	ldr	r3, [pc, #8]	; (80088a0 <raise+0xc>)
 8008896:	4601      	mov	r1, r0
 8008898:	6818      	ldr	r0, [r3, #0]
 800889a:	f7ff bfd3 	b.w	8008844 <_raise_r>
 800889e:	bf00      	nop
 80088a0:	2000000c 	.word	0x2000000c

080088a4 <_kill_r>:
 80088a4:	b538      	push	{r3, r4, r5, lr}
 80088a6:	4c07      	ldr	r4, [pc, #28]	; (80088c4 <_kill_r+0x20>)
 80088a8:	2300      	movs	r3, #0
 80088aa:	4605      	mov	r5, r0
 80088ac:	4608      	mov	r0, r1
 80088ae:	4611      	mov	r1, r2
 80088b0:	6023      	str	r3, [r4, #0]
 80088b2:	f7fb fe19 	bl	80044e8 <_kill>
 80088b6:	1c43      	adds	r3, r0, #1
 80088b8:	d102      	bne.n	80088c0 <_kill_r+0x1c>
 80088ba:	6823      	ldr	r3, [r4, #0]
 80088bc:	b103      	cbz	r3, 80088c0 <_kill_r+0x1c>
 80088be:	602b      	str	r3, [r5, #0]
 80088c0:	bd38      	pop	{r3, r4, r5, pc}
 80088c2:	bf00      	nop
 80088c4:	20000860 	.word	0x20000860

080088c8 <_getpid_r>:
 80088c8:	f7fb be0c 	b.w	80044e4 <_getpid>

080088cc <_init>:
 80088cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ce:	bf00      	nop
 80088d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088d2:	bc08      	pop	{r3}
 80088d4:	469e      	mov	lr, r3
 80088d6:	4770      	bx	lr

080088d8 <_fini>:
 80088d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088da:	bf00      	nop
 80088dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80088de:	bc08      	pop	{r3}
 80088e0:	469e      	mov	lr, r3
 80088e2:	4770      	bx	lr
