$date
	Sat Oct 22 20:28:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#727920
b1000 !
1"
#727922
b1000 &
b1000 %
1$
#727923
0"
#727926
b100 &
b100 %
#727930
b10 &
b10 %
#727934
b1 &
1#
b1 %
#727938
b0 &
b0 %
0#
0$
#1789961
b1011 !
1"
#1789962
b1011 &
b1011 %
1$
#1789963
0"
#1789966
b100010 &
b100010 %
#1789970
b10001 &
b10001 %
#1789974
b110100 &
b110100 %
#1789978
b11010 &
b11010 %
#1789982
b1101 &
b1101 %
#1789986
b101000 &
b101000 %
#1789990
b10100 &
b10100 %
#1789994
b1010 &
b1010 %
#1789998
b101 &
b101 %
#1790002
b10000 &
b10000 %
#1790006
b1000 &
b1000 %
#1790010
b100 &
b100 %
#1790014
b10 &
b10 %
#1790018
b1 &
b1 %
1#
#1790022
b0 &
0#
b0 %
0$
#2713738
b1000 &
b1000 %
1$
b1000 !
1"
#2713739
0"
#2713742
b100 &
b100 %
#2713746
b10 &
b10 %
#2713750
b1 &
1#
b1 %
#2713754
b0 &
b0 %
0#
0$
#4500012
