#-----------------------------------------------------------
# Webtalk v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 16 18:48:39 2023
# Process ID: 7800
# Current directory: D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.sim/sim_1/behav/xsim/xsim.dir/tb_fir_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.sim/sim_1/behav/xsim/webtalk.log
# Journal file: D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.sim/sim_1/behav/xsim/xsim.dir/tb_fir_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/ele_match/FPGA_filter/filter_lowpass/filter_lowpass.sim/sim_1/behav/xsim/xsim.dir/tb_fir_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 16 18:48:44 2023. For additional details about this file, please refer to the WebTalk help file at E:/Vitis/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.008 ; gain = 17.602
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 16 18:48:44 2023...
