LIBRARY IEEE;
USE IEEE.std_logic_1164.all;
package EE_232_PACKG is

component XOR_2 is
port ( I0 , I1 : IN std_logic;
O0 :OUT std_logic);
end component;

component half_adder is 
port (A, B: IN std_logic;
S, C : OUT std_logic);
end component;

end package;
