## Project Title: Verifying the VeriRISC CPU

## Project Description:
<>
## Module Specifications:

### VeriRISC CPU Module:
<>
#### Parameters:
- <>


#### Inputs:
- <> : <>


#### Outputs:
- <> : <>

## Explanation of URF Logic:
- <>

## Testbench Module:
<>
