/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PCIE_0_EP_CFG_DEV_H__
#define BCHP_PCIE_0_EP_CFG_DEV_H__

/***************************************************************************
 *PCIE_0_EP_CFG_DEV
 ***************************************************************************/
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP 0x0047213c /* [RO] device_ser_num_cap */
#define BCHP_PCIE_0_EP_CFG_DEV_LOWER_SER_NUM     0x00472140 /* [RO] lower_ser_num */
#define BCHP_PCIE_0_EP_CFG_DEV_UPPER_SER_NUM     0x00472144 /* [RO] upper_ser_num */

/***************************************************************************
 *DEVICE_SER_NUM_CAP - device_ser_num_cap
 ***************************************************************************/
/* PCIE_0_EP_CFG_DEV :: DEVICE_SER_NUM_CAP :: NEXT [31:20] */
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_NEXT_MASK        0xfff00000
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_NEXT_SHIFT       20
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_NEXT_DEFAULT     0x00000150

/* PCIE_0_EP_CFG_DEV :: DEVICE_SER_NUM_CAP :: VER [19:16] */
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_VER_MASK         0x000f0000
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_VER_SHIFT        16
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_VER_DEFAULT      0x00000001

/* PCIE_0_EP_CFG_DEV :: DEVICE_SER_NUM_CAP :: DEVICE_SER_NUM_CAP_ID [15:00] */
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_DEVICE_SER_NUM_CAP_ID_MASK 0x0000ffff
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_DEVICE_SER_NUM_CAP_ID_SHIFT 0
#define BCHP_PCIE_0_EP_CFG_DEV_DEVICE_SER_NUM_CAP_DEVICE_SER_NUM_CAP_ID_DEFAULT 0x00000003

/***************************************************************************
 *LOWER_SER_NUM - lower_ser_num
 ***************************************************************************/
/* PCIE_0_EP_CFG_DEV :: LOWER_SER_NUM :: LOWER_SER_NUM [31:00] */
#define BCHP_PCIE_0_EP_CFG_DEV_LOWER_SER_NUM_LOWER_SER_NUM_MASK    0xffffffff
#define BCHP_PCIE_0_EP_CFG_DEV_LOWER_SER_NUM_LOWER_SER_NUM_SHIFT   0
#define BCHP_PCIE_0_EP_CFG_DEV_LOWER_SER_NUM_LOWER_SER_NUM_DEFAULT 0x00000000

/***************************************************************************
 *UPPER_SER_NUM - upper_ser_num
 ***************************************************************************/
/* PCIE_0_EP_CFG_DEV :: UPPER_SER_NUM :: UPPER_SER_NUM [31:00] */
#define BCHP_PCIE_0_EP_CFG_DEV_UPPER_SER_NUM_UPPER_SER_NUM_MASK    0xffffffff
#define BCHP_PCIE_0_EP_CFG_DEV_UPPER_SER_NUM_UPPER_SER_NUM_SHIFT   0
#define BCHP_PCIE_0_EP_CFG_DEV_UPPER_SER_NUM_UPPER_SER_NUM_DEFAULT 0x00000000

#endif /* #ifndef BCHP_PCIE_0_EP_CFG_DEV_H__ */

/* End of File */
