0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/bhv_1w1r_sram.sv,1546052903,systemVerilog,,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/cnn.sv,,bhv_1w1r_sram,,,../../../../project_final.srcs/sources_1/imports/source,,,,,
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/cnn.sv,1688241208,systemVerilog,,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/lenet.sv,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/global.sv,acc;conv;iterator;mac;max_pool;relu,,,../../../../project_final.srcs/sources_1/imports/source,,,,,
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/global.sv,1688307823,verilog,,,,,,,,,,,,
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/lenet.sv,1688240568,systemVerilog,,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/lenet_roms.sv,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/global.sv,lenet,,,../../../../project_final.srcs/sources_1/imports/source,,,,,
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/lenet_roms.sv,1688240566,systemVerilog,,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/xilinx_1w1r_sram.sv,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/global.sv,bias_conv1_rom;bias_conv2_rom;bias_fc1_rom;bias_fc2_rom;bias_fc3_rom;wieght_conv1_rom;wieght_conv2_rom;wieght_fc1_rom;wieght_fc2_rom;wieght_fc3_rom,,,../../../../project_final.srcs/sources_1/imports/source,,,,,
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/lenet_tb.sv,1688298178,systemVerilog,,,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/global.sv,itf_frame_feed;src_rom;tb,,,../../../../project_final.srcs/sources_1/imports/source,,,,,
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/xilinx_1w1r_sram.sv,1546052903,systemVerilog,,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/xilinx_srams.sv,,xilinx_1w1r_sram,,,../../../../project_final.srcs/sources_1/imports/source,,,,,
C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/xilinx_srams.sv,1546052903,systemVerilog,,C:/Users/FasleJadid/Desktop/final-project/project_final/project_final.srcs/sources_1/imports/source/lenet_tb.sv,,rfdp1024x16;rfdp1024x8;rfdp1024x96;rfdp128x16;rfdp128x256;rfdp2048x8;rfdp256x96;rfdp32x256,,,../../../../project_final.srcs/sources_1/imports/source,,,,,
