$date
	Sat Jan 10 08:00:46 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module and1tb $end
$var wire 1 ! out1 $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$scope module an1 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 ! out1 $end
$upscope $end
$upscope $end
$enddefinitions $end

$dumpall
$end
#0
$dumpvars
0#
1"
0!
$end
#50
1!
1#
#100
0!
0#
0"
#150
1#
#200
1!
1"
#250
0!
0#
0"
#300
1#
#350
