/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jun 29 03:07:31 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008005
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DDR34_PHY_BYTE_LANE_0_0_H__
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_H__

/***************************************************************************
 *DDR34_PHY_BYTE_LANE_0_0 - DDR34 DDR34 byte lane #0 control registers 0
 ***************************************************************************/
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P 0x003b6400 /* Byte Lane write DQS-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N 0x003b6404 /* Byte Lane write DQS-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0 0x003b6408 /* Byte Lane write DQ0 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1 0x003b640c /* Byte Lane write DQ1 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2 0x003b6410 /* Byte Lane write DQ2 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3 0x003b6414 /* Byte Lane write DQ3 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4 0x003b6418 /* Byte Lane write DQ4 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5 0x003b641c /* Byte Lane write DQ5 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6 0x003b6420 /* Byte Lane write DQ6 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7 0x003b6424 /* Byte Lane write DQ7 VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM 0x003b6428 /* Byte Lane write DM VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC 0x003b642c /* Byte Lane write EDC VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP 0x003b6430 /* Byte Lane read DQSP VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN 0x003b6434 /* Byte Lane read DQSP VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P 0x003b6438 /* Byte Lane read DQ0-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N 0x003b643c /* Byte Lane read DQ0-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P 0x003b6440 /* Byte Lane read DQ1-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N 0x003b6444 /* Byte Lane read DQ1-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P 0x003b6448 /* Byte Lane read DQ2-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N 0x003b644c /* Byte Lane read DQ2-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P 0x003b6450 /* Byte Lane read DQ3-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N 0x003b6454 /* Byte Lane read DQ3-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P 0x003b6458 /* Byte Lane read DQ4-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N 0x003b645c /* Byte Lane read DQ4-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P 0x003b6460 /* Byte Lane read DQ5-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N 0x003b6464 /* Byte Lane read DQ5-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P 0x003b6468 /* Byte Lane read DQ6-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N 0x003b646c /* Byte Lane read DQ6-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P 0x003b6470 /* Byte Lane read DQ7-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N 0x003b6474 /* Byte Lane read DQ7-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP 0x003b6478 /* Byte Lane read DM-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN 0x003b647c /* Byte Lane read DM-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP 0x003b6480 /* Byte Lane read EDC-P VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN 0x003b6484 /* Byte Lane read EDC-N VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN 0x003b6488 /* Byte Lane read enable VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL 0x003b6490 /* Byte Lane write leveling VDL control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL 0x003b64a0 /* Byte Lane read enable bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL 0x003b64b0 /* Byte Lane write leveling bit-clock cycle delay control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL 0x003b64b4 /* Word Lane read channel control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL 0x003b64b8 /* Word Lane read channel watchdog timer control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_ADDR 0x003b64c0 /* Word Lane read channel watchdog timer control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_DATA 0x003b64c4 /* Read fifo data register, first data */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS 0x003b64d0 /* Read fifo status register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_CLEAR 0x003b64d4 /* Read fifo status clear register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL 0x003b64d8 /* Word Lane DM & EDC signal control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL 0x003b64dc /* Idle mode SSTL pad control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL 0x003b64e0 /* SSTL pad drive characteristics control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL 0x003b64e4 /* pad rx and tx characteristics control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE 0x003b64e8 /* Write cycle preamble control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL 0x003b64ec /* Byte Lane GDDR5M EDC digital phase detector control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL 0x003b64f0 /* Byte Lane GDDR5M EDC digital phase detector status register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL 0x003b64f4 /* Byte Lane GDDR5M EDC digital phase detector output signal control register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL 0x003b64f8 /* Byte Lane GDDR5M EDC digital phase detector output signal status register */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_CLEAR_BL 0x003b64fc /* Byte Lane GDDR5M EDC digital phase detector output signal status clear register */

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQS_P - Byte Lane write DQS-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQS_N - Byte Lane write DQS-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQS_N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQS_N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQ0 - Byte Lane write DQ0 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ0 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ0 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ0 :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ0 :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ0 :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ0 :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ0 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ0_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQ1 - Byte Lane write DQ1 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ1 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ1 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ1 :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ1 :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ1 :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ1 :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ1 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ1_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQ2 - Byte Lane write DQ2 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ2 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ2 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ2 :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ2 :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ2 :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ2 :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ2 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ2_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQ3 - Byte Lane write DQ3 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ3 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ3 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ3 :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ3 :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ3 :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ3 :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ3 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ3_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQ4 - Byte Lane write DQ4 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ4 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ4 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ4 :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ4 :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ4 :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ4 :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ4 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ4_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQ5 - Byte Lane write DQ5 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ5 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ5 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ5 :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ5 :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ5 :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ5 :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ5 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ5_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQ6 - Byte Lane write DQ6 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ6 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ6 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ6 :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ6 :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ6 :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ6 :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ6 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ6_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DQ7 - Byte Lane write DQ7 VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ7 :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ7 :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ7 :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ7 :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ7 :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ7 :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DQ7 :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DQ7_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_DM - Byte Lane write DM VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DM :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DM :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DM :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DM :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DM :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DM :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_DM :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_DM_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_WR_EDC - Byte Lane write EDC VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_EDC :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_EDC :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_EDC :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_EDC :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_EDC :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_EDC :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_WR_EDC :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_WR_EDC_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQSP - Byte Lane read DQSP VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSP :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSP :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSP :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSP :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSP :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSP :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSP :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSP_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQSN - Byte Lane read DQSP VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSN :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSN :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSN :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSN :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSN :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSN :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQSN :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQSN_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ0P - Byte Lane read DQ0-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ0N - Byte Lane read DQ0-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ0N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ0N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ1P - Byte Lane read DQ1-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ1N - Byte Lane read DQ1-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ1N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ1N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ2P - Byte Lane read DQ2-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ2N - Byte Lane read DQ2-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ2N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ2N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ3P - Byte Lane read DQ3-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ3N - Byte Lane read DQ3-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ3N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ3N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ4P - Byte Lane read DQ4-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ4N - Byte Lane read DQ4-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ4N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ4N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ5P - Byte Lane read DQ5-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ5N - Byte Lane read DQ5-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ5N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ5N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ6P - Byte Lane read DQ6-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ6N - Byte Lane read DQ6-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ6N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ6N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ7P - Byte Lane read DQ7-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7P :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7P :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7P :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7P :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7P :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7P :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7P :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7P_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DQ7N - Byte Lane read DQ7-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7N :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7N :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7N :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7N :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7N :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7N :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DQ7N :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DQ7N_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DMP - Byte Lane read DM-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMP :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMP :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMP :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMP :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMP :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMP :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMP :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMP_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_DMN - Byte Lane read DM-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMN :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMN :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMN :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMN :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMN :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMN :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_DMN :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_DMN_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_EDCP - Byte Lane read EDC-P VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCP :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCP :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCP :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCP :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCP :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCP :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCP :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCP_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_EDCN - Byte Lane read EDC-N VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCN :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCN :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCN :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCN :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCN :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCN :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EDCN :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EDCN_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CONTROL_BL_RD_EN - Byte Lane read enable VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EN :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_BUSY_MASK 0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EN :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EN :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EN :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EN :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EN :: reserved2 [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_reserved2_MASK 0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_reserved2_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CONTROL_BL_RD_EN :: VDL_STEP [07:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_VDL_STEP_MASK 0x000000ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CONTROL_BL_RD_EN_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *VDL_CLK_CONTROL_BL - Byte Lane write leveling VDL control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CLK_CONTROL_BL :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_BUSY_MASK  0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_BUSY_SHIFT 31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CLK_CONTROL_BL :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CLK_CONTROL_BL :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_FORCE_MASK 0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_FORCE_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CLK_CONTROL_BL :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CLK_CONTROL_BL :: ADJ_EN [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_ADJ_EN_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_ADJ_EN_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_ADJ_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CLK_CONTROL_BL :: reserved2 [11:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_reserved2_MASK 0x00000e00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_reserved2_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_0 :: VDL_CLK_CONTROL_BL :: VDL_STEP [08:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_VDL_STEP_MASK 0x000001ff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_VDL_STEP_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_VDL_CLK_CONTROL_BL_VDL_STEP_DEFAULT 0x00000000

/***************************************************************************
 *RD_EN_DLY_CYC_BL - Byte Lane read enable bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: RD_EN_DLY_CYC_BL :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_BUSY_MASK    0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_BUSY_SHIFT   31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: RD_EN_DLY_CYC_BL :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_reserved0_MASK 0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: RD_EN_DLY_CYC_BL :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_FORCE_MASK   0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_FORCE_SHIFT  16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_FORCE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: RD_EN_DLY_CYC_BL :: reserved1 [15:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_reserved1_MASK 0x0000fff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_reserved1_SHIFT 4

/* DDR34_PHY_BYTE_LANE_0_0 :: RD_EN_DLY_CYC_BL :: CYCLES [03:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_CYCLES_MASK  0x0000000f
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_CYCLES_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_RD_EN_DLY_CYC_BL_CYCLES_DEFAULT 0x00000000

/***************************************************************************
 *WL_DLY_CYC_BL - Byte Lane write leveling bit-clock cycle delay control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: WL_DLY_CYC_BL :: BUSY [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_BUSY_MASK       0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_BUSY_SHIFT      31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_BUSY_DEFAULT    0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: WL_DLY_CYC_BL :: reserved0 [30:17] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_reserved0_MASK  0x7ffe0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_reserved0_SHIFT 17

/* DDR34_PHY_BYTE_LANE_0_0 :: WL_DLY_CYC_BL :: FORCE [16:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_FORCE_MASK      0x00010000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_FORCE_SHIFT     16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_FORCE_DEFAULT   0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: WL_DLY_CYC_BL :: reserved1 [15:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_reserved1_MASK  0x0000fff8
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_reserved1_SHIFT 3

/* DDR34_PHY_BYTE_LANE_0_0 :: WL_DLY_CYC_BL :: CYCLES [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_CYCLES_MASK     0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_CYCLES_SHIFT    0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WL_DLY_CYC_BL_CYCLES_DEFAULT  0x00000000

/***************************************************************************
 *READ_CONTROL - Word Lane read channel control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: READ_CONTROL :: reserved0 [31:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_reserved0_MASK   0xfffffff8
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_reserved0_SHIFT  3

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_CONTROL :: DQ_ODT_ENABLE [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_ENABLE_MASK 0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_ENABLE_SHIFT 2
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_ENABLE_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_CONTROL :: DQ_ODT_TE_ADJ [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_TE_ADJ_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_TE_ADJ_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_TE_ADJ_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_CONTROL :: DQ_ODT_LE_ADJ [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_LE_ADJ_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_LE_ADJ_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_CONTROL_DQ_ODT_LE_ADJ_DEFAULT 0x00000000

/***************************************************************************
 *READ_WATCHDOG_CONTROL - Word Lane read channel watchdog timer control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: READ_WATCHDOG_CONTROL :: reserved0 [31:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_reserved0_MASK 0xffffff00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_reserved0_SHIFT 8

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_WATCHDOG_CONTROL :: COUNT [07:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_COUNT_MASK 0x000000f0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_COUNT_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_COUNT_DEFAULT 0x00000008

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_WATCHDOG_CONTROL :: reserved1 [03:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_reserved1_MASK 0x0000000e
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_reserved1_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_WATCHDOG_CONTROL :: ENABLE [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_ENABLE_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_ENABLE_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_WATCHDOG_CONTROL_ENABLE_DEFAULT 0x00000001

/***************************************************************************
 *READ_FIFO_ADDR - Word Lane read channel watchdog timer control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_ADDR :: reserved0 [31:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_ADDR_reserved0_MASK 0xfffffff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_ADDR_reserved0_SHIFT 4

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_ADDR :: ADDR [03:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_ADDR_ADDR_MASK      0x0000000f
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_ADDR_ADDR_SHIFT     0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_ADDR_ADDR_DEFAULT   0x00000000

/***************************************************************************
 *READ_FIFO_DATA - Read fifo data register, first data
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_DATA :: DATA [31:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_DATA_DATA_MASK      0xffffffff
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_DATA_DATA_SHIFT     0

/***************************************************************************
 *READ_FIFO_STATUS - Read fifo status register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_STATUS :: reserved0 [31:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_reserved0_MASK 0xfffffe00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_reserved0_SHIFT 9

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_STATUS :: WATCHDOG [08:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_WATCHDOG_MASK 0x00000100
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_WATCHDOG_SHIFT 8
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_WATCHDOG_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_STATUS :: STATUS1 [07:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_STATUS1_MASK 0x000000f0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_STATUS1_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_STATUS1_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_STATUS :: STATUS0 [03:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_STATUS0_MASK 0x0000000f
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_STATUS0_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_STATUS_STATUS0_DEFAULT 0x00000000

/***************************************************************************
 *READ_FIFO_CLEAR - Read fifo status clear register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_CLEAR :: reserved0 [31:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_CLEAR_reserved0_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_0 :: READ_FIFO_CLEAR :: CLEAR [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_CLEAR_CLEAR_MASK    0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_CLEAR_CLEAR_SHIFT   0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_READ_FIFO_CLEAR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *DM_EDC_CONTROL - Word Lane DM & EDC signal control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: DM_EDC_CONTROL :: reserved0 [31:05] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_reserved0_MASK 0xffffffe0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_reserved0_SHIFT 5

/* DDR34_PHY_BYTE_LANE_0_0 :: DM_EDC_CONTROL :: IS_EDC [04:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_EDC_MASK    0x00000010
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_EDC_SHIFT   4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_EDC_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: DM_EDC_CONTROL :: IS_RDQS [03:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_RDQS_MASK   0x00000008
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_RDQS_SHIFT  3
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_RDQS_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: DM_EDC_CONTROL :: IS_WDBI [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_WDBI_MASK   0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_WDBI_SHIFT  2
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_WDBI_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: DM_EDC_CONTROL :: IS_RDBI [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_RDBI_MASK   0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_RDBI_SHIFT  1
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_RDBI_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: DM_EDC_CONTROL :: IS_DM [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_DM_MASK     0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_DM_SHIFT    0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DM_EDC_CONTROL_IS_DM_DEFAULT  0x00000000

/***************************************************************************
 *IDLE_PAD_CONTROL - Idle mode SSTL pad control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: IDLE [31:31] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_IDLE_MASK    0x80000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_IDLE_SHIFT   31
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_IDLE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: reserved0 [30:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_reserved0_MASK 0x7fff0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_reserved0_SHIFT 16

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: AUTO_DQ_RXENB_MODE [15:14] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_MASK 0x0000c000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_SHIFT 14
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_AUTO_DQ_RXENB_MODE_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: AUTO_DQ_IDDQ_MODE [13:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_MASK 0x00003000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_AUTO_DQ_IDDQ_MODE_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: DQ_RXENB [11:11] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_RXENB_MASK 0x00000800
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_RXENB_SHIFT 11
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_RXENB_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: DQ_IDDQ [10:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_IDDQ_MASK 0x00000400
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_IDDQ_SHIFT 10
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_IDDQ_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: DQ_REB [09:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_REB_MASK  0x00000200
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_REB_SHIFT 9
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_REB_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: DQ_OEB [08:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_OEB_MASK  0x00000100
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_OEB_SHIFT 8
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQ_OEB_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: READ_ENB_RXENB [07:07] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_RXENB_MASK 0x00000080
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_RXENB_SHIFT 7
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_RXENB_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: READ_ENB_IDDQ [06:06] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_IDDQ_MASK 0x00000040
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_IDDQ_SHIFT 6
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_IDDQ_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: READ_ENB_REB [05:05] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_REB_MASK 0x00000020
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_REB_SHIFT 5
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_REB_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: READ_ENB_OEB [04:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_OEB_MASK 0x00000010
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_OEB_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_READ_ENB_OEB_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: DQS_RXENB [03:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_RXENB_MASK 0x00000008
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_RXENB_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_RXENB_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: DQS_IDDQ [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_IDDQ_MASK 0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_IDDQ_SHIFT 2
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_IDDQ_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: DQS_REB [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_REB_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_REB_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_REB_DEFAULT 0x00000001

/* DDR34_PHY_BYTE_LANE_0_0 :: IDLE_PAD_CONTROL :: DQS_OEB [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_OEB_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_OEB_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_IDLE_PAD_CONTROL_DQS_OEB_DEFAULT 0x00000001

/***************************************************************************
 *DRIVE_PAD_CTL - SSTL pad drive characteristics control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: DRIVE_PAD_CTL :: reserved0 [31:30] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_reserved0_MASK  0xc0000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_reserved0_SHIFT 30

/* DDR34_PHY_BYTE_LANE_0_0 :: DRIVE_PAD_CTL :: BL_PD_IDLE_STRENGTH [29:25] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_MASK 0x3e000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_SHIFT 25
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_IDLE_STRENGTH_DEFAULT 0x0000001f

/* DDR34_PHY_BYTE_LANE_0_0 :: DRIVE_PAD_CTL :: BL_ND_IDLE_STRENGTH [24:20] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_MASK 0x01f00000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_SHIFT 20
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_IDLE_STRENGTH_DEFAULT 0x0000001f

/* DDR34_PHY_BYTE_LANE_0_0 :: DRIVE_PAD_CTL :: BL_PD_TERM_STRENGTH [19:15] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_MASK 0x000f8000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_SHIFT 15
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_TERM_STRENGTH_DEFAULT 0x0000001f

/* DDR34_PHY_BYTE_LANE_0_0 :: DRIVE_PAD_CTL :: BL_ND_TERM_STRENGTH [14:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_MASK 0x00007c00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_SHIFT 10
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_TERM_STRENGTH_DEFAULT 0x0000001f

/* DDR34_PHY_BYTE_LANE_0_0 :: DRIVE_PAD_CTL :: BL_PD_STRENGTH [09:05] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_MASK 0x000003e0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_SHIFT 5
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_PD_STRENGTH_DEFAULT 0x0000001f

/* DDR34_PHY_BYTE_LANE_0_0 :: DRIVE_PAD_CTL :: BL_ND_STRENGTH [04:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_MASK 0x0000001f
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_DRIVE_PAD_CTL_BL_ND_STRENGTH_DEFAULT 0x0000001f

/***************************************************************************
 *STATIC_PAD_CTL - pad rx and tx characteristics control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: STATIC_PAD_CTL :: reserved0 [31:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_reserved0_MASK 0xffffe000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_reserved0_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: STATIC_PAD_CTL :: NO_DQS_RD [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_NO_DQS_RD_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_NO_DQS_RD_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_NO_DQS_RD_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: STATIC_PAD_CTL :: DQS_ALWAYS_ON [11:11] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_DQS_ALWAYS_ON_MASK 0x00000800
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_DQS_ALWAYS_ON_SHIFT 11
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_DQS_ALWAYS_ON_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: STATIC_PAD_CTL :: DQS_TX_DIS [10:10] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_DQS_TX_DIS_MASK 0x00000400
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_DQS_TX_DIS_SHIFT 10
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_DQS_TX_DIS_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: STATIC_PAD_CTL :: RDQS_EN [09:09] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RDQS_EN_MASK   0x00000200
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RDQS_EN_SHIFT  9
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RDQS_EN_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: STATIC_PAD_CTL :: RX_LS [08:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RX_LS_MASK     0x00000100
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RX_LS_SHIFT    8
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RX_LS_DEFAULT  0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: STATIC_PAD_CTL :: TX_MODE [07:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_TX_MODE_MASK   0x000000f0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_TX_MODE_SHIFT  4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_TX_MODE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: STATIC_PAD_CTL :: RX_MODE [03:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RX_MODE_MASK   0x0000000f
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RX_MODE_SHIFT  0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_STATIC_PAD_CTL_RX_MODE_DEFAULT 0x00000000

/***************************************************************************
 *WR_PREAMBLE_MODE - Write cycle preamble control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: WR_PREAMBLE_MODE :: reserved0 [31:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_reserved0_MASK 0xfffff000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_reserved0_SHIFT 12

/* DDR34_PHY_BYTE_LANE_0_0 :: WR_PREAMBLE_MODE :: DQ [11:08] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_DQ_MASK      0x00000f00
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_DQ_SHIFT     8
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_DQ_DEFAULT   0x00000002

/* DDR34_PHY_BYTE_LANE_0_0 :: WR_PREAMBLE_MODE :: DQS [07:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_DQS_MASK     0x000000f0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_DQS_SHIFT    4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_DQS_DEFAULT  0x00000002

/* DDR34_PHY_BYTE_LANE_0_0 :: WR_PREAMBLE_MODE :: reserved1 [03:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_reserved1_MASK 0x00000008
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_reserved1_SHIFT 3

/* DDR34_PHY_BYTE_LANE_0_0 :: WR_PREAMBLE_MODE :: BITS [02:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_BITS_MASK    0x00000007
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_BITS_SHIFT   0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_WR_PREAMBLE_MODE_BITS_DEFAULT 0x00000002

/***************************************************************************
 *EDC_DPD_CONTROL_BL - Byte Lane GDDR5M EDC digital phase detector control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_CONTROL_BL :: reserved0 [31:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_reserved0_MASK 0xfffffff8
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_reserved0_SHIFT 3

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_CONTROL_BL :: UPDATE [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_UPDATE_MASK 0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_UPDATE_SHIFT 2
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_UPDATE_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_CONTROL_BL :: MONITOR [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_MONITOR_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_MONITOR_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_MONITOR_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_CONTROL_BL :: INIT [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_INIT_MASK  0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_INIT_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_CONTROL_BL_INIT_DEFAULT 0x00000000

/***************************************************************************
 *EDC_DPD_STATUS_BL - Byte Lane GDDR5M EDC digital phase detector status register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: reserved0 [31:24] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_reserved0_MASK 0xff000000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_reserved0_SHIFT 24

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: CURRENT_VDL_SETTING [23:16] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_CURRENT_VDL_SETTING_MASK 0x00ff0000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_CURRENT_VDL_SETTING_SHIFT 16
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_CURRENT_VDL_SETTING_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: reserved1 [15:13] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_reserved1_MASK 0x0000e000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_reserved1_SHIFT 13

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: INIT_DQS_INVERT [12:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_DQS_INVERT_MASK 0x00001000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_DQS_INVERT_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_DQS_INVERT_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: INIT_VDL_SETTING [11:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_VDL_SETTING_MASK 0x00000ff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_VDL_SETTING_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_VDL_SETTING_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: MONITOR_BUSY [03:03] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_MONITOR_BUSY_MASK 0x00000008
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_MONITOR_BUSY_SHIFT 3
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_MONITOR_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: INIT_BUSY [02:02] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_BUSY_MASK 0x00000004
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_BUSY_SHIFT 2
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_BUSY_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: INIT_LOCK [01:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_LOCK_MASK 0x00000002
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_LOCK_SHIFT 1
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_LOCK_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_STATUS_BL :: INIT_DONE [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_DONE_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_DONE_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_STATUS_BL_INIT_DONE_DEFAULT 0x00000000

/***************************************************************************
 *EDC_DPD_OUT_CONTROL_BL - Byte Lane GDDR5M EDC digital phase detector output signal control register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_CONTROL_BL :: reserved0 [31:20] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_reserved0_MASK 0xfff00000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_reserved0_SHIFT 20

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_CONTROL_BL :: LOWER_LIMIT [19:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_LOWER_LIMIT_MASK 0x000ff000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_LOWER_LIMIT_SHIFT 12
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_LOWER_LIMIT_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_CONTROL_BL :: UPPER_LIMIT [11:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_UPPER_LIMIT_MASK 0x00000ff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_UPPER_LIMIT_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_UPPER_LIMIT_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_CONTROL_BL :: reserved1 [03:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_reserved1_MASK 0x0000000e
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_reserved1_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_CONTROL_BL :: ENABLE [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_ENABLE_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_ENABLE_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_CONTROL_BL_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *EDC_DPD_OUT_STATUS_BL - Byte Lane GDDR5M EDC digital phase detector output signal status register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_STATUS_BL :: reserved0 [31:12] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_reserved0_MASK 0xfffff000
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_reserved0_SHIFT 12

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_STATUS_BL :: VDL_SETTING [11:04] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_VDL_SETTING_MASK 0x00000ff0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_VDL_SETTING_SHIFT 4
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_VDL_SETTING_DEFAULT 0x00000000

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_STATUS_BL :: reserved1 [03:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_reserved1_MASK 0x0000000e
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_reserved1_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_STATUS_BL :: VALID [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_VALID_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_VALID_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_BL_VALID_DEFAULT 0x00000000

/***************************************************************************
 *EDC_DPD_OUT_STATUS_CLEAR_BL - Byte Lane GDDR5M EDC digital phase detector output signal status clear register
 ***************************************************************************/
/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_STATUS_CLEAR_BL :: reserved0 [31:01] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_CLEAR_BL_reserved0_MASK 0xfffffffe
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_CLEAR_BL_reserved0_SHIFT 1

/* DDR34_PHY_BYTE_LANE_0_0 :: EDC_DPD_OUT_STATUS_CLEAR_BL :: CLEAR [00:00] */
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_CLEAR_BL_CLEAR_MASK 0x00000001
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_CLEAR_BL_CLEAR_SHIFT 0
#define BCHP_DDR34_PHY_BYTE_LANE_0_0_EDC_DPD_OUT_STATUS_CLEAR_BL_CLEAR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_DDR34_PHY_BYTE_LANE_0_0_H__ */

/* End of File */
