$date
	Sun Mar 16 01:30:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shift_resistor_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " D $end
$var wire 1 ! Q $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % s3 $end
$var wire 1 & s2 $end
$var wire 1 ' s1 $end
$var wire 1 ( s0 $end
$scope module ff0 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 ' D $end
$var reg 1 ( Q $end
$upscope $end
$scope module ff1 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 & D $end
$var reg 1 ' Q $end
$upscope $end
$scope module ff2 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 1 % D $end
$var reg 1 & Q $end
$upscope $end
$scope module ff3 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 % Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
0$
0#
x"
x!
$end
#5
1#
#10
0#
1$
#15
0!
0(
0'
0&
0%
1#
#20
0#
0"
#25
1#
#30
0#
0$
#35
1#
#40
0#
1"
#45
1%
1#
#50
0#
0"
#55
1&
0%
1#
#60
0#
1"
#65
1%
0&
1'
1#
#70
0#
#75
1!
1(
0'
1&
1#
#80
0#
0"
#85
0%
1'
0!
0(
1#
#90
0#
1"
#95
1!
1(
0&
1%
1#
#100
0#
0"
#105
0%
1&
0'
1#
#110
0#
#115
0!
0(
1'
0&
1#
#120
0#
#125
0'
1!
1(
1#
#130
0#
#135
0!
0(
1#
#140
0#
#145
1#
#150
0#
