{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1475084066503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1475084066505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 28 12:34:24 2016 " "Processing started: Wed Sep 28 12:34:24 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1475084066505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084066505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off xlr8_top -c xlr8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084066515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1475084069480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_osc " "Found entity 1: int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16 " "Found entity 1: pll16" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2p16384x16 " "Found entity 1: ram2p16384x16" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_atmega328clone " "Found entity 1: xlr8_atmega328clone" {  } { { "../../../XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/quartus/xlr8_atmega328clone.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/bit_def_pack.vh 0 0 " "Found 0 design units, including 0 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/bit_def_pack.vh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/rsnc_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/rsnc_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 rsnc_bit " "Found entity 1: rsnc_bit" {  } { { "../rtl/rsnc_bit.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/rsnc_bit.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd_rst_gen.v 2 1 " "Found 2 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd_rst_gen.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avr_spi_pkg (SystemVerilog) " "Found design unit 1: avr_spi_pkg (SystemVerilog)" {  } { { "../rtl/avr_spi_pkg.svh" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_pkg.svh" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172752 ""} { "Info" "ISGN_ENTITY_NAME" "1 avr_spi_sckd_rst_gen " "Found entity 1: avr_spi_sckd_rst_gen" {  } { { "../rtl/avr_spi_sckd_rst_gen.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd_rst_gen.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr_spi_sckd " "Found entity 1: avr_spi_sckd" {  } { { "../rtl/avr_spi_sckd.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_sckd.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr_spi " "Found entity 1: avr_spi" {  } { { "../rtl/avr_spi.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 avr_spi_core " "Found entity 1: avr_spi_core" {  } { { "../rtl/avr_spi_core.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_pkg.svh 0 0 " "Found 0 design units, including 0 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_pkg.svh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xb_adr_pack.vh 0 0 " "Found 0 design units, including 0 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xb_adr_pack.vh" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_spi " "Found entity 1: xlr8_spi" {  } { { "../rtl/xlr8_spi.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172810 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "xlr8_top.v(294) " "Verilog HDL warning at xlr8_top.v(294): extended using \"x\" or \"z\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 294 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1475084172820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_top " "Found entity 1: xlr8_top" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084172831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084172831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xlr8_top " "Elaborating entity \"xlr8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1475084173298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v 1 1 " "Using design file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_clocks " "Found entity 1: xlr8_clocks" {  } { { "xlr8_clocks.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084173340 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1475084173340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_clocks xlr8_clocks:clocks_inst " "Elaborating entity \"xlr8_clocks\" for hierarchy \"xlr8_clocks:clocks_inst\"" {  } { { "../rtl/xlr8_top.v" "clocks_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084173348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 xlr8_clocks.v(203) " "Verilog HDL assignment warning at xlr8_clocks.v(203): truncated value with size 32 to match size of target (4)" {  } { { "xlr8_clocks.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475084173353 "|xlr8_top|xlr8_clocks:clocks_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16 xlr8_clocks:clocks_inst\|pll16:pll_inst " "Elaborating entity \"pll16\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\"" {  } { { "xlr8_clocks.v" "pll_inst" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084173417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "altpll_component" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 8 " "Parameter \"clk0_divide_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 4 " "Parameter \"clk2_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 1953 " "Parameter \"clk2_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 2 " "Parameter \"clk3_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 1953 " "Parameter \"clk4_phase_shift\" = \"1953\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 62500 " "Parameter \"inclk0_input_frequency\" = \"62500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll16 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174120 ""}  } { { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475084174120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll16_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll16_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll16_altpll " "Found entity 1: pll16_altpll" {  } { { "db/pll16_altpll.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/pll16_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084174350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084174350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll16_altpll xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated " "Elaborating entity \"pll16_altpll\" for hierarchy \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/bryan/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst " "Elaborating entity \"int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\"" {  } { { "xlr8_clocks.v" "int_osc_inst" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"xlr8_clocks:clocks_inst\|int_osc:int_osc_inst\|altera_int_osc:int_osc_0\"" {  } { { "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" "int_osc_0" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/int_osc.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174364 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v 1 1 " "Using design file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_xb_pinmux " "Found entity 1: xlr8_xb_pinmux" {  } { { "xlr8_xb_pinmux.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_xb_pinmux.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084174393 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1475084174393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_xb_pinmux xlr8_xb_pinmux:xb_pinmux_inst " "Elaborating entity \"xlr8_xb_pinmux\" for hierarchy \"xlr8_xb_pinmux:xb_pinmux_inst\"" {  } { { "../rtl/xlr8_top.v" "xb_pinmux_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174394 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v 1 1 " "Using design file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_iomux328 " "Found entity 1: xlr8_iomux328" {  } { { "xlr8_iomux328.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084174412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1475084174412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_iomux328 xlr8_iomux328:iomux328_inst " "Elaborating entity \"xlr8_iomux328\" for hierarchy \"xlr8_iomux328:iomux328_inst\"" {  } { { "../rtl/xlr8_top.v" "iomux328_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174440 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_iomux328.v(370) " "Verilog HDL or VHDL warning at xlr8_iomux328.v(370): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_iomux328.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_iomux328.v" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475084174453 "|xlr8_top|xlr8_iomux328:iomux328_inst"}
{ "Warning" "WSGN_SEARCH_FILE" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v 1 1 " "Using design file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_d_mem " "Found entity 1: xlr8_d_mem" {  } { { "xlr8_d_mem.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084174494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1475084174494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_d_mem xlr8_d_mem:d_mem_inst " "Elaborating entity \"xlr8_d_mem\" for hierarchy \"xlr8_d_mem:d_mem_inst\"" {  } { { "../rtl/xlr8_top.v" "d_mem_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174498 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_d_mem.v(100) " "Verilog HDL or VHDL warning at xlr8_d_mem.v(100): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_d_mem.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475084174511 "|xlr8_top|xlr8_d_mem:d_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "altsyncram_inst" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Elaborated megafunction instantiation \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\"" {  } { { "xlr8_d_mem.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst " "Instantiated megafunction \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084174755 ""}  } { { "xlr8_d_mem.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_d_mem.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475084174755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s4h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s4h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s4h1 " "Found entity 1: altsyncram_s4h1" {  } { { "db/altsyncram_s4h1.tdf" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/altsyncram_s4h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084174977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084174977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s4h1 xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated " "Elaborating entity \"altsyncram_s4h1\" for hierarchy \"xlr8_d_mem:d_mem_inst\|altsyncram:altsyncram_inst\|altsyncram_s4h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bryan/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084174978 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v 1 1 " "Using design file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_p_mem " "Found entity 1: xlr8_p_mem" {  } { { "xlr8_p_mem.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084175010 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1475084175010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_p_mem xlr8_p_mem:p_mem_inst " "Elaborating entity \"xlr8_p_mem\" for hierarchy \"xlr8_p_mem:p_mem_inst\"" {  } { { "../rtl/xlr8_top.v" "p_mem_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175012 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_unused_ok xlr8_p_mem.v(52) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(52): object \"_unused_ok\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475084175023 "|xlr8_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "core_rd_addr xlr8_p_mem.v(66) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(66): object \"core_rd_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475084175023 "|xlr8_top|xlr8_p_mem:p_mem_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rw_addr xlr8_p_mem.v(67) " "Verilog HDL or VHDL warning at xlr8_p_mem.v(67): object \"rw_addr\" assigned a value but never read" {  } { { "xlr8_p_mem.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1475084175023 "|xlr8_top|xlr8_p_mem:p_mem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2p16384x16 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst " "Elaborating entity \"ram2p16384x16\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\"" {  } { { "xlr8_p_mem.v" "ram16k.ram2p16384x16_inst" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_p_mem.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "altsyncram_component" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\"" {  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1475084175113 ""}  } { { "../../../XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/ram2p16384x16/ram2p16384x16.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1475084175113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hh2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hh2 " "Found entity 1: altsyncram_4hh2" {  } { { "db/altsyncram_4hh2.tdf" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/altsyncram_4hh2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084175354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084175354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4hh2 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated " "Elaborating entity \"altsyncram_4hh2\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/bryan/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084175518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084175518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2 " "Elaborating entity \"decode_97a\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_97a:decode2\"" {  } { { "db/altsyncram_4hh2.tdf" "decode2" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/altsyncram_4hh2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084175715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084175715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a " "Elaborating entity \"decode_2j9\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|decode_2j9:rden_decode_a\"" {  } { { "db/altsyncram_4hh2.tdf" "rden_decode_a" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/altsyncram_4hh2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_83b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83b " "Found entity 1: mux_83b" {  } { { "db/mux_83b.tdf" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/mux_83b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084175891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084175891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83b xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4 " "Elaborating entity \"mux_83b\" for hierarchy \"xlr8_p_mem:p_mem_inst\|ram2p16384x16:ram16k.ram2p16384x16_inst\|altsyncram:altsyncram_component\|altsyncram_4hh2:auto_generated\|mux_83b:mux4\"" {  } { { "db/altsyncram_4hh2.tdf" "mux4" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/altsyncram_4hh2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_atmega328clone xlr8_atmega328clone:uc_top_wrp_vlog_inst " "Elaborating entity \"xlr8_atmega328clone\" for hierarchy \"xlr8_atmega328clone:uc_top_wrp_vlog_inst\"" {  } { { "../rtl/xlr8_top.v" "uc_top_wrp_vlog_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084175919 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v 1 1 " "Using design file /home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 xlr8_gpio " "Found entity 1: xlr8_gpio" {  } { { "xlr8_gpio.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_gpio.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1475084176386 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1475084176386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_gpio xlr8_gpio:gpio_inst " "Elaborating entity \"xlr8_gpio\" for hierarchy \"xlr8_gpio:gpio_inst\"" {  } { { "../rtl/xlr8_top.v" "gpio_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084176387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_spi xlr8_spi:xlr8_spi_1_inst " "Elaborating entity \"xlr8_spi\" for hierarchy \"xlr8_spi:xlr8_spi_1_inst\"" {  } { { "../rtl/xlr8_top.v" "xlr8_spi_1_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084176395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr_spi_core xlr8_spi:xlr8_spi_1_inst\|avr_spi_core:u_core " "Elaborating entity \"avr_spi_core\" for hierarchy \"xlr8_spi:xlr8_spi_1_inst\|avr_spi_core:u_core\"" {  } { { "../rtl/xlr8_spi.v" "u_core" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084176399 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 avr_spi_core.v(713) " "Verilog HDL assignment warning at avr_spi_core.v(713): truncated value with size 5 to match size of target (3)" {  } { { "../rtl/avr_spi_core.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475084176410 "|xlr8_top|xlr8_spi:xlr8_spi_1_inst|avr_spi_core:u_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rsnc_bit xlr8_spi:xlr8_spi_1_inst\|avr_spi_core:u_core\|rsnc_bit:u_ss_b_rsnc " "Elaborating entity \"rsnc_bit\" for hierarchy \"xlr8_spi:xlr8_spi_1_inst\|avr_spi_core:u_core\|rsnc_bit:u_ss_b_rsnc\"" {  } { { "../rtl/avr_spi_core.v" "u_ss_b_rsnc" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084176411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr_spi_sckd xlr8_spi:xlr8_spi_1_inst\|avr_spi_sckd:u_sckd " "Elaborating entity \"avr_spi_sckd\" for hierarchy \"xlr8_spi:xlr8_spi_1_inst\|avr_spi_sckd:u_sckd\"" {  } { { "../rtl/xlr8_spi.v" "u_sckd" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084176418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr_spi_sckd_rst_gen xlr8_spi:xlr8_spi_1_inst\|avr_spi_sckd_rst_gen:u_rst_gen " "Elaborating entity \"avr_spi_sckd_rst_gen\" for hierarchy \"xlr8_spi:xlr8_spi_1_inst\|avr_spi_sckd_rst_gen:u_rst_gen\"" {  } { { "../rtl/xlr8_spi.v" "u_rst_gen" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084176425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xlr8_spi xlr8_spi:xlr8_spi_2_inst " "Elaborating entity \"xlr8_spi\" for hierarchy \"xlr8_spi:xlr8_spi_2_inst\"" {  } { { "../rtl/xlr8_top.v" "xlr8_spi_2_inst" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084176445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avr_spi_core xlr8_spi:xlr8_spi_2_inst\|avr_spi_core:u_core " "Elaborating entity \"avr_spi_core\" for hierarchy \"xlr8_spi:xlr8_spi_2_inst\|avr_spi_core:u_core\"" {  } { { "../rtl/xlr8_spi.v" "u_core" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_spi.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084176457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 3 avr_spi_core.v(713) " "Verilog HDL assignment warning at avr_spi_core.v(713): truncated value with size 5 to match size of target (3)" {  } { { "../rtl/avr_spi_core.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/avr_spi_core.v" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1475084176466 "|xlr8_top|xlr8_spi:xlr8_spi_2_inst|avr_spi_core:u_core"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[7\] " "Net \"core_ramadr\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[7\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[6\] " "Net \"core_ramadr\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[6\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[5\] " "Net \"core_ramadr\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[5\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[4\] " "Net \"core_ramadr\[4\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[4\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[3\] " "Net \"core_ramadr\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[3\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[2\] " "Net \"core_ramadr\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[2\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[1\] " "Net \"core_ramadr\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[1\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176868 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[0\] " "Net \"core_ramadr\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[0\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176868 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1475084176868 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[7\] " "Net \"core_ramadr\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[7\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176874 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[6\] " "Net \"core_ramadr\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[6\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176874 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[5\] " "Net \"core_ramadr\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[5\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176874 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[4\] " "Net \"core_ramadr\[4\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[4\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176874 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[3\] " "Net \"core_ramadr\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[3\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176874 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[2\] " "Net \"core_ramadr\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[2\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176874 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[1\] " "Net \"core_ramadr\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[1\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176874 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[0\] " "Net \"core_ramadr\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[0\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176874 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1475084176874 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[7\] " "Net \"core_ramadr\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[7\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[6\] " "Net \"core_ramadr\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[6\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[5\] " "Net \"core_ramadr\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[5\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[4\] " "Net \"core_ramadr\[4\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[4\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[3\] " "Net \"core_ramadr\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[3\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[2\] " "Net \"core_ramadr\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[2\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[1\] " "Net \"core_ramadr\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[1\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[0\] " "Net \"core_ramadr\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[0\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176880 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1475084176880 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[7\] " "Net \"core_ramadr\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[7\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[6\] " "Net \"core_ramadr\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[6\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[5\] " "Net \"core_ramadr\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[5\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[4\] " "Net \"core_ramadr\[4\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[4\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[3\] " "Net \"core_ramadr\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[3\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[2\] " "Net \"core_ramadr\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[2\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[1\] " "Net \"core_ramadr\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[1\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176908 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[0\] " "Net \"core_ramadr\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[0\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176908 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1475084176908 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[7\] " "Net \"core_ramadr\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[7\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[6\] " "Net \"core_ramadr\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[6\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[5\] " "Net \"core_ramadr\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[5\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[4\] " "Net \"core_ramadr\[4\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[4\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[3\] " "Net \"core_ramadr\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[3\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[2\] " "Net \"core_ramadr\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[2\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[1\] " "Net \"core_ramadr\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[1\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176931 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[0\] " "Net \"core_ramadr\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[0\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176931 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1475084176931 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[7\] " "Net \"core_ramadr\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[7\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[6\] " "Net \"core_ramadr\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[6\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[5\] " "Net \"core_ramadr\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[5\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[4\] " "Net \"core_ramadr\[4\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[4\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[3\] " "Net \"core_ramadr\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[3\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[2\] " "Net \"core_ramadr\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[2\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[1\] " "Net \"core_ramadr\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[1\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[0\] " "Net \"core_ramadr\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[0\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176958 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1475084176958 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[7\] " "Net \"core_ramadr\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[7\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[6\] " "Net \"core_ramadr\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[6\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[5\] " "Net \"core_ramadr\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[5\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[4\] " "Net \"core_ramadr\[4\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[4\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[3\] " "Net \"core_ramadr\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[3\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[2\] " "Net \"core_ramadr\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[2\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[1\] " "Net \"core_ramadr\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[1\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176964 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[0\] " "Net \"core_ramadr\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[0\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176964 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1475084176964 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[7\] " "Net \"core_ramadr\[7\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[7\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[6\] " "Net \"core_ramadr\[6\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[6\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[5\] " "Net \"core_ramadr\[5\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[5\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[4\] " "Net \"core_ramadr\[4\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[4\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[3\] " "Net \"core_ramadr\[3\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[3\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[2\] " "Net \"core_ramadr\[2\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[2\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[1\] " "Net \"core_ramadr\[1\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[1\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176977 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "core_ramadr\[0\] " "Net \"core_ramadr\[0\]\" is missing source, defaulting to GND" {  } { { "../rtl/xlr8_top.v" "core_ramadr\[0\]" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 183 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1475084176977 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1475084176977 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clk_scki_buffer " "Synthesized away node \"clk_scki_buffer\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 602 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475084178166 "|xlr8_top|clk_scki_buffer"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1475084178166 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1475084178166 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Analysis & Synthesis" 0 -1 1475084178296 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT5 " "Inserted always-enabled tri-state buffer between \"JT5\" and its non-tri-state driver." {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1475084180943 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "JT3 " "Inserted always-enabled tri-state buffer between \"JT3\" and its non-tri-state driver." {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1475084180943 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1475084180943 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "JT6 " "bidirectional pin \"JT6\" has no driver" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1475084180945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "JT1 " "bidirectional pin \"JT1\" has no driver" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 42 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1475084180945 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1475084180945 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "JT9 GND pin " "The pin \"JT9\" is fed by GND" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 37 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1475084180945 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "JT7 GND pin " "The pin \"JT7\" is fed by GND" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 38 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1475084180945 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1475084180945 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "JT5~synth " "Node \"JT5~synth\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475084181272 ""} { "Warning" "WMLS_MLS_NODE_NAME" "JT3~synth " "Node \"JT3~synth\"" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1475084181272 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1475084181272 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084181955 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "PIN13LED D13 " "Output pin \"PIN13LED\" driven by bidirectional pin \"D13\" cannot be tri-stated" {  } { { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 29 -1 0 } } { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 25 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1475084182387 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "88 " "88 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1475084183923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/output_files/xlr8_top.map.smsg " "Generated suppressed messages file /home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/output_files/xlr8_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084184270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1475084185803 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1475084185803 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"xlr8_clocks:clocks_inst\|pll16:pll_inst\|altpll:altpll_component\|pll16_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll16_altpll.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/quartus/db/pll16_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "/home/bryan/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../../../XLR8Core/extras/rtl/ip/pll16/pll16.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/ip/pll16/pll16.v" 111 0 0 } } { "xlr8_clocks.v" "" { Text "/home/bryan/Arduino/libraries/XLR8Core/extras/rtl/xlr8_clocks.v" 186 0 0 } } { "../rtl/xlr8_top.v" "" { Text "/home/bryan/Arduino/libraries/XLR8SPI/extras/rtl/xlr8_top.v" 253 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1475084186241 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6671 " "Implemented 6671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1475084187594 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1475084187594 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "40 " "Implemented 40 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1475084187594 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6532 " "Implemented 6532 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1475084187594 ""} { "Info" "ICUT_CUT_TM_RAMS" "84 " "Implemented 84 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1475084187594 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1475084187594 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1475084187594 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1475084187594 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1475084187594 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1309 " "Peak virtual memory: 1309 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1475084187723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 28 12:36:27 2016 " "Processing ended: Wed Sep 28 12:36:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1475084187723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:03 " "Elapsed time: 00:02:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1475084187723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1475084187723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1475084187723 ""}
