m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11e vcom 2023.2 2023.04, Apr 11 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 d/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim
T_opt
!s110 1701445602
V4CmbeOo9ehiiG[P3L^DWK0
04 10 14 work neorv32_tb neorv32_tb_rtl 1
=1-047bcbc330c4-6569ffe1-c253f-a6043
R1
!s12b OEM100
!s124 OEM10U70 
o-quiet -auto_acc_if_foreign -work neorv32 -L vunit_lib -L osvvm -L neorv32 -g /neorv32_tb/ci_mode=False -g {/neorv32_tb/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/test_output/neorv32.neorv32_tb.all_c3cfea2df17f700e2ad73ed9f0ea1f547c1f07ce/,tb path : /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/,use_color : false"}
tCvgOpt 0
n@_opt
OL;O;2023.2;77
Einstruction_validator
Z3 w1701433872
Z4 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z5 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z6 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 50
R2
Z7 8/home/edian/git/neorv32-iv-experiments/logic/iv/instruction_validator.vhd
Z8 F/home/edian/git/neorv32-iv-experiments/logic/iv/instruction_validator.vhd
l0
Z9 L14 1
VGf:4m?Y68]^JMAIkkC[o?0
!s100 SVhPKD=Ng1Ra>P>cF1LTe3
Z10 OL;C;2023.2;77
33
Z11 !s110 1701443174
!i10b 1
Z12 !s108 1701443174.000000
Z13 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/iv/instruction_validator.vhd|
Z14 !s107 /home/edian/git/neorv32-iv-experiments/logic/iv/instruction_validator.vhd|
!i113 0
Z15 o-quiet -2008 -work neorv32
Z16 tExplicit 1 CvgOpt 0
Artl
Z17 DEx4 work 5 ram_2 0 22 mX9fZlL@MAi>ScIzLS1Ho2
Z18 DEx4 work 5 ram_1 0 22 jhi_LZYG3>eTemHWPVL8>3
Z19 DEx4 work 5 ram_0 0 22 lVeDbh=NhC8if192PE_;@3
Z20 DEx4 work 14 multiply_shift 0 22 72a3oPKUe;93O0P<1GR`Z3
R4
R5
R6
DEx4 work 21 instruction_validator 0 22 Gf:4m?Y68]^JMAIkkC[o?0
!i122 50
l65
L26 164
VXD@WbW@97hN_C0KCDS1T[1
!s100 =3_461AiHb4aK6g]Ydodj2
R10
33
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
Emultiply_shift
R3
R4
R5
R6
!i122 49
R2
Z21 8/home/edian/git/neorv32-iv-experiments/logic/iv/multiply_shift.vhd
Z22 F/home/edian/git/neorv32-iv-experiments/logic/iv/multiply_shift.vhd
l0
R9
V72a3oPKUe;93O0P<1GR`Z3
!s100 4FeRY?h58V8;KfIG^dDbH1
R10
33
R11
!i10b 1
R12
Z23 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/iv/multiply_shift.vhd|
Z24 !s107 /home/edian/git/neorv32-iv-experiments/logic/iv/multiply_shift.vhd|
!i113 0
R15
R16
Abehavior
Z25 DEx4 work 7 timeout 0 22 fznB@6j4Enko5e>BEmBb_3
R4
R5
R6
R20
!i122 49
l31
L29 29
VC43P=5jl@ooDgAc8e3S251
!s100 m0J;ePUH44n7=;lG<^QSd1
R10
33
R11
!i10b 1
R12
R23
R24
!i113 0
R15
R16
Pneorv32_application_image
R4
Z26 DPx7 neorv32 15 neorv32_package 0 22 KoM]::;Kce0Lia;MC7<Uj3
R5
R6
!i122 0
Z27 w1701442836
R2
Z28 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_package.vhd
Z29 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_package.vhd
l0
L1227 8239
VcH]X<XP;@<l3aE]n0O1CD3
!s100 neX>@Fb>c=Vb^X>SKVM9E3
R10
33
Z30 !s110 1701443170
!i10b 1
Z31 !s108 1701443170.000000
Z32 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_package.vhd|
Z33 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_package.vhd|
!i113 0
R15
R16
Eneorv32_boot_rom
Z34 w1701439709
Z35 DPx7 neorv32 24 neorv32_bootloader_image 0 22 eRTkzfOT5]BHLF^4@e9n30
R26
R4
R5
R6
!i122 45
R2
Z36 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_boot_rom.vhd
Z37 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_boot_rom.vhd
l0
L43 1
VYX[c3[PoNbjRJOjW>^[b32
!s100 QBYb4jRS9hhOFk@kZi`j?3
R10
33
Z38 !s110 1701443173
!i10b 1
Z39 !s108 1701443173.000000
Z40 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_boot_rom.vhd|
Z41 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_boot_rom.vhd|
!i113 0
R15
R16
Aneorv32_boot_rom_rtl
R35
R26
R4
R5
R6
DEx4 work 16 neorv32_boot_rom 0 22 YX[c3[PoNbjRJOjW>^[b32
!i122 45
l65
L52 42
V1TKjW_gM5g2XPJP1d9T=;2
!s100 4X7d<NhO7akl6;lgddYfZ3
R10
33
R38
!i10b 1
R39
R40
R41
!i113 0
R15
R16
Pneorv32_bootloader_image
R4
R26
R5
R6
!i122 0
R27
R2
R28
R29
l0
L1210 3
VeRTkzfOT5]BHLF^4@e9n30
!s100 i^Dlz5=:YVbllH=3K6>VJ0
R10
33
b1
R30
!i10b 1
R31
R32
R33
!i113 0
R15
R16
Bbody
DPx4 work 24 neorv32_bootloader_image 0 22 eRTkzfOT5]BHLF^4@e9n30
R4
R26
R5
R6
!i122 45
R34
8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_bootloader_image.vhd
F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_bootloader_image.vhd
l0
L8 1013
VSW7Z[HCI72UcoC2Hg[3<c2
!s100 ]XlGc@_1zi[m7TbCNDXVd0
R10
33
R38
!i10b 1
R39
!s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_bootloader_image.vhd|
!s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_bootloader_image.vhd|
!i113 0
R15
R16
Eneorv32_bus_gateway
R34
R26
R4
R5
R6
!i122 16
R2
Z42 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_intercon.vhd
Z43 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_intercon.vhd
l0
L235 1
VVih<8ST5>[Bn8EE0OR>V12
!s100 :RHgn;^@mLm^@AV3B2L9k3
R10
33
Z44 !s110 1701443171
!i10b 1
Z45 !s108 1701443171.000000
Z46 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_intercon.vhd|
Z47 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_intercon.vhd|
!i113 0
R15
R16
Aneorv32_bus_gateway_rtl
R26
R4
R5
R6
DEx4 work 19 neorv32_bus_gateway 0 22 Vih<8ST5>[Bn8EE0OR>V12
!i122 16
l311
L284 112
V@3[3lV5a5IT_]cDaEWz782
!s100 Mz@5LaKRM^IS8UT>;1f]g1
R10
33
R44
!i10b 1
R45
R46
R47
!i113 0
R15
R16
Eneorv32_bus_io_switch
R34
R26
R4
R5
R6
!i122 16
R2
R42
R43
l0
L445 1
VFNS[PD9:z=l[`bkABcUk61
!s100 >R0DZ6JCFdSK:]5`A5m6[1
R10
33
R44
!i10b 1
R45
R46
R47
!i113 0
R15
R16
Aneorv32_bus_io_switch_rtl
R26
R4
R5
R6
DEx4 work 21 neorv32_bus_io_switch 0 22 FNS[PD9:z=l[`bkABcUk61
!i122 16
l549
L500 120
V5=5@SQkKzkI6^:>GKV[Q<0
!s100 liC96P^_ZzQ1^4F0cE?4j2
R10
33
R44
!i10b 1
R45
R46
R47
!i113 0
R15
R16
Eneorv32_bus_reservation_set
R34
R26
R4
R5
R6
!i122 16
R2
R42
R43
l0
L671 1
VbXS>@SnM3Yf8E5IkDCEbO3
!s100 6zngk^:ZMHcNRET<:Ql_b3
R10
33
R44
!i10b 1
R45
R46
R47
!i113 0
R15
R16
Aneorv32_bus_reservation_set_rtl
R26
R4
R5
R6
DEx4 work 27 neorv32_bus_reservation_set 0 22 bXS>@SnM3Yf8E5IkDCEbO3
!i122 16
l713
L692 125
VoQHY@DhZA>GA0FEURI6kb1
!s100 ElRffn46[I6WkA@4H8gY@2
R10
33
R44
!i10b 1
R45
R46
R47
!i113 0
R15
R16
Eneorv32_bus_switch
R34
R26
R4
R5
R6
!i122 16
R2
R42
R43
l0
Z48 L45 1
VUOB4I>XB9EJUmM?e8Y>9N2
!s100 G2:Hi8]<IUX2iTGBgi5AC3
R10
33
R44
!i10b 1
R45
R46
R47
!i113 0
R15
R16
Aneorv32_bus_switch_rtl
R26
R4
R5
R6
DEx4 work 18 neorv32_bus_switch 0 22 UOB4I>XB9EJUmM?e8Y>9N2
!i122 16
l79
L62 116
V6JQkPB]^<@golh7HQEkJe3
!s100 L<7gF?V?c8PghBD^ESd1I1
R10
33
R44
!i10b 1
R45
R46
R47
!i113 0
R15
R16
Eneorv32_cfs
R34
R26
R4
R5
R6
!i122 44
R2
Z49 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cfs.vhd
Z50 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cfs.vhd
l0
Z51 L49 1
VbhnV6OFc`SlMiRb<JM<3Z1
!s100 h>?TnTQ@fW<^SH?Ld3zMo1
R10
33
R38
!i10b 1
R39
Z52 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cfs.vhd|
Z53 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cfs.vhd|
!i113 0
R15
R16
Aneorv32_cfs_rtl
R26
R4
R5
R6
DEx4 work 11 neorv32_cfs 0 22 bhnV6OFc`SlMiRb<JM<3Z1
!i122 44
l75
L68 176
Vj?5Q11X]4g5MF_ij;MH1f2
!s100 [478`CTgh];7VW2hLQAIi1
R10
33
R38
!i10b 1
R39
R52
R53
!i113 0
R15
R16
Eneorv32_cpu
Z54 w1701441074
R26
R4
R5
R6
!i122 92
R2
Z55 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu.vhd
Z56 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu.vhd
l0
Z57 L42 1
VzF?NMQ68Sli[R9E[2YP901
!s100 =`5Ln1gkL`JATl6JMiKeT3
R10
33
Z58 !s110 1701445590
!i10b 1
Z59 !s108 1701445590.000000
Z60 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu.vhd|
Z61 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu.vhd|
!i113 0
R15
R16
Aneorv32_cpu_rtl
DEx7 neorv32 15 neorv32_cpu_pmp 0 22 :eK8X]?[LC`N2f^QPmPFc3
DEx7 neorv32 15 neorv32_cpu_lsu 0 22 Ek::C_@[:Xc[;Kg`9gUM`3
DEx7 neorv32 15 neorv32_cpu_alu 0 22 Ch>X^VW7mT37GOSD>W:8Y0
DEx7 neorv32 19 neorv32_cpu_regfile 0 22 ^PCKXMnPo1FS6_iOC8C^[0
DEx7 neorv32 19 neorv32_cpu_control 0 22 BnRD0lkRzUi4z293jY<D@2
R26
R4
R5
R6
DEx4 work 11 neorv32_cpu 0 22 zF?NMQ68Sli[R9E[2YP901
!i122 92
l148
L107 312
VeU9dSA2Fzh9F?=05BLQ<J3
!s100 6YJN3WKSTCf[6zB;8bkaS0
R10
33
R58
!i10b 1
R59
R60
R61
!i113 0
R15
R16
Eneorv32_cpu_alu
R34
R26
R4
R5
R6
!i122 43
R2
Z62 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_alu.vhd
Z63 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_alu.vhd
l0
Z64 L44 1
VCh>X^VW7mT37GOSD>W:8Y0
!s100 G@gF[T?67FQXSi8VVUnX:2
R10
33
R38
!i10b 1
R39
Z65 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_alu.vhd|
Z66 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_alu.vhd|
!i113 0
R15
R16
Aneorv32_cpu_cpu_rtl
DEx7 neorv32 18 neorv32_cpu_cp_cfu 0 22 Cd?^Y71`W2J:FK?jmIkmI3
DEx7 neorv32 18 neorv32_cpu_cp_fpu 0 22 f9mM^fH0MgF;fYHcmZALJ3
DEx7 neorv32 23 neorv32_cpu_cp_bitmanip 0 22 9lR[ee81V<Q@oFF`6cZ6Q2
DEx7 neorv32 21 neorv32_cpu_cp_muldiv 0 22 [cXQ`GT3_fNg[eoVAi2<52
DEx7 neorv32 22 neorv32_cpu_cp_shifter 0 22 DC;DD5RX[4mVeMHWWlkFc3
R26
R4
R5
R6
DEx4 work 15 neorv32_cpu_alu 0 22 Ch>X^VW7mT37GOSD>W:8Y0
!i122 43
l106
L82 248
VWVRz;]deZz@6CbnFkcPa;3
!s100 E21WH^WgWQY=@n:Ka1`Ub1
R10
33
R38
!i10b 1
R39
R65
R66
!i113 0
R15
R16
Eneorv32_cpu_control
Z67 w1701443583
R26
R4
R5
R6
!i122 62
R2
Z68 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_control.vhd
Z69 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_control.vhd
l0
L53 1
VBnRD0lkRzUi4z293jY<D@2
!s100 IdT:I5dgb9ZhODFP=U`bW3
R10
33
Z70 !s110 1701444166
!i10b 1
Z71 !s108 1701444166.000000
Z72 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_control.vhd|
Z73 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_control.vhd|
!i113 0
R15
R16
Aneorv32_cpu_control_rtl
DEx7 neorv32 24 neorv32_cpu_decompressor 0 22 LUa>[d:XTF=<d_RYnEWUQ1
Z74 DEx7 neorv32 12 neorv32_fifo 0 22 R^VgYUkfCjR8?G[Lhenn70
DEx7 neorv32 21 instruction_validator 0 22 Gf:4m?Y68]^JMAIkkC[o?0
R26
R4
R5
R6
DEx4 work 19 neorv32_cpu_control 0 22 BnRD0lkRzUi4z293jY<D@2
!i122 62
l367
L137 2379
V2:24ahL6_;<2f0Q`E`;==3
!s100 iEA>C_bJihT=ff_<j49[N2
R10
33
R70
!i10b 1
R71
R72
R73
!i113 0
R15
R16
Eneorv32_cpu_cp_bitmanip
R34
R26
R4
R5
R6
!i122 42
R2
Z75 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
Z76 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd
l0
Z77 L51 1
V9lR[ee81V<Q@oFF`6cZ6Q2
!s100 UID0;^oIXaCA5Zf1B^P8f1
R10
33
R38
!i10b 1
R39
Z78 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd|
Z79 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd|
!i113 0
R15
R16
Aneorv32_cpu_cp_bitmanip_rtl
R26
R4
R5
R6
DEx4 work 23 neorv32_cpu_cp_bitmanip 0 22 9lR[ee81V<Q@oFF`6cZ6Q2
!i122 42
l169
L72 508
V25[]X?6Ln=j7m^8HCiH_I3
!s100 6Ji:gh]lZM4mllUNLfVL`3
R10
33
R38
!i10b 1
R39
R78
R79
!i113 0
R15
R16
Eneorv32_cpu_cp_cfu
R34
R26
R4
R5
R6
!i122 41
R2
Z80 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd
Z81 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd
l0
Z82 L46 1
VCd?^Y71`W2J:FK?jmIkmI3
!s100 D_=9CnUKDUB2HhcUULbGU1
R10
33
R38
!i10b 1
R39
Z83 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd|
Z84 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_cfu.vhd|
!i113 0
R15
R16
Aneorv32_cpu_cp_cfu_rtl
R26
R4
R5
R6
DEx4 work 18 neorv32_cpu_cp_cfu 0 22 Cd?^Y71`W2J:FK?jmIkmI3
!i122 41
l120
L69 337
V=g9e@EX3F?JR_YFbzzYbc0
!s100 K`RKRP2]A3JNMNhVVQQMM3
R10
33
R38
!i10b 1
R39
R83
R84
!i113 0
R15
R16
Eneorv32_cpu_cp_fpu
R34
R26
R4
R5
R6
!i122 40
R2
Z85 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
Z86 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd
l0
L58 1
Vf9mM^fH0MgF;fYHcmZALJ3
!s100 gi98ib@5SIVAm2]C:g_`93
R10
33
R38
!i10b 1
R39
Z87 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd|
Z88 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd|
!i113 0
R15
R16
Aneorv32_cpu_cp_fpu_rtl
R26
R4
R5
R6
DEx4 work 18 neorv32_cpu_cp_fpu 0 22 f9mM^fH0MgF;fYHcmZALJ3
!i122 40
l277
L81 1153
V1i:z<i5F8Udz:8M>5XaYF2
!s100 hG9cmX5niL:c<DeC6KYE`1
R10
33
R38
!i10b 1
R39
R87
R88
!i113 0
R15
R16
Eneorv32_cpu_cp_fpu_f2i
R34
R26
R4
R5
R6
!i122 40
R2
R85
R86
l0
L1682 1
VIZMNR9TIWA?W3A=Km`oZm2
!s100 >F>jbiO9_d_NgWAEg_4930
R10
33
R38
!i10b 1
R39
R87
R88
!i113 0
R15
R16
Aneorv32_cpu_cp_fpu_f2i_rtl
R26
R4
R5
R6
DEx4 work 22 neorv32_cpu_cp_fpu_f2i 0 22 IZMNR9TIWA?W3A=Km`oZm2
!i122 40
l1739
L1703 252
V=1ZTAQ^4eNiSe`iQoOoCm1
!s100 0Rkz_WPONA4VGfQXn<XcJ0
R10
33
R38
!i10b 1
R39
R87
R88
!i113 0
R15
R16
Eneorv32_cpu_cp_fpu_normalizer
R34
R26
R4
R5
R6
!i122 40
R2
R85
R86
l0
L1281 1
V0A^CgPVZ3k;YjPk[hY4>j2
!s100 nGOd]OV@>[U:QoeAchzO_0
R10
33
R38
!i10b 1
R39
R87
R88
!i113 0
R15
R16
Aneorv32_cpu_cp_fpu_normalizer_rtl
R26
R4
R5
R6
DEx4 work 29 neorv32_cpu_cp_fpu_normalizer 0 22 0A^CgPVZ3k;YjPk[hY4>j2
!i122 40
l1345
L1304 333
V7kJGl]mf7eDBeF<eEahVi2
!s100 66cgC:lDP6Dab>F^YgL:?3
R10
33
R38
!i10b 1
R39
R87
R88
!i113 0
R15
R16
Eneorv32_cpu_cp_muldiv
R34
R26
R4
R5
R6
!i122 39
R2
Z89 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
Z90 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd
l0
R82
V[cXQ`GT3_fNg[eoVAi2<52
!s100 b1JOnl<Z5QGonYTSKUV[23
R10
33
R38
!i10b 1
R39
Z91 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd|
Z92 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd|
!i113 0
R15
R16
Aneorv32_cpu_cp_muldiv_rtl
R26
R4
R5
R6
DEx4 work 21 neorv32_cpu_cp_muldiv 0 22 [cXQ`GT3_fNg[eoVAi2<52
!i122 39
l114
L66 277
V>Tlll^=<<doC]o5UjYUW[3
!s100 iK@>JEk>;UU<6S;IB<][L3
R10
33
R38
!i10b 1
R39
R91
R92
!i113 0
R15
R16
Eneorv32_cpu_cp_shifter
R34
R26
R4
R5
R6
!i122 38
R2
Z93 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
Z94 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd
l0
R48
VDC;DD5RX[4mVeMHWWlkFc3
!s100 M@BDc:BRO;3?@gJ@[5[SA2
R10
33
R38
!i10b 1
Z95 !s108 1701443172.000000
Z96 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd|
Z97 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd|
!i113 0
R15
R16
Aneorv32_cpu_cp_shifter_rtl
R26
R4
R5
R6
DEx4 work 22 neorv32_cpu_cp_shifter 0 22 DC;DD5RX[4mVeMHWWlkFc3
!i122 38
l82
L64 110
VaVJRlJ_k7GPXY9Y`Ce]U:1
!s100 zOBCZ0RXhiNBai:m<b8XC0
R10
33
R38
!i10b 1
R95
R96
R97
!i113 0
R15
R16
Eneorv32_cpu_decompressor
Z98 w1697201399
R26
R4
R5
R6
!i122 37
R2
Z99 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
Z100 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_decompressor.vhd
l0
R48
VLUa>[d:XTF=<d_RYnEWUQ1
!s100 ^kK12T5o5hXhSQcH2WSZ;3
R10
33
Z101 !s110 1701443172
!i10b 1
R95
Z102 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_decompressor.vhd|
Z103 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_decompressor.vhd|
!i113 0
R15
R16
Aneorv32_cpu_decompressor_rtl
R26
R4
R5
R6
DEx4 work 24 neorv32_cpu_decompressor 0 22 LUa>[d:XTF=<d_RYnEWUQ1
!i122 37
l83
L55 382
VUEJQAJ]TDLkKLY:HZNZ_c3
!s100 Fz@n?dlI^U4G[WE:kN9S20
R10
33
R101
!i10b 1
R95
R102
R103
!i113 0
R15
R16
Eneorv32_cpu_lsu
R34
R26
R4
R5
R6
!i122 36
R2
Z104 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_lsu.vhd
Z105 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_lsu.vhd
l0
R57
VEk::C_@[:Xc[;Kg`9gUM`3
!s100 i_bA8QdKiSFBMEVEK;6J42
R10
33
R101
!i10b 1
R95
Z106 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_lsu.vhd|
Z107 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_lsu.vhd|
!i113 0
R15
R16
Aneorv32_cpu_lsu_rtl
R26
R4
R5
R6
DEx4 work 15 neorv32_cpu_lsu 0 22 Ek::C_@[:Xc[;Kg`9gUM`3
!i122 36
l75
L68 166
V387X`5jGD>55f2XSk`CKo1
!s100 a4kgEoBNUnOHc^hiBR0o63
R10
33
R101
!i10b 1
R95
R106
R107
!i113 0
R15
R16
Eneorv32_cpu_pmp
R34
R26
R4
R5
R6
!i122 35
R2
Z108 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_pmp.vhd
Z109 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_pmp.vhd
l0
R57
V:eK8X]?[LC`N2f^QPmPFc3
!s100 92Yb2kf@SoT9=<UKPAaRd1
R10
33
R101
!i10b 1
R95
Z110 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_pmp.vhd|
Z111 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_pmp.vhd|
!i113 0
R15
R16
Aneorv32_cpu_pmp_rtl
R26
R4
R5
R6
DEx4 work 15 neorv32_cpu_pmp 0 22 :eK8X]?[LC`N2f^QPmPFc3
!i122 35
l136
L66 319
V[@T90;UR]<4[BAN:R0;M>3
!s100 JKWFYC>XJjJ?W@JM1YG?i0
R10
33
R101
!i10b 1
R95
R110
R111
!i113 0
R15
R16
Eneorv32_cpu_regfile
Z112 w1701445586
R26
R4
R5
R6
!i122 91
R2
Z113 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_regfile.vhd
Z114 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_regfile.vhd
l0
R77
V^PCKXMnPo1FS6_iOC8C^[0
!s100 nIB?:8:zT_fYcc7G]2<iY2
R10
33
Z115 !s110 1701445589
!i10b 1
Z116 !s108 1701445589.000000
Z117 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_regfile.vhd|
Z118 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_cpu_regfile.vhd|
!i113 0
R15
R16
Aneorv32_cpu_regfile_rtl
R26
R4
R5
R6
DEx4 work 19 neorv32_cpu_regfile 0 22 ^PCKXMnPo1FS6_iOC8C^[0
!i122 91
l95
L78 141
V=EiDNV<0Z>T;R0:U444oJ1
!s100 fj:Nk]6LCQ?aY2P<JXkKA3
R10
33
R115
!i10b 1
R116
R117
R118
!i113 0
R15
R16
Eneorv32_crc
R34
R26
R4
R5
R6
!i122 33
R2
Z119 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_crc.vhd
Z120 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_crc.vhd
l0
R82
V]6Ka`WoJFnV]Q9@=4;B043
!s100 eTT7XQ6[[Q]:XiMNIaSiI0
R10
33
R101
!i10b 1
R95
Z121 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_crc.vhd|
Z122 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_crc.vhd|
!i113 0
R15
R16
Aneorv32_crc_rtl
R26
R4
R5
R6
DEx4 work 11 neorv32_crc 0 22 ]6Ka`WoJFnV]Q9@=4;B043
!i122 33
l78
L55 109
VkSA9OQHz;713b8P]YA1>43
!s100 KdihUcDNWK7e0>oc`U=e?2
R10
33
R101
!i10b 1
R95
R121
R122
!i113 0
R15
R16
Eneorv32_dcache
R34
R26
R4
R5
R6
!i122 32
R2
Z123 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dcache.vhd
Z124 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dcache.vhd
l0
R48
VK]la1n:;]8^;?POblHd_=3
!s100 VHK7e5^;IMcMj7]JME^1c0
R10
33
R101
!i10b 1
R95
Z125 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dcache.vhd|
Z126 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dcache.vhd|
!i113 0
R15
R16
Aneorv32_dcache_rtl
R26
R4
R5
R6
DEx4 work 14 neorv32_dcache 0 22 K]la1n:;]8^;?POblHd_=3
!i122 32
l132
L62 285
VTIm1CnXFzDbS>BLKIFMc<0
!s100 56:kaznMoX;IfdzZVA7J33
R10
33
R101
!i10b 1
R95
R125
R126
!i113 0
R15
R16
Eneorv32_dcache_memory
R34
R26
R4
R5
R6
!i122 32
R2
R123
R124
l0
L394 1
Vd@AQ^XP7dF[DO9H:7V@_@0
!s100 a_[2cilWl]I;KhAjlUYBU1
R10
33
R101
!i10b 1
R95
R125
R126
!i113 0
R15
R16
Aneorv32_dcache_memory_rtl
R26
R4
R5
R6
DEx4 work 21 neorv32_dcache_memory 0 22 d@AQ^XP7dF[DO9H:7V@_@0
!i122 32
l458
L419 133
Vl3Q^I=4B_P;B5k`GC_mFc0
!s100 LXRn1:M:;FBa4>25BnPoJ2
R10
33
R101
!i10b 1
R95
R125
R126
!i113 0
R15
R16
Eneorv32_debug_dm
R34
R26
R4
R5
R6
!i122 31
R2
Z127 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_debug_dm.vhd
Z128 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_debug_dm.vhd
l0
L52 1
VOmiEij:2ABC=Xhmla>d;83
!s100 >V<gFNXX=bEkd=AlC;ScH3
R10
33
R101
!i10b 1
R95
Z129 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_debug_dm.vhd|
Z130 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_debug_dm.vhd|
!i113 0
R15
R16
Aneorv32_debug_dm_rtl
R26
R4
R5
R6
DEx4 work 16 neorv32_debug_dm 0 22 OmiEij:2ABC=Xhmla>d;83
!i122 31
l223
L74 659
V<;DcOODC[GY2<2@<lNgJ00
!s100 obW]Uf1fRh@ick[BJ49[03
R10
33
R101
!i10b 1
R95
R129
R130
!i113 0
R15
R16
Eneorv32_debug_dtm
R98
R4
R26
R5
R6
!i122 30
R2
Z131 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_debug_dtm.vhd
Z132 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_debug_dtm.vhd
l0
R64
V3AXGIg2GkKhhJDccT<E8X0
!s100 ?f]h65NzE?8SRfWL[JUl02
R10
33
R101
!i10b 1
R95
Z133 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_debug_dtm.vhd|
Z134 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_debug_dtm.vhd|
!i113 0
R15
R16
Aneorv32_debug_dtm_rtl
R4
R26
R5
R6
DEx4 work 17 neorv32_debug_dtm 0 22 3AXGIg2GkKhhJDccT<E8X0
!i122 30
l129
L66 285
Va2IE0nKEIBM2DVAn0:^^a3
!s100 <7=ULcLAVU41R>JG`2IMD1
R10
33
R101
!i10b 1
R95
R133
R134
!i113 0
R15
R16
Eneorv32_dma
R34
R26
R4
R5
R6
!i122 29
R2
Z135 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dma.vhd
Z136 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dma.vhd
l0
R48
V:5d?<BDK7M]J;^2g^OHCO0
!s100 F85Tg:TGL=lYVUV]Y][4W0
R10
33
R101
!i10b 1
R95
Z137 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dma.vhd|
Z138 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dma.vhd|
!i113 0
R15
R16
Aneorv32_dma_rtl
R26
R4
R5
R6
DEx4 work 11 neorv32_dma 0 22 :5d?<BDK7M]J;^2g^OHCO0
!i122 29
l131
L58 339
VDYQAI=cdVflX1ibn4Jo_82
!s100 8mFzX3>nbVGU7JI>NR_mE2
R10
33
R101
!i10b 1
R95
R137
R138
!i113 0
R15
R16
Eneorv32_dmem
w1701440349
R26
R4
R5
R6
!i122 28
R2
8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dmem.entity.vhd
F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dmem.entity.vhd
l0
R57
V=@S`2:[Z9E7_ejzobhj240
!s100 aocFWgm93KeNBUTIAWfgR2
R10
33
R101
!i10b 1
R95
!s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dmem.entity.vhd|
!s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_dmem.entity.vhd|
!i113 0
R15
R16
Aneorv32_dmem_rtl
w1701444751
DEx4 work 12 neorv32_dmem 0 22 =@S`2:[Z9E7_ejzobhj240
R26
R4
R5
R6
!i122 69
8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_dmem.default.vhd
F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_dmem.default.vhd
l77
L42 154
VHTeI3dcDUMCFgSWz7ACnL0
!s100 3H7oR2[Q7D1F30H^RaEfb0
R10
33
!s110 1701444765
!i10b 1
!s108 1701444765.000000
!s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_dmem.default.vhd|
!s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_dmem.default.vhd|
!i113 0
R15
R16
Eneorv32_fifo
R34
R26
R4
R5
R6
!i122 21
R2
Z139 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_fifo.vhd
Z140 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_fifo.vhd
l0
R57
VR^VgYUkfCjR8?G[Lhenn70
!s100 Ic`PcC1zgLAOjY>ikE9BH2
R10
33
R44
!i10b 1
R45
Z141 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_fifo.vhd|
Z142 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_fifo.vhd|
!i113 0
R15
R16
Aneorv32_fifo_rtl
R26
R4
R5
R6
DEx4 work 12 neorv32_fifo 0 22 R^VgYUkfCjR8?G[Lhenn70
!i122 21
l91
L66 155
VUB`AD5HV?2k=E>5j1Aail3
!s100 @bRnKTnB?i<N;HMCSGTdG3
R10
33
R44
!i10b 1
R45
R141
R142
!i113 0
R15
R16
Eneorv32_gpio
R34
R26
R4
R5
R6
!i122 20
R2
Z143 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_gpio.vhd
Z144 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_gpio.vhd
l0
R57
VY<7L_zK4gF<:N9NgZR8zD2
!s100 [H:CN>g]iW390@`GSa1dG3
R10
33
R44
!i10b 1
R45
Z145 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_gpio.vhd|
Z146 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_gpio.vhd|
!i113 0
R15
R16
Aneorv32_gpio_rtl
R26
R4
R5
R6
DEx4 work 12 neorv32_gpio 0 22 Y<7L_zK4gF<:N9NgZR8zD2
!i122 20
l60
L56 74
Vc8eIo6B0=^cLDXUEIDA>Z2
!s100 VTlYZYd_:<TQfmQMXc6Of0
R10
33
R44
!i10b 1
R45
R145
R146
!i113 0
R15
R16
Eneorv32_gptmr
R34
R26
R4
R5
R6
!i122 19
R2
Z147 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_gptmr.vhd
Z148 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_gptmr.vhd
l0
Z149 L47 1
Vl]nkS@:==:;cGPN2d3>C83
!s100 2;]QzE7:6ec?MMgDb=6n<3
R10
33
R44
!i10b 1
R45
Z150 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_gptmr.vhd|
Z151 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_gptmr.vhd|
!i113 0
R15
R16
Aneorv32_gptmr_rtl
R26
R4
R5
R6
DEx4 work 13 neorv32_gptmr 0 22 l]nkS@:==:;cGPN2d3>C83
!i122 19
l80
L59 131
VhkG^74S;I9J[RI`KHdFA@3
!s100 @PWdHdWLG]Tz^YQ?<oIik1
R10
33
R44
!i10b 1
R45
R150
R151
!i113 0
R15
R16
Eneorv32_icache
R34
R26
R4
R5
R6
!i122 18
R2
Z152 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_icache.vhd
Z153 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_icache.vhd
l0
R48
V3zW508lP^i07=ImCUR><m0
!s100 7XmZjZPP4?f]:GbdSiC[h3
R10
33
R44
!i10b 1
R45
Z154 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_icache.vhd|
Z155 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_icache.vhd|
!i113 0
R15
R16
Aneorv32_icache_rtl
R26
R4
R5
R6
DEx4 work 14 neorv32_icache 0 22 3zW508lP^i07=ImCUR><m0
!i122 18
l134
L63 247
Vgo^z>3DDg2MzeLje^P0AT1
!s100 E3bMY=^aoHnRR98PhBc2d2
R10
33
R44
!i10b 1
R45
R154
R155
!i113 0
R15
R16
Eneorv32_icache_memory
R34
R26
R4
R5
R6
!i122 18
R2
R152
R153
l0
L360 1
V6R6nM^mX>LjfXOHQb?XkS3
!s100 f<=AogC]CGSZAn8beP>AO1
R10
33
R44
!i10b 1
R45
R154
R155
!i113 0
R15
R16
Aneorv32_icache_memory_rtl
R26
R4
R5
R6
DEx4 work 21 neorv32_icache_memory 0 22 6R6nM^mX>LjfXOHQb?XkS3
!i122 18
l437
L386 177
VK5hfZzQ`<cMIP96^U=WOU1
!s100 l[4kT>>BeY6oPCD:OghCB0
R10
33
R44
!i10b 1
R45
R154
R155
!i113 0
R15
R16
Eneorv32_imem
R34
R26
R4
R5
R6
!i122 17
R2
8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_imem.entity.vhd
F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_imem.entity.vhd
l0
R57
V[o02cTGi^anWKz@S@O_Rl1
!s100 XiR=[5afAZbb@^DMaiST_2
R10
33
R44
!i10b 1
R45
!s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_imem.entity.vhd|
!s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_imem.entity.vhd|
!i113 0
R15
R16
Aneorv32_imem_rtl
DEx4 work 12 neorv32_imem 0 22 [o02cTGi^anWKz@S@O_Rl1
Z156 DPx7 neorv32 25 neorv32_application_image 0 22 cH]X<XP;@<l3aE]n0O1CD3
R26
R4
R5
R6
!i122 47
8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_imem.default.vhd
F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_imem.default.vhd
l69
L46 104
V7m>B[1J9goOm?R_B2IdJ`3
!s100 N<0?X`zLYF^7mK9Anz`PE1
R10
33
R38
!i10b 1
R39
!s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_imem.default.vhd|
!s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_imem.default.vhd|
!i113 0
R15
R16
Eneorv32_imem_prefetch
Z157 w1701443531
R26
R4
R5
R6
!i122 61
R2
Z158 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_imem_prefetch.vhd
Z159 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_imem_prefetch.vhd
l0
L8 1
VkzV9G_;TS@_d<?2IDZX<l2
!s100 na@Bz:6_o9V;T>a9o807E3
R10
33
R70
!i10b 1
R71
Z160 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_imem_prefetch.vhd|
Z161 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/mem/neorv32_imem_prefetch.vhd|
!i113 0
R15
R16
Artl
R26
R4
R5
R6
DEx4 work 21 neorv32_imem_prefetch 0 22 kzV9G_;TS@_d<?2IDZX<l2
!i122 61
l88
L27 184
VKn[oMOA]HHM6mM]@mza3I0
!s100 5C7[=OY:6]>=QGbCOFP2^0
R10
33
R70
!i10b 1
R71
R160
R161
!i113 0
R15
R16
Eneorv32_litex_core_complex
R34
R26
R4
R5
R6
!i122 4
R2
Z162 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd
Z163 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd
l0
L76 1
VkQ9jK8>aWWT:z@U]Vj?Km3
!s100 TaD5o[oB<dGYAi:iZhLK42
R10
33
R30
!i10b 1
R31
Z164 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd|
Z165 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_litex_core_complex.vhd|
!i113 0
R15
R16
Aneorv32_litex_core_complex_rtl
R26
R4
R5
R6
DEx4 work 26 neorv32_litex_core_complex 0 22 kQ9jK8>aWWT:z@U]Vj?Km3
!i122 4
l163
L109 127
VI_hF34<T@TdM5n2Vmb:8J3
!s100 0jEJZnA?=6eBUeXC>7P9e3
R10
33
R30
!i10b 1
R31
R164
R165
!i113 0
R15
R16
Eneorv32_mtime
R34
R26
R4
R5
R6
!i122 15
R2
Z166 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_mtime.vhd
Z167 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_mtime.vhd
l0
R48
V_X9Yo4@WZ>Ook>LSlQ;B<1
!s100 hE64_[7EAdV1eEmSaY3;@0
R10
33
R44
!i10b 1
R45
Z168 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_mtime.vhd|
Z169 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_mtime.vhd|
!i113 0
R15
R16
Aneorv32_mtime_rtl
R26
R4
R5
R6
DEx4 work 13 neorv32_mtime 0 22 _X9Yo4@WZ>Ook>LSlQ;B<1
!i122 15
l75
L55 114
V7KSDOA`>V6k0RgN9OMl5N1
!s100 Ui=:@Td:Coij_GfNnP`jU3
R10
33
R44
!i10b 1
R45
R168
R169
!i113 0
R15
R16
Eneorv32_neoled
R34
R26
R4
R5
R6
!i122 27
R2
Z170 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_neoled.vhd
Z171 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_neoled.vhd
l0
L56 1
V=[dOdSA2B`Djc8c5Z@iz?1
!s100 `V8?LnXOkT9HIO:IIGDlS1
R10
33
R101
!i10b 1
R95
Z172 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_neoled.vhd|
Z173 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_neoled.vhd|
!i113 0
R15
R16
Aneorv32_neoled_rtl
R74
R26
R4
R5
R6
DEx4 work 14 neorv32_neoled 0 22 =[dOdSA2B`Djc8c5Z@iz?1
!i122 27
l157
L72 309
V6fP^o7dYohfNd1YH]RDHO0
!s100 0XU]C^[MLG>VWZ>B:K5M51
R10
33
R101
!i10b 1
R95
R172
R173
!i113 0
R15
R16
Eneorv32_onewire
R34
R26
R4
R5
R6
!i122 14
R2
Z174 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_onewire.vhd
Z175 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_onewire.vhd
l0
R77
ViX?[P3<?6XP9kcnRi]@]b3
!s100 ?`Lz><iY@dODK^Qa6GMha3
R10
33
R44
!i10b 1
R45
Z176 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_onewire.vhd|
Z177 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_onewire.vhd|
!i113 0
R15
R16
Aneorv32_onewire_rtl
R26
R4
R5
R6
DEx4 work 15 neorv32_onewire 0 22 iX?[P3<?6XP9kcnRi]@]b3
!i122 14
l134
L65 294
VeHURPdNJP2lPldMORk`Ic0
!s100 =YRiA1W;HeaNnKn<kOZS?0
R10
33
R44
!i10b 1
R45
R176
R177
!i113 0
R15
R16
Pneorv32_package
R4
R5
R6
!i122 0
R27
R2
R28
R29
l0
L39 896
VKoM]::;Kce0Lia;MC7<Uj3
!s100 U5HQ?U50jhMENj0S3h;lL3
R10
33
b1
R30
!i10b 1
R31
R32
R33
!i113 0
R15
R16
Bbody
DPx4 work 15 neorv32_package 0 22 KoM]::;Kce0Lia;MC7<Uj3
R4
R5
R6
!i122 0
l0
L936 257
VH60gE>eJ2Abm>QlEB>b=^3
!s100 SSIgz:nKDVje2HBmTQiM30
R10
33
R30
!i10b 1
R31
R32
R33
!i113 0
R15
R16
Eneorv32_processortop_minimal
Z178 w1701439674
R4
R5
R6
!i122 96
R2
Z179 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd
Z180 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd
l0
Z181 L41 1
VK@zCYL02G[hLkQ46g6SV:1
!s100 0<9iNbMLK77DSXozeS;:43
R10
33
R58
!i10b 1
R59
Z182 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd|
Z183 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_Minimal.vhd|
!i113 0
R15
R16
Aneorv32_processortop_minimal_rtl
R26
Z184 DEx7 neorv32 11 neorv32_top 0 22 4^VN]Qj6ZRbPRl@5o9E8z3
R4
R5
R6
DEx4 work 28 neorv32_processortop_minimal 0 22 K@zCYL02G[hLkQ46g6SV:1
!i122 96
l68
L63 37
V;VZ?3C=g?[fmPj>Nil=C33
!s100 ZnmFJ;@04=mJT7OKZj@Kk2
R10
33
R58
!i10b 1
R59
R182
R183
!i113 0
R15
R16
Eneorv32_processortop_minimalboot
R98
R4
R5
R6
!i122 95
R2
Z185 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd
Z186 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd
l0
R181
VTN0NTjUUU`aPF@^zGW8ZC1
!s100 Nn;MUg_cBI;bQMABlbKlm3
R10
33
R58
!i10b 1
R59
Z187 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd|
Z188 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_MinimalBoot.vhd|
!i113 0
R15
R16
Aneorv32_processortop_minimalboot_rtl
R26
R184
R4
R5
R6
DEx4 work 32 neorv32_processortop_minimalboot 0 22 TN0NTjUUU`aPF@^zGW8ZC1
!i122 95
l75
L69 48
VXWNPCiD=eLY`QRN`?m?3M0
!s100 Jfd;cATajmGaNM@``LobR0
R10
33
R58
!i10b 1
R59
R187
R188
!i113 0
R15
R16
Eneorv32_processortop_up5kdemo
R34
R4
R5
R6
!i122 94
R2
Z189 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd
Z190 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd
l0
R181
VXKbFjek7TiO8ahL[PiMVa2
!s100 FL?L2P;9n>X_<m6mj]7][1
R10
33
R58
!i10b 1
R59
Z191 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd|
Z192 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/processor_templates/neorv32_ProcessorTop_UP5KDemo.vhd|
!i113 0
R15
R16
Aneorv32_processortop_up5kdemo_rtl
R26
R184
R4
R5
R6
DEx4 work 29 neorv32_processortop_up5kdemo 0 22 XKbFjek7TiO8ahL[PiMVa2
!i122 94
l98
L83 89
Vl80>64oN<MGnOz0NPzIQN2
!s100 DcaJcHQJ;jO0ZVAzZHRhL1
R10
33
R58
!i10b 1
R59
R191
R192
!i113 0
R15
R16
Eneorv32_pwm
R34
R26
R4
R5
R6
!i122 13
R2
Z193 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_pwm.vhd
Z194 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_pwm.vhd
l0
R48
Vm]:^]O@QJKVDIo@BziP;:3
!s100 JeC@zEX?UV?Q?Q^3KcEF82
R10
33
R44
!i10b 1
R45
Z195 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_pwm.vhd|
Z196 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_pwm.vhd|
!i113 0
R15
R16
Aneorv32_pwm_rtl
R26
R4
R5
R6
DEx4 work 11 neorv32_pwm 0 22 m]:^]O@QJKVDIo@BziP;:3
!i122 13
l83
L60 129
VTVe3JGkmA>7E<FHZSl0fY3
!s100 NL0JI=XOW[P07l@`4QHQQ2
R10
33
R44
!i10b 1
R45
R195
R196
!i113 0
R15
R16
Eneorv32_sdi
R34
R26
R4
R5
R6
!i122 26
R2
Z197 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_sdi.vhd
Z198 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_sdi.vhd
l0
R48
VU9IH]1Rf<ZNXEjL]=EAgX3
!s100 0Xk`L3;;]m]GMVlHd;mDX3
R10
33
R101
!i10b 1
R95
Z199 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_sdi.vhd|
Z200 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_sdi.vhd|
!i113 0
R15
R16
Aneorv32_sdi_rtl
R74
R26
R4
R5
R6
DEx4 work 11 neorv32_sdi 0 22 U9IH]1Rf<ZNXEjL]=EAgX3
!i122 26
l131
L62 309
VAiNZO<;SI;A;XQB>ag^@g2
!s100 B>FH_8Eh`_G478YMWfKZa0
R10
33
R101
!i10b 1
R95
R199
R200
!i113 0
R15
R16
Eneorv32_slink
R34
R26
R4
R5
R6
!i122 25
R2
Z201 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_slink.vhd
Z202 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_slink.vhd
l0
R48
V4kFXPG3z7lWF2?HE5hj@[2
!s100 7D9[]BW0el1[_G;Gh505P2
R10
33
R101
!i10b 1
R95
Z203 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_slink.vhd|
Z204 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_slink.vhd|
!i113 0
R15
R16
Aneorv32_slink_rtl
R74
R26
R4
R5
R6
DEx4 work 13 neorv32_slink 0 22 4kFXPG3z7lWF2?HE5hj@[2
!i122 25
l125
L68 220
VZee7mkF5nm`d@2R:UJ;fW2
!s100 Sm2z;UmJ[cTXLN1QVNkIG0
R10
33
R101
!i10b 1
R95
R203
R204
!i113 0
R15
R16
Eneorv32_spi
R34
R26
R4
R5
R6
!i122 24
R2
Z205 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_spi.vhd
Z206 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_spi.vhd
l0
R57
VLZlWNdJ6aPY:bQz253U9b3
!s100 KL7n=DAEOM:Y3e_KzBgDc3
R10
33
R101
!i10b 1
R45
Z207 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_spi.vhd|
Z208 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_spi.vhd|
!i113 0
R15
R16
Aneorv32_spi_rtl
R74
R26
R4
R5
R6
DEx4 work 11 neorv32_spi 0 22 LZlWNdJ6aPY:bQz253U9b3
!i122 24
l139
L61 349
VE?R6d@=5Eb2RD9YkPAZHj3
!s100 TJSPm]_P[6l3SN]VoXjkz3
R10
33
R101
!i10b 1
R45
R207
R208
!i113 0
R15
R16
Eneorv32_sysinfo
R34
R26
R4
R5
R6
!i122 12
R2
Z209 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_sysinfo.vhd
Z210 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_sysinfo.vhd
l0
R48
VVS26EUdSj`:d<Ufho30dS1
!s100 ::?3DS1PD^gLIQeBDD`bP0
R10
33
R44
!i10b 1
R45
Z211 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_sysinfo.vhd|
Z212 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_sysinfo.vhd|
!i113 0
R15
R16
Aneorv32_sysinfo_rtl
R26
R4
R5
R6
DEx4 work 15 neorv32_sysinfo 0 22 VS26EUdSj`:d<Ufho30dS1
!i122 12
l111
L101 93
VNPdDz7AgX=7E7?]9SghGa3
!s100 MQOmI73]6feY^k10SR5XM0
R10
33
R44
!i10b 1
R45
R211
R212
!i113 0
R15
R16
Eneorv32_systemtop_axi4lite
R34
R26
R4
R5
R6
!i122 5
R2
Z213 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd
Z214 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd
l0
R64
VdS[?k3FHE_hX<21;d2c@B3
!s100 zi?EmA;@WB@J>nCEdi4??2
R10
33
R30
!i10b 1
R31
Z215 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd|
Z216 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_SystemTop_axi4lite.vhd|
!i113 0
R15
R16
Aneorv32_systemtop_axi4lite_rtl
R26
R4
R5
R6
DEx4 work 26 neorv32_systemtop_axi4lite 0 22 dS[?k3FHE_hX<21;d2c@B3
!i122 5
l330
L237 405
VL6i1]`=I6lh>Xh[nSNMMF2
!s100 L1;c`DDDdP1]U:[7o2e9S2
R10
33
R30
!i10b 1
R31
R215
R216
!i113 0
R15
R16
Eneorv32_tb
Z217 w1701445018
Z218 DPx4 work 11 uart_rx_pkg 0 22 oT^XN[maG`j``?KVVgnFo0
Z219 DPx4 ieee 20 numeric_std_unsigned 0 22 gHGcJ5Q:QS>2UnW3z3:e>0
Z220 DPx4 ieee 16 std_logic_textio 0 22 C8j>g0lzF^EAA]5<S6PY32
Z221 DPx5 osvvm 15 sortlistpkg_int 0 22 gi5UFS51h3Cldj>ZKPPod1
Z222 DPx5 osvvm 13 randombasepkg 0 22 jH7Y<=fkQihk4W=ERXWiR3
Z223 DPx5 osvvm 11 textutilpkg 0 22 :C>;P_LM2eJCiMfOB34gz3
Z224 DPx5 osvvm 13 transcriptpkg 0 22 e[nS63b^i8Id`1;zLnXmn1
Z225 DPx5 osvvm 11 alertlogpkg 0 22 GH<lIl4mfbNPOM>Z2i7Xf3
Z226 DPx5 osvvm 7 namepkg 0 22 S]QZC2^`o5VNAf16h7;JX0
Z227 DPx5 osvvm 14 osvvmglobalpkg 0 22 0j6M?8o>lE@YGjiodF7=d2
Z228 DPx5 osvvm 9 randompkg 0 22 nDLi_hEmbV7@SjR1l`I<11
R156
R26
Z229 D^#x9 vunit_lib 10 vc_context 0 22 RHNin4D3=67I2k3BDYAT]1
Z230 DPx9 vunit_lib 12 wishbone_pkg 0 22 80fE3D?NXiL96z[RZg=Pi0
Z231 DPx9 vunit_lib 8 uart_pkg 0 22 6dbCNgH>U>Mcb0?6Y^<f_3
Z232 DPx9 vunit_lib 16 memory_utils_pkg 0 22 5N_P>4d[[nbHH0FZV4Xgo2
Z233 DPx9 vunit_lib 14 axi_stream_pkg 0 22 O93jbj1LhNcPXa8iO[Tnm3
Z234 DPx9 vunit_lib 18 axi_statistics_pkg 0 22 DadT<fzDea00>Qg?@nG6]3
Z235 DPx9 vunit_lib 13 axi_slave_pkg 0 22 4fEchgSi=K1;<RcG7ePYQ1
Z236 DPx9 vunit_lib 7 axi_pkg 0 22 L>UoYlngm;[R>ETGclo_^2
Z237 DPx9 vunit_lib 8 sync_pkg 0 22 g3]fN4>9>L9`VHcK2MIfE3
Z238 DPx9 vunit_lib 14 bus_master_pkg 0 22 9`O?kFl:2g4i0P2RHze3b2
Z239 DPx9 vunit_lib 16 stream_slave_pkg 0 22 7l]_G^HUBbf@HiYd;1k;50
Z240 DPx9 vunit_lib 17 stream_master_pkg 0 22 gY=>3GY0Q4BLTei4g]A9o1
Z241 DPx9 vunit_lib 17 avalon_stream_pkg 0 22 gFX?F=4KkT`<THjjFA8`h3
Z242 DPx9 vunit_lib 10 memory_pkg 0 22 @@lde4=Y=Dm_h`g7G?VPQ2
Z243 DPx9 vunit_lib 10 avalon_pkg 0 22 @4KalM8fz<iXW_7AB8Az41
Z244 D^#x9 vunit_lib 11 com_context 0 22 :>WdDToWZ8SEoBbi9nSh@3
Z245 DPx9 vunit_lib 14 com_common_pkg 0 22 >Sn0lgkR@9cXzVXC2J84l2
Z246 DPx9 vunit_lib 17 com_messenger_pkg 0 22 dLgF?S[809cPNZ0`8>ROn3
Z247 DPx9 vunit_lib 15 com_support_pkg 0 22 508fLDoSZ?@>_NiBSeASe1
Z248 DPx9 vunit_lib 18 com_deprecated_pkg 0 22 :Gm_1z`E65NM3Ol>4UYNR3
Z249 DPx9 vunit_lib 27 com_debug_codec_builder_pkg 0 22 ^;LdIgUTW4;n<P?gE^[a60
Z250 DPx9 vunit_lib 14 com_string_pkg 0 22 19;mMah9UK<:9kIP6DOia2
Z251 DPx9 vunit_lib 23 codec_builder_2008p_pkg 0 22 FJj9BAk`5JNXDO;gFE7K^2
Z252 DPx9 vunit_lib 15 codec_2008p_pkg 0 22 B]bRO5f7JK@UCF8K2f9g53
Z253 DPx9 vunit_lib 15 queue_2008p_pkg 0 22 jHOWkihchHa_P]9QB::803
Z254 DPx4 ieee 17 float_generic_pkg 0 22 ;UNER2c<j?_?>9[Ma=AYh2
Z255 DPx4 ieee 9 float_pkg 0 22 1L7NOAf6nCQU:AJW`ogo60
Z256 DPx4 ieee 17 fixed_float_types 0 22 ffi_ZLQ=jLAmYO?69bja?3
Z257 DPx4 ieee 17 fixed_generic_pkg 0 22 2hf4dO<a7fz_fMXj:L2T^2
Z258 DPx4 ieee 9 fixed_pkg 0 22 PQo]@iK^QBglmSTZ7kJDK3
Z259 DPx9 vunit_lib 13 com_types_pkg 0 22 ]B959K0_c7_S6Jn0[8U_D2
Z260 DPx9 vunit_lib 7 com_pkg 0 22 CmTj9KE;ekgA6zGmP6FCl2
Z261 D^#x9 vunit_lib 13 vunit_context 0 22 lfdI;XPci44DEW;CXhZ4X1
Z262 DPx9 vunit_lib 9 event_pkg 0 22 [LfPg2nXTH@mCiN3I73Lm3
Z263 DPx9 vunit_lib 18 run_deprecated_pkg 0 22 JN^XSobE5Gk`SWgOgD=W93
Z264 DPx9 vunit_lib 10 runner_pkg 0 22 JV@50mM7TRZmgPl6lO8XP2
Z265 DPx9 vunit_lib 7 run_pkg 0 22 MNSNCcfZj`h0XQ_01a5X33
Z266 DPx9 vunit_lib 17 event_private_pkg 0 22 `PW1C`63zEmOl;^i745bX2
Z267 DPx9 vunit_lib 13 run_types_pkg 0 22 5TOR4o[O:z=4e<J>hSF461
Z268 DPx9 vunit_lib 20 check_deprecated_pkg 0 22 Y=7EJzL]_g=lekKCCkdDB0
Z269 DPx9 vunit_lib 16 event_common_pkg 0 22 Y8Q]3R3Pn6Z8Ab1?[eOF60
Z270 DPx9 vunit_lib 9 check_pkg 0 22 Kff^NYZ9FKXiaKXo@fV<z0
Z271 DPx9 vunit_lib 12 location_pkg 0 22 h=?eWc4]RQnHiSlH`iMTh2
Z272 DPx9 vunit_lib 11 checker_pkg 0 22 NUC3;Q`F:8;d1HNVecLz_3
Z273 DPx9 vunit_lib 18 log_deprecated_pkg 0 22 M]o@zC2aTXCLEcn?kA9<=0
Z274 DPx9 vunit_lib 9 print_pkg 0 22 ab>[YzA2[e0^jU[20[g:R2
Z275 DPx9 vunit_lib 4 path 0 22 577EQeh>GC;DN7Q=f7Ki:2
Z276 DPx9 vunit_lib 8 stop_pkg 0 22 g5EmMUW?mc5RConHSTDhN3
Z277 DPx9 vunit_lib 8 core_pkg 0 22 G3dHFCGli:BD<>=f3jLzQ0
Z278 DPx9 vunit_lib 6 id_pkg 0 22 e?_G`7nJ7XA3oEF]7_^]P0
Z279 DPx9 vunit_lib 15 log_handler_pkg 0 22 U5@1Ko^21f33lzSjf@^6_1
Z280 DPx9 vunit_lib 8 ansi_pkg 0 22 K83>_Q>2VkU6aA8G5_PBU2
Z281 DPx9 vunit_lib 14 log_levels_pkg 0 22 65J1A1dMlXonY06mA]YFP3
Z282 DPx9 vunit_lib 10 logger_pkg 0 22 0m0Hobik_3TaFfD2]_Im02
Z283 DPx9 vunit_lib 10 dictionary 0 22 Q^TjhI2of2n;PRdhP6LiT3
Z284 D^#x9 vunit_lib 18 data_types_context 0 22 FeeomVeISBblhANkLfHIL2
Z285 DPx9 vunit_lib 8 dict_pkg 0 22 >T]1zYQcX:^MI0@7>3QWH3
Z286 DPx9 vunit_lib 19 byte_vector_ptr_pkg 0 22 2B8LF6ldH<T8;jk[j0JX<2
Z287 DPx9 vunit_lib 19 string_ptr_pool_pkg 0 22 3<MCVQF_M>0K44fiYil?:3
Z288 DPx9 vunit_lib 14 queue_pool_pkg 0 22 _M;6>3Vf^_Rc8HL_:^H=@3
Z289 DPx9 vunit_lib 10 string_ops 0 22 CRBBeIIJS@54IicKWflQe3
Z290 DPx9 vunit_lib 22 data_types_private_pkg 0 22 6NQFBLbRf?=80OX55emXU3
Z291 DPx9 vunit_lib 17 integer_array_pkg 0 22 NP]2DVc[3mTJK[jFNFz>P2
Z292 DPx9 vunit_lib 19 external_string_pkg 0 22 <aCihE[:CYVcJY]];OWYB0
Z293 DPx9 vunit_lib 14 string_ptr_pkg 0 22 Hn]D@Ko3^6Z[i>di8]2mE3
Z294 DPx9 vunit_lib 9 queue_pkg 0 22 :J@oVAi:f_f>DiD2VT0Z?0
Z295 DPx9 vunit_lib 27 integer_vector_ptr_pool_pkg 0 22 GY1d4gWC?K[>GKI?BJmB^1
Z296 DPx9 vunit_lib 17 codec_builder_pkg 0 22 a_4ka18_L@N2CbVQNI?9M0
R4
Z297 DPx4 ieee 11 numeric_bit 0 22 egBB5JeFi[`n?WY56eJXE2
Z298 DPx4 ieee 9 math_real 0 22 :8NNHF3SFI6^on5?4X[S`1
Z299 DPx4 ieee 12 math_complex 0 22 kM1OnB:bH:_NdQ6Cf<b=f1
R5
R6
Z300 DPx9 vunit_lib 9 codec_pkg 0 22 TzF^WF2Kz@nG=ahH99k<H2
Z301 DPx9 vunit_lib 27 external_integer_vector_pkg 0 22 8oo]A>in5WZQ0;c6KN6TG1
Z302 DPx9 vunit_lib 22 integer_vector_ptr_pkg 0 22 8jJnH7?P884GNEQ4UDS3M0
Z303 DPx9 vunit_lib 9 types_pkg 0 22 ER3CTLaG<VeYd3bd3iOZg3
!i122 83
R2
Z304 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/neorv32_tb.vhd
Z305 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/neorv32_tb.vhd
l0
Z306 L60 1
VFPL[72kRkzoOSYTGV:NU@2
!s100 [?2W@aW[V^38McTm]HGL=2
R10
33
Z307 !s110 1701445145
!i10b 1
Z308 !s108 1701445145.000000
Z309 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/neorv32_tb.vhd|
Z310 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/neorv32_tb.vhd|
!i113 0
R15
R16
Aneorv32_tb_rtl
Z311 DEx4 work 7 uart_rx 0 22 7D_J<mUDj?804?fUd6oBk2
R218
R219
R220
R221
R222
R223
R224
R225
R226
R227
R228
R156
R26
R229
R230
R231
R232
R233
R234
R235
R236
R237
R238
R239
R240
R241
R242
R243
R244
R245
R246
R247
R248
R249
R250
R251
R252
R253
R254
R255
R256
R257
R258
R259
R260
R261
R262
R263
R264
R265
R266
R267
R268
R269
R270
R271
R272
R273
R274
R275
R276
R277
R278
R279
R280
R281
R282
R283
R284
R285
R286
R287
R288
R289
R290
R291
R292
R293
R294
R295
R296
R4
R297
R298
R299
R5
R6
R300
R301
R302
R303
DEx4 work 10 neorv32_tb 0 22 FPL[72kRkzoOSYTGV:NU@2
!i122 83
l165
L65 572
VmZcK^aUgY4h29NA51[ESW2
!s100 ZK>UW1;;ShNYnFXHQLNH?1
R10
33
R307
!i10b 1
R308
R309
R310
!i113 0
R15
R16
Eneorv32_test_on_chip_debugger
R34
R26
R4
R5
R6
!i122 1
R2
Z312 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_on_chip_debugger.vhd
Z313 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_on_chip_debugger.vhd
l0
R57
VkXWRP:@`e3PKkLHkG:B2F1
!s100 LNN`gX59IJ1dZ_O^9KgCE0
R10
33
R30
!i10b 1
R31
Z314 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_on_chip_debugger.vhd|
Z315 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_on_chip_debugger.vhd|
!i113 0
R15
R16
Aneorv32_test_on_chip_debugger_rtl
R26
R4
R5
R6
DEx4 work 29 neorv32_test_on_chip_debugger 0 22 kXWRP:@`e3PKkLHkG:B2F1
!i122 1
l71
L67 53
V4MW;LfI2kM<6JXDXI1;Si1
!s100 aEzhjkB@^4mfULKFgZ9k80
R10
33
R30
!i10b 1
R31
R314
R315
!i113 0
R15
R16
Eneorv32_test_setup_approm
R98
R26
R4
R5
R6
!i122 3
R2
Z316 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd
Z317 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd
l0
R57
V2HN`TgWgW]f>MTI7;d6P40
!s100 0VEm91RW4IJbZCEPB:J]G0
R10
33
R30
!i10b 1
R31
Z318 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd|
Z319 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_approm.vhd|
!i113 0
R15
R16
Aneorv32_test_setup_approm_rtl
R26
R4
R5
R6
DEx4 work 25 neorv32_test_setup_approm 0 22 2HN`TgWgW]f>MTI7;d6P40
!i122 3
l62
L58 40
V5eKInM4aOnS0:N5Ua:[MV0
!s100 M^6ULWj:37;aG:^NGQfio2
R10
33
R30
!i10b 1
R31
R318
R319
!i113 0
R15
R16
Eneorv32_test_setup_bootloader
R98
R26
R4
R5
R6
!i122 2
R2
Z320 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd
Z321 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd
l0
R57
VSYjQel9=IKRmmK6J]gn9F1
!s100 lil:ceCgc<:]eNcY@=Qa>0
R10
33
R30
!i10b 1
R31
Z322 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd|
Z323 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/test_setups/neorv32_test_setup_bootloader.vhd|
!i113 0
R15
R16
Aneorv32_test_setup_bootloader_rtl
R26
R4
R5
R6
DEx4 work 29 neorv32_test_setup_bootloader 0 22 SYjQel9=IKRmmK6J]gn9F1
!i122 2
l65
L61 44
V`>JeMDUQ7C5^jd]ocDR871
!s100 BQCTF[XZI8UKB4YDUeKQk3
R10
33
R30
!i10b 1
R31
R322
R323
!i113 0
R15
R16
Eneorv32_top
Z324 w1701442419
R26
R4
R5
R6
!i122 93
R2
Z325 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_top.vhd
Z326 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_top.vhd
l0
R149
V4^VN]Qj6ZRbPRl@5o9E8z3
!s100 O6_2B^^cdlnIe6lzSl<SF2
R10
33
R58
!i10b 1
R59
Z327 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_top.vhd|
Z328 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_top.vhd|
!i113 0
R15
R16
Aneorv32_top_rtl
DEx7 neorv32 16 neorv32_debug_dm 0 22 OmiEij:2ABC=Xhmla>d;83
DEx7 neorv32 17 neorv32_debug_dtm 0 22 3AXGIg2GkKhhJDccT<E8X0
DEx7 neorv32 15 neorv32_sysinfo 0 22 VS26EUdSj`:d<Ufho30dS1
DEx7 neorv32 11 neorv32_crc 0 22 ]6Ka`WoJFnV]Q9@=4;B043
DEx7 neorv32 13 neorv32_slink 0 22 4kFXPG3z7lWF2?HE5hj@[2
DEx7 neorv32 15 neorv32_onewire 0 22 iX?[P3<?6XP9kcnRi]@]b3
DEx7 neorv32 13 neorv32_gptmr 0 22 l]nkS@:==:;cGPN2d3>C83
DEx7 neorv32 12 neorv32_xirq 0 22 P^RE@:gM@a<8Xz5HA[BE42
DEx7 neorv32 14 neorv32_neoled 0 22 =[dOdSA2B`Djc8c5Z@iz?1
DEx7 neorv32 12 neorv32_trng 0 22 L2H1NYBbYc3`b:iISK<>B2
DEx7 neorv32 11 neorv32_pwm 0 22 m]:^]O@QJKVDIo@BziP;:3
DEx7 neorv32 11 neorv32_twi 0 22 o]e_GDK9Z=zldMAC5k`mz0
DEx7 neorv32 11 neorv32_spi 0 22 LZlWNdJ6aPY:bQz253U9b3
DEx7 neorv32 12 neorv32_uart 0 22 J93H`R>G8b_Zf_iC?00dW2
DEx7 neorv32 13 neorv32_mtime 0 22 _X9Yo4@WZ>Ook>LSlQ;B<1
DEx7 neorv32 11 neorv32_wdt 0 22 R[^[RG6KV1BXi`DKA>UMl0
DEx7 neorv32 12 neorv32_gpio 0 22 Y<7L_zK4gF<:N9NgZR8zD2
DEx7 neorv32 11 neorv32_sdi 0 22 U9IH]1Rf<ZNXEjL]=EAgX3
DEx7 neorv32 11 neorv32_cfs 0 22 bhnV6OFc`SlMiRb<JM<3Z1
DEx7 neorv32 21 neorv32_bus_io_switch 0 22 FNS[PD9:z=l[`bkABcUk61
DEx7 neorv32 16 neorv32_wishbone 0 22 @ma63KBIEVF>9J_MbFWcH1
DEx7 neorv32 11 neorv32_xip 0 22 i7z`<`5WSIho[`JN;OQP11
R35
DEx7 neorv32 16 neorv32_boot_rom 0 22 YX[c3[PoNbjRJOjW>^[b32
DEx7 neorv32 12 neorv32_dmem 0 22 =@S`2:[Z9E7_ejzobhj240
DEx7 neorv32 21 neorv32_imem_prefetch 0 22 kzV9G_;TS@_d<?2IDZX<l2
DEx7 neorv32 12 neorv32_imem 0 22 [o02cTGi^anWKz@S@O_Rl1
DEx7 neorv32 19 neorv32_bus_gateway 0 22 Vih<8ST5>[Bn8EE0OR>V12
DEx7 neorv32 27 neorv32_bus_reservation_set 0 22 bXS>@SnM3Yf8E5IkDCEbO3
DEx7 neorv32 11 neorv32_dma 0 22 :5d?<BDK7M]J;^2g^OHCO0
DEx7 neorv32 18 neorv32_bus_switch 0 22 UOB4I>XB9EJUmM?e8Y>9N2
DEx7 neorv32 14 neorv32_dcache 0 22 K]la1n:;]8^;?POblHd_=3
DEx7 neorv32 14 neorv32_icache 0 22 3zW508lP^i07=ImCUR><m0
DEx7 neorv32 11 neorv32_cpu 0 22 zF?NMQ68Sli[R9E[2YP901
R26
R4
R5
R6
DEx4 work 11 neorv32_top 0 22 4^VN]Qj6ZRbPRl@5o9E8z3
!i122 93
l346
L260 1378
VK2@OgO:<fI0Tb]]>CFh3:0
!s100 FLJ?:1h@Td<=h>QccI@h52
R10
33
R58
!i10b 1
R59
R327
R328
!i113 0
R15
R16
Eneorv32_top_avalonmm
R34
R26
R4
R5
R6
!i122 6
R2
Z329 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_SystemTop_AvalonMM.vhd
Z330 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_SystemTop_AvalonMM.vhd
l0
R48
VRb]7T]Yf3dTFY^;bT=Zf11
!s100 dD:jIb4MeVZ9>MOHJQ5Qo2
R10
33
R30
!i10b 1
R31
Z331 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_SystemTop_AvalonMM.vhd|
Z332 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/system_integration/neorv32_SystemTop_AvalonMM.vhd|
!i113 0
R15
R16
Aneorv32_top_avalonmm_rtl
R26
R4
R5
R6
DEx4 work 20 neorv32_top_avalonmm 0 22 Rb]7T]Yf3dTFY^;bT=Zf11
!i122 6
l227
L213 205
V_madO@G6bzYi^`^K_IS:V1
!s100 ii5`6fe=8Y6YgSb3U?7X51
R10
33
R30
!i10b 1
R31
R331
R332
!i113 0
R15
R16
Eneorv32_trng
R34
R26
R4
R5
R6
!i122 23
R2
Z333 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_trng.vhd
Z334 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_trng.vhd
l0
R82
VL2H1NYBbYc3`b:iISK<>B2
!s100 geKW9BO?OjKlTPKET17]e1
R10
33
R44
!i10b 1
R45
Z335 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_trng.vhd|
Z336 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_trng.vhd|
!i113 0
R15
R16
Aneorv32_trng_rtl
R74
R26
R4
R5
R6
DEx4 work 12 neorv32_trng 0 22 L2H1NYBbYc3`b:iISK<>B2
!i122 23
l122
L59 176
Vjdc9nj]oMk^m31;6IY?j81
!s100 <<Go1YoN_gYij57jDoSkg0
R10
33
R44
!i10b 1
R45
R335
R336
!i113 0
R15
R16
Eneorv32_twi
R34
R26
R4
R5
R6
!i122 11
R2
Z337 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_twi.vhd
Z338 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_twi.vhd
l0
R149
Vo]e_GDK9Z=zldMAC5k`mz0
!s100 BHdj`oWi:QQY@XX^<gf^h2
R10
33
R44
!i10b 1
R45
Z339 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_twi.vhd|
Z340 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_twi.vhd|
!i113 0
R15
R16
Aneorv32_twi_rtl
R26
R4
R5
R6
DEx4 work 11 neorv32_twi 0 22 o]e_GDK9Z=zldMAC5k`mz0
!i122 11
l132
L63 334
V23IiJF=Y>aUHmVgNm6[CM2
!s100 Ojmz_ji`ZDmiNmnzhj3ki3
R10
33
R44
!i10b 1
R45
R339
R340
!i113 0
R15
R16
Eneorv32_uart
R34
R26
R4
R5
R6
!i122 22
R2
Z341 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_uart.vhd
Z342 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_uart.vhd
l0
R306
VJ93H`R>G8b_Zf_iC?00dW2
!s100 n[T;W6LD4b`TkeXgN:odl2
R10
33
R44
!i10b 1
R45
Z343 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_uart.vhd|
Z344 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_uart.vhd|
!i113 0
R15
R16
Aneorv32_uart_rtl
R74
R26
R4
R5
R6
DEx4 work 12 neorv32_uart 0 22 J93H`R>G8b_Zf_iC?00dW2
!i122 22
l181
L82 459
Ve6k?;34XWCzW12l^V4Qk01
!s100 =XA:a0IDi>oB5dIClPRY=2
R10
33
R44
!i10b 1
R45
R343
R344
!i113 0
R15
R16
Eneorv32_wdt
R34
R26
R4
R5
R6
!i122 10
R2
Z345 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_wdt.vhd
Z346 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_wdt.vhd
l0
L50 1
VR[^[RG6KV1BXi`DKA>UMl0
!s100 Z:;OL_i;RVE@6f=9lh8YR1
R10
33
R44
!i10b 1
R45
Z347 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_wdt.vhd|
Z348 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_wdt.vhd|
!i113 0
R15
R16
Aneorv32_wdt_rtl
R26
R4
R5
R6
DEx4 work 11 neorv32_wdt 0 22 R[^[RG6KV1BXi`DKA>UMl0
!i122 10
l109
L66 173
V9iP0PU[[TYDB;;4mXz0iJ0
!s100 [7>Gh]TU[4<iPdz0VB4S`3
R10
33
R44
!i10b 1
R45
R347
R348
!i113 0
R15
R16
Eneorv32_wishbone
R34
R26
R4
R5
R6
!i122 9
R2
Z349 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_wishbone.vhd
Z350 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_wishbone.vhd
l0
R51
V@ma63KBIEVF>9J_MbFWcH1
!s100 o6EkMVjHJ2@7Q3d7=:_2d0
R10
33
R44
!i10b 1
R31
Z351 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_wishbone.vhd|
Z352 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_wishbone.vhd|
!i113 0
R15
R16
Aneorv32_wishbone_rtl
R26
R4
R5
R6
DEx4 work 16 neorv32_wishbone 0 22 @ma63KBIEVF>9J_MbFWcH1
!i122 9
l114
L77 149
VIoMC54A7c@A0YVbJMJ`V81
!s100 @M3dlNdf6HI:TE4GfGRPR0
R10
33
R44
!i10b 1
R31
R351
R352
!i113 0
R15
R16
Eneorv32_xip
R34
R26
R4
R5
R6
!i122 8
R2
Z353 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_xip.vhd
Z354 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_xip.vhd
l0
L48 1
Vi7z`<`5WSIho[`JN;OQP11
!s100 n`]^ZLk;OWHRF2z`e<Al?3
R10
33
R30
!i10b 1
R31
Z355 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_xip.vhd|
Z356 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_xip.vhd|
!i113 0
R15
R16
Aneorv32_xip_rtl
R26
R4
R5
R6
DEx4 work 11 neorv32_xip 0 22 i7z`<`5WSIho[`JN;OQP11
!i122 8
l156
L65 361
VE0lE=zJ7fA=ODI?lY_<RS2
!s100 aN1?n5=TD5Ub7ScSZD=2e1
R10
33
R30
!i10b 1
R31
R355
R356
!i113 0
R15
R16
Eneorv32_xip_phy
R34
R26
R4
R5
R6
!i122 8
R2
R353
R354
l0
L473 1
VTUmamE`@i4Z0N]]Z^8i241
!s100 IX6XDMg]Lak@P]nY:Z^[K1
R10
33
R30
!i10b 1
R31
R355
R356
!i113 0
R15
R16
Aneorv32_xip_phy_rtl
R26
R4
R5
R6
DEx4 work 15 neorv32_xip_phy 0 22 TUmamE`@i4Z0N]]Z^8i241
!i122 8
l512
L499 124
V1H9:7k2N8EOhKV]N8Ad7j0
!s100 Zf]zf`6ZI>?7U?4^?id080
R10
33
R30
!i10b 1
R31
R355
R356
!i113 0
R15
R16
Eneorv32_xirq
R34
R26
R4
R5
R6
!i122 7
R2
Z357 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_xirq.vhd
Z358 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_xirq.vhd
l0
R51
VP^RE@:gM@a<8Xz5HA[BE42
!s100 e@PnP^>J:jfdH6Q1d=m:b3
R10
33
R30
!i10b 1
R31
Z359 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_xirq.vhd|
Z360 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/rtl/core/neorv32_xirq.vhd|
!i113 0
R15
R16
Aneorv32_xirq_rtl
R26
R4
R5
R6
DEx4 work 12 neorv32_xirq 0 22 P^RE@:gM@a<8Xz5HA[BE42
!i122 7
l86
L65 154
VdnNSZk<:f0CQ3ZdTlE4H30
!s100 >ihkWWma[3[i[cL<XnW=W0
R10
33
R30
!i10b 1
R31
R359
R360
!i113 0
R15
R16
Eneotrng
R34
R4
R5
R6
!i122 23
R2
R333
R334
l0
L291 1
Vc3RQf_I<QZh]lB=TS033J2
!s100 0UcB2aYhn5S;W2h;ICXC?2
R10
33
R44
!i10b 1
R45
R335
R336
!i113 0
R15
R16
Aneotrng_rtl
R4
R5
R6
DEx4 work 7 neotrng 0 22 c3RQf_I<QZh]lB=TS033J2
!i122 23
l340
L306 134
V^>j<1Xmo6I9?kUhTze=Nk2
!s100 GicCfN@mG]732TY6:eKN_2
R10
33
R44
!i10b 1
R45
R335
R336
!i113 0
R15
R16
Eneotrng_cell
R34
R5
R6
!i122 23
R2
R333
R334
l0
L487 1
V^3Q[V<dl4Q3]HEhlj[Emh3
!s100 ?TFaVjf6mZ3J=Ab?fLc;N1
R10
33
R44
!i10b 1
R45
R335
R336
!i113 0
R15
R16
Aneotrng_cell_rtl
R5
R6
DEx4 work 12 neotrng_cell 0 22 ^3Q[V<dl4Q3]HEhlj[Emh3
!i122 23
l507
L501 103
Vg1XLo[KjaYFQYP6OfVYaX0
!s100 LIN^3M6W0B_j8JcL@EaF61
R10
33
R44
!i10b 1
R45
R335
R336
!i113 0
R15
R16
Eram_0
R3
R4
R5
R6
!i122 48
R2
Z361 8/home/edian/git/neorv32-iv-experiments/logic/iv/ram.vhd
Z362 F/home/edian/git/neorv32-iv-experiments/logic/iv/ram.vhd
l0
R9
VlVeDbh=NhC8if192PE_;@3
!s100 d^i0Z4TJ2@Code@RGAIG00
R10
33
R11
!i10b 1
R12
Z363 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/iv/ram.vhd|
Z364 !s107 /home/edian/git/neorv32-iv-experiments/logic/iv/ram.vhd|
!i113 0
R15
R16
Artl
R4
R5
R6
R19
!i122 48
l285
L23 277
V7nPl]D<PZ58i3634gC9YV0
!s100 J3NBkH>V2oQGSiXRWT;1m0
R10
33
R11
!i10b 1
R12
R363
R364
!i113 0
R15
R16
Eram_1
R3
R4
R5
R6
!i122 48
R2
R361
R362
l0
L305 1
Vjhi_LZYG3>eTemHWPVL8>3
!s100 hUE^3:J4<X=W^zLDlW^=^1
R10
33
R11
!i10b 1
R12
R363
R364
!i113 0
R15
R16
Artl
R4
R5
R6
R18
!i122 48
l576
L314 277
VH_>igWSdQ<5^2IdP95ocd2
!s100 2Y]=Aafh>FCU3R4L^QG[:0
R10
33
R11
!i10b 1
R12
R363
R364
!i113 0
R15
R16
Eram_2
R3
R4
R5
R6
!i122 48
R2
R361
R362
l0
L596 1
VmX9fZlL@MAi>ScIzLS1Ho2
!s100 U<eV;Uz]l<6ie^<[Ij2>h3
R10
33
R11
!i10b 1
R12
R363
R364
!i113 0
R15
R16
Artl
R4
R5
R6
R17
!i122 48
l867
L605 277
V[XJO>le0Q00zQIR3`nXKX2
!s100 U2jm:YkB?a>UZNch8@Sn52
R10
33
R11
!i10b 1
R12
R363
R364
!i113 0
R15
R16
Etimeout
Z365 w1700575646
R4
R5
R6
!i122 47
R2
Z366 8/home/edian/git/neorv32-iv-experiments/logic/iv/timeout.vhd
Z367 F/home/edian/git/neorv32-iv-experiments/logic/iv/timeout.vhd
l0
L5 1
VfznB@6j4Enko5e>BEmBb_3
!s100 :DOcW5M6C2RBWN@2^BnHz3
R10
33
R11
!i10b 1
R39
Z368 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/iv/timeout.vhd|
Z369 !s107 /home/edian/git/neorv32-iv-experiments/logic/iv/timeout.vhd|
!i113 0
R15
R16
Artl
R4
R5
R6
R25
!i122 47
l24
L19 36
Vn64njY5?0X0?TOG>U=:k62
!s100 N3^5ea7g4R`NG=3oOa0hj2
R10
33
R11
!i10b 1
R39
R368
R369
!i113 0
R15
R16
Euart_rx
R98
R218
R229
R230
R231
R232
R233
R234
R235
R236
R237
R238
R239
R240
R241
R242
R243
R244
R245
R246
R247
R248
R249
R250
R251
R252
R253
R254
R255
R256
R257
R258
R259
R260
R261
R262
R263
R264
R265
R266
R267
R268
R269
R270
R271
R272
R273
R274
R275
R276
R277
R278
R279
R280
R281
R282
R283
R284
R285
R286
R287
R288
R289
R290
R291
R292
R293
R294
R295
R296
R297
R299
R300
R301
R302
R303
R298
R4
R5
R6
!i122 58
R2
Z370 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/uart_rx.vhd
Z371 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/uart_rx.vhd
l0
L15 1
V7D_J<mUDj?804?fUd6oBk2
!s100 QiTJG1Db_TfFezWlI9M672
R10
33
Z372 !s110 1701443187
!i10b 1
Z373 !s108 1701443187.000000
Z374 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/uart_rx.vhd|
Z375 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/uart_rx.vhd|
!i113 0
R15
R16
Aa
R218
R229
R230
R231
R232
R233
R234
R235
R236
R237
R238
R239
R240
R241
R242
R243
R244
R245
R246
R247
R248
R249
R250
R251
R252
R253
R254
R255
R256
R257
R258
R259
R260
R261
R262
R263
R264
R265
R266
R267
R268
R269
R270
R271
R272
R273
R274
R275
R276
R277
R278
R279
R280
R281
R282
R283
R284
R285
R286
R287
R288
R289
R290
R291
R292
R293
R294
R295
R296
R297
R299
R300
R301
R302
R303
R298
R4
R5
R6
R311
!i122 58
l34
L23 97
V@ILmlzl57:3`mN=4jNgLY1
!s100 j0W4k=5n3I3V;d^efa]fl1
R10
33
R372
!i10b 1
R373
R374
R375
!i113 0
R15
R16
Puart_rx_pkg
R237
R244
R245
R246
R247
R248
R249
R250
R251
R252
R253
Z376 DBx4 ieee 17 float_generic_pkg 4 body 22 iiQGmCSgVf7:NDG@>Phz_1
R255
R256
Z377 DBx4 ieee 17 fixed_generic_pkg 4 body 22 oEANA[?]]:^NiaRa4al943
R258
R259
R260
R261
R262
R263
R264
R265
R266
R267
R268
R269
R270
R271
R272
R273
R274
R275
R276
R277
R278
R279
R280
R281
R282
R283
R284
R285
R286
R287
R288
R289
R290
R291
R292
R293
R294
R295
R296
R4
R297
R298
R299
R5
R6
R300
R301
R302
R303
!i122 57
R98
R2
Z378 8/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/uart_rx_pkg.vhd
Z379 F/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/uart_rx_pkg.vhd
l0
L6 21
VoT^XN[maG`j``?KVVgnFo0
!s100 @Z_IGVOkiL[b[=[`?j^cC3
R10
33
b1
Z380 !s110 1701443182
!i10b 1
Z381 !s108 1701443182.000000
Z382 !s90 -quiet|-modelsimini|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/vunit_out/modelsim/modelsim.ini|-2008|-work|neorv32|/home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/uart_rx_pkg.vhd|
Z383 !s107 /home/edian/git/neorv32-iv-experiments/logic/neorv32/sim/uart_rx_pkg.vhd|
!i113 0
R15
R16
Bbody
R218
R237
R244
R245
R246
R247
R248
R249
R250
R251
R252
R253
R376
R255
R256
R377
R258
R259
R260
R261
R262
R263
R264
R265
R266
R267
R268
R269
R270
R271
R272
R273
R274
R275
R276
R277
R278
R279
R280
R281
R282
R283
R284
R285
R286
R287
R288
R289
R290
R291
R292
R293
R294
R295
R296
R4
R297
R298
R299
R5
R6
R300
R301
R302
R303
!i122 57
l0
L28 33
VAH^L7:bXC^F;E]?gWMKXT1
!s100 zBM=aW0`5`FgNBc]MozQ`2
R10
33
R380
!i10b 1
R381
R382
R383
!i113 0
R15
R16
