\hypertarget{stm32f7xx__hal__tim__ex_8h}{}\section{Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/stm32f7xx\+\_\+hal\+\_\+tim\+\_\+ex.h File Reference}
\label{stm32f7xx__hal__tim__ex_8h}\index{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_tim\_ex.h@{Drivers/STM32F7xx\_HAL\_Driver/Inc/stm32f7xx\_hal\_tim\_ex.h}}


Header file of T\+IM H\+AL Extended module.  


{\ttfamily \#include \char`\"{}stm32f7xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em T\+IM Hall sensor Configuration Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M2\+\_\+\+T\+I\+M8\+\_\+\+T\+R\+GO}~(0x00000000\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M2\+\_\+\+E\+T\+H\+\_\+\+P\+TP}~(0x00000400\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M2\+\_\+\+U\+S\+B\+F\+S\+\_\+\+S\+OF}~(0x00000800\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M2\+\_\+\+U\+S\+B\+H\+S\+\_\+\+S\+OF}~(0x00000\+C00\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M5\+\_\+\+G\+P\+IO}~(0x00000000\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M5\+\_\+\+L\+SI}~(0x00000040\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M5\+\_\+\+L\+SE}~(0x00000080\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M5\+\_\+\+R\+TC}~(0x000000\+C0\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M11\+\_\+\+G\+P\+IO}~(0x00000000\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M11\+\_\+\+S\+P\+D\+I\+F\+RX}~(0x00000001\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M11\+\_\+\+H\+SE}~(0x00000002\+U)
\item 
\#define {\bfseries T\+I\+M\+\_\+\+T\+I\+M11\+\_\+\+M\+C\+O1}~(0x00000003\+U)
\item 
\#define {\bfseries I\+S\+\_\+\+T\+I\+M\+\_\+\+R\+E\+M\+AP}(\+\_\+\+\_\+\+T\+I\+M\+\_\+\+R\+E\+M\+A\+P\+\_\+\+\_\+)
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+O\+C\+N\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Start\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+P\+W\+M\+N\+\_\+\+Stop\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+One\+Pulse\+N\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+One\+Pulse\+N\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+One\+Pulse\+N\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+One\+Pulse\+N\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Config\+Commut\+Event} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Config\+Commut\+Event\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Config\+Commut\+Event\+\_\+\+D\+MA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Input\+Trigger, uint32\+\_\+t Commutation\+Source)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Master\+Config\+Synchronization} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___master_config_type_def}{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}} $\ast$s\+Master\+Config)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Config\+Break\+Dead\+Time} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{T\+I\+M\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} $\ast$s\+Break\+Dead\+Time\+Config)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Group\+Channel5} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channels)
\item 
\mbox{\hyperlink{stm32f7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Remap\+Config} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Remap)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Commut\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Commut\+Half\+Cplt\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Break\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Break2\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m___exported___types_gae0994cf5970e56ca4903e9151f40010c}{H\+A\+L\+\_\+\+T\+I\+M\+\_\+\+State\+Type\+Def}} {\bfseries H\+A\+L\+\_\+\+T\+I\+M\+Ex\+\_\+\+Hall\+Sensor\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries T\+I\+M\+Ex\+\_\+\+D\+M\+A\+Commutation\+Cplt} (\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void {\bfseries T\+I\+M\+Ex\+\_\+\+D\+M\+A\+Commutation\+Half\+Cplt} (\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{D\+M\+A\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Header file of T\+IM H\+AL Extended module. 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} Copyright (c) 2017 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 