# Parallel In Parallel Out Shift Register using Verilog HDL, Simulated in EDA Playground
