CMD:./cbp traces/infra/infra_7_trace.gz
Bimodal [bimodal::table] & Prediction: 2$^{16}$ 1-bit entries, hysteresis: 2$^{14}$ 1-bit entries & 10 KB \\
TAGE [gtable] & Low-history tables $\rightarrow$ Tag: 9 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 14 entries & 45.5 KB \\
TAGE [gtable] & High-history tables $\rightarrow$ Tag: 12 bits, conf: 3 bits, use: 1 bit, 2$^{11} \times$ 30 entries & 120 KB \\
TAGE [gtable] & Global history register: 3157, path history register: 27, decrease replacement counter: 11 & 0.390015 KB \\
Counter: 6 bits, 256 entries & 0.1875 KB \\
Loop 0.304688
Counter: 7 bits, 32 entries & 0.0273438 KB \\
Thresholds and sum weights & 0.081543 KB \\
Three bias tables & 1.125 KB \\
Global history table & 3.00488 KB \\
Path history table & 3 KB \\
Fist local history table & 3.69336 KB \\
Second local history table & 1.63086 KB \\
Third local history table & 1.54102 KB \\
IMLI table & 1.06836 KB \\
Counter: 7 bits, 16 entries & 0.0136719 KB \\
 (TOTAL 1572047 bits 1535.202148 Kbits 191.900269 KB) 5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
EOF
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 11044527
Number of loads that miss in SQ: 7940723 (71.90%)
Number of PFs issued to the memory system 3922908
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 47043830
	misses     = 229
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 16501826
	misses     = 469068
	miss ratio = 2.84%
	pf accesses   = 3922908
	pf misses     = 173432
	pf miss ratio = 4.42%
L2$:
	accesses   = 469297
	misses     = 468669
	miss ratio = 99.87%
	pf accesses   = 173432
	pf misses     = 173180
	pf miss ratio = 99.85%
L3$:
	accesses   = 468669
	misses     = 225093
	miss ratio = 48.03%
	pf accesses   = 173180
	pf misses     = 96202
	pf miss ratio = 55.55%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :11044527
Num Prefetches generated :3933116
Num Prefetches issued :4650495
Num Prefetches filtered by PF queue :95850
Num untimely prefetches dropped from PF queue :10208
Num prefetches not issued LDST contention :727587
Num prefetches not issued stride 0 :2194147
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 40000016
cycles       = 21713961
CycWP        = 7937950
IPC          = 1.8421

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect          6716982      56461   0.8406%   1.4115
JumpDirect          1841877          0   0.0000%   0.0000
JumpIndirect         838777          0   0.0000%   0.0000
JumpReturn          1000751          0   0.0000%   0.0000
Not control        36645443          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000016      5682562   1.7598    1670019       6966   0.2939       0.0012   0.4171%   0.6966    1712458   245.8309   171.2455
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000016     13792732   1.8125    4187023      24604   0.3036       0.0018   0.5876%   0.9842    4450039   180.8665   178.0014
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    20000016     11173239   1.7900    3345402      15618   0.2994       0.0014   0.4668%   0.7809    3368840   215.7024   168.4419
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    40000016     21713961   1.8421    6716982      56461   0.3093       0.0026   0.8406%   1.4115    7937950   140.5917   198.4487
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 40000016 instrs 

ExecTime = 351.88839197158813
