<!doctype html>
<html>
<head>
<title>PGCR5 (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; PGCR5 (DDR_PHY) Register</p><h1>PGCR5 (DDR_PHY) Register</h1>
<h2>PGCR5 (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PGCR5</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000024</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080024 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x01010000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PHY General Configuration Register 5</td></tr>
</table>
<p></p>
<h2>PGCR5 (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>FRQBT</td><td class="center">31:24</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Frequency B Ratio Term: This 8-bit value represents the value of<br/>the term associated with the secondary operating frequency. The<br/>secondary operating frequency is associated with the fields in this<br/>register DDLPGRW/DDLPGACT with a setting of 1b1. Valid values<br/>are from 1 to 255.<br/>Note: This register field is available only when<br/>DWC_SHADOW_REGISTERS is defined</td></tr>
<tr valign=top><td>FRQAT</td><td class="center">23:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Frequency A Ratio Term: This 8-bit value represents the value of the<br/>term associated with the primary operating frequency. The primary<br/>operating frequency is associated with the fields in this register<br/>DDLPGRW/DDLPGACT with a setting of 1b0.<br/>Valid values are from 1 to 255.</td></tr>
<tr valign=top><td>DISCNPERIOD</td><td class="center">15:8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DFI Disconnect Time Period: Disconnect timer programmable value</td></tr>
<tr valign=top><td>VREF_RBCTRL</td><td class="center"> 7:4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Receiver bias core side control</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 3</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved. Return zeroes on reads.</td></tr>
<tr valign=top><td>DXREFISELRANGE</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Internal VREF generator REFSEL range select</td></tr>
<tr valign=top><td>DDLPGACT</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DDL Page Read Write select: Specifies the page of registers being<br/>applied to the PHY for mission mode operation. This bit also<br/>determines the page of registers to be updated during training<br/>execution. The registers associated with DDLPGACT = 1b0 must be<br/>used for the primary operating frequency. The registers associated<br/>with DDLPGACT = 1b1 can then be utilized for a second operating<br/>frequency.<br/>Note: This register field is available only when<br/>DWC_SHADOW_REGISTERS is defined</td></tr>
<tr valign=top><td>DDLPGRW</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DDL Page Read Write select: Specifies the page of DDL registers<br/>accessible through the APB configuration port. A DDLPGRW value<br/>of 1b0 accesses DDL register values associated with frequency<br/>setting (A).<br/>A DDLPGRW value of 1b1 accesses DDL register<br/>values associated with frequency setting (B).<br/>The following DDL registers or fields each have two registers<br/>addressed at the given PUB address values: ACLCDLR0,<br/>ACMDLR0, ACMDLR1, DXnLCDLR0, DXnLCDLR1, DXnLCDLR2,<br/>DXnLCDLR3, DXnLCDLR4, DXnLCDLR5, DXnMDLR0,<br/>DXnMDLR1, DXnGTR0, DXnGTR1, DXnGSR0.WLPRD,<br/>DXnGSR0.GDQSPRD, DXnGSR2.GDQSPRD, DXnGCR0.RDDLY<br/>Note: This register field is available only when<br/>DWC_SHADOW_REGISTERS is defined</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>