# do testbench_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/altera/quartus_18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder {/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/two_bit_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:10 on Dec 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder" /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/two_bit_adder.v 
# -- Compiling module full_adder
# -- Compiling module two_bit_adder
# 
# Top level modules:
# 	two_bit_adder
# End time: 16:12:10 on Dec 21,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder {/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:10 on Dec 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder" /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:12:11 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder {/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:11 on Dec 21,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder" /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:12:12 on Dec 21,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:12:12 on Dec 21,2020
# Loading work.testbench
# Loading work.two_bit_adder
# Loading work.full_adder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v(49)
#    Time: 60 ps  Iteration: 0  Instance: /testbench
# 1
# Break in Module testbench at /home/mtodorov/Documents/Internship_exercises/1.Adder_with_carry/1.Two_bit_adder/testbench.v line 49
# End time: 16:12:36 on Dec 21,2020, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
